; ModuleID = 'x86_64.701fe55f-cgu.0'
source_filename = "x86_64.701fe55f-cgu.0"
target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-obuasi-unknown-none"

%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>" = type { i64, [2 x i64] }
%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>::Err" = type { [1 x i64], { i64, i64 } }
%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>" = type { i64, [2 x i64] }
%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>::Err" = type { [1 x i64], { i64, i64 } }
%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>" = type { i64, [2 x i64] }
%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>::Err" = type { [1 x i64], { i64, i64 } }
%"core::fmt::builders::DebugList<'_, '_>" = type { %"core::fmt::builders::DebugInner<'_, '_>" }
%"core::fmt::builders::DebugInner<'_, '_>" = type { ptr, i8, i8, [6 x i8] }
%"core::fmt::Arguments<'_>" = type { { ptr, i64 }, { ptr, i64 }, { ptr, i64 } }
%"core::fmt::UnsafeArg" = type { {} }
%"core::ptr::metadata::PtrComponents<u64>" = type { ptr, {} }
%"core::ptr::metadata::PtrRepr<u64>" = type { [1 x i64] }
%"core::ptr::metadata::PtrComponents<structures::paging::page_table::PageTableEntry>" = type { ptr, {} }
%"core::ptr::metadata::PtrRepr<structures::paging::page_table::PageTableEntry>" = type { [1 x i64] }
%"core::ptr::metadata::PtrComponents<addr::VirtAddr>" = type { ptr, {} }
%"core::ptr::metadata::PtrRepr<addr::VirtAddr>" = type { [1 x i64] }
%"core::ptr::metadata::PtrComponents<structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>>" = type { ptr, {} }
%"core::ptr::metadata::PtrRepr<structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>>" = type { [1 x i64] }
%"core::ops::range::RangeFull" = type {}
%"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>" = type { i16, i16, i16, i16, i32, i32, %"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>" }
%"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>" = type {}
%"core::num::error::TryFromIntError" = type { {} }
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::TranslateError>" = type { i64, [1 x i64] }
%"structures::paging::page::AddressNotAligned" = type {}
%"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>" = type { i64, %"core::marker::PhantomData<structures::paging::page::Size2MiB>" }
%"core::marker::PhantomData<structures::paging::page::Size2MiB>" = type {}
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>" }
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::TranslateError>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>" }
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>" = type { i64, [1 x i64] }
%"[closure@/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:433:34: 433:39]" = type {}
%"structures::paging::frame::PhysFrame" = type { i64, %"core::marker::PhantomData<structures::paging::page::Size4KiB>" }
%"core::marker::PhantomData<structures::paging::page::Size4KiB>" = type {}
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame" }
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame" }
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err" = type { [1 x i8], i8 }
%"[closure@/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:440:34: 440:39]" = type {}
%"[closure@/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:602:34: 602:39]" = type {}
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::UnmapError>" = type { i64, [1 x i64] }
%"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>" = type { i64, %"core::marker::PhantomData<structures::paging::page::Size1GiB>" }
%"core::marker::PhantomData<structures::paging::page::Size1GiB>" = type {}
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>" }
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::UnmapError>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>" }
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::UnmapError>" = type { i64, [1 x i64] }
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::UnmapError>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>" }
%"[closure@/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:595:34: 595:39]" = type {}
%"[closure@/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:588:34: 588:39]" = type {}
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::TranslateError>" = type { i64, [1 x i64] }
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame" }
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::TranslateError>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame" }
%"[closure@/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:610:46: 610:51]" = type {}
%"[closure@/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:314:34: 314:39]" = type {}
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::TranslateError>" = type { i64, [1 x i64] }
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::TranslateError>::Ok" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>" }
%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>>" = type { i64, [1 x i64] }
%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>>::Continue" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>" }
%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>" = type { i64, [1 x i64] }
%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue" = type { [1 x i64], %"structures::paging::frame::PhysFrame" }
%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>>" = type { i64, [1 x i64] }
%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>>::Continue" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>" }
%"core::option::Option<core::convert::Infallible>::None" = type {}
%"core::fmt::rt::v1::FormatSpec" = type { { i64, i64 }, { i64, i64 }, i32, i32, i8, [7 x i8] }
%"core::fmt::rt::v1::Argument" = type { %"core::fmt::rt::v1::FormatSpec", i64 }
%"core::fmt::builders::DebugTuple<'_, '_>" = type { i64, ptr, i8, i8, [6 x i8] }
%"core::result::Result<instructions::tlb::Pcid, &str>" = type { ptr, [1 x i64] }
%"core::result::Result<instructions::tlb::Pcid, &str>::Ok" = type { [4 x i16], i16 }
%"core::fmt::builders::DebugStruct<'_, '_>" = type { ptr, i8, i8, [6 x i8] }
%"structures::DescriptorTablePointer" = type <{ i16, i64 }>
%"structures::gdt::GlobalDescriptorTable" = type { [8 x i64], i64 }
%"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, structures::idt::PageFaultErrorCode)>" = type { i16, i16, i16, i16, i32, i32, %"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, structures::idt::PageFaultErrorCode)>" }
%"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, structures::idt::PageFaultErrorCode)>" = type {}
%"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64) -> !>" = type { i16, i16, i16, i16, i32, i32, %"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64) -> !>" }
%"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64) -> !>" = type {}
%"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>" = type { i16, i16, i16, i16, i32, i32, %"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>" }
%"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>" = type {}
%"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame) -> !>" = type { i16, i16, i16, i16, i32, i32, %"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame) -> !>" }
%"core::marker::PhantomData<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame) -> !>" = type {}
%"structures::idt::InterruptStackFrameValue" = type { i64, i64, i64, i64, i64 }
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>" = type { i64, [1 x i64] }
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>" = type { i64, [1 x i64] }
%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>" = type { i64, [1 x i64] }
%"structures::paging::page::Page<structures::paging::page::Size1GiB>" = type { i64, %"core::marker::PhantomData<structures::paging::page::Size1GiB>" }
%"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>" = type { %"structures::paging::page::Page<structures::paging::page::Size1GiB>" }
%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>" = type { i8, [15 x i8] }
%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>::Ok" = type { [1 x i64], { %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>" } }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>, structures::paging::mapper::FlagUpdateError>" = type { i8, [15 x i8] }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>, structures::paging::mapper::FlagUpdateError>::Err" = type { [1 x i8], i8 }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>, structures::paging::mapper::FlagUpdateError>::Ok" = type { [1 x i64], %"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>" }
%"structures::paging::page::Page<structures::paging::page::Size2MiB>" = type { i64, %"core::marker::PhantomData<structures::paging::page::Size2MiB>" }
%"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>" = type { %"structures::paging::page::Page<structures::paging::page::Size2MiB>" }
%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>::Ok" = type { [1 x i64], { %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>" } }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>" = type { i8, [15 x i8] }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>::Err" = type { [1 x i8], i8 }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>::Ok" = type { [1 x i64], %"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>" }
%"structures::paging::page::Page" = type { i64, %"core::marker::PhantomData<structures::paging::page::Size4KiB>" }
%"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>" = type { %"structures::paging::page::Page" }
%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>::Ok" = type { [1 x i64], { %"structures::paging::frame::PhysFrame", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>" } }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>" = type { i8, [15 x i8] }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>::Err" = type { [1 x i8], i8 }
%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>::Ok" = type { [1 x i64], %"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>" }
%"structures::paging::mapper::TranslateResult" = type { i64, [3 x i64] }
%"structures::paging::mapper::MappedFrame" = type { i64, [1 x i64] }
%"structures::paging::mapper::MappedFrame::Size1GiB" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>" }
%"structures::paging::mapper::TranslateResult::Mapped" = type { %"structures::paging::mapper::MappedFrame", i64, i64 }
%"structures::paging::mapper::MappedFrame::Size2MiB" = type { [1 x i64], %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>" }
%"structures::paging::mapper::MappedFrame::Size4KiB" = type { [1 x i64], %"structures::paging::frame::PhysFrame" }
%"structures::paging::mapper::TranslateResult::InvalidFrameAddress" = type { [1 x i64], i64 }
%"structures::paging::page_table::PageTable" = type { [512 x i64] }
%"instructions::tlb::InvPicdCommand::Address" = type { [1 x i16], i16, [2 x i16], i64 }
%"instructions::tlb::InvPicdCommand::Single" = type { [1 x i16], i16 }
%"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err" = type { %"core::fmt::Error" }
%"core::fmt::Error" = type {}
%"structures::gdt::Descriptor::UserSegment" = type { [1 x i64], i64 }
%"structures::gdt::Descriptor::SystemSegment" = type { [1 x i64], i64, i64 }
%"structures::idt::InterruptDescriptorTable" = type { %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64) -> !>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, structures::idt::PageFaultErrorCode)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame) -> !>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", [8 x %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>"], %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", [224 x %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>"] }
%"structures::tss::TaskStateSegment" = type <{ i32, [3 x i64], i64, [7 x i64], i64, i16, i16 }>

@alloc9581 = private unnamed_addr constant <{ [48 x i8] }> <{ [48 x i8] c"assertion failed: range.start < Self::BIT_LENGTH" }>, align 1
@alloc9613 = private unnamed_addr constant <{ [86 x i8] }> <{ [86 x i8] c"/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/bit_field-0.10.1/src/lib.rs" }>, align 1
@alloc9567 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9613, [16 x i8] c"V\00\00\00\00\00\00\00\11\01\00\00\01\00\00\00" }>, align 8
@alloc9582 = private unnamed_addr constant <{ [47 x i8] }> <{ [47 x i8] c"assertion failed: range.end <= Self::BIT_LENGTH" }>, align 1
@alloc9583 = private unnamed_addr constant <{ [41 x i8] }> <{ [41 x i8] c"assertion failed: range.start < range.end" }>, align 1
@str.0 = internal constant [33 x i8] c"attempt to subtract with overflow"
@str.1 = internal constant [35 x i8] c"attempt to shift left with overflow"
@str.2 = internal constant [36 x i8] c"attempt to shift right with overflow"
@alloc9570 = private unnamed_addr constant <{ [40 x i8] }> <{ [40 x i8] c"assertion failed: bit < Self::BIT_LENGTH" }>, align 1
@alloc9584 = private unnamed_addr constant <{ [33 x i8] }> <{ [33 x i8] c"value does not fit into bit range" }>, align 1
@vtable.3 = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr156drop_in_place$LT$$RF$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$GT$17hca56e1fb990f5940E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h9bd90ee20ccbe8d9E" }>, align 8, !dbg !0
@vtable.4 = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr47drop_in_place$LT$$RF$x86_64..addr..VirtAddr$GT$17h31f11adb3a7bd330E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h0531f0628ef54929E" }>, align 8, !dbg !56
@vtable.5 = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableEntry$GT$17h14f2f778e3458a2dE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hf085d807711d5771E" }>, align 8, !dbg !65
@vtable.6 = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr28drop_in_place$LT$$RF$u64$GT$17ha05f688f99faa586E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17he7eef4b7504e377bE" }>, align 8, !dbg !79
@alloc9599 = private unnamed_addr constant <{ [107 x i8] }> <{ [107 x i8] c"/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/fmt/mod.rs" }>, align 1
@alloc9598 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9599, [16 x i8] c"k\00\00\00\00\00\00\00\92\01\00\008\00\00\00" }>, align 8
@str.7 = internal constant [28 x i8] c"attempt to add with overflow"
@alloc8063 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"invalid args" }>, align 1
@alloc8062 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc8063, [8 x i8] c"\0C\00\00\00\00\00\00\00" }>, align 8
@alloc6469 = private unnamed_addr constant <{}> zeroinitializer, align 8
@alloc9600 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9599, [16 x i8] c"k\00\00\00\00\00\00\00\93\01\00\00\0D\00\00\00" }>, align 8
@alloc9604 = private unnamed_addr constant <{ [93 x i8] }> <{ [93 x i8] c"unsafe precondition(s) violated: NonNull::new_unchecked requires that the pointer is non-null" }>, align 1
@alloc9605 = private unnamed_addr constant <{ [109 x i8] }> <{ [109 x i8] c"/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/array/mod.rs" }>, align 1
@alloc9606 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9605, [16 x i8] c"m\00\00\00\00\00\00\00:\01\00\00\1B\00\00\00" }>, align 8
@alloc9607 = private unnamed_addr constant <{ [43 x i8] }> <{ [43 x i8] c"called `Option::unwrap()` on a `None` value" }>, align 1
@vtable.8 = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr51drop_in_place$LT$x86_64..addr..VirtAddrNotValid$GT$17ha9d2ef499f31f6b5E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN67_$LT$x86_64..addr..VirtAddrNotValid$u20$as$u20$core..fmt..Debug$GT$3fmt17h12734afb36735bd2E" }>, align 8, !dbg !88
@alloc9612 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9613, [16 x i8] c"V\00\00\00\00\00\00\00c\01\00\00$\00\00\00" }>, align 8
@alloc9614 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9613, [16 x i8] c"V\00\00\00\00\00\00\00i\01\00\00$\00\00\00" }>, align 8
@alloc9615 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"VirtAddrNotValid" }>, align 1
@alloc8516 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc6469, [8 x i8] zeroinitializer }>, align 8
@vtable.9 = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr41drop_in_place$LT$core..fmt..Arguments$GT$17h6f8978a61277bd4dE", [16 x i8] c"0\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN57_$LT$core..fmt..Arguments$u20$as$u20$core..fmt..Debug$GT$3fmt17hae2521dffe67c9a9E" }>, align 8, !dbg !99
@alloc9619 = private unnamed_addr constant <{ [74 x i8] }> <{ [74 x i8] c"address passed to VirtAddr::new must not contain any data in bits 48 to 64" }>, align 1
@alloc9635 = private unnamed_addr constant <{ [85 x i8] }> <{ [85 x i8] c"/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10/src/addr.rs" }>, align 1
@alloc9621 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9635, [16 x i8] c"U\00\00\00\00\00\00\00H\00\00\00\1D\00\00\00" }>, align 8
@alloc9622 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"VirtAddr" }>, align 1
@alloc9624 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9635, [16 x i8] c"U\00\00\00\00\00\00\00\16\01\00\00\17\00\00\00" }>, align 8
@alloc9626 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9635, [16 x i8] c"U\00\00\00\00\00\00\00a\01\00\00>\00\00\00" }>, align 8
@alloc9627 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"PhysAddrNotValid" }>, align 1
@alloc9628 = private unnamed_addr constant <{ [67 x i8] }> <{ [67 x i8] c"physical addresses must not have any bits in the range 52 to 64 set" }>, align 1
@alloc9630 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9635, [16 x i8] c"U\00\00\00\00\00\00\00\B0\01\00\00\17\00\00\00" }>, align 8
@alloc9631 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"PhysAddr" }>, align 1
@alloc9632 = private unnamed_addr constant <{ [30 x i8] }> <{ [30 x i8] c"`align` must be a power of two" }>, align 1
@alloc9634 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9635, [16 x i8] c"U\00\00\00\00\00\00\00\82\02\00\00\05\00\00\00" }>, align 8
@alloc9636 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9635, [16 x i8] c"U\00\00\00\00\00\00\00\83\02\00\00\0D\00\00\00" }>, align 8
@alloc9637 = private unnamed_addr constant <{ [22 x i8] }> <{ [22 x i8] c"PCID should be < 4096." }>, align 1
@alloc10015 = private unnamed_addr constant <{ [96 x i8] }> <{ [96 x i8] c"/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10/src/registers/debug.rs" }>, align 1
@alloc9639 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc10015, [16 x i8] c"`\00\00\00\00\00\00\00\09\01\00\00\19\00\00\00" }>, align 8
@str.a = internal constant [33 x i8] c"attempt to multiply with overflow"
@alloc9641 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc10015, [16 x i8] c"`\00\00\00\00\00\00\00\09\01\00\00\13\00\00\00" }>, align 8
@alloc9643 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc10015, [16 x i8] c"`\00\00\00\00\00\00\00\0A\01\00\00\0E\00\00\00" }>, align 8
@alloc9645 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc10015, [16 x i8] c"`\00\00\00\00\00\00\007\01\00\00\19\00\00\00" }>, align 8
@alloc9647 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc10015, [16 x i8] c"`\00\00\00\00\00\00\007\01\00\00\13\00\00\00" }>, align 8
@alloc9649 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc10015, [16 x i8] c"`\00\00\00\00\00\00\008\01\00\00\0E\00\00\00" }>, align 8
@alloc9653 = private unnamed_addr constant <{ [32 x i8] }> <{ [32 x i8] c"condition should be always valid" }>, align 1
@alloc9652 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc10015, [16 x i8] c"`\00\00\00\00\00\00\00\99\01\00\003\00\00\00" }>, align 8
@alloc9655 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc10015, [16 x i8] c"`\00\00\00\00\00\00\00\A5\01\00\00)\00\00\00" }>, align 8
@alloc9656 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"SegmentSelector" }>, align 1
@alloc9722 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"index" }>, align 1
@vtable.b = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr24drop_in_place$LT$u16$GT$17h5ba65623709cf715E", [16 x i8] c"\02\00\00\00\00\00\00\00\02\00\00\00\00\00\00\00", ptr @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u16$GT$3fmt17hcd9918c2cb738668E" }>, align 8, !dbg !243
@alloc9661 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"rpl" }>, align 1
@vtable.c = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr43drop_in_place$LT$x86_64..PrivilegeLevel$GT$17h3f77e354ff620ed5E", [16 x i8] c"\01\00\00\00\00\00\00\00\01\00\00\00\00\00\00\00", ptr @"_ZN59_$LT$x86_64..PrivilegeLevel$u20$as$u20$core..fmt..Debug$GT$3fmt17h283353e8185c0753E" }>, align 8, !dbg !251
@alloc10235 = private unnamed_addr constant <{ [95 x i8] }> <{ [95 x i8] c"/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10/src/structures/gdt.rs" }>, align 1
@alloc9666 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc10235, [16 x i8] c"_\00\00\00\00\00\00\00\B5\00\00\00\15\00\00\00" }>, align 8
@alloc9668 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc10235, [16 x i8] c"_\00\00\00\00\00\00\00\B5\00\00\00\14\00\00\00" }>, align 8
@alloc10292 = private unnamed_addr constant <{ [95 x i8] }> <{ [95 x i8] c"/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10/src/structures/idt.rs" }>, align 1
@alloc9670 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc10292, [16 x i8] c"_\00\00\00\00\00\00\00\E6\01\00\00\14\00\00\00" }>, align 8
@alloc9690 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Entry" }>, align 1
@alloc9691 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"handler_addr" }>, align 1
@alloc9692 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"gdt_selector" }>, align 1
@alloc9693 = private unnamed_addr constant <{ [7 x i8] }> <{ [7 x i8] c"options" }>, align 1
@vtable.d = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr58drop_in_place$LT$x86_64..structures..idt..EntryOptions$GT$17h3be3be2eb3fae44eE", [16 x i8] c"\02\00\00\00\00\00\00\00\02\00\00\00\00\00\00\00", ptr @"_ZN74_$LT$x86_64..structures..idt..EntryOptions$u20$as$u20$core..fmt..Debug$GT$3fmt17h870273c43dd359ffE" }>, align 8, !dbg !265
@alloc9694 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"EntryOptions" }>, align 1
@alloc9695 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"InterruptStackFrame" }>, align 1
@alloc9696 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"instruction_pointer" }>, align 1
@vtable.e = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr43drop_in_place$LT$x86_64..addr..VirtAddr$GT$17h672b61b9e84ca04bE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN59_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17hfc8eda48723fa718E" }>, align 8, !dbg !273
@alloc9700 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"code_segment" }>, align 1
@vtable.f = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr24drop_in_place$LT$u64$GT$17h49b3965168a37bcfE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u64$GT$3fmt17hafe796f62480d40bE" }>, align 8, !dbg !281
@alloc9704 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"cpu_flags" }>, align 1
@vtable.g = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr116drop_in_place$LT$$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$..fmt..Hex$GT$17h148f84a6707cd818E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN132_$LT$$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$..fmt..Hex$u20$as$u20$core..fmt..Debug$GT$3fmt17h65db255ad5c4c43eE" }>, align 8, !dbg !289
@alloc9708 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"stack_pointer" }>, align 1
@alloc9709 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"stack_segment" }>, align 1
@alloc9710 = private unnamed_addr constant <{ [40 x i8] }> <{ [40 x i8] c"internal error: entered unreachable code" }>, align 1
@alloc9712 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc10292, [16 x i8] c"_\00\00\00\00\00\00\00\F6\03\00\00\12\00\00\00" }>, align 8
@alloc9713 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"Selector Error" }>, align 1
@alloc9714 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"external" }>, align 1
@vtable.h = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr25drop_in_place$LT$bool$GT$17hc2383eb42ccf6300E", [16 x i8] c"\01\00\00\00\00\00\00\00\01\00\00\00\00\00\00\00", ptr @"_ZN41_$LT$bool$u20$as$u20$core..fmt..Debug$GT$3fmt17hafaebf6827248d79E" }>, align 8, !dbg !302
@alloc9718 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"descriptor table" }>, align 1
@vtable.i = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr61drop_in_place$LT$x86_64..structures..idt..DescriptorTable$GT$17h85ac27ec8e3a339fE", [16 x i8] c"\01\00\00\00\00\00\00\00\01\00\00\00\00\00\00\00", ptr @"_ZN77_$LT$x86_64..structures..idt..DescriptorTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h9b1d93d0588df9fcE" }>, align 8, !dbg !311
@alloc9397 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"PhysFrame[" }>, align 1
@alloc9398 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"](" }>, align 1
@alloc9399 = private unnamed_addr constant <{ [1 x i8] }> <{ [1 x i8] c")" }>, align 1
@alloc9396 = private unnamed_addr constant <{ ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8] }> <{ ptr @alloc9397, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc9398, [8 x i8] c"\02\00\00\00\00\00\00\00", ptr @alloc9399, [8 x i8] c"\01\00\00\00\00\00\00\00" }>, align 8
@alloc9393 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"1GiB" }>, align 1
@alloc9394 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc9393, [8 x i8] c"\04\00\00\00\00\00\00\00" }>, align 8
@alloc9411 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"2MiB" }>, align 1
@alloc9412 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc9411, [8 x i8] c"\04\00\00\00\00\00\00\00" }>, align 8
@alloc9402 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"4KiB" }>, align 1
@alloc9403 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc9402, [8 x i8] c"\04\00\00\00\00\00\00\00" }>, align 8
@alloc9837 = private unnamed_addr constant <{ [126 x i8] }> <{ [126 x i8] c"/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs" }>, align 1
@alloc9724 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\008\01\00\00\19\00\00\00" }>, align 8
@alloc9726 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00:\01\00\00\09\00\00\00" }>, align 8
@alloc9728 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00@\01\00\00\1D\00\00\00" }>, align 8
@alloc9730 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00J\01\00\00\15\00\00\00" }>, align 8
@alloc9732 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00Y\01\00\00\0C\00\00\00" }>, align 8
@alloc9734 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00_\01\00\00\0C\00\00\00" }>, align 8
@alloc9736 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00b\01\00\00\09\00\00\00" }>, align 8
@alloc9738 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00m\01\00\00\1D\00\00\00" }>, align 8
@alloc9740 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00\8B\01\00\00\0C\00\00\00" }>, align 8
@alloc9742 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00\90\01\00\00\19\00\00\00" }>, align 8
@alloc9744 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00\B0\01\00\00\19\00\00\00" }>, align 8
@alloc9746 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00\B1\01\00\00\09\00\00\00" }>, align 8
@alloc9748 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00\B7\01\00\00\19\00\00\00" }>, align 8
@alloc9750 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00\B8\01\00\00\09\00\00\00" }>, align 8
@alloc9752 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00\BE\01\00\00\1D\00\00\00" }>, align 8
@alloc9754 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00\C8\01\00\00\15\00\00\00" }>, align 8
@alloc9756 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00\D7\01\00\00\0C\00\00\00" }>, align 8
@alloc9758 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00\DD\01\00\00\0C\00\00\00" }>, align 8
@alloc9760 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00\E3\01\00\00\0C\00\00\00" }>, align 8
@alloc9762 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00\E7\01\00\00\09\00\00\00" }>, align 8
@alloc9764 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00\F2\01\00\00\1D\00\00\00" }>, align 8
@alloc9766 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00\04\02\00\00\0C\00\00\00" }>, align 8
@alloc9768 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00\09\02\00\00\1D\00\00\00" }>, align 8
@alloc9770 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00\1F\02\00\00\0C\00\00\00" }>, align 8
@alloc9772 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00$\02\00\00\19\00\00\00" }>, align 8
@alloc9774 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00+\02\00\00\19\00\00\00" }>, align 8
@alloc9776 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00K\02\00\00\19\00\00\00" }>, align 8
@alloc9778 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00L\02\00\00\09\00\00\00" }>, align 8
@alloc9780 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00R\02\00\00\19\00\00\00" }>, align 8
@alloc9782 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00S\02\00\00\09\00\00\00" }>, align 8
@alloc9784 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00Y\02\00\00\19\00\00\00" }>, align 8
@alloc9786 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00Z\02\00\00\09\00\00\00" }>, align 8
@alloc9788 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00`\02\00\00\1D\00\00\00" }>, align 8
@alloc9790 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00b\02\00\00\15\00\00\00" }>, align 8
@alloc9792 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00r\02\00\00\0C\00\00\00" }>, align 8
@alloc9794 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00x\02\00\00\0C\00\00\00" }>, align 8
@alloc9796 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00~\02\00\00\0C\00\00\00" }>, align 8
@alloc9798 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00\84\02\00\00\0C\00\00\00" }>, align 8
@alloc9800 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00\88\02\00\00\09\00\00\00" }>, align 8
@alloc9802 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00\93\02\00\00\1D\00\00\00" }>, align 8
@alloc9804 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00\A5\02\00\00\0C\00\00\00" }>, align 8
@alloc9806 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00\AA\02\00\00\1D\00\00\00" }>, align 8
@alloc9808 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00\BC\02\00\00\0C\00\00\00" }>, align 8
@alloc9810 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00\C2\02\00\00\0C\00\00\00" }>, align 8
@alloc9812 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00\C7\02\00\00\1D\00\00\00" }>, align 8
@alloc9814 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00\D5\02\00\00\0C\00\00\00" }>, align 8
@alloc9816 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00\DA\02\00\00\19\00\00\00" }>, align 8
@alloc9818 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00\E1\02\00\00\19\00\00\00" }>, align 8
@alloc9820 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00\E8\02\00\00\19\00\00\00" }>, align 8
@alloc9822 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00\F9\02\00\00\19\00\00\00" }>, align 8
@alloc9823 = private unnamed_addr constant <{ [35 x i8] }> <{ [35 x i8] c"level 4 entry has huge page bit set" }>, align 1
@alloc9825 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00\FE\02\00\00\0D\00\00\00" }>, align 8
@alloc9827 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00\02\03\00\00\19\00\00\00" }>, align 8
@alloc9829 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00\07\03\00\00\1A\00\00\00" }>, align 8
@alloc9831 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00\13\03\00\00\19\00\00\00" }>, align 8
@alloc9833 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00\18\03\00\00\1A\00\00\00" }>, align 8
@alloc9835 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00$\03\00\00\19\00\00\00" }>, align 8
@alloc9836 = private unnamed_addr constant <{ [35 x i8] }> <{ [35 x i8] c"level 1 entry has huge page bit set" }>, align 1
@alloc9838 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9837, [16 x i8] c"~\00\00\00\00\00\00\00)\03\00\00\0D\00\00\00" }>, align 8
@alloc9331 = private unnamed_addr constant <{ [41 x i8] }> <{ [41 x i8] c"given page table is not active on the CPU" }>, align 1
@alloc9330 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc9331, [8 x i8] c")\00\00\00\00\00\00\00" }>, align 8
@alloc9336 = private unnamed_addr constant <{ [41 x i8] }> <{ [41 x i8] c"given page table address is not recursive" }>, align 1
@alloc9335 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc9336, [8 x i8] c")\00\00\00\00\00\00\00" }>, align 8
@_ZN6x86_6410structures6paging6mapper19_ASSERT_OBJECT_SAFE17h5e73e082e85ec166E = internal constant <{ [8 x i8], [8 x i8] }> <{ [8 x i8] zeroinitializer, [8 x i8] undef }>, align 8, !dbg !324
@alloc9474 = private unnamed_addr constant <{ [46 x i8] }> <{ [46 x i8] c"the given address was not sufficiently aligned" }>, align 1
@alloc9473 = private unnamed_addr constant <{ ptr, [8 x i8] }> <{ ptr @alloc9474, [8 x i8] c".\00\00\00\00\00\00\00" }>, align 8
@alloc9839 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"PageTableEntry" }>, align 1
@alloc9840 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"addr" }>, align 1
@vtable.j = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr43drop_in_place$LT$x86_64..addr..PhysAddr$GT$17h479443ba81cf3b46E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN59_$LT$x86_64..addr..PhysAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17h0cde9aa635d6053aE" }>, align 8, !dbg !347
@alloc10387 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"flags" }>, align 1
@vtable.k = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr75drop_in_place$LT$x86_64..structures..paging..page_table..PageTableFlags$GT$17h1391013c3cc6548bE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h133ff323b3540c0aE" }>, align 8, !dbg !358
@alloc10416 = private unnamed_addr constant <{ [109 x i8] }> <{ [109 x i8] c"/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10/src/structures/paging/page_table.rs" }>, align 1
@alloc9849 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc10416, [16 x i8] c"m\00\00\00\00\00\00\00\06\01\00\00\09\00\00\00" }>, align 8
@alloc9851 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc10416, [16 x i8] c"m\00\00\00\00\00\00\00\8A\01\00\00\12\00\00\00" }>, align 8
@alloc9853 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc10416, [16 x i8] c"m\00\00\00\00\00\00\00\8A\01\00\00\11\00\00\00" }>, align 8
@alloc9855 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc10416, [16 x i8] c"m\00\00\00\00\00\00\00\8A\01\00\00\09\00\00\00" }>, align 8
@alloc9857 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc10416, [16 x i8] c"m\00\00\00\00\00\00\00\8F\01\00\00\13\00\00\00" }>, align 8
@alloc9859 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc10416, [16 x i8] c"m\00\00\00\00\00\00\00\8F\01\00\00\12\00\00\00" }>, align 8
@alloc9861 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc10416, [16 x i8] c"m\00\00\00\00\00\00\00\8F\01\00\00\11\00\00\00" }>, align 8
@alloc9863 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc10416, [16 x i8] c"m\00\00\00\00\00\00\00\8F\01\00\00\09\00\00\00" }>, align 8
@alloc6470 = private unnamed_addr constant <{ [31 x i8] }> <{ [31 x i8] c" is not a valid privilege level" }>, align 1
@alloc6468 = private unnamed_addr constant <{ ptr, [8 x i8], ptr, [8 x i8] }> <{ ptr @alloc6469, [8 x i8] zeroinitializer, ptr @alloc6470, [8 x i8] c"\1F\00\00\00\00\00\00\00" }>, align 8
@alloc9864 = private unnamed_addr constant <{ [84 x i8] }> <{ [84 x i8] c"/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10/src/lib.rs" }>, align 1
@alloc9865 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9864, [16 x i8] c"T\00\00\00\00\00\00\00=\00\00\00\12\00\00\00" }>, align 8
@alloc9866 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"ReadOnlyAccess" }>, align 1
@vtable.l = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr33drop_in_place$LT$$RF$$LP$$RP$$GT$17he64fb27a079cfd8dE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h3a8d8056c55d9cbeE" }>, align 8, !dbg !369
@alloc9870 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"WriteOnlyAccess" }>, align 1
@alloc9871 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"ReadWriteAccess" }>, align 1
@alloc9872 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"RdRand" }>, align 1
@alloc9873 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"AllExceptGlobal" }>, align 1
@alloc9874 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"All" }>, align 1
@alloc9875 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"Single" }>, align 1
@vtable.m = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr56drop_in_place$LT$$RF$x86_64..instructions..tlb..Pcid$GT$17h8a19a76c99f0b2cbE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hc11ebfb7da89c733E" }>, align 8, !dbg !378
@alloc9879 = private unnamed_addr constant <{ [7 x i8] }> <{ [7 x i8] c"Address" }>, align 1
@alloc9880 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"InvpcidDescriptor" }>, align 1
@alloc9881 = private unnamed_addr constant <{ [7 x i8] }> <{ [7 x i8] c"address" }>, align 1
@alloc9882 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"pcid" }>, align 1
@alloc9883 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"Pcid" }>, align 1
@vtable.n = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr28drop_in_place$LT$$RF$u16$GT$17h759fb2abfe4f110aE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hed5599fcdd1f2bb8E" }>, align 8, !dbg !392
@alloc9887 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Cr0" }>, align 1
@alloc10465 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c" | " }>, align 1
@alloc9928 = private unnamed_addr constant <{ [98 x i8] }> <{ [98 x i8] c"/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10/src/registers/control.rs" }>, align 1
@alloc9890 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9928, [16 x i8] c"b\00\00\00\00\00\00\00\0A\00\00\00\01\00\00\00" }>, align 8
@alloc9891 = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"PROTECTED_MODE_ENABLE" }>, align 1
@alloc9893 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"MONITOR_COPROCESSOR" }>, align 1
@alloc9895 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"EMULATE_COPROCESSOR" }>, align 1
@alloc9897 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"TASK_SWITCHED" }>, align 1
@alloc9899 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"EXTENSION_TYPE" }>, align 1
@alloc9901 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"NUMERIC_ERROR" }>, align 1
@alloc9903 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"WRITE_PROTECT" }>, align 1
@alloc9905 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"ALIGNMENT_MASK" }>, align 1
@alloc9907 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"NOT_WRITE_THROUGH" }>, align 1
@alloc9909 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"CACHE_DISABLE" }>, align 1
@alloc9911 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"PAGING" }>, align 1
@alloc10466 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"0x" }>, align 1
@alloc10467 = private unnamed_addr constant <{ [7 x i8] }> <{ [7 x i8] c"(empty)" }>, align 1
@alloc9915 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Cr2" }>, align 1
@alloc9916 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Cr3" }>, align 1
@alloc9919 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9928, [16 x i8] c"b\00\00\00\00\00\00\00>\00\00\00\01\00\00\00" }>, align 8
@alloc9920 = private unnamed_addr constant <{ [23 x i8] }> <{ [23 x i8] c"PAGE_LEVEL_WRITETHROUGH" }>, align 1
@alloc9922 = private unnamed_addr constant <{ [24 x i8] }> <{ [24 x i8] c"PAGE_LEVEL_CACHE_DISABLE" }>, align 1
@alloc9926 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Cr4" }>, align 1
@alloc9929 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc9928, [16 x i8] c"b\00\00\00\00\00\00\00O\00\00\00\01\00\00\00" }>, align 8
@alloc9930 = private unnamed_addr constant <{ [28 x i8] }> <{ [28 x i8] c"VIRTUAL_8086_MODE_EXTENSIONS" }>, align 1
@alloc9932 = private unnamed_addr constant <{ [33 x i8] }> <{ [33 x i8] c"PROTECTED_MODE_VIRTUAL_INTERRUPTS" }>, align 1
@alloc9934 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"TIMESTAMP_DISABLE" }>, align 1
@alloc9936 = private unnamed_addr constant <{ [20 x i8] }> <{ [20 x i8] c"DEBUGGING_EXTENSIONS" }>, align 1
@alloc9938 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"PAGE_SIZE_EXTENSION" }>, align 1
@alloc9940 = private unnamed_addr constant <{ [26 x i8] }> <{ [26 x i8] c"PHYSICAL_ADDRESS_EXTENSION" }>, align 1
@alloc9942 = private unnamed_addr constant <{ [23 x i8] }> <{ [23 x i8] c"MACHINE_CHECK_EXCEPTION" }>, align 1
@alloc9944 = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"PAGE_GLOBAL" }>, align 1
@alloc9946 = private unnamed_addr constant <{ [27 x i8] }> <{ [27 x i8] c"PERFORMANCE_MONITOR_COUNTER" }>, align 1
@alloc9948 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"OSFXSR" }>, align 1
@alloc9950 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"OSXMMEXCPT_ENABLE" }>, align 1
@alloc9952 = private unnamed_addr constant <{ [32 x i8] }> <{ [32 x i8] c"USER_MODE_INSTRUCTION_PREVENTION" }>, align 1
@alloc9954 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"L5_PAGING" }>, align 1
@alloc9956 = private unnamed_addr constant <{ [26 x i8] }> <{ [26 x i8] c"VIRTUAL_MACHINE_EXTENSIONS" }>, align 1
@alloc9958 = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"SAFER_MODE_EXTENSIONS" }>, align 1
@alloc9960 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"FSGSBASE" }>, align 1
@alloc9962 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"PCID" }>, align 1
@alloc9964 = private unnamed_addr constant <{ [7 x i8] }> <{ [7 x i8] c"OSXSAVE" }>, align 1
@alloc9966 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"KEY_LOCKER" }>, align 1
@alloc9968 = private unnamed_addr constant <{ [36 x i8] }> <{ [36 x i8] c"SUPERVISOR_MODE_EXECUTION_PROTECTION" }>, align 1
@alloc9970 = private unnamed_addr constant <{ [33 x i8] }> <{ [33 x i8] c"SUPERVISOR_MODE_ACCESS_PREVENTION" }>, align 1
@alloc9972 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"PROTECTION_KEY_USER" }>, align 1
@alloc10304 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"PROTECTION_KEY" }>, align 1
@alloc9976 = private unnamed_addr constant <{ [24 x i8] }> <{ [24 x i8] c"CONTROL_FLOW_ENFORCEMENT" }>, align 1
@alloc9978 = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"PROTECTION_KEY_SUPERVISOR" }>, align 1
@alloc9989 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Dr0" }>, align 1
@alloc9988 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Dr1" }>, align 1
@alloc9987 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Dr2" }>, align 1
@alloc9986 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Dr3" }>, align 1
@alloc9990 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Dr6" }>, align 1
@alloc9993 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc10015, [16 x i8] c"`\00\00\00\00\00\00\00n\00\00\00\01\00\00\00" }>, align 8
@alloc9994 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"TRAP0" }>, align 1
@alloc9996 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"TRAP1" }>, align 1
@alloc9998 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"TRAP2" }>, align 1
@alloc10000 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"TRAP3" }>, align 1
@alloc10002 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"TRAP" }>, align 1
@alloc10004 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"ACCESS_DETECTED" }>, align 1
@alloc10006 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"STEP" }>, align 1
@alloc10008 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"SWITCH" }>, align 1
@alloc10010 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"RTM" }>, align 1
@alloc10016 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc10015, [16 x i8] c"`\00\00\00\00\00\00\00\A3\00\00\00\01\00\00\00" }>, align 8
@alloc10017 = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"LOCAL_BREAKPOINT_0_ENABLE" }>, align 1
@alloc10019 = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"LOCAL_BREAKPOINT_1_ENABLE" }>, align 1
@alloc10021 = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"LOCAL_BREAKPOINT_2_ENABLE" }>, align 1
@alloc10023 = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"LOCAL_BREAKPOINT_3_ENABLE" }>, align 1
@alloc10025 = private unnamed_addr constant <{ [26 x i8] }> <{ [26 x i8] c"GLOBAL_BREAKPOINT_0_ENABLE" }>, align 1
@alloc10027 = private unnamed_addr constant <{ [26 x i8] }> <{ [26 x i8] c"GLOBAL_BREAKPOINT_1_ENABLE" }>, align 1
@alloc10029 = private unnamed_addr constant <{ [26 x i8] }> <{ [26 x i8] c"GLOBAL_BREAKPOINT_2_ENABLE" }>, align 1
@alloc10031 = private unnamed_addr constant <{ [26 x i8] }> <{ [26 x i8] c"GLOBAL_BREAKPOINT_3_ENABLE" }>, align 1
@alloc10033 = private unnamed_addr constant <{ [29 x i8] }> <{ [29 x i8] c"LOCAL_EXACT_BREAKPOINT_ENABLE" }>, align 1
@alloc10035 = private unnamed_addr constant <{ [30 x i8] }> <{ [30 x i8] c"GLOBAL_EXACT_BREAKPOINT_ENABLE" }>, align 1
@alloc10037 = private unnamed_addr constant <{ [31 x i8] }> <{ [31 x i8] c"RESTRICTED_TRANSACTIONAL_MEMORY" }>, align 1
@alloc10039 = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"GENERAL_DETECT_ENABLE" }>, align 1
@alloc10043 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"DataReadsWrites" }>, align 1
@alloc10044 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"IoReadsWrites" }>, align 1
@alloc10045 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"DataWrites" }>, align 1
@alloc10046 = private unnamed_addr constant <{ [20 x i8] }> <{ [20 x i8] c"InstructionExecution" }>, align 1
@alloc10047 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Length4B" }>, align 1
@alloc10048 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Length8B" }>, align 1
@alloc10049 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Length2B" }>, align 1
@alloc10050 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Length1B" }>, align 1
@alloc10051 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Dr7Value" }>, align 1
@alloc10052 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"bits" }>, align 1
@alloc10053 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Dr7" }>, align 1
@alloc10054 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Msr" }>, align 1
@vtable.o = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr28drop_in_place$LT$$RF$u32$GT$17h6b933ce3c513e459E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h04a0a2c9c9a7ebe9E" }>, align 8, !dbg !401
@alloc10058 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"Efer" }>, align 1
@alloc10059 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"FsBase" }>, align 1
@alloc10060 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"GsBase" }>, align 1
@alloc10061 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"KernelGsBase" }>, align 1
@alloc10062 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"Star" }>, align 1
@alloc10063 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"LStar" }>, align 1
@alloc10064 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"SFMask" }>, align 1
@alloc10065 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"UCet" }>, align 1
@alloc10066 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"SCet" }>, align 1
@alloc10089 = private unnamed_addr constant <{ [105 x i8] }> <{ [105 x i8] c"/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10/src/registers/model_specific.rs" }>, align 1
@alloc10069 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc10089, [16 x i8] c"i\00\00\00\00\00\00\00o\00\00\00\01\00\00\00" }>, align 8
@alloc10070 = private unnamed_addr constant <{ [22 x i8] }> <{ [22 x i8] c"SYSTEM_CALL_EXTENSIONS" }>, align 1
@alloc10072 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"LONG_MODE_ENABLE" }>, align 1
@alloc10074 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"LONG_MODE_ACTIVE" }>, align 1
@alloc10076 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"NO_EXECUTE_ENABLE" }>, align 1
@alloc10078 = private unnamed_addr constant <{ [29 x i8] }> <{ [29 x i8] c"SECURE_VIRTUAL_MACHINE_ENABLE" }>, align 1
@alloc10080 = private unnamed_addr constant <{ [30 x i8] }> <{ [30 x i8] c"LONG_MODE_SEGMENT_LIMIT_ENABLE" }>, align 1
@alloc10082 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"FAST_FXSAVE_FXRSTOR" }>, align 1
@alloc10084 = private unnamed_addr constant <{ [27 x i8] }> <{ [27 x i8] c"TRANSLATION_CACHE_EXTENSION" }>, align 1
@alloc10090 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc10089, [16 x i8] c"i\00\00\00\00\00\00\00\85\00\00\00\01\00\00\00" }>, align 8
@alloc10091 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"SS_ENABLE" }>, align 1
@alloc10093 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"SS_WRITE_ENABLE" }>, align 1
@alloc10095 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"IBT_ENABLE" }>, align 1
@alloc10097 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"IBT_LEGACY_ENABLE" }>, align 1
@alloc10099 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"IBT_NO_TRACK_ENABLE" }>, align 1
@alloc10101 = private unnamed_addr constant <{ [26 x i8] }> <{ [26 x i8] c"IBT_LEGACY_SUPPRESS_ENABLE" }>, align 1
@alloc10103 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"IBT_SUPPRESS_ENABLE" }>, align 1
@alloc10105 = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"IBT_TRACKED" }>, align 1
@alloc10110 = private unnamed_addr constant <{ [96 x i8] }> <{ [96 x i8] c"/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10/src/registers/mxcsr.rs" }>, align 1
@alloc10111 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc10110, [16 x i8] c"`\00\00\00\00\00\00\00\08\00\00\00\01\00\00\00" }>, align 8
@alloc10112 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"INVALID_OPERATION" }>, align 1
@alloc10114 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"DENORMAL" }>, align 1
@alloc10116 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"DIVIDE_BY_ZERO" }>, align 1
@alloc10118 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"OVERFLOW" }>, align 1
@alloc10120 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"UNDERFLOW" }>, align 1
@alloc10122 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"PRECISION" }>, align 1
@alloc10124 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"DENORMALS_ARE_ZEROS" }>, align 1
@alloc10126 = private unnamed_addr constant <{ [22 x i8] }> <{ [22 x i8] c"INVALID_OPERATION_MASK" }>, align 1
@alloc10128 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"DENORMAL_MASK" }>, align 1
@alloc10130 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"DIVIDE_BY_ZERO_MASK" }>, align 1
@alloc10132 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"OVERFLOW_MASK" }>, align 1
@alloc10134 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"UNDERFLOW_MASK" }>, align 1
@alloc10136 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"PRECISION_MASK" }>, align 1
@alloc10138 = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"ROUNDING_CONTROL_NEGATIVE" }>, align 1
@alloc10140 = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"ROUNDING_CONTROL_POSITIVE" }>, align 1
@alloc10142 = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"ROUNDING_CONTROL_ZERO" }>, align 1
@alloc10144 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"FLUSH_TO_ZERO" }>, align 1
@alloc10149 = private unnamed_addr constant <{ [97 x i8] }> <{ [97 x i8] c"/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10/src/registers/rflags.rs" }>, align 1
@alloc10150 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc10149, [16 x i8] c"a\00\00\00\00\00\00\00\08\00\00\00\01\00\00\00" }>, align 8
@alloc10151 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"ID" }>, align 1
@alloc10153 = private unnamed_addr constant <{ [25 x i8] }> <{ [25 x i8] c"VIRTUAL_INTERRUPT_PENDING" }>, align 1
@alloc10155 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"VIRTUAL_INTERRUPT" }>, align 1
@alloc10157 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"ALIGNMENT_CHECK" }>, align 1
@alloc10159 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"VIRTUAL_8086_MODE" }>, align 1
@alloc10161 = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"RESUME_FLAG" }>, align 1
@alloc10163 = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"NESTED_TASK" }>, align 1
@alloc10165 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"IOPL_HIGH" }>, align 1
@alloc10167 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"IOPL_LOW" }>, align 1
@alloc10169 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"OVERFLOW_FLAG" }>, align 1
@alloc10171 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"DIRECTION_FLAG" }>, align 1
@alloc10173 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"INTERRUPT_FLAG" }>, align 1
@alloc10175 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"TRAP_FLAG" }>, align 1
@alloc10177 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"SIGN_FLAG" }>, align 1
@alloc10179 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"ZERO_FLAG" }>, align 1
@alloc10181 = private unnamed_addr constant <{ [20 x i8] }> <{ [20 x i8] c"AUXILIARY_CARRY_FLAG" }>, align 1
@alloc10183 = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"PARITY_FLAG" }>, align 1
@alloc10185 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"CARRY_FLAG" }>, align 1
@alloc10189 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"CS" }>, align 1
@alloc10190 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"SS" }>, align 1
@alloc10191 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"DS" }>, align 1
@alloc10192 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"ES" }>, align 1
@alloc10193 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"FS" }>, align 1
@alloc10194 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"GS" }>, align 1
@alloc10195 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"XCr0" }>, align 1
@alloc10197 = private unnamed_addr constant <{ [99 x i8] }> <{ [99 x i8] c"/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10/src/registers/xcontrol.rs" }>, align 1
@alloc10198 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc10197, [16 x i8] c"c\00\00\00\00\00\00\00\08\00\00\00\01\00\00\00" }>, align 8
@alloc10199 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"X87" }>, align 1
@alloc10201 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"SSE" }>, align 1
@alloc10203 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"AVX" }>, align 1
@alloc10205 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"YMM" }>, align 1
@alloc10207 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BNDREG" }>, align 1
@alloc10209 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BNDCSR" }>, align 1
@alloc10211 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"OPMASK" }>, align 1
@alloc10213 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"ZMM_HI256" }>, align 1
@alloc10215 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"HI16_ZMM" }>, align 1
@alloc10217 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"MPK" }>, align 1
@alloc10219 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"LWP" }>, align 1
@alloc10223 = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"GlobalDescriptorTable" }>, align 1
@alloc10224 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"table" }>, align 1
@vtable.p = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr45drop_in_place$LT$$u5b$u64$u3b$$u20$8$u5d$$GT$17h753635b82097e3d2E", [16 x i8] c"@\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17hbab73e2341208dd5E" }>, align 8, !dbg !410
@alloc10228 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"len" }>, align 1
@vtable.q = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr30drop_in_place$LT$$RF$usize$GT$17h6cd94752f97c7128E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hf8c1d382b513047aE" }>, align 8, !dbg !421
@alloc10232 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"SystemSegment" }>, align 1
@alloc10233 = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"UserSegment" }>, align 1
@alloc10236 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc10235, [16 x i8] c"_\00\00\00\00\00\00\00\C9\00\00\00\01\00\00\00" }>, align 8
@alloc10428 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"ACCESSED" }>, align 1
@alloc10420 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"WRITABLE" }>, align 1
@alloc10241 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"CONFORMING" }>, align 1
@alloc10243 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"EXECUTABLE" }>, align 1
@alloc10245 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"USER_SEGMENT" }>, align 1
@alloc10247 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"DPL_RING_3" }>, align 1
@alloc10418 = private unnamed_addr constant <{ [7 x i8] }> <{ [7 x i8] c"PRESENT" }>, align 1
@alloc10251 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"AVAILABLE" }>, align 1
@alloc10253 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"LONG_MODE" }>, align 1
@alloc10255 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"DEFAULT_SIZE" }>, align 1
@alloc10257 = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"GRANULARITY" }>, align 1
@alloc10259 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"LIMIT_0_15" }>, align 1
@alloc10261 = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"LIMIT_16_19" }>, align 1
@alloc10263 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"BASE_0_23" }>, align 1
@alloc10265 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"BASE_24_31" }>, align 1
@alloc8441 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"divide_error" }>, align 1
@alloc8415 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"debug" }>, align 1
@alloc8416 = private unnamed_addr constant <{ [22 x i8] }> <{ [22 x i8] c"non_maskable_interrupt" }>, align 1
@alloc8417 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"breakpoint" }>, align 1
@alloc8418 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"overflow" }>, align 1
@alloc8419 = private unnamed_addr constant <{ [20 x i8] }> <{ [20 x i8] c"bound_range_exceeded" }>, align 1
@alloc8420 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"invalid_opcode" }>, align 1
@alloc8421 = private unnamed_addr constant <{ [20 x i8] }> <{ [20 x i8] c"device_not_available" }>, align 1
@alloc8422 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"double_fault" }>, align 1
@alloc8423 = private unnamed_addr constant <{ [27 x i8] }> <{ [27 x i8] c"coprocessor_segment_overrun" }>, align 1
@alloc8424 = private unnamed_addr constant <{ [11 x i8] }> <{ [11 x i8] c"invalid_tss" }>, align 1
@alloc8425 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"segment_not_present" }>, align 1
@alloc8426 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"stack_segment_fault" }>, align 1
@alloc8427 = private unnamed_addr constant <{ [24 x i8] }> <{ [24 x i8] c"general_protection_fault" }>, align 1
@alloc8428 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"page_fault" }>, align 1
@alloc9541 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"reserved_1" }>, align 1
@alloc8430 = private unnamed_addr constant <{ [18 x i8] }> <{ [18 x i8] c"x87_floating_point" }>, align 1
@alloc8431 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"alignment_check" }>, align 1
@alloc8432 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"machine_check" }>, align 1
@alloc8433 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"simd_floating_point" }>, align 1
@alloc8434 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"virtualization" }>, align 1
@alloc9535 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"reserved_2" }>, align 1
@alloc8436 = private unnamed_addr constant <{ [27 x i8] }> <{ [27 x i8] c"vmm_communication_exception" }>, align 1
@alloc8437 = private unnamed_addr constant <{ [18 x i8] }> <{ [18 x i8] c"security_exception" }>, align 1
@alloc9537 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"reserved_3" }>, align 1
@alloc8439 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"interrupts" }>, align 1
@alloc8440 = private unnamed_addr constant <{ ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8] }> <{ ptr @alloc8441, [8 x i8] c"\0C\00\00\00\00\00\00\00", ptr @alloc8415, [8 x i8] c"\05\00\00\00\00\00\00\00", ptr @alloc8416, [8 x i8] c"\16\00\00\00\00\00\00\00", ptr @alloc8417, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc8418, [8 x i8] c"\08\00\00\00\00\00\00\00", ptr @alloc8419, [8 x i8] c"\14\00\00\00\00\00\00\00", ptr @alloc8420, [8 x i8] c"\0E\00\00\00\00\00\00\00", ptr @alloc8421, [8 x i8] c"\14\00\00\00\00\00\00\00", ptr @alloc8422, [8 x i8] c"\0C\00\00\00\00\00\00\00", ptr @alloc8423, [8 x i8] c"\1B\00\00\00\00\00\00\00", ptr @alloc8424, [8 x i8] c"\0B\00\00\00\00\00\00\00", ptr @alloc8425, [8 x i8] c"\13\00\00\00\00\00\00\00", ptr @alloc8426, [8 x i8] c"\13\00\00\00\00\00\00\00", ptr @alloc8427, [8 x i8] c"\18\00\00\00\00\00\00\00", ptr @alloc8428, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc9541, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc8430, [8 x i8] c"\12\00\00\00\00\00\00\00", ptr @alloc8431, [8 x i8] c"\0F\00\00\00\00\00\00\00", ptr @alloc8432, [8 x i8] c"\0D\00\00\00\00\00\00\00", ptr @alloc8433, [8 x i8] c"\13\00\00\00\00\00\00\00", ptr @alloc8434, [8 x i8] c"\0E\00\00\00\00\00\00\00", ptr @alloc9535, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc8436, [8 x i8] c"\1B\00\00\00\00\00\00\00", ptr @alloc8437, [8 x i8] c"\12\00\00\00\00\00\00\00", ptr @alloc9537, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc8439, [8 x i8] c"\0A\00\00\00\00\00\00\00" }>, align 8
@vtable.r = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr152drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$GT$17he9b2455657497241E", [16 x i8] c"\10\00\00\00\00\00\00\00\04\00\00\00\00\00\00\00", ptr @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h512191041b9694aeE" }>, align 8, !dbg !430
@vtable.s = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr178drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$u64$RP$$u20$.$GT$$u20$$u21$$GT$$GT$17he595eeddfd02990fE", [16 x i8] c"\10\00\00\00\00\00\00\00\04\00\00\00\00\00\00\00", ptr @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h3ed69ba45d633eceE" }>, align 8, !dbg !438
@vtable.t = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr158drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$u64$RP$$GT$$GT$17h605ea4e02a183bffE", [16 x i8] c"\10\00\00\00\00\00\00\00\04\00\00\00\00\00\00\00", ptr @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17ha6ff6e8fde14b441E" }>, align 8, !dbg !464
@vtable.u = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr198drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$x86_64..structures..idt..PageFaultErrorCode$RP$$GT$$GT$17hdfa0a7bb229be0abE", [16 x i8] c"\10\00\00\00\00\00\00\00\04\00\00\00\00\00\00\00", ptr @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h12e382cc662becb3E" }>, align 8, !dbg !489
@vtable.v = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr172drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$u20$.$GT$$u20$$u21$$GT$$GT$17hae9305ab9faaf1b2E", [16 x i8] c"\10\00\00\00\00\00\00\00\04\00\00\00\00\00\00\00", ptr @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hece788abde4844e1E" }>, align 8, !dbg !517
@vtable.w = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr173drop_in_place$LT$$u5b$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$u3b$$u20$8$u5d$$GT$17hd4468f77e3d3e9ceE", [16 x i8] c"\80\00\00\00\00\00\00\00\04\00\00\00\00\00\00\00", ptr @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17h66d66d953ac44966E" }>, align 8, !dbg !542
@vtable.x = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr179drop_in_place$LT$$RF$$u5b$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$u3b$$u20$224$u5d$$GT$17h3e95f669e262ad76E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h91ad676cbe9e83faE" }>, align 8, !dbg !551
@alloc10290 = private unnamed_addr constant <{ [24 x i8] }> <{ [24 x i8] c"InterruptDescriptorTable" }>, align 1
@alloc10293 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc10292, [16 x i8] c"_\00\00\00\00\00\00\00\A2\03\00\00\01\00\00\00" }>, align 8
@alloc10294 = private unnamed_addr constant <{ [20 x i8] }> <{ [20 x i8] c"PROTECTION_VIOLATION" }>, align 1
@alloc10296 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"CAUSED_BY_WRITE" }>, align 1
@alloc10298 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"USER_MODE" }>, align 1
@alloc10300 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"MALFORMED_TABLE" }>, align 1
@alloc10302 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"INSTRUCTION_FETCH" }>, align 1
@alloc10306 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"SHADOW_STACK" }>, align 1
@alloc10308 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"SGX" }>, align 1
@alloc10310 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"RMP" }>, align 1
@alloc10314 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Ldt" }>, align 1
@alloc10315 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Idt" }>, align 1
@alloc10316 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Gdt" }>, align 1
@alloc10317 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Security" }>, align 1
@alloc10318 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"VmmCommunication" }>, align 1
@alloc10319 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"HypervisorInjection" }>, align 1
@alloc10320 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"ControlProtection" }>, align 1
@alloc10321 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"Virtualization" }>, align 1
@alloc10322 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"SimdFloatingPoint" }>, align 1
@alloc10323 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"MachineCheck" }>, align 1
@alloc10324 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"AlignmentCheck" }>, align 1
@alloc10325 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"X87FloatingPoint" }>, align 1
@alloc10326 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"Page" }>, align 1
@alloc10327 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"GeneralProtection" }>, align 1
@alloc10328 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Stack" }>, align 1
@alloc10329 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"SegmentNotPresent" }>, align 1
@alloc10330 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"InvalidTss" }>, align 1
@alloc10331 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"Double" }>, align 1
@alloc10332 = private unnamed_addr constant <{ [18 x i8] }> <{ [18 x i8] c"DeviceNotAvailable" }>, align 1
@alloc10333 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"InvalidOpcode" }>, align 1
@alloc10334 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"BoundRange" }>, align 1
@alloc10335 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Overflow" }>, align 1
@alloc10336 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"Breakpoint" }>, align 1
@alloc10337 = private unnamed_addr constant <{ [20 x i8] }> <{ [20 x i8] c"NonMaskableInterrupt" }>, align 1
@alloc10338 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Debug" }>, align 1
@alloc10339 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Division" }>, align 1
@alloc10340 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"MappedPageTable" }>, align 1
@alloc10341 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"page_table_walker" }>, align 1
@vtable.y = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr164drop_in_place$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableWalker$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$$GT$17h6007ab77246d6fb3E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN116_$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableWalker$LT$P$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h394b6fd5cf84717fE" }>, align 8, !dbg !563
@alloc10345 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"level_4_table" }>, align 1
@vtable.z = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr86drop_in_place$LT$$RF$$RF$mut$u20$x86_64..structures..paging..page_table..PageTable$GT$17h681fdf3a9e2516b0E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hf7580ebc5ed33674E" }>, align 8, !dbg !581
@alloc10349 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"PageTableWalker" }>, align 1
@alloc10350 = private unnamed_addr constant <{ [24 x i8] }> <{ [24 x i8] c"page_table_frame_mapping" }>, align 1
@vtable.A = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr90drop_in_place$LT$$RF$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$17h3e9c5612331e2c61E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hd720518f0cd8d1f8E" }>, align 8, !dbg !597
@alloc10357 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"MappedToHugePage" }>, align 1
@alloc10380 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"NotMapped" }>, align 1
@alloc10356 = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"FrameAllocationFailed" }>, align 1
@alloc10358 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"OffsetPageTable" }>, align 1
@alloc10359 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"inner" }>, align 1
@vtable.B = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr168drop_in_place$LT$$RF$x86_64..structures..paging..mapper..mapped_page_table..MappedPageTable$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$$GT$17h5c062e1688dc38faE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h61d46151712161acE" }>, align 8, !dbg !606
@alloc10363 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"PhysOffset" }>, align 1
@alloc10386 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"offset" }>, align 1
@alloc10365 = private unnamed_addr constant <{ [18 x i8] }> <{ [18 x i8] c"RecursivePageTable" }>, align 1
@alloc10366 = private unnamed_addr constant <{ [2 x i8] }> <{ [2 x i8] c"p4" }>, align 1
@vtable.C = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr82drop_in_place$LT$$RF$mut$u20$x86_64..structures..paging..page_table..PageTable$GT$17h6721da0805d3e66cE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN50_$LT$$RF$mut$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h5f9b0b67648b0c8aE" }>, align 8, !dbg !619
@alloc10370 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"recursive_index" }>, align 1
@vtable.D = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableIndex$GT$17hcf196e1dc5602655E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h36d166435a3736d8E" }>, align 8, !dbg !627
@alloc10374 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"NotActive" }>, align 1
@alloc10375 = private unnamed_addr constant <{ [12 x i8] }> <{ [12 x i8] c"NotRecursive" }>, align 1
@alloc10409 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"InvalidFrameAddress" }>, align 1
@vtable.E = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr47drop_in_place$LT$$RF$x86_64..addr..PhysAddr$GT$17h470dbd348baae334E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h184c26d00253321fE" }>, align 8, !dbg !639
@alloc10381 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"Mapped" }>, align 1
@alloc10382 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"frame" }>, align 1
@vtable.F = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr68drop_in_place$LT$x86_64..structures..paging..mapper..MappedFrame$GT$17ha298feb08fe80656E", [16 x i8] c"\10\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN84_$LT$x86_64..structures..paging..mapper..MappedFrame$u20$as$u20$core..fmt..Debug$GT$3fmt17hc7d9d29edf29986dE" }>, align 8, !dbg !648
@vtable.G = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableFlags$GT$17hfa2e892152b85d7aE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hef94500d7a78363cE" }>, align 8, !dbg !711
@alloc10391 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Size1GiB" }>, align 1
@vtable.H = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr119drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$17h6f9f442d53dfe57aE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h1c82f6d3aa69f513E" }>, align 8, !dbg !720
@alloc10395 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Size2MiB" }>, align 1
@vtable.I = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr119drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$17he8ecb884c3fa3f0cE", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6083dbf657f6baaaE" }>, align 8, !dbg !729
@alloc10399 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"Size4KiB" }>, align 1
@vtable.J = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr69drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$GT$17h14640ca1284c6fe5E", [16 x i8] c"\08\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hdd671ae5865fe524E" }>, align 8, !dbg !738
@alloc10403 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"MapperFlushAll" }>, align 1
@alloc10411 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"PageNotMapped" }>, align 1
@alloc10410 = private unnamed_addr constant <{ [19 x i8] }> <{ [19 x i8] c"ParentEntryHugePage" }>, align 1
@alloc10412 = private unnamed_addr constant <{ [17 x i8] }> <{ [17 x i8] c"AddressNotAligned" }>, align 1
@alloc10413 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"HugeFrame" }>, align 1
@alloc10414 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"FrameNotPresent" }>, align 1
@alloc10417 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc10416, [16 x i8] c"m\00\00\00\00\00\00\00k\00\00\00\01\00\00\00" }>, align 8
@alloc10422 = private unnamed_addr constant <{ [15 x i8] }> <{ [15 x i8] c"USER_ACCESSIBLE" }>, align 1
@alloc10424 = private unnamed_addr constant <{ [13 x i8] }> <{ [13 x i8] c"WRITE_THROUGH" }>, align 1
@alloc10426 = private unnamed_addr constant <{ [8 x i8] }> <{ [8 x i8] c"NO_CACHE" }>, align 1
@alloc10430 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"DIRTY" }>, align 1
@alloc10432 = private unnamed_addr constant <{ [9 x i8] }> <{ [9 x i8] c"HUGE_PAGE" }>, align 1
@alloc10434 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"GLOBAL" }>, align 1
@alloc10436 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"BIT_9" }>, align 1
@alloc10438 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_10" }>, align 1
@alloc10440 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_11" }>, align 1
@alloc10442 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_52" }>, align 1
@alloc10444 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_53" }>, align 1
@alloc10446 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_54" }>, align 1
@alloc10448 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_55" }>, align 1
@alloc10450 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_56" }>, align 1
@alloc10452 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_57" }>, align 1
@alloc10454 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_58" }>, align 1
@alloc10456 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_59" }>, align 1
@alloc10458 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_60" }>, align 1
@alloc10460 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_61" }>, align 1
@alloc10462 = private unnamed_addr constant <{ [6 x i8] }> <{ [6 x i8] c"BIT_62" }>, align 1
@alloc10464 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"NO_EXECUTE" }>, align 1
@alloc10468 = private unnamed_addr constant <{ [14 x i8] }> <{ [14 x i8] c"PageTableIndex" }>, align 1
@alloc10469 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"PageOffset" }>, align 1
@alloc10470 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"Four" }>, align 1
@alloc10471 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Three" }>, align 1
@alloc10472 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"Two" }>, align 1
@alloc10473 = private unnamed_addr constant <{ [3 x i8] }> <{ [3 x i8] c"One" }>, align 1
@alloc9534 = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"privilege_stack_table" }>, align 1
@alloc9536 = private unnamed_addr constant <{ [21 x i8] }> <{ [21 x i8] c"interrupt_stack_table" }>, align 1
@alloc9538 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"reserved_4" }>, align 1
@alloc9539 = private unnamed_addr constant <{ [10 x i8] }> <{ [10 x i8] c"iomap_base" }>, align 1
@alloc9540 = private unnamed_addr constant <{ ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8], ptr, [8 x i8] }> <{ ptr @alloc9541, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc9534, [8 x i8] c"\15\00\00\00\00\00\00\00", ptr @alloc9535, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc9536, [8 x i8] c"\15\00\00\00\00\00\00\00", ptr @alloc9537, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc9538, [8 x i8] c"\0A\00\00\00\00\00\00\00", ptr @alloc9539, [8 x i8] c"\0A\00\00\00\00\00\00\00" }>, align 8
@vtable.K = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr24drop_in_place$LT$u32$GT$17h67020f8e4f3913b1E", [16 x i8] c"\04\00\00\00\00\00\00\00\04\00\00\00\00\00\00\00", ptr @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17h2e1663b96125f5fcE" }>, align 8, !dbg !747
@vtable.L = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr64drop_in_place$LT$$u5b$x86_64..addr..VirtAddr$u3b$$u20$3$u5d$$GT$17h6d4dd7bda5ae72f4E", [16 x i8] c"\18\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17h32d8b940e071d0afE" }>, align 8, !dbg !755
@vtable.M = private constant <{ ptr, [16 x i8], ptr }> <{ ptr @"_ZN4core3ptr64drop_in_place$LT$$u5b$x86_64..addr..VirtAddr$u3b$$u20$7$u5d$$GT$17hed3fb2b87ae670b7E", [16 x i8] c"8\00\00\00\00\00\00\00\08\00\00\00\00\00\00\00", ptr @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17h079bfd1c0aab57e3E" }>, align 8, !dbg !764
@alloc10483 = private unnamed_addr constant <{ [16 x i8] }> <{ [16 x i8] c"TaskStateSegment" }>, align 1
@alloc10484 = private unnamed_addr constant <{ [22 x i8] }> <{ [22 x i8] c"DescriptorTablePointer" }>, align 1
@alloc10485 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"limit" }>, align 1
@alloc10486 = private unnamed_addr constant <{ [4 x i8] }> <{ [4 x i8] c"base" }>, align 1
@alloc10487 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Ring3" }>, align 1
@alloc10488 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Ring2" }>, align 1
@alloc10489 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Ring1" }>, align 1
@alloc10490 = private unnamed_addr constant <{ [5 x i8] }> <{ [5 x i8] c"Ring0" }>, align 1

; <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h37efcf9edd7c858bE"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>") %0, i64 %1, i64 %2, ptr align 8 %3) unnamed_addr #0 !dbg !854 {
start:
  %t.dbg.spill.i = alloca { i64, i64 }, align 8
  %e.dbg.spill = alloca { i64, i64 }, align 8
  %residual = alloca { i64, i64 }, align 8
  %4 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 0
  store i64 %1, ptr %4, align 8
  %5 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 1
  store i64 %2, ptr %5, align 8
  call void @llvm.dbg.declare(metadata ptr %residual, metadata !926, metadata !DIExpression()), !dbg !931
  %6 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 0, !dbg !932
  %e.0 = load i64, ptr %6, align 8, !dbg !932, !range !933, !noundef !25
  %7 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 1, !dbg !932
  %e.1 = load i64, ptr %7, align 8, !dbg !932
  %8 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 0, !dbg !932
  store i64 %e.0, ptr %8, align 8, !dbg !932
  %9 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 1, !dbg !932
  store i64 %e.1, ptr %9, align 8, !dbg !932
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !927, metadata !DIExpression()), !dbg !934
  store i64 %e.0, ptr %t.dbg.spill.i, align 8
  %10 = getelementptr inbounds { i64, i64 }, ptr %t.dbg.spill.i, i32 0, i32 1
  store i64 %e.1, ptr %10, align 8
  call void @llvm.dbg.declare(metadata ptr %t.dbg.spill.i, metadata !935, metadata !DIExpression()), !dbg !944
  %11 = insertvalue { i64, i64 } undef, i64 %e.0, 0, !dbg !946
  %12 = insertvalue { i64, i64 } %11, i64 %e.1, 1, !dbg !946
  %_3.0 = extractvalue { i64, i64 } %12, 0, !dbg !947
  %_3.1 = extractvalue { i64, i64 } %12, 1, !dbg !947
  %13 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>::Err", ptr %0, i32 0, i32 1, !dbg !948
  %14 = getelementptr inbounds { i64, i64 }, ptr %13, i32 0, i32 0, !dbg !948
  store i64 %_3.0, ptr %14, align 8, !dbg !948
  %15 = getelementptr inbounds { i64, i64 }, ptr %13, i32 0, i32 1, !dbg !948
  store i64 %_3.1, ptr %15, align 8, !dbg !948
  store i64 1, ptr %0, align 8, !dbg !948
  ret void, !dbg !949
}

; <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17habd15e6d9de6ac70E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>") %0, i64 %1, i64 %2, ptr align 8 %3) unnamed_addr #0 !dbg !950 {
start:
  %t.dbg.spill.i = alloca { i64, i64 }, align 8
  %e.dbg.spill = alloca { i64, i64 }, align 8
  %residual = alloca { i64, i64 }, align 8
  %4 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 0
  store i64 %1, ptr %4, align 8
  %5 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 1
  store i64 %2, ptr %5, align 8
  call void @llvm.dbg.declare(metadata ptr %residual, metadata !980, metadata !DIExpression()), !dbg !984
  %6 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 0, !dbg !985
  %e.0 = load i64, ptr %6, align 8, !dbg !985, !range !933, !noundef !25
  %7 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 1, !dbg !985
  %e.1 = load i64, ptr %7, align 8, !dbg !985
  %8 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 0, !dbg !985
  store i64 %e.0, ptr %8, align 8, !dbg !985
  %9 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 1, !dbg !985
  store i64 %e.1, ptr %9, align 8, !dbg !985
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !981, metadata !DIExpression()), !dbg !986
  store i64 %e.0, ptr %t.dbg.spill.i, align 8
  %10 = getelementptr inbounds { i64, i64 }, ptr %t.dbg.spill.i, i32 0, i32 1
  store i64 %e.1, ptr %10, align 8
  call void @llvm.dbg.declare(metadata ptr %t.dbg.spill.i, metadata !935, metadata !DIExpression()), !dbg !987
  %11 = insertvalue { i64, i64 } undef, i64 %e.0, 0, !dbg !989
  %12 = insertvalue { i64, i64 } %11, i64 %e.1, 1, !dbg !989
  %_3.0 = extractvalue { i64, i64 } %12, 0, !dbg !990
  %_3.1 = extractvalue { i64, i64 } %12, 1, !dbg !990
  %13 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>::Err", ptr %0, i32 0, i32 1, !dbg !991
  %14 = getelementptr inbounds { i64, i64 }, ptr %13, i32 0, i32 0, !dbg !991
  store i64 %_3.0, ptr %14, align 8, !dbg !991
  %15 = getelementptr inbounds { i64, i64 }, ptr %13, i32 0, i32 1, !dbg !991
  store i64 %_3.1, ptr %15, align 8, !dbg !991
  store i64 1, ptr %0, align 8, !dbg !991
  ret void, !dbg !992
}

; <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hc067a4b5fa0d571dE"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>") %0, i64 %1, i64 %2, ptr align 8 %3) unnamed_addr #0 !dbg !993 {
start:
  %t.dbg.spill.i = alloca { i64, i64 }, align 8
  %e.dbg.spill = alloca { i64, i64 }, align 8
  %residual = alloca { i64, i64 }, align 8
  %4 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 0
  store i64 %1, ptr %4, align 8
  %5 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 1
  store i64 %2, ptr %5, align 8
  call void @llvm.dbg.declare(metadata ptr %residual, metadata !1023, metadata !DIExpression()), !dbg !1027
  %6 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 0, !dbg !1028
  %e.0 = load i64, ptr %6, align 8, !dbg !1028, !range !933, !noundef !25
  %7 = getelementptr inbounds { i64, i64 }, ptr %residual, i32 0, i32 1, !dbg !1028
  %e.1 = load i64, ptr %7, align 8, !dbg !1028
  %8 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 0, !dbg !1028
  store i64 %e.0, ptr %8, align 8, !dbg !1028
  %9 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 1, !dbg !1028
  store i64 %e.1, ptr %9, align 8, !dbg !1028
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !1024, metadata !DIExpression()), !dbg !1029
  store i64 %e.0, ptr %t.dbg.spill.i, align 8
  %10 = getelementptr inbounds { i64, i64 }, ptr %t.dbg.spill.i, i32 0, i32 1
  store i64 %e.1, ptr %10, align 8
  call void @llvm.dbg.declare(metadata ptr %t.dbg.spill.i, metadata !935, metadata !DIExpression()), !dbg !1030
  %11 = insertvalue { i64, i64 } undef, i64 %e.0, 0, !dbg !1032
  %12 = insertvalue { i64, i64 } %11, i64 %e.1, 1, !dbg !1032
  %_3.0 = extractvalue { i64, i64 } %12, 0, !dbg !1033
  %_3.1 = extractvalue { i64, i64 } %12, 1, !dbg !1033
  %13 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>::Err", ptr %0, i32 0, i32 1, !dbg !1034
  %14 = getelementptr inbounds { i64, i64 }, ptr %13, i32 0, i32 0, !dbg !1034
  store i64 %_3.0, ptr %14, align 8, !dbg !1034
  %15 = getelementptr inbounds { i64, i64 }, ptr %13, i32 0, i32 1, !dbg !1034
  store i64 %_3.1, ptr %15, align 8, !dbg !1034
  store i64 1, ptr %0, align 8, !dbg !1034
  ret void, !dbg !1035
}

; <bool as core::fmt::Debug>::fmt
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN41_$LT$bool$u20$as$u20$core..fmt..Debug$GT$3fmt17hafaebf6827248d79E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #0 !dbg !1036 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1043, metadata !DIExpression()), !dbg !1045
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1044, metadata !DIExpression()), !dbg !1046
; call <bool as core::fmt::Display>::fmt
  %0 = call zeroext i1 @"_ZN43_$LT$bool$u20$as$u20$core..fmt..Display$GT$3fmt17h230cd5c356861b57E"(ptr align 1 %self, ptr align 8 %f) #8, !dbg !1047
  ret i1 %0, !dbg !1048
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h0531f0628ef54929E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1049 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1055, metadata !DIExpression()), !dbg !1059
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1056, metadata !DIExpression()), !dbg !1060
  %_3 = load ptr, ptr %self, align 8, !dbg !1061, !nonnull !25, !align !1062, !noundef !25
; call <x86_64::addr::VirtAddr as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN59_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17hfc8eda48723fa718E"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1063
  ret i1 %0, !dbg !1064
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h184c26d00253321fE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1065 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1070, metadata !DIExpression()), !dbg !1074
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1071, metadata !DIExpression()), !dbg !1075
  %_3 = load ptr, ptr %self, align 8, !dbg !1076, !nonnull !25, !align !1062, !noundef !25
; call <x86_64::addr::PhysAddr as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN59_$LT$x86_64..addr..PhysAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17h0cde9aa635d6053aE"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1077
  ret i1 %0, !dbg !1078
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h1c82f6d3aa69f513E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1079 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1084, metadata !DIExpression()), !dbg !1088
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1085, metadata !DIExpression()), !dbg !1089
  %_3 = load ptr, ptr %self, align 8, !dbg !1090, !nonnull !25, !align !1062, !noundef !25
; call <x86_64::structures::paging::frame::PhysFrame<S> as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h07d0054f3970f988E"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1091
  ret i1 %0, !dbg !1092
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h36d166435a3736d8E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1093 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1098, metadata !DIExpression()), !dbg !1102
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1099, metadata !DIExpression()), !dbg !1103
  %_3 = load ptr, ptr %self, align 8, !dbg !1104, !nonnull !25, !align !1105, !noundef !25
; call <x86_64::structures::paging::page_table::PageTableIndex as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableIndex$u20$as$u20$core..fmt..Debug$GT$3fmt17h10a08816cc245213E"(ptr align 2 %_3, ptr align 8 %f) #8, !dbg !1106
  ret i1 %0, !dbg !1107
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h5f0c439d31caf614E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1108 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1118, metadata !DIExpression()), !dbg !1122
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1119, metadata !DIExpression()), !dbg !1123
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self, i32 0, i32 0, !dbg !1124
  %_3.0 = load ptr, ptr %0, align 8, !dbg !1124, !nonnull !25, !align !1062, !noundef !25
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self, i32 0, i32 1, !dbg !1124
  %_3.1 = load i64, ptr %1, align 8, !dbg !1124, !noundef !25
; call <[T] as core::fmt::Debug>::fmt
  %2 = call zeroext i1 @"_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17h11bc5142001940d3E"(ptr align 8 %_3.0, i64 %_3.1, ptr align 8 %f) #8, !dbg !1125
  ret i1 %2, !dbg !1126
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6083dbf657f6baaaE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1127 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1132, metadata !DIExpression()), !dbg !1136
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1133, metadata !DIExpression()), !dbg !1137
  %_3 = load ptr, ptr %self, align 8, !dbg !1138, !nonnull !25, !align !1062, !noundef !25
; call <x86_64::structures::paging::frame::PhysFrame<S> as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h9a0635240818036fE"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1139
  ret i1 %0, !dbg !1140
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6186b3615c00d793E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1141 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1151, metadata !DIExpression()), !dbg !1155
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1152, metadata !DIExpression()), !dbg !1156
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self, i32 0, i32 0, !dbg !1157
  %_3.0 = load ptr, ptr %0, align 8, !dbg !1157, !nonnull !25, !align !1158, !noundef !25
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self, i32 0, i32 1, !dbg !1157
  %_3.1 = load i64, ptr %1, align 8, !dbg !1157, !noundef !25
; call <[T] as core::fmt::Debug>::fmt
  %2 = call zeroext i1 @"_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17hfd7a51871a8dc1c4E"(ptr align 4 %_3.0, i64 %_3.1, ptr align 8 %f) #8, !dbg !1159
  ret i1 %2, !dbg !1160
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h61d46151712161acE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1161 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1166, metadata !DIExpression()), !dbg !1170
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1167, metadata !DIExpression()), !dbg !1171
  %_3 = load ptr, ptr %self, align 8, !dbg !1172, !nonnull !25, !align !1062, !noundef !25
; call <x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<P> as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN116_$LT$x86_64..structures..paging..mapper..mapped_page_table..MappedPageTable$LT$P$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hf95cf0f32c2fdc7cE"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1173
  ret i1 %0, !dbg !1174
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h7147348da063dcdcE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1175 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1185, metadata !DIExpression()), !dbg !1187
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1186, metadata !DIExpression()), !dbg !1188
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self, i32 0, i32 0, !dbg !1189
  %_3.0 = load ptr, ptr %0, align 8, !dbg !1189, !nonnull !25, !align !1062, !noundef !25
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self, i32 0, i32 1, !dbg !1189
  %_3.1 = load i64, ptr %1, align 8, !dbg !1189, !noundef !25
; call <[T] as core::fmt::Debug>::fmt
  %2 = call zeroext i1 @"_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17h2c6725b96bb94130E"(ptr align 8 %_3.0, i64 %_3.1, ptr align 8 %f) #8, !dbg !1190
  ret i1 %2, !dbg !1191
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h91ad676cbe9e83faE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1192 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1197, metadata !DIExpression()), !dbg !1201
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1198, metadata !DIExpression()), !dbg !1202
  %_3 = load ptr, ptr %self, align 8, !dbg !1203, !nonnull !25, !align !1158, !noundef !25
; call core::array::<impl core::fmt::Debug for [T; N]>::fmt
  %0 = call zeroext i1 @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17h269de95a88032c3bE"(ptr align 4 %_3, ptr align 8 %f) #8, !dbg !1204
  ret i1 %0, !dbg !1205
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h9bd90ee20ccbe8d9E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1206 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1211, metadata !DIExpression()), !dbg !1213
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1212, metadata !DIExpression()), !dbg !1214
  %_3 = load ptr, ptr %self, align 8, !dbg !1215, !nonnull !25, !align !1158, !noundef !25
; call <x86_64::structures::idt::Entry<T> as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h512191041b9694aeE"(ptr align 4 %_3, ptr align 8 %f) #8, !dbg !1216
  ret i1 %0, !dbg !1217
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hc11ebfb7da89c733E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1218 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1223, metadata !DIExpression()), !dbg !1227
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1224, metadata !DIExpression()), !dbg !1228
  %_3 = load ptr, ptr %self, align 8, !dbg !1229, !nonnull !25, !align !1105, !noundef !25
; call <x86_64::instructions::tlb::Pcid as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN68_$LT$x86_64..instructions..tlb..Pcid$u20$as$u20$core..fmt..Debug$GT$3fmt17h5250b7e5e0d97a61E"(ptr align 2 %_3, ptr align 8 %f) #8, !dbg !1230
  ret i1 %0, !dbg !1231
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hd720518f0cd8d1f8E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1232 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1237, metadata !DIExpression()), !dbg !1241
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1238, metadata !DIExpression()), !dbg !1242
  %_3 = load ptr, ptr %self, align 8, !dbg !1243, !nonnull !25, !align !1062, !noundef !25
; call <x86_64::structures::paging::mapper::offset_page_table::PhysOffset as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN102_$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$u20$as$u20$core..fmt..Debug$GT$3fmt17h6a703eee7658207bE"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1244
  ret i1 %0, !dbg !1245
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hdd671ae5865fe524E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1246 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1251, metadata !DIExpression()), !dbg !1255
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1252, metadata !DIExpression()), !dbg !1256
  %_3 = load ptr, ptr %self, align 8, !dbg !1257, !nonnull !25, !align !1062, !noundef !25
; call <x86_64::structures::paging::frame::PhysFrame<S> as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hef799b25e39b61a6E"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1258
  ret i1 %0, !dbg !1259
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hef94500d7a78363cE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1260 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1265, metadata !DIExpression()), !dbg !1269
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1266, metadata !DIExpression()), !dbg !1270
  %_3 = load ptr, ptr %self, align 8, !dbg !1271, !nonnull !25, !align !1062, !noundef !25
; call <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h133ff323b3540c0aE"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1272
  ret i1 %0, !dbg !1273
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hf085d807711d5771E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1274 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1279, metadata !DIExpression()), !dbg !1283
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1280, metadata !DIExpression()), !dbg !1284
  %_3 = load ptr, ptr %self, align 8, !dbg !1285, !nonnull !25, !align !1062, !noundef !25
; call <x86_64::structures::paging::page_table::PageTableEntry as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableEntry$u20$as$u20$core..fmt..Debug$GT$3fmt17h210e0549492f880bE"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1286
  ret i1 %0, !dbg !1287
}

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hf7580ebc5ed33674E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !1288 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1293, metadata !DIExpression()), !dbg !1297
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1294, metadata !DIExpression()), !dbg !1298
  %_3 = load ptr, ptr %self, align 8, !dbg !1299, !nonnull !25, !align !1062, !noundef !25
; call <&mut T as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN50_$LT$$RF$mut$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h5f9b0b67648b0c8aE"(ptr align 8 %_3, ptr align 8 %f) #8, !dbg !1300
  ret i1 %0, !dbg !1301
}

; <u16 as bit_field::BitField>::get_bits
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN43_$LT$u16$u20$as$u20$bit_field..BitField$GT$8get_bits17h989c400b59aedc36E"(ptr align 2 %self, i64 %0, i64 %1) unnamed_addr #0 !dbg !1302 {
start:
  %bits.dbg.spill = alloca i16, align 2
  %range.dbg.spill = alloca { i64, i64 }, align 8
  %self.dbg.spill = alloca ptr, align 8
  %range = alloca { i64, i64 }, align 8
  %2 = getelementptr inbounds { i64, i64 }, ptr %range, i32 0, i32 0
  store i64 %0, ptr %2, align 8
  %3 = getelementptr inbounds { i64, i64 }, ptr %range, i32 0, i32 1
  store i64 %1, ptr %3, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1317, metadata !DIExpression()), !dbg !1325
  call void @llvm.dbg.declare(metadata ptr %range, metadata !1318, metadata !DIExpression()), !dbg !1326
; call bit_field::to_regular_range
  %4 = call { i64, i64 } @_ZN9bit_field16to_regular_range17hc0f449c7551f57deE(ptr align 8 %range, i64 16) #8, !dbg !1327
  %range.0 = extractvalue { i64, i64 } %4, 0, !dbg !1327
  %range.1 = extractvalue { i64, i64 } %4, 1, !dbg !1327
  %5 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 0, !dbg !1327
  store i64 %range.0, ptr %5, align 8, !dbg !1327
  %6 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 1, !dbg !1327
  store i64 %range.1, ptr %6, align 8, !dbg !1327
  call void @llvm.dbg.declare(metadata ptr %range.dbg.spill, metadata !1319, metadata !DIExpression()), !dbg !1328
  %_6 = icmp ult i64 %range.0, 16, !dbg !1329
  %_5 = xor i1 %_6, true, !dbg !1330
  br i1 %_5, label %bb2, label %bb3, !dbg !1330

bb3:                                              ; preds = %start
  %_10 = icmp ule i64 %range.1, 16, !dbg !1331
  %_9 = xor i1 %_10, true, !dbg !1332
  br i1 %_9, label %bb4, label %bb5, !dbg !1332

bb2:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @alloc9581, i64 48, ptr align 8 @alloc9567) #9, !dbg !1330
  unreachable, !dbg !1330

bb5:                                              ; preds = %bb3
  %_14 = icmp ult i64 %range.0, %range.1, !dbg !1333
  %_13 = xor i1 %_14, true, !dbg !1334
  br i1 %_13, label %bb6, label %bb7, !dbg !1334

bb4:                                              ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @alloc9582, i64 47, ptr align 8 @alloc9567) #9, !dbg !1332
  unreachable, !dbg !1332

bb7:                                              ; preds = %bb5
  %_20 = load i16, ptr %self, align 2, !dbg !1335, !noundef !25
  %_23.0 = sub i64 16, %range.1, !dbg !1336
  %_23.1 = icmp ult i64 16, %range.1, !dbg !1336
  %7 = call i1 @llvm.expect.i1(i1 %_23.1, i1 false), !dbg !1336
  br i1 %7, label %panic, label %bb8, !dbg !1336

bb6:                                              ; preds = %bb5
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @alloc9583, i64 41, ptr align 8 @alloc9567) #9, !dbg !1334
  unreachable, !dbg !1334

bb8:                                              ; preds = %bb7
  %8 = and i64 %_23.0, -16, !dbg !1335
  %_24.1 = icmp ne i64 %8, 0, !dbg !1335
  %9 = trunc i64 %_23.0 to i16, !dbg !1335
  %10 = and i16 %9, 15, !dbg !1335
  %_24.0 = shl i16 %_20, %10, !dbg !1335
  %11 = call i1 @llvm.expect.i1(i1 %_24.1, i1 false), !dbg !1335
  br i1 %11, label %panic1, label %bb9, !dbg !1335

panic:                                            ; preds = %bb7
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @str.0, i64 33, ptr align 8 @alloc9567) #9, !dbg !1336
  unreachable, !dbg !1336

bb9:                                              ; preds = %bb8
  %_27.0 = sub i64 16, %range.1, !dbg !1337
  %_27.1 = icmp ult i64 16, %range.1, !dbg !1337
  %12 = call i1 @llvm.expect.i1(i1 %_27.1, i1 false), !dbg !1337
  br i1 %12, label %panic2, label %bb10, !dbg !1337

panic1:                                           ; preds = %bb8
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @str.1, i64 35, ptr align 8 @alloc9567) #9, !dbg !1335
  unreachable, !dbg !1335

bb10:                                             ; preds = %bb9
  %13 = and i64 %_27.0, -16, !dbg !1335
  %_28.1 = icmp ne i64 %13, 0, !dbg !1335
  %14 = trunc i64 %_27.0 to i16, !dbg !1335
  %15 = and i16 %14, 15, !dbg !1335
  %_28.0 = lshr i16 %_24.0, %15, !dbg !1335
  %16 = call i1 @llvm.expect.i1(i1 %_28.1, i1 false), !dbg !1335
  br i1 %16, label %panic3, label %bb11, !dbg !1335

panic2:                                           ; preds = %bb9
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @str.0, i64 33, ptr align 8 @alloc9567) #9, !dbg !1337
  unreachable, !dbg !1337

bb11:                                             ; preds = %bb10
  store i16 %_28.0, ptr %bits.dbg.spill, align 2, !dbg !1335
  call void @llvm.dbg.declare(metadata ptr %bits.dbg.spill, metadata !1321, metadata !DIExpression()), !dbg !1338
  %17 = and i64 %range.0, -16, !dbg !1339
  %_30.1 = icmp ne i64 %17, 0, !dbg !1339
  %18 = trunc i64 %range.0 to i16, !dbg !1339
  %19 = and i16 %18, 15, !dbg !1339
  %_30.0 = lshr i16 %_28.0, %19, !dbg !1339
  %20 = call i1 @llvm.expect.i1(i1 %_30.1, i1 false), !dbg !1339
  br i1 %20, label %panic4, label %bb12, !dbg !1339

panic3:                                           ; preds = %bb10
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @str.2, i64 36, ptr align 8 @alloc9567) #9, !dbg !1335
  unreachable, !dbg !1335

bb12:                                             ; preds = %bb11
  ret i16 %_30.0, !dbg !1340

panic4:                                           ; preds = %bb11
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @str.2, i64 36, ptr align 8 @alloc9567) #9, !dbg !1339
  unreachable, !dbg !1339
}

; <u64 as bit_field::BitField>::get_bit
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$7get_bit17hf8ec31565a1377f0E"(ptr align 8 %self, i64 %bit) unnamed_addr #0 !dbg !1341 {
start:
  %bit.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1346, metadata !DIExpression()), !dbg !1348
  store i64 %bit, ptr %bit.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %bit.dbg.spill, metadata !1347, metadata !DIExpression()), !dbg !1349
  %_4 = icmp ult i64 %bit, 64, !dbg !1350
  %_3 = xor i1 %_4, true, !dbg !1351
  br i1 %_3, label %bb1, label %bb2, !dbg !1351

bb2:                                              ; preds = %start
  %_7 = load i64, ptr %self, align 8, !dbg !1352, !noundef !25
  %0 = and i64 %bit, -64, !dbg !1353
  %_9.1 = icmp ne i64 %0, 0, !dbg !1353
  %1 = and i64 %bit, 63, !dbg !1353
  %_9.0 = shl i64 1, %1, !dbg !1353
  %2 = call i1 @llvm.expect.i1(i1 %_9.1, i1 false), !dbg !1353
  br i1 %2, label %panic, label %bb3, !dbg !1353

bb1:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @alloc9570, i64 40, ptr align 8 @alloc9567) #9, !dbg !1351
  unreachable, !dbg !1351

bb3:                                              ; preds = %bb2
  %_6 = and i64 %_7, %_9.0, !dbg !1354
  %3 = icmp ne i64 %_6, 0, !dbg !1354
  ret i1 %3, !dbg !1355

panic:                                            ; preds = %bb2
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @str.1, i64 35, ptr align 8 @alloc9567) #9, !dbg !1353
  unreachable, !dbg !1353
}

; <u64 as bit_field::BitField>::get_bits
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17h38ff3de8c5b85f4dE"(ptr align 8 %self, i64 %0) unnamed_addr #0 !dbg !1356 {
start:
  %bits.dbg.spill = alloca i64, align 8
  %range.dbg.spill = alloca { i64, i64 }, align 8
  %self.dbg.spill = alloca ptr, align 8
  %range = alloca i64, align 8
  store i64 %0, ptr %range, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1363, metadata !DIExpression()), !dbg !1371
  call void @llvm.dbg.declare(metadata ptr %range, metadata !1364, metadata !DIExpression()), !dbg !1372
; call bit_field::to_regular_range
  %1 = call { i64, i64 } @_ZN9bit_field16to_regular_range17haaaa7fc17545a97dE(ptr align 8 %range, i64 64) #8, !dbg !1373
  %range.0 = extractvalue { i64, i64 } %1, 0, !dbg !1373
  %range.1 = extractvalue { i64, i64 } %1, 1, !dbg !1373
  %2 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 0, !dbg !1373
  store i64 %range.0, ptr %2, align 8, !dbg !1373
  %3 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 1, !dbg !1373
  store i64 %range.1, ptr %3, align 8, !dbg !1373
  call void @llvm.dbg.declare(metadata ptr %range.dbg.spill, metadata !1365, metadata !DIExpression()), !dbg !1374
  %_6 = icmp ult i64 %range.0, 64, !dbg !1375
  %_5 = xor i1 %_6, true, !dbg !1376
  br i1 %_5, label %bb2, label %bb3, !dbg !1376

bb3:                                              ; preds = %start
  %_10 = icmp ule i64 %range.1, 64, !dbg !1377
  %_9 = xor i1 %_10, true, !dbg !1378
  br i1 %_9, label %bb4, label %bb5, !dbg !1378

bb2:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @alloc9581, i64 48, ptr align 8 @alloc9567) #9, !dbg !1376
  unreachable, !dbg !1376

bb5:                                              ; preds = %bb3
  %_14 = icmp ult i64 %range.0, %range.1, !dbg !1379
  %_13 = xor i1 %_14, true, !dbg !1380
  br i1 %_13, label %bb6, label %bb7, !dbg !1380

bb4:                                              ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @alloc9582, i64 47, ptr align 8 @alloc9567) #9, !dbg !1378
  unreachable, !dbg !1378

bb7:                                              ; preds = %bb5
  %_20 = load i64, ptr %self, align 8, !dbg !1381, !noundef !25
  %_23.0 = sub i64 64, %range.1, !dbg !1382
  %_23.1 = icmp ult i64 64, %range.1, !dbg !1382
  %4 = call i1 @llvm.expect.i1(i1 %_23.1, i1 false), !dbg !1382
  br i1 %4, label %panic, label %bb8, !dbg !1382

bb6:                                              ; preds = %bb5
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @alloc9583, i64 41, ptr align 8 @alloc9567) #9, !dbg !1380
  unreachable, !dbg !1380

bb8:                                              ; preds = %bb7
  %5 = and i64 %_23.0, -64, !dbg !1381
  %_24.1 = icmp ne i64 %5, 0, !dbg !1381
  %6 = and i64 %_23.0, 63, !dbg !1381
  %_24.0 = shl i64 %_20, %6, !dbg !1381
  %7 = call i1 @llvm.expect.i1(i1 %_24.1, i1 false), !dbg !1381
  br i1 %7, label %panic1, label %bb9, !dbg !1381

panic:                                            ; preds = %bb7
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @str.0, i64 33, ptr align 8 @alloc9567) #9, !dbg !1382
  unreachable, !dbg !1382

bb9:                                              ; preds = %bb8
  %_27.0 = sub i64 64, %range.1, !dbg !1383
  %_27.1 = icmp ult i64 64, %range.1, !dbg !1383
  %8 = call i1 @llvm.expect.i1(i1 %_27.1, i1 false), !dbg !1383
  br i1 %8, label %panic2, label %bb10, !dbg !1383

panic1:                                           ; preds = %bb8
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @str.1, i64 35, ptr align 8 @alloc9567) #9, !dbg !1381
  unreachable, !dbg !1381

bb10:                                             ; preds = %bb9
  %9 = and i64 %_27.0, -64, !dbg !1381
  %_28.1 = icmp ne i64 %9, 0, !dbg !1381
  %10 = and i64 %_27.0, 63, !dbg !1381
  %_28.0 = lshr i64 %_24.0, %10, !dbg !1381
  %11 = call i1 @llvm.expect.i1(i1 %_28.1, i1 false), !dbg !1381
  br i1 %11, label %panic3, label %bb11, !dbg !1381

panic2:                                           ; preds = %bb9
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @str.0, i64 33, ptr align 8 @alloc9567) #9, !dbg !1383
  unreachable, !dbg !1383

bb11:                                             ; preds = %bb10
  store i64 %_28.0, ptr %bits.dbg.spill, align 8, !dbg !1381
  call void @llvm.dbg.declare(metadata ptr %bits.dbg.spill, metadata !1367, metadata !DIExpression()), !dbg !1384
  %12 = and i64 %range.0, -64, !dbg !1385
  %_30.1 = icmp ne i64 %12, 0, !dbg !1385
  %13 = and i64 %range.0, 63, !dbg !1385
  %_30.0 = lshr i64 %_28.0, %13, !dbg !1385
  %14 = call i1 @llvm.expect.i1(i1 %_30.1, i1 false), !dbg !1385
  br i1 %14, label %panic4, label %bb12, !dbg !1385

panic3:                                           ; preds = %bb10
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @str.2, i64 36, ptr align 8 @alloc9567) #9, !dbg !1381
  unreachable, !dbg !1381

bb12:                                             ; preds = %bb11
  ret i64 %_30.0, !dbg !1386

panic4:                                           ; preds = %bb11
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @str.2, i64 36, ptr align 8 @alloc9567) #9, !dbg !1385
  unreachable, !dbg !1385
}

; <u64 as bit_field::BitField>::get_bits
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17h42b9763573d7c860E"(ptr align 8 %self, i64 %0, i64 %1) unnamed_addr #0 !dbg !1387 {
start:
  %bits.dbg.spill = alloca i64, align 8
  %range.dbg.spill = alloca { i64, i64 }, align 8
  %self.dbg.spill = alloca ptr, align 8
  %range = alloca { i64, i64 }, align 8
  %2 = getelementptr inbounds { i64, i64 }, ptr %range, i32 0, i32 0
  store i64 %0, ptr %2, align 8
  %3 = getelementptr inbounds { i64, i64 }, ptr %range, i32 0, i32 1
  store i64 %1, ptr %3, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1391, metadata !DIExpression()), !dbg !1397
  call void @llvm.dbg.declare(metadata ptr %range, metadata !1392, metadata !DIExpression()), !dbg !1398
; call bit_field::to_regular_range
  %4 = call { i64, i64 } @_ZN9bit_field16to_regular_range17hc0f449c7551f57deE(ptr align 8 %range, i64 64) #8, !dbg !1399
  %range.0 = extractvalue { i64, i64 } %4, 0, !dbg !1399
  %range.1 = extractvalue { i64, i64 } %4, 1, !dbg !1399
  %5 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 0, !dbg !1399
  store i64 %range.0, ptr %5, align 8, !dbg !1399
  %6 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 1, !dbg !1399
  store i64 %range.1, ptr %6, align 8, !dbg !1399
  call void @llvm.dbg.declare(metadata ptr %range.dbg.spill, metadata !1393, metadata !DIExpression()), !dbg !1400
  %_6 = icmp ult i64 %range.0, 64, !dbg !1401
  %_5 = xor i1 %_6, true, !dbg !1402
  br i1 %_5, label %bb2, label %bb3, !dbg !1402

bb3:                                              ; preds = %start
  %_10 = icmp ule i64 %range.1, 64, !dbg !1403
  %_9 = xor i1 %_10, true, !dbg !1404
  br i1 %_9, label %bb4, label %bb5, !dbg !1404

bb2:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @alloc9581, i64 48, ptr align 8 @alloc9567) #9, !dbg !1402
  unreachable, !dbg !1402

bb5:                                              ; preds = %bb3
  %_14 = icmp ult i64 %range.0, %range.1, !dbg !1405
  %_13 = xor i1 %_14, true, !dbg !1406
  br i1 %_13, label %bb6, label %bb7, !dbg !1406

bb4:                                              ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @alloc9582, i64 47, ptr align 8 @alloc9567) #9, !dbg !1404
  unreachable, !dbg !1404

bb7:                                              ; preds = %bb5
  %_20 = load i64, ptr %self, align 8, !dbg !1407, !noundef !25
  %_23.0 = sub i64 64, %range.1, !dbg !1408
  %_23.1 = icmp ult i64 64, %range.1, !dbg !1408
  %7 = call i1 @llvm.expect.i1(i1 %_23.1, i1 false), !dbg !1408
  br i1 %7, label %panic, label %bb8, !dbg !1408

bb6:                                              ; preds = %bb5
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @alloc9583, i64 41, ptr align 8 @alloc9567) #9, !dbg !1406
  unreachable, !dbg !1406

bb8:                                              ; preds = %bb7
  %8 = and i64 %_23.0, -64, !dbg !1407
  %_24.1 = icmp ne i64 %8, 0, !dbg !1407
  %9 = and i64 %_23.0, 63, !dbg !1407
  %_24.0 = shl i64 %_20, %9, !dbg !1407
  %10 = call i1 @llvm.expect.i1(i1 %_24.1, i1 false), !dbg !1407
  br i1 %10, label %panic1, label %bb9, !dbg !1407

panic:                                            ; preds = %bb7
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @str.0, i64 33, ptr align 8 @alloc9567) #9, !dbg !1408
  unreachable, !dbg !1408

bb9:                                              ; preds = %bb8
  %_27.0 = sub i64 64, %range.1, !dbg !1409
  %_27.1 = icmp ult i64 64, %range.1, !dbg !1409
  %11 = call i1 @llvm.expect.i1(i1 %_27.1, i1 false), !dbg !1409
  br i1 %11, label %panic2, label %bb10, !dbg !1409

panic1:                                           ; preds = %bb8
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @str.1, i64 35, ptr align 8 @alloc9567) #9, !dbg !1407
  unreachable, !dbg !1407

bb10:                                             ; preds = %bb9
  %12 = and i64 %_27.0, -64, !dbg !1407
  %_28.1 = icmp ne i64 %12, 0, !dbg !1407
  %13 = and i64 %_27.0, 63, !dbg !1407
  %_28.0 = lshr i64 %_24.0, %13, !dbg !1407
  %14 = call i1 @llvm.expect.i1(i1 %_28.1, i1 false), !dbg !1407
  br i1 %14, label %panic3, label %bb11, !dbg !1407

panic2:                                           ; preds = %bb9
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @str.0, i64 33, ptr align 8 @alloc9567) #9, !dbg !1409
  unreachable, !dbg !1409

bb11:                                             ; preds = %bb10
  store i64 %_28.0, ptr %bits.dbg.spill, align 8, !dbg !1407
  call void @llvm.dbg.declare(metadata ptr %bits.dbg.spill, metadata !1395, metadata !DIExpression()), !dbg !1410
  %15 = and i64 %range.0, -64, !dbg !1411
  %_30.1 = icmp ne i64 %15, 0, !dbg !1411
  %16 = and i64 %range.0, 63, !dbg !1411
  %_30.0 = lshr i64 %_28.0, %16, !dbg !1411
  %17 = call i1 @llvm.expect.i1(i1 %_30.1, i1 false), !dbg !1411
  br i1 %17, label %panic4, label %bb12, !dbg !1411

panic3:                                           ; preds = %bb10
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @str.2, i64 36, ptr align 8 @alloc9567) #9, !dbg !1407
  unreachable, !dbg !1407

bb12:                                             ; preds = %bb11
  ret i64 %_30.0, !dbg !1412

panic4:                                           ; preds = %bb11
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @str.2, i64 36, ptr align 8 @alloc9567) #9, !dbg !1411
  unreachable, !dbg !1411
}

; <u64 as bit_field::BitField>::set_bits
; Function Attrs: inlinehint noredzone nounwind
define align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17h1fe3c17f8f636016E"(ptr align 8 %self, i64 %0, i64 %1, i64 %value) unnamed_addr #0 !dbg !1413 {
start:
  %bitmask.dbg.spill = alloca i64, align 8
  %range.dbg.spill = alloca { i64, i64 }, align 8
  %value.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %range = alloca { i64, i64 }, align 8
  %2 = getelementptr inbounds { i64, i64 }, ptr %range, i32 0, i32 0
  store i64 %0, ptr %2, align 8
  %3 = getelementptr inbounds { i64, i64 }, ptr %range, i32 0, i32 1
  store i64 %1, ptr %3, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1418, metadata !DIExpression()), !dbg !1425
  call void @llvm.dbg.declare(metadata ptr %range, metadata !1419, metadata !DIExpression()), !dbg !1426
  store i64 %value, ptr %value.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !1420, metadata !DIExpression()), !dbg !1427
; call bit_field::to_regular_range
  %4 = call { i64, i64 } @_ZN9bit_field16to_regular_range17hc0f449c7551f57deE(ptr align 8 %range, i64 64) #8, !dbg !1428
  %range.0 = extractvalue { i64, i64 } %4, 0, !dbg !1428
  %range.1 = extractvalue { i64, i64 } %4, 1, !dbg !1428
  %5 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 0, !dbg !1428
  store i64 %range.0, ptr %5, align 8, !dbg !1428
  %6 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 1, !dbg !1428
  store i64 %range.1, ptr %6, align 8, !dbg !1428
  call void @llvm.dbg.declare(metadata ptr %range.dbg.spill, metadata !1421, metadata !DIExpression()), !dbg !1429
  %_7 = icmp ult i64 %range.0, 64, !dbg !1430
  %_6 = xor i1 %_7, true, !dbg !1431
  br i1 %_6, label %bb2, label %bb3, !dbg !1431

bb3:                                              ; preds = %start
  %_11 = icmp ule i64 %range.1, 64, !dbg !1432
  %_10 = xor i1 %_11, true, !dbg !1433
  br i1 %_10, label %bb4, label %bb5, !dbg !1433

bb2:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @alloc9581, i64 48, ptr align 8 @alloc9567) #9, !dbg !1431
  unreachable, !dbg !1431

bb5:                                              ; preds = %bb3
  %_15 = icmp ult i64 %range.0, %range.1, !dbg !1434
  %_14 = xor i1 %_15, true, !dbg !1435
  br i1 %_14, label %bb6, label %bb7, !dbg !1435

bb4:                                              ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @alloc9582, i64 47, ptr align 8 @alloc9567) #9, !dbg !1433
  unreachable, !dbg !1433

bb7:                                              ; preds = %bb5
  %_27.0 = sub i64 %range.1, %range.0, !dbg !1436
  %_27.1 = icmp ult i64 %range.1, %range.0, !dbg !1436
  %7 = call i1 @llvm.expect.i1(i1 %_27.1, i1 false), !dbg !1436
  br i1 %7, label %panic, label %bb8, !dbg !1436

bb6:                                              ; preds = %bb5
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @alloc9583, i64 41, ptr align 8 @alloc9567) #9, !dbg !1435
  unreachable, !dbg !1435

bb8:                                              ; preds = %bb7
  %_28.0 = sub i64 64, %_27.0, !dbg !1437
  %_28.1 = icmp ult i64 64, %_27.0, !dbg !1437
  %8 = call i1 @llvm.expect.i1(i1 %_28.1, i1 false), !dbg !1437
  br i1 %8, label %panic1, label %bb9, !dbg !1437

panic:                                            ; preds = %bb7
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @str.0, i64 33, ptr align 8 @alloc9567) #9, !dbg !1436
  unreachable, !dbg !1436

bb9:                                              ; preds = %bb8
  %9 = and i64 %_28.0, -64, !dbg !1438
  %_29.1 = icmp ne i64 %9, 0, !dbg !1438
  %10 = and i64 %_28.0, 63, !dbg !1438
  %_29.0 = shl i64 %value, %10, !dbg !1438
  %11 = call i1 @llvm.expect.i1(i1 %_29.1, i1 false), !dbg !1438
  br i1 %11, label %panic2, label %bb10, !dbg !1438

panic1:                                           ; preds = %bb8
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @str.0, i64 33, ptr align 8 @alloc9567) #9, !dbg !1437
  unreachable, !dbg !1437

bb10:                                             ; preds = %bb9
  %_34.0 = sub i64 %range.1, %range.0, !dbg !1439
  %_34.1 = icmp ult i64 %range.1, %range.0, !dbg !1439
  %12 = call i1 @llvm.expect.i1(i1 %_34.1, i1 false), !dbg !1439
  br i1 %12, label %panic3, label %bb11, !dbg !1439

panic2:                                           ; preds = %bb9
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @str.1, i64 35, ptr align 8 @alloc9567) #9, !dbg !1438
  unreachable, !dbg !1438

bb11:                                             ; preds = %bb10
  %_35.0 = sub i64 64, %_34.0, !dbg !1440
  %_35.1 = icmp ult i64 64, %_34.0, !dbg !1440
  %13 = call i1 @llvm.expect.i1(i1 %_35.1, i1 false), !dbg !1440
  br i1 %13, label %panic4, label %bb12, !dbg !1440

panic3:                                           ; preds = %bb10
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @str.0, i64 33, ptr align 8 @alloc9567) #9, !dbg !1439
  unreachable, !dbg !1439

bb12:                                             ; preds = %bb11
  %14 = and i64 %_35.0, -64, !dbg !1438
  %_36.1 = icmp ne i64 %14, 0, !dbg !1438
  %15 = and i64 %_35.0, 63, !dbg !1438
  %_36.0 = lshr i64 %_29.0, %15, !dbg !1438
  %16 = call i1 @llvm.expect.i1(i1 %_36.1, i1 false), !dbg !1438
  br i1 %16, label %panic5, label %bb13, !dbg !1438

panic4:                                           ; preds = %bb11
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @str.0, i64 33, ptr align 8 @alloc9567) #9, !dbg !1440
  unreachable, !dbg !1440

bb13:                                             ; preds = %bb12
  %_20 = icmp eq i64 %_36.0, %value, !dbg !1438
  %_19 = xor i1 %_20, true, !dbg !1441
  br i1 %_19, label %bb14, label %bb15, !dbg !1441

panic5:                                           ; preds = %bb12
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @str.2, i64 36, ptr align 8 @alloc9567) #9, !dbg !1438
  unreachable, !dbg !1438

bb15:                                             ; preds = %bb13
  %_46.0 = sub i64 64, %range.1, !dbg !1442
  %_46.1 = icmp ult i64 64, %range.1, !dbg !1442
  %17 = call i1 @llvm.expect.i1(i1 %_46.1, i1 false), !dbg !1442
  br i1 %17, label %panic6, label %bb16, !dbg !1442

bb14:                                             ; preds = %bb13
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @alloc9584, i64 33, ptr align 8 @alloc9567) #9, !dbg !1441
  unreachable, !dbg !1441

bb16:                                             ; preds = %bb15
  %18 = and i64 %_46.0, -64, !dbg !1443
  %_47.1 = icmp ne i64 %18, 0, !dbg !1443
  %19 = and i64 %_46.0, 63, !dbg !1443
  %_47.0 = shl i64 -1, %19, !dbg !1443
  %20 = call i1 @llvm.expect.i1(i1 %_47.1, i1 false), !dbg !1443
  br i1 %20, label %panic7, label %bb17, !dbg !1443

panic6:                                           ; preds = %bb15
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @str.0, i64 33, ptr align 8 @alloc9567) #9, !dbg !1442
  unreachable, !dbg !1442

bb17:                                             ; preds = %bb16
  %_50.0 = sub i64 64, %range.1, !dbg !1444
  %_50.1 = icmp ult i64 64, %range.1, !dbg !1444
  %21 = call i1 @llvm.expect.i1(i1 %_50.1, i1 false), !dbg !1444
  br i1 %21, label %panic8, label %bb18, !dbg !1444

panic7:                                           ; preds = %bb16
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @str.1, i64 35, ptr align 8 @alloc9567) #9, !dbg !1443
  unreachable, !dbg !1443

bb18:                                             ; preds = %bb17
  %22 = and i64 %_50.0, -64, !dbg !1443
  %_51.1 = icmp ne i64 %22, 0, !dbg !1443
  %23 = and i64 %_50.0, 63, !dbg !1443
  %_51.0 = lshr i64 %_47.0, %23, !dbg !1443
  %24 = call i1 @llvm.expect.i1(i1 %_51.1, i1 false), !dbg !1443
  br i1 %24, label %panic9, label %bb19, !dbg !1443

panic8:                                           ; preds = %bb17
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @str.0, i64 33, ptr align 8 @alloc9567) #9, !dbg !1444
  unreachable, !dbg !1444

bb19:                                             ; preds = %bb18
  %25 = and i64 %range.0, -64, !dbg !1443
  %_53.1 = icmp ne i64 %25, 0, !dbg !1443
  %26 = and i64 %range.0, 63, !dbg !1443
  %_53.0 = lshr i64 %_51.0, %26, !dbg !1443
  %27 = call i1 @llvm.expect.i1(i1 %_53.1, i1 false), !dbg !1443
  br i1 %27, label %panic10, label %bb20, !dbg !1443

panic9:                                           ; preds = %bb18
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @str.2, i64 36, ptr align 8 @alloc9567) #9, !dbg !1443
  unreachable, !dbg !1443

bb20:                                             ; preds = %bb19
  %28 = and i64 %range.0, -64, !dbg !1445
  %_55.1 = icmp ne i64 %28, 0, !dbg !1445
  %29 = and i64 %range.0, 63, !dbg !1445
  %_55.0 = shl i64 %_53.0, %29, !dbg !1445
  %30 = call i1 @llvm.expect.i1(i1 %_55.1, i1 false), !dbg !1445
  br i1 %30, label %panic11, label %bb21, !dbg !1445

panic10:                                          ; preds = %bb19
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @str.2, i64 36, ptr align 8 @alloc9567) #9, !dbg !1443
  unreachable, !dbg !1443

bb21:                                             ; preds = %bb20
  %bitmask = xor i64 %_55.0, -1, !dbg !1446
  store i64 %bitmask, ptr %bitmask.dbg.spill, align 8, !dbg !1446
  call void @llvm.dbg.declare(metadata ptr %bitmask.dbg.spill, metadata !1423, metadata !DIExpression()), !dbg !1447
  %_57 = load i64, ptr %self, align 8, !dbg !1448, !noundef !25
  %_56 = and i64 %_57, %bitmask, !dbg !1449
  %31 = and i64 %range.0, -64, !dbg !1450
  %_60.1 = icmp ne i64 %31, 0, !dbg !1450
  %32 = and i64 %range.0, 63, !dbg !1450
  %_60.0 = shl i64 %value, %32, !dbg !1450
  %33 = call i1 @llvm.expect.i1(i1 %_60.1, i1 false), !dbg !1450
  br i1 %33, label %panic12, label %bb22, !dbg !1450

panic11:                                          ; preds = %bb20
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @str.1, i64 35, ptr align 8 @alloc9567) #9, !dbg !1445
  unreachable, !dbg !1445

bb22:                                             ; preds = %bb21
  %34 = or i64 %_56, %_60.0, !dbg !1451
  store i64 %34, ptr %self, align 8, !dbg !1451
  ret ptr %self, !dbg !1452

panic12:                                          ; preds = %bb21
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @str.1, i64 35, ptr align 8 @alloc9567) #9, !dbg !1450
  unreachable, !dbg !1450
}

; <u64 as bit_field::BitField>::set_bits
; Function Attrs: inlinehint noredzone nounwind
define align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17hf0bfed857ea13c66E"(ptr align 8 %self, i64 %0, i64 %value) unnamed_addr #0 !dbg !1453 {
start:
  %bitmask.dbg.spill = alloca i64, align 8
  %range.dbg.spill = alloca { i64, i64 }, align 8
  %value.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %range = alloca i64, align 8
  store i64 %0, ptr %range, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1457, metadata !DIExpression()), !dbg !1464
  call void @llvm.dbg.declare(metadata ptr %range, metadata !1458, metadata !DIExpression()), !dbg !1465
  store i64 %value, ptr %value.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !1459, metadata !DIExpression()), !dbg !1466
; call bit_field::to_regular_range
  %1 = call { i64, i64 } @_ZN9bit_field16to_regular_range17haaaa7fc17545a97dE(ptr align 8 %range, i64 64) #8, !dbg !1467
  %range.0 = extractvalue { i64, i64 } %1, 0, !dbg !1467
  %range.1 = extractvalue { i64, i64 } %1, 1, !dbg !1467
  %2 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 0, !dbg !1467
  store i64 %range.0, ptr %2, align 8, !dbg !1467
  %3 = getelementptr inbounds { i64, i64 }, ptr %range.dbg.spill, i32 0, i32 1, !dbg !1467
  store i64 %range.1, ptr %3, align 8, !dbg !1467
  call void @llvm.dbg.declare(metadata ptr %range.dbg.spill, metadata !1460, metadata !DIExpression()), !dbg !1468
  %_7 = icmp ult i64 %range.0, 64, !dbg !1469
  %_6 = xor i1 %_7, true, !dbg !1470
  br i1 %_6, label %bb2, label %bb3, !dbg !1470

bb3:                                              ; preds = %start
  %_11 = icmp ule i64 %range.1, 64, !dbg !1471
  %_10 = xor i1 %_11, true, !dbg !1472
  br i1 %_10, label %bb4, label %bb5, !dbg !1472

bb2:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @alloc9581, i64 48, ptr align 8 @alloc9567) #9, !dbg !1470
  unreachable, !dbg !1470

bb5:                                              ; preds = %bb3
  %_15 = icmp ult i64 %range.0, %range.1, !dbg !1473
  %_14 = xor i1 %_15, true, !dbg !1474
  br i1 %_14, label %bb6, label %bb7, !dbg !1474

bb4:                                              ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @alloc9582, i64 47, ptr align 8 @alloc9567) #9, !dbg !1472
  unreachable, !dbg !1472

bb7:                                              ; preds = %bb5
  %_27.0 = sub i64 %range.1, %range.0, !dbg !1475
  %_27.1 = icmp ult i64 %range.1, %range.0, !dbg !1475
  %4 = call i1 @llvm.expect.i1(i1 %_27.1, i1 false), !dbg !1475
  br i1 %4, label %panic, label %bb8, !dbg !1475

bb6:                                              ; preds = %bb5
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @alloc9583, i64 41, ptr align 8 @alloc9567) #9, !dbg !1474
  unreachable, !dbg !1474

bb8:                                              ; preds = %bb7
  %_28.0 = sub i64 64, %_27.0, !dbg !1476
  %_28.1 = icmp ult i64 64, %_27.0, !dbg !1476
  %5 = call i1 @llvm.expect.i1(i1 %_28.1, i1 false), !dbg !1476
  br i1 %5, label %panic1, label %bb9, !dbg !1476

panic:                                            ; preds = %bb7
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @str.0, i64 33, ptr align 8 @alloc9567) #9, !dbg !1475
  unreachable, !dbg !1475

bb9:                                              ; preds = %bb8
  %6 = and i64 %_28.0, -64, !dbg !1477
  %_29.1 = icmp ne i64 %6, 0, !dbg !1477
  %7 = and i64 %_28.0, 63, !dbg !1477
  %_29.0 = shl i64 %value, %7, !dbg !1477
  %8 = call i1 @llvm.expect.i1(i1 %_29.1, i1 false), !dbg !1477
  br i1 %8, label %panic2, label %bb10, !dbg !1477

panic1:                                           ; preds = %bb8
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @str.0, i64 33, ptr align 8 @alloc9567) #9, !dbg !1476
  unreachable, !dbg !1476

bb10:                                             ; preds = %bb9
  %_34.0 = sub i64 %range.1, %range.0, !dbg !1478
  %_34.1 = icmp ult i64 %range.1, %range.0, !dbg !1478
  %9 = call i1 @llvm.expect.i1(i1 %_34.1, i1 false), !dbg !1478
  br i1 %9, label %panic3, label %bb11, !dbg !1478

panic2:                                           ; preds = %bb9
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @str.1, i64 35, ptr align 8 @alloc9567) #9, !dbg !1477
  unreachable, !dbg !1477

bb11:                                             ; preds = %bb10
  %_35.0 = sub i64 64, %_34.0, !dbg !1479
  %_35.1 = icmp ult i64 64, %_34.0, !dbg !1479
  %10 = call i1 @llvm.expect.i1(i1 %_35.1, i1 false), !dbg !1479
  br i1 %10, label %panic4, label %bb12, !dbg !1479

panic3:                                           ; preds = %bb10
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @str.0, i64 33, ptr align 8 @alloc9567) #9, !dbg !1478
  unreachable, !dbg !1478

bb12:                                             ; preds = %bb11
  %11 = and i64 %_35.0, -64, !dbg !1477
  %_36.1 = icmp ne i64 %11, 0, !dbg !1477
  %12 = and i64 %_35.0, 63, !dbg !1477
  %_36.0 = lshr i64 %_29.0, %12, !dbg !1477
  %13 = call i1 @llvm.expect.i1(i1 %_36.1, i1 false), !dbg !1477
  br i1 %13, label %panic5, label %bb13, !dbg !1477

panic4:                                           ; preds = %bb11
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @str.0, i64 33, ptr align 8 @alloc9567) #9, !dbg !1479
  unreachable, !dbg !1479

bb13:                                             ; preds = %bb12
  %_20 = icmp eq i64 %_36.0, %value, !dbg !1477
  %_19 = xor i1 %_20, true, !dbg !1480
  br i1 %_19, label %bb14, label %bb15, !dbg !1480

panic5:                                           ; preds = %bb12
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @str.2, i64 36, ptr align 8 @alloc9567) #9, !dbg !1477
  unreachable, !dbg !1477

bb15:                                             ; preds = %bb13
  %_46.0 = sub i64 64, %range.1, !dbg !1481
  %_46.1 = icmp ult i64 64, %range.1, !dbg !1481
  %14 = call i1 @llvm.expect.i1(i1 %_46.1, i1 false), !dbg !1481
  br i1 %14, label %panic6, label %bb16, !dbg !1481

bb14:                                             ; preds = %bb13
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @alloc9584, i64 33, ptr align 8 @alloc9567) #9, !dbg !1480
  unreachable, !dbg !1480

bb16:                                             ; preds = %bb15
  %15 = and i64 %_46.0, -64, !dbg !1482
  %_47.1 = icmp ne i64 %15, 0, !dbg !1482
  %16 = and i64 %_46.0, 63, !dbg !1482
  %_47.0 = shl i64 -1, %16, !dbg !1482
  %17 = call i1 @llvm.expect.i1(i1 %_47.1, i1 false), !dbg !1482
  br i1 %17, label %panic7, label %bb17, !dbg !1482

panic6:                                           ; preds = %bb15
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @str.0, i64 33, ptr align 8 @alloc9567) #9, !dbg !1481
  unreachable, !dbg !1481

bb17:                                             ; preds = %bb16
  %_50.0 = sub i64 64, %range.1, !dbg !1483
  %_50.1 = icmp ult i64 64, %range.1, !dbg !1483
  %18 = call i1 @llvm.expect.i1(i1 %_50.1, i1 false), !dbg !1483
  br i1 %18, label %panic8, label %bb18, !dbg !1483

panic7:                                           ; preds = %bb16
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @str.1, i64 35, ptr align 8 @alloc9567) #9, !dbg !1482
  unreachable, !dbg !1482

bb18:                                             ; preds = %bb17
  %19 = and i64 %_50.0, -64, !dbg !1482
  %_51.1 = icmp ne i64 %19, 0, !dbg !1482
  %20 = and i64 %_50.0, 63, !dbg !1482
  %_51.0 = lshr i64 %_47.0, %20, !dbg !1482
  %21 = call i1 @llvm.expect.i1(i1 %_51.1, i1 false), !dbg !1482
  br i1 %21, label %panic9, label %bb19, !dbg !1482

panic8:                                           ; preds = %bb17
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @str.0, i64 33, ptr align 8 @alloc9567) #9, !dbg !1483
  unreachable, !dbg !1483

bb19:                                             ; preds = %bb18
  %22 = and i64 %range.0, -64, !dbg !1482
  %_53.1 = icmp ne i64 %22, 0, !dbg !1482
  %23 = and i64 %range.0, 63, !dbg !1482
  %_53.0 = lshr i64 %_51.0, %23, !dbg !1482
  %24 = call i1 @llvm.expect.i1(i1 %_53.1, i1 false), !dbg !1482
  br i1 %24, label %panic10, label %bb20, !dbg !1482

panic9:                                           ; preds = %bb18
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @str.2, i64 36, ptr align 8 @alloc9567) #9, !dbg !1482
  unreachable, !dbg !1482

bb20:                                             ; preds = %bb19
  %25 = and i64 %range.0, -64, !dbg !1484
  %_55.1 = icmp ne i64 %25, 0, !dbg !1484
  %26 = and i64 %range.0, 63, !dbg !1484
  %_55.0 = shl i64 %_53.0, %26, !dbg !1484
  %27 = call i1 @llvm.expect.i1(i1 %_55.1, i1 false), !dbg !1484
  br i1 %27, label %panic11, label %bb21, !dbg !1484

panic10:                                          ; preds = %bb19
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @str.2, i64 36, ptr align 8 @alloc9567) #9, !dbg !1482
  unreachable, !dbg !1482

bb21:                                             ; preds = %bb20
  %bitmask = xor i64 %_55.0, -1, !dbg !1485
  store i64 %bitmask, ptr %bitmask.dbg.spill, align 8, !dbg !1485
  call void @llvm.dbg.declare(metadata ptr %bitmask.dbg.spill, metadata !1462, metadata !DIExpression()), !dbg !1486
  %_57 = load i64, ptr %self, align 8, !dbg !1487, !noundef !25
  %_56 = and i64 %_57, %bitmask, !dbg !1488
  %28 = and i64 %range.0, -64, !dbg !1489
  %_60.1 = icmp ne i64 %28, 0, !dbg !1489
  %29 = and i64 %range.0, 63, !dbg !1489
  %_60.0 = shl i64 %value, %29, !dbg !1489
  %30 = call i1 @llvm.expect.i1(i1 %_60.1, i1 false), !dbg !1489
  br i1 %30, label %panic12, label %bb22, !dbg !1489

panic11:                                          ; preds = %bb20
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @str.1, i64 35, ptr align 8 @alloc9567) #9, !dbg !1484
  unreachable, !dbg !1484

bb22:                                             ; preds = %bb21
  %31 = or i64 %_56, %_60.0, !dbg !1490
  store i64 %31, ptr %self, align 8, !dbg !1490
  ret ptr %self, !dbg !1491

panic12:                                          ; preds = %bb21
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @str.1, i64 35, ptr align 8 @alloc9567) #9, !dbg !1489
  unreachable, !dbg !1489
}

; <[T] as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17h11bc5142001940d3E"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %f) unnamed_addr #1 !dbg !1492 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %_6 = alloca %"core::fmt::builders::DebugList<'_, '_>", align 8
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1497, metadata !DIExpression()), !dbg !1499
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1498, metadata !DIExpression()), !dbg !1500
; call core::fmt::Formatter::debug_list
  call void @_ZN4core3fmt9Formatter10debug_list17hdd476040ee606f7aE(ptr sret(%"core::fmt::builders::DebugList<'_, '_>") %_6, ptr align 8 %f) #8, !dbg !1501
; call core::slice::<impl [T]>::iter
  %2 = call { ptr, ptr } @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h3947173fc3bcebf9E"(ptr align 8 %self.0, i64 %self.1) #8, !dbg !1502
  %_7.0 = extractvalue { ptr, ptr } %2, 0, !dbg !1502
  %_7.1 = extractvalue { ptr, ptr } %2, 1, !dbg !1502
; call core::fmt::builders::DebugList::entries
  %_4 = call align 8 ptr @_ZN4core3fmt8builders9DebugList7entries17hecb8edd744c45837E(ptr align 8 %_6, ptr %_7.0, ptr %_7.1) #8, !dbg !1501
; call core::fmt::builders::DebugList::finish
  %3 = call zeroext i1 @_ZN4core3fmt8builders9DebugList6finish17h766ba303799f8e95E(ptr align 8 %_4) #8, !dbg !1501
  ret i1 %3, !dbg !1503
}

; <[T] as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17h1af1ffabcd9681f6E"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %f) unnamed_addr #1 !dbg !1504 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %_6 = alloca %"core::fmt::builders::DebugList<'_, '_>", align 8
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1513, metadata !DIExpression()), !dbg !1515
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1514, metadata !DIExpression()), !dbg !1516
; call core::fmt::Formatter::debug_list
  call void @_ZN4core3fmt9Formatter10debug_list17hdd476040ee606f7aE(ptr sret(%"core::fmt::builders::DebugList<'_, '_>") %_6, ptr align 8 %f) #8, !dbg !1517
; call core::slice::<impl [T]>::iter
  %2 = call { ptr, ptr } @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h970d116f657037e1E"(ptr align 8 %self.0, i64 %self.1) #8, !dbg !1518
  %_7.0 = extractvalue { ptr, ptr } %2, 0, !dbg !1518
  %_7.1 = extractvalue { ptr, ptr } %2, 1, !dbg !1518
; call core::fmt::builders::DebugList::entries
  %_4 = call align 8 ptr @_ZN4core3fmt8builders9DebugList7entries17h4793be866498b578E(ptr align 8 %_6, ptr %_7.0, ptr %_7.1) #8, !dbg !1517
; call core::fmt::builders::DebugList::finish
  %3 = call zeroext i1 @_ZN4core3fmt8builders9DebugList6finish17h766ba303799f8e95E(ptr align 8 %_4) #8, !dbg !1517
  ret i1 %3, !dbg !1519
}

; <[T] as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17h2c6725b96bb94130E"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %f) unnamed_addr #1 !dbg !1520 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %_6 = alloca %"core::fmt::builders::DebugList<'_, '_>", align 8
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1524, metadata !DIExpression()), !dbg !1526
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1525, metadata !DIExpression()), !dbg !1527
; call core::fmt::Formatter::debug_list
  call void @_ZN4core3fmt9Formatter10debug_list17hdd476040ee606f7aE(ptr sret(%"core::fmt::builders::DebugList<'_, '_>") %_6, ptr align 8 %f) #8, !dbg !1528
; call core::slice::<impl [T]>::iter
  %2 = call { ptr, ptr } @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h0815097e44b928a9E"(ptr align 8 %self.0, i64 %self.1) #8, !dbg !1529
  %_7.0 = extractvalue { ptr, ptr } %2, 0, !dbg !1529
  %_7.1 = extractvalue { ptr, ptr } %2, 1, !dbg !1529
; call core::fmt::builders::DebugList::entries
  %_4 = call align 8 ptr @_ZN4core3fmt8builders9DebugList7entries17h1e44011385258302E(ptr align 8 %_6, ptr %_7.0, ptr %_7.1) #8, !dbg !1528
; call core::fmt::builders::DebugList::finish
  %3 = call zeroext i1 @_ZN4core3fmt8builders9DebugList6finish17h766ba303799f8e95E(ptr align 8 %_4) #8, !dbg !1528
  ret i1 %3, !dbg !1530
}

; <[T] as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17hfd7a51871a8dc1c4E"(ptr align 4 %self.0, i64 %self.1, ptr align 8 %f) unnamed_addr #1 !dbg !1531 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %_6 = alloca %"core::fmt::builders::DebugList<'_, '_>", align 8
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1535, metadata !DIExpression()), !dbg !1537
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1536, metadata !DIExpression()), !dbg !1538
; call core::fmt::Formatter::debug_list
  call void @_ZN4core3fmt9Formatter10debug_list17hdd476040ee606f7aE(ptr sret(%"core::fmt::builders::DebugList<'_, '_>") %_6, ptr align 8 %f) #8, !dbg !1539
; call core::slice::<impl [T]>::iter
  %2 = call { ptr, ptr } @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h653303c261f13916E"(ptr align 4 %self.0, i64 %self.1) #8, !dbg !1540
  %_7.0 = extractvalue { ptr, ptr } %2, 0, !dbg !1540
  %_7.1 = extractvalue { ptr, ptr } %2, 1, !dbg !1540
; call core::fmt::builders::DebugList::entries
  %_4 = call align 8 ptr @_ZN4core3fmt8builders9DebugList7entries17h1dc1850f83e19cccE(ptr align 8 %_6, ptr %_7.0, ptr %_7.1) #8, !dbg !1539
; call core::fmt::builders::DebugList::finish
  %3 = call zeroext i1 @_ZN4core3fmt8builders9DebugList6finish17h766ba303799f8e95E(ptr align 8 %_4) #8, !dbg !1539
  ret i1 %3, !dbg !1541
}

; core::fmt::ArgumentV1::new_display
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @_ZN4core3fmt10ArgumentV111new_display17h573d4a0f335c61e4E(ptr align 2 %x) unnamed_addr #0 !dbg !1542 {
start:
  %x.dbg.spill = alloca ptr, align 8
  store ptr %x, ptr %x.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill, metadata !1546, metadata !DIExpression()), !dbg !1549
; call core::fmt::ArgumentV1::new
  %0 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV13new17h94614bd445dc964eE(ptr align 2 %x, ptr @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u16$GT$3fmt17h0bead6995e80eba6E") #8, !dbg !1550
  %1 = extractvalue { ptr, ptr } %0, 0, !dbg !1550
  %2 = extractvalue { ptr, ptr } %0, 1, !dbg !1550
  %3 = insertvalue { ptr, ptr } undef, ptr %1, 0, !dbg !1551
  %4 = insertvalue { ptr, ptr } %3, ptr %2, 1, !dbg !1551
  ret { ptr, ptr } %4, !dbg !1551
}

; core::fmt::ArgumentV1::new_lower_hex
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h324fae9951ab87e4E(ptr align 8 %x) unnamed_addr #0 !dbg !1552 {
start:
  %x.dbg.spill = alloca ptr, align 8
  store ptr %x, ptr %x.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill, metadata !1556, metadata !DIExpression()), !dbg !1557
; call core::fmt::ArgumentV1::new
  %0 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV13new17hffc168cc2175185cE(ptr align 8 %x, ptr @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h5485057207139f05E") #8, !dbg !1558
  %1 = extractvalue { ptr, ptr } %0, 0, !dbg !1558
  %2 = extractvalue { ptr, ptr } %0, 1, !dbg !1558
  %3 = insertvalue { ptr, ptr } undef, ptr %1, 0, !dbg !1559
  %4 = insertvalue { ptr, ptr } %3, ptr %2, 1, !dbg !1559
  ret { ptr, ptr } %4, !dbg !1559
}

; core::fmt::ArgumentV1::new_lower_hex
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h3367872609d605ddE(ptr align 8 %x) unnamed_addr #0 !dbg !1560 {
start:
  %x.dbg.spill = alloca ptr, align 8
  store ptr %x, ptr %x.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill, metadata !1564, metadata !DIExpression()), !dbg !1565
; call core::fmt::ArgumentV1::new
  %0 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV13new17h9aa6d45be004b8b7E(ptr align 8 %x, ptr @"_ZN62_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h446f02c8e7efee49E") #8, !dbg !1566
  %1 = extractvalue { ptr, ptr } %0, 0, !dbg !1566
  %2 = extractvalue { ptr, ptr } %0, 1, !dbg !1566
  %3 = insertvalue { ptr, ptr } undef, ptr %1, 0, !dbg !1567
  %4 = insertvalue { ptr, ptr } %3, ptr %2, 1, !dbg !1567
  ret { ptr, ptr } %4, !dbg !1567
}

; core::fmt::ArgumentV1::new
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @_ZN4core3fmt10ArgumentV13new17h9aa6d45be004b8b7E(ptr align 8 %x, ptr %f) unnamed_addr #0 !dbg !1568 {
start:
  %0 = alloca ptr, align 8
  %1 = alloca ptr, align 8
  %f.dbg.spill = alloca ptr, align 8
  %x.dbg.spill = alloca ptr, align 8
  %2 = alloca { ptr, ptr }, align 8
  store ptr %x, ptr %x.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill, metadata !1575, metadata !DIExpression()), !dbg !1577
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1576, metadata !DIExpression()), !dbg !1578
  store ptr %f, ptr %1, align 8, !dbg !1579
  %_3 = load ptr, ptr %1, align 8, !dbg !1579, !nonnull !25, !noundef !25
  store ptr %x, ptr %0, align 8, !dbg !1580
  %_4 = load ptr, ptr %0, align 8, !dbg !1580, !nonnull !25, !align !1581, !noundef !25
  store ptr %_4, ptr %2, align 8, !dbg !1582
  %3 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !1582
  store ptr %_3, ptr %3, align 8, !dbg !1582
  %4 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 0, !dbg !1583
  %5 = load ptr, ptr %4, align 8, !dbg !1583, !nonnull !25, !align !1581, !noundef !25
  %6 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !1583
  %7 = load ptr, ptr %6, align 8, !dbg !1583, !nonnull !25, !noundef !25
  %8 = insertvalue { ptr, ptr } undef, ptr %5, 0, !dbg !1583
  %9 = insertvalue { ptr, ptr } %8, ptr %7, 1, !dbg !1583
  ret { ptr, ptr } %9, !dbg !1583
}

; core::fmt::rt::v1::Count::Is
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @_ZN4core3fmt2rt2v15Count2Is17h0617df29b152aa55E(i64 %_1) unnamed_addr #0 !dbg !1584 {
start:
  %_1.dbg.spill = alloca i64, align 8
  %0 = alloca { i64, i64 }, align 8
  store i64 %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1591, metadata !DIExpression()), !dbg !1592
  %1 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !1592
  store i64 %_1, ptr %1, align 8, !dbg !1592
  store i64 0, ptr %0, align 8, !dbg !1592
  %2 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !1592
  %3 = load i64, ptr %2, align 8, !dbg !1592, !range !933, !noundef !25
  %4 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !1592
  %5 = load i64, ptr %4, align 8, !dbg !1592
  %6 = insertvalue { i64, i64 } undef, i64 %3, 0, !dbg !1592
  %7 = insertvalue { i64, i64 } %6, i64 %5, 1, !dbg !1592
  ret { i64, i64 } %7, !dbg !1592
}

; core::fmt::num::<impl core::fmt::Debug for u16>::fmt
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u16$GT$3fmt17hcd9918c2cb738668E"(ptr align 2 %self, ptr align 8 %f) unnamed_addr #0 !dbg !1593 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1600, metadata !DIExpression()), !dbg !1602
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1601, metadata !DIExpression()), !dbg !1603
; call core::fmt::Formatter::debug_lower_hex
  %_3 = call zeroext i1 @_ZN4core3fmt9Formatter15debug_lower_hex17h2e46ea5d9e73edb7E(ptr align 8 %f) #8, !dbg !1604
  br i1 %_3, label %bb2, label %bb3, !dbg !1604

bb3:                                              ; preds = %start
; call core::fmt::Formatter::debug_upper_hex
  %_5 = call zeroext i1 @_ZN4core3fmt9Formatter15debug_upper_hex17h4363218cfd11e689E(ptr align 8 %f) #8, !dbg !1605
  br i1 %_5, label %bb5, label %bb6, !dbg !1605

bb2:                                              ; preds = %start
; call core::fmt::num::<impl core::fmt::LowerHex for u16>::fmt
  %1 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u16$GT$3fmt17hf5d8fe884b3785a9E"(ptr align 2 %self, ptr align 8 %f) #8, !dbg !1606
  %2 = zext i1 %1 to i8, !dbg !1606
  store i8 %2, ptr %0, align 1, !dbg !1606
  br label %bb7, !dbg !1606

bb7:                                              ; preds = %bb6, %bb5, %bb2
  %3 = load i8, ptr %0, align 1, !dbg !1607, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !1607
  ret i1 %4, !dbg !1607

bb6:                                              ; preds = %bb3
; call core::fmt::num::imp::<impl core::fmt::Display for u16>::fmt
  %5 = call zeroext i1 @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u16$GT$3fmt17h0bead6995e80eba6E"(ptr align 2 %self, ptr align 8 %f) #8, !dbg !1609
  %6 = zext i1 %5 to i8, !dbg !1609
  store i8 %6, ptr %0, align 1, !dbg !1609
  br label %bb7, !dbg !1609

bb5:                                              ; preds = %bb3
; call core::fmt::num::<impl core::fmt::UpperHex for u16>::fmt
  %7 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u16$GT$3fmt17hd44f957adeaf78f5E"(ptr align 2 %self, ptr align 8 %f) #8, !dbg !1610
  %8 = zext i1 %7 to i8, !dbg !1610
  store i8 %8, ptr %0, align 1, !dbg !1610
  br label %bb7, !dbg !1610
}

; core::fmt::num::<impl core::fmt::Debug for u32>::fmt
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17h2e1663b96125f5fcE"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #0 !dbg !1611 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1616, metadata !DIExpression()), !dbg !1618
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1617, metadata !DIExpression()), !dbg !1619
; call core::fmt::Formatter::debug_lower_hex
  %_3 = call zeroext i1 @_ZN4core3fmt9Formatter15debug_lower_hex17h2e46ea5d9e73edb7E(ptr align 8 %f) #8, !dbg !1620
  br i1 %_3, label %bb2, label %bb3, !dbg !1620

bb3:                                              ; preds = %start
; call core::fmt::Formatter::debug_upper_hex
  %_5 = call zeroext i1 @_ZN4core3fmt9Formatter15debug_upper_hex17h4363218cfd11e689E(ptr align 8 %f) #8, !dbg !1621
  br i1 %_5, label %bb5, label %bb6, !dbg !1621

bb2:                                              ; preds = %start
; call core::fmt::num::<impl core::fmt::LowerHex for u32>::fmt
  %1 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u32$GT$3fmt17h7362acf35cc347eaE"(ptr align 4 %self, ptr align 8 %f) #8, !dbg !1622
  %2 = zext i1 %1 to i8, !dbg !1622
  store i8 %2, ptr %0, align 1, !dbg !1622
  br label %bb7, !dbg !1622

bb7:                                              ; preds = %bb6, %bb5, %bb2
  %3 = load i8, ptr %0, align 1, !dbg !1623, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !1623
  ret i1 %4, !dbg !1623

bb6:                                              ; preds = %bb3
; call core::fmt::num::imp::<impl core::fmt::Display for u32>::fmt
  %5 = call zeroext i1 @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u32$GT$3fmt17h6486f2d7d9c458b9E"(ptr align 4 %self, ptr align 8 %f) #8, !dbg !1624
  %6 = zext i1 %5 to i8, !dbg !1624
  store i8 %6, ptr %0, align 1, !dbg !1624
  br label %bb7, !dbg !1624

bb5:                                              ; preds = %bb3
; call core::fmt::num::<impl core::fmt::UpperHex for u32>::fmt
  %7 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u32$GT$3fmt17hc13e7033a49f3a8eE"(ptr align 4 %self, ptr align 8 %f) #8, !dbg !1625
  %8 = zext i1 %7 to i8, !dbg !1625
  store i8 %8, ptr %0, align 1, !dbg !1625
  br label %bb7, !dbg !1625
}

; core::fmt::num::<impl core::fmt::Debug for u64>::fmt
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u64$GT$3fmt17hafe796f62480d40bE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #0 !dbg !1626 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1631, metadata !DIExpression()), !dbg !1633
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !1632, metadata !DIExpression()), !dbg !1634
; call core::fmt::Formatter::debug_lower_hex
  %_3 = call zeroext i1 @_ZN4core3fmt9Formatter15debug_lower_hex17h2e46ea5d9e73edb7E(ptr align 8 %f) #8, !dbg !1635
  br i1 %_3, label %bb2, label %bb3, !dbg !1635

bb3:                                              ; preds = %start
; call core::fmt::Formatter::debug_upper_hex
  %_5 = call zeroext i1 @_ZN4core3fmt9Formatter15debug_upper_hex17h4363218cfd11e689E(ptr align 8 %f) #8, !dbg !1636
  br i1 %_5, label %bb5, label %bb6, !dbg !1636

bb2:                                              ; preds = %start
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %1 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h5485057207139f05E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !1637
  %2 = zext i1 %1 to i8, !dbg !1637
  store i8 %2, ptr %0, align 1, !dbg !1637
  br label %bb7, !dbg !1637

bb7:                                              ; preds = %bb6, %bb5, %bb2
  %3 = load i8, ptr %0, align 1, !dbg !1638, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !1638
  ret i1 %4, !dbg !1638

bb6:                                              ; preds = %bb3
; call core::fmt::num::imp::<impl core::fmt::Display for u64>::fmt
  %5 = call zeroext i1 @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u64$GT$3fmt17h0410f6537dda60c3E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !1639
  %6 = zext i1 %5 to i8, !dbg !1639
  store i8 %6, ptr %0, align 1, !dbg !1639
  br label %bb7, !dbg !1639

bb5:                                              ; preds = %bb3
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %7 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h9ce4179746265d03E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !1640
  %8 = zext i1 %7 to i8, !dbg !1640
  store i8 %8, ptr %0, align 1, !dbg !1640
  br label %bb7, !dbg !1640
}

; core::fmt::builders::DebugList::entries
; Function Attrs: noredzone nounwind
define align 8 ptr @_ZN4core3fmt8builders9DebugList7entries17h1dc1850f83e19cccE(ptr align 8 %self, ptr %entries.0, ptr %entries.1) unnamed_addr #1 !dbg !1641 {
start:
  %entries.dbg.spill = alloca { ptr, ptr }, align 8
  %self.dbg.spill = alloca ptr, align 8
  %entry = alloca ptr, align 8
  %_5 = alloca ptr, align 8
  %iter = alloca { ptr, ptr }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1672, metadata !DIExpression()), !dbg !1681
  %0 = getelementptr inbounds { ptr, ptr }, ptr %entries.dbg.spill, i32 0, i32 0
  store ptr %entries.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, ptr }, ptr %entries.dbg.spill, i32 0, i32 1
  store ptr %entries.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %entries.dbg.spill, metadata !1673, metadata !DIExpression()), !dbg !1682
  call void @llvm.dbg.declare(metadata ptr %iter, metadata !1674, metadata !DIExpression()), !dbg !1683
  call void @llvm.dbg.declare(metadata ptr %entry, metadata !1676, metadata !DIExpression()), !dbg !1684
; call <I as core::iter::traits::collect::IntoIterator>::into_iter
  %2 = call { ptr, ptr } @"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h60c3691ebbf64ac9E"(ptr %entries.0, ptr %entries.1) #8, !dbg !1685
  %_3.0 = extractvalue { ptr, ptr } %2, 0, !dbg !1685
  %_3.1 = extractvalue { ptr, ptr } %2, 1, !dbg !1685
  %3 = getelementptr inbounds { ptr, ptr }, ptr %iter, i32 0, i32 0, !dbg !1685
  store ptr %_3.0, ptr %3, align 8, !dbg !1685
  %4 = getelementptr inbounds { ptr, ptr }, ptr %iter, i32 0, i32 1, !dbg !1685
  store ptr %_3.1, ptr %4, align 8, !dbg !1685
  br label %bb2, !dbg !1686

bb2:                                              ; preds = %bb4, %start
; call <core::slice::iter::Iter<T> as core::iter::traits::iterator::Iterator>::next
  %5 = call align 4 ptr @"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hdaa9c7459860c87aE"(ptr align 8 %iter) #8, !dbg !1683
  store ptr %5, ptr %_5, align 8, !dbg !1683
  %6 = load ptr, ptr %_5, align 8, !dbg !1683, !noundef !25
  %7 = ptrtoint ptr %6 to i64, !dbg !1683
  %8 = icmp eq i64 %7, 0, !dbg !1683
  %_7 = select i1 %8, i64 0, i64 1, !dbg !1683
  %9 = icmp eq i64 %_7, 0, !dbg !1683
  br i1 %9, label %bb6, label %bb4, !dbg !1683

bb6:                                              ; preds = %bb2
  ret ptr %self, !dbg !1687

bb4:                                              ; preds = %bb2
  %10 = load ptr, ptr %_5, align 8, !dbg !1688, !nonnull !25, !align !1158, !noundef !25
  store ptr %10, ptr %entry, align 8, !dbg !1688
; call core::fmt::builders::DebugList::entry
  %_9 = call align 8 ptr @_ZN4core3fmt8builders9DebugList5entry17h0f90e83be8890688E(ptr align 8 %self, ptr align 1 %entry, ptr align 8 @vtable.3) #8, !dbg !1689
  br label %bb2, !dbg !1690

bb5:                                              ; No predecessors!
  unreachable, !dbg !1683
}

; core::fmt::builders::DebugList::entries
; Function Attrs: noredzone nounwind
define align 8 ptr @_ZN4core3fmt8builders9DebugList7entries17h1e44011385258302E(ptr align 8 %self, ptr %entries.0, ptr %entries.1) unnamed_addr #1 !dbg !1691 {
start:
  %entries.dbg.spill = alloca { ptr, ptr }, align 8
  %self.dbg.spill = alloca ptr, align 8
  %entry = alloca ptr, align 8
  %_5 = alloca ptr, align 8
  %iter = alloca { ptr, ptr }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1707, metadata !DIExpression()), !dbg !1716
  %0 = getelementptr inbounds { ptr, ptr }, ptr %entries.dbg.spill, i32 0, i32 0
  store ptr %entries.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, ptr }, ptr %entries.dbg.spill, i32 0, i32 1
  store ptr %entries.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %entries.dbg.spill, metadata !1708, metadata !DIExpression()), !dbg !1717
  call void @llvm.dbg.declare(metadata ptr %iter, metadata !1709, metadata !DIExpression()), !dbg !1718
  call void @llvm.dbg.declare(metadata ptr %entry, metadata !1711, metadata !DIExpression()), !dbg !1719
; call <I as core::iter::traits::collect::IntoIterator>::into_iter
  %2 = call { ptr, ptr } @"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h553a838735523ba9E"(ptr %entries.0, ptr %entries.1) #8, !dbg !1720
  %_3.0 = extractvalue { ptr, ptr } %2, 0, !dbg !1720
  %_3.1 = extractvalue { ptr, ptr } %2, 1, !dbg !1720
  %3 = getelementptr inbounds { ptr, ptr }, ptr %iter, i32 0, i32 0, !dbg !1720
  store ptr %_3.0, ptr %3, align 8, !dbg !1720
  %4 = getelementptr inbounds { ptr, ptr }, ptr %iter, i32 0, i32 1, !dbg !1720
  store ptr %_3.1, ptr %4, align 8, !dbg !1720
  br label %bb2, !dbg !1721

bb2:                                              ; preds = %bb4, %start
; call <core::slice::iter::Iter<T> as core::iter::traits::iterator::Iterator>::next
  %5 = call align 8 ptr @"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h5bde49122677bc55E"(ptr align 8 %iter) #8, !dbg !1718
  store ptr %5, ptr %_5, align 8, !dbg !1718
  %6 = load ptr, ptr %_5, align 8, !dbg !1718, !noundef !25
  %7 = ptrtoint ptr %6 to i64, !dbg !1718
  %8 = icmp eq i64 %7, 0, !dbg !1718
  %_7 = select i1 %8, i64 0, i64 1, !dbg !1718
  %9 = icmp eq i64 %_7, 0, !dbg !1718
  br i1 %9, label %bb6, label %bb4, !dbg !1718

bb6:                                              ; preds = %bb2
  ret ptr %self, !dbg !1722

bb4:                                              ; preds = %bb2
  %10 = load ptr, ptr %_5, align 8, !dbg !1723, !nonnull !25, !align !1062, !noundef !25
  store ptr %10, ptr %entry, align 8, !dbg !1723
; call core::fmt::builders::DebugList::entry
  %_9 = call align 8 ptr @_ZN4core3fmt8builders9DebugList5entry17h0f90e83be8890688E(ptr align 8 %self, ptr align 1 %entry, ptr align 8 @vtable.4) #8, !dbg !1724
  br label %bb2, !dbg !1725

bb5:                                              ; No predecessors!
  unreachable, !dbg !1718
}

; core::fmt::builders::DebugList::entries
; Function Attrs: noredzone nounwind
define align 8 ptr @_ZN4core3fmt8builders9DebugList7entries17h4793be866498b578E(ptr align 8 %self, ptr %entries.0, ptr %entries.1) unnamed_addr #1 !dbg !1726 {
start:
  %entries.dbg.spill = alloca { ptr, ptr }, align 8
  %self.dbg.spill = alloca ptr, align 8
  %entry = alloca ptr, align 8
  %_5 = alloca ptr, align 8
  %iter = alloca { ptr, ptr }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1742, metadata !DIExpression()), !dbg !1751
  %0 = getelementptr inbounds { ptr, ptr }, ptr %entries.dbg.spill, i32 0, i32 0
  store ptr %entries.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, ptr }, ptr %entries.dbg.spill, i32 0, i32 1
  store ptr %entries.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %entries.dbg.spill, metadata !1743, metadata !DIExpression()), !dbg !1752
  call void @llvm.dbg.declare(metadata ptr %iter, metadata !1744, metadata !DIExpression()), !dbg !1753
  call void @llvm.dbg.declare(metadata ptr %entry, metadata !1746, metadata !DIExpression()), !dbg !1754
; call <I as core::iter::traits::collect::IntoIterator>::into_iter
  %2 = call { ptr, ptr } @"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h76d005cf411f732dE"(ptr %entries.0, ptr %entries.1) #8, !dbg !1755
  %_3.0 = extractvalue { ptr, ptr } %2, 0, !dbg !1755
  %_3.1 = extractvalue { ptr, ptr } %2, 1, !dbg !1755
  %3 = getelementptr inbounds { ptr, ptr }, ptr %iter, i32 0, i32 0, !dbg !1755
  store ptr %_3.0, ptr %3, align 8, !dbg !1755
  %4 = getelementptr inbounds { ptr, ptr }, ptr %iter, i32 0, i32 1, !dbg !1755
  store ptr %_3.1, ptr %4, align 8, !dbg !1755
  br label %bb2, !dbg !1756

bb2:                                              ; preds = %bb4, %start
; call <core::slice::iter::Iter<T> as core::iter::traits::iterator::Iterator>::next
  %5 = call align 8 ptr @"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h5dc0a201e0567a9cE"(ptr align 8 %iter) #8, !dbg !1753
  store ptr %5, ptr %_5, align 8, !dbg !1753
  %6 = load ptr, ptr %_5, align 8, !dbg !1753, !noundef !25
  %7 = ptrtoint ptr %6 to i64, !dbg !1753
  %8 = icmp eq i64 %7, 0, !dbg !1753
  %_7 = select i1 %8, i64 0, i64 1, !dbg !1753
  %9 = icmp eq i64 %_7, 0, !dbg !1753
  br i1 %9, label %bb6, label %bb4, !dbg !1753

bb6:                                              ; preds = %bb2
  ret ptr %self, !dbg !1757

bb4:                                              ; preds = %bb2
  %10 = load ptr, ptr %_5, align 8, !dbg !1758, !nonnull !25, !align !1062, !noundef !25
  store ptr %10, ptr %entry, align 8, !dbg !1758
; call core::fmt::builders::DebugList::entry
  %_9 = call align 8 ptr @_ZN4core3fmt8builders9DebugList5entry17h0f90e83be8890688E(ptr align 8 %self, ptr align 1 %entry, ptr align 8 @vtable.5) #8, !dbg !1759
  br label %bb2, !dbg !1760

bb5:                                              ; No predecessors!
  unreachable, !dbg !1753
}

; core::fmt::builders::DebugList::entries
; Function Attrs: noredzone nounwind
define align 8 ptr @_ZN4core3fmt8builders9DebugList7entries17hecb8edd744c45837E(ptr align 8 %self, ptr %entries.0, ptr %entries.1) unnamed_addr #1 !dbg !1761 {
start:
  %entries.dbg.spill = alloca { ptr, ptr }, align 8
  %self.dbg.spill = alloca ptr, align 8
  %entry = alloca ptr, align 8
  %_5 = alloca ptr, align 8
  %iter = alloca { ptr, ptr }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1777, metadata !DIExpression()), !dbg !1786
  %0 = getelementptr inbounds { ptr, ptr }, ptr %entries.dbg.spill, i32 0, i32 0
  store ptr %entries.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, ptr }, ptr %entries.dbg.spill, i32 0, i32 1
  store ptr %entries.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %entries.dbg.spill, metadata !1778, metadata !DIExpression()), !dbg !1787
  call void @llvm.dbg.declare(metadata ptr %iter, metadata !1779, metadata !DIExpression()), !dbg !1788
  call void @llvm.dbg.declare(metadata ptr %entry, metadata !1781, metadata !DIExpression()), !dbg !1789
; call <I as core::iter::traits::collect::IntoIterator>::into_iter
  %2 = call { ptr, ptr } @"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17hb476d9e3ddbc9f03E"(ptr %entries.0, ptr %entries.1) #8, !dbg !1790
  %_3.0 = extractvalue { ptr, ptr } %2, 0, !dbg !1790
  %_3.1 = extractvalue { ptr, ptr } %2, 1, !dbg !1790
  %3 = getelementptr inbounds { ptr, ptr }, ptr %iter, i32 0, i32 0, !dbg !1790
  store ptr %_3.0, ptr %3, align 8, !dbg !1790
  %4 = getelementptr inbounds { ptr, ptr }, ptr %iter, i32 0, i32 1, !dbg !1790
  store ptr %_3.1, ptr %4, align 8, !dbg !1790
  br label %bb2, !dbg !1791

bb2:                                              ; preds = %bb4, %start
; call <core::slice::iter::Iter<T> as core::iter::traits::iterator::Iterator>::next
  %5 = call align 8 ptr @"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h2183ac85923afa18E"(ptr align 8 %iter) #8, !dbg !1788
  store ptr %5, ptr %_5, align 8, !dbg !1788
  %6 = load ptr, ptr %_5, align 8, !dbg !1788, !noundef !25
  %7 = ptrtoint ptr %6 to i64, !dbg !1788
  %8 = icmp eq i64 %7, 0, !dbg !1788
  %_7 = select i1 %8, i64 0, i64 1, !dbg !1788
  %9 = icmp eq i64 %_7, 0, !dbg !1788
  br i1 %9, label %bb6, label %bb4, !dbg !1788

bb6:                                              ; preds = %bb2
  ret ptr %self, !dbg !1792

bb4:                                              ; preds = %bb2
  %10 = load ptr, ptr %_5, align 8, !dbg !1793, !nonnull !25, !align !1062, !noundef !25
  store ptr %10, ptr %entry, align 8, !dbg !1793
; call core::fmt::builders::DebugList::entry
  %_9 = call align 8 ptr @_ZN4core3fmt8builders9DebugList5entry17h0f90e83be8890688E(ptr align 8 %self, ptr align 1 %entry, ptr align 8 @vtable.6) #8, !dbg !1794
  br label %bb2, !dbg !1795

bb5:                                              ; No predecessors!
  unreachable, !dbg !1788
}

; core::fmt::Arguments::new_v1_formatted
; Function Attrs: inlinehint noredzone nounwind
define internal void @_ZN4core3fmt9Arguments16new_v1_formatted17h0d18fbb15759c5efE(ptr sret(%"core::fmt::Arguments<'_>") %0, ptr align 8 %pieces.0, i64 %pieces.1, ptr align 8 %args.0, i64 %args.1, ptr align 8 %fmt.0, i64 %fmt.1) unnamed_addr #0 !dbg !1796 {
start:
  %_unsafe_arg.dbg.spill = alloca %"core::fmt::UnsafeArg", align 1
  %fmt.dbg.spill = alloca { ptr, i64 }, align 8
  %args.dbg.spill = alloca { ptr, i64 }, align 8
  %pieces.dbg.spill = alloca { ptr, i64 }, align 8
  %_5 = alloca { ptr, i64 }, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %pieces.dbg.spill, i32 0, i32 0
  store ptr %pieces.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %pieces.dbg.spill, i32 0, i32 1
  store i64 %pieces.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %pieces.dbg.spill, metadata !1803, metadata !DIExpression()), !dbg !1807
  %3 = getelementptr inbounds { ptr, i64 }, ptr %args.dbg.spill, i32 0, i32 0
  store ptr %args.0, ptr %3, align 8
  %4 = getelementptr inbounds { ptr, i64 }, ptr %args.dbg.spill, i32 0, i32 1
  store i64 %args.1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %args.dbg.spill, metadata !1804, metadata !DIExpression()), !dbg !1808
  %5 = getelementptr inbounds { ptr, i64 }, ptr %fmt.dbg.spill, i32 0, i32 0
  store ptr %fmt.0, ptr %5, align 8
  %6 = getelementptr inbounds { ptr, i64 }, ptr %fmt.dbg.spill, i32 0, i32 1
  store i64 %fmt.1, ptr %6, align 8
  call void @llvm.dbg.declare(metadata ptr %fmt.dbg.spill, metadata !1805, metadata !DIExpression()), !dbg !1809
  call void @llvm.dbg.declare(metadata ptr %_unsafe_arg.dbg.spill, metadata !1806, metadata !DIExpression()), !dbg !1810
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_5, i32 0, i32 0, !dbg !1811
  store ptr %fmt.0, ptr %7, align 8, !dbg !1811
  %8 = getelementptr inbounds { ptr, i64 }, ptr %_5, i32 0, i32 1, !dbg !1811
  store i64 %fmt.1, ptr %8, align 8, !dbg !1811
  %9 = getelementptr inbounds %"core::fmt::Arguments<'_>", ptr %0, i32 0, i32 1, !dbg !1812
  %10 = getelementptr inbounds { ptr, i64 }, ptr %9, i32 0, i32 0, !dbg !1812
  store ptr %pieces.0, ptr %10, align 8, !dbg !1812
  %11 = getelementptr inbounds { ptr, i64 }, ptr %9, i32 0, i32 1, !dbg !1812
  store i64 %pieces.1, ptr %11, align 8, !dbg !1812
  %12 = getelementptr inbounds { ptr, i64 }, ptr %_5, i32 0, i32 0, !dbg !1812
  %13 = load ptr, ptr %12, align 8, !dbg !1812, !align !1062, !noundef !25
  %14 = getelementptr inbounds { ptr, i64 }, ptr %_5, i32 0, i32 1, !dbg !1812
  %15 = load i64, ptr %14, align 8, !dbg !1812
  %16 = getelementptr inbounds { ptr, i64 }, ptr %0, i32 0, i32 0, !dbg !1812
  store ptr %13, ptr %16, align 8, !dbg !1812
  %17 = getelementptr inbounds { ptr, i64 }, ptr %0, i32 0, i32 1, !dbg !1812
  store i64 %15, ptr %17, align 8, !dbg !1812
  %18 = getelementptr inbounds %"core::fmt::Arguments<'_>", ptr %0, i32 0, i32 2, !dbg !1812
  %19 = getelementptr inbounds { ptr, i64 }, ptr %18, i32 0, i32 0, !dbg !1812
  store ptr %args.0, ptr %19, align 8, !dbg !1812
  %20 = getelementptr inbounds { ptr, i64 }, ptr %18, i32 0, i32 1, !dbg !1812
  store i64 %args.1, ptr %20, align 8, !dbg !1812
  ret void, !dbg !1813
}

; core::fmt::Arguments::new_v1
; Function Attrs: inlinehint noredzone nounwind
define internal void @_ZN4core3fmt9Arguments6new_v117h3c610cbbb56b842dE(ptr sret(%"core::fmt::Arguments<'_>") %0, ptr align 8 %pieces.0, i64 %pieces.1, ptr align 8 %args.0, i64 %args.1) unnamed_addr #0 !dbg !1814 {
start:
  %args.dbg.spill = alloca { ptr, i64 }, align 8
  %pieces.dbg.spill = alloca { ptr, i64 }, align 8
  %_16 = alloca { ptr, i64 }, align 8
  %_13 = alloca %"core::fmt::Arguments<'_>", align 8
  %_3 = alloca i8, align 1
  %1 = getelementptr inbounds { ptr, i64 }, ptr %pieces.dbg.spill, i32 0, i32 0
  store ptr %pieces.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %pieces.dbg.spill, i32 0, i32 1
  store i64 %pieces.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %pieces.dbg.spill, metadata !1818, metadata !DIExpression()), !dbg !1820
  %3 = getelementptr inbounds { ptr, i64 }, ptr %args.dbg.spill, i32 0, i32 0
  store ptr %args.0, ptr %3, align 8
  %4 = getelementptr inbounds { ptr, i64 }, ptr %args.dbg.spill, i32 0, i32 1
  store i64 %args.1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %args.dbg.spill, metadata !1819, metadata !DIExpression()), !dbg !1821
  %_4 = icmp ult i64 %pieces.1, %args.1, !dbg !1822
  br i1 %_4, label %bb1, label %bb2, !dbg !1822

bb2:                                              ; preds = %start
  %5 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %args.1, i64 1), !dbg !1823
  %_11.0 = extractvalue { i64, i1 } %5, 0, !dbg !1823
  %_11.1 = extractvalue { i64, i1 } %5, 1, !dbg !1823
  %6 = call i1 @llvm.expect.i1(i1 %_11.1, i1 false), !dbg !1823
  br i1 %6, label %panic, label %bb4, !dbg !1823

bb1:                                              ; preds = %start
  store i8 1, ptr %_3, align 1, !dbg !1822
  br label %bb3, !dbg !1822

bb3:                                              ; preds = %bb4, %bb1
  %7 = load i8, ptr %_3, align 1, !dbg !1822, !range !1608, !noundef !25
  %8 = trunc i8 %7 to i1, !dbg !1822
  br i1 %8, label %bb5, label %bb7, !dbg !1822

bb4:                                              ; preds = %bb2
  %_7 = icmp ugt i64 %pieces.1, %_11.0, !dbg !1824
  %9 = zext i1 %_7 to i8, !dbg !1822
  store i8 %9, ptr %_3, align 1, !dbg !1822
  br label %bb3, !dbg !1822

panic:                                            ; preds = %bb2
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @str.7, i64 28, ptr align 8 @alloc9598) #9, !dbg !1823
  unreachable, !dbg !1823

bb7:                                              ; preds = %bb3
  store ptr null, ptr %_16, align 8, !dbg !1825
  %10 = getelementptr inbounds %"core::fmt::Arguments<'_>", ptr %0, i32 0, i32 1, !dbg !1826
  %11 = getelementptr inbounds { ptr, i64 }, ptr %10, i32 0, i32 0, !dbg !1826
  store ptr %pieces.0, ptr %11, align 8, !dbg !1826
  %12 = getelementptr inbounds { ptr, i64 }, ptr %10, i32 0, i32 1, !dbg !1826
  store i64 %pieces.1, ptr %12, align 8, !dbg !1826
  %13 = getelementptr inbounds { ptr, i64 }, ptr %_16, i32 0, i32 0, !dbg !1826
  %14 = load ptr, ptr %13, align 8, !dbg !1826, !align !1062, !noundef !25
  %15 = getelementptr inbounds { ptr, i64 }, ptr %_16, i32 0, i32 1, !dbg !1826
  %16 = load i64, ptr %15, align 8, !dbg !1826
  %17 = getelementptr inbounds { ptr, i64 }, ptr %0, i32 0, i32 0, !dbg !1826
  store ptr %14, ptr %17, align 8, !dbg !1826
  %18 = getelementptr inbounds { ptr, i64 }, ptr %0, i32 0, i32 1, !dbg !1826
  store i64 %16, ptr %18, align 8, !dbg !1826
  %19 = getelementptr inbounds %"core::fmt::Arguments<'_>", ptr %0, i32 0, i32 2, !dbg !1826
  %20 = getelementptr inbounds { ptr, i64 }, ptr %19, i32 0, i32 0, !dbg !1826
  store ptr %args.0, ptr %20, align 8, !dbg !1826
  %21 = getelementptr inbounds { ptr, i64 }, ptr %19, i32 0, i32 1, !dbg !1826
  store i64 %args.1, ptr %21, align 8, !dbg !1826
  ret void, !dbg !1827

bb5:                                              ; preds = %bb3
; call core::fmt::Arguments::new_v1
  call void @_ZN4core3fmt9Arguments6new_v117h3c610cbbb56b842dE(ptr sret(%"core::fmt::Arguments<'_>") %_13, ptr align 8 @alloc8062, i64 1, ptr align 8 @alloc6469, i64 0) #8, !dbg !1828
; call core::panicking::panic_fmt
  call void @_ZN4core9panicking9panic_fmt17hda3097b88687bbd9E(ptr %_13, ptr align 8 @alloc9600) #9, !dbg !1828
  unreachable, !dbg !1828
}

; core::num::<impl u64>::checked_add
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_add17he582a407bd29e6a1E"(i64 %self, i64 %rhs) unnamed_addr #0 !dbg !1829 {
start:
  %b.dbg.spill.i = alloca i8, align 1
  %a.dbg.spill.i = alloca i64, align 8
  %rhs.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i = alloca i64, align 8
  %0 = alloca { i64, i8 }, align 8
  %1 = alloca i8, align 1
  %b.dbg.spill = alloca i8, align 1
  %a.dbg.spill = alloca i64, align 8
  %rhs.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca i64, align 8
  %2 = alloca { i64, i64 }, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1847, metadata !DIExpression()), !dbg !1852
  store i64 %rhs, ptr %rhs.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %rhs.dbg.spill, metadata !1848, metadata !DIExpression()), !dbg !1853
  store i64 %self, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !1854, metadata !DIExpression()), !dbg !1867
  store i64 %rhs, ptr %rhs.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %rhs.dbg.spill.i, metadata !1863, metadata !DIExpression()), !dbg !1869
  %3 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %self, i64 %rhs), !dbg !1870
  %_5.0.i = extractvalue { i64, i1 } %3, 0, !dbg !1870
  %_5.1.i = extractvalue { i64, i1 } %3, 1, !dbg !1870
  store i64 %_5.0.i, ptr %a.dbg.spill.i, align 8, !dbg !1871
  call void @llvm.dbg.declare(metadata ptr %a.dbg.spill.i, metadata !1864, metadata !DIExpression()), !dbg !1872
  %4 = zext i1 %_5.1.i to i8, !dbg !1873
  store i8 %4, ptr %b.dbg.spill.i, align 1, !dbg !1873
  call void @llvm.dbg.declare(metadata ptr %b.dbg.spill.i, metadata !1866, metadata !DIExpression()), !dbg !1874
  store i64 %_5.0.i, ptr %0, align 8, !dbg !1875
  %5 = getelementptr inbounds { i64, i8 }, ptr %0, i32 0, i32 1, !dbg !1875
  %6 = zext i1 %_5.1.i to i8, !dbg !1875
  store i8 %6, ptr %5, align 8, !dbg !1875
  %7 = load i64, ptr %0, align 8, !dbg !1876, !noundef !25
  %8 = getelementptr inbounds { i64, i8 }, ptr %0, i32 0, i32 1, !dbg !1876
  %9 = load i8, ptr %8, align 8, !dbg !1876, !range !1608, !noundef !25
  %10 = trunc i8 %9 to i1, !dbg !1876
  %11 = zext i1 %10 to i8, !dbg !1876
  %12 = insertvalue { i64, i8 } undef, i64 %7, 0, !dbg !1876
  %13 = insertvalue { i64, i8 } %12, i8 %11, 1, !dbg !1876
  %_5.0 = extractvalue { i64, i8 } %13, 0, !dbg !1877
  %14 = extractvalue { i64, i8 } %13, 1, !dbg !1877
  %_5.1 = trunc i8 %14 to i1, !dbg !1877
  store i64 %_5.0, ptr %a.dbg.spill, align 8, !dbg !1878
  call void @llvm.dbg.declare(metadata ptr %a.dbg.spill, metadata !1849, metadata !DIExpression()), !dbg !1879
  %15 = zext i1 %_5.1 to i8, !dbg !1880
  store i8 %15, ptr %b.dbg.spill, align 1, !dbg !1880
  call void @llvm.dbg.declare(metadata ptr %b.dbg.spill, metadata !1851, metadata !DIExpression()), !dbg !1881
  %16 = call i1 @llvm.expect.i1(i1 %_5.1, i1 false), !dbg !1882
  %17 = zext i1 %16 to i8, !dbg !1882
  store i8 %17, ptr %1, align 1, !dbg !1882
  %18 = load i8, ptr %1, align 1, !dbg !1882, !range !1608, !noundef !25
  %_6 = trunc i8 %18 to i1, !dbg !1882
  br i1 %_6, label %bb3, label %bb4, !dbg !1882

bb4:                                              ; preds = %start
  %19 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 1, !dbg !1883
  store i64 %_5.0, ptr %19, align 8, !dbg !1883
  store i64 1, ptr %2, align 8, !dbg !1883
  br label %bb5, !dbg !1884

bb3:                                              ; preds = %start
  store i64 0, ptr %2, align 8, !dbg !1885
  br label %bb5, !dbg !1884

bb5:                                              ; preds = %bb4, %bb3
  %20 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 0, !dbg !1886
  %21 = load i64, ptr %20, align 8, !dbg !1886, !range !1887, !noundef !25
  %22 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 1, !dbg !1886
  %23 = load i64, ptr %22, align 8, !dbg !1886
  %24 = insertvalue { i64, i64 } undef, i64 %21, 0, !dbg !1886
  %25 = insertvalue { i64, i64 } %24, i64 %23, 1, !dbg !1886
  ret { i64, i64 } %25, !dbg !1886
}

; core::num::<impl u64>::checked_sub
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_sub17h18a34b1d74441cfcE"(i64 %self, i64 %rhs) unnamed_addr #0 !dbg !1888 {
start:
  %b.dbg.spill.i = alloca i8, align 1
  %a.dbg.spill.i = alloca i64, align 8
  %rhs.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i = alloca i64, align 8
  %0 = alloca { i64, i8 }, align 8
  %1 = alloca i8, align 1
  %b.dbg.spill = alloca i8, align 1
  %a.dbg.spill = alloca i64, align 8
  %rhs.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca i64, align 8
  %2 = alloca { i64, i64 }, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !1890, metadata !DIExpression()), !dbg !1895
  store i64 %rhs, ptr %rhs.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %rhs.dbg.spill, metadata !1891, metadata !DIExpression()), !dbg !1896
  store i64 %self, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !1897, metadata !DIExpression()), !dbg !1904
  store i64 %rhs, ptr %rhs.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %rhs.dbg.spill.i, metadata !1900, metadata !DIExpression()), !dbg !1906
  %_5.0.i = sub i64 %self, %rhs, !dbg !1907
  %_5.1.i = icmp ult i64 %self, %rhs, !dbg !1907
  store i64 %_5.0.i, ptr %a.dbg.spill.i, align 8, !dbg !1908
  call void @llvm.dbg.declare(metadata ptr %a.dbg.spill.i, metadata !1901, metadata !DIExpression()), !dbg !1909
  %3 = zext i1 %_5.1.i to i8, !dbg !1910
  store i8 %3, ptr %b.dbg.spill.i, align 1, !dbg !1910
  call void @llvm.dbg.declare(metadata ptr %b.dbg.spill.i, metadata !1903, metadata !DIExpression()), !dbg !1911
  store i64 %_5.0.i, ptr %0, align 8, !dbg !1912
  %4 = getelementptr inbounds { i64, i8 }, ptr %0, i32 0, i32 1, !dbg !1912
  %5 = zext i1 %_5.1.i to i8, !dbg !1912
  store i8 %5, ptr %4, align 8, !dbg !1912
  %6 = load i64, ptr %0, align 8, !dbg !1913, !noundef !25
  %7 = getelementptr inbounds { i64, i8 }, ptr %0, i32 0, i32 1, !dbg !1913
  %8 = load i8, ptr %7, align 8, !dbg !1913, !range !1608, !noundef !25
  %9 = trunc i8 %8 to i1, !dbg !1913
  %10 = zext i1 %9 to i8, !dbg !1913
  %11 = insertvalue { i64, i8 } undef, i64 %6, 0, !dbg !1913
  %12 = insertvalue { i64, i8 } %11, i8 %10, 1, !dbg !1913
  %_5.0 = extractvalue { i64, i8 } %12, 0, !dbg !1914
  %13 = extractvalue { i64, i8 } %12, 1, !dbg !1914
  %_5.1 = trunc i8 %13 to i1, !dbg !1914
  store i64 %_5.0, ptr %a.dbg.spill, align 8, !dbg !1915
  call void @llvm.dbg.declare(metadata ptr %a.dbg.spill, metadata !1892, metadata !DIExpression()), !dbg !1916
  %14 = zext i1 %_5.1 to i8, !dbg !1917
  store i8 %14, ptr %b.dbg.spill, align 1, !dbg !1917
  call void @llvm.dbg.declare(metadata ptr %b.dbg.spill, metadata !1894, metadata !DIExpression()), !dbg !1918
  %15 = call i1 @llvm.expect.i1(i1 %_5.1, i1 false), !dbg !1919
  %16 = zext i1 %15 to i8, !dbg !1919
  store i8 %16, ptr %1, align 1, !dbg !1919
  %17 = load i8, ptr %1, align 1, !dbg !1919, !range !1608, !noundef !25
  %_6 = trunc i8 %17 to i1, !dbg !1919
  br i1 %_6, label %bb3, label %bb4, !dbg !1919

bb4:                                              ; preds = %start
  %18 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 1, !dbg !1920
  store i64 %_5.0, ptr %18, align 8, !dbg !1920
  store i64 1, ptr %2, align 8, !dbg !1920
  br label %bb5, !dbg !1921

bb3:                                              ; preds = %start
  store i64 0, ptr %2, align 8, !dbg !1922
  br label %bb5, !dbg !1921

bb5:                                              ; preds = %bb4, %bb3
  %19 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 0, !dbg !1923
  %20 = load i64, ptr %19, align 8, !dbg !1923, !range !1887, !noundef !25
  %21 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 1, !dbg !1923
  %22 = load i64, ptr %21, align 8, !dbg !1923
  %23 = insertvalue { i64, i64 } undef, i64 %20, 0, !dbg !1923
  %24 = insertvalue { i64, i64 } %23, i64 %22, 1, !dbg !1923
  ret { i64, i64 } %24, !dbg !1923
}

; core::ptr::drop_in_place<<x86_64::structures::idt::InterruptStackFrameValue as core::fmt::Debug>::fmt::Hex>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr116drop_in_place$LT$$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$..fmt..Hex$GT$17h148f84a6707cd818E"(ptr %_1) unnamed_addr #0 !dbg !1924 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1930, metadata !DIExpression()), !dbg !1933
  ret void, !dbg !1933
}

; core::ptr::drop_in_place<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr119drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$17h6f9f442d53dfe57aE"(ptr %_1) unnamed_addr #0 !dbg !1934 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1939, metadata !DIExpression()), !dbg !1942
  ret void, !dbg !1942
}

; core::ptr::drop_in_place<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr119drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$17he8ecb884c3fa3f0cE"(ptr %_1) unnamed_addr #0 !dbg !1943 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1948, metadata !DIExpression()), !dbg !1951
  ret void, !dbg !1951
}

; core::ptr::drop_in_place<x86_64::structures::idt::Entry<extern "x86.interrupt" fn(x86_64::structures::idt::InterruptStackFrame)>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr152drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$GT$17he9b2455657497241E"(ptr %_1) unnamed_addr #0 !dbg !1952 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1957, metadata !DIExpression()), !dbg !1958
  ret void, !dbg !1958
}

; core::ptr::drop_in_place<&x86_64::structures::idt::Entry<extern "x86.interrupt" fn(x86_64::structures::idt::InterruptStackFrame)>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr156drop_in_place$LT$$RF$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$GT$17hca56e1fb990f5940E"(ptr %_1) unnamed_addr #0 !dbg !1959 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1964, metadata !DIExpression()), !dbg !1965
  ret void, !dbg !1965
}

; core::ptr::drop_in_place<x86_64::structures::idt::Entry<extern "x86.interrupt" fn(x86_64::structures::idt::InterruptStackFrame,u64)>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr158drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$u64$RP$$GT$$GT$17h605ea4e02a183bffE"(ptr %_1) unnamed_addr #0 !dbg !1966 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1971, metadata !DIExpression()), !dbg !1974
  ret void, !dbg !1974
}

; core::ptr::drop_in_place<x86_64::structures::paging::mapper::mapped_page_table::PageTableWalker<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr164drop_in_place$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableWalker$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$$GT$17h6007ab77246d6fb3E"(ptr %_1) unnamed_addr #0 !dbg !1975 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1980, metadata !DIExpression()), !dbg !1983
  ret void, !dbg !1983
}

; core::ptr::drop_in_place<&x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr168drop_in_place$LT$$RF$x86_64..structures..paging..mapper..mapped_page_table..MappedPageTable$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$$GT$17h5c062e1688dc38faE"(ptr %_1) unnamed_addr #0 !dbg !1984 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1989, metadata !DIExpression()), !dbg !1992
  ret void, !dbg !1992
}

; core::ptr::drop_in_place<x86_64::structures::idt::Entry<extern "x86.interrupt" fn(x86_64::structures::idt::InterruptStackFrame) .> !>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr172drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$u20$.$GT$$u20$$u21$$GT$$GT$17hae9305ab9faaf1b2E"(ptr %_1) unnamed_addr #0 !dbg !1993 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !1998, metadata !DIExpression()), !dbg !2001
  ret void, !dbg !2001
}

; core::ptr::drop_in_place<[x86_64::structures::idt::Entry<extern "x86.interrupt" fn(x86_64::structures::idt::InterruptStackFrame)>; 8]>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr173drop_in_place$LT$$u5b$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$u3b$$u20$8$u5d$$GT$17hd4468f77e3d3e9ceE"(ptr %_1) unnamed_addr #0 !dbg !2002 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2007, metadata !DIExpression()), !dbg !2010
  ret void, !dbg !2010
}

; core::ptr::drop_in_place<x86_64::structures::idt::Entry<extern "x86.interrupt" fn(x86_64::structures::idt::InterruptStackFrame,u64) .> !>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr178drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$u64$RP$$u20$.$GT$$u20$$u21$$GT$$GT$17he595eeddfd02990fE"(ptr %_1) unnamed_addr #0 !dbg !2011 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2016, metadata !DIExpression()), !dbg !2019
  ret void, !dbg !2019
}

; core::ptr::drop_in_place<&[x86_64::structures::idt::Entry<extern "x86.interrupt" fn(x86_64::structures::idt::InterruptStackFrame)>; 224]>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr179drop_in_place$LT$$RF$$u5b$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$u3b$$u20$224$u5d$$GT$17h3e95f669e262ad76E"(ptr %_1) unnamed_addr #0 !dbg !2020 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2025, metadata !DIExpression()), !dbg !2028
  ret void, !dbg !2028
}

; core::ptr::drop_in_place<x86_64::structures::idt::Entry<extern "x86.interrupt" fn(x86_64::structures::idt::InterruptStackFrame,x86_64::structures::idt::PageFaultErrorCode)>>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr198drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$x86_64..structures..idt..PageFaultErrorCode$RP$$GT$$GT$17hdfa0a7bb229be0abE"(ptr %_1) unnamed_addr #0 !dbg !2029 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2034, metadata !DIExpression()), !dbg !2037
  ret void, !dbg !2037
}

; core::ptr::drop_in_place<u16>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr24drop_in_place$LT$u16$GT$17h5ba65623709cf715E"(ptr %_1) unnamed_addr #0 !dbg !2038 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2043, metadata !DIExpression()), !dbg !2044
  ret void, !dbg !2044
}

; core::ptr::drop_in_place<u32>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr24drop_in_place$LT$u32$GT$17h67020f8e4f3913b1E"(ptr %_1) unnamed_addr #0 !dbg !2045 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2050, metadata !DIExpression()), !dbg !2053
  ret void, !dbg !2053
}

; core::ptr::drop_in_place<u64>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr24drop_in_place$LT$u64$GT$17h49b3965168a37bcfE"(ptr %_1) unnamed_addr #0 !dbg !2054 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2059, metadata !DIExpression()), !dbg !2060
  ret void, !dbg !2060
}

; core::ptr::drop_in_place<bool>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr25drop_in_place$LT$bool$GT$17hc2383eb42ccf6300E"(ptr %_1) unnamed_addr #0 !dbg !2061 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2066, metadata !DIExpression()), !dbg !2069
  ret void, !dbg !2069
}

; core::ptr::drop_in_place<&u16>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr28drop_in_place$LT$$RF$u16$GT$17h759fb2abfe4f110aE"(ptr %_1) unnamed_addr #0 !dbg !2070 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2075, metadata !DIExpression()), !dbg !2078
  ret void, !dbg !2078
}

; core::ptr::drop_in_place<&u32>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr28drop_in_place$LT$$RF$u32$GT$17h6b933ce3c513e459E"(ptr %_1) unnamed_addr #0 !dbg !2079 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2084, metadata !DIExpression()), !dbg !2087
  ret void, !dbg !2087
}

; core::ptr::drop_in_place<&u64>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr28drop_in_place$LT$$RF$u64$GT$17ha05f688f99faa586E"(ptr %_1) unnamed_addr #0 !dbg !2088 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2093, metadata !DIExpression()), !dbg !2094
  ret void, !dbg !2094
}

; core::ptr::drop_in_place<&usize>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr30drop_in_place$LT$$RF$usize$GT$17h6cd94752f97c7128E"(ptr %_1) unnamed_addr #0 !dbg !2095 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2100, metadata !DIExpression()), !dbg !2103
  ret void, !dbg !2103
}

; core::ptr::drop_in_place<&()>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr33drop_in_place$LT$$RF$$LP$$RP$$GT$17he64fb27a079cfd8dE"(ptr %_1) unnamed_addr #0 !dbg !2104 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2109, metadata !DIExpression()), !dbg !2112
  ret void, !dbg !2112
}

; core::ptr::drop_in_place<core::fmt::Arguments>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr41drop_in_place$LT$core..fmt..Arguments$GT$17h6f8978a61277bd4dE"(ptr %_1) unnamed_addr #0 !dbg !2113 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2118, metadata !DIExpression()), !dbg !2121
  ret void, !dbg !2121
}

; core::ptr::drop_in_place<x86_64::PrivilegeLevel>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr43drop_in_place$LT$x86_64..PrivilegeLevel$GT$17h3f77e354ff620ed5E"(ptr %_1) unnamed_addr #0 !dbg !2122 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2127, metadata !DIExpression()), !dbg !2130
  ret void, !dbg !2130
}

; core::ptr::drop_in_place<x86_64::addr::PhysAddr>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr43drop_in_place$LT$x86_64..addr..PhysAddr$GT$17h479443ba81cf3b46E"(ptr %_1) unnamed_addr #0 !dbg !2131 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2136, metadata !DIExpression()), !dbg !2137
  ret void, !dbg !2137
}

; core::ptr::drop_in_place<x86_64::addr::VirtAddr>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr43drop_in_place$LT$x86_64..addr..VirtAddr$GT$17h672b61b9e84ca04bE"(ptr %_1) unnamed_addr #0 !dbg !2138 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2143, metadata !DIExpression()), !dbg !2144
  ret void, !dbg !2144
}

; core::ptr::drop_in_place<[u64; 8]>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr45drop_in_place$LT$$u5b$u64$u3b$$u20$8$u5d$$GT$17h753635b82097e3d2E"(ptr %_1) unnamed_addr #0 !dbg !2145 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2150, metadata !DIExpression()), !dbg !2153
  ret void, !dbg !2153
}

; core::ptr::drop_in_place<&x86_64::addr::PhysAddr>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr47drop_in_place$LT$$RF$x86_64..addr..PhysAddr$GT$17h470dbd348baae334E"(ptr %_1) unnamed_addr #0 !dbg !2154 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2159, metadata !DIExpression()), !dbg !2162
  ret void, !dbg !2162
}

; core::ptr::drop_in_place<&x86_64::addr::VirtAddr>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr47drop_in_place$LT$$RF$x86_64..addr..VirtAddr$GT$17h31f11adb3a7bd330E"(ptr %_1) unnamed_addr #0 !dbg !2163 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2168, metadata !DIExpression()), !dbg !2169
  ret void, !dbg !2169
}

; core::ptr::drop_in_place<x86_64::addr::VirtAddrNotValid>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr51drop_in_place$LT$x86_64..addr..VirtAddrNotValid$GT$17ha9d2ef499f31f6b5E"(ptr %_1) unnamed_addr #0 !dbg !2170 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2175, metadata !DIExpression()), !dbg !2178
  ret void, !dbg !2178
}

; core::ptr::drop_in_place<&x86_64::instructions::tlb::Pcid>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr56drop_in_place$LT$$RF$x86_64..instructions..tlb..Pcid$GT$17h8a19a76c99f0b2cbE"(ptr %_1) unnamed_addr #0 !dbg !2179 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2184, metadata !DIExpression()), !dbg !2187
  ret void, !dbg !2187
}

; core::ptr::drop_in_place<x86_64::structures::idt::EntryOptions>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr58drop_in_place$LT$x86_64..structures..idt..EntryOptions$GT$17h3be3be2eb3fae44eE"(ptr %_1) unnamed_addr #0 !dbg !2188 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2193, metadata !DIExpression()), !dbg !2196
  ret void, !dbg !2196
}

; core::ptr::drop_in_place<x86_64::structures::idt::DescriptorTable>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr61drop_in_place$LT$x86_64..structures..idt..DescriptorTable$GT$17h85ac27ec8e3a339fE"(ptr %_1) unnamed_addr #0 !dbg !2197 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2202, metadata !DIExpression()), !dbg !2205
  ret void, !dbg !2205
}

; core::ptr::drop_in_place<[x86_64::addr::VirtAddr; 3]>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr64drop_in_place$LT$$u5b$x86_64..addr..VirtAddr$u3b$$u20$3$u5d$$GT$17h6d4dd7bda5ae72f4E"(ptr %_1) unnamed_addr #0 !dbg !2206 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2211, metadata !DIExpression()), !dbg !2214
  ret void, !dbg !2214
}

; core::ptr::drop_in_place<[x86_64::addr::VirtAddr; 7]>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr64drop_in_place$LT$$u5b$x86_64..addr..VirtAddr$u3b$$u20$7$u5d$$GT$17hed3fb2b87ae670b7E"(ptr %_1) unnamed_addr #0 !dbg !2215 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2220, metadata !DIExpression()), !dbg !2223
  ret void, !dbg !2223
}

; core::ptr::drop_in_place<x86_64::structures::paging::mapper::MappedFrame>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr68drop_in_place$LT$x86_64..structures..paging..mapper..MappedFrame$GT$17ha298feb08fe80656E"(ptr %_1) unnamed_addr #0 !dbg !2224 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2229, metadata !DIExpression()), !dbg !2232
  ret void, !dbg !2232
}

; core::ptr::drop_in_place<&x86_64::structures::paging::frame::PhysFrame>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr69drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$GT$17h14640ca1284c6fe5E"(ptr %_1) unnamed_addr #0 !dbg !2233 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2238, metadata !DIExpression()), !dbg !2241
  ret void, !dbg !2241
}

; core::ptr::drop_in_place<x86_64::structures::paging::page_table::PageTableFlags>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr75drop_in_place$LT$x86_64..structures..paging..page_table..PageTableFlags$GT$17h1391013c3cc6548bE"(ptr %_1) unnamed_addr #0 !dbg !2242 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2247, metadata !DIExpression()), !dbg !2248
  ret void, !dbg !2248
}

; core::ptr::drop_in_place<&x86_64::structures::paging::page_table::PageTableEntry>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableEntry$GT$17h14f2f778e3458a2dE"(ptr %_1) unnamed_addr #0 !dbg !2249 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2254, metadata !DIExpression()), !dbg !2255
  ret void, !dbg !2255
}

; core::ptr::drop_in_place<&x86_64::structures::paging::page_table::PageTableFlags>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableFlags$GT$17hfa2e892152b85d7aE"(ptr %_1) unnamed_addr #0 !dbg !2256 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2261, metadata !DIExpression()), !dbg !2264
  ret void, !dbg !2264
}

; core::ptr::drop_in_place<&x86_64::structures::paging::page_table::PageTableIndex>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableIndex$GT$17hcf196e1dc5602655E"(ptr %_1) unnamed_addr #0 !dbg !2265 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2270, metadata !DIExpression()), !dbg !2273
  ret void, !dbg !2273
}

; core::ptr::mut_ptr::<impl *mut T>::is_null::runtime_impl
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null12runtime_impl17h6937afe8db8bd80cE"(ptr %ptr) unnamed_addr #0 !dbg !2274 {
start:
  %self.dbg.spill.i1 = alloca ptr, align 8
  %0 = alloca i64, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2283, metadata !DIExpression()), !dbg !2284
  store ptr %ptr, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !2285, metadata !DIExpression()), !dbg !2292
  store ptr %ptr, ptr %self.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i1, metadata !2294, metadata !DIExpression()), !dbg !2302
  store ptr %ptr, ptr %0, align 8, !dbg !2304
  %1 = load i64, ptr %0, align 8, !dbg !2304, !noundef !25
  %2 = icmp eq i64 %1, 0, !dbg !2305
  ret i1 %2, !dbg !2306
}

; core::ptr::mut_ptr::<impl *mut T>::is_null
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h0c778fc137350477E"(ptr %self) unnamed_addr #0 !dbg !2307 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2311, metadata !DIExpression()), !dbg !2312
  store ptr %self, ptr %_2, align 8, !dbg !2313
  %0 = load ptr, ptr %_2, align 8, !dbg !2314, !noundef !25
; call core::ptr::mut_ptr::<impl *mut T>::is_null::runtime_impl
  %1 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null12runtime_impl17h6937afe8db8bd80cE"(ptr %0) #8, !dbg !2314
  ret i1 %1, !dbg !2315
}

; core::ptr::mut_ptr::<impl *mut T>::is_null
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h6cd114e5f52f0653E"(ptr %self) unnamed_addr #0 !dbg !2316 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2321, metadata !DIExpression()), !dbg !2322
  store ptr %self, ptr %_2, align 8, !dbg !2323
  %0 = load ptr, ptr %_2, align 8, !dbg !2324, !noundef !25
; call core::ptr::mut_ptr::<impl *mut T>::is_null::runtime_impl
  %1 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null12runtime_impl17h6937afe8db8bd80cE"(ptr %0) #8, !dbg !2324
  ret i1 %1, !dbg !2325
}

; core::ptr::mut_ptr::<impl *mut T>::is_null
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h9a93812dc4eccaa4E"(ptr %self) unnamed_addr #0 !dbg !2326 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2330, metadata !DIExpression()), !dbg !2331
  store ptr %self, ptr %_2, align 8, !dbg !2332
  %0 = load ptr, ptr %_2, align 8, !dbg !2333, !noundef !25
; call core::ptr::mut_ptr::<impl *mut T>::is_null::runtime_impl
  %1 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null12runtime_impl17h6937afe8db8bd80cE"(ptr %0) #8, !dbg !2333
  ret i1 %1, !dbg !2334
}

; core::ptr::mut_ptr::<impl *mut T>::is_null
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17had3c338e09489d49E"(ptr %self) unnamed_addr #0 !dbg !2335 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2339, metadata !DIExpression()), !dbg !2340
  store ptr %self, ptr %_2, align 8, !dbg !2341
  %0 = load ptr, ptr %_2, align 8, !dbg !2342, !noundef !25
; call core::ptr::mut_ptr::<impl *mut T>::is_null::runtime_impl
  %1 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null12runtime_impl17h6937afe8db8bd80cE"(ptr %0) #8, !dbg !2342
  ret i1 %1, !dbg !2343
}

; core::ptr::drop_in_place<&mut x86_64::structures::paging::page_table::PageTable>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr82drop_in_place$LT$$RF$mut$u20$x86_64..structures..paging..page_table..PageTable$GT$17h6721da0805d3e66cE"(ptr %_1) unnamed_addr #0 !dbg !2344 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2349, metadata !DIExpression()), !dbg !2350
  ret void, !dbg !2350
}

; core::ptr::drop_in_place<&&mut x86_64::structures::paging::page_table::PageTable>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr86drop_in_place$LT$$RF$$RF$mut$u20$x86_64..structures..paging..page_table..PageTable$GT$17h681fdf3a9e2516b0E"(ptr %_1) unnamed_addr #0 !dbg !2351 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2356, metadata !DIExpression()), !dbg !2359
  ret void, !dbg !2359
}

; core::ptr::metadata::from_raw_parts
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN4core3ptr8metadata14from_raw_parts17h0cf56f19d807a86eE(ptr %data_address) unnamed_addr #0 !dbg !2360 {
start:
  %metadata.dbg.spill = alloca {}, align 1
  %data_address.dbg.spill = alloca ptr, align 8
  %_4 = alloca %"core::ptr::metadata::PtrComponents<u64>", align 8
  %_3 = alloca %"core::ptr::metadata::PtrRepr<u64>", align 8
  store ptr %data_address, ptr %data_address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %data_address.dbg.spill, metadata !2366, metadata !DIExpression()), !dbg !2368
  call void @llvm.dbg.declare(metadata ptr %metadata.dbg.spill, metadata !2367, metadata !DIExpression()), !dbg !2369
  store ptr %data_address, ptr %_4, align 8, !dbg !2370
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_3, ptr align 8 %_4, i64 8, i1 false), !dbg !2371
  %0 = load ptr, ptr %_3, align 8, !dbg !2371, !noundef !25
  ret ptr %0, !dbg !2372
}

; core::ptr::metadata::from_raw_parts
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN4core3ptr8metadata14from_raw_parts17h1ff57bb4eed98618E(ptr %data_address) unnamed_addr #0 !dbg !2373 {
start:
  %metadata.dbg.spill = alloca {}, align 1
  %data_address.dbg.spill = alloca ptr, align 8
  %_4 = alloca %"core::ptr::metadata::PtrComponents<structures::paging::page_table::PageTableEntry>", align 8
  %_3 = alloca %"core::ptr::metadata::PtrRepr<structures::paging::page_table::PageTableEntry>", align 8
  store ptr %data_address, ptr %data_address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %data_address.dbg.spill, metadata !2377, metadata !DIExpression()), !dbg !2379
  call void @llvm.dbg.declare(metadata ptr %metadata.dbg.spill, metadata !2378, metadata !DIExpression()), !dbg !2380
  store ptr %data_address, ptr %_4, align 8, !dbg !2381
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_3, ptr align 8 %_4, i64 8, i1 false), !dbg !2382
  %0 = load ptr, ptr %_3, align 8, !dbg !2382, !noundef !25
  ret ptr %0, !dbg !2383
}

; core::ptr::metadata::from_raw_parts
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN4core3ptr8metadata14from_raw_parts17h79d93be3287a25f7E(ptr %data_address) unnamed_addr #0 !dbg !2384 {
start:
  %metadata.dbg.spill = alloca {}, align 1
  %data_address.dbg.spill = alloca ptr, align 8
  %_4 = alloca %"core::ptr::metadata::PtrComponents<addr::VirtAddr>", align 8
  %_3 = alloca %"core::ptr::metadata::PtrRepr<addr::VirtAddr>", align 8
  store ptr %data_address, ptr %data_address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %data_address.dbg.spill, metadata !2388, metadata !DIExpression()), !dbg !2390
  call void @llvm.dbg.declare(metadata ptr %metadata.dbg.spill, metadata !2389, metadata !DIExpression()), !dbg !2391
  store ptr %data_address, ptr %_4, align 8, !dbg !2392
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_3, ptr align 8 %_4, i64 8, i1 false), !dbg !2393
  %0 = load ptr, ptr %_3, align 8, !dbg !2393, !noundef !25
  ret ptr %0, !dbg !2394
}

; core::ptr::metadata::from_raw_parts
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN4core3ptr8metadata14from_raw_parts17hb201f24527c65e89E(ptr %data_address) unnamed_addr #0 !dbg !2395 {
start:
  %metadata.dbg.spill = alloca {}, align 1
  %data_address.dbg.spill = alloca ptr, align 8
  %_4 = alloca %"core::ptr::metadata::PtrComponents<structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>>", align 8
  %_3 = alloca %"core::ptr::metadata::PtrRepr<structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>>", align 8
  store ptr %data_address, ptr %data_address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %data_address.dbg.spill, metadata !2399, metadata !DIExpression()), !dbg !2401
  call void @llvm.dbg.declare(metadata ptr %metadata.dbg.spill, metadata !2400, metadata !DIExpression()), !dbg !2402
  store ptr %data_address, ptr %_4, align 8, !dbg !2403
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_3, ptr align 8 %_4, i64 8, i1 false), !dbg !2404
  %0 = load ptr, ptr %_3, align 8, !dbg !2404, !noundef !25
  ret ptr %0, !dbg !2405
}

; core::ptr::metadata::metadata
; Function Attrs: inlinehint noredzone nounwind
define void @_ZN4core3ptr8metadata8metadata17h3b0d93444b25d986E(ptr %ptr) unnamed_addr #0 !dbg !2406 {
start:
  %ptr.dbg.spill = alloca ptr, align 8
  %_2 = alloca %"core::ptr::metadata::PtrRepr<addr::VirtAddr>", align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2410, metadata !DIExpression()), !dbg !2411
  store ptr %ptr, ptr %_2, align 8, !dbg !2412
  ret void, !dbg !2413
}

; core::ptr::metadata::metadata
; Function Attrs: inlinehint noredzone nounwind
define void @_ZN4core3ptr8metadata8metadata17h743fcb83d5522d93E(ptr %ptr) unnamed_addr #0 !dbg !2414 {
start:
  %ptr.dbg.spill = alloca ptr, align 8
  %_2 = alloca %"core::ptr::metadata::PtrRepr<structures::paging::page_table::PageTableEntry>", align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2418, metadata !DIExpression()), !dbg !2419
  store ptr %ptr, ptr %_2, align 8, !dbg !2420
  ret void, !dbg !2421
}

; core::ptr::metadata::metadata
; Function Attrs: inlinehint noredzone nounwind
define void @_ZN4core3ptr8metadata8metadata17hc9958bd0e4ffcf5cE(ptr %ptr) unnamed_addr #0 !dbg !2422 {
start:
  %ptr.dbg.spill = alloca ptr, align 8
  %_2 = alloca %"core::ptr::metadata::PtrRepr<structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>>", align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2426, metadata !DIExpression()), !dbg !2427
  store ptr %ptr, ptr %_2, align 8, !dbg !2428
  ret void, !dbg !2429
}

; core::ptr::metadata::metadata
; Function Attrs: inlinehint noredzone nounwind
define void @_ZN4core3ptr8metadata8metadata17hf0c5166809e4a17bE(ptr %ptr) unnamed_addr #0 !dbg !2430 {
start:
  %ptr.dbg.spill = alloca ptr, align 8
  %_2 = alloca %"core::ptr::metadata::PtrRepr<u64>", align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2434, metadata !DIExpression()), !dbg !2435
  store ptr %ptr, ptr %_2, align 8, !dbg !2436
  ret void, !dbg !2437
}

; core::ptr::non_null::NonNull<T>::new_unchecked
; Function Attrs: inlinehint noredzone nounwind
define ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17hab1f25dc722ddcd5E"(ptr %ptr) unnamed_addr #0 !dbg !2438 {
start:
  %ptr.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  %_3 = alloca ptr, align 8
  %0 = alloca ptr, align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2443, metadata !DIExpression()), !dbg !2444
  store ptr %ptr, ptr %_3, align 8, !dbg !2445
  %1 = load ptr, ptr %_3, align 8, !dbg !2445, !noundef !25
  store ptr %1, ptr %ptr.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill.i, metadata !2446, metadata !DIExpression()), !dbg !2454
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_4.i = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h6cd114e5f52f0653E"(ptr %1) #8, !dbg !2456
  %_3.i = xor i1 %_4.i, true, !dbg !2458
  br i1 %_4.i, label %bb2.i, label %"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h616c50aeb42841b0E.exit", !dbg !2459

bb2.i:                                            ; preds = %start
; call core::panicking::panic_nounwind
  call void @_ZN4core9panicking14panic_nounwind17h81923f513de58d5eE(ptr align 1 @alloc9604, i64 93) #9, !dbg !2460
  unreachable, !dbg !2460

"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h616c50aeb42841b0E.exit": ; preds = %start
  store ptr %ptr, ptr %0, align 8, !dbg !2461
  %2 = load ptr, ptr %0, align 8, !dbg !2462, !nonnull !25, !noundef !25
  ret ptr %2, !dbg !2462
}

; core::ptr::non_null::NonNull<T>::new_unchecked
; Function Attrs: inlinehint noredzone nounwind
define ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17hd8c293af78777042E"(ptr %ptr) unnamed_addr #0 !dbg !2463 {
start:
  %ptr.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  %_3 = alloca ptr, align 8
  %0 = alloca ptr, align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2467, metadata !DIExpression()), !dbg !2468
  store ptr %ptr, ptr %_3, align 8, !dbg !2469
  %1 = load ptr, ptr %_3, align 8, !dbg !2469, !noundef !25
  store ptr %1, ptr %ptr.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill.i, metadata !2470, metadata !DIExpression()), !dbg !2473
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_4.i = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h9a93812dc4eccaa4E"(ptr %1) #8, !dbg !2475
  %_3.i = xor i1 %_4.i, true, !dbg !2477
  br i1 %_4.i, label %bb2.i, label %"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h3e78f54dab8bba1aE.exit", !dbg !2478

bb2.i:                                            ; preds = %start
; call core::panicking::panic_nounwind
  call void @_ZN4core9panicking14panic_nounwind17h81923f513de58d5eE(ptr align 1 @alloc9604, i64 93) #9, !dbg !2479
  unreachable, !dbg !2479

"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h3e78f54dab8bba1aE.exit": ; preds = %start
  store ptr %ptr, ptr %0, align 8, !dbg !2480
  %2 = load ptr, ptr %0, align 8, !dbg !2481, !nonnull !25, !noundef !25
  ret ptr %2, !dbg !2481
}

; core::ptr::non_null::NonNull<T>::new_unchecked
; Function Attrs: inlinehint noredzone nounwind
define ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17he635f73b27eab3ffE"(ptr %ptr) unnamed_addr #0 !dbg !2482 {
start:
  %ptr.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  %_3 = alloca ptr, align 8
  %0 = alloca ptr, align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2486, metadata !DIExpression()), !dbg !2487
  store ptr %ptr, ptr %_3, align 8, !dbg !2488
  %1 = load ptr, ptr %_3, align 8, !dbg !2488, !noundef !25
  store ptr %1, ptr %ptr.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill.i, metadata !2489, metadata !DIExpression()), !dbg !2492
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_4.i = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17had3c338e09489d49E"(ptr %1) #8, !dbg !2494
  %_3.i = xor i1 %_4.i, true, !dbg !2496
  br i1 %_4.i, label %bb2.i, label %"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17hef2dd21c1600dcecE.exit", !dbg !2497

bb2.i:                                            ; preds = %start
; call core::panicking::panic_nounwind
  call void @_ZN4core9panicking14panic_nounwind17h81923f513de58d5eE(ptr align 1 @alloc9604, i64 93) #9, !dbg !2498
  unreachable, !dbg !2498

"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17hef2dd21c1600dcecE.exit": ; preds = %start
  store ptr %ptr, ptr %0, align 8, !dbg !2499
  %2 = load ptr, ptr %0, align 8, !dbg !2500, !nonnull !25, !noundef !25
  ret ptr %2, !dbg !2500
}

; core::ptr::non_null::NonNull<T>::new_unchecked
; Function Attrs: inlinehint noredzone nounwind
define ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17hfa4f51e0ba46f73eE"(ptr %ptr) unnamed_addr #0 !dbg !2501 {
start:
  %ptr.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  %_3 = alloca ptr, align 8
  %0 = alloca ptr, align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2505, metadata !DIExpression()), !dbg !2506
  store ptr %ptr, ptr %_3, align 8, !dbg !2507
  %1 = load ptr, ptr %_3, align 8, !dbg !2507, !noundef !25
  store ptr %1, ptr %ptr.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill.i, metadata !2508, metadata !DIExpression()), !dbg !2511
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_4.i = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h0c778fc137350477E"(ptr %1) #8, !dbg !2513
  %_3.i = xor i1 %_4.i, true, !dbg !2515
  br i1 %_4.i, label %bb2.i, label %"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h5dbebae59ca9f890E.exit", !dbg !2516

bb2.i:                                            ; preds = %start
; call core::panicking::panic_nounwind
  call void @_ZN4core9panicking14panic_nounwind17h81923f513de58d5eE(ptr align 1 @alloc9604, i64 93) #9, !dbg !2517
  unreachable, !dbg !2517

"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h5dbebae59ca9f890E.exit": ; preds = %start
  store ptr %ptr, ptr %0, align 8, !dbg !2518
  %2 = load ptr, ptr %0, align 8, !dbg !2519, !nonnull !25, !noundef !25
  ret ptr %2, !dbg !2519
}

; core::ptr::drop_in_place<&x86_64::structures::paging::mapper::offset_page_table::PhysOffset>
; Function Attrs: inlinehint noredzone nounwind
define internal void @"_ZN4core3ptr90drop_in_place$LT$$RF$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$17h3e9c5612331e2c61E"(ptr %_1) unnamed_addr #0 !dbg !2520 {
start:
  %_1.dbg.spill = alloca ptr, align 8
  store ptr %_1, ptr %_1.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !2525, metadata !DIExpression()), !dbg !2528
  ret void, !dbg !2528
}

; core::ptr::const_ptr::<impl *const T>::with_metadata_of
; Function Attrs: inlinehint noredzone nounwind
define ptr @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17h4c9b4d05967ff4acE"(ptr %self, ptr %meta) unnamed_addr #0 !dbg !2529 {
start:
  %meta.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2537, metadata !DIExpression()), !dbg !2541
  store ptr %meta, ptr %meta.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %meta.dbg.spill, metadata !2538, metadata !DIExpression()), !dbg !2542
; call core::ptr::metadata::metadata
  call void @_ZN4core3ptr8metadata8metadata17h743fcb83d5522d93E(ptr %meta) #8, !dbg !2543
; call core::ptr::metadata::from_raw_parts
  %0 = call ptr @_ZN4core3ptr8metadata14from_raw_parts17h1ff57bb4eed98618E(ptr %self) #8, !dbg !2544
  ret ptr %0, !dbg !2545
}

; core::ptr::const_ptr::<impl *const T>::with_metadata_of
; Function Attrs: inlinehint noredzone nounwind
define ptr @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17h7a7663450e14b39fE"(ptr %self, ptr %meta) unnamed_addr #0 !dbg !2546 {
start:
  %meta.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2550, metadata !DIExpression()), !dbg !2554
  store ptr %meta, ptr %meta.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %meta.dbg.spill, metadata !2551, metadata !DIExpression()), !dbg !2555
; call core::ptr::metadata::metadata
  call void @_ZN4core3ptr8metadata8metadata17hc9958bd0e4ffcf5cE(ptr %meta) #8, !dbg !2556
; call core::ptr::metadata::from_raw_parts
  %0 = call ptr @_ZN4core3ptr8metadata14from_raw_parts17hb201f24527c65e89E(ptr %self) #8, !dbg !2557
  ret ptr %0, !dbg !2558
}

; core::ptr::const_ptr::<impl *const T>::with_metadata_of
; Function Attrs: inlinehint noredzone nounwind
define ptr @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17hbad9cc700bc9cd76E"(ptr %self, ptr %meta) unnamed_addr #0 !dbg !2559 {
start:
  %meta.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2563, metadata !DIExpression()), !dbg !2567
  store ptr %meta, ptr %meta.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %meta.dbg.spill, metadata !2564, metadata !DIExpression()), !dbg !2568
; call core::ptr::metadata::metadata
  call void @_ZN4core3ptr8metadata8metadata17h3b0d93444b25d986E(ptr %meta) #8, !dbg !2569
; call core::ptr::metadata::from_raw_parts
  %0 = call ptr @_ZN4core3ptr8metadata14from_raw_parts17h79d93be3287a25f7E(ptr %self) #8, !dbg !2570
  ret ptr %0, !dbg !2571
}

; core::ptr::const_ptr::<impl *const T>::with_metadata_of
; Function Attrs: inlinehint noredzone nounwind
define ptr @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17hbadf305e1eb62b25E"(ptr %self, ptr %meta) unnamed_addr #0 !dbg !2572 {
start:
  %meta.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2576, metadata !DIExpression()), !dbg !2580
  store ptr %meta, ptr %meta.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %meta.dbg.spill, metadata !2577, metadata !DIExpression()), !dbg !2581
; call core::ptr::metadata::metadata
  call void @_ZN4core3ptr8metadata8metadata17hf0c5166809e4a17bE(ptr %meta) #8, !dbg !2582
; call core::ptr::metadata::from_raw_parts
  %0 = call ptr @_ZN4core3ptr8metadata14from_raw_parts17h0cf56f19d807a86eE(ptr %self) #8, !dbg !2583
  ret ptr %0, !dbg !2584
}

; core::ptr::const_ptr::<impl *const T>::is_null::runtime_impl
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null12runtime_impl17h905402eacd653ce0E"(ptr %ptr) unnamed_addr #0 !dbg !2585 {
start:
  %self.dbg.spill.i1 = alloca ptr, align 8
  %0 = alloca i64, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  store ptr %ptr, ptr %ptr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2590, metadata !DIExpression()), !dbg !2591
  store ptr %ptr, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !2592, metadata !DIExpression()), !dbg !2597
  store ptr %ptr, ptr %self.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i1, metadata !2599, metadata !DIExpression()), !dbg !2604
  store ptr %ptr, ptr %0, align 8, !dbg !2606
  %1 = load i64, ptr %0, align 8, !dbg !2606, !noundef !25
  %2 = icmp eq i64 %1, 0, !dbg !2607
  ret i1 %2, !dbg !2608
}

; core::ptr::const_ptr::<impl *const T>::is_null
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h5025a12dff5214faE"(ptr %self) unnamed_addr #0 !dbg !2609 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2613, metadata !DIExpression()), !dbg !2614
  store ptr %self, ptr %_2, align 8, !dbg !2615
  %0 = load ptr, ptr %_2, align 8, !dbg !2616, !noundef !25
; call core::ptr::const_ptr::<impl *const T>::is_null::runtime_impl
  %1 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null12runtime_impl17h905402eacd653ce0E"(ptr %0) #8, !dbg !2616
  ret i1 %1, !dbg !2617
}

; core::ptr::const_ptr::<impl *const T>::is_null
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h84155ae6b59d2475E"(ptr %self) unnamed_addr #0 !dbg !2618 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2622, metadata !DIExpression()), !dbg !2623
  store ptr %self, ptr %_2, align 8, !dbg !2624
  %0 = load ptr, ptr %_2, align 8, !dbg !2625, !noundef !25
; call core::ptr::const_ptr::<impl *const T>::is_null::runtime_impl
  %1 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null12runtime_impl17h905402eacd653ce0E"(ptr %0) #8, !dbg !2625
  ret i1 %1, !dbg !2626
}

; core::ptr::const_ptr::<impl *const T>::is_null
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h951648f8fe97c082E"(ptr %self) unnamed_addr #0 !dbg !2627 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2631, metadata !DIExpression()), !dbg !2632
  store ptr %self, ptr %_2, align 8, !dbg !2633
  %0 = load ptr, ptr %_2, align 8, !dbg !2634, !noundef !25
; call core::ptr::const_ptr::<impl *const T>::is_null::runtime_impl
  %1 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null12runtime_impl17h905402eacd653ce0E"(ptr %0) #8, !dbg !2634
  ret i1 %1, !dbg !2635
}

; core::ptr::const_ptr::<impl *const T>::is_null
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17hb4ec37260932f47aE"(ptr %self) unnamed_addr #0 !dbg !2636 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2640, metadata !DIExpression()), !dbg !2641
  store ptr %self, ptr %_2, align 8, !dbg !2642
  %0 = load ptr, ptr %_2, align 8, !dbg !2643, !noundef !25
; call core::ptr::const_ptr::<impl *const T>::is_null::runtime_impl
  %1 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null12runtime_impl17h905402eacd653ce0E"(ptr %0) #8, !dbg !2643
  ret i1 %1, !dbg !2644
}

; core::array::<impl core::fmt::Debug for [T; N]>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17h079bfd1c0aab57e3E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !2645 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2653, metadata !DIExpression()), !dbg !2655
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !2654, metadata !DIExpression()), !dbg !2656
; call core::array::<impl core::ops::index::Index<I> for [T; N]>::index
  %0 = call { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h9385517178357ef5E"(ptr align 8 %self, ptr align 8 @alloc9606) #8, !dbg !2657
  %_5.0 = extractvalue { ptr, i64 } %0, 0, !dbg !2657
  %_5.1 = extractvalue { ptr, i64 } %0, 1, !dbg !2657
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !2658
  store ptr %_5.0, ptr %1, align 8, !dbg !2658
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !2658
  store i64 %_5.1, ptr %2, align 8, !dbg !2658
; call <&T as core::fmt::Debug>::fmt
  %3 = call zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h7147348da063dcdcE"(ptr align 8 %_4, ptr align 8 %f) #8, !dbg !2659
  ret i1 %3, !dbg !2660
}

; core::array::<impl core::fmt::Debug for [T; N]>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17h269de95a88032c3bE"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !2661 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2665, metadata !DIExpression()), !dbg !2667
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !2666, metadata !DIExpression()), !dbg !2668
; call core::array::<impl core::ops::index::Index<I> for [T; N]>::index
  %0 = call { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hf0735dce3dbdf395E"(ptr align 4 %self, ptr align 8 @alloc9606) #8, !dbg !2669
  %_5.0 = extractvalue { ptr, i64 } %0, 0, !dbg !2669
  %_5.1 = extractvalue { ptr, i64 } %0, 1, !dbg !2669
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !2670
  store ptr %_5.0, ptr %1, align 8, !dbg !2670
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !2670
  store i64 %_5.1, ptr %2, align 8, !dbg !2670
; call <&T as core::fmt::Debug>::fmt
  %3 = call zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6186b3615c00d793E"(ptr align 8 %_4, ptr align 8 %f) #8, !dbg !2671
  ret i1 %3, !dbg !2672
}

; core::array::<impl core::fmt::Debug for [T; N]>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17h32d8b940e071d0afE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !2673 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2678, metadata !DIExpression()), !dbg !2680
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !2679, metadata !DIExpression()), !dbg !2681
; call core::array::<impl core::ops::index::Index<I> for [T; N]>::index
  %0 = call { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h08ade62072253757E"(ptr align 8 %self, ptr align 8 @alloc9606) #8, !dbg !2682
  %_5.0 = extractvalue { ptr, i64 } %0, 0, !dbg !2682
  %_5.1 = extractvalue { ptr, i64 } %0, 1, !dbg !2682
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !2683
  store ptr %_5.0, ptr %1, align 8, !dbg !2683
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !2683
  store i64 %_5.1, ptr %2, align 8, !dbg !2683
; call <&T as core::fmt::Debug>::fmt
  %3 = call zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h7147348da063dcdcE"(ptr align 8 %_4, ptr align 8 %f) #8, !dbg !2684
  ret i1 %3, !dbg !2685
}

; core::array::<impl core::fmt::Debug for [T; N]>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17h66d66d953ac44966E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !2686 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2691, metadata !DIExpression()), !dbg !2693
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !2692, metadata !DIExpression()), !dbg !2694
; call core::array::<impl core::ops::index::Index<I> for [T; N]>::index
  %0 = call { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hbf6c55068d97d79dE"(ptr align 4 %self, ptr align 8 @alloc9606) #8, !dbg !2695
  %_5.0 = extractvalue { ptr, i64 } %0, 0, !dbg !2695
  %_5.1 = extractvalue { ptr, i64 } %0, 1, !dbg !2695
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !2696
  store ptr %_5.0, ptr %1, align 8, !dbg !2696
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !2696
  store i64 %_5.1, ptr %2, align 8, !dbg !2696
; call <&T as core::fmt::Debug>::fmt
  %3 = call zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6186b3615c00d793E"(ptr align 8 %_4, ptr align 8 %f) #8, !dbg !2697
  ret i1 %3, !dbg !2698
}

; core::array::<impl core::fmt::Debug for [T; N]>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17hbab73e2341208dd5E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !2699 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2704, metadata !DIExpression()), !dbg !2706
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !2705, metadata !DIExpression()), !dbg !2707
; call core::array::<impl core::ops::index::Index<I> for [T; N]>::index
  %0 = call { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hda996ce8c0d8a3bfE"(ptr align 8 %self, ptr align 8 @alloc9606) #8, !dbg !2708
  %_5.0 = extractvalue { ptr, i64 } %0, 0, !dbg !2708
  %_5.1 = extractvalue { ptr, i64 } %0, 1, !dbg !2708
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 0, !dbg !2709
  store ptr %_5.0, ptr %1, align 8, !dbg !2709
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_4, i32 0, i32 1, !dbg !2709
  store i64 %_5.1, ptr %2, align 8, !dbg !2709
; call <&T as core::fmt::Debug>::fmt
  %3 = call zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h5f0c439d31caf614E"(ptr align 8 %_4, ptr align 8 %f) #8, !dbg !2710
  ret i1 %3, !dbg !2711
}

; core::array::<impl core::ops::index::Index<I> for [T; N]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h06535711c673732bE"(ptr align 8 %self, ptr align 8 %0) unnamed_addr #0 !dbg !2712 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2719, metadata !DIExpression()), !dbg !2723
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !2720, metadata !DIExpression()), !dbg !2724
; call core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
  %1 = call { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17had3213a2fb85841bE"(ptr align 8 %self, i64 512, ptr align 8 %0) #8, !dbg !2725
  %2 = extractvalue { ptr, i64 } %1, 0, !dbg !2725
  %3 = extractvalue { ptr, i64 } %1, 1, !dbg !2725
  %4 = insertvalue { ptr, i64 } undef, ptr %2, 0, !dbg !2726
  %5 = insertvalue { ptr, i64 } %4, i64 %3, 1, !dbg !2726
  ret { ptr, i64 } %5, !dbg !2726
}

; core::array::<impl core::ops::index::Index<I> for [T; N]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h08ade62072253757E"(ptr align 8 %self, ptr align 8 %0) unnamed_addr #0 !dbg !2727 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2731, metadata !DIExpression()), !dbg !2734
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !2732, metadata !DIExpression()), !dbg !2735
; call core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
  %1 = call { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h0d72a9d65c8d0df4E"(ptr align 8 %self, i64 3, ptr align 8 %0) #8, !dbg !2736
  %2 = extractvalue { ptr, i64 } %1, 0, !dbg !2736
  %3 = extractvalue { ptr, i64 } %1, 1, !dbg !2736
  %4 = insertvalue { ptr, i64 } undef, ptr %2, 0, !dbg !2737
  %5 = insertvalue { ptr, i64 } %4, i64 %3, 1, !dbg !2737
  ret { ptr, i64 } %5, !dbg !2737
}

; core::array::<impl core::ops::index::Index<I> for [T; N]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h9385517178357ef5E"(ptr align 8 %self, ptr align 8 %0) unnamed_addr #0 !dbg !2738 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2742, metadata !DIExpression()), !dbg !2744
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !2743, metadata !DIExpression()), !dbg !2745
; call core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
  %1 = call { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h0d72a9d65c8d0df4E"(ptr align 8 %self, i64 7, ptr align 8 %0) #8, !dbg !2746
  %2 = extractvalue { ptr, i64 } %1, 0, !dbg !2746
  %3 = extractvalue { ptr, i64 } %1, 1, !dbg !2746
  %4 = insertvalue { ptr, i64 } undef, ptr %2, 0, !dbg !2747
  %5 = insertvalue { ptr, i64 } %4, i64 %3, 1, !dbg !2747
  ret { ptr, i64 } %5, !dbg !2747
}

; core::array::<impl core::ops::index::Index<I> for [T; N]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hbf6c55068d97d79dE"(ptr align 4 %self, ptr align 8 %0) unnamed_addr #0 !dbg !2748 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2752, metadata !DIExpression()), !dbg !2755
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !2753, metadata !DIExpression()), !dbg !2756
; call core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
  %1 = call { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h6f3d175d46337d2dE"(ptr align 4 %self, i64 8, ptr align 8 %0) #8, !dbg !2757
  %2 = extractvalue { ptr, i64 } %1, 0, !dbg !2757
  %3 = extractvalue { ptr, i64 } %1, 1, !dbg !2757
  %4 = insertvalue { ptr, i64 } undef, ptr %2, 0, !dbg !2758
  %5 = insertvalue { ptr, i64 } %4, i64 %3, 1, !dbg !2758
  ret { ptr, i64 } %5, !dbg !2758
}

; core::array::<impl core::ops::index::Index<I> for [T; N]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hda996ce8c0d8a3bfE"(ptr align 8 %self, ptr align 8 %0) unnamed_addr #0 !dbg !2759 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2763, metadata !DIExpression()), !dbg !2766
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !2764, metadata !DIExpression()), !dbg !2767
; call core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
  %1 = call { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h37eb13b6ecb08bb5E"(ptr align 8 %self, i64 8, ptr align 8 %0) #8, !dbg !2768
  %2 = extractvalue { ptr, i64 } %1, 0, !dbg !2768
  %3 = extractvalue { ptr, i64 } %1, 1, !dbg !2768
  %4 = insertvalue { ptr, i64 } undef, ptr %2, 0, !dbg !2769
  %5 = insertvalue { ptr, i64 } %4, i64 %3, 1, !dbg !2769
  ret { ptr, i64 } %5, !dbg !2769
}

; core::array::<impl core::ops::index::Index<I> for [T; N]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hf0735dce3dbdf395E"(ptr align 4 %self, ptr align 8 %0) unnamed_addr #0 !dbg !2770 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2774, metadata !DIExpression()), !dbg !2776
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !2775, metadata !DIExpression()), !dbg !2777
; call core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
  %1 = call { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h6f3d175d46337d2dE"(ptr align 4 %self, i64 224, ptr align 8 %0) #8, !dbg !2778
  %2 = extractvalue { ptr, i64 } %1, 0, !dbg !2778
  %3 = extractvalue { ptr, i64 } %1, 1, !dbg !2778
  %4 = insertvalue { ptr, i64 } undef, ptr %2, 0, !dbg !2779
  %5 = insertvalue { ptr, i64 } %4, i64 %3, 1, !dbg !2779
  ret { ptr, i64 } %5, !dbg !2779
}

; core::slice::<impl [T]>::iter
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h0815097e44b928a9E"(ptr align 8 %self.0, i64 %self.1) unnamed_addr #0 !dbg !2780 {
start:
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2786, metadata !DIExpression()), !dbg !2787
; call core::slice::iter::Iter<T>::new
  %2 = call { ptr, ptr } @"_ZN4core5slice4iter13Iter$LT$T$GT$3new17h555eb5655c4bd25aE"(ptr align 8 %self.0, i64 %self.1) #8, !dbg !2788
  %3 = extractvalue { ptr, ptr } %2, 0, !dbg !2788
  %4 = extractvalue { ptr, ptr } %2, 1, !dbg !2788
  %5 = insertvalue { ptr, ptr } undef, ptr %3, 0, !dbg !2789
  %6 = insertvalue { ptr, ptr } %5, ptr %4, 1, !dbg !2789
  ret { ptr, ptr } %6, !dbg !2789
}

; core::slice::<impl [T]>::iter
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h3947173fc3bcebf9E"(ptr align 8 %self.0, i64 %self.1) unnamed_addr #0 !dbg !2790 {
start:
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2794, metadata !DIExpression()), !dbg !2795
; call core::slice::iter::Iter<T>::new
  %2 = call { ptr, ptr } @"_ZN4core5slice4iter13Iter$LT$T$GT$3new17h70de544bcc2031fcE"(ptr align 8 %self.0, i64 %self.1) #8, !dbg !2796
  %3 = extractvalue { ptr, ptr } %2, 0, !dbg !2796
  %4 = extractvalue { ptr, ptr } %2, 1, !dbg !2796
  %5 = insertvalue { ptr, ptr } undef, ptr %3, 0, !dbg !2797
  %6 = insertvalue { ptr, ptr } %5, ptr %4, 1, !dbg !2797
  ret { ptr, ptr } %6, !dbg !2797
}

; core::slice::<impl [T]>::iter
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h653303c261f13916E"(ptr align 4 %self.0, i64 %self.1) unnamed_addr #0 !dbg !2798 {
start:
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2802, metadata !DIExpression()), !dbg !2803
; call core::slice::iter::Iter<T>::new
  %2 = call { ptr, ptr } @"_ZN4core5slice4iter13Iter$LT$T$GT$3new17ha9418193a3380314E"(ptr align 4 %self.0, i64 %self.1) #8, !dbg !2804
  %3 = extractvalue { ptr, ptr } %2, 0, !dbg !2804
  %4 = extractvalue { ptr, ptr } %2, 1, !dbg !2804
  %5 = insertvalue { ptr, ptr } undef, ptr %3, 0, !dbg !2805
  %6 = insertvalue { ptr, ptr } %5, ptr %4, 1, !dbg !2805
  ret { ptr, ptr } %6, !dbg !2805
}

; core::slice::<impl [T]>::iter
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h970d116f657037e1E"(ptr align 8 %self.0, i64 %self.1) unnamed_addr #0 !dbg !2806 {
start:
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %0 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !2810, metadata !DIExpression()), !dbg !2811
; call core::slice::iter::Iter<T>::new
  %2 = call { ptr, ptr } @"_ZN4core5slice4iter13Iter$LT$T$GT$3new17hfeef1d7a949ee10cE"(ptr align 8 %self.0, i64 %self.1) #8, !dbg !2812
  %3 = extractvalue { ptr, ptr } %2, 0, !dbg !2812
  %4 = extractvalue { ptr, ptr } %2, 1, !dbg !2812
  %5 = insertvalue { ptr, ptr } undef, ptr %3, 0, !dbg !2813
  %6 = insertvalue { ptr, ptr } %5, ptr %4, 1, !dbg !2813
  ret { ptr, ptr } %6, !dbg !2813
}

; core::slice::iter::Iter<T>::new
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN4core5slice4iter13Iter$LT$T$GT$3new17h555eb5655c4bd25aE"(ptr align 8 %slice.0, i64 %slice.1) unnamed_addr #0 !dbg !2814 {
start:
  %self.dbg.spill.i6 = alloca { ptr, i64 }, align 8
  %0 = alloca ptr, align 8
  %count.dbg.spill.i4 = alloca i64, align 8
  %self.dbg.spill.i5 = alloca ptr, align 8
  %self.dbg.spill.i3 = alloca ptr, align 8
  %count.dbg.spill.i1 = alloca i64, align 8
  %self.dbg.spill.i2 = alloca ptr, align 8
  %1 = alloca ptr, align 8
  %count.dbg.spill.i1.i = alloca i64, align 8
  %self.dbg.spill.i2.i = alloca ptr, align 8
  %count.dbg.spill.i.i = alloca i64, align 8
  %self.dbg.spill.i.i = alloca ptr, align 8
  %count.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  %slice.dbg.spill = alloca { ptr, i64 }, align 8
  %end = alloca ptr, align 8
  %2 = alloca { ptr, ptr }, align 8
  %3 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 0
  store ptr %slice.0, ptr %3, align 8
  %4 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 1
  store i64 %slice.1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %slice.dbg.spill, metadata !2817, metadata !DIExpression()), !dbg !2822
  call void @llvm.dbg.declare(metadata ptr %end, metadata !2820, metadata !DIExpression()), !dbg !2823
  store ptr %slice.0, ptr %self.dbg.spill.i6, align 8
  %5 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill.i6, i32 0, i32 1
  store i64 %slice.1, ptr %5, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i6, metadata !2824, metadata !DIExpression()), !dbg !2829
  store ptr %slice.0, ptr %ptr.dbg.spill, align 8, !dbg !2831
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2818, metadata !DIExpression()), !dbg !2832
; call core::ptr::const_ptr::<impl *const T>::is_null
  %_4 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h951648f8fe97c082E"(ptr %slice.0) #8, !dbg !2833
  %_3 = xor i1 %_4, true, !dbg !2834
  call void @llvm.assume(i1 %_3), !dbg !2835
  br i1 false, label %bb3, label %bb4, !dbg !2836

bb4:                                              ; preds = %start
  store ptr %slice.0, ptr %self.dbg.spill.i2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2, metadata !2837, metadata !DIExpression()), !dbg !2843
  store i64 %slice.1, ptr %count.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1, metadata !2842, metadata !DIExpression()), !dbg !2845
  store ptr %slice.0, ptr %self.dbg.spill.i5, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i5, metadata !2846, metadata !DIExpression()), !dbg !2853
  store i64 %slice.1, ptr %count.dbg.spill.i4, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i4, metadata !2852, metadata !DIExpression()), !dbg !2855
  %6 = getelementptr inbounds i64, ptr %slice.0, i64 %slice.1, !dbg !2856
  store ptr %6, ptr %0, align 8, !dbg !2856
  %7 = load ptr, ptr %0, align 8, !dbg !2856, !noundef !25
  store ptr %7, ptr %end, align 8, !dbg !2857
  br label %bb5, !dbg !2857

bb3:                                              ; preds = %start
  store ptr %slice.0, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !2858, metadata !DIExpression()), !dbg !2862
  store i64 %slice.1, ptr %count.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i, metadata !2861, metadata !DIExpression()), !dbg !2864
  store ptr %slice.0, ptr %self.dbg.spill.i3, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i3, metadata !2865, metadata !DIExpression()), !dbg !2872
  store ptr %slice.0, ptr %self.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i.i, metadata !2874, metadata !DIExpression()), !dbg !2880
  store i64 %slice.1, ptr %count.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i.i, metadata !2879, metadata !DIExpression()), !dbg !2882
  store ptr %slice.0, ptr %self.dbg.spill.i2.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2.i, metadata !2883, metadata !DIExpression()), !dbg !2889
  store i64 %slice.1, ptr %count.dbg.spill.i1.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1.i, metadata !2888, metadata !DIExpression()), !dbg !2891
  %8 = getelementptr i8, ptr %slice.0, i64 %slice.1, !dbg !2892
  store ptr %8, ptr %1, align 8, !dbg !2892
  %9 = load ptr, ptr %1, align 8, !dbg !2892, !noundef !25
; call core::ptr::const_ptr::<impl *const T>::with_metadata_of
  %10 = call ptr @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17hbad9cc700bc9cd76E"(ptr %9, ptr %slice.0) #8, !dbg !2893
  store ptr %10, ptr %end, align 8, !dbg !2894
  br label %bb5, !dbg !2894

bb5:                                              ; preds = %bb4, %bb3
; call core::ptr::non_null::NonNull<T>::new_unchecked
  %_12 = call ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17hd8c293af78777042E"(ptr %slice.0) #8, !dbg !2895
  %_15 = load ptr, ptr %end, align 8, !dbg !2896, !noundef !25
  %11 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !2897
  store ptr %_12, ptr %11, align 8, !dbg !2897
  store ptr %_15, ptr %2, align 8, !dbg !2897
  %12 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 0, !dbg !2898
  %13 = load ptr, ptr %12, align 8, !dbg !2898, !noundef !25
  %14 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !2898
  %15 = load ptr, ptr %14, align 8, !dbg !2898, !nonnull !25, !noundef !25
  %16 = insertvalue { ptr, ptr } undef, ptr %13, 0, !dbg !2898
  %17 = insertvalue { ptr, ptr } %16, ptr %15, 1, !dbg !2898
  ret { ptr, ptr } %17, !dbg !2898
}

; core::slice::iter::Iter<T>::new
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN4core5slice4iter13Iter$LT$T$GT$3new17h70de544bcc2031fcE"(ptr align 8 %slice.0, i64 %slice.1) unnamed_addr #0 !dbg !2899 {
start:
  %self.dbg.spill.i6 = alloca { ptr, i64 }, align 8
  %0 = alloca ptr, align 8
  %count.dbg.spill.i4 = alloca i64, align 8
  %self.dbg.spill.i5 = alloca ptr, align 8
  %self.dbg.spill.i3 = alloca ptr, align 8
  %count.dbg.spill.i1 = alloca i64, align 8
  %self.dbg.spill.i2 = alloca ptr, align 8
  %1 = alloca ptr, align 8
  %count.dbg.spill.i1.i = alloca i64, align 8
  %self.dbg.spill.i2.i = alloca ptr, align 8
  %count.dbg.spill.i.i = alloca i64, align 8
  %self.dbg.spill.i.i = alloca ptr, align 8
  %count.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  %slice.dbg.spill = alloca { ptr, i64 }, align 8
  %end = alloca ptr, align 8
  %2 = alloca { ptr, ptr }, align 8
  %3 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 0
  store ptr %slice.0, ptr %3, align 8
  %4 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 1
  store i64 %slice.1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %slice.dbg.spill, metadata !2901, metadata !DIExpression()), !dbg !2906
  call void @llvm.dbg.declare(metadata ptr %end, metadata !2904, metadata !DIExpression()), !dbg !2907
  store ptr %slice.0, ptr %self.dbg.spill.i6, align 8
  %5 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill.i6, i32 0, i32 1
  store i64 %slice.1, ptr %5, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i6, metadata !2908, metadata !DIExpression()), !dbg !2913
  store ptr %slice.0, ptr %ptr.dbg.spill, align 8, !dbg !2915
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2902, metadata !DIExpression()), !dbg !2916
; call core::ptr::const_ptr::<impl *const T>::is_null
  %_4 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h5025a12dff5214faE"(ptr %slice.0) #8, !dbg !2917
  %_3 = xor i1 %_4, true, !dbg !2918
  call void @llvm.assume(i1 %_3), !dbg !2919
  br i1 false, label %bb3, label %bb4, !dbg !2920

bb4:                                              ; preds = %start
  store ptr %slice.0, ptr %self.dbg.spill.i2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2, metadata !2921, metadata !DIExpression()), !dbg !2927
  store i64 %slice.1, ptr %count.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1, metadata !2926, metadata !DIExpression()), !dbg !2929
  store ptr %slice.0, ptr %self.dbg.spill.i5, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i5, metadata !2930, metadata !DIExpression()), !dbg !2936
  store i64 %slice.1, ptr %count.dbg.spill.i4, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i4, metadata !2935, metadata !DIExpression()), !dbg !2938
  %6 = getelementptr inbounds i64, ptr %slice.0, i64 %slice.1, !dbg !2939
  store ptr %6, ptr %0, align 8, !dbg !2939
  %7 = load ptr, ptr %0, align 8, !dbg !2939, !noundef !25
  store ptr %7, ptr %end, align 8, !dbg !2940
  br label %bb5, !dbg !2940

bb3:                                              ; preds = %start
  store ptr %slice.0, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !2941, metadata !DIExpression()), !dbg !2945
  store i64 %slice.1, ptr %count.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i, metadata !2944, metadata !DIExpression()), !dbg !2947
  store ptr %slice.0, ptr %self.dbg.spill.i3, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i3, metadata !2948, metadata !DIExpression()), !dbg !2954
  store ptr %slice.0, ptr %self.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i.i, metadata !2874, metadata !DIExpression()), !dbg !2956
  store i64 %slice.1, ptr %count.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i.i, metadata !2879, metadata !DIExpression()), !dbg !2958
  store ptr %slice.0, ptr %self.dbg.spill.i2.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2.i, metadata !2883, metadata !DIExpression()), !dbg !2959
  store i64 %slice.1, ptr %count.dbg.spill.i1.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1.i, metadata !2888, metadata !DIExpression()), !dbg !2961
  %8 = getelementptr i8, ptr %slice.0, i64 %slice.1, !dbg !2962
  store ptr %8, ptr %1, align 8, !dbg !2962
  %9 = load ptr, ptr %1, align 8, !dbg !2962, !noundef !25
; call core::ptr::const_ptr::<impl *const T>::with_metadata_of
  %10 = call ptr @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17hbadf305e1eb62b25E"(ptr %9, ptr %slice.0) #8, !dbg !2963
  store ptr %10, ptr %end, align 8, !dbg !2964
  br label %bb5, !dbg !2964

bb5:                                              ; preds = %bb4, %bb3
; call core::ptr::non_null::NonNull<T>::new_unchecked
  %_12 = call ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17hfa4f51e0ba46f73eE"(ptr %slice.0) #8, !dbg !2965
  %_15 = load ptr, ptr %end, align 8, !dbg !2966, !noundef !25
  %11 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !2967
  store ptr %_12, ptr %11, align 8, !dbg !2967
  store ptr %_15, ptr %2, align 8, !dbg !2967
  %12 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 0, !dbg !2968
  %13 = load ptr, ptr %12, align 8, !dbg !2968, !noundef !25
  %14 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !2968
  %15 = load ptr, ptr %14, align 8, !dbg !2968, !nonnull !25, !noundef !25
  %16 = insertvalue { ptr, ptr } undef, ptr %13, 0, !dbg !2968
  %17 = insertvalue { ptr, ptr } %16, ptr %15, 1, !dbg !2968
  ret { ptr, ptr } %17, !dbg !2968
}

; core::slice::iter::Iter<T>::new
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN4core5slice4iter13Iter$LT$T$GT$3new17ha9418193a3380314E"(ptr align 4 %slice.0, i64 %slice.1) unnamed_addr #0 !dbg !2969 {
start:
  %self.dbg.spill.i6 = alloca { ptr, i64 }, align 8
  %0 = alloca ptr, align 8
  %count.dbg.spill.i4 = alloca i64, align 8
  %self.dbg.spill.i5 = alloca ptr, align 8
  %self.dbg.spill.i3 = alloca ptr, align 8
  %count.dbg.spill.i1 = alloca i64, align 8
  %self.dbg.spill.i2 = alloca ptr, align 8
  %1 = alloca ptr, align 8
  %count.dbg.spill.i1.i = alloca i64, align 8
  %self.dbg.spill.i2.i = alloca ptr, align 8
  %count.dbg.spill.i.i = alloca i64, align 8
  %self.dbg.spill.i.i = alloca ptr, align 8
  %count.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  %slice.dbg.spill = alloca { ptr, i64 }, align 8
  %end = alloca ptr, align 8
  %2 = alloca { ptr, ptr }, align 8
  %3 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 0
  store ptr %slice.0, ptr %3, align 8
  %4 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 1
  store i64 %slice.1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %slice.dbg.spill, metadata !2971, metadata !DIExpression()), !dbg !2976
  call void @llvm.dbg.declare(metadata ptr %end, metadata !2974, metadata !DIExpression()), !dbg !2977
  store ptr %slice.0, ptr %self.dbg.spill.i6, align 8
  %5 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill.i6, i32 0, i32 1
  store i64 %slice.1, ptr %5, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i6, metadata !2978, metadata !DIExpression()), !dbg !2983
  store ptr %slice.0, ptr %ptr.dbg.spill, align 8, !dbg !2985
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !2972, metadata !DIExpression()), !dbg !2986
; call core::ptr::const_ptr::<impl *const T>::is_null
  %_4 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17hb4ec37260932f47aE"(ptr %slice.0) #8, !dbg !2987
  %_3 = xor i1 %_4, true, !dbg !2988
  call void @llvm.assume(i1 %_3), !dbg !2989
  br i1 false, label %bb3, label %bb4, !dbg !2990

bb4:                                              ; preds = %start
  store ptr %slice.0, ptr %self.dbg.spill.i2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2, metadata !2991, metadata !DIExpression()), !dbg !2997
  store i64 %slice.1, ptr %count.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1, metadata !2996, metadata !DIExpression()), !dbg !2999
  store ptr %slice.0, ptr %self.dbg.spill.i5, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i5, metadata !3000, metadata !DIExpression()), !dbg !3006
  store i64 %slice.1, ptr %count.dbg.spill.i4, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i4, metadata !3005, metadata !DIExpression()), !dbg !3008
  %6 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", ptr %slice.0, i64 %slice.1, !dbg !3009
  store ptr %6, ptr %0, align 8, !dbg !3009
  %7 = load ptr, ptr %0, align 8, !dbg !3009, !noundef !25
  store ptr %7, ptr %end, align 8, !dbg !3010
  br label %bb5, !dbg !3010

bb3:                                              ; preds = %start
  store ptr %slice.0, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !3011, metadata !DIExpression()), !dbg !3015
  store i64 %slice.1, ptr %count.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i, metadata !3014, metadata !DIExpression()), !dbg !3017
  store ptr %slice.0, ptr %self.dbg.spill.i3, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i3, metadata !3018, metadata !DIExpression()), !dbg !3024
  store ptr %slice.0, ptr %self.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i.i, metadata !2874, metadata !DIExpression()), !dbg !3026
  store i64 %slice.1, ptr %count.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i.i, metadata !2879, metadata !DIExpression()), !dbg !3028
  store ptr %slice.0, ptr %self.dbg.spill.i2.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2.i, metadata !2883, metadata !DIExpression()), !dbg !3029
  store i64 %slice.1, ptr %count.dbg.spill.i1.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1.i, metadata !2888, metadata !DIExpression()), !dbg !3031
  %8 = getelementptr i8, ptr %slice.0, i64 %slice.1, !dbg !3032
  store ptr %8, ptr %1, align 8, !dbg !3032
  %9 = load ptr, ptr %1, align 8, !dbg !3032, !noundef !25
; call core::ptr::const_ptr::<impl *const T>::with_metadata_of
  %10 = call ptr @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17h7a7663450e14b39fE"(ptr %9, ptr %slice.0) #8, !dbg !3033
  store ptr %10, ptr %end, align 8, !dbg !3034
  br label %bb5, !dbg !3034

bb5:                                              ; preds = %bb4, %bb3
; call core::ptr::non_null::NonNull<T>::new_unchecked
  %_12 = call ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17he635f73b27eab3ffE"(ptr %slice.0) #8, !dbg !3035
  %_15 = load ptr, ptr %end, align 8, !dbg !3036, !noundef !25
  %11 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !3037
  store ptr %_12, ptr %11, align 8, !dbg !3037
  store ptr %_15, ptr %2, align 8, !dbg !3037
  %12 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 0, !dbg !3038
  %13 = load ptr, ptr %12, align 8, !dbg !3038, !noundef !25
  %14 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !3038
  %15 = load ptr, ptr %14, align 8, !dbg !3038, !nonnull !25, !noundef !25
  %16 = insertvalue { ptr, ptr } undef, ptr %13, 0, !dbg !3038
  %17 = insertvalue { ptr, ptr } %16, ptr %15, 1, !dbg !3038
  ret { ptr, ptr } %17, !dbg !3038
}

; core::slice::iter::Iter<T>::new
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN4core5slice4iter13Iter$LT$T$GT$3new17hfeef1d7a949ee10cE"(ptr align 8 %slice.0, i64 %slice.1) unnamed_addr #0 !dbg !3039 {
start:
  %self.dbg.spill.i6 = alloca { ptr, i64 }, align 8
  %0 = alloca ptr, align 8
  %count.dbg.spill.i4 = alloca i64, align 8
  %self.dbg.spill.i5 = alloca ptr, align 8
  %self.dbg.spill.i3 = alloca ptr, align 8
  %count.dbg.spill.i1 = alloca i64, align 8
  %self.dbg.spill.i2 = alloca ptr, align 8
  %1 = alloca ptr, align 8
  %count.dbg.spill.i1.i = alloca i64, align 8
  %self.dbg.spill.i2.i = alloca ptr, align 8
  %count.dbg.spill.i.i = alloca i64, align 8
  %self.dbg.spill.i.i = alloca ptr, align 8
  %count.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %ptr.dbg.spill = alloca ptr, align 8
  %slice.dbg.spill = alloca { ptr, i64 }, align 8
  %end = alloca ptr, align 8
  %2 = alloca { ptr, ptr }, align 8
  %3 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 0
  store ptr %slice.0, ptr %3, align 8
  %4 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 1
  store i64 %slice.1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %slice.dbg.spill, metadata !3041, metadata !DIExpression()), !dbg !3046
  call void @llvm.dbg.declare(metadata ptr %end, metadata !3044, metadata !DIExpression()), !dbg !3047
  store ptr %slice.0, ptr %self.dbg.spill.i6, align 8
  %5 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill.i6, i32 0, i32 1
  store i64 %slice.1, ptr %5, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i6, metadata !3048, metadata !DIExpression()), !dbg !3053
  store ptr %slice.0, ptr %ptr.dbg.spill, align 8, !dbg !3055
  call void @llvm.dbg.declare(metadata ptr %ptr.dbg.spill, metadata !3042, metadata !DIExpression()), !dbg !3056
; call core::ptr::const_ptr::<impl *const T>::is_null
  %_4 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h84155ae6b59d2475E"(ptr %slice.0) #8, !dbg !3057
  %_3 = xor i1 %_4, true, !dbg !3058
  call void @llvm.assume(i1 %_3), !dbg !3059
  br i1 false, label %bb3, label %bb4, !dbg !3060

bb4:                                              ; preds = %start
  store ptr %slice.0, ptr %self.dbg.spill.i2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2, metadata !3061, metadata !DIExpression()), !dbg !3067
  store i64 %slice.1, ptr %count.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1, metadata !3066, metadata !DIExpression()), !dbg !3069
  store ptr %slice.0, ptr %self.dbg.spill.i5, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i5, metadata !3070, metadata !DIExpression()), !dbg !3076
  store i64 %slice.1, ptr %count.dbg.spill.i4, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i4, metadata !3075, metadata !DIExpression()), !dbg !3078
  %6 = getelementptr inbounds i64, ptr %slice.0, i64 %slice.1, !dbg !3079
  store ptr %6, ptr %0, align 8, !dbg !3079
  %7 = load ptr, ptr %0, align 8, !dbg !3079, !noundef !25
  store ptr %7, ptr %end, align 8, !dbg !3080
  br label %bb5, !dbg !3080

bb3:                                              ; preds = %start
  store ptr %slice.0, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !3081, metadata !DIExpression()), !dbg !3085
  store i64 %slice.1, ptr %count.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i, metadata !3084, metadata !DIExpression()), !dbg !3087
  store ptr %slice.0, ptr %self.dbg.spill.i3, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i3, metadata !3088, metadata !DIExpression()), !dbg !3094
  store ptr %slice.0, ptr %self.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i.i, metadata !2874, metadata !DIExpression()), !dbg !3096
  store i64 %slice.1, ptr %count.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i.i, metadata !2879, metadata !DIExpression()), !dbg !3098
  store ptr %slice.0, ptr %self.dbg.spill.i2.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2.i, metadata !2883, metadata !DIExpression()), !dbg !3099
  store i64 %slice.1, ptr %count.dbg.spill.i1.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1.i, metadata !2888, metadata !DIExpression()), !dbg !3101
  %8 = getelementptr i8, ptr %slice.0, i64 %slice.1, !dbg !3102
  store ptr %8, ptr %1, align 8, !dbg !3102
  %9 = load ptr, ptr %1, align 8, !dbg !3102, !noundef !25
; call core::ptr::const_ptr::<impl *const T>::with_metadata_of
  %10 = call ptr @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17h4c9b4d05967ff4acE"(ptr %9, ptr %slice.0) #8, !dbg !3103
  store ptr %10, ptr %end, align 8, !dbg !3104
  br label %bb5, !dbg !3104

bb5:                                              ; preds = %bb4, %bb3
; call core::ptr::non_null::NonNull<T>::new_unchecked
  %_12 = call ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17hab1f25dc722ddcd5E"(ptr %slice.0) #8, !dbg !3105
  %_15 = load ptr, ptr %end, align 8, !dbg !3106, !noundef !25
  %11 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !3107
  store ptr %_12, ptr %11, align 8, !dbg !3107
  store ptr %_15, ptr %2, align 8, !dbg !3107
  %12 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 0, !dbg !3108
  %13 = load ptr, ptr %12, align 8, !dbg !3108, !noundef !25
  %14 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !3108
  %15 = load ptr, ptr %14, align 8, !dbg !3108, !nonnull !25, !noundef !25
  %16 = insertvalue { ptr, ptr } undef, ptr %13, 0, !dbg !3108
  %17 = insertvalue { ptr, ptr } %16, ptr %15, 1, !dbg !3108
  ret { ptr, ptr } %17, !dbg !3108
}

; core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h0d72a9d65c8d0df4E"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %0) unnamed_addr #0 !dbg !3109 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3116, metadata !DIExpression()), !dbg !3118
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !3117, metadata !DIExpression()), !dbg !3119
; call <core::ops::range::RangeFull as core::slice::index::SliceIndex<[T]>>::index
  %3 = call { ptr, i64 } @"_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h58b326d8ae00784aE"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %0) #8, !dbg !3120
  %4 = extractvalue { ptr, i64 } %3, 0, !dbg !3120
  %5 = extractvalue { ptr, i64 } %3, 1, !dbg !3120
  %6 = insertvalue { ptr, i64 } undef, ptr %4, 0, !dbg !3121
  %7 = insertvalue { ptr, i64 } %6, i64 %5, 1, !dbg !3121
  ret { ptr, i64 } %7, !dbg !3121
}

; core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h37eb13b6ecb08bb5E"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %0) unnamed_addr #0 !dbg !3122 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3126, metadata !DIExpression()), !dbg !3128
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !3127, metadata !DIExpression()), !dbg !3129
; call <core::ops::range::RangeFull as core::slice::index::SliceIndex<[T]>>::index
  %3 = call { ptr, i64 } @"_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17he3815458143cb2adE"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %0) #8, !dbg !3130
  %4 = extractvalue { ptr, i64 } %3, 0, !dbg !3130
  %5 = extractvalue { ptr, i64 } %3, 1, !dbg !3130
  %6 = insertvalue { ptr, i64 } undef, ptr %4, 0, !dbg !3131
  %7 = insertvalue { ptr, i64 } %6, i64 %5, 1, !dbg !3131
  ret { ptr, i64 } %7, !dbg !3131
}

; core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h6f3d175d46337d2dE"(ptr align 4 %self.0, i64 %self.1, ptr align 8 %0) unnamed_addr #0 !dbg !3132 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3136, metadata !DIExpression()), !dbg !3138
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !3137, metadata !DIExpression()), !dbg !3139
; call <core::ops::range::RangeFull as core::slice::index::SliceIndex<[T]>>::index
  %3 = call { ptr, i64 } @"_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h1236a42616c915ceE"(ptr align 4 %self.0, i64 %self.1, ptr align 8 %0) #8, !dbg !3140
  %4 = extractvalue { ptr, i64 } %3, 0, !dbg !3140
  %5 = extractvalue { ptr, i64 } %3, 1, !dbg !3140
  %6 = insertvalue { ptr, i64 } undef, ptr %4, 0, !dbg !3141
  %7 = insertvalue { ptr, i64 } %6, i64 %5, 1, !dbg !3141
  ret { ptr, i64 } %7, !dbg !3141
}

; core::slice::index::<impl core::ops::index::Index<I> for [T]>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17had3213a2fb85841bE"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %0) unnamed_addr #0 !dbg !3142 {
start:
  %index.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  %self.dbg.spill = alloca { ptr, i64 }, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill, i32 0, i32 1
  store i64 %self.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3146, metadata !DIExpression()), !dbg !3148
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !3147, metadata !DIExpression()), !dbg !3149
; call <core::ops::range::RangeFull as core::slice::index::SliceIndex<[T]>>::index
  %3 = call { ptr, i64 } @"_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h4fc59dca0c6c18f7E"(ptr align 8 %self.0, i64 %self.1, ptr align 8 %0) #8, !dbg !3150
  %4 = extractvalue { ptr, i64 } %3, 0, !dbg !3150
  %5 = extractvalue { ptr, i64 } %3, 1, !dbg !3150
  %6 = insertvalue { ptr, i64 } undef, ptr %4, 0, !dbg !3151
  %7 = insertvalue { ptr, i64 } %6, i64 %5, 1, !dbg !3151
  ret { ptr, i64 } %7, !dbg !3151
}

; core::option::Option<T>::expect
; Function Attrs: inlinehint noredzone nounwind
define i8 @"_ZN4core6option15Option$LT$T$GT$6expect17h57287f0ea82506bdE"(i8 %0, ptr align 1 %msg.0, i64 %msg.1, ptr align 8 %1) unnamed_addr #0 !dbg !3152 {
start:
  %val.dbg.spill = alloca i8, align 1
  %msg.dbg.spill = alloca { ptr, i64 }, align 8
  %self = alloca i8, align 1
  store i8 %0, ptr %self, align 1
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3170, metadata !DIExpression()), !dbg !3174
  %2 = getelementptr inbounds { ptr, i64 }, ptr %msg.dbg.spill, i32 0, i32 0
  store ptr %msg.0, ptr %2, align 8
  %3 = getelementptr inbounds { ptr, i64 }, ptr %msg.dbg.spill, i32 0, i32 1
  store i64 %msg.1, ptr %3, align 8
  call void @llvm.dbg.declare(metadata ptr %msg.dbg.spill, metadata !3171, metadata !DIExpression()), !dbg !3175
  %4 = load i8, ptr %self, align 1, !dbg !3176, !range !3177, !noundef !25
  %5 = icmp eq i8 %4, 4, !dbg !3176
  %_3 = select i1 %5, i64 0, i64 1, !dbg !3176
  %6 = icmp eq i64 %_3, 0, !dbg !3178
  br i1 %6, label %bb1, label %bb3, !dbg !3178

bb1:                                              ; preds = %start
; call core::option::expect_failed
  call void @_ZN4core6option13expect_failed17h603147a7d0f4b031E(ptr align 1 %msg.0, i64 %msg.1, ptr align 8 %1) #9, !dbg !3179
  unreachable, !dbg !3179

bb3:                                              ; preds = %start
  %val = load i8, ptr %self, align 1, !dbg !3180, !range !3181, !noundef !25
  store i8 %val, ptr %val.dbg.spill, align 1, !dbg !3180
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !3172, metadata !DIExpression()), !dbg !3182
  ret i8 %val, !dbg !3183

bb2:                                              ; No predecessors!
  unreachable, !dbg !3176
}

; core::option::Option<T>::expect
; Function Attrs: inlinehint noredzone nounwind
define i8 @"_ZN4core6option15Option$LT$T$GT$6expect17hd2e1145cae14c02cE"(i8 %0, ptr align 1 %msg.0, i64 %msg.1, ptr align 8 %1) unnamed_addr #0 !dbg !3184 {
start:
  %val.dbg.spill = alloca i8, align 1
  %msg.dbg.spill = alloca { ptr, i64 }, align 8
  %self = alloca i8, align 1
  store i8 %0, ptr %self, align 1
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3201, metadata !DIExpression()), !dbg !3205
  %2 = getelementptr inbounds { ptr, i64 }, ptr %msg.dbg.spill, i32 0, i32 0
  store ptr %msg.0, ptr %2, align 8
  %3 = getelementptr inbounds { ptr, i64 }, ptr %msg.dbg.spill, i32 0, i32 1
  store i64 %msg.1, ptr %3, align 8
  call void @llvm.dbg.declare(metadata ptr %msg.dbg.spill, metadata !3202, metadata !DIExpression()), !dbg !3206
  %4 = load i8, ptr %self, align 1, !dbg !3207, !range !3177, !noundef !25
  %5 = icmp eq i8 %4, 4, !dbg !3207
  %_3 = select i1 %5, i64 0, i64 1, !dbg !3207
  %6 = icmp eq i64 %_3, 0, !dbg !3208
  br i1 %6, label %bb1, label %bb3, !dbg !3208

bb1:                                              ; preds = %start
; call core::option::expect_failed
  call void @_ZN4core6option13expect_failed17h603147a7d0f4b031E(ptr align 1 %msg.0, i64 %msg.1, ptr align 8 %1) #9, !dbg !3209
  unreachable, !dbg !3209

bb3:                                              ; preds = %start
  %val = load i8, ptr %self, align 1, !dbg !3210, !range !3181, !noundef !25
  store i8 %val, ptr %val.dbg.spill, align 1, !dbg !3210
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !3203, metadata !DIExpression()), !dbg !3211
  ret i8 %val, !dbg !3212

bb2:                                              ; No predecessors!
  unreachable, !dbg !3207
}

; core::option::Option<T>::unwrap
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN4core6option15Option$LT$T$GT$6unwrap17h4c9757b58245eb87E"(i64 %0, i64 %1, ptr align 8 %2) unnamed_addr #0 !dbg !3213 {
start:
  %val.dbg.spill = alloca i64, align 8
  %self = alloca { i64, i64 }, align 8
  %3 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 0
  store i64 %0, ptr %3, align 8
  %4 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1
  store i64 %1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3217, metadata !DIExpression()), !dbg !3220
  %_2 = load i64, ptr %self, align 8, !dbg !3221, !range !1887, !noundef !25
  %5 = icmp eq i64 %_2, 0, !dbg !3222
  br i1 %5, label %bb1, label %bb3, !dbg !3222

bb1:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @alloc9607, i64 43, ptr align 8 %2) #9, !dbg !3223
  unreachable, !dbg !3223

bb3:                                              ; preds = %start
  %6 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !3224
  %val = load i64, ptr %6, align 8, !dbg !3224, !noundef !25
  store i64 %val, ptr %val.dbg.spill, align 8, !dbg !3224
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !3218, metadata !DIExpression()), !dbg !3225
  ret i64 %val, !dbg !3226

bb2:                                              ; No predecessors!
  unreachable, !dbg !3221
}

; core::result::Result<T,E>::ok
; Function Attrs: inlinehint noredzone nounwind
define { i64, i64 } @"_ZN4core6result19Result$LT$T$C$E$GT$2ok17hde170e0f7da4831bE"(i64 %0, i64 %1) unnamed_addr #0 !dbg !3227 {
start:
  %x.dbg.spill1 = alloca i64, align 8
  %x.dbg.spill = alloca %"core::num::error::TryFromIntError", align 1
  %2 = alloca { i64, i64 }, align 8
  %self = alloca { i64, i64 }, align 8
  %3 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 0
  store i64 %0, ptr %3, align 8
  %4 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1
  store i64 %1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3250, metadata !DIExpression()), !dbg !3255
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill, metadata !3253, metadata !DIExpression()), !dbg !3256
  %_2 = load i64, ptr %self, align 8, !dbg !3257, !range !1887, !noundef !25
  %5 = icmp eq i64 %_2, 0, !dbg !3258
  br i1 %5, label %bb3, label %bb1, !dbg !3258

bb3:                                              ; preds = %start
  %6 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !3259
  %x = load i64, ptr %6, align 8, !dbg !3259, !noundef !25
  store i64 %x, ptr %x.dbg.spill1, align 8, !dbg !3259
  call void @llvm.dbg.declare(metadata ptr %x.dbg.spill1, metadata !3251, metadata !DIExpression()), !dbg !3260
  %7 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 1, !dbg !3261
  store i64 %x, ptr %7, align 8, !dbg !3261
  store i64 1, ptr %2, align 8, !dbg !3261
  br label %bb4, !dbg !3262

bb1:                                              ; preds = %start
  store i64 0, ptr %2, align 8, !dbg !3263
  br label %bb4, !dbg !3264

bb2:                                              ; No predecessors!
  unreachable, !dbg !3257

bb4:                                              ; preds = %bb3, %bb1
  %8 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 0, !dbg !3265
  %9 = load i64, ptr %8, align 8, !dbg !3265, !range !1887, !noundef !25
  %10 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 1, !dbg !3265
  %11 = load i64, ptr %10, align 8, !dbg !3265
  %12 = insertvalue { i64, i64 } undef, i64 %9, 0, !dbg !3265
  %13 = insertvalue { i64, i64 } %12, i64 %11, 1, !dbg !3265
  ret { i64, i64 } %13, !dbg !3265
}

; core::result::Result<T,E>::expect
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN4core6result19Result$LT$T$C$E$GT$6expect17hbe64cfac8d5094f0E"(i64 %0, i64 %1, ptr align 1 %msg.0, i64 %msg.1, ptr align 8 %2) unnamed_addr #0 !dbg !3266 {
start:
  %t.dbg.spill = alloca i64, align 8
  %msg.dbg.spill = alloca { ptr, i64 }, align 8
  %e = alloca i64, align 8
  %self = alloca { i64, i64 }, align 8
  %3 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 0
  store i64 %0, ptr %3, align 8
  %4 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1
  store i64 %1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3285, metadata !DIExpression()), !dbg !3291
  %5 = getelementptr inbounds { ptr, i64 }, ptr %msg.dbg.spill, i32 0, i32 0
  store ptr %msg.0, ptr %5, align 8
  %6 = getelementptr inbounds { ptr, i64 }, ptr %msg.dbg.spill, i32 0, i32 1
  store i64 %msg.1, ptr %6, align 8
  call void @llvm.dbg.declare(metadata ptr %msg.dbg.spill, metadata !3286, metadata !DIExpression()), !dbg !3292
  call void @llvm.dbg.declare(metadata ptr %e, metadata !3289, metadata !DIExpression()), !dbg !3293
  %_3 = load i64, ptr %self, align 8, !dbg !3294, !range !1887, !noundef !25
  %7 = icmp eq i64 %_3, 0, !dbg !3295
  br i1 %7, label %bb3, label %bb1, !dbg !3295

bb3:                                              ; preds = %start
  %8 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !3296
  %t = load i64, ptr %8, align 8, !dbg !3296, !noundef !25
  store i64 %t, ptr %t.dbg.spill, align 8, !dbg !3296
  call void @llvm.dbg.declare(metadata ptr %t.dbg.spill, metadata !3287, metadata !DIExpression()), !dbg !3297
  ret i64 %t, !dbg !3298

bb1:                                              ; preds = %start
  %9 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !3299
  %10 = load i64, ptr %9, align 8, !dbg !3299, !noundef !25
  store i64 %10, ptr %e, align 8, !dbg !3299
; call core::result::unwrap_failed
  call void @_ZN4core6result13unwrap_failed17hf8b85a04f8902f8aE(ptr align 1 %msg.0, i64 %msg.1, ptr align 1 %e, ptr align 8 @vtable.8, ptr align 8 %2) #9, !dbg !3300
  unreachable, !dbg !3300

bb2:                                              ; No predecessors!
  unreachable, !dbg !3294
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h020edd1ba97f0dd4E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::TranslateError>") %0, ptr %self, ptr align 8 %op) unnamed_addr #0 !dbg !3301 {
start:
  %e.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %op.dbg.spill = alloca ptr, align 8
  %_9 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3354, metadata !DIExpression()), !dbg !3363
  store ptr %op, ptr %op.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3355, metadata !DIExpression()), !dbg !3364
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3356, metadata !DIExpression()), !dbg !3365
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3358, metadata !DIExpression()), !dbg !3366
  store i8 0, ptr %_9, align 1, !dbg !3367
  store i8 1, ptr %_9, align 1, !dbg !3367
  %_3 = load i64, ptr %self, align 8, !dbg !3367, !range !1887, !noundef !25
  %1 = icmp eq i64 %_3, 0, !dbg !3368
  br i1 %1, label %bb3, label %bb1, !dbg !3368

bb3:                                              ; preds = %start
  %2 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>::Ok", ptr %self, i32 0, i32 1, !dbg !3369
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %2, i64 8, i1 false), !dbg !3369
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::TranslateError>::Ok", ptr %0, i32 0, i32 1, !dbg !3370
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %t, i64 8, i1 false), !dbg !3370
  store i64 3, ptr %0, align 8, !dbg !3370
  br label %bb7, !dbg !3371

bb1:                                              ; preds = %start
  store i8 0, ptr %_9, align 1, !dbg !3372
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::translate_page::{{closure}}
  %4 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17hb7a8ccf15482354fE"(ptr align 8 %op) #8, !dbg !3372
  %_6.0 = extractvalue { i64, i64 } %4, 0, !dbg !3372
  %_6.1 = extractvalue { i64, i64 } %4, 1, !dbg !3372
  %5 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3373
  store i64 %_6.0, ptr %5, align 8, !dbg !3373
  %6 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3373
  store i64 %_6.1, ptr %6, align 8, !dbg !3373
  br label %bb7, !dbg !3374

bb2:                                              ; No predecessors!
  unreachable, !dbg !3367

bb7:                                              ; preds = %bb3, %bb1
  %7 = load i8, ptr %_9, align 1, !dbg !3375, !range !1608, !noundef !25
  %8 = trunc i8 %7 to i1, !dbg !3375
  br i1 %8, label %bb6, label %bb5, !dbg !3375

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3376

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3375
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h040f154ad5d7c25dE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %0, ptr %self) unnamed_addr #0 !dbg !3377 {
start:
  %e.dbg.spill = alloca i8, align 1
  %op.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:433:34: 433:39]", align 1
  %_9 = alloca i8, align 1
  %_8 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3412, metadata !DIExpression()), !dbg !3420
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3413, metadata !DIExpression()), !dbg !3421
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3414, metadata !DIExpression()), !dbg !3422
  store i8 0, ptr %_9, align 1, !dbg !3423
  store i8 1, ptr %_9, align 1, !dbg !3423
  %1 = load i8, ptr %self, align 8, !dbg !3423, !range !1608, !noundef !25
  %2 = trunc i8 %1 to i1, !dbg !3423
  %_3 = zext i1 %2 to i64, !dbg !3423
  %3 = icmp eq i64 %_3, 0, !dbg !3424
  br i1 %3, label %bb3, label %bb1, !dbg !3424

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %self, i32 0, i32 1, !dbg !3425
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %4, i64 8, i1 false), !dbg !3425
  %5 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3426
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %t, i64 8, i1 false), !dbg !3426
  store i64 3, ptr %0, align 8, !dbg !3426
  br label %bb7, !dbg !3427

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %self, i32 0, i32 1, !dbg !3428
  %7 = load i8, ptr %6, align 1, !dbg !3428, !range !1608, !noundef !25
  %e = trunc i8 %7 to i1, !dbg !3428
  %8 = zext i1 %e to i8, !dbg !3428
  store i8 %8, ptr %e.dbg.spill, align 1, !dbg !3428
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3416, metadata !DIExpression()), !dbg !3429
  store i8 0, ptr %_9, align 1, !dbg !3430
  %9 = zext i1 %e to i8, !dbg !3430
  store i8 %9, ptr %_8, align 1, !dbg !3430
  %10 = load i8, ptr %_8, align 1, !dbg !3430, !range !1608, !noundef !25
  %11 = trunc i8 %10 to i1, !dbg !3430
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::unmap::{{closure}}
  %12 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h7623ac9f411c934aE"(i1 zeroext %11) #8, !dbg !3430
  %_6.0 = extractvalue { i64, i64 } %12, 0, !dbg !3430
  %_6.1 = extractvalue { i64, i64 } %12, 1, !dbg !3430
  %13 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3431
  store i64 %_6.0, ptr %13, align 8, !dbg !3431
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3431
  store i64 %_6.1, ptr %14, align 8, !dbg !3431
  br label %bb7, !dbg !3432

bb2:                                              ; No predecessors!
  unreachable, !dbg !3423

bb7:                                              ; preds = %bb3, %bb1
  %15 = load i8, ptr %_9, align 1, !dbg !3433, !range !1608, !noundef !25
  %16 = trunc i8 %15 to i1, !dbg !3433
  br i1 %16, label %bb6, label %bb5, !dbg !3433

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3434

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3433
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h132bcc95cceab482E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %0, ptr %self) unnamed_addr #0 !dbg !3435 {
start:
  %e.dbg.spill = alloca i8, align 1
  %op.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:440:34: 440:39]", align 1
  %_9 = alloca i8, align 1
  %_8 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3440, metadata !DIExpression()), !dbg !3448
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3441, metadata !DIExpression()), !dbg !3449
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3442, metadata !DIExpression()), !dbg !3450
  store i8 0, ptr %_9, align 1, !dbg !3451
  store i8 1, ptr %_9, align 1, !dbg !3451
  %1 = load i8, ptr %self, align 8, !dbg !3451, !range !1608, !noundef !25
  %2 = trunc i8 %1 to i1, !dbg !3451
  %_3 = zext i1 %2 to i64, !dbg !3451
  %3 = icmp eq i64 %_3, 0, !dbg !3452
  br i1 %3, label %bb3, label %bb1, !dbg !3452

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %self, i32 0, i32 1, !dbg !3453
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %4, i64 8, i1 false), !dbg !3453
  %5 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3454
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %t, i64 8, i1 false), !dbg !3454
  store i64 3, ptr %0, align 8, !dbg !3454
  br label %bb7, !dbg !3455

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %self, i32 0, i32 1, !dbg !3456
  %7 = load i8, ptr %6, align 1, !dbg !3456, !range !1608, !noundef !25
  %e = trunc i8 %7 to i1, !dbg !3456
  %8 = zext i1 %e to i8, !dbg !3456
  store i8 %8, ptr %e.dbg.spill, align 1, !dbg !3456
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3444, metadata !DIExpression()), !dbg !3457
  store i8 0, ptr %_9, align 1, !dbg !3458
  %9 = zext i1 %e to i8, !dbg !3458
  store i8 %9, ptr %_8, align 1, !dbg !3458
  %10 = load i8, ptr %_8, align 1, !dbg !3458, !range !1608, !noundef !25
  %11 = trunc i8 %10 to i1, !dbg !3458
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::unmap::{{closure}}
  %12 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hbeca959c4240e2d5E"(i1 zeroext %11) #8, !dbg !3458
  %_6.0 = extractvalue { i64, i64 } %12, 0, !dbg !3458
  %_6.1 = extractvalue { i64, i64 } %12, 1, !dbg !3458
  %13 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3459
  store i64 %_6.0, ptr %13, align 8, !dbg !3459
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3459
  store i64 %_6.1, ptr %14, align 8, !dbg !3459
  br label %bb7, !dbg !3460

bb2:                                              ; No predecessors!
  unreachable, !dbg !3451

bb7:                                              ; preds = %bb3, %bb1
  %15 = load i8, ptr %_9, align 1, !dbg !3461, !range !1608, !noundef !25
  %16 = trunc i8 %15 to i1, !dbg !3461
  br i1 %16, label %bb6, label %bb5, !dbg !3461

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3462

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3461
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h3a46efe4233d1da0E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %0, ptr %self) unnamed_addr #0 !dbg !3463 {
start:
  %e.dbg.spill = alloca i8, align 1
  %op.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:602:34: 602:39]", align 1
  %_9 = alloca i8, align 1
  %_8 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3470, metadata !DIExpression()), !dbg !3478
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3471, metadata !DIExpression()), !dbg !3479
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3472, metadata !DIExpression()), !dbg !3480
  store i8 0, ptr %_9, align 1, !dbg !3481
  store i8 1, ptr %_9, align 1, !dbg !3481
  %1 = load i8, ptr %self, align 8, !dbg !3481, !range !1608, !noundef !25
  %2 = trunc i8 %1 to i1, !dbg !3481
  %_3 = zext i1 %2 to i64, !dbg !3481
  %3 = icmp eq i64 %_3, 0, !dbg !3482
  br i1 %3, label %bb3, label %bb1, !dbg !3482

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %self, i32 0, i32 1, !dbg !3483
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %4, i64 8, i1 false), !dbg !3483
  %5 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3484
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %t, i64 8, i1 false), !dbg !3484
  store i64 3, ptr %0, align 8, !dbg !3484
  br label %bb7, !dbg !3485

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %self, i32 0, i32 1, !dbg !3486
  %7 = load i8, ptr %6, align 1, !dbg !3486, !range !1608, !noundef !25
  %e = trunc i8 %7 to i1, !dbg !3486
  %8 = zext i1 %e to i8, !dbg !3486
  store i8 %8, ptr %e.dbg.spill, align 1, !dbg !3486
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3474, metadata !DIExpression()), !dbg !3487
  store i8 0, ptr %_9, align 1, !dbg !3488
  %9 = zext i1 %e to i8, !dbg !3488
  store i8 %9, ptr %_8, align 1, !dbg !3488
  %10 = load i8, ptr %_8, align 1, !dbg !3488, !range !1608, !noundef !25
  %11 = trunc i8 %10 to i1, !dbg !3488
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
  %12 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h0c071e6e8d8c23b8E"(i1 zeroext %11) #8, !dbg !3488
  %_6.0 = extractvalue { i64, i64 } %12, 0, !dbg !3488
  %_6.1 = extractvalue { i64, i64 } %12, 1, !dbg !3488
  %13 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3489
  store i64 %_6.0, ptr %13, align 8, !dbg !3489
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3489
  store i64 %_6.1, ptr %14, align 8, !dbg !3489
  br label %bb7, !dbg !3490

bb2:                                              ; No predecessors!
  unreachable, !dbg !3481

bb7:                                              ; preds = %bb3, %bb1
  %15 = load i8, ptr %_9, align 1, !dbg !3491, !range !1608, !noundef !25
  %16 = trunc i8 %15 to i1, !dbg !3491
  br i1 %16, label %bb6, label %bb5, !dbg !3491

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3492

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3491
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h3f420f853e7302f7E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::UnmapError>") %0, ptr %self, ptr align 8 %op) unnamed_addr #0 !dbg !3493 {
start:
  %e.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %op.dbg.spill = alloca ptr, align 8
  %_9 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3532, metadata !DIExpression()), !dbg !3540
  store ptr %op, ptr %op.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3533, metadata !DIExpression()), !dbg !3541
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3534, metadata !DIExpression()), !dbg !3542
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3536, metadata !DIExpression()), !dbg !3543
  store i8 0, ptr %_9, align 1, !dbg !3544
  store i8 1, ptr %_9, align 1, !dbg !3544
  %_3 = load i64, ptr %self, align 8, !dbg !3544, !range !1887, !noundef !25
  %1 = icmp eq i64 %_3, 0, !dbg !3545
  br i1 %1, label %bb3, label %bb1, !dbg !3545

bb3:                                              ; preds = %start
  %2 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>::Ok", ptr %self, i32 0, i32 1, !dbg !3546
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %2, i64 8, i1 false), !dbg !3546
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3547
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %t, i64 8, i1 false), !dbg !3547
  store i64 3, ptr %0, align 8, !dbg !3547
  br label %bb7, !dbg !3548

bb1:                                              ; preds = %start
  store i8 0, ptr %_9, align 1, !dbg !3549
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::unmap::{{closure}}
  %4 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h89428e5381f639dcE"(ptr align 8 %op) #8, !dbg !3549
  %_6.0 = extractvalue { i64, i64 } %4, 0, !dbg !3549
  %_6.1 = extractvalue { i64, i64 } %4, 1, !dbg !3549
  %5 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3550
  store i64 %_6.0, ptr %5, align 8, !dbg !3550
  %6 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3550
  store i64 %_6.1, ptr %6, align 8, !dbg !3550
  br label %bb7, !dbg !3551

bb2:                                              ; No predecessors!
  unreachable, !dbg !3544

bb7:                                              ; preds = %bb3, %bb1
  %7 = load i8, ptr %_9, align 1, !dbg !3552, !range !1608, !noundef !25
  %8 = trunc i8 %7 to i1, !dbg !3552
  br i1 %8, label %bb6, label %bb5, !dbg !3552

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3553

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3552
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h4c5d63c598da9b91E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::UnmapError>") %0, ptr %self, ptr align 8 %op) unnamed_addr #0 !dbg !3554 {
start:
  %e.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %op.dbg.spill = alloca ptr, align 8
  %_9 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3575, metadata !DIExpression()), !dbg !3583
  store ptr %op, ptr %op.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3576, metadata !DIExpression()), !dbg !3584
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3577, metadata !DIExpression()), !dbg !3585
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3579, metadata !DIExpression()), !dbg !3586
  store i8 0, ptr %_9, align 1, !dbg !3587
  store i8 1, ptr %_9, align 1, !dbg !3587
  %_3 = load i64, ptr %self, align 8, !dbg !3587, !range !1887, !noundef !25
  %1 = icmp eq i64 %_3, 0, !dbg !3588
  br i1 %1, label %bb3, label %bb1, !dbg !3588

bb3:                                              ; preds = %start
  %2 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>::Ok", ptr %self, i32 0, i32 1, !dbg !3589
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %2, i64 8, i1 false), !dbg !3589
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3590
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %t, i64 8, i1 false), !dbg !3590
  store i64 3, ptr %0, align 8, !dbg !3590
  br label %bb7, !dbg !3591

bb1:                                              ; preds = %start
  store i8 0, ptr %_9, align 1, !dbg !3592
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::unmap::{{closure}}
  %4 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17he6faaf493104b847E"(ptr align 8 %op) #8, !dbg !3592
  %_6.0 = extractvalue { i64, i64 } %4, 0, !dbg !3592
  %_6.1 = extractvalue { i64, i64 } %4, 1, !dbg !3592
  %5 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3593
  store i64 %_6.0, ptr %5, align 8, !dbg !3593
  %6 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3593
  store i64 %_6.1, ptr %6, align 8, !dbg !3593
  br label %bb7, !dbg !3594

bb2:                                              ; No predecessors!
  unreachable, !dbg !3587

bb7:                                              ; preds = %bb3, %bb1
  %7 = load i8, ptr %_9, align 1, !dbg !3595, !range !1608, !noundef !25
  %8 = trunc i8 %7 to i1, !dbg !3595
  br i1 %8, label %bb6, label %bb5, !dbg !3595

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3596

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3595
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h5e97b3d6ca2bfcedE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %0, ptr %self) unnamed_addr #0 !dbg !3597 {
start:
  %e.dbg.spill = alloca i8, align 1
  %op.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:595:34: 595:39]", align 1
  %_9 = alloca i8, align 1
  %_8 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3602, metadata !DIExpression()), !dbg !3610
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3603, metadata !DIExpression()), !dbg !3611
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3604, metadata !DIExpression()), !dbg !3612
  store i8 0, ptr %_9, align 1, !dbg !3613
  store i8 1, ptr %_9, align 1, !dbg !3613
  %1 = load i8, ptr %self, align 8, !dbg !3613, !range !1608, !noundef !25
  %2 = trunc i8 %1 to i1, !dbg !3613
  %_3 = zext i1 %2 to i64, !dbg !3613
  %3 = icmp eq i64 %_3, 0, !dbg !3614
  br i1 %3, label %bb3, label %bb1, !dbg !3614

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %self, i32 0, i32 1, !dbg !3615
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %4, i64 8, i1 false), !dbg !3615
  %5 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3616
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %t, i64 8, i1 false), !dbg !3616
  store i64 3, ptr %0, align 8, !dbg !3616
  br label %bb7, !dbg !3617

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %self, i32 0, i32 1, !dbg !3618
  %7 = load i8, ptr %6, align 1, !dbg !3618, !range !1608, !noundef !25
  %e = trunc i8 %7 to i1, !dbg !3618
  %8 = zext i1 %e to i8, !dbg !3618
  store i8 %8, ptr %e.dbg.spill, align 1, !dbg !3618
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3606, metadata !DIExpression()), !dbg !3619
  store i8 0, ptr %_9, align 1, !dbg !3620
  %9 = zext i1 %e to i8, !dbg !3620
  store i8 %9, ptr %_8, align 1, !dbg !3620
  %10 = load i8, ptr %_8, align 1, !dbg !3620, !range !1608, !noundef !25
  %11 = trunc i8 %10 to i1, !dbg !3620
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
  %12 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17haa4b84c2856cc695E"(i1 zeroext %11) #8, !dbg !3620
  %_6.0 = extractvalue { i64, i64 } %12, 0, !dbg !3620
  %_6.1 = extractvalue { i64, i64 } %12, 1, !dbg !3620
  %13 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3621
  store i64 %_6.0, ptr %13, align 8, !dbg !3621
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3621
  store i64 %_6.1, ptr %14, align 8, !dbg !3621
  br label %bb7, !dbg !3622

bb2:                                              ; No predecessors!
  unreachable, !dbg !3613

bb7:                                              ; preds = %bb3, %bb1
  %15 = load i8, ptr %_9, align 1, !dbg !3623, !range !1608, !noundef !25
  %16 = trunc i8 %15 to i1, !dbg !3623
  br i1 %16, label %bb6, label %bb5, !dbg !3623

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3624

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3623
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hb153ca74707d5e39E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %0, ptr %self) unnamed_addr #0 !dbg !3625 {
start:
  %e.dbg.spill = alloca i8, align 1
  %op.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:588:34: 588:39]", align 1
  %_9 = alloca i8, align 1
  %_8 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3630, metadata !DIExpression()), !dbg !3638
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3631, metadata !DIExpression()), !dbg !3639
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3632, metadata !DIExpression()), !dbg !3640
  store i8 0, ptr %_9, align 1, !dbg !3641
  store i8 1, ptr %_9, align 1, !dbg !3641
  %1 = load i8, ptr %self, align 8, !dbg !3641, !range !1608, !noundef !25
  %2 = trunc i8 %1 to i1, !dbg !3641
  %_3 = zext i1 %2 to i64, !dbg !3641
  %3 = icmp eq i64 %_3, 0, !dbg !3642
  br i1 %3, label %bb3, label %bb1, !dbg !3642

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %self, i32 0, i32 1, !dbg !3643
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %4, i64 8, i1 false), !dbg !3643
  %5 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3644
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %t, i64 8, i1 false), !dbg !3644
  store i64 3, ptr %0, align 8, !dbg !3644
  br label %bb7, !dbg !3645

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %self, i32 0, i32 1, !dbg !3646
  %7 = load i8, ptr %6, align 1, !dbg !3646, !range !1608, !noundef !25
  %e = trunc i8 %7 to i1, !dbg !3646
  %8 = zext i1 %e to i8, !dbg !3646
  store i8 %8, ptr %e.dbg.spill, align 1, !dbg !3646
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3634, metadata !DIExpression()), !dbg !3647
  store i8 0, ptr %_9, align 1, !dbg !3648
  %9 = zext i1 %e to i8, !dbg !3648
  store i8 %9, ptr %_8, align 1, !dbg !3648
  %10 = load i8, ptr %_8, align 1, !dbg !3648, !range !1608, !noundef !25
  %11 = trunc i8 %10 to i1, !dbg !3648
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
  %12 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h68b58814c8ff7d31E"(i1 zeroext %11) #8, !dbg !3648
  %_6.0 = extractvalue { i64, i64 } %12, 0, !dbg !3648
  %_6.1 = extractvalue { i64, i64 } %12, 1, !dbg !3648
  %13 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3649
  store i64 %_6.0, ptr %13, align 8, !dbg !3649
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3649
  store i64 %_6.1, ptr %14, align 8, !dbg !3649
  br label %bb7, !dbg !3650

bb2:                                              ; No predecessors!
  unreachable, !dbg !3641

bb7:                                              ; preds = %bb3, %bb1
  %15 = load i8, ptr %_9, align 1, !dbg !3651, !range !1608, !noundef !25
  %16 = trunc i8 %15 to i1, !dbg !3651
  br i1 %16, label %bb6, label %bb5, !dbg !3651

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3652

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3651
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hb82b46c76f83ea9fE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::TranslateError>") %0, ptr %self, ptr align 8 %op) unnamed_addr #0 !dbg !3653 {
start:
  %e.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %op.dbg.spill = alloca ptr, align 8
  %_9 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3689, metadata !DIExpression()), !dbg !3697
  store ptr %op, ptr %op.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3690, metadata !DIExpression()), !dbg !3698
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3691, metadata !DIExpression()), !dbg !3699
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3693, metadata !DIExpression()), !dbg !3700
  store i8 0, ptr %_9, align 1, !dbg !3701
  store i8 1, ptr %_9, align 1, !dbg !3701
  %_3 = load i64, ptr %self, align 8, !dbg !3701, !range !1887, !noundef !25
  %1 = icmp eq i64 %_3, 0, !dbg !3702
  br i1 %1, label %bb3, label %bb1, !dbg !3702

bb3:                                              ; preds = %start
  %2 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>::Ok", ptr %self, i32 0, i32 1, !dbg !3703
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %2, i64 8, i1 false), !dbg !3703
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::TranslateError>::Ok", ptr %0, i32 0, i32 1, !dbg !3704
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %t, i64 8, i1 false), !dbg !3704
  store i64 3, ptr %0, align 8, !dbg !3704
  br label %bb7, !dbg !3705

bb1:                                              ; preds = %start
  store i8 0, ptr %_9, align 1, !dbg !3706
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::translate_page::{{closure}}
  %4 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17ha42e8a3b4a3bc279E"(ptr align 8 %op) #8, !dbg !3706
  %_6.0 = extractvalue { i64, i64 } %4, 0, !dbg !3706
  %_6.1 = extractvalue { i64, i64 } %4, 1, !dbg !3706
  %5 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3707
  store i64 %_6.0, ptr %5, align 8, !dbg !3707
  %6 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3707
  store i64 %_6.1, ptr %6, align 8, !dbg !3707
  br label %bb7, !dbg !3708

bb2:                                              ; No predecessors!
  unreachable, !dbg !3701

bb7:                                              ; preds = %bb3, %bb1
  %7 = load i8, ptr %_9, align 1, !dbg !3709, !range !1608, !noundef !25
  %8 = trunc i8 %7 to i1, !dbg !3709
  br i1 %8, label %bb6, label %bb5, !dbg !3709

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3710

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3709
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hc48dbb2772181637E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %0, ptr %self) unnamed_addr #0 !dbg !3711 {
start:
  %e.dbg.spill = alloca i8, align 1
  %op.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:610:46: 610:51]", align 1
  %_9 = alloca i8, align 1
  %_8 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3716, metadata !DIExpression()), !dbg !3724
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3717, metadata !DIExpression()), !dbg !3725
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3718, metadata !DIExpression()), !dbg !3726
  store i8 0, ptr %_9, align 1, !dbg !3727
  store i8 1, ptr %_9, align 1, !dbg !3727
  %1 = load i8, ptr %self, align 8, !dbg !3727, !range !1608, !noundef !25
  %2 = trunc i8 %1 to i1, !dbg !3727
  %_3 = zext i1 %2 to i64, !dbg !3727
  %3 = icmp eq i64 %_3, 0, !dbg !3728
  br i1 %3, label %bb3, label %bb1, !dbg !3728

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %self, i32 0, i32 1, !dbg !3729
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %4, i64 8, i1 false), !dbg !3729
  %5 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3730
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %t, i64 8, i1 false), !dbg !3730
  store i64 3, ptr %0, align 8, !dbg !3730
  br label %bb7, !dbg !3731

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %self, i32 0, i32 1, !dbg !3732
  %7 = load i8, ptr %6, align 1, !dbg !3732, !range !1608, !noundef !25
  %e = trunc i8 %7 to i1, !dbg !3732
  %8 = zext i1 %e to i8, !dbg !3732
  store i8 %8, ptr %e.dbg.spill, align 1, !dbg !3732
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3720, metadata !DIExpression()), !dbg !3733
  store i8 0, ptr %_9, align 1, !dbg !3734
  %9 = zext i1 %e to i8, !dbg !3734
  store i8 %9, ptr %_8, align 1, !dbg !3734
  %10 = load i8, ptr %_8, align 1, !dbg !3734, !range !1608, !noundef !25
  %11 = trunc i8 %10 to i1, !dbg !3734
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
  %12 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hbacf721ef933b0d1E"(i1 zeroext %11) #8, !dbg !3734
  %_6.0 = extractvalue { i64, i64 } %12, 0, !dbg !3734
  %_6.1 = extractvalue { i64, i64 } %12, 1, !dbg !3734
  %13 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3735
  store i64 %_6.0, ptr %13, align 8, !dbg !3735
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3735
  store i64 %_6.1, ptr %14, align 8, !dbg !3735
  br label %bb7, !dbg !3736

bb2:                                              ; No predecessors!
  unreachable, !dbg !3727

bb7:                                              ; preds = %bb3, %bb1
  %15 = load i8, ptr %_9, align 1, !dbg !3737, !range !1608, !noundef !25
  %16 = trunc i8 %15 to i1, !dbg !3737
  br i1 %16, label %bb6, label %bb5, !dbg !3737

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3738

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3737
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hea605021f158891aE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %0, ptr %self) unnamed_addr #0 !dbg !3739 {
start:
  %e.dbg.spill = alloca i8, align 1
  %op.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:314:34: 314:39]", align 1
  %_9 = alloca i8, align 1
  %_8 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3744, metadata !DIExpression()), !dbg !3752
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3745, metadata !DIExpression()), !dbg !3753
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3746, metadata !DIExpression()), !dbg !3754
  store i8 0, ptr %_9, align 1, !dbg !3755
  store i8 1, ptr %_9, align 1, !dbg !3755
  %1 = load i8, ptr %self, align 8, !dbg !3755, !range !1608, !noundef !25
  %2 = trunc i8 %1 to i1, !dbg !3755
  %_3 = zext i1 %2 to i64, !dbg !3755
  %3 = icmp eq i64 %_3, 0, !dbg !3756
  br i1 %3, label %bb3, label %bb1, !dbg !3756

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %self, i32 0, i32 1, !dbg !3757
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %4, i64 8, i1 false), !dbg !3757
  %5 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !3758
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %t, i64 8, i1 false), !dbg !3758
  store i64 3, ptr %0, align 8, !dbg !3758
  br label %bb7, !dbg !3759

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %self, i32 0, i32 1, !dbg !3760
  %7 = load i8, ptr %6, align 1, !dbg !3760, !range !1608, !noundef !25
  %e = trunc i8 %7 to i1, !dbg !3760
  %8 = zext i1 %e to i8, !dbg !3760
  store i8 %8, ptr %e.dbg.spill, align 1, !dbg !3760
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3748, metadata !DIExpression()), !dbg !3761
  store i8 0, ptr %_9, align 1, !dbg !3762
  %9 = zext i1 %e to i8, !dbg !3762
  store i8 %9, ptr %_8, align 1, !dbg !3762
  %10 = load i8, ptr %_8, align 1, !dbg !3762, !range !1608, !noundef !25
  %11 = trunc i8 %10 to i1, !dbg !3762
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::unmap::{{closure}}
  %12 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hbef72fafd7de0805E"(i1 zeroext %11) #8, !dbg !3762
  %_6.0 = extractvalue { i64, i64 } %12, 0, !dbg !3762
  %_6.1 = extractvalue { i64, i64 } %12, 1, !dbg !3762
  %13 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3763
  store i64 %_6.0, ptr %13, align 8, !dbg !3763
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3763
  store i64 %_6.1, ptr %14, align 8, !dbg !3763
  br label %bb7, !dbg !3764

bb2:                                              ; No predecessors!
  unreachable, !dbg !3755

bb7:                                              ; preds = %bb3, %bb1
  %15 = load i8, ptr %_9, align 1, !dbg !3765, !range !1608, !noundef !25
  %16 = trunc i8 %15 to i1, !dbg !3765
  br i1 %16, label %bb6, label %bb5, !dbg !3765

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3766

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3765
}

; core::result::Result<T,E>::map_err
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hf9c1b57bb8111690E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::TranslateError>") %0, ptr %self, ptr align 8 %op) unnamed_addr #0 !dbg !3767 {
start:
  %e.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %op.dbg.spill = alloca ptr, align 8
  %_9 = alloca i8, align 1
  %t = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3789, metadata !DIExpression()), !dbg !3797
  store ptr %op, ptr %op.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %op.dbg.spill, metadata !3790, metadata !DIExpression()), !dbg !3798
  call void @llvm.dbg.declare(metadata ptr %t, metadata !3791, metadata !DIExpression()), !dbg !3799
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3793, metadata !DIExpression()), !dbg !3800
  store i8 0, ptr %_9, align 1, !dbg !3801
  store i8 1, ptr %_9, align 1, !dbg !3801
  %_3 = load i64, ptr %self, align 8, !dbg !3801, !range !1887, !noundef !25
  %1 = icmp eq i64 %_3, 0, !dbg !3802
  br i1 %1, label %bb3, label %bb1, !dbg !3802

bb3:                                              ; preds = %start
  %2 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>::Ok", ptr %self, i32 0, i32 1, !dbg !3803
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %t, ptr align 8 %2, i64 8, i1 false), !dbg !3803
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::TranslateError>::Ok", ptr %0, i32 0, i32 1, !dbg !3804
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %t, i64 8, i1 false), !dbg !3804
  store i64 3, ptr %0, align 8, !dbg !3804
  br label %bb7, !dbg !3805

bb1:                                              ; preds = %start
  store i8 0, ptr %_9, align 1, !dbg !3806
; call <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::translate_page::{{closure}}
  %4 = call { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17he22b6e884f5e154dE"(ptr align 8 %op) #8, !dbg !3806
  %_6.0 = extractvalue { i64, i64 } %4, 0, !dbg !3806
  %_6.1 = extractvalue { i64, i64 } %4, 1, !dbg !3806
  %5 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3807
  store i64 %_6.0, ptr %5, align 8, !dbg !3807
  %6 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3807
  store i64 %_6.1, ptr %6, align 8, !dbg !3807
  br label %bb7, !dbg !3808

bb2:                                              ; No predecessors!
  unreachable, !dbg !3801

bb7:                                              ; preds = %bb3, %bb1
  %7 = load i8, ptr %_9, align 1, !dbg !3809, !range !1608, !noundef !25
  %8 = trunc i8 %7 to i1, !dbg !3809
  br i1 %8, label %bb6, label %bb5, !dbg !3809

bb5:                                              ; preds = %bb6, %bb7
  ret void, !dbg !3810

bb6:                                              ; preds = %bb7
  br label %bb5, !dbg !3809
}

; core::convert::num::ptr_try_from_impls::<impl core::convert::TryFrom<u64> for usize>::try_from
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN4core7convert3num18ptr_try_from_impls69_$LT$impl$u20$core..convert..TryFrom$LT$u64$GT$$u20$for$u20$usize$GT$8try_from17h6abb4677e74fc26fE"(i64 %value) unnamed_addr #0 !dbg !3811 {
start:
  %value.dbg.spill = alloca i64, align 8
  %0 = alloca { i64, i64 }, align 8
  store i64 %value, ptr %value.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !3833, metadata !DIExpression()), !dbg !3834
  %1 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3835
  store i64 %value, ptr %1, align 8, !dbg !3835
  store i64 0, ptr %0, align 8, !dbg !3835
  %2 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3836
  %3 = load i64, ptr %2, align 8, !dbg !3836, !range !1887, !noundef !25
  %4 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3836
  %5 = load i64, ptr %4, align 8, !dbg !3836
  %6 = insertvalue { i64, i64 } undef, i64 %3, 0, !dbg !3836
  %7 = insertvalue { i64, i64 } %6, i64 %5, 1, !dbg !3836
  ret { i64, i64 } %7, !dbg !3836
}

; core::convert::num::ptr_try_from_impls::<impl core::convert::TryFrom<usize> for u64>::try_from
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN4core7convert3num18ptr_try_from_impls69_$LT$impl$u20$core..convert..TryFrom$LT$usize$GT$$u20$for$u20$u64$GT$8try_from17hda7acd3d0c97f301E"(i64 %value) unnamed_addr #0 !dbg !3837 {
start:
  %value.dbg.spill = alloca i64, align 8
  %0 = alloca { i64, i64 }, align 8
  store i64 %value, ptr %value.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !3842, metadata !DIExpression()), !dbg !3843
  %1 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3844
  store i64 %value, ptr %1, align 8, !dbg !3844
  store i64 0, ptr %0, align 8, !dbg !3844
  %2 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3845
  %3 = load i64, ptr %2, align 8, !dbg !3845, !range !1887, !noundef !25
  %4 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3845
  %5 = load i64, ptr %4, align 8, !dbg !3845
  %6 = insertvalue { i64, i64 } undef, i64 %3, 0, !dbg !3845
  %7 = insertvalue { i64, i64 } %6, i64 %5, 1, !dbg !3845
  ret { i64, i64 } %7, !dbg !3845
}

; <&mut T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN50_$LT$$RF$mut$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h5f9b0b67648b0c8aE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !3846 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3851, metadata !DIExpression()), !dbg !3855
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !3852, metadata !DIExpression()), !dbg !3856
  %_4 = load ptr, ptr %self, align 8, !dbg !3857, !nonnull !25, !align !3858, !noundef !25
; call <x86_64::structures::paging::page_table::PageTable as core::fmt::Debug>::fmt
  %0 = call zeroext i1 @"_ZN86_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17hb0233d3ae0177d17E"(ptr align 4096 %_4, ptr align 8 %f) #8, !dbg !3859
  ret i1 %0, !dbg !3860
}

; <T as core::convert::Into<U>>::into
; Function Attrs: noredzone nounwind
define i64 @"_ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h18352197de419f01E"(i64 %self) unnamed_addr #1 !dbg !3861 {
start:
  %t.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3866, metadata !DIExpression()), !dbg !3868
  store i64 %self, ptr %t.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %t.dbg.spill.i, metadata !3869, metadata !DIExpression()), !dbg !3872
  ret i64 %self, !dbg !3874
}

; <I as core::iter::traits::collect::IntoIterator>::into_iter
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h553a838735523ba9E"(ptr %self.0, ptr %self.1) unnamed_addr #0 !dbg !3875 {
start:
  %self.dbg.spill = alloca { ptr, ptr }, align 8
  %0 = getelementptr inbounds { ptr, ptr }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, ptr }, ptr %self.dbg.spill, i32 0, i32 1
  store ptr %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3884, metadata !DIExpression()), !dbg !3886
  %2 = insertvalue { ptr, ptr } undef, ptr %self.0, 0, !dbg !3887
  %3 = insertvalue { ptr, ptr } %2, ptr %self.1, 1, !dbg !3887
  ret { ptr, ptr } %3, !dbg !3887
}

; <I as core::iter::traits::collect::IntoIterator>::into_iter
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h60c3691ebbf64ac9E"(ptr %self.0, ptr %self.1) unnamed_addr #0 !dbg !3888 {
start:
  %self.dbg.spill = alloca { ptr, ptr }, align 8
  %0 = getelementptr inbounds { ptr, ptr }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, ptr }, ptr %self.dbg.spill, i32 0, i32 1
  store ptr %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3892, metadata !DIExpression()), !dbg !3894
  %2 = insertvalue { ptr, ptr } undef, ptr %self.0, 0, !dbg !3895
  %3 = insertvalue { ptr, ptr } %2, ptr %self.1, 1, !dbg !3895
  ret { ptr, ptr } %3, !dbg !3895
}

; <I as core::iter::traits::collect::IntoIterator>::into_iter
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h76d005cf411f732dE"(ptr %self.0, ptr %self.1) unnamed_addr #0 !dbg !3896 {
start:
  %self.dbg.spill = alloca { ptr, ptr }, align 8
  %0 = getelementptr inbounds { ptr, ptr }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, ptr }, ptr %self.dbg.spill, i32 0, i32 1
  store ptr %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3900, metadata !DIExpression()), !dbg !3902
  %2 = insertvalue { ptr, ptr } undef, ptr %self.0, 0, !dbg !3903
  %3 = insertvalue { ptr, ptr } %2, ptr %self.1, 1, !dbg !3903
  ret { ptr, ptr } %3, !dbg !3903
}

; <I as core::iter::traits::collect::IntoIterator>::into_iter
; Function Attrs: inlinehint noredzone nounwind
define { ptr, ptr } @"_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17hb476d9e3ddbc9f03E"(ptr %self.0, ptr %self.1) unnamed_addr #0 !dbg !3904 {
start:
  %self.dbg.spill = alloca { ptr, ptr }, align 8
  %0 = getelementptr inbounds { ptr, ptr }, ptr %self.dbg.spill, i32 0, i32 0
  store ptr %self.0, ptr %0, align 8
  %1 = getelementptr inbounds { ptr, ptr }, ptr %self.dbg.spill, i32 0, i32 1
  store ptr %self.1, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !3908, metadata !DIExpression()), !dbg !3910
  %2 = insertvalue { ptr, ptr } undef, ptr %self.0, 0, !dbg !3911
  %3 = insertvalue { ptr, ptr } %2, ptr %self.1, 1, !dbg !3911
  ret { ptr, ptr } %3, !dbg !3911
}

; <core::option::Option<T> as core::ops::try_trait::Try>::branch
; Function Attrs: inlinehint noredzone nounwind
define { i64, i64 } @"_ZN75_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd2f5ebec06ca1211E"(i64 %0, i64 %1) unnamed_addr #0 !dbg !3912 {
start:
  %v.dbg.spill = alloca i64, align 8
  %2 = alloca { i64, i64 }, align 8
  %self = alloca { i64, i64 }, align 8
  %3 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 0
  store i64 %0, ptr %3, align 8
  %4 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1
  store i64 %1, ptr %4, align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3945, metadata !DIExpression()), !dbg !3948
  %_2 = load i64, ptr %self, align 8, !dbg !3949, !range !1887, !noundef !25
  %5 = icmp eq i64 %_2, 0, !dbg !3950
  br i1 %5, label %bb1, label %bb3, !dbg !3950

bb1:                                              ; preds = %start
  store i64 1, ptr %2, align 8, !dbg !3951
  br label %bb4, !dbg !3952

bb3:                                              ; preds = %start
  %6 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !3953
  %v = load i64, ptr %6, align 8, !dbg !3953, !noundef !25
  store i64 %v, ptr %v.dbg.spill, align 8, !dbg !3953
  call void @llvm.dbg.declare(metadata ptr %v.dbg.spill, metadata !3946, metadata !DIExpression()), !dbg !3954
  %7 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 1, !dbg !3955
  store i64 %v, ptr %7, align 8, !dbg !3955
  store i64 0, ptr %2, align 8, !dbg !3955
  br label %bb4, !dbg !3956

bb2:                                              ; No predecessors!
  unreachable, !dbg !3949

bb4:                                              ; preds = %bb1, %bb3
  %8 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 0, !dbg !3957
  %9 = load i64, ptr %8, align 8, !dbg !3957, !range !1887, !noundef !25
  %10 = getelementptr inbounds { i64, i64 }, ptr %2, i32 0, i32 1, !dbg !3957
  %11 = load i64, ptr %10, align 8, !dbg !3957
  %12 = insertvalue { i64, i64 } undef, i64 %9, 0, !dbg !3957
  %13 = insertvalue { i64, i64 } %12, i64 %11, 1, !dbg !3957
  ret { i64, i64 } %13, !dbg !3957
}

; <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h126b2aac7b4204edE"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>>") %0, ptr %self) unnamed_addr #0 !dbg !3958 {
start:
  %e.dbg.spill = alloca { i64, i64 }, align 8
  %_5 = alloca { i64, i64 }, align 8
  %v = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !3979, metadata !DIExpression()), !dbg !3984
  call void @llvm.dbg.declare(metadata ptr %v, metadata !3980, metadata !DIExpression()), !dbg !3985
  %1 = load i64, ptr %self, align 8, !dbg !3986, !range !3987, !noundef !25
  %2 = icmp eq i64 %1, 3, !dbg !3986
  %_2 = select i1 %2, i64 0, i64 1, !dbg !3986
  %3 = icmp eq i64 %_2, 0, !dbg !3988
  br i1 %3, label %bb3, label %bb1, !dbg !3988

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::UnmapError>::Ok", ptr %self, i32 0, i32 1, !dbg !3989
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %v, ptr align 8 %4, i64 8, i1 false), !dbg !3989
  %5 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>>::Continue", ptr %0, i32 0, i32 1, !dbg !3990
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %v, i64 8, i1 false), !dbg !3990
  store i64 3, ptr %0, align 8, !dbg !3990
  br label %bb4, !dbg !3991

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 0, !dbg !3992
  %e.0 = load i64, ptr %6, align 8, !dbg !3992, !range !933, !noundef !25
  %7 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !3992
  %e.1 = load i64, ptr %7, align 8, !dbg !3992
  %8 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 0, !dbg !3992
  store i64 %e.0, ptr %8, align 8, !dbg !3992
  %9 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 1, !dbg !3992
  store i64 %e.1, ptr %9, align 8, !dbg !3992
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !3982, metadata !DIExpression()), !dbg !3993
  %10 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 0, !dbg !3994
  store i64 %e.0, ptr %10, align 8, !dbg !3994
  %11 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 1, !dbg !3994
  store i64 %e.1, ptr %11, align 8, !dbg !3994
  %12 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 0, !dbg !3995
  %13 = load i64, ptr %12, align 8, !dbg !3995, !range !933, !noundef !25
  %14 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 1, !dbg !3995
  %15 = load i64, ptr %14, align 8, !dbg !3995
  %16 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !3995
  store i64 %13, ptr %16, align 8, !dbg !3995
  %17 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !3995
  store i64 %15, ptr %17, align 8, !dbg !3995
  br label %bb4, !dbg !3996

bb2:                                              ; No predecessors!
  unreachable, !dbg !3986

bb4:                                              ; preds = %bb3, %bb1
  ret void, !dbg !3997
}

; <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h15c294f2f45bd922E"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") %0, ptr %self) unnamed_addr #0 !dbg !3998 {
start:
  %e.dbg.spill = alloca { i64, i64 }, align 8
  %_5 = alloca { i64, i64 }, align 8
  %v = alloca %"structures::paging::frame::PhysFrame", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !4017, metadata !DIExpression()), !dbg !4022
  call void @llvm.dbg.declare(metadata ptr %v, metadata !4018, metadata !DIExpression()), !dbg !4023
  %1 = load i64, ptr %self, align 8, !dbg !4024, !range !3987, !noundef !25
  %2 = icmp eq i64 %1, 3, !dbg !4024
  %_2 = select i1 %2, i64 0, i64 1, !dbg !4024
  %3 = icmp eq i64 %_2, 0, !dbg !4025
  br i1 %3, label %bb3, label %bb1, !dbg !4025

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>::Ok", ptr %self, i32 0, i32 1, !dbg !4026
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %v, ptr align 8 %4, i64 8, i1 false), !dbg !4026
  %5 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %0, i32 0, i32 1, !dbg !4027
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %v, i64 8, i1 false), !dbg !4027
  store i64 3, ptr %0, align 8, !dbg !4027
  br label %bb4, !dbg !4028

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 0, !dbg !4029
  %e.0 = load i64, ptr %6, align 8, !dbg !4029, !range !933, !noundef !25
  %7 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !4029
  %e.1 = load i64, ptr %7, align 8, !dbg !4029
  %8 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 0, !dbg !4029
  store i64 %e.0, ptr %8, align 8, !dbg !4029
  %9 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 1, !dbg !4029
  store i64 %e.1, ptr %9, align 8, !dbg !4029
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !4020, metadata !DIExpression()), !dbg !4030
  %10 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 0, !dbg !4031
  store i64 %e.0, ptr %10, align 8, !dbg !4031
  %11 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 1, !dbg !4031
  store i64 %e.1, ptr %11, align 8, !dbg !4031
  %12 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 0, !dbg !4032
  %13 = load i64, ptr %12, align 8, !dbg !4032, !range !933, !noundef !25
  %14 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 1, !dbg !4032
  %15 = load i64, ptr %14, align 8, !dbg !4032
  %16 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !4032
  store i64 %13, ptr %16, align 8, !dbg !4032
  %17 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4032
  store i64 %15, ptr %17, align 8, !dbg !4032
  br label %bb4, !dbg !4033

bb2:                                              ; No predecessors!
  unreachable, !dbg !4024

bb4:                                              ; preds = %bb3, %bb1
  ret void, !dbg !4034
}

; <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd4b601f304ed9834E"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>>") %0, ptr %self) unnamed_addr #0 !dbg !4035 {
start:
  %e.dbg.spill = alloca { i64, i64 }, align 8
  %_5 = alloca { i64, i64 }, align 8
  %v = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !4054, metadata !DIExpression()), !dbg !4059
  call void @llvm.dbg.declare(metadata ptr %v, metadata !4055, metadata !DIExpression()), !dbg !4060
  %1 = load i64, ptr %self, align 8, !dbg !4061, !range !3987, !noundef !25
  %2 = icmp eq i64 %1, 3, !dbg !4061
  %_2 = select i1 %2, i64 0, i64 1, !dbg !4061
  %3 = icmp eq i64 %_2, 0, !dbg !4062
  br i1 %3, label %bb3, label %bb1, !dbg !4062

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::UnmapError>::Ok", ptr %self, i32 0, i32 1, !dbg !4063
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %v, ptr align 8 %4, i64 8, i1 false), !dbg !4063
  %5 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>>::Continue", ptr %0, i32 0, i32 1, !dbg !4064
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %v, i64 8, i1 false), !dbg !4064
  store i64 3, ptr %0, align 8, !dbg !4064
  br label %bb4, !dbg !4065

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 0, !dbg !4066
  %e.0 = load i64, ptr %6, align 8, !dbg !4066, !range !933, !noundef !25
  %7 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !4066
  %e.1 = load i64, ptr %7, align 8, !dbg !4066
  %8 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 0, !dbg !4066
  store i64 %e.0, ptr %8, align 8, !dbg !4066
  %9 = getelementptr inbounds { i64, i64 }, ptr %e.dbg.spill, i32 0, i32 1, !dbg !4066
  store i64 %e.1, ptr %9, align 8, !dbg !4066
  call void @llvm.dbg.declare(metadata ptr %e.dbg.spill, metadata !4057, metadata !DIExpression()), !dbg !4067
  %10 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 0, !dbg !4068
  store i64 %e.0, ptr %10, align 8, !dbg !4068
  %11 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 1, !dbg !4068
  store i64 %e.1, ptr %11, align 8, !dbg !4068
  %12 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 0, !dbg !4069
  %13 = load i64, ptr %12, align 8, !dbg !4069, !range !933, !noundef !25
  %14 = getelementptr inbounds { i64, i64 }, ptr %_5, i32 0, i32 1, !dbg !4069
  %15 = load i64, ptr %14, align 8, !dbg !4069
  %16 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !4069
  store i64 %13, ptr %16, align 8, !dbg !4069
  %17 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4069
  store i64 %15, ptr %17, align 8, !dbg !4069
  br label %bb4, !dbg !4070

bb2:                                              ; No predecessors!
  unreachable, !dbg !4061

bb4:                                              ; preds = %bb3, %bb1
  ret void, !dbg !4071
}

; <core::option::Option<T> as core::ops::try_trait::FromResidual>::from_residual
; Function Attrs: inlinehint noredzone nounwind
define { i64, i64 } @"_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17h4eb0146c794948f0E"() unnamed_addr #0 !dbg !4072 {
start:
  %residual.dbg.spill = alloca %"core::option::Option<core::convert::Infallible>::None", align 1
  %0 = alloca { i64, i64 }, align 8
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !4088, metadata !DIExpression()), !dbg !4089
  store i64 0, ptr %0, align 8, !dbg !4090
  %1 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !4091
  %2 = load i64, ptr %1, align 8, !dbg !4091, !range !1887, !noundef !25
  %3 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4091
  %4 = load i64, ptr %3, align 8, !dbg !4091
  %5 = insertvalue { i64, i64 } undef, i64 %2, 0, !dbg !4091
  %6 = insertvalue { i64, i64 } %5, i64 %4, 1, !dbg !4091
  ret { i64, i64 } %6, !dbg !4091
}

; <core::ops::range::Range<T> as core::ops::range::RangeBounds<T>>::start_bound
; Function Attrs: noredzone nounwind
define { i64, ptr } @"_ZN91_$LT$core..ops..range..Range$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$11start_bound17h8aa1183460092e50E"(ptr align 8 %self) unnamed_addr #1 !dbg !4092 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca { i64, ptr }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4114, metadata !DIExpression()), !dbg !4115
  %1 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 1, !dbg !4116
  store ptr %self, ptr %1, align 8, !dbg !4116
  store i64 0, ptr %0, align 8, !dbg !4116
  %2 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 0, !dbg !4117
  %3 = load i64, ptr %2, align 8, !dbg !4117, !range !933, !noundef !25
  %4 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 1, !dbg !4117
  %5 = load ptr, ptr %4, align 8, !dbg !4117
  %6 = insertvalue { i64, ptr } undef, i64 %3, 0, !dbg !4117
  %7 = insertvalue { i64, ptr } %6, ptr %5, 1, !dbg !4117
  ret { i64, ptr } %7, !dbg !4117
}

; <core::ops::range::Range<T> as core::ops::range::RangeBounds<T>>::end_bound
; Function Attrs: noredzone nounwind
define { i64, ptr } @"_ZN91_$LT$core..ops..range..Range$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$9end_bound17h62830de9cc81e4d0E"(ptr align 8 %self) unnamed_addr #1 !dbg !4118 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca { i64, ptr }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4120, metadata !DIExpression()), !dbg !4121
  %_2 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !4122
  %1 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 1, !dbg !4123
  store ptr %_2, ptr %1, align 8, !dbg !4123
  store i64 1, ptr %0, align 8, !dbg !4123
  %2 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 0, !dbg !4124
  %3 = load i64, ptr %2, align 8, !dbg !4124, !range !933, !noundef !25
  %4 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 1, !dbg !4124
  %5 = load ptr, ptr %4, align 8, !dbg !4124
  %6 = insertvalue { i64, ptr } undef, i64 %3, 0, !dbg !4124
  %7 = insertvalue { i64, ptr } %6, ptr %5, 1, !dbg !4124
  ret { i64, ptr } %7, !dbg !4124
}

; <core::slice::iter::Iter<T> as core::iter::traits::iterator::Iterator>::next
; Function Attrs: inlinehint noredzone nounwind
define align 8 ptr @"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h2183ac85923afa18E"(ptr align 8 %self) unnamed_addr #0 !dbg !4125 {
start:
  %self.dbg.spill.i5.i = alloca ptr, align 8
  %self.dbg.spill.i4.i = alloca ptr, align 8
  %0 = alloca ptr, align 8
  %count.dbg.spill.i1.i = alloca i64, align 8
  %self.dbg.spill.i2.i = alloca ptr, align 8
  %count.dbg.spill.i.i = alloca i64, align 8
  %self.dbg.spill.i.i = alloca ptr, align 8
  %old.dbg.spill.i = alloca ptr, align 8
  %offset.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i2 = alloca ptr, align 8
  %1 = alloca ptr, align 8
  %self.dbg.spill.i1 = alloca ptr, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4143, metadata !DIExpression()), !dbg !4144
  %3 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4145
  %_5 = load ptr, ptr %3, align 8, !dbg !4145, !nonnull !25, !noundef !25
  store ptr %_5, ptr %self.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i1, metadata !4146, metadata !DIExpression()), !dbg !4151
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_3 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h0c778fc137350477E"(ptr %_5) #8, !dbg !4145
  %_2 = xor i1 %_3, true, !dbg !4153
  call void @llvm.assume(i1 %_2), !dbg !4154
  br i1 true, label %bb3, label %bb5, !dbg !4155

bb5:                                              ; preds = %bb3, %start
  %4 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4156
  %_13 = load ptr, ptr %4, align 8, !dbg !4156, !nonnull !25, !noundef !25
  store ptr %_13, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !4146, metadata !DIExpression()), !dbg !4157
  %_14 = load ptr, ptr %self, align 8, !dbg !4156, !noundef !25
  %_10 = icmp eq ptr %_13, %_14, !dbg !4156
  br i1 %_10, label %bb7, label %bb8, !dbg !4156

bb3:                                              ; preds = %start
  %_9 = load ptr, ptr %self, align 8, !dbg !4159, !noundef !25
; call core::ptr::const_ptr::<impl *const T>::is_null
  %_8 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h5025a12dff5214faE"(ptr %_9) #8, !dbg !4159
  %_7 = xor i1 %_8, true, !dbg !4160
  call void @llvm.assume(i1 %_7), !dbg !4161
  br label %bb5, !dbg !4162

bb8:                                              ; preds = %bb5
  store ptr %self, ptr %self.dbg.spill.i2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2, metadata !4163, metadata !DIExpression()), !dbg !4171
  store i64 1, ptr %offset.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill.i, metadata !4168, metadata !DIExpression()), !dbg !4173
  %5 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4174
  %_9.i = load ptr, ptr %5, align 8, !dbg !4174, !nonnull !25, !noundef !25
  store ptr %_9.i, ptr %self.dbg.spill.i5.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i5.i, metadata !4146, metadata !DIExpression()), !dbg !4175
  store ptr %_9.i, ptr %old.dbg.spill.i, align 8, !dbg !4174
  call void @llvm.dbg.declare(metadata ptr %old.dbg.spill.i, metadata !4169, metadata !DIExpression()), !dbg !4177
  %6 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4178
  %_13.i = load ptr, ptr %6, align 8, !dbg !4178, !nonnull !25, !noundef !25
  store ptr %_13.i, ptr %self.dbg.spill.i4.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i4.i, metadata !4146, metadata !DIExpression()), !dbg !4179
  store ptr %_13.i, ptr %self.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i.i, metadata !4181, metadata !DIExpression()), !dbg !4187
  store i64 1, ptr %count.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i.i, metadata !4186, metadata !DIExpression()), !dbg !4189
  store ptr %_13.i, ptr %self.dbg.spill.i2.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2.i, metadata !4190, metadata !DIExpression()), !dbg !4196
  store i64 1, ptr %count.dbg.spill.i1.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1.i, metadata !4195, metadata !DIExpression()), !dbg !4198
  %7 = getelementptr inbounds i64, ptr %_13.i, i64 1, !dbg !4199
  store ptr %7, ptr %0, align 8, !dbg !4199
  %_3.i.i = load ptr, ptr %0, align 8, !dbg !4199, !noundef !25
; call core::ptr::non_null::NonNull<T>::new_unchecked
  %_10.i = call ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17hfa4f51e0ba46f73eE"(ptr %_3.i.i) #8, !dbg !4200
  %8 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4201
  store ptr %_10.i, ptr %8, align 8, !dbg !4201
  store ptr %_9.i, ptr %1, align 8, !dbg !4202
  %9 = load ptr, ptr %1, align 8, !dbg !4203, !noundef !25
  store ptr %9, ptr %2, align 8, !dbg !4204
  br label %bb10, !dbg !4205

bb7:                                              ; preds = %bb5
  store ptr null, ptr %2, align 8, !dbg !4206
  br label %bb10, !dbg !4205

bb10:                                             ; preds = %bb8, %bb7
  %10 = load ptr, ptr %2, align 8, !dbg !4207, !align !1062, !noundef !25
  ret ptr %10, !dbg !4207
}

; <core::slice::iter::Iter<T> as core::iter::traits::iterator::Iterator>::next
; Function Attrs: inlinehint noredzone nounwind
define align 8 ptr @"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h5bde49122677bc55E"(ptr align 8 %self) unnamed_addr #0 !dbg !4208 {
start:
  %self.dbg.spill.i5.i = alloca ptr, align 8
  %self.dbg.spill.i4.i = alloca ptr, align 8
  %0 = alloca ptr, align 8
  %count.dbg.spill.i1.i = alloca i64, align 8
  %self.dbg.spill.i2.i = alloca ptr, align 8
  %count.dbg.spill.i.i = alloca i64, align 8
  %self.dbg.spill.i.i = alloca ptr, align 8
  %old.dbg.spill.i = alloca ptr, align 8
  %offset.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i2 = alloca ptr, align 8
  %1 = alloca ptr, align 8
  %self.dbg.spill.i1 = alloca ptr, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4224, metadata !DIExpression()), !dbg !4225
  %3 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4226
  %_5 = load ptr, ptr %3, align 8, !dbg !4226, !nonnull !25, !noundef !25
  store ptr %_5, ptr %self.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i1, metadata !4227, metadata !DIExpression()), !dbg !4232
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_3 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h9a93812dc4eccaa4E"(ptr %_5) #8, !dbg !4226
  %_2 = xor i1 %_3, true, !dbg !4234
  call void @llvm.assume(i1 %_2), !dbg !4235
  br i1 true, label %bb3, label %bb5, !dbg !4236

bb5:                                              ; preds = %bb3, %start
  %4 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4237
  %_13 = load ptr, ptr %4, align 8, !dbg !4237, !nonnull !25, !noundef !25
  store ptr %_13, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !4227, metadata !DIExpression()), !dbg !4238
  %_14 = load ptr, ptr %self, align 8, !dbg !4237, !noundef !25
  %_10 = icmp eq ptr %_13, %_14, !dbg !4237
  br i1 %_10, label %bb7, label %bb8, !dbg !4237

bb3:                                              ; preds = %start
  %_9 = load ptr, ptr %self, align 8, !dbg !4240, !noundef !25
; call core::ptr::const_ptr::<impl *const T>::is_null
  %_8 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h951648f8fe97c082E"(ptr %_9) #8, !dbg !4240
  %_7 = xor i1 %_8, true, !dbg !4241
  call void @llvm.assume(i1 %_7), !dbg !4242
  br label %bb5, !dbg !4243

bb8:                                              ; preds = %bb5
  store ptr %self, ptr %self.dbg.spill.i2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2, metadata !4244, metadata !DIExpression()), !dbg !4252
  store i64 1, ptr %offset.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill.i, metadata !4249, metadata !DIExpression()), !dbg !4254
  %5 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4255
  %_9.i = load ptr, ptr %5, align 8, !dbg !4255, !nonnull !25, !noundef !25
  store ptr %_9.i, ptr %self.dbg.spill.i5.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i5.i, metadata !4227, metadata !DIExpression()), !dbg !4256
  store ptr %_9.i, ptr %old.dbg.spill.i, align 8, !dbg !4255
  call void @llvm.dbg.declare(metadata ptr %old.dbg.spill.i, metadata !4250, metadata !DIExpression()), !dbg !4258
  %6 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4259
  %_13.i = load ptr, ptr %6, align 8, !dbg !4259, !nonnull !25, !noundef !25
  store ptr %_13.i, ptr %self.dbg.spill.i4.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i4.i, metadata !4227, metadata !DIExpression()), !dbg !4260
  store ptr %_13.i, ptr %self.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i.i, metadata !4262, metadata !DIExpression()), !dbg !4268
  store i64 1, ptr %count.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i.i, metadata !4267, metadata !DIExpression()), !dbg !4270
  store ptr %_13.i, ptr %self.dbg.spill.i2.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2.i, metadata !4271, metadata !DIExpression()), !dbg !4277
  store i64 1, ptr %count.dbg.spill.i1.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1.i, metadata !4276, metadata !DIExpression()), !dbg !4279
  %7 = getelementptr inbounds i64, ptr %_13.i, i64 1, !dbg !4280
  store ptr %7, ptr %0, align 8, !dbg !4280
  %_3.i.i = load ptr, ptr %0, align 8, !dbg !4280, !noundef !25
; call core::ptr::non_null::NonNull<T>::new_unchecked
  %_10.i = call ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17hd8c293af78777042E"(ptr %_3.i.i) #8, !dbg !4281
  %8 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4282
  store ptr %_10.i, ptr %8, align 8, !dbg !4282
  store ptr %_9.i, ptr %1, align 8, !dbg !4283
  %9 = load ptr, ptr %1, align 8, !dbg !4284, !noundef !25
  store ptr %9, ptr %2, align 8, !dbg !4285
  br label %bb10, !dbg !4286

bb7:                                              ; preds = %bb5
  store ptr null, ptr %2, align 8, !dbg !4287
  br label %bb10, !dbg !4286

bb10:                                             ; preds = %bb8, %bb7
  %10 = load ptr, ptr %2, align 8, !dbg !4288, !align !1062, !noundef !25
  ret ptr %10, !dbg !4288
}

; <core::slice::iter::Iter<T> as core::iter::traits::iterator::Iterator>::next
; Function Attrs: inlinehint noredzone nounwind
define align 8 ptr @"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h5dc0a201e0567a9cE"(ptr align 8 %self) unnamed_addr #0 !dbg !4289 {
start:
  %self.dbg.spill.i5.i = alloca ptr, align 8
  %self.dbg.spill.i4.i = alloca ptr, align 8
  %0 = alloca ptr, align 8
  %count.dbg.spill.i1.i = alloca i64, align 8
  %self.dbg.spill.i2.i = alloca ptr, align 8
  %count.dbg.spill.i.i = alloca i64, align 8
  %self.dbg.spill.i.i = alloca ptr, align 8
  %old.dbg.spill.i = alloca ptr, align 8
  %offset.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i2 = alloca ptr, align 8
  %1 = alloca ptr, align 8
  %self.dbg.spill.i1 = alloca ptr, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4305, metadata !DIExpression()), !dbg !4306
  %3 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4307
  %_5 = load ptr, ptr %3, align 8, !dbg !4307, !nonnull !25, !noundef !25
  store ptr %_5, ptr %self.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i1, metadata !4308, metadata !DIExpression()), !dbg !4313
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_3 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h6cd114e5f52f0653E"(ptr %_5) #8, !dbg !4307
  %_2 = xor i1 %_3, true, !dbg !4315
  call void @llvm.assume(i1 %_2), !dbg !4316
  br i1 true, label %bb3, label %bb5, !dbg !4317

bb5:                                              ; preds = %bb3, %start
  %4 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4318
  %_13 = load ptr, ptr %4, align 8, !dbg !4318, !nonnull !25, !noundef !25
  store ptr %_13, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !4308, metadata !DIExpression()), !dbg !4319
  %_14 = load ptr, ptr %self, align 8, !dbg !4318, !noundef !25
  %_10 = icmp eq ptr %_13, %_14, !dbg !4318
  br i1 %_10, label %bb7, label %bb8, !dbg !4318

bb3:                                              ; preds = %start
  %_9 = load ptr, ptr %self, align 8, !dbg !4321, !noundef !25
; call core::ptr::const_ptr::<impl *const T>::is_null
  %_8 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h84155ae6b59d2475E"(ptr %_9) #8, !dbg !4321
  %_7 = xor i1 %_8, true, !dbg !4322
  call void @llvm.assume(i1 %_7), !dbg !4323
  br label %bb5, !dbg !4324

bb8:                                              ; preds = %bb5
  store ptr %self, ptr %self.dbg.spill.i2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2, metadata !4325, metadata !DIExpression()), !dbg !4333
  store i64 1, ptr %offset.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill.i, metadata !4330, metadata !DIExpression()), !dbg !4335
  %5 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4336
  %_9.i = load ptr, ptr %5, align 8, !dbg !4336, !nonnull !25, !noundef !25
  store ptr %_9.i, ptr %self.dbg.spill.i5.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i5.i, metadata !4308, metadata !DIExpression()), !dbg !4337
  store ptr %_9.i, ptr %old.dbg.spill.i, align 8, !dbg !4336
  call void @llvm.dbg.declare(metadata ptr %old.dbg.spill.i, metadata !4331, metadata !DIExpression()), !dbg !4339
  %6 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4340
  %_13.i = load ptr, ptr %6, align 8, !dbg !4340, !nonnull !25, !noundef !25
  store ptr %_13.i, ptr %self.dbg.spill.i4.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i4.i, metadata !4308, metadata !DIExpression()), !dbg !4341
  store ptr %_13.i, ptr %self.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i.i, metadata !4343, metadata !DIExpression()), !dbg !4349
  store i64 1, ptr %count.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i.i, metadata !4348, metadata !DIExpression()), !dbg !4351
  store ptr %_13.i, ptr %self.dbg.spill.i2.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2.i, metadata !4352, metadata !DIExpression()), !dbg !4358
  store i64 1, ptr %count.dbg.spill.i1.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1.i, metadata !4357, metadata !DIExpression()), !dbg !4360
  %7 = getelementptr inbounds i64, ptr %_13.i, i64 1, !dbg !4361
  store ptr %7, ptr %0, align 8, !dbg !4361
  %_3.i.i = load ptr, ptr %0, align 8, !dbg !4361, !noundef !25
; call core::ptr::non_null::NonNull<T>::new_unchecked
  %_10.i = call ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17hab1f25dc722ddcd5E"(ptr %_3.i.i) #8, !dbg !4362
  %8 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4363
  store ptr %_10.i, ptr %8, align 8, !dbg !4363
  store ptr %_9.i, ptr %1, align 8, !dbg !4364
  %9 = load ptr, ptr %1, align 8, !dbg !4365, !noundef !25
  store ptr %9, ptr %2, align 8, !dbg !4366
  br label %bb10, !dbg !4367

bb7:                                              ; preds = %bb5
  store ptr null, ptr %2, align 8, !dbg !4368
  br label %bb10, !dbg !4367

bb10:                                             ; preds = %bb8, %bb7
  %10 = load ptr, ptr %2, align 8, !dbg !4369, !align !1062, !noundef !25
  ret ptr %10, !dbg !4369
}

; <core::slice::iter::Iter<T> as core::iter::traits::iterator::Iterator>::next
; Function Attrs: inlinehint noredzone nounwind
define align 4 ptr @"_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hdaa9c7459860c87aE"(ptr align 8 %self) unnamed_addr #0 !dbg !4370 {
start:
  %self.dbg.spill.i5.i = alloca ptr, align 8
  %self.dbg.spill.i4.i = alloca ptr, align 8
  %0 = alloca ptr, align 8
  %count.dbg.spill.i1.i = alloca i64, align 8
  %self.dbg.spill.i2.i = alloca ptr, align 8
  %count.dbg.spill.i.i = alloca i64, align 8
  %self.dbg.spill.i.i = alloca ptr, align 8
  %old.dbg.spill.i = alloca ptr, align 8
  %offset.dbg.spill.i = alloca i64, align 8
  %self.dbg.spill.i2 = alloca ptr, align 8
  %1 = alloca ptr, align 8
  %self.dbg.spill.i1 = alloca ptr, align 8
  %self.dbg.spill.i = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %2 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4386, metadata !DIExpression()), !dbg !4387
  %3 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4388
  %_5 = load ptr, ptr %3, align 8, !dbg !4388, !nonnull !25, !noundef !25
  store ptr %_5, ptr %self.dbg.spill.i1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i1, metadata !4389, metadata !DIExpression()), !dbg !4394
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_3 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17had3c338e09489d49E"(ptr %_5) #8, !dbg !4388
  %_2 = xor i1 %_3, true, !dbg !4396
  call void @llvm.assume(i1 %_2), !dbg !4397
  br i1 true, label %bb3, label %bb5, !dbg !4398

bb5:                                              ; preds = %bb3, %start
  %4 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4399
  %_13 = load ptr, ptr %4, align 8, !dbg !4399, !nonnull !25, !noundef !25
  store ptr %_13, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !4389, metadata !DIExpression()), !dbg !4400
  %_14 = load ptr, ptr %self, align 8, !dbg !4399, !noundef !25
  %_10 = icmp eq ptr %_13, %_14, !dbg !4399
  br i1 %_10, label %bb7, label %bb8, !dbg !4399

bb3:                                              ; preds = %start
  %_9 = load ptr, ptr %self, align 8, !dbg !4402, !noundef !25
; call core::ptr::const_ptr::<impl *const T>::is_null
  %_8 = call zeroext i1 @"_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17hb4ec37260932f47aE"(ptr %_9) #8, !dbg !4402
  %_7 = xor i1 %_8, true, !dbg !4403
  call void @llvm.assume(i1 %_7), !dbg !4404
  br label %bb5, !dbg !4405

bb8:                                              ; preds = %bb5
  store ptr %self, ptr %self.dbg.spill.i2, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2, metadata !4406, metadata !DIExpression()), !dbg !4414
  store i64 1, ptr %offset.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill.i, metadata !4411, metadata !DIExpression()), !dbg !4416
  %5 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4417
  %_9.i = load ptr, ptr %5, align 8, !dbg !4417, !nonnull !25, !noundef !25
  store ptr %_9.i, ptr %self.dbg.spill.i5.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i5.i, metadata !4389, metadata !DIExpression()), !dbg !4418
  store ptr %_9.i, ptr %old.dbg.spill.i, align 8, !dbg !4417
  call void @llvm.dbg.declare(metadata ptr %old.dbg.spill.i, metadata !4412, metadata !DIExpression()), !dbg !4420
  %6 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4421
  %_13.i = load ptr, ptr %6, align 8, !dbg !4421, !nonnull !25, !noundef !25
  store ptr %_13.i, ptr %self.dbg.spill.i4.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i4.i, metadata !4389, metadata !DIExpression()), !dbg !4422
  store ptr %_13.i, ptr %self.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i.i, metadata !4424, metadata !DIExpression()), !dbg !4430
  store i64 1, ptr %count.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i.i, metadata !4429, metadata !DIExpression()), !dbg !4432
  store ptr %_13.i, ptr %self.dbg.spill.i2.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i2.i, metadata !4433, metadata !DIExpression()), !dbg !4439
  store i64 1, ptr %count.dbg.spill.i1.i, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill.i1.i, metadata !4438, metadata !DIExpression()), !dbg !4441
  %7 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", ptr %_13.i, i64 1, !dbg !4442
  store ptr %7, ptr %0, align 8, !dbg !4442
  %_3.i.i = load ptr, ptr %0, align 8, !dbg !4442, !noundef !25
; call core::ptr::non_null::NonNull<T>::new_unchecked
  %_10.i = call ptr @"_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17he635f73b27eab3ffE"(ptr %_3.i.i) #8, !dbg !4443
  %8 = getelementptr inbounds { ptr, ptr }, ptr %self, i32 0, i32 1, !dbg !4444
  store ptr %_10.i, ptr %8, align 8, !dbg !4444
  store ptr %_9.i, ptr %1, align 8, !dbg !4445
  %9 = load ptr, ptr %1, align 8, !dbg !4446, !noundef !25
  store ptr %9, ptr %2, align 8, !dbg !4447
  br label %bb10, !dbg !4448

bb7:                                              ; preds = %bb5
  store ptr null, ptr %2, align 8, !dbg !4449
  br label %bb10, !dbg !4448

bb10:                                             ; preds = %bb8, %bb7
  %10 = load ptr, ptr %2, align 8, !dbg !4450, !align !1158, !noundef !25
  ret ptr %10, !dbg !4450
}

; <core::ops::range::RangeFrom<T> as core::ops::range::RangeBounds<T>>::start_bound
; Function Attrs: noredzone nounwind
define { i64, ptr } @"_ZN95_$LT$core..ops..range..RangeFrom$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$11start_bound17h5ca90a34995a9642E"(ptr align 8 %self) unnamed_addr #1 !dbg !4451 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca { i64, ptr }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4457, metadata !DIExpression()), !dbg !4458
  %1 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 1, !dbg !4459
  store ptr %self, ptr %1, align 8, !dbg !4459
  store i64 0, ptr %0, align 8, !dbg !4459
  %2 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 0, !dbg !4460
  %3 = load i64, ptr %2, align 8, !dbg !4460, !range !933, !noundef !25
  %4 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 1, !dbg !4460
  %5 = load ptr, ptr %4, align 8, !dbg !4460
  %6 = insertvalue { i64, ptr } undef, i64 %3, 0, !dbg !4460
  %7 = insertvalue { i64, ptr } %6, ptr %5, 1, !dbg !4460
  ret { i64, ptr } %7, !dbg !4460
}

; <core::ops::range::RangeFrom<T> as core::ops::range::RangeBounds<T>>::end_bound
; Function Attrs: noredzone nounwind
define { i64, ptr } @"_ZN95_$LT$core..ops..range..RangeFrom$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$9end_bound17h8c2b9fc61f2ef8d4E"(ptr align 8 %self) unnamed_addr #1 !dbg !4461 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca { i64, ptr }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4463, metadata !DIExpression()), !dbg !4464
  store i64 2, ptr %0, align 8, !dbg !4465
  %1 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 0, !dbg !4466
  %2 = load i64, ptr %1, align 8, !dbg !4466, !range !933, !noundef !25
  %3 = getelementptr inbounds { i64, ptr }, ptr %0, i32 0, i32 1, !dbg !4466
  %4 = load ptr, ptr %3, align 8, !dbg !4466
  %5 = insertvalue { i64, ptr } undef, i64 %2, 0, !dbg !4466
  %6 = insertvalue { i64, ptr } %5, ptr %4, 1, !dbg !4466
  ret { i64, ptr } %6, !dbg !4466
}

; <core::ops::range::RangeFull as core::slice::index::SliceIndex<[T]>>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h1236a42616c915ceE"(ptr align 4 %slice.0, i64 %slice.1, ptr align 8 %0) unnamed_addr #0 !dbg !4467 {
start:
  %slice.dbg.spill = alloca { ptr, i64 }, align 8
  %self.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4472, metadata !DIExpression()), !dbg !4474
  %1 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 0
  store ptr %slice.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 1
  store i64 %slice.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %slice.dbg.spill, metadata !4473, metadata !DIExpression()), !dbg !4475
  %3 = insertvalue { ptr, i64 } undef, ptr %slice.0, 0, !dbg !4476
  %4 = insertvalue { ptr, i64 } %3, i64 %slice.1, 1, !dbg !4476
  ret { ptr, i64 } %4, !dbg !4476
}

; <core::ops::range::RangeFull as core::slice::index::SliceIndex<[T]>>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h4fc59dca0c6c18f7E"(ptr align 8 %slice.0, i64 %slice.1, ptr align 8 %0) unnamed_addr #0 !dbg !4477 {
start:
  %slice.dbg.spill = alloca { ptr, i64 }, align 8
  %self.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4481, metadata !DIExpression()), !dbg !4483
  %1 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 0
  store ptr %slice.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 1
  store i64 %slice.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %slice.dbg.spill, metadata !4482, metadata !DIExpression()), !dbg !4484
  %3 = insertvalue { ptr, i64 } undef, ptr %slice.0, 0, !dbg !4485
  %4 = insertvalue { ptr, i64 } %3, i64 %slice.1, 1, !dbg !4485
  ret { ptr, i64 } %4, !dbg !4485
}

; <core::ops::range::RangeFull as core::slice::index::SliceIndex<[T]>>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h58b326d8ae00784aE"(ptr align 8 %slice.0, i64 %slice.1, ptr align 8 %0) unnamed_addr #0 !dbg !4486 {
start:
  %slice.dbg.spill = alloca { ptr, i64 }, align 8
  %self.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4490, metadata !DIExpression()), !dbg !4492
  %1 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 0
  store ptr %slice.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 1
  store i64 %slice.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %slice.dbg.spill, metadata !4491, metadata !DIExpression()), !dbg !4493
  %3 = insertvalue { ptr, i64 } undef, ptr %slice.0, 0, !dbg !4494
  %4 = insertvalue { ptr, i64 } %3, i64 %slice.1, 1, !dbg !4494
  ret { ptr, i64 } %4, !dbg !4494
}

; <core::ops::range::RangeFull as core::slice::index::SliceIndex<[T]>>::index
; Function Attrs: inlinehint noredzone nounwind
define { ptr, i64 } @"_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17he3815458143cb2adE"(ptr align 8 %slice.0, i64 %slice.1, ptr align 8 %0) unnamed_addr #0 !dbg !4495 {
start:
  %slice.dbg.spill = alloca { ptr, i64 }, align 8
  %self.dbg.spill = alloca %"core::ops::range::RangeFull", align 1
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4499, metadata !DIExpression()), !dbg !4501
  %1 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 0
  store ptr %slice.0, ptr %1, align 8
  %2 = getelementptr inbounds { ptr, i64 }, ptr %slice.dbg.spill, i32 0, i32 1
  store i64 %slice.1, ptr %2, align 8
  call void @llvm.dbg.declare(metadata ptr %slice.dbg.spill, metadata !4500, metadata !DIExpression()), !dbg !4502
  %3 = insertvalue { ptr, i64 } undef, ptr %slice.0, 0, !dbg !4503
  %4 = insertvalue { ptr, i64 } %3, i64 %slice.1, 1, !dbg !4503
  ret { ptr, i64 } %4, !dbg !4503
}

; bit_field::to_regular_range
; Function Attrs: noredzone nounwind
define { i64, i64 } @_ZN9bit_field16to_regular_range17haaaa7fc17545a97dE(ptr align 8 %generic_rage, i64 %bit_length) unnamed_addr #1 !dbg !4504 {
start:
  %value.dbg.spill7 = alloca i64, align 8
  %value.dbg.spill5 = alloca i64, align 8
  %value.dbg.spill3 = alloca i64, align 8
  %value.dbg.spill = alloca i64, align 8
  %bit_length.dbg.spill = alloca i64, align 8
  %generic_rage.dbg.spill = alloca ptr, align 8
  %_10 = alloca { i64, ptr }, align 8
  %end = alloca i64, align 8
  %_4 = alloca { i64, ptr }, align 8
  %start1 = alloca i64, align 8
  %0 = alloca { i64, i64 }, align 8
  store ptr %generic_rage, ptr %generic_rage.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %generic_rage.dbg.spill, metadata !4508, metadata !DIExpression()), !dbg !4522
  store i64 %bit_length, ptr %bit_length.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %bit_length.dbg.spill, metadata !4509, metadata !DIExpression()), !dbg !4523
  call void @llvm.dbg.declare(metadata ptr %start1, metadata !4510, metadata !DIExpression()), !dbg !4524
  call void @llvm.dbg.declare(metadata ptr %end, metadata !4516, metadata !DIExpression()), !dbg !4525
; call <core::ops::range::RangeFrom<T> as core::ops::range::RangeBounds<T>>::start_bound
  %1 = call { i64, ptr } @"_ZN95_$LT$core..ops..range..RangeFrom$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$11start_bound17h5ca90a34995a9642E"(ptr align 8 %generic_rage) #8, !dbg !4526
  store { i64, ptr } %1, ptr %_4, align 8, !dbg !4526
  %_5 = load i64, ptr %_4, align 8, !dbg !4526, !range !933, !noundef !25
  switch i64 %_5, label %bb3 [
    i64 0, label %bb6
    i64 1, label %bb4
    i64 2, label %bb2
  ], !dbg !4527

bb3:                                              ; preds = %start
  unreachable, !dbg !4526

bb6:                                              ; preds = %start
  %2 = getelementptr inbounds { i64, ptr }, ptr %_4, i32 0, i32 1, !dbg !4528
  %_18 = load ptr, ptr %2, align 8, !dbg !4528, !nonnull !25, !align !1062, !noundef !25
  %value2 = load i64, ptr %_18, align 8, !dbg !4528, !noundef !25
  store i64 %value2, ptr %value.dbg.spill3, align 8, !dbg !4528
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill3, metadata !4514, metadata !DIExpression()), !dbg !4529
  store i64 %value2, ptr %start1, align 8, !dbg !4530
  br label %bb7, !dbg !4531

bb4:                                              ; preds = %start
  %3 = getelementptr inbounds { i64, ptr }, ptr %_4, i32 0, i32 1, !dbg !4532
  %_17 = load ptr, ptr %3, align 8, !dbg !4532, !nonnull !25, !align !1062, !noundef !25
  %value = load i64, ptr %_17, align 8, !dbg !4532, !noundef !25
  store i64 %value, ptr %value.dbg.spill, align 8, !dbg !4532
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !4512, metadata !DIExpression()), !dbg !4533
  %4 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %value, i64 1), !dbg !4534
  %_7.0 = extractvalue { i64, i1 } %4, 0, !dbg !4534
  %_7.1 = extractvalue { i64, i1 } %4, 1, !dbg !4534
  %5 = call i1 @llvm.expect.i1(i1 %_7.1, i1 false), !dbg !4534
  br i1 %5, label %panic, label %bb5, !dbg !4534

bb2:                                              ; preds = %start
  store i64 0, ptr %start1, align 8, !dbg !4535
  br label %bb7, !dbg !4535

bb7:                                              ; preds = %bb6, %bb5, %bb2
; call <core::ops::range::RangeFrom<T> as core::ops::range::RangeBounds<T>>::end_bound
  %6 = call { i64, ptr } @"_ZN95_$LT$core..ops..range..RangeFrom$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$9end_bound17h8c2b9fc61f2ef8d4E"(ptr align 8 %generic_rage) #8, !dbg !4536
  store { i64, ptr } %6, ptr %_10, align 8, !dbg !4536
  %_11 = load i64, ptr %_10, align 8, !dbg !4536, !range !933, !noundef !25
  switch i64 %_11, label %bb10 [
    i64 0, label %bb12
    i64 1, label %bb11
    i64 2, label %bb9
  ], !dbg !4537

bb5:                                              ; preds = %bb4
  store i64 %_7.0, ptr %start1, align 8, !dbg !4534
  br label %bb7, !dbg !4538

panic:                                            ; preds = %bb4
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @str.7, i64 28, ptr align 8 @alloc9612) #9, !dbg !4534
  unreachable, !dbg !4534

bb10:                                             ; preds = %bb7
  unreachable, !dbg !4536

bb12:                                             ; preds = %bb7
  %7 = getelementptr inbounds { i64, ptr }, ptr %_10, i32 0, i32 1, !dbg !4539
  %_20 = load ptr, ptr %7, align 8, !dbg !4539, !nonnull !25, !align !1062, !noundef !25
  %value6 = load i64, ptr %_20, align 8, !dbg !4539, !noundef !25
  store i64 %value6, ptr %value.dbg.spill7, align 8, !dbg !4539
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill7, metadata !4520, metadata !DIExpression()), !dbg !4540
  %8 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %value6, i64 1), !dbg !4541
  %_14.0 = extractvalue { i64, i1 } %8, 0, !dbg !4541
  %_14.1 = extractvalue { i64, i1 } %8, 1, !dbg !4541
  %9 = call i1 @llvm.expect.i1(i1 %_14.1, i1 false), !dbg !4541
  br i1 %9, label %panic8, label %bb13, !dbg !4541

bb11:                                             ; preds = %bb7
  %10 = getelementptr inbounds { i64, ptr }, ptr %_10, i32 0, i32 1, !dbg !4542
  %_19 = load ptr, ptr %10, align 8, !dbg !4542, !nonnull !25, !align !1062, !noundef !25
  %value4 = load i64, ptr %_19, align 8, !dbg !4542, !noundef !25
  store i64 %value4, ptr %value.dbg.spill5, align 8, !dbg !4542
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill5, metadata !4518, metadata !DIExpression()), !dbg !4543
  store i64 %value4, ptr %end, align 8, !dbg !4544
  br label %bb14, !dbg !4545

bb9:                                              ; preds = %bb7
  store i64 %bit_length, ptr %end, align 8, !dbg !4546
  br label %bb14, !dbg !4546

bb14:                                             ; preds = %bb13, %bb11, %bb9
  %_15 = load i64, ptr %start1, align 8, !dbg !4547, !noundef !25
  %_16 = load i64, ptr %end, align 8, !dbg !4548, !noundef !25
  store i64 %_15, ptr %0, align 8, !dbg !4547
  %11 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4547
  store i64 %_16, ptr %11, align 8, !dbg !4547
  %12 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !4549
  %13 = load i64, ptr %12, align 8, !dbg !4549, !noundef !25
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4549
  %15 = load i64, ptr %14, align 8, !dbg !4549, !noundef !25
  %16 = insertvalue { i64, i64 } undef, i64 %13, 0, !dbg !4549
  %17 = insertvalue { i64, i64 } %16, i64 %15, 1, !dbg !4549
  ret { i64, i64 } %17, !dbg !4549

bb13:                                             ; preds = %bb12
  store i64 %_14.0, ptr %end, align 8, !dbg !4541
  br label %bb14, !dbg !4550

panic8:                                           ; preds = %bb12
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @str.7, i64 28, ptr align 8 @alloc9614) #9, !dbg !4541
  unreachable, !dbg !4541
}

; bit_field::to_regular_range
; Function Attrs: noredzone nounwind
define { i64, i64 } @_ZN9bit_field16to_regular_range17hc0f449c7551f57deE(ptr align 8 %generic_rage, i64 %bit_length) unnamed_addr #1 !dbg !4551 {
start:
  %value.dbg.spill7 = alloca i64, align 8
  %value.dbg.spill5 = alloca i64, align 8
  %value.dbg.spill3 = alloca i64, align 8
  %value.dbg.spill = alloca i64, align 8
  %bit_length.dbg.spill = alloca i64, align 8
  %generic_rage.dbg.spill = alloca ptr, align 8
  %_10 = alloca { i64, ptr }, align 8
  %end = alloca i64, align 8
  %_4 = alloca { i64, ptr }, align 8
  %start1 = alloca i64, align 8
  %0 = alloca { i64, i64 }, align 8
  store ptr %generic_rage, ptr %generic_rage.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %generic_rage.dbg.spill, metadata !4555, metadata !DIExpression()), !dbg !4569
  store i64 %bit_length, ptr %bit_length.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %bit_length.dbg.spill, metadata !4556, metadata !DIExpression()), !dbg !4570
  call void @llvm.dbg.declare(metadata ptr %start1, metadata !4557, metadata !DIExpression()), !dbg !4571
  call void @llvm.dbg.declare(metadata ptr %end, metadata !4563, metadata !DIExpression()), !dbg !4572
; call <core::ops::range::Range<T> as core::ops::range::RangeBounds<T>>::start_bound
  %1 = call { i64, ptr } @"_ZN91_$LT$core..ops..range..Range$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$11start_bound17h8aa1183460092e50E"(ptr align 8 %generic_rage) #8, !dbg !4573
  store { i64, ptr } %1, ptr %_4, align 8, !dbg !4573
  %_5 = load i64, ptr %_4, align 8, !dbg !4573, !range !933, !noundef !25
  switch i64 %_5, label %bb3 [
    i64 0, label %bb6
    i64 1, label %bb4
    i64 2, label %bb2
  ], !dbg !4574

bb3:                                              ; preds = %start
  unreachable, !dbg !4573

bb6:                                              ; preds = %start
  %2 = getelementptr inbounds { i64, ptr }, ptr %_4, i32 0, i32 1, !dbg !4575
  %_18 = load ptr, ptr %2, align 8, !dbg !4575, !nonnull !25, !align !1062, !noundef !25
  %value2 = load i64, ptr %_18, align 8, !dbg !4575, !noundef !25
  store i64 %value2, ptr %value.dbg.spill3, align 8, !dbg !4575
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill3, metadata !4561, metadata !DIExpression()), !dbg !4576
  store i64 %value2, ptr %start1, align 8, !dbg !4577
  br label %bb7, !dbg !4578

bb4:                                              ; preds = %start
  %3 = getelementptr inbounds { i64, ptr }, ptr %_4, i32 0, i32 1, !dbg !4579
  %_17 = load ptr, ptr %3, align 8, !dbg !4579, !nonnull !25, !align !1062, !noundef !25
  %value = load i64, ptr %_17, align 8, !dbg !4579, !noundef !25
  store i64 %value, ptr %value.dbg.spill, align 8, !dbg !4579
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !4559, metadata !DIExpression()), !dbg !4580
  %4 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %value, i64 1), !dbg !4581
  %_7.0 = extractvalue { i64, i1 } %4, 0, !dbg !4581
  %_7.1 = extractvalue { i64, i1 } %4, 1, !dbg !4581
  %5 = call i1 @llvm.expect.i1(i1 %_7.1, i1 false), !dbg !4581
  br i1 %5, label %panic, label %bb5, !dbg !4581

bb2:                                              ; preds = %start
  store i64 0, ptr %start1, align 8, !dbg !4582
  br label %bb7, !dbg !4582

bb7:                                              ; preds = %bb6, %bb5, %bb2
; call <core::ops::range::Range<T> as core::ops::range::RangeBounds<T>>::end_bound
  %6 = call { i64, ptr } @"_ZN91_$LT$core..ops..range..Range$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$9end_bound17h62830de9cc81e4d0E"(ptr align 8 %generic_rage) #8, !dbg !4583
  store { i64, ptr } %6, ptr %_10, align 8, !dbg !4583
  %_11 = load i64, ptr %_10, align 8, !dbg !4583, !range !933, !noundef !25
  switch i64 %_11, label %bb10 [
    i64 0, label %bb12
    i64 1, label %bb11
    i64 2, label %bb9
  ], !dbg !4584

bb5:                                              ; preds = %bb4
  store i64 %_7.0, ptr %start1, align 8, !dbg !4581
  br label %bb7, !dbg !4585

panic:                                            ; preds = %bb4
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @str.7, i64 28, ptr align 8 @alloc9612) #9, !dbg !4581
  unreachable, !dbg !4581

bb10:                                             ; preds = %bb7
  unreachable, !dbg !4583

bb12:                                             ; preds = %bb7
  %7 = getelementptr inbounds { i64, ptr }, ptr %_10, i32 0, i32 1, !dbg !4586
  %_20 = load ptr, ptr %7, align 8, !dbg !4586, !nonnull !25, !align !1062, !noundef !25
  %value6 = load i64, ptr %_20, align 8, !dbg !4586, !noundef !25
  store i64 %value6, ptr %value.dbg.spill7, align 8, !dbg !4586
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill7, metadata !4567, metadata !DIExpression()), !dbg !4587
  %8 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %value6, i64 1), !dbg !4588
  %_14.0 = extractvalue { i64, i1 } %8, 0, !dbg !4588
  %_14.1 = extractvalue { i64, i1 } %8, 1, !dbg !4588
  %9 = call i1 @llvm.expect.i1(i1 %_14.1, i1 false), !dbg !4588
  br i1 %9, label %panic8, label %bb13, !dbg !4588

bb11:                                             ; preds = %bb7
  %10 = getelementptr inbounds { i64, ptr }, ptr %_10, i32 0, i32 1, !dbg !4589
  %_19 = load ptr, ptr %10, align 8, !dbg !4589, !nonnull !25, !align !1062, !noundef !25
  %value4 = load i64, ptr %_19, align 8, !dbg !4589, !noundef !25
  store i64 %value4, ptr %value.dbg.spill5, align 8, !dbg !4589
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill5, metadata !4565, metadata !DIExpression()), !dbg !4590
  store i64 %value4, ptr %end, align 8, !dbg !4591
  br label %bb14, !dbg !4592

bb9:                                              ; preds = %bb7
  store i64 %bit_length, ptr %end, align 8, !dbg !4593
  br label %bb14, !dbg !4593

bb14:                                             ; preds = %bb13, %bb11, %bb9
  %_15 = load i64, ptr %start1, align 8, !dbg !4594, !noundef !25
  %_16 = load i64, ptr %end, align 8, !dbg !4595, !noundef !25
  store i64 %_15, ptr %0, align 8, !dbg !4594
  %11 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4594
  store i64 %_16, ptr %11, align 8, !dbg !4594
  %12 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !4596
  %13 = load i64, ptr %12, align 8, !dbg !4596, !noundef !25
  %14 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4596
  %15 = load i64, ptr %14, align 8, !dbg !4596, !noundef !25
  %16 = insertvalue { i64, i64 } undef, i64 %13, 0, !dbg !4596
  %17 = insertvalue { i64, i64 } %16, i64 %15, 1, !dbg !4596
  ret { i64, i64 } %17, !dbg !4596

bb13:                                             ; preds = %bb12
  store i64 %_14.0, ptr %end, align 8, !dbg !4588
  br label %bb14, !dbg !4597

panic8:                                           ; preds = %bb12
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @str.7, i64 28, ptr align 8 @alloc9614) #9, !dbg !4588
  unreachable, !dbg !4588
}

; <x86_64::addr::VirtAddrNotValid as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN67_$LT$x86_64..addr..VirtAddrNotValid$u20$as$u20$core..fmt..Debug$GT$3fmt17h12734afb36735bd2E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !4598 {
start:
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_7.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_23 = alloca { i64, i64 }, align 8
  %_22 = alloca { i64, i64 }, align 8
  %_20 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_19 = alloca [1 x %"core::fmt::rt::v1::Argument"], align 8
  %_14 = alloca [1 x { ptr, ptr }], align 8
  %_10 = alloca %"core::fmt::Arguments<'_>", align 8
  %_6 = alloca %"core::fmt::builders::DebugTuple<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4605, metadata !DIExpression()), !dbg !4607
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !4606, metadata !DIExpression()), !dbg !4608
; call core::fmt::Formatter::debug_tuple
  call void @_ZN4core3fmt9Formatter11debug_tuple17h146de323b3e0af11E(ptr sret(%"core::fmt::builders::DebugTuple<'_, '_>") %_6, ptr align 8 %f, ptr align 1 @alloc9615, i64 16) #8, !dbg !4609
; call core::fmt::ArgumentV1::new_lower_hex
  %0 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h324fae9951ab87e4E(ptr align 8 %self) #8, !dbg !4610
  %_15.0 = extractvalue { ptr, ptr } %0, 0, !dbg !4610
  %_15.1 = extractvalue { ptr, ptr } %0, 1, !dbg !4610
  %1 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_14, i64 0, i64 0, !dbg !4610
  %2 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 0, !dbg !4610
  store ptr %_15.0, ptr %2, align 8, !dbg !4610
  %3 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !4610
  store ptr %_15.1, ptr %3, align 8, !dbg !4610
  store i64 2, ptr %_22, align 8, !dbg !4610
  store i64 2, ptr %_23, align 8, !dbg !4610
  %4 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 0, !dbg !4610
  %5 = load i64, ptr %4, align 8, !dbg !4610, !range !933, !noundef !25
  %6 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 1, !dbg !4610
  %7 = load i64, ptr %6, align 8, !dbg !4610
  %8 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 0, !dbg !4610
  %9 = load i64, ptr %8, align 8, !dbg !4610, !range !933, !noundef !25
  %10 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 1, !dbg !4610
  %11 = load i64, ptr %10, align 8, !dbg !4610
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4611, metadata !DIExpression()), !dbg !4621
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4616, metadata !DIExpression()), !dbg !4623
  store i8 3, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4617, metadata !DIExpression()), !dbg !4624
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4618, metadata !DIExpression()), !dbg !4625
  store i64 %5, ptr %precision.dbg.spill.i, align 8
  %12 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %7, ptr %12, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4619, metadata !DIExpression()), !dbg !4626
  store i64 %9, ptr %width.dbg.spill.i, align 8
  %13 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %11, ptr %13, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4620, metadata !DIExpression()), !dbg !4627
  %14 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 3, !dbg !4628
  store i32 32, ptr %14, align 4, !dbg !4628
  %15 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 4, !dbg !4628
  store i8 3, ptr %15, align 8, !dbg !4628
  %16 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 2, !dbg !4628
  store i32 4, ptr %16, align 8, !dbg !4628
  store i64 %5, ptr %_7.i, align 8, !dbg !4628
  %17 = getelementptr inbounds { i64, i64 }, ptr %_7.i, i32 0, i32 1, !dbg !4628
  store i64 %7, ptr %17, align 8, !dbg !4628
  %18 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 1, !dbg !4628
  store i64 %9, ptr %18, align 8, !dbg !4628
  %19 = getelementptr inbounds { i64, i64 }, ptr %18, i32 0, i32 1, !dbg !4628
  store i64 %11, ptr %19, align 8, !dbg !4628
  %20 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_20, i32 0, i32 1, !dbg !4629
  store i64 0, ptr %20, align 8, !dbg !4629
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_20, ptr align 8 %_7.i, i64 48, i1 false), !dbg !4629
  %21 = getelementptr inbounds [1 x %"core::fmt::rt::v1::Argument"], ptr %_19, i64 0, i64 0, !dbg !4610
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %21, ptr align 8 %_20, i64 56, i1 false), !dbg !4610
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h0d18fbb15759c5efE(ptr sret(%"core::fmt::Arguments<'_>") %_10, ptr align 8 @alloc8516, i64 1, ptr align 8 %_14, i64 1, ptr align 8 %_19, i64 1) #8, !dbg !4610
; call core::fmt::builders::DebugTuple::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders10DebugTuple5field17hb1ed49cc37bd28bfE(ptr align 8 %_6, ptr align 1 %_10, ptr align 8 @vtable.9) #8, !dbg !4609
; call core::fmt::builders::DebugTuple::finish
  %22 = call zeroext i1 @_ZN4core3fmt8builders10DebugTuple6finish17hf812845f43310f43E(ptr align 8 %_4) #8, !dbg !4609
  ret i1 %22, !dbg !4630
}

; x86_64::addr::VirtAddr::new
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr8VirtAddr3new17hdef977acfd872357E(i64 %addr) unnamed_addr #0 !dbg !4631 {
start:
  %addr.dbg.spill = alloca i64, align 8
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !4635, metadata !DIExpression()), !dbg !4636
; call x86_64::addr::VirtAddr::try_new
  %0 = call { i64, i64 } @_ZN6x86_644addr8VirtAddr7try_new17h3da1845f1194787cE(i64 %addr) #8, !dbg !4637
  %_2.0 = extractvalue { i64, i64 } %0, 0, !dbg !4637
  %_2.1 = extractvalue { i64, i64 } %0, 1, !dbg !4637
; call core::result::Result<T,E>::expect
  %1 = call i64 @"_ZN4core6result19Result$LT$T$C$E$GT$6expect17hbe64cfac8d5094f0E"(i64 %_2.0, i64 %_2.1, ptr align 1 @alloc9619, i64 74, ptr align 8 @alloc9621) #8, !dbg !4637
  ret i64 %1, !dbg !4638
}

; x86_64::addr::VirtAddr::try_new
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @_ZN6x86_644addr8VirtAddr7try_new17h3da1845f1194787cE(i64 %0) unnamed_addr #0 !dbg !4639 {
start:
  %_7 = alloca i64, align 8
  %_5 = alloca i64, align 8
  %_4 = alloca { i64, i64 }, align 8
  %1 = alloca { i64, i64 }, align 8
  %addr = alloca i64, align 8
  store i64 %0, ptr %addr, align 8
  call void @llvm.dbg.declare(metadata ptr %addr, metadata !4643, metadata !DIExpression()), !dbg !4644
  store i64 47, ptr %_4, align 8, !dbg !4645
  %2 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 1, !dbg !4645
  store i64 64, ptr %2, align 8, !dbg !4645
  %3 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 0, !dbg !4646
  %4 = load i64, ptr %3, align 8, !dbg !4646, !noundef !25
  %5 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 1, !dbg !4646
  %6 = load i64, ptr %5, align 8, !dbg !4646, !noundef !25
; call <u64 as bit_field::BitField>::get_bits
  %_2 = call i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17h42b9763573d7c860E"(ptr align 8 %addr, i64 %4, i64 %6) #8, !dbg !4646
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 131071, label %bb3
    i64 1, label %bb4
  ], !dbg !4647

bb2:                                              ; preds = %start
  %7 = load i64, ptr %addr, align 8, !dbg !4648, !noundef !25
  store i64 %7, ptr %_7, align 8, !dbg !4648
  %8 = load i64, ptr %_7, align 8, !dbg !4649, !noundef !25
  %9 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !4649
  store i64 %8, ptr %9, align 8, !dbg !4649
  store i64 1, ptr %1, align 8, !dbg !4649
  br label %bb6, !dbg !4650

bb3:                                              ; preds = %start, %start
  %10 = load i64, ptr %addr, align 8, !dbg !4651, !noundef !25
  store i64 %10, ptr %_5, align 8, !dbg !4651
  %11 = load i64, ptr %_5, align 8, !dbg !4652, !noundef !25
  %12 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !4652
  store i64 %11, ptr %12, align 8, !dbg !4652
  store i64 0, ptr %1, align 8, !dbg !4652
  br label %bb6, !dbg !4653

bb4:                                              ; preds = %start
  %13 = load i64, ptr %addr, align 8, !dbg !4654, !noundef !25
; call x86_64::addr::VirtAddr::new_truncate
  %_6 = call i64 @_ZN6x86_644addr8VirtAddr12new_truncate17hcd12515361e00f13E(i64 %13) #8, !dbg !4654
  %14 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !4655
  store i64 %_6, ptr %14, align 8, !dbg !4655
  store i64 0, ptr %1, align 8, !dbg !4655
  br label %bb6, !dbg !4656

bb6:                                              ; preds = %bb3, %bb4, %bb2
  %15 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !4657
  %16 = load i64, ptr %15, align 8, !dbg !4657, !range !1887, !noundef !25
  %17 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !4657
  %18 = load i64, ptr %17, align 8, !dbg !4657, !noundef !25
  %19 = insertvalue { i64, i64 } undef, i64 %16, 0, !dbg !4657
  %20 = insertvalue { i64, i64 } %19, i64 %18, 1, !dbg !4657
  ret { i64, i64 } %20, !dbg !4657
}

; x86_64::addr::VirtAddr::new_truncate
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr8VirtAddr12new_truncate17hcd12515361e00f13E(i64 %addr) unnamed_addr #0 !dbg !4658 {
start:
  %addr.dbg.spill = alloca i64, align 8
  %0 = alloca i64, align 8
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !4660, metadata !DIExpression()), !dbg !4661
  %_6.0 = shl i64 %addr, 16, !dbg !4662
  %_7.0 = ashr i64 %_6.0, 16, !dbg !4663
  store i64 %_7.0, ptr %0, align 8, !dbg !4664
  %1 = load i64, ptr %0, align 8, !dbg !4665, !noundef !25
  ret i64 %1, !dbg !4665
}

; x86_64::addr::VirtAddr::new_unsafe
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr8VirtAddr10new_unsafe17h78ec8daa5512b6b2E(i64 %addr) unnamed_addr #0 !dbg !4666 {
start:
  %addr.dbg.spill = alloca i64, align 8
  %0 = alloca i64, align 8
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !4668, metadata !DIExpression()), !dbg !4669
  store i64 %addr, ptr %0, align 8, !dbg !4670
  %1 = load i64, ptr %0, align 8, !dbg !4671, !noundef !25
  ret i64 %1, !dbg !4671
}

; x86_64::addr::VirtAddr::as_u64
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr8VirtAddr6as_u6417hdb892a45a8545a99E(i64 %self) unnamed_addr #0 !dbg !4672 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4676, metadata !DIExpression()), !dbg !4677
  ret i64 %self, !dbg !4678
}

; x86_64::addr::VirtAddr::as_ptr
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN6x86_644addr8VirtAddr6as_ptr17he56682e655c5d15bE(i64 %self) unnamed_addr #0 !dbg !4679 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4684, metadata !DIExpression()), !dbg !4685
; call x86_64::addr::VirtAddr::as_u64
  %_2 = call i64 @_ZN6x86_644addr8VirtAddr6as_u6417hdb892a45a8545a99E(i64 %self) #8, !dbg !4686
  %0 = inttoptr i64 %_2 to ptr, !dbg !4686
  ret ptr %0, !dbg !4687
}

; x86_64::addr::VirtAddr::as_mut_ptr
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17h5fc82bd6470deae1E(i64 %self) unnamed_addr #0 !dbg !4688 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4693, metadata !DIExpression()), !dbg !4694
; call x86_64::addr::VirtAddr::as_ptr
  %_2 = call ptr @_ZN6x86_644addr8VirtAddr6as_ptr17he56682e655c5d15bE(i64 %self) #8, !dbg !4695
  ret ptr %_2, !dbg !4696
}

; x86_64::addr::VirtAddr::align_down
; Function Attrs: inlinehint noredzone nounwind
define i64 @_ZN6x86_644addr8VirtAddr10align_down17h44f21a4edde55fedE(i64 %self, i64 %align) unnamed_addr #0 !dbg !4697 {
start:
  %align.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4701, metadata !DIExpression()), !dbg !4704
  store i64 %align, ptr %align.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill, metadata !4702, metadata !DIExpression()), !dbg !4705
; call <T as core::convert::Into<U>>::into
  %_5 = call i64 @"_ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h18352197de419f01E"(i64 %align) #8, !dbg !4706
; call x86_64::addr::align_down
  %_3 = call i64 @_ZN6x86_644addr10align_down17h06e54848f13014e0E(i64 %self, i64 %_5) #8, !dbg !4707
; call x86_64::addr::VirtAddr::new_truncate
  %0 = call i64 @_ZN6x86_644addr8VirtAddr12new_truncate17hcd12515361e00f13E(i64 %_3) #8, !dbg !4708
  ret i64 %0, !dbg !4709
}

; x86_64::addr::VirtAddr::page_offset
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_644addr8VirtAddr11page_offset17h632b7120e17b8dfaE(i64 %self) unnamed_addr #0 !dbg !4710 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4717, metadata !DIExpression()), !dbg !4718
  %_2 = trunc i64 %self to i16, !dbg !4719
; call x86_64::structures::paging::page_table::PageOffset::new_truncate
  %0 = call i16 @_ZN6x86_6410structures6paging10page_table10PageOffset12new_truncate17h807dedc96318df91E(i16 %_2) #8, !dbg !4720
  ret i16 %0, !dbg !4721
}

; x86_64::addr::VirtAddr::p1_index
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_644addr8VirtAddr8p1_index17h3953ca10aaf99140E(i64 %self) unnamed_addr #0 !dbg !4722 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4726, metadata !DIExpression()), !dbg !4727
  %_5.0 = lshr i64 %self, 12, !dbg !4728
  %_2 = trunc i64 %_5.0 to i16, !dbg !4728
; call x86_64::structures::paging::page_table::PageTableIndex::new_truncate
  %0 = call i16 @_ZN6x86_6410structures6paging10page_table14PageTableIndex12new_truncate17h2fdabe118884a4cdE(i16 %_2) #8, !dbg !4729
  ret i16 %0, !dbg !4730
}

; x86_64::addr::VirtAddr::p2_index
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_644addr8VirtAddr8p2_index17h438a5a73a49e49e9E(i64 %self) unnamed_addr #0 !dbg !4731 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4733, metadata !DIExpression()), !dbg !4734
  %_6.0 = lshr i64 %self, 12, !dbg !4735
  %_7.0 = lshr i64 %_6.0, 9, !dbg !4736
  %_2 = trunc i64 %_7.0 to i16, !dbg !4736
; call x86_64::structures::paging::page_table::PageTableIndex::new_truncate
  %0 = call i16 @_ZN6x86_6410structures6paging10page_table14PageTableIndex12new_truncate17h2fdabe118884a4cdE(i16 %_2) #8, !dbg !4737
  ret i16 %0, !dbg !4738
}

; x86_64::addr::VirtAddr::p3_index
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_644addr8VirtAddr8p3_index17ha101ec511c413ae2E(i64 %self) unnamed_addr #0 !dbg !4739 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4741, metadata !DIExpression()), !dbg !4742
  %_7.0 = lshr i64 %self, 12, !dbg !4743
  %_8.0 = lshr i64 %_7.0, 9, !dbg !4743
  %_9.0 = lshr i64 %_8.0, 9, !dbg !4744
  %_2 = trunc i64 %_9.0 to i16, !dbg !4744
; call x86_64::structures::paging::page_table::PageTableIndex::new_truncate
  %0 = call i16 @_ZN6x86_6410structures6paging10page_table14PageTableIndex12new_truncate17h2fdabe118884a4cdE(i16 %_2) #8, !dbg !4745
  ret i16 %0, !dbg !4746
}

; x86_64::addr::VirtAddr::p4_index
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_644addr8VirtAddr8p4_index17h2e5ca0b0992a928cE(i64 %self) unnamed_addr #0 !dbg !4747 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4749, metadata !DIExpression()), !dbg !4750
  %_8.0 = lshr i64 %self, 12, !dbg !4751
  %_9.0 = lshr i64 %_8.0, 9, !dbg !4751
  %_10.0 = lshr i64 %_9.0, 9, !dbg !4751
  %_11.0 = lshr i64 %_10.0, 9, !dbg !4752
  %_2 = trunc i64 %_11.0 to i16, !dbg !4752
; call x86_64::structures::paging::page_table::PageTableIndex::new_truncate
  %0 = call i16 @_ZN6x86_6410structures6paging10page_table14PageTableIndex12new_truncate17h2fdabe118884a4cdE(i16 %_2) #8, !dbg !4753
  ret i16 %0, !dbg !4754
}

; <x86_64::addr::VirtAddr as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN59_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17hfc8eda48723fa718E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !4755 {
start:
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_7.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_23 = alloca { i64, i64 }, align 8
  %_22 = alloca { i64, i64 }, align 8
  %_20 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_19 = alloca [1 x %"core::fmt::rt::v1::Argument"], align 8
  %_14 = alloca [1 x { ptr, ptr }], align 8
  %_10 = alloca %"core::fmt::Arguments<'_>", align 8
  %_6 = alloca %"core::fmt::builders::DebugTuple<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4758, metadata !DIExpression()), !dbg !4760
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !4759, metadata !DIExpression()), !dbg !4761
; call core::fmt::Formatter::debug_tuple
  call void @_ZN4core3fmt9Formatter11debug_tuple17h146de323b3e0af11E(ptr sret(%"core::fmt::builders::DebugTuple<'_, '_>") %_6, ptr align 8 %f, ptr align 1 @alloc9622, i64 8) #8, !dbg !4762
; call core::fmt::ArgumentV1::new_lower_hex
  %0 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h324fae9951ab87e4E(ptr align 8 %self) #8, !dbg !4763
  %_15.0 = extractvalue { ptr, ptr } %0, 0, !dbg !4763
  %_15.1 = extractvalue { ptr, ptr } %0, 1, !dbg !4763
  %1 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_14, i64 0, i64 0, !dbg !4763
  %2 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 0, !dbg !4763
  store ptr %_15.0, ptr %2, align 8, !dbg !4763
  %3 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !4763
  store ptr %_15.1, ptr %3, align 8, !dbg !4763
  store i64 2, ptr %_22, align 8, !dbg !4763
  store i64 2, ptr %_23, align 8, !dbg !4763
  %4 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 0, !dbg !4763
  %5 = load i64, ptr %4, align 8, !dbg !4763, !range !933, !noundef !25
  %6 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 1, !dbg !4763
  %7 = load i64, ptr %6, align 8, !dbg !4763
  %8 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 0, !dbg !4763
  %9 = load i64, ptr %8, align 8, !dbg !4763, !range !933, !noundef !25
  %10 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 1, !dbg !4763
  %11 = load i64, ptr %10, align 8, !dbg !4763
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4611, metadata !DIExpression()), !dbg !4764
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4616, metadata !DIExpression()), !dbg !4766
  store i8 3, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4617, metadata !DIExpression()), !dbg !4767
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4618, metadata !DIExpression()), !dbg !4768
  store i64 %5, ptr %precision.dbg.spill.i, align 8
  %12 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %7, ptr %12, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4619, metadata !DIExpression()), !dbg !4769
  store i64 %9, ptr %width.dbg.spill.i, align 8
  %13 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %11, ptr %13, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4620, metadata !DIExpression()), !dbg !4770
  %14 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 3, !dbg !4771
  store i32 32, ptr %14, align 4, !dbg !4771
  %15 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 4, !dbg !4771
  store i8 3, ptr %15, align 8, !dbg !4771
  %16 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 2, !dbg !4771
  store i32 4, ptr %16, align 8, !dbg !4771
  store i64 %5, ptr %_7.i, align 8, !dbg !4771
  %17 = getelementptr inbounds { i64, i64 }, ptr %_7.i, i32 0, i32 1, !dbg !4771
  store i64 %7, ptr %17, align 8, !dbg !4771
  %18 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 1, !dbg !4771
  store i64 %9, ptr %18, align 8, !dbg !4771
  %19 = getelementptr inbounds { i64, i64 }, ptr %18, i32 0, i32 1, !dbg !4771
  store i64 %11, ptr %19, align 8, !dbg !4771
  %20 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_20, i32 0, i32 1, !dbg !4772
  store i64 0, ptr %20, align 8, !dbg !4772
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_20, ptr align 8 %_7.i, i64 48, i1 false), !dbg !4772
  %21 = getelementptr inbounds [1 x %"core::fmt::rt::v1::Argument"], ptr %_19, i64 0, i64 0, !dbg !4763
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %21, ptr align 8 %_20, i64 56, i1 false), !dbg !4763
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h0d18fbb15759c5efE(ptr sret(%"core::fmt::Arguments<'_>") %_10, ptr align 8 @alloc8516, i64 1, ptr align 8 %_14, i64 1, ptr align 8 %_19, i64 1) #8, !dbg !4763
; call core::fmt::builders::DebugTuple::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders10DebugTuple5field17hb1ed49cc37bd28bfE(ptr align 8 %_6, ptr align 1 %_10, ptr align 8 @vtable.9) #8, !dbg !4762
; call core::fmt::builders::DebugTuple::finish
  %22 = call zeroext i1 @_ZN4core3fmt8builders10DebugTuple6finish17hf812845f43310f43E(ptr align 8 %_4) #8, !dbg !4762
  ret i1 %22, !dbg !4773
}

; <x86_64::addr::VirtAddr as core::fmt::LowerHex>::fmt
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN62_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h446f02c8e7efee49E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #0 !dbg !4774 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4777, metadata !DIExpression()), !dbg !4779
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !4778, metadata !DIExpression()), !dbg !4780
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h5485057207139f05E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !4781
  ret i1 %0, !dbg !4782
}

; <x86_64::addr::VirtAddr as core::ops::arith::Add<u64>>::add
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @"_ZN75_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..ops..arith..Add$LT$u64$GT$$GT$3add17ha9cba5188a4ce5abE"(i64 %self, i64 %rhs) unnamed_addr #0 !dbg !4783 {
start:
  %rhs.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4786, metadata !DIExpression()), !dbg !4788
  store i64 %rhs, ptr %rhs.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %rhs.dbg.spill, metadata !4787, metadata !DIExpression()), !dbg !4789
  %0 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %self, i64 %rhs), !dbg !4790
  %_5.0 = extractvalue { i64, i1 } %0, 0, !dbg !4790
  %_5.1 = extractvalue { i64, i1 } %0, 1, !dbg !4790
  %1 = call i1 @llvm.expect.i1(i1 %_5.1, i1 false), !dbg !4790
  br i1 %1, label %panic, label %bb1, !dbg !4790

bb1:                                              ; preds = %start
; call x86_64::addr::VirtAddr::new
  %2 = call i64 @_ZN6x86_644addr8VirtAddr3new17hdef977acfd872357E(i64 %_5.0) #8, !dbg !4791
  ret i64 %2, !dbg !4792

panic:                                            ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @str.7, i64 28, ptr align 8 @alloc9624) #9, !dbg !4790
  unreachable, !dbg !4790
}

; <x86_64::addr::VirtAddr as core::iter::range::Step>::steps_between
; Function Attrs: noredzone nounwind
define { i64, i64 } @"_ZN66_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..iter..range..Step$GT$13steps_between17h960fabed5f410dcaE"(ptr align 8 %start1, ptr align 8 %end) unnamed_addr #1 !dbg !4793 {
start:
  %val.dbg.spill = alloca i64, align 8
  %residual.dbg.spill = alloca %"core::option::Option<core::convert::Infallible>::None", align 1
  %end.dbg.spill = alloca ptr, align 8
  %start.dbg.spill = alloca ptr, align 8
  %_12 = alloca i8, align 1
  %_4 = alloca { i64, i64 }, align 8
  %steps = alloca i64, align 8
  %0 = alloca { i64, i64 }, align 8
  store ptr %start1, ptr %start.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %start.dbg.spill, metadata !4798, metadata !DIExpression()), !dbg !4806
  store ptr %end, ptr %end.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %end.dbg.spill, metadata !4799, metadata !DIExpression()), !dbg !4807
  call void @llvm.dbg.declare(metadata ptr %steps, metadata !4800, metadata !DIExpression()), !dbg !4808
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !4802, metadata !DIExpression()), !dbg !4809
  %_6 = load i64, ptr %end, align 8, !dbg !4810, !noundef !25
  %_7 = load i64, ptr %start1, align 8, !dbg !4811, !noundef !25
; call core::num::<impl u64>::checked_sub
  %1 = call { i64, i64 } @"_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_sub17h18a34b1d74441cfcE"(i64 %_6, i64 %_7) #8, !dbg !4810
  %_5.0 = extractvalue { i64, i64 } %1, 0, !dbg !4810
  %_5.1 = extractvalue { i64, i64 } %1, 1, !dbg !4810
; call <core::option::Option<T> as core::ops::try_trait::Try>::branch
  %2 = call { i64, i64 } @"_ZN75_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd2f5ebec06ca1211E"(i64 %_5.0, i64 %_5.1) #8, !dbg !4810
  store { i64, i64 } %2, ptr %_4, align 8, !dbg !4810
  %_8 = load i64, ptr %_4, align 8, !dbg !4810, !range !1887, !noundef !25
  %3 = icmp eq i64 %_8, 0, !dbg !4810
  br i1 %3, label %bb3, label %bb5, !dbg !4810

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 1, !dbg !4810
  %val = load i64, ptr %4, align 8, !dbg !4810, !noundef !25
  store i64 %val, ptr %val.dbg.spill, align 8, !dbg !4810
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !4804, metadata !DIExpression()), !dbg !4812
  store i64 %val, ptr %steps, align 8, !dbg !4812
; call <u64 as bit_field::BitField>::get_bit
  %_13 = call zeroext i1 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$7get_bit17hf8ec31565a1377f0E"(ptr align 8 %end, i64 47) #8, !dbg !4813
  br i1 %_13, label %bb7, label %bb6, !dbg !4813

bb5:                                              ; preds = %start
; call <core::option::Option<T> as core::ops::try_trait::FromResidual>::from_residual
  %5 = call { i64, i64 } @"_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17h4a7aefce7316d678E"() #8, !dbg !4814
  store { i64, i64 } %5, ptr %0, align 8, !dbg !4814
  br label %bb16, !dbg !4814

bb4:                                              ; No predecessors!
  unreachable, !dbg !4810

bb16:                                             ; preds = %bb14, %bb5
  %6 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !4815
  %7 = load i64, ptr %6, align 8, !dbg !4815, !range !1887, !noundef !25
  %8 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4815
  %9 = load i64, ptr %8, align 8, !dbg !4815
  %10 = insertvalue { i64, i64 } undef, i64 %7, 0, !dbg !4815
  %11 = insertvalue { i64, i64 } %10, i64 %9, 1, !dbg !4815
  ret { i64, i64 } %11, !dbg !4815

bb6:                                              ; preds = %bb3
  store i8 0, ptr %_12, align 1, !dbg !4813
  br label %bb8, !dbg !4813

bb7:                                              ; preds = %bb3
; call <u64 as bit_field::BitField>::get_bit
  %_16 = call zeroext i1 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$7get_bit17hf8ec31565a1377f0E"(ptr align 8 %start1, i64 47) #8, !dbg !4816
  %_15 = xor i1 %_16, true, !dbg !4817
  %12 = zext i1 %_15 to i8, !dbg !4813
  store i8 %12, ptr %_12, align 1, !dbg !4813
  br label %bb8, !dbg !4813

bb8:                                              ; preds = %bb6, %bb7
  %13 = load i8, ptr %_12, align 1, !dbg !4813, !range !1608, !noundef !25
  %14 = trunc i8 %13 to i1, !dbg !4813
  br i1 %14, label %bb11, label %bb14, !dbg !4813

bb14:                                             ; preds = %bb11, %bb8
  %_22 = load i64, ptr %steps, align 8, !dbg !4818, !noundef !25
; call core::convert::num::ptr_try_from_impls::<impl core::convert::TryFrom<u64> for usize>::try_from
  %15 = call { i64, i64 } @"_ZN4core7convert3num18ptr_try_from_impls69_$LT$impl$u20$core..convert..TryFrom$LT$u64$GT$$u20$for$u20$usize$GT$8try_from17h6abb4677e74fc26fE"(i64 %_22) #8, !dbg !4819
  %_21.0 = extractvalue { i64, i64 } %15, 0, !dbg !4819
  %_21.1 = extractvalue { i64, i64 } %15, 1, !dbg !4819
; call core::result::Result<T,E>::ok
  %16 = call { i64, i64 } @"_ZN4core6result19Result$LT$T$C$E$GT$2ok17h26b49bf01cd265c1E"(i64 %_21.0, i64 %_21.1) #8, !dbg !4819
  store { i64, i64 } %16, ptr %0, align 8, !dbg !4819
  br label %bb16, !dbg !4819

bb11:                                             ; preds = %bb8
  %_20 = load i64, ptr %steps, align 8, !dbg !4820, !noundef !25
; call core::num::<impl u64>::checked_sub
  %17 = call { i64, i64 } @"_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_sub17h18a34b1d74441cfcE"(i64 %_20, i64 -281474976710656) #8, !dbg !4820
  %_19.0 = extractvalue { i64, i64 } %17, 0, !dbg !4820
  %_19.1 = extractvalue { i64, i64 } %17, 1, !dbg !4820
; call core::option::Option<T>::unwrap
  %_18 = call i64 @"_ZN4core6option15Option$LT$T$GT$6unwrap17h4c9757b58245eb87E"(i64 %_19.0, i64 %_19.1, ptr align 8 @alloc9626) #8, !dbg !4820
  store i64 %_18, ptr %steps, align 8, !dbg !4821
  br label %bb14, !dbg !4822
}

; <x86_64::addr::VirtAddr as core::iter::range::Step>::forward_checked
; Function Attrs: noredzone nounwind
define { i64, i64 } @"_ZN66_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..iter..range..Step$GT$15forward_checked17hab6a64d819f8e4a3E"(i64 %start1, i64 %count) unnamed_addr #1 !dbg !4823 {
start:
  %val.dbg.spill = alloca i64, align 8
  %offset.dbg.spill = alloca i64, align 8
  %residual.dbg.spill2 = alloca %"core::option::Option<core::convert::Infallible>::None", align 1
  %residual.dbg.spill = alloca %"core::option::Option<core::convert::Infallible>::None", align 1
  %count.dbg.spill = alloca i64, align 8
  %start.dbg.spill = alloca i64, align 8
  %_12 = alloca { i64, i64 }, align 8
  %addr = alloca i64, align 8
  %_3 = alloca { i64, i64 }, align 8
  %0 = alloca { i64, i64 }, align 8
  store i64 %start1, ptr %start.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %start.dbg.spill, metadata !4827, metadata !DIExpression()), !dbg !4841
  store i64 %count, ptr %count.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill, metadata !4828, metadata !DIExpression()), !dbg !4842
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !4831, metadata !DIExpression()), !dbg !4843
  call void @llvm.dbg.declare(metadata ptr %addr, metadata !4835, metadata !DIExpression()), !dbg !4844
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill2, metadata !4837, metadata !DIExpression()), !dbg !4845
; call core::convert::num::ptr_try_from_impls::<impl core::convert::TryFrom<usize> for u64>::try_from
  %1 = call { i64, i64 } @"_ZN4core7convert3num18ptr_try_from_impls69_$LT$impl$u20$core..convert..TryFrom$LT$usize$GT$$u20$for$u20$u64$GT$8try_from17hda7acd3d0c97f301E"(i64 %count) #8, !dbg !4846
  %_5.0 = extractvalue { i64, i64 } %1, 0, !dbg !4846
  %_5.1 = extractvalue { i64, i64 } %1, 1, !dbg !4846
; call core::result::Result<T,E>::ok
  %2 = call { i64, i64 } @"_ZN4core6result19Result$LT$T$C$E$GT$2ok17hde170e0f7da4831bE"(i64 %_5.0, i64 %_5.1) #8, !dbg !4846
  %_4.0 = extractvalue { i64, i64 } %2, 0, !dbg !4846
  %_4.1 = extractvalue { i64, i64 } %2, 1, !dbg !4846
; call <core::option::Option<T> as core::ops::try_trait::Try>::branch
  %3 = call { i64, i64 } @"_ZN75_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd2f5ebec06ca1211E"(i64 %_4.0, i64 %_4.1) #8, !dbg !4846
  store { i64, i64 } %3, ptr %_3, align 8, !dbg !4846
  %_6 = load i64, ptr %_3, align 8, !dbg !4846, !range !1887, !noundef !25
  %4 = icmp eq i64 %_6, 0, !dbg !4846
  br i1 %4, label %bb4, label %bb6, !dbg !4846

bb4:                                              ; preds = %start
  %5 = getelementptr inbounds { i64, i64 }, ptr %_3, i32 0, i32 1, !dbg !4846
  %offset = load i64, ptr %5, align 8, !dbg !4846, !noundef !25
  store i64 %offset, ptr %offset.dbg.spill, align 8, !dbg !4846
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill, metadata !4829, metadata !DIExpression()), !dbg !4847
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill, metadata !4833, metadata !DIExpression()), !dbg !4848
  %_10 = icmp ugt i64 %offset, 281474976710656, !dbg !4849
  br i1 %_10, label %bb7, label %bb8, !dbg !4849

bb6:                                              ; preds = %start
; call <core::option::Option<T> as core::ops::try_trait::FromResidual>::from_residual
  %6 = call { i64, i64 } @"_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17h4eb0146c794948f0E"() #8, !dbg !4850
  store { i64, i64 } %6, ptr %0, align 8, !dbg !4850
  br label %bb19, !dbg !4850

bb5:                                              ; No predecessors!
  unreachable, !dbg !4846

bb19:                                             ; preds = %bb17, %bb16, %bb13, %bb7, %bb6
  %7 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !4851
  %8 = load i64, ptr %7, align 8, !dbg !4851, !range !1887, !noundef !25
  %9 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4851
  %10 = load i64, ptr %9, align 8, !dbg !4851
  %11 = insertvalue { i64, i64 } undef, i64 %8, 0, !dbg !4851
  %12 = insertvalue { i64, i64 } %11, i64 %10, 1, !dbg !4851
  ret { i64, i64 } %12, !dbg !4851

bb8:                                              ; preds = %bb4
; call core::num::<impl u64>::checked_add
  %13 = call { i64, i64 } @"_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_add17he582a407bd29e6a1E"(i64 %start1, i64 %offset) #8, !dbg !4852
  %_13.0 = extractvalue { i64, i64 } %13, 0, !dbg !4852
  %_13.1 = extractvalue { i64, i64 } %13, 1, !dbg !4852
; call <core::option::Option<T> as core::ops::try_trait::Try>::branch
  %14 = call { i64, i64 } @"_ZN75_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd2f5ebec06ca1211E"(i64 %_13.0, i64 %_13.1) #8, !dbg !4852
  store { i64, i64 } %14, ptr %_12, align 8, !dbg !4852
  %_15 = load i64, ptr %_12, align 8, !dbg !4852, !range !1887, !noundef !25
  %15 = icmp eq i64 %_15, 0, !dbg !4852
  br i1 %15, label %bb11, label %bb13, !dbg !4852

bb7:                                              ; preds = %bb4
  store i64 0, ptr %0, align 8, !dbg !4853
  br label %bb19, !dbg !4854

bb11:                                             ; preds = %bb8
  %16 = getelementptr inbounds { i64, i64 }, ptr %_12, i32 0, i32 1, !dbg !4852
  %val = load i64, ptr %16, align 8, !dbg !4852, !noundef !25
  store i64 %val, ptr %val.dbg.spill, align 8, !dbg !4852
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !4839, metadata !DIExpression()), !dbg !4857
  store i64 %val, ptr %addr, align 8, !dbg !4857
; call <u64 as bit_field::BitField>::get_bits
  %_19 = call i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17h38ff3de8c5b85f4dE"(ptr align 8 %addr, i64 47) #8, !dbg !4858
  switch i64 %_19, label %bb17 [
    i64 1, label %bb15
    i64 2, label %bb16
  ], !dbg !4859

bb13:                                             ; preds = %bb8
; call <core::option::Option<T> as core::ops::try_trait::FromResidual>::from_residual
  %17 = call { i64, i64 } @"_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17h4eb0146c794948f0E"() #8, !dbg !4860
  store { i64, i64 } %17, ptr %0, align 8, !dbg !4860
  br label %bb19, !dbg !4860

bb12:                                             ; No predecessors!
  unreachable, !dbg !4852

bb17:                                             ; preds = %bb15, %bb11
  %_26 = load i64, ptr %addr, align 8, !dbg !4861, !noundef !25
; call x86_64::addr::VirtAddr::new
  %_25 = call i64 @_ZN6x86_644addr8VirtAddr3new17hdef977acfd872357E(i64 %_26) #8, !dbg !4862
  %18 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4863
  store i64 %_25, ptr %18, align 8, !dbg !4863
  store i64 1, ptr %0, align 8, !dbg !4863
  br label %bb19, !dbg !4851

bb15:                                             ; preds = %bb11
; call <u64 as bit_field::BitField>::set_bits
  %_22 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17hf0bfed857ea13c66E"(ptr align 8 %addr, i64 47, i64 131071) #8, !dbg !4864
  br label %bb17, !dbg !4864

bb16:                                             ; preds = %bb11
  store i64 0, ptr %0, align 8, !dbg !4865
  br label %bb19, !dbg !4866
}

; <x86_64::addr::VirtAddr as core::iter::range::Step>::backward_checked
; Function Attrs: noredzone nounwind
define { i64, i64 } @"_ZN66_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..iter..range..Step$GT$16backward_checked17hb3daf740d40446d1E"(i64 %start1, i64 %count) unnamed_addr #1 !dbg !4868 {
start:
  %val.dbg.spill = alloca i64, align 8
  %offset.dbg.spill = alloca i64, align 8
  %residual.dbg.spill2 = alloca %"core::option::Option<core::convert::Infallible>::None", align 1
  %residual.dbg.spill = alloca %"core::option::Option<core::convert::Infallible>::None", align 1
  %count.dbg.spill = alloca i64, align 8
  %start.dbg.spill = alloca i64, align 8
  %_12 = alloca { i64, i64 }, align 8
  %addr = alloca i64, align 8
  %_3 = alloca { i64, i64 }, align 8
  %0 = alloca { i64, i64 }, align 8
  store i64 %start1, ptr %start.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %start.dbg.spill, metadata !4870, metadata !DIExpression()), !dbg !4884
  store i64 %count, ptr %count.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %count.dbg.spill, metadata !4871, metadata !DIExpression()), !dbg !4885
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !4874, metadata !DIExpression()), !dbg !4886
  call void @llvm.dbg.declare(metadata ptr %addr, metadata !4878, metadata !DIExpression()), !dbg !4887
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill2, metadata !4880, metadata !DIExpression()), !dbg !4888
; call core::convert::num::ptr_try_from_impls::<impl core::convert::TryFrom<usize> for u64>::try_from
  %1 = call { i64, i64 } @"_ZN4core7convert3num18ptr_try_from_impls69_$LT$impl$u20$core..convert..TryFrom$LT$usize$GT$$u20$for$u20$u64$GT$8try_from17hda7acd3d0c97f301E"(i64 %count) #8, !dbg !4889
  %_5.0 = extractvalue { i64, i64 } %1, 0, !dbg !4889
  %_5.1 = extractvalue { i64, i64 } %1, 1, !dbg !4889
; call core::result::Result<T,E>::ok
  %2 = call { i64, i64 } @"_ZN4core6result19Result$LT$T$C$E$GT$2ok17hde170e0f7da4831bE"(i64 %_5.0, i64 %_5.1) #8, !dbg !4889
  %_4.0 = extractvalue { i64, i64 } %2, 0, !dbg !4889
  %_4.1 = extractvalue { i64, i64 } %2, 1, !dbg !4889
; call <core::option::Option<T> as core::ops::try_trait::Try>::branch
  %3 = call { i64, i64 } @"_ZN75_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd2f5ebec06ca1211E"(i64 %_4.0, i64 %_4.1) #8, !dbg !4889
  store { i64, i64 } %3, ptr %_3, align 8, !dbg !4889
  %_6 = load i64, ptr %_3, align 8, !dbg !4889, !range !1887, !noundef !25
  %4 = icmp eq i64 %_6, 0, !dbg !4889
  br i1 %4, label %bb4, label %bb6, !dbg !4889

bb4:                                              ; preds = %start
  %5 = getelementptr inbounds { i64, i64 }, ptr %_3, i32 0, i32 1, !dbg !4889
  %offset = load i64, ptr %5, align 8, !dbg !4889, !noundef !25
  store i64 %offset, ptr %offset.dbg.spill, align 8, !dbg !4889
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill, metadata !4872, metadata !DIExpression()), !dbg !4890
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill, metadata !4876, metadata !DIExpression()), !dbg !4891
  %_10 = icmp ugt i64 %offset, 281474976710656, !dbg !4892
  br i1 %_10, label %bb7, label %bb8, !dbg !4892

bb6:                                              ; preds = %start
; call <core::option::Option<T> as core::ops::try_trait::FromResidual>::from_residual
  %6 = call { i64, i64 } @"_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17h4eb0146c794948f0E"() #8, !dbg !4893
  store { i64, i64 } %6, ptr %0, align 8, !dbg !4893
  br label %bb19, !dbg !4893

bb5:                                              ; No predecessors!
  unreachable, !dbg !4889

bb19:                                             ; preds = %bb17, %bb16, %bb13, %bb7, %bb6
  %7 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !4894
  %8 = load i64, ptr %7, align 8, !dbg !4894, !range !1887, !noundef !25
  %9 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4894
  %10 = load i64, ptr %9, align 8, !dbg !4894
  %11 = insertvalue { i64, i64 } undef, i64 %8, 0, !dbg !4894
  %12 = insertvalue { i64, i64 } %11, i64 %10, 1, !dbg !4894
  ret { i64, i64 } %12, !dbg !4894

bb8:                                              ; preds = %bb4
; call core::num::<impl u64>::checked_sub
  %13 = call { i64, i64 } @"_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_sub17h18a34b1d74441cfcE"(i64 %start1, i64 %offset) #8, !dbg !4895
  %_13.0 = extractvalue { i64, i64 } %13, 0, !dbg !4895
  %_13.1 = extractvalue { i64, i64 } %13, 1, !dbg !4895
; call <core::option::Option<T> as core::ops::try_trait::Try>::branch
  %14 = call { i64, i64 } @"_ZN75_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd2f5ebec06ca1211E"(i64 %_13.0, i64 %_13.1) #8, !dbg !4895
  store { i64, i64 } %14, ptr %_12, align 8, !dbg !4895
  %_15 = load i64, ptr %_12, align 8, !dbg !4895, !range !1887, !noundef !25
  %15 = icmp eq i64 %_15, 0, !dbg !4895
  br i1 %15, label %bb11, label %bb13, !dbg !4895

bb7:                                              ; preds = %bb4
  store i64 0, ptr %0, align 8, !dbg !4896
  br label %bb19, !dbg !4897

bb11:                                             ; preds = %bb8
  %16 = getelementptr inbounds { i64, i64 }, ptr %_12, i32 0, i32 1, !dbg !4895
  %val = load i64, ptr %16, align 8, !dbg !4895, !noundef !25
  store i64 %val, ptr %val.dbg.spill, align 8, !dbg !4895
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !4882, metadata !DIExpression()), !dbg !4899
  store i64 %val, ptr %addr, align 8, !dbg !4899
; call <u64 as bit_field::BitField>::get_bits
  %_19 = call i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17h38ff3de8c5b85f4dE"(ptr align 8 %addr, i64 47) #8, !dbg !4900
  switch i64 %_19, label %bb17 [
    i64 131070, label %bb15
    i64 131069, label %bb16
  ], !dbg !4901

bb13:                                             ; preds = %bb8
; call <core::option::Option<T> as core::ops::try_trait::FromResidual>::from_residual
  %17 = call { i64, i64 } @"_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17h4eb0146c794948f0E"() #8, !dbg !4902
  store { i64, i64 } %17, ptr %0, align 8, !dbg !4902
  br label %bb19, !dbg !4902

bb12:                                             ; No predecessors!
  unreachable, !dbg !4895

bb17:                                             ; preds = %bb15, %bb11
  %_26 = load i64, ptr %addr, align 8, !dbg !4903, !noundef !25
; call x86_64::addr::VirtAddr::new
  %_25 = call i64 @_ZN6x86_644addr8VirtAddr3new17hdef977acfd872357E(i64 %_26) #8, !dbg !4904
  %18 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4905
  store i64 %_25, ptr %18, align 8, !dbg !4905
  store i64 1, ptr %0, align 8, !dbg !4905
  br label %bb19, !dbg !4894

bb15:                                             ; preds = %bb11
; call <u64 as bit_field::BitField>::set_bits
  %_22 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17hf0bfed857ea13c66E"(ptr align 8 %addr, i64 47, i64 0) #8, !dbg !4906
  br label %bb17, !dbg !4906

bb16:                                             ; preds = %bb11
  store i64 0, ptr %0, align 8, !dbg !4907
  br label %bb19, !dbg !4908
}

; <x86_64::addr::PhysAddrNotValid as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN67_$LT$x86_64..addr..PhysAddrNotValid$u20$as$u20$core..fmt..Debug$GT$3fmt17h277f14dbbe27b5ccE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !4910 {
start:
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_7.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_23 = alloca { i64, i64 }, align 8
  %_22 = alloca { i64, i64 }, align 8
  %_20 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_19 = alloca [1 x %"core::fmt::rt::v1::Argument"], align 8
  %_14 = alloca [1 x { ptr, ptr }], align 8
  %_10 = alloca %"core::fmt::Arguments<'_>", align 8
  %_6 = alloca %"core::fmt::builders::DebugTuple<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4919, metadata !DIExpression()), !dbg !4921
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !4920, metadata !DIExpression()), !dbg !4922
; call core::fmt::Formatter::debug_tuple
  call void @_ZN4core3fmt9Formatter11debug_tuple17h146de323b3e0af11E(ptr sret(%"core::fmt::builders::DebugTuple<'_, '_>") %_6, ptr align 8 %f, ptr align 1 @alloc9627, i64 16) #8, !dbg !4923
; call core::fmt::ArgumentV1::new_lower_hex
  %0 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h324fae9951ab87e4E(ptr align 8 %self) #8, !dbg !4924
  %_15.0 = extractvalue { ptr, ptr } %0, 0, !dbg !4924
  %_15.1 = extractvalue { ptr, ptr } %0, 1, !dbg !4924
  %1 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_14, i64 0, i64 0, !dbg !4924
  %2 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 0, !dbg !4924
  store ptr %_15.0, ptr %2, align 8, !dbg !4924
  %3 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !4924
  store ptr %_15.1, ptr %3, align 8, !dbg !4924
  store i64 2, ptr %_22, align 8, !dbg !4924
  store i64 2, ptr %_23, align 8, !dbg !4924
  %4 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 0, !dbg !4924
  %5 = load i64, ptr %4, align 8, !dbg !4924, !range !933, !noundef !25
  %6 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 1, !dbg !4924
  %7 = load i64, ptr %6, align 8, !dbg !4924
  %8 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 0, !dbg !4924
  %9 = load i64, ptr %8, align 8, !dbg !4924, !range !933, !noundef !25
  %10 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 1, !dbg !4924
  %11 = load i64, ptr %10, align 8, !dbg !4924
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4611, metadata !DIExpression()), !dbg !4925
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4616, metadata !DIExpression()), !dbg !4927
  store i8 3, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4617, metadata !DIExpression()), !dbg !4928
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4618, metadata !DIExpression()), !dbg !4929
  store i64 %5, ptr %precision.dbg.spill.i, align 8
  %12 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %7, ptr %12, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4619, metadata !DIExpression()), !dbg !4930
  store i64 %9, ptr %width.dbg.spill.i, align 8
  %13 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %11, ptr %13, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4620, metadata !DIExpression()), !dbg !4931
  %14 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 3, !dbg !4932
  store i32 32, ptr %14, align 4, !dbg !4932
  %15 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 4, !dbg !4932
  store i8 3, ptr %15, align 8, !dbg !4932
  %16 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 2, !dbg !4932
  store i32 4, ptr %16, align 8, !dbg !4932
  store i64 %5, ptr %_7.i, align 8, !dbg !4932
  %17 = getelementptr inbounds { i64, i64 }, ptr %_7.i, i32 0, i32 1, !dbg !4932
  store i64 %7, ptr %17, align 8, !dbg !4932
  %18 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 1, !dbg !4932
  store i64 %9, ptr %18, align 8, !dbg !4932
  %19 = getelementptr inbounds { i64, i64 }, ptr %18, i32 0, i32 1, !dbg !4932
  store i64 %11, ptr %19, align 8, !dbg !4932
  %20 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_20, i32 0, i32 1, !dbg !4933
  store i64 0, ptr %20, align 8, !dbg !4933
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_20, ptr align 8 %_7.i, i64 48, i1 false), !dbg !4933
  %21 = getelementptr inbounds [1 x %"core::fmt::rt::v1::Argument"], ptr %_19, i64 0, i64 0, !dbg !4924
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %21, ptr align 8 %_20, i64 56, i1 false), !dbg !4924
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h0d18fbb15759c5efE(ptr sret(%"core::fmt::Arguments<'_>") %_10, ptr align 8 @alloc8516, i64 1, ptr align 8 %_14, i64 1, ptr align 8 %_19, i64 1) #8, !dbg !4924
; call core::fmt::builders::DebugTuple::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders10DebugTuple5field17hb1ed49cc37bd28bfE(ptr align 8 %_6, ptr align 1 %_10, ptr align 8 @vtable.9) #8, !dbg !4923
; call core::fmt::builders::DebugTuple::finish
  %22 = call zeroext i1 @_ZN4core3fmt8builders10DebugTuple6finish17hf812845f43310f43E(ptr align 8 %_4) #8, !dbg !4923
  ret i1 %22, !dbg !4934
}

; x86_64::addr::PhysAddr::new
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr8PhysAddr3new17hfc60fdd74af179cbE(i64 %addr) unnamed_addr #0 !dbg !4935 {
start:
  %p.dbg.spill = alloca i64, align 8
  %addr.dbg.spill = alloca i64, align 8
  %_2 = alloca { i64, i64 }, align 8
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !4939, metadata !DIExpression()), !dbg !4942
; call x86_64::addr::PhysAddr::try_new
  %0 = call { i64, i64 } @_ZN6x86_644addr8PhysAddr7try_new17h958aab290692b160E(i64 %addr) #8, !dbg !4943
  store { i64, i64 } %0, ptr %_2, align 8, !dbg !4943
  %_3 = load i64, ptr %_2, align 8, !dbg !4943, !range !1887, !noundef !25
  %1 = icmp eq i64 %_3, 0, !dbg !4944
  br i1 %1, label %bb4, label %bb2, !dbg !4944

bb4:                                              ; preds = %start
  %2 = getelementptr inbounds { i64, i64 }, ptr %_2, i32 0, i32 1, !dbg !4945
  %p = load i64, ptr %2, align 8, !dbg !4945, !noundef !25
  store i64 %p, ptr %p.dbg.spill, align 8, !dbg !4945
  call void @llvm.dbg.declare(metadata ptr %p.dbg.spill, metadata !4940, metadata !DIExpression()), !dbg !4946
  ret i64 %p, !dbg !4947

bb2:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @alloc9628, i64 67, ptr align 8 @alloc9630) #9, !dbg !4948
  unreachable, !dbg !4948

bb3:                                              ; No predecessors!
  unreachable, !dbg !4943
}

; x86_64::addr::PhysAddr::new_truncate
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr8PhysAddr12new_truncate17h75c0b26d6b492cabE(i64 %addr) unnamed_addr #0 !dbg !4949 {
start:
  %addr.dbg.spill = alloca i64, align 8
  %0 = alloca i64, align 8
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !4951, metadata !DIExpression()), !dbg !4952
  %_2 = urem i64 %addr, 4503599627370496, !dbg !4953
  store i64 %_2, ptr %0, align 8, !dbg !4954
  %1 = load i64, ptr %0, align 8, !dbg !4955, !noundef !25
  ret i64 %1, !dbg !4955
}

; x86_64::addr::PhysAddr::try_new
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @_ZN6x86_644addr8PhysAddr7try_new17h958aab290692b160E(i64 %addr) unnamed_addr #0 !dbg !4956 {
start:
  %p.dbg.spill = alloca i64, align 8
  %addr.dbg.spill = alloca i64, align 8
  %_6 = alloca i64, align 8
  %0 = alloca { i64, i64 }, align 8
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !4975, metadata !DIExpression()), !dbg !4978
; call x86_64::addr::PhysAddr::new_truncate
  %p = call i64 @_ZN6x86_644addr8PhysAddr12new_truncate17h75c0b26d6b492cabE(i64 %addr) #8, !dbg !4979
  store i64 %p, ptr %p.dbg.spill, align 8, !dbg !4979
  call void @llvm.dbg.declare(metadata ptr %p.dbg.spill, metadata !4976, metadata !DIExpression()), !dbg !4980
  %_3 = icmp eq i64 %p, %addr, !dbg !4981
  br i1 %_3, label %bb2, label %bb3, !dbg !4981

bb3:                                              ; preds = %start
  store i64 %addr, ptr %_6, align 8, !dbg !4982
  %1 = load i64, ptr %_6, align 8, !dbg !4983, !noundef !25
  %2 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4983
  store i64 %1, ptr %2, align 8, !dbg !4983
  store i64 1, ptr %0, align 8, !dbg !4983
  br label %bb4, !dbg !4984

bb2:                                              ; preds = %start
  %3 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4985
  store i64 %p, ptr %3, align 8, !dbg !4985
  store i64 0, ptr %0, align 8, !dbg !4985
  br label %bb4, !dbg !4984

bb4:                                              ; preds = %bb3, %bb2
  %4 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !4986
  %5 = load i64, ptr %4, align 8, !dbg !4986, !range !1887, !noundef !25
  %6 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !4986
  %7 = load i64, ptr %6, align 8, !dbg !4986, !noundef !25
  %8 = insertvalue { i64, i64 } undef, i64 %5, 0, !dbg !4986
  %9 = insertvalue { i64, i64 } %8, i64 %7, 1, !dbg !4986
  ret { i64, i64 } %9, !dbg !4986
}

; x86_64::addr::PhysAddr::as_u64
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr8PhysAddr6as_u6417h37733601540f4a7cE(i64 %self) unnamed_addr #0 !dbg !4987 {
start:
  %self.dbg.spill = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4991, metadata !DIExpression()), !dbg !4992
  ret i64 %self, !dbg !4993
}

; x86_64::addr::PhysAddr::align_down
; Function Attrs: inlinehint noredzone nounwind
define i64 @_ZN6x86_644addr8PhysAddr10align_down17h32b65c88a68add37E(i64 %self, i64 %align) unnamed_addr #0 !dbg !4994 {
start:
  %align.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca i64, align 8
  %0 = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !4998, metadata !DIExpression()), !dbg !5000
  store i64 %align, ptr %align.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill, metadata !4999, metadata !DIExpression()), !dbg !5001
; call <T as core::convert::Into<U>>::into
  %_5 = call i64 @"_ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h18352197de419f01E"(i64 %align) #8, !dbg !5002
; call x86_64::addr::align_down
  %_3 = call i64 @_ZN6x86_644addr10align_down17h06e54848f13014e0E(i64 %self, i64 %_5) #8, !dbg !5003
  store i64 %_3, ptr %0, align 8, !dbg !5004
  %1 = load i64, ptr %0, align 8, !dbg !5005, !noundef !25
  ret i64 %1, !dbg !5005
}

; x86_64::addr::PhysAddr::is_aligned
; Function Attrs: inlinehint noredzone nounwind
define zeroext i1 @_ZN6x86_644addr8PhysAddr10is_aligned17hd515a97e78a2e56dE(i64 %0, i64 %align) unnamed_addr #0 !dbg !5006 {
start:
  %align.dbg.spill = alloca i64, align 8
  %_4 = alloca i64, align 8
  %self = alloca i64, align 8
  store i64 %0, ptr %self, align 8
  call void @llvm.dbg.declare(metadata ptr %self, metadata !5010, metadata !DIExpression()), !dbg !5012
  store i64 %align, ptr %align.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill, metadata !5011, metadata !DIExpression()), !dbg !5013
  %1 = load i64, ptr %self, align 8, !dbg !5014, !noundef !25
; call x86_64::addr::PhysAddr::align_down
  %2 = call i64 @_ZN6x86_644addr8PhysAddr10align_down17h32b65c88a68add37E(i64 %1, i64 %align) #8, !dbg !5014
  store i64 %2, ptr %_4, align 8, !dbg !5014
; call <x86_64::addr::PhysAddr as core::cmp::PartialEq>::eq
  %3 = call zeroext i1 @"_ZN63_$LT$x86_64..addr..PhysAddr$u20$as$u20$core..cmp..PartialEq$GT$2eq17h8c43f62701bc4fbaE"(ptr align 8 %_4, ptr align 8 %self) #8, !dbg !5014
  ret i1 %3, !dbg !5015
}

; <x86_64::addr::PhysAddr as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN59_$LT$x86_64..addr..PhysAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17h0cde9aa635d6053aE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5016 {
start:
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_7.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_23 = alloca { i64, i64 }, align 8
  %_22 = alloca { i64, i64 }, align 8
  %_20 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_19 = alloca [1 x %"core::fmt::rt::v1::Argument"], align 8
  %_14 = alloca [1 x { ptr, ptr }], align 8
  %_10 = alloca %"core::fmt::Arguments<'_>", align 8
  %_6 = alloca %"core::fmt::builders::DebugTuple<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5021, metadata !DIExpression()), !dbg !5023
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5022, metadata !DIExpression()), !dbg !5024
; call core::fmt::Formatter::debug_tuple
  call void @_ZN4core3fmt9Formatter11debug_tuple17h146de323b3e0af11E(ptr sret(%"core::fmt::builders::DebugTuple<'_, '_>") %_6, ptr align 8 %f, ptr align 1 @alloc9631, i64 8) #8, !dbg !5025
; call core::fmt::ArgumentV1::new_lower_hex
  %0 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h324fae9951ab87e4E(ptr align 8 %self) #8, !dbg !5026
  %_15.0 = extractvalue { ptr, ptr } %0, 0, !dbg !5026
  %_15.1 = extractvalue { ptr, ptr } %0, 1, !dbg !5026
  %1 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_14, i64 0, i64 0, !dbg !5026
  %2 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 0, !dbg !5026
  store ptr %_15.0, ptr %2, align 8, !dbg !5026
  %3 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !5026
  store ptr %_15.1, ptr %3, align 8, !dbg !5026
  store i64 2, ptr %_22, align 8, !dbg !5026
  store i64 2, ptr %_23, align 8, !dbg !5026
  %4 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 0, !dbg !5026
  %5 = load i64, ptr %4, align 8, !dbg !5026, !range !933, !noundef !25
  %6 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 1, !dbg !5026
  %7 = load i64, ptr %6, align 8, !dbg !5026
  %8 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 0, !dbg !5026
  %9 = load i64, ptr %8, align 8, !dbg !5026, !range !933, !noundef !25
  %10 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 1, !dbg !5026
  %11 = load i64, ptr %10, align 8, !dbg !5026
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4611, metadata !DIExpression()), !dbg !5027
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4616, metadata !DIExpression()), !dbg !5029
  store i8 3, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4617, metadata !DIExpression()), !dbg !5030
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4618, metadata !DIExpression()), !dbg !5031
  store i64 %5, ptr %precision.dbg.spill.i, align 8
  %12 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %7, ptr %12, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4619, metadata !DIExpression()), !dbg !5032
  store i64 %9, ptr %width.dbg.spill.i, align 8
  %13 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %11, ptr %13, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4620, metadata !DIExpression()), !dbg !5033
  %14 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 3, !dbg !5034
  store i32 32, ptr %14, align 4, !dbg !5034
  %15 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 4, !dbg !5034
  store i8 3, ptr %15, align 8, !dbg !5034
  %16 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 2, !dbg !5034
  store i32 4, ptr %16, align 8, !dbg !5034
  store i64 %5, ptr %_7.i, align 8, !dbg !5034
  %17 = getelementptr inbounds { i64, i64 }, ptr %_7.i, i32 0, i32 1, !dbg !5034
  store i64 %7, ptr %17, align 8, !dbg !5034
  %18 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 1, !dbg !5034
  store i64 %9, ptr %18, align 8, !dbg !5034
  %19 = getelementptr inbounds { i64, i64 }, ptr %18, i32 0, i32 1, !dbg !5034
  store i64 %11, ptr %19, align 8, !dbg !5034
  %20 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_20, i32 0, i32 1, !dbg !5035
  store i64 0, ptr %20, align 8, !dbg !5035
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_20, ptr align 8 %_7.i, i64 48, i1 false), !dbg !5035
  %21 = getelementptr inbounds [1 x %"core::fmt::rt::v1::Argument"], ptr %_19, i64 0, i64 0, !dbg !5026
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %21, ptr align 8 %_20, i64 56, i1 false), !dbg !5026
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h0d18fbb15759c5efE(ptr sret(%"core::fmt::Arguments<'_>") %_10, ptr align 8 @alloc8516, i64 1, ptr align 8 %_14, i64 1, ptr align 8 %_19, i64 1) #8, !dbg !5026
; call core::fmt::builders::DebugTuple::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders10DebugTuple5field17hb1ed49cc37bd28bfE(ptr align 8 %_6, ptr align 1 %_10, ptr align 8 @vtable.9) #8, !dbg !5025
; call core::fmt::builders::DebugTuple::finish
  %22 = call zeroext i1 @_ZN4core3fmt8builders10DebugTuple6finish17hf812845f43310f43E(ptr align 8 %_4) #8, !dbg !5025
  ret i1 %22, !dbg !5036
}

; x86_64::addr::align_down
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_644addr10align_down17h06e54848f13014e0E(i64 %addr, i64 %align) unnamed_addr #0 !dbg !5037 {
start:
  %0 = alloca i64, align 8
  %self.dbg.spill.i.i = alloca i64, align 8
  %self.dbg.spill.i = alloca i64, align 8
  %align.dbg.spill = alloca i64, align 8
  %addr.dbg.spill = alloca i64, align 8
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !5041, metadata !DIExpression()), !dbg !5043
  store i64 %align, ptr %align.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill, metadata !5042, metadata !DIExpression()), !dbg !5044
  store i64 %align, ptr %self.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !5045, metadata !DIExpression()), !dbg !5050
  store i64 %align, ptr %self.dbg.spill.i.i, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i.i, metadata !5052, metadata !DIExpression()), !dbg !5057
  %1 = call i64 @llvm.ctpop.i64(i64 %align), !dbg !5059
  store i64 %1, ptr %0, align 8, !dbg !5059
  %_2.i.i = load i64, ptr %0, align 8, !dbg !5059, !noundef !25
  %2 = trunc i64 %_2.i.i to i32, !dbg !5059
  %3 = icmp eq i32 %2, 1, !dbg !5060
  %_3 = xor i1 %3, true, !dbg !5061
  br i1 %_3, label %bb2, label %bb3, !dbg !5061

bb3:                                              ; preds = %start
  %_8.0 = sub i64 %align, 1, !dbg !5062
  %_8.1 = icmp ult i64 %align, 1, !dbg !5062
  %4 = call i1 @llvm.expect.i1(i1 %_8.1, i1 false), !dbg !5062
  br i1 %4, label %panic, label %bb4, !dbg !5062

bb2:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @alloc9632, i64 30, ptr align 8 @alloc9634) #9, !dbg !5061
  unreachable, !dbg !5061

bb4:                                              ; preds = %bb3
  %_6 = xor i64 %_8.0, -1, !dbg !5063
  %5 = and i64 %addr, %_6, !dbg !5064
  ret i64 %5, !dbg !5065

panic:                                            ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @str.0, i64 33, ptr align 8 @alloc9636) #9, !dbg !5062
  unreachable, !dbg !5062
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::CS>::set_reg
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..CS$GT$7set_reg17hf2d888681be2aaffE"(i16 %sel) unnamed_addr #1 !dbg !5066 {
start:
  %small.dbg.spill.i = alloca i16, align 2
  %sel.dbg.spill = alloca i16, align 2
  store i16 %sel, ptr %sel.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %sel.dbg.spill, metadata !5077, metadata !DIExpression()), !dbg !5078
  store i16 %sel, ptr %small.dbg.spill.i, align 2
  call void @llvm.dbg.declare(metadata ptr %small.dbg.spill.i, metadata !5079, metadata !DIExpression()), !dbg !5085
  %0 = zext i16 %sel to i64, !dbg !5087
  %1 = call i32 asm sideeffect alignstack inteldialect "push ${1:q}\0Alea ${0:q}, [1f + rip]\0Apush ${0:q}\0Aretfq\0A1:", "=r,r,~{memory}"(i64 %0), !dbg !5088, !srcloc !5089
  ret void, !dbg !5090
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::GS>::swap
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation53_$LT$impl$u20$x86_64..registers..segmentation..GS$GT$4swap17hc59d79936241388dE"() unnamed_addr #1 !dbg !5091 {
start:
  call void asm sideeffect inteldialect "swapgs", "~{memory}"(), !dbg !5095, !srcloc !5096
  ret void, !dbg !5097
}

; x86_64::instructions::tlb::Pcid::new
; Function Attrs: noredzone nounwind
define void @_ZN6x86_6412instructions3tlb4Pcid3new17h38ff31e96d36b332E(ptr sret(%"core::result::Result<instructions::tlb::Pcid, &str>") %0, i16 %pcid) unnamed_addr #1 !dbg !5098 {
start:
  %pcid.dbg.spill = alloca i16, align 2
  %_4 = alloca i16, align 2
  store i16 %pcid, ptr %pcid.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %pcid.dbg.spill, metadata !5118, metadata !DIExpression()), !dbg !5119
  %_2 = icmp uge i16 %pcid, 4096, !dbg !5120
  br i1 %_2, label %bb1, label %bb2, !dbg !5120

bb2:                                              ; preds = %start
  store i16 %pcid, ptr %_4, align 2, !dbg !5121
  %1 = load i16, ptr %_4, align 2, !dbg !5122, !noundef !25
  %2 = getelementptr inbounds %"core::result::Result<instructions::tlb::Pcid, &str>::Ok", ptr %0, i32 0, i32 1, !dbg !5122
  store i16 %1, ptr %2, align 8, !dbg !5122
  store ptr null, ptr %0, align 8, !dbg !5122
  br label %bb3, !dbg !5123

bb1:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %0, i32 0, i32 0, !dbg !5124
  store ptr @alloc9637, ptr %3, align 8, !dbg !5124
  %4 = getelementptr inbounds { ptr, i64 }, ptr %0, i32 0, i32 1, !dbg !5124
  store i64 22, ptr %4, align 8, !dbg !5124
  br label %bb3, !dbg !5123

bb3:                                              ; preds = %bb2, %bb1
  ret void, !dbg !5125
}

; x86_64::instructions::tlb::Pcid::value
; Function Attrs: noredzone nounwind
define i16 @_ZN6x86_6412instructions3tlb4Pcid5value17h5ed7204e7542fdf5E(ptr align 2 %self) unnamed_addr #1 !dbg !5126 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5130, metadata !DIExpression()), !dbg !5131
  %0 = load i16, ptr %self, align 2, !dbg !5132, !noundef !25
  ret i16 %0, !dbg !5133
}

; x86_64::registers::debug::DebugAddressRegisterNumber::new
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_649registers5debug26DebugAddressRegisterNumber3new17hbdfb639e26d256e5E(i8 %n) unnamed_addr #1 !dbg !5134 {
start:
  %n.dbg.spill = alloca i8, align 1
  %0 = alloca i8, align 1
  store i8 %n, ptr %n.dbg.spill, align 1
  call void @llvm.dbg.declare(metadata ptr %n.dbg.spill, metadata !5152, metadata !DIExpression()), !dbg !5153
  switch i8 %n, label %bb1 [
    i8 0, label %bb2
    i8 1, label %bb3
    i8 2, label %bb4
    i8 3, label %bb5
  ], !dbg !5154

bb1:                                              ; preds = %start
  store i8 4, ptr %0, align 1, !dbg !5155
  br label %bb6, !dbg !5155

bb2:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !5156
  br label %bb6, !dbg !5157

bb3:                                              ; preds = %start
  store i8 1, ptr %0, align 1, !dbg !5158
  br label %bb6, !dbg !5159

bb4:                                              ; preds = %start
  store i8 2, ptr %0, align 1, !dbg !5160
  br label %bb6, !dbg !5161

bb5:                                              ; preds = %start
  store i8 3, ptr %0, align 1, !dbg !5162
  br label %bb6, !dbg !5163

bb6:                                              ; preds = %bb2, %bb3, %bb4, %bb5, %bb1
  %1 = load i8, ptr %0, align 1, !dbg !5164, !range !3177, !noundef !25
  ret i8 %1, !dbg !5164
}

; x86_64::registers::debug::DebugAddressRegisterNumber::get
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_649registers5debug26DebugAddressRegisterNumber3get17h9b9a159e7a2c92deE(i8 %0) unnamed_addr #1 !dbg !5165 {
start:
  %1 = alloca i8, align 1
  %self = alloca i8, align 1
  store i8 %0, ptr %self, align 1
  call void @llvm.dbg.declare(metadata ptr %self, metadata !5169, metadata !DIExpression()), !dbg !5170
  %2 = load i8, ptr %self, align 1, !dbg !5171, !range !3181, !noundef !25
  %_2 = zext i8 %2 to i64, !dbg !5171
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb5
    i64 3, label %bb1
  ], !dbg !5172

bb2:                                              ; preds = %start
  unreachable, !dbg !5171

bb3:                                              ; preds = %start
  store i8 0, ptr %1, align 1, !dbg !5173
  br label %bb6, !dbg !5173

bb4:                                              ; preds = %start
  store i8 1, ptr %1, align 1, !dbg !5174
  br label %bb6, !dbg !5174

bb5:                                              ; preds = %start
  store i8 2, ptr %1, align 1, !dbg !5175
  br label %bb6, !dbg !5175

bb1:                                              ; preds = %start
  store i8 3, ptr %1, align 1, !dbg !5176
  br label %bb6, !dbg !5176

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %3 = load i8, ptr %1, align 1, !dbg !5177, !noundef !25
  ret i8 %3, !dbg !5177
}

; x86_64::registers::debug::Dr6Flags::trap
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_649registers5debug8Dr6Flags4trap17h317da77b4633606cE(i8 %0) unnamed_addr #1 !dbg !5178 {
start:
  %1 = alloca i64, align 8
  %n = alloca i8, align 1
  store i8 %0, ptr %n, align 1
  call void @llvm.dbg.declare(metadata ptr %n, metadata !5185, metadata !DIExpression()), !dbg !5186
  %2 = load i8, ptr %n, align 1, !dbg !5187, !range !3181, !noundef !25
  %_2 = zext i8 %2 to i64, !dbg !5187
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb5
    i64 3, label %bb1
  ], !dbg !5188

bb2:                                              ; preds = %start
  unreachable, !dbg !5187

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !5189
  br label %bb6, !dbg !5189

bb4:                                              ; preds = %start
  store i64 2, ptr %1, align 8, !dbg !5190
  br label %bb6, !dbg !5190

bb5:                                              ; preds = %start
  store i64 4, ptr %1, align 8, !dbg !5191
  br label %bb6, !dbg !5191

bb1:                                              ; preds = %start
  store i64 8, ptr %1, align 8, !dbg !5192
  br label %bb6, !dbg !5192

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %3 = load i64, ptr %1, align 8, !dbg !5193, !noundef !25
  ret i64 %3, !dbg !5193
}

; x86_64::registers::debug::Dr7Flags::local_breakpoint_enable
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_649registers5debug8Dr7Flags23local_breakpoint_enable17ha811b085df0ccb66E(i8 %0) unnamed_addr #1 !dbg !5194 {
start:
  %1 = alloca i64, align 8
  %n = alloca i8, align 1
  store i8 %0, ptr %n, align 1
  call void @llvm.dbg.declare(metadata ptr %n, metadata !5201, metadata !DIExpression()), !dbg !5202
  %2 = load i8, ptr %n, align 1, !dbg !5203, !range !3181, !noundef !25
  %_2 = zext i8 %2 to i64, !dbg !5203
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb5
    i64 3, label %bb1
  ], !dbg !5204

bb2:                                              ; preds = %start
  unreachable, !dbg !5203

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !5205
  br label %bb6, !dbg !5205

bb4:                                              ; preds = %start
  store i64 4, ptr %1, align 8, !dbg !5206
  br label %bb6, !dbg !5206

bb5:                                              ; preds = %start
  store i64 16, ptr %1, align 8, !dbg !5207
  br label %bb6, !dbg !5207

bb1:                                              ; preds = %start
  store i64 64, ptr %1, align 8, !dbg !5208
  br label %bb6, !dbg !5208

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %3 = load i64, ptr %1, align 8, !dbg !5209, !noundef !25
  ret i64 %3, !dbg !5209
}

; x86_64::registers::debug::Dr7Flags::global_breakpoint_enable
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_649registers5debug8Dr7Flags24global_breakpoint_enable17h672d22924685f616E(i8 %0) unnamed_addr #1 !dbg !5210 {
start:
  %1 = alloca i64, align 8
  %n = alloca i8, align 1
  store i8 %0, ptr %n, align 1
  call void @llvm.dbg.declare(metadata ptr %n, metadata !5212, metadata !DIExpression()), !dbg !5213
  %2 = load i8, ptr %n, align 1, !dbg !5214, !range !3181, !noundef !25
  %_2 = zext i8 %2 to i64, !dbg !5214
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb5
    i64 3, label %bb1
  ], !dbg !5215

bb2:                                              ; preds = %start
  unreachable, !dbg !5214

bb3:                                              ; preds = %start
  store i64 2, ptr %1, align 8, !dbg !5216
  br label %bb6, !dbg !5216

bb4:                                              ; preds = %start
  store i64 8, ptr %1, align 8, !dbg !5217
  br label %bb6, !dbg !5217

bb5:                                              ; preds = %start
  store i64 32, ptr %1, align 8, !dbg !5218
  br label %bb6, !dbg !5218

bb1:                                              ; preds = %start
  store i64 128, ptr %1, align 8, !dbg !5219
  br label %bb6, !dbg !5219

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %3 = load i64, ptr %1, align 8, !dbg !5220, !noundef !25
  ret i64 %3, !dbg !5220
}

; x86_64::registers::debug::BreakpointCondition::from_bits
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_649registers5debug19BreakpointCondition9from_bits17h0828de849760c929E(i64 %bits) unnamed_addr #1 !dbg !5221 {
start:
  %bits.dbg.spill = alloca i64, align 8
  %0 = alloca i8, align 1
  store i64 %bits, ptr %bits.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %bits.dbg.spill, metadata !5225, metadata !DIExpression()), !dbg !5226
  switch i64 %bits, label %bb1 [
    i64 0, label %bb2
    i64 1, label %bb3
    i64 2, label %bb4
    i64 3, label %bb5
  ], !dbg !5227

bb1:                                              ; preds = %start
  store i8 4, ptr %0, align 1, !dbg !5228
  br label %bb6, !dbg !5228

bb2:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !5229
  br label %bb6, !dbg !5230

bb3:                                              ; preds = %start
  store i8 1, ptr %0, align 1, !dbg !5231
  br label %bb6, !dbg !5232

bb4:                                              ; preds = %start
  store i8 2, ptr %0, align 1, !dbg !5233
  br label %bb6, !dbg !5234

bb5:                                              ; preds = %start
  store i8 3, ptr %0, align 1, !dbg !5235
  br label %bb6, !dbg !5236

bb6:                                              ; preds = %bb2, %bb3, %bb4, %bb5, %bb1
  %1 = load i8, ptr %0, align 1, !dbg !5237, !range !3177, !noundef !25
  ret i8 %1, !dbg !5237
}

; x86_64::registers::debug::BreakpointCondition::bit_range
; Function Attrs: noredzone nounwind
define internal { i64, i64 } @_ZN6x86_649registers5debug19BreakpointCondition9bit_range17hbfcc3861ed7c434dE(i8 %n) unnamed_addr #1 !dbg !5238 {
start:
  %lsb.dbg.spill = alloca i64, align 8
  %n.dbg.spill = alloca i8, align 1
  %0 = alloca { i64, i64 }, align 8
  store i8 %n, ptr %n.dbg.spill, align 1
  call void @llvm.dbg.declare(metadata ptr %n.dbg.spill, metadata !5242, metadata !DIExpression()), !dbg !5245
; call x86_64::registers::debug::DebugAddressRegisterNumber::get
  %_5 = call i8 @_ZN6x86_649registers5debug26DebugAddressRegisterNumber3get17h9b9a159e7a2c92deE(i8 %n) #8, !dbg !5246
  %1 = call { i8, i1 } @llvm.umul.with.overflow.i8(i8 4, i8 %_5), !dbg !5247
  %_6.0 = extractvalue { i8, i1 } %1, 0, !dbg !5247
  %_6.1 = extractvalue { i8, i1 } %1, 1, !dbg !5247
  %2 = call i1 @llvm.expect.i1(i1 %_6.1, i1 false), !dbg !5247
  br i1 %2, label %panic, label %bb2, !dbg !5247

bb2:                                              ; preds = %start
  %3 = call { i8, i1 } @llvm.uadd.with.overflow.i8(i8 16, i8 %_6.0), !dbg !5248
  %_7.0 = extractvalue { i8, i1 } %3, 0, !dbg !5248
  %_7.1 = extractvalue { i8, i1 } %3, 1, !dbg !5248
  %4 = call i1 @llvm.expect.i1(i1 %_7.1, i1 false), !dbg !5248
  br i1 %4, label %panic1, label %bb3, !dbg !5248

panic:                                            ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @str.a, i64 33, ptr align 8 @alloc9639) #9, !dbg !5247
  unreachable, !dbg !5247

bb3:                                              ; preds = %bb2
  %lsb = zext i8 %_7.0 to i64, !dbg !5248
  store i64 %lsb, ptr %lsb.dbg.spill, align 8, !dbg !5248
  call void @llvm.dbg.declare(metadata ptr %lsb.dbg.spill, metadata !5243, metadata !DIExpression()), !dbg !5249
  %5 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %lsb, i64 2), !dbg !5250
  %_9.0 = extractvalue { i64, i1 } %5, 0, !dbg !5250
  %_9.1 = extractvalue { i64, i1 } %5, 1, !dbg !5250
  %6 = call i1 @llvm.expect.i1(i1 %_9.1, i1 false), !dbg !5250
  br i1 %6, label %panic2, label %bb4, !dbg !5250

panic1:                                           ; preds = %bb2
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @str.7, i64 28, ptr align 8 @alloc9641) #9, !dbg !5248
  unreachable, !dbg !5248

bb4:                                              ; preds = %bb3
  store i64 %lsb, ptr %0, align 8, !dbg !5251
  %7 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !5251
  store i64 %_9.0, ptr %7, align 8, !dbg !5251
  %8 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !5252
  %9 = load i64, ptr %8, align 8, !dbg !5252, !noundef !25
  %10 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !5252
  %11 = load i64, ptr %10, align 8, !dbg !5252, !noundef !25
  %12 = insertvalue { i64, i64 } undef, i64 %9, 0, !dbg !5252
  %13 = insertvalue { i64, i64 } %12, i64 %11, 1, !dbg !5252
  ret { i64, i64 } %13, !dbg !5252

panic2:                                           ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @str.7, i64 28, ptr align 8 @alloc9643) #9, !dbg !5250
  unreachable, !dbg !5250
}

; x86_64::registers::debug::BreakpointSize::new
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_649registers5debug14BreakpointSize3new17he171e18d56b402a2E(i64 %size) unnamed_addr #1 !dbg !5253 {
start:
  %size.dbg.spill = alloca i64, align 8
  %0 = alloca i8, align 1
  store i64 %size, ptr %size.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %size.dbg.spill, metadata !5257, metadata !DIExpression()), !dbg !5258
  switch i64 %size, label %bb1 [
    i64 1, label %bb2
    i64 2, label %bb3
    i64 8, label %bb4
    i64 4, label %bb5
  ], !dbg !5259

bb1:                                              ; preds = %start
  store i8 4, ptr %0, align 1, !dbg !5260
  br label %bb6, !dbg !5260

bb2:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !5261
  br label %bb6, !dbg !5262

bb3:                                              ; preds = %start
  store i8 1, ptr %0, align 1, !dbg !5263
  br label %bb6, !dbg !5264

bb4:                                              ; preds = %start
  store i8 2, ptr %0, align 1, !dbg !5265
  br label %bb6, !dbg !5266

bb5:                                              ; preds = %start
  store i8 3, ptr %0, align 1, !dbg !5267
  br label %bb6, !dbg !5268

bb6:                                              ; preds = %bb2, %bb3, %bb4, %bb5, %bb1
  %1 = load i8, ptr %0, align 1, !dbg !5269, !range !3177, !noundef !25
  ret i8 %1, !dbg !5269
}

; x86_64::registers::debug::BreakpointSize::from_bits
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_649registers5debug14BreakpointSize9from_bits17hd5f1e8cb1215ed26E(i64 %bits) unnamed_addr #1 !dbg !5270 {
start:
  %bits.dbg.spill = alloca i64, align 8
  %0 = alloca i8, align 1
  store i64 %bits, ptr %bits.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %bits.dbg.spill, metadata !5274, metadata !DIExpression()), !dbg !5275
  switch i64 %bits, label %bb1 [
    i64 0, label %bb2
    i64 1, label %bb3
    i64 2, label %bb4
    i64 3, label %bb5
  ], !dbg !5276

bb1:                                              ; preds = %start
  store i8 4, ptr %0, align 1, !dbg !5277
  br label %bb6, !dbg !5277

bb2:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !5278
  br label %bb6, !dbg !5279

bb3:                                              ; preds = %start
  store i8 1, ptr %0, align 1, !dbg !5280
  br label %bb6, !dbg !5281

bb4:                                              ; preds = %start
  store i8 2, ptr %0, align 1, !dbg !5282
  br label %bb6, !dbg !5283

bb5:                                              ; preds = %start
  store i8 3, ptr %0, align 1, !dbg !5284
  br label %bb6, !dbg !5285

bb6:                                              ; preds = %bb2, %bb3, %bb4, %bb5, %bb1
  %1 = load i8, ptr %0, align 1, !dbg !5286, !range !3177, !noundef !25
  ret i8 %1, !dbg !5286
}

; x86_64::registers::debug::BreakpointSize::bit_range
; Function Attrs: noredzone nounwind
define internal { i64, i64 } @_ZN6x86_649registers5debug14BreakpointSize9bit_range17hee7ca747796ef7dbE(i8 %n) unnamed_addr #1 !dbg !5287 {
start:
  %lsb.dbg.spill = alloca i64, align 8
  %n.dbg.spill = alloca i8, align 1
  %0 = alloca { i64, i64 }, align 8
  store i8 %n, ptr %n.dbg.spill, align 1
  call void @llvm.dbg.declare(metadata ptr %n.dbg.spill, metadata !5289, metadata !DIExpression()), !dbg !5292
; call x86_64::registers::debug::DebugAddressRegisterNumber::get
  %_5 = call i8 @_ZN6x86_649registers5debug26DebugAddressRegisterNumber3get17h9b9a159e7a2c92deE(i8 %n) #8, !dbg !5293
  %1 = call { i8, i1 } @llvm.umul.with.overflow.i8(i8 4, i8 %_5), !dbg !5294
  %_6.0 = extractvalue { i8, i1 } %1, 0, !dbg !5294
  %_6.1 = extractvalue { i8, i1 } %1, 1, !dbg !5294
  %2 = call i1 @llvm.expect.i1(i1 %_6.1, i1 false), !dbg !5294
  br i1 %2, label %panic, label %bb2, !dbg !5294

bb2:                                              ; preds = %start
  %3 = call { i8, i1 } @llvm.uadd.with.overflow.i8(i8 18, i8 %_6.0), !dbg !5295
  %_7.0 = extractvalue { i8, i1 } %3, 0, !dbg !5295
  %_7.1 = extractvalue { i8, i1 } %3, 1, !dbg !5295
  %4 = call i1 @llvm.expect.i1(i1 %_7.1, i1 false), !dbg !5295
  br i1 %4, label %panic1, label %bb3, !dbg !5295

panic:                                            ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @str.a, i64 33, ptr align 8 @alloc9645) #9, !dbg !5294
  unreachable, !dbg !5294

bb3:                                              ; preds = %bb2
  %lsb = zext i8 %_7.0 to i64, !dbg !5295
  store i64 %lsb, ptr %lsb.dbg.spill, align 8, !dbg !5295
  call void @llvm.dbg.declare(metadata ptr %lsb.dbg.spill, metadata !5290, metadata !DIExpression()), !dbg !5296
  %5 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %lsb, i64 2), !dbg !5297
  %_9.0 = extractvalue { i64, i1 } %5, 0, !dbg !5297
  %_9.1 = extractvalue { i64, i1 } %5, 1, !dbg !5297
  %6 = call i1 @llvm.expect.i1(i1 %_9.1, i1 false), !dbg !5297
  br i1 %6, label %panic2, label %bb4, !dbg !5297

panic1:                                           ; preds = %bb2
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @str.7, i64 28, ptr align 8 @alloc9647) #9, !dbg !5295
  unreachable, !dbg !5295

bb4:                                              ; preds = %bb3
  store i64 %lsb, ptr %0, align 8, !dbg !5298
  %7 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !5298
  store i64 %_9.0, ptr %7, align 8, !dbg !5298
  %8 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !5299
  %9 = load i64, ptr %8, align 8, !dbg !5299, !noundef !25
  %10 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !5299
  %11 = load i64, ptr %10, align 8, !dbg !5299, !noundef !25
  %12 = insertvalue { i64, i64 } undef, i64 %9, 0, !dbg !5299
  %13 = insertvalue { i64, i64 } %12, i64 %11, 1, !dbg !5299
  ret { i64, i64 } %13, !dbg !5299

panic2:                                           ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @str.7, i64 28, ptr align 8 @alloc9649) #9, !dbg !5297
  unreachable, !dbg !5297
}

; <x86_64::registers::debug::Dr7Value as core::convert::From<x86_64::registers::debug::Dr7Flags>>::from
; Function Attrs: noredzone nounwind
define i64 @"_ZN116_$LT$x86_64..registers..debug..Dr7Value$u20$as$u20$core..convert..From$LT$x86_64..registers..debug..Dr7Flags$GT$$GT$4from17h6330862b1acb52e8E"(i64 %0) unnamed_addr #1 !dbg !5300 {
start:
  %dr7_flags = alloca i64, align 8
  store i64 %0, ptr %dr7_flags, align 8
  call void @llvm.dbg.declare(metadata ptr %dr7_flags, metadata !5308, metadata !DIExpression()), !dbg !5309
; call x86_64::registers::debug::Dr7Flags::bits
  %_2 = call i64 @_ZN6x86_649registers5debug8Dr7Flags4bits17h83f0689f096d5de0E(ptr align 8 %dr7_flags) #8, !dbg !5310
; call x86_64::registers::debug::Dr7Value::from_bits_truncate
  %1 = call i64 @_ZN6x86_649registers5debug8Dr7Value18from_bits_truncate17hffd5670d7183a100E(i64 %_2) #8, !dbg !5311
  ret i64 %1, !dbg !5312
}

; x86_64::registers::debug::Dr7Value::valid_bits
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_649registers5debug8Dr7Value10valid_bits17h61feb624b41863c4E() unnamed_addr #1 !dbg !5313 {
start:
  %flag_valid_bits.dbg.spill = alloca i64, align 8
  %field_valid_bits.dbg.spill = alloca i64, align 8
  %_4 = alloca i64, align 8
  store i64 4294901760, ptr %field_valid_bits.dbg.spill, align 8, !dbg !5321
  call void @llvm.dbg.declare(metadata ptr %field_valid_bits.dbg.spill, metadata !5317, metadata !DIExpression()), !dbg !5322
; call x86_64::registers::debug::Dr7Flags::all
  %0 = call i64 @_ZN6x86_649registers5debug8Dr7Flags3all17h2fc8a0a73defa520E() #8, !dbg !5323
  store i64 %0, ptr %_4, align 8, !dbg !5323
; call x86_64::registers::debug::Dr7Flags::bits
  %flag_valid_bits = call i64 @_ZN6x86_649registers5debug8Dr7Flags4bits17h83f0689f096d5de0E(ptr align 8 %_4) #8, !dbg !5323
  store i64 %flag_valid_bits, ptr %flag_valid_bits.dbg.spill, align 8, !dbg !5323
  call void @llvm.dbg.declare(metadata ptr %flag_valid_bits.dbg.spill, metadata !5319, metadata !DIExpression()), !dbg !5324
  %1 = or i64 4294901760, %flag_valid_bits, !dbg !5325
  ret i64 %1, !dbg !5326
}

; x86_64::registers::debug::Dr7Value::from_bits_truncate
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers5debug8Dr7Value18from_bits_truncate17hffd5670d7183a100E(i64 %bits) unnamed_addr #0 !dbg !5327 {
start:
  %bits.dbg.spill = alloca i64, align 8
  %0 = alloca i64, align 8
  store i64 %bits, ptr %bits.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %bits.dbg.spill, metadata !5331, metadata !DIExpression()), !dbg !5332
; call x86_64::registers::debug::Dr7Value::valid_bits
  %_3 = call i64 @_ZN6x86_649registers5debug8Dr7Value10valid_bits17h61feb624b41863c4E() #8, !dbg !5333
  %_2 = and i64 %bits, %_3, !dbg !5334
  store i64 %_2, ptr %0, align 8, !dbg !5335
  %1 = load i64, ptr %0, align 8, !dbg !5336, !noundef !25
  ret i64 %1, !dbg !5336
}

; x86_64::registers::debug::Dr7Value::condition
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_649registers5debug8Dr7Value9condition17h189d64e50443c7f7E(ptr align 8 %self, i8 %n) unnamed_addr #1 !dbg !5337 {
start:
  %condition.dbg.spill = alloca i64, align 8
  %n.dbg.spill = alloca i8, align 1
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5342, metadata !DIExpression()), !dbg !5346
  store i8 %n, ptr %n.dbg.spill, align 1
  call void @llvm.dbg.declare(metadata ptr %n.dbg.spill, metadata !5343, metadata !DIExpression()), !dbg !5347
; call x86_64::registers::debug::BreakpointCondition::bit_range
  %0 = call { i64, i64 } @_ZN6x86_649registers5debug19BreakpointCondition9bit_range17hbfcc3861ed7c434dE(i8 %n) #8, !dbg !5348
  %_5.0 = extractvalue { i64, i64 } %0, 0, !dbg !5348
  %_5.1 = extractvalue { i64, i64 } %0, 1, !dbg !5348
; call <u64 as bit_field::BitField>::get_bits
  %condition = call i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17h42b9763573d7c860E"(ptr align 8 %self, i64 %_5.0, i64 %_5.1) #8, !dbg !5349
  store i64 %condition, ptr %condition.dbg.spill, align 8, !dbg !5349
  call void @llvm.dbg.declare(metadata ptr %condition.dbg.spill, metadata !5344, metadata !DIExpression()), !dbg !5350
; call x86_64::registers::debug::BreakpointCondition::from_bits
  %_6 = call i8 @_ZN6x86_649registers5debug19BreakpointCondition9from_bits17h0828de849760c929E(i64 %condition) #8, !dbg !5351, !range !3177
; call core::option::Option<T>::expect
  %1 = call i8 @"_ZN4core6option15Option$LT$T$GT$6expect17h57287f0ea82506bdE"(i8 %_6, ptr align 1 @alloc9653, i64 32, ptr align 8 @alloc9652) #8, !dbg !5351, !range !3181
  ret i8 %1, !dbg !5352
}

; x86_64::registers::debug::Dr7Value::set_condition
; Function Attrs: noredzone nounwind
define void @_ZN6x86_649registers5debug8Dr7Value13set_condition17hb69c09c5fe0e8b01E(ptr align 8 %self, i8 %n, i8 %0) unnamed_addr #1 !dbg !5353 {
start:
  %n.dbg.spill = alloca i8, align 1
  %self.dbg.spill = alloca ptr, align 8
  %condition = alloca i8, align 1
  store i8 %0, ptr %condition, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5358, metadata !DIExpression()), !dbg !5361
  store i8 %n, ptr %n.dbg.spill, align 1
  call void @llvm.dbg.declare(metadata ptr %n.dbg.spill, metadata !5359, metadata !DIExpression()), !dbg !5362
  call void @llvm.dbg.declare(metadata ptr %condition, metadata !5360, metadata !DIExpression()), !dbg !5363
; call x86_64::registers::debug::BreakpointCondition::bit_range
  %1 = call { i64, i64 } @_ZN6x86_649registers5debug19BreakpointCondition9bit_range17hbfcc3861ed7c434dE(i8 %n) #8, !dbg !5364
  %_6.0 = extractvalue { i64, i64 } %1, 0, !dbg !5364
  %_6.1 = extractvalue { i64, i64 } %1, 1, !dbg !5364
  %_8 = load i8, ptr %condition, align 1, !dbg !5365, !range !3181, !noundef !25
  %_9 = icmp uge i8 3, %_8, !dbg !5365
  call void @llvm.assume(i1 %_9), !dbg !5365
  %_10 = icmp ule i8 0, %_8, !dbg !5365
  call void @llvm.assume(i1 %_10), !dbg !5365
  %_7 = zext i8 %_8 to i64, !dbg !5365
; call <u64 as bit_field::BitField>::set_bits
  %_4 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17h1fe3c17f8f636016E"(ptr align 8 %self, i64 %_6.0, i64 %_6.1, i64 %_7) #8, !dbg !5366
  ret void, !dbg !5367
}

; x86_64::registers::debug::Dr7Value::size
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_649registers5debug8Dr7Value4size17h2e5ac2cf0ab2015fE(ptr align 8 %self, i8 %n) unnamed_addr #1 !dbg !5368 {
start:
  %size.dbg.spill = alloca i64, align 8
  %n.dbg.spill = alloca i8, align 1
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5372, metadata !DIExpression()), !dbg !5376
  store i8 %n, ptr %n.dbg.spill, align 1
  call void @llvm.dbg.declare(metadata ptr %n.dbg.spill, metadata !5373, metadata !DIExpression()), !dbg !5377
; call x86_64::registers::debug::BreakpointSize::bit_range
  %0 = call { i64, i64 } @_ZN6x86_649registers5debug14BreakpointSize9bit_range17hee7ca747796ef7dbE(i8 %n) #8, !dbg !5378
  %_5.0 = extractvalue { i64, i64 } %0, 0, !dbg !5378
  %_5.1 = extractvalue { i64, i64 } %0, 1, !dbg !5378
; call <u64 as bit_field::BitField>::get_bits
  %size = call i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17h42b9763573d7c860E"(ptr align 8 %self, i64 %_5.0, i64 %_5.1) #8, !dbg !5379
  store i64 %size, ptr %size.dbg.spill, align 8, !dbg !5379
  call void @llvm.dbg.declare(metadata ptr %size.dbg.spill, metadata !5374, metadata !DIExpression()), !dbg !5380
; call x86_64::registers::debug::BreakpointSize::from_bits
  %_6 = call i8 @_ZN6x86_649registers5debug14BreakpointSize9from_bits17hd5f1e8cb1215ed26E(i64 %size) #8, !dbg !5381, !range !3177
; call core::option::Option<T>::expect
  %1 = call i8 @"_ZN4core6option15Option$LT$T$GT$6expect17hd2e1145cae14c02cE"(i8 %_6, ptr align 1 @alloc9653, i64 32, ptr align 8 @alloc9655) #8, !dbg !5381, !range !3181
  ret i8 %1, !dbg !5382
}

; x86_64::registers::debug::Dr7Value::set_size
; Function Attrs: noredzone nounwind
define void @_ZN6x86_649registers5debug8Dr7Value8set_size17h6119628892e17705E(ptr align 8 %self, i8 %n, i8 %0) unnamed_addr #1 !dbg !5383 {
start:
  %n.dbg.spill = alloca i8, align 1
  %self.dbg.spill = alloca ptr, align 8
  %size = alloca i8, align 1
  store i8 %0, ptr %size, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5387, metadata !DIExpression()), !dbg !5390
  store i8 %n, ptr %n.dbg.spill, align 1
  call void @llvm.dbg.declare(metadata ptr %n.dbg.spill, metadata !5388, metadata !DIExpression()), !dbg !5391
  call void @llvm.dbg.declare(metadata ptr %size, metadata !5389, metadata !DIExpression()), !dbg !5392
; call x86_64::registers::debug::BreakpointSize::bit_range
  %1 = call { i64, i64 } @_ZN6x86_649registers5debug14BreakpointSize9bit_range17hee7ca747796ef7dbE(i8 %n) #8, !dbg !5393
  %_6.0 = extractvalue { i64, i64 } %1, 0, !dbg !5393
  %_6.1 = extractvalue { i64, i64 } %1, 1, !dbg !5393
  %_8 = load i8, ptr %size, align 1, !dbg !5394, !range !3181, !noundef !25
  %_9 = icmp uge i8 3, %_8, !dbg !5394
  call void @llvm.assume(i1 %_9), !dbg !5394
  %_10 = icmp ule i8 0, %_8, !dbg !5394
  call void @llvm.assume(i1 %_10), !dbg !5394
  %_7 = zext i8 %_8 to i64, !dbg !5394
; call <u64 as bit_field::BitField>::set_bits
  %_4 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17h1fe3c17f8f636016E"(ptr align 8 %self, i64 %_6.0, i64 %_6.1, i64 %_7) #8, !dbg !5395
  ret void, !dbg !5396
}

; x86_64::registers::segmentation::SegmentSelector::index
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_649registers12segmentation15SegmentSelector5index17h227da1101b72e383E(i16 %self) unnamed_addr #0 !dbg !5397 {
start:
  %self.dbg.spill = alloca i16, align 2
  store i16 %self, ptr %self.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5402, metadata !DIExpression()), !dbg !5403
  %_3.0 = lshr i16 %self, 3, !dbg !5404
  ret i16 %_3.0, !dbg !5405
}

; x86_64::registers::segmentation::SegmentSelector::rpl
; Function Attrs: inlinehint noredzone nounwind
define internal i8 @_ZN6x86_649registers12segmentation15SegmentSelector3rpl17he1e261f71574433fE(i16 %0) unnamed_addr #0 !dbg !5406 {
start:
  %_4 = alloca { i64, i64 }, align 8
  %self = alloca i16, align 2
  store i16 %0, ptr %self, align 2
  call void @llvm.dbg.declare(metadata ptr %self, metadata !5410, metadata !DIExpression()), !dbg !5411
  store i64 0, ptr %_4, align 8, !dbg !5412
  %1 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 1, !dbg !5412
  store i64 2, ptr %1, align 8, !dbg !5412
  %2 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 0, !dbg !5413
  %3 = load i64, ptr %2, align 8, !dbg !5413, !noundef !25
  %4 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 1, !dbg !5413
  %5 = load i64, ptr %4, align 8, !dbg !5413, !noundef !25
; call <u16 as bit_field::BitField>::get_bits
  %_2 = call i16 @"_ZN43_$LT$u16$u20$as$u20$bit_field..BitField$GT$8get_bits17h989c400b59aedc36E"(ptr align 2 %self, i64 %3, i64 %5) #8, !dbg !5413
; call x86_64::PrivilegeLevel::from_u16
  %6 = call i8 @_ZN6x86_6414PrivilegeLevel8from_u1617he0c9c25db9d5bbfcE(i16 %_2) #8, !dbg !5414, !range !3181
  ret i8 %6, !dbg !5415
}

; <x86_64::registers::segmentation::SegmentSelector as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN85_$LT$x86_64..registers..segmentation..SegmentSelector$u20$as$u20$core..fmt..Debug$GT$3fmt17heb4bd28f5c9c083bE"(ptr align 2 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5416 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_17 = alloca i8, align 1
  %_10 = alloca i16, align 2
  %s = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5422, metadata !DIExpression()), !dbg !5431
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5423, metadata !DIExpression()), !dbg !5432
  call void @llvm.dbg.declare(metadata ptr %s, metadata !5424, metadata !DIExpression()), !dbg !5433
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17hb590c568c03043bcE(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %s, ptr align 8 %f, ptr align 1 @alloc9656, i64 15) #8, !dbg !5434
  %_11 = load i16, ptr %self, align 2, !dbg !5435, !noundef !25
; call x86_64::registers::segmentation::SegmentSelector::index
  %0 = call i16 @_ZN6x86_649registers12segmentation15SegmentSelector5index17h227da1101b72e383E(i16 %_11) #8, !dbg !5435
  store i16 %0, ptr %_10, align 2, !dbg !5435
; call core::fmt::builders::DebugStruct::field
  %_5 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h9b01d721a0c54b37E(ptr align 8 %s, ptr align 1 @alloc9722, i64 5, ptr align 1 %_10, ptr align 8 @vtable.b) #8, !dbg !5436
  %_18 = load i16, ptr %self, align 2, !dbg !5437, !noundef !25
; call x86_64::registers::segmentation::SegmentSelector::rpl
  %1 = call i8 @_ZN6x86_649registers12segmentation15SegmentSelector3rpl17he1e261f71574433fE(i16 %_18) #8, !dbg !5437, !range !3181
  store i8 %1, ptr %_17, align 1, !dbg !5437
; call core::fmt::builders::DebugStruct::field
  %_12 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h9b01d721a0c54b37E(ptr align 8 %s, ptr align 1 @alloc9661, i64 3, ptr align 1 %_17, ptr align 8 @vtable.c) #8, !dbg !5438
; call core::fmt::builders::DebugStruct::finish
  %2 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h65483d049f6060d5E(ptr align 8 %s) #8, !dbg !5439
  ret i1 %2, !dbg !5440
}

; x86_64::structures::gdt::GlobalDescriptorTable::pointer
; Function Attrs: noredzone nounwind
define void @_ZN6x86_6410structures3gdt21GlobalDescriptorTable7pointer17hb297bf6facfd76c5E(ptr sret(%"structures::DescriptorTablePointer") %0, ptr align 8 %self) unnamed_addr #1 !dbg !5441 {
start:
  %self.dbg.spill.i = alloca { ptr, i64 }, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5456, metadata !DIExpression()), !dbg !5457
  store ptr %self, ptr %self.dbg.spill.i, align 8
  %1 = getelementptr inbounds { ptr, i64 }, ptr %self.dbg.spill.i, i32 0, i32 1
  store i64 8, ptr %1, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill.i, metadata !2908, metadata !DIExpression()), !dbg !5458
  %_3 = ptrtoint ptr %self to i64, !dbg !5460
; call x86_64::addr::VirtAddr::new
  %_2 = call i64 @_ZN6x86_644addr8VirtAddr3new17hdef977acfd872357E(i64 %_3) #8, !dbg !5461
  %2 = getelementptr inbounds %"structures::gdt::GlobalDescriptorTable", ptr %self, i32 0, i32 1, !dbg !5462
  %_10 = load i64, ptr %2, align 8, !dbg !5462, !noundef !25
  %3 = call { i64, i1 } @llvm.umul.with.overflow.i64(i64 %_10, i64 8), !dbg !5462
  %_12.0 = extractvalue { i64, i1 } %3, 0, !dbg !5462
  %_12.1 = extractvalue { i64, i1 } %3, 1, !dbg !5462
  %4 = call i1 @llvm.expect.i1(i1 %_12.1, i1 false), !dbg !5462
  br i1 %4, label %panic, label %bb4, !dbg !5462

bb4:                                              ; preds = %start
  %_13.0 = sub i64 %_12.0, 1, !dbg !5463
  %_13.1 = icmp ult i64 %_12.0, 1, !dbg !5463
  %5 = call i1 @llvm.expect.i1(i1 %_13.1, i1 false), !dbg !5463
  br i1 %5, label %panic1, label %bb5, !dbg !5463

panic:                                            ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @str.a, i64 33, ptr align 8 @alloc9666) #9, !dbg !5462
  unreachable, !dbg !5462

bb5:                                              ; preds = %bb4
  %_7 = trunc i64 %_13.0 to i16, !dbg !5463
  store i16 %_7, ptr %0, align 2, !dbg !5464
  %6 = getelementptr inbounds %"structures::DescriptorTablePointer", ptr %0, i32 0, i32 1, !dbg !5464
  store i64 %_2, ptr %6, align 2, !dbg !5464
  ret void, !dbg !5465

panic1:                                           ; preds = %bb4
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @str.0, i64 33, ptr align 8 @alloc9668) #9, !dbg !5463
  unreachable, !dbg !5463
}

; x86_64::structures::idt::InterruptDescriptorTable::pointer
; Function Attrs: noredzone nounwind
define void @_ZN6x86_6410structures3idt24InterruptDescriptorTable7pointer17hd6c03d564e3eef5dE(ptr sret(%"structures::DescriptorTablePointer") %0, ptr align 16 %self) unnamed_addr #1 !dbg !5466 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5500, metadata !DIExpression()), !dbg !5501
  %_3 = ptrtoint ptr %self to i64, !dbg !5502
; call x86_64::addr::VirtAddr::new
  %_2 = call i64 @_ZN6x86_644addr8VirtAddr3new17hdef977acfd872357E(i64 %_3) #8, !dbg !5503
  %_8.0 = sub i64 4096, 1, !dbg !5504
  %_8.1 = icmp ult i64 4096, 1, !dbg !5504
  %1 = call i1 @llvm.expect.i1(i1 %_8.1, i1 false), !dbg !5504
  br i1 %1, label %panic, label %bb3, !dbg !5504

bb3:                                              ; preds = %start
  %_5 = trunc i64 %_8.0 to i16, !dbg !5504
  store i16 %_5, ptr %0, align 2, !dbg !5505
  %2 = getelementptr inbounds %"structures::DescriptorTablePointer", ptr %0, i32 0, i32 1, !dbg !5505
  store i64 %_2, ptr %2, align 2, !dbg !5505
  ret void, !dbg !5506

panic:                                            ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @str.0, i64 33, ptr align 8 @alloc9670) #9, !dbg !5504
  unreachable, !dbg !5504
}

; <x86_64::structures::idt::Entry<T> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h12e382cc662becb3E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5507 {
start:
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_7.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_29 = alloca { i64, i64 }, align 8
  %_28 = alloca { i64, i64 }, align 8
  %_26 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_25 = alloca [1 x %"core::fmt::rt::v1::Argument"], align 8
  %_22 = alloca i64, align 8
  %_19 = alloca [1 x { ptr, ptr }], align 8
  %_15 = alloca %"core::fmt::Arguments<'_>", align 8
  %_10 = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5513, metadata !DIExpression()), !dbg !5515
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5514, metadata !DIExpression()), !dbg !5516
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17hb590c568c03043bcE(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %_10, ptr align 8 %f, ptr align 1 @alloc9690, i64 5) #8, !dbg !5517
; call x86_64::structures::idt::Entry<F>::handler_addr
  %0 = call i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h8b74a0e3ce5388beE"(ptr align 4 %self) #8, !dbg !5518
  store i64 %0, ptr %_22, align 8, !dbg !5518
; call core::fmt::ArgumentV1::new_lower_hex
  %1 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h3367872609d605ddE(ptr align 8 %_22) #8, !dbg !5519
  %_20.0 = extractvalue { ptr, ptr } %1, 0, !dbg !5519
  %_20.1 = extractvalue { ptr, ptr } %1, 1, !dbg !5519
  %2 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_19, i64 0, i64 0, !dbg !5519
  %3 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 0, !dbg !5519
  store ptr %_20.0, ptr %3, align 8, !dbg !5519
  %4 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !5519
  store ptr %_20.1, ptr %4, align 8, !dbg !5519
  store i64 2, ptr %_28, align 8, !dbg !5519
  store i64 2, ptr %_29, align 8, !dbg !5519
  %5 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 0, !dbg !5519
  %6 = load i64, ptr %5, align 8, !dbg !5519, !range !933, !noundef !25
  %7 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 1, !dbg !5519
  %8 = load i64, ptr %7, align 8, !dbg !5519
  %9 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 0, !dbg !5519
  %10 = load i64, ptr %9, align 8, !dbg !5519, !range !933, !noundef !25
  %11 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 1, !dbg !5519
  %12 = load i64, ptr %11, align 8, !dbg !5519
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4611, metadata !DIExpression()), !dbg !5520
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4616, metadata !DIExpression()), !dbg !5522
  store i8 3, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4617, metadata !DIExpression()), !dbg !5523
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4618, metadata !DIExpression()), !dbg !5524
  store i64 %6, ptr %precision.dbg.spill.i, align 8
  %13 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %8, ptr %13, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4619, metadata !DIExpression()), !dbg !5525
  store i64 %10, ptr %width.dbg.spill.i, align 8
  %14 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %12, ptr %14, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4620, metadata !DIExpression()), !dbg !5526
  %15 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 3, !dbg !5527
  store i32 32, ptr %15, align 4, !dbg !5527
  %16 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 4, !dbg !5527
  store i8 3, ptr %16, align 8, !dbg !5527
  %17 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 2, !dbg !5527
  store i32 4, ptr %17, align 8, !dbg !5527
  store i64 %6, ptr %_7.i, align 8, !dbg !5527
  %18 = getelementptr inbounds { i64, i64 }, ptr %_7.i, i32 0, i32 1, !dbg !5527
  store i64 %8, ptr %18, align 8, !dbg !5527
  %19 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 1, !dbg !5527
  store i64 %10, ptr %19, align 8, !dbg !5527
  %20 = getelementptr inbounds { i64, i64 }, ptr %19, i32 0, i32 1, !dbg !5527
  store i64 %12, ptr %20, align 8, !dbg !5527
  %21 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_26, i32 0, i32 1, !dbg !5528
  store i64 0, ptr %21, align 8, !dbg !5528
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_26, ptr align 8 %_7.i, i64 48, i1 false), !dbg !5528
  %22 = getelementptr inbounds [1 x %"core::fmt::rt::v1::Argument"], ptr %_25, i64 0, i64 0, !dbg !5519
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %22, ptr align 8 %_26, i64 56, i1 false), !dbg !5519
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h0d18fbb15759c5efE(ptr sret(%"core::fmt::Arguments<'_>") %_15, ptr align 8 @alloc8516, i64 1, ptr align 8 %_19, i64 1, ptr align 8 %_25, i64 1) #8, !dbg !5519
; call core::fmt::builders::DebugStruct::field
  %_8 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h9b01d721a0c54b37E(ptr align 8 %_10, ptr align 1 @alloc9691, i64 12, ptr align 1 %_15, ptr align 8 @vtable.9) #8, !dbg !5517
  %_33 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, structures::idt::PageFaultErrorCode)>", ptr %self, i32 0, i32 1, !dbg !5529
; call core::fmt::builders::DebugStruct::field
  %_6 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h9b01d721a0c54b37E(ptr align 8 %_8, ptr align 1 @alloc9692, i64 12, ptr align 1 %_33, ptr align 8 @vtable.b) #8, !dbg !5517
  %_36 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, structures::idt::PageFaultErrorCode)>", ptr %self, i32 0, i32 2, !dbg !5530
; call core::fmt::builders::DebugStruct::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h9b01d721a0c54b37E(ptr align 8 %_6, ptr align 1 @alloc9693, i64 7, ptr align 1 %_36, ptr align 8 @vtable.d) #8, !dbg !5517
; call core::fmt::builders::DebugStruct::finish
  %23 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h65483d049f6060d5E(ptr align 8 %_4) #8, !dbg !5517
  ret i1 %23, !dbg !5531
}

; <x86_64::structures::idt::Entry<T> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h3ed69ba45d633eceE"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5532 {
start:
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_7.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_29 = alloca { i64, i64 }, align 8
  %_28 = alloca { i64, i64 }, align 8
  %_26 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_25 = alloca [1 x %"core::fmt::rt::v1::Argument"], align 8
  %_22 = alloca i64, align 8
  %_19 = alloca [1 x { ptr, ptr }], align 8
  %_15 = alloca %"core::fmt::Arguments<'_>", align 8
  %_10 = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5537, metadata !DIExpression()), !dbg !5539
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5538, metadata !DIExpression()), !dbg !5540
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17hb590c568c03043bcE(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %_10, ptr align 8 %f, ptr align 1 @alloc9690, i64 5) #8, !dbg !5541
; call x86_64::structures::idt::Entry<F>::handler_addr
  %0 = call i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h547b638d23ac2ab5E"(ptr align 4 %self) #8, !dbg !5542
  store i64 %0, ptr %_22, align 8, !dbg !5542
; call core::fmt::ArgumentV1::new_lower_hex
  %1 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h3367872609d605ddE(ptr align 8 %_22) #8, !dbg !5543
  %_20.0 = extractvalue { ptr, ptr } %1, 0, !dbg !5543
  %_20.1 = extractvalue { ptr, ptr } %1, 1, !dbg !5543
  %2 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_19, i64 0, i64 0, !dbg !5543
  %3 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 0, !dbg !5543
  store ptr %_20.0, ptr %3, align 8, !dbg !5543
  %4 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !5543
  store ptr %_20.1, ptr %4, align 8, !dbg !5543
  store i64 2, ptr %_28, align 8, !dbg !5543
  store i64 2, ptr %_29, align 8, !dbg !5543
  %5 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 0, !dbg !5543
  %6 = load i64, ptr %5, align 8, !dbg !5543, !range !933, !noundef !25
  %7 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 1, !dbg !5543
  %8 = load i64, ptr %7, align 8, !dbg !5543
  %9 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 0, !dbg !5543
  %10 = load i64, ptr %9, align 8, !dbg !5543, !range !933, !noundef !25
  %11 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 1, !dbg !5543
  %12 = load i64, ptr %11, align 8, !dbg !5543
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4611, metadata !DIExpression()), !dbg !5544
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4616, metadata !DIExpression()), !dbg !5546
  store i8 3, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4617, metadata !DIExpression()), !dbg !5547
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4618, metadata !DIExpression()), !dbg !5548
  store i64 %6, ptr %precision.dbg.spill.i, align 8
  %13 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %8, ptr %13, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4619, metadata !DIExpression()), !dbg !5549
  store i64 %10, ptr %width.dbg.spill.i, align 8
  %14 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %12, ptr %14, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4620, metadata !DIExpression()), !dbg !5550
  %15 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 3, !dbg !5551
  store i32 32, ptr %15, align 4, !dbg !5551
  %16 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 4, !dbg !5551
  store i8 3, ptr %16, align 8, !dbg !5551
  %17 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 2, !dbg !5551
  store i32 4, ptr %17, align 8, !dbg !5551
  store i64 %6, ptr %_7.i, align 8, !dbg !5551
  %18 = getelementptr inbounds { i64, i64 }, ptr %_7.i, i32 0, i32 1, !dbg !5551
  store i64 %8, ptr %18, align 8, !dbg !5551
  %19 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 1, !dbg !5551
  store i64 %10, ptr %19, align 8, !dbg !5551
  %20 = getelementptr inbounds { i64, i64 }, ptr %19, i32 0, i32 1, !dbg !5551
  store i64 %12, ptr %20, align 8, !dbg !5551
  %21 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_26, i32 0, i32 1, !dbg !5552
  store i64 0, ptr %21, align 8, !dbg !5552
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_26, ptr align 8 %_7.i, i64 48, i1 false), !dbg !5552
  %22 = getelementptr inbounds [1 x %"core::fmt::rt::v1::Argument"], ptr %_25, i64 0, i64 0, !dbg !5543
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %22, ptr align 8 %_26, i64 56, i1 false), !dbg !5543
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h0d18fbb15759c5efE(ptr sret(%"core::fmt::Arguments<'_>") %_15, ptr align 8 @alloc8516, i64 1, ptr align 8 %_19, i64 1, ptr align 8 %_25, i64 1) #8, !dbg !5543
; call core::fmt::builders::DebugStruct::field
  %_8 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h9b01d721a0c54b37E(ptr align 8 %_10, ptr align 1 @alloc9691, i64 12, ptr align 1 %_15, ptr align 8 @vtable.9) #8, !dbg !5541
  %_33 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64) -> !>", ptr %self, i32 0, i32 1, !dbg !5553
; call core::fmt::builders::DebugStruct::field
  %_6 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h9b01d721a0c54b37E(ptr align 8 %_8, ptr align 1 @alloc9692, i64 12, ptr align 1 %_33, ptr align 8 @vtable.b) #8, !dbg !5541
  %_36 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64) -> !>", ptr %self, i32 0, i32 2, !dbg !5554
; call core::fmt::builders::DebugStruct::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h9b01d721a0c54b37E(ptr align 8 %_6, ptr align 1 @alloc9693, i64 7, ptr align 1 %_36, ptr align 8 @vtable.d) #8, !dbg !5541
; call core::fmt::builders::DebugStruct::finish
  %23 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h65483d049f6060d5E(ptr align 8 %_4) #8, !dbg !5541
  ret i1 %23, !dbg !5555
}

; <x86_64::structures::idt::Entry<T> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h512191041b9694aeE"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5556 {
start:
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_7.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_29 = alloca { i64, i64 }, align 8
  %_28 = alloca { i64, i64 }, align 8
  %_26 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_25 = alloca [1 x %"core::fmt::rt::v1::Argument"], align 8
  %_22 = alloca i64, align 8
  %_19 = alloca [1 x { ptr, ptr }], align 8
  %_15 = alloca %"core::fmt::Arguments<'_>", align 8
  %_10 = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5560, metadata !DIExpression()), !dbg !5562
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5561, metadata !DIExpression()), !dbg !5563
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17hb590c568c03043bcE(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %_10, ptr align 8 %f, ptr align 1 @alloc9690, i64 5) #8, !dbg !5564
; call x86_64::structures::idt::Entry<F>::handler_addr
  %0 = call i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h3cb0e918d61d1ee7E"(ptr align 4 %self) #8, !dbg !5565
  store i64 %0, ptr %_22, align 8, !dbg !5565
; call core::fmt::ArgumentV1::new_lower_hex
  %1 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h3367872609d605ddE(ptr align 8 %_22) #8, !dbg !5566
  %_20.0 = extractvalue { ptr, ptr } %1, 0, !dbg !5566
  %_20.1 = extractvalue { ptr, ptr } %1, 1, !dbg !5566
  %2 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_19, i64 0, i64 0, !dbg !5566
  %3 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 0, !dbg !5566
  store ptr %_20.0, ptr %3, align 8, !dbg !5566
  %4 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !5566
  store ptr %_20.1, ptr %4, align 8, !dbg !5566
  store i64 2, ptr %_28, align 8, !dbg !5566
  store i64 2, ptr %_29, align 8, !dbg !5566
  %5 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 0, !dbg !5566
  %6 = load i64, ptr %5, align 8, !dbg !5566, !range !933, !noundef !25
  %7 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 1, !dbg !5566
  %8 = load i64, ptr %7, align 8, !dbg !5566
  %9 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 0, !dbg !5566
  %10 = load i64, ptr %9, align 8, !dbg !5566, !range !933, !noundef !25
  %11 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 1, !dbg !5566
  %12 = load i64, ptr %11, align 8, !dbg !5566
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4611, metadata !DIExpression()), !dbg !5567
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4616, metadata !DIExpression()), !dbg !5569
  store i8 3, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4617, metadata !DIExpression()), !dbg !5570
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4618, metadata !DIExpression()), !dbg !5571
  store i64 %6, ptr %precision.dbg.spill.i, align 8
  %13 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %8, ptr %13, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4619, metadata !DIExpression()), !dbg !5572
  store i64 %10, ptr %width.dbg.spill.i, align 8
  %14 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %12, ptr %14, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4620, metadata !DIExpression()), !dbg !5573
  %15 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 3, !dbg !5574
  store i32 32, ptr %15, align 4, !dbg !5574
  %16 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 4, !dbg !5574
  store i8 3, ptr %16, align 8, !dbg !5574
  %17 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 2, !dbg !5574
  store i32 4, ptr %17, align 8, !dbg !5574
  store i64 %6, ptr %_7.i, align 8, !dbg !5574
  %18 = getelementptr inbounds { i64, i64 }, ptr %_7.i, i32 0, i32 1, !dbg !5574
  store i64 %8, ptr %18, align 8, !dbg !5574
  %19 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 1, !dbg !5574
  store i64 %10, ptr %19, align 8, !dbg !5574
  %20 = getelementptr inbounds { i64, i64 }, ptr %19, i32 0, i32 1, !dbg !5574
  store i64 %12, ptr %20, align 8, !dbg !5574
  %21 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_26, i32 0, i32 1, !dbg !5575
  store i64 0, ptr %21, align 8, !dbg !5575
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_26, ptr align 8 %_7.i, i64 48, i1 false), !dbg !5575
  %22 = getelementptr inbounds [1 x %"core::fmt::rt::v1::Argument"], ptr %_25, i64 0, i64 0, !dbg !5566
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %22, ptr align 8 %_26, i64 56, i1 false), !dbg !5566
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h0d18fbb15759c5efE(ptr sret(%"core::fmt::Arguments<'_>") %_15, ptr align 8 @alloc8516, i64 1, ptr align 8 %_19, i64 1, ptr align 8 %_25, i64 1) #8, !dbg !5566
; call core::fmt::builders::DebugStruct::field
  %_8 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h9b01d721a0c54b37E(ptr align 8 %_10, ptr align 1 @alloc9691, i64 12, ptr align 1 %_15, ptr align 8 @vtable.9) #8, !dbg !5564
  %_33 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", ptr %self, i32 0, i32 1, !dbg !5576
; call core::fmt::builders::DebugStruct::field
  %_6 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h9b01d721a0c54b37E(ptr align 8 %_8, ptr align 1 @alloc9692, i64 12, ptr align 1 %_33, ptr align 8 @vtable.b) #8, !dbg !5564
  %_36 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", ptr %self, i32 0, i32 2, !dbg !5577
; call core::fmt::builders::DebugStruct::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h9b01d721a0c54b37E(ptr align 8 %_6, ptr align 1 @alloc9693, i64 7, ptr align 1 %_36, ptr align 8 @vtable.d) #8, !dbg !5564
; call core::fmt::builders::DebugStruct::finish
  %23 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h65483d049f6060d5E(ptr align 8 %_4) #8, !dbg !5564
  ret i1 %23, !dbg !5578
}

; <x86_64::structures::idt::Entry<T> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17ha6ff6e8fde14b441E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5579 {
start:
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_7.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_29 = alloca { i64, i64 }, align 8
  %_28 = alloca { i64, i64 }, align 8
  %_26 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_25 = alloca [1 x %"core::fmt::rt::v1::Argument"], align 8
  %_22 = alloca i64, align 8
  %_19 = alloca [1 x { ptr, ptr }], align 8
  %_15 = alloca %"core::fmt::Arguments<'_>", align 8
  %_10 = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5584, metadata !DIExpression()), !dbg !5586
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5585, metadata !DIExpression()), !dbg !5587
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17hb590c568c03043bcE(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %_10, ptr align 8 %f, ptr align 1 @alloc9690, i64 5) #8, !dbg !5588
; call x86_64::structures::idt::Entry<F>::handler_addr
  %0 = call i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17hff8b93fe783279efE"(ptr align 4 %self) #8, !dbg !5589
  store i64 %0, ptr %_22, align 8, !dbg !5589
; call core::fmt::ArgumentV1::new_lower_hex
  %1 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h3367872609d605ddE(ptr align 8 %_22) #8, !dbg !5590
  %_20.0 = extractvalue { ptr, ptr } %1, 0, !dbg !5590
  %_20.1 = extractvalue { ptr, ptr } %1, 1, !dbg !5590
  %2 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_19, i64 0, i64 0, !dbg !5590
  %3 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 0, !dbg !5590
  store ptr %_20.0, ptr %3, align 8, !dbg !5590
  %4 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !5590
  store ptr %_20.1, ptr %4, align 8, !dbg !5590
  store i64 2, ptr %_28, align 8, !dbg !5590
  store i64 2, ptr %_29, align 8, !dbg !5590
  %5 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 0, !dbg !5590
  %6 = load i64, ptr %5, align 8, !dbg !5590, !range !933, !noundef !25
  %7 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 1, !dbg !5590
  %8 = load i64, ptr %7, align 8, !dbg !5590
  %9 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 0, !dbg !5590
  %10 = load i64, ptr %9, align 8, !dbg !5590, !range !933, !noundef !25
  %11 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 1, !dbg !5590
  %12 = load i64, ptr %11, align 8, !dbg !5590
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4611, metadata !DIExpression()), !dbg !5591
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4616, metadata !DIExpression()), !dbg !5593
  store i8 3, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4617, metadata !DIExpression()), !dbg !5594
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4618, metadata !DIExpression()), !dbg !5595
  store i64 %6, ptr %precision.dbg.spill.i, align 8
  %13 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %8, ptr %13, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4619, metadata !DIExpression()), !dbg !5596
  store i64 %10, ptr %width.dbg.spill.i, align 8
  %14 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %12, ptr %14, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4620, metadata !DIExpression()), !dbg !5597
  %15 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 3, !dbg !5598
  store i32 32, ptr %15, align 4, !dbg !5598
  %16 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 4, !dbg !5598
  store i8 3, ptr %16, align 8, !dbg !5598
  %17 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 2, !dbg !5598
  store i32 4, ptr %17, align 8, !dbg !5598
  store i64 %6, ptr %_7.i, align 8, !dbg !5598
  %18 = getelementptr inbounds { i64, i64 }, ptr %_7.i, i32 0, i32 1, !dbg !5598
  store i64 %8, ptr %18, align 8, !dbg !5598
  %19 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 1, !dbg !5598
  store i64 %10, ptr %19, align 8, !dbg !5598
  %20 = getelementptr inbounds { i64, i64 }, ptr %19, i32 0, i32 1, !dbg !5598
  store i64 %12, ptr %20, align 8, !dbg !5598
  %21 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_26, i32 0, i32 1, !dbg !5599
  store i64 0, ptr %21, align 8, !dbg !5599
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_26, ptr align 8 %_7.i, i64 48, i1 false), !dbg !5599
  %22 = getelementptr inbounds [1 x %"core::fmt::rt::v1::Argument"], ptr %_25, i64 0, i64 0, !dbg !5590
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %22, ptr align 8 %_26, i64 56, i1 false), !dbg !5590
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h0d18fbb15759c5efE(ptr sret(%"core::fmt::Arguments<'_>") %_15, ptr align 8 @alloc8516, i64 1, ptr align 8 %_19, i64 1, ptr align 8 %_25, i64 1) #8, !dbg !5590
; call core::fmt::builders::DebugStruct::field
  %_8 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h9b01d721a0c54b37E(ptr align 8 %_10, ptr align 1 @alloc9691, i64 12, ptr align 1 %_15, ptr align 8 @vtable.9) #8, !dbg !5588
  %_33 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", ptr %self, i32 0, i32 1, !dbg !5600
; call core::fmt::builders::DebugStruct::field
  %_6 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h9b01d721a0c54b37E(ptr align 8 %_8, ptr align 1 @alloc9692, i64 12, ptr align 1 %_33, ptr align 8 @vtable.b) #8, !dbg !5588
  %_36 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", ptr %self, i32 0, i32 2, !dbg !5601
; call core::fmt::builders::DebugStruct::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h9b01d721a0c54b37E(ptr align 8 %_6, ptr align 1 @alloc9693, i64 7, ptr align 1 %_36, ptr align 8 @vtable.d) #8, !dbg !5588
; call core::fmt::builders::DebugStruct::finish
  %23 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h65483d049f6060d5E(ptr align 8 %_4) #8, !dbg !5588
  ret i1 %23, !dbg !5602
}

; <x86_64::structures::idt::Entry<T> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hece788abde4844e1E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5603 {
start:
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_7.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_29 = alloca { i64, i64 }, align 8
  %_28 = alloca { i64, i64 }, align 8
  %_26 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_25 = alloca [1 x %"core::fmt::rt::v1::Argument"], align 8
  %_22 = alloca i64, align 8
  %_19 = alloca [1 x { ptr, ptr }], align 8
  %_15 = alloca %"core::fmt::Arguments<'_>", align 8
  %_10 = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5608, metadata !DIExpression()), !dbg !5610
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5609, metadata !DIExpression()), !dbg !5611
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17hb590c568c03043bcE(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %_10, ptr align 8 %f, ptr align 1 @alloc9690, i64 5) #8, !dbg !5612
; call x86_64::structures::idt::Entry<F>::handler_addr
  %0 = call i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17hae450ca542a7da0bE"(ptr align 4 %self) #8, !dbg !5613
  store i64 %0, ptr %_22, align 8, !dbg !5613
; call core::fmt::ArgumentV1::new_lower_hex
  %1 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h3367872609d605ddE(ptr align 8 %_22) #8, !dbg !5614
  %_20.0 = extractvalue { ptr, ptr } %1, 0, !dbg !5614
  %_20.1 = extractvalue { ptr, ptr } %1, 1, !dbg !5614
  %2 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_19, i64 0, i64 0, !dbg !5614
  %3 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 0, !dbg !5614
  store ptr %_20.0, ptr %3, align 8, !dbg !5614
  %4 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !5614
  store ptr %_20.1, ptr %4, align 8, !dbg !5614
  store i64 2, ptr %_28, align 8, !dbg !5614
  store i64 2, ptr %_29, align 8, !dbg !5614
  %5 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 0, !dbg !5614
  %6 = load i64, ptr %5, align 8, !dbg !5614, !range !933, !noundef !25
  %7 = getelementptr inbounds { i64, i64 }, ptr %_28, i32 0, i32 1, !dbg !5614
  %8 = load i64, ptr %7, align 8, !dbg !5614
  %9 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 0, !dbg !5614
  %10 = load i64, ptr %9, align 8, !dbg !5614, !range !933, !noundef !25
  %11 = getelementptr inbounds { i64, i64 }, ptr %_29, i32 0, i32 1, !dbg !5614
  %12 = load i64, ptr %11, align 8, !dbg !5614
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4611, metadata !DIExpression()), !dbg !5615
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4616, metadata !DIExpression()), !dbg !5617
  store i8 3, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4617, metadata !DIExpression()), !dbg !5618
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4618, metadata !DIExpression()), !dbg !5619
  store i64 %6, ptr %precision.dbg.spill.i, align 8
  %13 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %8, ptr %13, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4619, metadata !DIExpression()), !dbg !5620
  store i64 %10, ptr %width.dbg.spill.i, align 8
  %14 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %12, ptr %14, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4620, metadata !DIExpression()), !dbg !5621
  %15 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 3, !dbg !5622
  store i32 32, ptr %15, align 4, !dbg !5622
  %16 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 4, !dbg !5622
  store i8 3, ptr %16, align 8, !dbg !5622
  %17 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 2, !dbg !5622
  store i32 4, ptr %17, align 8, !dbg !5622
  store i64 %6, ptr %_7.i, align 8, !dbg !5622
  %18 = getelementptr inbounds { i64, i64 }, ptr %_7.i, i32 0, i32 1, !dbg !5622
  store i64 %8, ptr %18, align 8, !dbg !5622
  %19 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 1, !dbg !5622
  store i64 %10, ptr %19, align 8, !dbg !5622
  %20 = getelementptr inbounds { i64, i64 }, ptr %19, i32 0, i32 1, !dbg !5622
  store i64 %12, ptr %20, align 8, !dbg !5622
  %21 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_26, i32 0, i32 1, !dbg !5623
  store i64 0, ptr %21, align 8, !dbg !5623
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_26, ptr align 8 %_7.i, i64 48, i1 false), !dbg !5623
  %22 = getelementptr inbounds [1 x %"core::fmt::rt::v1::Argument"], ptr %_25, i64 0, i64 0, !dbg !5614
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %22, ptr align 8 %_26, i64 56, i1 false), !dbg !5614
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h0d18fbb15759c5efE(ptr sret(%"core::fmt::Arguments<'_>") %_15, ptr align 8 @alloc8516, i64 1, ptr align 8 %_19, i64 1, ptr align 8 %_25, i64 1) #8, !dbg !5614
; call core::fmt::builders::DebugStruct::field
  %_8 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h9b01d721a0c54b37E(ptr align 8 %_10, ptr align 1 @alloc9691, i64 12, ptr align 1 %_15, ptr align 8 @vtable.9) #8, !dbg !5612
  %_33 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame) -> !>", ptr %self, i32 0, i32 1, !dbg !5624
; call core::fmt::builders::DebugStruct::field
  %_6 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h9b01d721a0c54b37E(ptr align 8 %_8, ptr align 1 @alloc9692, i64 12, ptr align 1 %_33, ptr align 8 @vtable.b) #8, !dbg !5612
  %_36 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame) -> !>", ptr %self, i32 0, i32 2, !dbg !5625
; call core::fmt::builders::DebugStruct::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h9b01d721a0c54b37E(ptr align 8 %_6, ptr align 1 @alloc9693, i64 7, ptr align 1 %_36, ptr align 8 @vtable.d) #8, !dbg !5612
; call core::fmt::builders::DebugStruct::finish
  %23 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h65483d049f6060d5E(ptr align 8 %_4) #8, !dbg !5612
  ret i1 %23, !dbg !5626
}

; x86_64::structures::idt::Entry<F>::handler_addr
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h3cb0e918d61d1ee7E"(ptr align 4 %self) unnamed_addr #0 !dbg !5627 {
start:
  %addr.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5631, metadata !DIExpression()), !dbg !5634
  %_5 = load i16, ptr %self, align 4, !dbg !5635, !noundef !25
  %_4 = zext i16 %_5 to i64, !dbg !5635
  %0 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", ptr %self, i32 0, i32 3, !dbg !5636
  %_8 = load i16, ptr %0, align 2, !dbg !5636, !noundef !25
  %_7 = zext i16 %_8 to i64, !dbg !5637
  %_9.0 = shl i64 %_7, 16, !dbg !5637
  %_3 = or i64 %_4, %_9.0, !dbg !5635
  %1 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame)>", ptr %self, i32 0, i32 4, !dbg !5638
  %_12 = load i32, ptr %1, align 4, !dbg !5638, !noundef !25
  %_11 = zext i32 %_12 to i64, !dbg !5639
  %_13.0 = shl i64 %_11, 32, !dbg !5639
  %addr = or i64 %_3, %_13.0, !dbg !5635
  store i64 %addr, ptr %addr.dbg.spill, align 8, !dbg !5635
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !5632, metadata !DIExpression()), !dbg !5640
; call x86_64::addr::VirtAddr::new_truncate
  %2 = call i64 @_ZN6x86_644addr8VirtAddr12new_truncate17hcd12515361e00f13E(i64 %addr) #8, !dbg !5641
  ret i64 %2, !dbg !5642
}

; x86_64::structures::idt::Entry<F>::handler_addr
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h547b638d23ac2ab5E"(ptr align 4 %self) unnamed_addr #0 !dbg !5643 {
start:
  %addr.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5647, metadata !DIExpression()), !dbg !5650
  %_5 = load i16, ptr %self, align 4, !dbg !5651, !noundef !25
  %_4 = zext i16 %_5 to i64, !dbg !5651
  %0 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64) -> !>", ptr %self, i32 0, i32 3, !dbg !5652
  %_8 = load i16, ptr %0, align 2, !dbg !5652, !noundef !25
  %_7 = zext i16 %_8 to i64, !dbg !5653
  %_9.0 = shl i64 %_7, 16, !dbg !5653
  %_3 = or i64 %_4, %_9.0, !dbg !5651
  %1 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64) -> !>", ptr %self, i32 0, i32 4, !dbg !5654
  %_12 = load i32, ptr %1, align 4, !dbg !5654, !noundef !25
  %_11 = zext i32 %_12 to i64, !dbg !5655
  %_13.0 = shl i64 %_11, 32, !dbg !5655
  %addr = or i64 %_3, %_13.0, !dbg !5651
  store i64 %addr, ptr %addr.dbg.spill, align 8, !dbg !5651
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !5648, metadata !DIExpression()), !dbg !5656
; call x86_64::addr::VirtAddr::new_truncate
  %2 = call i64 @_ZN6x86_644addr8VirtAddr12new_truncate17hcd12515361e00f13E(i64 %addr) #8, !dbg !5657
  ret i64 %2, !dbg !5658
}

; x86_64::structures::idt::Entry<F>::handler_addr
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h8b74a0e3ce5388beE"(ptr align 4 %self) unnamed_addr #0 !dbg !5659 {
start:
  %addr.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5663, metadata !DIExpression()), !dbg !5666
  %_5 = load i16, ptr %self, align 4, !dbg !5667, !noundef !25
  %_4 = zext i16 %_5 to i64, !dbg !5667
  %0 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, structures::idt::PageFaultErrorCode)>", ptr %self, i32 0, i32 3, !dbg !5668
  %_8 = load i16, ptr %0, align 2, !dbg !5668, !noundef !25
  %_7 = zext i16 %_8 to i64, !dbg !5669
  %_9.0 = shl i64 %_7, 16, !dbg !5669
  %_3 = or i64 %_4, %_9.0, !dbg !5667
  %1 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, structures::idt::PageFaultErrorCode)>", ptr %self, i32 0, i32 4, !dbg !5670
  %_12 = load i32, ptr %1, align 4, !dbg !5670, !noundef !25
  %_11 = zext i32 %_12 to i64, !dbg !5671
  %_13.0 = shl i64 %_11, 32, !dbg !5671
  %addr = or i64 %_3, %_13.0, !dbg !5667
  store i64 %addr, ptr %addr.dbg.spill, align 8, !dbg !5667
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !5664, metadata !DIExpression()), !dbg !5672
; call x86_64::addr::VirtAddr::new_truncate
  %2 = call i64 @_ZN6x86_644addr8VirtAddr12new_truncate17hcd12515361e00f13E(i64 %addr) #8, !dbg !5673
  ret i64 %2, !dbg !5674
}

; x86_64::structures::idt::Entry<F>::handler_addr
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17hae450ca542a7da0bE"(ptr align 4 %self) unnamed_addr #0 !dbg !5675 {
start:
  %addr.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5679, metadata !DIExpression()), !dbg !5682
  %_5 = load i16, ptr %self, align 4, !dbg !5683, !noundef !25
  %_4 = zext i16 %_5 to i64, !dbg !5683
  %0 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame) -> !>", ptr %self, i32 0, i32 3, !dbg !5684
  %_8 = load i16, ptr %0, align 2, !dbg !5684, !noundef !25
  %_7 = zext i16 %_8 to i64, !dbg !5685
  %_9.0 = shl i64 %_7, 16, !dbg !5685
  %_3 = or i64 %_4, %_9.0, !dbg !5683
  %1 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame) -> !>", ptr %self, i32 0, i32 4, !dbg !5686
  %_12 = load i32, ptr %1, align 4, !dbg !5686, !noundef !25
  %_11 = zext i32 %_12 to i64, !dbg !5687
  %_13.0 = shl i64 %_11, 32, !dbg !5687
  %addr = or i64 %_3, %_13.0, !dbg !5683
  store i64 %addr, ptr %addr.dbg.spill, align 8, !dbg !5683
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !5680, metadata !DIExpression()), !dbg !5688
; call x86_64::addr::VirtAddr::new_truncate
  %2 = call i64 @_ZN6x86_644addr8VirtAddr12new_truncate17hcd12515361e00f13E(i64 %addr) #8, !dbg !5689
  ret i64 %2, !dbg !5690
}

; x86_64::structures::idt::Entry<F>::handler_addr
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17hff8b93fe783279efE"(ptr align 4 %self) unnamed_addr #0 !dbg !5691 {
start:
  %addr.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5695, metadata !DIExpression()), !dbg !5698
  %_5 = load i16, ptr %self, align 4, !dbg !5699, !noundef !25
  %_4 = zext i16 %_5 to i64, !dbg !5699
  %0 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", ptr %self, i32 0, i32 3, !dbg !5700
  %_8 = load i16, ptr %0, align 2, !dbg !5700, !noundef !25
  %_7 = zext i16 %_8 to i64, !dbg !5701
  %_9.0 = shl i64 %_7, 16, !dbg !5701
  %_3 = or i64 %_4, %_9.0, !dbg !5699
  %1 = getelementptr inbounds %"structures::idt::Entry<extern \22x86-interrupt\22 fn(structures::idt::InterruptStackFrame, u64)>", ptr %self, i32 0, i32 4, !dbg !5702
  %_12 = load i32, ptr %1, align 4, !dbg !5702, !noundef !25
  %_11 = zext i32 %_12 to i64, !dbg !5703
  %_13.0 = shl i64 %_11, 32, !dbg !5703
  %addr = or i64 %_3, %_13.0, !dbg !5699
  store i64 %addr, ptr %addr.dbg.spill, align 8, !dbg !5699
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !5696, metadata !DIExpression()), !dbg !5704
; call x86_64::addr::VirtAddr::new_truncate
  %2 = call i64 @_ZN6x86_644addr8VirtAddr12new_truncate17hcd12515361e00f13E(i64 %addr) #8, !dbg !5705
  ret i64 %2, !dbg !5706
}

; <x86_64::structures::idt::EntryOptions as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..structures..idt..EntryOptions$u20$as$u20$core..fmt..Debug$GT$3fmt17h870273c43dd359ffE"(ptr align 2 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5707 {
start:
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_7.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_22 = alloca { i64, i64 }, align 8
  %_20 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_19 = alloca [1 x %"core::fmt::rt::v1::Argument"], align 8
  %_14 = alloca [1 x { ptr, ptr }], align 8
  %_10 = alloca %"core::fmt::Arguments<'_>", align 8
  %_6 = alloca %"core::fmt::builders::DebugTuple<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5713, metadata !DIExpression()), !dbg !5715
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5714, metadata !DIExpression()), !dbg !5716
; call core::fmt::Formatter::debug_tuple
  call void @_ZN4core3fmt9Formatter11debug_tuple17h146de323b3e0af11E(ptr sret(%"core::fmt::builders::DebugTuple<'_, '_>") %_6, ptr align 8 %f, ptr align 1 @alloc9694, i64 12) #8, !dbg !5717
; call core::fmt::ArgumentV1::new_lower_hex
  %0 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h571faab6de8be7b7E(ptr align 2 %self) #8, !dbg !5718
  %_15.0 = extractvalue { ptr, ptr } %0, 0, !dbg !5718
  %_15.1 = extractvalue { ptr, ptr } %0, 1, !dbg !5718
  %1 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_14, i64 0, i64 0, !dbg !5718
  %2 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 0, !dbg !5718
  store ptr %_15.0, ptr %2, align 8, !dbg !5718
  %3 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !5718
  store ptr %_15.1, ptr %3, align 8, !dbg !5718
  store i64 2, ptr %_22, align 8, !dbg !5718
; call core::fmt::rt::v1::Count::Is
  %4 = call { i64, i64 } @_ZN4core3fmt2rt2v15Count2Is17h0617df29b152aa55E(i64 6) #8, !dbg !5718
  %_23.0 = extractvalue { i64, i64 } %4, 0, !dbg !5718
  %_23.1 = extractvalue { i64, i64 } %4, 1, !dbg !5718
  %5 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 0, !dbg !5718
  %6 = load i64, ptr %5, align 8, !dbg !5718, !range !933, !noundef !25
  %7 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 1, !dbg !5718
  %8 = load i64, ptr %7, align 8, !dbg !5718
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4611, metadata !DIExpression()), !dbg !5719
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4616, metadata !DIExpression()), !dbg !5721
  store i8 3, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4617, metadata !DIExpression()), !dbg !5722
  store i32 12, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4618, metadata !DIExpression()), !dbg !5723
  store i64 %6, ptr %precision.dbg.spill.i, align 8
  %9 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %8, ptr %9, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4619, metadata !DIExpression()), !dbg !5724
  store i64 %_23.0, ptr %width.dbg.spill.i, align 8
  %10 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %_23.1, ptr %10, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4620, metadata !DIExpression()), !dbg !5725
  %11 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 3, !dbg !5726
  store i32 32, ptr %11, align 4, !dbg !5726
  %12 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 4, !dbg !5726
  store i8 3, ptr %12, align 8, !dbg !5726
  %13 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 2, !dbg !5726
  store i32 12, ptr %13, align 8, !dbg !5726
  store i64 %6, ptr %_7.i, align 8, !dbg !5726
  %14 = getelementptr inbounds { i64, i64 }, ptr %_7.i, i32 0, i32 1, !dbg !5726
  store i64 %8, ptr %14, align 8, !dbg !5726
  %15 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 1, !dbg !5726
  store i64 %_23.0, ptr %15, align 8, !dbg !5726
  %16 = getelementptr inbounds { i64, i64 }, ptr %15, i32 0, i32 1, !dbg !5726
  store i64 %_23.1, ptr %16, align 8, !dbg !5726
  %17 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_20, i32 0, i32 1, !dbg !5727
  store i64 0, ptr %17, align 8, !dbg !5727
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_20, ptr align 8 %_7.i, i64 48, i1 false), !dbg !5727
  %18 = getelementptr inbounds [1 x %"core::fmt::rt::v1::Argument"], ptr %_19, i64 0, i64 0, !dbg !5718
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %18, ptr align 8 %_20, i64 56, i1 false), !dbg !5718
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h0d18fbb15759c5efE(ptr sret(%"core::fmt::Arguments<'_>") %_10, ptr align 8 @alloc8516, i64 1, ptr align 8 %_14, i64 1, ptr align 8 %_19, i64 1) #8, !dbg !5718
; call core::fmt::builders::DebugTuple::field
  %_4 = call align 8 ptr @_ZN4core3fmt8builders10DebugTuple5field17hb1ed49cc37bd28bfE(ptr align 8 %_6, ptr align 1 %_10, ptr align 8 @vtable.9) #8, !dbg !5717
; call core::fmt::builders::DebugTuple::finish
  %19 = call zeroext i1 @_ZN4core3fmt8builders10DebugTuple6finish17hf812845f43310f43E(ptr align 8 %_4) #8, !dbg !5717
  ret i1 %19, !dbg !5728
}

; <x86_64::structures::idt::InterruptStackFrameValue as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN86_$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$3fmt17h02fc2a56d12c6012E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5729 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_20 = alloca i64, align 8
  %s = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5734, metadata !DIExpression()), !dbg !5738
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5735, metadata !DIExpression()), !dbg !5739
  call void @llvm.dbg.declare(metadata ptr %s, metadata !5736, metadata !DIExpression()), !dbg !5740
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17hb590c568c03043bcE(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %s, ptr align 8 %f, ptr align 1 @alloc9695, i64 19) #8, !dbg !5741
; call core::fmt::builders::DebugStruct::field
  %_5 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h9b01d721a0c54b37E(ptr align 8 %s, ptr align 1 @alloc9696, i64 19, ptr align 1 %self, ptr align 8 @vtable.e) #8, !dbg !5742
  %_14 = getelementptr inbounds %"structures::idt::InterruptStackFrameValue", ptr %self, i32 0, i32 1, !dbg !5743
; call core::fmt::builders::DebugStruct::field
  %_10 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h9b01d721a0c54b37E(ptr align 8 %s, ptr align 1 @alloc9700, i64 12, ptr align 1 %_14, ptr align 8 @vtable.f) #8, !dbg !5744
  %0 = getelementptr inbounds %"structures::idt::InterruptStackFrameValue", ptr %self, i32 0, i32 2, !dbg !5745
  %_21 = load i64, ptr %0, align 8, !dbg !5745, !noundef !25
  store i64 %_21, ptr %_20, align 8, !dbg !5746
; call core::fmt::builders::DebugStruct::field
  %_15 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h9b01d721a0c54b37E(ptr align 8 %s, ptr align 1 @alloc9704, i64 9, ptr align 1 %_20, ptr align 8 @vtable.g) #8, !dbg !5747
  %_26 = getelementptr inbounds %"structures::idt::InterruptStackFrameValue", ptr %self, i32 0, i32 3, !dbg !5748
; call core::fmt::builders::DebugStruct::field
  %_22 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h9b01d721a0c54b37E(ptr align 8 %s, ptr align 1 @alloc9708, i64 13, ptr align 1 %_26, ptr align 8 @vtable.e) #8, !dbg !5749
  %_31 = getelementptr inbounds %"structures::idt::InterruptStackFrameValue", ptr %self, i32 0, i32 4, !dbg !5750
; call core::fmt::builders::DebugStruct::field
  %_27 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h9b01d721a0c54b37E(ptr align 8 %s, ptr align 1 @alloc9709, i64 13, ptr align 1 %_31, ptr align 8 @vtable.f) #8, !dbg !5751
; call core::fmt::builders::DebugStruct::finish
  %1 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h65483d049f6060d5E(ptr align 8 %s) #8, !dbg !5752
  ret i1 %1, !dbg !5753
}

; <<x86_64::structures::idt::InterruptStackFrameValue as core::fmt::Debug>::fmt::Hex as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN132_$LT$$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$..fmt..Hex$u20$as$u20$core..fmt..Debug$GT$3fmt17h65db255ad5c4c43eE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5754 {
start:
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_7.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_16 = alloca { i64, i64 }, align 8
  %_15 = alloca { i64, i64 }, align 8
  %_13 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_12 = alloca [1 x %"core::fmt::rt::v1::Argument"], align 8
  %_7 = alloca [1 x { ptr, ptr }], align 8
  %_3 = alloca %"core::fmt::Arguments<'_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5760, metadata !DIExpression()), !dbg !5762
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5761, metadata !DIExpression()), !dbg !5763
; call core::fmt::ArgumentV1::new_lower_hex
  %0 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h324fae9951ab87e4E(ptr align 8 %self) #8, !dbg !5764
  %_8.0 = extractvalue { ptr, ptr } %0, 0, !dbg !5764
  %_8.1 = extractvalue { ptr, ptr } %0, 1, !dbg !5764
  %1 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_7, i64 0, i64 0, !dbg !5764
  %2 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 0, !dbg !5764
  store ptr %_8.0, ptr %2, align 8, !dbg !5764
  %3 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !5764
  store ptr %_8.1, ptr %3, align 8, !dbg !5764
  store i64 2, ptr %_15, align 8, !dbg !5764
  store i64 2, ptr %_16, align 8, !dbg !5764
  %4 = getelementptr inbounds { i64, i64 }, ptr %_15, i32 0, i32 0, !dbg !5764
  %5 = load i64, ptr %4, align 8, !dbg !5764, !range !933, !noundef !25
  %6 = getelementptr inbounds { i64, i64 }, ptr %_15, i32 0, i32 1, !dbg !5764
  %7 = load i64, ptr %6, align 8, !dbg !5764
  %8 = getelementptr inbounds { i64, i64 }, ptr %_16, i32 0, i32 0, !dbg !5764
  %9 = load i64, ptr %8, align 8, !dbg !5764, !range !933, !noundef !25
  %10 = getelementptr inbounds { i64, i64 }, ptr %_16, i32 0, i32 1, !dbg !5764
  %11 = load i64, ptr %10, align 8, !dbg !5764
  store i64 0, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4611, metadata !DIExpression()), !dbg !5765
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4616, metadata !DIExpression()), !dbg !5767
  store i8 3, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4617, metadata !DIExpression()), !dbg !5768
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4618, metadata !DIExpression()), !dbg !5769
  store i64 %5, ptr %precision.dbg.spill.i, align 8
  %12 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %7, ptr %12, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4619, metadata !DIExpression()), !dbg !5770
  store i64 %9, ptr %width.dbg.spill.i, align 8
  %13 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %11, ptr %13, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4620, metadata !DIExpression()), !dbg !5771
  %14 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 3, !dbg !5772
  store i32 32, ptr %14, align 4, !dbg !5772
  %15 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 4, !dbg !5772
  store i8 3, ptr %15, align 8, !dbg !5772
  %16 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 2, !dbg !5772
  store i32 4, ptr %16, align 8, !dbg !5772
  store i64 %5, ptr %_7.i, align 8, !dbg !5772
  %17 = getelementptr inbounds { i64, i64 }, ptr %_7.i, i32 0, i32 1, !dbg !5772
  store i64 %7, ptr %17, align 8, !dbg !5772
  %18 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 1, !dbg !5772
  store i64 %9, ptr %18, align 8, !dbg !5772
  %19 = getelementptr inbounds { i64, i64 }, ptr %18, i32 0, i32 1, !dbg !5772
  store i64 %11, ptr %19, align 8, !dbg !5772
  %20 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_13, i32 0, i32 1, !dbg !5773
  store i64 0, ptr %20, align 8, !dbg !5773
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_13, ptr align 8 %_7.i, i64 48, i1 false), !dbg !5773
  %21 = getelementptr inbounds [1 x %"core::fmt::rt::v1::Argument"], ptr %_12, i64 0, i64 0, !dbg !5764
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %21, ptr align 8 %_13, i64 56, i1 false), !dbg !5764
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h0d18fbb15759c5efE(ptr sret(%"core::fmt::Arguments<'_>") %_3, ptr align 8 @alloc8516, i64 1, ptr align 8 %_7, i64 1, ptr align 8 %_12, i64 1) #8, !dbg !5764
; call core::fmt::Formatter::write_fmt
  %22 = call zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17hdaf9fe3e5a563dffE(ptr align 8 %f, ptr %_3) #8, !dbg !5764
  ret i1 %22, !dbg !5774
}

; x86_64::structures::idt::SelectorErrorCode::new
; Function Attrs: noredzone nounwind
define { i64, i64 } @_ZN6x86_6410structures3idt17SelectorErrorCode3new17h722d15cf421b4f65E(i64 %value) unnamed_addr #1 !dbg !5775 {
start:
  %value.dbg.spill = alloca i64, align 8
  %_4 = alloca i64, align 8
  %0 = alloca { i64, i64 }, align 8
  store i64 %value, ptr %value.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !5795, metadata !DIExpression()), !dbg !5796
  %_2 = icmp ugt i64 %value, 65535, !dbg !5797
  br i1 %_2, label %bb1, label %bb2, !dbg !5797

bb2:                                              ; preds = %start
  store i64 %value, ptr %_4, align 8, !dbg !5798
  %1 = load i64, ptr %_4, align 8, !dbg !5799, !noundef !25
  %2 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !5799
  store i64 %1, ptr %2, align 8, !dbg !5799
  store i64 1, ptr %0, align 8, !dbg !5799
  br label %bb3, !dbg !5800

bb1:                                              ; preds = %start
  store i64 0, ptr %0, align 8, !dbg !5801
  br label %bb3, !dbg !5800

bb3:                                              ; preds = %bb2, %bb1
  %3 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !5802
  %4 = load i64, ptr %3, align 8, !dbg !5802, !range !1887, !noundef !25
  %5 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !5802
  %6 = load i64, ptr %5, align 8, !dbg !5802
  %7 = insertvalue { i64, i64 } undef, i64 %4, 0, !dbg !5802
  %8 = insertvalue { i64, i64 } %7, i64 %6, 1, !dbg !5802
  ret { i64, i64 } %8, !dbg !5802
}

; x86_64::structures::idt::SelectorErrorCode::new_truncate
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_6410structures3idt17SelectorErrorCode12new_truncate17h94597a39953b5795E(i64 %value) unnamed_addr #1 !dbg !5803 {
start:
  %value.dbg.spill = alloca i64, align 8
  %0 = alloca i64, align 8
  store i64 %value, ptr %value.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !5807, metadata !DIExpression()), !dbg !5808
  %_3 = trunc i64 %value to i16, !dbg !5809
  %_2 = zext i16 %_3 to i64, !dbg !5809
  store i64 %_2, ptr %0, align 8, !dbg !5810
  %1 = load i64, ptr %0, align 8, !dbg !5811, !noundef !25
  ret i64 %1, !dbg !5811
}

; x86_64::structures::idt::SelectorErrorCode::external
; Function Attrs: noredzone nounwind
define zeroext i1 @_ZN6x86_6410structures3idt17SelectorErrorCode8external17h07fe4d551b55470cE(ptr align 8 %self) unnamed_addr #1 !dbg !5812 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5817, metadata !DIExpression()), !dbg !5818
; call <u64 as bit_field::BitField>::get_bit
  %0 = call zeroext i1 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$7get_bit17hf8ec31565a1377f0E"(ptr align 8 %self, i64 0) #8, !dbg !5819
  ret i1 %0, !dbg !5820
}

; x86_64::structures::idt::SelectorErrorCode::descriptor_table
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_6410structures3idt17SelectorErrorCode16descriptor_table17h6a13509b28840d0fE(ptr align 8 %self) unnamed_addr #1 !dbg !5821 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_4 = alloca { i64, i64 }, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5825, metadata !DIExpression()), !dbg !5826
  store i64 1, ptr %_4, align 8, !dbg !5827
  %1 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 1, !dbg !5827
  store i64 3, ptr %1, align 8, !dbg !5827
  %2 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 0, !dbg !5828
  %3 = load i64, ptr %2, align 8, !dbg !5828, !noundef !25
  %4 = getelementptr inbounds { i64, i64 }, ptr %_4, i32 0, i32 1, !dbg !5828
  %5 = load i64, ptr %4, align 8, !dbg !5828, !noundef !25
; call <u64 as bit_field::BitField>::get_bits
  %_2 = call i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17h42b9763573d7c860E"(ptr align 8 %self, i64 %3, i64 %5) #8, !dbg !5828
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb5
    i64 3, label %bb6
  ], !dbg !5829

bb2:                                              ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @alloc9710, i64 40, ptr align 8 @alloc9712) #9, !dbg !5830
  unreachable, !dbg !5830

bb3:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !5831
  br label %bb7, !dbg !5831

bb4:                                              ; preds = %start
  store i8 1, ptr %0, align 1, !dbg !5832
  br label %bb7, !dbg !5832

bb5:                                              ; preds = %start
  store i8 2, ptr %0, align 1, !dbg !5833
  br label %bb7, !dbg !5833

bb6:                                              ; preds = %start
  store i8 1, ptr %0, align 1, !dbg !5834
  br label %bb7, !dbg !5834

bb7:                                              ; preds = %bb3, %bb4, %bb5, %bb6
  %6 = load i8, ptr %0, align 1, !dbg !5835, !range !5836, !noundef !25
  ret i8 %6, !dbg !5835
}

; x86_64::structures::idt::SelectorErrorCode::index
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_6410structures3idt17SelectorErrorCode5index17h378ae53de3b22a52E(ptr align 8 %self) unnamed_addr #1 !dbg !5837 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { i64, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5841, metadata !DIExpression()), !dbg !5842
  store i64 3, ptr %_3, align 8, !dbg !5843
  %0 = getelementptr inbounds { i64, i64 }, ptr %_3, i32 0, i32 1, !dbg !5843
  store i64 16, ptr %0, align 8, !dbg !5843
  %1 = getelementptr inbounds { i64, i64 }, ptr %_3, i32 0, i32 0, !dbg !5844
  %2 = load i64, ptr %1, align 8, !dbg !5844, !noundef !25
  %3 = getelementptr inbounds { i64, i64 }, ptr %_3, i32 0, i32 1, !dbg !5844
  %4 = load i64, ptr %3, align 8, !dbg !5844, !noundef !25
; call <u64 as bit_field::BitField>::get_bits
  %5 = call i64 @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17h42b9763573d7c860E"(ptr align 8 %self, i64 %2, i64 %4) #8, !dbg !5844
  ret i64 %5, !dbg !5845
}

; x86_64::structures::idt::SelectorErrorCode::is_null
; Function Attrs: noredzone nounwind
define zeroext i1 @_ZN6x86_6410structures3idt17SelectorErrorCode7is_null17h5e04b53444484667E(ptr align 8 %self) unnamed_addr #1 !dbg !5846 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5848, metadata !DIExpression()), !dbg !5849
  %_2 = load i64, ptr %self, align 8, !dbg !5850, !noundef !25
  %0 = icmp eq i64 %_2, 0, !dbg !5850
  ret i1 %0, !dbg !5851
}

; <x86_64::structures::idt::SelectorErrorCode as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN79_$LT$x86_64..structures..idt..SelectorErrorCode$u20$as$u20$core..fmt..Debug$GT$3fmt17h752593b7f5f99047E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5852 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_22 = alloca i64, align 8
  %_16 = alloca i8, align 1
  %_10 = alloca i8, align 1
  %s = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5857, metadata !DIExpression()), !dbg !5861
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5858, metadata !DIExpression()), !dbg !5862
  call void @llvm.dbg.declare(metadata ptr %s, metadata !5859, metadata !DIExpression()), !dbg !5863
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17hb590c568c03043bcE(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %s, ptr align 8 %f, ptr align 1 @alloc9713, i64 14) #8, !dbg !5864
; call x86_64::structures::idt::SelectorErrorCode::external
  %0 = call zeroext i1 @_ZN6x86_6410structures3idt17SelectorErrorCode8external17h07fe4d551b55470cE(ptr align 8 %self) #8, !dbg !5865
  %1 = zext i1 %0 to i8, !dbg !5865
  store i8 %1, ptr %_10, align 1, !dbg !5865
; call core::fmt::builders::DebugStruct::field
  %_5 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h9b01d721a0c54b37E(ptr align 8 %s, ptr align 1 @alloc9714, i64 8, ptr align 1 %_10, ptr align 8 @vtable.h) #8, !dbg !5866
; call x86_64::structures::idt::SelectorErrorCode::descriptor_table
  %2 = call i8 @_ZN6x86_6410structures3idt17SelectorErrorCode16descriptor_table17h6a13509b28840d0fE(ptr align 8 %self) #8, !dbg !5867, !range !5836
  store i8 %2, ptr %_16, align 1, !dbg !5867
; call core::fmt::builders::DebugStruct::field
  %_11 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h9b01d721a0c54b37E(ptr align 8 %s, ptr align 1 @alloc9718, i64 16, ptr align 1 %_16, ptr align 8 @vtable.i) #8, !dbg !5868
; call x86_64::structures::idt::SelectorErrorCode::index
  %3 = call i64 @_ZN6x86_6410structures3idt17SelectorErrorCode5index17h378ae53de3b22a52E(ptr align 8 %self) #8, !dbg !5869
  store i64 %3, ptr %_22, align 8, !dbg !5869
; call core::fmt::builders::DebugStruct::field
  %_17 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h9b01d721a0c54b37E(ptr align 8 %s, ptr align 1 @alloc9722, i64 5, ptr align 1 %_22, ptr align 8 @vtable.f) #8, !dbg !5870
; call core::fmt::builders::DebugStruct::finish
  %4 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h65483d049f6060d5E(ptr align 8 %s) #8, !dbg !5871
  ret i1 %4, !dbg !5872
}

; x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17h3aac44a1cce59994E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>") %0, i64 %address) unnamed_addr #0 !dbg !5873 {
start:
  %1 = alloca i64, align 8
  %address.dbg.spill = alloca i64, align 8
  %_5 = alloca %"structures::paging::frame::PhysFrame", align 8
  store i64 %address, ptr %address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %address.dbg.spill, metadata !5878, metadata !DIExpression()), !dbg !5879
; call x86_64::addr::PhysAddr::is_aligned
  %_3 = call zeroext i1 @_ZN6x86_644addr8PhysAddr10is_aligned17hd515a97e78a2e56dE(i64 %address, i64 4096) #8, !dbg !5880
  %_2 = xor i1 %_3, true, !dbg !5881
  br i1 %_2, label %bb2, label %bb3, !dbg !5881

bb3:                                              ; preds = %start
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address_unchecked
  %2 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17h72ba6b29d3c50223E"(i64 %address) #8, !dbg !5882
  store i64 %2, ptr %1, align 8, !dbg !5882
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_5, ptr align 8 %1, i64 8, i1 false), !dbg !5882
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>::Ok", ptr %0, i32 0, i32 1, !dbg !5883
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %_5, i64 8, i1 false), !dbg !5883
  store i64 0, ptr %0, align 8, !dbg !5883
  br label %bb5, !dbg !5884

bb2:                                              ; preds = %start
  store i64 1, ptr %0, align 8, !dbg !5885
  br label %bb5, !dbg !5884

bb5:                                              ; preds = %bb3, %bb2
  ret void, !dbg !5884
}

; x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17h987aad0e1e08c03fE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>") %0, i64 %address) unnamed_addr #0 !dbg !5886 {
start:
  %1 = alloca i64, align 8
  %address.dbg.spill = alloca i64, align 8
  %_5 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  store i64 %address, ptr %address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %address.dbg.spill, metadata !5890, metadata !DIExpression()), !dbg !5891
; call x86_64::addr::PhysAddr::is_aligned
  %_3 = call zeroext i1 @_ZN6x86_644addr8PhysAddr10is_aligned17hd515a97e78a2e56dE(i64 %address, i64 2097152) #8, !dbg !5892
  %_2 = xor i1 %_3, true, !dbg !5893
  br i1 %_2, label %bb2, label %bb3, !dbg !5893

bb3:                                              ; preds = %start
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address_unchecked
  %2 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17h4fccd1537e4d0c61E"(i64 %address) #8, !dbg !5894
  store i64 %2, ptr %1, align 8, !dbg !5894
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_5, ptr align 8 %1, i64 8, i1 false), !dbg !5894
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>::Ok", ptr %0, i32 0, i32 1, !dbg !5895
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %_5, i64 8, i1 false), !dbg !5895
  store i64 0, ptr %0, align 8, !dbg !5895
  br label %bb5, !dbg !5896

bb2:                                              ; preds = %start
  store i64 1, ptr %0, align 8, !dbg !5897
  br label %bb5, !dbg !5896

bb5:                                              ; preds = %bb3, %bb2
  ret void, !dbg !5896
}

; x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
; Function Attrs: inlinehint noredzone nounwind
define void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17hcabed8e6e6232d99E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>") %0, i64 %address) unnamed_addr #0 !dbg !5898 {
start:
  %1 = alloca i64, align 8
  %address.dbg.spill = alloca i64, align 8
  %_5 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  store i64 %address, ptr %address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %address.dbg.spill, metadata !5902, metadata !DIExpression()), !dbg !5903
; call x86_64::addr::PhysAddr::is_aligned
  %_3 = call zeroext i1 @_ZN6x86_644addr8PhysAddr10is_aligned17hd515a97e78a2e56dE(i64 %address, i64 1073741824) #8, !dbg !5904
  %_2 = xor i1 %_3, true, !dbg !5905
  br i1 %_2, label %bb2, label %bb3, !dbg !5905

bb3:                                              ; preds = %start
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address_unchecked
  %2 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17ha6fd6e2989286a70E"(i64 %address) #8, !dbg !5906
  store i64 %2, ptr %1, align 8, !dbg !5906
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_5, ptr align 8 %1, i64 8, i1 false), !dbg !5906
  %3 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>::Ok", ptr %0, i32 0, i32 1, !dbg !5907
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %_5, i64 8, i1 false), !dbg !5907
  store i64 0, ptr %0, align 8, !dbg !5907
  br label %bb5, !dbg !5908

bb2:                                              ; preds = %start
  store i64 1, ptr %0, align 8, !dbg !5909
  br label %bb5, !dbg !5908

bb5:                                              ; preds = %bb3, %bb2
  ret void, !dbg !5908
}

; x86_64::structures::paging::frame::PhysFrame<S>::containing_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17h1696f42fadef33e1E"(i64 %address) unnamed_addr #0 !dbg !5910 {
start:
  %address.dbg.spill = alloca i64, align 8
  %0 = alloca %"structures::paging::frame::PhysFrame", align 8
  store i64 %address, ptr %address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %address.dbg.spill, metadata !5914, metadata !DIExpression()), !dbg !5915
; call x86_64::addr::PhysAddr::align_down
  %_2 = call i64 @_ZN6x86_644addr8PhysAddr10align_down17h32b65c88a68add37E(i64 %address, i64 4096) #8, !dbg !5916
  store i64 %_2, ptr %0, align 8, !dbg !5917
  %1 = load i64, ptr %0, align 8, !dbg !5918
  ret i64 %1, !dbg !5918
}

; x86_64::structures::paging::frame::PhysFrame<S>::containing_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17h2f97f92b9493f88fE"(i64 %address) unnamed_addr #0 !dbg !5919 {
start:
  %address.dbg.spill = alloca i64, align 8
  %0 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  store i64 %address, ptr %address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %address.dbg.spill, metadata !5923, metadata !DIExpression()), !dbg !5924
; call x86_64::addr::PhysAddr::align_down
  %_2 = call i64 @_ZN6x86_644addr8PhysAddr10align_down17h32b65c88a68add37E(i64 %address, i64 2097152) #8, !dbg !5925
  store i64 %_2, ptr %0, align 8, !dbg !5926
  %1 = load i64, ptr %0, align 8, !dbg !5927
  ret i64 %1, !dbg !5927
}

; x86_64::structures::paging::frame::PhysFrame<S>::containing_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17hcfff2ffd5d0895f6E"(i64 %address) unnamed_addr #0 !dbg !5928 {
start:
  %address.dbg.spill = alloca i64, align 8
  %0 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  store i64 %address, ptr %address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %address.dbg.spill, metadata !5932, metadata !DIExpression()), !dbg !5933
; call x86_64::addr::PhysAddr::align_down
  %_2 = call i64 @_ZN6x86_644addr8PhysAddr10align_down17h32b65c88a68add37E(i64 %address, i64 1073741824) #8, !dbg !5934
  store i64 %_2, ptr %0, align 8, !dbg !5935
  %1 = load i64, ptr %0, align 8, !dbg !5936
  ret i64 %1, !dbg !5936
}

; <x86_64::structures::paging::frame::PhysFrame<S> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h07d0054f3970f988E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5937 {
start:
  %width.dbg.spill.i1 = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i2 = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i3 = alloca i32, align 4
  %align.dbg.spill.i4 = alloca i8, align 1
  %fill.dbg.spill.i5 = alloca i32, align 4
  %position.dbg.spill.i6 = alloca i64, align 8
  %_7.i7 = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_7.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_24 = alloca { i64, i64 }, align 8
  %_23 = alloca { i64, i64 }, align 8
  %_21 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_20 = alloca { i64, i64 }, align 8
  %_19 = alloca { i64, i64 }, align 8
  %_17 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_16 = alloca [2 x %"core::fmt::rt::v1::Argument"], align 8
  %_13 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  %_11 = alloca i64, align 8
  %_7 = alloca [2 x { ptr, ptr }], align 8
  %_3 = alloca %"core::fmt::Arguments<'_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5942, metadata !DIExpression()), !dbg !5944
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5943, metadata !DIExpression()), !dbg !5945
; call core::fmt::ArgumentV1::new_display
  %0 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV111new_display17h2d56d49ef96ebc09E(ptr align 8 @alloc9394) #8, !dbg !5946
  %_8.0 = extractvalue { ptr, ptr } %0, 0, !dbg !5946
  %_8.1 = extractvalue { ptr, ptr } %0, 1, !dbg !5946
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_13, ptr align 8 %self, i64 8, i1 false), !dbg !5947
  %1 = load i64, ptr %_13, align 8, !dbg !5947
; call x86_64::structures::paging::frame::PhysFrame<S>::start_address
  %_12 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17hc5aae1c365de2295E"(i64 %1) #8, !dbg !5947
; call x86_64::addr::PhysAddr::as_u64
  %2 = call i64 @_ZN6x86_644addr8PhysAddr6as_u6417h37733601540f4a7cE(i64 %_12) #8, !dbg !5947
  store i64 %2, ptr %_11, align 8, !dbg !5947
; call core::fmt::ArgumentV1::new_lower_hex
  %3 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h324fae9951ab87e4E(ptr align 8 %_11) #8, !dbg !5946
  %_9.0 = extractvalue { ptr, ptr } %3, 0, !dbg !5946
  %_9.1 = extractvalue { ptr, ptr } %3, 1, !dbg !5946
  %4 = getelementptr inbounds [2 x { ptr, ptr }], ptr %_7, i64 0, i64 0, !dbg !5946
  %5 = getelementptr inbounds { ptr, ptr }, ptr %4, i32 0, i32 0, !dbg !5946
  store ptr %_8.0, ptr %5, align 8, !dbg !5946
  %6 = getelementptr inbounds { ptr, ptr }, ptr %4, i32 0, i32 1, !dbg !5946
  store ptr %_8.1, ptr %6, align 8, !dbg !5946
  %7 = getelementptr inbounds [2 x { ptr, ptr }], ptr %_7, i64 0, i64 1, !dbg !5946
  %8 = getelementptr inbounds { ptr, ptr }, ptr %7, i32 0, i32 0, !dbg !5946
  store ptr %_9.0, ptr %8, align 8, !dbg !5946
  %9 = getelementptr inbounds { ptr, ptr }, ptr %7, i32 0, i32 1, !dbg !5946
  store ptr %_9.1, ptr %9, align 8, !dbg !5946
  store i64 2, ptr %_19, align 8, !dbg !5946
  store i64 2, ptr %_20, align 8, !dbg !5946
  %10 = getelementptr inbounds { i64, i64 }, ptr %_19, i32 0, i32 0, !dbg !5946
  %11 = load i64, ptr %10, align 8, !dbg !5946, !range !933, !noundef !25
  %12 = getelementptr inbounds { i64, i64 }, ptr %_19, i32 0, i32 1, !dbg !5946
  %13 = load i64, ptr %12, align 8, !dbg !5946
  %14 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 0, !dbg !5946
  %15 = load i64, ptr %14, align 8, !dbg !5946, !range !933, !noundef !25
  %16 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 1, !dbg !5946
  %17 = load i64, ptr %16, align 8, !dbg !5946
  store i64 0, ptr %position.dbg.spill.i6, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i6, metadata !4611, metadata !DIExpression()), !dbg !5948
  store i32 32, ptr %fill.dbg.spill.i5, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i5, metadata !4616, metadata !DIExpression()), !dbg !5950
  store i8 3, ptr %align.dbg.spill.i4, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i4, metadata !4617, metadata !DIExpression()), !dbg !5951
  store i32 0, ptr %flags.dbg.spill.i3, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i3, metadata !4618, metadata !DIExpression()), !dbg !5952
  store i64 %11, ptr %precision.dbg.spill.i2, align 8
  %18 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i2, i32 0, i32 1
  store i64 %13, ptr %18, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i2, metadata !4619, metadata !DIExpression()), !dbg !5953
  store i64 %15, ptr %width.dbg.spill.i1, align 8
  %19 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i1, i32 0, i32 1
  store i64 %17, ptr %19, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i1, metadata !4620, metadata !DIExpression()), !dbg !5954
  %20 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i7, i32 0, i32 3, !dbg !5955
  store i32 32, ptr %20, align 4, !dbg !5955
  %21 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i7, i32 0, i32 4, !dbg !5955
  store i8 3, ptr %21, align 8, !dbg !5955
  %22 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i7, i32 0, i32 2, !dbg !5955
  store i32 0, ptr %22, align 8, !dbg !5955
  store i64 %11, ptr %_7.i7, align 8, !dbg !5955
  %23 = getelementptr inbounds { i64, i64 }, ptr %_7.i7, i32 0, i32 1, !dbg !5955
  store i64 %13, ptr %23, align 8, !dbg !5955
  %24 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i7, i32 0, i32 1, !dbg !5955
  store i64 %15, ptr %24, align 8, !dbg !5955
  %25 = getelementptr inbounds { i64, i64 }, ptr %24, i32 0, i32 1, !dbg !5955
  store i64 %17, ptr %25, align 8, !dbg !5955
  %26 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_17, i32 0, i32 1, !dbg !5956
  store i64 0, ptr %26, align 8, !dbg !5956
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_17, ptr align 8 %_7.i7, i64 48, i1 false), !dbg !5956
  store i64 2, ptr %_23, align 8, !dbg !5946
  store i64 2, ptr %_24, align 8, !dbg !5946
  %27 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 0, !dbg !5946
  %28 = load i64, ptr %27, align 8, !dbg !5946, !range !933, !noundef !25
  %29 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 1, !dbg !5946
  %30 = load i64, ptr %29, align 8, !dbg !5946
  %31 = getelementptr inbounds { i64, i64 }, ptr %_24, i32 0, i32 0, !dbg !5946
  %32 = load i64, ptr %31, align 8, !dbg !5946, !range !933, !noundef !25
  %33 = getelementptr inbounds { i64, i64 }, ptr %_24, i32 0, i32 1, !dbg !5946
  %34 = load i64, ptr %33, align 8, !dbg !5946
  store i64 1, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4611, metadata !DIExpression()), !dbg !5957
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4616, metadata !DIExpression()), !dbg !5959
  store i8 3, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4617, metadata !DIExpression()), !dbg !5960
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4618, metadata !DIExpression()), !dbg !5961
  store i64 %28, ptr %precision.dbg.spill.i, align 8
  %35 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %30, ptr %35, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4619, metadata !DIExpression()), !dbg !5962
  store i64 %32, ptr %width.dbg.spill.i, align 8
  %36 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %34, ptr %36, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4620, metadata !DIExpression()), !dbg !5963
  %37 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 3, !dbg !5964
  store i32 32, ptr %37, align 4, !dbg !5964
  %38 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 4, !dbg !5964
  store i8 3, ptr %38, align 8, !dbg !5964
  %39 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 2, !dbg !5964
  store i32 4, ptr %39, align 8, !dbg !5964
  store i64 %28, ptr %_7.i, align 8, !dbg !5964
  %40 = getelementptr inbounds { i64, i64 }, ptr %_7.i, i32 0, i32 1, !dbg !5964
  store i64 %30, ptr %40, align 8, !dbg !5964
  %41 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 1, !dbg !5964
  store i64 %32, ptr %41, align 8, !dbg !5964
  %42 = getelementptr inbounds { i64, i64 }, ptr %41, i32 0, i32 1, !dbg !5964
  store i64 %34, ptr %42, align 8, !dbg !5964
  %43 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_21, i32 0, i32 1, !dbg !5965
  store i64 1, ptr %43, align 8, !dbg !5965
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_21, ptr align 8 %_7.i, i64 48, i1 false), !dbg !5965
  %44 = getelementptr inbounds [2 x %"core::fmt::rt::v1::Argument"], ptr %_16, i64 0, i64 0, !dbg !5946
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %44, ptr align 8 %_17, i64 56, i1 false), !dbg !5946
  %45 = getelementptr inbounds [2 x %"core::fmt::rt::v1::Argument"], ptr %_16, i64 0, i64 1, !dbg !5946
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %45, ptr align 8 %_21, i64 56, i1 false), !dbg !5946
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h0d18fbb15759c5efE(ptr sret(%"core::fmt::Arguments<'_>") %_3, ptr align 8 @alloc9396, i64 3, ptr align 8 %_7, i64 2, ptr align 8 %_16, i64 2) #8, !dbg !5946
; call core::fmt::Formatter::write_fmt
  %46 = call zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17hdaf9fe3e5a563dffE(ptr align 8 %f, ptr %_3) #8, !dbg !5966
  ret i1 %46, !dbg !5967
}

; <x86_64::structures::paging::frame::PhysFrame<S> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h9a0635240818036fE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5968 {
start:
  %width.dbg.spill.i1 = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i2 = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i3 = alloca i32, align 4
  %align.dbg.spill.i4 = alloca i8, align 1
  %fill.dbg.spill.i5 = alloca i32, align 4
  %position.dbg.spill.i6 = alloca i64, align 8
  %_7.i7 = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_7.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_24 = alloca { i64, i64 }, align 8
  %_23 = alloca { i64, i64 }, align 8
  %_21 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_20 = alloca { i64, i64 }, align 8
  %_19 = alloca { i64, i64 }, align 8
  %_17 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_16 = alloca [2 x %"core::fmt::rt::v1::Argument"], align 8
  %_13 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  %_11 = alloca i64, align 8
  %_7 = alloca [2 x { ptr, ptr }], align 8
  %_3 = alloca %"core::fmt::Arguments<'_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !5972, metadata !DIExpression()), !dbg !5974
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !5973, metadata !DIExpression()), !dbg !5975
; call core::fmt::ArgumentV1::new_display
  %0 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV111new_display17h2d56d49ef96ebc09E(ptr align 8 @alloc9412) #8, !dbg !5976
  %_8.0 = extractvalue { ptr, ptr } %0, 0, !dbg !5976
  %_8.1 = extractvalue { ptr, ptr } %0, 1, !dbg !5976
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_13, ptr align 8 %self, i64 8, i1 false), !dbg !5977
  %1 = load i64, ptr %_13, align 8, !dbg !5977
; call x86_64::structures::paging::frame::PhysFrame<S>::start_address
  %_12 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17h2dfe11c0f4f8ea8eE"(i64 %1) #8, !dbg !5977
; call x86_64::addr::PhysAddr::as_u64
  %2 = call i64 @_ZN6x86_644addr8PhysAddr6as_u6417h37733601540f4a7cE(i64 %_12) #8, !dbg !5977
  store i64 %2, ptr %_11, align 8, !dbg !5977
; call core::fmt::ArgumentV1::new_lower_hex
  %3 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h324fae9951ab87e4E(ptr align 8 %_11) #8, !dbg !5976
  %_9.0 = extractvalue { ptr, ptr } %3, 0, !dbg !5976
  %_9.1 = extractvalue { ptr, ptr } %3, 1, !dbg !5976
  %4 = getelementptr inbounds [2 x { ptr, ptr }], ptr %_7, i64 0, i64 0, !dbg !5976
  %5 = getelementptr inbounds { ptr, ptr }, ptr %4, i32 0, i32 0, !dbg !5976
  store ptr %_8.0, ptr %5, align 8, !dbg !5976
  %6 = getelementptr inbounds { ptr, ptr }, ptr %4, i32 0, i32 1, !dbg !5976
  store ptr %_8.1, ptr %6, align 8, !dbg !5976
  %7 = getelementptr inbounds [2 x { ptr, ptr }], ptr %_7, i64 0, i64 1, !dbg !5976
  %8 = getelementptr inbounds { ptr, ptr }, ptr %7, i32 0, i32 0, !dbg !5976
  store ptr %_9.0, ptr %8, align 8, !dbg !5976
  %9 = getelementptr inbounds { ptr, ptr }, ptr %7, i32 0, i32 1, !dbg !5976
  store ptr %_9.1, ptr %9, align 8, !dbg !5976
  store i64 2, ptr %_19, align 8, !dbg !5976
  store i64 2, ptr %_20, align 8, !dbg !5976
  %10 = getelementptr inbounds { i64, i64 }, ptr %_19, i32 0, i32 0, !dbg !5976
  %11 = load i64, ptr %10, align 8, !dbg !5976, !range !933, !noundef !25
  %12 = getelementptr inbounds { i64, i64 }, ptr %_19, i32 0, i32 1, !dbg !5976
  %13 = load i64, ptr %12, align 8, !dbg !5976
  %14 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 0, !dbg !5976
  %15 = load i64, ptr %14, align 8, !dbg !5976, !range !933, !noundef !25
  %16 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 1, !dbg !5976
  %17 = load i64, ptr %16, align 8, !dbg !5976
  store i64 0, ptr %position.dbg.spill.i6, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i6, metadata !4611, metadata !DIExpression()), !dbg !5978
  store i32 32, ptr %fill.dbg.spill.i5, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i5, metadata !4616, metadata !DIExpression()), !dbg !5980
  store i8 3, ptr %align.dbg.spill.i4, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i4, metadata !4617, metadata !DIExpression()), !dbg !5981
  store i32 0, ptr %flags.dbg.spill.i3, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i3, metadata !4618, metadata !DIExpression()), !dbg !5982
  store i64 %11, ptr %precision.dbg.spill.i2, align 8
  %18 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i2, i32 0, i32 1
  store i64 %13, ptr %18, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i2, metadata !4619, metadata !DIExpression()), !dbg !5983
  store i64 %15, ptr %width.dbg.spill.i1, align 8
  %19 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i1, i32 0, i32 1
  store i64 %17, ptr %19, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i1, metadata !4620, metadata !DIExpression()), !dbg !5984
  %20 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i7, i32 0, i32 3, !dbg !5985
  store i32 32, ptr %20, align 4, !dbg !5985
  %21 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i7, i32 0, i32 4, !dbg !5985
  store i8 3, ptr %21, align 8, !dbg !5985
  %22 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i7, i32 0, i32 2, !dbg !5985
  store i32 0, ptr %22, align 8, !dbg !5985
  store i64 %11, ptr %_7.i7, align 8, !dbg !5985
  %23 = getelementptr inbounds { i64, i64 }, ptr %_7.i7, i32 0, i32 1, !dbg !5985
  store i64 %13, ptr %23, align 8, !dbg !5985
  %24 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i7, i32 0, i32 1, !dbg !5985
  store i64 %15, ptr %24, align 8, !dbg !5985
  %25 = getelementptr inbounds { i64, i64 }, ptr %24, i32 0, i32 1, !dbg !5985
  store i64 %17, ptr %25, align 8, !dbg !5985
  %26 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_17, i32 0, i32 1, !dbg !5986
  store i64 0, ptr %26, align 8, !dbg !5986
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_17, ptr align 8 %_7.i7, i64 48, i1 false), !dbg !5986
  store i64 2, ptr %_23, align 8, !dbg !5976
  store i64 2, ptr %_24, align 8, !dbg !5976
  %27 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 0, !dbg !5976
  %28 = load i64, ptr %27, align 8, !dbg !5976, !range !933, !noundef !25
  %29 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 1, !dbg !5976
  %30 = load i64, ptr %29, align 8, !dbg !5976
  %31 = getelementptr inbounds { i64, i64 }, ptr %_24, i32 0, i32 0, !dbg !5976
  %32 = load i64, ptr %31, align 8, !dbg !5976, !range !933, !noundef !25
  %33 = getelementptr inbounds { i64, i64 }, ptr %_24, i32 0, i32 1, !dbg !5976
  %34 = load i64, ptr %33, align 8, !dbg !5976
  store i64 1, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4611, metadata !DIExpression()), !dbg !5987
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4616, metadata !DIExpression()), !dbg !5989
  store i8 3, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4617, metadata !DIExpression()), !dbg !5990
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4618, metadata !DIExpression()), !dbg !5991
  store i64 %28, ptr %precision.dbg.spill.i, align 8
  %35 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %30, ptr %35, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4619, metadata !DIExpression()), !dbg !5992
  store i64 %32, ptr %width.dbg.spill.i, align 8
  %36 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %34, ptr %36, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4620, metadata !DIExpression()), !dbg !5993
  %37 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 3, !dbg !5994
  store i32 32, ptr %37, align 4, !dbg !5994
  %38 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 4, !dbg !5994
  store i8 3, ptr %38, align 8, !dbg !5994
  %39 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 2, !dbg !5994
  store i32 4, ptr %39, align 8, !dbg !5994
  store i64 %28, ptr %_7.i, align 8, !dbg !5994
  %40 = getelementptr inbounds { i64, i64 }, ptr %_7.i, i32 0, i32 1, !dbg !5994
  store i64 %30, ptr %40, align 8, !dbg !5994
  %41 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 1, !dbg !5994
  store i64 %32, ptr %41, align 8, !dbg !5994
  %42 = getelementptr inbounds { i64, i64 }, ptr %41, i32 0, i32 1, !dbg !5994
  store i64 %34, ptr %42, align 8, !dbg !5994
  %43 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_21, i32 0, i32 1, !dbg !5995
  store i64 1, ptr %43, align 8, !dbg !5995
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_21, ptr align 8 %_7.i, i64 48, i1 false), !dbg !5995
  %44 = getelementptr inbounds [2 x %"core::fmt::rt::v1::Argument"], ptr %_16, i64 0, i64 0, !dbg !5976
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %44, ptr align 8 %_17, i64 56, i1 false), !dbg !5976
  %45 = getelementptr inbounds [2 x %"core::fmt::rt::v1::Argument"], ptr %_16, i64 0, i64 1, !dbg !5976
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %45, ptr align 8 %_21, i64 56, i1 false), !dbg !5976
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h0d18fbb15759c5efE(ptr sret(%"core::fmt::Arguments<'_>") %_3, ptr align 8 @alloc9396, i64 3, ptr align 8 %_7, i64 2, ptr align 8 %_16, i64 2) #8, !dbg !5976
; call core::fmt::Formatter::write_fmt
  %46 = call zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17hdaf9fe3e5a563dffE(ptr align 8 %f, ptr %_3) #8, !dbg !5996
  ret i1 %46, !dbg !5997
}

; <x86_64::structures::paging::frame::PhysFrame<S> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hef799b25e39b61a6E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !5998 {
start:
  %width.dbg.spill.i1 = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i2 = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i3 = alloca i32, align 4
  %align.dbg.spill.i4 = alloca i8, align 1
  %fill.dbg.spill.i5 = alloca i32, align 4
  %position.dbg.spill.i6 = alloca i64, align 8
  %_7.i7 = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %width.dbg.spill.i = alloca { i64, i64 }, align 8
  %precision.dbg.spill.i = alloca { i64, i64 }, align 8
  %flags.dbg.spill.i = alloca i32, align 4
  %align.dbg.spill.i = alloca i8, align 1
  %fill.dbg.spill.i = alloca i32, align 4
  %position.dbg.spill.i = alloca i64, align 8
  %_7.i = alloca %"core::fmt::rt::v1::FormatSpec", align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_24 = alloca { i64, i64 }, align 8
  %_23 = alloca { i64, i64 }, align 8
  %_21 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_20 = alloca { i64, i64 }, align 8
  %_19 = alloca { i64, i64 }, align 8
  %_17 = alloca %"core::fmt::rt::v1::Argument", align 8
  %_16 = alloca [2 x %"core::fmt::rt::v1::Argument"], align 8
  %_13 = alloca %"structures::paging::frame::PhysFrame", align 8
  %_11 = alloca i64, align 8
  %_7 = alloca [2 x { ptr, ptr }], align 8
  %_3 = alloca %"core::fmt::Arguments<'_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6002, metadata !DIExpression()), !dbg !6004
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !6003, metadata !DIExpression()), !dbg !6005
; call core::fmt::ArgumentV1::new_display
  %0 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV111new_display17h2d56d49ef96ebc09E(ptr align 8 @alloc9403) #8, !dbg !6006
  %_8.0 = extractvalue { ptr, ptr } %0, 0, !dbg !6006
  %_8.1 = extractvalue { ptr, ptr } %0, 1, !dbg !6006
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_13, ptr align 8 %self, i64 8, i1 false), !dbg !6007
  %1 = load i64, ptr %_13, align 8, !dbg !6007
; call x86_64::structures::paging::frame::PhysFrame<S>::start_address
  %_12 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17hf921eb6330b2e325E"(i64 %1) #8, !dbg !6007
; call x86_64::addr::PhysAddr::as_u64
  %2 = call i64 @_ZN6x86_644addr8PhysAddr6as_u6417h37733601540f4a7cE(i64 %_12) #8, !dbg !6007
  store i64 %2, ptr %_11, align 8, !dbg !6007
; call core::fmt::ArgumentV1::new_lower_hex
  %3 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h324fae9951ab87e4E(ptr align 8 %_11) #8, !dbg !6006
  %_9.0 = extractvalue { ptr, ptr } %3, 0, !dbg !6006
  %_9.1 = extractvalue { ptr, ptr } %3, 1, !dbg !6006
  %4 = getelementptr inbounds [2 x { ptr, ptr }], ptr %_7, i64 0, i64 0, !dbg !6006
  %5 = getelementptr inbounds { ptr, ptr }, ptr %4, i32 0, i32 0, !dbg !6006
  store ptr %_8.0, ptr %5, align 8, !dbg !6006
  %6 = getelementptr inbounds { ptr, ptr }, ptr %4, i32 0, i32 1, !dbg !6006
  store ptr %_8.1, ptr %6, align 8, !dbg !6006
  %7 = getelementptr inbounds [2 x { ptr, ptr }], ptr %_7, i64 0, i64 1, !dbg !6006
  %8 = getelementptr inbounds { ptr, ptr }, ptr %7, i32 0, i32 0, !dbg !6006
  store ptr %_9.0, ptr %8, align 8, !dbg !6006
  %9 = getelementptr inbounds { ptr, ptr }, ptr %7, i32 0, i32 1, !dbg !6006
  store ptr %_9.1, ptr %9, align 8, !dbg !6006
  store i64 2, ptr %_19, align 8, !dbg !6006
  store i64 2, ptr %_20, align 8, !dbg !6006
  %10 = getelementptr inbounds { i64, i64 }, ptr %_19, i32 0, i32 0, !dbg !6006
  %11 = load i64, ptr %10, align 8, !dbg !6006, !range !933, !noundef !25
  %12 = getelementptr inbounds { i64, i64 }, ptr %_19, i32 0, i32 1, !dbg !6006
  %13 = load i64, ptr %12, align 8, !dbg !6006
  %14 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 0, !dbg !6006
  %15 = load i64, ptr %14, align 8, !dbg !6006, !range !933, !noundef !25
  %16 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 1, !dbg !6006
  %17 = load i64, ptr %16, align 8, !dbg !6006
  store i64 0, ptr %position.dbg.spill.i6, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i6, metadata !4611, metadata !DIExpression()), !dbg !6008
  store i32 32, ptr %fill.dbg.spill.i5, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i5, metadata !4616, metadata !DIExpression()), !dbg !6010
  store i8 3, ptr %align.dbg.spill.i4, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i4, metadata !4617, metadata !DIExpression()), !dbg !6011
  store i32 0, ptr %flags.dbg.spill.i3, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i3, metadata !4618, metadata !DIExpression()), !dbg !6012
  store i64 %11, ptr %precision.dbg.spill.i2, align 8
  %18 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i2, i32 0, i32 1
  store i64 %13, ptr %18, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i2, metadata !4619, metadata !DIExpression()), !dbg !6013
  store i64 %15, ptr %width.dbg.spill.i1, align 8
  %19 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i1, i32 0, i32 1
  store i64 %17, ptr %19, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i1, metadata !4620, metadata !DIExpression()), !dbg !6014
  %20 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i7, i32 0, i32 3, !dbg !6015
  store i32 32, ptr %20, align 4, !dbg !6015
  %21 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i7, i32 0, i32 4, !dbg !6015
  store i8 3, ptr %21, align 8, !dbg !6015
  %22 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i7, i32 0, i32 2, !dbg !6015
  store i32 0, ptr %22, align 8, !dbg !6015
  store i64 %11, ptr %_7.i7, align 8, !dbg !6015
  %23 = getelementptr inbounds { i64, i64 }, ptr %_7.i7, i32 0, i32 1, !dbg !6015
  store i64 %13, ptr %23, align 8, !dbg !6015
  %24 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i7, i32 0, i32 1, !dbg !6015
  store i64 %15, ptr %24, align 8, !dbg !6015
  %25 = getelementptr inbounds { i64, i64 }, ptr %24, i32 0, i32 1, !dbg !6015
  store i64 %17, ptr %25, align 8, !dbg !6015
  %26 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_17, i32 0, i32 1, !dbg !6016
  store i64 0, ptr %26, align 8, !dbg !6016
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_17, ptr align 8 %_7.i7, i64 48, i1 false), !dbg !6016
  store i64 2, ptr %_23, align 8, !dbg !6006
  store i64 2, ptr %_24, align 8, !dbg !6006
  %27 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 0, !dbg !6006
  %28 = load i64, ptr %27, align 8, !dbg !6006, !range !933, !noundef !25
  %29 = getelementptr inbounds { i64, i64 }, ptr %_23, i32 0, i32 1, !dbg !6006
  %30 = load i64, ptr %29, align 8, !dbg !6006
  %31 = getelementptr inbounds { i64, i64 }, ptr %_24, i32 0, i32 0, !dbg !6006
  %32 = load i64, ptr %31, align 8, !dbg !6006, !range !933, !noundef !25
  %33 = getelementptr inbounds { i64, i64 }, ptr %_24, i32 0, i32 1, !dbg !6006
  %34 = load i64, ptr %33, align 8, !dbg !6006
  store i64 1, ptr %position.dbg.spill.i, align 8
  call void @llvm.dbg.declare(metadata ptr %position.dbg.spill.i, metadata !4611, metadata !DIExpression()), !dbg !6017
  store i32 32, ptr %fill.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %fill.dbg.spill.i, metadata !4616, metadata !DIExpression()), !dbg !6019
  store i8 3, ptr %align.dbg.spill.i, align 1
  call void @llvm.dbg.declare(metadata ptr %align.dbg.spill.i, metadata !4617, metadata !DIExpression()), !dbg !6020
  store i32 4, ptr %flags.dbg.spill.i, align 4
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill.i, metadata !4618, metadata !DIExpression()), !dbg !6021
  store i64 %28, ptr %precision.dbg.spill.i, align 8
  %35 = getelementptr inbounds { i64, i64 }, ptr %precision.dbg.spill.i, i32 0, i32 1
  store i64 %30, ptr %35, align 8
  call void @llvm.dbg.declare(metadata ptr %precision.dbg.spill.i, metadata !4619, metadata !DIExpression()), !dbg !6022
  store i64 %32, ptr %width.dbg.spill.i, align 8
  %36 = getelementptr inbounds { i64, i64 }, ptr %width.dbg.spill.i, i32 0, i32 1
  store i64 %34, ptr %36, align 8
  call void @llvm.dbg.declare(metadata ptr %width.dbg.spill.i, metadata !4620, metadata !DIExpression()), !dbg !6023
  %37 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 3, !dbg !6024
  store i32 32, ptr %37, align 4, !dbg !6024
  %38 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 4, !dbg !6024
  store i8 3, ptr %38, align 8, !dbg !6024
  %39 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 2, !dbg !6024
  store i32 4, ptr %39, align 8, !dbg !6024
  store i64 %28, ptr %_7.i, align 8, !dbg !6024
  %40 = getelementptr inbounds { i64, i64 }, ptr %_7.i, i32 0, i32 1, !dbg !6024
  store i64 %30, ptr %40, align 8, !dbg !6024
  %41 = getelementptr inbounds %"core::fmt::rt::v1::FormatSpec", ptr %_7.i, i32 0, i32 1, !dbg !6024
  store i64 %32, ptr %41, align 8, !dbg !6024
  %42 = getelementptr inbounds { i64, i64 }, ptr %41, i32 0, i32 1, !dbg !6024
  store i64 %34, ptr %42, align 8, !dbg !6024
  %43 = getelementptr inbounds %"core::fmt::rt::v1::Argument", ptr %_21, i32 0, i32 1, !dbg !6025
  store i64 1, ptr %43, align 8, !dbg !6025
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_21, ptr align 8 %_7.i, i64 48, i1 false), !dbg !6025
  %44 = getelementptr inbounds [2 x %"core::fmt::rt::v1::Argument"], ptr %_16, i64 0, i64 0, !dbg !6006
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %44, ptr align 8 %_17, i64 56, i1 false), !dbg !6006
  %45 = getelementptr inbounds [2 x %"core::fmt::rt::v1::Argument"], ptr %_16, i64 0, i64 1, !dbg !6006
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %45, ptr align 8 %_21, i64 56, i1 false), !dbg !6006
; call core::fmt::Arguments::new_v1_formatted
  call void @_ZN4core3fmt9Arguments16new_v1_formatted17h0d18fbb15759c5efE(ptr sret(%"core::fmt::Arguments<'_>") %_3, ptr align 8 @alloc9396, i64 3, ptr align 8 %_7, i64 2, ptr align 8 %_16, i64 2) #8, !dbg !6006
; call core::fmt::Formatter::write_fmt
  %46 = call zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17hdaf9fe3e5a563dffE(ptr align 8 %f, ptr %_3) #8, !dbg !6026
  ret i1 %46, !dbg !6027
}

; x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<P>::level_4_table
; Function Attrs: noredzone nounwind
define align 4096 ptr @"_ZN6x86_6410structures6paging6mapper17mapped_page_table24MappedPageTable$LT$P$GT$13level_4_table17h2a5385af50705368E"(ptr align 8 %self) unnamed_addr #1 !dbg !6028 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6034, metadata !DIExpression()), !dbg !6035
  %_2 = getelementptr inbounds { i64, ptr }, ptr %self, i32 0, i32 1, !dbg !6036
  %0 = load ptr, ptr %_2, align 8, !dbg !6036, !nonnull !25, !align !3858, !noundef !25
  ret ptr %0, !dbg !6037
}

; x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<P>::page_table_frame_mapping
; Function Attrs: noredzone nounwind
define align 8 ptr @"_ZN6x86_6410structures6paging6mapper17mapped_page_table24MappedPageTable$LT$P$GT$24page_table_frame_mapping17h6debf46875acc6ffE"(ptr align 8 %self) unnamed_addr #1 !dbg !6038 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6042, metadata !DIExpression()), !dbg !6043
  ret ptr %self, !dbg !6044
}

; x86_64::structures::paging::mapper::offset_page_table::OffsetPageTable::level_4_table
; Function Attrs: noredzone nounwind
define align 4096 ptr @_ZN6x86_6410structures6paging6mapper17offset_page_table15OffsetPageTable13level_4_table17h3890f5f0dbab7963E(ptr align 8 %self) unnamed_addr #1 !dbg !6045 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6054, metadata !DIExpression()), !dbg !6055
; call x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<P>::level_4_table
  %_2 = call align 4096 ptr @"_ZN6x86_6410structures6paging6mapper17mapped_page_table24MappedPageTable$LT$P$GT$13level_4_table17h2a5385af50705368E"(ptr align 8 %self) #8, !dbg !6056
  ret ptr %_2, !dbg !6057
}

; x86_64::structures::paging::mapper::offset_page_table::OffsetPageTable::phys_offset
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper17offset_page_table15OffsetPageTable11phys_offset17h0acc81156bdd1a1dE(ptr align 8 %self) unnamed_addr #1 !dbg !6058 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6063, metadata !DIExpression()), !dbg !6064
; call x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<P>::page_table_frame_mapping
  %_2 = call align 8 ptr @"_ZN6x86_6410structures6paging6mapper17mapped_page_table24MappedPageTable$LT$P$GT$24page_table_frame_mapping17h6debf46875acc6ffE"(ptr align 8 %self) #8, !dbg !6065
  %0 = load i64, ptr %_2, align 8, !dbg !6065, !noundef !25
  ret i64 %0, !dbg !6066
}

; <x86_64::structures::paging::mapper::offset_page_table::PhysOffset as x86_64::structures::paging::mapper::mapped_page_table::PageTableFrameMapping>::frame_to_pointer
; Function Attrs: noredzone nounwind
define ptr @"_ZN162_$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$u20$as$u20$x86_64..structures..paging..mapper..mapped_page_table..PageTableFrameMapping$GT$16frame_to_pointer17hbceffb20cf318e0aE"(ptr align 8 %self, i64 %0) unnamed_addr #1 !dbg !6067 {
start:
  %virt.dbg.spill = alloca i64, align 8
  %1 = alloca %"structures::paging::frame::PhysFrame", align 8
  %self.dbg.spill = alloca ptr, align 8
  %2 = alloca i64, align 8
  %frame = alloca %"structures::paging::frame::PhysFrame", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %frame, ptr align 8 %2, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6072, metadata !DIExpression()), !dbg !6076
  call void @llvm.dbg.declare(metadata ptr %frame, metadata !6073, metadata !DIExpression()), !dbg !6077
  %_4 = load i64, ptr %self, align 8, !dbg !6078, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %frame, i64 8, i1 false), !dbg !6079
  %3 = load i64, ptr %1, align 8, !dbg !6079
; call x86_64::structures::paging::frame::PhysFrame<S>::start_address
  %_6 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17hf921eb6330b2e325E"(i64 %3) #8, !dbg !6079
; call x86_64::addr::PhysAddr::as_u64
  %_5 = call i64 @_ZN6x86_644addr8PhysAddr6as_u6417h37733601540f4a7cE(i64 %_6) #8, !dbg !6079
; call <x86_64::addr::VirtAddr as core::ops::arith::Add<u64>>::add
  %virt = call i64 @"_ZN75_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..ops..arith..Add$LT$u64$GT$$GT$3add17ha9cba5188a4ce5abE"(i64 %_4, i64 %_5) #8, !dbg !6078
  store i64 %virt, ptr %virt.dbg.spill, align 8, !dbg !6078
  call void @llvm.dbg.declare(metadata ptr %virt.dbg.spill, metadata !6074, metadata !DIExpression()), !dbg !6080
; call x86_64::addr::VirtAddr::as_mut_ptr
  %4 = call ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17h5fc82bd6470deae1E(i64 %virt) #8, !dbg !6081
  ret ptr %4, !dbg !6082
}

; x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable::level_4_table
; Function Attrs: noredzone nounwind
define align 4096 ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table18RecursivePageTable13level_4_table17h82f01a5e9556ddbaE(ptr align 8 %self) unnamed_addr #1 !dbg !6083 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6093, metadata !DIExpression()), !dbg !6094
  %0 = load ptr, ptr %self, align 8, !dbg !6095, !nonnull !25, !align !3858, !noundef !25
  ret ptr %0, !dbg !6096
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::unmap
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap17hcba7a1b9c69a8a35E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>") %0, ptr align 8 %self, i64 %1) unnamed_addr #1 !dbg !6097 {
start:
  %2 = alloca i64, align 8
  %3 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %residual.dbg.spill3 = alloca { i64, i64 }, align 8
  %4 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %5 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %residual.dbg.spill = alloca { i64, i64 }, align 8
  %p4_entry.dbg.spill = alloca ptr, align 8
  %6 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_43 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>", align 8
  %_42 = alloca { %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>" }, align 8
  %frame = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  %_36 = alloca ptr, align 8
  %_33 = alloca %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>", align 8
  %_32 = alloca %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::UnmapError>", align 8
  %_31 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>>", align 8
  %_30 = alloca { i64, i64 }, align 8
  %_26 = alloca { i64, i64 }, align 8
  %flags = alloca i64, align 8
  %p3_entry = alloca ptr, align 8
  %val = alloca %"structures::paging::frame::PhysFrame", align 8
  %_10 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>", align 8
  %_9 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>", align 8
  %_8 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>", align 8
  %7 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %1, ptr %7, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %7, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6101, metadata !DIExpression()), !dbg !6124
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6102, metadata !DIExpression()), !dbg !6125
  call void @llvm.dbg.declare(metadata ptr %val, metadata !6110, metadata !DIExpression()), !dbg !6126
  call void @llvm.dbg.declare(metadata ptr %p3_entry, metadata !6114, metadata !DIExpression()), !dbg !6127
  call void @llvm.dbg.declare(metadata ptr %flags, metadata !6116, metadata !DIExpression()), !dbg !6128
  call void @llvm.dbg.declare(metadata ptr %frame, metadata !6118, metadata !DIExpression()), !dbg !6129
  call void @llvm.dbg.declare(metadata ptr %frame, metadata !6122, metadata !DIExpression()), !dbg !6130
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6131
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6103, metadata !DIExpression()), !dbg !6132
  %_44 = load ptr, ptr %self, align 8, !dbg !6133, !nonnull !25, !align !3858, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %6, ptr align 8 %page, i64 8, i1 false), !dbg !6134
  %8 = load i64, ptr %6, align 8, !dbg !6134
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_7 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h49a4c89bf9e7d450E"(i64 %8) #8, !dbg !6134
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_5 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hd10b30ea71d4ae3cE"(ptr align 4096 %_44, i16 %_7, ptr align 8 @alloc9724) #8, !dbg !6133
  store ptr %_5, ptr %p4_entry.dbg.spill, align 8, !dbg !6135
  call void @llvm.dbg.declare(metadata ptr %p4_entry.dbg.spill, metadata !6106, metadata !DIExpression()), !dbg !6136
; call x86_64::structures::paging::page_table::PageTableEntry::frame
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17heed0719e1202e6c0E(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") %_10, ptr align 8 %_5) #8, !dbg !6137
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hea605021f158891aE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %_9, ptr %_10) #8, !dbg !6137
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h15c294f2f45bd922E"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") %_8, ptr %_9) #8, !dbg !6137
  %9 = load i64, ptr %_8, align 8, !dbg !6137, !range !3987, !noundef !25
  %10 = icmp eq i64 %9, 3, !dbg !6137
  %_12 = select i1 %10, i64 0, i64 1, !dbg !6137
  %11 = icmp eq i64 %_12, 0, !dbg !6137
  br i1 %11, label %bb6, label %bb8, !dbg !6137

bb6:                                              ; preds = %start
  %12 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %_8, i32 0, i32 1, !dbg !6137
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %val, ptr align 8 %12, i64 8, i1 false), !dbg !6137
  %13 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6138
  %_17 = load i16, ptr %13, align 8, !dbg !6138, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !6139
  %14 = load i64, ptr %5, align 8, !dbg !6139
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_16 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h543ffabe9b4b3cb8E(i64 %14, i16 %_17) #8, !dbg !6139
  store ptr %_16, ptr %p3.dbg.spill, align 8, !dbg !6140
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6112, metadata !DIExpression()), !dbg !6141
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !6142
  %15 = load i64, ptr %4, align 8, !dbg !6142
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_20 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h8e3b4998bd5f889fE"(i64 %15) #8, !dbg !6142
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_19 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h6a42fcdf8130a8ccE"(ptr align 4096 %_16, i16 %_20, ptr align 8 @alloc9728) #8, !dbg !6143
  store ptr %_19, ptr %p3_entry, align 8, !dbg !6144
  %_22 = load ptr, ptr %p3_entry, align 8, !dbg !6145, !nonnull !25, !align !1062, !noundef !25
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %16 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17hbf26fff7eaaba555E(ptr align 8 %_22) #8, !dbg !6145
  store i64 %16, ptr %flags, align 8, !dbg !6145
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_24 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h961614b9ab75fbccE(ptr align 8 %flags, i64 1) #8, !dbg !6146
  %_23 = xor i1 %_24, true, !dbg !6147
  br i1 %_23, label %bb14, label %bb15, !dbg !6147

bb8:                                              ; preds = %start
  %17 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 0, !dbg !6148
  %residual.0 = load i64, ptr %17, align 8, !dbg !6148, !range !933, !noundef !25
  %18 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 1, !dbg !6148
  %residual.1 = load i64, ptr %18, align 8, !dbg !6148
  %19 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill, i32 0, i32 0, !dbg !6148
  store i64 %residual.0, ptr %19, align 8, !dbg !6148
  %20 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill, i32 0, i32 1, !dbg !6148
  store i64 %residual.1, ptr %20, align 8, !dbg !6148
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !6108, metadata !DIExpression()), !dbg !6149
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17habd15e6d9de6ac70E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.0, i64 %residual.1, ptr align 8 @alloc9726) #8, !dbg !6150
  br label %bb28, !dbg !6150

bb7:                                              ; No predecessors!
  unreachable, !dbg !6137

bb28:                                             ; preds = %bb23, %bb25, %bb17, %bb14, %bb8
  ret void, !dbg !6151

bb15:                                             ; preds = %bb6
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_28 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h961614b9ab75fbccE(ptr align 8 %flags, i64 128) #8, !dbg !6152
  %_27 = xor i1 %_28, true, !dbg !6153
  br i1 %_27, label %bb17, label %bb18, !dbg !6153

bb14:                                             ; preds = %bb6
  store i64 1, ptr %_26, align 8, !dbg !6154
  %21 = getelementptr inbounds { i64, i64 }, ptr %_26, i32 0, i32 0, !dbg !6155
  %22 = load i64, ptr %21, align 8, !dbg !6155, !range !933, !noundef !25
  %23 = getelementptr inbounds { i64, i64 }, ptr %_26, i32 0, i32 1, !dbg !6155
  %24 = load i64, ptr %23, align 8, !dbg !6155
  %25 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>::Err", ptr %0, i32 0, i32 1, !dbg !6155
  %26 = getelementptr inbounds { i64, i64 }, ptr %25, i32 0, i32 0, !dbg !6155
  store i64 %22, ptr %26, align 8, !dbg !6155
  %27 = getelementptr inbounds { i64, i64 }, ptr %25, i32 0, i32 1, !dbg !6155
  store i64 %24, ptr %27, align 8, !dbg !6155
  store i64 1, ptr %0, align 8, !dbg !6155
  br label %bb28, !dbg !6156

bb18:                                             ; preds = %bb15
  %_35 = load ptr, ptr %p3_entry, align 8, !dbg !6158, !nonnull !25, !align !1062, !noundef !25
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_34 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17he4409c5fb1bf4b20E(ptr align 8 %_35) #8, !dbg !6158
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
  call void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17hcabed8e6e6232d99E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>") %_33, i64 %_34) #8, !dbg !6159
  store ptr %p3_entry, ptr %_36, align 8, !dbg !6160
  %28 = load ptr, ptr %_36, align 8, !dbg !6159, !nonnull !25, !align !1062, !noundef !25
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h3f420f853e7302f7E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::UnmapError>") %_32, ptr %_33, ptr align 8 %28) #8, !dbg !6159
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd4b601f304ed9834E"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>>") %_31, ptr %_32) #8, !dbg !6159
  %29 = load i64, ptr %_31, align 8, !dbg !6159, !range !3987, !noundef !25
  %30 = icmp eq i64 %29, 3, !dbg !6159
  %_38 = select i1 %30, i64 0, i64 1, !dbg !6159
  %31 = icmp eq i64 %_38, 0, !dbg !6159
  br i1 %31, label %bb23, label %bb25, !dbg !6159

bb17:                                             ; preds = %bb15
  store i64 0, ptr %_30, align 8, !dbg !6161
  %32 = getelementptr inbounds { i64, i64 }, ptr %_30, i32 0, i32 0, !dbg !6162
  %33 = load i64, ptr %32, align 8, !dbg !6162, !range !933, !noundef !25
  %34 = getelementptr inbounds { i64, i64 }, ptr %_30, i32 0, i32 1, !dbg !6162
  %35 = load i64, ptr %34, align 8, !dbg !6162
  %36 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>::Err", ptr %0, i32 0, i32 1, !dbg !6162
  %37 = getelementptr inbounds { i64, i64 }, ptr %36, i32 0, i32 0, !dbg !6162
  store i64 %33, ptr %37, align 8, !dbg !6162
  %38 = getelementptr inbounds { i64, i64 }, ptr %36, i32 0, i32 1, !dbg !6162
  store i64 %35, ptr %38, align 8, !dbg !6162
  store i64 1, ptr %0, align 8, !dbg !6162
  br label %bb28, !dbg !6156

bb23:                                             ; preds = %bb18
  %39 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>>::Continue", ptr %_31, i32 0, i32 1, !dbg !6159
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %frame, ptr align 8 %39, i64 8, i1 false), !dbg !6159
  %40 = load ptr, ptr %p3_entry, align 8, !dbg !6163, !nonnull !25, !align !1062, !noundef !25
; call x86_64::structures::paging::page_table::PageTableEntry::set_unused
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry10set_unused17h374990b0191a3fd6E(ptr align 8 %40) #8, !dbg !6163
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6164
  %41 = load i64, ptr %3, align 8, !dbg !6164
; call x86_64::structures::paging::mapper::MapperFlush<S>::new
  %42 = call i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h5acb0f34be2ee681E"(i64 %41) #8, !dbg !6164
  store i64 %42, ptr %2, align 8, !dbg !6164
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_43, ptr align 8 %2, i64 8, i1 false), !dbg !6164
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_42, ptr align 8 %frame, i64 8, i1 false), !dbg !6165
  %43 = getelementptr inbounds { %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>" }, ptr %_42, i32 0, i32 1, !dbg !6165
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %43, ptr align 8 %_43, i64 8, i1 false), !dbg !6165
  %44 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !6166
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %44, ptr align 8 %_42, i64 16, i1 false), !dbg !6166
  store i64 0, ptr %0, align 8, !dbg !6166
  br label %bb28, !dbg !6151

bb25:                                             ; preds = %bb18
  %45 = getelementptr inbounds { i64, i64 }, ptr %_31, i32 0, i32 0, !dbg !6167
  %residual.01 = load i64, ptr %45, align 8, !dbg !6167, !range !933, !noundef !25
  %46 = getelementptr inbounds { i64, i64 }, ptr %_31, i32 0, i32 1, !dbg !6167
  %residual.12 = load i64, ptr %46, align 8, !dbg !6167
  %47 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill3, i32 0, i32 0, !dbg !6167
  store i64 %residual.01, ptr %47, align 8, !dbg !6167
  %48 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill3, i32 0, i32 1, !dbg !6167
  store i64 %residual.12, ptr %48, align 8, !dbg !6167
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !6120, metadata !DIExpression()), !dbg !6168
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17habd15e6d9de6ac70E"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.01, i64 %residual.12, ptr align 8 @alloc9730) #8, !dbg !6169
  br label %bb28, !dbg !6169

bb24:                                             ; No predecessors!
  unreachable, !dbg !6159
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hbef72fafd7de0805E"(i1 zeroext %0) unnamed_addr #0 !dbg !6170 {
start:
  %_1.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:314:34: 314:39]", align 1
  %1 = alloca { i64, i64 }, align 8
  %err = alloca i8, align 1
  %2 = zext i1 %0 to i8
  store i8 %2, ptr %err, align 1
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !6175, metadata !DIExpression()), !dbg !6176
  call void @llvm.dbg.declare(metadata ptr %err, metadata !6174, metadata !DIExpression()), !dbg !6177
  %3 = load i8, ptr %err, align 1, !dbg !6178, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !6178
  %_3 = zext i1 %4 to i64, !dbg !6178
  %5 = icmp eq i64 %_3, 0, !dbg !6179
  br i1 %5, label %bb3, label %bb1, !dbg !6179

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !6180
  br label %bb4, !dbg !6180

bb1:                                              ; preds = %start
  store i64 0, ptr %1, align 8, !dbg !6181
  br label %bb4, !dbg !6181

bb2:                                              ; No predecessors!
  unreachable, !dbg !6178

bb4:                                              ; preds = %bb3, %bb1
  %6 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6182
  %7 = load i64, ptr %6, align 8, !dbg !6182, !range !933, !noundef !25
  %8 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6182
  %9 = load i64, ptr %8, align 8, !dbg !6182
  %10 = insertvalue { i64, i64 } undef, i64 %7, 0, !dbg !6182
  %11 = insertvalue { i64, i64 } %10, i64 %9, 1, !dbg !6182
  ret { i64, i64 } %11, !dbg !6182
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h89428e5381f639dcE"(ptr align 8 %0) unnamed_addr #0 !dbg !6183 {
start:
  %_2.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %1 = alloca { i64, i64 }, align 8
  %_1 = alloca ptr, align 8
  store ptr %0, ptr %_1, align 8
  call void @llvm.dbg.declare(metadata ptr %_1, metadata !6187, metadata !DIExpression(DW_OP_deref)), !dbg !6189
  call void @llvm.dbg.declare(metadata ptr %_2.dbg.spill, metadata !6188, metadata !DIExpression()), !dbg !6190
  %_5 = load ptr, ptr %_1, align 8, !dbg !6191, !nonnull !25, !align !1062, !noundef !25
  %_6 = load ptr, ptr %_5, align 8, !dbg !6191, !nonnull !25, !align !1062, !noundef !25
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_3 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17he4409c5fb1bf4b20E(ptr align 8 %_6) #8, !dbg !6191
  %2 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6192
  store i64 %_3, ptr %2, align 8, !dbg !6192
  store i64 2, ptr %1, align 8, !dbg !6192
  %3 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6193
  %4 = load i64, ptr %3, align 8, !dbg !6193, !range !933, !noundef !25
  %5 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6193
  %6 = load i64, ptr %5, align 8, !dbg !6193
  %7 = insertvalue { i64, i64 } undef, i64 %4, 0, !dbg !6193
  %8 = insertvalue { i64, i64 } %7, i64 %6, 1, !dbg !6193
  ret { i64, i64 } %8, !dbg !6193
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::update_flags
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$12update_flags17hed533621fe4e49e9E"(ptr sret(%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>, structures::paging::mapper::FlagUpdateError>") %0, ptr align 8 %self, i64 %1, i64 %flags) unnamed_addr #1 !dbg !6194 {
start:
  %2 = alloca i64, align 8
  %3 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %4 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %5 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %6 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %7 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_25 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>", align 8
  %8 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %1, ptr %8, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %8, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6214, metadata !DIExpression()), !dbg !6221
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6215, metadata !DIExpression()), !dbg !6222
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !6216, metadata !DIExpression()), !dbg !6223
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6224
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6217, metadata !DIExpression()), !dbg !6225
  %_26 = load ptr, ptr %self, align 8, !dbg !6226, !nonnull !25, !align !3858, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %7, ptr align 8 %page, i64 8, i1 false), !dbg !6227
  %9 = load i64, ptr %7, align 8, !dbg !6227
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_9 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h49a4c89bf9e7d450E"(i64 %9) #8, !dbg !6227
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_7 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hd10b30ea71d4ae3cE"(ptr align 4096 %_26, i16 %_9, ptr align 8 @alloc9732) #8, !dbg !6226
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_5 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h299c39c2ff9410a8E(ptr align 8 %_7) #8, !dbg !6226
  br i1 %_5, label %bb4, label %bb5, !dbg !6226

bb5:                                              ; preds = %start
  %10 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6228
  %_13 = load i16, ptr %10, align 8, !dbg !6228, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %6, ptr align 8 %page, i64 8, i1 false), !dbg !6229
  %11 = load i64, ptr %6, align 8, !dbg !6229
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_12 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h543ffabe9b4b3cb8E(i64 %11, i16 %_13) #8, !dbg !6229
  store ptr %_12, ptr %p3.dbg.spill, align 8, !dbg !6230
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6219, metadata !DIExpression()), !dbg !6231
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !6232
  %12 = load i64, ptr %5, align 8, !dbg !6232
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_18 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h8e3b4998bd5f889fE"(i64 %12) #8, !dbg !6232
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_16 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hd10b30ea71d4ae3cE"(ptr align 4096 %_12, i16 %_18, ptr align 8 @alloc9734) #8, !dbg !6233
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_14 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h299c39c2ff9410a8E(ptr align 8 %_16) #8, !dbg !6233
  br i1 %_14, label %bb10, label %bb11, !dbg !6233

bb4:                                              ; preds = %start
  %13 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6234
  store i8 0, ptr %13, align 1, !dbg !6234
  store i8 1, ptr %0, align 8, !dbg !6234
  br label %bb17, !dbg !6235

bb17:                                             ; preds = %bb11, %bb10, %bb4
  ret void, !dbg !6237

bb11:                                             ; preds = %bb5
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !6238
  %14 = load i64, ptr %4, align 8, !dbg !6238
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_23 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h8e3b4998bd5f889fE"(i64 %14) #8, !dbg !6238
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_22 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h6a42fcdf8130a8ccE"(ptr align 4096 %_12, i16 %_23, ptr align 8 @alloc9736) #8, !dbg !6239
; call <x86_64::structures::paging::page_table::PageTableFlags as core::ops::bit::BitOr>::bitor
  %_24 = call i64 @"_ZN96_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h17dad722c7779ddfE"(i64 %flags, i64 128) #8, !dbg !6240
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17h8fb26921e38eb6bdE(ptr align 8 %_22, i64 %_24) #8, !dbg !6239
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6241
  %15 = load i64, ptr %3, align 8, !dbg !6241
; call x86_64::structures::paging::mapper::MapperFlush<S>::new
  %16 = call i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h5acb0f34be2ee681E"(i64 %15) #8, !dbg !6241
  store i64 %16, ptr %2, align 8, !dbg !6241
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_25, ptr align 8 %2, i64 8, i1 false), !dbg !6241
  %17 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>, structures::paging::mapper::FlagUpdateError>::Ok", ptr %0, i32 0, i32 1, !dbg !6242
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %17, ptr align 8 %_25, i64 8, i1 false), !dbg !6242
  store i8 0, ptr %0, align 8, !dbg !6242
  br label %bb17, !dbg !6237

bb10:                                             ; preds = %bb5
  %18 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6243
  store i8 0, ptr %18, align 1, !dbg !6243
  store i8 1, ptr %0, align 8, !dbg !6243
  br label %bb17, !dbg !6235
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::set_flags_p4_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$18set_flags_p4_entry17h2fa39d0749272816E"(ptr align 8 %self, i64 %0, i64 %flags) unnamed_addr #1 !dbg !6244 {
start:
  %p4_entry.dbg.spill = alloca ptr, align 8
  %1 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %2 = alloca i8, align 1
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6266, metadata !DIExpression()), !dbg !6273
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6267, metadata !DIExpression()), !dbg !6274
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !6268, metadata !DIExpression()), !dbg !6275
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6276
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6269, metadata !DIExpression()), !dbg !6277
  %_12 = load ptr, ptr %self, align 8, !dbg !6278, !nonnull !25, !align !3858, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !6279
  %4 = load i64, ptr %1, align 8, !dbg !6279
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_7 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h49a4c89bf9e7d450E"(i64 %4) #8, !dbg !6279
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_6 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h6a42fcdf8130a8ccE"(ptr align 4096 %_12, i16 %_7, ptr align 8 @alloc9738) #8, !dbg !6278
  store ptr %_6, ptr %p4_entry.dbg.spill, align 8, !dbg !6280
  call void @llvm.dbg.declare(metadata ptr %p4_entry.dbg.spill, metadata !6271, metadata !DIExpression()), !dbg !6281
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_8 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h299c39c2ff9410a8E(ptr align 8 %_6) #8, !dbg !6282
  br i1 %_8, label %bb4, label %bb5, !dbg !6282

bb5:                                              ; preds = %start
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17h8fb26921e38eb6bdE(ptr align 8 %_6, i64 %flags) #8, !dbg !6283
; call x86_64::structures::paging::mapper::MapperFlushAll::new
  call void @_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17hfa78995c592288f6E() #8, !dbg !6284
  store i8 2, ptr %2, align 1, !dbg !6285
  br label %bb8, !dbg !6286

bb4:                                              ; preds = %start
  store i8 0, ptr %2, align 1, !dbg !6287
  br label %bb8, !dbg !6286

bb8:                                              ; preds = %bb5, %bb4
  %5 = load i8, ptr %2, align 1, !dbg !6286, !range !5836, !noundef !25
  ret i8 %5, !dbg !6286
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::set_flags_p3_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$18set_flags_p3_entry17headd2b49db122eb7E"(ptr align 8 %self, i64 %0, i64 %_flags) unnamed_addr #1 !dbg !6288 {
start:
  %_flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %1 = alloca i64, align 8
  %_page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_page, ptr align 8 %1, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6290, metadata !DIExpression()), !dbg !6293
  call void @llvm.dbg.declare(metadata ptr %_page, metadata !6291, metadata !DIExpression()), !dbg !6294
  store i64 %_flags, ptr %_flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_flags.dbg.spill, metadata !6292, metadata !DIExpression()), !dbg !6295
  ret i8 1, !dbg !6296
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::set_flags_p2_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$18set_flags_p2_entry17hd9fbb2a937e581bbE"(ptr align 8 %self, i64 %0, i64 %_flags) unnamed_addr #1 !dbg !6297 {
start:
  %_flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %1 = alloca i64, align 8
  %_page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_page, ptr align 8 %1, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6299, metadata !DIExpression()), !dbg !6302
  call void @llvm.dbg.declare(metadata ptr %_page, metadata !6300, metadata !DIExpression()), !dbg !6303
  store i64 %_flags, ptr %_flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_flags.dbg.spill, metadata !6301, metadata !DIExpression()), !dbg !6304
  ret i8 1, !dbg !6305
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::translate_page
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$14translate_page17h159efeec4a3e60fcE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::TranslateError>") %0, ptr align 8 %self, i64 %1) unnamed_addr #1 !dbg !6306 {
start:
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %3 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %4 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_20 = alloca ptr, align 8
  %_18 = alloca %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>", align 8
  %_17 = alloca { i64, i64 }, align 8
  %p3_entry = alloca ptr, align 8
  %_9 = alloca { i64, i64 }, align 8
  %5 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %1, ptr %5, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %5, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6311, metadata !DIExpression()), !dbg !6320
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6312, metadata !DIExpression()), !dbg !6321
  call void @llvm.dbg.declare(metadata ptr %p3_entry, metadata !6318, metadata !DIExpression()), !dbg !6322
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6323
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6313, metadata !DIExpression()), !dbg !6324
  %_22 = load ptr, ptr %self, align 8, !dbg !6325, !nonnull !25, !align !3858, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !6326
  %6 = load i64, ptr %4, align 8, !dbg !6326
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_8 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h49a4c89bf9e7d450E"(i64 %6) #8, !dbg !6326
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_6 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hd10b30ea71d4ae3cE"(ptr align 4096 %_22, i16 %_8, ptr align 8 @alloc9740) #8, !dbg !6325
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_4 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h299c39c2ff9410a8E(ptr align 8 %_6) #8, !dbg !6325
  br i1 %_4, label %bb4, label %bb5, !dbg !6325

bb5:                                              ; preds = %start
  %7 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6327
  %_12 = load i16, ptr %7, align 8, !dbg !6327, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6328
  %8 = load i64, ptr %3, align 8, !dbg !6328
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_11 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h543ffabe9b4b3cb8E(i64 %8, i16 %_12) #8, !dbg !6328
  store ptr %_11, ptr %p3.dbg.spill, align 8, !dbg !6329
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6315, metadata !DIExpression()), !dbg !6330
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !6331
  %9 = load i64, ptr %2, align 8, !dbg !6331
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_15 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h8e3b4998bd5f889fE"(i64 %9) #8, !dbg !6331
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_14 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hd10b30ea71d4ae3cE"(ptr align 4096 %_11, i16 %_15, ptr align 8 @alloc9742) #8, !dbg !6332
  store ptr %_14, ptr %p3_entry, align 8, !dbg !6333
  %10 = load ptr, ptr %p3_entry, align 8, !dbg !6334, !nonnull !25, !align !1062, !noundef !25
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_16 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h299c39c2ff9410a8E(ptr align 8 %10) #8, !dbg !6334
  br i1 %_16, label %bb10, label %bb11, !dbg !6334

bb4:                                              ; preds = %start
  store i64 0, ptr %_9, align 8, !dbg !6335
  %11 = getelementptr inbounds { i64, i64 }, ptr %_9, i32 0, i32 0, !dbg !6336
  %12 = load i64, ptr %11, align 8, !dbg !6336, !range !933, !noundef !25
  %13 = getelementptr inbounds { i64, i64 }, ptr %_9, i32 0, i32 1, !dbg !6336
  %14 = load i64, ptr %13, align 8, !dbg !6336
  %15 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !6336
  store i64 %12, ptr %15, align 8, !dbg !6336
  %16 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !6336
  store i64 %14, ptr %16, align 8, !dbg !6336
  br label %bb14, !dbg !6337

bb14:                                             ; preds = %bb11, %bb10, %bb4
  ret void, !dbg !6339

bb11:                                             ; preds = %bb5
  %17 = load ptr, ptr %p3_entry, align 8, !dbg !6340, !nonnull !25, !align !1062, !noundef !25
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_19 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17he4409c5fb1bf4b20E(ptr align 8 %17) #8, !dbg !6340
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
  call void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17hcabed8e6e6232d99E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::page::AddressNotAligned>") %_18, i64 %_19) #8, !dbg !6341
  store ptr %p3_entry, ptr %_20, align 8, !dbg !6342
  %18 = load ptr, ptr %_20, align 8, !dbg !6341, !nonnull !25, !align !1062, !noundef !25
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hf9c1b57bb8111690E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>, structures::paging::mapper::TranslateError>") %0, ptr %_18, ptr align 8 %18) #8, !dbg !6341
  br label %bb14, !dbg !6341

bb10:                                             ; preds = %bb5
  store i64 0, ptr %_17, align 8, !dbg !6343
  %19 = getelementptr inbounds { i64, i64 }, ptr %_17, i32 0, i32 0, !dbg !6344
  %20 = load i64, ptr %19, align 8, !dbg !6344, !range !933, !noundef !25
  %21 = getelementptr inbounds { i64, i64 }, ptr %_17, i32 0, i32 1, !dbg !6344
  %22 = load i64, ptr %21, align 8, !dbg !6344
  %23 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !6344
  store i64 %20, ptr %23, align 8, !dbg !6344
  %24 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !6344
  store i64 %22, ptr %24, align 8, !dbg !6344
  br label %bb14, !dbg !6337
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size1GiB>>::translate_page::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17he22b6e884f5e154dE"(ptr align 8 %0) unnamed_addr #0 !dbg !6345 {
start:
  %_2.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %1 = alloca { i64, i64 }, align 8
  %_1 = alloca ptr, align 8
  store ptr %0, ptr %_1, align 8
  call void @llvm.dbg.declare(metadata ptr %_1, metadata !6349, metadata !DIExpression(DW_OP_deref)), !dbg !6351
  call void @llvm.dbg.declare(metadata ptr %_2.dbg.spill, metadata !6350, metadata !DIExpression()), !dbg !6352
  %_4 = load ptr, ptr %_1, align 8, !dbg !6353, !nonnull !25, !align !1062, !noundef !25
  %_5 = load ptr, ptr %_4, align 8, !dbg !6353, !nonnull !25, !align !1062, !noundef !25
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_3 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17he4409c5fb1bf4b20E(ptr align 8 %_5) #8, !dbg !6353
  %2 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6354
  store i64 %_3, ptr %2, align 8, !dbg !6354
  store i64 2, ptr %1, align 8, !dbg !6354
  %3 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6355
  %4 = load i64, ptr %3, align 8, !dbg !6355, !range !933, !noundef !25
  %5 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6355
  %6 = load i64, ptr %5, align 8, !dbg !6355
  %7 = insertvalue { i64, i64 } undef, i64 %4, 0, !dbg !6355
  %8 = insertvalue { i64, i64 } %7, i64 %6, 1, !dbg !6355
  ret { i64, i64 } %8, !dbg !6355
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::unmap
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap17h95c971a90017a29dE"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>") %0, ptr align 8 %self, i64 %1) unnamed_addr #1 !dbg !6356 {
start:
  %2 = alloca i64, align 8
  %3 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %residual.dbg.spill7 = alloca { i64, i64 }, align 8
  %4 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p2.dbg.spill = alloca ptr, align 8
  %5 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %residual.dbg.spill4 = alloca { i64, i64 }, align 8
  %p3_entry.dbg.spill = alloca ptr, align 8
  %6 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %7 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %residual.dbg.spill = alloca { i64, i64 }, align 8
  %p4_entry.dbg.spill = alloca ptr, align 8
  %8 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_57 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>", align 8
  %_56 = alloca { %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>" }, align 8
  %frame = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  %_50 = alloca ptr, align 8
  %_47 = alloca %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>", align 8
  %_46 = alloca %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::UnmapError>", align 8
  %_45 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>>", align 8
  %_44 = alloca { i64, i64 }, align 8
  %_40 = alloca { i64, i64 }, align 8
  %flags = alloca i64, align 8
  %p2_entry = alloca ptr, align 8
  %val1 = alloca %"structures::paging::frame::PhysFrame", align 8
  %_24 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>", align 8
  %_23 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>", align 8
  %_22 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>", align 8
  %val = alloca %"structures::paging::frame::PhysFrame", align 8
  %_10 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>", align 8
  %_9 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>", align 8
  %_8 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>", align 8
  %9 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %1, ptr %9, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %9, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6360, metadata !DIExpression()), !dbg !6390
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6361, metadata !DIExpression()), !dbg !6391
  call void @llvm.dbg.declare(metadata ptr %val, metadata !6368, metadata !DIExpression()), !dbg !6392
  call void @llvm.dbg.declare(metadata ptr %val1, metadata !6376, metadata !DIExpression()), !dbg !6393
  call void @llvm.dbg.declare(metadata ptr %p2_entry, metadata !6380, metadata !DIExpression()), !dbg !6394
  call void @llvm.dbg.declare(metadata ptr %flags, metadata !6382, metadata !DIExpression()), !dbg !6395
  call void @llvm.dbg.declare(metadata ptr %frame, metadata !6384, metadata !DIExpression()), !dbg !6396
  call void @llvm.dbg.declare(metadata ptr %frame, metadata !6388, metadata !DIExpression()), !dbg !6397
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6398
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6362, metadata !DIExpression()), !dbg !6399
  %_58 = load ptr, ptr %self, align 8, !dbg !6400, !nonnull !25, !align !3858, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %8, ptr align 8 %page, i64 8, i1 false), !dbg !6401
  %10 = load i64, ptr %8, align 8, !dbg !6401
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_7 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17ha1b3fe0fa2a9e46dE"(i64 %10) #8, !dbg !6401
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_5 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hd10b30ea71d4ae3cE"(ptr align 4096 %_58, i16 %_7, ptr align 8 @alloc9744) #8, !dbg !6400
  store ptr %_5, ptr %p4_entry.dbg.spill, align 8, !dbg !6402
  call void @llvm.dbg.declare(metadata ptr %p4_entry.dbg.spill, metadata !6364, metadata !DIExpression()), !dbg !6403
; call x86_64::structures::paging::page_table::PageTableEntry::frame
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17heed0719e1202e6c0E(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") %_10, ptr align 8 %_5) #8, !dbg !6404
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h040f154ad5d7c25dE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %_9, ptr %_10) #8, !dbg !6404
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h15c294f2f45bd922E"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") %_8, ptr %_9) #8, !dbg !6404
  %11 = load i64, ptr %_8, align 8, !dbg !6404, !range !3987, !noundef !25
  %12 = icmp eq i64 %11, 3, !dbg !6404
  %_12 = select i1 %12, i64 0, i64 1, !dbg !6404
  %13 = icmp eq i64 %_12, 0, !dbg !6404
  br i1 %13, label %bb6, label %bb8, !dbg !6404

bb6:                                              ; preds = %start
  %14 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %_8, i32 0, i32 1, !dbg !6404
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %val, ptr align 8 %14, i64 8, i1 false), !dbg !6404
  %15 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6405
  %_17 = load i16, ptr %15, align 8, !dbg !6405, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %7, ptr align 8 %page, i64 8, i1 false), !dbg !6406
  %16 = load i64, ptr %7, align 8, !dbg !6406
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_16 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h212e2b0b432df875E(i64 %16, i16 %_17) #8, !dbg !6406
  store ptr %_16, ptr %p3.dbg.spill, align 8, !dbg !6407
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6370, metadata !DIExpression()), !dbg !6408
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %6, ptr align 8 %page, i64 8, i1 false), !dbg !6409
  %17 = load i64, ptr %6, align 8, !dbg !6409
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_21 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17hcb4ae85b83fea35dE"(i64 %17) #8, !dbg !6409
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_19 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hd10b30ea71d4ae3cE"(ptr align 4096 %_16, i16 %_21, ptr align 8 @alloc9748) #8, !dbg !6410
  store ptr %_19, ptr %p3_entry.dbg.spill, align 8, !dbg !6411
  call void @llvm.dbg.declare(metadata ptr %p3_entry.dbg.spill, metadata !6372, metadata !DIExpression()), !dbg !6412
; call x86_64::structures::paging::page_table::PageTableEntry::frame
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17heed0719e1202e6c0E(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") %_24, ptr align 8 %_19) #8, !dbg !6413
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h132bcc95cceab482E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %_23, ptr %_24) #8, !dbg !6413
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h15c294f2f45bd922E"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") %_22, ptr %_23) #8, !dbg !6413
  %18 = load i64, ptr %_22, align 8, !dbg !6413, !range !3987, !noundef !25
  %19 = icmp eq i64 %18, 3, !dbg !6413
  %_26 = select i1 %19, i64 0, i64 1, !dbg !6413
  %20 = icmp eq i64 %_26, 0, !dbg !6413
  br i1 %20, label %bb15, label %bb17, !dbg !6413

bb8:                                              ; preds = %start
  %21 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 0, !dbg !6414
  %residual.0 = load i64, ptr %21, align 8, !dbg !6414, !range !933, !noundef !25
  %22 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 1, !dbg !6414
  %residual.1 = load i64, ptr %22, align 8, !dbg !6414
  %23 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill, i32 0, i32 0, !dbg !6414
  store i64 %residual.0, ptr %23, align 8, !dbg !6414
  %24 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill, i32 0, i32 1, !dbg !6414
  store i64 %residual.1, ptr %24, align 8, !dbg !6414
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !6366, metadata !DIExpression()), !dbg !6415
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h37efcf9edd7c858bE"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.0, i64 %residual.1, ptr align 8 @alloc9746) #8, !dbg !6416
  br label %bb37, !dbg !6416

bb7:                                              ; No predecessors!
  unreachable, !dbg !6404

bb37:                                             ; preds = %bb32, %bb34, %bb26, %bb23, %bb17, %bb8
  ret void, !dbg !6417

bb15:                                             ; preds = %bb6
  %25 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %_22, i32 0, i32 1, !dbg !6413
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %val1, ptr align 8 %25, i64 8, i1 false), !dbg !6413
  %26 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6418
  %_31 = load i16, ptr %26, align 8, !dbg !6418, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !6419
  %27 = load i64, ptr %5, align 8, !dbg !6419
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_30 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h336c2e8c4c3c3b0dE(i64 %27, i16 %_31) #8, !dbg !6419
  store ptr %_30, ptr %p2.dbg.spill, align 8, !dbg !6420
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !6378, metadata !DIExpression()), !dbg !6421
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !6422
  %28 = load i64, ptr %4, align 8, !dbg !6422
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_34 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17hffa1aaccb34f91a0E"(i64 %28) #8, !dbg !6422
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_33 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h6a42fcdf8130a8ccE"(ptr align 4096 %_30, i16 %_34, ptr align 8 @alloc9752) #8, !dbg !6423
  store ptr %_33, ptr %p2_entry, align 8, !dbg !6424
  %_36 = load ptr, ptr %p2_entry, align 8, !dbg !6425, !nonnull !25, !align !1062, !noundef !25
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %29 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17hbf26fff7eaaba555E(ptr align 8 %_36) #8, !dbg !6425
  store i64 %29, ptr %flags, align 8, !dbg !6425
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_38 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h961614b9ab75fbccE(ptr align 8 %flags, i64 1) #8, !dbg !6426
  %_37 = xor i1 %_38, true, !dbg !6427
  br i1 %_37, label %bb23, label %bb24, !dbg !6427

bb17:                                             ; preds = %bb6
  %30 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 0, !dbg !6428
  %residual.02 = load i64, ptr %30, align 8, !dbg !6428, !range !933, !noundef !25
  %31 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 1, !dbg !6428
  %residual.13 = load i64, ptr %31, align 8, !dbg !6428
  %32 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill4, i32 0, i32 0, !dbg !6428
  store i64 %residual.02, ptr %32, align 8, !dbg !6428
  %33 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill4, i32 0, i32 1, !dbg !6428
  store i64 %residual.13, ptr %33, align 8, !dbg !6428
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill4, metadata !6374, metadata !DIExpression()), !dbg !6429
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h37efcf9edd7c858bE"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.02, i64 %residual.13, ptr align 8 @alloc9750) #8, !dbg !6430
  br label %bb37, !dbg !6430

bb16:                                             ; No predecessors!
  unreachable, !dbg !6413

bb24:                                             ; preds = %bb15
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_42 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h961614b9ab75fbccE(ptr align 8 %flags, i64 128) #8, !dbg !6431
  %_41 = xor i1 %_42, true, !dbg !6432
  br i1 %_41, label %bb26, label %bb27, !dbg !6432

bb23:                                             ; preds = %bb15
  store i64 1, ptr %_40, align 8, !dbg !6433
  %34 = getelementptr inbounds { i64, i64 }, ptr %_40, i32 0, i32 0, !dbg !6434
  %35 = load i64, ptr %34, align 8, !dbg !6434, !range !933, !noundef !25
  %36 = getelementptr inbounds { i64, i64 }, ptr %_40, i32 0, i32 1, !dbg !6434
  %37 = load i64, ptr %36, align 8, !dbg !6434
  %38 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>::Err", ptr %0, i32 0, i32 1, !dbg !6434
  %39 = getelementptr inbounds { i64, i64 }, ptr %38, i32 0, i32 0, !dbg !6434
  store i64 %35, ptr %39, align 8, !dbg !6434
  %40 = getelementptr inbounds { i64, i64 }, ptr %38, i32 0, i32 1, !dbg !6434
  store i64 %37, ptr %40, align 8, !dbg !6434
  store i64 1, ptr %0, align 8, !dbg !6434
  br label %bb37, !dbg !6435

bb27:                                             ; preds = %bb24
  %_49 = load ptr, ptr %p2_entry, align 8, !dbg !6437, !nonnull !25, !align !1062, !noundef !25
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_48 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17he4409c5fb1bf4b20E(ptr align 8 %_49) #8, !dbg !6437
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
  call void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17h987aad0e1e08c03fE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>") %_47, i64 %_48) #8, !dbg !6438
  store ptr %p2_entry, ptr %_50, align 8, !dbg !6439
  %41 = load ptr, ptr %_50, align 8, !dbg !6438, !nonnull !25, !align !1062, !noundef !25
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h4c5d63c598da9b91E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::UnmapError>") %_46, ptr %_47, ptr align 8 %41) #8, !dbg !6438
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h126b2aac7b4204edE"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>>") %_45, ptr %_46) #8, !dbg !6438
  %42 = load i64, ptr %_45, align 8, !dbg !6438, !range !3987, !noundef !25
  %43 = icmp eq i64 %42, 3, !dbg !6438
  %_52 = select i1 %43, i64 0, i64 1, !dbg !6438
  %44 = icmp eq i64 %_52, 0, !dbg !6438
  br i1 %44, label %bb32, label %bb34, !dbg !6438

bb26:                                             ; preds = %bb24
  store i64 0, ptr %_44, align 8, !dbg !6440
  %45 = getelementptr inbounds { i64, i64 }, ptr %_44, i32 0, i32 0, !dbg !6441
  %46 = load i64, ptr %45, align 8, !dbg !6441, !range !933, !noundef !25
  %47 = getelementptr inbounds { i64, i64 }, ptr %_44, i32 0, i32 1, !dbg !6441
  %48 = load i64, ptr %47, align 8, !dbg !6441
  %49 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>::Err", ptr %0, i32 0, i32 1, !dbg !6441
  %50 = getelementptr inbounds { i64, i64 }, ptr %49, i32 0, i32 0, !dbg !6441
  store i64 %46, ptr %50, align 8, !dbg !6441
  %51 = getelementptr inbounds { i64, i64 }, ptr %49, i32 0, i32 1, !dbg !6441
  store i64 %48, ptr %51, align 8, !dbg !6441
  store i64 1, ptr %0, align 8, !dbg !6441
  br label %bb37, !dbg !6435

bb32:                                             ; preds = %bb27
  %52 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>>::Continue", ptr %_45, i32 0, i32 1, !dbg !6438
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %frame, ptr align 8 %52, i64 8, i1 false), !dbg !6438
  %53 = load ptr, ptr %p2_entry, align 8, !dbg !6442, !nonnull !25, !align !1062, !noundef !25
; call x86_64::structures::paging::page_table::PageTableEntry::set_unused
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry10set_unused17h374990b0191a3fd6E(ptr align 8 %53) #8, !dbg !6442
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6443
  %54 = load i64, ptr %3, align 8, !dbg !6443
; call x86_64::structures::paging::mapper::MapperFlush<S>::new
  %55 = call i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h45fb15a8ed6006ceE"(i64 %54) #8, !dbg !6443
  store i64 %55, ptr %2, align 8, !dbg !6443
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_57, ptr align 8 %2, i64 8, i1 false), !dbg !6443
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_56, ptr align 8 %frame, i64 8, i1 false), !dbg !6444
  %56 = getelementptr inbounds { %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>" }, ptr %_56, i32 0, i32 1, !dbg !6444
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %56, ptr align 8 %_57, i64 8, i1 false), !dbg !6444
  %57 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !6445
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %57, ptr align 8 %_56, i64 16, i1 false), !dbg !6445
  store i64 0, ptr %0, align 8, !dbg !6445
  br label %bb37, !dbg !6417

bb34:                                             ; preds = %bb27
  %58 = getelementptr inbounds { i64, i64 }, ptr %_45, i32 0, i32 0, !dbg !6446
  %residual.05 = load i64, ptr %58, align 8, !dbg !6446, !range !933, !noundef !25
  %59 = getelementptr inbounds { i64, i64 }, ptr %_45, i32 0, i32 1, !dbg !6446
  %residual.16 = load i64, ptr %59, align 8, !dbg !6446
  %60 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill7, i32 0, i32 0, !dbg !6446
  store i64 %residual.05, ptr %60, align 8, !dbg !6446
  %61 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill7, i32 0, i32 1, !dbg !6446
  store i64 %residual.16, ptr %61, align 8, !dbg !6446
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !6386, metadata !DIExpression()), !dbg !6447
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h37efcf9edd7c858bE"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.05, i64 %residual.16, ptr align 8 @alloc9754) #8, !dbg !6448
  br label %bb37, !dbg !6448

bb33:                                             ; No predecessors!
  unreachable, !dbg !6438
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h7623ac9f411c934aE"(i1 zeroext %0) unnamed_addr #0 !dbg !6449 {
start:
  %_1.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:433:34: 433:39]", align 1
  %1 = alloca { i64, i64 }, align 8
  %err = alloca i8, align 1
  %2 = zext i1 %0 to i8
  store i8 %2, ptr %err, align 1
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !6454, metadata !DIExpression()), !dbg !6455
  call void @llvm.dbg.declare(metadata ptr %err, metadata !6453, metadata !DIExpression()), !dbg !6456
  %3 = load i8, ptr %err, align 1, !dbg !6457, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !6457
  %_3 = zext i1 %4 to i64, !dbg !6457
  %5 = icmp eq i64 %_3, 0, !dbg !6458
  br i1 %5, label %bb3, label %bb1, !dbg !6458

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !6459
  br label %bb4, !dbg !6459

bb1:                                              ; preds = %start
  store i64 0, ptr %1, align 8, !dbg !6460
  br label %bb4, !dbg !6460

bb2:                                              ; No predecessors!
  unreachable, !dbg !6457

bb4:                                              ; preds = %bb3, %bb1
  %6 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6461
  %7 = load i64, ptr %6, align 8, !dbg !6461, !range !933, !noundef !25
  %8 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6461
  %9 = load i64, ptr %8, align 8, !dbg !6461
  %10 = insertvalue { i64, i64 } undef, i64 %7, 0, !dbg !6461
  %11 = insertvalue { i64, i64 } %10, i64 %9, 1, !dbg !6461
  ret { i64, i64 } %11, !dbg !6461
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hbeca959c4240e2d5E"(i1 zeroext %0) unnamed_addr #0 !dbg !6462 {
start:
  %_1.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:440:34: 440:39]", align 1
  %1 = alloca { i64, i64 }, align 8
  %err = alloca i8, align 1
  %2 = zext i1 %0 to i8
  store i8 %2, ptr %err, align 1
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !6467, metadata !DIExpression()), !dbg !6468
  call void @llvm.dbg.declare(metadata ptr %err, metadata !6466, metadata !DIExpression()), !dbg !6469
  %3 = load i8, ptr %err, align 1, !dbg !6470, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !6470
  %_3 = zext i1 %4 to i64, !dbg !6470
  %5 = icmp eq i64 %_3, 0, !dbg !6471
  br i1 %5, label %bb3, label %bb1, !dbg !6471

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !6472
  br label %bb4, !dbg !6472

bb1:                                              ; preds = %start
  store i64 0, ptr %1, align 8, !dbg !6473
  br label %bb4, !dbg !6473

bb2:                                              ; No predecessors!
  unreachable, !dbg !6470

bb4:                                              ; preds = %bb3, %bb1
  %6 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6474
  %7 = load i64, ptr %6, align 8, !dbg !6474, !range !933, !noundef !25
  %8 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6474
  %9 = load i64, ptr %8, align 8, !dbg !6474
  %10 = insertvalue { i64, i64 } undef, i64 %7, 0, !dbg !6474
  %11 = insertvalue { i64, i64 } %10, i64 %9, 1, !dbg !6474
  ret { i64, i64 } %11, !dbg !6474
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17he6faaf493104b847E"(ptr align 8 %0) unnamed_addr #0 !dbg !6475 {
start:
  %_2.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %1 = alloca { i64, i64 }, align 8
  %_1 = alloca ptr, align 8
  store ptr %0, ptr %_1, align 8
  call void @llvm.dbg.declare(metadata ptr %_1, metadata !6479, metadata !DIExpression(DW_OP_deref)), !dbg !6481
  call void @llvm.dbg.declare(metadata ptr %_2.dbg.spill, metadata !6480, metadata !DIExpression()), !dbg !6482
  %_5 = load ptr, ptr %_1, align 8, !dbg !6483, !nonnull !25, !align !1062, !noundef !25
  %_6 = load ptr, ptr %_5, align 8, !dbg !6483, !nonnull !25, !align !1062, !noundef !25
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_3 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17he4409c5fb1bf4b20E(ptr align 8 %_6) #8, !dbg !6483
  %2 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6484
  store i64 %_3, ptr %2, align 8, !dbg !6484
  store i64 2, ptr %1, align 8, !dbg !6484
  %3 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6485
  %4 = load i64, ptr %3, align 8, !dbg !6485, !range !933, !noundef !25
  %5 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6485
  %6 = load i64, ptr %5, align 8, !dbg !6485
  %7 = insertvalue { i64, i64 } undef, i64 %4, 0, !dbg !6485
  %8 = insertvalue { i64, i64 } %7, i64 %6, 1, !dbg !6485
  ret { i64, i64 } %8, !dbg !6485
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::update_flags
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$12update_flags17h99690e2ca314b922E"(ptr sret(%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>") %0, ptr align 8 %self, i64 %1, i64 %flags) unnamed_addr #1 !dbg !6486 {
start:
  %2 = alloca i64, align 8
  %3 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %4 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %5 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p2.dbg.spill = alloca ptr, align 8
  %6 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %7 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %8 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %9 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_34 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>", align 8
  %10 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %1, ptr %10, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %10, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6505, metadata !DIExpression()), !dbg !6514
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6506, metadata !DIExpression()), !dbg !6515
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !6507, metadata !DIExpression()), !dbg !6516
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6517
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6508, metadata !DIExpression()), !dbg !6518
  %_35 = load ptr, ptr %self, align 8, !dbg !6519, !nonnull !25, !align !3858, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %9, ptr align 8 %page, i64 8, i1 false), !dbg !6520
  %11 = load i64, ptr %9, align 8, !dbg !6520
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_9 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17ha1b3fe0fa2a9e46dE"(i64 %11) #8, !dbg !6520
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_7 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hd10b30ea71d4ae3cE"(ptr align 4096 %_35, i16 %_9, ptr align 8 @alloc9756) #8, !dbg !6519
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_5 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h299c39c2ff9410a8E(ptr align 8 %_7) #8, !dbg !6519
  br i1 %_5, label %bb4, label %bb5, !dbg !6519

bb5:                                              ; preds = %start
  %12 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6521
  %_13 = load i16, ptr %12, align 8, !dbg !6521, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %8, ptr align 8 %page, i64 8, i1 false), !dbg !6522
  %13 = load i64, ptr %8, align 8, !dbg !6522
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_12 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h212e2b0b432df875E(i64 %13, i16 %_13) #8, !dbg !6522
  store ptr %_12, ptr %p3.dbg.spill, align 8, !dbg !6523
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6510, metadata !DIExpression()), !dbg !6524
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %7, ptr align 8 %page, i64 8, i1 false), !dbg !6525
  %14 = load i64, ptr %7, align 8, !dbg !6525
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_18 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17hcb4ae85b83fea35dE"(i64 %14) #8, !dbg !6525
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_16 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hd10b30ea71d4ae3cE"(ptr align 4096 %_12, i16 %_18, ptr align 8 @alloc9758) #8, !dbg !6526
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_14 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h299c39c2ff9410a8E(ptr align 8 %_16) #8, !dbg !6526
  br i1 %_14, label %bb10, label %bb11, !dbg !6526

bb4:                                              ; preds = %start
  %15 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6527
  store i8 0, ptr %15, align 1, !dbg !6527
  store i8 1, ptr %0, align 8, !dbg !6527
  br label %bb23, !dbg !6528

bb23:                                             ; preds = %bb17, %bb16, %bb10, %bb4
  ret void, !dbg !6530

bb11:                                             ; preds = %bb5
  %16 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6531
  %_22 = load i16, ptr %16, align 8, !dbg !6531, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %6, ptr align 8 %page, i64 8, i1 false), !dbg !6532
  %17 = load i64, ptr %6, align 8, !dbg !6532
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_21 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h336c2e8c4c3c3b0dE(i64 %17, i16 %_22) #8, !dbg !6532
  store ptr %_21, ptr %p2.dbg.spill, align 8, !dbg !6533
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !6512, metadata !DIExpression()), !dbg !6534
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !6535
  %18 = load i64, ptr %5, align 8, !dbg !6535
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_27 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17hffa1aaccb34f91a0E"(i64 %18) #8, !dbg !6535
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_25 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hd10b30ea71d4ae3cE"(ptr align 4096 %_21, i16 %_27, ptr align 8 @alloc9760) #8, !dbg !6536
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_23 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h299c39c2ff9410a8E(ptr align 8 %_25) #8, !dbg !6536
  br i1 %_23, label %bb16, label %bb17, !dbg !6536

bb10:                                             ; preds = %bb5
  %19 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6537
  store i8 0, ptr %19, align 1, !dbg !6537
  store i8 1, ptr %0, align 8, !dbg !6537
  br label %bb23, !dbg !6538

bb17:                                             ; preds = %bb11
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !6540
  %20 = load i64, ptr %4, align 8, !dbg !6540
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_32 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17hffa1aaccb34f91a0E"(i64 %20) #8, !dbg !6540
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_31 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h6a42fcdf8130a8ccE"(ptr align 4096 %_21, i16 %_32, ptr align 8 @alloc9762) #8, !dbg !6541
; call <x86_64::structures::paging::page_table::PageTableFlags as core::ops::bit::BitOr>::bitor
  %_33 = call i64 @"_ZN96_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h17dad722c7779ddfE"(i64 %flags, i64 128) #8, !dbg !6542
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17h8fb26921e38eb6bdE(ptr align 8 %_31, i64 %_33) #8, !dbg !6541
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6543
  %21 = load i64, ptr %3, align 8, !dbg !6543
; call x86_64::structures::paging::mapper::MapperFlush<S>::new
  %22 = call i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h45fb15a8ed6006ceE"(i64 %21) #8, !dbg !6543
  store i64 %22, ptr %2, align 8, !dbg !6543
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_34, ptr align 8 %2, i64 8, i1 false), !dbg !6543
  %23 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>::Ok", ptr %0, i32 0, i32 1, !dbg !6544
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %23, ptr align 8 %_34, i64 8, i1 false), !dbg !6544
  store i8 0, ptr %0, align 8, !dbg !6544
  br label %bb23, !dbg !6530

bb16:                                             ; preds = %bb11
  %24 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6545
  store i8 0, ptr %24, align 1, !dbg !6545
  store i8 1, ptr %0, align 8, !dbg !6545
  br label %bb23, !dbg !6538
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::set_flags_p4_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$18set_flags_p4_entry17ha6bbdea9b0a460c6E"(ptr align 8 %self, i64 %0, i64 %flags) unnamed_addr #1 !dbg !6546 {
start:
  %p4_entry.dbg.spill = alloca ptr, align 8
  %1 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %2 = alloca i8, align 1
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6550, metadata !DIExpression()), !dbg !6557
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6551, metadata !DIExpression()), !dbg !6558
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !6552, metadata !DIExpression()), !dbg !6559
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6560
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6553, metadata !DIExpression()), !dbg !6561
  %_12 = load ptr, ptr %self, align 8, !dbg !6562, !nonnull !25, !align !3858, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !6563
  %4 = load i64, ptr %1, align 8, !dbg !6563
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_7 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17ha1b3fe0fa2a9e46dE"(i64 %4) #8, !dbg !6563
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_6 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h6a42fcdf8130a8ccE"(ptr align 4096 %_12, i16 %_7, ptr align 8 @alloc9764) #8, !dbg !6562
  store ptr %_6, ptr %p4_entry.dbg.spill, align 8, !dbg !6564
  call void @llvm.dbg.declare(metadata ptr %p4_entry.dbg.spill, metadata !6555, metadata !DIExpression()), !dbg !6565
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_8 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h299c39c2ff9410a8E(ptr align 8 %_6) #8, !dbg !6566
  br i1 %_8, label %bb4, label %bb5, !dbg !6566

bb5:                                              ; preds = %start
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17h8fb26921e38eb6bdE(ptr align 8 %_6, i64 %flags) #8, !dbg !6567
; call x86_64::structures::paging::mapper::MapperFlushAll::new
  call void @_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17hfa78995c592288f6E() #8, !dbg !6568
  store i8 2, ptr %2, align 1, !dbg !6569
  br label %bb8, !dbg !6570

bb4:                                              ; preds = %start
  store i8 0, ptr %2, align 1, !dbg !6571
  br label %bb8, !dbg !6570

bb8:                                              ; preds = %bb5, %bb4
  %5 = load i8, ptr %2, align 1, !dbg !6570, !range !5836, !noundef !25
  ret i8 %5, !dbg !6570
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::set_flags_p3_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$18set_flags_p3_entry17h5991ede62a725e6bE"(ptr align 8 %self, i64 %0, i64 %flags) unnamed_addr #1 !dbg !6572 {
start:
  %p3_entry.dbg.spill = alloca ptr, align 8
  %1 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %3 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %4 = alloca i8, align 1
  %5 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %5, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %5, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6574, metadata !DIExpression()), !dbg !6583
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6575, metadata !DIExpression()), !dbg !6584
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !6576, metadata !DIExpression()), !dbg !6585
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6586
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6577, metadata !DIExpression()), !dbg !6587
  %_20 = load ptr, ptr %self, align 8, !dbg !6588, !nonnull !25, !align !3858, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6589
  %6 = load i64, ptr %3, align 8, !dbg !6589
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_9 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17ha1b3fe0fa2a9e46dE"(i64 %6) #8, !dbg !6589
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_7 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hd10b30ea71d4ae3cE"(ptr align 4096 %_20, i16 %_9, ptr align 8 @alloc9766) #8, !dbg !6588
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_5 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h299c39c2ff9410a8E(ptr align 8 %_7) #8, !dbg !6588
  br i1 %_5, label %bb4, label %bb5, !dbg !6588

bb5:                                              ; preds = %start
  %7 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6590
  %_12 = load i16, ptr %7, align 8, !dbg !6590, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !6591
  %8 = load i64, ptr %2, align 8, !dbg !6591
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_11 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h212e2b0b432df875E(i64 %8, i16 %_12) #8, !dbg !6591
  store ptr %_11, ptr %p3.dbg.spill, align 8, !dbg !6592
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6579, metadata !DIExpression()), !dbg !6593
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !6594
  %9 = load i64, ptr %1, align 8, !dbg !6594
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_15 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17hcb4ae85b83fea35dE"(i64 %9) #8, !dbg !6594
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_14 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h6a42fcdf8130a8ccE"(ptr align 4096 %_11, i16 %_15, ptr align 8 @alloc9768) #8, !dbg !6595
  store ptr %_14, ptr %p3_entry.dbg.spill, align 8, !dbg !6596
  call void @llvm.dbg.declare(metadata ptr %p3_entry.dbg.spill, metadata !6581, metadata !DIExpression()), !dbg !6597
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_16 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h299c39c2ff9410a8E(ptr align 8 %_14) #8, !dbg !6598
  br i1 %_16, label %bb10, label %bb11, !dbg !6598

bb4:                                              ; preds = %start
  store i8 0, ptr %4, align 1, !dbg !6599
  br label %bb14, !dbg !6600

bb14:                                             ; preds = %bb11, %bb10, %bb4
  %10 = load i8, ptr %4, align 1, !dbg !6602, !range !5836, !noundef !25
  ret i8 %10, !dbg !6602

bb11:                                             ; preds = %bb5
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17h8fb26921e38eb6bdE(ptr align 8 %_14, i64 %flags) #8, !dbg !6603
; call x86_64::structures::paging::mapper::MapperFlushAll::new
  call void @_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17hfa78995c592288f6E() #8, !dbg !6604
  store i8 2, ptr %4, align 1, !dbg !6605
  br label %bb14, !dbg !6602

bb10:                                             ; preds = %bb5
  store i8 0, ptr %4, align 1, !dbg !6606
  br label %bb14, !dbg !6600
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::set_flags_p2_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$18set_flags_p2_entry17h7df66c99f9bd3a79E"(ptr align 8 %self, i64 %0, i64 %_flags) unnamed_addr #1 !dbg !6607 {
start:
  %_flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %1 = alloca i64, align 8
  %_page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_page, ptr align 8 %1, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6609, metadata !DIExpression()), !dbg !6612
  call void @llvm.dbg.declare(metadata ptr %_page, metadata !6610, metadata !DIExpression()), !dbg !6613
  store i64 %_flags, ptr %_flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %_flags.dbg.spill, metadata !6611, metadata !DIExpression()), !dbg !6614
  ret i8 1, !dbg !6615
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::translate_page
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$14translate_page17h360dfcf88a5e8600E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::TranslateError>") %0, ptr align 8 %self, i64 %1) unnamed_addr #1 !dbg !6616 {
start:
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p2.dbg.spill = alloca ptr, align 8
  %3 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p3_entry.dbg.spill = alloca ptr, align 8
  %4 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %5 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %6 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_28 = alloca ptr, align 8
  %_26 = alloca %"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>", align 8
  %_25 = alloca { i64, i64 }, align 8
  %p2_entry = alloca ptr, align 8
  %_17 = alloca { i64, i64 }, align 8
  %_9 = alloca { i64, i64 }, align 8
  %7 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %1, ptr %7, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %7, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6620, metadata !DIExpression()), !dbg !6632
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6621, metadata !DIExpression()), !dbg !6633
  call void @llvm.dbg.declare(metadata ptr %p2_entry, metadata !6630, metadata !DIExpression()), !dbg !6634
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6635
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6622, metadata !DIExpression()), !dbg !6636
  %_30 = load ptr, ptr %self, align 8, !dbg !6637, !nonnull !25, !align !3858, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %6, ptr align 8 %page, i64 8, i1 false), !dbg !6638
  %8 = load i64, ptr %6, align 8, !dbg !6638
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_8 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17ha1b3fe0fa2a9e46dE"(i64 %8) #8, !dbg !6638
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_6 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hd10b30ea71d4ae3cE"(ptr align 4096 %_30, i16 %_8, ptr align 8 @alloc9770) #8, !dbg !6637
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_4 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h299c39c2ff9410a8E(ptr align 8 %_6) #8, !dbg !6637
  br i1 %_4, label %bb4, label %bb5, !dbg !6637

bb5:                                              ; preds = %start
  %9 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6639
  %_12 = load i16, ptr %9, align 8, !dbg !6639, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !6640
  %10 = load i64, ptr %5, align 8, !dbg !6640
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_11 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h212e2b0b432df875E(i64 %10, i16 %_12) #8, !dbg !6640
  store ptr %_11, ptr %p3.dbg.spill, align 8, !dbg !6641
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6624, metadata !DIExpression()), !dbg !6642
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !6643
  %11 = load i64, ptr %4, align 8, !dbg !6643
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_15 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17hcb4ae85b83fea35dE"(i64 %11) #8, !dbg !6643
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_14 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hd10b30ea71d4ae3cE"(ptr align 4096 %_11, i16 %_15, ptr align 8 @alloc9772) #8, !dbg !6644
  store ptr %_14, ptr %p3_entry.dbg.spill, align 8, !dbg !6645
  call void @llvm.dbg.declare(metadata ptr %p3_entry.dbg.spill, metadata !6626, metadata !DIExpression()), !dbg !6646
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_16 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h299c39c2ff9410a8E(ptr align 8 %_14) #8, !dbg !6647
  br i1 %_16, label %bb10, label %bb11, !dbg !6647

bb4:                                              ; preds = %start
  store i64 0, ptr %_9, align 8, !dbg !6648
  %12 = getelementptr inbounds { i64, i64 }, ptr %_9, i32 0, i32 0, !dbg !6649
  %13 = load i64, ptr %12, align 8, !dbg !6649, !range !933, !noundef !25
  %14 = getelementptr inbounds { i64, i64 }, ptr %_9, i32 0, i32 1, !dbg !6649
  %15 = load i64, ptr %14, align 8, !dbg !6649
  %16 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !6649
  store i64 %13, ptr %16, align 8, !dbg !6649
  %17 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !6649
  store i64 %15, ptr %17, align 8, !dbg !6649
  br label %bb20, !dbg !6650

bb20:                                             ; preds = %bb17, %bb16, %bb10, %bb4
  ret void, !dbg !6652

bb11:                                             ; preds = %bb5
  %18 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6653
  %_20 = load i16, ptr %18, align 8, !dbg !6653, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6654
  %19 = load i64, ptr %3, align 8, !dbg !6654
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_19 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h336c2e8c4c3c3b0dE(i64 %19, i16 %_20) #8, !dbg !6654
  store ptr %_19, ptr %p2.dbg.spill, align 8, !dbg !6655
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !6628, metadata !DIExpression()), !dbg !6656
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !6657
  %20 = load i64, ptr %2, align 8, !dbg !6657
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_23 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17hffa1aaccb34f91a0E"(i64 %20) #8, !dbg !6657
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_22 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hd10b30ea71d4ae3cE"(ptr align 4096 %_19, i16 %_23, ptr align 8 @alloc9774) #8, !dbg !6658
  store ptr %_22, ptr %p2_entry, align 8, !dbg !6659
  %21 = load ptr, ptr %p2_entry, align 8, !dbg !6660, !nonnull !25, !align !1062, !noundef !25
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_24 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h299c39c2ff9410a8E(ptr align 8 %21) #8, !dbg !6660
  br i1 %_24, label %bb16, label %bb17, !dbg !6660

bb10:                                             ; preds = %bb5
  store i64 0, ptr %_17, align 8, !dbg !6661
  %22 = getelementptr inbounds { i64, i64 }, ptr %_17, i32 0, i32 0, !dbg !6662
  %23 = load i64, ptr %22, align 8, !dbg !6662, !range !933, !noundef !25
  %24 = getelementptr inbounds { i64, i64 }, ptr %_17, i32 0, i32 1, !dbg !6662
  %25 = load i64, ptr %24, align 8, !dbg !6662
  %26 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !6662
  store i64 %23, ptr %26, align 8, !dbg !6662
  %27 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !6662
  store i64 %25, ptr %27, align 8, !dbg !6662
  br label %bb20, !dbg !6663

bb17:                                             ; preds = %bb11
  %28 = load ptr, ptr %p2_entry, align 8, !dbg !6665, !nonnull !25, !align !1062, !noundef !25
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_27 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17he4409c5fb1bf4b20E(ptr align 8 %28) #8, !dbg !6665
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
  call void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17h987aad0e1e08c03fE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::page::AddressNotAligned>") %_26, i64 %_27) #8, !dbg !6666
  store ptr %p2_entry, ptr %_28, align 8, !dbg !6667
  %29 = load ptr, ptr %_28, align 8, !dbg !6666, !nonnull !25, !align !1062, !noundef !25
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h020edd1ba97f0dd4E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>, structures::paging::mapper::TranslateError>") %0, ptr %_26, ptr align 8 %29) #8, !dbg !6666
  br label %bb20, !dbg !6666

bb16:                                             ; preds = %bb11
  store i64 0, ptr %_25, align 8, !dbg !6668
  %30 = getelementptr inbounds { i64, i64 }, ptr %_25, i32 0, i32 0, !dbg !6669
  %31 = load i64, ptr %30, align 8, !dbg !6669, !range !933, !noundef !25
  %32 = getelementptr inbounds { i64, i64 }, ptr %_25, i32 0, i32 1, !dbg !6669
  %33 = load i64, ptr %32, align 8, !dbg !6669
  %34 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !6669
  store i64 %31, ptr %34, align 8, !dbg !6669
  %35 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !6669
  store i64 %33, ptr %35, align 8, !dbg !6669
  br label %bb20, !dbg !6663
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size2MiB>>::translate_page::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17hb7a8ccf15482354fE"(ptr align 8 %0) unnamed_addr #0 !dbg !6670 {
start:
  %_2.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %1 = alloca { i64, i64 }, align 8
  %_1 = alloca ptr, align 8
  store ptr %0, ptr %_1, align 8
  call void @llvm.dbg.declare(metadata ptr %_1, metadata !6674, metadata !DIExpression(DW_OP_deref)), !dbg !6676
  call void @llvm.dbg.declare(metadata ptr %_2.dbg.spill, metadata !6675, metadata !DIExpression()), !dbg !6677
  %_4 = load ptr, ptr %_1, align 8, !dbg !6678, !nonnull !25, !align !1062, !noundef !25
  %_5 = load ptr, ptr %_4, align 8, !dbg !6678, !nonnull !25, !align !1062, !noundef !25
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_3 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17he4409c5fb1bf4b20E(ptr align 8 %_5) #8, !dbg !6678
  %2 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6679
  store i64 %_3, ptr %2, align 8, !dbg !6679
  store i64 2, ptr %1, align 8, !dbg !6679
  %3 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6680
  %4 = load i64, ptr %3, align 8, !dbg !6680, !range !933, !noundef !25
  %5 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6680
  %6 = load i64, ptr %5, align 8, !dbg !6680
  %7 = insertvalue { i64, i64 } undef, i64 %4, 0, !dbg !6680
  %8 = insertvalue { i64, i64 } %7, i64 %6, 1, !dbg !6680
  ret { i64, i64 } %8, !dbg !6680
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap17he735b8bfab505eebE"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>") %0, ptr align 8 %self, i64 %1) unnamed_addr #1 !dbg !6681 {
start:
  %2 = alloca i64, align 8
  %3 = alloca %"structures::paging::page::Page", align 8
  %residual.dbg.spill11 = alloca { i64, i64 }, align 8
  %p1_entry.dbg.spill = alloca ptr, align 8
  %4 = alloca %"structures::paging::page::Page", align 8
  %p1.dbg.spill = alloca ptr, align 8
  %5 = alloca %"structures::paging::page::Page", align 8
  %residual.dbg.spill8 = alloca { i64, i64 }, align 8
  %p2_entry.dbg.spill = alloca ptr, align 8
  %6 = alloca %"structures::paging::page::Page", align 8
  %p2.dbg.spill = alloca ptr, align 8
  %7 = alloca %"structures::paging::page::Page", align 8
  %residual.dbg.spill5 = alloca { i64, i64 }, align 8
  %p3_entry.dbg.spill = alloca ptr, align 8
  %8 = alloca %"structures::paging::page::Page", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %9 = alloca %"structures::paging::page::Page", align 8
  %residual.dbg.spill = alloca { i64, i64 }, align 8
  %p4_entry.dbg.spill = alloca ptr, align 8
  %10 = alloca %"structures::paging::page::Page", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_59 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>", align 8
  %_58 = alloca { %"structures::paging::frame::PhysFrame", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>" }, align 8
  %frame = alloca %"structures::paging::frame::PhysFrame", align 8
  %_51 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>", align 8
  %_50 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>", align 8
  %_49 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>", align 8
  %val2 = alloca %"structures::paging::frame::PhysFrame", align 8
  %_38 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>", align 8
  %_37 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>", align 8
  %_36 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>", align 8
  %val1 = alloca %"structures::paging::frame::PhysFrame", align 8
  %_24 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>", align 8
  %_23 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>", align 8
  %_22 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>", align 8
  %val = alloca %"structures::paging::frame::PhysFrame", align 8
  %_10 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>", align 8
  %_9 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>", align 8
  %_8 = alloca %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>", align 8
  %11 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %1, ptr %11, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %11, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6685, metadata !DIExpression()), !dbg !6721
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6686, metadata !DIExpression()), !dbg !6722
  call void @llvm.dbg.declare(metadata ptr %val, metadata !6693, metadata !DIExpression()), !dbg !6723
  call void @llvm.dbg.declare(metadata ptr %val1, metadata !6701, metadata !DIExpression()), !dbg !6724
  call void @llvm.dbg.declare(metadata ptr %val2, metadata !6709, metadata !DIExpression()), !dbg !6725
  call void @llvm.dbg.declare(metadata ptr %frame, metadata !6715, metadata !DIExpression()), !dbg !6726
  call void @llvm.dbg.declare(metadata ptr %frame, metadata !6719, metadata !DIExpression()), !dbg !6727
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6728
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6687, metadata !DIExpression()), !dbg !6729
  %_60 = load ptr, ptr %self, align 8, !dbg !6730, !nonnull !25, !align !3858, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %10, ptr align 8 %page, i64 8, i1 false), !dbg !6731
  %12 = load i64, ptr %10, align 8, !dbg !6731
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_7 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h2378ffad5a9f945cE"(i64 %12) #8, !dbg !6731
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_5 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hd10b30ea71d4ae3cE"(ptr align 4096 %_60, i16 %_7, ptr align 8 @alloc9776) #8, !dbg !6730
  store ptr %_5, ptr %p4_entry.dbg.spill, align 8, !dbg !6732
  call void @llvm.dbg.declare(metadata ptr %p4_entry.dbg.spill, metadata !6689, metadata !DIExpression()), !dbg !6733
; call x86_64::structures::paging::page_table::PageTableEntry::frame
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17heed0719e1202e6c0E(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") %_10, ptr align 8 %_5) #8, !dbg !6734
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hb153ca74707d5e39E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %_9, ptr %_10) #8, !dbg !6734
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h15c294f2f45bd922E"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") %_8, ptr %_9) #8, !dbg !6734
  %13 = load i64, ptr %_8, align 8, !dbg !6734, !range !3987, !noundef !25
  %14 = icmp eq i64 %13, 3, !dbg !6734
  %_12 = select i1 %14, i64 0, i64 1, !dbg !6734
  %15 = icmp eq i64 %_12, 0, !dbg !6734
  br i1 %15, label %bb6, label %bb8, !dbg !6734

bb6:                                              ; preds = %start
  %16 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %_8, i32 0, i32 1, !dbg !6734
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %val, ptr align 8 %16, i64 8, i1 false), !dbg !6734
  %17 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6735
  %_17 = load i16, ptr %17, align 8, !dbg !6735, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %9, ptr align 8 %page, i64 8, i1 false), !dbg !6736
  %18 = load i64, ptr %9, align 8, !dbg !6736
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_16 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h72c97573a7f17464E(i64 %18, i16 %_17) #8, !dbg !6736
  store ptr %_16, ptr %p3.dbg.spill, align 8, !dbg !6737
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6695, metadata !DIExpression()), !dbg !6738
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %8, ptr align 8 %page, i64 8, i1 false), !dbg !6739
  %19 = load i64, ptr %8, align 8, !dbg !6739
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_21 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17hb643843bc105a532E"(i64 %19) #8, !dbg !6739
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_19 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hd10b30ea71d4ae3cE"(ptr align 4096 %_16, i16 %_21, ptr align 8 @alloc9780) #8, !dbg !6740
  store ptr %_19, ptr %p3_entry.dbg.spill, align 8, !dbg !6741
  call void @llvm.dbg.declare(metadata ptr %p3_entry.dbg.spill, metadata !6697, metadata !DIExpression()), !dbg !6742
; call x86_64::structures::paging::page_table::PageTableEntry::frame
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17heed0719e1202e6c0E(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") %_24, ptr align 8 %_19) #8, !dbg !6743
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h5e97b3d6ca2bfcedE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %_23, ptr %_24) #8, !dbg !6743
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h15c294f2f45bd922E"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") %_22, ptr %_23) #8, !dbg !6743
  %20 = load i64, ptr %_22, align 8, !dbg !6743, !range !3987, !noundef !25
  %21 = icmp eq i64 %20, 3, !dbg !6743
  %_26 = select i1 %21, i64 0, i64 1, !dbg !6743
  %22 = icmp eq i64 %_26, 0, !dbg !6743
  br i1 %22, label %bb15, label %bb17, !dbg !6743

bb8:                                              ; preds = %start
  %23 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 0, !dbg !6744
  %residual.0 = load i64, ptr %23, align 8, !dbg !6744, !range !933, !noundef !25
  %24 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 1, !dbg !6744
  %residual.1 = load i64, ptr %24, align 8, !dbg !6744
  %25 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill, i32 0, i32 0, !dbg !6744
  store i64 %residual.0, ptr %25, align 8, !dbg !6744
  %26 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill, i32 0, i32 1, !dbg !6744
  store i64 %residual.1, ptr %26, align 8, !dbg !6744
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !6691, metadata !DIExpression()), !dbg !6745
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hc067a4b5fa0d571dE"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.0, i64 %residual.1, ptr align 8 @alloc9778) #8, !dbg !6746
  br label %bb38, !dbg !6746

bb7:                                              ; No predecessors!
  unreachable, !dbg !6734

bb38:                                             ; preds = %bb33, %bb35, %bb26, %bb17, %bb8
  ret void, !dbg !6747

bb15:                                             ; preds = %bb6
  %27 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %_22, i32 0, i32 1, !dbg !6743
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %val1, ptr align 8 %27, i64 8, i1 false), !dbg !6743
  %28 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6748
  %_31 = load i16, ptr %28, align 8, !dbg !6748, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %7, ptr align 8 %page, i64 8, i1 false), !dbg !6749
  %29 = load i64, ptr %7, align 8, !dbg !6749
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_30 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h692c119c2d3a4ca4E(i64 %29, i16 %_31) #8, !dbg !6749
  store ptr %_30, ptr %p2.dbg.spill, align 8, !dbg !6750
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !6703, metadata !DIExpression()), !dbg !6751
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %6, ptr align 8 %page, i64 8, i1 false), !dbg !6752
  %30 = load i64, ptr %6, align 8, !dbg !6752
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_35 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h39364741a5ae98e8E"(i64 %30) #8, !dbg !6752
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_33 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hd10b30ea71d4ae3cE"(ptr align 4096 %_30, i16 %_35, ptr align 8 @alloc9784) #8, !dbg !6753
  store ptr %_33, ptr %p2_entry.dbg.spill, align 8, !dbg !6754
  call void @llvm.dbg.declare(metadata ptr %p2_entry.dbg.spill, metadata !6705, metadata !DIExpression()), !dbg !6755
; call x86_64::structures::paging::page_table::PageTableEntry::frame
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17heed0719e1202e6c0E(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") %_38, ptr align 8 %_33) #8, !dbg !6756
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h3a46efe4233d1da0E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %_37, ptr %_38) #8, !dbg !6756
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h15c294f2f45bd922E"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") %_36, ptr %_37) #8, !dbg !6756
  %31 = load i64, ptr %_36, align 8, !dbg !6756, !range !3987, !noundef !25
  %32 = icmp eq i64 %31, 3, !dbg !6756
  %_40 = select i1 %32, i64 0, i64 1, !dbg !6756
  %33 = icmp eq i64 %_40, 0, !dbg !6756
  br i1 %33, label %bb24, label %bb26, !dbg !6756

bb17:                                             ; preds = %bb6
  %34 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 0, !dbg !6757
  %residual.03 = load i64, ptr %34, align 8, !dbg !6757, !range !933, !noundef !25
  %35 = getelementptr inbounds { i64, i64 }, ptr %_22, i32 0, i32 1, !dbg !6757
  %residual.14 = load i64, ptr %35, align 8, !dbg !6757
  %36 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill5, i32 0, i32 0, !dbg !6757
  store i64 %residual.03, ptr %36, align 8, !dbg !6757
  %37 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill5, i32 0, i32 1, !dbg !6757
  store i64 %residual.14, ptr %37, align 8, !dbg !6757
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !6699, metadata !DIExpression()), !dbg !6758
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hc067a4b5fa0d571dE"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.03, i64 %residual.14, ptr align 8 @alloc9782) #8, !dbg !6759
  br label %bb38, !dbg !6759

bb16:                                             ; No predecessors!
  unreachable, !dbg !6743

bb24:                                             ; preds = %bb15
  %38 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %_36, i32 0, i32 1, !dbg !6756
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %val2, ptr align 8 %38, i64 8, i1 false), !dbg !6756
  %39 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6760
  %_45 = load i16, ptr %39, align 8, !dbg !6760, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !6761
  %40 = load i64, ptr %5, align 8, !dbg !6761
; call x86_64::structures::paging::mapper::recursive_page_table::p1_ptr
  %_44 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p1_ptr17he7d93dec93fab7b3E(i64 %40, i16 %_45) #8, !dbg !6761
  store ptr %_44, ptr %p1.dbg.spill, align 8, !dbg !6762
  call void @llvm.dbg.declare(metadata ptr %p1.dbg.spill, metadata !6711, metadata !DIExpression()), !dbg !6763
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !6764
  %41 = load i64, ptr %4, align 8, !dbg !6764
; call x86_64::structures::paging::page::Page::p1_index
  %_48 = call i16 @_ZN6x86_6410structures6paging4page4Page8p1_index17hf024c0b100813d97E(i64 %41) #8, !dbg !6764
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_47 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h6a42fcdf8130a8ccE"(ptr align 4096 %_44, i16 %_48, ptr align 8 @alloc9788) #8, !dbg !6765
  store ptr %_47, ptr %p1_entry.dbg.spill, align 8, !dbg !6766
  call void @llvm.dbg.declare(metadata ptr %p1_entry.dbg.spill, metadata !6713, metadata !DIExpression()), !dbg !6767
; call x86_64::structures::paging::page_table::PageTableEntry::frame
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17heed0719e1202e6c0E(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") %_51, ptr align 8 %_47) #8, !dbg !6768
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hc48dbb2772181637E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::UnmapError>") %_50, ptr %_51) #8, !dbg !6768
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  call void @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h15c294f2f45bd922E"(ptr sret(%"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>") %_49, ptr %_50) #8, !dbg !6768
  %42 = load i64, ptr %_49, align 8, !dbg !6768, !range !3987, !noundef !25
  %43 = icmp eq i64 %42, 3, !dbg !6768
  %_54 = select i1 %43, i64 0, i64 1, !dbg !6768
  %44 = icmp eq i64 %_54, 0, !dbg !6768
  br i1 %44, label %bb33, label %bb35, !dbg !6768

bb26:                                             ; preds = %bb15
  %45 = getelementptr inbounds { i64, i64 }, ptr %_36, i32 0, i32 0, !dbg !6769
  %residual.06 = load i64, ptr %45, align 8, !dbg !6769, !range !933, !noundef !25
  %46 = getelementptr inbounds { i64, i64 }, ptr %_36, i32 0, i32 1, !dbg !6769
  %residual.17 = load i64, ptr %46, align 8, !dbg !6769
  %47 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill8, i32 0, i32 0, !dbg !6769
  store i64 %residual.06, ptr %47, align 8, !dbg !6769
  %48 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill8, i32 0, i32 1, !dbg !6769
  store i64 %residual.17, ptr %48, align 8, !dbg !6769
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill8, metadata !6707, metadata !DIExpression()), !dbg !6770
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hc067a4b5fa0d571dE"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.06, i64 %residual.17, ptr align 8 @alloc9786) #8, !dbg !6771
  br label %bb38, !dbg !6771

bb25:                                             ; No predecessors!
  unreachable, !dbg !6756

bb33:                                             ; preds = %bb24
  %49 = getelementptr inbounds %"core::ops::control_flow::ControlFlow<core::result::Result<core::convert::Infallible, structures::paging::mapper::UnmapError>, structures::paging::frame::PhysFrame>::Continue", ptr %_49, i32 0, i32 1, !dbg !6768
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %frame, ptr align 8 %49, i64 8, i1 false), !dbg !6768
; call x86_64::structures::paging::page_table::PageTableEntry::set_unused
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry10set_unused17h374990b0191a3fd6E(ptr align 8 %_47) #8, !dbg !6772
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6773
  %50 = load i64, ptr %3, align 8, !dbg !6773
; call x86_64::structures::paging::mapper::MapperFlush<S>::new
  %51 = call i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h9dd4a15f34bfb265E"(i64 %50) #8, !dbg !6773
  store i64 %51, ptr %2, align 8, !dbg !6773
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_59, ptr align 8 %2, i64 8, i1 false), !dbg !6773
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_58, ptr align 8 %frame, i64 8, i1 false), !dbg !6774
  %52 = getelementptr inbounds { %"structures::paging::frame::PhysFrame", %"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>" }, ptr %_58, i32 0, i32 1, !dbg !6774
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %52, ptr align 8 %_59, i64 8, i1 false), !dbg !6774
  %53 = getelementptr inbounds %"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>::Ok", ptr %0, i32 0, i32 1, !dbg !6775
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %53, ptr align 8 %_58, i64 16, i1 false), !dbg !6775
  store i64 0, ptr %0, align 8, !dbg !6775
  br label %bb38, !dbg !6747

bb35:                                             ; preds = %bb24
  %54 = getelementptr inbounds { i64, i64 }, ptr %_49, i32 0, i32 0, !dbg !6776
  %residual.09 = load i64, ptr %54, align 8, !dbg !6776, !range !933, !noundef !25
  %55 = getelementptr inbounds { i64, i64 }, ptr %_49, i32 0, i32 1, !dbg !6776
  %residual.110 = load i64, ptr %55, align 8, !dbg !6776
  %56 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill11, i32 0, i32 0, !dbg !6776
  store i64 %residual.09, ptr %56, align 8, !dbg !6776
  %57 = getelementptr inbounds { i64, i64 }, ptr %residual.dbg.spill11, i32 0, i32 1, !dbg !6776
  store i64 %residual.110, ptr %57, align 8, !dbg !6776
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !6717, metadata !DIExpression()), !dbg !6777
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  call void @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hc067a4b5fa0d571dE"(ptr sret(%"core::result::Result<(structures::paging::frame::PhysFrame, structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>), structures::paging::mapper::UnmapError>") %0, i64 %residual.09, i64 %residual.110, ptr align 8 @alloc9790) #8, !dbg !6778
  br label %bb38, !dbg !6778

bb34:                                             ; No predecessors!
  unreachable, !dbg !6768
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h68b58814c8ff7d31E"(i1 zeroext %0) unnamed_addr #0 !dbg !6779 {
start:
  %_1.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:588:34: 588:39]", align 1
  %1 = alloca { i64, i64 }, align 8
  %err = alloca i8, align 1
  %2 = zext i1 %0 to i8
  store i8 %2, ptr %err, align 1
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !6784, metadata !DIExpression()), !dbg !6785
  call void @llvm.dbg.declare(metadata ptr %err, metadata !6783, metadata !DIExpression()), !dbg !6786
  %3 = load i8, ptr %err, align 1, !dbg !6787, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !6787
  %_3 = zext i1 %4 to i64, !dbg !6787
  %5 = icmp eq i64 %_3, 0, !dbg !6788
  br i1 %5, label %bb3, label %bb1, !dbg !6788

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !6789
  br label %bb4, !dbg !6789

bb1:                                              ; preds = %start
  store i64 0, ptr %1, align 8, !dbg !6790
  br label %bb4, !dbg !6790

bb2:                                              ; No predecessors!
  unreachable, !dbg !6787

bb4:                                              ; preds = %bb3, %bb1
  %6 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6791
  %7 = load i64, ptr %6, align 8, !dbg !6791, !range !933, !noundef !25
  %8 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6791
  %9 = load i64, ptr %8, align 8, !dbg !6791
  %10 = insertvalue { i64, i64 } undef, i64 %7, 0, !dbg !6791
  %11 = insertvalue { i64, i64 } %10, i64 %9, 1, !dbg !6791
  ret { i64, i64 } %11, !dbg !6791
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17haa4b84c2856cc695E"(i1 zeroext %0) unnamed_addr #0 !dbg !6792 {
start:
  %_1.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:595:34: 595:39]", align 1
  %1 = alloca { i64, i64 }, align 8
  %err = alloca i8, align 1
  %2 = zext i1 %0 to i8
  store i8 %2, ptr %err, align 1
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !6797, metadata !DIExpression()), !dbg !6798
  call void @llvm.dbg.declare(metadata ptr %err, metadata !6796, metadata !DIExpression()), !dbg !6799
  %3 = load i8, ptr %err, align 1, !dbg !6800, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !6800
  %_3 = zext i1 %4 to i64, !dbg !6800
  %5 = icmp eq i64 %_3, 0, !dbg !6801
  br i1 %5, label %bb3, label %bb1, !dbg !6801

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !6802
  br label %bb4, !dbg !6802

bb1:                                              ; preds = %start
  store i64 0, ptr %1, align 8, !dbg !6803
  br label %bb4, !dbg !6803

bb2:                                              ; No predecessors!
  unreachable, !dbg !6800

bb4:                                              ; preds = %bb3, %bb1
  %6 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6804
  %7 = load i64, ptr %6, align 8, !dbg !6804, !range !933, !noundef !25
  %8 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6804
  %9 = load i64, ptr %8, align 8, !dbg !6804
  %10 = insertvalue { i64, i64 } undef, i64 %7, 0, !dbg !6804
  %11 = insertvalue { i64, i64 } %10, i64 %9, 1, !dbg !6804
  ret { i64, i64 } %11, !dbg !6804
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h0c071e6e8d8c23b8E"(i1 zeroext %0) unnamed_addr #0 !dbg !6805 {
start:
  %_1.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:602:34: 602:39]", align 1
  %1 = alloca { i64, i64 }, align 8
  %err = alloca i8, align 1
  %2 = zext i1 %0 to i8
  store i8 %2, ptr %err, align 1
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !6810, metadata !DIExpression()), !dbg !6811
  call void @llvm.dbg.declare(metadata ptr %err, metadata !6809, metadata !DIExpression()), !dbg !6812
  %3 = load i8, ptr %err, align 1, !dbg !6813, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !6813
  %_3 = zext i1 %4 to i64, !dbg !6813
  %5 = icmp eq i64 %_3, 0, !dbg !6814
  br i1 %5, label %bb3, label %bb1, !dbg !6814

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !6815
  br label %bb4, !dbg !6815

bb1:                                              ; preds = %start
  store i64 0, ptr %1, align 8, !dbg !6816
  br label %bb4, !dbg !6816

bb2:                                              ; No predecessors!
  unreachable, !dbg !6813

bb4:                                              ; preds = %bb3, %bb1
  %6 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6817
  %7 = load i64, ptr %6, align 8, !dbg !6817, !range !933, !noundef !25
  %8 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6817
  %9 = load i64, ptr %8, align 8, !dbg !6817
  %10 = insertvalue { i64, i64 } undef, i64 %7, 0, !dbg !6817
  %11 = insertvalue { i64, i64 } %10, i64 %9, 1, !dbg !6817
  ret { i64, i64 } %11, !dbg !6817
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::unmap::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hbacf721ef933b0d1E"(i1 zeroext %0) unnamed_addr #0 !dbg !6818 {
start:
  %_1.dbg.spill = alloca %"[closure@/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10/src/structures/paging/mapper/recursive_page_table.rs:610:46: 610:51]", align 1
  %1 = alloca { i64, i64 }, align 8
  %err = alloca i8, align 1
  %2 = zext i1 %0 to i8
  store i8 %2, ptr %err, align 1
  call void @llvm.dbg.declare(metadata ptr %_1.dbg.spill, metadata !6823, metadata !DIExpression()), !dbg !6824
  call void @llvm.dbg.declare(metadata ptr %err, metadata !6822, metadata !DIExpression()), !dbg !6825
  %3 = load i8, ptr %err, align 1, !dbg !6826, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !6826
  %_3 = zext i1 %4 to i64, !dbg !6826
  %5 = icmp eq i64 %_3, 0, !dbg !6827
  br i1 %5, label %bb3, label %bb1, !dbg !6827

bb3:                                              ; preds = %start
  store i64 1, ptr %1, align 8, !dbg !6828
  br label %bb4, !dbg !6828

bb1:                                              ; preds = %start
  store i64 0, ptr %1, align 8, !dbg !6829
  br label %bb4, !dbg !6829

bb2:                                              ; No predecessors!
  unreachable, !dbg !6826

bb4:                                              ; preds = %bb3, %bb1
  %6 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !6830
  %7 = load i64, ptr %6, align 8, !dbg !6830, !range !933, !noundef !25
  %8 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !6830
  %9 = load i64, ptr %8, align 8, !dbg !6830
  %10 = insertvalue { i64, i64 } undef, i64 %7, 0, !dbg !6830
  %11 = insertvalue { i64, i64 } %10, i64 %9, 1, !dbg !6830
  ret { i64, i64 } %11, !dbg !6830
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::update_flags
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$12update_flags17h9db12adf4f7d897aE"(ptr sret(%"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>") %0, ptr align 8 %self, i64 %1, i64 %flags) unnamed_addr #1 !dbg !6831 {
start:
  %2 = alloca i64, align 8
  %3 = alloca %"structures::paging::page::Page", align 8
  %4 = alloca %"structures::paging::page::Page", align 8
  %5 = alloca %"structures::paging::page::Page", align 8
  %p1.dbg.spill = alloca ptr, align 8
  %6 = alloca %"structures::paging::page::Page", align 8
  %7 = alloca %"structures::paging::page::Page", align 8
  %p2.dbg.spill = alloca ptr, align 8
  %8 = alloca %"structures::paging::page::Page", align 8
  %9 = alloca %"structures::paging::page::Page", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %10 = alloca %"structures::paging::page::Page", align 8
  %11 = alloca %"structures::paging::page::Page", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_42 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>", align 8
  %12 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %1, ptr %12, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %12, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6850, metadata !DIExpression()), !dbg !6861
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6851, metadata !DIExpression()), !dbg !6862
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !6852, metadata !DIExpression()), !dbg !6863
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6864
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6853, metadata !DIExpression()), !dbg !6865
  %_43 = load ptr, ptr %self, align 8, !dbg !6866, !nonnull !25, !align !3858, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %11, ptr align 8 %page, i64 8, i1 false), !dbg !6867
  %13 = load i64, ptr %11, align 8, !dbg !6867
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_9 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h2378ffad5a9f945cE"(i64 %13) #8, !dbg !6867
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_7 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hd10b30ea71d4ae3cE"(ptr align 4096 %_43, i16 %_9, ptr align 8 @alloc9792) #8, !dbg !6866
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_5 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h299c39c2ff9410a8E(ptr align 8 %_7) #8, !dbg !6866
  br i1 %_5, label %bb4, label %bb5, !dbg !6866

bb5:                                              ; preds = %start
  %14 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6868
  %_13 = load i16, ptr %14, align 8, !dbg !6868, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %10, ptr align 8 %page, i64 8, i1 false), !dbg !6869
  %15 = load i64, ptr %10, align 8, !dbg !6869
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_12 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h72c97573a7f17464E(i64 %15, i16 %_13) #8, !dbg !6869
  store ptr %_12, ptr %p3.dbg.spill, align 8, !dbg !6870
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6855, metadata !DIExpression()), !dbg !6871
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %9, ptr align 8 %page, i64 8, i1 false), !dbg !6872
  %16 = load i64, ptr %9, align 8, !dbg !6872
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_18 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17hb643843bc105a532E"(i64 %16) #8, !dbg !6872
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_16 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hd10b30ea71d4ae3cE"(ptr align 4096 %_12, i16 %_18, ptr align 8 @alloc9794) #8, !dbg !6873
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_14 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h299c39c2ff9410a8E(ptr align 8 %_16) #8, !dbg !6873
  br i1 %_14, label %bb10, label %bb11, !dbg !6873

bb4:                                              ; preds = %start
  %17 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6874
  store i8 0, ptr %17, align 1, !dbg !6874
  store i8 1, ptr %0, align 8, !dbg !6874
  br label %bb28, !dbg !6875

bb28:                                             ; preds = %bb23, %bb22, %bb16, %bb10, %bb4
  ret void, !dbg !6877

bb11:                                             ; preds = %bb5
  %18 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6878
  %_22 = load i16, ptr %18, align 8, !dbg !6878, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %8, ptr align 8 %page, i64 8, i1 false), !dbg !6879
  %19 = load i64, ptr %8, align 8, !dbg !6879
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_21 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h692c119c2d3a4ca4E(i64 %19, i16 %_22) #8, !dbg !6879
  store ptr %_21, ptr %p2.dbg.spill, align 8, !dbg !6880
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !6857, metadata !DIExpression()), !dbg !6881
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %7, ptr align 8 %page, i64 8, i1 false), !dbg !6882
  %20 = load i64, ptr %7, align 8, !dbg !6882
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_27 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h39364741a5ae98e8E"(i64 %20) #8, !dbg !6882
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_25 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hd10b30ea71d4ae3cE"(ptr align 4096 %_21, i16 %_27, ptr align 8 @alloc9796) #8, !dbg !6883
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_23 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h299c39c2ff9410a8E(ptr align 8 %_25) #8, !dbg !6883
  br i1 %_23, label %bb16, label %bb17, !dbg !6883

bb10:                                             ; preds = %bb5
  %21 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6884
  store i8 0, ptr %21, align 1, !dbg !6884
  store i8 1, ptr %0, align 8, !dbg !6884
  br label %bb28, !dbg !6885

bb17:                                             ; preds = %bb11
  %22 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6887
  %_31 = load i16, ptr %22, align 8, !dbg !6887, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %6, ptr align 8 %page, i64 8, i1 false), !dbg !6888
  %23 = load i64, ptr %6, align 8, !dbg !6888
; call x86_64::structures::paging::mapper::recursive_page_table::p1_ptr
  %_30 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p1_ptr17he7d93dec93fab7b3E(i64 %23, i16 %_31) #8, !dbg !6888
  store ptr %_30, ptr %p1.dbg.spill, align 8, !dbg !6889
  call void @llvm.dbg.declare(metadata ptr %p1.dbg.spill, metadata !6859, metadata !DIExpression()), !dbg !6890
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !6891
  %24 = load i64, ptr %5, align 8, !dbg !6891
; call x86_64::structures::paging::page::Page::p1_index
  %_36 = call i16 @_ZN6x86_6410structures6paging4page4Page8p1_index17hf024c0b100813d97E(i64 %24) #8, !dbg !6891
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_34 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hd10b30ea71d4ae3cE"(ptr align 4096 %_30, i16 %_36, ptr align 8 @alloc9798) #8, !dbg !6892
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_32 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h299c39c2ff9410a8E(ptr align 8 %_34) #8, !dbg !6892
  br i1 %_32, label %bb22, label %bb23, !dbg !6892

bb16:                                             ; preds = %bb11
  %25 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6893
  store i8 0, ptr %25, align 1, !dbg !6893
  store i8 1, ptr %0, align 8, !dbg !6893
  br label %bb28, !dbg !6894

bb23:                                             ; preds = %bb17
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !6896
  %26 = load i64, ptr %4, align 8, !dbg !6896
; call x86_64::structures::paging::page::Page::p1_index
  %_41 = call i16 @_ZN6x86_6410structures6paging4page4Page8p1_index17hf024c0b100813d97E(i64 %26) #8, !dbg !6896
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_40 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h6a42fcdf8130a8ccE"(ptr align 4096 %_30, i16 %_41, ptr align 8 @alloc9800) #8, !dbg !6897
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17h8fb26921e38eb6bdE(ptr align 8 %_40, i64 %flags) #8, !dbg !6897
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6898
  %27 = load i64, ptr %3, align 8, !dbg !6898
; call x86_64::structures::paging::mapper::MapperFlush<S>::new
  %28 = call i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h9dd4a15f34bfb265E"(i64 %27) #8, !dbg !6898
  store i64 %28, ptr %2, align 8, !dbg !6898
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_42, ptr align 8 %2, i64 8, i1 false), !dbg !6898
  %29 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>::Ok", ptr %0, i32 0, i32 1, !dbg !6899
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %29, ptr align 8 %_42, i64 8, i1 false), !dbg !6899
  store i8 0, ptr %0, align 8, !dbg !6899
  br label %bb28, !dbg !6877

bb22:                                             ; preds = %bb17
  %30 = getelementptr inbounds %"core::result::Result<structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>, structures::paging::mapper::FlagUpdateError>::Err", ptr %0, i32 0, i32 1, !dbg !6900
  store i8 0, ptr %30, align 1, !dbg !6900
  store i8 1, ptr %0, align 8, !dbg !6900
  br label %bb28, !dbg !6894
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::set_flags_p4_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$18set_flags_p4_entry17h0e6458d4548e73f7E"(ptr align 8 %self, i64 %0, i64 %flags) unnamed_addr #1 !dbg !6901 {
start:
  %p4_entry.dbg.spill = alloca ptr, align 8
  %1 = alloca %"structures::paging::page::Page", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %2 = alloca i8, align 1
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6905, metadata !DIExpression()), !dbg !6912
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6906, metadata !DIExpression()), !dbg !6913
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !6907, metadata !DIExpression()), !dbg !6914
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6915
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6908, metadata !DIExpression()), !dbg !6916
  %_12 = load ptr, ptr %self, align 8, !dbg !6917, !nonnull !25, !align !3858, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !6918
  %4 = load i64, ptr %1, align 8, !dbg !6918
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_7 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h2378ffad5a9f945cE"(i64 %4) #8, !dbg !6918
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_6 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h6a42fcdf8130a8ccE"(ptr align 4096 %_12, i16 %_7, ptr align 8 @alloc9802) #8, !dbg !6917
  store ptr %_6, ptr %p4_entry.dbg.spill, align 8, !dbg !6919
  call void @llvm.dbg.declare(metadata ptr %p4_entry.dbg.spill, metadata !6910, metadata !DIExpression()), !dbg !6920
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_8 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h299c39c2ff9410a8E(ptr align 8 %_6) #8, !dbg !6921
  br i1 %_8, label %bb4, label %bb5, !dbg !6921

bb5:                                              ; preds = %start
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17h8fb26921e38eb6bdE(ptr align 8 %_6, i64 %flags) #8, !dbg !6922
; call x86_64::structures::paging::mapper::MapperFlushAll::new
  call void @_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17hfa78995c592288f6E() #8, !dbg !6923
  store i8 2, ptr %2, align 1, !dbg !6924
  br label %bb8, !dbg !6925

bb4:                                              ; preds = %start
  store i8 0, ptr %2, align 1, !dbg !6926
  br label %bb8, !dbg !6925

bb8:                                              ; preds = %bb5, %bb4
  %5 = load i8, ptr %2, align 1, !dbg !6925, !range !5836, !noundef !25
  ret i8 %5, !dbg !6925
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::set_flags_p3_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$18set_flags_p3_entry17h752fa9da2f2deee4E"(ptr align 8 %self, i64 %0, i64 %flags) unnamed_addr #1 !dbg !6927 {
start:
  %p3_entry.dbg.spill = alloca ptr, align 8
  %1 = alloca %"structures::paging::page::Page", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca %"structures::paging::page::Page", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %4 = alloca i8, align 1
  %5 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %5, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %5, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6929, metadata !DIExpression()), !dbg !6938
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6930, metadata !DIExpression()), !dbg !6939
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !6931, metadata !DIExpression()), !dbg !6940
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6941
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6932, metadata !DIExpression()), !dbg !6942
  %_20 = load ptr, ptr %self, align 8, !dbg !6943, !nonnull !25, !align !3858, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6944
  %6 = load i64, ptr %3, align 8, !dbg !6944
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_9 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h2378ffad5a9f945cE"(i64 %6) #8, !dbg !6944
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_7 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hd10b30ea71d4ae3cE"(ptr align 4096 %_20, i16 %_9, ptr align 8 @alloc9804) #8, !dbg !6943
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_5 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h299c39c2ff9410a8E(ptr align 8 %_7) #8, !dbg !6943
  br i1 %_5, label %bb4, label %bb5, !dbg !6943

bb5:                                              ; preds = %start
  %7 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6945
  %_12 = load i16, ptr %7, align 8, !dbg !6945, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !6946
  %8 = load i64, ptr %2, align 8, !dbg !6946
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_11 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h72c97573a7f17464E(i64 %8, i16 %_12) #8, !dbg !6946
  store ptr %_11, ptr %p3.dbg.spill, align 8, !dbg !6947
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6934, metadata !DIExpression()), !dbg !6948
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !6949
  %9 = load i64, ptr %1, align 8, !dbg !6949
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_15 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17hb643843bc105a532E"(i64 %9) #8, !dbg !6949
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_14 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h6a42fcdf8130a8ccE"(ptr align 4096 %_11, i16 %_15, ptr align 8 @alloc9806) #8, !dbg !6950
  store ptr %_14, ptr %p3_entry.dbg.spill, align 8, !dbg !6951
  call void @llvm.dbg.declare(metadata ptr %p3_entry.dbg.spill, metadata !6936, metadata !DIExpression()), !dbg !6952
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_16 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h299c39c2ff9410a8E(ptr align 8 %_14) #8, !dbg !6953
  br i1 %_16, label %bb10, label %bb11, !dbg !6953

bb4:                                              ; preds = %start
  store i8 0, ptr %4, align 1, !dbg !6954
  br label %bb14, !dbg !6955

bb14:                                             ; preds = %bb11, %bb10, %bb4
  %10 = load i8, ptr %4, align 1, !dbg !6957, !range !5836, !noundef !25
  ret i8 %10, !dbg !6957

bb11:                                             ; preds = %bb5
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17h8fb26921e38eb6bdE(ptr align 8 %_14, i64 %flags) #8, !dbg !6958
; call x86_64::structures::paging::mapper::MapperFlushAll::new
  call void @_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17hfa78995c592288f6E() #8, !dbg !6959
  store i8 2, ptr %4, align 1, !dbg !6960
  br label %bb14, !dbg !6957

bb10:                                             ; preds = %bb5
  store i8 0, ptr %4, align 1, !dbg !6961
  br label %bb14, !dbg !6955
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::set_flags_p2_entry
; Function Attrs: noredzone nounwind
define i8 @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$18set_flags_p2_entry17hdc98dd3686c530f4E"(ptr align 8 %self, i64 %0, i64 %flags) unnamed_addr #1 !dbg !6962 {
start:
  %p2_entry.dbg.spill = alloca ptr, align 8
  %1 = alloca %"structures::paging::page::Page", align 8
  %p2.dbg.spill = alloca ptr, align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca %"structures::paging::page::Page", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %4 = alloca %"structures::paging::page::Page", align 8
  %5 = alloca %"structures::paging::page::Page", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %6 = alloca i8, align 1
  %7 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %7, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %7, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !6964, metadata !DIExpression()), !dbg !6975
  call void @llvm.dbg.declare(metadata ptr %page, metadata !6965, metadata !DIExpression()), !dbg !6976
  store i64 %flags, ptr %flags.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !6966, metadata !DIExpression()), !dbg !6977
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !6978
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !6967, metadata !DIExpression()), !dbg !6979
  %_28 = load ptr, ptr %self, align 8, !dbg !6980, !nonnull !25, !align !3858, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !6981
  %8 = load i64, ptr %5, align 8, !dbg !6981
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_9 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h2378ffad5a9f945cE"(i64 %8) #8, !dbg !6981
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_7 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hd10b30ea71d4ae3cE"(ptr align 4096 %_28, i16 %_9, ptr align 8 @alloc9808) #8, !dbg !6980
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_5 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h299c39c2ff9410a8E(ptr align 8 %_7) #8, !dbg !6980
  br i1 %_5, label %bb4, label %bb5, !dbg !6980

bb5:                                              ; preds = %start
  %9 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6982
  %_12 = load i16, ptr %9, align 8, !dbg !6982, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !6983
  %10 = load i64, ptr %4, align 8, !dbg !6983
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_11 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h72c97573a7f17464E(i64 %10, i16 %_12) #8, !dbg !6983
  store ptr %_11, ptr %p3.dbg.spill, align 8, !dbg !6984
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !6969, metadata !DIExpression()), !dbg !6985
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !6986
  %11 = load i64, ptr %3, align 8, !dbg !6986
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_17 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17hb643843bc105a532E"(i64 %11) #8, !dbg !6986
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_15 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hd10b30ea71d4ae3cE"(ptr align 4096 %_11, i16 %_17, ptr align 8 @alloc9810) #8, !dbg !6987
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_13 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h299c39c2ff9410a8E(ptr align 8 %_15) #8, !dbg !6987
  br i1 %_13, label %bb10, label %bb11, !dbg !6987

bb4:                                              ; preds = %start
  store i8 0, ptr %6, align 1, !dbg !6988
  br label %bb20, !dbg !6989

bb20:                                             ; preds = %bb17, %bb16, %bb10, %bb4
  %12 = load i8, ptr %6, align 1, !dbg !6991, !range !5836, !noundef !25
  ret i8 %12, !dbg !6991

bb11:                                             ; preds = %bb5
  %13 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !6992
  %_20 = load i16, ptr %13, align 8, !dbg !6992, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !6993
  %14 = load i64, ptr %2, align 8, !dbg !6993
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_19 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h692c119c2d3a4ca4E(i64 %14, i16 %_20) #8, !dbg !6993
  store ptr %_19, ptr %p2.dbg.spill, align 8, !dbg !6994
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !6971, metadata !DIExpression()), !dbg !6995
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !6996
  %15 = load i64, ptr %1, align 8, !dbg !6996
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_23 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h39364741a5ae98e8E"(i64 %15) #8, !dbg !6996
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
  %_22 = call align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h6a42fcdf8130a8ccE"(ptr align 4096 %_19, i16 %_23, ptr align 8 @alloc9812) #8, !dbg !6997
  store ptr %_22, ptr %p2_entry.dbg.spill, align 8, !dbg !6998
  call void @llvm.dbg.declare(metadata ptr %p2_entry.dbg.spill, metadata !6973, metadata !DIExpression()), !dbg !6999
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_24 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h299c39c2ff9410a8E(ptr align 8 %_22) #8, !dbg !7000
  br i1 %_24, label %bb16, label %bb17, !dbg !7000

bb10:                                             ; preds = %bb5
  store i8 0, ptr %6, align 1, !dbg !7001
  br label %bb20, !dbg !7002

bb17:                                             ; preds = %bb11
; call x86_64::structures::paging::page_table::PageTableEntry::set_flags
  call void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17h8fb26921e38eb6bdE(ptr align 8 %_22, i64 %flags) #8, !dbg !7004
; call x86_64::structures::paging::mapper::MapperFlushAll::new
  call void @_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17hfa78995c592288f6E() #8, !dbg !7005
  store i8 2, ptr %6, align 1, !dbg !7006
  br label %bb20, !dbg !6991

bb16:                                             ; preds = %bb11
  store i8 0, ptr %6, align 1, !dbg !7007
  br label %bb20, !dbg !7002
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::translate_page
; Function Attrs: noredzone nounwind
define void @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$14translate_page17ha45a350684f57f5aE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::TranslateError>") %0, ptr align 8 %self, i64 %1) unnamed_addr #1 !dbg !7008 {
start:
  %2 = alloca %"structures::paging::page::Page", align 8
  %p1.dbg.spill = alloca ptr, align 8
  %3 = alloca %"structures::paging::page::Page", align 8
  %p2_entry.dbg.spill = alloca ptr, align 8
  %4 = alloca %"structures::paging::page::Page", align 8
  %p2.dbg.spill = alloca ptr, align 8
  %5 = alloca %"structures::paging::page::Page", align 8
  %p3_entry.dbg.spill = alloca ptr, align 8
  %6 = alloca %"structures::paging::page::Page", align 8
  %p3.dbg.spill = alloca ptr, align 8
  %7 = alloca %"structures::paging::page::Page", align 8
  %8 = alloca %"structures::paging::page::Page", align 8
  %p4.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_36 = alloca ptr, align 8
  %_34 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>", align 8
  %_33 = alloca { i64, i64 }, align 8
  %p1_entry = alloca ptr, align 8
  %_25 = alloca { i64, i64 }, align 8
  %_17 = alloca { i64, i64 }, align 8
  %_9 = alloca { i64, i64 }, align 8
  %9 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %1, ptr %9, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %9, i64 8, i1 false)
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7012, metadata !DIExpression()), !dbg !7028
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7013, metadata !DIExpression()), !dbg !7029
  call void @llvm.dbg.declare(metadata ptr %p1_entry, metadata !7026, metadata !DIExpression()), !dbg !7030
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !7031
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !7014, metadata !DIExpression()), !dbg !7032
  %_38 = load ptr, ptr %self, align 8, !dbg !7033, !nonnull !25, !align !3858, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %8, ptr align 8 %page, i64 8, i1 false), !dbg !7034
  %10 = load i64, ptr %8, align 8, !dbg !7034
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_8 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h2378ffad5a9f945cE"(i64 %10) #8, !dbg !7034
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_6 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hd10b30ea71d4ae3cE"(ptr align 4096 %_38, i16 %_8, ptr align 8 @alloc9814) #8, !dbg !7033
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_4 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h299c39c2ff9410a8E(ptr align 8 %_6) #8, !dbg !7033
  br i1 %_4, label %bb4, label %bb5, !dbg !7033

bb5:                                              ; preds = %start
  %11 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !7035
  %_12 = load i16, ptr %11, align 8, !dbg !7035, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %7, ptr align 8 %page, i64 8, i1 false), !dbg !7036
  %12 = load i64, ptr %7, align 8, !dbg !7036
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_11 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h72c97573a7f17464E(i64 %12, i16 %_12) #8, !dbg !7036
  store ptr %_11, ptr %p3.dbg.spill, align 8, !dbg !7037
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !7016, metadata !DIExpression()), !dbg !7038
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %6, ptr align 8 %page, i64 8, i1 false), !dbg !7039
  %13 = load i64, ptr %6, align 8, !dbg !7039
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_15 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17hb643843bc105a532E"(i64 %13) #8, !dbg !7039
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_14 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hd10b30ea71d4ae3cE"(ptr align 4096 %_11, i16 %_15, ptr align 8 @alloc9816) #8, !dbg !7040
  store ptr %_14, ptr %p3_entry.dbg.spill, align 8, !dbg !7041
  call void @llvm.dbg.declare(metadata ptr %p3_entry.dbg.spill, metadata !7018, metadata !DIExpression()), !dbg !7042
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_16 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h299c39c2ff9410a8E(ptr align 8 %_14) #8, !dbg !7043
  br i1 %_16, label %bb10, label %bb11, !dbg !7043

bb4:                                              ; preds = %start
  store i64 0, ptr %_9, align 8, !dbg !7044
  %14 = getelementptr inbounds { i64, i64 }, ptr %_9, i32 0, i32 0, !dbg !7045
  %15 = load i64, ptr %14, align 8, !dbg !7045, !range !933, !noundef !25
  %16 = getelementptr inbounds { i64, i64 }, ptr %_9, i32 0, i32 1, !dbg !7045
  %17 = load i64, ptr %16, align 8, !dbg !7045
  %18 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !7045
  store i64 %15, ptr %18, align 8, !dbg !7045
  %19 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !7045
  store i64 %17, ptr %19, align 8, !dbg !7045
  br label %bb26, !dbg !7046

bb26:                                             ; preds = %bb23, %bb22, %bb16, %bb10, %bb4
  ret void, !dbg !7048

bb11:                                             ; preds = %bb5
  %20 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !7049
  %_20 = load i16, ptr %20, align 8, !dbg !7049, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %page, i64 8, i1 false), !dbg !7050
  %21 = load i64, ptr %5, align 8, !dbg !7050
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_19 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h692c119c2d3a4ca4E(i64 %21, i16 %_20) #8, !dbg !7050
  store ptr %_19, ptr %p2.dbg.spill, align 8, !dbg !7051
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !7020, metadata !DIExpression()), !dbg !7052
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !7053
  %22 = load i64, ptr %4, align 8, !dbg !7053
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_23 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h39364741a5ae98e8E"(i64 %22) #8, !dbg !7053
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_22 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hd10b30ea71d4ae3cE"(ptr align 4096 %_19, i16 %_23, ptr align 8 @alloc9818) #8, !dbg !7054
  store ptr %_22, ptr %p2_entry.dbg.spill, align 8, !dbg !7055
  call void @llvm.dbg.declare(metadata ptr %p2_entry.dbg.spill, metadata !7022, metadata !DIExpression()), !dbg !7056
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_24 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h299c39c2ff9410a8E(ptr align 8 %_22) #8, !dbg !7057
  br i1 %_24, label %bb16, label %bb17, !dbg !7057

bb10:                                             ; preds = %bb5
  store i64 0, ptr %_17, align 8, !dbg !7058
  %23 = getelementptr inbounds { i64, i64 }, ptr %_17, i32 0, i32 0, !dbg !7059
  %24 = load i64, ptr %23, align 8, !dbg !7059, !range !933, !noundef !25
  %25 = getelementptr inbounds { i64, i64 }, ptr %_17, i32 0, i32 1, !dbg !7059
  %26 = load i64, ptr %25, align 8, !dbg !7059
  %27 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !7059
  store i64 %24, ptr %27, align 8, !dbg !7059
  %28 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !7059
  store i64 %26, ptr %28, align 8, !dbg !7059
  br label %bb26, !dbg !7060

bb17:                                             ; preds = %bb11
  %29 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !7062
  %_28 = load i16, ptr %29, align 8, !dbg !7062, !noundef !25
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !7063
  %30 = load i64, ptr %3, align 8, !dbg !7063
; call x86_64::structures::paging::mapper::recursive_page_table::p1_ptr
  %_27 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p1_ptr17he7d93dec93fab7b3E(i64 %30, i16 %_28) #8, !dbg !7063
  store ptr %_27, ptr %p1.dbg.spill, align 8, !dbg !7064
  call void @llvm.dbg.declare(metadata ptr %p1.dbg.spill, metadata !7024, metadata !DIExpression()), !dbg !7065
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7066
  %31 = load i64, ptr %2, align 8, !dbg !7066
; call x86_64::structures::paging::page::Page::p1_index
  %_31 = call i16 @_ZN6x86_6410structures6paging4page4Page8p1_index17hf024c0b100813d97E(i64 %31) #8, !dbg !7066
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_30 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hd10b30ea71d4ae3cE"(ptr align 4096 %_27, i16 %_31, ptr align 8 @alloc9820) #8, !dbg !7067
  store ptr %_30, ptr %p1_entry, align 8, !dbg !7068
  %32 = load ptr, ptr %p1_entry, align 8, !dbg !7069, !nonnull !25, !align !1062, !noundef !25
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_32 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h299c39c2ff9410a8E(ptr align 8 %32) #8, !dbg !7069
  br i1 %_32, label %bb22, label %bb23, !dbg !7069

bb16:                                             ; preds = %bb11
  store i64 0, ptr %_25, align 8, !dbg !7070
  %33 = getelementptr inbounds { i64, i64 }, ptr %_25, i32 0, i32 0, !dbg !7071
  %34 = load i64, ptr %33, align 8, !dbg !7071, !range !933, !noundef !25
  %35 = getelementptr inbounds { i64, i64 }, ptr %_25, i32 0, i32 1, !dbg !7071
  %36 = load i64, ptr %35, align 8, !dbg !7071
  %37 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !7071
  store i64 %34, ptr %37, align 8, !dbg !7071
  %38 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !7071
  store i64 %36, ptr %38, align 8, !dbg !7071
  br label %bb26, !dbg !7072

bb23:                                             ; preds = %bb17
  %39 = load ptr, ptr %p1_entry, align 8, !dbg !7074, !nonnull !25, !align !1062, !noundef !25
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_35 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17he4409c5fb1bf4b20E(ptr align 8 %39) #8, !dbg !7074
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
  call void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17h3aac44a1cce59994E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>") %_34, i64 %_35) #8, !dbg !7075
  store ptr %p1_entry, ptr %_36, align 8, !dbg !7076
  %40 = load ptr, ptr %_36, align 8, !dbg !7075, !nonnull !25, !align !1062, !noundef !25
; call core::result::Result<T,E>::map_err
  call void @"_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hb82b46c76f83ea9fE"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::mapper::TranslateError>") %0, ptr %_34, ptr align 8 %40) #8, !dbg !7075
  br label %bb26, !dbg !7075

bb22:                                             ; preds = %bb17
  store i64 0, ptr %_33, align 8, !dbg !7077
  %41 = getelementptr inbounds { i64, i64 }, ptr %_33, i32 0, i32 0, !dbg !7078
  %42 = load i64, ptr %41, align 8, !dbg !7078, !range !933, !noundef !25
  %43 = getelementptr inbounds { i64, i64 }, ptr %_33, i32 0, i32 1, !dbg !7078
  %44 = load i64, ptr %43, align 8, !dbg !7078
  %45 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 0, !dbg !7078
  store i64 %42, ptr %45, align 8, !dbg !7078
  %46 = getelementptr inbounds { i64, i64 }, ptr %0, i32 0, i32 1, !dbg !7078
  store i64 %44, ptr %46, align 8, !dbg !7078
  br label %bb26, !dbg !7072
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Mapper<x86_64::structures::paging::page::Size4KiB>>::translate_page::{{closure}}
; Function Attrs: inlinehint noredzone nounwind
define internal { i64, i64 } @"_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17ha42e8a3b4a3bc279E"(ptr align 8 %0) unnamed_addr #0 !dbg !7079 {
start:
  %_2.dbg.spill = alloca %"structures::paging::page::AddressNotAligned", align 1
  %1 = alloca { i64, i64 }, align 8
  %_1 = alloca ptr, align 8
  store ptr %0, ptr %_1, align 8
  call void @llvm.dbg.declare(metadata ptr %_1, metadata !7083, metadata !DIExpression(DW_OP_deref)), !dbg !7085
  call void @llvm.dbg.declare(metadata ptr %_2.dbg.spill, metadata !7084, metadata !DIExpression()), !dbg !7086
  %_4 = load ptr, ptr %_1, align 8, !dbg !7087, !nonnull !25, !align !1062, !noundef !25
  %_5 = load ptr, ptr %_4, align 8, !dbg !7087, !nonnull !25, !align !1062, !noundef !25
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_3 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17he4409c5fb1bf4b20E(ptr align 8 %_5) #8, !dbg !7087
  %2 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !7088
  store i64 %_3, ptr %2, align 8, !dbg !7088
  store i64 2, ptr %1, align 8, !dbg !7088
  %3 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 0, !dbg !7089
  %4 = load i64, ptr %3, align 8, !dbg !7089, !range !933, !noundef !25
  %5 = getelementptr inbounds { i64, i64 }, ptr %1, i32 0, i32 1, !dbg !7089
  %6 = load i64, ptr %5, align 8, !dbg !7089
  %7 = insertvalue { i64, i64 } undef, i64 %4, 0, !dbg !7089
  %8 = insertvalue { i64, i64 } %7, i64 %6, 1, !dbg !7089
  ret { i64, i64 } %8, !dbg !7089
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as x86_64::structures::paging::mapper::Translate>::translate
; Function Attrs: noredzone nounwind
define void @"_ZN142_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Translate$GT$9translate17h0d0e2e8b259d5856E"(ptr sret(%"structures::paging::mapper::TranslateResult") %0, ptr align 8 %self, i64 %addr) unnamed_addr #1 !dbg !7090 {
start:
  %flags.dbg.spill11 = alloca i64, align 8
  %offset.dbg.spill9 = alloca i64, align 8
  %p1_entry.dbg.spill = alloca ptr, align 8
  %p1.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill7 = alloca i64, align 8
  %offset.dbg.spill5 = alloca i64, align 8
  %1 = alloca i64, align 8
  %entry.dbg.spill3 = alloca ptr, align 8
  %p2_entry.dbg.spill = alloca ptr, align 8
  %p2.dbg.spill = alloca ptr, align 8
  %flags.dbg.spill = alloca i64, align 8
  %offset.dbg.spill = alloca i64, align 8
  %2 = alloca i64, align 8
  %entry.dbg.spill = alloca ptr, align 8
  %p3_entry.dbg.spill = alloca ptr, align 8
  %p3.dbg.spill = alloca ptr, align 8
  %p4_entry.dbg.spill = alloca ptr, align 8
  %p4.dbg.spill = alloca ptr, align 8
  %3 = alloca i64, align 8
  %addr.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_78 = alloca %"structures::paging::mapper::MappedFrame", align 8
  %frame2 = alloca %"structures::paging::frame::PhysFrame", align 8
  %_70 = alloca %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>", align 8
  %_68 = alloca i64, align 8
  %_60 = alloca %"structures::paging::page::Page", align 8
  %_56 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  %_55 = alloca %"structures::paging::mapper::MappedFrame", align 8
  %frame1 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  %_46 = alloca i64, align 8
  %_38 = alloca %"structures::paging::page::Page", align 8
  %_34 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  %_33 = alloca %"structures::paging::mapper::MappedFrame", align 8
  %frame = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  %_24 = alloca i64, align 8
  %_16 = alloca %"structures::paging::page::Page", align 8
  %_12 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7112, metadata !DIExpression()), !dbg !7156
  store i64 %addr, ptr %addr.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %addr.dbg.spill, metadata !7113, metadata !DIExpression()), !dbg !7157
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7114, metadata !DIExpression()), !dbg !7158
  call void @llvm.dbg.declare(metadata ptr %frame, metadata !7126, metadata !DIExpression()), !dbg !7159
  call void @llvm.dbg.declare(metadata ptr %frame1, metadata !7138, metadata !DIExpression()), !dbg !7160
  call void @llvm.dbg.declare(metadata ptr %frame2, metadata !7148, metadata !DIExpression()), !dbg !7161
  call void @llvm.dbg.declare(metadata ptr %frame2, metadata !7150, metadata !DIExpression()), !dbg !7162
; call x86_64::structures::paging::page::Page<S>::containing_address
  %4 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$18containing_address17hffdbb52723a4845fE"(i64 %addr) #8, !dbg !7163
  store i64 %4, ptr %3, align 8, !dbg !7163
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false), !dbg !7163
  store ptr %self, ptr %p4.dbg.spill, align 8, !dbg !7164
  call void @llvm.dbg.declare(metadata ptr %p4.dbg.spill, metadata !7116, metadata !DIExpression()), !dbg !7165
  %_81 = load ptr, ptr %self, align 8, !dbg !7166, !nonnull !25, !align !3858, !noundef !25
; call x86_64::addr::VirtAddr::p4_index
  %_8 = call i16 @_ZN6x86_644addr8VirtAddr8p4_index17h2e5ca0b0992a928cE(i64 %addr) #8, !dbg !7167
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_6 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hd10b30ea71d4ae3cE"(ptr align 4096 %_81, i16 %_8, ptr align 8 @alloc9822) #8, !dbg !7166
  store ptr %_6, ptr %p4_entry.dbg.spill, align 8, !dbg !7168
  call void @llvm.dbg.declare(metadata ptr %p4_entry.dbg.spill, metadata !7118, metadata !DIExpression()), !dbg !7169
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_9 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h299c39c2ff9410a8E(ptr align 8 %_6) #8, !dbg !7170
  br i1 %_9, label %bb5, label %bb6, !dbg !7170

bb6:                                              ; preds = %start
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %5 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17hbf26fff7eaaba555E(ptr align 8 %_6) #8, !dbg !7171
  store i64 %5, ptr %_12, align 8, !dbg !7171
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_10 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h961614b9ab75fbccE(ptr align 8 %_12, i64 128) #8, !dbg !7171
  br i1 %_10, label %bb9, label %bb10, !dbg !7171

bb5:                                              ; preds = %start
  store i64 3, ptr %0, align 8, !dbg !7172
  br label %bb62, !dbg !7173

bb62:                                             ; preds = %bb57, %bb55, %bb47, %bb35, %bb31, %bb19, %bb15, %bb5
  ret void, !dbg !7175

bb10:                                             ; preds = %bb6
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_16, ptr align 8 %page, i64 8, i1 false), !dbg !7176
  %6 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !7177
  %_17 = load i16, ptr %6, align 8, !dbg !7177, !noundef !25
  %7 = load i64, ptr %_16, align 8, !dbg !7178
; call x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
  %_15 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h72c97573a7f17464E(i64 %7, i16 %_17) #8, !dbg !7178
  store ptr %_15, ptr %p3.dbg.spill, align 8, !dbg !7179
  call void @llvm.dbg.declare(metadata ptr %p3.dbg.spill, metadata !7120, metadata !DIExpression()), !dbg !7180
; call x86_64::addr::VirtAddr::p3_index
  %_20 = call i16 @_ZN6x86_644addr8VirtAddr8p3_index17ha101ec511c413ae2E(i64 %addr) #8, !dbg !7181
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_19 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hd10b30ea71d4ae3cE"(ptr align 4096 %_15, i16 %_20, ptr align 8 @alloc9827) #8, !dbg !7182
  store ptr %_19, ptr %p3_entry.dbg.spill, align 8, !dbg !7183
  call void @llvm.dbg.declare(metadata ptr %p3_entry.dbg.spill, metadata !7122, metadata !DIExpression()), !dbg !7184
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_21 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h299c39c2ff9410a8E(ptr align 8 %_19) #8, !dbg !7185
  br i1 %_21, label %bb15, label %bb16, !dbg !7185

bb9:                                              ; preds = %bb6
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @alloc9823, i64 35, ptr align 8 @alloc9825) #9, !dbg !7186
  unreachable, !dbg !7186

bb16:                                             ; preds = %bb10
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %8 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17hbf26fff7eaaba555E(ptr align 8 %_19) #8, !dbg !7187
  store i64 %8, ptr %_24, align 8, !dbg !7187
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_22 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h961614b9ab75fbccE(ptr align 8 %_24, i64 128) #8, !dbg !7187
  br i1 %_22, label %bb19, label %bb26, !dbg !7187

bb15:                                             ; preds = %bb10
  store i64 3, ptr %0, align 8, !dbg !7188
  br label %bb62, !dbg !7189

bb26:                                             ; preds = %bb16
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_38, ptr align 8 %page, i64 8, i1 false), !dbg !7191
  %9 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !7192
  %_39 = load i16, ptr %9, align 8, !dbg !7192, !noundef !25
  %10 = load i64, ptr %_38, align 8, !dbg !7193
; call x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
  %_37 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h692c119c2d3a4ca4E(i64 %10, i16 %_39) #8, !dbg !7193
  store ptr %_37, ptr %p2.dbg.spill, align 8, !dbg !7194
  call void @llvm.dbg.declare(metadata ptr %p2.dbg.spill, metadata !7132, metadata !DIExpression()), !dbg !7195
; call x86_64::addr::VirtAddr::p2_index
  %_42 = call i16 @_ZN6x86_644addr8VirtAddr8p2_index17h438a5a73a49e49e9E(i64 %addr) #8, !dbg !7196
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_41 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hd10b30ea71d4ae3cE"(ptr align 4096 %_37, i16 %_42, ptr align 8 @alloc9831) #8, !dbg !7197
  store ptr %_41, ptr %p2_entry.dbg.spill, align 8, !dbg !7198
  call void @llvm.dbg.declare(metadata ptr %p2_entry.dbg.spill, metadata !7134, metadata !DIExpression()), !dbg !7199
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_43 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h299c39c2ff9410a8E(ptr align 8 %_41) #8, !dbg !7200
  br i1 %_43, label %bb31, label %bb32, !dbg !7200

bb19:                                             ; preds = %bb16
; call x86_64::addr::VirtAddr::p3_index
  %_27 = call i16 @_ZN6x86_644addr8VirtAddr8p3_index17ha101ec511c413ae2E(i64 %addr) #8, !dbg !7201
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_26 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hd10b30ea71d4ae3cE"(ptr align 4096 %_15, i16 %_27, ptr align 8 @alloc9829) #8, !dbg !7202
  store ptr %_26, ptr %entry.dbg.spill, align 8, !dbg !7203
  call void @llvm.dbg.declare(metadata ptr %entry.dbg.spill, metadata !7124, metadata !DIExpression()), !dbg !7204
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_29 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17he4409c5fb1bf4b20E(ptr align 8 %_26) #8, !dbg !7205
; call x86_64::structures::paging::frame::PhysFrame<S>::containing_address
  %11 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17hcfff2ffd5d0895f6E"(i64 %_29) #8, !dbg !7206
  store i64 %11, ptr %2, align 8, !dbg !7206
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %frame, ptr align 8 %2, i64 8, i1 false), !dbg !7206
; call x86_64::addr::VirtAddr::as_u64
  %_31 = call i64 @_ZN6x86_644addr8VirtAddr6as_u6417hdb892a45a8545a99E(i64 %addr) #8, !dbg !7207
  %offset = and i64 %_31, 1073741823, !dbg !7207
  store i64 %offset, ptr %offset.dbg.spill, align 8, !dbg !7207
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill, metadata !7128, metadata !DIExpression()), !dbg !7208
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %flags = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17hbf26fff7eaaba555E(ptr align 8 %_26) #8, !dbg !7209
  store i64 %flags, ptr %flags.dbg.spill, align 8, !dbg !7209
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill, metadata !7130, metadata !DIExpression()), !dbg !7210
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_34, ptr align 8 %frame, i64 8, i1 false), !dbg !7211
  %12 = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size1GiB", ptr %_33, i32 0, i32 1, !dbg !7212
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %12, ptr align 8 %_34, i64 8, i1 false), !dbg !7212
  store i64 2, ptr %_33, align 8, !dbg !7212
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %0, ptr align 8 %_33, i64 16, i1 false), !dbg !7213
  %13 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %0, i32 0, i32 1, !dbg !7213
  store i64 %offset, ptr %13, align 8, !dbg !7213
  %14 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %0, i32 0, i32 2, !dbg !7213
  store i64 %flags, ptr %14, align 8, !dbg !7213
  br label %bb62, !dbg !7189

bb32:                                             ; preds = %bb26
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %15 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17hbf26fff7eaaba555E(ptr align 8 %_41) #8, !dbg !7214
  store i64 %15, ptr %_46, align 8, !dbg !7214
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_44 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h961614b9ab75fbccE(ptr align 8 %_46, i64 128) #8, !dbg !7214
  br i1 %_44, label %bb35, label %bb42, !dbg !7214

bb31:                                             ; preds = %bb26
  store i64 3, ptr %0, align 8, !dbg !7215
  br label %bb62, !dbg !7216

bb42:                                             ; preds = %bb32
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_60, ptr align 8 %page, i64 8, i1 false), !dbg !7218
  %16 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !7219
  %_61 = load i16, ptr %16, align 8, !dbg !7219, !noundef !25
  %17 = load i64, ptr %_60, align 8, !dbg !7220
; call x86_64::structures::paging::mapper::recursive_page_table::p1_ptr
  %_59 = call ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p1_ptr17he7d93dec93fab7b3E(i64 %17, i16 %_61) #8, !dbg !7220
  store ptr %_59, ptr %p1.dbg.spill, align 8, !dbg !7221
  call void @llvm.dbg.declare(metadata ptr %p1.dbg.spill, metadata !7144, metadata !DIExpression()), !dbg !7222
; call x86_64::addr::VirtAddr::p1_index
  %_64 = call i16 @_ZN6x86_644addr8VirtAddr8p1_index17h3953ca10aaf99140E(i64 %addr) #8, !dbg !7223
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_63 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hd10b30ea71d4ae3cE"(ptr align 4096 %_59, i16 %_64, ptr align 8 @alloc9835) #8, !dbg !7224
  store ptr %_63, ptr %p1_entry.dbg.spill, align 8, !dbg !7225
  call void @llvm.dbg.declare(metadata ptr %p1_entry.dbg.spill, metadata !7146, metadata !DIExpression()), !dbg !7226
; call x86_64::structures::paging::page_table::PageTableEntry::is_unused
  %_65 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h299c39c2ff9410a8E(ptr align 8 %_63) #8, !dbg !7227
  br i1 %_65, label %bb47, label %bb48, !dbg !7227

bb35:                                             ; preds = %bb32
; call x86_64::addr::VirtAddr::p2_index
  %_49 = call i16 @_ZN6x86_644addr8VirtAddr8p2_index17h438a5a73a49e49e9E(i64 %addr) #8, !dbg !7228
; call <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
  %_48 = call align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hd10b30ea71d4ae3cE"(ptr align 4096 %_37, i16 %_49, ptr align 8 @alloc9833) #8, !dbg !7229
  store ptr %_48, ptr %entry.dbg.spill3, align 8, !dbg !7230
  call void @llvm.dbg.declare(metadata ptr %entry.dbg.spill3, metadata !7136, metadata !DIExpression()), !dbg !7231
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_51 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17he4409c5fb1bf4b20E(ptr align 8 %_48) #8, !dbg !7232
; call x86_64::structures::paging::frame::PhysFrame<S>::containing_address
  %18 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17h2f97f92b9493f88fE"(i64 %_51) #8, !dbg !7233
  store i64 %18, ptr %1, align 8, !dbg !7233
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %frame1, ptr align 8 %1, i64 8, i1 false), !dbg !7233
; call x86_64::addr::VirtAddr::as_u64
  %_53 = call i64 @_ZN6x86_644addr8VirtAddr6as_u6417hdb892a45a8545a99E(i64 %addr) #8, !dbg !7234
  %offset4 = and i64 %_53, 2097151, !dbg !7234
  store i64 %offset4, ptr %offset.dbg.spill5, align 8, !dbg !7234
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill5, metadata !7140, metadata !DIExpression()), !dbg !7235
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %flags6 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17hbf26fff7eaaba555E(ptr align 8 %_48) #8, !dbg !7236
  store i64 %flags6, ptr %flags.dbg.spill7, align 8, !dbg !7236
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill7, metadata !7142, metadata !DIExpression()), !dbg !7237
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_56, ptr align 8 %frame1, i64 8, i1 false), !dbg !7238
  %19 = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size2MiB", ptr %_55, i32 0, i32 1, !dbg !7239
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %19, ptr align 8 %_56, i64 8, i1 false), !dbg !7239
  store i64 1, ptr %_55, align 8, !dbg !7239
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %0, ptr align 8 %_55, i64 16, i1 false), !dbg !7240
  %20 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %0, i32 0, i32 1, !dbg !7240
  store i64 %offset4, ptr %20, align 8, !dbg !7240
  %21 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %0, i32 0, i32 2, !dbg !7240
  store i64 %flags6, ptr %21, align 8, !dbg !7240
  br label %bb62, !dbg !7216

bb48:                                             ; preds = %bb42
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %22 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17hbf26fff7eaaba555E(ptr align 8 %_63) #8, !dbg !7241
  store i64 %22, ptr %_68, align 8, !dbg !7241
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_66 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h961614b9ab75fbccE(ptr align 8 %_68, i64 128) #8, !dbg !7241
  br i1 %_66, label %bb51, label %bb52, !dbg !7241

bb47:                                             ; preds = %bb42
  store i64 3, ptr %0, align 8, !dbg !7242
  br label %bb62, !dbg !7243

bb52:                                             ; preds = %bb48
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_71 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17he4409c5fb1bf4b20E(ptr align 8 %_63) #8, !dbg !7245
; call x86_64::structures::paging::frame::PhysFrame<S>::from_start_address
  call void @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17h3aac44a1cce59994E"(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>") %_70, i64 %_71) #8, !dbg !7246
  %_72 = load i64, ptr %_70, align 8, !dbg !7246, !range !1887, !noundef !25
  %23 = icmp eq i64 %_72, 0, !dbg !7247
  br i1 %23, label %bb57, label %bb55, !dbg !7247

bb51:                                             ; preds = %bb48
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @alloc9836, i64 35, ptr align 8 @alloc9838) #9, !dbg !7248
  unreachable, !dbg !7248

bb57:                                             ; preds = %bb52
  %24 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page::AddressNotAligned>::Ok", ptr %_70, i32 0, i32 1, !dbg !7249
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %frame2, ptr align 8 %24, i64 8, i1 false), !dbg !7249
; call x86_64::addr::VirtAddr::page_offset
  %_76 = call i16 @_ZN6x86_644addr8VirtAddr11page_offset17h632b7120e17b8dfaE(i64 %addr) #8, !dbg !7250
; call x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageOffset> for u64>::from
  %offset8 = call i64 @"_ZN6x86_6410structures6paging10page_table111_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageOffset$GT$$u20$for$u20$u64$GT$4from17hbbc495d2e6f864f4E"(i16 %_76) #8, !dbg !7251
  store i64 %offset8, ptr %offset.dbg.spill9, align 8, !dbg !7251
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill9, metadata !7152, metadata !DIExpression()), !dbg !7252
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %flags10 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17hbf26fff7eaaba555E(ptr align 8 %_63) #8, !dbg !7253
  store i64 %flags10, ptr %flags.dbg.spill11, align 8, !dbg !7253
  call void @llvm.dbg.declare(metadata ptr %flags.dbg.spill11, metadata !7154, metadata !DIExpression()), !dbg !7254
  %25 = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size4KiB", ptr %_78, i32 0, i32 1, !dbg !7255
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %25, ptr align 8 %frame2, i64 8, i1 false), !dbg !7255
  store i64 0, ptr %_78, align 8, !dbg !7255
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %0, ptr align 8 %_78, i64 16, i1 false), !dbg !7256
  %26 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %0, i32 0, i32 1, !dbg !7256
  store i64 %offset8, ptr %26, align 8, !dbg !7256
  %27 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %0, i32 0, i32 2, !dbg !7256
  store i64 %flags10, ptr %27, align 8, !dbg !7256
  br label %bb62, !dbg !7175

bb55:                                             ; preds = %bb52
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_74 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17he4409c5fb1bf4b20E(ptr align 8 %_63) #8, !dbg !7257
  %28 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::InvalidFrameAddress", ptr %0, i32 0, i32 1, !dbg !7258
  store i64 %_74, ptr %28, align 8, !dbg !7258
  store i64 4, ptr %0, align 8, !dbg !7258
  br label %bb62, !dbg !7243

bb56:                                             ; No predecessors!
  unreachable, !dbg !7246
}

; <x86_64::structures::paging::mapper::recursive_page_table::InvalidPageTable as core::fmt::Display>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN113_$LT$x86_64..structures..paging..mapper..recursive_page_table..InvalidPageTable$u20$as$u20$core..fmt..Display$GT$3fmt17h13c33535365dbc5bE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7259 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_7 = alloca %"core::fmt::Arguments<'_>", align 8
  %_4 = alloca %"core::fmt::Arguments<'_>", align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7265, metadata !DIExpression()), !dbg !7267
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7266, metadata !DIExpression()), !dbg !7268
  %1 = load i8, ptr %self, align 1, !dbg !7269, !range !1608, !noundef !25
  %2 = trunc i8 %1 to i1, !dbg !7269
  %_3 = zext i1 %2 to i64, !dbg !7269
  %3 = icmp eq i64 %_3, 0, !dbg !7270
  br i1 %3, label %bb3, label %bb1, !dbg !7270

bb3:                                              ; preds = %start
; call core::fmt::Arguments::new_v1
  call void @_ZN4core3fmt9Arguments6new_v117h3c610cbbb56b842dE(ptr sret(%"core::fmt::Arguments<'_>") %_4, ptr align 8 @alloc9335, i64 1, ptr align 8 @alloc6469, i64 0) #8, !dbg !7271
; call core::fmt::Formatter::write_fmt
  %4 = call zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17hdaf9fe3e5a563dffE(ptr align 8 %f, ptr %_4) #8, !dbg !7271
  %5 = zext i1 %4 to i8, !dbg !7271
  store i8 %5, ptr %0, align 1, !dbg !7271
  br label %bb6, !dbg !7271

bb1:                                              ; preds = %start
; call core::fmt::Arguments::new_v1
  call void @_ZN4core3fmt9Arguments6new_v117h3c610cbbb56b842dE(ptr sret(%"core::fmt::Arguments<'_>") %_7, ptr align 8 @alloc9330, i64 1, ptr align 8 @alloc6469, i64 0) #8, !dbg !7272
; call core::fmt::Formatter::write_fmt
  %6 = call zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17hdaf9fe3e5a563dffE(ptr align 8 %f, ptr %_7) #8, !dbg !7272
  %7 = zext i1 %6 to i8, !dbg !7272
  store i8 %7, ptr %0, align 1, !dbg !7272
  br label %bb6, !dbg !7272

bb2:                                              ; No predecessors!
  unreachable, !dbg !7269

bb6:                                              ; preds = %bb3, %bb1
  %8 = load i8, ptr %0, align 1, !dbg !7273, !range !1608, !noundef !25
  %9 = trunc i8 %8 to i1, !dbg !7273
  ret i1 %9, !dbg !7273
}

; x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h212e2b0b432df875E(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7274 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %_4 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7278, metadata !DIExpression()), !dbg !7280
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7279, metadata !DIExpression()), !dbg !7281
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7282
  %4 = load i64, ptr %2, align 8, !dbg !7282
; call x86_64::structures::paging::mapper::recursive_page_table::p3_page
  %5 = call i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17hd95a69f985422ac6E(i64 %4, i16 %recursive_index) #8, !dbg !7282
  store i64 %5, ptr %1, align 8, !dbg !7282
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %1, i64 8, i1 false), !dbg !7282
  %6 = load i64, ptr %_4, align 8, !dbg !7282
; call x86_64::structures::paging::page::Page<S>::start_address
  %_3 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h131177c411beb501E"(i64 %6) #8, !dbg !7282
; call x86_64::addr::VirtAddr::as_mut_ptr
  %7 = call ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17h5fc82bd6470deae1E(i64 %_3) #8, !dbg !7282
  ret ptr %7, !dbg !7283
}

; x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h543ffabe9b4b3cb8E(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7284 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %_4 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7288, metadata !DIExpression()), !dbg !7290
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7289, metadata !DIExpression()), !dbg !7291
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7292
  %4 = load i64, ptr %2, align 8, !dbg !7292
; call x86_64::structures::paging::mapper::recursive_page_table::p3_page
  %5 = call i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17hc865e0192b31a534E(i64 %4, i16 %recursive_index) #8, !dbg !7292
  store i64 %5, ptr %1, align 8, !dbg !7292
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %1, i64 8, i1 false), !dbg !7292
  %6 = load i64, ptr %_4, align 8, !dbg !7292
; call x86_64::structures::paging::page::Page<S>::start_address
  %_3 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h131177c411beb501E"(i64 %6) #8, !dbg !7292
; call x86_64::addr::VirtAddr::as_mut_ptr
  %7 = call ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17h5fc82bd6470deae1E(i64 %_3) #8, !dbg !7292
  ret ptr %7, !dbg !7293
}

; x86_64::structures::paging::mapper::recursive_page_table::p3_ptr
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h72c97573a7f17464E(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7294 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %_4 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7298, metadata !DIExpression()), !dbg !7300
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7299, metadata !DIExpression()), !dbg !7301
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7302
  %4 = load i64, ptr %2, align 8, !dbg !7302
; call x86_64::structures::paging::mapper::recursive_page_table::p3_page
  %5 = call i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17h420d2543dae4e949E(i64 %4, i16 %recursive_index) #8, !dbg !7302
  store i64 %5, ptr %1, align 8, !dbg !7302
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %1, i64 8, i1 false), !dbg !7302
  %6 = load i64, ptr %_4, align 8, !dbg !7302
; call x86_64::structures::paging::page::Page<S>::start_address
  %_3 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h131177c411beb501E"(i64 %6) #8, !dbg !7302
; call x86_64::addr::VirtAddr::as_mut_ptr
  %7 = call ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17h5fc82bd6470deae1E(i64 %_3) #8, !dbg !7302
  ret ptr %7, !dbg !7303
}

; x86_64::structures::paging::mapper::recursive_page_table::p3_page
; Function Attrs: inlinehint noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17h420d2543dae4e949E(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7304 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %3 = alloca %"structures::paging::page::Page", align 8
  %4 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %4, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %4, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7308, metadata !DIExpression()), !dbg !7310
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7309, metadata !DIExpression()), !dbg !7311
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7312
  %5 = load i64, ptr %2, align 8, !dbg !7312
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_3 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h2378ffad5a9f945cE"(i64 %5) #8, !dbg !7312
; call x86_64::structures::paging::page::Page::from_page_table_indices
  %6 = call i64 @_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17h211fe6de1ffafb32E(i16 %recursive_index, i16 %recursive_index, i16 %recursive_index, i16 %_3) #8, !dbg !7313
  store i64 %6, ptr %1, align 8, !dbg !7313
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %1, i64 8, i1 false), !dbg !7313
  %7 = load i64, ptr %3, align 8, !dbg !7314
  ret i64 %7, !dbg !7314
}

; x86_64::structures::paging::mapper::recursive_page_table::p3_page
; Function Attrs: inlinehint noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17hc865e0192b31a534E(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7315 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %3 = alloca %"structures::paging::page::Page", align 8
  %4 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %4, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %4, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7319, metadata !DIExpression()), !dbg !7321
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7320, metadata !DIExpression()), !dbg !7322
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7323
  %5 = load i64, ptr %2, align 8, !dbg !7323
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_3 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h49a4c89bf9e7d450E"(i64 %5) #8, !dbg !7323
; call x86_64::structures::paging::page::Page::from_page_table_indices
  %6 = call i64 @_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17h211fe6de1ffafb32E(i16 %recursive_index, i16 %recursive_index, i16 %recursive_index, i16 %_3) #8, !dbg !7324
  store i64 %6, ptr %1, align 8, !dbg !7324
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %1, i64 8, i1 false), !dbg !7324
  %7 = load i64, ptr %3, align 8, !dbg !7325
  ret i64 %7, !dbg !7325
}

; x86_64::structures::paging::mapper::recursive_page_table::p3_page
; Function Attrs: inlinehint noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17hd95a69f985422ac6E(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7326 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %3 = alloca %"structures::paging::page::Page", align 8
  %4 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %4, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %4, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7330, metadata !DIExpression()), !dbg !7332
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7331, metadata !DIExpression()), !dbg !7333
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7334
  %5 = load i64, ptr %2, align 8, !dbg !7334
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_3 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17ha1b3fe0fa2a9e46dE"(i64 %5) #8, !dbg !7334
; call x86_64::structures::paging::page::Page::from_page_table_indices
  %6 = call i64 @_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17h211fe6de1ffafb32E(i16 %recursive_index, i16 %recursive_index, i16 %recursive_index, i16 %_3) #8, !dbg !7335
  store i64 %6, ptr %1, align 8, !dbg !7335
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %1, i64 8, i1 false), !dbg !7335
  %7 = load i64, ptr %3, align 8, !dbg !7336
  ret i64 %7, !dbg !7336
}

; x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h336c2e8c4c3c3b0dE(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7337 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %_4 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7339, metadata !DIExpression()), !dbg !7341
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7340, metadata !DIExpression()), !dbg !7342
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7343
  %4 = load i64, ptr %2, align 8, !dbg !7343
; call x86_64::structures::paging::mapper::recursive_page_table::p2_page
  %5 = call i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p2_page17h0093fa24f01c3bf4E(i64 %4, i16 %recursive_index) #8, !dbg !7343
  store i64 %5, ptr %1, align 8, !dbg !7343
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %1, i64 8, i1 false), !dbg !7343
  %6 = load i64, ptr %_4, align 8, !dbg !7343
; call x86_64::structures::paging::page::Page<S>::start_address
  %_3 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h131177c411beb501E"(i64 %6) #8, !dbg !7343
; call x86_64::addr::VirtAddr::as_mut_ptr
  %7 = call ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17h5fc82bd6470deae1E(i64 %_3) #8, !dbg !7343
  ret ptr %7, !dbg !7344
}

; x86_64::structures::paging::mapper::recursive_page_table::p2_ptr
; Function Attrs: inlinehint noredzone nounwind
define ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h692c119c2d3a4ca4E(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7345 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %_4 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7347, metadata !DIExpression()), !dbg !7349
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7348, metadata !DIExpression()), !dbg !7350
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7351
  %4 = load i64, ptr %2, align 8, !dbg !7351
; call x86_64::structures::paging::mapper::recursive_page_table::p2_page
  %5 = call i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p2_page17he9e851cb6310d31cE(i64 %4, i16 %recursive_index) #8, !dbg !7351
  store i64 %5, ptr %1, align 8, !dbg !7351
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %1, i64 8, i1 false), !dbg !7351
  %6 = load i64, ptr %_4, align 8, !dbg !7351
; call x86_64::structures::paging::page::Page<S>::start_address
  %_3 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h131177c411beb501E"(i64 %6) #8, !dbg !7351
; call x86_64::addr::VirtAddr::as_mut_ptr
  %7 = call ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17h5fc82bd6470deae1E(i64 %_3) #8, !dbg !7351
  ret ptr %7, !dbg !7352
}

; x86_64::structures::paging::mapper::recursive_page_table::p2_page
; Function Attrs: inlinehint noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p2_page17h0093fa24f01c3bf4E(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7353 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %3 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %4 = alloca %"structures::paging::page::Page", align 8
  %5 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %5, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %5, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7355, metadata !DIExpression()), !dbg !7357
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7356, metadata !DIExpression()), !dbg !7358
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !7359
  %6 = load i64, ptr %3, align 8, !dbg !7359
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_3 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17ha1b3fe0fa2a9e46dE"(i64 %6) #8, !dbg !7359
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7360
  %7 = load i64, ptr %2, align 8, !dbg !7360
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_4 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17hcb4ae85b83fea35dE"(i64 %7) #8, !dbg !7360
; call x86_64::structures::paging::page::Page::from_page_table_indices
  %8 = call i64 @_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17h211fe6de1ffafb32E(i16 %recursive_index, i16 %recursive_index, i16 %_3, i16 %_4) #8, !dbg !7361
  store i64 %8, ptr %1, align 8, !dbg !7361
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %1, i64 8, i1 false), !dbg !7361
  %9 = load i64, ptr %4, align 8, !dbg !7362
  ret i64 %9, !dbg !7362
}

; x86_64::structures::paging::mapper::recursive_page_table::p2_page
; Function Attrs: inlinehint noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p2_page17he9e851cb6310d31cE(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7363 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca %"structures::paging::page::Page", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %4 = alloca %"structures::paging::page::Page", align 8
  %5 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %5, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %5, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7365, metadata !DIExpression()), !dbg !7367
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7366, metadata !DIExpression()), !dbg !7368
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !7369
  %6 = load i64, ptr %3, align 8, !dbg !7369
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_3 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h2378ffad5a9f945cE"(i64 %6) #8, !dbg !7369
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7370
  %7 = load i64, ptr %2, align 8, !dbg !7370
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_4 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17hb643843bc105a532E"(i64 %7) #8, !dbg !7370
; call x86_64::structures::paging::page::Page::from_page_table_indices
  %8 = call i64 @_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17h211fe6de1ffafb32E(i16 %recursive_index, i16 %recursive_index, i16 %_3, i16 %_4) #8, !dbg !7371
  store i64 %8, ptr %1, align 8, !dbg !7371
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %1, i64 8, i1 false), !dbg !7371
  %9 = load i64, ptr %4, align 8, !dbg !7372
  ret i64 %9, !dbg !7372
}

; x86_64::structures::paging::mapper::recursive_page_table::p1_ptr
; Function Attrs: inlinehint noredzone nounwind
define internal ptr @_ZN6x86_6410structures6paging6mapper20recursive_page_table6p1_ptr17he7d93dec93fab7b3E(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7373 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %_4 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %3, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %3, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7375, metadata !DIExpression()), !dbg !7377
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7376, metadata !DIExpression()), !dbg !7378
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7379
  %4 = load i64, ptr %2, align 8, !dbg !7379
; call x86_64::structures::paging::mapper::recursive_page_table::p1_page
  %5 = call i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p1_page17h672e677a804ae783E(i64 %4, i16 %recursive_index) #8, !dbg !7379
  store i64 %5, ptr %1, align 8, !dbg !7379
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_4, ptr align 8 %1, i64 8, i1 false), !dbg !7379
  %6 = load i64, ptr %_4, align 8, !dbg !7379
; call x86_64::structures::paging::page::Page<S>::start_address
  %_3 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h131177c411beb501E"(i64 %6) #8, !dbg !7379
; call x86_64::addr::VirtAddr::as_mut_ptr
  %7 = call ptr @_ZN6x86_644addr8VirtAddr10as_mut_ptr17h5fc82bd6470deae1E(i64 %_3) #8, !dbg !7379
  ret ptr %7, !dbg !7380
}

; x86_64::structures::paging::mapper::recursive_page_table::p1_page
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures6paging6mapper20recursive_page_table7p1_page17h672e677a804ae783E(i64 %0, i16 %recursive_index) unnamed_addr #0 !dbg !7381 {
start:
  %1 = alloca i64, align 8
  %2 = alloca %"structures::paging::page::Page", align 8
  %3 = alloca %"structures::paging::page::Page", align 8
  %4 = alloca %"structures::paging::page::Page", align 8
  %recursive_index.dbg.spill = alloca i16, align 2
  %5 = alloca %"structures::paging::page::Page", align 8
  %6 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %6, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %6, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7383, metadata !DIExpression()), !dbg !7385
  store i16 %recursive_index, ptr %recursive_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %recursive_index.dbg.spill, metadata !7384, metadata !DIExpression()), !dbg !7386
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %4, ptr align 8 %page, i64 8, i1 false), !dbg !7387
  %7 = load i64, ptr %4, align 8, !dbg !7387
; call x86_64::structures::paging::page::Page<S>::p4_index
  %_3 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h2378ffad5a9f945cE"(i64 %7) #8, !dbg !7387
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %3, ptr align 8 %page, i64 8, i1 false), !dbg !7388
  %8 = load i64, ptr %3, align 8, !dbg !7388
; call x86_64::structures::paging::page::Page<S>::p3_index
  %_4 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17hb643843bc105a532E"(i64 %8) #8, !dbg !7388
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %2, ptr align 8 %page, i64 8, i1 false), !dbg !7389
  %9 = load i64, ptr %2, align 8, !dbg !7389
; call x86_64::structures::paging::page::Page<S>::p2_index
  %_5 = call i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h39364741a5ae98e8E"(i64 %9) #8, !dbg !7389
; call x86_64::structures::paging::page::Page::from_page_table_indices
  %10 = call i64 @_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17h211fe6de1ffafb32E(i16 %recursive_index, i16 %_3, i16 %_4, i16 %_5) #8, !dbg !7390
  store i64 %10, ptr %1, align 8, !dbg !7390
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %5, ptr align 8 %1, i64 8, i1 false), !dbg !7390
  %11 = load i64, ptr %5, align 8, !dbg !7391
  ret i64 %11, !dbg !7391
}

; x86_64::structures::paging::mapper::MappedFrame::start_address
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper11MappedFrame13start_address17h5310aa514a0ecf46E(ptr align 8 %self) unnamed_addr #1 !dbg !7392 {
start:
  %frame.dbg.spill4 = alloca ptr, align 8
  %frame.dbg.spill2 = alloca ptr, align 8
  %frame.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i64, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7397, metadata !DIExpression()), !dbg !7404
  %_2 = load i64, ptr %self, align 8, !dbg !7405, !range !933, !noundef !25
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb1
  ], !dbg !7406

bb2:                                              ; preds = %start
  unreachable, !dbg !7405

bb3:                                              ; preds = %start
  %frame3 = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size4KiB", ptr %self, i32 0, i32 1, !dbg !7407
  store ptr %frame3, ptr %frame.dbg.spill4, align 8, !dbg !7407
  call void @llvm.dbg.declare(metadata ptr %frame.dbg.spill4, metadata !7398, metadata !DIExpression()), !dbg !7408
  %1 = load i64, ptr %frame3, align 8, !dbg !7409, !noundef !25
  store i64 %1, ptr %0, align 8, !dbg !7409
  br label %bb5, !dbg !7410

bb4:                                              ; preds = %start
  %frame1 = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size2MiB", ptr %self, i32 0, i32 1, !dbg !7411
  store ptr %frame1, ptr %frame.dbg.spill2, align 8, !dbg !7411
  call void @llvm.dbg.declare(metadata ptr %frame.dbg.spill2, metadata !7400, metadata !DIExpression()), !dbg !7412
  %2 = load i64, ptr %frame1, align 8, !dbg !7413, !noundef !25
  store i64 %2, ptr %0, align 8, !dbg !7413
  br label %bb5, !dbg !7414

bb1:                                              ; preds = %start
  %frame = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size1GiB", ptr %self, i32 0, i32 1, !dbg !7415
  store ptr %frame, ptr %frame.dbg.spill, align 8, !dbg !7415
  call void @llvm.dbg.declare(metadata ptr %frame.dbg.spill, metadata !7402, metadata !DIExpression()), !dbg !7416
  %3 = load i64, ptr %frame, align 8, !dbg !7417, !noundef !25
  store i64 %3, ptr %0, align 8, !dbg !7417
  br label %bb5, !dbg !7418

bb5:                                              ; preds = %bb3, %bb4, %bb1
  %4 = load i64, ptr %0, align 8, !dbg !7419, !noundef !25
  ret i64 %4, !dbg !7419
}

; x86_64::structures::paging::mapper::MappedFrame::size
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_6410structures6paging6mapper11MappedFrame4size17h69694cd49c4f49d6E(ptr align 8 %self) unnamed_addr #1 !dbg !7420 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i64, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7424, metadata !DIExpression()), !dbg !7425
  %_2 = load i64, ptr %self, align 8, !dbg !7426, !range !933, !noundef !25
  switch i64 %_2, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb1
  ], !dbg !7427

bb2:                                              ; preds = %start
  unreachable, !dbg !7426

bb3:                                              ; preds = %start
  store i64 4096, ptr %0, align 8, !dbg !7428
  br label %bb5, !dbg !7428

bb4:                                              ; preds = %start
  store i64 2097152, ptr %0, align 8, !dbg !7429
  br label %bb5, !dbg !7429

bb1:                                              ; preds = %start
  store i64 1073741824, ptr %0, align 8, !dbg !7430
  br label %bb5, !dbg !7430

bb5:                                              ; preds = %bb3, %bb4, %bb1
  %1 = load i64, ptr %0, align 8, !dbg !7431, !noundef !25
  ret i64 %1, !dbg !7431
}

; x86_64::structures::paging::mapper::MapperFlush<S>::new
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h45fb15a8ed6006ceE"(i64 %0) unnamed_addr #0 !dbg !7432 {
start:
  %1 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size2MiB>", align 8
  %2 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7436, metadata !DIExpression()), !dbg !7437
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !7438
  %3 = load i64, ptr %1, align 8, !dbg !7439
  ret i64 %3, !dbg !7439
}

; x86_64::structures::paging::mapper::MapperFlush<S>::new
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h5acb0f34be2ee681E"(i64 %0) unnamed_addr #0 !dbg !7440 {
start:
  %1 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size1GiB>", align 8
  %2 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7444, metadata !DIExpression()), !dbg !7445
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !7446
  %3 = load i64, ptr %1, align 8, !dbg !7447
  ret i64 %3, !dbg !7447
}

; x86_64::structures::paging::mapper::MapperFlush<S>::new
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h9dd4a15f34bfb265E"(i64 %0) unnamed_addr #0 !dbg !7448 {
start:
  %1 = alloca %"structures::paging::mapper::MapperFlush<structures::paging::page::Size4KiB>", align 8
  %2 = alloca i64, align 8
  %page = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %page, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %page, metadata !7452, metadata !DIExpression()), !dbg !7453
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %page, i64 8, i1 false), !dbg !7454
  %3 = load i64, ptr %1, align 8, !dbg !7455
  ret i64 %3, !dbg !7455
}

; x86_64::structures::paging::mapper::MapperFlushAll::new
; Function Attrs: inlinehint noredzone nounwind
define internal void @_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17hfa78995c592288f6E() unnamed_addr #0 !dbg !7456 {
start:
  ret void, !dbg !7457
}

; x86_64::structures::paging::page::Page<S>::containing_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$18containing_address17hffdbb52723a4845fE"(i64 %address) unnamed_addr #0 !dbg !7458 {
start:
  %address.dbg.spill = alloca i64, align 8
  %0 = alloca %"structures::paging::page::Page", align 8
  store i64 %address, ptr %address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %address.dbg.spill, metadata !7463, metadata !DIExpression()), !dbg !7464
; call x86_64::addr::VirtAddr::align_down
  %_2 = call i64 @_ZN6x86_644addr8VirtAddr10align_down17h44f21a4edde55fedE(i64 %address, i64 4096) #8, !dbg !7465
  store i64 %_2, ptr %0, align 8, !dbg !7466
  %1 = load i64, ptr %0, align 8, !dbg !7467
  ret i64 %1, !dbg !7467
}

; x86_64::structures::paging::page::Page::from_page_table_indices
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17h211fe6de1ffafb32E(i16 %p4_index, i16 %p3_index, i16 %p2_index, i16 %p1_index) unnamed_addr #0 !dbg !7468 {
start:
  %0 = alloca i64, align 8
  %p1_index.dbg.spill = alloca i16, align 2
  %p2_index.dbg.spill = alloca i16, align 2
  %p3_index.dbg.spill = alloca i16, align 2
  %p4_index.dbg.spill = alloca i16, align 2
  %_20 = alloca { i64, i64 }, align 8
  %_16 = alloca { i64, i64 }, align 8
  %_12 = alloca { i64, i64 }, align 8
  %_8 = alloca { i64, i64 }, align 8
  %addr = alloca i64, align 8
  %1 = alloca %"structures::paging::page::Page", align 8
  store i16 %p4_index, ptr %p4_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %p4_index.dbg.spill, metadata !7472, metadata !DIExpression()), !dbg !7478
  store i16 %p3_index, ptr %p3_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %p3_index.dbg.spill, metadata !7473, metadata !DIExpression()), !dbg !7479
  store i16 %p2_index, ptr %p2_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %p2_index.dbg.spill, metadata !7474, metadata !DIExpression()), !dbg !7480
  store i16 %p1_index, ptr %p1_index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %p1_index.dbg.spill, metadata !7475, metadata !DIExpression()), !dbg !7481
  call void @llvm.dbg.declare(metadata ptr %addr, metadata !7476, metadata !DIExpression()), !dbg !7482
  store i64 0, ptr %addr, align 8, !dbg !7483
  store i64 39, ptr %_8, align 8, !dbg !7484
  %2 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 1, !dbg !7484
  store i64 48, ptr %2, align 8, !dbg !7484
; call x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for u64>::from
  %_9 = call i64 @"_ZN6x86_6410structures6paging10page_table115_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$u64$GT$4from17h3ab87f6650e202ffE"(i16 %p4_index) #8, !dbg !7485
  %3 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 0, !dbg !7486
  %4 = load i64, ptr %3, align 8, !dbg !7486, !noundef !25
  %5 = getelementptr inbounds { i64, i64 }, ptr %_8, i32 0, i32 1, !dbg !7486
  %6 = load i64, ptr %5, align 8, !dbg !7486, !noundef !25
; call <u64 as bit_field::BitField>::set_bits
  %_6 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17h1fe3c17f8f636016E"(ptr align 8 %addr, i64 %4, i64 %6, i64 %_9) #8, !dbg !7486
  store i64 30, ptr %_12, align 8, !dbg !7487
  %7 = getelementptr inbounds { i64, i64 }, ptr %_12, i32 0, i32 1, !dbg !7487
  store i64 39, ptr %7, align 8, !dbg !7487
; call x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for u64>::from
  %_13 = call i64 @"_ZN6x86_6410structures6paging10page_table115_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$u64$GT$4from17h3ab87f6650e202ffE"(i16 %p3_index) #8, !dbg !7488
  %8 = getelementptr inbounds { i64, i64 }, ptr %_12, i32 0, i32 0, !dbg !7489
  %9 = load i64, ptr %8, align 8, !dbg !7489, !noundef !25
  %10 = getelementptr inbounds { i64, i64 }, ptr %_12, i32 0, i32 1, !dbg !7489
  %11 = load i64, ptr %10, align 8, !dbg !7489, !noundef !25
; call <u64 as bit_field::BitField>::set_bits
  %_10 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17h1fe3c17f8f636016E"(ptr align 8 %addr, i64 %9, i64 %11, i64 %_13) #8, !dbg !7489
  store i64 21, ptr %_16, align 8, !dbg !7490
  %12 = getelementptr inbounds { i64, i64 }, ptr %_16, i32 0, i32 1, !dbg !7490
  store i64 30, ptr %12, align 8, !dbg !7490
; call x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for u64>::from
  %_17 = call i64 @"_ZN6x86_6410structures6paging10page_table115_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$u64$GT$4from17h3ab87f6650e202ffE"(i16 %p2_index) #8, !dbg !7491
  %13 = getelementptr inbounds { i64, i64 }, ptr %_16, i32 0, i32 0, !dbg !7492
  %14 = load i64, ptr %13, align 8, !dbg !7492, !noundef !25
  %15 = getelementptr inbounds { i64, i64 }, ptr %_16, i32 0, i32 1, !dbg !7492
  %16 = load i64, ptr %15, align 8, !dbg !7492, !noundef !25
; call <u64 as bit_field::BitField>::set_bits
  %_14 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17h1fe3c17f8f636016E"(ptr align 8 %addr, i64 %14, i64 %16, i64 %_17) #8, !dbg !7492
  store i64 12, ptr %_20, align 8, !dbg !7493
  %17 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 1, !dbg !7493
  store i64 21, ptr %17, align 8, !dbg !7493
; call x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for u64>::from
  %_21 = call i64 @"_ZN6x86_6410structures6paging10page_table115_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$u64$GT$4from17h3ab87f6650e202ffE"(i16 %p1_index) #8, !dbg !7494
  %18 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 0, !dbg !7495
  %19 = load i64, ptr %18, align 8, !dbg !7495, !noundef !25
  %20 = getelementptr inbounds { i64, i64 }, ptr %_20, i32 0, i32 1, !dbg !7495
  %21 = load i64, ptr %20, align 8, !dbg !7495, !noundef !25
; call <u64 as bit_field::BitField>::set_bits
  %_18 = call align 8 ptr @"_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17h1fe3c17f8f636016E"(ptr align 8 %addr, i64 %19, i64 %21, i64 %_21) #8, !dbg !7495
  %_23 = load i64, ptr %addr, align 8, !dbg !7496, !noundef !25
; call x86_64::addr::VirtAddr::new
  %_22 = call i64 @_ZN6x86_644addr8VirtAddr3new17hdef977acfd872357E(i64 %_23) #8, !dbg !7497
; call x86_64::structures::paging::page::Page<S>::containing_address
  %22 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$18containing_address17hffdbb52723a4845fE"(i64 %_22) #8, !dbg !7498
  store i64 %22, ptr %0, align 8, !dbg !7498
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %0, i64 8, i1 false), !dbg !7498
  %23 = load i64, ptr %1, align 8, !dbg !7499
  ret i64 %23, !dbg !7499
}

; x86_64::structures::paging::page::Page::p1_index
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_6410structures6paging4page4Page8p1_index17hf024c0b100813d97E(i64 %0) unnamed_addr #0 !dbg !7500 {
start:
  %1 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !7504, metadata !DIExpression()), !dbg !7505
  %_2 = load i64, ptr %self, align 8, !dbg !7506, !noundef !25
; call x86_64::addr::VirtAddr::p1_index
  %2 = call i16 @_ZN6x86_644addr8VirtAddr8p1_index17h3953ca10aaf99140E(i64 %_2) #8, !dbg !7506
  ret i16 %2, !dbg !7507
}

; <x86_64::structures::paging::page::AddressNotAligned as core::fmt::Display>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN90_$LT$x86_64..structures..paging..page..AddressNotAligned$u20$as$u20$core..fmt..Display$GT$3fmt17h42479e2832d71d73E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7508 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca %"core::fmt::Arguments<'_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7514, metadata !DIExpression()), !dbg !7516
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7515, metadata !DIExpression()), !dbg !7517
; call core::fmt::Arguments::new_v1
  call void @_ZN4core3fmt9Arguments6new_v117h3c610cbbb56b842dE(ptr sret(%"core::fmt::Arguments<'_>") %_3, ptr align 8 @alloc9473, i64 1, ptr align 8 @alloc6469, i64 0) #8, !dbg !7518
; call core::fmt::Formatter::write_fmt
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17hdaf9fe3e5a563dffE(ptr align 8 %f, ptr %_3) #8, !dbg !7518
  ret i1 %0, !dbg !7519
}

; x86_64::structures::paging::page_table::PageTableEntry::is_unused
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h299c39c2ff9410a8E(ptr align 8 %self) unnamed_addr #0 !dbg !7520 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7525, metadata !DIExpression()), !dbg !7526
  %_2 = load i64, ptr %self, align 8, !dbg !7527, !noundef !25
  %0 = icmp eq i64 %_2, 0, !dbg !7527
  ret i1 %0, !dbg !7528
}

; x86_64::structures::paging::page_table::PageTableEntry::set_unused
; Function Attrs: inlinehint noredzone nounwind
define internal void @_ZN6x86_6410structures6paging10page_table14PageTableEntry10set_unused17h374990b0191a3fd6E(ptr align 8 %self) unnamed_addr #0 !dbg !7529 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7533, metadata !DIExpression()), !dbg !7534
  store i64 0, ptr %self, align 8, !dbg !7535
  ret void, !dbg !7536
}

; x86_64::structures::paging::page_table::PageTableEntry::flags
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17hbf26fff7eaaba555E(ptr align 8 %self) unnamed_addr #0 !dbg !7537 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7541, metadata !DIExpression()), !dbg !7542
  %_2 = load i64, ptr %self, align 8, !dbg !7543, !noundef !25
; call x86_64::structures::paging::page_table::PageTableFlags::from_bits_truncate
  %0 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags18from_bits_truncate17h6ffffd9fda8c41ebE(i64 %_2) #8, !dbg !7544
  ret i64 %0, !dbg !7545
}

; x86_64::structures::paging::page_table::PageTableEntry::addr
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17he4409c5fb1bf4b20E(ptr align 8 %self) unnamed_addr #0 !dbg !7546 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7550, metadata !DIExpression()), !dbg !7551
  %_3 = load i64, ptr %self, align 8, !dbg !7552, !noundef !25
  %_2 = and i64 %_3, 4503599627366400, !dbg !7552
; call x86_64::addr::PhysAddr::new
  %0 = call i64 @_ZN6x86_644addr8PhysAddr3new17hfc60fdd74af179cbE(i64 %_2) #8, !dbg !7553
  ret i64 %0, !dbg !7554
}

; x86_64::structures::paging::page_table::PageTableEntry::frame
; Function Attrs: inlinehint noredzone nounwind
define internal void @_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17heed0719e1202e6c0E(ptr sret(%"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>") %0, ptr align 8 %self) unnamed_addr #0 !dbg !7555 {
start:
  %1 = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_11 = alloca %"structures::paging::frame::PhysFrame", align 8
  %_9 = alloca i64, align 8
  %_5 = alloca i64, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7559, metadata !DIExpression()), !dbg !7560
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %2 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17hbf26fff7eaaba555E(ptr align 8 %self) #8, !dbg !7561
  store i64 %2, ptr %_5, align 8, !dbg !7561
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_3 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h961614b9ab75fbccE(ptr align 8 %_5, i64 1) #8, !dbg !7561
  %_2 = xor i1 %_3, true, !dbg !7562
  br i1 %_2, label %bb3, label %bb4, !dbg !7562

bb4:                                              ; preds = %start
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %3 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17hbf26fff7eaaba555E(ptr align 8 %self) #8, !dbg !7563
  store i64 %3, ptr %_9, align 8, !dbg !7563
; call x86_64::structures::paging::page_table::PageTableFlags::contains
  %_7 = call zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h961614b9ab75fbccE(ptr align 8 %_9, i64 128) #8, !dbg !7563
  br i1 %_7, label %bb7, label %bb8, !dbg !7563

bb3:                                              ; preds = %start
  %4 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %0, i32 0, i32 1, !dbg !7564
  store i8 0, ptr %4, align 1, !dbg !7564
  store i8 1, ptr %0, align 8, !dbg !7564
  br label %bb11, !dbg !7565

bb11:                                             ; preds = %bb8, %bb7, %bb3
  ret void, !dbg !7566

bb8:                                              ; preds = %bb4
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_12 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17he4409c5fb1bf4b20E(ptr align 8 %self) #8, !dbg !7567
; call x86_64::structures::paging::frame::PhysFrame<S>::containing_address
  %5 = call i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17h1696f42fadef33e1E"(i64 %_12) #8, !dbg !7568
  store i64 %5, ptr %1, align 8, !dbg !7568
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_11, ptr align 8 %1, i64 8, i1 false), !dbg !7568
  %6 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Ok", ptr %0, i32 0, i32 1, !dbg !7569
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %6, ptr align 8 %_11, i64 8, i1 false), !dbg !7569
  store i8 0, ptr %0, align 8, !dbg !7569
  br label %bb11, !dbg !7570

bb7:                                              ; preds = %bb4
  %7 = getelementptr inbounds %"core::result::Result<structures::paging::frame::PhysFrame, structures::paging::page_table::FrameError>::Err", ptr %0, i32 0, i32 1, !dbg !7571
  store i8 1, ptr %7, align 1, !dbg !7571
  store i8 1, ptr %0, align 8, !dbg !7571
  br label %bb11, !dbg !7570
}

; x86_64::structures::paging::page_table::PageTableEntry::set_flags
; Function Attrs: inlinehint noredzone nounwind
define internal void @_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17h8fb26921e38eb6bdE(ptr align 8 %self, i64 %0) unnamed_addr #0 !dbg !7572 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %flags = alloca i64, align 8
  store i64 %0, ptr %flags, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7576, metadata !DIExpression()), !dbg !7578
  call void @llvm.dbg.declare(metadata ptr %flags, metadata !7577, metadata !DIExpression()), !dbg !7579
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %_4 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17he4409c5fb1bf4b20E(ptr align 8 %self) #8, !dbg !7580
; call x86_64::addr::PhysAddr::as_u64
  %_3 = call i64 @_ZN6x86_644addr8PhysAddr6as_u6417h37733601540f4a7cE(i64 %_4) #8, !dbg !7580
; call x86_64::structures::paging::page_table::PageTableFlags::bits
  %_6 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags4bits17hd9bbcf9de43fa6aeE(ptr align 8 %flags) #8, !dbg !7581
  %1 = or i64 %_3, %_6, !dbg !7582
  store i64 %1, ptr %self, align 8, !dbg !7582
  ret void, !dbg !7583
}

; <x86_64::structures::paging::page_table::PageTableEntry as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableEntry$u20$as$u20$core..fmt..Debug$GT$3fmt17h210e0549492f880bE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7584 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_16 = alloca i64, align 8
  %_10 = alloca i64, align 8
  %f1 = alloca %"core::fmt::builders::DebugStruct<'_, '_>", align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7589, metadata !DIExpression()), !dbg !7593
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7590, metadata !DIExpression()), !dbg !7594
  call void @llvm.dbg.declare(metadata ptr %f1, metadata !7591, metadata !DIExpression()), !dbg !7595
; call core::fmt::Formatter::debug_struct
  call void @_ZN4core3fmt9Formatter12debug_struct17hb590c568c03043bcE(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>") %f1, ptr align 8 %f, ptr align 1 @alloc9839, i64 14) #8, !dbg !7596
; call x86_64::structures::paging::page_table::PageTableEntry::addr
  %0 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17he4409c5fb1bf4b20E(ptr align 8 %self) #8, !dbg !7597
  store i64 %0, ptr %_10, align 8, !dbg !7597
; call core::fmt::builders::DebugStruct::field
  %_5 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h9b01d721a0c54b37E(ptr align 8 %f1, ptr align 1 @alloc9840, i64 4, ptr align 1 %_10, ptr align 8 @vtable.j) #8, !dbg !7598
; call x86_64::structures::paging::page_table::PageTableEntry::flags
  %1 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17hbf26fff7eaaba555E(ptr align 8 %self) #8, !dbg !7599
  store i64 %1, ptr %_16, align 8, !dbg !7599
; call core::fmt::builders::DebugStruct::field
  %_11 = call align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h9b01d721a0c54b37E(ptr align 8 %f1, ptr align 1 @alloc10387, i64 5, ptr align 1 %_16, ptr align 8 @vtable.k) #8, !dbg !7600
; call core::fmt::builders::DebugStruct::finish
  %2 = call zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h65483d049f6060d5E(ptr align 8 %f1) #8, !dbg !7601
  ret i1 %2, !dbg !7602
}

; x86_64::structures::paging::page_table::PageTable::new
; Function Attrs: inlinehint noredzone nounwind
define internal void @_ZN6x86_6410structures6paging10page_table9PageTable3new17h211d04c54a162924E(ptr sret(%"structures::paging::page_table::PageTable") %0) unnamed_addr #0 !dbg !7603 {
start:
  %_1 = alloca [512 x i64], align 8
  %1 = getelementptr inbounds [512 x i64], ptr %_1, i64 0, i64 0, !dbg !7606
  call void @llvm.memset.p0.i64(ptr align 8 %1, i8 0, i64 4096, i1 false), !dbg !7606
  call void @llvm.memcpy.p0.p0.i64(ptr align 4096 %0, ptr align 8 %_1, i64 4096, i1 false), !dbg !7607
  ret void, !dbg !7608
}

; <x86_64::structures::paging::page_table::PageTable as core::ops::index::Index<x86_64::structures::paging::page_table::PageTableIndex>>::index
; Function Attrs: inlinehint noredzone nounwind
define internal align 8 ptr @"_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hd10b30ea71d4ae3cE"(ptr align 4096 %self, i16 %index, ptr align 8 %0) unnamed_addr #0 !dbg !7609 {
start:
  %index.dbg.spill = alloca i16, align 2
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7614, metadata !DIExpression()), !dbg !7616
  store i16 %index, ptr %index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !7615, metadata !DIExpression()), !dbg !7617
; call x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for usize>::from
  %_3 = call i64 @"_ZN6x86_6410structures6paging10page_table117_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$usize$GT$4from17h58f94a0e5ae8de48E"(i16 %index) #8, !dbg !7618
  %_5 = icmp ult i64 %_3, 512, !dbg !7619
  %1 = call i1 @llvm.expect.i1(i1 %_5, i1 true), !dbg !7619
  br i1 %1, label %bb2, label %panic, !dbg !7619

bb2:                                              ; preds = %start
  %2 = getelementptr inbounds [512 x i64], ptr %self, i64 0, i64 %_3, !dbg !7620
  ret ptr %2, !dbg !7621

panic:                                            ; preds = %start
; call core::panicking::panic_bounds_check
  call void @_ZN4core9panicking18panic_bounds_check17h4e6d49d6308b939dE(i64 %_3, i64 512, ptr align 8 %0) #9, !dbg !7619
  unreachable, !dbg !7619
}

; <x86_64::structures::paging::page_table::PageTable as core::ops::index::IndexMut<x86_64::structures::paging::page_table::PageTableIndex>>::index_mut
; Function Attrs: inlinehint noredzone nounwind
define internal align 8 ptr @"_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h6a42fcdf8130a8ccE"(ptr align 4096 %self, i16 %index, ptr align 8 %0) unnamed_addr #0 !dbg !7622 {
start:
  %index.dbg.spill = alloca i16, align 2
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7627, metadata !DIExpression()), !dbg !7629
  store i16 %index, ptr %index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !7628, metadata !DIExpression()), !dbg !7630
; call x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for usize>::from
  %_3 = call i64 @"_ZN6x86_6410structures6paging10page_table117_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$usize$GT$4from17h58f94a0e5ae8de48E"(i16 %index) #8, !dbg !7631
  %_5 = icmp ult i64 %_3, 512, !dbg !7632
  %1 = call i1 @llvm.expect.i1(i1 %_5, i1 true), !dbg !7632
  br i1 %1, label %bb2, label %panic, !dbg !7632

bb2:                                              ; preds = %start
  %2 = getelementptr inbounds [512 x i64], ptr %self, i64 0, i64 %_3, !dbg !7633
  ret ptr %2, !dbg !7634

panic:                                            ; preds = %start
; call core::panicking::panic_bounds_check
  call void @_ZN4core9panicking18panic_bounds_check17h4e6d49d6308b939dE(i64 %_3, i64 512, ptr align 8 %0) #9, !dbg !7632
  unreachable, !dbg !7632
}

; <x86_64::structures::paging::page_table::PageTable as core::default::Default>::default
; Function Attrs: noredzone nounwind
define void @"_ZN92_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..default..Default$GT$7default17h62fb3a82d1fae694E"(ptr sret(%"structures::paging::page_table::PageTable") %0) unnamed_addr #1 !dbg !7635 {
start:
; call x86_64::structures::paging::page_table::PageTable::new
  call void @_ZN6x86_6410structures6paging10page_table9PageTable3new17h211d04c54a162924E(ptr sret(%"structures::paging::page_table::PageTable") %0) #8, !dbg !7637
  ret void, !dbg !7638
}

; <x86_64::structures::paging::page_table::PageTable as core::fmt::Debug>::fmt
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN86_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17hb0233d3ae0177d17E"(ptr align 4096 %self, ptr align 8 %f) unnamed_addr #0 !dbg !7639 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7644, metadata !DIExpression()), !dbg !7646
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7645, metadata !DIExpression()), !dbg !7647
; call core::array::<impl core::ops::index::Index<I> for [T; N]>::index
  %0 = call { ptr, i64 } @"_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h06535711c673732bE"(ptr align 8 %self, ptr align 8 @alloc9849) #8, !dbg !7648
  %_4.0 = extractvalue { ptr, i64 } %0, 0, !dbg !7648
  %_4.1 = extractvalue { ptr, i64 } %0, 1, !dbg !7648
; call <[T] as core::fmt::Debug>::fmt
  %1 = call zeroext i1 @"_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17h1af1ffabcd9681f6E"(ptr align 8 %_4.0, i64 %_4.1, ptr align 8 %f) #8, !dbg !7648
  ret i1 %1, !dbg !7649
}

; x86_64::structures::paging::page_table::PageTableIndex::new_truncate
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_6410structures6paging10page_table14PageTableIndex12new_truncate17h2fdabe118884a4cdE(i16 %index) unnamed_addr #0 !dbg !7650 {
start:
  %index.dbg.spill = alloca i16, align 2
  %0 = alloca i16, align 2
  store i16 %index, ptr %index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !7654, metadata !DIExpression()), !dbg !7655
  %_2 = urem i16 %index, 512, !dbg !7656
  store i16 %_2, ptr %0, align 2, !dbg !7657
  %1 = load i16, ptr %0, align 2, !dbg !7658, !noundef !25
  ret i16 %1, !dbg !7658
}

; x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for u64>::from
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @"_ZN6x86_6410structures6paging10page_table115_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$u64$GT$4from17h3ab87f6650e202ffE"(i16 %index) unnamed_addr #0 !dbg !7659 {
start:
  %small.dbg.spill.i = alloca i16, align 2
  %index.dbg.spill = alloca i16, align 2
  store i16 %index, ptr %index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !7664, metadata !DIExpression()), !dbg !7665
  store i16 %index, ptr %small.dbg.spill.i, align 2
  call void @llvm.dbg.declare(metadata ptr %small.dbg.spill.i, metadata !5079, metadata !DIExpression()), !dbg !7666
  %0 = zext i16 %index to i64, !dbg !7668
  ret i64 %0, !dbg !7669
}

; x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageTableIndex> for usize>::from
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @"_ZN6x86_6410structures6paging10page_table117_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$usize$GT$4from17h58f94a0e5ae8de48E"(i16 %index) unnamed_addr #0 !dbg !7670 {
start:
  %small.dbg.spill.i = alloca i16, align 2
  %index.dbg.spill = alloca i16, align 2
  store i16 %index, ptr %index.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %index.dbg.spill, metadata !7675, metadata !DIExpression()), !dbg !7676
  store i16 %index, ptr %small.dbg.spill.i, align 2
  call void @llvm.dbg.declare(metadata ptr %small.dbg.spill.i, metadata !7677, metadata !DIExpression()), !dbg !7683
  %0 = zext i16 %index to i64, !dbg !7685
  ret i64 %0, !dbg !7686
}

; x86_64::structures::paging::page_table::PageOffset::new_truncate
; Function Attrs: inlinehint noredzone nounwind
define internal i16 @_ZN6x86_6410structures6paging10page_table10PageOffset12new_truncate17h807dedc96318df91E(i16 %offset) unnamed_addr #0 !dbg !7687 {
start:
  %offset.dbg.spill = alloca i16, align 2
  %0 = alloca i16, align 2
  store i16 %offset, ptr %offset.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill, metadata !7691, metadata !DIExpression()), !dbg !7692
  %_2 = urem i16 %offset, 4096, !dbg !7693
  store i16 %_2, ptr %0, align 2, !dbg !7694
  %1 = load i16, ptr %0, align 2, !dbg !7695, !noundef !25
  ret i16 %1, !dbg !7695
}

; x86_64::structures::paging::page_table::<impl core::convert::From<x86_64::structures::paging::page_table::PageOffset> for u64>::from
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @"_ZN6x86_6410structures6paging10page_table111_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageOffset$GT$$u20$for$u20$u64$GT$4from17hbbc495d2e6f864f4E"(i16 %offset) unnamed_addr #0 !dbg !7696 {
start:
  %small.dbg.spill.i = alloca i16, align 2
  %offset.dbg.spill = alloca i16, align 2
  store i16 %offset, ptr %offset.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %offset.dbg.spill, metadata !7701, metadata !DIExpression()), !dbg !7702
  store i16 %offset, ptr %small.dbg.spill.i, align 2
  call void @llvm.dbg.declare(metadata ptr %small.dbg.spill.i, metadata !5079, metadata !DIExpression()), !dbg !7703
  %0 = zext i16 %offset to i64, !dbg !7705
  ret i64 %0, !dbg !7706
}

; x86_64::structures::paging::page_table::PageTableLevel::next_lower_level
; Function Attrs: noredzone nounwind
define i8 @_ZN6x86_6410structures6paging10page_table14PageTableLevel16next_lower_level17h589f4f4d6e2fb212E(i8 %0) unnamed_addr #1 !dbg !7707 {
start:
  %1 = alloca i8, align 1
  %self = alloca i8, align 1
  store i8 %0, ptr %self, align 1
  call void @llvm.dbg.declare(metadata ptr %self, metadata !7724, metadata !DIExpression()), !dbg !7725
  %2 = load i8, ptr %self, align 1, !dbg !7726, !range !7727, !noundef !25
  %_2 = zext i8 %2 to i64, !dbg !7726
  switch i64 %_2, label %bb2 [
    i64 1, label %bb1
    i64 2, label %bb5
    i64 3, label %bb4
    i64 4, label %bb3
  ], !dbg !7728

bb2:                                              ; preds = %start
  unreachable, !dbg !7726

bb1:                                              ; preds = %start
  store i8 0, ptr %1, align 1, !dbg !7729
  br label %bb6, !dbg !7729

bb5:                                              ; preds = %start
  store i8 1, ptr %1, align 1, !dbg !7730
  br label %bb6, !dbg !7731

bb4:                                              ; preds = %start
  store i8 2, ptr %1, align 1, !dbg !7732
  br label %bb6, !dbg !7733

bb3:                                              ; preds = %start
  store i8 3, ptr %1, align 1, !dbg !7734
  br label %bb6, !dbg !7735

bb6:                                              ; preds = %bb1, %bb5, %bb4, %bb3
  %3 = load i8, ptr %1, align 1, !dbg !7736, !range !3177, !noundef !25
  ret i8 %3, !dbg !7736
}

; x86_64::structures::paging::page_table::PageTableLevel::table_address_space_alignment
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_6410structures6paging10page_table14PageTableLevel29table_address_space_alignment17he16711a8d9678a2bE(i8 %0) unnamed_addr #1 !dbg !7737 {
start:
  %self = alloca i8, align 1
  store i8 %0, ptr %self, align 1
  call void @llvm.dbg.declare(metadata ptr %self, metadata !7741, metadata !DIExpression()), !dbg !7742
  %1 = load i8, ptr %self, align 1, !dbg !7743, !range !7727, !noundef !25
  %_5 = zext i8 %1 to i64, !dbg !7743
  %_6 = icmp sge i64 4, %_5, !dbg !7743
  call void @llvm.assume(i1 %_6), !dbg !7743
  %_7 = icmp sle i64 1, %_5, !dbg !7743
  call void @llvm.assume(i1 %_7), !dbg !7743
  %_4 = trunc i64 %_5 to i8, !dbg !7743
  %2 = call { i8, i1 } @llvm.umul.with.overflow.i8(i8 %_4, i8 9), !dbg !7743
  %_8.0 = extractvalue { i8, i1 } %2, 0, !dbg !7743
  %_8.1 = extractvalue { i8, i1 } %2, 1, !dbg !7743
  %3 = call i1 @llvm.expect.i1(i1 %_8.1, i1 false), !dbg !7743
  br i1 %3, label %panic, label %bb1, !dbg !7743

bb1:                                              ; preds = %start
  %4 = call { i8, i1 } @llvm.uadd.with.overflow.i8(i8 %_8.0, i8 12), !dbg !7744
  %_9.0 = extractvalue { i8, i1 } %4, 0, !dbg !7744
  %_9.1 = extractvalue { i8, i1 } %4, 1, !dbg !7744
  %5 = call i1 @llvm.expect.i1(i1 %_9.1, i1 false), !dbg !7744
  br i1 %5, label %panic1, label %bb2, !dbg !7744

panic:                                            ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @str.a, i64 33, ptr align 8 @alloc9851) #9, !dbg !7743
  unreachable, !dbg !7743

bb2:                                              ; preds = %bb1
  %6 = and i8 %_9.0, -64, !dbg !7745
  %_10.1 = icmp ne i8 %6, 0, !dbg !7745
  %7 = zext i8 %_9.0 to i64, !dbg !7745
  %8 = and i64 %7, 63, !dbg !7745
  %_10.0 = shl i64 1, %8, !dbg !7745
  %9 = call i1 @llvm.expect.i1(i1 %_10.1, i1 false), !dbg !7745
  br i1 %9, label %panic2, label %bb3, !dbg !7745

panic1:                                           ; preds = %bb1
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @str.7, i64 28, ptr align 8 @alloc9853) #9, !dbg !7744
  unreachable, !dbg !7744

bb3:                                              ; preds = %bb2
  ret i64 %_10.0, !dbg !7746

panic2:                                           ; preds = %bb2
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @str.1, i64 35, ptr align 8 @alloc9855) #9, !dbg !7745
  unreachable, !dbg !7745
}

; x86_64::structures::paging::page_table::PageTableLevel::entry_address_space_alignment
; Function Attrs: noredzone nounwind
define i64 @_ZN6x86_6410structures6paging10page_table14PageTableLevel29entry_address_space_alignment17h8e46c8e5cf4f329fE(i8 %0) unnamed_addr #1 !dbg !7747 {
start:
  %self = alloca i8, align 1
  store i8 %0, ptr %self, align 1
  call void @llvm.dbg.declare(metadata ptr %self, metadata !7749, metadata !DIExpression()), !dbg !7750
  %1 = load i8, ptr %self, align 1, !dbg !7751, !range !7727, !noundef !25
  %_6 = zext i8 %1 to i64, !dbg !7751
  %_7 = icmp sge i64 4, %_6, !dbg !7751
  call void @llvm.assume(i1 %_7), !dbg !7751
  %_8 = icmp sle i64 1, %_6, !dbg !7751
  call void @llvm.assume(i1 %_8), !dbg !7751
  %_5 = trunc i64 %_6 to i8, !dbg !7751
  %_9.0 = sub i8 %_5, 1, !dbg !7752
  %_9.1 = icmp ult i8 %_5, 1, !dbg !7752
  %2 = call i1 @llvm.expect.i1(i1 %_9.1, i1 false), !dbg !7752
  br i1 %2, label %panic, label %bb1, !dbg !7752

bb1:                                              ; preds = %start
  %3 = call { i8, i1 } @llvm.umul.with.overflow.i8(i8 %_9.0, i8 9), !dbg !7753
  %_10.0 = extractvalue { i8, i1 } %3, 0, !dbg !7753
  %_10.1 = extractvalue { i8, i1 } %3, 1, !dbg !7753
  %4 = call i1 @llvm.expect.i1(i1 %_10.1, i1 false), !dbg !7753
  br i1 %4, label %panic1, label %bb2, !dbg !7753

panic:                                            ; preds = %start
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @str.0, i64 33, ptr align 8 @alloc9857) #9, !dbg !7752
  unreachable, !dbg !7752

bb2:                                              ; preds = %bb1
  %5 = call { i8, i1 } @llvm.uadd.with.overflow.i8(i8 %_10.0, i8 12), !dbg !7754
  %_11.0 = extractvalue { i8, i1 } %5, 0, !dbg !7754
  %_11.1 = extractvalue { i8, i1 } %5, 1, !dbg !7754
  %6 = call i1 @llvm.expect.i1(i1 %_11.1, i1 false), !dbg !7754
  br i1 %6, label %panic2, label %bb3, !dbg !7754

panic1:                                           ; preds = %bb1
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @str.a, i64 33, ptr align 8 @alloc9859) #9, !dbg !7753
  unreachable, !dbg !7753

bb3:                                              ; preds = %bb2
  %7 = and i8 %_11.0, -64, !dbg !7755
  %_12.1 = icmp ne i8 %7, 0, !dbg !7755
  %8 = zext i8 %_11.0 to i64, !dbg !7755
  %9 = and i64 %8, 63, !dbg !7755
  %_12.0 = shl i64 1, %9, !dbg !7755
  %10 = call i1 @llvm.expect.i1(i1 %_12.1, i1 false), !dbg !7755
  br i1 %10, label %panic3, label %bb4, !dbg !7755

panic2:                                           ; preds = %bb2
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @str.7, i64 28, ptr align 8 @alloc9861) #9, !dbg !7754
  unreachable, !dbg !7754

bb4:                                              ; preds = %bb3
  ret i64 %_12.0, !dbg !7756

panic3:                                           ; preds = %bb3
; call core::panicking::panic
  call void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1 @str.1, i64 35, ptr align 8 @alloc9863) #9, !dbg !7755
  unreachable, !dbg !7755
}

; x86_64::PrivilegeLevel::from_u16
; Function Attrs: inlinehint noredzone nounwind
define internal i8 @_ZN6x86_6414PrivilegeLevel8from_u1617he0c9c25db9d5bbfcE(i16 %value) unnamed_addr #0 !dbg !7757 {
start:
  %value.dbg.spill = alloca i16, align 2
  %_8 = alloca [1 x { ptr, ptr }], align 8
  %_4 = alloca %"core::fmt::Arguments<'_>", align 8
  %i = alloca i16, align 2
  %0 = alloca i8, align 1
  store i16 %value, ptr %value.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %value.dbg.spill, metadata !7761, metadata !DIExpression()), !dbg !7764
  call void @llvm.dbg.declare(metadata ptr %i, metadata !7762, metadata !DIExpression()), !dbg !7765
  switch i16 %value, label %bb1 [
    i16 0, label %bb2
    i16 1, label %bb3
    i16 2, label %bb4
    i16 3, label %bb5
  ], !dbg !7766

bb1:                                              ; preds = %start
  store i16 %value, ptr %i, align 2, !dbg !7767
; call core::fmt::ArgumentV1::new_display
  %1 = call { ptr, ptr } @_ZN4core3fmt10ArgumentV111new_display17h573d4a0f335c61e4E(ptr align 2 %i) #8, !dbg !7768
  %_9.0 = extractvalue { ptr, ptr } %1, 0, !dbg !7768
  %_9.1 = extractvalue { ptr, ptr } %1, 1, !dbg !7768
  %2 = getelementptr inbounds [1 x { ptr, ptr }], ptr %_8, i64 0, i64 0, !dbg !7768
  %3 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 0, !dbg !7768
  store ptr %_9.0, ptr %3, align 8, !dbg !7768
  %4 = getelementptr inbounds { ptr, ptr }, ptr %2, i32 0, i32 1, !dbg !7768
  store ptr %_9.1, ptr %4, align 8, !dbg !7768
; call core::fmt::Arguments::new_v1
  call void @_ZN4core3fmt9Arguments6new_v117h3c610cbbb56b842dE(ptr sret(%"core::fmt::Arguments<'_>") %_4, ptr align 8 @alloc6468, i64 2, ptr align 8 %_8, i64 1) #8, !dbg !7768
; call core::panicking::panic_fmt
  call void @_ZN4core9panicking9panic_fmt17hda3097b88687bbd9E(ptr %_4, ptr align 8 @alloc9865) #9, !dbg !7768
  unreachable, !dbg !7768

bb2:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !7769
  br label %bb8, !dbg !7769

bb3:                                              ; preds = %start
  store i8 1, ptr %0, align 1, !dbg !7770
  br label %bb8, !dbg !7770

bb4:                                              ; preds = %start
  store i8 2, ptr %0, align 1, !dbg !7771
  br label %bb8, !dbg !7771

bb5:                                              ; preds = %start
  store i8 3, ptr %0, align 1, !dbg !7772
  br label %bb8, !dbg !7772

bb8:                                              ; preds = %bb2, %bb3, %bb4, %bb5
  %5 = load i8, ptr %0, align 1, !dbg !7773, !range !3181, !noundef !25
  ret i8 %5, !dbg !7773
}

; <x86_64::addr::PhysAddr as core::cmp::PartialEq>::eq
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN63_$LT$x86_64..addr..PhysAddr$u20$as$u20$core..cmp..PartialEq$GT$2eq17h8c43f62701bc4fbaE"(ptr align 8 %self, ptr align 8 %other) unnamed_addr #0 !dbg !7774 {
start:
  %other.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7779, metadata !DIExpression()), !dbg !7781
  store ptr %other, ptr %other.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %other.dbg.spill, metadata !7780, metadata !DIExpression()), !dbg !7781
  %_3 = load i64, ptr %self, align 8, !dbg !7782, !noundef !25
  %_4 = load i64, ptr %other, align 8, !dbg !7782, !noundef !25
  %0 = icmp eq i64 %_3, %_4, !dbg !7782
  ret i1 %0, !dbg !7783
}

; <x86_64::instructions::port::ReadOnlyAccess as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN79_$LT$x86_64..instructions..port..ReadOnlyAccess$u20$as$u20$core..fmt..Debug$GT$3fmt17h0f8d2331f2c3bc25E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7784 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7795, metadata !DIExpression()), !dbg !7797
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7796, metadata !DIExpression()), !dbg !7797
  store ptr %self, ptr %_6, align 8, !dbg !7798
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17hce8c8f98366d2523E(ptr align 8 %f, ptr align 1 @alloc9866, i64 14, ptr align 1 %_6, ptr align 8 @vtable.l) #8, !dbg !7797
  ret i1 %0, !dbg !7799
}

; <x86_64::instructions::port::WriteOnlyAccess as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..instructions..port..WriteOnlyAccess$u20$as$u20$core..fmt..Debug$GT$3fmt17h79099e41f635c557E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7800 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7809, metadata !DIExpression()), !dbg !7811
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7810, metadata !DIExpression()), !dbg !7811
  store ptr %self, ptr %_6, align 8, !dbg !7812
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17hce8c8f98366d2523E(ptr align 8 %f, ptr align 1 @alloc9870, i64 15, ptr align 1 %_6, ptr align 8 @vtable.l) #8, !dbg !7811
  ret i1 %0, !dbg !7813
}

; <x86_64::instructions::port::ReadWriteAccess as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..instructions..port..ReadWriteAccess$u20$as$u20$core..fmt..Debug$GT$3fmt17h2b89da4757fec942E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7814 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7823, metadata !DIExpression()), !dbg !7825
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7824, metadata !DIExpression()), !dbg !7825
  store ptr %self, ptr %_6, align 8, !dbg !7826
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17hce8c8f98366d2523E(ptr align 8 %f, ptr align 1 @alloc9871, i64 15, ptr align 1 %_6, ptr align 8 @vtable.l) #8, !dbg !7825
  ret i1 %0, !dbg !7827
}

; <x86_64::instructions::random::RdRand as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..instructions..random..RdRand$u20$as$u20$core..fmt..Debug$GT$3fmt17hc1c4dacf70abe273E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7828 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !7839, metadata !DIExpression()), !dbg !7841
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !7840, metadata !DIExpression()), !dbg !7841
  store ptr %self, ptr %_6, align 8, !dbg !7842
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17hce8c8f98366d2523E(ptr align 8 %f, ptr align 1 @alloc9872, i64 6, ptr align 1 %_6, ptr align 8 @vtable.l) #8, !dbg !7841
  ret i1 %0, !dbg !7843
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::CS>::get_reg
; Function Attrs: noredzone nounwind
define i16 @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..CS$GT$7get_reg17h5c9211b967a755b1E"() unnamed_addr #1 !dbg !7844 {
start:
  %segment = alloca i16, align 2
  %0 = alloca i16, align 2
  call void @llvm.dbg.declare(metadata ptr %segment, metadata !7848, metadata !DIExpression()), !dbg !7850
  %1 = call i16 asm sideeffect inteldialect "mov ${0:w}, cs", "=&r"() #10, !dbg !7851, !srcloc !7852
  store i16 %1, ptr %segment, align 2, !dbg !7851
  %_2 = load i16, ptr %segment, align 2, !dbg !7853, !noundef !25
  store i16 %_2, ptr %0, align 2, !dbg !7854
  %2 = load i16, ptr %0, align 2, !dbg !7855, !noundef !25
  ret i16 %2, !dbg !7855
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::SS>::set_reg
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..SS$GT$7set_reg17h521aea44d6afa24cE"(i16 %sel) unnamed_addr #1 !dbg !7856 {
start:
  %sel.dbg.spill = alloca i16, align 2
  store i16 %sel, ptr %sel.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %sel.dbg.spill, metadata !7859, metadata !DIExpression()), !dbg !7860
  call void asm sideeffect inteldialect "mov ss, ${0:w}", "r,~{memory}"(i16 %sel), !dbg !7861, !srcloc !7862
  ret void, !dbg !7863
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::SS>::get_reg
; Function Attrs: noredzone nounwind
define i16 @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..SS$GT$7get_reg17h96d03aaa5f472250E"() unnamed_addr #1 !dbg !7864 {
start:
  %segment = alloca i16, align 2
  %0 = alloca i16, align 2
  call void @llvm.dbg.declare(metadata ptr %segment, metadata !7866, metadata !DIExpression()), !dbg !7868
  %1 = call i16 asm sideeffect inteldialect "mov ${0:w}, ss", "=&r"() #10, !dbg !7869, !srcloc !7852
  store i16 %1, ptr %segment, align 2, !dbg !7869
  %_2 = load i16, ptr %segment, align 2, !dbg !7870, !noundef !25
  store i16 %_2, ptr %0, align 2, !dbg !7871
  %2 = load i16, ptr %0, align 2, !dbg !7872, !noundef !25
  ret i16 %2, !dbg !7872
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::DS>::set_reg
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..DS$GT$7set_reg17h230df2083e96d6a5E"(i16 %sel) unnamed_addr #1 !dbg !7873 {
start:
  %sel.dbg.spill = alloca i16, align 2
  store i16 %sel, ptr %sel.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %sel.dbg.spill, metadata !7876, metadata !DIExpression()), !dbg !7877
  call void asm sideeffect inteldialect "mov ds, ${0:w}", "r,~{memory}"(i16 %sel), !dbg !7878, !srcloc !7862
  ret void, !dbg !7879
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::DS>::get_reg
; Function Attrs: noredzone nounwind
define i16 @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..DS$GT$7get_reg17h32e88d11198f9ab5E"() unnamed_addr #1 !dbg !7880 {
start:
  %segment = alloca i16, align 2
  %0 = alloca i16, align 2
  call void @llvm.dbg.declare(metadata ptr %segment, metadata !7882, metadata !DIExpression()), !dbg !7884
  %1 = call i16 asm sideeffect inteldialect "mov ${0:w}, ds", "=&r"() #10, !dbg !7885, !srcloc !7852
  store i16 %1, ptr %segment, align 2, !dbg !7885
  %_2 = load i16, ptr %segment, align 2, !dbg !7886, !noundef !25
  store i16 %_2, ptr %0, align 2, !dbg !7887
  %2 = load i16, ptr %0, align 2, !dbg !7888, !noundef !25
  ret i16 %2, !dbg !7888
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::ES>::set_reg
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..ES$GT$7set_reg17he12cbc2ab92cde6cE"(i16 %sel) unnamed_addr #1 !dbg !7889 {
start:
  %sel.dbg.spill = alloca i16, align 2
  store i16 %sel, ptr %sel.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %sel.dbg.spill, metadata !7892, metadata !DIExpression()), !dbg !7893
  call void asm sideeffect inteldialect "mov es, ${0:w}", "r,~{memory}"(i16 %sel), !dbg !7894, !srcloc !7862
  ret void, !dbg !7895
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::ES>::get_reg
; Function Attrs: noredzone nounwind
define i16 @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..ES$GT$7get_reg17h8e2f5d01c3ec486aE"() unnamed_addr #1 !dbg !7896 {
start:
  %segment = alloca i16, align 2
  %0 = alloca i16, align 2
  call void @llvm.dbg.declare(metadata ptr %segment, metadata !7898, metadata !DIExpression()), !dbg !7900
  %1 = call i16 asm sideeffect inteldialect "mov ${0:w}, es", "=&r"() #10, !dbg !7901, !srcloc !7852
  store i16 %1, ptr %segment, align 2, !dbg !7901
  %_2 = load i16, ptr %segment, align 2, !dbg !7902, !noundef !25
  store i16 %_2, ptr %0, align 2, !dbg !7903
  %2 = load i16, ptr %0, align 2, !dbg !7904, !noundef !25
  ret i16 %2, !dbg !7904
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::FS>::set_reg
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..FS$GT$7set_reg17h59551aad8a8678dfE"(i16 %sel) unnamed_addr #1 !dbg !7905 {
start:
  %sel.dbg.spill = alloca i16, align 2
  store i16 %sel, ptr %sel.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %sel.dbg.spill, metadata !7908, metadata !DIExpression()), !dbg !7909
  call void asm sideeffect inteldialect "mov fs, ${0:w}", "r,~{memory}"(i16 %sel), !dbg !7910, !srcloc !7862
  ret void, !dbg !7911
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::FS>::get_reg
; Function Attrs: noredzone nounwind
define i16 @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..FS$GT$7get_reg17hafdbf8f6bfabc5e0E"() unnamed_addr #1 !dbg !7912 {
start:
  %segment = alloca i16, align 2
  %0 = alloca i16, align 2
  call void @llvm.dbg.declare(metadata ptr %segment, metadata !7914, metadata !DIExpression()), !dbg !7916
  %1 = call i16 asm sideeffect inteldialect "mov ${0:w}, fs", "=&r"() #10, !dbg !7917, !srcloc !7852
  store i16 %1, ptr %segment, align 2, !dbg !7917
  %_2 = load i16, ptr %segment, align 2, !dbg !7918, !noundef !25
  store i16 %_2, ptr %0, align 2, !dbg !7919
  %2 = load i16, ptr %0, align 2, !dbg !7920, !noundef !25
  ret i16 %2, !dbg !7920
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment64 for x86_64::registers::segmentation::FS>::read_base
; Function Attrs: noredzone nounwind
define i64 @"_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..FS$GT$9read_base17h97d85685a08ef475E"() unnamed_addr #1 !dbg !7921 {
start:
  %val = alloca i64, align 8
  call void @llvm.dbg.declare(metadata ptr %val, metadata !7926, metadata !DIExpression()), !dbg !7928
  %0 = call i64 asm sideeffect inteldialect "rdfsbase ${0:q}", "=&r"() #10, !dbg !7929, !srcloc !7930
  store i64 %0, ptr %val, align 8, !dbg !7929
  %_2 = load i64, ptr %val, align 8, !dbg !7931, !noundef !25
; call x86_64::addr::VirtAddr::new_unsafe
  %1 = call i64 @_ZN6x86_644addr8VirtAddr10new_unsafe17h78ec8daa5512b6b2E(i64 %_2) #8, !dbg !7932
  ret i64 %1, !dbg !7933
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment64 for x86_64::registers::segmentation::FS>::write_base
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..FS$GT$10write_base17h48b5e78d38730b75E"(i64 %base) unnamed_addr #1 !dbg !7934 {
start:
  %base.dbg.spill = alloca i64, align 8
  store i64 %base, ptr %base.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %base.dbg.spill, metadata !7938, metadata !DIExpression()), !dbg !7939
; call x86_64::addr::VirtAddr::as_u64
  %_2 = call i64 @_ZN6x86_644addr8VirtAddr6as_u6417hdb892a45a8545a99E(i64 %base) #8, !dbg !7940
  call void asm sideeffect inteldialect "wrfsbase ${0:q}", "r,~{memory}"(i64 %_2), !dbg !7941, !srcloc !7942
  ret void, !dbg !7943
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::GS>::set_reg
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..GS$GT$7set_reg17h3c7019d04e549eacE"(i16 %sel) unnamed_addr #1 !dbg !7944 {
start:
  %sel.dbg.spill = alloca i16, align 2
  store i16 %sel, ptr %sel.dbg.spill, align 2
  call void @llvm.dbg.declare(metadata ptr %sel.dbg.spill, metadata !7947, metadata !DIExpression()), !dbg !7948
  call void asm sideeffect inteldialect "mov gs, ${0:w}", "r,~{memory}"(i16 %sel), !dbg !7949, !srcloc !7862
  ret void, !dbg !7950
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment for x86_64::registers::segmentation::GS>::get_reg
; Function Attrs: noredzone nounwind
define i16 @"_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..GS$GT$7get_reg17h10f7958c1f8cd85eE"() unnamed_addr #1 !dbg !7951 {
start:
  %segment = alloca i16, align 2
  %0 = alloca i16, align 2
  call void @llvm.dbg.declare(metadata ptr %segment, metadata !7953, metadata !DIExpression()), !dbg !7955
  %1 = call i16 asm sideeffect inteldialect "mov ${0:w}, gs", "=&r"() #10, !dbg !7956, !srcloc !7852
  store i16 %1, ptr %segment, align 2, !dbg !7956
  %_2 = load i16, ptr %segment, align 2, !dbg !7957, !noundef !25
  store i16 %_2, ptr %0, align 2, !dbg !7958
  %2 = load i16, ptr %0, align 2, !dbg !7959, !noundef !25
  ret i16 %2, !dbg !7959
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment64 for x86_64::registers::segmentation::GS>::read_base
; Function Attrs: noredzone nounwind
define i64 @"_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..GS$GT$9read_base17h7b3b06e3261604f4E"() unnamed_addr #1 !dbg !7960 {
start:
  %val = alloca i64, align 8
  call void @llvm.dbg.declare(metadata ptr %val, metadata !7963, metadata !DIExpression()), !dbg !7965
  %0 = call i64 asm sideeffect inteldialect "rdgsbase ${0:q}", "=&r"() #10, !dbg !7966, !srcloc !7930
  store i64 %0, ptr %val, align 8, !dbg !7966
  %_2 = load i64, ptr %val, align 8, !dbg !7967, !noundef !25
; call x86_64::addr::VirtAddr::new_unsafe
  %1 = call i64 @_ZN6x86_644addr8VirtAddr10new_unsafe17h78ec8daa5512b6b2E(i64 %_2) #8, !dbg !7968
  ret i64 %1, !dbg !7969
}

; x86_64::instructions::segmentation::<impl x86_64::registers::segmentation::Segment64 for x86_64::registers::segmentation::GS>::write_base
; Function Attrs: noredzone nounwind
define void @"_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..GS$GT$10write_base17h7fdcd80e055c5227E"(i64 %base) unnamed_addr #1 !dbg !7970 {
start:
  %base.dbg.spill = alloca i64, align 8
  store i64 %base, ptr %base.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %base.dbg.spill, metadata !7972, metadata !DIExpression()), !dbg !7973
; call x86_64::addr::VirtAddr::as_u64
  %_2 = call i64 @_ZN6x86_644addr8VirtAddr6as_u6417hdb892a45a8545a99E(i64 %base) #8, !dbg !7974
  call void asm sideeffect inteldialect "wrgsbase ${0:q}", "r,~{memory}"(i64 %_2), !dbg !7975, !srcloc !7942
  ret void, !dbg !7976
}

; <x86_64::instructions::tlb::InvPicdCommand as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN78_$LT$x86_64..instructions..tlb..InvPicdCommand$u20$as$u20$core..fmt..Debug$GT$3fmt17h3cea6a7ab9e289a6E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !7977 {
start:
  %__self_0.dbg.spill = alloca ptr, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %__self_0 = alloca ptr, align 8
  %__self_1 = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8001, metadata !DIExpression()), !dbg !8008
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8002, metadata !DIExpression()), !dbg !8008
  call void @llvm.dbg.declare(metadata ptr %__self_1, metadata !8005, metadata !DIExpression()), !dbg !8009
  call void @llvm.dbg.declare(metadata ptr %__self_0, metadata !8006, metadata !DIExpression()), !dbg !8010
  %1 = load i16, ptr %self, align 8, !dbg !8008, !range !8011, !noundef !25
  %_3 = zext i16 %1 to i64, !dbg !8008
  switch i64 %_3, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb5
    i64 3, label %bb1
  ], !dbg !8008

bb2:                                              ; preds = %start
  unreachable, !dbg !8008

bb3:                                              ; preds = %start
  %__self_01 = getelementptr inbounds %"instructions::tlb::InvPicdCommand::Address", ptr %self, i32 0, i32 3, !dbg !8012
  store ptr %__self_01, ptr %__self_0.dbg.spill, align 8, !dbg !8012
  call void @llvm.dbg.declare(metadata ptr %__self_0.dbg.spill, metadata !8003, metadata !DIExpression()), !dbg !8013
  %2 = getelementptr inbounds %"instructions::tlb::InvPicdCommand::Address", ptr %self, i32 0, i32 1, !dbg !8014
  store ptr %2, ptr %__self_1, align 8, !dbg !8014
; call core::fmt::Formatter::debug_tuple_field2_finish
  %3 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field2_finish17hb83cb4e931800476E(ptr align 8 %f, ptr align 1 @alloc9879, i64 7, ptr align 1 %__self_01, ptr align 8 @vtable.e, ptr align 1 %__self_1, ptr align 8 @vtable.m) #8, !dbg !8015
  %4 = zext i1 %3 to i8, !dbg !8015
  store i8 %4, ptr %0, align 1, !dbg !8015
  br label %bb6, !dbg !8015

bb4:                                              ; preds = %start
  %5 = getelementptr inbounds %"instructions::tlb::InvPicdCommand::Single", ptr %self, i32 0, i32 1, !dbg !8016
  store ptr %5, ptr %__self_0, align 8, !dbg !8016
; call core::fmt::Formatter::debug_tuple_field1_finish
  %6 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17hce8c8f98366d2523E(ptr align 8 %f, ptr align 1 @alloc9875, i64 6, ptr align 1 %__self_0, ptr align 8 @vtable.m) #8, !dbg !8017
  %7 = zext i1 %6 to i8, !dbg !8017
  store i8 %7, ptr %0, align 1, !dbg !8017
  br label %bb6, !dbg !8017

bb5:                                              ; preds = %start
; call core::fmt::Formatter::write_str
  %8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc9874, i64 3) #8, !dbg !8008
  %9 = zext i1 %8 to i8, !dbg !8008
  store i8 %9, ptr %0, align 1, !dbg !8008
  br label %bb6, !dbg !8008

bb1:                                              ; preds = %start
; call core::fmt::Formatter::write_str
  %10 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc9873, i64 15) #8, !dbg !8008
  %11 = zext i1 %10 to i8, !dbg !8008
  store i8 %11, ptr %0, align 1, !dbg !8008
  br label %bb6, !dbg !8008

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %12 = load i8, ptr %0, align 1, !dbg !8018, !range !1608, !noundef !25
  %13 = trunc i8 %12 to i1, !dbg !8018
  ret i1 %13, !dbg !8018
}

; <x86_64::instructions::tlb::InvpcidDescriptor as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN81_$LT$x86_64..instructions..tlb..InvpcidDescriptor$u20$as$u20$core..fmt..Debug$GT$3fmt17h14bc1ecd43d6b3dbE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8019 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_10 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8029, metadata !DIExpression()), !dbg !8031
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8030, metadata !DIExpression()), !dbg !8031
  %0 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !8032
  store ptr %0, ptr %_10, align 8, !dbg !8032
; call core::fmt::Formatter::debug_struct_field2_finish
  %1 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field2_finish17h449c2a7656cafde6E(ptr align 8 %f, ptr align 1 @alloc9880, i64 17, ptr align 1 @alloc9881, i64 7, ptr align 1 %self, ptr align 8 @vtable.f, ptr align 1 @alloc9882, i64 4, ptr align 1 %_10, ptr align 8 @vtable.6) #8, !dbg !8031
  ret i1 %1, !dbg !8033
}

; <x86_64::instructions::tlb::Pcid as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN68_$LT$x86_64..instructions..tlb..Pcid$u20$as$u20$core..fmt..Debug$GT$3fmt17h5250b7e5e0d97a61E"(ptr align 2 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8034 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8039, metadata !DIExpression()), !dbg !8041
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8040, metadata !DIExpression()), !dbg !8041
  store ptr %self, ptr %_6, align 8, !dbg !8042
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17hce8c8f98366d2523E(ptr align 8 %f, ptr align 1 @alloc9883, i64 4, ptr align 1 %_6, ptr align 8 @vtable.n) #8, !dbg !8041
  ret i1 %0, !dbg !8043
}

; <x86_64::registers::control::Cr0 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN68_$LT$x86_64..registers..control..Cr0$u20$as$u20$core..fmt..Debug$GT$3fmt17ha0e246709bc195e8E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8044 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8053, metadata !DIExpression()), !dbg !8055
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8054, metadata !DIExpression()), !dbg !8055
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc9887, i64 3) #8, !dbg !8055
  ret i1 %0, !dbg !8056
}

; <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17hc33b9f00bce96027E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8057 {
start:
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_221 = alloca i8, align 1
  %_213 = alloca i8, align 1
  %_206 = alloca i8, align 1
  %_199 = alloca i8, align 1
  %_196 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_184 = alloca i8, align 1
  %_177 = alloca i8, align 1
  %_167 = alloca i8, align 1
  %_160 = alloca i8, align 1
  %_150 = alloca i8, align 1
  %_143 = alloca i8, align 1
  %_133 = alloca i8, align 1
  %_126 = alloca i8, align 1
  %_116 = alloca i8, align 1
  %_109 = alloca i8, align 1
  %_99 = alloca i8, align 1
  %_92 = alloca i8, align 1
  %_82 = alloca i8, align 1
  %_75 = alloca i8, align 1
  %_65 = alloca i8, align 1
  %_58 = alloca i8, align 1
  %_48 = alloca i8, align 1
  %_41 = alloca i8, align 1
  %_31 = alloca i8, align 1
  %_24 = alloca i8, align 1
  %_14 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8067, metadata !DIExpression()), !dbg !8190
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8068, metadata !DIExpression()), !dbg !8191
  call void @llvm.dbg.declare(metadata ptr %first, metadata !8069, metadata !DIExpression()), !dbg !8192
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !8071, metadata !DIExpression()), !dbg !8193
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !8086, metadata !DIExpression()), !dbg !8194
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !8088, metadata !DIExpression()), !dbg !8195
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !8090, metadata !DIExpression()), !dbg !8196
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !8092, metadata !DIExpression()), !dbg !8197
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !8094, metadata !DIExpression()), !dbg !8198
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !8096, metadata !DIExpression()), !dbg !8199
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !8098, metadata !DIExpression()), !dbg !8200
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !8100, metadata !DIExpression()), !dbg !8201
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !8102, metadata !DIExpression()), !dbg !8202
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !8104, metadata !DIExpression()), !dbg !8203
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !8106, metadata !DIExpression()), !dbg !8204
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !8108, metadata !DIExpression()), !dbg !8205
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !8110, metadata !DIExpression()), !dbg !8206
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !8112, metadata !DIExpression()), !dbg !8207
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !8114, metadata !DIExpression()), !dbg !8208
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !8116, metadata !DIExpression()), !dbg !8209
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !8118, metadata !DIExpression()), !dbg !8210
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !8120, metadata !DIExpression()), !dbg !8211
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !8122, metadata !DIExpression()), !dbg !8212
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !8124, metadata !DIExpression()), !dbg !8213
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !8126, metadata !DIExpression()), !dbg !8214
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !8128, metadata !DIExpression()), !dbg !8215
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !8130, metadata !DIExpression()), !dbg !8216
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !8132, metadata !DIExpression()), !dbg !8217
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !8134, metadata !DIExpression()), !dbg !8218
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !8136, metadata !DIExpression()), !dbg !8219
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !8138, metadata !DIExpression()), !dbg !8220
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !8140, metadata !DIExpression()), !dbg !8221
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !8142, metadata !DIExpression()), !dbg !8222
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !8144, metadata !DIExpression()), !dbg !8223
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !8146, metadata !DIExpression()), !dbg !8224
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !8148, metadata !DIExpression()), !dbg !8225
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !8150, metadata !DIExpression()), !dbg !8226
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !8152, metadata !DIExpression()), !dbg !8227
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !8154, metadata !DIExpression()), !dbg !8228
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !8156, metadata !DIExpression()), !dbg !8229
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !8158, metadata !DIExpression()), !dbg !8230
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !8160, metadata !DIExpression()), !dbg !8231
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !8162, metadata !DIExpression()), !dbg !8232
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !8164, metadata !DIExpression()), !dbg !8233
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !8166, metadata !DIExpression()), !dbg !8234
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !8168, metadata !DIExpression()), !dbg !8235
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !8170, metadata !DIExpression()), !dbg !8236
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !8172, metadata !DIExpression()), !dbg !8237
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !8174, metadata !DIExpression()), !dbg !8238
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !8176, metadata !DIExpression()), !dbg !8239
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !8178, metadata !DIExpression()), !dbg !8240
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !8180, metadata !DIExpression()), !dbg !8241
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !8182, metadata !DIExpression()), !dbg !8242
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !8184, metadata !DIExpression()), !dbg !8243
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !8186, metadata !DIExpression()), !dbg !8244
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !8188, metadata !DIExpression()), !dbg !8245
  store i8 1, ptr %first, align 1, !dbg !8246
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTED_MODE_ENABLE
  %_4 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21PROTECTED_MODE_ENABLE17h1fad37b63efefc18E"(ptr align 8 %self) #8, !dbg !8247
  br i1 %_4, label %bb2, label %bb13, !dbg !8247

bb13:                                             ; preds = %bb8, %start
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::MONITOR_COPROCESSOR
  %_21 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19MONITOR_COPROCESSOR17h9d74b156e7280a78E"(ptr align 8 %self) #8, !dbg !8247
  br i1 %_21, label %bb15, label %bb26, !dbg !8247

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !8248, !range !1608, !noundef !25
  %_6 = trunc i8 %1 to i1, !dbg !8248
  %_5 = xor i1 %_6, true, !dbg !8249
  br i1 %_5, label %bb3, label %bb8, !dbg !8249

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !8250
; call core::fmt::Formatter::write_str
  %_15 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc9891, i64 21) #8, !dbg !8251
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_15) #8, !dbg !8251
  %3 = zext i1 %2 to i8, !dbg !8251
  store i8 %3, ptr %_14, align 1, !dbg !8251
  %4 = load i8, ptr %_14, align 1, !dbg !8251, !range !1608, !noundef !25
  %5 = trunc i8 %4 to i1, !dbg !8251
  %_17 = zext i1 %5 to i64, !dbg !8251
  %6 = icmp eq i64 %_17, 0, !dbg !8251
  br i1 %6, label %bb13, label %bb12, !dbg !8251

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !8252
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_8) #8, !dbg !8252
  %8 = zext i1 %7 to i8, !dbg !8252
  store i8 %8, ptr %_7, align 1, !dbg !8252
  %9 = load i8, ptr %_7, align 1, !dbg !8252, !range !1608, !noundef !25
  %10 = trunc i8 %9 to i1, !dbg !8252
  %_10 = zext i1 %10 to i64, !dbg !8252
  %11 = icmp eq i64 %_10, 0, !dbg !8252
  br i1 %11, label %bb8, label %bb7, !dbg !8252

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9890) #8, !dbg !8253
  %13 = zext i1 %12 to i8, !dbg !8253
  store i8 %13, ptr %0, align 1, !dbg !8253
  br label %bb169, !dbg !8253

bb6:                                              ; No predecessors!
  unreachable, !dbg !8252

bb169:                                            ; preds = %bb168, %bb167, %bb161, %bb157, %bb151, %bb142, %bb137, %bb129, %bb124, %bb116, %bb111, %bb103, %bb98, %bb90, %bb85, %bb77, %bb72, %bb64, %bb59, %bb51, %bb46, %bb38, %bb33, %bb25, %bb20, %bb12, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !8254, !range !1608, !noundef !25
  %15 = trunc i8 %14 to i1, !dbg !8254
  ret i1 %15, !dbg !8254

bb12:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9890) #8, !dbg !8255
  %17 = zext i1 %16 to i8, !dbg !8255
  store i8 %17, ptr %0, align 1, !dbg !8255
  br label %bb169, !dbg !8255

bb11:                                             ; No predecessors!
  unreachable, !dbg !8251

bb26:                                             ; preds = %bb21, %bb13
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::EMULATE_COPROCESSOR
  %_38 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19EMULATE_COPROCESSOR17h72a5fa0d984d77f2E"(ptr align 8 %self) #8, !dbg !8247
  br i1 %_38, label %bb28, label %bb39, !dbg !8247

bb15:                                             ; preds = %bb13
  %18 = load i8, ptr %first, align 1, !dbg !8248, !range !1608, !noundef !25
  %_23 = trunc i8 %18 to i1, !dbg !8248
  %_22 = xor i1 %_23, true, !dbg !8249
  br i1 %_22, label %bb16, label %bb21, !dbg !8249

bb21:                                             ; preds = %bb16, %bb15
  store i8 0, ptr %first, align 1, !dbg !8250
; call core::fmt::Formatter::write_str
  %_32 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc9893, i64 19) #8, !dbg !8251
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_32) #8, !dbg !8251
  %20 = zext i1 %19 to i8, !dbg !8251
  store i8 %20, ptr %_31, align 1, !dbg !8251
  %21 = load i8, ptr %_31, align 1, !dbg !8251, !range !1608, !noundef !25
  %22 = trunc i8 %21 to i1, !dbg !8251
  %_34 = zext i1 %22 to i64, !dbg !8251
  %23 = icmp eq i64 %_34, 0, !dbg !8251
  br i1 %23, label %bb26, label %bb25, !dbg !8251

bb16:                                             ; preds = %bb15
; call core::fmt::Formatter::write_str
  %_25 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !8252
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_25) #8, !dbg !8252
  %25 = zext i1 %24 to i8, !dbg !8252
  store i8 %25, ptr %_24, align 1, !dbg !8252
  %26 = load i8, ptr %_24, align 1, !dbg !8252, !range !1608, !noundef !25
  %27 = trunc i8 %26 to i1, !dbg !8252
  %_27 = zext i1 %27 to i64, !dbg !8252
  %28 = icmp eq i64 %_27, 0, !dbg !8252
  br i1 %28, label %bb21, label %bb20, !dbg !8252

bb20:                                             ; preds = %bb16
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9890) #8, !dbg !8256
  %30 = zext i1 %29 to i8, !dbg !8256
  store i8 %30, ptr %0, align 1, !dbg !8256
  br label %bb169, !dbg !8256

bb19:                                             ; No predecessors!
  unreachable, !dbg !8252

bb25:                                             ; preds = %bb21
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9890) #8, !dbg !8257
  %32 = zext i1 %31 to i8, !dbg !8257
  store i8 %32, ptr %0, align 1, !dbg !8257
  br label %bb169, !dbg !8257

bb24:                                             ; No predecessors!
  unreachable, !dbg !8251

bb39:                                             ; preds = %bb34, %bb26
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::TASK_SWITCHED
  %_55 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13TASK_SWITCHED17h03b40e3473398f21E"(ptr align 8 %self) #8, !dbg !8247
  br i1 %_55, label %bb41, label %bb52, !dbg !8247

bb28:                                             ; preds = %bb26
  %33 = load i8, ptr %first, align 1, !dbg !8248, !range !1608, !noundef !25
  %_40 = trunc i8 %33 to i1, !dbg !8248
  %_39 = xor i1 %_40, true, !dbg !8249
  br i1 %_39, label %bb29, label %bb34, !dbg !8249

bb34:                                             ; preds = %bb29, %bb28
  store i8 0, ptr %first, align 1, !dbg !8250
; call core::fmt::Formatter::write_str
  %_49 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc9895, i64 19) #8, !dbg !8251
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_49) #8, !dbg !8251
  %35 = zext i1 %34 to i8, !dbg !8251
  store i8 %35, ptr %_48, align 1, !dbg !8251
  %36 = load i8, ptr %_48, align 1, !dbg !8251, !range !1608, !noundef !25
  %37 = trunc i8 %36 to i1, !dbg !8251
  %_51 = zext i1 %37 to i64, !dbg !8251
  %38 = icmp eq i64 %_51, 0, !dbg !8251
  br i1 %38, label %bb39, label %bb38, !dbg !8251

bb29:                                             ; preds = %bb28
; call core::fmt::Formatter::write_str
  %_42 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !8252
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_42) #8, !dbg !8252
  %40 = zext i1 %39 to i8, !dbg !8252
  store i8 %40, ptr %_41, align 1, !dbg !8252
  %41 = load i8, ptr %_41, align 1, !dbg !8252, !range !1608, !noundef !25
  %42 = trunc i8 %41 to i1, !dbg !8252
  %_44 = zext i1 %42 to i64, !dbg !8252
  %43 = icmp eq i64 %_44, 0, !dbg !8252
  br i1 %43, label %bb34, label %bb33, !dbg !8252

bb33:                                             ; preds = %bb29
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9890) #8, !dbg !8258
  %45 = zext i1 %44 to i8, !dbg !8258
  store i8 %45, ptr %0, align 1, !dbg !8258
  br label %bb169, !dbg !8258

bb32:                                             ; No predecessors!
  unreachable, !dbg !8252

bb38:                                             ; preds = %bb34
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9890) #8, !dbg !8259
  %47 = zext i1 %46 to i8, !dbg !8259
  store i8 %47, ptr %0, align 1, !dbg !8259
  br label %bb169, !dbg !8259

bb37:                                             ; No predecessors!
  unreachable, !dbg !8251

bb52:                                             ; preds = %bb47, %bb39
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::EXTENSION_TYPE
  %_72 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14EXTENSION_TYPE17h8c5ece4b813cf599E"(ptr align 8 %self) #8, !dbg !8247
  br i1 %_72, label %bb54, label %bb65, !dbg !8247

bb41:                                             ; preds = %bb39
  %48 = load i8, ptr %first, align 1, !dbg !8248, !range !1608, !noundef !25
  %_57 = trunc i8 %48 to i1, !dbg !8248
  %_56 = xor i1 %_57, true, !dbg !8249
  br i1 %_56, label %bb42, label %bb47, !dbg !8249

bb47:                                             ; preds = %bb42, %bb41
  store i8 0, ptr %first, align 1, !dbg !8250
; call core::fmt::Formatter::write_str
  %_66 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc9897, i64 13) #8, !dbg !8251
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_66) #8, !dbg !8251
  %50 = zext i1 %49 to i8, !dbg !8251
  store i8 %50, ptr %_65, align 1, !dbg !8251
  %51 = load i8, ptr %_65, align 1, !dbg !8251, !range !1608, !noundef !25
  %52 = trunc i8 %51 to i1, !dbg !8251
  %_68 = zext i1 %52 to i64, !dbg !8251
  %53 = icmp eq i64 %_68, 0, !dbg !8251
  br i1 %53, label %bb52, label %bb51, !dbg !8251

bb42:                                             ; preds = %bb41
; call core::fmt::Formatter::write_str
  %_59 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !8252
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_59) #8, !dbg !8252
  %55 = zext i1 %54 to i8, !dbg !8252
  store i8 %55, ptr %_58, align 1, !dbg !8252
  %56 = load i8, ptr %_58, align 1, !dbg !8252, !range !1608, !noundef !25
  %57 = trunc i8 %56 to i1, !dbg !8252
  %_61 = zext i1 %57 to i64, !dbg !8252
  %58 = icmp eq i64 %_61, 0, !dbg !8252
  br i1 %58, label %bb47, label %bb46, !dbg !8252

bb46:                                             ; preds = %bb42
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9890) #8, !dbg !8260
  %60 = zext i1 %59 to i8, !dbg !8260
  store i8 %60, ptr %0, align 1, !dbg !8260
  br label %bb169, !dbg !8260

bb45:                                             ; No predecessors!
  unreachable, !dbg !8252

bb51:                                             ; preds = %bb47
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9890) #8, !dbg !8261
  %62 = zext i1 %61 to i8, !dbg !8261
  store i8 %62, ptr %0, align 1, !dbg !8261
  br label %bb169, !dbg !8261

bb50:                                             ; No predecessors!
  unreachable, !dbg !8251

bb65:                                             ; preds = %bb60, %bb52
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::NUMERIC_ERROR
  %_89 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13NUMERIC_ERROR17h9e10e4cba3d612a2E"(ptr align 8 %self) #8, !dbg !8247
  br i1 %_89, label %bb67, label %bb78, !dbg !8247

bb54:                                             ; preds = %bb52
  %63 = load i8, ptr %first, align 1, !dbg !8248, !range !1608, !noundef !25
  %_74 = trunc i8 %63 to i1, !dbg !8248
  %_73 = xor i1 %_74, true, !dbg !8249
  br i1 %_73, label %bb55, label %bb60, !dbg !8249

bb60:                                             ; preds = %bb55, %bb54
  store i8 0, ptr %first, align 1, !dbg !8250
; call core::fmt::Formatter::write_str
  %_83 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc9899, i64 14) #8, !dbg !8251
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_83) #8, !dbg !8251
  %65 = zext i1 %64 to i8, !dbg !8251
  store i8 %65, ptr %_82, align 1, !dbg !8251
  %66 = load i8, ptr %_82, align 1, !dbg !8251, !range !1608, !noundef !25
  %67 = trunc i8 %66 to i1, !dbg !8251
  %_85 = zext i1 %67 to i64, !dbg !8251
  %68 = icmp eq i64 %_85, 0, !dbg !8251
  br i1 %68, label %bb65, label %bb64, !dbg !8251

bb55:                                             ; preds = %bb54
; call core::fmt::Formatter::write_str
  %_76 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !8252
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_76) #8, !dbg !8252
  %70 = zext i1 %69 to i8, !dbg !8252
  store i8 %70, ptr %_75, align 1, !dbg !8252
  %71 = load i8, ptr %_75, align 1, !dbg !8252, !range !1608, !noundef !25
  %72 = trunc i8 %71 to i1, !dbg !8252
  %_78 = zext i1 %72 to i64, !dbg !8252
  %73 = icmp eq i64 %_78, 0, !dbg !8252
  br i1 %73, label %bb60, label %bb59, !dbg !8252

bb59:                                             ; preds = %bb55
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9890) #8, !dbg !8262
  %75 = zext i1 %74 to i8, !dbg !8262
  store i8 %75, ptr %0, align 1, !dbg !8262
  br label %bb169, !dbg !8262

bb58:                                             ; No predecessors!
  unreachable, !dbg !8252

bb64:                                             ; preds = %bb60
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9890) #8, !dbg !8263
  %77 = zext i1 %76 to i8, !dbg !8263
  store i8 %77, ptr %0, align 1, !dbg !8263
  br label %bb169, !dbg !8263

bb63:                                             ; No predecessors!
  unreachable, !dbg !8251

bb78:                                             ; preds = %bb73, %bb65
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::WRITE_PROTECT
  %_106 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13WRITE_PROTECT17h12074ac780bf7e9fE"(ptr align 8 %self) #8, !dbg !8247
  br i1 %_106, label %bb80, label %bb91, !dbg !8247

bb67:                                             ; preds = %bb65
  %78 = load i8, ptr %first, align 1, !dbg !8248, !range !1608, !noundef !25
  %_91 = trunc i8 %78 to i1, !dbg !8248
  %_90 = xor i1 %_91, true, !dbg !8249
  br i1 %_90, label %bb68, label %bb73, !dbg !8249

bb73:                                             ; preds = %bb68, %bb67
  store i8 0, ptr %first, align 1, !dbg !8250
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc9901, i64 13) #8, !dbg !8251
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_100) #8, !dbg !8251
  %80 = zext i1 %79 to i8, !dbg !8251
  store i8 %80, ptr %_99, align 1, !dbg !8251
  %81 = load i8, ptr %_99, align 1, !dbg !8251, !range !1608, !noundef !25
  %82 = trunc i8 %81 to i1, !dbg !8251
  %_102 = zext i1 %82 to i64, !dbg !8251
  %83 = icmp eq i64 %_102, 0, !dbg !8251
  br i1 %83, label %bb78, label %bb77, !dbg !8251

bb68:                                             ; preds = %bb67
; call core::fmt::Formatter::write_str
  %_93 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !8252
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_93) #8, !dbg !8252
  %85 = zext i1 %84 to i8, !dbg !8252
  store i8 %85, ptr %_92, align 1, !dbg !8252
  %86 = load i8, ptr %_92, align 1, !dbg !8252, !range !1608, !noundef !25
  %87 = trunc i8 %86 to i1, !dbg !8252
  %_95 = zext i1 %87 to i64, !dbg !8252
  %88 = icmp eq i64 %_95, 0, !dbg !8252
  br i1 %88, label %bb73, label %bb72, !dbg !8252

bb72:                                             ; preds = %bb68
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9890) #8, !dbg !8264
  %90 = zext i1 %89 to i8, !dbg !8264
  store i8 %90, ptr %0, align 1, !dbg !8264
  br label %bb169, !dbg !8264

bb71:                                             ; No predecessors!
  unreachable, !dbg !8252

bb77:                                             ; preds = %bb73
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9890) #8, !dbg !8265
  %92 = zext i1 %91 to i8, !dbg !8265
  store i8 %92, ptr %0, align 1, !dbg !8265
  br label %bb169, !dbg !8265

bb76:                                             ; No predecessors!
  unreachable, !dbg !8251

bb91:                                             ; preds = %bb86, %bb78
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::ALIGNMENT_MASK
  %_123 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14ALIGNMENT_MASK17hf94acc768071ca97E"(ptr align 8 %self) #8, !dbg !8247
  br i1 %_123, label %bb93, label %bb104, !dbg !8247

bb80:                                             ; preds = %bb78
  %93 = load i8, ptr %first, align 1, !dbg !8248, !range !1608, !noundef !25
  %_108 = trunc i8 %93 to i1, !dbg !8248
  %_107 = xor i1 %_108, true, !dbg !8249
  br i1 %_107, label %bb81, label %bb86, !dbg !8249

bb86:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !8250
; call core::fmt::Formatter::write_str
  %_117 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc9903, i64 13) #8, !dbg !8251
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_117) #8, !dbg !8251
  %95 = zext i1 %94 to i8, !dbg !8251
  store i8 %95, ptr %_116, align 1, !dbg !8251
  %96 = load i8, ptr %_116, align 1, !dbg !8251, !range !1608, !noundef !25
  %97 = trunc i8 %96 to i1, !dbg !8251
  %_119 = zext i1 %97 to i64, !dbg !8251
  %98 = icmp eq i64 %_119, 0, !dbg !8251
  br i1 %98, label %bb91, label %bb90, !dbg !8251

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_110 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !8252
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_110) #8, !dbg !8252
  %100 = zext i1 %99 to i8, !dbg !8252
  store i8 %100, ptr %_109, align 1, !dbg !8252
  %101 = load i8, ptr %_109, align 1, !dbg !8252, !range !1608, !noundef !25
  %102 = trunc i8 %101 to i1, !dbg !8252
  %_112 = zext i1 %102 to i64, !dbg !8252
  %103 = icmp eq i64 %_112, 0, !dbg !8252
  br i1 %103, label %bb86, label %bb85, !dbg !8252

bb85:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9890) #8, !dbg !8266
  %105 = zext i1 %104 to i8, !dbg !8266
  store i8 %105, ptr %0, align 1, !dbg !8266
  br label %bb169, !dbg !8266

bb84:                                             ; No predecessors!
  unreachable, !dbg !8252

bb90:                                             ; preds = %bb86
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9890) #8, !dbg !8267
  %107 = zext i1 %106 to i8, !dbg !8267
  store i8 %107, ptr %0, align 1, !dbg !8267
  br label %bb169, !dbg !8267

bb89:                                             ; No predecessors!
  unreachable, !dbg !8251

bb104:                                            ; preds = %bb99, %bb91
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::NOT_WRITE_THROUGH
  %_140 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17NOT_WRITE_THROUGH17h958ee82af4c27e25E"(ptr align 8 %self) #8, !dbg !8247
  br i1 %_140, label %bb106, label %bb117, !dbg !8247

bb93:                                             ; preds = %bb91
  %108 = load i8, ptr %first, align 1, !dbg !8248, !range !1608, !noundef !25
  %_125 = trunc i8 %108 to i1, !dbg !8248
  %_124 = xor i1 %_125, true, !dbg !8249
  br i1 %_124, label %bb94, label %bb99, !dbg !8249

bb99:                                             ; preds = %bb94, %bb93
  store i8 0, ptr %first, align 1, !dbg !8250
; call core::fmt::Formatter::write_str
  %_134 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc9905, i64 14) #8, !dbg !8251
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_134) #8, !dbg !8251
  %110 = zext i1 %109 to i8, !dbg !8251
  store i8 %110, ptr %_133, align 1, !dbg !8251
  %111 = load i8, ptr %_133, align 1, !dbg !8251, !range !1608, !noundef !25
  %112 = trunc i8 %111 to i1, !dbg !8251
  %_136 = zext i1 %112 to i64, !dbg !8251
  %113 = icmp eq i64 %_136, 0, !dbg !8251
  br i1 %113, label %bb104, label %bb103, !dbg !8251

bb94:                                             ; preds = %bb93
; call core::fmt::Formatter::write_str
  %_127 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !8252
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_127) #8, !dbg !8252
  %115 = zext i1 %114 to i8, !dbg !8252
  store i8 %115, ptr %_126, align 1, !dbg !8252
  %116 = load i8, ptr %_126, align 1, !dbg !8252, !range !1608, !noundef !25
  %117 = trunc i8 %116 to i1, !dbg !8252
  %_129 = zext i1 %117 to i64, !dbg !8252
  %118 = icmp eq i64 %_129, 0, !dbg !8252
  br i1 %118, label %bb99, label %bb98, !dbg !8252

bb98:                                             ; preds = %bb94
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9890) #8, !dbg !8268
  %120 = zext i1 %119 to i8, !dbg !8268
  store i8 %120, ptr %0, align 1, !dbg !8268
  br label %bb169, !dbg !8268

bb97:                                             ; No predecessors!
  unreachable, !dbg !8252

bb103:                                            ; preds = %bb99
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9890) #8, !dbg !8269
  %122 = zext i1 %121 to i8, !dbg !8269
  store i8 %122, ptr %0, align 1, !dbg !8269
  br label %bb169, !dbg !8269

bb102:                                            ; No predecessors!
  unreachable, !dbg !8251

bb117:                                            ; preds = %bb112, %bb104
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::CACHE_DISABLE
  %_157 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13CACHE_DISABLE17ha4881ee64327d663E"(ptr align 8 %self) #8, !dbg !8247
  br i1 %_157, label %bb119, label %bb130, !dbg !8247

bb106:                                            ; preds = %bb104
  %123 = load i8, ptr %first, align 1, !dbg !8248, !range !1608, !noundef !25
  %_142 = trunc i8 %123 to i1, !dbg !8248
  %_141 = xor i1 %_142, true, !dbg !8249
  br i1 %_141, label %bb107, label %bb112, !dbg !8249

bb112:                                            ; preds = %bb107, %bb106
  store i8 0, ptr %first, align 1, !dbg !8250
; call core::fmt::Formatter::write_str
  %_151 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc9907, i64 17) #8, !dbg !8251
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %124 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_151) #8, !dbg !8251
  %125 = zext i1 %124 to i8, !dbg !8251
  store i8 %125, ptr %_150, align 1, !dbg !8251
  %126 = load i8, ptr %_150, align 1, !dbg !8251, !range !1608, !noundef !25
  %127 = trunc i8 %126 to i1, !dbg !8251
  %_153 = zext i1 %127 to i64, !dbg !8251
  %128 = icmp eq i64 %_153, 0, !dbg !8251
  br i1 %128, label %bb117, label %bb116, !dbg !8251

bb107:                                            ; preds = %bb106
; call core::fmt::Formatter::write_str
  %_144 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !8252
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_144) #8, !dbg !8252
  %130 = zext i1 %129 to i8, !dbg !8252
  store i8 %130, ptr %_143, align 1, !dbg !8252
  %131 = load i8, ptr %_143, align 1, !dbg !8252, !range !1608, !noundef !25
  %132 = trunc i8 %131 to i1, !dbg !8252
  %_146 = zext i1 %132 to i64, !dbg !8252
  %133 = icmp eq i64 %_146, 0, !dbg !8252
  br i1 %133, label %bb112, label %bb111, !dbg !8252

bb111:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %134 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9890) #8, !dbg !8270
  %135 = zext i1 %134 to i8, !dbg !8270
  store i8 %135, ptr %0, align 1, !dbg !8270
  br label %bb169, !dbg !8270

bb110:                                            ; No predecessors!
  unreachable, !dbg !8252

bb116:                                            ; preds = %bb112
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %136 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9890) #8, !dbg !8271
  %137 = zext i1 %136 to i8, !dbg !8271
  store i8 %137, ptr %0, align 1, !dbg !8271
  br label %bb169, !dbg !8271

bb115:                                            ; No predecessors!
  unreachable, !dbg !8251

bb130:                                            ; preds = %bb125, %bb117
; call <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGING
  %_174 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6PAGING17h7958d4143df4028fE"(ptr align 8 %self) #8, !dbg !8247
  br i1 %_174, label %bb132, label %bb143, !dbg !8247

bb119:                                            ; preds = %bb117
  %138 = load i8, ptr %first, align 1, !dbg !8248, !range !1608, !noundef !25
  %_159 = trunc i8 %138 to i1, !dbg !8248
  %_158 = xor i1 %_159, true, !dbg !8249
  br i1 %_158, label %bb120, label %bb125, !dbg !8249

bb125:                                            ; preds = %bb120, %bb119
  store i8 0, ptr %first, align 1, !dbg !8250
; call core::fmt::Formatter::write_str
  %_168 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc9909, i64 13) #8, !dbg !8251
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %139 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_168) #8, !dbg !8251
  %140 = zext i1 %139 to i8, !dbg !8251
  store i8 %140, ptr %_167, align 1, !dbg !8251
  %141 = load i8, ptr %_167, align 1, !dbg !8251, !range !1608, !noundef !25
  %142 = trunc i8 %141 to i1, !dbg !8251
  %_170 = zext i1 %142 to i64, !dbg !8251
  %143 = icmp eq i64 %_170, 0, !dbg !8251
  br i1 %143, label %bb130, label %bb129, !dbg !8251

bb120:                                            ; preds = %bb119
; call core::fmt::Formatter::write_str
  %_161 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !8252
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_161) #8, !dbg !8252
  %145 = zext i1 %144 to i8, !dbg !8252
  store i8 %145, ptr %_160, align 1, !dbg !8252
  %146 = load i8, ptr %_160, align 1, !dbg !8252, !range !1608, !noundef !25
  %147 = trunc i8 %146 to i1, !dbg !8252
  %_163 = zext i1 %147 to i64, !dbg !8252
  %148 = icmp eq i64 %_163, 0, !dbg !8252
  br i1 %148, label %bb125, label %bb124, !dbg !8252

bb124:                                            ; preds = %bb120
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %149 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9890) #8, !dbg !8272
  %150 = zext i1 %149 to i8, !dbg !8272
  store i8 %150, ptr %0, align 1, !dbg !8272
  br label %bb169, !dbg !8272

bb123:                                            ; No predecessors!
  unreachable, !dbg !8252

bb129:                                            ; preds = %bb125
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %151 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9890) #8, !dbg !8273
  %152 = zext i1 %151 to i8, !dbg !8273
  store i8 %152, ptr %0, align 1, !dbg !8273
  br label %bb169, !dbg !8273

bb128:                                            ; No predecessors!
  unreachable, !dbg !8251

bb143:                                            ; preds = %bb138, %bb130
  %_192 = load i64, ptr %self, align 8, !dbg !8274, !noundef !25
; call x86_64::registers::control::Cr0Flags::all
  %153 = call i64 @_ZN6x86_649registers7control8Cr0Flags3all17h860068cde0193f10E() #8, !dbg !8275
  store i64 %153, ptr %_196, align 8, !dbg !8275
; call x86_64::registers::control::Cr0Flags::bits
  %_194 = call i64 @_ZN6x86_649registers7control8Cr0Flags4bits17h3c09a1211a717514E(ptr align 8 %_196) #8, !dbg !8275
  %_193 = xor i64 %_194, -1, !dbg !8276
  %154 = and i64 %_192, %_193, !dbg !8274
  store i64 %154, ptr %extra_bits, align 8, !dbg !8274
  %155 = load i64, ptr %extra_bits, align 8, !dbg !8277, !noundef !25
  %156 = icmp eq i64 %155, 0, !dbg !8277
  br i1 %156, label %bb162, label %bb146, !dbg !8277

bb132:                                            ; preds = %bb130
  %157 = load i8, ptr %first, align 1, !dbg !8248, !range !1608, !noundef !25
  %_176 = trunc i8 %157 to i1, !dbg !8248
  %_175 = xor i1 %_176, true, !dbg !8249
  br i1 %_175, label %bb133, label %bb138, !dbg !8249

bb138:                                            ; preds = %bb133, %bb132
  store i8 0, ptr %first, align 1, !dbg !8250
; call core::fmt::Formatter::write_str
  %_185 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc9911, i64 6) #8, !dbg !8251
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %158 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_185) #8, !dbg !8251
  %159 = zext i1 %158 to i8, !dbg !8251
  store i8 %159, ptr %_184, align 1, !dbg !8251
  %160 = load i8, ptr %_184, align 1, !dbg !8251, !range !1608, !noundef !25
  %161 = trunc i8 %160 to i1, !dbg !8251
  %_187 = zext i1 %161 to i64, !dbg !8251
  %162 = icmp eq i64 %_187, 0, !dbg !8251
  br i1 %162, label %bb143, label %bb142, !dbg !8251

bb133:                                            ; preds = %bb132
; call core::fmt::Formatter::write_str
  %_178 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !8252
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %163 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_178) #8, !dbg !8252
  %164 = zext i1 %163 to i8, !dbg !8252
  store i8 %164, ptr %_177, align 1, !dbg !8252
  %165 = load i8, ptr %_177, align 1, !dbg !8252, !range !1608, !noundef !25
  %166 = trunc i8 %165 to i1, !dbg !8252
  %_180 = zext i1 %166 to i64, !dbg !8252
  %167 = icmp eq i64 %_180, 0, !dbg !8252
  br i1 %167, label %bb138, label %bb137, !dbg !8252

bb137:                                            ; preds = %bb133
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %168 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9890) #8, !dbg !8278
  %169 = zext i1 %168 to i8, !dbg !8278
  store i8 %169, ptr %0, align 1, !dbg !8278
  br label %bb169, !dbg !8278

bb136:                                            ; No predecessors!
  unreachable, !dbg !8252

bb142:                                            ; preds = %bb138
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %170 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9890) #8, !dbg !8279
  %171 = zext i1 %170 to i8, !dbg !8279
  store i8 %171, ptr %0, align 1, !dbg !8279
  br label %bb169, !dbg !8279

bb141:                                            ; No predecessors!
  unreachable, !dbg !8251

bb162:                                            ; preds = %bb155, %bb143
  %172 = load i8, ptr %first, align 1, !dbg !8280, !range !1608, !noundef !25
  %_220 = trunc i8 %172 to i1, !dbg !8280
  br i1 %_220, label %bb163, label %bb168, !dbg !8280

bb146:                                            ; preds = %bb143
  %173 = load i8, ptr %first, align 1, !dbg !8281, !range !1608, !noundef !25
  %_198 = trunc i8 %173 to i1, !dbg !8281
  %_197 = xor i1 %_198, true, !dbg !8282
  br i1 %_197, label %bb147, label %bb152, !dbg !8282

bb152:                                            ; preds = %bb147, %bb146
  store i8 0, ptr %first, align 1, !dbg !8283
; call core::fmt::Formatter::write_str
  %_207 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10466, i64 2) #8, !dbg !8284
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %174 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_207) #8, !dbg !8284
  %175 = zext i1 %174 to i8, !dbg !8284
  store i8 %175, ptr %_206, align 1, !dbg !8284
  %176 = load i8, ptr %_206, align 1, !dbg !8284, !range !1608, !noundef !25
  %177 = trunc i8 %176 to i1, !dbg !8284
  %_209 = zext i1 %177 to i64, !dbg !8284
  %178 = icmp eq i64 %_209, 0, !dbg !8284
  br i1 %178, label %bb155, label %bb157, !dbg !8284

bb147:                                            ; preds = %bb146
; call core::fmt::Formatter::write_str
  %_200 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !8285
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %179 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_200) #8, !dbg !8285
  %180 = zext i1 %179 to i8, !dbg !8285
  store i8 %180, ptr %_199, align 1, !dbg !8285
  %181 = load i8, ptr %_199, align 1, !dbg !8285, !range !1608, !noundef !25
  %182 = trunc i8 %181 to i1, !dbg !8285
  %_202 = zext i1 %182 to i64, !dbg !8285
  %183 = icmp eq i64 %_202, 0, !dbg !8285
  br i1 %183, label %bb152, label %bb151, !dbg !8285

bb151:                                            ; preds = %bb147
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %184 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9890) #8, !dbg !8286
  %185 = zext i1 %184 to i8, !dbg !8286
  store i8 %185, ptr %0, align 1, !dbg !8286
  br label %bb169, !dbg !8286

bb150:                                            ; No predecessors!
  unreachable, !dbg !8285

bb155:                                            ; preds = %bb152
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_214 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h5485057207139f05E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !8287
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %186 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_214) #8, !dbg !8287
  %187 = zext i1 %186 to i8, !dbg !8287
  store i8 %187, ptr %_213, align 1, !dbg !8287
  %188 = load i8, ptr %_213, align 1, !dbg !8287, !range !1608, !noundef !25
  %189 = trunc i8 %188 to i1, !dbg !8287
  %_216 = zext i1 %189 to i64, !dbg !8287
  %190 = icmp eq i64 %_216, 0, !dbg !8287
  br i1 %190, label %bb162, label %bb161, !dbg !8287

bb157:                                            ; preds = %bb152
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %191 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9890) #8, !dbg !8288
  %192 = zext i1 %191 to i8, !dbg !8288
  store i8 %192, ptr %0, align 1, !dbg !8288
  br label %bb169, !dbg !8288

bb156:                                            ; No predecessors!
  unreachable, !dbg !8284

bb161:                                            ; preds = %bb155
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %193 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9890) #8, !dbg !8289
  %194 = zext i1 %193 to i8, !dbg !8289
  store i8 %194, ptr %0, align 1, !dbg !8289
  br label %bb169, !dbg !8289

bb160:                                            ; No predecessors!
  unreachable, !dbg !8287

bb168:                                            ; preds = %bb163, %bb162
  store i8 0, ptr %0, align 1, !dbg !8290
  br label %bb169, !dbg !8254

bb163:                                            ; preds = %bb162
; call core::fmt::Formatter::write_str
  %_222 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10467, i64 7) #8, !dbg !8291
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %195 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_222) #8, !dbg !8291
  %196 = zext i1 %195 to i8, !dbg !8291
  store i8 %196, ptr %_221, align 1, !dbg !8291
  %197 = load i8, ptr %_221, align 1, !dbg !8291, !range !1608, !noundef !25
  %198 = trunc i8 %197 to i1, !dbg !8291
  %_224 = zext i1 %198 to i64, !dbg !8291
  %199 = icmp eq i64 %_224, 0, !dbg !8291
  br i1 %199, label %bb168, label %bb167, !dbg !8291

bb167:                                            ; preds = %bb163
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %200 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9890) #8, !dbg !8292
  %201 = zext i1 %200 to i8, !dbg !8292
  store i8 %201, ptr %0, align 1, !dbg !8292
  br label %bb169, !dbg !8292

bb166:                                            ; No predecessors!
  unreachable, !dbg !8291
}

; <x86_64::registers::control::Cr0Flags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17hb87a7c3fdc5e189dE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8293 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8296, metadata !DIExpression()), !dbg !8298
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8297, metadata !DIExpression()), !dbg !8299
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17h1cdf9c3f5e3c04feE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !8300
  ret i1 %0, !dbg !8301
}

; <x86_64::registers::control::Cr0Flags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17hbd08ae73e14207a8E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8302 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8305, metadata !DIExpression()), !dbg !8307
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8306, metadata !DIExpression()), !dbg !8308
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hfab9ad2c8c6777b5E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !8309
  ret i1 %0, !dbg !8310
}

; <x86_64::registers::control::Cr0Flags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h04ac34b64019f8b1E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8311 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8314, metadata !DIExpression()), !dbg !8316
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8315, metadata !DIExpression()), !dbg !8317
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h5485057207139f05E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !8318
  ret i1 %0, !dbg !8319
}

; <x86_64::registers::control::Cr0Flags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h94585326b18ab1eeE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8320 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8323, metadata !DIExpression()), !dbg !8325
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8324, metadata !DIExpression()), !dbg !8326
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h9ce4179746265d03E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !8327
  ret i1 %0, !dbg !8328
}

; x86_64::registers::control::Cr0Flags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers7control8Cr0Flags3all17h860068cde0193f10E() unnamed_addr #0 !dbg !8329 {
start:
  ret i64 3758424127, !dbg !8332
}

; x86_64::registers::control::Cr0Flags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers7control8Cr0Flags4bits17h3c09a1211a717514E(ptr align 8 %self) unnamed_addr #0 !dbg !8333 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8337, metadata !DIExpression()), !dbg !8338
  %0 = load i64, ptr %self, align 8, !dbg !8339, !noundef !25
  ret i64 %0, !dbg !8340
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTED_MODE_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21PROTECTED_MODE_ENABLE17h1fad37b63efefc18E"(ptr align 8 %self) unnamed_addr #0 !dbg !8341 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8347, metadata !DIExpression()), !dbg !8349
  br i1 false, label %bb1, label %bb2, !dbg !8349

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !8349, !noundef !25
  %_3 = and i64 %_4, 1, !dbg !8349
  %1 = icmp eq i64 %_3, 1, !dbg !8349
  %2 = zext i1 %1 to i8, !dbg !8349
  store i8 %2, ptr %0, align 1, !dbg !8349
  br label %bb3, !dbg !8349

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !8349
  br label %bb3, !dbg !8349

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !8350, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !8350
  ret i1 %4, !dbg !8350
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::MONITOR_COPROCESSOR
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19MONITOR_COPROCESSOR17h9d74b156e7280a78E"(ptr align 8 %self) unnamed_addr #0 !dbg !8351 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8353, metadata !DIExpression()), !dbg !8355
  br i1 false, label %bb1, label %bb2, !dbg !8355

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !8355, !noundef !25
  %_3 = and i64 %_4, 2, !dbg !8355
  %1 = icmp eq i64 %_3, 2, !dbg !8355
  %2 = zext i1 %1 to i8, !dbg !8355
  store i8 %2, ptr %0, align 1, !dbg !8355
  br label %bb3, !dbg !8355

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !8355
  br label %bb3, !dbg !8355

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !8356, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !8356
  ret i1 %4, !dbg !8356
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::EMULATE_COPROCESSOR
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19EMULATE_COPROCESSOR17h72a5fa0d984d77f2E"(ptr align 8 %self) unnamed_addr #0 !dbg !8357 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8359, metadata !DIExpression()), !dbg !8361
  br i1 false, label %bb1, label %bb2, !dbg !8361

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !8361, !noundef !25
  %_3 = and i64 %_4, 4, !dbg !8361
  %1 = icmp eq i64 %_3, 4, !dbg !8361
  %2 = zext i1 %1 to i8, !dbg !8361
  store i8 %2, ptr %0, align 1, !dbg !8361
  br label %bb3, !dbg !8361

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !8361
  br label %bb3, !dbg !8361

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !8362, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !8362
  ret i1 %4, !dbg !8362
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::TASK_SWITCHED
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13TASK_SWITCHED17h03b40e3473398f21E"(ptr align 8 %self) unnamed_addr #0 !dbg !8363 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8365, metadata !DIExpression()), !dbg !8367
  br i1 false, label %bb1, label %bb2, !dbg !8367

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !8367, !noundef !25
  %_3 = and i64 %_4, 8, !dbg !8367
  %1 = icmp eq i64 %_3, 8, !dbg !8367
  %2 = zext i1 %1 to i8, !dbg !8367
  store i8 %2, ptr %0, align 1, !dbg !8367
  br label %bb3, !dbg !8367

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !8367
  br label %bb3, !dbg !8367

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !8368, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !8368
  ret i1 %4, !dbg !8368
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::EXTENSION_TYPE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14EXTENSION_TYPE17h8c5ece4b813cf599E"(ptr align 8 %self) unnamed_addr #0 !dbg !8369 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8371, metadata !DIExpression()), !dbg !8373
  br i1 false, label %bb1, label %bb2, !dbg !8373

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !8373, !noundef !25
  %_3 = and i64 %_4, 16, !dbg !8373
  %1 = icmp eq i64 %_3, 16, !dbg !8373
  %2 = zext i1 %1 to i8, !dbg !8373
  store i8 %2, ptr %0, align 1, !dbg !8373
  br label %bb3, !dbg !8373

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !8373
  br label %bb3, !dbg !8373

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !8374, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !8374
  ret i1 %4, !dbg !8374
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::NUMERIC_ERROR
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13NUMERIC_ERROR17h9e10e4cba3d612a2E"(ptr align 8 %self) unnamed_addr #0 !dbg !8375 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8377, metadata !DIExpression()), !dbg !8379
  br i1 false, label %bb1, label %bb2, !dbg !8379

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !8379, !noundef !25
  %_3 = and i64 %_4, 32, !dbg !8379
  %1 = icmp eq i64 %_3, 32, !dbg !8379
  %2 = zext i1 %1 to i8, !dbg !8379
  store i8 %2, ptr %0, align 1, !dbg !8379
  br label %bb3, !dbg !8379

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !8379
  br label %bb3, !dbg !8379

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !8380, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !8380
  ret i1 %4, !dbg !8380
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::WRITE_PROTECT
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13WRITE_PROTECT17h12074ac780bf7e9fE"(ptr align 8 %self) unnamed_addr #0 !dbg !8381 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8383, metadata !DIExpression()), !dbg !8385
  br i1 false, label %bb1, label %bb2, !dbg !8385

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !8385, !noundef !25
  %_3 = and i64 %_4, 65536, !dbg !8385
  %1 = icmp eq i64 %_3, 65536, !dbg !8385
  %2 = zext i1 %1 to i8, !dbg !8385
  store i8 %2, ptr %0, align 1, !dbg !8385
  br label %bb3, !dbg !8385

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !8385
  br label %bb3, !dbg !8385

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !8386, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !8386
  ret i1 %4, !dbg !8386
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::ALIGNMENT_MASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14ALIGNMENT_MASK17hf94acc768071ca97E"(ptr align 8 %self) unnamed_addr #0 !dbg !8387 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8389, metadata !DIExpression()), !dbg !8391
  br i1 false, label %bb1, label %bb2, !dbg !8391

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !8391, !noundef !25
  %_3 = and i64 %_4, 262144, !dbg !8391
  %1 = icmp eq i64 %_3, 262144, !dbg !8391
  %2 = zext i1 %1 to i8, !dbg !8391
  store i8 %2, ptr %0, align 1, !dbg !8391
  br label %bb3, !dbg !8391

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !8391
  br label %bb3, !dbg !8391

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !8392, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !8392
  ret i1 %4, !dbg !8392
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::NOT_WRITE_THROUGH
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17NOT_WRITE_THROUGH17h958ee82af4c27e25E"(ptr align 8 %self) unnamed_addr #0 !dbg !8393 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8395, metadata !DIExpression()), !dbg !8397
  br i1 false, label %bb1, label %bb2, !dbg !8397

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !8397, !noundef !25
  %_3 = and i64 %_4, 536870912, !dbg !8397
  %1 = icmp eq i64 %_3, 536870912, !dbg !8397
  %2 = zext i1 %1 to i8, !dbg !8397
  store i8 %2, ptr %0, align 1, !dbg !8397
  br label %bb3, !dbg !8397

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !8397
  br label %bb3, !dbg !8397

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !8398, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !8398
  ret i1 %4, !dbg !8398
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::CACHE_DISABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13CACHE_DISABLE17ha4881ee64327d663E"(ptr align 8 %self) unnamed_addr #0 !dbg !8399 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8401, metadata !DIExpression()), !dbg !8403
  br i1 false, label %bb1, label %bb2, !dbg !8403

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !8403, !noundef !25
  %_3 = and i64 %_4, 1073741824, !dbg !8403
  %1 = icmp eq i64 %_3, 1073741824, !dbg !8403
  %2 = zext i1 %1 to i8, !dbg !8403
  store i8 %2, ptr %0, align 1, !dbg !8403
  br label %bb3, !dbg !8403

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !8403
  br label %bb3, !dbg !8403

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !8404, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !8404
  ret i1 %4, !dbg !8404
}

; <x86_64::registers::control::Cr0Flags as <x86_64::registers::control::Cr0Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGING
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6PAGING17h7958d4143df4028fE"(ptr align 8 %self) unnamed_addr #0 !dbg !8405 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8407, metadata !DIExpression()), !dbg !8409
  br i1 false, label %bb1, label %bb2, !dbg !8409

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !8409, !noundef !25
  %_3 = and i64 %_4, 2147483648, !dbg !8409
  %1 = icmp eq i64 %_3, 2147483648, !dbg !8409
  %2 = zext i1 %1 to i8, !dbg !8409
  store i8 %2, ptr %0, align 1, !dbg !8409
  br label %bb3, !dbg !8409

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !8409
  br label %bb3, !dbg !8409

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !8410, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !8410
  ret i1 %4, !dbg !8410
}

; <x86_64::registers::control::Cr2 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN68_$LT$x86_64..registers..control..Cr2$u20$as$u20$core..fmt..Debug$GT$3fmt17hde96ff80350c208aE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8411 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8418, metadata !DIExpression()), !dbg !8420
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8419, metadata !DIExpression()), !dbg !8420
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc9915, i64 3) #8, !dbg !8420
  ret i1 %0, !dbg !8421
}

; <x86_64::registers::control::Cr3 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN68_$LT$x86_64..registers..control..Cr3$u20$as$u20$core..fmt..Debug$GT$3fmt17hcd978e953e77aa35E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8422 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8429, metadata !DIExpression()), !dbg !8431
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8430, metadata !DIExpression()), !dbg !8431
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc9916, i64 3) #8, !dbg !8431
  ret i1 %0, !dbg !8432
}

; <x86_64::registers::control::Cr3Flags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17h3c8deb6e75fed36dE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8433 {
start:
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_68 = alloca i8, align 1
  %_60 = alloca i8, align 1
  %_53 = alloca i8, align 1
  %_46 = alloca i8, align 1
  %_43 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_31 = alloca i8, align 1
  %_24 = alloca i8, align 1
  %_14 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8442, metadata !DIExpression()), !dbg !8480
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8443, metadata !DIExpression()), !dbg !8481
  call void @llvm.dbg.declare(metadata ptr %first, metadata !8444, metadata !DIExpression()), !dbg !8482
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !8446, metadata !DIExpression()), !dbg !8483
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !8448, metadata !DIExpression()), !dbg !8484
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !8450, metadata !DIExpression()), !dbg !8485
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !8452, metadata !DIExpression()), !dbg !8486
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !8454, metadata !DIExpression()), !dbg !8487
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !8456, metadata !DIExpression()), !dbg !8488
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !8458, metadata !DIExpression()), !dbg !8489
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !8460, metadata !DIExpression()), !dbg !8490
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !8462, metadata !DIExpression()), !dbg !8491
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !8464, metadata !DIExpression()), !dbg !8492
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !8466, metadata !DIExpression()), !dbg !8493
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !8468, metadata !DIExpression()), !dbg !8494
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !8470, metadata !DIExpression()), !dbg !8495
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !8472, metadata !DIExpression()), !dbg !8496
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !8474, metadata !DIExpression()), !dbg !8497
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !8476, metadata !DIExpression()), !dbg !8498
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !8478, metadata !DIExpression()), !dbg !8499
  store i8 1, ptr %first, align 1, !dbg !8500
; call <x86_64::registers::control::Cr3Flags as <x86_64::registers::control::Cr3Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_LEVEL_WRITETHROUGH
  %_4 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$23PAGE_LEVEL_WRITETHROUGH17h3639bcee1534b576E"(ptr align 8 %self) #8, !dbg !8501
  br i1 %_4, label %bb2, label %bb13, !dbg !8501

bb13:                                             ; preds = %bb8, %start
; call <x86_64::registers::control::Cr3Flags as <x86_64::registers::control::Cr3Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_LEVEL_CACHE_DISABLE
  %_21 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$24PAGE_LEVEL_CACHE_DISABLE17h990f0bc9459408a3E"(ptr align 8 %self) #8, !dbg !8501
  br i1 %_21, label %bb15, label %bb26, !dbg !8501

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !8502, !range !1608, !noundef !25
  %_6 = trunc i8 %1 to i1, !dbg !8502
  %_5 = xor i1 %_6, true, !dbg !8503
  br i1 %_5, label %bb3, label %bb8, !dbg !8503

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !8504
; call core::fmt::Formatter::write_str
  %_15 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc9920, i64 23) #8, !dbg !8505
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_15) #8, !dbg !8505
  %3 = zext i1 %2 to i8, !dbg !8505
  store i8 %3, ptr %_14, align 1, !dbg !8505
  %4 = load i8, ptr %_14, align 1, !dbg !8505, !range !1608, !noundef !25
  %5 = trunc i8 %4 to i1, !dbg !8505
  %_17 = zext i1 %5 to i64, !dbg !8505
  %6 = icmp eq i64 %_17, 0, !dbg !8505
  br i1 %6, label %bb13, label %bb12, !dbg !8505

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !8506
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_8) #8, !dbg !8506
  %8 = zext i1 %7 to i8, !dbg !8506
  store i8 %8, ptr %_7, align 1, !dbg !8506
  %9 = load i8, ptr %_7, align 1, !dbg !8506, !range !1608, !noundef !25
  %10 = trunc i8 %9 to i1, !dbg !8506
  %_10 = zext i1 %10 to i64, !dbg !8506
  %11 = icmp eq i64 %_10, 0, !dbg !8506
  br i1 %11, label %bb8, label %bb7, !dbg !8506

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9919) #8, !dbg !8507
  %13 = zext i1 %12 to i8, !dbg !8507
  store i8 %13, ptr %0, align 1, !dbg !8507
  br label %bb52, !dbg !8507

bb6:                                              ; No predecessors!
  unreachable, !dbg !8506

bb52:                                             ; preds = %bb51, %bb50, %bb44, %bb40, %bb34, %bb25, %bb20, %bb12, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !8508, !range !1608, !noundef !25
  %15 = trunc i8 %14 to i1, !dbg !8508
  ret i1 %15, !dbg !8508

bb12:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9919) #8, !dbg !8509
  %17 = zext i1 %16 to i8, !dbg !8509
  store i8 %17, ptr %0, align 1, !dbg !8509
  br label %bb52, !dbg !8509

bb11:                                             ; No predecessors!
  unreachable, !dbg !8505

bb26:                                             ; preds = %bb21, %bb13
  %_39 = load i64, ptr %self, align 8, !dbg !8510, !noundef !25
; call x86_64::registers::control::Cr3Flags::all
  %18 = call i64 @_ZN6x86_649registers7control8Cr3Flags3all17h77f3991087c93373E() #8, !dbg !8511
  store i64 %18, ptr %_43, align 8, !dbg !8511
; call x86_64::registers::control::Cr3Flags::bits
  %_41 = call i64 @_ZN6x86_649registers7control8Cr3Flags4bits17h810d943e19ef2a63E(ptr align 8 %_43) #8, !dbg !8511
  %_40 = xor i64 %_41, -1, !dbg !8512
  %19 = and i64 %_39, %_40, !dbg !8510
  store i64 %19, ptr %extra_bits, align 8, !dbg !8510
  %20 = load i64, ptr %extra_bits, align 8, !dbg !8513, !noundef !25
  %21 = icmp eq i64 %20, 0, !dbg !8513
  br i1 %21, label %bb45, label %bb29, !dbg !8513

bb15:                                             ; preds = %bb13
  %22 = load i8, ptr %first, align 1, !dbg !8502, !range !1608, !noundef !25
  %_23 = trunc i8 %22 to i1, !dbg !8502
  %_22 = xor i1 %_23, true, !dbg !8503
  br i1 %_22, label %bb16, label %bb21, !dbg !8503

bb21:                                             ; preds = %bb16, %bb15
  store i8 0, ptr %first, align 1, !dbg !8504
; call core::fmt::Formatter::write_str
  %_32 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc9922, i64 24) #8, !dbg !8505
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %23 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_32) #8, !dbg !8505
  %24 = zext i1 %23 to i8, !dbg !8505
  store i8 %24, ptr %_31, align 1, !dbg !8505
  %25 = load i8, ptr %_31, align 1, !dbg !8505, !range !1608, !noundef !25
  %26 = trunc i8 %25 to i1, !dbg !8505
  %_34 = zext i1 %26 to i64, !dbg !8505
  %27 = icmp eq i64 %_34, 0, !dbg !8505
  br i1 %27, label %bb26, label %bb25, !dbg !8505

bb16:                                             ; preds = %bb15
; call core::fmt::Formatter::write_str
  %_25 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !8506
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %28 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_25) #8, !dbg !8506
  %29 = zext i1 %28 to i8, !dbg !8506
  store i8 %29, ptr %_24, align 1, !dbg !8506
  %30 = load i8, ptr %_24, align 1, !dbg !8506, !range !1608, !noundef !25
  %31 = trunc i8 %30 to i1, !dbg !8506
  %_27 = zext i1 %31 to i64, !dbg !8506
  %32 = icmp eq i64 %_27, 0, !dbg !8506
  br i1 %32, label %bb21, label %bb20, !dbg !8506

bb20:                                             ; preds = %bb16
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %33 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9919) #8, !dbg !8514
  %34 = zext i1 %33 to i8, !dbg !8514
  store i8 %34, ptr %0, align 1, !dbg !8514
  br label %bb52, !dbg !8514

bb19:                                             ; No predecessors!
  unreachable, !dbg !8506

bb25:                                             ; preds = %bb21
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %35 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9919) #8, !dbg !8515
  %36 = zext i1 %35 to i8, !dbg !8515
  store i8 %36, ptr %0, align 1, !dbg !8515
  br label %bb52, !dbg !8515

bb24:                                             ; No predecessors!
  unreachable, !dbg !8505

bb45:                                             ; preds = %bb38, %bb26
  %37 = load i8, ptr %first, align 1, !dbg !8516, !range !1608, !noundef !25
  %_67 = trunc i8 %37 to i1, !dbg !8516
  br i1 %_67, label %bb46, label %bb51, !dbg !8516

bb29:                                             ; preds = %bb26
  %38 = load i8, ptr %first, align 1, !dbg !8517, !range !1608, !noundef !25
  %_45 = trunc i8 %38 to i1, !dbg !8517
  %_44 = xor i1 %_45, true, !dbg !8518
  br i1 %_44, label %bb30, label %bb35, !dbg !8518

bb35:                                             ; preds = %bb30, %bb29
  store i8 0, ptr %first, align 1, !dbg !8519
; call core::fmt::Formatter::write_str
  %_54 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10466, i64 2) #8, !dbg !8520
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_54) #8, !dbg !8520
  %40 = zext i1 %39 to i8, !dbg !8520
  store i8 %40, ptr %_53, align 1, !dbg !8520
  %41 = load i8, ptr %_53, align 1, !dbg !8520, !range !1608, !noundef !25
  %42 = trunc i8 %41 to i1, !dbg !8520
  %_56 = zext i1 %42 to i64, !dbg !8520
  %43 = icmp eq i64 %_56, 0, !dbg !8520
  br i1 %43, label %bb38, label %bb40, !dbg !8520

bb30:                                             ; preds = %bb29
; call core::fmt::Formatter::write_str
  %_47 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !8521
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %44 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_47) #8, !dbg !8521
  %45 = zext i1 %44 to i8, !dbg !8521
  store i8 %45, ptr %_46, align 1, !dbg !8521
  %46 = load i8, ptr %_46, align 1, !dbg !8521, !range !1608, !noundef !25
  %47 = trunc i8 %46 to i1, !dbg !8521
  %_49 = zext i1 %47 to i64, !dbg !8521
  %48 = icmp eq i64 %_49, 0, !dbg !8521
  br i1 %48, label %bb35, label %bb34, !dbg !8521

bb34:                                             ; preds = %bb30
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %49 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9919) #8, !dbg !8522
  %50 = zext i1 %49 to i8, !dbg !8522
  store i8 %50, ptr %0, align 1, !dbg !8522
  br label %bb52, !dbg !8522

bb33:                                             ; No predecessors!
  unreachable, !dbg !8521

bb38:                                             ; preds = %bb35
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_61 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h5485057207139f05E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !8523
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %51 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_61) #8, !dbg !8523
  %52 = zext i1 %51 to i8, !dbg !8523
  store i8 %52, ptr %_60, align 1, !dbg !8523
  %53 = load i8, ptr %_60, align 1, !dbg !8523, !range !1608, !noundef !25
  %54 = trunc i8 %53 to i1, !dbg !8523
  %_63 = zext i1 %54 to i64, !dbg !8523
  %55 = icmp eq i64 %_63, 0, !dbg !8523
  br i1 %55, label %bb45, label %bb44, !dbg !8523

bb40:                                             ; preds = %bb35
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %56 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9919) #8, !dbg !8524
  %57 = zext i1 %56 to i8, !dbg !8524
  store i8 %57, ptr %0, align 1, !dbg !8524
  br label %bb52, !dbg !8524

bb39:                                             ; No predecessors!
  unreachable, !dbg !8520

bb44:                                             ; preds = %bb38
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %58 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9919) #8, !dbg !8525
  %59 = zext i1 %58 to i8, !dbg !8525
  store i8 %59, ptr %0, align 1, !dbg !8525
  br label %bb52, !dbg !8525

bb43:                                             ; No predecessors!
  unreachable, !dbg !8523

bb51:                                             ; preds = %bb46, %bb45
  store i8 0, ptr %0, align 1, !dbg !8526
  br label %bb52, !dbg !8508

bb46:                                             ; preds = %bb45
; call core::fmt::Formatter::write_str
  %_69 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10467, i64 7) #8, !dbg !8527
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %60 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_69) #8, !dbg !8527
  %61 = zext i1 %60 to i8, !dbg !8527
  store i8 %61, ptr %_68, align 1, !dbg !8527
  %62 = load i8, ptr %_68, align 1, !dbg !8527, !range !1608, !noundef !25
  %63 = trunc i8 %62 to i1, !dbg !8527
  %_71 = zext i1 %63 to i64, !dbg !8527
  %64 = icmp eq i64 %_71, 0, !dbg !8527
  br i1 %64, label %bb51, label %bb50, !dbg !8527

bb50:                                             ; preds = %bb46
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %65 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9919) #8, !dbg !8528
  %66 = zext i1 %65 to i8, !dbg !8528
  store i8 %66, ptr %0, align 1, !dbg !8528
  br label %bb52, !dbg !8528

bb49:                                             ; No predecessors!
  unreachable, !dbg !8527
}

; <x86_64::registers::control::Cr3Flags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h2a3a14282968259cE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8529 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8532, metadata !DIExpression()), !dbg !8534
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8533, metadata !DIExpression()), !dbg !8535
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17h1cdf9c3f5e3c04feE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !8536
  ret i1 %0, !dbg !8537
}

; <x86_64::registers::control::Cr3Flags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17h344b16a3d659485fE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8538 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8541, metadata !DIExpression()), !dbg !8543
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8542, metadata !DIExpression()), !dbg !8544
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hfab9ad2c8c6777b5E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !8545
  ret i1 %0, !dbg !8546
}

; <x86_64::registers::control::Cr3Flags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h50a7f4948365465cE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8547 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8550, metadata !DIExpression()), !dbg !8552
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8551, metadata !DIExpression()), !dbg !8553
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h5485057207139f05E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !8554
  ret i1 %0, !dbg !8555
}

; <x86_64::registers::control::Cr3Flags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17he30b0b0f0683a211E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8556 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8559, metadata !DIExpression()), !dbg !8561
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8560, metadata !DIExpression()), !dbg !8562
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h9ce4179746265d03E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !8563
  ret i1 %0, !dbg !8564
}

; x86_64::registers::control::Cr3Flags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers7control8Cr3Flags3all17h77f3991087c93373E() unnamed_addr #0 !dbg !8565 {
start:
  ret i64 24, !dbg !8568
}

; x86_64::registers::control::Cr3Flags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers7control8Cr3Flags4bits17h810d943e19ef2a63E(ptr align 8 %self) unnamed_addr #0 !dbg !8569 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8573, metadata !DIExpression()), !dbg !8574
  %0 = load i64, ptr %self, align 8, !dbg !8575, !noundef !25
  ret i64 %0, !dbg !8576
}

; <x86_64::registers::control::Cr3Flags as <x86_64::registers::control::Cr3Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_LEVEL_WRITETHROUGH
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$23PAGE_LEVEL_WRITETHROUGH17h3639bcee1534b576E"(ptr align 8 %self) unnamed_addr #0 !dbg !8577 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8583, metadata !DIExpression()), !dbg !8585
  br i1 false, label %bb1, label %bb2, !dbg !8585

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !8585, !noundef !25
  %_3 = and i64 %_4, 8, !dbg !8585
  %1 = icmp eq i64 %_3, 8, !dbg !8585
  %2 = zext i1 %1 to i8, !dbg !8585
  store i8 %2, ptr %0, align 1, !dbg !8585
  br label %bb3, !dbg !8585

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !8585
  br label %bb3, !dbg !8585

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !8586, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !8586
  ret i1 %4, !dbg !8586
}

; <x86_64::registers::control::Cr3Flags as <x86_64::registers::control::Cr3Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_LEVEL_CACHE_DISABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$24PAGE_LEVEL_CACHE_DISABLE17h990f0bc9459408a3E"(ptr align 8 %self) unnamed_addr #0 !dbg !8587 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8589, metadata !DIExpression()), !dbg !8591
  br i1 false, label %bb1, label %bb2, !dbg !8591

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !8591, !noundef !25
  %_3 = and i64 %_4, 16, !dbg !8591
  %1 = icmp eq i64 %_3, 16, !dbg !8591
  %2 = zext i1 %1 to i8, !dbg !8591
  store i8 %2, ptr %0, align 1, !dbg !8591
  br label %bb3, !dbg !8591

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !8591
  br label %bb3, !dbg !8591

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !8592, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !8592
  ret i1 %4, !dbg !8592
}

; <x86_64::registers::control::Cr4 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN68_$LT$x86_64..registers..control..Cr4$u20$as$u20$core..fmt..Debug$GT$3fmt17h80486fa0ab22b213E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8593 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8600, metadata !DIExpression()), !dbg !8602
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8601, metadata !DIExpression()), !dbg !8602
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc9926, i64 3) #8, !dbg !8602
  ret i1 %0, !dbg !8603
}

; <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17h9f93f73412c447cfE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !8604 {
start:
  %val.dbg.spill106 = alloca {}, align 1
  %residual.dbg.spill105 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill104 = alloca {}, align 1
  %residual.dbg.spill103 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill102 = alloca {}, align 1
  %residual.dbg.spill101 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill100 = alloca {}, align 1
  %residual.dbg.spill99 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill98 = alloca {}, align 1
  %residual.dbg.spill97 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill96 = alloca {}, align 1
  %residual.dbg.spill95 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill94 = alloca {}, align 1
  %residual.dbg.spill93 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill92 = alloca {}, align 1
  %residual.dbg.spill91 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill90 = alloca {}, align 1
  %residual.dbg.spill89 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill88 = alloca {}, align 1
  %residual.dbg.spill87 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill86 = alloca {}, align 1
  %residual.dbg.spill85 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill84 = alloca {}, align 1
  %residual.dbg.spill83 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill82 = alloca {}, align 1
  %residual.dbg.spill81 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill80 = alloca {}, align 1
  %residual.dbg.spill79 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill78 = alloca {}, align 1
  %residual.dbg.spill77 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill76 = alloca {}, align 1
  %residual.dbg.spill75 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill74 = alloca {}, align 1
  %residual.dbg.spill73 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill72 = alloca {}, align 1
  %residual.dbg.spill71 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill70 = alloca {}, align 1
  %residual.dbg.spill69 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill68 = alloca {}, align 1
  %residual.dbg.spill67 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill66 = alloca {}, align 1
  %residual.dbg.spill65 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill64 = alloca {}, align 1
  %residual.dbg.spill63 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill62 = alloca {}, align 1
  %residual.dbg.spill61 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill60 = alloca {}, align 1
  %residual.dbg.spill59 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill58 = alloca {}, align 1
  %residual.dbg.spill57 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill56 = alloca {}, align 1
  %residual.dbg.spill55 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill54 = alloca {}, align 1
  %residual.dbg.spill53 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill52 = alloca {}, align 1
  %residual.dbg.spill51 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_459 = alloca i8, align 1
  %_451 = alloca i8, align 1
  %_444 = alloca i8, align 1
  %_437 = alloca i8, align 1
  %_434 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_422 = alloca i8, align 1
  %_415 = alloca i8, align 1
  %_405 = alloca i8, align 1
  %_398 = alloca i8, align 1
  %_388 = alloca i8, align 1
  %_381 = alloca i8, align 1
  %_371 = alloca i8, align 1
  %_364 = alloca i8, align 1
  %_354 = alloca i8, align 1
  %_347 = alloca i8, align 1
  %_337 = alloca i8, align 1
  %_330 = alloca i8, align 1
  %_320 = alloca i8, align 1
  %_313 = alloca i8, align 1
  %_303 = alloca i8, align 1
  %_296 = alloca i8, align 1
  %_286 = alloca i8, align 1
  %_279 = alloca i8, align 1
  %_269 = alloca i8, align 1
  %_262 = alloca i8, align 1
  %_252 = alloca i8, align 1
  %_245 = alloca i8, align 1
  %_235 = alloca i8, align 1
  %_228 = alloca i8, align 1
  %_218 = alloca i8, align 1
  %_211 = alloca i8, align 1
  %_201 = alloca i8, align 1
  %_194 = alloca i8, align 1
  %_184 = alloca i8, align 1
  %_177 = alloca i8, align 1
  %_167 = alloca i8, align 1
  %_160 = alloca i8, align 1
  %_150 = alloca i8, align 1
  %_143 = alloca i8, align 1
  %_133 = alloca i8, align 1
  %_126 = alloca i8, align 1
  %_116 = alloca i8, align 1
  %_109 = alloca i8, align 1
  %_99 = alloca i8, align 1
  %_92 = alloca i8, align 1
  %_82 = alloca i8, align 1
  %_75 = alloca i8, align 1
  %_65 = alloca i8, align 1
  %_58 = alloca i8, align 1
  %_48 = alloca i8, align 1
  %_41 = alloca i8, align 1
  %_31 = alloca i8, align 1
  %_24 = alloca i8, align 1
  %_14 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !8613, metadata !DIExpression()), !dbg !8835
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !8614, metadata !DIExpression()), !dbg !8836
  call void @llvm.dbg.declare(metadata ptr %first, metadata !8615, metadata !DIExpression()), !dbg !8837
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !8617, metadata !DIExpression()), !dbg !8838
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !8619, metadata !DIExpression()), !dbg !8839
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !8621, metadata !DIExpression()), !dbg !8840
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !8623, metadata !DIExpression()), !dbg !8841
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !8625, metadata !DIExpression()), !dbg !8842
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !8627, metadata !DIExpression()), !dbg !8843
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !8629, metadata !DIExpression()), !dbg !8844
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !8631, metadata !DIExpression()), !dbg !8845
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !8633, metadata !DIExpression()), !dbg !8846
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !8635, metadata !DIExpression()), !dbg !8847
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !8637, metadata !DIExpression()), !dbg !8848
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !8639, metadata !DIExpression()), !dbg !8849
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !8641, metadata !DIExpression()), !dbg !8850
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !8643, metadata !DIExpression()), !dbg !8851
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !8645, metadata !DIExpression()), !dbg !8852
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !8647, metadata !DIExpression()), !dbg !8853
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !8649, metadata !DIExpression()), !dbg !8854
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !8651, metadata !DIExpression()), !dbg !8855
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !8653, metadata !DIExpression()), !dbg !8856
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !8655, metadata !DIExpression()), !dbg !8857
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !8657, metadata !DIExpression()), !dbg !8858
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !8659, metadata !DIExpression()), !dbg !8859
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !8661, metadata !DIExpression()), !dbg !8860
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !8663, metadata !DIExpression()), !dbg !8861
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !8665, metadata !DIExpression()), !dbg !8862
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !8667, metadata !DIExpression()), !dbg !8863
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !8669, metadata !DIExpression()), !dbg !8864
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !8671, metadata !DIExpression()), !dbg !8865
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !8673, metadata !DIExpression()), !dbg !8866
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !8675, metadata !DIExpression()), !dbg !8867
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !8677, metadata !DIExpression()), !dbg !8868
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !8679, metadata !DIExpression()), !dbg !8869
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !8681, metadata !DIExpression()), !dbg !8870
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !8683, metadata !DIExpression()), !dbg !8871
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !8685, metadata !DIExpression()), !dbg !8872
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !8687, metadata !DIExpression()), !dbg !8873
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !8689, metadata !DIExpression()), !dbg !8874
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !8691, metadata !DIExpression()), !dbg !8875
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !8693, metadata !DIExpression()), !dbg !8876
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !8695, metadata !DIExpression()), !dbg !8877
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !8697, metadata !DIExpression()), !dbg !8878
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !8699, metadata !DIExpression()), !dbg !8879
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !8701, metadata !DIExpression()), !dbg !8880
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !8703, metadata !DIExpression()), !dbg !8881
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !8705, metadata !DIExpression()), !dbg !8882
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !8707, metadata !DIExpression()), !dbg !8883
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !8709, metadata !DIExpression()), !dbg !8884
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !8711, metadata !DIExpression()), !dbg !8885
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !8713, metadata !DIExpression()), !dbg !8886
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !8715, metadata !DIExpression()), !dbg !8887
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !8717, metadata !DIExpression()), !dbg !8888
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !8719, metadata !DIExpression()), !dbg !8889
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill51, metadata !8721, metadata !DIExpression()), !dbg !8890
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill52, metadata !8723, metadata !DIExpression()), !dbg !8891
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill53, metadata !8725, metadata !DIExpression()), !dbg !8892
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill54, metadata !8727, metadata !DIExpression()), !dbg !8893
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill55, metadata !8729, metadata !DIExpression()), !dbg !8894
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill56, metadata !8731, metadata !DIExpression()), !dbg !8895
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill57, metadata !8733, metadata !DIExpression()), !dbg !8896
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill58, metadata !8735, metadata !DIExpression()), !dbg !8897
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill59, metadata !8737, metadata !DIExpression()), !dbg !8898
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill60, metadata !8739, metadata !DIExpression()), !dbg !8899
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill61, metadata !8741, metadata !DIExpression()), !dbg !8900
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill62, metadata !8743, metadata !DIExpression()), !dbg !8901
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill63, metadata !8745, metadata !DIExpression()), !dbg !8902
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill64, metadata !8747, metadata !DIExpression()), !dbg !8903
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill65, metadata !8749, metadata !DIExpression()), !dbg !8904
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill66, metadata !8751, metadata !DIExpression()), !dbg !8905
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill67, metadata !8753, metadata !DIExpression()), !dbg !8906
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill68, metadata !8755, metadata !DIExpression()), !dbg !8907
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill69, metadata !8757, metadata !DIExpression()), !dbg !8908
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill70, metadata !8759, metadata !DIExpression()), !dbg !8909
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill71, metadata !8761, metadata !DIExpression()), !dbg !8910
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill72, metadata !8763, metadata !DIExpression()), !dbg !8911
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill73, metadata !8765, metadata !DIExpression()), !dbg !8912
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill74, metadata !8767, metadata !DIExpression()), !dbg !8913
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill75, metadata !8769, metadata !DIExpression()), !dbg !8914
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill76, metadata !8771, metadata !DIExpression()), !dbg !8915
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill77, metadata !8773, metadata !DIExpression()), !dbg !8916
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill78, metadata !8775, metadata !DIExpression()), !dbg !8917
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill79, metadata !8777, metadata !DIExpression()), !dbg !8918
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill80, metadata !8779, metadata !DIExpression()), !dbg !8919
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill81, metadata !8781, metadata !DIExpression()), !dbg !8920
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill82, metadata !8783, metadata !DIExpression()), !dbg !8921
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill83, metadata !8785, metadata !DIExpression()), !dbg !8922
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill84, metadata !8787, metadata !DIExpression()), !dbg !8923
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill85, metadata !8789, metadata !DIExpression()), !dbg !8924
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill86, metadata !8791, metadata !DIExpression()), !dbg !8925
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill87, metadata !8793, metadata !DIExpression()), !dbg !8926
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill88, metadata !8795, metadata !DIExpression()), !dbg !8927
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill89, metadata !8797, metadata !DIExpression()), !dbg !8928
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill90, metadata !8799, metadata !DIExpression()), !dbg !8929
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill91, metadata !8801, metadata !DIExpression()), !dbg !8930
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill92, metadata !8803, metadata !DIExpression()), !dbg !8931
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill93, metadata !8805, metadata !DIExpression()), !dbg !8932
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill94, metadata !8807, metadata !DIExpression()), !dbg !8933
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill95, metadata !8809, metadata !DIExpression()), !dbg !8934
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill96, metadata !8811, metadata !DIExpression()), !dbg !8935
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill97, metadata !8813, metadata !DIExpression()), !dbg !8936
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill98, metadata !8815, metadata !DIExpression()), !dbg !8937
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !8817, metadata !DIExpression()), !dbg !8938
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill99, metadata !8819, metadata !DIExpression()), !dbg !8939
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill100, metadata !8821, metadata !DIExpression()), !dbg !8940
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill101, metadata !8823, metadata !DIExpression()), !dbg !8941
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill102, metadata !8825, metadata !DIExpression()), !dbg !8942
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill103, metadata !8827, metadata !DIExpression()), !dbg !8943
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill104, metadata !8829, metadata !DIExpression()), !dbg !8944
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill105, metadata !8831, metadata !DIExpression()), !dbg !8945
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill106, metadata !8833, metadata !DIExpression()), !dbg !8946
  store i8 1, ptr %first, align 1, !dbg !8947
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_8086_MODE_EXTENSIONS
  %_4 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$28VIRTUAL_8086_MODE_EXTENSIONS17hf661a8f6ad0c94eaE"(ptr align 8 %self) #8, !dbg !8948
  br i1 %_4, label %bb2, label %bb13, !dbg !8948

bb13:                                             ; preds = %bb8, %start
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTED_MODE_VIRTUAL_INTERRUPTS
  %_21 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$33PROTECTED_MODE_VIRTUAL_INTERRUPTS17hc763bb77e4faee20E"(ptr align 8 %self) #8, !dbg !8948
  br i1 %_21, label %bb15, label %bb26, !dbg !8948

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !8949, !range !1608, !noundef !25
  %_6 = trunc i8 %1 to i1, !dbg !8949
  %_5 = xor i1 %_6, true, !dbg !8950
  br i1 %_5, label %bb3, label %bb8, !dbg !8950

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !8951
; call core::fmt::Formatter::write_str
  %_15 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc9930, i64 28) #8, !dbg !8952
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_15) #8, !dbg !8952
  %3 = zext i1 %2 to i8, !dbg !8952
  store i8 %3, ptr %_14, align 1, !dbg !8952
  %4 = load i8, ptr %_14, align 1, !dbg !8952, !range !1608, !noundef !25
  %5 = trunc i8 %4 to i1, !dbg !8952
  %_17 = zext i1 %5 to i64, !dbg !8952
  %6 = icmp eq i64 %_17, 0, !dbg !8952
  br i1 %6, label %bb13, label %bb12, !dbg !8952

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !8953
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_8) #8, !dbg !8953
  %8 = zext i1 %7 to i8, !dbg !8953
  store i8 %8, ptr %_7, align 1, !dbg !8953
  %9 = load i8, ptr %_7, align 1, !dbg !8953, !range !1608, !noundef !25
  %10 = trunc i8 %9 to i1, !dbg !8953
  %_10 = zext i1 %10 to i64, !dbg !8953
  %11 = icmp eq i64 %_10, 0, !dbg !8953
  br i1 %11, label %bb8, label %bb7, !dbg !8953

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9929) #8, !dbg !8954
  %13 = zext i1 %12 to i8, !dbg !8954
  store i8 %13, ptr %0, align 1, !dbg !8954
  br label %bb351, !dbg !8954

bb6:                                              ; No predecessors!
  unreachable, !dbg !8953

bb351:                                            ; preds = %bb350, %bb349, %bb343, %bb339, %bb333, %bb324, %bb319, %bb311, %bb306, %bb298, %bb293, %bb285, %bb280, %bb272, %bb267, %bb259, %bb254, %bb246, %bb241, %bb233, %bb228, %bb220, %bb215, %bb207, %bb202, %bb194, %bb189, %bb181, %bb176, %bb168, %bb163, %bb155, %bb150, %bb142, %bb137, %bb129, %bb124, %bb116, %bb111, %bb103, %bb98, %bb90, %bb85, %bb77, %bb72, %bb64, %bb59, %bb51, %bb46, %bb38, %bb33, %bb25, %bb20, %bb12, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !8955, !range !1608, !noundef !25
  %15 = trunc i8 %14 to i1, !dbg !8955
  ret i1 %15, !dbg !8955

bb12:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9929) #8, !dbg !8956
  %17 = zext i1 %16 to i8, !dbg !8956
  store i8 %17, ptr %0, align 1, !dbg !8956
  br label %bb351, !dbg !8956

bb11:                                             ; No predecessors!
  unreachable, !dbg !8952

bb26:                                             ; preds = %bb21, %bb13
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::TIMESTAMP_DISABLE
  %_38 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17TIMESTAMP_DISABLE17h79514ec2f7167918E"(ptr align 8 %self) #8, !dbg !8948
  br i1 %_38, label %bb28, label %bb39, !dbg !8948

bb15:                                             ; preds = %bb13
  %18 = load i8, ptr %first, align 1, !dbg !8949, !range !1608, !noundef !25
  %_23 = trunc i8 %18 to i1, !dbg !8949
  %_22 = xor i1 %_23, true, !dbg !8950
  br i1 %_22, label %bb16, label %bb21, !dbg !8950

bb21:                                             ; preds = %bb16, %bb15
  store i8 0, ptr %first, align 1, !dbg !8951
; call core::fmt::Formatter::write_str
  %_32 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc9932, i64 33) #8, !dbg !8952
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_32) #8, !dbg !8952
  %20 = zext i1 %19 to i8, !dbg !8952
  store i8 %20, ptr %_31, align 1, !dbg !8952
  %21 = load i8, ptr %_31, align 1, !dbg !8952, !range !1608, !noundef !25
  %22 = trunc i8 %21 to i1, !dbg !8952
  %_34 = zext i1 %22 to i64, !dbg !8952
  %23 = icmp eq i64 %_34, 0, !dbg !8952
  br i1 %23, label %bb26, label %bb25, !dbg !8952

bb16:                                             ; preds = %bb15
; call core::fmt::Formatter::write_str
  %_25 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !8953
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_25) #8, !dbg !8953
  %25 = zext i1 %24 to i8, !dbg !8953
  store i8 %25, ptr %_24, align 1, !dbg !8953
  %26 = load i8, ptr %_24, align 1, !dbg !8953, !range !1608, !noundef !25
  %27 = trunc i8 %26 to i1, !dbg !8953
  %_27 = zext i1 %27 to i64, !dbg !8953
  %28 = icmp eq i64 %_27, 0, !dbg !8953
  br i1 %28, label %bb21, label %bb20, !dbg !8953

bb20:                                             ; preds = %bb16
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9929) #8, !dbg !8957
  %30 = zext i1 %29 to i8, !dbg !8957
  store i8 %30, ptr %0, align 1, !dbg !8957
  br label %bb351, !dbg !8957

bb19:                                             ; No predecessors!
  unreachable, !dbg !8953

bb25:                                             ; preds = %bb21
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9929) #8, !dbg !8958
  %32 = zext i1 %31 to i8, !dbg !8958
  store i8 %32, ptr %0, align 1, !dbg !8958
  br label %bb351, !dbg !8958

bb24:                                             ; No predecessors!
  unreachable, !dbg !8952

bb39:                                             ; preds = %bb34, %bb26
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::DEBUGGING_EXTENSIONS
  %_55 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20DEBUGGING_EXTENSIONS17h1b28eddea9fc5490E"(ptr align 8 %self) #8, !dbg !8948
  br i1 %_55, label %bb41, label %bb52, !dbg !8948

bb28:                                             ; preds = %bb26
  %33 = load i8, ptr %first, align 1, !dbg !8949, !range !1608, !noundef !25
  %_40 = trunc i8 %33 to i1, !dbg !8949
  %_39 = xor i1 %_40, true, !dbg !8950
  br i1 %_39, label %bb29, label %bb34, !dbg !8950

bb34:                                             ; preds = %bb29, %bb28
  store i8 0, ptr %first, align 1, !dbg !8951
; call core::fmt::Formatter::write_str
  %_49 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc9934, i64 17) #8, !dbg !8952
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_49) #8, !dbg !8952
  %35 = zext i1 %34 to i8, !dbg !8952
  store i8 %35, ptr %_48, align 1, !dbg !8952
  %36 = load i8, ptr %_48, align 1, !dbg !8952, !range !1608, !noundef !25
  %37 = trunc i8 %36 to i1, !dbg !8952
  %_51 = zext i1 %37 to i64, !dbg !8952
  %38 = icmp eq i64 %_51, 0, !dbg !8952
  br i1 %38, label %bb39, label %bb38, !dbg !8952

bb29:                                             ; preds = %bb28
; call core::fmt::Formatter::write_str
  %_42 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !8953
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_42) #8, !dbg !8953
  %40 = zext i1 %39 to i8, !dbg !8953
  store i8 %40, ptr %_41, align 1, !dbg !8953
  %41 = load i8, ptr %_41, align 1, !dbg !8953, !range !1608, !noundef !25
  %42 = trunc i8 %41 to i1, !dbg !8953
  %_44 = zext i1 %42 to i64, !dbg !8953
  %43 = icmp eq i64 %_44, 0, !dbg !8953
  br i1 %43, label %bb34, label %bb33, !dbg !8953

bb33:                                             ; preds = %bb29
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9929) #8, !dbg !8959
  %45 = zext i1 %44 to i8, !dbg !8959
  store i8 %45, ptr %0, align 1, !dbg !8959
  br label %bb351, !dbg !8959

bb32:                                             ; No predecessors!
  unreachable, !dbg !8953

bb38:                                             ; preds = %bb34
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9929) #8, !dbg !8960
  %47 = zext i1 %46 to i8, !dbg !8960
  store i8 %47, ptr %0, align 1, !dbg !8960
  br label %bb351, !dbg !8960

bb37:                                             ; No predecessors!
  unreachable, !dbg !8952

bb52:                                             ; preds = %bb47, %bb39
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_SIZE_EXTENSION
  %_72 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19PAGE_SIZE_EXTENSION17h0ae73208ed0b5835E"(ptr align 8 %self) #8, !dbg !8948
  br i1 %_72, label %bb54, label %bb65, !dbg !8948

bb41:                                             ; preds = %bb39
  %48 = load i8, ptr %first, align 1, !dbg !8949, !range !1608, !noundef !25
  %_57 = trunc i8 %48 to i1, !dbg !8949
  %_56 = xor i1 %_57, true, !dbg !8950
  br i1 %_56, label %bb42, label %bb47, !dbg !8950

bb47:                                             ; preds = %bb42, %bb41
  store i8 0, ptr %first, align 1, !dbg !8951
; call core::fmt::Formatter::write_str
  %_66 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc9936, i64 20) #8, !dbg !8952
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_66) #8, !dbg !8952
  %50 = zext i1 %49 to i8, !dbg !8952
  store i8 %50, ptr %_65, align 1, !dbg !8952
  %51 = load i8, ptr %_65, align 1, !dbg !8952, !range !1608, !noundef !25
  %52 = trunc i8 %51 to i1, !dbg !8952
  %_68 = zext i1 %52 to i64, !dbg !8952
  %53 = icmp eq i64 %_68, 0, !dbg !8952
  br i1 %53, label %bb52, label %bb51, !dbg !8952

bb42:                                             ; preds = %bb41
; call core::fmt::Formatter::write_str
  %_59 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !8953
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_59) #8, !dbg !8953
  %55 = zext i1 %54 to i8, !dbg !8953
  store i8 %55, ptr %_58, align 1, !dbg !8953
  %56 = load i8, ptr %_58, align 1, !dbg !8953, !range !1608, !noundef !25
  %57 = trunc i8 %56 to i1, !dbg !8953
  %_61 = zext i1 %57 to i64, !dbg !8953
  %58 = icmp eq i64 %_61, 0, !dbg !8953
  br i1 %58, label %bb47, label %bb46, !dbg !8953

bb46:                                             ; preds = %bb42
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9929) #8, !dbg !8961
  %60 = zext i1 %59 to i8, !dbg !8961
  store i8 %60, ptr %0, align 1, !dbg !8961
  br label %bb351, !dbg !8961

bb45:                                             ; No predecessors!
  unreachable, !dbg !8953

bb51:                                             ; preds = %bb47
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9929) #8, !dbg !8962
  %62 = zext i1 %61 to i8, !dbg !8962
  store i8 %62, ptr %0, align 1, !dbg !8962
  br label %bb351, !dbg !8962

bb50:                                             ; No predecessors!
  unreachable, !dbg !8952

bb65:                                             ; preds = %bb60, %bb52
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PHYSICAL_ADDRESS_EXTENSION
  %_89 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26PHYSICAL_ADDRESS_EXTENSION17h1f8654695f5aaa9aE"(ptr align 8 %self) #8, !dbg !8948
  br i1 %_89, label %bb67, label %bb78, !dbg !8948

bb54:                                             ; preds = %bb52
  %63 = load i8, ptr %first, align 1, !dbg !8949, !range !1608, !noundef !25
  %_74 = trunc i8 %63 to i1, !dbg !8949
  %_73 = xor i1 %_74, true, !dbg !8950
  br i1 %_73, label %bb55, label %bb60, !dbg !8950

bb60:                                             ; preds = %bb55, %bb54
  store i8 0, ptr %first, align 1, !dbg !8951
; call core::fmt::Formatter::write_str
  %_83 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc9938, i64 19) #8, !dbg !8952
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_83) #8, !dbg !8952
  %65 = zext i1 %64 to i8, !dbg !8952
  store i8 %65, ptr %_82, align 1, !dbg !8952
  %66 = load i8, ptr %_82, align 1, !dbg !8952, !range !1608, !noundef !25
  %67 = trunc i8 %66 to i1, !dbg !8952
  %_85 = zext i1 %67 to i64, !dbg !8952
  %68 = icmp eq i64 %_85, 0, !dbg !8952
  br i1 %68, label %bb65, label %bb64, !dbg !8952

bb55:                                             ; preds = %bb54
; call core::fmt::Formatter::write_str
  %_76 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !8953
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_76) #8, !dbg !8953
  %70 = zext i1 %69 to i8, !dbg !8953
  store i8 %70, ptr %_75, align 1, !dbg !8953
  %71 = load i8, ptr %_75, align 1, !dbg !8953, !range !1608, !noundef !25
  %72 = trunc i8 %71 to i1, !dbg !8953
  %_78 = zext i1 %72 to i64, !dbg !8953
  %73 = icmp eq i64 %_78, 0, !dbg !8953
  br i1 %73, label %bb60, label %bb59, !dbg !8953

bb59:                                             ; preds = %bb55
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9929) #8, !dbg !8963
  %75 = zext i1 %74 to i8, !dbg !8963
  store i8 %75, ptr %0, align 1, !dbg !8963
  br label %bb351, !dbg !8963

bb58:                                             ; No predecessors!
  unreachable, !dbg !8953

bb64:                                             ; preds = %bb60
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9929) #8, !dbg !8964
  %77 = zext i1 %76 to i8, !dbg !8964
  store i8 %77, ptr %0, align 1, !dbg !8964
  br label %bb351, !dbg !8964

bb63:                                             ; No predecessors!
  unreachable, !dbg !8952

bb78:                                             ; preds = %bb73, %bb65
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::MACHINE_CHECK_EXCEPTION
  %_106 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$23MACHINE_CHECK_EXCEPTION17hafcce20ca94cb4f1E"(ptr align 8 %self) #8, !dbg !8948
  br i1 %_106, label %bb80, label %bb91, !dbg !8948

bb67:                                             ; preds = %bb65
  %78 = load i8, ptr %first, align 1, !dbg !8949, !range !1608, !noundef !25
  %_91 = trunc i8 %78 to i1, !dbg !8949
  %_90 = xor i1 %_91, true, !dbg !8950
  br i1 %_90, label %bb68, label %bb73, !dbg !8950

bb73:                                             ; preds = %bb68, %bb67
  store i8 0, ptr %first, align 1, !dbg !8951
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc9940, i64 26) #8, !dbg !8952
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_100) #8, !dbg !8952
  %80 = zext i1 %79 to i8, !dbg !8952
  store i8 %80, ptr %_99, align 1, !dbg !8952
  %81 = load i8, ptr %_99, align 1, !dbg !8952, !range !1608, !noundef !25
  %82 = trunc i8 %81 to i1, !dbg !8952
  %_102 = zext i1 %82 to i64, !dbg !8952
  %83 = icmp eq i64 %_102, 0, !dbg !8952
  br i1 %83, label %bb78, label %bb77, !dbg !8952

bb68:                                             ; preds = %bb67
; call core::fmt::Formatter::write_str
  %_93 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !8953
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_93) #8, !dbg !8953
  %85 = zext i1 %84 to i8, !dbg !8953
  store i8 %85, ptr %_92, align 1, !dbg !8953
  %86 = load i8, ptr %_92, align 1, !dbg !8953, !range !1608, !noundef !25
  %87 = trunc i8 %86 to i1, !dbg !8953
  %_95 = zext i1 %87 to i64, !dbg !8953
  %88 = icmp eq i64 %_95, 0, !dbg !8953
  br i1 %88, label %bb73, label %bb72, !dbg !8953

bb72:                                             ; preds = %bb68
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9929) #8, !dbg !8965
  %90 = zext i1 %89 to i8, !dbg !8965
  store i8 %90, ptr %0, align 1, !dbg !8965
  br label %bb351, !dbg !8965

bb71:                                             ; No predecessors!
  unreachable, !dbg !8953

bb77:                                             ; preds = %bb73
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9929) #8, !dbg !8966
  %92 = zext i1 %91 to i8, !dbg !8966
  store i8 %92, ptr %0, align 1, !dbg !8966
  br label %bb351, !dbg !8966

bb76:                                             ; No predecessors!
  unreachable, !dbg !8952

bb91:                                             ; preds = %bb86, %bb78
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_GLOBAL
  %_123 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11PAGE_GLOBAL17h09021679288de639E"(ptr align 8 %self) #8, !dbg !8948
  br i1 %_123, label %bb93, label %bb104, !dbg !8948

bb80:                                             ; preds = %bb78
  %93 = load i8, ptr %first, align 1, !dbg !8949, !range !1608, !noundef !25
  %_108 = trunc i8 %93 to i1, !dbg !8949
  %_107 = xor i1 %_108, true, !dbg !8950
  br i1 %_107, label %bb81, label %bb86, !dbg !8950

bb86:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !8951
; call core::fmt::Formatter::write_str
  %_117 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc9942, i64 23) #8, !dbg !8952
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_117) #8, !dbg !8952
  %95 = zext i1 %94 to i8, !dbg !8952
  store i8 %95, ptr %_116, align 1, !dbg !8952
  %96 = load i8, ptr %_116, align 1, !dbg !8952, !range !1608, !noundef !25
  %97 = trunc i8 %96 to i1, !dbg !8952
  %_119 = zext i1 %97 to i64, !dbg !8952
  %98 = icmp eq i64 %_119, 0, !dbg !8952
  br i1 %98, label %bb91, label %bb90, !dbg !8952

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_110 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !8953
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_110) #8, !dbg !8953
  %100 = zext i1 %99 to i8, !dbg !8953
  store i8 %100, ptr %_109, align 1, !dbg !8953
  %101 = load i8, ptr %_109, align 1, !dbg !8953, !range !1608, !noundef !25
  %102 = trunc i8 %101 to i1, !dbg !8953
  %_112 = zext i1 %102 to i64, !dbg !8953
  %103 = icmp eq i64 %_112, 0, !dbg !8953
  br i1 %103, label %bb86, label %bb85, !dbg !8953

bb85:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9929) #8, !dbg !8967
  %105 = zext i1 %104 to i8, !dbg !8967
  store i8 %105, ptr %0, align 1, !dbg !8967
  br label %bb351, !dbg !8967

bb84:                                             ; No predecessors!
  unreachable, !dbg !8953

bb90:                                             ; preds = %bb86
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9929) #8, !dbg !8968
  %107 = zext i1 %106 to i8, !dbg !8968
  store i8 %107, ptr %0, align 1, !dbg !8968
  br label %bb351, !dbg !8968

bb89:                                             ; No predecessors!
  unreachable, !dbg !8952

bb104:                                            ; preds = %bb99, %bb91
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PERFORMANCE_MONITOR_COUNTER
  %_140 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$27PERFORMANCE_MONITOR_COUNTER17h2a5a07cc41514680E"(ptr align 8 %self) #8, !dbg !8948
  br i1 %_140, label %bb106, label %bb117, !dbg !8948

bb93:                                             ; preds = %bb91
  %108 = load i8, ptr %first, align 1, !dbg !8949, !range !1608, !noundef !25
  %_125 = trunc i8 %108 to i1, !dbg !8949
  %_124 = xor i1 %_125, true, !dbg !8950
  br i1 %_124, label %bb94, label %bb99, !dbg !8950

bb99:                                             ; preds = %bb94, %bb93
  store i8 0, ptr %first, align 1, !dbg !8951
; call core::fmt::Formatter::write_str
  %_134 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc9944, i64 11) #8, !dbg !8952
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_134) #8, !dbg !8952
  %110 = zext i1 %109 to i8, !dbg !8952
  store i8 %110, ptr %_133, align 1, !dbg !8952
  %111 = load i8, ptr %_133, align 1, !dbg !8952, !range !1608, !noundef !25
  %112 = trunc i8 %111 to i1, !dbg !8952
  %_136 = zext i1 %112 to i64, !dbg !8952
  %113 = icmp eq i64 %_136, 0, !dbg !8952
  br i1 %113, label %bb104, label %bb103, !dbg !8952

bb94:                                             ; preds = %bb93
; call core::fmt::Formatter::write_str
  %_127 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !8953
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_127) #8, !dbg !8953
  %115 = zext i1 %114 to i8, !dbg !8953
  store i8 %115, ptr %_126, align 1, !dbg !8953
  %116 = load i8, ptr %_126, align 1, !dbg !8953, !range !1608, !noundef !25
  %117 = trunc i8 %116 to i1, !dbg !8953
  %_129 = zext i1 %117 to i64, !dbg !8953
  %118 = icmp eq i64 %_129, 0, !dbg !8953
  br i1 %118, label %bb99, label %bb98, !dbg !8953

bb98:                                             ; preds = %bb94
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9929) #8, !dbg !8969
  %120 = zext i1 %119 to i8, !dbg !8969
  store i8 %120, ptr %0, align 1, !dbg !8969
  br label %bb351, !dbg !8969

bb97:                                             ; No predecessors!
  unreachable, !dbg !8953

bb103:                                            ; preds = %bb99
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9929) #8, !dbg !8970
  %122 = zext i1 %121 to i8, !dbg !8970
  store i8 %122, ptr %0, align 1, !dbg !8970
  br label %bb351, !dbg !8970

bb102:                                            ; No predecessors!
  unreachable, !dbg !8952

bb117:                                            ; preds = %bb112, %bb104
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::OSFXSR
  %_157 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6OSFXSR17h5db8f6e63c3ed808E"(ptr align 8 %self) #8, !dbg !8948
  br i1 %_157, label %bb119, label %bb130, !dbg !8948

bb106:                                            ; preds = %bb104
  %123 = load i8, ptr %first, align 1, !dbg !8949, !range !1608, !noundef !25
  %_142 = trunc i8 %123 to i1, !dbg !8949
  %_141 = xor i1 %_142, true, !dbg !8950
  br i1 %_141, label %bb107, label %bb112, !dbg !8950

bb112:                                            ; preds = %bb107, %bb106
  store i8 0, ptr %first, align 1, !dbg !8951
; call core::fmt::Formatter::write_str
  %_151 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc9946, i64 27) #8, !dbg !8952
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %124 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_151) #8, !dbg !8952
  %125 = zext i1 %124 to i8, !dbg !8952
  store i8 %125, ptr %_150, align 1, !dbg !8952
  %126 = load i8, ptr %_150, align 1, !dbg !8952, !range !1608, !noundef !25
  %127 = trunc i8 %126 to i1, !dbg !8952
  %_153 = zext i1 %127 to i64, !dbg !8952
  %128 = icmp eq i64 %_153, 0, !dbg !8952
  br i1 %128, label %bb117, label %bb116, !dbg !8952

bb107:                                            ; preds = %bb106
; call core::fmt::Formatter::write_str
  %_144 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !8953
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_144) #8, !dbg !8953
  %130 = zext i1 %129 to i8, !dbg !8953
  store i8 %130, ptr %_143, align 1, !dbg !8953
  %131 = load i8, ptr %_143, align 1, !dbg !8953, !range !1608, !noundef !25
  %132 = trunc i8 %131 to i1, !dbg !8953
  %_146 = zext i1 %132 to i64, !dbg !8953
  %133 = icmp eq i64 %_146, 0, !dbg !8953
  br i1 %133, label %bb112, label %bb111, !dbg !8953

bb111:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %134 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9929) #8, !dbg !8971
  %135 = zext i1 %134 to i8, !dbg !8971
  store i8 %135, ptr %0, align 1, !dbg !8971
  br label %bb351, !dbg !8971

bb110:                                            ; No predecessors!
  unreachable, !dbg !8953

bb116:                                            ; preds = %bb112
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %136 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9929) #8, !dbg !8972
  %137 = zext i1 %136 to i8, !dbg !8972
  store i8 %137, ptr %0, align 1, !dbg !8972
  br label %bb351, !dbg !8972

bb115:                                            ; No predecessors!
  unreachable, !dbg !8952

bb130:                                            ; preds = %bb125, %bb117
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::OSXMMEXCPT_ENABLE
  %_174 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17OSXMMEXCPT_ENABLE17hb26612b58fb5b88bE"(ptr align 8 %self) #8, !dbg !8948
  br i1 %_174, label %bb132, label %bb143, !dbg !8948

bb119:                                            ; preds = %bb117
  %138 = load i8, ptr %first, align 1, !dbg !8949, !range !1608, !noundef !25
  %_159 = trunc i8 %138 to i1, !dbg !8949
  %_158 = xor i1 %_159, true, !dbg !8950
  br i1 %_158, label %bb120, label %bb125, !dbg !8950

bb125:                                            ; preds = %bb120, %bb119
  store i8 0, ptr %first, align 1, !dbg !8951
; call core::fmt::Formatter::write_str
  %_168 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc9948, i64 6) #8, !dbg !8952
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %139 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_168) #8, !dbg !8952
  %140 = zext i1 %139 to i8, !dbg !8952
  store i8 %140, ptr %_167, align 1, !dbg !8952
  %141 = load i8, ptr %_167, align 1, !dbg !8952, !range !1608, !noundef !25
  %142 = trunc i8 %141 to i1, !dbg !8952
  %_170 = zext i1 %142 to i64, !dbg !8952
  %143 = icmp eq i64 %_170, 0, !dbg !8952
  br i1 %143, label %bb130, label %bb129, !dbg !8952

bb120:                                            ; preds = %bb119
; call core::fmt::Formatter::write_str
  %_161 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !8953
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_161) #8, !dbg !8953
  %145 = zext i1 %144 to i8, !dbg !8953
  store i8 %145, ptr %_160, align 1, !dbg !8953
  %146 = load i8, ptr %_160, align 1, !dbg !8953, !range !1608, !noundef !25
  %147 = trunc i8 %146 to i1, !dbg !8953
  %_163 = zext i1 %147 to i64, !dbg !8953
  %148 = icmp eq i64 %_163, 0, !dbg !8953
  br i1 %148, label %bb125, label %bb124, !dbg !8953

bb124:                                            ; preds = %bb120
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %149 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9929) #8, !dbg !8973
  %150 = zext i1 %149 to i8, !dbg !8973
  store i8 %150, ptr %0, align 1, !dbg !8973
  br label %bb351, !dbg !8973

bb123:                                            ; No predecessors!
  unreachable, !dbg !8953

bb129:                                            ; preds = %bb125
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %151 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9929) #8, !dbg !8974
  %152 = zext i1 %151 to i8, !dbg !8974
  store i8 %152, ptr %0, align 1, !dbg !8974
  br label %bb351, !dbg !8974

bb128:                                            ; No predecessors!
  unreachable, !dbg !8952

bb143:                                            ; preds = %bb138, %bb130
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::USER_MODE_INSTRUCTION_PREVENTION
  %_191 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$32USER_MODE_INSTRUCTION_PREVENTION17h302194a4aa90ec02E"(ptr align 8 %self) #8, !dbg !8948
  br i1 %_191, label %bb145, label %bb156, !dbg !8948

bb132:                                            ; preds = %bb130
  %153 = load i8, ptr %first, align 1, !dbg !8949, !range !1608, !noundef !25
  %_176 = trunc i8 %153 to i1, !dbg !8949
  %_175 = xor i1 %_176, true, !dbg !8950
  br i1 %_175, label %bb133, label %bb138, !dbg !8950

bb138:                                            ; preds = %bb133, %bb132
  store i8 0, ptr %first, align 1, !dbg !8951
; call core::fmt::Formatter::write_str
  %_185 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc9950, i64 17) #8, !dbg !8952
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %154 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_185) #8, !dbg !8952
  %155 = zext i1 %154 to i8, !dbg !8952
  store i8 %155, ptr %_184, align 1, !dbg !8952
  %156 = load i8, ptr %_184, align 1, !dbg !8952, !range !1608, !noundef !25
  %157 = trunc i8 %156 to i1, !dbg !8952
  %_187 = zext i1 %157 to i64, !dbg !8952
  %158 = icmp eq i64 %_187, 0, !dbg !8952
  br i1 %158, label %bb143, label %bb142, !dbg !8952

bb133:                                            ; preds = %bb132
; call core::fmt::Formatter::write_str
  %_178 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !8953
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %159 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_178) #8, !dbg !8953
  %160 = zext i1 %159 to i8, !dbg !8953
  store i8 %160, ptr %_177, align 1, !dbg !8953
  %161 = load i8, ptr %_177, align 1, !dbg !8953, !range !1608, !noundef !25
  %162 = trunc i8 %161 to i1, !dbg !8953
  %_180 = zext i1 %162 to i64, !dbg !8953
  %163 = icmp eq i64 %_180, 0, !dbg !8953
  br i1 %163, label %bb138, label %bb137, !dbg !8953

bb137:                                            ; preds = %bb133
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %164 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9929) #8, !dbg !8975
  %165 = zext i1 %164 to i8, !dbg !8975
  store i8 %165, ptr %0, align 1, !dbg !8975
  br label %bb351, !dbg !8975

bb136:                                            ; No predecessors!
  unreachable, !dbg !8953

bb142:                                            ; preds = %bb138
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %166 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9929) #8, !dbg !8976
  %167 = zext i1 %166 to i8, !dbg !8976
  store i8 %167, ptr %0, align 1, !dbg !8976
  br label %bb351, !dbg !8976

bb141:                                            ; No predecessors!
  unreachable, !dbg !8952

bb156:                                            ; preds = %bb151, %bb143
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::L5_PAGING
  %_208 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9L5_PAGING17hf6a4b010e6721aedE"(ptr align 8 %self) #8, !dbg !8948
  br i1 %_208, label %bb158, label %bb169, !dbg !8948

bb145:                                            ; preds = %bb143
  %168 = load i8, ptr %first, align 1, !dbg !8949, !range !1608, !noundef !25
  %_193 = trunc i8 %168 to i1, !dbg !8949
  %_192 = xor i1 %_193, true, !dbg !8950
  br i1 %_192, label %bb146, label %bb151, !dbg !8950

bb151:                                            ; preds = %bb146, %bb145
  store i8 0, ptr %first, align 1, !dbg !8951
; call core::fmt::Formatter::write_str
  %_202 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc9952, i64 32) #8, !dbg !8952
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %169 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_202) #8, !dbg !8952
  %170 = zext i1 %169 to i8, !dbg !8952
  store i8 %170, ptr %_201, align 1, !dbg !8952
  %171 = load i8, ptr %_201, align 1, !dbg !8952, !range !1608, !noundef !25
  %172 = trunc i8 %171 to i1, !dbg !8952
  %_204 = zext i1 %172 to i64, !dbg !8952
  %173 = icmp eq i64 %_204, 0, !dbg !8952
  br i1 %173, label %bb156, label %bb155, !dbg !8952

bb146:                                            ; preds = %bb145
; call core::fmt::Formatter::write_str
  %_195 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !8953
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %174 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_195) #8, !dbg !8953
  %175 = zext i1 %174 to i8, !dbg !8953
  store i8 %175, ptr %_194, align 1, !dbg !8953
  %176 = load i8, ptr %_194, align 1, !dbg !8953, !range !1608, !noundef !25
  %177 = trunc i8 %176 to i1, !dbg !8953
  %_197 = zext i1 %177 to i64, !dbg !8953
  %178 = icmp eq i64 %_197, 0, !dbg !8953
  br i1 %178, label %bb151, label %bb150, !dbg !8953

bb150:                                            ; preds = %bb146
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %179 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9929) #8, !dbg !8977
  %180 = zext i1 %179 to i8, !dbg !8977
  store i8 %180, ptr %0, align 1, !dbg !8977
  br label %bb351, !dbg !8977

bb149:                                            ; No predecessors!
  unreachable, !dbg !8953

bb155:                                            ; preds = %bb151
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %181 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9929) #8, !dbg !8978
  %182 = zext i1 %181 to i8, !dbg !8978
  store i8 %182, ptr %0, align 1, !dbg !8978
  br label %bb351, !dbg !8978

bb154:                                            ; No predecessors!
  unreachable, !dbg !8952

bb169:                                            ; preds = %bb164, %bb156
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_MACHINE_EXTENSIONS
  %_225 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26VIRTUAL_MACHINE_EXTENSIONS17h1d8e24efa7088220E"(ptr align 8 %self) #8, !dbg !8948
  br i1 %_225, label %bb171, label %bb182, !dbg !8948

bb158:                                            ; preds = %bb156
  %183 = load i8, ptr %first, align 1, !dbg !8949, !range !1608, !noundef !25
  %_210 = trunc i8 %183 to i1, !dbg !8949
  %_209 = xor i1 %_210, true, !dbg !8950
  br i1 %_209, label %bb159, label %bb164, !dbg !8950

bb164:                                            ; preds = %bb159, %bb158
  store i8 0, ptr %first, align 1, !dbg !8951
; call core::fmt::Formatter::write_str
  %_219 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc9954, i64 9) #8, !dbg !8952
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %184 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_219) #8, !dbg !8952
  %185 = zext i1 %184 to i8, !dbg !8952
  store i8 %185, ptr %_218, align 1, !dbg !8952
  %186 = load i8, ptr %_218, align 1, !dbg !8952, !range !1608, !noundef !25
  %187 = trunc i8 %186 to i1, !dbg !8952
  %_221 = zext i1 %187 to i64, !dbg !8952
  %188 = icmp eq i64 %_221, 0, !dbg !8952
  br i1 %188, label %bb169, label %bb168, !dbg !8952

bb159:                                            ; preds = %bb158
; call core::fmt::Formatter::write_str
  %_212 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !8953
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %189 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_212) #8, !dbg !8953
  %190 = zext i1 %189 to i8, !dbg !8953
  store i8 %190, ptr %_211, align 1, !dbg !8953
  %191 = load i8, ptr %_211, align 1, !dbg !8953, !range !1608, !noundef !25
  %192 = trunc i8 %191 to i1, !dbg !8953
  %_214 = zext i1 %192 to i64, !dbg !8953
  %193 = icmp eq i64 %_214, 0, !dbg !8953
  br i1 %193, label %bb164, label %bb163, !dbg !8953

bb163:                                            ; preds = %bb159
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %194 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9929) #8, !dbg !8979
  %195 = zext i1 %194 to i8, !dbg !8979
  store i8 %195, ptr %0, align 1, !dbg !8979
  br label %bb351, !dbg !8979

bb162:                                            ; No predecessors!
  unreachable, !dbg !8953

bb168:                                            ; preds = %bb164
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %196 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9929) #8, !dbg !8980
  %197 = zext i1 %196 to i8, !dbg !8980
  store i8 %197, ptr %0, align 1, !dbg !8980
  br label %bb351, !dbg !8980

bb167:                                            ; No predecessors!
  unreachable, !dbg !8952

bb182:                                            ; preds = %bb177, %bb169
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::SAFER_MODE_EXTENSIONS
  %_242 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21SAFER_MODE_EXTENSIONS17h22858a1ca7d4e822E"(ptr align 8 %self) #8, !dbg !8948
  br i1 %_242, label %bb184, label %bb195, !dbg !8948

bb171:                                            ; preds = %bb169
  %198 = load i8, ptr %first, align 1, !dbg !8949, !range !1608, !noundef !25
  %_227 = trunc i8 %198 to i1, !dbg !8949
  %_226 = xor i1 %_227, true, !dbg !8950
  br i1 %_226, label %bb172, label %bb177, !dbg !8950

bb177:                                            ; preds = %bb172, %bb171
  store i8 0, ptr %first, align 1, !dbg !8951
; call core::fmt::Formatter::write_str
  %_236 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc9956, i64 26) #8, !dbg !8952
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %199 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_236) #8, !dbg !8952
  %200 = zext i1 %199 to i8, !dbg !8952
  store i8 %200, ptr %_235, align 1, !dbg !8952
  %201 = load i8, ptr %_235, align 1, !dbg !8952, !range !1608, !noundef !25
  %202 = trunc i8 %201 to i1, !dbg !8952
  %_238 = zext i1 %202 to i64, !dbg !8952
  %203 = icmp eq i64 %_238, 0, !dbg !8952
  br i1 %203, label %bb182, label %bb181, !dbg !8952

bb172:                                            ; preds = %bb171
; call core::fmt::Formatter::write_str
  %_229 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !8953
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %204 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_229) #8, !dbg !8953
  %205 = zext i1 %204 to i8, !dbg !8953
  store i8 %205, ptr %_228, align 1, !dbg !8953
  %206 = load i8, ptr %_228, align 1, !dbg !8953, !range !1608, !noundef !25
  %207 = trunc i8 %206 to i1, !dbg !8953
  %_231 = zext i1 %207 to i64, !dbg !8953
  %208 = icmp eq i64 %_231, 0, !dbg !8953
  br i1 %208, label %bb177, label %bb176, !dbg !8953

bb176:                                            ; preds = %bb172
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %209 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9929) #8, !dbg !8981
  %210 = zext i1 %209 to i8, !dbg !8981
  store i8 %210, ptr %0, align 1, !dbg !8981
  br label %bb351, !dbg !8981

bb175:                                            ; No predecessors!
  unreachable, !dbg !8953

bb181:                                            ; preds = %bb177
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %211 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9929) #8, !dbg !8982
  %212 = zext i1 %211 to i8, !dbg !8982
  store i8 %212, ptr %0, align 1, !dbg !8982
  br label %bb351, !dbg !8982

bb180:                                            ; No predecessors!
  unreachable, !dbg !8952

bb195:                                            ; preds = %bb190, %bb182
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::FSGSBASE
  %_259 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8FSGSBASE17h7d5486abc57985c5E"(ptr align 8 %self) #8, !dbg !8948
  br i1 %_259, label %bb197, label %bb208, !dbg !8948

bb184:                                            ; preds = %bb182
  %213 = load i8, ptr %first, align 1, !dbg !8949, !range !1608, !noundef !25
  %_244 = trunc i8 %213 to i1, !dbg !8949
  %_243 = xor i1 %_244, true, !dbg !8950
  br i1 %_243, label %bb185, label %bb190, !dbg !8950

bb190:                                            ; preds = %bb185, %bb184
  store i8 0, ptr %first, align 1, !dbg !8951
; call core::fmt::Formatter::write_str
  %_253 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc9958, i64 21) #8, !dbg !8952
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %214 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_253) #8, !dbg !8952
  %215 = zext i1 %214 to i8, !dbg !8952
  store i8 %215, ptr %_252, align 1, !dbg !8952
  %216 = load i8, ptr %_252, align 1, !dbg !8952, !range !1608, !noundef !25
  %217 = trunc i8 %216 to i1, !dbg !8952
  %_255 = zext i1 %217 to i64, !dbg !8952
  %218 = icmp eq i64 %_255, 0, !dbg !8952
  br i1 %218, label %bb195, label %bb194, !dbg !8952

bb185:                                            ; preds = %bb184
; call core::fmt::Formatter::write_str
  %_246 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !8953
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %219 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_246) #8, !dbg !8953
  %220 = zext i1 %219 to i8, !dbg !8953
  store i8 %220, ptr %_245, align 1, !dbg !8953
  %221 = load i8, ptr %_245, align 1, !dbg !8953, !range !1608, !noundef !25
  %222 = trunc i8 %221 to i1, !dbg !8953
  %_248 = zext i1 %222 to i64, !dbg !8953
  %223 = icmp eq i64 %_248, 0, !dbg !8953
  br i1 %223, label %bb190, label %bb189, !dbg !8953

bb189:                                            ; preds = %bb185
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %224 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9929) #8, !dbg !8983
  %225 = zext i1 %224 to i8, !dbg !8983
  store i8 %225, ptr %0, align 1, !dbg !8983
  br label %bb351, !dbg !8983

bb188:                                            ; No predecessors!
  unreachable, !dbg !8953

bb194:                                            ; preds = %bb190
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %226 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9929) #8, !dbg !8984
  %227 = zext i1 %226 to i8, !dbg !8984
  store i8 %227, ptr %0, align 1, !dbg !8984
  br label %bb351, !dbg !8984

bb193:                                            ; No predecessors!
  unreachable, !dbg !8952

bb208:                                            ; preds = %bb203, %bb195
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PCID
  %_276 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4PCID17h5dd7d58b98db3db9E"(ptr align 8 %self) #8, !dbg !8948
  br i1 %_276, label %bb210, label %bb221, !dbg !8948

bb197:                                            ; preds = %bb195
  %228 = load i8, ptr %first, align 1, !dbg !8949, !range !1608, !noundef !25
  %_261 = trunc i8 %228 to i1, !dbg !8949
  %_260 = xor i1 %_261, true, !dbg !8950
  br i1 %_260, label %bb198, label %bb203, !dbg !8950

bb203:                                            ; preds = %bb198, %bb197
  store i8 0, ptr %first, align 1, !dbg !8951
; call core::fmt::Formatter::write_str
  %_270 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc9960, i64 8) #8, !dbg !8952
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %229 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_270) #8, !dbg !8952
  %230 = zext i1 %229 to i8, !dbg !8952
  store i8 %230, ptr %_269, align 1, !dbg !8952
  %231 = load i8, ptr %_269, align 1, !dbg !8952, !range !1608, !noundef !25
  %232 = trunc i8 %231 to i1, !dbg !8952
  %_272 = zext i1 %232 to i64, !dbg !8952
  %233 = icmp eq i64 %_272, 0, !dbg !8952
  br i1 %233, label %bb208, label %bb207, !dbg !8952

bb198:                                            ; preds = %bb197
; call core::fmt::Formatter::write_str
  %_263 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !8953
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %234 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_263) #8, !dbg !8953
  %235 = zext i1 %234 to i8, !dbg !8953
  store i8 %235, ptr %_262, align 1, !dbg !8953
  %236 = load i8, ptr %_262, align 1, !dbg !8953, !range !1608, !noundef !25
  %237 = trunc i8 %236 to i1, !dbg !8953
  %_265 = zext i1 %237 to i64, !dbg !8953
  %238 = icmp eq i64 %_265, 0, !dbg !8953
  br i1 %238, label %bb203, label %bb202, !dbg !8953

bb202:                                            ; preds = %bb198
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %239 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9929) #8, !dbg !8985
  %240 = zext i1 %239 to i8, !dbg !8985
  store i8 %240, ptr %0, align 1, !dbg !8985
  br label %bb351, !dbg !8985

bb201:                                            ; No predecessors!
  unreachable, !dbg !8953

bb207:                                            ; preds = %bb203
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %241 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9929) #8, !dbg !8986
  %242 = zext i1 %241 to i8, !dbg !8986
  store i8 %242, ptr %0, align 1, !dbg !8986
  br label %bb351, !dbg !8986

bb206:                                            ; No predecessors!
  unreachable, !dbg !8952

bb221:                                            ; preds = %bb216, %bb208
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::OSXSAVE
  %_293 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7OSXSAVE17h7e735c4ec19a65c4E"(ptr align 8 %self) #8, !dbg !8948
  br i1 %_293, label %bb223, label %bb234, !dbg !8948

bb210:                                            ; preds = %bb208
  %243 = load i8, ptr %first, align 1, !dbg !8949, !range !1608, !noundef !25
  %_278 = trunc i8 %243 to i1, !dbg !8949
  %_277 = xor i1 %_278, true, !dbg !8950
  br i1 %_277, label %bb211, label %bb216, !dbg !8950

bb216:                                            ; preds = %bb211, %bb210
  store i8 0, ptr %first, align 1, !dbg !8951
; call core::fmt::Formatter::write_str
  %_287 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc9962, i64 4) #8, !dbg !8952
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %244 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_287) #8, !dbg !8952
  %245 = zext i1 %244 to i8, !dbg !8952
  store i8 %245, ptr %_286, align 1, !dbg !8952
  %246 = load i8, ptr %_286, align 1, !dbg !8952, !range !1608, !noundef !25
  %247 = trunc i8 %246 to i1, !dbg !8952
  %_289 = zext i1 %247 to i64, !dbg !8952
  %248 = icmp eq i64 %_289, 0, !dbg !8952
  br i1 %248, label %bb221, label %bb220, !dbg !8952

bb211:                                            ; preds = %bb210
; call core::fmt::Formatter::write_str
  %_280 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !8953
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %249 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_280) #8, !dbg !8953
  %250 = zext i1 %249 to i8, !dbg !8953
  store i8 %250, ptr %_279, align 1, !dbg !8953
  %251 = load i8, ptr %_279, align 1, !dbg !8953, !range !1608, !noundef !25
  %252 = trunc i8 %251 to i1, !dbg !8953
  %_282 = zext i1 %252 to i64, !dbg !8953
  %253 = icmp eq i64 %_282, 0, !dbg !8953
  br i1 %253, label %bb216, label %bb215, !dbg !8953

bb215:                                            ; preds = %bb211
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %254 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9929) #8, !dbg !8987
  %255 = zext i1 %254 to i8, !dbg !8987
  store i8 %255, ptr %0, align 1, !dbg !8987
  br label %bb351, !dbg !8987

bb214:                                            ; No predecessors!
  unreachable, !dbg !8953

bb220:                                            ; preds = %bb216
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %256 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9929) #8, !dbg !8988
  %257 = zext i1 %256 to i8, !dbg !8988
  store i8 %257, ptr %0, align 1, !dbg !8988
  br label %bb351, !dbg !8988

bb219:                                            ; No predecessors!
  unreachable, !dbg !8952

bb234:                                            ; preds = %bb229, %bb221
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::KEY_LOCKER
  %_310 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10KEY_LOCKER17h1b2ab8a461c487e3E"(ptr align 8 %self) #8, !dbg !8948
  br i1 %_310, label %bb236, label %bb247, !dbg !8948

bb223:                                            ; preds = %bb221
  %258 = load i8, ptr %first, align 1, !dbg !8949, !range !1608, !noundef !25
  %_295 = trunc i8 %258 to i1, !dbg !8949
  %_294 = xor i1 %_295, true, !dbg !8950
  br i1 %_294, label %bb224, label %bb229, !dbg !8950

bb229:                                            ; preds = %bb224, %bb223
  store i8 0, ptr %first, align 1, !dbg !8951
; call core::fmt::Formatter::write_str
  %_304 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc9964, i64 7) #8, !dbg !8952
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %259 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_304) #8, !dbg !8952
  %260 = zext i1 %259 to i8, !dbg !8952
  store i8 %260, ptr %_303, align 1, !dbg !8952
  %261 = load i8, ptr %_303, align 1, !dbg !8952, !range !1608, !noundef !25
  %262 = trunc i8 %261 to i1, !dbg !8952
  %_306 = zext i1 %262 to i64, !dbg !8952
  %263 = icmp eq i64 %_306, 0, !dbg !8952
  br i1 %263, label %bb234, label %bb233, !dbg !8952

bb224:                                            ; preds = %bb223
; call core::fmt::Formatter::write_str
  %_297 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !8953
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %264 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_297) #8, !dbg !8953
  %265 = zext i1 %264 to i8, !dbg !8953
  store i8 %265, ptr %_296, align 1, !dbg !8953
  %266 = load i8, ptr %_296, align 1, !dbg !8953, !range !1608, !noundef !25
  %267 = trunc i8 %266 to i1, !dbg !8953
  %_299 = zext i1 %267 to i64, !dbg !8953
  %268 = icmp eq i64 %_299, 0, !dbg !8953
  br i1 %268, label %bb229, label %bb228, !dbg !8953

bb228:                                            ; preds = %bb224
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %269 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9929) #8, !dbg !8989
  %270 = zext i1 %269 to i8, !dbg !8989
  store i8 %270, ptr %0, align 1, !dbg !8989
  br label %bb351, !dbg !8989

bb227:                                            ; No predecessors!
  unreachable, !dbg !8953

bb233:                                            ; preds = %bb229
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %271 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9929) #8, !dbg !8990
  %272 = zext i1 %271 to i8, !dbg !8990
  store i8 %272, ptr %0, align 1, !dbg !8990
  br label %bb351, !dbg !8990

bb232:                                            ; No predecessors!
  unreachable, !dbg !8952

bb247:                                            ; preds = %bb242, %bb234
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::SUPERVISOR_MODE_EXECUTION_PROTECTION
  %_327 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$36SUPERVISOR_MODE_EXECUTION_PROTECTION17he552cc79ed329044E"(ptr align 8 %self) #8, !dbg !8948
  br i1 %_327, label %bb249, label %bb260, !dbg !8948

bb236:                                            ; preds = %bb234
  %273 = load i8, ptr %first, align 1, !dbg !8949, !range !1608, !noundef !25
  %_312 = trunc i8 %273 to i1, !dbg !8949
  %_311 = xor i1 %_312, true, !dbg !8950
  br i1 %_311, label %bb237, label %bb242, !dbg !8950

bb242:                                            ; preds = %bb237, %bb236
  store i8 0, ptr %first, align 1, !dbg !8951
; call core::fmt::Formatter::write_str
  %_321 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc9966, i64 10) #8, !dbg !8952
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %274 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_321) #8, !dbg !8952
  %275 = zext i1 %274 to i8, !dbg !8952
  store i8 %275, ptr %_320, align 1, !dbg !8952
  %276 = load i8, ptr %_320, align 1, !dbg !8952, !range !1608, !noundef !25
  %277 = trunc i8 %276 to i1, !dbg !8952
  %_323 = zext i1 %277 to i64, !dbg !8952
  %278 = icmp eq i64 %_323, 0, !dbg !8952
  br i1 %278, label %bb247, label %bb246, !dbg !8952

bb237:                                            ; preds = %bb236
; call core::fmt::Formatter::write_str
  %_314 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !8953
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %279 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_314) #8, !dbg !8953
  %280 = zext i1 %279 to i8, !dbg !8953
  store i8 %280, ptr %_313, align 1, !dbg !8953
  %281 = load i8, ptr %_313, align 1, !dbg !8953, !range !1608, !noundef !25
  %282 = trunc i8 %281 to i1, !dbg !8953
  %_316 = zext i1 %282 to i64, !dbg !8953
  %283 = icmp eq i64 %_316, 0, !dbg !8953
  br i1 %283, label %bb242, label %bb241, !dbg !8953

bb241:                                            ; preds = %bb237
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %284 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9929) #8, !dbg !8991
  %285 = zext i1 %284 to i8, !dbg !8991
  store i8 %285, ptr %0, align 1, !dbg !8991
  br label %bb351, !dbg !8991

bb240:                                            ; No predecessors!
  unreachable, !dbg !8953

bb246:                                            ; preds = %bb242
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %286 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9929) #8, !dbg !8992
  %287 = zext i1 %286 to i8, !dbg !8992
  store i8 %287, ptr %0, align 1, !dbg !8992
  br label %bb351, !dbg !8992

bb245:                                            ; No predecessors!
  unreachable, !dbg !8952

bb260:                                            ; preds = %bb255, %bb247
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::SUPERVISOR_MODE_ACCESS_PREVENTION
  %_344 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$33SUPERVISOR_MODE_ACCESS_PREVENTION17h33f1ca02e2d7425eE"(ptr align 8 %self) #8, !dbg !8948
  br i1 %_344, label %bb262, label %bb273, !dbg !8948

bb249:                                            ; preds = %bb247
  %288 = load i8, ptr %first, align 1, !dbg !8949, !range !1608, !noundef !25
  %_329 = trunc i8 %288 to i1, !dbg !8949
  %_328 = xor i1 %_329, true, !dbg !8950
  br i1 %_328, label %bb250, label %bb255, !dbg !8950

bb255:                                            ; preds = %bb250, %bb249
  store i8 0, ptr %first, align 1, !dbg !8951
; call core::fmt::Formatter::write_str
  %_338 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc9968, i64 36) #8, !dbg !8952
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %289 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_338) #8, !dbg !8952
  %290 = zext i1 %289 to i8, !dbg !8952
  store i8 %290, ptr %_337, align 1, !dbg !8952
  %291 = load i8, ptr %_337, align 1, !dbg !8952, !range !1608, !noundef !25
  %292 = trunc i8 %291 to i1, !dbg !8952
  %_340 = zext i1 %292 to i64, !dbg !8952
  %293 = icmp eq i64 %_340, 0, !dbg !8952
  br i1 %293, label %bb260, label %bb259, !dbg !8952

bb250:                                            ; preds = %bb249
; call core::fmt::Formatter::write_str
  %_331 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !8953
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %294 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_331) #8, !dbg !8953
  %295 = zext i1 %294 to i8, !dbg !8953
  store i8 %295, ptr %_330, align 1, !dbg !8953
  %296 = load i8, ptr %_330, align 1, !dbg !8953, !range !1608, !noundef !25
  %297 = trunc i8 %296 to i1, !dbg !8953
  %_333 = zext i1 %297 to i64, !dbg !8953
  %298 = icmp eq i64 %_333, 0, !dbg !8953
  br i1 %298, label %bb255, label %bb254, !dbg !8953

bb254:                                            ; preds = %bb250
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %299 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9929) #8, !dbg !8993
  %300 = zext i1 %299 to i8, !dbg !8993
  store i8 %300, ptr %0, align 1, !dbg !8993
  br label %bb351, !dbg !8993

bb253:                                            ; No predecessors!
  unreachable, !dbg !8953

bb259:                                            ; preds = %bb255
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %301 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9929) #8, !dbg !8994
  %302 = zext i1 %301 to i8, !dbg !8994
  store i8 %302, ptr %0, align 1, !dbg !8994
  br label %bb351, !dbg !8994

bb258:                                            ; No predecessors!
  unreachable, !dbg !8952

bb273:                                            ; preds = %bb268, %bb260
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY_USER
  %_361 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19PROTECTION_KEY_USER17he909a92fae963922E"(ptr align 8 %self) #8, !dbg !8948
  br i1 %_361, label %bb275, label %bb286, !dbg !8948

bb262:                                            ; preds = %bb260
  %303 = load i8, ptr %first, align 1, !dbg !8949, !range !1608, !noundef !25
  %_346 = trunc i8 %303 to i1, !dbg !8949
  %_345 = xor i1 %_346, true, !dbg !8950
  br i1 %_345, label %bb263, label %bb268, !dbg !8950

bb268:                                            ; preds = %bb263, %bb262
  store i8 0, ptr %first, align 1, !dbg !8951
; call core::fmt::Formatter::write_str
  %_355 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc9970, i64 33) #8, !dbg !8952
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %304 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_355) #8, !dbg !8952
  %305 = zext i1 %304 to i8, !dbg !8952
  store i8 %305, ptr %_354, align 1, !dbg !8952
  %306 = load i8, ptr %_354, align 1, !dbg !8952, !range !1608, !noundef !25
  %307 = trunc i8 %306 to i1, !dbg !8952
  %_357 = zext i1 %307 to i64, !dbg !8952
  %308 = icmp eq i64 %_357, 0, !dbg !8952
  br i1 %308, label %bb273, label %bb272, !dbg !8952

bb263:                                            ; preds = %bb262
; call core::fmt::Formatter::write_str
  %_348 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !8953
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %309 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_348) #8, !dbg !8953
  %310 = zext i1 %309 to i8, !dbg !8953
  store i8 %310, ptr %_347, align 1, !dbg !8953
  %311 = load i8, ptr %_347, align 1, !dbg !8953, !range !1608, !noundef !25
  %312 = trunc i8 %311 to i1, !dbg !8953
  %_350 = zext i1 %312 to i64, !dbg !8953
  %313 = icmp eq i64 %_350, 0, !dbg !8953
  br i1 %313, label %bb268, label %bb267, !dbg !8953

bb267:                                            ; preds = %bb263
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %314 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9929) #8, !dbg !8995
  %315 = zext i1 %314 to i8, !dbg !8995
  store i8 %315, ptr %0, align 1, !dbg !8995
  br label %bb351, !dbg !8995

bb266:                                            ; No predecessors!
  unreachable, !dbg !8953

bb272:                                            ; preds = %bb268
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %316 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9929) #8, !dbg !8996
  %317 = zext i1 %316 to i8, !dbg !8996
  store i8 %317, ptr %0, align 1, !dbg !8996
  br label %bb351, !dbg !8996

bb271:                                            ; No predecessors!
  unreachable, !dbg !8952

bb286:                                            ; preds = %bb281, %bb273
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY
  %_378 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PROTECTION_KEY17hb087554698ab6f86E"(ptr align 8 %self) #8, !dbg !8948
  br i1 %_378, label %bb288, label %bb299, !dbg !8948

bb275:                                            ; preds = %bb273
  %318 = load i8, ptr %first, align 1, !dbg !8949, !range !1608, !noundef !25
  %_363 = trunc i8 %318 to i1, !dbg !8949
  %_362 = xor i1 %_363, true, !dbg !8950
  br i1 %_362, label %bb276, label %bb281, !dbg !8950

bb281:                                            ; preds = %bb276, %bb275
  store i8 0, ptr %first, align 1, !dbg !8951
; call core::fmt::Formatter::write_str
  %_372 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc9972, i64 19) #8, !dbg !8952
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %319 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_372) #8, !dbg !8952
  %320 = zext i1 %319 to i8, !dbg !8952
  store i8 %320, ptr %_371, align 1, !dbg !8952
  %321 = load i8, ptr %_371, align 1, !dbg !8952, !range !1608, !noundef !25
  %322 = trunc i8 %321 to i1, !dbg !8952
  %_374 = zext i1 %322 to i64, !dbg !8952
  %323 = icmp eq i64 %_374, 0, !dbg !8952
  br i1 %323, label %bb286, label %bb285, !dbg !8952

bb276:                                            ; preds = %bb275
; call core::fmt::Formatter::write_str
  %_365 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !8953
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %324 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_365) #8, !dbg !8953
  %325 = zext i1 %324 to i8, !dbg !8953
  store i8 %325, ptr %_364, align 1, !dbg !8953
  %326 = load i8, ptr %_364, align 1, !dbg !8953, !range !1608, !noundef !25
  %327 = trunc i8 %326 to i1, !dbg !8953
  %_367 = zext i1 %327 to i64, !dbg !8953
  %328 = icmp eq i64 %_367, 0, !dbg !8953
  br i1 %328, label %bb281, label %bb280, !dbg !8953

bb280:                                            ; preds = %bb276
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %329 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9929) #8, !dbg !8997
  %330 = zext i1 %329 to i8, !dbg !8997
  store i8 %330, ptr %0, align 1, !dbg !8997
  br label %bb351, !dbg !8997

bb279:                                            ; No predecessors!
  unreachable, !dbg !8953

bb285:                                            ; preds = %bb281
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %331 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9929) #8, !dbg !8998
  %332 = zext i1 %331 to i8, !dbg !8998
  store i8 %332, ptr %0, align 1, !dbg !8998
  br label %bb351, !dbg !8998

bb284:                                            ; No predecessors!
  unreachable, !dbg !8952

bb299:                                            ; preds = %bb294, %bb286
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::CONTROL_FLOW_ENFORCEMENT
  %_395 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$24CONTROL_FLOW_ENFORCEMENT17h9490b8e7bd9a6b79E"(ptr align 8 %self) #8, !dbg !8948
  br i1 %_395, label %bb301, label %bb312, !dbg !8948

bb288:                                            ; preds = %bb286
  %333 = load i8, ptr %first, align 1, !dbg !8949, !range !1608, !noundef !25
  %_380 = trunc i8 %333 to i1, !dbg !8949
  %_379 = xor i1 %_380, true, !dbg !8950
  br i1 %_379, label %bb289, label %bb294, !dbg !8950

bb294:                                            ; preds = %bb289, %bb288
  store i8 0, ptr %first, align 1, !dbg !8951
; call core::fmt::Formatter::write_str
  %_389 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10304, i64 14) #8, !dbg !8952
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %334 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_389) #8, !dbg !8952
  %335 = zext i1 %334 to i8, !dbg !8952
  store i8 %335, ptr %_388, align 1, !dbg !8952
  %336 = load i8, ptr %_388, align 1, !dbg !8952, !range !1608, !noundef !25
  %337 = trunc i8 %336 to i1, !dbg !8952
  %_391 = zext i1 %337 to i64, !dbg !8952
  %338 = icmp eq i64 %_391, 0, !dbg !8952
  br i1 %338, label %bb299, label %bb298, !dbg !8952

bb289:                                            ; preds = %bb288
; call core::fmt::Formatter::write_str
  %_382 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !8953
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %339 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_382) #8, !dbg !8953
  %340 = zext i1 %339 to i8, !dbg !8953
  store i8 %340, ptr %_381, align 1, !dbg !8953
  %341 = load i8, ptr %_381, align 1, !dbg !8953, !range !1608, !noundef !25
  %342 = trunc i8 %341 to i1, !dbg !8953
  %_384 = zext i1 %342 to i64, !dbg !8953
  %343 = icmp eq i64 %_384, 0, !dbg !8953
  br i1 %343, label %bb294, label %bb293, !dbg !8953

bb293:                                            ; preds = %bb289
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %344 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9929) #8, !dbg !8999
  %345 = zext i1 %344 to i8, !dbg !8999
  store i8 %345, ptr %0, align 1, !dbg !8999
  br label %bb351, !dbg !8999

bb292:                                            ; No predecessors!
  unreachable, !dbg !8953

bb298:                                            ; preds = %bb294
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %346 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9929) #8, !dbg !9000
  %347 = zext i1 %346 to i8, !dbg !9000
  store i8 %347, ptr %0, align 1, !dbg !9000
  br label %bb351, !dbg !9000

bb297:                                            ; No predecessors!
  unreachable, !dbg !8952

bb312:                                            ; preds = %bb307, %bb299
; call <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY_SUPERVISOR
  %_412 = call zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25PROTECTION_KEY_SUPERVISOR17h60a4d7639206320aE"(ptr align 8 %self) #8, !dbg !8948
  br i1 %_412, label %bb314, label %bb325, !dbg !8948

bb301:                                            ; preds = %bb299
  %348 = load i8, ptr %first, align 1, !dbg !8949, !range !1608, !noundef !25
  %_397 = trunc i8 %348 to i1, !dbg !8949
  %_396 = xor i1 %_397, true, !dbg !8950
  br i1 %_396, label %bb302, label %bb307, !dbg !8950

bb307:                                            ; preds = %bb302, %bb301
  store i8 0, ptr %first, align 1, !dbg !8951
; call core::fmt::Formatter::write_str
  %_406 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc9976, i64 24) #8, !dbg !8952
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %349 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_406) #8, !dbg !8952
  %350 = zext i1 %349 to i8, !dbg !8952
  store i8 %350, ptr %_405, align 1, !dbg !8952
  %351 = load i8, ptr %_405, align 1, !dbg !8952, !range !1608, !noundef !25
  %352 = trunc i8 %351 to i1, !dbg !8952
  %_408 = zext i1 %352 to i64, !dbg !8952
  %353 = icmp eq i64 %_408, 0, !dbg !8952
  br i1 %353, label %bb312, label %bb311, !dbg !8952

bb302:                                            ; preds = %bb301
; call core::fmt::Formatter::write_str
  %_399 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !8953
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %354 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_399) #8, !dbg !8953
  %355 = zext i1 %354 to i8, !dbg !8953
  store i8 %355, ptr %_398, align 1, !dbg !8953
  %356 = load i8, ptr %_398, align 1, !dbg !8953, !range !1608, !noundef !25
  %357 = trunc i8 %356 to i1, !dbg !8953
  %_401 = zext i1 %357 to i64, !dbg !8953
  %358 = icmp eq i64 %_401, 0, !dbg !8953
  br i1 %358, label %bb307, label %bb306, !dbg !8953

bb306:                                            ; preds = %bb302
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %359 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9929) #8, !dbg !9001
  %360 = zext i1 %359 to i8, !dbg !9001
  store i8 %360, ptr %0, align 1, !dbg !9001
  br label %bb351, !dbg !9001

bb305:                                            ; No predecessors!
  unreachable, !dbg !8953

bb311:                                            ; preds = %bb307
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %361 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9929) #8, !dbg !9002
  %362 = zext i1 %361 to i8, !dbg !9002
  store i8 %362, ptr %0, align 1, !dbg !9002
  br label %bb351, !dbg !9002

bb310:                                            ; No predecessors!
  unreachable, !dbg !8952

bb325:                                            ; preds = %bb320, %bb312
  %_430 = load i64, ptr %self, align 8, !dbg !9003, !noundef !25
; call x86_64::registers::control::Cr4Flags::all
  %363 = call i64 @_ZN6x86_649registers7control8Cr4Flags3all17hafbab8e98a87e319E() #8, !dbg !9004
  store i64 %363, ptr %_434, align 8, !dbg !9004
; call x86_64::registers::control::Cr4Flags::bits
  %_432 = call i64 @_ZN6x86_649registers7control8Cr4Flags4bits17h695b06f57e7faffaE(ptr align 8 %_434) #8, !dbg !9004
  %_431 = xor i64 %_432, -1, !dbg !9005
  %364 = and i64 %_430, %_431, !dbg !9003
  store i64 %364, ptr %extra_bits, align 8, !dbg !9003
  %365 = load i64, ptr %extra_bits, align 8, !dbg !9006, !noundef !25
  %366 = icmp eq i64 %365, 0, !dbg !9006
  br i1 %366, label %bb344, label %bb328, !dbg !9006

bb314:                                            ; preds = %bb312
  %367 = load i8, ptr %first, align 1, !dbg !8949, !range !1608, !noundef !25
  %_414 = trunc i8 %367 to i1, !dbg !8949
  %_413 = xor i1 %_414, true, !dbg !8950
  br i1 %_413, label %bb315, label %bb320, !dbg !8950

bb320:                                            ; preds = %bb315, %bb314
  store i8 0, ptr %first, align 1, !dbg !8951
; call core::fmt::Formatter::write_str
  %_423 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc9978, i64 25) #8, !dbg !8952
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %368 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_423) #8, !dbg !8952
  %369 = zext i1 %368 to i8, !dbg !8952
  store i8 %369, ptr %_422, align 1, !dbg !8952
  %370 = load i8, ptr %_422, align 1, !dbg !8952, !range !1608, !noundef !25
  %371 = trunc i8 %370 to i1, !dbg !8952
  %_425 = zext i1 %371 to i64, !dbg !8952
  %372 = icmp eq i64 %_425, 0, !dbg !8952
  br i1 %372, label %bb325, label %bb324, !dbg !8952

bb315:                                            ; preds = %bb314
; call core::fmt::Formatter::write_str
  %_416 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !8953
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %373 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_416) #8, !dbg !8953
  %374 = zext i1 %373 to i8, !dbg !8953
  store i8 %374, ptr %_415, align 1, !dbg !8953
  %375 = load i8, ptr %_415, align 1, !dbg !8953, !range !1608, !noundef !25
  %376 = trunc i8 %375 to i1, !dbg !8953
  %_418 = zext i1 %376 to i64, !dbg !8953
  %377 = icmp eq i64 %_418, 0, !dbg !8953
  br i1 %377, label %bb320, label %bb319, !dbg !8953

bb319:                                            ; preds = %bb315
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %378 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9929) #8, !dbg !9007
  %379 = zext i1 %378 to i8, !dbg !9007
  store i8 %379, ptr %0, align 1, !dbg !9007
  br label %bb351, !dbg !9007

bb318:                                            ; No predecessors!
  unreachable, !dbg !8953

bb324:                                            ; preds = %bb320
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %380 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9929) #8, !dbg !9008
  %381 = zext i1 %380 to i8, !dbg !9008
  store i8 %381, ptr %0, align 1, !dbg !9008
  br label %bb351, !dbg !9008

bb323:                                            ; No predecessors!
  unreachable, !dbg !8952

bb344:                                            ; preds = %bb337, %bb325
  %382 = load i8, ptr %first, align 1, !dbg !9009, !range !1608, !noundef !25
  %_458 = trunc i8 %382 to i1, !dbg !9009
  br i1 %_458, label %bb345, label %bb350, !dbg !9009

bb328:                                            ; preds = %bb325
  %383 = load i8, ptr %first, align 1, !dbg !9010, !range !1608, !noundef !25
  %_436 = trunc i8 %383 to i1, !dbg !9010
  %_435 = xor i1 %_436, true, !dbg !9011
  br i1 %_435, label %bb329, label %bb334, !dbg !9011

bb334:                                            ; preds = %bb329, %bb328
  store i8 0, ptr %first, align 1, !dbg !9012
; call core::fmt::Formatter::write_str
  %_445 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10466, i64 2) #8, !dbg !9013
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %384 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_445) #8, !dbg !9013
  %385 = zext i1 %384 to i8, !dbg !9013
  store i8 %385, ptr %_444, align 1, !dbg !9013
  %386 = load i8, ptr %_444, align 1, !dbg !9013, !range !1608, !noundef !25
  %387 = trunc i8 %386 to i1, !dbg !9013
  %_447 = zext i1 %387 to i64, !dbg !9013
  %388 = icmp eq i64 %_447, 0, !dbg !9013
  br i1 %388, label %bb337, label %bb339, !dbg !9013

bb329:                                            ; preds = %bb328
; call core::fmt::Formatter::write_str
  %_438 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9014
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %389 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_438) #8, !dbg !9014
  %390 = zext i1 %389 to i8, !dbg !9014
  store i8 %390, ptr %_437, align 1, !dbg !9014
  %391 = load i8, ptr %_437, align 1, !dbg !9014, !range !1608, !noundef !25
  %392 = trunc i8 %391 to i1, !dbg !9014
  %_440 = zext i1 %392 to i64, !dbg !9014
  %393 = icmp eq i64 %_440, 0, !dbg !9014
  br i1 %393, label %bb334, label %bb333, !dbg !9014

bb333:                                            ; preds = %bb329
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %394 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9929) #8, !dbg !9015
  %395 = zext i1 %394 to i8, !dbg !9015
  store i8 %395, ptr %0, align 1, !dbg !9015
  br label %bb351, !dbg !9015

bb332:                                            ; No predecessors!
  unreachable, !dbg !9014

bb337:                                            ; preds = %bb334
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_452 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h5485057207139f05E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !9016
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %396 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_452) #8, !dbg !9016
  %397 = zext i1 %396 to i8, !dbg !9016
  store i8 %397, ptr %_451, align 1, !dbg !9016
  %398 = load i8, ptr %_451, align 1, !dbg !9016, !range !1608, !noundef !25
  %399 = trunc i8 %398 to i1, !dbg !9016
  %_454 = zext i1 %399 to i64, !dbg !9016
  %400 = icmp eq i64 %_454, 0, !dbg !9016
  br i1 %400, label %bb344, label %bb343, !dbg !9016

bb339:                                            ; preds = %bb334
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %401 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9929) #8, !dbg !9017
  %402 = zext i1 %401 to i8, !dbg !9017
  store i8 %402, ptr %0, align 1, !dbg !9017
  br label %bb351, !dbg !9017

bb338:                                            ; No predecessors!
  unreachable, !dbg !9013

bb343:                                            ; preds = %bb337
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %403 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9929) #8, !dbg !9018
  %404 = zext i1 %403 to i8, !dbg !9018
  store i8 %404, ptr %0, align 1, !dbg !9018
  br label %bb351, !dbg !9018

bb342:                                            ; No predecessors!
  unreachable, !dbg !9016

bb350:                                            ; preds = %bb345, %bb344
  store i8 0, ptr %0, align 1, !dbg !9019
  br label %bb351, !dbg !8955

bb345:                                            ; preds = %bb344
; call core::fmt::Formatter::write_str
  %_460 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10467, i64 7) #8, !dbg !9020
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %405 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_460) #8, !dbg !9020
  %406 = zext i1 %405 to i8, !dbg !9020
  store i8 %406, ptr %_459, align 1, !dbg !9020
  %407 = load i8, ptr %_459, align 1, !dbg !9020, !range !1608, !noundef !25
  %408 = trunc i8 %407 to i1, !dbg !9020
  %_462 = zext i1 %408 to i64, !dbg !9020
  %409 = icmp eq i64 %_462, 0, !dbg !9020
  br i1 %409, label %bb350, label %bb349, !dbg !9020

bb349:                                            ; preds = %bb345
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %410 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9929) #8, !dbg !9021
  %411 = zext i1 %410 to i8, !dbg !9021
  store i8 %411, ptr %0, align 1, !dbg !9021
  br label %bb351, !dbg !9021

bb348:                                            ; No predecessors!
  unreachable, !dbg !9020
}

; <x86_64::registers::control::Cr4Flags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17hf235635f2c971be7E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9022 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9025, metadata !DIExpression()), !dbg !9027
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9026, metadata !DIExpression()), !dbg !9028
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17h1cdf9c3f5e3c04feE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9029
  ret i1 %0, !dbg !9030
}

; <x86_64::registers::control::Cr4Flags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17hc0ca8b05a6bd414eE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9031 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9034, metadata !DIExpression()), !dbg !9036
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9035, metadata !DIExpression()), !dbg !9037
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hfab9ad2c8c6777b5E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9038
  ret i1 %0, !dbg !9039
}

; <x86_64::registers::control::Cr4Flags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hf8acccbe2b1a3f7eE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9040 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9043, metadata !DIExpression()), !dbg !9045
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9044, metadata !DIExpression()), !dbg !9046
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h5485057207139f05E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9047
  ret i1 %0, !dbg !9048
}

; <x86_64::registers::control::Cr4Flags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h239d30d7a9cce584E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9049 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9052, metadata !DIExpression()), !dbg !9054
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9053, metadata !DIExpression()), !dbg !9055
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h9ce4179746265d03E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9056
  ret i1 %0, !dbg !9057
}

; x86_64::registers::control::Cr4Flags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers7control8Cr4Flags3all17hafbab8e98a87e319E() unnamed_addr #0 !dbg !9058 {
start:
  ret i64 33521663, !dbg !9061
}

; x86_64::registers::control::Cr4Flags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers7control8Cr4Flags4bits17h695b06f57e7faffaE(ptr align 8 %self) unnamed_addr #0 !dbg !9062 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9066, metadata !DIExpression()), !dbg !9067
  %0 = load i64, ptr %self, align 8, !dbg !9068, !noundef !25
  ret i64 %0, !dbg !9069
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_8086_MODE_EXTENSIONS
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$28VIRTUAL_8086_MODE_EXTENSIONS17hf661a8f6ad0c94eaE"(ptr align 8 %self) unnamed_addr #0 !dbg !9070 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9076, metadata !DIExpression()), !dbg !9078
  br i1 false, label %bb1, label %bb2, !dbg !9078

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9078, !noundef !25
  %_3 = and i64 %_4, 1, !dbg !9078
  %1 = icmp eq i64 %_3, 1, !dbg !9078
  %2 = zext i1 %1 to i8, !dbg !9078
  store i8 %2, ptr %0, align 1, !dbg !9078
  br label %bb3, !dbg !9078

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9078
  br label %bb3, !dbg !9078

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9079, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !9079
  ret i1 %4, !dbg !9079
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTED_MODE_VIRTUAL_INTERRUPTS
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$33PROTECTED_MODE_VIRTUAL_INTERRUPTS17hc763bb77e4faee20E"(ptr align 8 %self) unnamed_addr #0 !dbg !9080 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9082, metadata !DIExpression()), !dbg !9084
  br i1 false, label %bb1, label %bb2, !dbg !9084

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9084, !noundef !25
  %_3 = and i64 %_4, 2, !dbg !9084
  %1 = icmp eq i64 %_3, 2, !dbg !9084
  %2 = zext i1 %1 to i8, !dbg !9084
  store i8 %2, ptr %0, align 1, !dbg !9084
  br label %bb3, !dbg !9084

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9084
  br label %bb3, !dbg !9084

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9085, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !9085
  ret i1 %4, !dbg !9085
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::TIMESTAMP_DISABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17TIMESTAMP_DISABLE17h79514ec2f7167918E"(ptr align 8 %self) unnamed_addr #0 !dbg !9086 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9088, metadata !DIExpression()), !dbg !9090
  br i1 false, label %bb1, label %bb2, !dbg !9090

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9090, !noundef !25
  %_3 = and i64 %_4, 4, !dbg !9090
  %1 = icmp eq i64 %_3, 4, !dbg !9090
  %2 = zext i1 %1 to i8, !dbg !9090
  store i8 %2, ptr %0, align 1, !dbg !9090
  br label %bb3, !dbg !9090

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9090
  br label %bb3, !dbg !9090

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9091, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !9091
  ret i1 %4, !dbg !9091
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::DEBUGGING_EXTENSIONS
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20DEBUGGING_EXTENSIONS17h1b28eddea9fc5490E"(ptr align 8 %self) unnamed_addr #0 !dbg !9092 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9094, metadata !DIExpression()), !dbg !9096
  br i1 false, label %bb1, label %bb2, !dbg !9096

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9096, !noundef !25
  %_3 = and i64 %_4, 8, !dbg !9096
  %1 = icmp eq i64 %_3, 8, !dbg !9096
  %2 = zext i1 %1 to i8, !dbg !9096
  store i8 %2, ptr %0, align 1, !dbg !9096
  br label %bb3, !dbg !9096

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9096
  br label %bb3, !dbg !9096

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9097, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !9097
  ret i1 %4, !dbg !9097
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_SIZE_EXTENSION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19PAGE_SIZE_EXTENSION17h0ae73208ed0b5835E"(ptr align 8 %self) unnamed_addr #0 !dbg !9098 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9100, metadata !DIExpression()), !dbg !9102
  br i1 false, label %bb1, label %bb2, !dbg !9102

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9102, !noundef !25
  %_3 = and i64 %_4, 16, !dbg !9102
  %1 = icmp eq i64 %_3, 16, !dbg !9102
  %2 = zext i1 %1 to i8, !dbg !9102
  store i8 %2, ptr %0, align 1, !dbg !9102
  br label %bb3, !dbg !9102

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9102
  br label %bb3, !dbg !9102

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9103, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !9103
  ret i1 %4, !dbg !9103
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PHYSICAL_ADDRESS_EXTENSION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26PHYSICAL_ADDRESS_EXTENSION17h1f8654695f5aaa9aE"(ptr align 8 %self) unnamed_addr #0 !dbg !9104 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9106, metadata !DIExpression()), !dbg !9108
  br i1 false, label %bb1, label %bb2, !dbg !9108

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9108, !noundef !25
  %_3 = and i64 %_4, 32, !dbg !9108
  %1 = icmp eq i64 %_3, 32, !dbg !9108
  %2 = zext i1 %1 to i8, !dbg !9108
  store i8 %2, ptr %0, align 1, !dbg !9108
  br label %bb3, !dbg !9108

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9108
  br label %bb3, !dbg !9108

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9109, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !9109
  ret i1 %4, !dbg !9109
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::MACHINE_CHECK_EXCEPTION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$23MACHINE_CHECK_EXCEPTION17hafcce20ca94cb4f1E"(ptr align 8 %self) unnamed_addr #0 !dbg !9110 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9112, metadata !DIExpression()), !dbg !9114
  br i1 false, label %bb1, label %bb2, !dbg !9114

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9114, !noundef !25
  %_3 = and i64 %_4, 64, !dbg !9114
  %1 = icmp eq i64 %_3, 64, !dbg !9114
  %2 = zext i1 %1 to i8, !dbg !9114
  store i8 %2, ptr %0, align 1, !dbg !9114
  br label %bb3, !dbg !9114

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9114
  br label %bb3, !dbg !9114

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9115, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !9115
  ret i1 %4, !dbg !9115
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PAGE_GLOBAL
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11PAGE_GLOBAL17h09021679288de639E"(ptr align 8 %self) unnamed_addr #0 !dbg !9116 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9118, metadata !DIExpression()), !dbg !9120
  br i1 false, label %bb1, label %bb2, !dbg !9120

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9120, !noundef !25
  %_3 = and i64 %_4, 128, !dbg !9120
  %1 = icmp eq i64 %_3, 128, !dbg !9120
  %2 = zext i1 %1 to i8, !dbg !9120
  store i8 %2, ptr %0, align 1, !dbg !9120
  br label %bb3, !dbg !9120

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9120
  br label %bb3, !dbg !9120

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9121, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !9121
  ret i1 %4, !dbg !9121
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PERFORMANCE_MONITOR_COUNTER
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$27PERFORMANCE_MONITOR_COUNTER17h2a5a07cc41514680E"(ptr align 8 %self) unnamed_addr #0 !dbg !9122 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9124, metadata !DIExpression()), !dbg !9126
  br i1 false, label %bb1, label %bb2, !dbg !9126

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9126, !noundef !25
  %_3 = and i64 %_4, 256, !dbg !9126
  %1 = icmp eq i64 %_3, 256, !dbg !9126
  %2 = zext i1 %1 to i8, !dbg !9126
  store i8 %2, ptr %0, align 1, !dbg !9126
  br label %bb3, !dbg !9126

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9126
  br label %bb3, !dbg !9126

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9127, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !9127
  ret i1 %4, !dbg !9127
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::OSFXSR
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6OSFXSR17h5db8f6e63c3ed808E"(ptr align 8 %self) unnamed_addr #0 !dbg !9128 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9130, metadata !DIExpression()), !dbg !9132
  br i1 false, label %bb1, label %bb2, !dbg !9132

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9132, !noundef !25
  %_3 = and i64 %_4, 512, !dbg !9132
  %1 = icmp eq i64 %_3, 512, !dbg !9132
  %2 = zext i1 %1 to i8, !dbg !9132
  store i8 %2, ptr %0, align 1, !dbg !9132
  br label %bb3, !dbg !9132

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9132
  br label %bb3, !dbg !9132

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9133, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !9133
  ret i1 %4, !dbg !9133
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::OSXMMEXCPT_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17OSXMMEXCPT_ENABLE17hb26612b58fb5b88bE"(ptr align 8 %self) unnamed_addr #0 !dbg !9134 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9136, metadata !DIExpression()), !dbg !9138
  br i1 false, label %bb1, label %bb2, !dbg !9138

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9138, !noundef !25
  %_3 = and i64 %_4, 1024, !dbg !9138
  %1 = icmp eq i64 %_3, 1024, !dbg !9138
  %2 = zext i1 %1 to i8, !dbg !9138
  store i8 %2, ptr %0, align 1, !dbg !9138
  br label %bb3, !dbg !9138

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9138
  br label %bb3, !dbg !9138

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9139, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !9139
  ret i1 %4, !dbg !9139
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::USER_MODE_INSTRUCTION_PREVENTION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$32USER_MODE_INSTRUCTION_PREVENTION17h302194a4aa90ec02E"(ptr align 8 %self) unnamed_addr #0 !dbg !9140 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9142, metadata !DIExpression()), !dbg !9144
  br i1 false, label %bb1, label %bb2, !dbg !9144

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9144, !noundef !25
  %_3 = and i64 %_4, 2048, !dbg !9144
  %1 = icmp eq i64 %_3, 2048, !dbg !9144
  %2 = zext i1 %1 to i8, !dbg !9144
  store i8 %2, ptr %0, align 1, !dbg !9144
  br label %bb3, !dbg !9144

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9144
  br label %bb3, !dbg !9144

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9145, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !9145
  ret i1 %4, !dbg !9145
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::L5_PAGING
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9L5_PAGING17hf6a4b010e6721aedE"(ptr align 8 %self) unnamed_addr #0 !dbg !9146 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9148, metadata !DIExpression()), !dbg !9150
  br i1 false, label %bb1, label %bb2, !dbg !9150

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9150, !noundef !25
  %_3 = and i64 %_4, 4096, !dbg !9150
  %1 = icmp eq i64 %_3, 4096, !dbg !9150
  %2 = zext i1 %1 to i8, !dbg !9150
  store i8 %2, ptr %0, align 1, !dbg !9150
  br label %bb3, !dbg !9150

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9150
  br label %bb3, !dbg !9150

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9151, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !9151
  ret i1 %4, !dbg !9151
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_MACHINE_EXTENSIONS
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26VIRTUAL_MACHINE_EXTENSIONS17h1d8e24efa7088220E"(ptr align 8 %self) unnamed_addr #0 !dbg !9152 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9154, metadata !DIExpression()), !dbg !9156
  br i1 false, label %bb1, label %bb2, !dbg !9156

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9156, !noundef !25
  %_3 = and i64 %_4, 8192, !dbg !9156
  %1 = icmp eq i64 %_3, 8192, !dbg !9156
  %2 = zext i1 %1 to i8, !dbg !9156
  store i8 %2, ptr %0, align 1, !dbg !9156
  br label %bb3, !dbg !9156

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9156
  br label %bb3, !dbg !9156

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9157, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !9157
  ret i1 %4, !dbg !9157
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::SAFER_MODE_EXTENSIONS
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21SAFER_MODE_EXTENSIONS17h22858a1ca7d4e822E"(ptr align 8 %self) unnamed_addr #0 !dbg !9158 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9160, metadata !DIExpression()), !dbg !9162
  br i1 false, label %bb1, label %bb2, !dbg !9162

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9162, !noundef !25
  %_3 = and i64 %_4, 16384, !dbg !9162
  %1 = icmp eq i64 %_3, 16384, !dbg !9162
  %2 = zext i1 %1 to i8, !dbg !9162
  store i8 %2, ptr %0, align 1, !dbg !9162
  br label %bb3, !dbg !9162

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9162
  br label %bb3, !dbg !9162

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9163, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !9163
  ret i1 %4, !dbg !9163
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::FSGSBASE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8FSGSBASE17h7d5486abc57985c5E"(ptr align 8 %self) unnamed_addr #0 !dbg !9164 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9166, metadata !DIExpression()), !dbg !9168
  br i1 false, label %bb1, label %bb2, !dbg !9168

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9168, !noundef !25
  %_3 = and i64 %_4, 65536, !dbg !9168
  %1 = icmp eq i64 %_3, 65536, !dbg !9168
  %2 = zext i1 %1 to i8, !dbg !9168
  store i8 %2, ptr %0, align 1, !dbg !9168
  br label %bb3, !dbg !9168

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9168
  br label %bb3, !dbg !9168

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9169, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !9169
  ret i1 %4, !dbg !9169
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PCID
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4PCID17h5dd7d58b98db3db9E"(ptr align 8 %self) unnamed_addr #0 !dbg !9170 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9172, metadata !DIExpression()), !dbg !9174
  br i1 false, label %bb1, label %bb2, !dbg !9174

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9174, !noundef !25
  %_3 = and i64 %_4, 131072, !dbg !9174
  %1 = icmp eq i64 %_3, 131072, !dbg !9174
  %2 = zext i1 %1 to i8, !dbg !9174
  store i8 %2, ptr %0, align 1, !dbg !9174
  br label %bb3, !dbg !9174

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9174
  br label %bb3, !dbg !9174

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9175, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !9175
  ret i1 %4, !dbg !9175
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::OSXSAVE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7OSXSAVE17h7e735c4ec19a65c4E"(ptr align 8 %self) unnamed_addr #0 !dbg !9176 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9178, metadata !DIExpression()), !dbg !9180
  br i1 false, label %bb1, label %bb2, !dbg !9180

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9180, !noundef !25
  %_3 = and i64 %_4, 262144, !dbg !9180
  %1 = icmp eq i64 %_3, 262144, !dbg !9180
  %2 = zext i1 %1 to i8, !dbg !9180
  store i8 %2, ptr %0, align 1, !dbg !9180
  br label %bb3, !dbg !9180

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9180
  br label %bb3, !dbg !9180

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9181, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !9181
  ret i1 %4, !dbg !9181
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::KEY_LOCKER
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10KEY_LOCKER17h1b2ab8a461c487e3E"(ptr align 8 %self) unnamed_addr #0 !dbg !9182 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9184, metadata !DIExpression()), !dbg !9186
  br i1 false, label %bb1, label %bb2, !dbg !9186

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9186, !noundef !25
  %_3 = and i64 %_4, 524288, !dbg !9186
  %1 = icmp eq i64 %_3, 524288, !dbg !9186
  %2 = zext i1 %1 to i8, !dbg !9186
  store i8 %2, ptr %0, align 1, !dbg !9186
  br label %bb3, !dbg !9186

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9186
  br label %bb3, !dbg !9186

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9187, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !9187
  ret i1 %4, !dbg !9187
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::SUPERVISOR_MODE_EXECUTION_PROTECTION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$36SUPERVISOR_MODE_EXECUTION_PROTECTION17he552cc79ed329044E"(ptr align 8 %self) unnamed_addr #0 !dbg !9188 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9190, metadata !DIExpression()), !dbg !9192
  br i1 false, label %bb1, label %bb2, !dbg !9192

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9192, !noundef !25
  %_3 = and i64 %_4, 1048576, !dbg !9192
  %1 = icmp eq i64 %_3, 1048576, !dbg !9192
  %2 = zext i1 %1 to i8, !dbg !9192
  store i8 %2, ptr %0, align 1, !dbg !9192
  br label %bb3, !dbg !9192

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9192
  br label %bb3, !dbg !9192

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9193, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !9193
  ret i1 %4, !dbg !9193
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::SUPERVISOR_MODE_ACCESS_PREVENTION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$33SUPERVISOR_MODE_ACCESS_PREVENTION17h33f1ca02e2d7425eE"(ptr align 8 %self) unnamed_addr #0 !dbg !9194 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9196, metadata !DIExpression()), !dbg !9198
  br i1 false, label %bb1, label %bb2, !dbg !9198

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9198, !noundef !25
  %_3 = and i64 %_4, 2097152, !dbg !9198
  %1 = icmp eq i64 %_3, 2097152, !dbg !9198
  %2 = zext i1 %1 to i8, !dbg !9198
  store i8 %2, ptr %0, align 1, !dbg !9198
  br label %bb3, !dbg !9198

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9198
  br label %bb3, !dbg !9198

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9199, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !9199
  ret i1 %4, !dbg !9199
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY_USER
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19PROTECTION_KEY_USER17he909a92fae963922E"(ptr align 8 %self) unnamed_addr #0 !dbg !9200 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9202, metadata !DIExpression()), !dbg !9204
  br i1 false, label %bb1, label %bb2, !dbg !9204

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9204, !noundef !25
  %_3 = and i64 %_4, 4194304, !dbg !9204
  %1 = icmp eq i64 %_3, 4194304, !dbg !9204
  %2 = zext i1 %1 to i8, !dbg !9204
  store i8 %2, ptr %0, align 1, !dbg !9204
  br label %bb3, !dbg !9204

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9204
  br label %bb3, !dbg !9204

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9205, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !9205
  ret i1 %4, !dbg !9205
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PROTECTION_KEY17hb087554698ab6f86E"(ptr align 8 %self) unnamed_addr #0 !dbg !9206 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9208, metadata !DIExpression()), !dbg !9210
  br i1 false, label %bb1, label %bb2, !dbg !9210

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9210, !noundef !25
  %_3 = and i64 %_4, 4194304, !dbg !9210
  %1 = icmp eq i64 %_3, 4194304, !dbg !9210
  %2 = zext i1 %1 to i8, !dbg !9210
  store i8 %2, ptr %0, align 1, !dbg !9210
  br label %bb3, !dbg !9210

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9210
  br label %bb3, !dbg !9210

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9211, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !9211
  ret i1 %4, !dbg !9211
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::CONTROL_FLOW_ENFORCEMENT
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$24CONTROL_FLOW_ENFORCEMENT17h9490b8e7bd9a6b79E"(ptr align 8 %self) unnamed_addr #0 !dbg !9212 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9214, metadata !DIExpression()), !dbg !9216
  br i1 false, label %bb1, label %bb2, !dbg !9216

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9216, !noundef !25
  %_3 = and i64 %_4, 8388608, !dbg !9216
  %1 = icmp eq i64 %_3, 8388608, !dbg !9216
  %2 = zext i1 %1 to i8, !dbg !9216
  store i8 %2, ptr %0, align 1, !dbg !9216
  br label %bb3, !dbg !9216

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9216
  br label %bb3, !dbg !9216

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9217, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !9217
  ret i1 %4, !dbg !9217
}

; <x86_64::registers::control::Cr4Flags as <x86_64::registers::control::Cr4Flags as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY_SUPERVISOR
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25PROTECTION_KEY_SUPERVISOR17h60a4d7639206320aE"(ptr align 8 %self) unnamed_addr #0 !dbg !9218 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9220, metadata !DIExpression()), !dbg !9222
  br i1 false, label %bb1, label %bb2, !dbg !9222

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9222, !noundef !25
  %_3 = and i64 %_4, 16777216, !dbg !9222
  %1 = icmp eq i64 %_3, 16777216, !dbg !9222
  %2 = zext i1 %1 to i8, !dbg !9222
  store i8 %2, ptr %0, align 1, !dbg !9222
  br label %bb3, !dbg !9222

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9222
  br label %bb3, !dbg !9222

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9223, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !9223
  ret i1 %4, !dbg !9223
}

; <x86_64::registers::debug::Dr0 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN66_$LT$x86_64..registers..debug..Dr0$u20$as$u20$core..fmt..Debug$GT$3fmt17he9fd0d500af95107E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9224 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9231, metadata !DIExpression()), !dbg !9233
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9232, metadata !DIExpression()), !dbg !9233
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc9989, i64 3) #8, !dbg !9233
  ret i1 %0, !dbg !9234
}

; <x86_64::registers::debug::Dr1 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN66_$LT$x86_64..registers..debug..Dr1$u20$as$u20$core..fmt..Debug$GT$3fmt17he7375b6c9e2a0f5fE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9235 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9242, metadata !DIExpression()), !dbg !9244
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9243, metadata !DIExpression()), !dbg !9244
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc9988, i64 3) #8, !dbg !9244
  ret i1 %0, !dbg !9245
}

; <x86_64::registers::debug::Dr2 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN66_$LT$x86_64..registers..debug..Dr2$u20$as$u20$core..fmt..Debug$GT$3fmt17hd422e8b8afce5691E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9246 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9253, metadata !DIExpression()), !dbg !9255
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9254, metadata !DIExpression()), !dbg !9255
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc9987, i64 3) #8, !dbg !9255
  ret i1 %0, !dbg !9256
}

; <x86_64::registers::debug::Dr3 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN66_$LT$x86_64..registers..debug..Dr3$u20$as$u20$core..fmt..Debug$GT$3fmt17h20064ae73fa7e511E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9257 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9264, metadata !DIExpression()), !dbg !9266
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9265, metadata !DIExpression()), !dbg !9266
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc9986, i64 3) #8, !dbg !9266
  ret i1 %0, !dbg !9267
}

; <x86_64::registers::debug::DebugAddressRegisterNumber as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN89_$LT$x86_64..registers..debug..DebugAddressRegisterNumber$u20$as$u20$core..fmt..Debug$GT$3fmt17h2b4ab7e89e52a27cE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9268 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9274, metadata !DIExpression()), !dbg !9276
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9275, metadata !DIExpression()), !dbg !9276
  %0 = load i8, ptr %self, align 1, !dbg !9276, !range !3181, !noundef !25
  %_4 = zext i8 %0 to i64, !dbg !9276
  switch i64 %_4, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb5
    i64 3, label %bb1
  ], !dbg !9276

bb2:                                              ; preds = %start
  unreachable, !dbg !9276

bb3:                                              ; preds = %start
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9276
  store ptr @alloc9989, ptr %1, align 8, !dbg !9276
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9276
  store i64 3, ptr %2, align 8, !dbg !9276
  br label %bb6, !dbg !9277

bb4:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9276
  store ptr @alloc9988, ptr %3, align 8, !dbg !9276
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9276
  store i64 3, ptr %4, align 8, !dbg !9276
  br label %bb6, !dbg !9277

bb5:                                              ; preds = %start
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9276
  store ptr @alloc9987, ptr %5, align 8, !dbg !9276
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9276
  store i64 3, ptr %6, align 8, !dbg !9276
  br label %bb6, !dbg !9277

bb1:                                              ; preds = %start
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9276
  store ptr @alloc9986, ptr %7, align 8, !dbg !9276
  %8 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9276
  store i64 3, ptr %8, align 8, !dbg !9276
  br label %bb6, !dbg !9277

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9276
  %10 = load ptr, ptr %9, align 8, !dbg !9276, !nonnull !25, !align !1581, !noundef !25
  %11 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9276
  %12 = load i64, ptr %11, align 8, !dbg !9276, !noundef !25
; call core::fmt::Formatter::write_str
  %13 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 %10, i64 %12) #8, !dbg !9276
  ret i1 %13, !dbg !9278
}

; <x86_64::registers::debug::Dr6 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN66_$LT$x86_64..registers..debug..Dr6$u20$as$u20$core..fmt..Debug$GT$3fmt17h9b14951850e868e3E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9279 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9286, metadata !DIExpression()), !dbg !9288
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9287, metadata !DIExpression()), !dbg !9288
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc9990, i64 3) #8, !dbg !9288
  ret i1 %0, !dbg !9289
}

; <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17h9263129e2811e628E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9290 {
start:
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_187 = alloca i8, align 1
  %_179 = alloca i8, align 1
  %_172 = alloca i8, align 1
  %_165 = alloca i8, align 1
  %_162 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_150 = alloca i8, align 1
  %_143 = alloca i8, align 1
  %_133 = alloca i8, align 1
  %_126 = alloca i8, align 1
  %_116 = alloca i8, align 1
  %_109 = alloca i8, align 1
  %_99 = alloca i8, align 1
  %_92 = alloca i8, align 1
  %_82 = alloca i8, align 1
  %_75 = alloca i8, align 1
  %_65 = alloca i8, align 1
  %_58 = alloca i8, align 1
  %_48 = alloca i8, align 1
  %_41 = alloca i8, align 1
  %_31 = alloca i8, align 1
  %_24 = alloca i8, align 1
  %_14 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9296, metadata !DIExpression()), !dbg !9390
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9297, metadata !DIExpression()), !dbg !9391
  call void @llvm.dbg.declare(metadata ptr %first, metadata !9298, metadata !DIExpression()), !dbg !9392
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !9300, metadata !DIExpression()), !dbg !9393
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !9302, metadata !DIExpression()), !dbg !9394
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !9304, metadata !DIExpression()), !dbg !9395
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !9306, metadata !DIExpression()), !dbg !9396
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !9308, metadata !DIExpression()), !dbg !9397
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !9310, metadata !DIExpression()), !dbg !9398
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !9312, metadata !DIExpression()), !dbg !9399
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !9314, metadata !DIExpression()), !dbg !9400
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !9316, metadata !DIExpression()), !dbg !9401
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !9318, metadata !DIExpression()), !dbg !9402
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !9320, metadata !DIExpression()), !dbg !9403
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !9322, metadata !DIExpression()), !dbg !9404
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !9324, metadata !DIExpression()), !dbg !9405
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !9326, metadata !DIExpression()), !dbg !9406
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !9328, metadata !DIExpression()), !dbg !9407
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !9330, metadata !DIExpression()), !dbg !9408
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !9332, metadata !DIExpression()), !dbg !9409
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !9334, metadata !DIExpression()), !dbg !9410
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !9336, metadata !DIExpression()), !dbg !9411
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !9338, metadata !DIExpression()), !dbg !9412
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !9340, metadata !DIExpression()), !dbg !9413
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !9342, metadata !DIExpression()), !dbg !9414
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !9344, metadata !DIExpression()), !dbg !9415
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !9346, metadata !DIExpression()), !dbg !9416
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !9348, metadata !DIExpression()), !dbg !9417
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !9350, metadata !DIExpression()), !dbg !9418
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !9352, metadata !DIExpression()), !dbg !9419
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !9354, metadata !DIExpression()), !dbg !9420
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !9356, metadata !DIExpression()), !dbg !9421
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !9358, metadata !DIExpression()), !dbg !9422
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !9360, metadata !DIExpression()), !dbg !9423
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !9362, metadata !DIExpression()), !dbg !9424
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !9364, metadata !DIExpression()), !dbg !9425
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !9366, metadata !DIExpression()), !dbg !9426
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !9368, metadata !DIExpression()), !dbg !9427
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !9370, metadata !DIExpression()), !dbg !9428
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !9372, metadata !DIExpression()), !dbg !9429
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !9374, metadata !DIExpression()), !dbg !9430
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !9376, metadata !DIExpression()), !dbg !9431
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !9378, metadata !DIExpression()), !dbg !9432
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !9380, metadata !DIExpression()), !dbg !9433
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !9382, metadata !DIExpression()), !dbg !9434
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !9384, metadata !DIExpression()), !dbg !9435
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !9386, metadata !DIExpression()), !dbg !9436
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !9388, metadata !DIExpression()), !dbg !9437
  store i8 1, ptr %first, align 1, !dbg !9438
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP0
  %_4 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP017hf771299c074a730cE"(ptr align 8 %self) #8, !dbg !9439
  br i1 %_4, label %bb2, label %bb13, !dbg !9439

bb13:                                             ; preds = %bb8, %start
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP1
  %_21 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP117hb5d2f161575c51d2E"(ptr align 8 %self) #8, !dbg !9439
  br i1 %_21, label %bb15, label %bb26, !dbg !9439

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !9440, !range !1608, !noundef !25
  %_6 = trunc i8 %1 to i1, !dbg !9440
  %_5 = xor i1 %_6, true, !dbg !9441
  br i1 %_5, label %bb3, label %bb8, !dbg !9441

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !9442
; call core::fmt::Formatter::write_str
  %_15 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc9994, i64 5) #8, !dbg !9443
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_15) #8, !dbg !9443
  %3 = zext i1 %2 to i8, !dbg !9443
  store i8 %3, ptr %_14, align 1, !dbg !9443
  %4 = load i8, ptr %_14, align 1, !dbg !9443, !range !1608, !noundef !25
  %5 = trunc i8 %4 to i1, !dbg !9443
  %_17 = zext i1 %5 to i64, !dbg !9443
  %6 = icmp eq i64 %_17, 0, !dbg !9443
  br i1 %6, label %bb13, label %bb12, !dbg !9443

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9444
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_8) #8, !dbg !9444
  %8 = zext i1 %7 to i8, !dbg !9444
  store i8 %8, ptr %_7, align 1, !dbg !9444
  %9 = load i8, ptr %_7, align 1, !dbg !9444, !range !1608, !noundef !25
  %10 = trunc i8 %9 to i1, !dbg !9444
  %_10 = zext i1 %10 to i64, !dbg !9444
  %11 = icmp eq i64 %_10, 0, !dbg !9444
  br i1 %11, label %bb8, label %bb7, !dbg !9444

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9993) #8, !dbg !9445
  %13 = zext i1 %12 to i8, !dbg !9445
  store i8 %13, ptr %0, align 1, !dbg !9445
  br label %bb143, !dbg !9445

bb6:                                              ; No predecessors!
  unreachable, !dbg !9444

bb143:                                            ; preds = %bb142, %bb141, %bb135, %bb131, %bb125, %bb116, %bb111, %bb103, %bb98, %bb90, %bb85, %bb77, %bb72, %bb64, %bb59, %bb51, %bb46, %bb38, %bb33, %bb25, %bb20, %bb12, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !9446, !range !1608, !noundef !25
  %15 = trunc i8 %14 to i1, !dbg !9446
  ret i1 %15, !dbg !9446

bb12:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9993) #8, !dbg !9447
  %17 = zext i1 %16 to i8, !dbg !9447
  store i8 %17, ptr %0, align 1, !dbg !9447
  br label %bb143, !dbg !9447

bb11:                                             ; No predecessors!
  unreachable, !dbg !9443

bb26:                                             ; preds = %bb21, %bb13
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP2
  %_38 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP217ha610aaa43af2bab2E"(ptr align 8 %self) #8, !dbg !9439
  br i1 %_38, label %bb28, label %bb39, !dbg !9439

bb15:                                             ; preds = %bb13
  %18 = load i8, ptr %first, align 1, !dbg !9440, !range !1608, !noundef !25
  %_23 = trunc i8 %18 to i1, !dbg !9440
  %_22 = xor i1 %_23, true, !dbg !9441
  br i1 %_22, label %bb16, label %bb21, !dbg !9441

bb21:                                             ; preds = %bb16, %bb15
  store i8 0, ptr %first, align 1, !dbg !9442
; call core::fmt::Formatter::write_str
  %_32 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc9996, i64 5) #8, !dbg !9443
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_32) #8, !dbg !9443
  %20 = zext i1 %19 to i8, !dbg !9443
  store i8 %20, ptr %_31, align 1, !dbg !9443
  %21 = load i8, ptr %_31, align 1, !dbg !9443, !range !1608, !noundef !25
  %22 = trunc i8 %21 to i1, !dbg !9443
  %_34 = zext i1 %22 to i64, !dbg !9443
  %23 = icmp eq i64 %_34, 0, !dbg !9443
  br i1 %23, label %bb26, label %bb25, !dbg !9443

bb16:                                             ; preds = %bb15
; call core::fmt::Formatter::write_str
  %_25 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9444
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_25) #8, !dbg !9444
  %25 = zext i1 %24 to i8, !dbg !9444
  store i8 %25, ptr %_24, align 1, !dbg !9444
  %26 = load i8, ptr %_24, align 1, !dbg !9444, !range !1608, !noundef !25
  %27 = trunc i8 %26 to i1, !dbg !9444
  %_27 = zext i1 %27 to i64, !dbg !9444
  %28 = icmp eq i64 %_27, 0, !dbg !9444
  br i1 %28, label %bb21, label %bb20, !dbg !9444

bb20:                                             ; preds = %bb16
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9993) #8, !dbg !9448
  %30 = zext i1 %29 to i8, !dbg !9448
  store i8 %30, ptr %0, align 1, !dbg !9448
  br label %bb143, !dbg !9448

bb19:                                             ; No predecessors!
  unreachable, !dbg !9444

bb25:                                             ; preds = %bb21
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9993) #8, !dbg !9449
  %32 = zext i1 %31 to i8, !dbg !9449
  store i8 %32, ptr %0, align 1, !dbg !9449
  br label %bb143, !dbg !9449

bb24:                                             ; No predecessors!
  unreachable, !dbg !9443

bb39:                                             ; preds = %bb34, %bb26
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP3
  %_55 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP317ha5351e41234ecedbE"(ptr align 8 %self) #8, !dbg !9439
  br i1 %_55, label %bb41, label %bb52, !dbg !9439

bb28:                                             ; preds = %bb26
  %33 = load i8, ptr %first, align 1, !dbg !9440, !range !1608, !noundef !25
  %_40 = trunc i8 %33 to i1, !dbg !9440
  %_39 = xor i1 %_40, true, !dbg !9441
  br i1 %_39, label %bb29, label %bb34, !dbg !9441

bb34:                                             ; preds = %bb29, %bb28
  store i8 0, ptr %first, align 1, !dbg !9442
; call core::fmt::Formatter::write_str
  %_49 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc9998, i64 5) #8, !dbg !9443
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_49) #8, !dbg !9443
  %35 = zext i1 %34 to i8, !dbg !9443
  store i8 %35, ptr %_48, align 1, !dbg !9443
  %36 = load i8, ptr %_48, align 1, !dbg !9443, !range !1608, !noundef !25
  %37 = trunc i8 %36 to i1, !dbg !9443
  %_51 = zext i1 %37 to i64, !dbg !9443
  %38 = icmp eq i64 %_51, 0, !dbg !9443
  br i1 %38, label %bb39, label %bb38, !dbg !9443

bb29:                                             ; preds = %bb28
; call core::fmt::Formatter::write_str
  %_42 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9444
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_42) #8, !dbg !9444
  %40 = zext i1 %39 to i8, !dbg !9444
  store i8 %40, ptr %_41, align 1, !dbg !9444
  %41 = load i8, ptr %_41, align 1, !dbg !9444, !range !1608, !noundef !25
  %42 = trunc i8 %41 to i1, !dbg !9444
  %_44 = zext i1 %42 to i64, !dbg !9444
  %43 = icmp eq i64 %_44, 0, !dbg !9444
  br i1 %43, label %bb34, label %bb33, !dbg !9444

bb33:                                             ; preds = %bb29
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9993) #8, !dbg !9450
  %45 = zext i1 %44 to i8, !dbg !9450
  store i8 %45, ptr %0, align 1, !dbg !9450
  br label %bb143, !dbg !9450

bb32:                                             ; No predecessors!
  unreachable, !dbg !9444

bb38:                                             ; preds = %bb34
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9993) #8, !dbg !9451
  %47 = zext i1 %46 to i8, !dbg !9451
  store i8 %47, ptr %0, align 1, !dbg !9451
  br label %bb143, !dbg !9451

bb37:                                             ; No predecessors!
  unreachable, !dbg !9443

bb52:                                             ; preds = %bb47, %bb39
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP
  %_72 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4TRAP17hb949da4b8e95b73bE"(ptr align 8 %self) #8, !dbg !9439
  br i1 %_72, label %bb54, label %bb65, !dbg !9439

bb41:                                             ; preds = %bb39
  %48 = load i8, ptr %first, align 1, !dbg !9440, !range !1608, !noundef !25
  %_57 = trunc i8 %48 to i1, !dbg !9440
  %_56 = xor i1 %_57, true, !dbg !9441
  br i1 %_56, label %bb42, label %bb47, !dbg !9441

bb47:                                             ; preds = %bb42, %bb41
  store i8 0, ptr %first, align 1, !dbg !9442
; call core::fmt::Formatter::write_str
  %_66 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10000, i64 5) #8, !dbg !9443
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_66) #8, !dbg !9443
  %50 = zext i1 %49 to i8, !dbg !9443
  store i8 %50, ptr %_65, align 1, !dbg !9443
  %51 = load i8, ptr %_65, align 1, !dbg !9443, !range !1608, !noundef !25
  %52 = trunc i8 %51 to i1, !dbg !9443
  %_68 = zext i1 %52 to i64, !dbg !9443
  %53 = icmp eq i64 %_68, 0, !dbg !9443
  br i1 %53, label %bb52, label %bb51, !dbg !9443

bb42:                                             ; preds = %bb41
; call core::fmt::Formatter::write_str
  %_59 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9444
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_59) #8, !dbg !9444
  %55 = zext i1 %54 to i8, !dbg !9444
  store i8 %55, ptr %_58, align 1, !dbg !9444
  %56 = load i8, ptr %_58, align 1, !dbg !9444, !range !1608, !noundef !25
  %57 = trunc i8 %56 to i1, !dbg !9444
  %_61 = zext i1 %57 to i64, !dbg !9444
  %58 = icmp eq i64 %_61, 0, !dbg !9444
  br i1 %58, label %bb47, label %bb46, !dbg !9444

bb46:                                             ; preds = %bb42
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9993) #8, !dbg !9452
  %60 = zext i1 %59 to i8, !dbg !9452
  store i8 %60, ptr %0, align 1, !dbg !9452
  br label %bb143, !dbg !9452

bb45:                                             ; No predecessors!
  unreachable, !dbg !9444

bb51:                                             ; preds = %bb47
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9993) #8, !dbg !9453
  %62 = zext i1 %61 to i8, !dbg !9453
  store i8 %62, ptr %0, align 1, !dbg !9453
  br label %bb143, !dbg !9453

bb50:                                             ; No predecessors!
  unreachable, !dbg !9443

bb65:                                             ; preds = %bb60, %bb52
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::ACCESS_DETECTED
  %_89 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15ACCESS_DETECTED17h48e6c40718994af8E"(ptr align 8 %self) #8, !dbg !9439
  br i1 %_89, label %bb67, label %bb78, !dbg !9439

bb54:                                             ; preds = %bb52
  %63 = load i8, ptr %first, align 1, !dbg !9440, !range !1608, !noundef !25
  %_74 = trunc i8 %63 to i1, !dbg !9440
  %_73 = xor i1 %_74, true, !dbg !9441
  br i1 %_73, label %bb55, label %bb60, !dbg !9441

bb60:                                             ; preds = %bb55, %bb54
  store i8 0, ptr %first, align 1, !dbg !9442
; call core::fmt::Formatter::write_str
  %_83 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10002, i64 4) #8, !dbg !9443
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_83) #8, !dbg !9443
  %65 = zext i1 %64 to i8, !dbg !9443
  store i8 %65, ptr %_82, align 1, !dbg !9443
  %66 = load i8, ptr %_82, align 1, !dbg !9443, !range !1608, !noundef !25
  %67 = trunc i8 %66 to i1, !dbg !9443
  %_85 = zext i1 %67 to i64, !dbg !9443
  %68 = icmp eq i64 %_85, 0, !dbg !9443
  br i1 %68, label %bb65, label %bb64, !dbg !9443

bb55:                                             ; preds = %bb54
; call core::fmt::Formatter::write_str
  %_76 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9444
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_76) #8, !dbg !9444
  %70 = zext i1 %69 to i8, !dbg !9444
  store i8 %70, ptr %_75, align 1, !dbg !9444
  %71 = load i8, ptr %_75, align 1, !dbg !9444, !range !1608, !noundef !25
  %72 = trunc i8 %71 to i1, !dbg !9444
  %_78 = zext i1 %72 to i64, !dbg !9444
  %73 = icmp eq i64 %_78, 0, !dbg !9444
  br i1 %73, label %bb60, label %bb59, !dbg !9444

bb59:                                             ; preds = %bb55
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9993) #8, !dbg !9454
  %75 = zext i1 %74 to i8, !dbg !9454
  store i8 %75, ptr %0, align 1, !dbg !9454
  br label %bb143, !dbg !9454

bb58:                                             ; No predecessors!
  unreachable, !dbg !9444

bb64:                                             ; preds = %bb60
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9993) #8, !dbg !9455
  %77 = zext i1 %76 to i8, !dbg !9455
  store i8 %77, ptr %0, align 1, !dbg !9455
  br label %bb143, !dbg !9455

bb63:                                             ; No predecessors!
  unreachable, !dbg !9443

bb78:                                             ; preds = %bb73, %bb65
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::STEP
  %_106 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4STEP17he814fcade571168aE"(ptr align 8 %self) #8, !dbg !9439
  br i1 %_106, label %bb80, label %bb91, !dbg !9439

bb67:                                             ; preds = %bb65
  %78 = load i8, ptr %first, align 1, !dbg !9440, !range !1608, !noundef !25
  %_91 = trunc i8 %78 to i1, !dbg !9440
  %_90 = xor i1 %_91, true, !dbg !9441
  br i1 %_90, label %bb68, label %bb73, !dbg !9441

bb73:                                             ; preds = %bb68, %bb67
  store i8 0, ptr %first, align 1, !dbg !9442
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10004, i64 15) #8, !dbg !9443
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_100) #8, !dbg !9443
  %80 = zext i1 %79 to i8, !dbg !9443
  store i8 %80, ptr %_99, align 1, !dbg !9443
  %81 = load i8, ptr %_99, align 1, !dbg !9443, !range !1608, !noundef !25
  %82 = trunc i8 %81 to i1, !dbg !9443
  %_102 = zext i1 %82 to i64, !dbg !9443
  %83 = icmp eq i64 %_102, 0, !dbg !9443
  br i1 %83, label %bb78, label %bb77, !dbg !9443

bb68:                                             ; preds = %bb67
; call core::fmt::Formatter::write_str
  %_93 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9444
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_93) #8, !dbg !9444
  %85 = zext i1 %84 to i8, !dbg !9444
  store i8 %85, ptr %_92, align 1, !dbg !9444
  %86 = load i8, ptr %_92, align 1, !dbg !9444, !range !1608, !noundef !25
  %87 = trunc i8 %86 to i1, !dbg !9444
  %_95 = zext i1 %87 to i64, !dbg !9444
  %88 = icmp eq i64 %_95, 0, !dbg !9444
  br i1 %88, label %bb73, label %bb72, !dbg !9444

bb72:                                             ; preds = %bb68
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9993) #8, !dbg !9456
  %90 = zext i1 %89 to i8, !dbg !9456
  store i8 %90, ptr %0, align 1, !dbg !9456
  br label %bb143, !dbg !9456

bb71:                                             ; No predecessors!
  unreachable, !dbg !9444

bb77:                                             ; preds = %bb73
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9993) #8, !dbg !9457
  %92 = zext i1 %91 to i8, !dbg !9457
  store i8 %92, ptr %0, align 1, !dbg !9457
  br label %bb143, !dbg !9457

bb76:                                             ; No predecessors!
  unreachable, !dbg !9443

bb91:                                             ; preds = %bb86, %bb78
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::SWITCH
  %_123 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6SWITCH17hf50f0a285fcfc5e5E"(ptr align 8 %self) #8, !dbg !9439
  br i1 %_123, label %bb93, label %bb104, !dbg !9439

bb80:                                             ; preds = %bb78
  %93 = load i8, ptr %first, align 1, !dbg !9440, !range !1608, !noundef !25
  %_108 = trunc i8 %93 to i1, !dbg !9440
  %_107 = xor i1 %_108, true, !dbg !9441
  br i1 %_107, label %bb81, label %bb86, !dbg !9441

bb86:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !9442
; call core::fmt::Formatter::write_str
  %_117 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10006, i64 4) #8, !dbg !9443
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_117) #8, !dbg !9443
  %95 = zext i1 %94 to i8, !dbg !9443
  store i8 %95, ptr %_116, align 1, !dbg !9443
  %96 = load i8, ptr %_116, align 1, !dbg !9443, !range !1608, !noundef !25
  %97 = trunc i8 %96 to i1, !dbg !9443
  %_119 = zext i1 %97 to i64, !dbg !9443
  %98 = icmp eq i64 %_119, 0, !dbg !9443
  br i1 %98, label %bb91, label %bb90, !dbg !9443

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_110 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9444
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_110) #8, !dbg !9444
  %100 = zext i1 %99 to i8, !dbg !9444
  store i8 %100, ptr %_109, align 1, !dbg !9444
  %101 = load i8, ptr %_109, align 1, !dbg !9444, !range !1608, !noundef !25
  %102 = trunc i8 %101 to i1, !dbg !9444
  %_112 = zext i1 %102 to i64, !dbg !9444
  %103 = icmp eq i64 %_112, 0, !dbg !9444
  br i1 %103, label %bb86, label %bb85, !dbg !9444

bb85:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9993) #8, !dbg !9458
  %105 = zext i1 %104 to i8, !dbg !9458
  store i8 %105, ptr %0, align 1, !dbg !9458
  br label %bb143, !dbg !9458

bb84:                                             ; No predecessors!
  unreachable, !dbg !9444

bb90:                                             ; preds = %bb86
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9993) #8, !dbg !9459
  %107 = zext i1 %106 to i8, !dbg !9459
  store i8 %107, ptr %0, align 1, !dbg !9459
  br label %bb143, !dbg !9459

bb89:                                             ; No predecessors!
  unreachable, !dbg !9443

bb104:                                            ; preds = %bb99, %bb91
; call <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::RTM
  %_140 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3RTM17he7443d43b0643d9aE"(ptr align 8 %self) #8, !dbg !9439
  br i1 %_140, label %bb106, label %bb117, !dbg !9439

bb93:                                             ; preds = %bb91
  %108 = load i8, ptr %first, align 1, !dbg !9440, !range !1608, !noundef !25
  %_125 = trunc i8 %108 to i1, !dbg !9440
  %_124 = xor i1 %_125, true, !dbg !9441
  br i1 %_124, label %bb94, label %bb99, !dbg !9441

bb99:                                             ; preds = %bb94, %bb93
  store i8 0, ptr %first, align 1, !dbg !9442
; call core::fmt::Formatter::write_str
  %_134 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10008, i64 6) #8, !dbg !9443
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_134) #8, !dbg !9443
  %110 = zext i1 %109 to i8, !dbg !9443
  store i8 %110, ptr %_133, align 1, !dbg !9443
  %111 = load i8, ptr %_133, align 1, !dbg !9443, !range !1608, !noundef !25
  %112 = trunc i8 %111 to i1, !dbg !9443
  %_136 = zext i1 %112 to i64, !dbg !9443
  %113 = icmp eq i64 %_136, 0, !dbg !9443
  br i1 %113, label %bb104, label %bb103, !dbg !9443

bb94:                                             ; preds = %bb93
; call core::fmt::Formatter::write_str
  %_127 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9444
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_127) #8, !dbg !9444
  %115 = zext i1 %114 to i8, !dbg !9444
  store i8 %115, ptr %_126, align 1, !dbg !9444
  %116 = load i8, ptr %_126, align 1, !dbg !9444, !range !1608, !noundef !25
  %117 = trunc i8 %116 to i1, !dbg !9444
  %_129 = zext i1 %117 to i64, !dbg !9444
  %118 = icmp eq i64 %_129, 0, !dbg !9444
  br i1 %118, label %bb99, label %bb98, !dbg !9444

bb98:                                             ; preds = %bb94
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9993) #8, !dbg !9460
  %120 = zext i1 %119 to i8, !dbg !9460
  store i8 %120, ptr %0, align 1, !dbg !9460
  br label %bb143, !dbg !9460

bb97:                                             ; No predecessors!
  unreachable, !dbg !9444

bb103:                                            ; preds = %bb99
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9993) #8, !dbg !9461
  %122 = zext i1 %121 to i8, !dbg !9461
  store i8 %122, ptr %0, align 1, !dbg !9461
  br label %bb143, !dbg !9461

bb102:                                            ; No predecessors!
  unreachable, !dbg !9443

bb117:                                            ; preds = %bb112, %bb104
  %_158 = load i64, ptr %self, align 8, !dbg !9462, !noundef !25
; call x86_64::registers::debug::Dr6Flags::all
  %123 = call i64 @_ZN6x86_649registers5debug8Dr6Flags3all17hb5bad92a6ee87eb0E() #8, !dbg !9463
  store i64 %123, ptr %_162, align 8, !dbg !9463
; call x86_64::registers::debug::Dr6Flags::bits
  %_160 = call i64 @_ZN6x86_649registers5debug8Dr6Flags4bits17h99c07c3d604f8e7aE(ptr align 8 %_162) #8, !dbg !9463
  %_159 = xor i64 %_160, -1, !dbg !9464
  %124 = and i64 %_158, %_159, !dbg !9462
  store i64 %124, ptr %extra_bits, align 8, !dbg !9462
  %125 = load i64, ptr %extra_bits, align 8, !dbg !9465, !noundef !25
  %126 = icmp eq i64 %125, 0, !dbg !9465
  br i1 %126, label %bb136, label %bb120, !dbg !9465

bb106:                                            ; preds = %bb104
  %127 = load i8, ptr %first, align 1, !dbg !9440, !range !1608, !noundef !25
  %_142 = trunc i8 %127 to i1, !dbg !9440
  %_141 = xor i1 %_142, true, !dbg !9441
  br i1 %_141, label %bb107, label %bb112, !dbg !9441

bb112:                                            ; preds = %bb107, %bb106
  store i8 0, ptr %first, align 1, !dbg !9442
; call core::fmt::Formatter::write_str
  %_151 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10010, i64 3) #8, !dbg !9443
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %128 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_151) #8, !dbg !9443
  %129 = zext i1 %128 to i8, !dbg !9443
  store i8 %129, ptr %_150, align 1, !dbg !9443
  %130 = load i8, ptr %_150, align 1, !dbg !9443, !range !1608, !noundef !25
  %131 = trunc i8 %130 to i1, !dbg !9443
  %_153 = zext i1 %131 to i64, !dbg !9443
  %132 = icmp eq i64 %_153, 0, !dbg !9443
  br i1 %132, label %bb117, label %bb116, !dbg !9443

bb107:                                            ; preds = %bb106
; call core::fmt::Formatter::write_str
  %_144 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9444
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %133 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_144) #8, !dbg !9444
  %134 = zext i1 %133 to i8, !dbg !9444
  store i8 %134, ptr %_143, align 1, !dbg !9444
  %135 = load i8, ptr %_143, align 1, !dbg !9444, !range !1608, !noundef !25
  %136 = trunc i8 %135 to i1, !dbg !9444
  %_146 = zext i1 %136 to i64, !dbg !9444
  %137 = icmp eq i64 %_146, 0, !dbg !9444
  br i1 %137, label %bb112, label %bb111, !dbg !9444

bb111:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %138 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9993) #8, !dbg !9466
  %139 = zext i1 %138 to i8, !dbg !9466
  store i8 %139, ptr %0, align 1, !dbg !9466
  br label %bb143, !dbg !9466

bb110:                                            ; No predecessors!
  unreachable, !dbg !9444

bb116:                                            ; preds = %bb112
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %140 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9993) #8, !dbg !9467
  %141 = zext i1 %140 to i8, !dbg !9467
  store i8 %141, ptr %0, align 1, !dbg !9467
  br label %bb143, !dbg !9467

bb115:                                            ; No predecessors!
  unreachable, !dbg !9443

bb136:                                            ; preds = %bb129, %bb117
  %142 = load i8, ptr %first, align 1, !dbg !9468, !range !1608, !noundef !25
  %_186 = trunc i8 %142 to i1, !dbg !9468
  br i1 %_186, label %bb137, label %bb142, !dbg !9468

bb120:                                            ; preds = %bb117
  %143 = load i8, ptr %first, align 1, !dbg !9469, !range !1608, !noundef !25
  %_164 = trunc i8 %143 to i1, !dbg !9469
  %_163 = xor i1 %_164, true, !dbg !9470
  br i1 %_163, label %bb121, label %bb126, !dbg !9470

bb126:                                            ; preds = %bb121, %bb120
  store i8 0, ptr %first, align 1, !dbg !9471
; call core::fmt::Formatter::write_str
  %_173 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10466, i64 2) #8, !dbg !9472
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_173) #8, !dbg !9472
  %145 = zext i1 %144 to i8, !dbg !9472
  store i8 %145, ptr %_172, align 1, !dbg !9472
  %146 = load i8, ptr %_172, align 1, !dbg !9472, !range !1608, !noundef !25
  %147 = trunc i8 %146 to i1, !dbg !9472
  %_175 = zext i1 %147 to i64, !dbg !9472
  %148 = icmp eq i64 %_175, 0, !dbg !9472
  br i1 %148, label %bb129, label %bb131, !dbg !9472

bb121:                                            ; preds = %bb120
; call core::fmt::Formatter::write_str
  %_166 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9473
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %149 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_166) #8, !dbg !9473
  %150 = zext i1 %149 to i8, !dbg !9473
  store i8 %150, ptr %_165, align 1, !dbg !9473
  %151 = load i8, ptr %_165, align 1, !dbg !9473, !range !1608, !noundef !25
  %152 = trunc i8 %151 to i1, !dbg !9473
  %_168 = zext i1 %152 to i64, !dbg !9473
  %153 = icmp eq i64 %_168, 0, !dbg !9473
  br i1 %153, label %bb126, label %bb125, !dbg !9473

bb125:                                            ; preds = %bb121
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %154 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9993) #8, !dbg !9474
  %155 = zext i1 %154 to i8, !dbg !9474
  store i8 %155, ptr %0, align 1, !dbg !9474
  br label %bb143, !dbg !9474

bb124:                                            ; No predecessors!
  unreachable, !dbg !9473

bb129:                                            ; preds = %bb126
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_180 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h5485057207139f05E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !9475
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %156 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_180) #8, !dbg !9475
  %157 = zext i1 %156 to i8, !dbg !9475
  store i8 %157, ptr %_179, align 1, !dbg !9475
  %158 = load i8, ptr %_179, align 1, !dbg !9475, !range !1608, !noundef !25
  %159 = trunc i8 %158 to i1, !dbg !9475
  %_182 = zext i1 %159 to i64, !dbg !9475
  %160 = icmp eq i64 %_182, 0, !dbg !9475
  br i1 %160, label %bb136, label %bb135, !dbg !9475

bb131:                                            ; preds = %bb126
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %161 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9993) #8, !dbg !9476
  %162 = zext i1 %161 to i8, !dbg !9476
  store i8 %162, ptr %0, align 1, !dbg !9476
  br label %bb143, !dbg !9476

bb130:                                            ; No predecessors!
  unreachable, !dbg !9472

bb135:                                            ; preds = %bb129
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %163 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9993) #8, !dbg !9477
  %164 = zext i1 %163 to i8, !dbg !9477
  store i8 %164, ptr %0, align 1, !dbg !9477
  br label %bb143, !dbg !9477

bb134:                                            ; No predecessors!
  unreachable, !dbg !9475

bb142:                                            ; preds = %bb137, %bb136
  store i8 0, ptr %0, align 1, !dbg !9478
  br label %bb143, !dbg !9446

bb137:                                            ; preds = %bb136
; call core::fmt::Formatter::write_str
  %_188 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10467, i64 7) #8, !dbg !9479
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %165 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_188) #8, !dbg !9479
  %166 = zext i1 %165 to i8, !dbg !9479
  store i8 %166, ptr %_187, align 1, !dbg !9479
  %167 = load i8, ptr %_187, align 1, !dbg !9479, !range !1608, !noundef !25
  %168 = trunc i8 %167 to i1, !dbg !9479
  %_190 = zext i1 %168 to i64, !dbg !9479
  %169 = icmp eq i64 %_190, 0, !dbg !9479
  br i1 %169, label %bb142, label %bb141, !dbg !9479

bb141:                                            ; preds = %bb137
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %170 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc9993) #8, !dbg !9480
  %171 = zext i1 %170 to i8, !dbg !9480
  store i8 %171, ptr %0, align 1, !dbg !9480
  br label %bb143, !dbg !9480

bb140:                                            ; No predecessors!
  unreachable, !dbg !9479
}

; <x86_64::registers::debug::Dr6Flags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h3b55b4d01cc32ec9E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9481 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9484, metadata !DIExpression()), !dbg !9486
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9485, metadata !DIExpression()), !dbg !9487
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17h1cdf9c3f5e3c04feE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9488
  ret i1 %0, !dbg !9489
}

; <x86_64::registers::debug::Dr6Flags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17h7bb85f4f2dac1a52E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9490 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9493, metadata !DIExpression()), !dbg !9495
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9494, metadata !DIExpression()), !dbg !9496
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hfab9ad2c8c6777b5E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9497
  ret i1 %0, !dbg !9498
}

; <x86_64::registers::debug::Dr6Flags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h5889d94661f8b192E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9499 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9502, metadata !DIExpression()), !dbg !9504
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9503, metadata !DIExpression()), !dbg !9505
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h5485057207139f05E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9506
  ret i1 %0, !dbg !9507
}

; <x86_64::registers::debug::Dr6Flags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h030554776762a3e3E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9508 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9511, metadata !DIExpression()), !dbg !9513
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9512, metadata !DIExpression()), !dbg !9514
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h9ce4179746265d03E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9515
  ret i1 %0, !dbg !9516
}

; x86_64::registers::debug::Dr6Flags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers5debug8Dr6Flags3all17hb5bad92a6ee87eb0E() unnamed_addr #0 !dbg !9517 {
start:
  ret i64 122895, !dbg !9520
}

; x86_64::registers::debug::Dr6Flags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers5debug8Dr6Flags4bits17h99c07c3d604f8e7aE(ptr align 8 %self) unnamed_addr #0 !dbg !9521 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9525, metadata !DIExpression()), !dbg !9526
  %0 = load i64, ptr %self, align 8, !dbg !9527, !noundef !25
  ret i64 %0, !dbg !9528
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP0
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP017hf771299c074a730cE"(ptr align 8 %self) unnamed_addr #0 !dbg !9529 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9535, metadata !DIExpression()), !dbg !9537
  br i1 false, label %bb1, label %bb2, !dbg !9537

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9537, !noundef !25
  %_3 = and i64 %_4, 1, !dbg !9537
  %1 = icmp eq i64 %_3, 1, !dbg !9537
  %2 = zext i1 %1 to i8, !dbg !9537
  store i8 %2, ptr %0, align 1, !dbg !9537
  br label %bb3, !dbg !9537

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9537
  br label %bb3, !dbg !9537

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9538, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !9538
  ret i1 %4, !dbg !9538
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP1
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP117hb5d2f161575c51d2E"(ptr align 8 %self) unnamed_addr #0 !dbg !9539 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9541, metadata !DIExpression()), !dbg !9543
  br i1 false, label %bb1, label %bb2, !dbg !9543

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9543, !noundef !25
  %_3 = and i64 %_4, 2, !dbg !9543
  %1 = icmp eq i64 %_3, 2, !dbg !9543
  %2 = zext i1 %1 to i8, !dbg !9543
  store i8 %2, ptr %0, align 1, !dbg !9543
  br label %bb3, !dbg !9543

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9543
  br label %bb3, !dbg !9543

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9544, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !9544
  ret i1 %4, !dbg !9544
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP2
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP217ha610aaa43af2bab2E"(ptr align 8 %self) unnamed_addr #0 !dbg !9545 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9547, metadata !DIExpression()), !dbg !9549
  br i1 false, label %bb1, label %bb2, !dbg !9549

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9549, !noundef !25
  %_3 = and i64 %_4, 4, !dbg !9549
  %1 = icmp eq i64 %_3, 4, !dbg !9549
  %2 = zext i1 %1 to i8, !dbg !9549
  store i8 %2, ptr %0, align 1, !dbg !9549
  br label %bb3, !dbg !9549

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9549
  br label %bb3, !dbg !9549

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9550, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !9550
  ret i1 %4, !dbg !9550
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP3
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP317ha5351e41234ecedbE"(ptr align 8 %self) unnamed_addr #0 !dbg !9551 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9553, metadata !DIExpression()), !dbg !9555
  br i1 false, label %bb1, label %bb2, !dbg !9555

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9555, !noundef !25
  %_3 = and i64 %_4, 8, !dbg !9555
  %1 = icmp eq i64 %_3, 8, !dbg !9555
  %2 = zext i1 %1 to i8, !dbg !9555
  store i8 %2, ptr %0, align 1, !dbg !9555
  br label %bb3, !dbg !9555

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9555
  br label %bb3, !dbg !9555

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9556, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !9556
  ret i1 %4, !dbg !9556
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::TRAP
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4TRAP17hb949da4b8e95b73bE"(ptr align 8 %self) unnamed_addr #0 !dbg !9557 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9559, metadata !DIExpression()), !dbg !9561
  br i1 false, label %bb1, label %bb2, !dbg !9561

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9561, !noundef !25
  %_3 = and i64 %_4, 15, !dbg !9561
  %1 = icmp eq i64 %_3, 15, !dbg !9561
  %2 = zext i1 %1 to i8, !dbg !9561
  store i8 %2, ptr %0, align 1, !dbg !9561
  br label %bb3, !dbg !9561

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9561
  br label %bb3, !dbg !9561

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9562, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !9562
  ret i1 %4, !dbg !9562
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::ACCESS_DETECTED
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15ACCESS_DETECTED17h48e6c40718994af8E"(ptr align 8 %self) unnamed_addr #0 !dbg !9563 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9565, metadata !DIExpression()), !dbg !9567
  br i1 false, label %bb1, label %bb2, !dbg !9567

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9567, !noundef !25
  %_3 = and i64 %_4, 8192, !dbg !9567
  %1 = icmp eq i64 %_3, 8192, !dbg !9567
  %2 = zext i1 %1 to i8, !dbg !9567
  store i8 %2, ptr %0, align 1, !dbg !9567
  br label %bb3, !dbg !9567

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9567
  br label %bb3, !dbg !9567

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9568, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !9568
  ret i1 %4, !dbg !9568
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::STEP
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4STEP17he814fcade571168aE"(ptr align 8 %self) unnamed_addr #0 !dbg !9569 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9571, metadata !DIExpression()), !dbg !9573
  br i1 false, label %bb1, label %bb2, !dbg !9573

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9573, !noundef !25
  %_3 = and i64 %_4, 16384, !dbg !9573
  %1 = icmp eq i64 %_3, 16384, !dbg !9573
  %2 = zext i1 %1 to i8, !dbg !9573
  store i8 %2, ptr %0, align 1, !dbg !9573
  br label %bb3, !dbg !9573

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9573
  br label %bb3, !dbg !9573

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9574, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !9574
  ret i1 %4, !dbg !9574
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::SWITCH
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6SWITCH17hf50f0a285fcfc5e5E"(ptr align 8 %self) unnamed_addr #0 !dbg !9575 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9577, metadata !DIExpression()), !dbg !9579
  br i1 false, label %bb1, label %bb2, !dbg !9579

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9579, !noundef !25
  %_3 = and i64 %_4, 32768, !dbg !9579
  %1 = icmp eq i64 %_3, 32768, !dbg !9579
  %2 = zext i1 %1 to i8, !dbg !9579
  store i8 %2, ptr %0, align 1, !dbg !9579
  br label %bb3, !dbg !9579

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9579
  br label %bb3, !dbg !9579

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9580, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !9580
  ret i1 %4, !dbg !9580
}

; <x86_64::registers::debug::Dr6Flags as <x86_64::registers::debug::Dr6Flags as core::fmt::Debug>::fmt::__BitFlags>::RTM
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3RTM17he7443d43b0643d9aE"(ptr align 8 %self) unnamed_addr #0 !dbg !9581 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9583, metadata !DIExpression()), !dbg !9585
  br i1 false, label %bb1, label %bb2, !dbg !9585

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9585, !noundef !25
  %_3 = and i64 %_4, 65536, !dbg !9585
  %1 = icmp eq i64 %_3, 65536, !dbg !9585
  %2 = zext i1 %1 to i8, !dbg !9585
  store i8 %2, ptr %0, align 1, !dbg !9585
  br label %bb3, !dbg !9585

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9585
  br label %bb3, !dbg !9585

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9586, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !9586
  ret i1 %4, !dbg !9586
}

; <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17hc28f5c87dd9e93caE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9587 {
start:
  %val.dbg.spill54 = alloca {}, align 1
  %residual.dbg.spill53 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill52 = alloca {}, align 1
  %residual.dbg.spill51 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_238 = alloca i8, align 1
  %_230 = alloca i8, align 1
  %_223 = alloca i8, align 1
  %_216 = alloca i8, align 1
  %_213 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_201 = alloca i8, align 1
  %_194 = alloca i8, align 1
  %_184 = alloca i8, align 1
  %_177 = alloca i8, align 1
  %_167 = alloca i8, align 1
  %_160 = alloca i8, align 1
  %_150 = alloca i8, align 1
  %_143 = alloca i8, align 1
  %_133 = alloca i8, align 1
  %_126 = alloca i8, align 1
  %_116 = alloca i8, align 1
  %_109 = alloca i8, align 1
  %_99 = alloca i8, align 1
  %_92 = alloca i8, align 1
  %_82 = alloca i8, align 1
  %_75 = alloca i8, align 1
  %_65 = alloca i8, align 1
  %_58 = alloca i8, align 1
  %_48 = alloca i8, align 1
  %_41 = alloca i8, align 1
  %_31 = alloca i8, align 1
  %_24 = alloca i8, align 1
  %_14 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9593, metadata !DIExpression()), !dbg !9711
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9594, metadata !DIExpression()), !dbg !9712
  call void @llvm.dbg.declare(metadata ptr %first, metadata !9595, metadata !DIExpression()), !dbg !9713
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !9597, metadata !DIExpression()), !dbg !9714
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !9599, metadata !DIExpression()), !dbg !9715
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !9601, metadata !DIExpression()), !dbg !9716
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !9603, metadata !DIExpression()), !dbg !9717
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !9605, metadata !DIExpression()), !dbg !9718
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !9607, metadata !DIExpression()), !dbg !9719
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !9609, metadata !DIExpression()), !dbg !9720
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !9611, metadata !DIExpression()), !dbg !9721
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !9613, metadata !DIExpression()), !dbg !9722
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !9615, metadata !DIExpression()), !dbg !9723
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !9617, metadata !DIExpression()), !dbg !9724
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !9619, metadata !DIExpression()), !dbg !9725
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !9621, metadata !DIExpression()), !dbg !9726
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !9623, metadata !DIExpression()), !dbg !9727
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !9625, metadata !DIExpression()), !dbg !9728
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !9627, metadata !DIExpression()), !dbg !9729
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !9629, metadata !DIExpression()), !dbg !9730
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !9631, metadata !DIExpression()), !dbg !9731
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !9633, metadata !DIExpression()), !dbg !9732
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !9635, metadata !DIExpression()), !dbg !9733
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !9637, metadata !DIExpression()), !dbg !9734
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !9639, metadata !DIExpression()), !dbg !9735
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !9641, metadata !DIExpression()), !dbg !9736
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !9643, metadata !DIExpression()), !dbg !9737
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !9645, metadata !DIExpression()), !dbg !9738
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !9647, metadata !DIExpression()), !dbg !9739
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !9649, metadata !DIExpression()), !dbg !9740
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !9651, metadata !DIExpression()), !dbg !9741
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !9653, metadata !DIExpression()), !dbg !9742
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !9655, metadata !DIExpression()), !dbg !9743
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !9657, metadata !DIExpression()), !dbg !9744
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !9659, metadata !DIExpression()), !dbg !9745
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !9661, metadata !DIExpression()), !dbg !9746
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !9663, metadata !DIExpression()), !dbg !9747
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !9665, metadata !DIExpression()), !dbg !9748
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !9667, metadata !DIExpression()), !dbg !9749
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !9669, metadata !DIExpression()), !dbg !9750
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !9671, metadata !DIExpression()), !dbg !9751
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !9673, metadata !DIExpression()), !dbg !9752
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !9675, metadata !DIExpression()), !dbg !9753
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !9677, metadata !DIExpression()), !dbg !9754
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !9679, metadata !DIExpression()), !dbg !9755
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !9681, metadata !DIExpression()), !dbg !9756
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !9683, metadata !DIExpression()), !dbg !9757
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !9685, metadata !DIExpression()), !dbg !9758
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !9687, metadata !DIExpression()), !dbg !9759
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !9689, metadata !DIExpression()), !dbg !9760
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !9691, metadata !DIExpression()), !dbg !9761
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !9693, metadata !DIExpression()), !dbg !9762
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !9695, metadata !DIExpression()), !dbg !9763
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !9697, metadata !DIExpression()), !dbg !9764
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !9699, metadata !DIExpression()), !dbg !9765
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !9701, metadata !DIExpression()), !dbg !9766
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill51, metadata !9703, metadata !DIExpression()), !dbg !9767
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill52, metadata !9705, metadata !DIExpression()), !dbg !9768
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill53, metadata !9707, metadata !DIExpression()), !dbg !9769
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill54, metadata !9709, metadata !DIExpression()), !dbg !9770
  store i8 1, ptr %first, align 1, !dbg !9771
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_0_ENABLE
  %_4 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_0_ENABLE17heac63ded617faf37E"(ptr align 8 %self) #8, !dbg !9772
  br i1 %_4, label %bb2, label %bb13, !dbg !9772

bb13:                                             ; preds = %bb8, %start
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_1_ENABLE
  %_21 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_1_ENABLE17h2ac89324fe701ddbE"(ptr align 8 %self) #8, !dbg !9772
  br i1 %_21, label %bb15, label %bb26, !dbg !9772

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !9773, !range !1608, !noundef !25
  %_6 = trunc i8 %1 to i1, !dbg !9773
  %_5 = xor i1 %_6, true, !dbg !9774
  br i1 %_5, label %bb3, label %bb8, !dbg !9774

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !9775
; call core::fmt::Formatter::write_str
  %_15 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10017, i64 25) #8, !dbg !9776
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_15) #8, !dbg !9776
  %3 = zext i1 %2 to i8, !dbg !9776
  store i8 %3, ptr %_14, align 1, !dbg !9776
  %4 = load i8, ptr %_14, align 1, !dbg !9776, !range !1608, !noundef !25
  %5 = trunc i8 %4 to i1, !dbg !9776
  %_17 = zext i1 %5 to i64, !dbg !9776
  %6 = icmp eq i64 %_17, 0, !dbg !9776
  br i1 %6, label %bb13, label %bb12, !dbg !9776

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9777
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_8) #8, !dbg !9777
  %8 = zext i1 %7 to i8, !dbg !9777
  store i8 %8, ptr %_7, align 1, !dbg !9777
  %9 = load i8, ptr %_7, align 1, !dbg !9777, !range !1608, !noundef !25
  %10 = trunc i8 %9 to i1, !dbg !9777
  %_10 = zext i1 %10 to i64, !dbg !9777
  %11 = icmp eq i64 %_10, 0, !dbg !9777
  br i1 %11, label %bb8, label %bb7, !dbg !9777

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10016) #8, !dbg !9778
  %13 = zext i1 %12 to i8, !dbg !9778
  store i8 %13, ptr %0, align 1, !dbg !9778
  br label %bb182, !dbg !9778

bb6:                                              ; No predecessors!
  unreachable, !dbg !9777

bb182:                                            ; preds = %bb181, %bb180, %bb174, %bb170, %bb164, %bb155, %bb150, %bb142, %bb137, %bb129, %bb124, %bb116, %bb111, %bb103, %bb98, %bb90, %bb85, %bb77, %bb72, %bb64, %bb59, %bb51, %bb46, %bb38, %bb33, %bb25, %bb20, %bb12, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !9779, !range !1608, !noundef !25
  %15 = trunc i8 %14 to i1, !dbg !9779
  ret i1 %15, !dbg !9779

bb12:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10016) #8, !dbg !9780
  %17 = zext i1 %16 to i8, !dbg !9780
  store i8 %17, ptr %0, align 1, !dbg !9780
  br label %bb182, !dbg !9780

bb11:                                             ; No predecessors!
  unreachable, !dbg !9776

bb26:                                             ; preds = %bb21, %bb13
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_2_ENABLE
  %_38 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_2_ENABLE17h4c72351609e1e347E"(ptr align 8 %self) #8, !dbg !9772
  br i1 %_38, label %bb28, label %bb39, !dbg !9772

bb15:                                             ; preds = %bb13
  %18 = load i8, ptr %first, align 1, !dbg !9773, !range !1608, !noundef !25
  %_23 = trunc i8 %18 to i1, !dbg !9773
  %_22 = xor i1 %_23, true, !dbg !9774
  br i1 %_22, label %bb16, label %bb21, !dbg !9774

bb21:                                             ; preds = %bb16, %bb15
  store i8 0, ptr %first, align 1, !dbg !9775
; call core::fmt::Formatter::write_str
  %_32 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10019, i64 25) #8, !dbg !9776
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_32) #8, !dbg !9776
  %20 = zext i1 %19 to i8, !dbg !9776
  store i8 %20, ptr %_31, align 1, !dbg !9776
  %21 = load i8, ptr %_31, align 1, !dbg !9776, !range !1608, !noundef !25
  %22 = trunc i8 %21 to i1, !dbg !9776
  %_34 = zext i1 %22 to i64, !dbg !9776
  %23 = icmp eq i64 %_34, 0, !dbg !9776
  br i1 %23, label %bb26, label %bb25, !dbg !9776

bb16:                                             ; preds = %bb15
; call core::fmt::Formatter::write_str
  %_25 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9777
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_25) #8, !dbg !9777
  %25 = zext i1 %24 to i8, !dbg !9777
  store i8 %25, ptr %_24, align 1, !dbg !9777
  %26 = load i8, ptr %_24, align 1, !dbg !9777, !range !1608, !noundef !25
  %27 = trunc i8 %26 to i1, !dbg !9777
  %_27 = zext i1 %27 to i64, !dbg !9777
  %28 = icmp eq i64 %_27, 0, !dbg !9777
  br i1 %28, label %bb21, label %bb20, !dbg !9777

bb20:                                             ; preds = %bb16
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10016) #8, !dbg !9781
  %30 = zext i1 %29 to i8, !dbg !9781
  store i8 %30, ptr %0, align 1, !dbg !9781
  br label %bb182, !dbg !9781

bb19:                                             ; No predecessors!
  unreachable, !dbg !9777

bb25:                                             ; preds = %bb21
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10016) #8, !dbg !9782
  %32 = zext i1 %31 to i8, !dbg !9782
  store i8 %32, ptr %0, align 1, !dbg !9782
  br label %bb182, !dbg !9782

bb24:                                             ; No predecessors!
  unreachable, !dbg !9776

bb39:                                             ; preds = %bb34, %bb26
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_3_ENABLE
  %_55 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_3_ENABLE17hb3ae8827e05463c5E"(ptr align 8 %self) #8, !dbg !9772
  br i1 %_55, label %bb41, label %bb52, !dbg !9772

bb28:                                             ; preds = %bb26
  %33 = load i8, ptr %first, align 1, !dbg !9773, !range !1608, !noundef !25
  %_40 = trunc i8 %33 to i1, !dbg !9773
  %_39 = xor i1 %_40, true, !dbg !9774
  br i1 %_39, label %bb29, label %bb34, !dbg !9774

bb34:                                             ; preds = %bb29, %bb28
  store i8 0, ptr %first, align 1, !dbg !9775
; call core::fmt::Formatter::write_str
  %_49 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10021, i64 25) #8, !dbg !9776
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_49) #8, !dbg !9776
  %35 = zext i1 %34 to i8, !dbg !9776
  store i8 %35, ptr %_48, align 1, !dbg !9776
  %36 = load i8, ptr %_48, align 1, !dbg !9776, !range !1608, !noundef !25
  %37 = trunc i8 %36 to i1, !dbg !9776
  %_51 = zext i1 %37 to i64, !dbg !9776
  %38 = icmp eq i64 %_51, 0, !dbg !9776
  br i1 %38, label %bb39, label %bb38, !dbg !9776

bb29:                                             ; preds = %bb28
; call core::fmt::Formatter::write_str
  %_42 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9777
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_42) #8, !dbg !9777
  %40 = zext i1 %39 to i8, !dbg !9777
  store i8 %40, ptr %_41, align 1, !dbg !9777
  %41 = load i8, ptr %_41, align 1, !dbg !9777, !range !1608, !noundef !25
  %42 = trunc i8 %41 to i1, !dbg !9777
  %_44 = zext i1 %42 to i64, !dbg !9777
  %43 = icmp eq i64 %_44, 0, !dbg !9777
  br i1 %43, label %bb34, label %bb33, !dbg !9777

bb33:                                             ; preds = %bb29
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10016) #8, !dbg !9783
  %45 = zext i1 %44 to i8, !dbg !9783
  store i8 %45, ptr %0, align 1, !dbg !9783
  br label %bb182, !dbg !9783

bb32:                                             ; No predecessors!
  unreachable, !dbg !9777

bb38:                                             ; preds = %bb34
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10016) #8, !dbg !9784
  %47 = zext i1 %46 to i8, !dbg !9784
  store i8 %47, ptr %0, align 1, !dbg !9784
  br label %bb182, !dbg !9784

bb37:                                             ; No predecessors!
  unreachable, !dbg !9776

bb52:                                             ; preds = %bb47, %bb39
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_0_ENABLE
  %_72 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_0_ENABLE17h88b4d4ab3bc13810E"(ptr align 8 %self) #8, !dbg !9772
  br i1 %_72, label %bb54, label %bb65, !dbg !9772

bb41:                                             ; preds = %bb39
  %48 = load i8, ptr %first, align 1, !dbg !9773, !range !1608, !noundef !25
  %_57 = trunc i8 %48 to i1, !dbg !9773
  %_56 = xor i1 %_57, true, !dbg !9774
  br i1 %_56, label %bb42, label %bb47, !dbg !9774

bb47:                                             ; preds = %bb42, %bb41
  store i8 0, ptr %first, align 1, !dbg !9775
; call core::fmt::Formatter::write_str
  %_66 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10023, i64 25) #8, !dbg !9776
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_66) #8, !dbg !9776
  %50 = zext i1 %49 to i8, !dbg !9776
  store i8 %50, ptr %_65, align 1, !dbg !9776
  %51 = load i8, ptr %_65, align 1, !dbg !9776, !range !1608, !noundef !25
  %52 = trunc i8 %51 to i1, !dbg !9776
  %_68 = zext i1 %52 to i64, !dbg !9776
  %53 = icmp eq i64 %_68, 0, !dbg !9776
  br i1 %53, label %bb52, label %bb51, !dbg !9776

bb42:                                             ; preds = %bb41
; call core::fmt::Formatter::write_str
  %_59 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9777
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_59) #8, !dbg !9777
  %55 = zext i1 %54 to i8, !dbg !9777
  store i8 %55, ptr %_58, align 1, !dbg !9777
  %56 = load i8, ptr %_58, align 1, !dbg !9777, !range !1608, !noundef !25
  %57 = trunc i8 %56 to i1, !dbg !9777
  %_61 = zext i1 %57 to i64, !dbg !9777
  %58 = icmp eq i64 %_61, 0, !dbg !9777
  br i1 %58, label %bb47, label %bb46, !dbg !9777

bb46:                                             ; preds = %bb42
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10016) #8, !dbg !9785
  %60 = zext i1 %59 to i8, !dbg !9785
  store i8 %60, ptr %0, align 1, !dbg !9785
  br label %bb182, !dbg !9785

bb45:                                             ; No predecessors!
  unreachable, !dbg !9777

bb51:                                             ; preds = %bb47
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10016) #8, !dbg !9786
  %62 = zext i1 %61 to i8, !dbg !9786
  store i8 %62, ptr %0, align 1, !dbg !9786
  br label %bb182, !dbg !9786

bb50:                                             ; No predecessors!
  unreachable, !dbg !9776

bb65:                                             ; preds = %bb60, %bb52
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_1_ENABLE
  %_89 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_1_ENABLE17hdf27bb219acc3e97E"(ptr align 8 %self) #8, !dbg !9772
  br i1 %_89, label %bb67, label %bb78, !dbg !9772

bb54:                                             ; preds = %bb52
  %63 = load i8, ptr %first, align 1, !dbg !9773, !range !1608, !noundef !25
  %_74 = trunc i8 %63 to i1, !dbg !9773
  %_73 = xor i1 %_74, true, !dbg !9774
  br i1 %_73, label %bb55, label %bb60, !dbg !9774

bb60:                                             ; preds = %bb55, %bb54
  store i8 0, ptr %first, align 1, !dbg !9775
; call core::fmt::Formatter::write_str
  %_83 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10025, i64 26) #8, !dbg !9776
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_83) #8, !dbg !9776
  %65 = zext i1 %64 to i8, !dbg !9776
  store i8 %65, ptr %_82, align 1, !dbg !9776
  %66 = load i8, ptr %_82, align 1, !dbg !9776, !range !1608, !noundef !25
  %67 = trunc i8 %66 to i1, !dbg !9776
  %_85 = zext i1 %67 to i64, !dbg !9776
  %68 = icmp eq i64 %_85, 0, !dbg !9776
  br i1 %68, label %bb65, label %bb64, !dbg !9776

bb55:                                             ; preds = %bb54
; call core::fmt::Formatter::write_str
  %_76 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9777
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_76) #8, !dbg !9777
  %70 = zext i1 %69 to i8, !dbg !9777
  store i8 %70, ptr %_75, align 1, !dbg !9777
  %71 = load i8, ptr %_75, align 1, !dbg !9777, !range !1608, !noundef !25
  %72 = trunc i8 %71 to i1, !dbg !9777
  %_78 = zext i1 %72 to i64, !dbg !9777
  %73 = icmp eq i64 %_78, 0, !dbg !9777
  br i1 %73, label %bb60, label %bb59, !dbg !9777

bb59:                                             ; preds = %bb55
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10016) #8, !dbg !9787
  %75 = zext i1 %74 to i8, !dbg !9787
  store i8 %75, ptr %0, align 1, !dbg !9787
  br label %bb182, !dbg !9787

bb58:                                             ; No predecessors!
  unreachable, !dbg !9777

bb64:                                             ; preds = %bb60
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10016) #8, !dbg !9788
  %77 = zext i1 %76 to i8, !dbg !9788
  store i8 %77, ptr %0, align 1, !dbg !9788
  br label %bb182, !dbg !9788

bb63:                                             ; No predecessors!
  unreachable, !dbg !9776

bb78:                                             ; preds = %bb73, %bb65
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_2_ENABLE
  %_106 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_2_ENABLE17h59f1260cff0b3becE"(ptr align 8 %self) #8, !dbg !9772
  br i1 %_106, label %bb80, label %bb91, !dbg !9772

bb67:                                             ; preds = %bb65
  %78 = load i8, ptr %first, align 1, !dbg !9773, !range !1608, !noundef !25
  %_91 = trunc i8 %78 to i1, !dbg !9773
  %_90 = xor i1 %_91, true, !dbg !9774
  br i1 %_90, label %bb68, label %bb73, !dbg !9774

bb73:                                             ; preds = %bb68, %bb67
  store i8 0, ptr %first, align 1, !dbg !9775
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10027, i64 26) #8, !dbg !9776
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_100) #8, !dbg !9776
  %80 = zext i1 %79 to i8, !dbg !9776
  store i8 %80, ptr %_99, align 1, !dbg !9776
  %81 = load i8, ptr %_99, align 1, !dbg !9776, !range !1608, !noundef !25
  %82 = trunc i8 %81 to i1, !dbg !9776
  %_102 = zext i1 %82 to i64, !dbg !9776
  %83 = icmp eq i64 %_102, 0, !dbg !9776
  br i1 %83, label %bb78, label %bb77, !dbg !9776

bb68:                                             ; preds = %bb67
; call core::fmt::Formatter::write_str
  %_93 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9777
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_93) #8, !dbg !9777
  %85 = zext i1 %84 to i8, !dbg !9777
  store i8 %85, ptr %_92, align 1, !dbg !9777
  %86 = load i8, ptr %_92, align 1, !dbg !9777, !range !1608, !noundef !25
  %87 = trunc i8 %86 to i1, !dbg !9777
  %_95 = zext i1 %87 to i64, !dbg !9777
  %88 = icmp eq i64 %_95, 0, !dbg !9777
  br i1 %88, label %bb73, label %bb72, !dbg !9777

bb72:                                             ; preds = %bb68
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10016) #8, !dbg !9789
  %90 = zext i1 %89 to i8, !dbg !9789
  store i8 %90, ptr %0, align 1, !dbg !9789
  br label %bb182, !dbg !9789

bb71:                                             ; No predecessors!
  unreachable, !dbg !9777

bb77:                                             ; preds = %bb73
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10016) #8, !dbg !9790
  %92 = zext i1 %91 to i8, !dbg !9790
  store i8 %92, ptr %0, align 1, !dbg !9790
  br label %bb182, !dbg !9790

bb76:                                             ; No predecessors!
  unreachable, !dbg !9776

bb91:                                             ; preds = %bb86, %bb78
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_3_ENABLE
  %_123 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_3_ENABLE17hc494a4265f995d65E"(ptr align 8 %self) #8, !dbg !9772
  br i1 %_123, label %bb93, label %bb104, !dbg !9772

bb80:                                             ; preds = %bb78
  %93 = load i8, ptr %first, align 1, !dbg !9773, !range !1608, !noundef !25
  %_108 = trunc i8 %93 to i1, !dbg !9773
  %_107 = xor i1 %_108, true, !dbg !9774
  br i1 %_107, label %bb81, label %bb86, !dbg !9774

bb86:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !9775
; call core::fmt::Formatter::write_str
  %_117 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10029, i64 26) #8, !dbg !9776
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_117) #8, !dbg !9776
  %95 = zext i1 %94 to i8, !dbg !9776
  store i8 %95, ptr %_116, align 1, !dbg !9776
  %96 = load i8, ptr %_116, align 1, !dbg !9776, !range !1608, !noundef !25
  %97 = trunc i8 %96 to i1, !dbg !9776
  %_119 = zext i1 %97 to i64, !dbg !9776
  %98 = icmp eq i64 %_119, 0, !dbg !9776
  br i1 %98, label %bb91, label %bb90, !dbg !9776

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_110 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9777
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_110) #8, !dbg !9777
  %100 = zext i1 %99 to i8, !dbg !9777
  store i8 %100, ptr %_109, align 1, !dbg !9777
  %101 = load i8, ptr %_109, align 1, !dbg !9777, !range !1608, !noundef !25
  %102 = trunc i8 %101 to i1, !dbg !9777
  %_112 = zext i1 %102 to i64, !dbg !9777
  %103 = icmp eq i64 %_112, 0, !dbg !9777
  br i1 %103, label %bb86, label %bb85, !dbg !9777

bb85:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10016) #8, !dbg !9791
  %105 = zext i1 %104 to i8, !dbg !9791
  store i8 %105, ptr %0, align 1, !dbg !9791
  br label %bb182, !dbg !9791

bb84:                                             ; No predecessors!
  unreachable, !dbg !9777

bb90:                                             ; preds = %bb86
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10016) #8, !dbg !9792
  %107 = zext i1 %106 to i8, !dbg !9792
  store i8 %107, ptr %0, align 1, !dbg !9792
  br label %bb182, !dbg !9792

bb89:                                             ; No predecessors!
  unreachable, !dbg !9776

bb104:                                            ; preds = %bb99, %bb91
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_EXACT_BREAKPOINT_ENABLE
  %_140 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$29LOCAL_EXACT_BREAKPOINT_ENABLE17h21271a4f516748dfE"(ptr align 8 %self) #8, !dbg !9772
  br i1 %_140, label %bb106, label %bb117, !dbg !9772

bb93:                                             ; preds = %bb91
  %108 = load i8, ptr %first, align 1, !dbg !9773, !range !1608, !noundef !25
  %_125 = trunc i8 %108 to i1, !dbg !9773
  %_124 = xor i1 %_125, true, !dbg !9774
  br i1 %_124, label %bb94, label %bb99, !dbg !9774

bb99:                                             ; preds = %bb94, %bb93
  store i8 0, ptr %first, align 1, !dbg !9775
; call core::fmt::Formatter::write_str
  %_134 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10031, i64 26) #8, !dbg !9776
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_134) #8, !dbg !9776
  %110 = zext i1 %109 to i8, !dbg !9776
  store i8 %110, ptr %_133, align 1, !dbg !9776
  %111 = load i8, ptr %_133, align 1, !dbg !9776, !range !1608, !noundef !25
  %112 = trunc i8 %111 to i1, !dbg !9776
  %_136 = zext i1 %112 to i64, !dbg !9776
  %113 = icmp eq i64 %_136, 0, !dbg !9776
  br i1 %113, label %bb104, label %bb103, !dbg !9776

bb94:                                             ; preds = %bb93
; call core::fmt::Formatter::write_str
  %_127 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9777
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_127) #8, !dbg !9777
  %115 = zext i1 %114 to i8, !dbg !9777
  store i8 %115, ptr %_126, align 1, !dbg !9777
  %116 = load i8, ptr %_126, align 1, !dbg !9777, !range !1608, !noundef !25
  %117 = trunc i8 %116 to i1, !dbg !9777
  %_129 = zext i1 %117 to i64, !dbg !9777
  %118 = icmp eq i64 %_129, 0, !dbg !9777
  br i1 %118, label %bb99, label %bb98, !dbg !9777

bb98:                                             ; preds = %bb94
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10016) #8, !dbg !9793
  %120 = zext i1 %119 to i8, !dbg !9793
  store i8 %120, ptr %0, align 1, !dbg !9793
  br label %bb182, !dbg !9793

bb97:                                             ; No predecessors!
  unreachable, !dbg !9777

bb103:                                            ; preds = %bb99
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10016) #8, !dbg !9794
  %122 = zext i1 %121 to i8, !dbg !9794
  store i8 %122, ptr %0, align 1, !dbg !9794
  br label %bb182, !dbg !9794

bb102:                                            ; No predecessors!
  unreachable, !dbg !9776

bb117:                                            ; preds = %bb112, %bb104
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_EXACT_BREAKPOINT_ENABLE
  %_157 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$30GLOBAL_EXACT_BREAKPOINT_ENABLE17h52b59a98e2138f06E"(ptr align 8 %self) #8, !dbg !9772
  br i1 %_157, label %bb119, label %bb130, !dbg !9772

bb106:                                            ; preds = %bb104
  %123 = load i8, ptr %first, align 1, !dbg !9773, !range !1608, !noundef !25
  %_142 = trunc i8 %123 to i1, !dbg !9773
  %_141 = xor i1 %_142, true, !dbg !9774
  br i1 %_141, label %bb107, label %bb112, !dbg !9774

bb112:                                            ; preds = %bb107, %bb106
  store i8 0, ptr %first, align 1, !dbg !9775
; call core::fmt::Formatter::write_str
  %_151 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10033, i64 29) #8, !dbg !9776
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %124 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_151) #8, !dbg !9776
  %125 = zext i1 %124 to i8, !dbg !9776
  store i8 %125, ptr %_150, align 1, !dbg !9776
  %126 = load i8, ptr %_150, align 1, !dbg !9776, !range !1608, !noundef !25
  %127 = trunc i8 %126 to i1, !dbg !9776
  %_153 = zext i1 %127 to i64, !dbg !9776
  %128 = icmp eq i64 %_153, 0, !dbg !9776
  br i1 %128, label %bb117, label %bb116, !dbg !9776

bb107:                                            ; preds = %bb106
; call core::fmt::Formatter::write_str
  %_144 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9777
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_144) #8, !dbg !9777
  %130 = zext i1 %129 to i8, !dbg !9777
  store i8 %130, ptr %_143, align 1, !dbg !9777
  %131 = load i8, ptr %_143, align 1, !dbg !9777, !range !1608, !noundef !25
  %132 = trunc i8 %131 to i1, !dbg !9777
  %_146 = zext i1 %132 to i64, !dbg !9777
  %133 = icmp eq i64 %_146, 0, !dbg !9777
  br i1 %133, label %bb112, label %bb111, !dbg !9777

bb111:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %134 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10016) #8, !dbg !9795
  %135 = zext i1 %134 to i8, !dbg !9795
  store i8 %135, ptr %0, align 1, !dbg !9795
  br label %bb182, !dbg !9795

bb110:                                            ; No predecessors!
  unreachable, !dbg !9777

bb116:                                            ; preds = %bb112
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %136 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10016) #8, !dbg !9796
  %137 = zext i1 %136 to i8, !dbg !9796
  store i8 %137, ptr %0, align 1, !dbg !9796
  br label %bb182, !dbg !9796

bb115:                                            ; No predecessors!
  unreachable, !dbg !9776

bb130:                                            ; preds = %bb125, %bb117
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::RESTRICTED_TRANSACTIONAL_MEMORY
  %_174 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$31RESTRICTED_TRANSACTIONAL_MEMORY17h749f3718e3b354deE"(ptr align 8 %self) #8, !dbg !9772
  br i1 %_174, label %bb132, label %bb143, !dbg !9772

bb119:                                            ; preds = %bb117
  %138 = load i8, ptr %first, align 1, !dbg !9773, !range !1608, !noundef !25
  %_159 = trunc i8 %138 to i1, !dbg !9773
  %_158 = xor i1 %_159, true, !dbg !9774
  br i1 %_158, label %bb120, label %bb125, !dbg !9774

bb125:                                            ; preds = %bb120, %bb119
  store i8 0, ptr %first, align 1, !dbg !9775
; call core::fmt::Formatter::write_str
  %_168 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10035, i64 30) #8, !dbg !9776
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %139 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_168) #8, !dbg !9776
  %140 = zext i1 %139 to i8, !dbg !9776
  store i8 %140, ptr %_167, align 1, !dbg !9776
  %141 = load i8, ptr %_167, align 1, !dbg !9776, !range !1608, !noundef !25
  %142 = trunc i8 %141 to i1, !dbg !9776
  %_170 = zext i1 %142 to i64, !dbg !9776
  %143 = icmp eq i64 %_170, 0, !dbg !9776
  br i1 %143, label %bb130, label %bb129, !dbg !9776

bb120:                                            ; preds = %bb119
; call core::fmt::Formatter::write_str
  %_161 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9777
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_161) #8, !dbg !9777
  %145 = zext i1 %144 to i8, !dbg !9777
  store i8 %145, ptr %_160, align 1, !dbg !9777
  %146 = load i8, ptr %_160, align 1, !dbg !9777, !range !1608, !noundef !25
  %147 = trunc i8 %146 to i1, !dbg !9777
  %_163 = zext i1 %147 to i64, !dbg !9777
  %148 = icmp eq i64 %_163, 0, !dbg !9777
  br i1 %148, label %bb125, label %bb124, !dbg !9777

bb124:                                            ; preds = %bb120
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %149 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10016) #8, !dbg !9797
  %150 = zext i1 %149 to i8, !dbg !9797
  store i8 %150, ptr %0, align 1, !dbg !9797
  br label %bb182, !dbg !9797

bb123:                                            ; No predecessors!
  unreachable, !dbg !9777

bb129:                                            ; preds = %bb125
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %151 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10016) #8, !dbg !9798
  %152 = zext i1 %151 to i8, !dbg !9798
  store i8 %152, ptr %0, align 1, !dbg !9798
  br label %bb182, !dbg !9798

bb128:                                            ; No predecessors!
  unreachable, !dbg !9776

bb143:                                            ; preds = %bb138, %bb130
; call <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GENERAL_DETECT_ENABLE
  %_191 = call zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21GENERAL_DETECT_ENABLE17h88e6e3b5537985e7E"(ptr align 8 %self) #8, !dbg !9772
  br i1 %_191, label %bb145, label %bb156, !dbg !9772

bb132:                                            ; preds = %bb130
  %153 = load i8, ptr %first, align 1, !dbg !9773, !range !1608, !noundef !25
  %_176 = trunc i8 %153 to i1, !dbg !9773
  %_175 = xor i1 %_176, true, !dbg !9774
  br i1 %_175, label %bb133, label %bb138, !dbg !9774

bb138:                                            ; preds = %bb133, %bb132
  store i8 0, ptr %first, align 1, !dbg !9775
; call core::fmt::Formatter::write_str
  %_185 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10037, i64 31) #8, !dbg !9776
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %154 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_185) #8, !dbg !9776
  %155 = zext i1 %154 to i8, !dbg !9776
  store i8 %155, ptr %_184, align 1, !dbg !9776
  %156 = load i8, ptr %_184, align 1, !dbg !9776, !range !1608, !noundef !25
  %157 = trunc i8 %156 to i1, !dbg !9776
  %_187 = zext i1 %157 to i64, !dbg !9776
  %158 = icmp eq i64 %_187, 0, !dbg !9776
  br i1 %158, label %bb143, label %bb142, !dbg !9776

bb133:                                            ; preds = %bb132
; call core::fmt::Formatter::write_str
  %_178 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9777
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %159 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_178) #8, !dbg !9777
  %160 = zext i1 %159 to i8, !dbg !9777
  store i8 %160, ptr %_177, align 1, !dbg !9777
  %161 = load i8, ptr %_177, align 1, !dbg !9777, !range !1608, !noundef !25
  %162 = trunc i8 %161 to i1, !dbg !9777
  %_180 = zext i1 %162 to i64, !dbg !9777
  %163 = icmp eq i64 %_180, 0, !dbg !9777
  br i1 %163, label %bb138, label %bb137, !dbg !9777

bb137:                                            ; preds = %bb133
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %164 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10016) #8, !dbg !9799
  %165 = zext i1 %164 to i8, !dbg !9799
  store i8 %165, ptr %0, align 1, !dbg !9799
  br label %bb182, !dbg !9799

bb136:                                            ; No predecessors!
  unreachable, !dbg !9777

bb142:                                            ; preds = %bb138
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %166 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10016) #8, !dbg !9800
  %167 = zext i1 %166 to i8, !dbg !9800
  store i8 %167, ptr %0, align 1, !dbg !9800
  br label %bb182, !dbg !9800

bb141:                                            ; No predecessors!
  unreachable, !dbg !9776

bb156:                                            ; preds = %bb151, %bb143
  %_209 = load i64, ptr %self, align 8, !dbg !9801, !noundef !25
; call x86_64::registers::debug::Dr7Flags::all
  %168 = call i64 @_ZN6x86_649registers5debug8Dr7Flags3all17h2fc8a0a73defa520E() #8, !dbg !9802
  store i64 %168, ptr %_213, align 8, !dbg !9802
; call x86_64::registers::debug::Dr7Flags::bits
  %_211 = call i64 @_ZN6x86_649registers5debug8Dr7Flags4bits17h83f0689f096d5de0E(ptr align 8 %_213) #8, !dbg !9802
  %_210 = xor i64 %_211, -1, !dbg !9803
  %169 = and i64 %_209, %_210, !dbg !9801
  store i64 %169, ptr %extra_bits, align 8, !dbg !9801
  %170 = load i64, ptr %extra_bits, align 8, !dbg !9804, !noundef !25
  %171 = icmp eq i64 %170, 0, !dbg !9804
  br i1 %171, label %bb175, label %bb159, !dbg !9804

bb145:                                            ; preds = %bb143
  %172 = load i8, ptr %first, align 1, !dbg !9773, !range !1608, !noundef !25
  %_193 = trunc i8 %172 to i1, !dbg !9773
  %_192 = xor i1 %_193, true, !dbg !9774
  br i1 %_192, label %bb146, label %bb151, !dbg !9774

bb151:                                            ; preds = %bb146, %bb145
  store i8 0, ptr %first, align 1, !dbg !9775
; call core::fmt::Formatter::write_str
  %_202 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10039, i64 21) #8, !dbg !9776
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %173 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_202) #8, !dbg !9776
  %174 = zext i1 %173 to i8, !dbg !9776
  store i8 %174, ptr %_201, align 1, !dbg !9776
  %175 = load i8, ptr %_201, align 1, !dbg !9776, !range !1608, !noundef !25
  %176 = trunc i8 %175 to i1, !dbg !9776
  %_204 = zext i1 %176 to i64, !dbg !9776
  %177 = icmp eq i64 %_204, 0, !dbg !9776
  br i1 %177, label %bb156, label %bb155, !dbg !9776

bb146:                                            ; preds = %bb145
; call core::fmt::Formatter::write_str
  %_195 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9777
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %178 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_195) #8, !dbg !9777
  %179 = zext i1 %178 to i8, !dbg !9777
  store i8 %179, ptr %_194, align 1, !dbg !9777
  %180 = load i8, ptr %_194, align 1, !dbg !9777, !range !1608, !noundef !25
  %181 = trunc i8 %180 to i1, !dbg !9777
  %_197 = zext i1 %181 to i64, !dbg !9777
  %182 = icmp eq i64 %_197, 0, !dbg !9777
  br i1 %182, label %bb151, label %bb150, !dbg !9777

bb150:                                            ; preds = %bb146
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %183 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10016) #8, !dbg !9805
  %184 = zext i1 %183 to i8, !dbg !9805
  store i8 %184, ptr %0, align 1, !dbg !9805
  br label %bb182, !dbg !9805

bb149:                                            ; No predecessors!
  unreachable, !dbg !9777

bb155:                                            ; preds = %bb151
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %185 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10016) #8, !dbg !9806
  %186 = zext i1 %185 to i8, !dbg !9806
  store i8 %186, ptr %0, align 1, !dbg !9806
  br label %bb182, !dbg !9806

bb154:                                            ; No predecessors!
  unreachable, !dbg !9776

bb175:                                            ; preds = %bb168, %bb156
  %187 = load i8, ptr %first, align 1, !dbg !9807, !range !1608, !noundef !25
  %_237 = trunc i8 %187 to i1, !dbg !9807
  br i1 %_237, label %bb176, label %bb181, !dbg !9807

bb159:                                            ; preds = %bb156
  %188 = load i8, ptr %first, align 1, !dbg !9808, !range !1608, !noundef !25
  %_215 = trunc i8 %188 to i1, !dbg !9808
  %_214 = xor i1 %_215, true, !dbg !9809
  br i1 %_214, label %bb160, label %bb165, !dbg !9809

bb165:                                            ; preds = %bb160, %bb159
  store i8 0, ptr %first, align 1, !dbg !9810
; call core::fmt::Formatter::write_str
  %_224 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10466, i64 2) #8, !dbg !9811
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %189 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_224) #8, !dbg !9811
  %190 = zext i1 %189 to i8, !dbg !9811
  store i8 %190, ptr %_223, align 1, !dbg !9811
  %191 = load i8, ptr %_223, align 1, !dbg !9811, !range !1608, !noundef !25
  %192 = trunc i8 %191 to i1, !dbg !9811
  %_226 = zext i1 %192 to i64, !dbg !9811
  %193 = icmp eq i64 %_226, 0, !dbg !9811
  br i1 %193, label %bb168, label %bb170, !dbg !9811

bb160:                                            ; preds = %bb159
; call core::fmt::Formatter::write_str
  %_217 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !9812
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %194 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_217) #8, !dbg !9812
  %195 = zext i1 %194 to i8, !dbg !9812
  store i8 %195, ptr %_216, align 1, !dbg !9812
  %196 = load i8, ptr %_216, align 1, !dbg !9812, !range !1608, !noundef !25
  %197 = trunc i8 %196 to i1, !dbg !9812
  %_219 = zext i1 %197 to i64, !dbg !9812
  %198 = icmp eq i64 %_219, 0, !dbg !9812
  br i1 %198, label %bb165, label %bb164, !dbg !9812

bb164:                                            ; preds = %bb160
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %199 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10016) #8, !dbg !9813
  %200 = zext i1 %199 to i8, !dbg !9813
  store i8 %200, ptr %0, align 1, !dbg !9813
  br label %bb182, !dbg !9813

bb163:                                            ; No predecessors!
  unreachable, !dbg !9812

bb168:                                            ; preds = %bb165
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_231 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h5485057207139f05E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !9814
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %201 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_231) #8, !dbg !9814
  %202 = zext i1 %201 to i8, !dbg !9814
  store i8 %202, ptr %_230, align 1, !dbg !9814
  %203 = load i8, ptr %_230, align 1, !dbg !9814, !range !1608, !noundef !25
  %204 = trunc i8 %203 to i1, !dbg !9814
  %_233 = zext i1 %204 to i64, !dbg !9814
  %205 = icmp eq i64 %_233, 0, !dbg !9814
  br i1 %205, label %bb175, label %bb174, !dbg !9814

bb170:                                            ; preds = %bb165
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %206 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10016) #8, !dbg !9815
  %207 = zext i1 %206 to i8, !dbg !9815
  store i8 %207, ptr %0, align 1, !dbg !9815
  br label %bb182, !dbg !9815

bb169:                                            ; No predecessors!
  unreachable, !dbg !9811

bb174:                                            ; preds = %bb168
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %208 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10016) #8, !dbg !9816
  %209 = zext i1 %208 to i8, !dbg !9816
  store i8 %209, ptr %0, align 1, !dbg !9816
  br label %bb182, !dbg !9816

bb173:                                            ; No predecessors!
  unreachable, !dbg !9814

bb181:                                            ; preds = %bb176, %bb175
  store i8 0, ptr %0, align 1, !dbg !9817
  br label %bb182, !dbg !9779

bb176:                                            ; preds = %bb175
; call core::fmt::Formatter::write_str
  %_239 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10467, i64 7) #8, !dbg !9818
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %210 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_239) #8, !dbg !9818
  %211 = zext i1 %210 to i8, !dbg !9818
  store i8 %211, ptr %_238, align 1, !dbg !9818
  %212 = load i8, ptr %_238, align 1, !dbg !9818, !range !1608, !noundef !25
  %213 = trunc i8 %212 to i1, !dbg !9818
  %_241 = zext i1 %213 to i64, !dbg !9818
  %214 = icmp eq i64 %_241, 0, !dbg !9818
  br i1 %214, label %bb181, label %bb180, !dbg !9818

bb180:                                            ; preds = %bb176
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %215 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10016) #8, !dbg !9819
  %216 = zext i1 %215 to i8, !dbg !9819
  store i8 %216, ptr %0, align 1, !dbg !9819
  br label %bb182, !dbg !9819

bb179:                                            ; No predecessors!
  unreachable, !dbg !9818
}

; <x86_64::registers::debug::Dr7Flags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h4c1f4cf8f5f1dbbfE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9820 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9823, metadata !DIExpression()), !dbg !9825
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9824, metadata !DIExpression()), !dbg !9826
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17h1cdf9c3f5e3c04feE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9827
  ret i1 %0, !dbg !9828
}

; <x86_64::registers::debug::Dr7Flags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17h103d5e7908f12e30E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9829 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9832, metadata !DIExpression()), !dbg !9834
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9833, metadata !DIExpression()), !dbg !9835
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hfab9ad2c8c6777b5E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9836
  ret i1 %0, !dbg !9837
}

; <x86_64::registers::debug::Dr7Flags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h1e6efe4ec9141fbeE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9838 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9841, metadata !DIExpression()), !dbg !9843
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9842, metadata !DIExpression()), !dbg !9844
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h5485057207139f05E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9845
  ret i1 %0, !dbg !9846
}

; <x86_64::registers::debug::Dr7Flags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN74_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h5ddd76895cc31f13E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9847 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9850, metadata !DIExpression()), !dbg !9852
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9851, metadata !DIExpression()), !dbg !9853
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h9ce4179746265d03E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !9854
  ret i1 %0, !dbg !9855
}

; x86_64::registers::debug::Dr7Flags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers5debug8Dr7Flags3all17h2fc8a0a73defa520E() unnamed_addr #0 !dbg !9856 {
start:
  ret i64 11263, !dbg !9859
}

; x86_64::registers::debug::Dr7Flags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers5debug8Dr7Flags4bits17h83f0689f096d5de0E(ptr align 8 %self) unnamed_addr #0 !dbg !9860 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9864, metadata !DIExpression()), !dbg !9865
  %0 = load i64, ptr %self, align 8, !dbg !9866, !noundef !25
  ret i64 %0, !dbg !9867
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_0_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_0_ENABLE17heac63ded617faf37E"(ptr align 8 %self) unnamed_addr #0 !dbg !9868 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9874, metadata !DIExpression()), !dbg !9876
  br i1 false, label %bb1, label %bb2, !dbg !9876

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9876, !noundef !25
  %_3 = and i64 %_4, 1, !dbg !9876
  %1 = icmp eq i64 %_3, 1, !dbg !9876
  %2 = zext i1 %1 to i8, !dbg !9876
  store i8 %2, ptr %0, align 1, !dbg !9876
  br label %bb3, !dbg !9876

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9876
  br label %bb3, !dbg !9876

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9877, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !9877
  ret i1 %4, !dbg !9877
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_1_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_1_ENABLE17h2ac89324fe701ddbE"(ptr align 8 %self) unnamed_addr #0 !dbg !9878 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9880, metadata !DIExpression()), !dbg !9882
  br i1 false, label %bb1, label %bb2, !dbg !9882

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9882, !noundef !25
  %_3 = and i64 %_4, 4, !dbg !9882
  %1 = icmp eq i64 %_3, 4, !dbg !9882
  %2 = zext i1 %1 to i8, !dbg !9882
  store i8 %2, ptr %0, align 1, !dbg !9882
  br label %bb3, !dbg !9882

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9882
  br label %bb3, !dbg !9882

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9883, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !9883
  ret i1 %4, !dbg !9883
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_2_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_2_ENABLE17h4c72351609e1e347E"(ptr align 8 %self) unnamed_addr #0 !dbg !9884 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9886, metadata !DIExpression()), !dbg !9888
  br i1 false, label %bb1, label %bb2, !dbg !9888

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9888, !noundef !25
  %_3 = and i64 %_4, 16, !dbg !9888
  %1 = icmp eq i64 %_3, 16, !dbg !9888
  %2 = zext i1 %1 to i8, !dbg !9888
  store i8 %2, ptr %0, align 1, !dbg !9888
  br label %bb3, !dbg !9888

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9888
  br label %bb3, !dbg !9888

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9889, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !9889
  ret i1 %4, !dbg !9889
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_BREAKPOINT_3_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_3_ENABLE17hb3ae8827e05463c5E"(ptr align 8 %self) unnamed_addr #0 !dbg !9890 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9892, metadata !DIExpression()), !dbg !9894
  br i1 false, label %bb1, label %bb2, !dbg !9894

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9894, !noundef !25
  %_3 = and i64 %_4, 64, !dbg !9894
  %1 = icmp eq i64 %_3, 64, !dbg !9894
  %2 = zext i1 %1 to i8, !dbg !9894
  store i8 %2, ptr %0, align 1, !dbg !9894
  br label %bb3, !dbg !9894

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9894
  br label %bb3, !dbg !9894

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9895, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !9895
  ret i1 %4, !dbg !9895
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_0_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_0_ENABLE17h88b4d4ab3bc13810E"(ptr align 8 %self) unnamed_addr #0 !dbg !9896 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9898, metadata !DIExpression()), !dbg !9900
  br i1 false, label %bb1, label %bb2, !dbg !9900

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9900, !noundef !25
  %_3 = and i64 %_4, 2, !dbg !9900
  %1 = icmp eq i64 %_3, 2, !dbg !9900
  %2 = zext i1 %1 to i8, !dbg !9900
  store i8 %2, ptr %0, align 1, !dbg !9900
  br label %bb3, !dbg !9900

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9900
  br label %bb3, !dbg !9900

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9901, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !9901
  ret i1 %4, !dbg !9901
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_1_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_1_ENABLE17hdf27bb219acc3e97E"(ptr align 8 %self) unnamed_addr #0 !dbg !9902 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9904, metadata !DIExpression()), !dbg !9906
  br i1 false, label %bb1, label %bb2, !dbg !9906

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9906, !noundef !25
  %_3 = and i64 %_4, 8, !dbg !9906
  %1 = icmp eq i64 %_3, 8, !dbg !9906
  %2 = zext i1 %1 to i8, !dbg !9906
  store i8 %2, ptr %0, align 1, !dbg !9906
  br label %bb3, !dbg !9906

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9906
  br label %bb3, !dbg !9906

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9907, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !9907
  ret i1 %4, !dbg !9907
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_2_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_2_ENABLE17h59f1260cff0b3becE"(ptr align 8 %self) unnamed_addr #0 !dbg !9908 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9910, metadata !DIExpression()), !dbg !9912
  br i1 false, label %bb1, label %bb2, !dbg !9912

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9912, !noundef !25
  %_3 = and i64 %_4, 32, !dbg !9912
  %1 = icmp eq i64 %_3, 32, !dbg !9912
  %2 = zext i1 %1 to i8, !dbg !9912
  store i8 %2, ptr %0, align 1, !dbg !9912
  br label %bb3, !dbg !9912

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9912
  br label %bb3, !dbg !9912

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9913, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !9913
  ret i1 %4, !dbg !9913
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_BREAKPOINT_3_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_3_ENABLE17hc494a4265f995d65E"(ptr align 8 %self) unnamed_addr #0 !dbg !9914 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9916, metadata !DIExpression()), !dbg !9918
  br i1 false, label %bb1, label %bb2, !dbg !9918

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9918, !noundef !25
  %_3 = and i64 %_4, 128, !dbg !9918
  %1 = icmp eq i64 %_3, 128, !dbg !9918
  %2 = zext i1 %1 to i8, !dbg !9918
  store i8 %2, ptr %0, align 1, !dbg !9918
  br label %bb3, !dbg !9918

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9918
  br label %bb3, !dbg !9918

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9919, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !9919
  ret i1 %4, !dbg !9919
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::LOCAL_EXACT_BREAKPOINT_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$29LOCAL_EXACT_BREAKPOINT_ENABLE17h21271a4f516748dfE"(ptr align 8 %self) unnamed_addr #0 !dbg !9920 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9922, metadata !DIExpression()), !dbg !9924
  br i1 false, label %bb1, label %bb2, !dbg !9924

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9924, !noundef !25
  %_3 = and i64 %_4, 256, !dbg !9924
  %1 = icmp eq i64 %_3, 256, !dbg !9924
  %2 = zext i1 %1 to i8, !dbg !9924
  store i8 %2, ptr %0, align 1, !dbg !9924
  br label %bb3, !dbg !9924

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9924
  br label %bb3, !dbg !9924

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9925, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !9925
  ret i1 %4, !dbg !9925
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL_EXACT_BREAKPOINT_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$30GLOBAL_EXACT_BREAKPOINT_ENABLE17h52b59a98e2138f06E"(ptr align 8 %self) unnamed_addr #0 !dbg !9926 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9928, metadata !DIExpression()), !dbg !9930
  br i1 false, label %bb1, label %bb2, !dbg !9930

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9930, !noundef !25
  %_3 = and i64 %_4, 512, !dbg !9930
  %1 = icmp eq i64 %_3, 512, !dbg !9930
  %2 = zext i1 %1 to i8, !dbg !9930
  store i8 %2, ptr %0, align 1, !dbg !9930
  br label %bb3, !dbg !9930

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9930
  br label %bb3, !dbg !9930

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9931, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !9931
  ret i1 %4, !dbg !9931
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::RESTRICTED_TRANSACTIONAL_MEMORY
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$31RESTRICTED_TRANSACTIONAL_MEMORY17h749f3718e3b354deE"(ptr align 8 %self) unnamed_addr #0 !dbg !9932 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9934, metadata !DIExpression()), !dbg !9936
  br i1 false, label %bb1, label %bb2, !dbg !9936

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9936, !noundef !25
  %_3 = and i64 %_4, 2048, !dbg !9936
  %1 = icmp eq i64 %_3, 2048, !dbg !9936
  %2 = zext i1 %1 to i8, !dbg !9936
  store i8 %2, ptr %0, align 1, !dbg !9936
  br label %bb3, !dbg !9936

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9936
  br label %bb3, !dbg !9936

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9937, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !9937
  ret i1 %4, !dbg !9937
}

; <x86_64::registers::debug::Dr7Flags as <x86_64::registers::debug::Dr7Flags as core::fmt::Debug>::fmt::__BitFlags>::GENERAL_DETECT_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21GENERAL_DETECT_ENABLE17h88e6e3b5537985e7E"(ptr align 8 %self) unnamed_addr #0 !dbg !9938 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9940, metadata !DIExpression()), !dbg !9942
  br i1 false, label %bb1, label %bb2, !dbg !9942

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !9942, !noundef !25
  %_3 = and i64 %_4, 8192, !dbg !9942
  %1 = icmp eq i64 %_3, 8192, !dbg !9942
  %2 = zext i1 %1 to i8, !dbg !9942
  store i8 %2, ptr %0, align 1, !dbg !9942
  br label %bb3, !dbg !9942

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !9942
  br label %bb3, !dbg !9942

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !9943, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !9943
  ret i1 %4, !dbg !9943
}

; <x86_64::registers::debug::BreakpointCondition as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN82_$LT$x86_64..registers..debug..BreakpointCondition$u20$as$u20$core..fmt..Debug$GT$3fmt17he5d6432d1fab80faE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9944 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9950, metadata !DIExpression()), !dbg !9952
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9951, metadata !DIExpression()), !dbg !9952
  %_4 = load i8, ptr %self, align 1, !dbg !9952, !range !3181, !noundef !25
  switch i8 %_4, label %bb2 [
    i8 0, label %bb3
    i8 1, label %bb4
    i8 2, label %bb5
    i8 3, label %bb1
  ], !dbg !9952

bb2:                                              ; preds = %start
  unreachable, !dbg !9952

bb3:                                              ; preds = %start
  %0 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9952
  store ptr @alloc10046, ptr %0, align 8, !dbg !9952
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9952
  store i64 20, ptr %1, align 8, !dbg !9952
  br label %bb6, !dbg !9953

bb4:                                              ; preds = %start
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9952
  store ptr @alloc10045, ptr %2, align 8, !dbg !9952
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9952
  store i64 10, ptr %3, align 8, !dbg !9952
  br label %bb6, !dbg !9953

bb5:                                              ; preds = %start
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9952
  store ptr @alloc10044, ptr %4, align 8, !dbg !9952
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9952
  store i64 13, ptr %5, align 8, !dbg !9952
  br label %bb6, !dbg !9953

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9952
  store ptr @alloc10043, ptr %6, align 8, !dbg !9952
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9952
  store i64 15, ptr %7, align 8, !dbg !9952
  br label %bb6, !dbg !9953

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %8 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9952
  %9 = load ptr, ptr %8, align 8, !dbg !9952, !nonnull !25, !align !1581, !noundef !25
  %10 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9952
  %11 = load i64, ptr %10, align 8, !dbg !9952, !noundef !25
; call core::fmt::Formatter::write_str
  %12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 %9, i64 %11) #8, !dbg !9952
  ret i1 %12, !dbg !9954
}

; <x86_64::registers::debug::BreakpointSize as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN77_$LT$x86_64..registers..debug..BreakpointSize$u20$as$u20$core..fmt..Debug$GT$3fmt17ha003e6abc3452647E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9955 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9961, metadata !DIExpression()), !dbg !9963
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9962, metadata !DIExpression()), !dbg !9963
  %_4 = load i8, ptr %self, align 1, !dbg !9963, !range !3181, !noundef !25
  switch i8 %_4, label %bb2 [
    i8 0, label %bb3
    i8 1, label %bb4
    i8 2, label %bb5
    i8 3, label %bb1
  ], !dbg !9963

bb2:                                              ; preds = %start
  unreachable, !dbg !9963

bb3:                                              ; preds = %start
  %0 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9963
  store ptr @alloc10050, ptr %0, align 8, !dbg !9963
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9963
  store i64 8, ptr %1, align 8, !dbg !9963
  br label %bb6, !dbg !9964

bb4:                                              ; preds = %start
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9963
  store ptr @alloc10049, ptr %2, align 8, !dbg !9963
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9963
  store i64 8, ptr %3, align 8, !dbg !9963
  br label %bb6, !dbg !9964

bb5:                                              ; preds = %start
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9963
  store ptr @alloc10048, ptr %4, align 8, !dbg !9963
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9963
  store i64 8, ptr %5, align 8, !dbg !9963
  br label %bb6, !dbg !9964

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9963
  store ptr @alloc10047, ptr %6, align 8, !dbg !9963
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9963
  store i64 8, ptr %7, align 8, !dbg !9963
  br label %bb6, !dbg !9964

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %8 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !9963
  %9 = load ptr, ptr %8, align 8, !dbg !9963, !nonnull !25, !align !1581, !noundef !25
  %10 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !9963
  %11 = load i64, ptr %10, align 8, !dbg !9963, !noundef !25
; call core::fmt::Formatter::write_str
  %12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 %9, i64 %11) #8, !dbg !9963
  ret i1 %12, !dbg !9965
}

; <x86_64::registers::debug::Dr7Value as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..debug..Dr7Value$u20$as$u20$core..fmt..Debug$GT$3fmt17h4c05a613bddd76a4E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9966 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_7 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9971, metadata !DIExpression()), !dbg !9973
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9972, metadata !DIExpression()), !dbg !9973
  store ptr %self, ptr %_7, align 8, !dbg !9974
; call core::fmt::Formatter::debug_struct_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field1_finish17h16302ab14b4e4aceE(ptr align 8 %f, ptr align 1 @alloc10051, i64 8, ptr align 1 @alloc10052, i64 4, ptr align 1 %_7, ptr align 8 @vtable.6) #8, !dbg !9973
  ret i1 %0, !dbg !9975
}

; <x86_64::registers::debug::Dr7 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN66_$LT$x86_64..registers..debug..Dr7$u20$as$u20$core..fmt..Debug$GT$3fmt17h0e31d2ae2b2a3b13E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9976 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9983, metadata !DIExpression()), !dbg !9985
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9984, metadata !DIExpression()), !dbg !9985
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10053, i64 3) #8, !dbg !9985
  ret i1 %0, !dbg !9986
}

; <x86_64::registers::model_specific::Msr as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN75_$LT$x86_64..registers..model_specific..Msr$u20$as$u20$core..fmt..Debug$GT$3fmt17h18be60b03db2292dE"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !9987 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !9998, metadata !DIExpression()), !dbg !10000
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !9999, metadata !DIExpression()), !dbg !10000
  store ptr %self, ptr %_6, align 8, !dbg !10001
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17hce8c8f98366d2523E(ptr align 8 %f, ptr align 1 @alloc10054, i64 3, ptr align 1 %_6, ptr align 8 @vtable.o) #8, !dbg !10000
  ret i1 %0, !dbg !10002
}

; <x86_64::registers::model_specific::Efer as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..model_specific..Efer$u20$as$u20$core..fmt..Debug$GT$3fmt17hbc91de90a5255651E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10003 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10010, metadata !DIExpression()), !dbg !10012
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10011, metadata !DIExpression()), !dbg !10012
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10058, i64 4) #8, !dbg !10012
  ret i1 %0, !dbg !10013
}

; <x86_64::registers::model_specific::FsBase as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN78_$LT$x86_64..registers..model_specific..FsBase$u20$as$u20$core..fmt..Debug$GT$3fmt17he32bf9ce1b977249E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10014 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10021, metadata !DIExpression()), !dbg !10023
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10022, metadata !DIExpression()), !dbg !10023
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10059, i64 6) #8, !dbg !10023
  ret i1 %0, !dbg !10024
}

; <x86_64::registers::model_specific::GsBase as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN78_$LT$x86_64..registers..model_specific..GsBase$u20$as$u20$core..fmt..Debug$GT$3fmt17hdd9a3b526c7efcb4E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10025 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10032, metadata !DIExpression()), !dbg !10034
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10033, metadata !DIExpression()), !dbg !10034
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10060, i64 6) #8, !dbg !10034
  ret i1 %0, !dbg !10035
}

; <x86_64::registers::model_specific::KernelGsBase as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN84_$LT$x86_64..registers..model_specific..KernelGsBase$u20$as$u20$core..fmt..Debug$GT$3fmt17hb5b544aea3c67ebaE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10036 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10043, metadata !DIExpression()), !dbg !10045
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10044, metadata !DIExpression()), !dbg !10045
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10061, i64 12) #8, !dbg !10045
  ret i1 %0, !dbg !10046
}

; <x86_64::registers::model_specific::Star as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..model_specific..Star$u20$as$u20$core..fmt..Debug$GT$3fmt17ha4517e640d33eb22E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10047 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10054, metadata !DIExpression()), !dbg !10056
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10055, metadata !DIExpression()), !dbg !10056
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10062, i64 4) #8, !dbg !10056
  ret i1 %0, !dbg !10057
}

; <x86_64::registers::model_specific::LStar as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN77_$LT$x86_64..registers..model_specific..LStar$u20$as$u20$core..fmt..Debug$GT$3fmt17ha6e90b62ecb7d0f6E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10058 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10065, metadata !DIExpression()), !dbg !10067
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10066, metadata !DIExpression()), !dbg !10067
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10063, i64 5) #8, !dbg !10067
  ret i1 %0, !dbg !10068
}

; <x86_64::registers::model_specific::SFMask as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN78_$LT$x86_64..registers..model_specific..SFMask$u20$as$u20$core..fmt..Debug$GT$3fmt17h6487153af047ff91E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10069 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10076, metadata !DIExpression()), !dbg !10078
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10077, metadata !DIExpression()), !dbg !10078
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10064, i64 6) #8, !dbg !10078
  ret i1 %0, !dbg !10079
}

; <x86_64::registers::model_specific::UCet as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..model_specific..UCet$u20$as$u20$core..fmt..Debug$GT$3fmt17h8c5e4d5b461e8931E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10080 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10087, metadata !DIExpression()), !dbg !10089
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10088, metadata !DIExpression()), !dbg !10089
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10065, i64 4) #8, !dbg !10089
  ret i1 %0, !dbg !10090
}

; <x86_64::registers::model_specific::SCet as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..model_specific..SCet$u20$as$u20$core..fmt..Debug$GT$3fmt17h3e22db042f6564e4E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10091 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10098, metadata !DIExpression()), !dbg !10100
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10099, metadata !DIExpression()), !dbg !10100
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10066, i64 4) #8, !dbg !10100
  ret i1 %0, !dbg !10101
}

; <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN81_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h5158be12fe25d29eE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10102 {
start:
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_170 = alloca i8, align 1
  %_162 = alloca i8, align 1
  %_155 = alloca i8, align 1
  %_148 = alloca i8, align 1
  %_145 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_133 = alloca i8, align 1
  %_126 = alloca i8, align 1
  %_116 = alloca i8, align 1
  %_109 = alloca i8, align 1
  %_99 = alloca i8, align 1
  %_92 = alloca i8, align 1
  %_82 = alloca i8, align 1
  %_75 = alloca i8, align 1
  %_65 = alloca i8, align 1
  %_58 = alloca i8, align 1
  %_48 = alloca i8, align 1
  %_41 = alloca i8, align 1
  %_31 = alloca i8, align 1
  %_24 = alloca i8, align 1
  %_14 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10111, metadata !DIExpression()), !dbg !10197
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10112, metadata !DIExpression()), !dbg !10198
  call void @llvm.dbg.declare(metadata ptr %first, metadata !10113, metadata !DIExpression()), !dbg !10199
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !10115, metadata !DIExpression()), !dbg !10200
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !10117, metadata !DIExpression()), !dbg !10201
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !10119, metadata !DIExpression()), !dbg !10202
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !10121, metadata !DIExpression()), !dbg !10203
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !10123, metadata !DIExpression()), !dbg !10204
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !10125, metadata !DIExpression()), !dbg !10205
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !10127, metadata !DIExpression()), !dbg !10206
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !10129, metadata !DIExpression()), !dbg !10207
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !10131, metadata !DIExpression()), !dbg !10208
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !10133, metadata !DIExpression()), !dbg !10209
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !10135, metadata !DIExpression()), !dbg !10210
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !10137, metadata !DIExpression()), !dbg !10211
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !10139, metadata !DIExpression()), !dbg !10212
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !10141, metadata !DIExpression()), !dbg !10213
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !10143, metadata !DIExpression()), !dbg !10214
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !10145, metadata !DIExpression()), !dbg !10215
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !10147, metadata !DIExpression()), !dbg !10216
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !10149, metadata !DIExpression()), !dbg !10217
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !10151, metadata !DIExpression()), !dbg !10218
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !10153, metadata !DIExpression()), !dbg !10219
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !10155, metadata !DIExpression()), !dbg !10220
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !10157, metadata !DIExpression()), !dbg !10221
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !10159, metadata !DIExpression()), !dbg !10222
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !10161, metadata !DIExpression()), !dbg !10223
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !10163, metadata !DIExpression()), !dbg !10224
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !10165, metadata !DIExpression()), !dbg !10225
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !10167, metadata !DIExpression()), !dbg !10226
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !10169, metadata !DIExpression()), !dbg !10227
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !10171, metadata !DIExpression()), !dbg !10228
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !10173, metadata !DIExpression()), !dbg !10229
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !10175, metadata !DIExpression()), !dbg !10230
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !10177, metadata !DIExpression()), !dbg !10231
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !10179, metadata !DIExpression()), !dbg !10232
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !10181, metadata !DIExpression()), !dbg !10233
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !10183, metadata !DIExpression()), !dbg !10234
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !10185, metadata !DIExpression()), !dbg !10235
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !10187, metadata !DIExpression()), !dbg !10236
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !10189, metadata !DIExpression()), !dbg !10237
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !10191, metadata !DIExpression()), !dbg !10238
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !10193, metadata !DIExpression()), !dbg !10239
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !10195, metadata !DIExpression()), !dbg !10240
  store i8 1, ptr %first, align 1, !dbg !10241
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::SYSTEM_CALL_EXTENSIONS
  %_4 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$22SYSTEM_CALL_EXTENSIONS17hf45bf88183fc35e4E"(ptr align 8 %self) #8, !dbg !10242
  br i1 %_4, label %bb2, label %bb13, !dbg !10242

bb13:                                             ; preds = %bb8, %start
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE_ENABLE
  %_21 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$16LONG_MODE_ENABLE17h286636201969181aE"(ptr align 8 %self) #8, !dbg !10242
  br i1 %_21, label %bb15, label %bb26, !dbg !10242

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !10243, !range !1608, !noundef !25
  %_6 = trunc i8 %1 to i1, !dbg !10243
  %_5 = xor i1 %_6, true, !dbg !10244
  br i1 %_5, label %bb3, label %bb8, !dbg !10244

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !10245
; call core::fmt::Formatter::write_str
  %_15 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10070, i64 22) #8, !dbg !10246
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_15) #8, !dbg !10246
  %3 = zext i1 %2 to i8, !dbg !10246
  store i8 %3, ptr %_14, align 1, !dbg !10246
  %4 = load i8, ptr %_14, align 1, !dbg !10246, !range !1608, !noundef !25
  %5 = trunc i8 %4 to i1, !dbg !10246
  %_17 = zext i1 %5 to i64, !dbg !10246
  %6 = icmp eq i64 %_17, 0, !dbg !10246
  br i1 %6, label %bb13, label %bb12, !dbg !10246

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10247
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_8) #8, !dbg !10247
  %8 = zext i1 %7 to i8, !dbg !10247
  store i8 %8, ptr %_7, align 1, !dbg !10247
  %9 = load i8, ptr %_7, align 1, !dbg !10247, !range !1608, !noundef !25
  %10 = trunc i8 %9 to i1, !dbg !10247
  %_10 = zext i1 %10 to i64, !dbg !10247
  %11 = icmp eq i64 %_10, 0, !dbg !10247
  br i1 %11, label %bb8, label %bb7, !dbg !10247

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10069) #8, !dbg !10248
  %13 = zext i1 %12 to i8, !dbg !10248
  store i8 %13, ptr %0, align 1, !dbg !10248
  br label %bb130, !dbg !10248

bb6:                                              ; No predecessors!
  unreachable, !dbg !10247

bb130:                                            ; preds = %bb129, %bb128, %bb122, %bb118, %bb112, %bb103, %bb98, %bb90, %bb85, %bb77, %bb72, %bb64, %bb59, %bb51, %bb46, %bb38, %bb33, %bb25, %bb20, %bb12, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !10249, !range !1608, !noundef !25
  %15 = trunc i8 %14 to i1, !dbg !10249
  ret i1 %15, !dbg !10249

bb12:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10069) #8, !dbg !10250
  %17 = zext i1 %16 to i8, !dbg !10250
  store i8 %17, ptr %0, align 1, !dbg !10250
  br label %bb130, !dbg !10250

bb11:                                             ; No predecessors!
  unreachable, !dbg !10246

bb26:                                             ; preds = %bb21, %bb13
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE_ACTIVE
  %_38 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$16LONG_MODE_ACTIVE17h0af2debe0366b351E"(ptr align 8 %self) #8, !dbg !10242
  br i1 %_38, label %bb28, label %bb39, !dbg !10242

bb15:                                             ; preds = %bb13
  %18 = load i8, ptr %first, align 1, !dbg !10243, !range !1608, !noundef !25
  %_23 = trunc i8 %18 to i1, !dbg !10243
  %_22 = xor i1 %_23, true, !dbg !10244
  br i1 %_22, label %bb16, label %bb21, !dbg !10244

bb21:                                             ; preds = %bb16, %bb15
  store i8 0, ptr %first, align 1, !dbg !10245
; call core::fmt::Formatter::write_str
  %_32 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10072, i64 16) #8, !dbg !10246
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_32) #8, !dbg !10246
  %20 = zext i1 %19 to i8, !dbg !10246
  store i8 %20, ptr %_31, align 1, !dbg !10246
  %21 = load i8, ptr %_31, align 1, !dbg !10246, !range !1608, !noundef !25
  %22 = trunc i8 %21 to i1, !dbg !10246
  %_34 = zext i1 %22 to i64, !dbg !10246
  %23 = icmp eq i64 %_34, 0, !dbg !10246
  br i1 %23, label %bb26, label %bb25, !dbg !10246

bb16:                                             ; preds = %bb15
; call core::fmt::Formatter::write_str
  %_25 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10247
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_25) #8, !dbg !10247
  %25 = zext i1 %24 to i8, !dbg !10247
  store i8 %25, ptr %_24, align 1, !dbg !10247
  %26 = load i8, ptr %_24, align 1, !dbg !10247, !range !1608, !noundef !25
  %27 = trunc i8 %26 to i1, !dbg !10247
  %_27 = zext i1 %27 to i64, !dbg !10247
  %28 = icmp eq i64 %_27, 0, !dbg !10247
  br i1 %28, label %bb21, label %bb20, !dbg !10247

bb20:                                             ; preds = %bb16
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10069) #8, !dbg !10251
  %30 = zext i1 %29 to i8, !dbg !10251
  store i8 %30, ptr %0, align 1, !dbg !10251
  br label %bb130, !dbg !10251

bb19:                                             ; No predecessors!
  unreachable, !dbg !10247

bb25:                                             ; preds = %bb21
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10069) #8, !dbg !10252
  %32 = zext i1 %31 to i8, !dbg !10252
  store i8 %32, ptr %0, align 1, !dbg !10252
  br label %bb130, !dbg !10252

bb24:                                             ; No predecessors!
  unreachable, !dbg !10246

bb39:                                             ; preds = %bb34, %bb26
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::NO_EXECUTE_ENABLE
  %_55 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17NO_EXECUTE_ENABLE17he08521500b3f1e2dE"(ptr align 8 %self) #8, !dbg !10242
  br i1 %_55, label %bb41, label %bb52, !dbg !10242

bb28:                                             ; preds = %bb26
  %33 = load i8, ptr %first, align 1, !dbg !10243, !range !1608, !noundef !25
  %_40 = trunc i8 %33 to i1, !dbg !10243
  %_39 = xor i1 %_40, true, !dbg !10244
  br i1 %_39, label %bb29, label %bb34, !dbg !10244

bb34:                                             ; preds = %bb29, %bb28
  store i8 0, ptr %first, align 1, !dbg !10245
; call core::fmt::Formatter::write_str
  %_49 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10074, i64 16) #8, !dbg !10246
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_49) #8, !dbg !10246
  %35 = zext i1 %34 to i8, !dbg !10246
  store i8 %35, ptr %_48, align 1, !dbg !10246
  %36 = load i8, ptr %_48, align 1, !dbg !10246, !range !1608, !noundef !25
  %37 = trunc i8 %36 to i1, !dbg !10246
  %_51 = zext i1 %37 to i64, !dbg !10246
  %38 = icmp eq i64 %_51, 0, !dbg !10246
  br i1 %38, label %bb39, label %bb38, !dbg !10246

bb29:                                             ; preds = %bb28
; call core::fmt::Formatter::write_str
  %_42 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10247
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_42) #8, !dbg !10247
  %40 = zext i1 %39 to i8, !dbg !10247
  store i8 %40, ptr %_41, align 1, !dbg !10247
  %41 = load i8, ptr %_41, align 1, !dbg !10247, !range !1608, !noundef !25
  %42 = trunc i8 %41 to i1, !dbg !10247
  %_44 = zext i1 %42 to i64, !dbg !10247
  %43 = icmp eq i64 %_44, 0, !dbg !10247
  br i1 %43, label %bb34, label %bb33, !dbg !10247

bb33:                                             ; preds = %bb29
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10069) #8, !dbg !10253
  %45 = zext i1 %44 to i8, !dbg !10253
  store i8 %45, ptr %0, align 1, !dbg !10253
  br label %bb130, !dbg !10253

bb32:                                             ; No predecessors!
  unreachable, !dbg !10247

bb38:                                             ; preds = %bb34
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10069) #8, !dbg !10254
  %47 = zext i1 %46 to i8, !dbg !10254
  store i8 %47, ptr %0, align 1, !dbg !10254
  br label %bb130, !dbg !10254

bb37:                                             ; No predecessors!
  unreachable, !dbg !10246

bb52:                                             ; preds = %bb47, %bb39
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::SECURE_VIRTUAL_MACHINE_ENABLE
  %_72 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$29SECURE_VIRTUAL_MACHINE_ENABLE17hf8ae65eca9ac40cfE"(ptr align 8 %self) #8, !dbg !10242
  br i1 %_72, label %bb54, label %bb65, !dbg !10242

bb41:                                             ; preds = %bb39
  %48 = load i8, ptr %first, align 1, !dbg !10243, !range !1608, !noundef !25
  %_57 = trunc i8 %48 to i1, !dbg !10243
  %_56 = xor i1 %_57, true, !dbg !10244
  br i1 %_56, label %bb42, label %bb47, !dbg !10244

bb47:                                             ; preds = %bb42, %bb41
  store i8 0, ptr %first, align 1, !dbg !10245
; call core::fmt::Formatter::write_str
  %_66 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10076, i64 17) #8, !dbg !10246
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_66) #8, !dbg !10246
  %50 = zext i1 %49 to i8, !dbg !10246
  store i8 %50, ptr %_65, align 1, !dbg !10246
  %51 = load i8, ptr %_65, align 1, !dbg !10246, !range !1608, !noundef !25
  %52 = trunc i8 %51 to i1, !dbg !10246
  %_68 = zext i1 %52 to i64, !dbg !10246
  %53 = icmp eq i64 %_68, 0, !dbg !10246
  br i1 %53, label %bb52, label %bb51, !dbg !10246

bb42:                                             ; preds = %bb41
; call core::fmt::Formatter::write_str
  %_59 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10247
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_59) #8, !dbg !10247
  %55 = zext i1 %54 to i8, !dbg !10247
  store i8 %55, ptr %_58, align 1, !dbg !10247
  %56 = load i8, ptr %_58, align 1, !dbg !10247, !range !1608, !noundef !25
  %57 = trunc i8 %56 to i1, !dbg !10247
  %_61 = zext i1 %57 to i64, !dbg !10247
  %58 = icmp eq i64 %_61, 0, !dbg !10247
  br i1 %58, label %bb47, label %bb46, !dbg !10247

bb46:                                             ; preds = %bb42
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10069) #8, !dbg !10255
  %60 = zext i1 %59 to i8, !dbg !10255
  store i8 %60, ptr %0, align 1, !dbg !10255
  br label %bb130, !dbg !10255

bb45:                                             ; No predecessors!
  unreachable, !dbg !10247

bb51:                                             ; preds = %bb47
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10069) #8, !dbg !10256
  %62 = zext i1 %61 to i8, !dbg !10256
  store i8 %62, ptr %0, align 1, !dbg !10256
  br label %bb130, !dbg !10256

bb50:                                             ; No predecessors!
  unreachable, !dbg !10246

bb65:                                             ; preds = %bb60, %bb52
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE_SEGMENT_LIMIT_ENABLE
  %_89 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$30LONG_MODE_SEGMENT_LIMIT_ENABLE17hec820dad34f7c2e3E"(ptr align 8 %self) #8, !dbg !10242
  br i1 %_89, label %bb67, label %bb78, !dbg !10242

bb54:                                             ; preds = %bb52
  %63 = load i8, ptr %first, align 1, !dbg !10243, !range !1608, !noundef !25
  %_74 = trunc i8 %63 to i1, !dbg !10243
  %_73 = xor i1 %_74, true, !dbg !10244
  br i1 %_73, label %bb55, label %bb60, !dbg !10244

bb60:                                             ; preds = %bb55, %bb54
  store i8 0, ptr %first, align 1, !dbg !10245
; call core::fmt::Formatter::write_str
  %_83 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10078, i64 29) #8, !dbg !10246
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_83) #8, !dbg !10246
  %65 = zext i1 %64 to i8, !dbg !10246
  store i8 %65, ptr %_82, align 1, !dbg !10246
  %66 = load i8, ptr %_82, align 1, !dbg !10246, !range !1608, !noundef !25
  %67 = trunc i8 %66 to i1, !dbg !10246
  %_85 = zext i1 %67 to i64, !dbg !10246
  %68 = icmp eq i64 %_85, 0, !dbg !10246
  br i1 %68, label %bb65, label %bb64, !dbg !10246

bb55:                                             ; preds = %bb54
; call core::fmt::Formatter::write_str
  %_76 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10247
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_76) #8, !dbg !10247
  %70 = zext i1 %69 to i8, !dbg !10247
  store i8 %70, ptr %_75, align 1, !dbg !10247
  %71 = load i8, ptr %_75, align 1, !dbg !10247, !range !1608, !noundef !25
  %72 = trunc i8 %71 to i1, !dbg !10247
  %_78 = zext i1 %72 to i64, !dbg !10247
  %73 = icmp eq i64 %_78, 0, !dbg !10247
  br i1 %73, label %bb60, label %bb59, !dbg !10247

bb59:                                             ; preds = %bb55
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10069) #8, !dbg !10257
  %75 = zext i1 %74 to i8, !dbg !10257
  store i8 %75, ptr %0, align 1, !dbg !10257
  br label %bb130, !dbg !10257

bb58:                                             ; No predecessors!
  unreachable, !dbg !10247

bb64:                                             ; preds = %bb60
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10069) #8, !dbg !10258
  %77 = zext i1 %76 to i8, !dbg !10258
  store i8 %77, ptr %0, align 1, !dbg !10258
  br label %bb130, !dbg !10258

bb63:                                             ; No predecessors!
  unreachable, !dbg !10246

bb78:                                             ; preds = %bb73, %bb65
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::FAST_FXSAVE_FXRSTOR
  %_106 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19FAST_FXSAVE_FXRSTOR17h090f677ade0fe5baE"(ptr align 8 %self) #8, !dbg !10242
  br i1 %_106, label %bb80, label %bb91, !dbg !10242

bb67:                                             ; preds = %bb65
  %78 = load i8, ptr %first, align 1, !dbg !10243, !range !1608, !noundef !25
  %_91 = trunc i8 %78 to i1, !dbg !10243
  %_90 = xor i1 %_91, true, !dbg !10244
  br i1 %_90, label %bb68, label %bb73, !dbg !10244

bb73:                                             ; preds = %bb68, %bb67
  store i8 0, ptr %first, align 1, !dbg !10245
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10080, i64 30) #8, !dbg !10246
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_100) #8, !dbg !10246
  %80 = zext i1 %79 to i8, !dbg !10246
  store i8 %80, ptr %_99, align 1, !dbg !10246
  %81 = load i8, ptr %_99, align 1, !dbg !10246, !range !1608, !noundef !25
  %82 = trunc i8 %81 to i1, !dbg !10246
  %_102 = zext i1 %82 to i64, !dbg !10246
  %83 = icmp eq i64 %_102, 0, !dbg !10246
  br i1 %83, label %bb78, label %bb77, !dbg !10246

bb68:                                             ; preds = %bb67
; call core::fmt::Formatter::write_str
  %_93 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10247
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_93) #8, !dbg !10247
  %85 = zext i1 %84 to i8, !dbg !10247
  store i8 %85, ptr %_92, align 1, !dbg !10247
  %86 = load i8, ptr %_92, align 1, !dbg !10247, !range !1608, !noundef !25
  %87 = trunc i8 %86 to i1, !dbg !10247
  %_95 = zext i1 %87 to i64, !dbg !10247
  %88 = icmp eq i64 %_95, 0, !dbg !10247
  br i1 %88, label %bb73, label %bb72, !dbg !10247

bb72:                                             ; preds = %bb68
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10069) #8, !dbg !10259
  %90 = zext i1 %89 to i8, !dbg !10259
  store i8 %90, ptr %0, align 1, !dbg !10259
  br label %bb130, !dbg !10259

bb71:                                             ; No predecessors!
  unreachable, !dbg !10247

bb77:                                             ; preds = %bb73
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10069) #8, !dbg !10260
  %92 = zext i1 %91 to i8, !dbg !10260
  store i8 %92, ptr %0, align 1, !dbg !10260
  br label %bb130, !dbg !10260

bb76:                                             ; No predecessors!
  unreachable, !dbg !10246

bb91:                                             ; preds = %bb86, %bb78
; call <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::TRANSLATION_CACHE_EXTENSION
  %_123 = call zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$27TRANSLATION_CACHE_EXTENSION17hc5bd6a6dd7846d5eE"(ptr align 8 %self) #8, !dbg !10242
  br i1 %_123, label %bb93, label %bb104, !dbg !10242

bb80:                                             ; preds = %bb78
  %93 = load i8, ptr %first, align 1, !dbg !10243, !range !1608, !noundef !25
  %_108 = trunc i8 %93 to i1, !dbg !10243
  %_107 = xor i1 %_108, true, !dbg !10244
  br i1 %_107, label %bb81, label %bb86, !dbg !10244

bb86:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !10245
; call core::fmt::Formatter::write_str
  %_117 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10082, i64 19) #8, !dbg !10246
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_117) #8, !dbg !10246
  %95 = zext i1 %94 to i8, !dbg !10246
  store i8 %95, ptr %_116, align 1, !dbg !10246
  %96 = load i8, ptr %_116, align 1, !dbg !10246, !range !1608, !noundef !25
  %97 = trunc i8 %96 to i1, !dbg !10246
  %_119 = zext i1 %97 to i64, !dbg !10246
  %98 = icmp eq i64 %_119, 0, !dbg !10246
  br i1 %98, label %bb91, label %bb90, !dbg !10246

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_110 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10247
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_110) #8, !dbg !10247
  %100 = zext i1 %99 to i8, !dbg !10247
  store i8 %100, ptr %_109, align 1, !dbg !10247
  %101 = load i8, ptr %_109, align 1, !dbg !10247, !range !1608, !noundef !25
  %102 = trunc i8 %101 to i1, !dbg !10247
  %_112 = zext i1 %102 to i64, !dbg !10247
  %103 = icmp eq i64 %_112, 0, !dbg !10247
  br i1 %103, label %bb86, label %bb85, !dbg !10247

bb85:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10069) #8, !dbg !10261
  %105 = zext i1 %104 to i8, !dbg !10261
  store i8 %105, ptr %0, align 1, !dbg !10261
  br label %bb130, !dbg !10261

bb84:                                             ; No predecessors!
  unreachable, !dbg !10247

bb90:                                             ; preds = %bb86
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10069) #8, !dbg !10262
  %107 = zext i1 %106 to i8, !dbg !10262
  store i8 %107, ptr %0, align 1, !dbg !10262
  br label %bb130, !dbg !10262

bb89:                                             ; No predecessors!
  unreachable, !dbg !10246

bb104:                                            ; preds = %bb99, %bb91
  %_141 = load i64, ptr %self, align 8, !dbg !10263, !noundef !25
; call x86_64::registers::model_specific::EferFlags::all
  %108 = call i64 @_ZN6x86_649registers14model_specific9EferFlags3all17hc115ea9aab3538b5E() #8, !dbg !10264
  store i64 %108, ptr %_145, align 8, !dbg !10264
; call x86_64::registers::model_specific::EferFlags::bits
  %_143 = call i64 @_ZN6x86_649registers14model_specific9EferFlags4bits17h642d76b05ca55e73E(ptr align 8 %_145) #8, !dbg !10264
  %_142 = xor i64 %_143, -1, !dbg !10265
  %109 = and i64 %_141, %_142, !dbg !10263
  store i64 %109, ptr %extra_bits, align 8, !dbg !10263
  %110 = load i64, ptr %extra_bits, align 8, !dbg !10266, !noundef !25
  %111 = icmp eq i64 %110, 0, !dbg !10266
  br i1 %111, label %bb123, label %bb107, !dbg !10266

bb93:                                             ; preds = %bb91
  %112 = load i8, ptr %first, align 1, !dbg !10243, !range !1608, !noundef !25
  %_125 = trunc i8 %112 to i1, !dbg !10243
  %_124 = xor i1 %_125, true, !dbg !10244
  br i1 %_124, label %bb94, label %bb99, !dbg !10244

bb99:                                             ; preds = %bb94, %bb93
  store i8 0, ptr %first, align 1, !dbg !10245
; call core::fmt::Formatter::write_str
  %_134 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10084, i64 27) #8, !dbg !10246
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %113 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_134) #8, !dbg !10246
  %114 = zext i1 %113 to i8, !dbg !10246
  store i8 %114, ptr %_133, align 1, !dbg !10246
  %115 = load i8, ptr %_133, align 1, !dbg !10246, !range !1608, !noundef !25
  %116 = trunc i8 %115 to i1, !dbg !10246
  %_136 = zext i1 %116 to i64, !dbg !10246
  %117 = icmp eq i64 %_136, 0, !dbg !10246
  br i1 %117, label %bb104, label %bb103, !dbg !10246

bb94:                                             ; preds = %bb93
; call core::fmt::Formatter::write_str
  %_127 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10247
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %118 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_127) #8, !dbg !10247
  %119 = zext i1 %118 to i8, !dbg !10247
  store i8 %119, ptr %_126, align 1, !dbg !10247
  %120 = load i8, ptr %_126, align 1, !dbg !10247, !range !1608, !noundef !25
  %121 = trunc i8 %120 to i1, !dbg !10247
  %_129 = zext i1 %121 to i64, !dbg !10247
  %122 = icmp eq i64 %_129, 0, !dbg !10247
  br i1 %122, label %bb99, label %bb98, !dbg !10247

bb98:                                             ; preds = %bb94
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %123 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10069) #8, !dbg !10267
  %124 = zext i1 %123 to i8, !dbg !10267
  store i8 %124, ptr %0, align 1, !dbg !10267
  br label %bb130, !dbg !10267

bb97:                                             ; No predecessors!
  unreachable, !dbg !10247

bb103:                                            ; preds = %bb99
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %125 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10069) #8, !dbg !10268
  %126 = zext i1 %125 to i8, !dbg !10268
  store i8 %126, ptr %0, align 1, !dbg !10268
  br label %bb130, !dbg !10268

bb102:                                            ; No predecessors!
  unreachable, !dbg !10246

bb123:                                            ; preds = %bb116, %bb104
  %127 = load i8, ptr %first, align 1, !dbg !10269, !range !1608, !noundef !25
  %_169 = trunc i8 %127 to i1, !dbg !10269
  br i1 %_169, label %bb124, label %bb129, !dbg !10269

bb107:                                            ; preds = %bb104
  %128 = load i8, ptr %first, align 1, !dbg !10270, !range !1608, !noundef !25
  %_147 = trunc i8 %128 to i1, !dbg !10270
  %_146 = xor i1 %_147, true, !dbg !10271
  br i1 %_146, label %bb108, label %bb113, !dbg !10271

bb113:                                            ; preds = %bb108, %bb107
  store i8 0, ptr %first, align 1, !dbg !10272
; call core::fmt::Formatter::write_str
  %_156 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10466, i64 2) #8, !dbg !10273
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_156) #8, !dbg !10273
  %130 = zext i1 %129 to i8, !dbg !10273
  store i8 %130, ptr %_155, align 1, !dbg !10273
  %131 = load i8, ptr %_155, align 1, !dbg !10273, !range !1608, !noundef !25
  %132 = trunc i8 %131 to i1, !dbg !10273
  %_158 = zext i1 %132 to i64, !dbg !10273
  %133 = icmp eq i64 %_158, 0, !dbg !10273
  br i1 %133, label %bb116, label %bb118, !dbg !10273

bb108:                                            ; preds = %bb107
; call core::fmt::Formatter::write_str
  %_149 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10274
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %134 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_149) #8, !dbg !10274
  %135 = zext i1 %134 to i8, !dbg !10274
  store i8 %135, ptr %_148, align 1, !dbg !10274
  %136 = load i8, ptr %_148, align 1, !dbg !10274, !range !1608, !noundef !25
  %137 = trunc i8 %136 to i1, !dbg !10274
  %_151 = zext i1 %137 to i64, !dbg !10274
  %138 = icmp eq i64 %_151, 0, !dbg !10274
  br i1 %138, label %bb113, label %bb112, !dbg !10274

bb112:                                            ; preds = %bb108
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %139 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10069) #8, !dbg !10275
  %140 = zext i1 %139 to i8, !dbg !10275
  store i8 %140, ptr %0, align 1, !dbg !10275
  br label %bb130, !dbg !10275

bb111:                                            ; No predecessors!
  unreachable, !dbg !10274

bb116:                                            ; preds = %bb113
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_163 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h5485057207139f05E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !10276
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %141 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_163) #8, !dbg !10276
  %142 = zext i1 %141 to i8, !dbg !10276
  store i8 %142, ptr %_162, align 1, !dbg !10276
  %143 = load i8, ptr %_162, align 1, !dbg !10276, !range !1608, !noundef !25
  %144 = trunc i8 %143 to i1, !dbg !10276
  %_165 = zext i1 %144 to i64, !dbg !10276
  %145 = icmp eq i64 %_165, 0, !dbg !10276
  br i1 %145, label %bb123, label %bb122, !dbg !10276

bb118:                                            ; preds = %bb113
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %146 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10069) #8, !dbg !10277
  %147 = zext i1 %146 to i8, !dbg !10277
  store i8 %147, ptr %0, align 1, !dbg !10277
  br label %bb130, !dbg !10277

bb117:                                            ; No predecessors!
  unreachable, !dbg !10273

bb122:                                            ; preds = %bb116
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %148 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10069) #8, !dbg !10278
  %149 = zext i1 %148 to i8, !dbg !10278
  store i8 %149, ptr %0, align 1, !dbg !10278
  br label %bb130, !dbg !10278

bb121:                                            ; No predecessors!
  unreachable, !dbg !10276

bb129:                                            ; preds = %bb124, %bb123
  store i8 0, ptr %0, align 1, !dbg !10279
  br label %bb130, !dbg !10249

bb124:                                            ; preds = %bb123
; call core::fmt::Formatter::write_str
  %_171 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10467, i64 7) #8, !dbg !10280
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %150 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_171) #8, !dbg !10280
  %151 = zext i1 %150 to i8, !dbg !10280
  store i8 %151, ptr %_170, align 1, !dbg !10280
  %152 = load i8, ptr %_170, align 1, !dbg !10280, !range !1608, !noundef !25
  %153 = trunc i8 %152 to i1, !dbg !10280
  %_173 = zext i1 %153 to i64, !dbg !10280
  %154 = icmp eq i64 %_173, 0, !dbg !10280
  br i1 %154, label %bb129, label %bb128, !dbg !10280

bb128:                                            ; preds = %bb124
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %155 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10069) #8, !dbg !10281
  %156 = zext i1 %155 to i8, !dbg !10281
  store i8 %156, ptr %0, align 1, !dbg !10281
  br label %bb130, !dbg !10281

bb127:                                            ; No predecessors!
  unreachable, !dbg !10280
}

; <x86_64::registers::model_specific::EferFlags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN82_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17hca5363af54d7cb0cE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10282 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10285, metadata !DIExpression()), !dbg !10287
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10286, metadata !DIExpression()), !dbg !10288
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17h1cdf9c3f5e3c04feE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !10289
  ret i1 %0, !dbg !10290
}

; <x86_64::registers::model_specific::EferFlags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN81_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17hd43a2a39d388951bE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10291 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10294, metadata !DIExpression()), !dbg !10296
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10295, metadata !DIExpression()), !dbg !10297
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hfab9ad2c8c6777b5E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !10298
  ret i1 %0, !dbg !10299
}

; <x86_64::registers::model_specific::EferFlags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN84_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hb3db6e3a64f955a6E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10300 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10303, metadata !DIExpression()), !dbg !10305
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10304, metadata !DIExpression()), !dbg !10306
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h5485057207139f05E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !10307
  ret i1 %0, !dbg !10308
}

; <x86_64::registers::model_specific::EferFlags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN84_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h8d67d6d72e30f7cfE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10309 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10312, metadata !DIExpression()), !dbg !10314
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10313, metadata !DIExpression()), !dbg !10315
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h9ce4179746265d03E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !10316
  ret i1 %0, !dbg !10317
}

; x86_64::registers::model_specific::EferFlags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers14model_specific9EferFlags3all17hc115ea9aab3538b5E() unnamed_addr #0 !dbg !10318 {
start:
  ret i64 64769, !dbg !10321
}

; x86_64::registers::model_specific::EferFlags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers14model_specific9EferFlags4bits17h642d76b05ca55e73E(ptr align 8 %self) unnamed_addr #0 !dbg !10322 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10326, metadata !DIExpression()), !dbg !10327
  %0 = load i64, ptr %self, align 8, !dbg !10328, !noundef !25
  ret i64 %0, !dbg !10329
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::SYSTEM_CALL_EXTENSIONS
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$22SYSTEM_CALL_EXTENSIONS17hf45bf88183fc35e4E"(ptr align 8 %self) unnamed_addr #0 !dbg !10330 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10336, metadata !DIExpression()), !dbg !10338
  br i1 false, label %bb1, label %bb2, !dbg !10338

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10338, !noundef !25
  %_3 = and i64 %_4, 1, !dbg !10338
  %1 = icmp eq i64 %_3, 1, !dbg !10338
  %2 = zext i1 %1 to i8, !dbg !10338
  store i8 %2, ptr %0, align 1, !dbg !10338
  br label %bb3, !dbg !10338

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !10338
  br label %bb3, !dbg !10338

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !10339, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !10339
  ret i1 %4, !dbg !10339
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$16LONG_MODE_ENABLE17h286636201969181aE"(ptr align 8 %self) unnamed_addr #0 !dbg !10340 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10342, metadata !DIExpression()), !dbg !10344
  br i1 false, label %bb1, label %bb2, !dbg !10344

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10344, !noundef !25
  %_3 = and i64 %_4, 256, !dbg !10344
  %1 = icmp eq i64 %_3, 256, !dbg !10344
  %2 = zext i1 %1 to i8, !dbg !10344
  store i8 %2, ptr %0, align 1, !dbg !10344
  br label %bb3, !dbg !10344

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !10344
  br label %bb3, !dbg !10344

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !10345, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !10345
  ret i1 %4, !dbg !10345
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE_ACTIVE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$16LONG_MODE_ACTIVE17h0af2debe0366b351E"(ptr align 8 %self) unnamed_addr #0 !dbg !10346 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10348, metadata !DIExpression()), !dbg !10350
  br i1 false, label %bb1, label %bb2, !dbg !10350

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10350, !noundef !25
  %_3 = and i64 %_4, 1024, !dbg !10350
  %1 = icmp eq i64 %_3, 1024, !dbg !10350
  %2 = zext i1 %1 to i8, !dbg !10350
  store i8 %2, ptr %0, align 1, !dbg !10350
  br label %bb3, !dbg !10350

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !10350
  br label %bb3, !dbg !10350

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !10351, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !10351
  ret i1 %4, !dbg !10351
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::NO_EXECUTE_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17NO_EXECUTE_ENABLE17he08521500b3f1e2dE"(ptr align 8 %self) unnamed_addr #0 !dbg !10352 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10354, metadata !DIExpression()), !dbg !10356
  br i1 false, label %bb1, label %bb2, !dbg !10356

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10356, !noundef !25
  %_3 = and i64 %_4, 2048, !dbg !10356
  %1 = icmp eq i64 %_3, 2048, !dbg !10356
  %2 = zext i1 %1 to i8, !dbg !10356
  store i8 %2, ptr %0, align 1, !dbg !10356
  br label %bb3, !dbg !10356

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !10356
  br label %bb3, !dbg !10356

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !10357, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !10357
  ret i1 %4, !dbg !10357
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::SECURE_VIRTUAL_MACHINE_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$29SECURE_VIRTUAL_MACHINE_ENABLE17hf8ae65eca9ac40cfE"(ptr align 8 %self) unnamed_addr #0 !dbg !10358 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10360, metadata !DIExpression()), !dbg !10362
  br i1 false, label %bb1, label %bb2, !dbg !10362

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10362, !noundef !25
  %_3 = and i64 %_4, 4096, !dbg !10362
  %1 = icmp eq i64 %_3, 4096, !dbg !10362
  %2 = zext i1 %1 to i8, !dbg !10362
  store i8 %2, ptr %0, align 1, !dbg !10362
  br label %bb3, !dbg !10362

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !10362
  br label %bb3, !dbg !10362

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !10363, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !10363
  ret i1 %4, !dbg !10363
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE_SEGMENT_LIMIT_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$30LONG_MODE_SEGMENT_LIMIT_ENABLE17hec820dad34f7c2e3E"(ptr align 8 %self) unnamed_addr #0 !dbg !10364 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10366, metadata !DIExpression()), !dbg !10368
  br i1 false, label %bb1, label %bb2, !dbg !10368

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10368, !noundef !25
  %_3 = and i64 %_4, 8192, !dbg !10368
  %1 = icmp eq i64 %_3, 8192, !dbg !10368
  %2 = zext i1 %1 to i8, !dbg !10368
  store i8 %2, ptr %0, align 1, !dbg !10368
  br label %bb3, !dbg !10368

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !10368
  br label %bb3, !dbg !10368

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !10369, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !10369
  ret i1 %4, !dbg !10369
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::FAST_FXSAVE_FXRSTOR
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19FAST_FXSAVE_FXRSTOR17h090f677ade0fe5baE"(ptr align 8 %self) unnamed_addr #0 !dbg !10370 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10372, metadata !DIExpression()), !dbg !10374
  br i1 false, label %bb1, label %bb2, !dbg !10374

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10374, !noundef !25
  %_3 = and i64 %_4, 16384, !dbg !10374
  %1 = icmp eq i64 %_3, 16384, !dbg !10374
  %2 = zext i1 %1 to i8, !dbg !10374
  store i8 %2, ptr %0, align 1, !dbg !10374
  br label %bb3, !dbg !10374

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !10374
  br label %bb3, !dbg !10374

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !10375, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !10375
  ret i1 %4, !dbg !10375
}

; <x86_64::registers::model_specific::EferFlags as <x86_64::registers::model_specific::EferFlags as core::fmt::Debug>::fmt::__BitFlags>::TRANSLATION_CACHE_EXTENSION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$27TRANSLATION_CACHE_EXTENSION17hc5bd6a6dd7846d5eE"(ptr align 8 %self) unnamed_addr #0 !dbg !10376 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10378, metadata !DIExpression()), !dbg !10380
  br i1 false, label %bb1, label %bb2, !dbg !10380

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10380, !noundef !25
  %_3 = and i64 %_4, 32768, !dbg !10380
  %1 = icmp eq i64 %_3, 32768, !dbg !10380
  %2 = zext i1 %1 to i8, !dbg !10380
  store i8 %2, ptr %0, align 1, !dbg !10380
  br label %bb3, !dbg !10380

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !10380
  br label %bb3, !dbg !10380

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !10381, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !10381
  ret i1 %4, !dbg !10381
}

; <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h6548c570d7c6bbbeE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10382 {
start:
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_170 = alloca i8, align 1
  %_162 = alloca i8, align 1
  %_155 = alloca i8, align 1
  %_148 = alloca i8, align 1
  %_145 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_133 = alloca i8, align 1
  %_126 = alloca i8, align 1
  %_116 = alloca i8, align 1
  %_109 = alloca i8, align 1
  %_99 = alloca i8, align 1
  %_92 = alloca i8, align 1
  %_82 = alloca i8, align 1
  %_75 = alloca i8, align 1
  %_65 = alloca i8, align 1
  %_58 = alloca i8, align 1
  %_48 = alloca i8, align 1
  %_41 = alloca i8, align 1
  %_31 = alloca i8, align 1
  %_24 = alloca i8, align 1
  %_14 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10391, metadata !DIExpression()), !dbg !10477
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10392, metadata !DIExpression()), !dbg !10478
  call void @llvm.dbg.declare(metadata ptr %first, metadata !10393, metadata !DIExpression()), !dbg !10479
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !10395, metadata !DIExpression()), !dbg !10480
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !10397, metadata !DIExpression()), !dbg !10481
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !10399, metadata !DIExpression()), !dbg !10482
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !10401, metadata !DIExpression()), !dbg !10483
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !10403, metadata !DIExpression()), !dbg !10484
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !10405, metadata !DIExpression()), !dbg !10485
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !10407, metadata !DIExpression()), !dbg !10486
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !10409, metadata !DIExpression()), !dbg !10487
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !10411, metadata !DIExpression()), !dbg !10488
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !10413, metadata !DIExpression()), !dbg !10489
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !10415, metadata !DIExpression()), !dbg !10490
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !10417, metadata !DIExpression()), !dbg !10491
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !10419, metadata !DIExpression()), !dbg !10492
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !10421, metadata !DIExpression()), !dbg !10493
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !10423, metadata !DIExpression()), !dbg !10494
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !10425, metadata !DIExpression()), !dbg !10495
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !10427, metadata !DIExpression()), !dbg !10496
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !10429, metadata !DIExpression()), !dbg !10497
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !10431, metadata !DIExpression()), !dbg !10498
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !10433, metadata !DIExpression()), !dbg !10499
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !10435, metadata !DIExpression()), !dbg !10500
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !10437, metadata !DIExpression()), !dbg !10501
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !10439, metadata !DIExpression()), !dbg !10502
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !10441, metadata !DIExpression()), !dbg !10503
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !10443, metadata !DIExpression()), !dbg !10504
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !10445, metadata !DIExpression()), !dbg !10505
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !10447, metadata !DIExpression()), !dbg !10506
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !10449, metadata !DIExpression()), !dbg !10507
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !10451, metadata !DIExpression()), !dbg !10508
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !10453, metadata !DIExpression()), !dbg !10509
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !10455, metadata !DIExpression()), !dbg !10510
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !10457, metadata !DIExpression()), !dbg !10511
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !10459, metadata !DIExpression()), !dbg !10512
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !10461, metadata !DIExpression()), !dbg !10513
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !10463, metadata !DIExpression()), !dbg !10514
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !10465, metadata !DIExpression()), !dbg !10515
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !10467, metadata !DIExpression()), !dbg !10516
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !10469, metadata !DIExpression()), !dbg !10517
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !10471, metadata !DIExpression()), !dbg !10518
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !10473, metadata !DIExpression()), !dbg !10519
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !10475, metadata !DIExpression()), !dbg !10520
  store i8 1, ptr %first, align 1, !dbg !10521
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::SS_ENABLE
  %_4 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9SS_ENABLE17hecbcc45531f8839aE"(ptr align 8 %self) #8, !dbg !10522
  br i1 %_4, label %bb2, label %bb13, !dbg !10522

bb13:                                             ; preds = %bb8, %start
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::SS_WRITE_ENABLE
  %_21 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15SS_WRITE_ENABLE17hde8bb92a9043016eE"(ptr align 8 %self) #8, !dbg !10522
  br i1 %_21, label %bb15, label %bb26, !dbg !10522

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !10523, !range !1608, !noundef !25
  %_6 = trunc i8 %1 to i1, !dbg !10523
  %_5 = xor i1 %_6, true, !dbg !10524
  br i1 %_5, label %bb3, label %bb8, !dbg !10524

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !10525
; call core::fmt::Formatter::write_str
  %_15 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10091, i64 9) #8, !dbg !10526
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_15) #8, !dbg !10526
  %3 = zext i1 %2 to i8, !dbg !10526
  store i8 %3, ptr %_14, align 1, !dbg !10526
  %4 = load i8, ptr %_14, align 1, !dbg !10526, !range !1608, !noundef !25
  %5 = trunc i8 %4 to i1, !dbg !10526
  %_17 = zext i1 %5 to i64, !dbg !10526
  %6 = icmp eq i64 %_17, 0, !dbg !10526
  br i1 %6, label %bb13, label %bb12, !dbg !10526

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10527
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_8) #8, !dbg !10527
  %8 = zext i1 %7 to i8, !dbg !10527
  store i8 %8, ptr %_7, align 1, !dbg !10527
  %9 = load i8, ptr %_7, align 1, !dbg !10527, !range !1608, !noundef !25
  %10 = trunc i8 %9 to i1, !dbg !10527
  %_10 = zext i1 %10 to i64, !dbg !10527
  %11 = icmp eq i64 %_10, 0, !dbg !10527
  br i1 %11, label %bb8, label %bb7, !dbg !10527

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10090) #8, !dbg !10528
  %13 = zext i1 %12 to i8, !dbg !10528
  store i8 %13, ptr %0, align 1, !dbg !10528
  br label %bb130, !dbg !10528

bb6:                                              ; No predecessors!
  unreachable, !dbg !10527

bb130:                                            ; preds = %bb129, %bb128, %bb122, %bb118, %bb112, %bb103, %bb98, %bb90, %bb85, %bb77, %bb72, %bb64, %bb59, %bb51, %bb46, %bb38, %bb33, %bb25, %bb20, %bb12, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !10529, !range !1608, !noundef !25
  %15 = trunc i8 %14 to i1, !dbg !10529
  ret i1 %15, !dbg !10529

bb12:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10090) #8, !dbg !10530
  %17 = zext i1 %16 to i8, !dbg !10530
  store i8 %17, ptr %0, align 1, !dbg !10530
  br label %bb130, !dbg !10530

bb11:                                             ; No predecessors!
  unreachable, !dbg !10526

bb26:                                             ; preds = %bb21, %bb13
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_ENABLE
  %_38 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10IBT_ENABLE17h58ea0ef88f8c1b97E"(ptr align 8 %self) #8, !dbg !10522
  br i1 %_38, label %bb28, label %bb39, !dbg !10522

bb15:                                             ; preds = %bb13
  %18 = load i8, ptr %first, align 1, !dbg !10523, !range !1608, !noundef !25
  %_23 = trunc i8 %18 to i1, !dbg !10523
  %_22 = xor i1 %_23, true, !dbg !10524
  br i1 %_22, label %bb16, label %bb21, !dbg !10524

bb21:                                             ; preds = %bb16, %bb15
  store i8 0, ptr %first, align 1, !dbg !10525
; call core::fmt::Formatter::write_str
  %_32 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10093, i64 15) #8, !dbg !10526
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_32) #8, !dbg !10526
  %20 = zext i1 %19 to i8, !dbg !10526
  store i8 %20, ptr %_31, align 1, !dbg !10526
  %21 = load i8, ptr %_31, align 1, !dbg !10526, !range !1608, !noundef !25
  %22 = trunc i8 %21 to i1, !dbg !10526
  %_34 = zext i1 %22 to i64, !dbg !10526
  %23 = icmp eq i64 %_34, 0, !dbg !10526
  br i1 %23, label %bb26, label %bb25, !dbg !10526

bb16:                                             ; preds = %bb15
; call core::fmt::Formatter::write_str
  %_25 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10527
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_25) #8, !dbg !10527
  %25 = zext i1 %24 to i8, !dbg !10527
  store i8 %25, ptr %_24, align 1, !dbg !10527
  %26 = load i8, ptr %_24, align 1, !dbg !10527, !range !1608, !noundef !25
  %27 = trunc i8 %26 to i1, !dbg !10527
  %_27 = zext i1 %27 to i64, !dbg !10527
  %28 = icmp eq i64 %_27, 0, !dbg !10527
  br i1 %28, label %bb21, label %bb20, !dbg !10527

bb20:                                             ; preds = %bb16
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10090) #8, !dbg !10531
  %30 = zext i1 %29 to i8, !dbg !10531
  store i8 %30, ptr %0, align 1, !dbg !10531
  br label %bb130, !dbg !10531

bb19:                                             ; No predecessors!
  unreachable, !dbg !10527

bb25:                                             ; preds = %bb21
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10090) #8, !dbg !10532
  %32 = zext i1 %31 to i8, !dbg !10532
  store i8 %32, ptr %0, align 1, !dbg !10532
  br label %bb130, !dbg !10532

bb24:                                             ; No predecessors!
  unreachable, !dbg !10526

bb39:                                             ; preds = %bb34, %bb26
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_LEGACY_ENABLE
  %_55 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17IBT_LEGACY_ENABLE17h1aba4f5ee5826200E"(ptr align 8 %self) #8, !dbg !10522
  br i1 %_55, label %bb41, label %bb52, !dbg !10522

bb28:                                             ; preds = %bb26
  %33 = load i8, ptr %first, align 1, !dbg !10523, !range !1608, !noundef !25
  %_40 = trunc i8 %33 to i1, !dbg !10523
  %_39 = xor i1 %_40, true, !dbg !10524
  br i1 %_39, label %bb29, label %bb34, !dbg !10524

bb34:                                             ; preds = %bb29, %bb28
  store i8 0, ptr %first, align 1, !dbg !10525
; call core::fmt::Formatter::write_str
  %_49 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10095, i64 10) #8, !dbg !10526
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_49) #8, !dbg !10526
  %35 = zext i1 %34 to i8, !dbg !10526
  store i8 %35, ptr %_48, align 1, !dbg !10526
  %36 = load i8, ptr %_48, align 1, !dbg !10526, !range !1608, !noundef !25
  %37 = trunc i8 %36 to i1, !dbg !10526
  %_51 = zext i1 %37 to i64, !dbg !10526
  %38 = icmp eq i64 %_51, 0, !dbg !10526
  br i1 %38, label %bb39, label %bb38, !dbg !10526

bb29:                                             ; preds = %bb28
; call core::fmt::Formatter::write_str
  %_42 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10527
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_42) #8, !dbg !10527
  %40 = zext i1 %39 to i8, !dbg !10527
  store i8 %40, ptr %_41, align 1, !dbg !10527
  %41 = load i8, ptr %_41, align 1, !dbg !10527, !range !1608, !noundef !25
  %42 = trunc i8 %41 to i1, !dbg !10527
  %_44 = zext i1 %42 to i64, !dbg !10527
  %43 = icmp eq i64 %_44, 0, !dbg !10527
  br i1 %43, label %bb34, label %bb33, !dbg !10527

bb33:                                             ; preds = %bb29
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10090) #8, !dbg !10533
  %45 = zext i1 %44 to i8, !dbg !10533
  store i8 %45, ptr %0, align 1, !dbg !10533
  br label %bb130, !dbg !10533

bb32:                                             ; No predecessors!
  unreachable, !dbg !10527

bb38:                                             ; preds = %bb34
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10090) #8, !dbg !10534
  %47 = zext i1 %46 to i8, !dbg !10534
  store i8 %47, ptr %0, align 1, !dbg !10534
  br label %bb130, !dbg !10534

bb37:                                             ; No predecessors!
  unreachable, !dbg !10526

bb52:                                             ; preds = %bb47, %bb39
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_NO_TRACK_ENABLE
  %_72 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19IBT_NO_TRACK_ENABLE17h40bfadaa50f882dcE"(ptr align 8 %self) #8, !dbg !10522
  br i1 %_72, label %bb54, label %bb65, !dbg !10522

bb41:                                             ; preds = %bb39
  %48 = load i8, ptr %first, align 1, !dbg !10523, !range !1608, !noundef !25
  %_57 = trunc i8 %48 to i1, !dbg !10523
  %_56 = xor i1 %_57, true, !dbg !10524
  br i1 %_56, label %bb42, label %bb47, !dbg !10524

bb47:                                             ; preds = %bb42, %bb41
  store i8 0, ptr %first, align 1, !dbg !10525
; call core::fmt::Formatter::write_str
  %_66 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10097, i64 17) #8, !dbg !10526
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_66) #8, !dbg !10526
  %50 = zext i1 %49 to i8, !dbg !10526
  store i8 %50, ptr %_65, align 1, !dbg !10526
  %51 = load i8, ptr %_65, align 1, !dbg !10526, !range !1608, !noundef !25
  %52 = trunc i8 %51 to i1, !dbg !10526
  %_68 = zext i1 %52 to i64, !dbg !10526
  %53 = icmp eq i64 %_68, 0, !dbg !10526
  br i1 %53, label %bb52, label %bb51, !dbg !10526

bb42:                                             ; preds = %bb41
; call core::fmt::Formatter::write_str
  %_59 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10527
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_59) #8, !dbg !10527
  %55 = zext i1 %54 to i8, !dbg !10527
  store i8 %55, ptr %_58, align 1, !dbg !10527
  %56 = load i8, ptr %_58, align 1, !dbg !10527, !range !1608, !noundef !25
  %57 = trunc i8 %56 to i1, !dbg !10527
  %_61 = zext i1 %57 to i64, !dbg !10527
  %58 = icmp eq i64 %_61, 0, !dbg !10527
  br i1 %58, label %bb47, label %bb46, !dbg !10527

bb46:                                             ; preds = %bb42
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10090) #8, !dbg !10535
  %60 = zext i1 %59 to i8, !dbg !10535
  store i8 %60, ptr %0, align 1, !dbg !10535
  br label %bb130, !dbg !10535

bb45:                                             ; No predecessors!
  unreachable, !dbg !10527

bb51:                                             ; preds = %bb47
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10090) #8, !dbg !10536
  %62 = zext i1 %61 to i8, !dbg !10536
  store i8 %62, ptr %0, align 1, !dbg !10536
  br label %bb130, !dbg !10536

bb50:                                             ; No predecessors!
  unreachable, !dbg !10526

bb65:                                             ; preds = %bb60, %bb52
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_LEGACY_SUPPRESS_ENABLE
  %_89 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26IBT_LEGACY_SUPPRESS_ENABLE17hd9b7b8ab0294ceedE"(ptr align 8 %self) #8, !dbg !10522
  br i1 %_89, label %bb67, label %bb78, !dbg !10522

bb54:                                             ; preds = %bb52
  %63 = load i8, ptr %first, align 1, !dbg !10523, !range !1608, !noundef !25
  %_74 = trunc i8 %63 to i1, !dbg !10523
  %_73 = xor i1 %_74, true, !dbg !10524
  br i1 %_73, label %bb55, label %bb60, !dbg !10524

bb60:                                             ; preds = %bb55, %bb54
  store i8 0, ptr %first, align 1, !dbg !10525
; call core::fmt::Formatter::write_str
  %_83 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10099, i64 19) #8, !dbg !10526
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_83) #8, !dbg !10526
  %65 = zext i1 %64 to i8, !dbg !10526
  store i8 %65, ptr %_82, align 1, !dbg !10526
  %66 = load i8, ptr %_82, align 1, !dbg !10526, !range !1608, !noundef !25
  %67 = trunc i8 %66 to i1, !dbg !10526
  %_85 = zext i1 %67 to i64, !dbg !10526
  %68 = icmp eq i64 %_85, 0, !dbg !10526
  br i1 %68, label %bb65, label %bb64, !dbg !10526

bb55:                                             ; preds = %bb54
; call core::fmt::Formatter::write_str
  %_76 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10527
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_76) #8, !dbg !10527
  %70 = zext i1 %69 to i8, !dbg !10527
  store i8 %70, ptr %_75, align 1, !dbg !10527
  %71 = load i8, ptr %_75, align 1, !dbg !10527, !range !1608, !noundef !25
  %72 = trunc i8 %71 to i1, !dbg !10527
  %_78 = zext i1 %72 to i64, !dbg !10527
  %73 = icmp eq i64 %_78, 0, !dbg !10527
  br i1 %73, label %bb60, label %bb59, !dbg !10527

bb59:                                             ; preds = %bb55
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10090) #8, !dbg !10537
  %75 = zext i1 %74 to i8, !dbg !10537
  store i8 %75, ptr %0, align 1, !dbg !10537
  br label %bb130, !dbg !10537

bb58:                                             ; No predecessors!
  unreachable, !dbg !10527

bb64:                                             ; preds = %bb60
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10090) #8, !dbg !10538
  %77 = zext i1 %76 to i8, !dbg !10538
  store i8 %77, ptr %0, align 1, !dbg !10538
  br label %bb130, !dbg !10538

bb63:                                             ; No predecessors!
  unreachable, !dbg !10526

bb78:                                             ; preds = %bb73, %bb65
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_SUPPRESS_ENABLE
  %_106 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19IBT_SUPPRESS_ENABLE17h305ced2577e8dde7E"(ptr align 8 %self) #8, !dbg !10522
  br i1 %_106, label %bb80, label %bb91, !dbg !10522

bb67:                                             ; preds = %bb65
  %78 = load i8, ptr %first, align 1, !dbg !10523, !range !1608, !noundef !25
  %_91 = trunc i8 %78 to i1, !dbg !10523
  %_90 = xor i1 %_91, true, !dbg !10524
  br i1 %_90, label %bb68, label %bb73, !dbg !10524

bb73:                                             ; preds = %bb68, %bb67
  store i8 0, ptr %first, align 1, !dbg !10525
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10101, i64 26) #8, !dbg !10526
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_100) #8, !dbg !10526
  %80 = zext i1 %79 to i8, !dbg !10526
  store i8 %80, ptr %_99, align 1, !dbg !10526
  %81 = load i8, ptr %_99, align 1, !dbg !10526, !range !1608, !noundef !25
  %82 = trunc i8 %81 to i1, !dbg !10526
  %_102 = zext i1 %82 to i64, !dbg !10526
  %83 = icmp eq i64 %_102, 0, !dbg !10526
  br i1 %83, label %bb78, label %bb77, !dbg !10526

bb68:                                             ; preds = %bb67
; call core::fmt::Formatter::write_str
  %_93 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10527
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_93) #8, !dbg !10527
  %85 = zext i1 %84 to i8, !dbg !10527
  store i8 %85, ptr %_92, align 1, !dbg !10527
  %86 = load i8, ptr %_92, align 1, !dbg !10527, !range !1608, !noundef !25
  %87 = trunc i8 %86 to i1, !dbg !10527
  %_95 = zext i1 %87 to i64, !dbg !10527
  %88 = icmp eq i64 %_95, 0, !dbg !10527
  br i1 %88, label %bb73, label %bb72, !dbg !10527

bb72:                                             ; preds = %bb68
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10090) #8, !dbg !10539
  %90 = zext i1 %89 to i8, !dbg !10539
  store i8 %90, ptr %0, align 1, !dbg !10539
  br label %bb130, !dbg !10539

bb71:                                             ; No predecessors!
  unreachable, !dbg !10527

bb77:                                             ; preds = %bb73
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10090) #8, !dbg !10540
  %92 = zext i1 %91 to i8, !dbg !10540
  store i8 %92, ptr %0, align 1, !dbg !10540
  br label %bb130, !dbg !10540

bb76:                                             ; No predecessors!
  unreachable, !dbg !10526

bb91:                                             ; preds = %bb86, %bb78
; call <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_TRACKED
  %_123 = call zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11IBT_TRACKED17h3437704b88864965E"(ptr align 8 %self) #8, !dbg !10522
  br i1 %_123, label %bb93, label %bb104, !dbg !10522

bb80:                                             ; preds = %bb78
  %93 = load i8, ptr %first, align 1, !dbg !10523, !range !1608, !noundef !25
  %_108 = trunc i8 %93 to i1, !dbg !10523
  %_107 = xor i1 %_108, true, !dbg !10524
  br i1 %_107, label %bb81, label %bb86, !dbg !10524

bb86:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !10525
; call core::fmt::Formatter::write_str
  %_117 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10103, i64 19) #8, !dbg !10526
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_117) #8, !dbg !10526
  %95 = zext i1 %94 to i8, !dbg !10526
  store i8 %95, ptr %_116, align 1, !dbg !10526
  %96 = load i8, ptr %_116, align 1, !dbg !10526, !range !1608, !noundef !25
  %97 = trunc i8 %96 to i1, !dbg !10526
  %_119 = zext i1 %97 to i64, !dbg !10526
  %98 = icmp eq i64 %_119, 0, !dbg !10526
  br i1 %98, label %bb91, label %bb90, !dbg !10526

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_110 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10527
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_110) #8, !dbg !10527
  %100 = zext i1 %99 to i8, !dbg !10527
  store i8 %100, ptr %_109, align 1, !dbg !10527
  %101 = load i8, ptr %_109, align 1, !dbg !10527, !range !1608, !noundef !25
  %102 = trunc i8 %101 to i1, !dbg !10527
  %_112 = zext i1 %102 to i64, !dbg !10527
  %103 = icmp eq i64 %_112, 0, !dbg !10527
  br i1 %103, label %bb86, label %bb85, !dbg !10527

bb85:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10090) #8, !dbg !10541
  %105 = zext i1 %104 to i8, !dbg !10541
  store i8 %105, ptr %0, align 1, !dbg !10541
  br label %bb130, !dbg !10541

bb84:                                             ; No predecessors!
  unreachable, !dbg !10527

bb90:                                             ; preds = %bb86
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10090) #8, !dbg !10542
  %107 = zext i1 %106 to i8, !dbg !10542
  store i8 %107, ptr %0, align 1, !dbg !10542
  br label %bb130, !dbg !10542

bb89:                                             ; No predecessors!
  unreachable, !dbg !10526

bb104:                                            ; preds = %bb99, %bb91
  %_141 = load i64, ptr %self, align 8, !dbg !10543, !noundef !25
; call x86_64::registers::model_specific::CetFlags::all
  %108 = call i64 @_ZN6x86_649registers14model_specific8CetFlags3all17hd253bfcaf50b5387E() #8, !dbg !10544
  store i64 %108, ptr %_145, align 8, !dbg !10544
; call x86_64::registers::model_specific::CetFlags::bits
  %_143 = call i64 @_ZN6x86_649registers14model_specific8CetFlags4bits17h149cf642c8f7a2c4E(ptr align 8 %_145) #8, !dbg !10544
  %_142 = xor i64 %_143, -1, !dbg !10545
  %109 = and i64 %_141, %_142, !dbg !10543
  store i64 %109, ptr %extra_bits, align 8, !dbg !10543
  %110 = load i64, ptr %extra_bits, align 8, !dbg !10546, !noundef !25
  %111 = icmp eq i64 %110, 0, !dbg !10546
  br i1 %111, label %bb123, label %bb107, !dbg !10546

bb93:                                             ; preds = %bb91
  %112 = load i8, ptr %first, align 1, !dbg !10523, !range !1608, !noundef !25
  %_125 = trunc i8 %112 to i1, !dbg !10523
  %_124 = xor i1 %_125, true, !dbg !10524
  br i1 %_124, label %bb94, label %bb99, !dbg !10524

bb99:                                             ; preds = %bb94, %bb93
  store i8 0, ptr %first, align 1, !dbg !10525
; call core::fmt::Formatter::write_str
  %_134 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10105, i64 11) #8, !dbg !10526
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %113 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_134) #8, !dbg !10526
  %114 = zext i1 %113 to i8, !dbg !10526
  store i8 %114, ptr %_133, align 1, !dbg !10526
  %115 = load i8, ptr %_133, align 1, !dbg !10526, !range !1608, !noundef !25
  %116 = trunc i8 %115 to i1, !dbg !10526
  %_136 = zext i1 %116 to i64, !dbg !10526
  %117 = icmp eq i64 %_136, 0, !dbg !10526
  br i1 %117, label %bb104, label %bb103, !dbg !10526

bb94:                                             ; preds = %bb93
; call core::fmt::Formatter::write_str
  %_127 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10527
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %118 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_127) #8, !dbg !10527
  %119 = zext i1 %118 to i8, !dbg !10527
  store i8 %119, ptr %_126, align 1, !dbg !10527
  %120 = load i8, ptr %_126, align 1, !dbg !10527, !range !1608, !noundef !25
  %121 = trunc i8 %120 to i1, !dbg !10527
  %_129 = zext i1 %121 to i64, !dbg !10527
  %122 = icmp eq i64 %_129, 0, !dbg !10527
  br i1 %122, label %bb99, label %bb98, !dbg !10527

bb98:                                             ; preds = %bb94
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %123 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10090) #8, !dbg !10547
  %124 = zext i1 %123 to i8, !dbg !10547
  store i8 %124, ptr %0, align 1, !dbg !10547
  br label %bb130, !dbg !10547

bb97:                                             ; No predecessors!
  unreachable, !dbg !10527

bb103:                                            ; preds = %bb99
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %125 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10090) #8, !dbg !10548
  %126 = zext i1 %125 to i8, !dbg !10548
  store i8 %126, ptr %0, align 1, !dbg !10548
  br label %bb130, !dbg !10548

bb102:                                            ; No predecessors!
  unreachable, !dbg !10526

bb123:                                            ; preds = %bb116, %bb104
  %127 = load i8, ptr %first, align 1, !dbg !10549, !range !1608, !noundef !25
  %_169 = trunc i8 %127 to i1, !dbg !10549
  br i1 %_169, label %bb124, label %bb129, !dbg !10549

bb107:                                            ; preds = %bb104
  %128 = load i8, ptr %first, align 1, !dbg !10550, !range !1608, !noundef !25
  %_147 = trunc i8 %128 to i1, !dbg !10550
  %_146 = xor i1 %_147, true, !dbg !10551
  br i1 %_146, label %bb108, label %bb113, !dbg !10551

bb113:                                            ; preds = %bb108, %bb107
  store i8 0, ptr %first, align 1, !dbg !10552
; call core::fmt::Formatter::write_str
  %_156 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10466, i64 2) #8, !dbg !10553
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_156) #8, !dbg !10553
  %130 = zext i1 %129 to i8, !dbg !10553
  store i8 %130, ptr %_155, align 1, !dbg !10553
  %131 = load i8, ptr %_155, align 1, !dbg !10553, !range !1608, !noundef !25
  %132 = trunc i8 %131 to i1, !dbg !10553
  %_158 = zext i1 %132 to i64, !dbg !10553
  %133 = icmp eq i64 %_158, 0, !dbg !10553
  br i1 %133, label %bb116, label %bb118, !dbg !10553

bb108:                                            ; preds = %bb107
; call core::fmt::Formatter::write_str
  %_149 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10554
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %134 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_149) #8, !dbg !10554
  %135 = zext i1 %134 to i8, !dbg !10554
  store i8 %135, ptr %_148, align 1, !dbg !10554
  %136 = load i8, ptr %_148, align 1, !dbg !10554, !range !1608, !noundef !25
  %137 = trunc i8 %136 to i1, !dbg !10554
  %_151 = zext i1 %137 to i64, !dbg !10554
  %138 = icmp eq i64 %_151, 0, !dbg !10554
  br i1 %138, label %bb113, label %bb112, !dbg !10554

bb112:                                            ; preds = %bb108
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %139 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10090) #8, !dbg !10555
  %140 = zext i1 %139 to i8, !dbg !10555
  store i8 %140, ptr %0, align 1, !dbg !10555
  br label %bb130, !dbg !10555

bb111:                                            ; No predecessors!
  unreachable, !dbg !10554

bb116:                                            ; preds = %bb113
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_163 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h5485057207139f05E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !10556
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %141 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_163) #8, !dbg !10556
  %142 = zext i1 %141 to i8, !dbg !10556
  store i8 %142, ptr %_162, align 1, !dbg !10556
  %143 = load i8, ptr %_162, align 1, !dbg !10556, !range !1608, !noundef !25
  %144 = trunc i8 %143 to i1, !dbg !10556
  %_165 = zext i1 %144 to i64, !dbg !10556
  %145 = icmp eq i64 %_165, 0, !dbg !10556
  br i1 %145, label %bb123, label %bb122, !dbg !10556

bb118:                                            ; preds = %bb113
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %146 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10090) #8, !dbg !10557
  %147 = zext i1 %146 to i8, !dbg !10557
  store i8 %147, ptr %0, align 1, !dbg !10557
  br label %bb130, !dbg !10557

bb117:                                            ; No predecessors!
  unreachable, !dbg !10553

bb122:                                            ; preds = %bb116
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %148 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10090) #8, !dbg !10558
  %149 = zext i1 %148 to i8, !dbg !10558
  store i8 %149, ptr %0, align 1, !dbg !10558
  br label %bb130, !dbg !10558

bb121:                                            ; No predecessors!
  unreachable, !dbg !10556

bb129:                                            ; preds = %bb124, %bb123
  store i8 0, ptr %0, align 1, !dbg !10559
  br label %bb130, !dbg !10529

bb124:                                            ; preds = %bb123
; call core::fmt::Formatter::write_str
  %_171 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10467, i64 7) #8, !dbg !10560
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %150 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_171) #8, !dbg !10560
  %151 = zext i1 %150 to i8, !dbg !10560
  store i8 %151, ptr %_170, align 1, !dbg !10560
  %152 = load i8, ptr %_170, align 1, !dbg !10560, !range !1608, !noundef !25
  %153 = trunc i8 %152 to i1, !dbg !10560
  %_173 = zext i1 %153 to i64, !dbg !10560
  %154 = icmp eq i64 %_173, 0, !dbg !10560
  br i1 %154, label %bb129, label %bb128, !dbg !10560

bb128:                                            ; preds = %bb124
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %155 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10090) #8, !dbg !10561
  %156 = zext i1 %155 to i8, !dbg !10561
  store i8 %156, ptr %0, align 1, !dbg !10561
  br label %bb130, !dbg !10561

bb127:                                            ; No predecessors!
  unreachable, !dbg !10560
}

; <x86_64::registers::model_specific::CetFlags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN81_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17hffedec4d8ed40b9fE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10562 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10565, metadata !DIExpression()), !dbg !10567
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10566, metadata !DIExpression()), !dbg !10568
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17h1cdf9c3f5e3c04feE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !10569
  ret i1 %0, !dbg !10570
}

; <x86_64::registers::model_specific::CetFlags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17h06aa5381346d884cE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10571 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10574, metadata !DIExpression()), !dbg !10576
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10575, metadata !DIExpression()), !dbg !10577
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hfab9ad2c8c6777b5E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !10578
  ret i1 %0, !dbg !10579
}

; <x86_64::registers::model_specific::CetFlags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN83_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h4be022d851b0b163E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10580 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10583, metadata !DIExpression()), !dbg !10585
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10584, metadata !DIExpression()), !dbg !10586
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h5485057207139f05E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !10587
  ret i1 %0, !dbg !10588
}

; <x86_64::registers::model_specific::CetFlags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN83_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h7a60461e64fc1044E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10589 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10592, metadata !DIExpression()), !dbg !10594
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10593, metadata !DIExpression()), !dbg !10595
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h9ce4179746265d03E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !10596
  ret i1 %0, !dbg !10597
}

; x86_64::registers::model_specific::CetFlags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers14model_specific8CetFlags3all17hd253bfcaf50b5387E() unnamed_addr #0 !dbg !10598 {
start:
  ret i64 3135, !dbg !10601
}

; x86_64::registers::model_specific::CetFlags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers14model_specific8CetFlags4bits17h149cf642c8f7a2c4E(ptr align 8 %self) unnamed_addr #0 !dbg !10602 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10606, metadata !DIExpression()), !dbg !10607
  %0 = load i64, ptr %self, align 8, !dbg !10608, !noundef !25
  ret i64 %0, !dbg !10609
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::SS_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9SS_ENABLE17hecbcc45531f8839aE"(ptr align 8 %self) unnamed_addr #0 !dbg !10610 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10616, metadata !DIExpression()), !dbg !10618
  br i1 false, label %bb1, label %bb2, !dbg !10618

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10618, !noundef !25
  %_3 = and i64 %_4, 1, !dbg !10618
  %1 = icmp eq i64 %_3, 1, !dbg !10618
  %2 = zext i1 %1 to i8, !dbg !10618
  store i8 %2, ptr %0, align 1, !dbg !10618
  br label %bb3, !dbg !10618

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !10618
  br label %bb3, !dbg !10618

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !10619, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !10619
  ret i1 %4, !dbg !10619
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::SS_WRITE_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15SS_WRITE_ENABLE17hde8bb92a9043016eE"(ptr align 8 %self) unnamed_addr #0 !dbg !10620 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10622, metadata !DIExpression()), !dbg !10624
  br i1 false, label %bb1, label %bb2, !dbg !10624

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10624, !noundef !25
  %_3 = and i64 %_4, 2, !dbg !10624
  %1 = icmp eq i64 %_3, 2, !dbg !10624
  %2 = zext i1 %1 to i8, !dbg !10624
  store i8 %2, ptr %0, align 1, !dbg !10624
  br label %bb3, !dbg !10624

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !10624
  br label %bb3, !dbg !10624

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !10625, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !10625
  ret i1 %4, !dbg !10625
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10IBT_ENABLE17h58ea0ef88f8c1b97E"(ptr align 8 %self) unnamed_addr #0 !dbg !10626 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10628, metadata !DIExpression()), !dbg !10630
  br i1 false, label %bb1, label %bb2, !dbg !10630

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10630, !noundef !25
  %_3 = and i64 %_4, 4, !dbg !10630
  %1 = icmp eq i64 %_3, 4, !dbg !10630
  %2 = zext i1 %1 to i8, !dbg !10630
  store i8 %2, ptr %0, align 1, !dbg !10630
  br label %bb3, !dbg !10630

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !10630
  br label %bb3, !dbg !10630

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !10631, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !10631
  ret i1 %4, !dbg !10631
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_LEGACY_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17IBT_LEGACY_ENABLE17h1aba4f5ee5826200E"(ptr align 8 %self) unnamed_addr #0 !dbg !10632 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10634, metadata !DIExpression()), !dbg !10636
  br i1 false, label %bb1, label %bb2, !dbg !10636

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10636, !noundef !25
  %_3 = and i64 %_4, 8, !dbg !10636
  %1 = icmp eq i64 %_3, 8, !dbg !10636
  %2 = zext i1 %1 to i8, !dbg !10636
  store i8 %2, ptr %0, align 1, !dbg !10636
  br label %bb3, !dbg !10636

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !10636
  br label %bb3, !dbg !10636

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !10637, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !10637
  ret i1 %4, !dbg !10637
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_NO_TRACK_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19IBT_NO_TRACK_ENABLE17h40bfadaa50f882dcE"(ptr align 8 %self) unnamed_addr #0 !dbg !10638 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10640, metadata !DIExpression()), !dbg !10642
  br i1 false, label %bb1, label %bb2, !dbg !10642

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10642, !noundef !25
  %_3 = and i64 %_4, 16, !dbg !10642
  %1 = icmp eq i64 %_3, 16, !dbg !10642
  %2 = zext i1 %1 to i8, !dbg !10642
  store i8 %2, ptr %0, align 1, !dbg !10642
  br label %bb3, !dbg !10642

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !10642
  br label %bb3, !dbg !10642

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !10643, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !10643
  ret i1 %4, !dbg !10643
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_LEGACY_SUPPRESS_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26IBT_LEGACY_SUPPRESS_ENABLE17hd9b7b8ab0294ceedE"(ptr align 8 %self) unnamed_addr #0 !dbg !10644 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10646, metadata !DIExpression()), !dbg !10648
  br i1 false, label %bb1, label %bb2, !dbg !10648

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10648, !noundef !25
  %_3 = and i64 %_4, 32, !dbg !10648
  %1 = icmp eq i64 %_3, 32, !dbg !10648
  %2 = zext i1 %1 to i8, !dbg !10648
  store i8 %2, ptr %0, align 1, !dbg !10648
  br label %bb3, !dbg !10648

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !10648
  br label %bb3, !dbg !10648

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !10649, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !10649
  ret i1 %4, !dbg !10649
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_SUPPRESS_ENABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19IBT_SUPPRESS_ENABLE17h305ced2577e8dde7E"(ptr align 8 %self) unnamed_addr #0 !dbg !10650 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10652, metadata !DIExpression()), !dbg !10654
  br i1 false, label %bb1, label %bb2, !dbg !10654

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10654, !noundef !25
  %_3 = and i64 %_4, 1024, !dbg !10654
  %1 = icmp eq i64 %_3, 1024, !dbg !10654
  %2 = zext i1 %1 to i8, !dbg !10654
  store i8 %2, ptr %0, align 1, !dbg !10654
  br label %bb3, !dbg !10654

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !10654
  br label %bb3, !dbg !10654

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !10655, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !10655
  ret i1 %4, !dbg !10655
}

; <x86_64::registers::model_specific::CetFlags as <x86_64::registers::model_specific::CetFlags as core::fmt::Debug>::fmt::__BitFlags>::IBT_TRACKED
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11IBT_TRACKED17h3437704b88864965E"(ptr align 8 %self) unnamed_addr #0 !dbg !10656 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10658, metadata !DIExpression()), !dbg !10660
  br i1 false, label %bb1, label %bb2, !dbg !10660

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !10660, !noundef !25
  %_3 = and i64 %_4, 2048, !dbg !10660
  %1 = icmp eq i64 %_3, 2048, !dbg !10660
  %2 = zext i1 %1 to i8, !dbg !10660
  store i8 %2, ptr %0, align 1, !dbg !10660
  br label %bb3, !dbg !10660

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !10660
  br label %bb3, !dbg !10660

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !10661, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !10661
  ret i1 %4, !dbg !10661
}

; <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN68_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$3fmt17h588b9d18874987a3E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10662 {
start:
  %val.dbg.spill74 = alloca {}, align 1
  %residual.dbg.spill73 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill72 = alloca {}, align 1
  %residual.dbg.spill71 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill70 = alloca {}, align 1
  %residual.dbg.spill69 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill68 = alloca {}, align 1
  %residual.dbg.spill67 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill66 = alloca {}, align 1
  %residual.dbg.spill65 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill64 = alloca {}, align 1
  %residual.dbg.spill63 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill62 = alloca {}, align 1
  %residual.dbg.spill61 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill60 = alloca {}, align 1
  %residual.dbg.spill59 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill58 = alloca {}, align 1
  %residual.dbg.spill57 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill56 = alloca {}, align 1
  %residual.dbg.spill55 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill54 = alloca {}, align 1
  %residual.dbg.spill53 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill52 = alloca {}, align 1
  %residual.dbg.spill51 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_323 = alloca i8, align 1
  %_315 = alloca i8, align 1
  %_308 = alloca i8, align 1
  %_301 = alloca i8, align 1
  %_298 = alloca i32, align 4
  %extra_bits = alloca i32, align 4
  %_286 = alloca i8, align 1
  %_279 = alloca i8, align 1
  %_269 = alloca i8, align 1
  %_262 = alloca i8, align 1
  %_252 = alloca i8, align 1
  %_245 = alloca i8, align 1
  %_235 = alloca i8, align 1
  %_228 = alloca i8, align 1
  %_218 = alloca i8, align 1
  %_211 = alloca i8, align 1
  %_201 = alloca i8, align 1
  %_194 = alloca i8, align 1
  %_184 = alloca i8, align 1
  %_177 = alloca i8, align 1
  %_167 = alloca i8, align 1
  %_160 = alloca i8, align 1
  %_150 = alloca i8, align 1
  %_143 = alloca i8, align 1
  %_133 = alloca i8, align 1
  %_126 = alloca i8, align 1
  %_116 = alloca i8, align 1
  %_109 = alloca i8, align 1
  %_99 = alloca i8, align 1
  %_92 = alloca i8, align 1
  %_82 = alloca i8, align 1
  %_75 = alloca i8, align 1
  %_65 = alloca i8, align 1
  %_58 = alloca i8, align 1
  %_48 = alloca i8, align 1
  %_41 = alloca i8, align 1
  %_31 = alloca i8, align 1
  %_24 = alloca i8, align 1
  %_14 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10672, metadata !DIExpression()), !dbg !10830
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10673, metadata !DIExpression()), !dbg !10831
  call void @llvm.dbg.declare(metadata ptr %first, metadata !10674, metadata !DIExpression()), !dbg !10832
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !10676, metadata !DIExpression()), !dbg !10833
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !10678, metadata !DIExpression()), !dbg !10834
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !10680, metadata !DIExpression()), !dbg !10835
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !10682, metadata !DIExpression()), !dbg !10836
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !10684, metadata !DIExpression()), !dbg !10837
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !10686, metadata !DIExpression()), !dbg !10838
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !10688, metadata !DIExpression()), !dbg !10839
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !10690, metadata !DIExpression()), !dbg !10840
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !10692, metadata !DIExpression()), !dbg !10841
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !10694, metadata !DIExpression()), !dbg !10842
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !10696, metadata !DIExpression()), !dbg !10843
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !10698, metadata !DIExpression()), !dbg !10844
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !10700, metadata !DIExpression()), !dbg !10845
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !10702, metadata !DIExpression()), !dbg !10846
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !10704, metadata !DIExpression()), !dbg !10847
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !10706, metadata !DIExpression()), !dbg !10848
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !10708, metadata !DIExpression()), !dbg !10849
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !10710, metadata !DIExpression()), !dbg !10850
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !10712, metadata !DIExpression()), !dbg !10851
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !10714, metadata !DIExpression()), !dbg !10852
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !10716, metadata !DIExpression()), !dbg !10853
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !10718, metadata !DIExpression()), !dbg !10854
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !10720, metadata !DIExpression()), !dbg !10855
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !10722, metadata !DIExpression()), !dbg !10856
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !10724, metadata !DIExpression()), !dbg !10857
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !10726, metadata !DIExpression()), !dbg !10858
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !10728, metadata !DIExpression()), !dbg !10859
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !10730, metadata !DIExpression()), !dbg !10860
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !10732, metadata !DIExpression()), !dbg !10861
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !10734, metadata !DIExpression()), !dbg !10862
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !10736, metadata !DIExpression()), !dbg !10863
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !10738, metadata !DIExpression()), !dbg !10864
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !10740, metadata !DIExpression()), !dbg !10865
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !10742, metadata !DIExpression()), !dbg !10866
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !10744, metadata !DIExpression()), !dbg !10867
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !10746, metadata !DIExpression()), !dbg !10868
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !10748, metadata !DIExpression()), !dbg !10869
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !10750, metadata !DIExpression()), !dbg !10870
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !10752, metadata !DIExpression()), !dbg !10871
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !10754, metadata !DIExpression()), !dbg !10872
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !10756, metadata !DIExpression()), !dbg !10873
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !10758, metadata !DIExpression()), !dbg !10874
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !10760, metadata !DIExpression()), !dbg !10875
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !10762, metadata !DIExpression()), !dbg !10876
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !10764, metadata !DIExpression()), !dbg !10877
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !10766, metadata !DIExpression()), !dbg !10878
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !10768, metadata !DIExpression()), !dbg !10879
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !10770, metadata !DIExpression()), !dbg !10880
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !10772, metadata !DIExpression()), !dbg !10881
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !10774, metadata !DIExpression()), !dbg !10882
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !10776, metadata !DIExpression()), !dbg !10883
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !10778, metadata !DIExpression()), !dbg !10884
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill51, metadata !10780, metadata !DIExpression()), !dbg !10885
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill52, metadata !10782, metadata !DIExpression()), !dbg !10886
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill53, metadata !10784, metadata !DIExpression()), !dbg !10887
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill54, metadata !10786, metadata !DIExpression()), !dbg !10888
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill55, metadata !10788, metadata !DIExpression()), !dbg !10889
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill56, metadata !10790, metadata !DIExpression()), !dbg !10890
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill57, metadata !10792, metadata !DIExpression()), !dbg !10891
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill58, metadata !10794, metadata !DIExpression()), !dbg !10892
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill59, metadata !10796, metadata !DIExpression()), !dbg !10893
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill60, metadata !10798, metadata !DIExpression()), !dbg !10894
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill61, metadata !10800, metadata !DIExpression()), !dbg !10895
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill62, metadata !10802, metadata !DIExpression()), !dbg !10896
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill63, metadata !10804, metadata !DIExpression()), !dbg !10897
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill64, metadata !10806, metadata !DIExpression()), !dbg !10898
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill65, metadata !10808, metadata !DIExpression()), !dbg !10899
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill66, metadata !10810, metadata !DIExpression()), !dbg !10900
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !10812, metadata !DIExpression()), !dbg !10901
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill67, metadata !10814, metadata !DIExpression()), !dbg !10902
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill68, metadata !10816, metadata !DIExpression()), !dbg !10903
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill69, metadata !10818, metadata !DIExpression()), !dbg !10904
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill70, metadata !10820, metadata !DIExpression()), !dbg !10905
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill71, metadata !10822, metadata !DIExpression()), !dbg !10906
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill72, metadata !10824, metadata !DIExpression()), !dbg !10907
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill73, metadata !10826, metadata !DIExpression()), !dbg !10908
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill74, metadata !10828, metadata !DIExpression()), !dbg !10909
  store i8 1, ptr %first, align 1, !dbg !10910
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::INVALID_OPERATION
  %_4 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17INVALID_OPERATION17hb55c89e4574f4e84E"(ptr align 4 %self) #8, !dbg !10911
  br i1 %_4, label %bb2, label %bb13, !dbg !10911

bb13:                                             ; preds = %bb8, %start
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DENORMAL
  %_21 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8DENORMAL17hcf8af29a73a4bd18E"(ptr align 4 %self) #8, !dbg !10911
  br i1 %_21, label %bb15, label %bb26, !dbg !10911

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !10912, !range !1608, !noundef !25
  %_6 = trunc i8 %1 to i1, !dbg !10912
  %_5 = xor i1 %_6, true, !dbg !10913
  br i1 %_5, label %bb3, label %bb8, !dbg !10913

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !10914
; call core::fmt::Formatter::write_str
  %_15 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10112, i64 17) #8, !dbg !10915
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_15) #8, !dbg !10915
  %3 = zext i1 %2 to i8, !dbg !10915
  store i8 %3, ptr %_14, align 1, !dbg !10915
  %4 = load i8, ptr %_14, align 1, !dbg !10915, !range !1608, !noundef !25
  %5 = trunc i8 %4 to i1, !dbg !10915
  %_17 = zext i1 %5 to i64, !dbg !10915
  %6 = icmp eq i64 %_17, 0, !dbg !10915
  br i1 %6, label %bb13, label %bb12, !dbg !10915

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10916
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_8) #8, !dbg !10916
  %8 = zext i1 %7 to i8, !dbg !10916
  store i8 %8, ptr %_7, align 1, !dbg !10916
  %9 = load i8, ptr %_7, align 1, !dbg !10916, !range !1608, !noundef !25
  %10 = trunc i8 %9 to i1, !dbg !10916
  %_10 = zext i1 %10 to i64, !dbg !10916
  %11 = icmp eq i64 %_10, 0, !dbg !10916
  br i1 %11, label %bb8, label %bb7, !dbg !10916

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10111) #8, !dbg !10917
  %13 = zext i1 %12 to i8, !dbg !10917
  store i8 %13, ptr %0, align 1, !dbg !10917
  br label %bb247, !dbg !10917

bb6:                                              ; No predecessors!
  unreachable, !dbg !10916

bb247:                                            ; preds = %bb246, %bb245, %bb239, %bb235, %bb229, %bb220, %bb215, %bb207, %bb202, %bb194, %bb189, %bb181, %bb176, %bb168, %bb163, %bb155, %bb150, %bb142, %bb137, %bb129, %bb124, %bb116, %bb111, %bb103, %bb98, %bb90, %bb85, %bb77, %bb72, %bb64, %bb59, %bb51, %bb46, %bb38, %bb33, %bb25, %bb20, %bb12, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !10918, !range !1608, !noundef !25
  %15 = trunc i8 %14 to i1, !dbg !10918
  ret i1 %15, !dbg !10918

bb12:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10111) #8, !dbg !10919
  %17 = zext i1 %16 to i8, !dbg !10919
  store i8 %17, ptr %0, align 1, !dbg !10919
  br label %bb247, !dbg !10919

bb11:                                             ; No predecessors!
  unreachable, !dbg !10915

bb26:                                             ; preds = %bb21, %bb13
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DIVIDE_BY_ZERO
  %_38 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14DIVIDE_BY_ZERO17h793ceb0993be6c09E"(ptr align 4 %self) #8, !dbg !10911
  br i1 %_38, label %bb28, label %bb39, !dbg !10911

bb15:                                             ; preds = %bb13
  %18 = load i8, ptr %first, align 1, !dbg !10912, !range !1608, !noundef !25
  %_23 = trunc i8 %18 to i1, !dbg !10912
  %_22 = xor i1 %_23, true, !dbg !10913
  br i1 %_22, label %bb16, label %bb21, !dbg !10913

bb21:                                             ; preds = %bb16, %bb15
  store i8 0, ptr %first, align 1, !dbg !10914
; call core::fmt::Formatter::write_str
  %_32 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10114, i64 8) #8, !dbg !10915
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_32) #8, !dbg !10915
  %20 = zext i1 %19 to i8, !dbg !10915
  store i8 %20, ptr %_31, align 1, !dbg !10915
  %21 = load i8, ptr %_31, align 1, !dbg !10915, !range !1608, !noundef !25
  %22 = trunc i8 %21 to i1, !dbg !10915
  %_34 = zext i1 %22 to i64, !dbg !10915
  %23 = icmp eq i64 %_34, 0, !dbg !10915
  br i1 %23, label %bb26, label %bb25, !dbg !10915

bb16:                                             ; preds = %bb15
; call core::fmt::Formatter::write_str
  %_25 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10916
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_25) #8, !dbg !10916
  %25 = zext i1 %24 to i8, !dbg !10916
  store i8 %25, ptr %_24, align 1, !dbg !10916
  %26 = load i8, ptr %_24, align 1, !dbg !10916, !range !1608, !noundef !25
  %27 = trunc i8 %26 to i1, !dbg !10916
  %_27 = zext i1 %27 to i64, !dbg !10916
  %28 = icmp eq i64 %_27, 0, !dbg !10916
  br i1 %28, label %bb21, label %bb20, !dbg !10916

bb20:                                             ; preds = %bb16
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10111) #8, !dbg !10920
  %30 = zext i1 %29 to i8, !dbg !10920
  store i8 %30, ptr %0, align 1, !dbg !10920
  br label %bb247, !dbg !10920

bb19:                                             ; No predecessors!
  unreachable, !dbg !10916

bb25:                                             ; preds = %bb21
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10111) #8, !dbg !10921
  %32 = zext i1 %31 to i8, !dbg !10921
  store i8 %32, ptr %0, align 1, !dbg !10921
  br label %bb247, !dbg !10921

bb24:                                             ; No predecessors!
  unreachable, !dbg !10915

bb39:                                             ; preds = %bb34, %bb26
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::OVERFLOW
  %_55 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8OVERFLOW17h50de99100eb8bd36E"(ptr align 4 %self) #8, !dbg !10911
  br i1 %_55, label %bb41, label %bb52, !dbg !10911

bb28:                                             ; preds = %bb26
  %33 = load i8, ptr %first, align 1, !dbg !10912, !range !1608, !noundef !25
  %_40 = trunc i8 %33 to i1, !dbg !10912
  %_39 = xor i1 %_40, true, !dbg !10913
  br i1 %_39, label %bb29, label %bb34, !dbg !10913

bb34:                                             ; preds = %bb29, %bb28
  store i8 0, ptr %first, align 1, !dbg !10914
; call core::fmt::Formatter::write_str
  %_49 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10116, i64 14) #8, !dbg !10915
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_49) #8, !dbg !10915
  %35 = zext i1 %34 to i8, !dbg !10915
  store i8 %35, ptr %_48, align 1, !dbg !10915
  %36 = load i8, ptr %_48, align 1, !dbg !10915, !range !1608, !noundef !25
  %37 = trunc i8 %36 to i1, !dbg !10915
  %_51 = zext i1 %37 to i64, !dbg !10915
  %38 = icmp eq i64 %_51, 0, !dbg !10915
  br i1 %38, label %bb39, label %bb38, !dbg !10915

bb29:                                             ; preds = %bb28
; call core::fmt::Formatter::write_str
  %_42 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10916
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_42) #8, !dbg !10916
  %40 = zext i1 %39 to i8, !dbg !10916
  store i8 %40, ptr %_41, align 1, !dbg !10916
  %41 = load i8, ptr %_41, align 1, !dbg !10916, !range !1608, !noundef !25
  %42 = trunc i8 %41 to i1, !dbg !10916
  %_44 = zext i1 %42 to i64, !dbg !10916
  %43 = icmp eq i64 %_44, 0, !dbg !10916
  br i1 %43, label %bb34, label %bb33, !dbg !10916

bb33:                                             ; preds = %bb29
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10111) #8, !dbg !10922
  %45 = zext i1 %44 to i8, !dbg !10922
  store i8 %45, ptr %0, align 1, !dbg !10922
  br label %bb247, !dbg !10922

bb32:                                             ; No predecessors!
  unreachable, !dbg !10916

bb38:                                             ; preds = %bb34
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10111) #8, !dbg !10923
  %47 = zext i1 %46 to i8, !dbg !10923
  store i8 %47, ptr %0, align 1, !dbg !10923
  br label %bb247, !dbg !10923

bb37:                                             ; No predecessors!
  unreachable, !dbg !10915

bb52:                                             ; preds = %bb47, %bb39
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::UNDERFLOW
  %_72 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9UNDERFLOW17h4a7c79b428e3b3bdE"(ptr align 4 %self) #8, !dbg !10911
  br i1 %_72, label %bb54, label %bb65, !dbg !10911

bb41:                                             ; preds = %bb39
  %48 = load i8, ptr %first, align 1, !dbg !10912, !range !1608, !noundef !25
  %_57 = trunc i8 %48 to i1, !dbg !10912
  %_56 = xor i1 %_57, true, !dbg !10913
  br i1 %_56, label %bb42, label %bb47, !dbg !10913

bb47:                                             ; preds = %bb42, %bb41
  store i8 0, ptr %first, align 1, !dbg !10914
; call core::fmt::Formatter::write_str
  %_66 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10118, i64 8) #8, !dbg !10915
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_66) #8, !dbg !10915
  %50 = zext i1 %49 to i8, !dbg !10915
  store i8 %50, ptr %_65, align 1, !dbg !10915
  %51 = load i8, ptr %_65, align 1, !dbg !10915, !range !1608, !noundef !25
  %52 = trunc i8 %51 to i1, !dbg !10915
  %_68 = zext i1 %52 to i64, !dbg !10915
  %53 = icmp eq i64 %_68, 0, !dbg !10915
  br i1 %53, label %bb52, label %bb51, !dbg !10915

bb42:                                             ; preds = %bb41
; call core::fmt::Formatter::write_str
  %_59 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10916
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_59) #8, !dbg !10916
  %55 = zext i1 %54 to i8, !dbg !10916
  store i8 %55, ptr %_58, align 1, !dbg !10916
  %56 = load i8, ptr %_58, align 1, !dbg !10916, !range !1608, !noundef !25
  %57 = trunc i8 %56 to i1, !dbg !10916
  %_61 = zext i1 %57 to i64, !dbg !10916
  %58 = icmp eq i64 %_61, 0, !dbg !10916
  br i1 %58, label %bb47, label %bb46, !dbg !10916

bb46:                                             ; preds = %bb42
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10111) #8, !dbg !10924
  %60 = zext i1 %59 to i8, !dbg !10924
  store i8 %60, ptr %0, align 1, !dbg !10924
  br label %bb247, !dbg !10924

bb45:                                             ; No predecessors!
  unreachable, !dbg !10916

bb51:                                             ; preds = %bb47
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10111) #8, !dbg !10925
  %62 = zext i1 %61 to i8, !dbg !10925
  store i8 %62, ptr %0, align 1, !dbg !10925
  br label %bb247, !dbg !10925

bb50:                                             ; No predecessors!
  unreachable, !dbg !10915

bb65:                                             ; preds = %bb60, %bb52
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::PRECISION
  %_89 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9PRECISION17h5f83167dbcf9f63fE"(ptr align 4 %self) #8, !dbg !10911
  br i1 %_89, label %bb67, label %bb78, !dbg !10911

bb54:                                             ; preds = %bb52
  %63 = load i8, ptr %first, align 1, !dbg !10912, !range !1608, !noundef !25
  %_74 = trunc i8 %63 to i1, !dbg !10912
  %_73 = xor i1 %_74, true, !dbg !10913
  br i1 %_73, label %bb55, label %bb60, !dbg !10913

bb60:                                             ; preds = %bb55, %bb54
  store i8 0, ptr %first, align 1, !dbg !10914
; call core::fmt::Formatter::write_str
  %_83 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10120, i64 9) #8, !dbg !10915
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_83) #8, !dbg !10915
  %65 = zext i1 %64 to i8, !dbg !10915
  store i8 %65, ptr %_82, align 1, !dbg !10915
  %66 = load i8, ptr %_82, align 1, !dbg !10915, !range !1608, !noundef !25
  %67 = trunc i8 %66 to i1, !dbg !10915
  %_85 = zext i1 %67 to i64, !dbg !10915
  %68 = icmp eq i64 %_85, 0, !dbg !10915
  br i1 %68, label %bb65, label %bb64, !dbg !10915

bb55:                                             ; preds = %bb54
; call core::fmt::Formatter::write_str
  %_76 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10916
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_76) #8, !dbg !10916
  %70 = zext i1 %69 to i8, !dbg !10916
  store i8 %70, ptr %_75, align 1, !dbg !10916
  %71 = load i8, ptr %_75, align 1, !dbg !10916, !range !1608, !noundef !25
  %72 = trunc i8 %71 to i1, !dbg !10916
  %_78 = zext i1 %72 to i64, !dbg !10916
  %73 = icmp eq i64 %_78, 0, !dbg !10916
  br i1 %73, label %bb60, label %bb59, !dbg !10916

bb59:                                             ; preds = %bb55
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10111) #8, !dbg !10926
  %75 = zext i1 %74 to i8, !dbg !10926
  store i8 %75, ptr %0, align 1, !dbg !10926
  br label %bb247, !dbg !10926

bb58:                                             ; No predecessors!
  unreachable, !dbg !10916

bb64:                                             ; preds = %bb60
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10111) #8, !dbg !10927
  %77 = zext i1 %76 to i8, !dbg !10927
  store i8 %77, ptr %0, align 1, !dbg !10927
  br label %bb247, !dbg !10927

bb63:                                             ; No predecessors!
  unreachable, !dbg !10915

bb78:                                             ; preds = %bb73, %bb65
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DENORMALS_ARE_ZEROS
  %_106 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19DENORMALS_ARE_ZEROS17h130edd3256668effE"(ptr align 4 %self) #8, !dbg !10911
  br i1 %_106, label %bb80, label %bb91, !dbg !10911

bb67:                                             ; preds = %bb65
  %78 = load i8, ptr %first, align 1, !dbg !10912, !range !1608, !noundef !25
  %_91 = trunc i8 %78 to i1, !dbg !10912
  %_90 = xor i1 %_91, true, !dbg !10913
  br i1 %_90, label %bb68, label %bb73, !dbg !10913

bb73:                                             ; preds = %bb68, %bb67
  store i8 0, ptr %first, align 1, !dbg !10914
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10122, i64 9) #8, !dbg !10915
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_100) #8, !dbg !10915
  %80 = zext i1 %79 to i8, !dbg !10915
  store i8 %80, ptr %_99, align 1, !dbg !10915
  %81 = load i8, ptr %_99, align 1, !dbg !10915, !range !1608, !noundef !25
  %82 = trunc i8 %81 to i1, !dbg !10915
  %_102 = zext i1 %82 to i64, !dbg !10915
  %83 = icmp eq i64 %_102, 0, !dbg !10915
  br i1 %83, label %bb78, label %bb77, !dbg !10915

bb68:                                             ; preds = %bb67
; call core::fmt::Formatter::write_str
  %_93 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10916
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_93) #8, !dbg !10916
  %85 = zext i1 %84 to i8, !dbg !10916
  store i8 %85, ptr %_92, align 1, !dbg !10916
  %86 = load i8, ptr %_92, align 1, !dbg !10916, !range !1608, !noundef !25
  %87 = trunc i8 %86 to i1, !dbg !10916
  %_95 = zext i1 %87 to i64, !dbg !10916
  %88 = icmp eq i64 %_95, 0, !dbg !10916
  br i1 %88, label %bb73, label %bb72, !dbg !10916

bb72:                                             ; preds = %bb68
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10111) #8, !dbg !10928
  %90 = zext i1 %89 to i8, !dbg !10928
  store i8 %90, ptr %0, align 1, !dbg !10928
  br label %bb247, !dbg !10928

bb71:                                             ; No predecessors!
  unreachable, !dbg !10916

bb77:                                             ; preds = %bb73
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10111) #8, !dbg !10929
  %92 = zext i1 %91 to i8, !dbg !10929
  store i8 %92, ptr %0, align 1, !dbg !10929
  br label %bb247, !dbg !10929

bb76:                                             ; No predecessors!
  unreachable, !dbg !10915

bb91:                                             ; preds = %bb86, %bb78
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::INVALID_OPERATION_MASK
  %_123 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$22INVALID_OPERATION_MASK17hfa5e270d629e429cE"(ptr align 4 %self) #8, !dbg !10911
  br i1 %_123, label %bb93, label %bb104, !dbg !10911

bb80:                                             ; preds = %bb78
  %93 = load i8, ptr %first, align 1, !dbg !10912, !range !1608, !noundef !25
  %_108 = trunc i8 %93 to i1, !dbg !10912
  %_107 = xor i1 %_108, true, !dbg !10913
  br i1 %_107, label %bb81, label %bb86, !dbg !10913

bb86:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !10914
; call core::fmt::Formatter::write_str
  %_117 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10124, i64 19) #8, !dbg !10915
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_117) #8, !dbg !10915
  %95 = zext i1 %94 to i8, !dbg !10915
  store i8 %95, ptr %_116, align 1, !dbg !10915
  %96 = load i8, ptr %_116, align 1, !dbg !10915, !range !1608, !noundef !25
  %97 = trunc i8 %96 to i1, !dbg !10915
  %_119 = zext i1 %97 to i64, !dbg !10915
  %98 = icmp eq i64 %_119, 0, !dbg !10915
  br i1 %98, label %bb91, label %bb90, !dbg !10915

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_110 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10916
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_110) #8, !dbg !10916
  %100 = zext i1 %99 to i8, !dbg !10916
  store i8 %100, ptr %_109, align 1, !dbg !10916
  %101 = load i8, ptr %_109, align 1, !dbg !10916, !range !1608, !noundef !25
  %102 = trunc i8 %101 to i1, !dbg !10916
  %_112 = zext i1 %102 to i64, !dbg !10916
  %103 = icmp eq i64 %_112, 0, !dbg !10916
  br i1 %103, label %bb86, label %bb85, !dbg !10916

bb85:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10111) #8, !dbg !10930
  %105 = zext i1 %104 to i8, !dbg !10930
  store i8 %105, ptr %0, align 1, !dbg !10930
  br label %bb247, !dbg !10930

bb84:                                             ; No predecessors!
  unreachable, !dbg !10916

bb90:                                             ; preds = %bb86
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10111) #8, !dbg !10931
  %107 = zext i1 %106 to i8, !dbg !10931
  store i8 %107, ptr %0, align 1, !dbg !10931
  br label %bb247, !dbg !10931

bb89:                                             ; No predecessors!
  unreachable, !dbg !10915

bb104:                                            ; preds = %bb99, %bb91
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DENORMAL_MASK
  %_140 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13DENORMAL_MASK17hf4d62a72012be0e7E"(ptr align 4 %self) #8, !dbg !10911
  br i1 %_140, label %bb106, label %bb117, !dbg !10911

bb93:                                             ; preds = %bb91
  %108 = load i8, ptr %first, align 1, !dbg !10912, !range !1608, !noundef !25
  %_125 = trunc i8 %108 to i1, !dbg !10912
  %_124 = xor i1 %_125, true, !dbg !10913
  br i1 %_124, label %bb94, label %bb99, !dbg !10913

bb99:                                             ; preds = %bb94, %bb93
  store i8 0, ptr %first, align 1, !dbg !10914
; call core::fmt::Formatter::write_str
  %_134 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10126, i64 22) #8, !dbg !10915
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_134) #8, !dbg !10915
  %110 = zext i1 %109 to i8, !dbg !10915
  store i8 %110, ptr %_133, align 1, !dbg !10915
  %111 = load i8, ptr %_133, align 1, !dbg !10915, !range !1608, !noundef !25
  %112 = trunc i8 %111 to i1, !dbg !10915
  %_136 = zext i1 %112 to i64, !dbg !10915
  %113 = icmp eq i64 %_136, 0, !dbg !10915
  br i1 %113, label %bb104, label %bb103, !dbg !10915

bb94:                                             ; preds = %bb93
; call core::fmt::Formatter::write_str
  %_127 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10916
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_127) #8, !dbg !10916
  %115 = zext i1 %114 to i8, !dbg !10916
  store i8 %115, ptr %_126, align 1, !dbg !10916
  %116 = load i8, ptr %_126, align 1, !dbg !10916, !range !1608, !noundef !25
  %117 = trunc i8 %116 to i1, !dbg !10916
  %_129 = zext i1 %117 to i64, !dbg !10916
  %118 = icmp eq i64 %_129, 0, !dbg !10916
  br i1 %118, label %bb99, label %bb98, !dbg !10916

bb98:                                             ; preds = %bb94
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10111) #8, !dbg !10932
  %120 = zext i1 %119 to i8, !dbg !10932
  store i8 %120, ptr %0, align 1, !dbg !10932
  br label %bb247, !dbg !10932

bb97:                                             ; No predecessors!
  unreachable, !dbg !10916

bb103:                                            ; preds = %bb99
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10111) #8, !dbg !10933
  %122 = zext i1 %121 to i8, !dbg !10933
  store i8 %122, ptr %0, align 1, !dbg !10933
  br label %bb247, !dbg !10933

bb102:                                            ; No predecessors!
  unreachable, !dbg !10915

bb117:                                            ; preds = %bb112, %bb104
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DIVIDE_BY_ZERO_MASK
  %_157 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19DIVIDE_BY_ZERO_MASK17h84984fff0d01b56eE"(ptr align 4 %self) #8, !dbg !10911
  br i1 %_157, label %bb119, label %bb130, !dbg !10911

bb106:                                            ; preds = %bb104
  %123 = load i8, ptr %first, align 1, !dbg !10912, !range !1608, !noundef !25
  %_142 = trunc i8 %123 to i1, !dbg !10912
  %_141 = xor i1 %_142, true, !dbg !10913
  br i1 %_141, label %bb107, label %bb112, !dbg !10913

bb112:                                            ; preds = %bb107, %bb106
  store i8 0, ptr %first, align 1, !dbg !10914
; call core::fmt::Formatter::write_str
  %_151 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10128, i64 13) #8, !dbg !10915
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %124 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_151) #8, !dbg !10915
  %125 = zext i1 %124 to i8, !dbg !10915
  store i8 %125, ptr %_150, align 1, !dbg !10915
  %126 = load i8, ptr %_150, align 1, !dbg !10915, !range !1608, !noundef !25
  %127 = trunc i8 %126 to i1, !dbg !10915
  %_153 = zext i1 %127 to i64, !dbg !10915
  %128 = icmp eq i64 %_153, 0, !dbg !10915
  br i1 %128, label %bb117, label %bb116, !dbg !10915

bb107:                                            ; preds = %bb106
; call core::fmt::Formatter::write_str
  %_144 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10916
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_144) #8, !dbg !10916
  %130 = zext i1 %129 to i8, !dbg !10916
  store i8 %130, ptr %_143, align 1, !dbg !10916
  %131 = load i8, ptr %_143, align 1, !dbg !10916, !range !1608, !noundef !25
  %132 = trunc i8 %131 to i1, !dbg !10916
  %_146 = zext i1 %132 to i64, !dbg !10916
  %133 = icmp eq i64 %_146, 0, !dbg !10916
  br i1 %133, label %bb112, label %bb111, !dbg !10916

bb111:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %134 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10111) #8, !dbg !10934
  %135 = zext i1 %134 to i8, !dbg !10934
  store i8 %135, ptr %0, align 1, !dbg !10934
  br label %bb247, !dbg !10934

bb110:                                            ; No predecessors!
  unreachable, !dbg !10916

bb116:                                            ; preds = %bb112
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %136 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10111) #8, !dbg !10935
  %137 = zext i1 %136 to i8, !dbg !10935
  store i8 %137, ptr %0, align 1, !dbg !10935
  br label %bb247, !dbg !10935

bb115:                                            ; No predecessors!
  unreachable, !dbg !10915

bb130:                                            ; preds = %bb125, %bb117
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::OVERFLOW_MASK
  %_174 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13OVERFLOW_MASK17h86539054fdf8a226E"(ptr align 4 %self) #8, !dbg !10911
  br i1 %_174, label %bb132, label %bb143, !dbg !10911

bb119:                                            ; preds = %bb117
  %138 = load i8, ptr %first, align 1, !dbg !10912, !range !1608, !noundef !25
  %_159 = trunc i8 %138 to i1, !dbg !10912
  %_158 = xor i1 %_159, true, !dbg !10913
  br i1 %_158, label %bb120, label %bb125, !dbg !10913

bb125:                                            ; preds = %bb120, %bb119
  store i8 0, ptr %first, align 1, !dbg !10914
; call core::fmt::Formatter::write_str
  %_168 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10130, i64 19) #8, !dbg !10915
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %139 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_168) #8, !dbg !10915
  %140 = zext i1 %139 to i8, !dbg !10915
  store i8 %140, ptr %_167, align 1, !dbg !10915
  %141 = load i8, ptr %_167, align 1, !dbg !10915, !range !1608, !noundef !25
  %142 = trunc i8 %141 to i1, !dbg !10915
  %_170 = zext i1 %142 to i64, !dbg !10915
  %143 = icmp eq i64 %_170, 0, !dbg !10915
  br i1 %143, label %bb130, label %bb129, !dbg !10915

bb120:                                            ; preds = %bb119
; call core::fmt::Formatter::write_str
  %_161 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10916
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_161) #8, !dbg !10916
  %145 = zext i1 %144 to i8, !dbg !10916
  store i8 %145, ptr %_160, align 1, !dbg !10916
  %146 = load i8, ptr %_160, align 1, !dbg !10916, !range !1608, !noundef !25
  %147 = trunc i8 %146 to i1, !dbg !10916
  %_163 = zext i1 %147 to i64, !dbg !10916
  %148 = icmp eq i64 %_163, 0, !dbg !10916
  br i1 %148, label %bb125, label %bb124, !dbg !10916

bb124:                                            ; preds = %bb120
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %149 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10111) #8, !dbg !10936
  %150 = zext i1 %149 to i8, !dbg !10936
  store i8 %150, ptr %0, align 1, !dbg !10936
  br label %bb247, !dbg !10936

bb123:                                            ; No predecessors!
  unreachable, !dbg !10916

bb129:                                            ; preds = %bb125
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %151 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10111) #8, !dbg !10937
  %152 = zext i1 %151 to i8, !dbg !10937
  store i8 %152, ptr %0, align 1, !dbg !10937
  br label %bb247, !dbg !10937

bb128:                                            ; No predecessors!
  unreachable, !dbg !10915

bb143:                                            ; preds = %bb138, %bb130
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::UNDERFLOW_MASK
  %_191 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14UNDERFLOW_MASK17h1749dd96faed6dbfE"(ptr align 4 %self) #8, !dbg !10911
  br i1 %_191, label %bb145, label %bb156, !dbg !10911

bb132:                                            ; preds = %bb130
  %153 = load i8, ptr %first, align 1, !dbg !10912, !range !1608, !noundef !25
  %_176 = trunc i8 %153 to i1, !dbg !10912
  %_175 = xor i1 %_176, true, !dbg !10913
  br i1 %_175, label %bb133, label %bb138, !dbg !10913

bb138:                                            ; preds = %bb133, %bb132
  store i8 0, ptr %first, align 1, !dbg !10914
; call core::fmt::Formatter::write_str
  %_185 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10132, i64 13) #8, !dbg !10915
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %154 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_185) #8, !dbg !10915
  %155 = zext i1 %154 to i8, !dbg !10915
  store i8 %155, ptr %_184, align 1, !dbg !10915
  %156 = load i8, ptr %_184, align 1, !dbg !10915, !range !1608, !noundef !25
  %157 = trunc i8 %156 to i1, !dbg !10915
  %_187 = zext i1 %157 to i64, !dbg !10915
  %158 = icmp eq i64 %_187, 0, !dbg !10915
  br i1 %158, label %bb143, label %bb142, !dbg !10915

bb133:                                            ; preds = %bb132
; call core::fmt::Formatter::write_str
  %_178 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10916
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %159 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_178) #8, !dbg !10916
  %160 = zext i1 %159 to i8, !dbg !10916
  store i8 %160, ptr %_177, align 1, !dbg !10916
  %161 = load i8, ptr %_177, align 1, !dbg !10916, !range !1608, !noundef !25
  %162 = trunc i8 %161 to i1, !dbg !10916
  %_180 = zext i1 %162 to i64, !dbg !10916
  %163 = icmp eq i64 %_180, 0, !dbg !10916
  br i1 %163, label %bb138, label %bb137, !dbg !10916

bb137:                                            ; preds = %bb133
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %164 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10111) #8, !dbg !10938
  %165 = zext i1 %164 to i8, !dbg !10938
  store i8 %165, ptr %0, align 1, !dbg !10938
  br label %bb247, !dbg !10938

bb136:                                            ; No predecessors!
  unreachable, !dbg !10916

bb142:                                            ; preds = %bb138
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %166 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10111) #8, !dbg !10939
  %167 = zext i1 %166 to i8, !dbg !10939
  store i8 %167, ptr %0, align 1, !dbg !10939
  br label %bb247, !dbg !10939

bb141:                                            ; No predecessors!
  unreachable, !dbg !10915

bb156:                                            ; preds = %bb151, %bb143
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::PRECISION_MASK
  %_208 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PRECISION_MASK17hf3c83b2d2a5ffacaE"(ptr align 4 %self) #8, !dbg !10911
  br i1 %_208, label %bb158, label %bb169, !dbg !10911

bb145:                                            ; preds = %bb143
  %168 = load i8, ptr %first, align 1, !dbg !10912, !range !1608, !noundef !25
  %_193 = trunc i8 %168 to i1, !dbg !10912
  %_192 = xor i1 %_193, true, !dbg !10913
  br i1 %_192, label %bb146, label %bb151, !dbg !10913

bb151:                                            ; preds = %bb146, %bb145
  store i8 0, ptr %first, align 1, !dbg !10914
; call core::fmt::Formatter::write_str
  %_202 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10134, i64 14) #8, !dbg !10915
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %169 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_202) #8, !dbg !10915
  %170 = zext i1 %169 to i8, !dbg !10915
  store i8 %170, ptr %_201, align 1, !dbg !10915
  %171 = load i8, ptr %_201, align 1, !dbg !10915, !range !1608, !noundef !25
  %172 = trunc i8 %171 to i1, !dbg !10915
  %_204 = zext i1 %172 to i64, !dbg !10915
  %173 = icmp eq i64 %_204, 0, !dbg !10915
  br i1 %173, label %bb156, label %bb155, !dbg !10915

bb146:                                            ; preds = %bb145
; call core::fmt::Formatter::write_str
  %_195 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10916
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %174 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_195) #8, !dbg !10916
  %175 = zext i1 %174 to i8, !dbg !10916
  store i8 %175, ptr %_194, align 1, !dbg !10916
  %176 = load i8, ptr %_194, align 1, !dbg !10916, !range !1608, !noundef !25
  %177 = trunc i8 %176 to i1, !dbg !10916
  %_197 = zext i1 %177 to i64, !dbg !10916
  %178 = icmp eq i64 %_197, 0, !dbg !10916
  br i1 %178, label %bb151, label %bb150, !dbg !10916

bb150:                                            ; preds = %bb146
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %179 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10111) #8, !dbg !10940
  %180 = zext i1 %179 to i8, !dbg !10940
  store i8 %180, ptr %0, align 1, !dbg !10940
  br label %bb247, !dbg !10940

bb149:                                            ; No predecessors!
  unreachable, !dbg !10916

bb155:                                            ; preds = %bb151
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %181 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10111) #8, !dbg !10941
  %182 = zext i1 %181 to i8, !dbg !10941
  store i8 %182, ptr %0, align 1, !dbg !10941
  br label %bb247, !dbg !10941

bb154:                                            ; No predecessors!
  unreachable, !dbg !10915

bb169:                                            ; preds = %bb164, %bb156
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::ROUNDING_CONTROL_NEGATIVE
  %_225 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25ROUNDING_CONTROL_NEGATIVE17hecbc3b14cfc5a1faE"(ptr align 4 %self) #8, !dbg !10911
  br i1 %_225, label %bb171, label %bb182, !dbg !10911

bb158:                                            ; preds = %bb156
  %183 = load i8, ptr %first, align 1, !dbg !10912, !range !1608, !noundef !25
  %_210 = trunc i8 %183 to i1, !dbg !10912
  %_209 = xor i1 %_210, true, !dbg !10913
  br i1 %_209, label %bb159, label %bb164, !dbg !10913

bb164:                                            ; preds = %bb159, %bb158
  store i8 0, ptr %first, align 1, !dbg !10914
; call core::fmt::Formatter::write_str
  %_219 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10136, i64 14) #8, !dbg !10915
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %184 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_219) #8, !dbg !10915
  %185 = zext i1 %184 to i8, !dbg !10915
  store i8 %185, ptr %_218, align 1, !dbg !10915
  %186 = load i8, ptr %_218, align 1, !dbg !10915, !range !1608, !noundef !25
  %187 = trunc i8 %186 to i1, !dbg !10915
  %_221 = zext i1 %187 to i64, !dbg !10915
  %188 = icmp eq i64 %_221, 0, !dbg !10915
  br i1 %188, label %bb169, label %bb168, !dbg !10915

bb159:                                            ; preds = %bb158
; call core::fmt::Formatter::write_str
  %_212 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10916
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %189 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_212) #8, !dbg !10916
  %190 = zext i1 %189 to i8, !dbg !10916
  store i8 %190, ptr %_211, align 1, !dbg !10916
  %191 = load i8, ptr %_211, align 1, !dbg !10916, !range !1608, !noundef !25
  %192 = trunc i8 %191 to i1, !dbg !10916
  %_214 = zext i1 %192 to i64, !dbg !10916
  %193 = icmp eq i64 %_214, 0, !dbg !10916
  br i1 %193, label %bb164, label %bb163, !dbg !10916

bb163:                                            ; preds = %bb159
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %194 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10111) #8, !dbg !10942
  %195 = zext i1 %194 to i8, !dbg !10942
  store i8 %195, ptr %0, align 1, !dbg !10942
  br label %bb247, !dbg !10942

bb162:                                            ; No predecessors!
  unreachable, !dbg !10916

bb168:                                            ; preds = %bb164
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %196 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10111) #8, !dbg !10943
  %197 = zext i1 %196 to i8, !dbg !10943
  store i8 %197, ptr %0, align 1, !dbg !10943
  br label %bb247, !dbg !10943

bb167:                                            ; No predecessors!
  unreachable, !dbg !10915

bb182:                                            ; preds = %bb177, %bb169
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::ROUNDING_CONTROL_POSITIVE
  %_242 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25ROUNDING_CONTROL_POSITIVE17h5d1b908adb354160E"(ptr align 4 %self) #8, !dbg !10911
  br i1 %_242, label %bb184, label %bb195, !dbg !10911

bb171:                                            ; preds = %bb169
  %198 = load i8, ptr %first, align 1, !dbg !10912, !range !1608, !noundef !25
  %_227 = trunc i8 %198 to i1, !dbg !10912
  %_226 = xor i1 %_227, true, !dbg !10913
  br i1 %_226, label %bb172, label %bb177, !dbg !10913

bb177:                                            ; preds = %bb172, %bb171
  store i8 0, ptr %first, align 1, !dbg !10914
; call core::fmt::Formatter::write_str
  %_236 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10138, i64 25) #8, !dbg !10915
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %199 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_236) #8, !dbg !10915
  %200 = zext i1 %199 to i8, !dbg !10915
  store i8 %200, ptr %_235, align 1, !dbg !10915
  %201 = load i8, ptr %_235, align 1, !dbg !10915, !range !1608, !noundef !25
  %202 = trunc i8 %201 to i1, !dbg !10915
  %_238 = zext i1 %202 to i64, !dbg !10915
  %203 = icmp eq i64 %_238, 0, !dbg !10915
  br i1 %203, label %bb182, label %bb181, !dbg !10915

bb172:                                            ; preds = %bb171
; call core::fmt::Formatter::write_str
  %_229 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10916
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %204 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_229) #8, !dbg !10916
  %205 = zext i1 %204 to i8, !dbg !10916
  store i8 %205, ptr %_228, align 1, !dbg !10916
  %206 = load i8, ptr %_228, align 1, !dbg !10916, !range !1608, !noundef !25
  %207 = trunc i8 %206 to i1, !dbg !10916
  %_231 = zext i1 %207 to i64, !dbg !10916
  %208 = icmp eq i64 %_231, 0, !dbg !10916
  br i1 %208, label %bb177, label %bb176, !dbg !10916

bb176:                                            ; preds = %bb172
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %209 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10111) #8, !dbg !10944
  %210 = zext i1 %209 to i8, !dbg !10944
  store i8 %210, ptr %0, align 1, !dbg !10944
  br label %bb247, !dbg !10944

bb175:                                            ; No predecessors!
  unreachable, !dbg !10916

bb181:                                            ; preds = %bb177
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %211 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10111) #8, !dbg !10945
  %212 = zext i1 %211 to i8, !dbg !10945
  store i8 %212, ptr %0, align 1, !dbg !10945
  br label %bb247, !dbg !10945

bb180:                                            ; No predecessors!
  unreachable, !dbg !10915

bb195:                                            ; preds = %bb190, %bb182
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::ROUNDING_CONTROL_ZERO
  %_259 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21ROUNDING_CONTROL_ZERO17hb5fab4e503ddc0e3E"(ptr align 4 %self) #8, !dbg !10911
  br i1 %_259, label %bb197, label %bb208, !dbg !10911

bb184:                                            ; preds = %bb182
  %213 = load i8, ptr %first, align 1, !dbg !10912, !range !1608, !noundef !25
  %_244 = trunc i8 %213 to i1, !dbg !10912
  %_243 = xor i1 %_244, true, !dbg !10913
  br i1 %_243, label %bb185, label %bb190, !dbg !10913

bb190:                                            ; preds = %bb185, %bb184
  store i8 0, ptr %first, align 1, !dbg !10914
; call core::fmt::Formatter::write_str
  %_253 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10140, i64 25) #8, !dbg !10915
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %214 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_253) #8, !dbg !10915
  %215 = zext i1 %214 to i8, !dbg !10915
  store i8 %215, ptr %_252, align 1, !dbg !10915
  %216 = load i8, ptr %_252, align 1, !dbg !10915, !range !1608, !noundef !25
  %217 = trunc i8 %216 to i1, !dbg !10915
  %_255 = zext i1 %217 to i64, !dbg !10915
  %218 = icmp eq i64 %_255, 0, !dbg !10915
  br i1 %218, label %bb195, label %bb194, !dbg !10915

bb185:                                            ; preds = %bb184
; call core::fmt::Formatter::write_str
  %_246 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10916
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %219 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_246) #8, !dbg !10916
  %220 = zext i1 %219 to i8, !dbg !10916
  store i8 %220, ptr %_245, align 1, !dbg !10916
  %221 = load i8, ptr %_245, align 1, !dbg !10916, !range !1608, !noundef !25
  %222 = trunc i8 %221 to i1, !dbg !10916
  %_248 = zext i1 %222 to i64, !dbg !10916
  %223 = icmp eq i64 %_248, 0, !dbg !10916
  br i1 %223, label %bb190, label %bb189, !dbg !10916

bb189:                                            ; preds = %bb185
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %224 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10111) #8, !dbg !10946
  %225 = zext i1 %224 to i8, !dbg !10946
  store i8 %225, ptr %0, align 1, !dbg !10946
  br label %bb247, !dbg !10946

bb188:                                            ; No predecessors!
  unreachable, !dbg !10916

bb194:                                            ; preds = %bb190
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %226 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10111) #8, !dbg !10947
  %227 = zext i1 %226 to i8, !dbg !10947
  store i8 %227, ptr %0, align 1, !dbg !10947
  br label %bb247, !dbg !10947

bb193:                                            ; No predecessors!
  unreachable, !dbg !10915

bb208:                                            ; preds = %bb203, %bb195
; call <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::FLUSH_TO_ZERO
  %_276 = call zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13FLUSH_TO_ZERO17h50d266e0598aa328E"(ptr align 4 %self) #8, !dbg !10911
  br i1 %_276, label %bb210, label %bb221, !dbg !10911

bb197:                                            ; preds = %bb195
  %228 = load i8, ptr %first, align 1, !dbg !10912, !range !1608, !noundef !25
  %_261 = trunc i8 %228 to i1, !dbg !10912
  %_260 = xor i1 %_261, true, !dbg !10913
  br i1 %_260, label %bb198, label %bb203, !dbg !10913

bb203:                                            ; preds = %bb198, %bb197
  store i8 0, ptr %first, align 1, !dbg !10914
; call core::fmt::Formatter::write_str
  %_270 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10142, i64 21) #8, !dbg !10915
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %229 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_270) #8, !dbg !10915
  %230 = zext i1 %229 to i8, !dbg !10915
  store i8 %230, ptr %_269, align 1, !dbg !10915
  %231 = load i8, ptr %_269, align 1, !dbg !10915, !range !1608, !noundef !25
  %232 = trunc i8 %231 to i1, !dbg !10915
  %_272 = zext i1 %232 to i64, !dbg !10915
  %233 = icmp eq i64 %_272, 0, !dbg !10915
  br i1 %233, label %bb208, label %bb207, !dbg !10915

bb198:                                            ; preds = %bb197
; call core::fmt::Formatter::write_str
  %_263 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10916
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %234 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_263) #8, !dbg !10916
  %235 = zext i1 %234 to i8, !dbg !10916
  store i8 %235, ptr %_262, align 1, !dbg !10916
  %236 = load i8, ptr %_262, align 1, !dbg !10916, !range !1608, !noundef !25
  %237 = trunc i8 %236 to i1, !dbg !10916
  %_265 = zext i1 %237 to i64, !dbg !10916
  %238 = icmp eq i64 %_265, 0, !dbg !10916
  br i1 %238, label %bb203, label %bb202, !dbg !10916

bb202:                                            ; preds = %bb198
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %239 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10111) #8, !dbg !10948
  %240 = zext i1 %239 to i8, !dbg !10948
  store i8 %240, ptr %0, align 1, !dbg !10948
  br label %bb247, !dbg !10948

bb201:                                            ; No predecessors!
  unreachable, !dbg !10916

bb207:                                            ; preds = %bb203
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %241 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10111) #8, !dbg !10949
  %242 = zext i1 %241 to i8, !dbg !10949
  store i8 %242, ptr %0, align 1, !dbg !10949
  br label %bb247, !dbg !10949

bb206:                                            ; No predecessors!
  unreachable, !dbg !10915

bb221:                                            ; preds = %bb216, %bb208
  %_294 = load i32, ptr %self, align 4, !dbg !10950, !noundef !25
; call x86_64::registers::mxcsr::MxCsr::all
  %243 = call i32 @_ZN6x86_649registers5mxcsr5MxCsr3all17hf09626c2881794a3E() #8, !dbg !10951
  store i32 %243, ptr %_298, align 4, !dbg !10951
; call x86_64::registers::mxcsr::MxCsr::bits
  %_296 = call i32 @_ZN6x86_649registers5mxcsr5MxCsr4bits17hf97d553f29675f0fE(ptr align 4 %_298) #8, !dbg !10951
  %_295 = xor i32 %_296, -1, !dbg !10952
  %244 = and i32 %_294, %_295, !dbg !10950
  store i32 %244, ptr %extra_bits, align 4, !dbg !10950
  %245 = load i32, ptr %extra_bits, align 4, !dbg !10953, !noundef !25
  %246 = icmp eq i32 %245, 0, !dbg !10953
  br i1 %246, label %bb240, label %bb224, !dbg !10953

bb210:                                            ; preds = %bb208
  %247 = load i8, ptr %first, align 1, !dbg !10912, !range !1608, !noundef !25
  %_278 = trunc i8 %247 to i1, !dbg !10912
  %_277 = xor i1 %_278, true, !dbg !10913
  br i1 %_277, label %bb211, label %bb216, !dbg !10913

bb216:                                            ; preds = %bb211, %bb210
  store i8 0, ptr %first, align 1, !dbg !10914
; call core::fmt::Formatter::write_str
  %_287 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10144, i64 13) #8, !dbg !10915
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %248 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_287) #8, !dbg !10915
  %249 = zext i1 %248 to i8, !dbg !10915
  store i8 %249, ptr %_286, align 1, !dbg !10915
  %250 = load i8, ptr %_286, align 1, !dbg !10915, !range !1608, !noundef !25
  %251 = trunc i8 %250 to i1, !dbg !10915
  %_289 = zext i1 %251 to i64, !dbg !10915
  %252 = icmp eq i64 %_289, 0, !dbg !10915
  br i1 %252, label %bb221, label %bb220, !dbg !10915

bb211:                                            ; preds = %bb210
; call core::fmt::Formatter::write_str
  %_280 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10916
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %253 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_280) #8, !dbg !10916
  %254 = zext i1 %253 to i8, !dbg !10916
  store i8 %254, ptr %_279, align 1, !dbg !10916
  %255 = load i8, ptr %_279, align 1, !dbg !10916, !range !1608, !noundef !25
  %256 = trunc i8 %255 to i1, !dbg !10916
  %_282 = zext i1 %256 to i64, !dbg !10916
  %257 = icmp eq i64 %_282, 0, !dbg !10916
  br i1 %257, label %bb216, label %bb215, !dbg !10916

bb215:                                            ; preds = %bb211
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %258 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10111) #8, !dbg !10954
  %259 = zext i1 %258 to i8, !dbg !10954
  store i8 %259, ptr %0, align 1, !dbg !10954
  br label %bb247, !dbg !10954

bb214:                                            ; No predecessors!
  unreachable, !dbg !10916

bb220:                                            ; preds = %bb216
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %260 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10111) #8, !dbg !10955
  %261 = zext i1 %260 to i8, !dbg !10955
  store i8 %261, ptr %0, align 1, !dbg !10955
  br label %bb247, !dbg !10955

bb219:                                            ; No predecessors!
  unreachable, !dbg !10915

bb240:                                            ; preds = %bb233, %bb221
  %262 = load i8, ptr %first, align 1, !dbg !10956, !range !1608, !noundef !25
  %_322 = trunc i8 %262 to i1, !dbg !10956
  br i1 %_322, label %bb241, label %bb246, !dbg !10956

bb224:                                            ; preds = %bb221
  %263 = load i8, ptr %first, align 1, !dbg !10957, !range !1608, !noundef !25
  %_300 = trunc i8 %263 to i1, !dbg !10957
  %_299 = xor i1 %_300, true, !dbg !10958
  br i1 %_299, label %bb225, label %bb230, !dbg !10958

bb230:                                            ; preds = %bb225, %bb224
  store i8 0, ptr %first, align 1, !dbg !10959
; call core::fmt::Formatter::write_str
  %_309 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10466, i64 2) #8, !dbg !10960
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %264 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_309) #8, !dbg !10960
  %265 = zext i1 %264 to i8, !dbg !10960
  store i8 %265, ptr %_308, align 1, !dbg !10960
  %266 = load i8, ptr %_308, align 1, !dbg !10960, !range !1608, !noundef !25
  %267 = trunc i8 %266 to i1, !dbg !10960
  %_311 = zext i1 %267 to i64, !dbg !10960
  %268 = icmp eq i64 %_311, 0, !dbg !10960
  br i1 %268, label %bb233, label %bb235, !dbg !10960

bb225:                                            ; preds = %bb224
; call core::fmt::Formatter::write_str
  %_302 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !10961
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %269 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_302) #8, !dbg !10961
  %270 = zext i1 %269 to i8, !dbg !10961
  store i8 %270, ptr %_301, align 1, !dbg !10961
  %271 = load i8, ptr %_301, align 1, !dbg !10961, !range !1608, !noundef !25
  %272 = trunc i8 %271 to i1, !dbg !10961
  %_304 = zext i1 %272 to i64, !dbg !10961
  %273 = icmp eq i64 %_304, 0, !dbg !10961
  br i1 %273, label %bb230, label %bb229, !dbg !10961

bb229:                                            ; preds = %bb225
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %274 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10111) #8, !dbg !10962
  %275 = zext i1 %274 to i8, !dbg !10962
  store i8 %275, ptr %0, align 1, !dbg !10962
  br label %bb247, !dbg !10962

bb228:                                            ; No predecessors!
  unreachable, !dbg !10961

bb233:                                            ; preds = %bb230
; call core::fmt::num::<impl core::fmt::LowerHex for u32>::fmt
  %_316 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u32$GT$3fmt17h7362acf35cc347eaE"(ptr align 4 %extra_bits, ptr align 8 %f) #8, !dbg !10963
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %276 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_316) #8, !dbg !10963
  %277 = zext i1 %276 to i8, !dbg !10963
  store i8 %277, ptr %_315, align 1, !dbg !10963
  %278 = load i8, ptr %_315, align 1, !dbg !10963, !range !1608, !noundef !25
  %279 = trunc i8 %278 to i1, !dbg !10963
  %_318 = zext i1 %279 to i64, !dbg !10963
  %280 = icmp eq i64 %_318, 0, !dbg !10963
  br i1 %280, label %bb240, label %bb239, !dbg !10963

bb235:                                            ; preds = %bb230
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %281 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10111) #8, !dbg !10964
  %282 = zext i1 %281 to i8, !dbg !10964
  store i8 %282, ptr %0, align 1, !dbg !10964
  br label %bb247, !dbg !10964

bb234:                                            ; No predecessors!
  unreachable, !dbg !10960

bb239:                                            ; preds = %bb233
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %283 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10111) #8, !dbg !10965
  %284 = zext i1 %283 to i8, !dbg !10965
  store i8 %284, ptr %0, align 1, !dbg !10965
  br label %bb247, !dbg !10965

bb238:                                            ; No predecessors!
  unreachable, !dbg !10963

bb246:                                            ; preds = %bb241, %bb240
  store i8 0, ptr %0, align 1, !dbg !10966
  br label %bb247, !dbg !10918

bb241:                                            ; preds = %bb240
; call core::fmt::Formatter::write_str
  %_324 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10467, i64 7) #8, !dbg !10967
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %285 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_324) #8, !dbg !10967
  %286 = zext i1 %285 to i8, !dbg !10967
  store i8 %286, ptr %_323, align 1, !dbg !10967
  %287 = load i8, ptr %_323, align 1, !dbg !10967, !range !1608, !noundef !25
  %288 = trunc i8 %287 to i1, !dbg !10967
  %_326 = zext i1 %288 to i64, !dbg !10967
  %289 = icmp eq i64 %_326, 0, !dbg !10967
  br i1 %289, label %bb246, label %bb245, !dbg !10967

bb245:                                            ; preds = %bb241
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %290 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10111) #8, !dbg !10968
  %291 = zext i1 %290 to i8, !dbg !10968
  store i8 %291, ptr %0, align 1, !dbg !10968
  br label %bb247, !dbg !10968

bb244:                                            ; No predecessors!
  unreachable, !dbg !10967
}

; <x86_64::registers::mxcsr::MxCsr as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN69_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Binary$GT$3fmt17hf49f4167f09b6759E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10969 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10972, metadata !DIExpression()), !dbg !10974
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10973, metadata !DIExpression()), !dbg !10975
; call core::fmt::num::<impl core::fmt::Binary for u32>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u32$GT$3fmt17h9c336b8f6f8f3bccE"(ptr align 4 %self, ptr align 8 %f) #8, !dbg !10976
  ret i1 %0, !dbg !10977
}

; <x86_64::registers::mxcsr::MxCsr as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN68_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Octal$GT$3fmt17h0345f791c51b6a18E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10978 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10981, metadata !DIExpression()), !dbg !10983
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10982, metadata !DIExpression()), !dbg !10984
; call core::fmt::num::<impl core::fmt::Octal for u32>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u32$GT$3fmt17hed97adbd0789748bE"(ptr align 4 %self, ptr align 8 %f) #8, !dbg !10985
  ret i1 %0, !dbg !10986
}

; <x86_64::registers::mxcsr::MxCsr as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h56eaf65c904aaef3E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10987 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10990, metadata !DIExpression()), !dbg !10992
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !10991, metadata !DIExpression()), !dbg !10993
; call core::fmt::num::<impl core::fmt::LowerHex for u32>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u32$GT$3fmt17h7362acf35cc347eaE"(ptr align 4 %self, ptr align 8 %f) #8, !dbg !10994
  ret i1 %0, !dbg !10995
}

; <x86_64::registers::mxcsr::MxCsr as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h07c0511d34404d05E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !10996 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !10999, metadata !DIExpression()), !dbg !11001
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11000, metadata !DIExpression()), !dbg !11002
; call core::fmt::num::<impl core::fmt::UpperHex for u32>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u32$GT$3fmt17hc13e7033a49f3a8eE"(ptr align 4 %self, ptr align 8 %f) #8, !dbg !11003
  ret i1 %0, !dbg !11004
}

; x86_64::registers::mxcsr::MxCsr::all
; Function Attrs: inlinehint noredzone nounwind
define internal i32 @_ZN6x86_649registers5mxcsr5MxCsr3all17hf09626c2881794a3E() unnamed_addr #0 !dbg !11005 {
start:
  ret i32 65535, !dbg !11008
}

; x86_64::registers::mxcsr::MxCsr::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i32 @_ZN6x86_649registers5mxcsr5MxCsr4bits17hf97d553f29675f0fE(ptr align 4 %self) unnamed_addr #0 !dbg !11009 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11013, metadata !DIExpression()), !dbg !11014
  %0 = load i32, ptr %self, align 4, !dbg !11015, !noundef !25
  ret i32 %0, !dbg !11016
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::INVALID_OPERATION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17INVALID_OPERATION17hb55c89e4574f4e84E"(ptr align 4 %self) unnamed_addr #0 !dbg !11017 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11023, metadata !DIExpression()), !dbg !11026
  br i1 false, label %bb1, label %bb2, !dbg !11026

bb2:                                              ; preds = %start
  %_4 = load i32, ptr %self, align 4, !dbg !11026, !noundef !25
  %_3 = and i32 %_4, 1, !dbg !11026
  %1 = icmp eq i32 %_3, 1, !dbg !11026
  %2 = zext i1 %1 to i8, !dbg !11026
  store i8 %2, ptr %0, align 1, !dbg !11026
  br label %bb3, !dbg !11026

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11026
  br label %bb3, !dbg !11026

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11027, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !11027
  ret i1 %4, !dbg !11027
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DENORMAL
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8DENORMAL17hcf8af29a73a4bd18E"(ptr align 4 %self) unnamed_addr #0 !dbg !11028 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11030, metadata !DIExpression()), !dbg !11032
  br i1 false, label %bb1, label %bb2, !dbg !11032

bb2:                                              ; preds = %start
  %_4 = load i32, ptr %self, align 4, !dbg !11032, !noundef !25
  %_3 = and i32 %_4, 2, !dbg !11032
  %1 = icmp eq i32 %_3, 2, !dbg !11032
  %2 = zext i1 %1 to i8, !dbg !11032
  store i8 %2, ptr %0, align 1, !dbg !11032
  br label %bb3, !dbg !11032

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11032
  br label %bb3, !dbg !11032

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11033, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !11033
  ret i1 %4, !dbg !11033
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DIVIDE_BY_ZERO
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14DIVIDE_BY_ZERO17h793ceb0993be6c09E"(ptr align 4 %self) unnamed_addr #0 !dbg !11034 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11036, metadata !DIExpression()), !dbg !11038
  br i1 false, label %bb1, label %bb2, !dbg !11038

bb2:                                              ; preds = %start
  %_4 = load i32, ptr %self, align 4, !dbg !11038, !noundef !25
  %_3 = and i32 %_4, 4, !dbg !11038
  %1 = icmp eq i32 %_3, 4, !dbg !11038
  %2 = zext i1 %1 to i8, !dbg !11038
  store i8 %2, ptr %0, align 1, !dbg !11038
  br label %bb3, !dbg !11038

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11038
  br label %bb3, !dbg !11038

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11039, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !11039
  ret i1 %4, !dbg !11039
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::OVERFLOW
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8OVERFLOW17h50de99100eb8bd36E"(ptr align 4 %self) unnamed_addr #0 !dbg !11040 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11042, metadata !DIExpression()), !dbg !11044
  br i1 false, label %bb1, label %bb2, !dbg !11044

bb2:                                              ; preds = %start
  %_4 = load i32, ptr %self, align 4, !dbg !11044, !noundef !25
  %_3 = and i32 %_4, 8, !dbg !11044
  %1 = icmp eq i32 %_3, 8, !dbg !11044
  %2 = zext i1 %1 to i8, !dbg !11044
  store i8 %2, ptr %0, align 1, !dbg !11044
  br label %bb3, !dbg !11044

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11044
  br label %bb3, !dbg !11044

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11045, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !11045
  ret i1 %4, !dbg !11045
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::UNDERFLOW
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9UNDERFLOW17h4a7c79b428e3b3bdE"(ptr align 4 %self) unnamed_addr #0 !dbg !11046 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11048, metadata !DIExpression()), !dbg !11050
  br i1 false, label %bb1, label %bb2, !dbg !11050

bb2:                                              ; preds = %start
  %_4 = load i32, ptr %self, align 4, !dbg !11050, !noundef !25
  %_3 = and i32 %_4, 16, !dbg !11050
  %1 = icmp eq i32 %_3, 16, !dbg !11050
  %2 = zext i1 %1 to i8, !dbg !11050
  store i8 %2, ptr %0, align 1, !dbg !11050
  br label %bb3, !dbg !11050

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11050
  br label %bb3, !dbg !11050

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11051, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !11051
  ret i1 %4, !dbg !11051
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::PRECISION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9PRECISION17h5f83167dbcf9f63fE"(ptr align 4 %self) unnamed_addr #0 !dbg !11052 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11054, metadata !DIExpression()), !dbg !11056
  br i1 false, label %bb1, label %bb2, !dbg !11056

bb2:                                              ; preds = %start
  %_4 = load i32, ptr %self, align 4, !dbg !11056, !noundef !25
  %_3 = and i32 %_4, 32, !dbg !11056
  %1 = icmp eq i32 %_3, 32, !dbg !11056
  %2 = zext i1 %1 to i8, !dbg !11056
  store i8 %2, ptr %0, align 1, !dbg !11056
  br label %bb3, !dbg !11056

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11056
  br label %bb3, !dbg !11056

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11057, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !11057
  ret i1 %4, !dbg !11057
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DENORMALS_ARE_ZEROS
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19DENORMALS_ARE_ZEROS17h130edd3256668effE"(ptr align 4 %self) unnamed_addr #0 !dbg !11058 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11060, metadata !DIExpression()), !dbg !11062
  br i1 false, label %bb1, label %bb2, !dbg !11062

bb2:                                              ; preds = %start
  %_4 = load i32, ptr %self, align 4, !dbg !11062, !noundef !25
  %_3 = and i32 %_4, 64, !dbg !11062
  %1 = icmp eq i32 %_3, 64, !dbg !11062
  %2 = zext i1 %1 to i8, !dbg !11062
  store i8 %2, ptr %0, align 1, !dbg !11062
  br label %bb3, !dbg !11062

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11062
  br label %bb3, !dbg !11062

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11063, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !11063
  ret i1 %4, !dbg !11063
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::INVALID_OPERATION_MASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$22INVALID_OPERATION_MASK17hfa5e270d629e429cE"(ptr align 4 %self) unnamed_addr #0 !dbg !11064 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11066, metadata !DIExpression()), !dbg !11068
  br i1 false, label %bb1, label %bb2, !dbg !11068

bb2:                                              ; preds = %start
  %_4 = load i32, ptr %self, align 4, !dbg !11068, !noundef !25
  %_3 = and i32 %_4, 128, !dbg !11068
  %1 = icmp eq i32 %_3, 128, !dbg !11068
  %2 = zext i1 %1 to i8, !dbg !11068
  store i8 %2, ptr %0, align 1, !dbg !11068
  br label %bb3, !dbg !11068

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11068
  br label %bb3, !dbg !11068

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11069, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !11069
  ret i1 %4, !dbg !11069
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DENORMAL_MASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13DENORMAL_MASK17hf4d62a72012be0e7E"(ptr align 4 %self) unnamed_addr #0 !dbg !11070 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11072, metadata !DIExpression()), !dbg !11074
  br i1 false, label %bb1, label %bb2, !dbg !11074

bb2:                                              ; preds = %start
  %_4 = load i32, ptr %self, align 4, !dbg !11074, !noundef !25
  %_3 = and i32 %_4, 256, !dbg !11074
  %1 = icmp eq i32 %_3, 256, !dbg !11074
  %2 = zext i1 %1 to i8, !dbg !11074
  store i8 %2, ptr %0, align 1, !dbg !11074
  br label %bb3, !dbg !11074

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11074
  br label %bb3, !dbg !11074

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11075, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !11075
  ret i1 %4, !dbg !11075
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::DIVIDE_BY_ZERO_MASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19DIVIDE_BY_ZERO_MASK17h84984fff0d01b56eE"(ptr align 4 %self) unnamed_addr #0 !dbg !11076 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11078, metadata !DIExpression()), !dbg !11080
  br i1 false, label %bb1, label %bb2, !dbg !11080

bb2:                                              ; preds = %start
  %_4 = load i32, ptr %self, align 4, !dbg !11080, !noundef !25
  %_3 = and i32 %_4, 512, !dbg !11080
  %1 = icmp eq i32 %_3, 512, !dbg !11080
  %2 = zext i1 %1 to i8, !dbg !11080
  store i8 %2, ptr %0, align 1, !dbg !11080
  br label %bb3, !dbg !11080

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11080
  br label %bb3, !dbg !11080

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11081, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !11081
  ret i1 %4, !dbg !11081
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::OVERFLOW_MASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13OVERFLOW_MASK17h86539054fdf8a226E"(ptr align 4 %self) unnamed_addr #0 !dbg !11082 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11084, metadata !DIExpression()), !dbg !11086
  br i1 false, label %bb1, label %bb2, !dbg !11086

bb2:                                              ; preds = %start
  %_4 = load i32, ptr %self, align 4, !dbg !11086, !noundef !25
  %_3 = and i32 %_4, 1024, !dbg !11086
  %1 = icmp eq i32 %_3, 1024, !dbg !11086
  %2 = zext i1 %1 to i8, !dbg !11086
  store i8 %2, ptr %0, align 1, !dbg !11086
  br label %bb3, !dbg !11086

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11086
  br label %bb3, !dbg !11086

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11087, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !11087
  ret i1 %4, !dbg !11087
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::UNDERFLOW_MASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14UNDERFLOW_MASK17h1749dd96faed6dbfE"(ptr align 4 %self) unnamed_addr #0 !dbg !11088 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11090, metadata !DIExpression()), !dbg !11092
  br i1 false, label %bb1, label %bb2, !dbg !11092

bb2:                                              ; preds = %start
  %_4 = load i32, ptr %self, align 4, !dbg !11092, !noundef !25
  %_3 = and i32 %_4, 2048, !dbg !11092
  %1 = icmp eq i32 %_3, 2048, !dbg !11092
  %2 = zext i1 %1 to i8, !dbg !11092
  store i8 %2, ptr %0, align 1, !dbg !11092
  br label %bb3, !dbg !11092

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11092
  br label %bb3, !dbg !11092

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11093, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !11093
  ret i1 %4, !dbg !11093
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::PRECISION_MASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PRECISION_MASK17hf3c83b2d2a5ffacaE"(ptr align 4 %self) unnamed_addr #0 !dbg !11094 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11096, metadata !DIExpression()), !dbg !11098
  br i1 false, label %bb1, label %bb2, !dbg !11098

bb2:                                              ; preds = %start
  %_4 = load i32, ptr %self, align 4, !dbg !11098, !noundef !25
  %_3 = and i32 %_4, 4096, !dbg !11098
  %1 = icmp eq i32 %_3, 4096, !dbg !11098
  %2 = zext i1 %1 to i8, !dbg !11098
  store i8 %2, ptr %0, align 1, !dbg !11098
  br label %bb3, !dbg !11098

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11098
  br label %bb3, !dbg !11098

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11099, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !11099
  ret i1 %4, !dbg !11099
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::ROUNDING_CONTROL_NEGATIVE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25ROUNDING_CONTROL_NEGATIVE17hecbc3b14cfc5a1faE"(ptr align 4 %self) unnamed_addr #0 !dbg !11100 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11102, metadata !DIExpression()), !dbg !11104
  br i1 false, label %bb1, label %bb2, !dbg !11104

bb2:                                              ; preds = %start
  %_4 = load i32, ptr %self, align 4, !dbg !11104, !noundef !25
  %_3 = and i32 %_4, 8192, !dbg !11104
  %1 = icmp eq i32 %_3, 8192, !dbg !11104
  %2 = zext i1 %1 to i8, !dbg !11104
  store i8 %2, ptr %0, align 1, !dbg !11104
  br label %bb3, !dbg !11104

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11104
  br label %bb3, !dbg !11104

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11105, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !11105
  ret i1 %4, !dbg !11105
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::ROUNDING_CONTROL_POSITIVE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25ROUNDING_CONTROL_POSITIVE17h5d1b908adb354160E"(ptr align 4 %self) unnamed_addr #0 !dbg !11106 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11108, metadata !DIExpression()), !dbg !11110
  br i1 false, label %bb1, label %bb2, !dbg !11110

bb2:                                              ; preds = %start
  %_4 = load i32, ptr %self, align 4, !dbg !11110, !noundef !25
  %_3 = and i32 %_4, 16384, !dbg !11110
  %1 = icmp eq i32 %_3, 16384, !dbg !11110
  %2 = zext i1 %1 to i8, !dbg !11110
  store i8 %2, ptr %0, align 1, !dbg !11110
  br label %bb3, !dbg !11110

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11110
  br label %bb3, !dbg !11110

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11111, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !11111
  ret i1 %4, !dbg !11111
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::ROUNDING_CONTROL_ZERO
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21ROUNDING_CONTROL_ZERO17hb5fab4e503ddc0e3E"(ptr align 4 %self) unnamed_addr #0 !dbg !11112 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11114, metadata !DIExpression()), !dbg !11116
  br i1 false, label %bb1, label %bb2, !dbg !11116

bb2:                                              ; preds = %start
  %_4 = load i32, ptr %self, align 4, !dbg !11116, !noundef !25
  %_3 = and i32 %_4, 24576, !dbg !11116
  %1 = icmp eq i32 %_3, 24576, !dbg !11116
  %2 = zext i1 %1 to i8, !dbg !11116
  store i8 %2, ptr %0, align 1, !dbg !11116
  br label %bb3, !dbg !11116

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11116
  br label %bb3, !dbg !11116

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11117, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !11117
  ret i1 %4, !dbg !11117
}

; <x86_64::registers::mxcsr::MxCsr as <x86_64::registers::mxcsr::MxCsr as core::fmt::Debug>::fmt::__BitFlags>::FLUSH_TO_ZERO
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13FLUSH_TO_ZERO17h50d266e0598aa328E"(ptr align 4 %self) unnamed_addr #0 !dbg !11118 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11120, metadata !DIExpression()), !dbg !11122
  br i1 false, label %bb1, label %bb2, !dbg !11122

bb2:                                              ; preds = %start
  %_4 = load i32, ptr %self, align 4, !dbg !11122, !noundef !25
  %_3 = and i32 %_4, 32768, !dbg !11122
  %1 = icmp eq i32 %_3, 32768, !dbg !11122
  %2 = zext i1 %1 to i8, !dbg !11122
  store i8 %2, ptr %0, align 1, !dbg !11122
  br label %bb3, !dbg !11122

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11122
  br label %bb3, !dbg !11122

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11123, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !11123
  ret i1 %4, !dbg !11123
}

; <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN70_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h282b3a9d2032a27eE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11124 {
start:
  %val.dbg.spill78 = alloca {}, align 1
  %residual.dbg.spill77 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill76 = alloca {}, align 1
  %residual.dbg.spill75 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill74 = alloca {}, align 1
  %residual.dbg.spill73 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill72 = alloca {}, align 1
  %residual.dbg.spill71 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill70 = alloca {}, align 1
  %residual.dbg.spill69 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill68 = alloca {}, align 1
  %residual.dbg.spill67 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill66 = alloca {}, align 1
  %residual.dbg.spill65 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill64 = alloca {}, align 1
  %residual.dbg.spill63 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill62 = alloca {}, align 1
  %residual.dbg.spill61 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill60 = alloca {}, align 1
  %residual.dbg.spill59 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill58 = alloca {}, align 1
  %residual.dbg.spill57 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill56 = alloca {}, align 1
  %residual.dbg.spill55 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill54 = alloca {}, align 1
  %residual.dbg.spill53 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill52 = alloca {}, align 1
  %residual.dbg.spill51 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_340 = alloca i8, align 1
  %_332 = alloca i8, align 1
  %_325 = alloca i8, align 1
  %_318 = alloca i8, align 1
  %_315 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_303 = alloca i8, align 1
  %_296 = alloca i8, align 1
  %_286 = alloca i8, align 1
  %_279 = alloca i8, align 1
  %_269 = alloca i8, align 1
  %_262 = alloca i8, align 1
  %_252 = alloca i8, align 1
  %_245 = alloca i8, align 1
  %_235 = alloca i8, align 1
  %_228 = alloca i8, align 1
  %_218 = alloca i8, align 1
  %_211 = alloca i8, align 1
  %_201 = alloca i8, align 1
  %_194 = alloca i8, align 1
  %_184 = alloca i8, align 1
  %_177 = alloca i8, align 1
  %_167 = alloca i8, align 1
  %_160 = alloca i8, align 1
  %_150 = alloca i8, align 1
  %_143 = alloca i8, align 1
  %_133 = alloca i8, align 1
  %_126 = alloca i8, align 1
  %_116 = alloca i8, align 1
  %_109 = alloca i8, align 1
  %_99 = alloca i8, align 1
  %_92 = alloca i8, align 1
  %_82 = alloca i8, align 1
  %_75 = alloca i8, align 1
  %_65 = alloca i8, align 1
  %_58 = alloca i8, align 1
  %_48 = alloca i8, align 1
  %_41 = alloca i8, align 1
  %_31 = alloca i8, align 1
  %_24 = alloca i8, align 1
  %_14 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11134, metadata !DIExpression()), !dbg !11300
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11135, metadata !DIExpression()), !dbg !11301
  call void @llvm.dbg.declare(metadata ptr %first, metadata !11136, metadata !DIExpression()), !dbg !11302
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !11138, metadata !DIExpression()), !dbg !11303
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !11140, metadata !DIExpression()), !dbg !11304
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !11142, metadata !DIExpression()), !dbg !11305
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !11144, metadata !DIExpression()), !dbg !11306
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !11146, metadata !DIExpression()), !dbg !11307
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !11148, metadata !DIExpression()), !dbg !11308
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !11150, metadata !DIExpression()), !dbg !11309
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !11152, metadata !DIExpression()), !dbg !11310
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !11154, metadata !DIExpression()), !dbg !11311
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !11156, metadata !DIExpression()), !dbg !11312
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !11158, metadata !DIExpression()), !dbg !11313
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !11160, metadata !DIExpression()), !dbg !11314
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !11162, metadata !DIExpression()), !dbg !11315
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !11164, metadata !DIExpression()), !dbg !11316
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !11166, metadata !DIExpression()), !dbg !11317
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !11168, metadata !DIExpression()), !dbg !11318
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !11170, metadata !DIExpression()), !dbg !11319
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !11172, metadata !DIExpression()), !dbg !11320
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !11174, metadata !DIExpression()), !dbg !11321
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !11176, metadata !DIExpression()), !dbg !11322
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !11178, metadata !DIExpression()), !dbg !11323
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !11180, metadata !DIExpression()), !dbg !11324
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !11182, metadata !DIExpression()), !dbg !11325
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !11184, metadata !DIExpression()), !dbg !11326
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !11186, metadata !DIExpression()), !dbg !11327
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !11188, metadata !DIExpression()), !dbg !11328
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !11190, metadata !DIExpression()), !dbg !11329
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !11192, metadata !DIExpression()), !dbg !11330
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !11194, metadata !DIExpression()), !dbg !11331
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !11196, metadata !DIExpression()), !dbg !11332
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !11198, metadata !DIExpression()), !dbg !11333
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !11200, metadata !DIExpression()), !dbg !11334
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !11202, metadata !DIExpression()), !dbg !11335
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !11204, metadata !DIExpression()), !dbg !11336
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !11206, metadata !DIExpression()), !dbg !11337
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !11208, metadata !DIExpression()), !dbg !11338
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !11210, metadata !DIExpression()), !dbg !11339
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !11212, metadata !DIExpression()), !dbg !11340
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !11214, metadata !DIExpression()), !dbg !11341
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !11216, metadata !DIExpression()), !dbg !11342
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !11218, metadata !DIExpression()), !dbg !11343
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !11220, metadata !DIExpression()), !dbg !11344
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !11222, metadata !DIExpression()), !dbg !11345
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !11224, metadata !DIExpression()), !dbg !11346
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !11226, metadata !DIExpression()), !dbg !11347
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !11228, metadata !DIExpression()), !dbg !11348
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !11230, metadata !DIExpression()), !dbg !11349
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !11232, metadata !DIExpression()), !dbg !11350
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !11234, metadata !DIExpression()), !dbg !11351
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !11236, metadata !DIExpression()), !dbg !11352
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !11238, metadata !DIExpression()), !dbg !11353
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !11240, metadata !DIExpression()), !dbg !11354
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill51, metadata !11242, metadata !DIExpression()), !dbg !11355
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill52, metadata !11244, metadata !DIExpression()), !dbg !11356
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill53, metadata !11246, metadata !DIExpression()), !dbg !11357
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill54, metadata !11248, metadata !DIExpression()), !dbg !11358
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill55, metadata !11250, metadata !DIExpression()), !dbg !11359
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill56, metadata !11252, metadata !DIExpression()), !dbg !11360
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill57, metadata !11254, metadata !DIExpression()), !dbg !11361
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill58, metadata !11256, metadata !DIExpression()), !dbg !11362
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill59, metadata !11258, metadata !DIExpression()), !dbg !11363
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill60, metadata !11260, metadata !DIExpression()), !dbg !11364
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill61, metadata !11262, metadata !DIExpression()), !dbg !11365
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill62, metadata !11264, metadata !DIExpression()), !dbg !11366
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill63, metadata !11266, metadata !DIExpression()), !dbg !11367
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill64, metadata !11268, metadata !DIExpression()), !dbg !11368
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill65, metadata !11270, metadata !DIExpression()), !dbg !11369
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill66, metadata !11272, metadata !DIExpression()), !dbg !11370
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill67, metadata !11274, metadata !DIExpression()), !dbg !11371
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill68, metadata !11276, metadata !DIExpression()), !dbg !11372
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill69, metadata !11278, metadata !DIExpression()), !dbg !11373
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill70, metadata !11280, metadata !DIExpression()), !dbg !11374
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !11282, metadata !DIExpression()), !dbg !11375
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill71, metadata !11284, metadata !DIExpression()), !dbg !11376
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill72, metadata !11286, metadata !DIExpression()), !dbg !11377
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill73, metadata !11288, metadata !DIExpression()), !dbg !11378
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill74, metadata !11290, metadata !DIExpression()), !dbg !11379
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill75, metadata !11292, metadata !DIExpression()), !dbg !11380
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill76, metadata !11294, metadata !DIExpression()), !dbg !11381
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill77, metadata !11296, metadata !DIExpression()), !dbg !11382
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill78, metadata !11298, metadata !DIExpression()), !dbg !11383
  store i8 1, ptr %first, align 1, !dbg !11384
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::ID
  %_4 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$2ID17h83e2b2b1f0519372E"(ptr align 8 %self) #8, !dbg !11385
  br i1 %_4, label %bb2, label %bb13, !dbg !11385

bb13:                                             ; preds = %bb8, %start
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_INTERRUPT_PENDING
  %_21 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25VIRTUAL_INTERRUPT_PENDING17h4f56f946972b27e2E"(ptr align 8 %self) #8, !dbg !11385
  br i1 %_21, label %bb15, label %bb26, !dbg !11385

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !11386, !range !1608, !noundef !25
  %_6 = trunc i8 %1 to i1, !dbg !11386
  %_5 = xor i1 %_6, true, !dbg !11387
  br i1 %_5, label %bb3, label %bb8, !dbg !11387

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !11388
; call core::fmt::Formatter::write_str
  %_15 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10151, i64 2) #8, !dbg !11389
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_15) #8, !dbg !11389
  %3 = zext i1 %2 to i8, !dbg !11389
  store i8 %3, ptr %_14, align 1, !dbg !11389
  %4 = load i8, ptr %_14, align 1, !dbg !11389, !range !1608, !noundef !25
  %5 = trunc i8 %4 to i1, !dbg !11389
  %_17 = zext i1 %5 to i64, !dbg !11389
  %6 = icmp eq i64 %_17, 0, !dbg !11389
  br i1 %6, label %bb13, label %bb12, !dbg !11389

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !11390
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_8) #8, !dbg !11390
  %8 = zext i1 %7 to i8, !dbg !11390
  store i8 %8, ptr %_7, align 1, !dbg !11390
  %9 = load i8, ptr %_7, align 1, !dbg !11390, !range !1608, !noundef !25
  %10 = trunc i8 %9 to i1, !dbg !11390
  %_10 = zext i1 %10 to i64, !dbg !11390
  %11 = icmp eq i64 %_10, 0, !dbg !11390
  br i1 %11, label %bb8, label %bb7, !dbg !11390

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10150) #8, !dbg !11391
  %13 = zext i1 %12 to i8, !dbg !11391
  store i8 %13, ptr %0, align 1, !dbg !11391
  br label %bb260, !dbg !11391

bb6:                                              ; No predecessors!
  unreachable, !dbg !11390

bb260:                                            ; preds = %bb259, %bb258, %bb252, %bb248, %bb242, %bb233, %bb228, %bb220, %bb215, %bb207, %bb202, %bb194, %bb189, %bb181, %bb176, %bb168, %bb163, %bb155, %bb150, %bb142, %bb137, %bb129, %bb124, %bb116, %bb111, %bb103, %bb98, %bb90, %bb85, %bb77, %bb72, %bb64, %bb59, %bb51, %bb46, %bb38, %bb33, %bb25, %bb20, %bb12, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !11392, !range !1608, !noundef !25
  %15 = trunc i8 %14 to i1, !dbg !11392
  ret i1 %15, !dbg !11392

bb12:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10150) #8, !dbg !11393
  %17 = zext i1 %16 to i8, !dbg !11393
  store i8 %17, ptr %0, align 1, !dbg !11393
  br label %bb260, !dbg !11393

bb11:                                             ; No predecessors!
  unreachable, !dbg !11389

bb26:                                             ; preds = %bb21, %bb13
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_INTERRUPT
  %_38 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17VIRTUAL_INTERRUPT17h32931a5d131de226E"(ptr align 8 %self) #8, !dbg !11385
  br i1 %_38, label %bb28, label %bb39, !dbg !11385

bb15:                                             ; preds = %bb13
  %18 = load i8, ptr %first, align 1, !dbg !11386, !range !1608, !noundef !25
  %_23 = trunc i8 %18 to i1, !dbg !11386
  %_22 = xor i1 %_23, true, !dbg !11387
  br i1 %_22, label %bb16, label %bb21, !dbg !11387

bb21:                                             ; preds = %bb16, %bb15
  store i8 0, ptr %first, align 1, !dbg !11388
; call core::fmt::Formatter::write_str
  %_32 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10153, i64 25) #8, !dbg !11389
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_32) #8, !dbg !11389
  %20 = zext i1 %19 to i8, !dbg !11389
  store i8 %20, ptr %_31, align 1, !dbg !11389
  %21 = load i8, ptr %_31, align 1, !dbg !11389, !range !1608, !noundef !25
  %22 = trunc i8 %21 to i1, !dbg !11389
  %_34 = zext i1 %22 to i64, !dbg !11389
  %23 = icmp eq i64 %_34, 0, !dbg !11389
  br i1 %23, label %bb26, label %bb25, !dbg !11389

bb16:                                             ; preds = %bb15
; call core::fmt::Formatter::write_str
  %_25 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !11390
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_25) #8, !dbg !11390
  %25 = zext i1 %24 to i8, !dbg !11390
  store i8 %25, ptr %_24, align 1, !dbg !11390
  %26 = load i8, ptr %_24, align 1, !dbg !11390, !range !1608, !noundef !25
  %27 = trunc i8 %26 to i1, !dbg !11390
  %_27 = zext i1 %27 to i64, !dbg !11390
  %28 = icmp eq i64 %_27, 0, !dbg !11390
  br i1 %28, label %bb21, label %bb20, !dbg !11390

bb20:                                             ; preds = %bb16
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10150) #8, !dbg !11394
  %30 = zext i1 %29 to i8, !dbg !11394
  store i8 %30, ptr %0, align 1, !dbg !11394
  br label %bb260, !dbg !11394

bb19:                                             ; No predecessors!
  unreachable, !dbg !11390

bb25:                                             ; preds = %bb21
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10150) #8, !dbg !11395
  %32 = zext i1 %31 to i8, !dbg !11395
  store i8 %32, ptr %0, align 1, !dbg !11395
  br label %bb260, !dbg !11395

bb24:                                             ; No predecessors!
  unreachable, !dbg !11389

bb39:                                             ; preds = %bb34, %bb26
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::ALIGNMENT_CHECK
  %_55 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15ALIGNMENT_CHECK17h9f928af302bea589E"(ptr align 8 %self) #8, !dbg !11385
  br i1 %_55, label %bb41, label %bb52, !dbg !11385

bb28:                                             ; preds = %bb26
  %33 = load i8, ptr %first, align 1, !dbg !11386, !range !1608, !noundef !25
  %_40 = trunc i8 %33 to i1, !dbg !11386
  %_39 = xor i1 %_40, true, !dbg !11387
  br i1 %_39, label %bb29, label %bb34, !dbg !11387

bb34:                                             ; preds = %bb29, %bb28
  store i8 0, ptr %first, align 1, !dbg !11388
; call core::fmt::Formatter::write_str
  %_49 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10155, i64 17) #8, !dbg !11389
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_49) #8, !dbg !11389
  %35 = zext i1 %34 to i8, !dbg !11389
  store i8 %35, ptr %_48, align 1, !dbg !11389
  %36 = load i8, ptr %_48, align 1, !dbg !11389, !range !1608, !noundef !25
  %37 = trunc i8 %36 to i1, !dbg !11389
  %_51 = zext i1 %37 to i64, !dbg !11389
  %38 = icmp eq i64 %_51, 0, !dbg !11389
  br i1 %38, label %bb39, label %bb38, !dbg !11389

bb29:                                             ; preds = %bb28
; call core::fmt::Formatter::write_str
  %_42 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !11390
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_42) #8, !dbg !11390
  %40 = zext i1 %39 to i8, !dbg !11390
  store i8 %40, ptr %_41, align 1, !dbg !11390
  %41 = load i8, ptr %_41, align 1, !dbg !11390, !range !1608, !noundef !25
  %42 = trunc i8 %41 to i1, !dbg !11390
  %_44 = zext i1 %42 to i64, !dbg !11390
  %43 = icmp eq i64 %_44, 0, !dbg !11390
  br i1 %43, label %bb34, label %bb33, !dbg !11390

bb33:                                             ; preds = %bb29
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10150) #8, !dbg !11396
  %45 = zext i1 %44 to i8, !dbg !11396
  store i8 %45, ptr %0, align 1, !dbg !11396
  br label %bb260, !dbg !11396

bb32:                                             ; No predecessors!
  unreachable, !dbg !11390

bb38:                                             ; preds = %bb34
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10150) #8, !dbg !11397
  %47 = zext i1 %46 to i8, !dbg !11397
  store i8 %47, ptr %0, align 1, !dbg !11397
  br label %bb260, !dbg !11397

bb37:                                             ; No predecessors!
  unreachable, !dbg !11389

bb52:                                             ; preds = %bb47, %bb39
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_8086_MODE
  %_72 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17VIRTUAL_8086_MODE17h79f9c55a1153f9bcE"(ptr align 8 %self) #8, !dbg !11385
  br i1 %_72, label %bb54, label %bb65, !dbg !11385

bb41:                                             ; preds = %bb39
  %48 = load i8, ptr %first, align 1, !dbg !11386, !range !1608, !noundef !25
  %_57 = trunc i8 %48 to i1, !dbg !11386
  %_56 = xor i1 %_57, true, !dbg !11387
  br i1 %_56, label %bb42, label %bb47, !dbg !11387

bb47:                                             ; preds = %bb42, %bb41
  store i8 0, ptr %first, align 1, !dbg !11388
; call core::fmt::Formatter::write_str
  %_66 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10157, i64 15) #8, !dbg !11389
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_66) #8, !dbg !11389
  %50 = zext i1 %49 to i8, !dbg !11389
  store i8 %50, ptr %_65, align 1, !dbg !11389
  %51 = load i8, ptr %_65, align 1, !dbg !11389, !range !1608, !noundef !25
  %52 = trunc i8 %51 to i1, !dbg !11389
  %_68 = zext i1 %52 to i64, !dbg !11389
  %53 = icmp eq i64 %_68, 0, !dbg !11389
  br i1 %53, label %bb52, label %bb51, !dbg !11389

bb42:                                             ; preds = %bb41
; call core::fmt::Formatter::write_str
  %_59 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !11390
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_59) #8, !dbg !11390
  %55 = zext i1 %54 to i8, !dbg !11390
  store i8 %55, ptr %_58, align 1, !dbg !11390
  %56 = load i8, ptr %_58, align 1, !dbg !11390, !range !1608, !noundef !25
  %57 = trunc i8 %56 to i1, !dbg !11390
  %_61 = zext i1 %57 to i64, !dbg !11390
  %58 = icmp eq i64 %_61, 0, !dbg !11390
  br i1 %58, label %bb47, label %bb46, !dbg !11390

bb46:                                             ; preds = %bb42
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10150) #8, !dbg !11398
  %60 = zext i1 %59 to i8, !dbg !11398
  store i8 %60, ptr %0, align 1, !dbg !11398
  br label %bb260, !dbg !11398

bb45:                                             ; No predecessors!
  unreachable, !dbg !11390

bb51:                                             ; preds = %bb47
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10150) #8, !dbg !11399
  %62 = zext i1 %61 to i8, !dbg !11399
  store i8 %62, ptr %0, align 1, !dbg !11399
  br label %bb260, !dbg !11399

bb50:                                             ; No predecessors!
  unreachable, !dbg !11389

bb65:                                             ; preds = %bb60, %bb52
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::RESUME_FLAG
  %_89 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11RESUME_FLAG17h38bc7a5dd901d406E"(ptr align 8 %self) #8, !dbg !11385
  br i1 %_89, label %bb67, label %bb78, !dbg !11385

bb54:                                             ; preds = %bb52
  %63 = load i8, ptr %first, align 1, !dbg !11386, !range !1608, !noundef !25
  %_74 = trunc i8 %63 to i1, !dbg !11386
  %_73 = xor i1 %_74, true, !dbg !11387
  br i1 %_73, label %bb55, label %bb60, !dbg !11387

bb60:                                             ; preds = %bb55, %bb54
  store i8 0, ptr %first, align 1, !dbg !11388
; call core::fmt::Formatter::write_str
  %_83 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10159, i64 17) #8, !dbg !11389
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_83) #8, !dbg !11389
  %65 = zext i1 %64 to i8, !dbg !11389
  store i8 %65, ptr %_82, align 1, !dbg !11389
  %66 = load i8, ptr %_82, align 1, !dbg !11389, !range !1608, !noundef !25
  %67 = trunc i8 %66 to i1, !dbg !11389
  %_85 = zext i1 %67 to i64, !dbg !11389
  %68 = icmp eq i64 %_85, 0, !dbg !11389
  br i1 %68, label %bb65, label %bb64, !dbg !11389

bb55:                                             ; preds = %bb54
; call core::fmt::Formatter::write_str
  %_76 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !11390
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_76) #8, !dbg !11390
  %70 = zext i1 %69 to i8, !dbg !11390
  store i8 %70, ptr %_75, align 1, !dbg !11390
  %71 = load i8, ptr %_75, align 1, !dbg !11390, !range !1608, !noundef !25
  %72 = trunc i8 %71 to i1, !dbg !11390
  %_78 = zext i1 %72 to i64, !dbg !11390
  %73 = icmp eq i64 %_78, 0, !dbg !11390
  br i1 %73, label %bb60, label %bb59, !dbg !11390

bb59:                                             ; preds = %bb55
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10150) #8, !dbg !11400
  %75 = zext i1 %74 to i8, !dbg !11400
  store i8 %75, ptr %0, align 1, !dbg !11400
  br label %bb260, !dbg !11400

bb58:                                             ; No predecessors!
  unreachable, !dbg !11390

bb64:                                             ; preds = %bb60
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10150) #8, !dbg !11401
  %77 = zext i1 %76 to i8, !dbg !11401
  store i8 %77, ptr %0, align 1, !dbg !11401
  br label %bb260, !dbg !11401

bb63:                                             ; No predecessors!
  unreachable, !dbg !11389

bb78:                                             ; preds = %bb73, %bb65
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::NESTED_TASK
  %_106 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11NESTED_TASK17h36a0621b8e10fac4E"(ptr align 8 %self) #8, !dbg !11385
  br i1 %_106, label %bb80, label %bb91, !dbg !11385

bb67:                                             ; preds = %bb65
  %78 = load i8, ptr %first, align 1, !dbg !11386, !range !1608, !noundef !25
  %_91 = trunc i8 %78 to i1, !dbg !11386
  %_90 = xor i1 %_91, true, !dbg !11387
  br i1 %_90, label %bb68, label %bb73, !dbg !11387

bb73:                                             ; preds = %bb68, %bb67
  store i8 0, ptr %first, align 1, !dbg !11388
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10161, i64 11) #8, !dbg !11389
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_100) #8, !dbg !11389
  %80 = zext i1 %79 to i8, !dbg !11389
  store i8 %80, ptr %_99, align 1, !dbg !11389
  %81 = load i8, ptr %_99, align 1, !dbg !11389, !range !1608, !noundef !25
  %82 = trunc i8 %81 to i1, !dbg !11389
  %_102 = zext i1 %82 to i64, !dbg !11389
  %83 = icmp eq i64 %_102, 0, !dbg !11389
  br i1 %83, label %bb78, label %bb77, !dbg !11389

bb68:                                             ; preds = %bb67
; call core::fmt::Formatter::write_str
  %_93 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !11390
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_93) #8, !dbg !11390
  %85 = zext i1 %84 to i8, !dbg !11390
  store i8 %85, ptr %_92, align 1, !dbg !11390
  %86 = load i8, ptr %_92, align 1, !dbg !11390, !range !1608, !noundef !25
  %87 = trunc i8 %86 to i1, !dbg !11390
  %_95 = zext i1 %87 to i64, !dbg !11390
  %88 = icmp eq i64 %_95, 0, !dbg !11390
  br i1 %88, label %bb73, label %bb72, !dbg !11390

bb72:                                             ; preds = %bb68
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10150) #8, !dbg !11402
  %90 = zext i1 %89 to i8, !dbg !11402
  store i8 %90, ptr %0, align 1, !dbg !11402
  br label %bb260, !dbg !11402

bb71:                                             ; No predecessors!
  unreachable, !dbg !11390

bb77:                                             ; preds = %bb73
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10150) #8, !dbg !11403
  %92 = zext i1 %91 to i8, !dbg !11403
  store i8 %92, ptr %0, align 1, !dbg !11403
  br label %bb260, !dbg !11403

bb76:                                             ; No predecessors!
  unreachable, !dbg !11389

bb91:                                             ; preds = %bb86, %bb78
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::IOPL_HIGH
  %_123 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9IOPL_HIGH17h10d77e0e5abda82cE"(ptr align 8 %self) #8, !dbg !11385
  br i1 %_123, label %bb93, label %bb104, !dbg !11385

bb80:                                             ; preds = %bb78
  %93 = load i8, ptr %first, align 1, !dbg !11386, !range !1608, !noundef !25
  %_108 = trunc i8 %93 to i1, !dbg !11386
  %_107 = xor i1 %_108, true, !dbg !11387
  br i1 %_107, label %bb81, label %bb86, !dbg !11387

bb86:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !11388
; call core::fmt::Formatter::write_str
  %_117 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10163, i64 11) #8, !dbg !11389
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_117) #8, !dbg !11389
  %95 = zext i1 %94 to i8, !dbg !11389
  store i8 %95, ptr %_116, align 1, !dbg !11389
  %96 = load i8, ptr %_116, align 1, !dbg !11389, !range !1608, !noundef !25
  %97 = trunc i8 %96 to i1, !dbg !11389
  %_119 = zext i1 %97 to i64, !dbg !11389
  %98 = icmp eq i64 %_119, 0, !dbg !11389
  br i1 %98, label %bb91, label %bb90, !dbg !11389

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_110 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !11390
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_110) #8, !dbg !11390
  %100 = zext i1 %99 to i8, !dbg !11390
  store i8 %100, ptr %_109, align 1, !dbg !11390
  %101 = load i8, ptr %_109, align 1, !dbg !11390, !range !1608, !noundef !25
  %102 = trunc i8 %101 to i1, !dbg !11390
  %_112 = zext i1 %102 to i64, !dbg !11390
  %103 = icmp eq i64 %_112, 0, !dbg !11390
  br i1 %103, label %bb86, label %bb85, !dbg !11390

bb85:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10150) #8, !dbg !11404
  %105 = zext i1 %104 to i8, !dbg !11404
  store i8 %105, ptr %0, align 1, !dbg !11404
  br label %bb260, !dbg !11404

bb84:                                             ; No predecessors!
  unreachable, !dbg !11390

bb90:                                             ; preds = %bb86
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10150) #8, !dbg !11405
  %107 = zext i1 %106 to i8, !dbg !11405
  store i8 %107, ptr %0, align 1, !dbg !11405
  br label %bb260, !dbg !11405

bb89:                                             ; No predecessors!
  unreachable, !dbg !11389

bb104:                                            ; preds = %bb99, %bb91
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::IOPL_LOW
  %_140 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8IOPL_LOW17h8d8dfd487e17913bE"(ptr align 8 %self) #8, !dbg !11385
  br i1 %_140, label %bb106, label %bb117, !dbg !11385

bb93:                                             ; preds = %bb91
  %108 = load i8, ptr %first, align 1, !dbg !11386, !range !1608, !noundef !25
  %_125 = trunc i8 %108 to i1, !dbg !11386
  %_124 = xor i1 %_125, true, !dbg !11387
  br i1 %_124, label %bb94, label %bb99, !dbg !11387

bb99:                                             ; preds = %bb94, %bb93
  store i8 0, ptr %first, align 1, !dbg !11388
; call core::fmt::Formatter::write_str
  %_134 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10165, i64 9) #8, !dbg !11389
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_134) #8, !dbg !11389
  %110 = zext i1 %109 to i8, !dbg !11389
  store i8 %110, ptr %_133, align 1, !dbg !11389
  %111 = load i8, ptr %_133, align 1, !dbg !11389, !range !1608, !noundef !25
  %112 = trunc i8 %111 to i1, !dbg !11389
  %_136 = zext i1 %112 to i64, !dbg !11389
  %113 = icmp eq i64 %_136, 0, !dbg !11389
  br i1 %113, label %bb104, label %bb103, !dbg !11389

bb94:                                             ; preds = %bb93
; call core::fmt::Formatter::write_str
  %_127 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !11390
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_127) #8, !dbg !11390
  %115 = zext i1 %114 to i8, !dbg !11390
  store i8 %115, ptr %_126, align 1, !dbg !11390
  %116 = load i8, ptr %_126, align 1, !dbg !11390, !range !1608, !noundef !25
  %117 = trunc i8 %116 to i1, !dbg !11390
  %_129 = zext i1 %117 to i64, !dbg !11390
  %118 = icmp eq i64 %_129, 0, !dbg !11390
  br i1 %118, label %bb99, label %bb98, !dbg !11390

bb98:                                             ; preds = %bb94
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10150) #8, !dbg !11406
  %120 = zext i1 %119 to i8, !dbg !11406
  store i8 %120, ptr %0, align 1, !dbg !11406
  br label %bb260, !dbg !11406

bb97:                                             ; No predecessors!
  unreachable, !dbg !11390

bb103:                                            ; preds = %bb99
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10150) #8, !dbg !11407
  %122 = zext i1 %121 to i8, !dbg !11407
  store i8 %122, ptr %0, align 1, !dbg !11407
  br label %bb260, !dbg !11407

bb102:                                            ; No predecessors!
  unreachable, !dbg !11389

bb117:                                            ; preds = %bb112, %bb104
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::OVERFLOW_FLAG
  %_157 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13OVERFLOW_FLAG17h031d756cdfcac63fE"(ptr align 8 %self) #8, !dbg !11385
  br i1 %_157, label %bb119, label %bb130, !dbg !11385

bb106:                                            ; preds = %bb104
  %123 = load i8, ptr %first, align 1, !dbg !11386, !range !1608, !noundef !25
  %_142 = trunc i8 %123 to i1, !dbg !11386
  %_141 = xor i1 %_142, true, !dbg !11387
  br i1 %_141, label %bb107, label %bb112, !dbg !11387

bb112:                                            ; preds = %bb107, %bb106
  store i8 0, ptr %first, align 1, !dbg !11388
; call core::fmt::Formatter::write_str
  %_151 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10167, i64 8) #8, !dbg !11389
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %124 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_151) #8, !dbg !11389
  %125 = zext i1 %124 to i8, !dbg !11389
  store i8 %125, ptr %_150, align 1, !dbg !11389
  %126 = load i8, ptr %_150, align 1, !dbg !11389, !range !1608, !noundef !25
  %127 = trunc i8 %126 to i1, !dbg !11389
  %_153 = zext i1 %127 to i64, !dbg !11389
  %128 = icmp eq i64 %_153, 0, !dbg !11389
  br i1 %128, label %bb117, label %bb116, !dbg !11389

bb107:                                            ; preds = %bb106
; call core::fmt::Formatter::write_str
  %_144 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !11390
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_144) #8, !dbg !11390
  %130 = zext i1 %129 to i8, !dbg !11390
  store i8 %130, ptr %_143, align 1, !dbg !11390
  %131 = load i8, ptr %_143, align 1, !dbg !11390, !range !1608, !noundef !25
  %132 = trunc i8 %131 to i1, !dbg !11390
  %_146 = zext i1 %132 to i64, !dbg !11390
  %133 = icmp eq i64 %_146, 0, !dbg !11390
  br i1 %133, label %bb112, label %bb111, !dbg !11390

bb111:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %134 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10150) #8, !dbg !11408
  %135 = zext i1 %134 to i8, !dbg !11408
  store i8 %135, ptr %0, align 1, !dbg !11408
  br label %bb260, !dbg !11408

bb110:                                            ; No predecessors!
  unreachable, !dbg !11390

bb116:                                            ; preds = %bb112
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %136 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10150) #8, !dbg !11409
  %137 = zext i1 %136 to i8, !dbg !11409
  store i8 %137, ptr %0, align 1, !dbg !11409
  br label %bb260, !dbg !11409

bb115:                                            ; No predecessors!
  unreachable, !dbg !11389

bb130:                                            ; preds = %bb125, %bb117
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::DIRECTION_FLAG
  %_174 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14DIRECTION_FLAG17hc010b4d38d077c1aE"(ptr align 8 %self) #8, !dbg !11385
  br i1 %_174, label %bb132, label %bb143, !dbg !11385

bb119:                                            ; preds = %bb117
  %138 = load i8, ptr %first, align 1, !dbg !11386, !range !1608, !noundef !25
  %_159 = trunc i8 %138 to i1, !dbg !11386
  %_158 = xor i1 %_159, true, !dbg !11387
  br i1 %_158, label %bb120, label %bb125, !dbg !11387

bb125:                                            ; preds = %bb120, %bb119
  store i8 0, ptr %first, align 1, !dbg !11388
; call core::fmt::Formatter::write_str
  %_168 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10169, i64 13) #8, !dbg !11389
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %139 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_168) #8, !dbg !11389
  %140 = zext i1 %139 to i8, !dbg !11389
  store i8 %140, ptr %_167, align 1, !dbg !11389
  %141 = load i8, ptr %_167, align 1, !dbg !11389, !range !1608, !noundef !25
  %142 = trunc i8 %141 to i1, !dbg !11389
  %_170 = zext i1 %142 to i64, !dbg !11389
  %143 = icmp eq i64 %_170, 0, !dbg !11389
  br i1 %143, label %bb130, label %bb129, !dbg !11389

bb120:                                            ; preds = %bb119
; call core::fmt::Formatter::write_str
  %_161 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !11390
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_161) #8, !dbg !11390
  %145 = zext i1 %144 to i8, !dbg !11390
  store i8 %145, ptr %_160, align 1, !dbg !11390
  %146 = load i8, ptr %_160, align 1, !dbg !11390, !range !1608, !noundef !25
  %147 = trunc i8 %146 to i1, !dbg !11390
  %_163 = zext i1 %147 to i64, !dbg !11390
  %148 = icmp eq i64 %_163, 0, !dbg !11390
  br i1 %148, label %bb125, label %bb124, !dbg !11390

bb124:                                            ; preds = %bb120
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %149 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10150) #8, !dbg !11410
  %150 = zext i1 %149 to i8, !dbg !11410
  store i8 %150, ptr %0, align 1, !dbg !11410
  br label %bb260, !dbg !11410

bb123:                                            ; No predecessors!
  unreachable, !dbg !11390

bb129:                                            ; preds = %bb125
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %151 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10150) #8, !dbg !11411
  %152 = zext i1 %151 to i8, !dbg !11411
  store i8 %152, ptr %0, align 1, !dbg !11411
  br label %bb260, !dbg !11411

bb128:                                            ; No predecessors!
  unreachable, !dbg !11389

bb143:                                            ; preds = %bb138, %bb130
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::INTERRUPT_FLAG
  %_191 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14INTERRUPT_FLAG17h737f6ee35363249fE"(ptr align 8 %self) #8, !dbg !11385
  br i1 %_191, label %bb145, label %bb156, !dbg !11385

bb132:                                            ; preds = %bb130
  %153 = load i8, ptr %first, align 1, !dbg !11386, !range !1608, !noundef !25
  %_176 = trunc i8 %153 to i1, !dbg !11386
  %_175 = xor i1 %_176, true, !dbg !11387
  br i1 %_175, label %bb133, label %bb138, !dbg !11387

bb138:                                            ; preds = %bb133, %bb132
  store i8 0, ptr %first, align 1, !dbg !11388
; call core::fmt::Formatter::write_str
  %_185 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10171, i64 14) #8, !dbg !11389
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %154 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_185) #8, !dbg !11389
  %155 = zext i1 %154 to i8, !dbg !11389
  store i8 %155, ptr %_184, align 1, !dbg !11389
  %156 = load i8, ptr %_184, align 1, !dbg !11389, !range !1608, !noundef !25
  %157 = trunc i8 %156 to i1, !dbg !11389
  %_187 = zext i1 %157 to i64, !dbg !11389
  %158 = icmp eq i64 %_187, 0, !dbg !11389
  br i1 %158, label %bb143, label %bb142, !dbg !11389

bb133:                                            ; preds = %bb132
; call core::fmt::Formatter::write_str
  %_178 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !11390
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %159 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_178) #8, !dbg !11390
  %160 = zext i1 %159 to i8, !dbg !11390
  store i8 %160, ptr %_177, align 1, !dbg !11390
  %161 = load i8, ptr %_177, align 1, !dbg !11390, !range !1608, !noundef !25
  %162 = trunc i8 %161 to i1, !dbg !11390
  %_180 = zext i1 %162 to i64, !dbg !11390
  %163 = icmp eq i64 %_180, 0, !dbg !11390
  br i1 %163, label %bb138, label %bb137, !dbg !11390

bb137:                                            ; preds = %bb133
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %164 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10150) #8, !dbg !11412
  %165 = zext i1 %164 to i8, !dbg !11412
  store i8 %165, ptr %0, align 1, !dbg !11412
  br label %bb260, !dbg !11412

bb136:                                            ; No predecessors!
  unreachable, !dbg !11390

bb142:                                            ; preds = %bb138
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %166 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10150) #8, !dbg !11413
  %167 = zext i1 %166 to i8, !dbg !11413
  store i8 %167, ptr %0, align 1, !dbg !11413
  br label %bb260, !dbg !11413

bb141:                                            ; No predecessors!
  unreachable, !dbg !11389

bb156:                                            ; preds = %bb151, %bb143
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::TRAP_FLAG
  %_208 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9TRAP_FLAG17h003f77c3d4e77f33E"(ptr align 8 %self) #8, !dbg !11385
  br i1 %_208, label %bb158, label %bb169, !dbg !11385

bb145:                                            ; preds = %bb143
  %168 = load i8, ptr %first, align 1, !dbg !11386, !range !1608, !noundef !25
  %_193 = trunc i8 %168 to i1, !dbg !11386
  %_192 = xor i1 %_193, true, !dbg !11387
  br i1 %_192, label %bb146, label %bb151, !dbg !11387

bb151:                                            ; preds = %bb146, %bb145
  store i8 0, ptr %first, align 1, !dbg !11388
; call core::fmt::Formatter::write_str
  %_202 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10173, i64 14) #8, !dbg !11389
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %169 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_202) #8, !dbg !11389
  %170 = zext i1 %169 to i8, !dbg !11389
  store i8 %170, ptr %_201, align 1, !dbg !11389
  %171 = load i8, ptr %_201, align 1, !dbg !11389, !range !1608, !noundef !25
  %172 = trunc i8 %171 to i1, !dbg !11389
  %_204 = zext i1 %172 to i64, !dbg !11389
  %173 = icmp eq i64 %_204, 0, !dbg !11389
  br i1 %173, label %bb156, label %bb155, !dbg !11389

bb146:                                            ; preds = %bb145
; call core::fmt::Formatter::write_str
  %_195 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !11390
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %174 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_195) #8, !dbg !11390
  %175 = zext i1 %174 to i8, !dbg !11390
  store i8 %175, ptr %_194, align 1, !dbg !11390
  %176 = load i8, ptr %_194, align 1, !dbg !11390, !range !1608, !noundef !25
  %177 = trunc i8 %176 to i1, !dbg !11390
  %_197 = zext i1 %177 to i64, !dbg !11390
  %178 = icmp eq i64 %_197, 0, !dbg !11390
  br i1 %178, label %bb151, label %bb150, !dbg !11390

bb150:                                            ; preds = %bb146
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %179 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10150) #8, !dbg !11414
  %180 = zext i1 %179 to i8, !dbg !11414
  store i8 %180, ptr %0, align 1, !dbg !11414
  br label %bb260, !dbg !11414

bb149:                                            ; No predecessors!
  unreachable, !dbg !11390

bb155:                                            ; preds = %bb151
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %181 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10150) #8, !dbg !11415
  %182 = zext i1 %181 to i8, !dbg !11415
  store i8 %182, ptr %0, align 1, !dbg !11415
  br label %bb260, !dbg !11415

bb154:                                            ; No predecessors!
  unreachable, !dbg !11389

bb169:                                            ; preds = %bb164, %bb156
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::SIGN_FLAG
  %_225 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9SIGN_FLAG17h28b65574f86168f7E"(ptr align 8 %self) #8, !dbg !11385
  br i1 %_225, label %bb171, label %bb182, !dbg !11385

bb158:                                            ; preds = %bb156
  %183 = load i8, ptr %first, align 1, !dbg !11386, !range !1608, !noundef !25
  %_210 = trunc i8 %183 to i1, !dbg !11386
  %_209 = xor i1 %_210, true, !dbg !11387
  br i1 %_209, label %bb159, label %bb164, !dbg !11387

bb164:                                            ; preds = %bb159, %bb158
  store i8 0, ptr %first, align 1, !dbg !11388
; call core::fmt::Formatter::write_str
  %_219 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10175, i64 9) #8, !dbg !11389
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %184 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_219) #8, !dbg !11389
  %185 = zext i1 %184 to i8, !dbg !11389
  store i8 %185, ptr %_218, align 1, !dbg !11389
  %186 = load i8, ptr %_218, align 1, !dbg !11389, !range !1608, !noundef !25
  %187 = trunc i8 %186 to i1, !dbg !11389
  %_221 = zext i1 %187 to i64, !dbg !11389
  %188 = icmp eq i64 %_221, 0, !dbg !11389
  br i1 %188, label %bb169, label %bb168, !dbg !11389

bb159:                                            ; preds = %bb158
; call core::fmt::Formatter::write_str
  %_212 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !11390
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %189 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_212) #8, !dbg !11390
  %190 = zext i1 %189 to i8, !dbg !11390
  store i8 %190, ptr %_211, align 1, !dbg !11390
  %191 = load i8, ptr %_211, align 1, !dbg !11390, !range !1608, !noundef !25
  %192 = trunc i8 %191 to i1, !dbg !11390
  %_214 = zext i1 %192 to i64, !dbg !11390
  %193 = icmp eq i64 %_214, 0, !dbg !11390
  br i1 %193, label %bb164, label %bb163, !dbg !11390

bb163:                                            ; preds = %bb159
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %194 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10150) #8, !dbg !11416
  %195 = zext i1 %194 to i8, !dbg !11416
  store i8 %195, ptr %0, align 1, !dbg !11416
  br label %bb260, !dbg !11416

bb162:                                            ; No predecessors!
  unreachable, !dbg !11390

bb168:                                            ; preds = %bb164
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %196 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10150) #8, !dbg !11417
  %197 = zext i1 %196 to i8, !dbg !11417
  store i8 %197, ptr %0, align 1, !dbg !11417
  br label %bb260, !dbg !11417

bb167:                                            ; No predecessors!
  unreachable, !dbg !11389

bb182:                                            ; preds = %bb177, %bb169
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::ZERO_FLAG
  %_242 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9ZERO_FLAG17heb29ff7b940b0637E"(ptr align 8 %self) #8, !dbg !11385
  br i1 %_242, label %bb184, label %bb195, !dbg !11385

bb171:                                            ; preds = %bb169
  %198 = load i8, ptr %first, align 1, !dbg !11386, !range !1608, !noundef !25
  %_227 = trunc i8 %198 to i1, !dbg !11386
  %_226 = xor i1 %_227, true, !dbg !11387
  br i1 %_226, label %bb172, label %bb177, !dbg !11387

bb177:                                            ; preds = %bb172, %bb171
  store i8 0, ptr %first, align 1, !dbg !11388
; call core::fmt::Formatter::write_str
  %_236 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10177, i64 9) #8, !dbg !11389
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %199 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_236) #8, !dbg !11389
  %200 = zext i1 %199 to i8, !dbg !11389
  store i8 %200, ptr %_235, align 1, !dbg !11389
  %201 = load i8, ptr %_235, align 1, !dbg !11389, !range !1608, !noundef !25
  %202 = trunc i8 %201 to i1, !dbg !11389
  %_238 = zext i1 %202 to i64, !dbg !11389
  %203 = icmp eq i64 %_238, 0, !dbg !11389
  br i1 %203, label %bb182, label %bb181, !dbg !11389

bb172:                                            ; preds = %bb171
; call core::fmt::Formatter::write_str
  %_229 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !11390
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %204 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_229) #8, !dbg !11390
  %205 = zext i1 %204 to i8, !dbg !11390
  store i8 %205, ptr %_228, align 1, !dbg !11390
  %206 = load i8, ptr %_228, align 1, !dbg !11390, !range !1608, !noundef !25
  %207 = trunc i8 %206 to i1, !dbg !11390
  %_231 = zext i1 %207 to i64, !dbg !11390
  %208 = icmp eq i64 %_231, 0, !dbg !11390
  br i1 %208, label %bb177, label %bb176, !dbg !11390

bb176:                                            ; preds = %bb172
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %209 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10150) #8, !dbg !11418
  %210 = zext i1 %209 to i8, !dbg !11418
  store i8 %210, ptr %0, align 1, !dbg !11418
  br label %bb260, !dbg !11418

bb175:                                            ; No predecessors!
  unreachable, !dbg !11390

bb181:                                            ; preds = %bb177
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %211 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10150) #8, !dbg !11419
  %212 = zext i1 %211 to i8, !dbg !11419
  store i8 %212, ptr %0, align 1, !dbg !11419
  br label %bb260, !dbg !11419

bb180:                                            ; No predecessors!
  unreachable, !dbg !11389

bb195:                                            ; preds = %bb190, %bb182
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::AUXILIARY_CARRY_FLAG
  %_259 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20AUXILIARY_CARRY_FLAG17h24616c0e827f3777E"(ptr align 8 %self) #8, !dbg !11385
  br i1 %_259, label %bb197, label %bb208, !dbg !11385

bb184:                                            ; preds = %bb182
  %213 = load i8, ptr %first, align 1, !dbg !11386, !range !1608, !noundef !25
  %_244 = trunc i8 %213 to i1, !dbg !11386
  %_243 = xor i1 %_244, true, !dbg !11387
  br i1 %_243, label %bb185, label %bb190, !dbg !11387

bb190:                                            ; preds = %bb185, %bb184
  store i8 0, ptr %first, align 1, !dbg !11388
; call core::fmt::Formatter::write_str
  %_253 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10179, i64 9) #8, !dbg !11389
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %214 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_253) #8, !dbg !11389
  %215 = zext i1 %214 to i8, !dbg !11389
  store i8 %215, ptr %_252, align 1, !dbg !11389
  %216 = load i8, ptr %_252, align 1, !dbg !11389, !range !1608, !noundef !25
  %217 = trunc i8 %216 to i1, !dbg !11389
  %_255 = zext i1 %217 to i64, !dbg !11389
  %218 = icmp eq i64 %_255, 0, !dbg !11389
  br i1 %218, label %bb195, label %bb194, !dbg !11389

bb185:                                            ; preds = %bb184
; call core::fmt::Formatter::write_str
  %_246 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !11390
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %219 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_246) #8, !dbg !11390
  %220 = zext i1 %219 to i8, !dbg !11390
  store i8 %220, ptr %_245, align 1, !dbg !11390
  %221 = load i8, ptr %_245, align 1, !dbg !11390, !range !1608, !noundef !25
  %222 = trunc i8 %221 to i1, !dbg !11390
  %_248 = zext i1 %222 to i64, !dbg !11390
  %223 = icmp eq i64 %_248, 0, !dbg !11390
  br i1 %223, label %bb190, label %bb189, !dbg !11390

bb189:                                            ; preds = %bb185
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %224 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10150) #8, !dbg !11420
  %225 = zext i1 %224 to i8, !dbg !11420
  store i8 %225, ptr %0, align 1, !dbg !11420
  br label %bb260, !dbg !11420

bb188:                                            ; No predecessors!
  unreachable, !dbg !11390

bb194:                                            ; preds = %bb190
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %226 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10150) #8, !dbg !11421
  %227 = zext i1 %226 to i8, !dbg !11421
  store i8 %227, ptr %0, align 1, !dbg !11421
  br label %bb260, !dbg !11421

bb193:                                            ; No predecessors!
  unreachable, !dbg !11389

bb208:                                            ; preds = %bb203, %bb195
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::PARITY_FLAG
  %_276 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11PARITY_FLAG17h3f816b262c706aadE"(ptr align 8 %self) #8, !dbg !11385
  br i1 %_276, label %bb210, label %bb221, !dbg !11385

bb197:                                            ; preds = %bb195
  %228 = load i8, ptr %first, align 1, !dbg !11386, !range !1608, !noundef !25
  %_261 = trunc i8 %228 to i1, !dbg !11386
  %_260 = xor i1 %_261, true, !dbg !11387
  br i1 %_260, label %bb198, label %bb203, !dbg !11387

bb203:                                            ; preds = %bb198, %bb197
  store i8 0, ptr %first, align 1, !dbg !11388
; call core::fmt::Formatter::write_str
  %_270 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10181, i64 20) #8, !dbg !11389
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %229 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_270) #8, !dbg !11389
  %230 = zext i1 %229 to i8, !dbg !11389
  store i8 %230, ptr %_269, align 1, !dbg !11389
  %231 = load i8, ptr %_269, align 1, !dbg !11389, !range !1608, !noundef !25
  %232 = trunc i8 %231 to i1, !dbg !11389
  %_272 = zext i1 %232 to i64, !dbg !11389
  %233 = icmp eq i64 %_272, 0, !dbg !11389
  br i1 %233, label %bb208, label %bb207, !dbg !11389

bb198:                                            ; preds = %bb197
; call core::fmt::Formatter::write_str
  %_263 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !11390
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %234 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_263) #8, !dbg !11390
  %235 = zext i1 %234 to i8, !dbg !11390
  store i8 %235, ptr %_262, align 1, !dbg !11390
  %236 = load i8, ptr %_262, align 1, !dbg !11390, !range !1608, !noundef !25
  %237 = trunc i8 %236 to i1, !dbg !11390
  %_265 = zext i1 %237 to i64, !dbg !11390
  %238 = icmp eq i64 %_265, 0, !dbg !11390
  br i1 %238, label %bb203, label %bb202, !dbg !11390

bb202:                                            ; preds = %bb198
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %239 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10150) #8, !dbg !11422
  %240 = zext i1 %239 to i8, !dbg !11422
  store i8 %240, ptr %0, align 1, !dbg !11422
  br label %bb260, !dbg !11422

bb201:                                            ; No predecessors!
  unreachable, !dbg !11390

bb207:                                            ; preds = %bb203
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %241 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10150) #8, !dbg !11423
  %242 = zext i1 %241 to i8, !dbg !11423
  store i8 %242, ptr %0, align 1, !dbg !11423
  br label %bb260, !dbg !11423

bb206:                                            ; No predecessors!
  unreachable, !dbg !11389

bb221:                                            ; preds = %bb216, %bb208
; call <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::CARRY_FLAG
  %_293 = call zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10CARRY_FLAG17hc4236ec85d3d701fE"(ptr align 8 %self) #8, !dbg !11385
  br i1 %_293, label %bb223, label %bb234, !dbg !11385

bb210:                                            ; preds = %bb208
  %243 = load i8, ptr %first, align 1, !dbg !11386, !range !1608, !noundef !25
  %_278 = trunc i8 %243 to i1, !dbg !11386
  %_277 = xor i1 %_278, true, !dbg !11387
  br i1 %_277, label %bb211, label %bb216, !dbg !11387

bb216:                                            ; preds = %bb211, %bb210
  store i8 0, ptr %first, align 1, !dbg !11388
; call core::fmt::Formatter::write_str
  %_287 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10183, i64 11) #8, !dbg !11389
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %244 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_287) #8, !dbg !11389
  %245 = zext i1 %244 to i8, !dbg !11389
  store i8 %245, ptr %_286, align 1, !dbg !11389
  %246 = load i8, ptr %_286, align 1, !dbg !11389, !range !1608, !noundef !25
  %247 = trunc i8 %246 to i1, !dbg !11389
  %_289 = zext i1 %247 to i64, !dbg !11389
  %248 = icmp eq i64 %_289, 0, !dbg !11389
  br i1 %248, label %bb221, label %bb220, !dbg !11389

bb211:                                            ; preds = %bb210
; call core::fmt::Formatter::write_str
  %_280 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !11390
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %249 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_280) #8, !dbg !11390
  %250 = zext i1 %249 to i8, !dbg !11390
  store i8 %250, ptr %_279, align 1, !dbg !11390
  %251 = load i8, ptr %_279, align 1, !dbg !11390, !range !1608, !noundef !25
  %252 = trunc i8 %251 to i1, !dbg !11390
  %_282 = zext i1 %252 to i64, !dbg !11390
  %253 = icmp eq i64 %_282, 0, !dbg !11390
  br i1 %253, label %bb216, label %bb215, !dbg !11390

bb215:                                            ; preds = %bb211
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %254 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10150) #8, !dbg !11424
  %255 = zext i1 %254 to i8, !dbg !11424
  store i8 %255, ptr %0, align 1, !dbg !11424
  br label %bb260, !dbg !11424

bb214:                                            ; No predecessors!
  unreachable, !dbg !11390

bb220:                                            ; preds = %bb216
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %256 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10150) #8, !dbg !11425
  %257 = zext i1 %256 to i8, !dbg !11425
  store i8 %257, ptr %0, align 1, !dbg !11425
  br label %bb260, !dbg !11425

bb219:                                            ; No predecessors!
  unreachable, !dbg !11389

bb234:                                            ; preds = %bb229, %bb221
  %_311 = load i64, ptr %self, align 8, !dbg !11426, !noundef !25
; call x86_64::registers::rflags::RFlags::all
  %258 = call i64 @_ZN6x86_649registers6rflags6RFlags3all17h325edcd365e31727E() #8, !dbg !11427
  store i64 %258, ptr %_315, align 8, !dbg !11427
; call x86_64::registers::rflags::RFlags::bits
  %_313 = call i64 @_ZN6x86_649registers6rflags6RFlags4bits17hfcc0f4a9ac2295b6E(ptr align 8 %_315) #8, !dbg !11427
  %_312 = xor i64 %_313, -1, !dbg !11428
  %259 = and i64 %_311, %_312, !dbg !11426
  store i64 %259, ptr %extra_bits, align 8, !dbg !11426
  %260 = load i64, ptr %extra_bits, align 8, !dbg !11429, !noundef !25
  %261 = icmp eq i64 %260, 0, !dbg !11429
  br i1 %261, label %bb253, label %bb237, !dbg !11429

bb223:                                            ; preds = %bb221
  %262 = load i8, ptr %first, align 1, !dbg !11386, !range !1608, !noundef !25
  %_295 = trunc i8 %262 to i1, !dbg !11386
  %_294 = xor i1 %_295, true, !dbg !11387
  br i1 %_294, label %bb224, label %bb229, !dbg !11387

bb229:                                            ; preds = %bb224, %bb223
  store i8 0, ptr %first, align 1, !dbg !11388
; call core::fmt::Formatter::write_str
  %_304 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10185, i64 10) #8, !dbg !11389
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %263 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_304) #8, !dbg !11389
  %264 = zext i1 %263 to i8, !dbg !11389
  store i8 %264, ptr %_303, align 1, !dbg !11389
  %265 = load i8, ptr %_303, align 1, !dbg !11389, !range !1608, !noundef !25
  %266 = trunc i8 %265 to i1, !dbg !11389
  %_306 = zext i1 %266 to i64, !dbg !11389
  %267 = icmp eq i64 %_306, 0, !dbg !11389
  br i1 %267, label %bb234, label %bb233, !dbg !11389

bb224:                                            ; preds = %bb223
; call core::fmt::Formatter::write_str
  %_297 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !11390
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %268 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_297) #8, !dbg !11390
  %269 = zext i1 %268 to i8, !dbg !11390
  store i8 %269, ptr %_296, align 1, !dbg !11390
  %270 = load i8, ptr %_296, align 1, !dbg !11390, !range !1608, !noundef !25
  %271 = trunc i8 %270 to i1, !dbg !11390
  %_299 = zext i1 %271 to i64, !dbg !11390
  %272 = icmp eq i64 %_299, 0, !dbg !11390
  br i1 %272, label %bb229, label %bb228, !dbg !11390

bb228:                                            ; preds = %bb224
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %273 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10150) #8, !dbg !11430
  %274 = zext i1 %273 to i8, !dbg !11430
  store i8 %274, ptr %0, align 1, !dbg !11430
  br label %bb260, !dbg !11430

bb227:                                            ; No predecessors!
  unreachable, !dbg !11390

bb233:                                            ; preds = %bb229
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %275 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10150) #8, !dbg !11431
  %276 = zext i1 %275 to i8, !dbg !11431
  store i8 %276, ptr %0, align 1, !dbg !11431
  br label %bb260, !dbg !11431

bb232:                                            ; No predecessors!
  unreachable, !dbg !11389

bb253:                                            ; preds = %bb246, %bb234
  %277 = load i8, ptr %first, align 1, !dbg !11432, !range !1608, !noundef !25
  %_339 = trunc i8 %277 to i1, !dbg !11432
  br i1 %_339, label %bb254, label %bb259, !dbg !11432

bb237:                                            ; preds = %bb234
  %278 = load i8, ptr %first, align 1, !dbg !11433, !range !1608, !noundef !25
  %_317 = trunc i8 %278 to i1, !dbg !11433
  %_316 = xor i1 %_317, true, !dbg !11434
  br i1 %_316, label %bb238, label %bb243, !dbg !11434

bb243:                                            ; preds = %bb238, %bb237
  store i8 0, ptr %first, align 1, !dbg !11435
; call core::fmt::Formatter::write_str
  %_326 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10466, i64 2) #8, !dbg !11436
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %279 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_326) #8, !dbg !11436
  %280 = zext i1 %279 to i8, !dbg !11436
  store i8 %280, ptr %_325, align 1, !dbg !11436
  %281 = load i8, ptr %_325, align 1, !dbg !11436, !range !1608, !noundef !25
  %282 = trunc i8 %281 to i1, !dbg !11436
  %_328 = zext i1 %282 to i64, !dbg !11436
  %283 = icmp eq i64 %_328, 0, !dbg !11436
  br i1 %283, label %bb246, label %bb248, !dbg !11436

bb238:                                            ; preds = %bb237
; call core::fmt::Formatter::write_str
  %_319 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !11437
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %284 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_319) #8, !dbg !11437
  %285 = zext i1 %284 to i8, !dbg !11437
  store i8 %285, ptr %_318, align 1, !dbg !11437
  %286 = load i8, ptr %_318, align 1, !dbg !11437, !range !1608, !noundef !25
  %287 = trunc i8 %286 to i1, !dbg !11437
  %_321 = zext i1 %287 to i64, !dbg !11437
  %288 = icmp eq i64 %_321, 0, !dbg !11437
  br i1 %288, label %bb243, label %bb242, !dbg !11437

bb242:                                            ; preds = %bb238
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %289 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10150) #8, !dbg !11438
  %290 = zext i1 %289 to i8, !dbg !11438
  store i8 %290, ptr %0, align 1, !dbg !11438
  br label %bb260, !dbg !11438

bb241:                                            ; No predecessors!
  unreachable, !dbg !11437

bb246:                                            ; preds = %bb243
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_333 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h5485057207139f05E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !11439
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %291 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_333) #8, !dbg !11439
  %292 = zext i1 %291 to i8, !dbg !11439
  store i8 %292, ptr %_332, align 1, !dbg !11439
  %293 = load i8, ptr %_332, align 1, !dbg !11439, !range !1608, !noundef !25
  %294 = trunc i8 %293 to i1, !dbg !11439
  %_335 = zext i1 %294 to i64, !dbg !11439
  %295 = icmp eq i64 %_335, 0, !dbg !11439
  br i1 %295, label %bb253, label %bb252, !dbg !11439

bb248:                                            ; preds = %bb243
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %296 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10150) #8, !dbg !11440
  %297 = zext i1 %296 to i8, !dbg !11440
  store i8 %297, ptr %0, align 1, !dbg !11440
  br label %bb260, !dbg !11440

bb247:                                            ; No predecessors!
  unreachable, !dbg !11436

bb252:                                            ; preds = %bb246
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %298 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10150) #8, !dbg !11441
  %299 = zext i1 %298 to i8, !dbg !11441
  store i8 %299, ptr %0, align 1, !dbg !11441
  br label %bb260, !dbg !11441

bb251:                                            ; No predecessors!
  unreachable, !dbg !11439

bb259:                                            ; preds = %bb254, %bb253
  store i8 0, ptr %0, align 1, !dbg !11442
  br label %bb260, !dbg !11392

bb254:                                            ; preds = %bb253
; call core::fmt::Formatter::write_str
  %_341 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10467, i64 7) #8, !dbg !11443
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %300 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_341) #8, !dbg !11443
  %301 = zext i1 %300 to i8, !dbg !11443
  store i8 %301, ptr %_340, align 1, !dbg !11443
  %302 = load i8, ptr %_340, align 1, !dbg !11443, !range !1608, !noundef !25
  %303 = trunc i8 %302 to i1, !dbg !11443
  %_343 = zext i1 %303 to i64, !dbg !11443
  %304 = icmp eq i64 %_343, 0, !dbg !11443
  br i1 %304, label %bb259, label %bb258, !dbg !11443

bb258:                                            ; preds = %bb254
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %305 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10150) #8, !dbg !11444
  %306 = zext i1 %305 to i8, !dbg !11444
  store i8 %306, ptr %0, align 1, !dbg !11444
  br label %bb260, !dbg !11444

bb257:                                            ; No predecessors!
  unreachable, !dbg !11443
}

; <x86_64::registers::rflags::RFlags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN71_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17h777becc6ef2cee5aE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11445 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11448, metadata !DIExpression()), !dbg !11450
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11449, metadata !DIExpression()), !dbg !11451
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17h1cdf9c3f5e3c04feE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !11452
  ret i1 %0, !dbg !11453
}

; <x86_64::registers::rflags::RFlags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN70_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17h6eee9a8c531e0429E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11454 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11457, metadata !DIExpression()), !dbg !11459
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11458, metadata !DIExpression()), !dbg !11460
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hfab9ad2c8c6777b5E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !11461
  ret i1 %0, !dbg !11462
}

; <x86_64::registers::rflags::RFlags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h5c1a1d78dfe62f3fE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11463 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11466, metadata !DIExpression()), !dbg !11468
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11467, metadata !DIExpression()), !dbg !11469
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h5485057207139f05E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !11470
  ret i1 %0, !dbg !11471
}

; <x86_64::registers::rflags::RFlags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN73_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17hcb5aab2e53b5e5a4E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11472 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11475, metadata !DIExpression()), !dbg !11477
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11476, metadata !DIExpression()), !dbg !11478
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h9ce4179746265d03E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !11479
  ret i1 %0, !dbg !11480
}

; x86_64::registers::rflags::RFlags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers6rflags6RFlags3all17h325edcd365e31727E() unnamed_addr #0 !dbg !11481 {
start:
  ret i64 4161493, !dbg !11484
}

; x86_64::registers::rflags::RFlags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers6rflags6RFlags4bits17hfcc0f4a9ac2295b6E(ptr align 8 %self) unnamed_addr #0 !dbg !11485 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11489, metadata !DIExpression()), !dbg !11490
  %0 = load i64, ptr %self, align 8, !dbg !11491, !noundef !25
  ret i64 %0, !dbg !11492
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::ID
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$2ID17h83e2b2b1f0519372E"(ptr align 8 %self) unnamed_addr #0 !dbg !11493 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11499, metadata !DIExpression()), !dbg !11502
  br i1 false, label %bb1, label %bb2, !dbg !11502

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !11502, !noundef !25
  %_3 = and i64 %_4, 2097152, !dbg !11502
  %1 = icmp eq i64 %_3, 2097152, !dbg !11502
  %2 = zext i1 %1 to i8, !dbg !11502
  store i8 %2, ptr %0, align 1, !dbg !11502
  br label %bb3, !dbg !11502

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11502
  br label %bb3, !dbg !11502

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11503, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !11503
  ret i1 %4, !dbg !11503
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_INTERRUPT_PENDING
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25VIRTUAL_INTERRUPT_PENDING17h4f56f946972b27e2E"(ptr align 8 %self) unnamed_addr #0 !dbg !11504 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11506, metadata !DIExpression()), !dbg !11508
  br i1 false, label %bb1, label %bb2, !dbg !11508

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !11508, !noundef !25
  %_3 = and i64 %_4, 1048576, !dbg !11508
  %1 = icmp eq i64 %_3, 1048576, !dbg !11508
  %2 = zext i1 %1 to i8, !dbg !11508
  store i8 %2, ptr %0, align 1, !dbg !11508
  br label %bb3, !dbg !11508

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11508
  br label %bb3, !dbg !11508

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11509, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !11509
  ret i1 %4, !dbg !11509
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_INTERRUPT
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17VIRTUAL_INTERRUPT17h32931a5d131de226E"(ptr align 8 %self) unnamed_addr #0 !dbg !11510 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11512, metadata !DIExpression()), !dbg !11514
  br i1 false, label %bb1, label %bb2, !dbg !11514

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !11514, !noundef !25
  %_3 = and i64 %_4, 524288, !dbg !11514
  %1 = icmp eq i64 %_3, 524288, !dbg !11514
  %2 = zext i1 %1 to i8, !dbg !11514
  store i8 %2, ptr %0, align 1, !dbg !11514
  br label %bb3, !dbg !11514

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11514
  br label %bb3, !dbg !11514

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11515, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !11515
  ret i1 %4, !dbg !11515
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::ALIGNMENT_CHECK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15ALIGNMENT_CHECK17h9f928af302bea589E"(ptr align 8 %self) unnamed_addr #0 !dbg !11516 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11518, metadata !DIExpression()), !dbg !11520
  br i1 false, label %bb1, label %bb2, !dbg !11520

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !11520, !noundef !25
  %_3 = and i64 %_4, 262144, !dbg !11520
  %1 = icmp eq i64 %_3, 262144, !dbg !11520
  %2 = zext i1 %1 to i8, !dbg !11520
  store i8 %2, ptr %0, align 1, !dbg !11520
  br label %bb3, !dbg !11520

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11520
  br label %bb3, !dbg !11520

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11521, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !11521
  ret i1 %4, !dbg !11521
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::VIRTUAL_8086_MODE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17VIRTUAL_8086_MODE17h79f9c55a1153f9bcE"(ptr align 8 %self) unnamed_addr #0 !dbg !11522 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11524, metadata !DIExpression()), !dbg !11526
  br i1 false, label %bb1, label %bb2, !dbg !11526

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !11526, !noundef !25
  %_3 = and i64 %_4, 131072, !dbg !11526
  %1 = icmp eq i64 %_3, 131072, !dbg !11526
  %2 = zext i1 %1 to i8, !dbg !11526
  store i8 %2, ptr %0, align 1, !dbg !11526
  br label %bb3, !dbg !11526

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11526
  br label %bb3, !dbg !11526

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11527, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !11527
  ret i1 %4, !dbg !11527
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::RESUME_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11RESUME_FLAG17h38bc7a5dd901d406E"(ptr align 8 %self) unnamed_addr #0 !dbg !11528 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11530, metadata !DIExpression()), !dbg !11532
  br i1 false, label %bb1, label %bb2, !dbg !11532

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !11532, !noundef !25
  %_3 = and i64 %_4, 65536, !dbg !11532
  %1 = icmp eq i64 %_3, 65536, !dbg !11532
  %2 = zext i1 %1 to i8, !dbg !11532
  store i8 %2, ptr %0, align 1, !dbg !11532
  br label %bb3, !dbg !11532

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11532
  br label %bb3, !dbg !11532

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11533, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !11533
  ret i1 %4, !dbg !11533
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::NESTED_TASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11NESTED_TASK17h36a0621b8e10fac4E"(ptr align 8 %self) unnamed_addr #0 !dbg !11534 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11536, metadata !DIExpression()), !dbg !11538
  br i1 false, label %bb1, label %bb2, !dbg !11538

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !11538, !noundef !25
  %_3 = and i64 %_4, 16384, !dbg !11538
  %1 = icmp eq i64 %_3, 16384, !dbg !11538
  %2 = zext i1 %1 to i8, !dbg !11538
  store i8 %2, ptr %0, align 1, !dbg !11538
  br label %bb3, !dbg !11538

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11538
  br label %bb3, !dbg !11538

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11539, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !11539
  ret i1 %4, !dbg !11539
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::IOPL_HIGH
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9IOPL_HIGH17h10d77e0e5abda82cE"(ptr align 8 %self) unnamed_addr #0 !dbg !11540 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11542, metadata !DIExpression()), !dbg !11544
  br i1 false, label %bb1, label %bb2, !dbg !11544

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !11544, !noundef !25
  %_3 = and i64 %_4, 8192, !dbg !11544
  %1 = icmp eq i64 %_3, 8192, !dbg !11544
  %2 = zext i1 %1 to i8, !dbg !11544
  store i8 %2, ptr %0, align 1, !dbg !11544
  br label %bb3, !dbg !11544

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11544
  br label %bb3, !dbg !11544

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11545, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !11545
  ret i1 %4, !dbg !11545
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::IOPL_LOW
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8IOPL_LOW17h8d8dfd487e17913bE"(ptr align 8 %self) unnamed_addr #0 !dbg !11546 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11548, metadata !DIExpression()), !dbg !11550
  br i1 false, label %bb1, label %bb2, !dbg !11550

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !11550, !noundef !25
  %_3 = and i64 %_4, 4096, !dbg !11550
  %1 = icmp eq i64 %_3, 4096, !dbg !11550
  %2 = zext i1 %1 to i8, !dbg !11550
  store i8 %2, ptr %0, align 1, !dbg !11550
  br label %bb3, !dbg !11550

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11550
  br label %bb3, !dbg !11550

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11551, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !11551
  ret i1 %4, !dbg !11551
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::OVERFLOW_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13OVERFLOW_FLAG17h031d756cdfcac63fE"(ptr align 8 %self) unnamed_addr #0 !dbg !11552 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11554, metadata !DIExpression()), !dbg !11556
  br i1 false, label %bb1, label %bb2, !dbg !11556

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !11556, !noundef !25
  %_3 = and i64 %_4, 2048, !dbg !11556
  %1 = icmp eq i64 %_3, 2048, !dbg !11556
  %2 = zext i1 %1 to i8, !dbg !11556
  store i8 %2, ptr %0, align 1, !dbg !11556
  br label %bb3, !dbg !11556

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11556
  br label %bb3, !dbg !11556

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11557, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !11557
  ret i1 %4, !dbg !11557
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::DIRECTION_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14DIRECTION_FLAG17hc010b4d38d077c1aE"(ptr align 8 %self) unnamed_addr #0 !dbg !11558 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11560, metadata !DIExpression()), !dbg !11562
  br i1 false, label %bb1, label %bb2, !dbg !11562

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !11562, !noundef !25
  %_3 = and i64 %_4, 1024, !dbg !11562
  %1 = icmp eq i64 %_3, 1024, !dbg !11562
  %2 = zext i1 %1 to i8, !dbg !11562
  store i8 %2, ptr %0, align 1, !dbg !11562
  br label %bb3, !dbg !11562

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11562
  br label %bb3, !dbg !11562

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11563, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !11563
  ret i1 %4, !dbg !11563
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::INTERRUPT_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14INTERRUPT_FLAG17h737f6ee35363249fE"(ptr align 8 %self) unnamed_addr #0 !dbg !11564 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11566, metadata !DIExpression()), !dbg !11568
  br i1 false, label %bb1, label %bb2, !dbg !11568

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !11568, !noundef !25
  %_3 = and i64 %_4, 512, !dbg !11568
  %1 = icmp eq i64 %_3, 512, !dbg !11568
  %2 = zext i1 %1 to i8, !dbg !11568
  store i8 %2, ptr %0, align 1, !dbg !11568
  br label %bb3, !dbg !11568

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11568
  br label %bb3, !dbg !11568

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11569, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !11569
  ret i1 %4, !dbg !11569
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::TRAP_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9TRAP_FLAG17h003f77c3d4e77f33E"(ptr align 8 %self) unnamed_addr #0 !dbg !11570 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11572, metadata !DIExpression()), !dbg !11574
  br i1 false, label %bb1, label %bb2, !dbg !11574

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !11574, !noundef !25
  %_3 = and i64 %_4, 256, !dbg !11574
  %1 = icmp eq i64 %_3, 256, !dbg !11574
  %2 = zext i1 %1 to i8, !dbg !11574
  store i8 %2, ptr %0, align 1, !dbg !11574
  br label %bb3, !dbg !11574

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11574
  br label %bb3, !dbg !11574

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11575, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !11575
  ret i1 %4, !dbg !11575
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::SIGN_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9SIGN_FLAG17h28b65574f86168f7E"(ptr align 8 %self) unnamed_addr #0 !dbg !11576 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11578, metadata !DIExpression()), !dbg !11580
  br i1 false, label %bb1, label %bb2, !dbg !11580

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !11580, !noundef !25
  %_3 = and i64 %_4, 128, !dbg !11580
  %1 = icmp eq i64 %_3, 128, !dbg !11580
  %2 = zext i1 %1 to i8, !dbg !11580
  store i8 %2, ptr %0, align 1, !dbg !11580
  br label %bb3, !dbg !11580

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11580
  br label %bb3, !dbg !11580

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11581, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !11581
  ret i1 %4, !dbg !11581
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::ZERO_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9ZERO_FLAG17heb29ff7b940b0637E"(ptr align 8 %self) unnamed_addr #0 !dbg !11582 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11584, metadata !DIExpression()), !dbg !11586
  br i1 false, label %bb1, label %bb2, !dbg !11586

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !11586, !noundef !25
  %_3 = and i64 %_4, 64, !dbg !11586
  %1 = icmp eq i64 %_3, 64, !dbg !11586
  %2 = zext i1 %1 to i8, !dbg !11586
  store i8 %2, ptr %0, align 1, !dbg !11586
  br label %bb3, !dbg !11586

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11586
  br label %bb3, !dbg !11586

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11587, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !11587
  ret i1 %4, !dbg !11587
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::AUXILIARY_CARRY_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20AUXILIARY_CARRY_FLAG17h24616c0e827f3777E"(ptr align 8 %self) unnamed_addr #0 !dbg !11588 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11590, metadata !DIExpression()), !dbg !11592
  br i1 false, label %bb1, label %bb2, !dbg !11592

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !11592, !noundef !25
  %_3 = and i64 %_4, 16, !dbg !11592
  %1 = icmp eq i64 %_3, 16, !dbg !11592
  %2 = zext i1 %1 to i8, !dbg !11592
  store i8 %2, ptr %0, align 1, !dbg !11592
  br label %bb3, !dbg !11592

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11592
  br label %bb3, !dbg !11592

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11593, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !11593
  ret i1 %4, !dbg !11593
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::PARITY_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11PARITY_FLAG17h3f816b262c706aadE"(ptr align 8 %self) unnamed_addr #0 !dbg !11594 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11596, metadata !DIExpression()), !dbg !11598
  br i1 false, label %bb1, label %bb2, !dbg !11598

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !11598, !noundef !25
  %_3 = and i64 %_4, 4, !dbg !11598
  %1 = icmp eq i64 %_3, 4, !dbg !11598
  %2 = zext i1 %1 to i8, !dbg !11598
  store i8 %2, ptr %0, align 1, !dbg !11598
  br label %bb3, !dbg !11598

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11598
  br label %bb3, !dbg !11598

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11599, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !11599
  ret i1 %4, !dbg !11599
}

; <x86_64::registers::rflags::RFlags as <x86_64::registers::rflags::RFlags as core::fmt::Debug>::fmt::__BitFlags>::CARRY_FLAG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10CARRY_FLAG17hc4236ec85d3d701fE"(ptr align 8 %self) unnamed_addr #0 !dbg !11600 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11602, metadata !DIExpression()), !dbg !11604
  br i1 false, label %bb1, label %bb2, !dbg !11604

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !11604, !noundef !25
  %_3 = and i64 %_4, 1, !dbg !11604
  %1 = icmp eq i64 %_3, 1, !dbg !11604
  %2 = zext i1 %1 to i8, !dbg !11604
  store i8 %2, ptr %0, align 1, !dbg !11604
  br label %bb3, !dbg !11604

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11604
  br label %bb3, !dbg !11604

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11605, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !11605
  ret i1 %4, !dbg !11605
}

; <x86_64::registers::segmentation::CS as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..registers..segmentation..CS$u20$as$u20$core..fmt..Debug$GT$3fmt17h56b2fe9a9b92b63eE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11606 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11613, metadata !DIExpression()), !dbg !11615
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11614, metadata !DIExpression()), !dbg !11615
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10189, i64 2) #8, !dbg !11615
  ret i1 %0, !dbg !11616
}

; <x86_64::registers::segmentation::SS as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..registers..segmentation..SS$u20$as$u20$core..fmt..Debug$GT$3fmt17hd337c32817700205E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11617 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11624, metadata !DIExpression()), !dbg !11626
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11625, metadata !DIExpression()), !dbg !11626
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10190, i64 2) #8, !dbg !11626
  ret i1 %0, !dbg !11627
}

; <x86_64::registers::segmentation::DS as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..registers..segmentation..DS$u20$as$u20$core..fmt..Debug$GT$3fmt17ha356eb02ad8fd28eE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11628 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11635, metadata !DIExpression()), !dbg !11637
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11636, metadata !DIExpression()), !dbg !11637
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10191, i64 2) #8, !dbg !11637
  ret i1 %0, !dbg !11638
}

; <x86_64::registers::segmentation::ES as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..registers..segmentation..ES$u20$as$u20$core..fmt..Debug$GT$3fmt17h0560641fb2fa1033E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11639 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11646, metadata !DIExpression()), !dbg !11648
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11647, metadata !DIExpression()), !dbg !11648
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10192, i64 2) #8, !dbg !11648
  ret i1 %0, !dbg !11649
}

; <x86_64::registers::segmentation::FS as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..registers..segmentation..FS$u20$as$u20$core..fmt..Debug$GT$3fmt17h942fa14cf53ab8a3E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11650 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11657, metadata !DIExpression()), !dbg !11659
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11658, metadata !DIExpression()), !dbg !11659
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10193, i64 2) #8, !dbg !11659
  ret i1 %0, !dbg !11660
}

; <x86_64::registers::segmentation::GS as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..registers..segmentation..GS$u20$as$u20$core..fmt..Debug$GT$3fmt17h398b1a91f5a8cc17E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11661 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11667, metadata !DIExpression()), !dbg !11669
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11668, metadata !DIExpression()), !dbg !11669
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10194, i64 2) #8, !dbg !11669
  ret i1 %0, !dbg !11670
}

; <x86_64::registers::xcontrol::XCr0 as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN70_$LT$x86_64..registers..xcontrol..XCr0$u20$as$u20$core..fmt..Debug$GT$3fmt17hd5f19c73fb924f5aE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11671 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11680, metadata !DIExpression()), !dbg !11682
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11681, metadata !DIExpression()), !dbg !11682
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10195, i64 4) #8, !dbg !11682
  ret i1 %0, !dbg !11683
}

; <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN75_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17h694d9b5127be623cE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11684 {
start:
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_221 = alloca i8, align 1
  %_213 = alloca i8, align 1
  %_206 = alloca i8, align 1
  %_199 = alloca i8, align 1
  %_196 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_184 = alloca i8, align 1
  %_177 = alloca i8, align 1
  %_167 = alloca i8, align 1
  %_160 = alloca i8, align 1
  %_150 = alloca i8, align 1
  %_143 = alloca i8, align 1
  %_133 = alloca i8, align 1
  %_126 = alloca i8, align 1
  %_116 = alloca i8, align 1
  %_109 = alloca i8, align 1
  %_99 = alloca i8, align 1
  %_92 = alloca i8, align 1
  %_82 = alloca i8, align 1
  %_75 = alloca i8, align 1
  %_65 = alloca i8, align 1
  %_58 = alloca i8, align 1
  %_48 = alloca i8, align 1
  %_41 = alloca i8, align 1
  %_31 = alloca i8, align 1
  %_24 = alloca i8, align 1
  %_14 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11693, metadata !DIExpression()), !dbg !11803
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11694, metadata !DIExpression()), !dbg !11804
  call void @llvm.dbg.declare(metadata ptr %first, metadata !11695, metadata !DIExpression()), !dbg !11805
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !11697, metadata !DIExpression()), !dbg !11806
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !11699, metadata !DIExpression()), !dbg !11807
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !11701, metadata !DIExpression()), !dbg !11808
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !11703, metadata !DIExpression()), !dbg !11809
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !11705, metadata !DIExpression()), !dbg !11810
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !11707, metadata !DIExpression()), !dbg !11811
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !11709, metadata !DIExpression()), !dbg !11812
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !11711, metadata !DIExpression()), !dbg !11813
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !11713, metadata !DIExpression()), !dbg !11814
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !11715, metadata !DIExpression()), !dbg !11815
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !11717, metadata !DIExpression()), !dbg !11816
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !11719, metadata !DIExpression()), !dbg !11817
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !11721, metadata !DIExpression()), !dbg !11818
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !11723, metadata !DIExpression()), !dbg !11819
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !11725, metadata !DIExpression()), !dbg !11820
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !11727, metadata !DIExpression()), !dbg !11821
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !11729, metadata !DIExpression()), !dbg !11822
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !11731, metadata !DIExpression()), !dbg !11823
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !11733, metadata !DIExpression()), !dbg !11824
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !11735, metadata !DIExpression()), !dbg !11825
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !11737, metadata !DIExpression()), !dbg !11826
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !11739, metadata !DIExpression()), !dbg !11827
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !11741, metadata !DIExpression()), !dbg !11828
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !11743, metadata !DIExpression()), !dbg !11829
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !11745, metadata !DIExpression()), !dbg !11830
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !11747, metadata !DIExpression()), !dbg !11831
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !11749, metadata !DIExpression()), !dbg !11832
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !11751, metadata !DIExpression()), !dbg !11833
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !11753, metadata !DIExpression()), !dbg !11834
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !11755, metadata !DIExpression()), !dbg !11835
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !11757, metadata !DIExpression()), !dbg !11836
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !11759, metadata !DIExpression()), !dbg !11837
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !11761, metadata !DIExpression()), !dbg !11838
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !11763, metadata !DIExpression()), !dbg !11839
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !11765, metadata !DIExpression()), !dbg !11840
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !11767, metadata !DIExpression()), !dbg !11841
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !11769, metadata !DIExpression()), !dbg !11842
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !11771, metadata !DIExpression()), !dbg !11843
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !11773, metadata !DIExpression()), !dbg !11844
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !11775, metadata !DIExpression()), !dbg !11845
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !11777, metadata !DIExpression()), !dbg !11846
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !11779, metadata !DIExpression()), !dbg !11847
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !11781, metadata !DIExpression()), !dbg !11848
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !11783, metadata !DIExpression()), !dbg !11849
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !11785, metadata !DIExpression()), !dbg !11850
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !11787, metadata !DIExpression()), !dbg !11851
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !11789, metadata !DIExpression()), !dbg !11852
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !11791, metadata !DIExpression()), !dbg !11853
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !11793, metadata !DIExpression()), !dbg !11854
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !11795, metadata !DIExpression()), !dbg !11855
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !11797, metadata !DIExpression()), !dbg !11856
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !11799, metadata !DIExpression()), !dbg !11857
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !11801, metadata !DIExpression()), !dbg !11858
  store i8 1, ptr %first, align 1, !dbg !11859
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::X87
  %_4 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3X8717h7a75d5f8fc23231bE"(ptr align 8 %self) #8, !dbg !11860
  br i1 %_4, label %bb2, label %bb13, !dbg !11860

bb13:                                             ; preds = %bb8, %start
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::SSE
  %_21 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3SSE17h8f514afe44e43c8fE"(ptr align 8 %self) #8, !dbg !11860
  br i1 %_21, label %bb15, label %bb26, !dbg !11860

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !11861, !range !1608, !noundef !25
  %_6 = trunc i8 %1 to i1, !dbg !11861
  %_5 = xor i1 %_6, true, !dbg !11862
  br i1 %_5, label %bb3, label %bb8, !dbg !11862

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !11863
; call core::fmt::Formatter::write_str
  %_15 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10199, i64 3) #8, !dbg !11864
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_15) #8, !dbg !11864
  %3 = zext i1 %2 to i8, !dbg !11864
  store i8 %3, ptr %_14, align 1, !dbg !11864
  %4 = load i8, ptr %_14, align 1, !dbg !11864, !range !1608, !noundef !25
  %5 = trunc i8 %4 to i1, !dbg !11864
  %_17 = zext i1 %5 to i64, !dbg !11864
  %6 = icmp eq i64 %_17, 0, !dbg !11864
  br i1 %6, label %bb13, label %bb12, !dbg !11864

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !11865
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_8) #8, !dbg !11865
  %8 = zext i1 %7 to i8, !dbg !11865
  store i8 %8, ptr %_7, align 1, !dbg !11865
  %9 = load i8, ptr %_7, align 1, !dbg !11865, !range !1608, !noundef !25
  %10 = trunc i8 %9 to i1, !dbg !11865
  %_10 = zext i1 %10 to i64, !dbg !11865
  %11 = icmp eq i64 %_10, 0, !dbg !11865
  br i1 %11, label %bb8, label %bb7, !dbg !11865

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10198) #8, !dbg !11866
  %13 = zext i1 %12 to i8, !dbg !11866
  store i8 %13, ptr %0, align 1, !dbg !11866
  br label %bb169, !dbg !11866

bb6:                                              ; No predecessors!
  unreachable, !dbg !11865

bb169:                                            ; preds = %bb168, %bb167, %bb161, %bb157, %bb151, %bb142, %bb137, %bb129, %bb124, %bb116, %bb111, %bb103, %bb98, %bb90, %bb85, %bb77, %bb72, %bb64, %bb59, %bb51, %bb46, %bb38, %bb33, %bb25, %bb20, %bb12, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !11867, !range !1608, !noundef !25
  %15 = trunc i8 %14 to i1, !dbg !11867
  ret i1 %15, !dbg !11867

bb12:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10198) #8, !dbg !11868
  %17 = zext i1 %16 to i8, !dbg !11868
  store i8 %17, ptr %0, align 1, !dbg !11868
  br label %bb169, !dbg !11868

bb11:                                             ; No predecessors!
  unreachable, !dbg !11864

bb26:                                             ; preds = %bb21, %bb13
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::AVX
  %_38 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3AVX17hde883693d364c503E"(ptr align 8 %self) #8, !dbg !11860
  br i1 %_38, label %bb28, label %bb39, !dbg !11860

bb15:                                             ; preds = %bb13
  %18 = load i8, ptr %first, align 1, !dbg !11861, !range !1608, !noundef !25
  %_23 = trunc i8 %18 to i1, !dbg !11861
  %_22 = xor i1 %_23, true, !dbg !11862
  br i1 %_22, label %bb16, label %bb21, !dbg !11862

bb21:                                             ; preds = %bb16, %bb15
  store i8 0, ptr %first, align 1, !dbg !11863
; call core::fmt::Formatter::write_str
  %_32 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10201, i64 3) #8, !dbg !11864
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_32) #8, !dbg !11864
  %20 = zext i1 %19 to i8, !dbg !11864
  store i8 %20, ptr %_31, align 1, !dbg !11864
  %21 = load i8, ptr %_31, align 1, !dbg !11864, !range !1608, !noundef !25
  %22 = trunc i8 %21 to i1, !dbg !11864
  %_34 = zext i1 %22 to i64, !dbg !11864
  %23 = icmp eq i64 %_34, 0, !dbg !11864
  br i1 %23, label %bb26, label %bb25, !dbg !11864

bb16:                                             ; preds = %bb15
; call core::fmt::Formatter::write_str
  %_25 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !11865
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_25) #8, !dbg !11865
  %25 = zext i1 %24 to i8, !dbg !11865
  store i8 %25, ptr %_24, align 1, !dbg !11865
  %26 = load i8, ptr %_24, align 1, !dbg !11865, !range !1608, !noundef !25
  %27 = trunc i8 %26 to i1, !dbg !11865
  %_27 = zext i1 %27 to i64, !dbg !11865
  %28 = icmp eq i64 %_27, 0, !dbg !11865
  br i1 %28, label %bb21, label %bb20, !dbg !11865

bb20:                                             ; preds = %bb16
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10198) #8, !dbg !11869
  %30 = zext i1 %29 to i8, !dbg !11869
  store i8 %30, ptr %0, align 1, !dbg !11869
  br label %bb169, !dbg !11869

bb19:                                             ; No predecessors!
  unreachable, !dbg !11865

bb25:                                             ; preds = %bb21
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10198) #8, !dbg !11870
  %32 = zext i1 %31 to i8, !dbg !11870
  store i8 %32, ptr %0, align 1, !dbg !11870
  br label %bb169, !dbg !11870

bb24:                                             ; No predecessors!
  unreachable, !dbg !11864

bb39:                                             ; preds = %bb34, %bb26
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::YMM
  %_55 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3YMM17hb6b03d40ab424377E"(ptr align 8 %self) #8, !dbg !11860
  br i1 %_55, label %bb41, label %bb52, !dbg !11860

bb28:                                             ; preds = %bb26
  %33 = load i8, ptr %first, align 1, !dbg !11861, !range !1608, !noundef !25
  %_40 = trunc i8 %33 to i1, !dbg !11861
  %_39 = xor i1 %_40, true, !dbg !11862
  br i1 %_39, label %bb29, label %bb34, !dbg !11862

bb34:                                             ; preds = %bb29, %bb28
  store i8 0, ptr %first, align 1, !dbg !11863
; call core::fmt::Formatter::write_str
  %_49 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10203, i64 3) #8, !dbg !11864
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_49) #8, !dbg !11864
  %35 = zext i1 %34 to i8, !dbg !11864
  store i8 %35, ptr %_48, align 1, !dbg !11864
  %36 = load i8, ptr %_48, align 1, !dbg !11864, !range !1608, !noundef !25
  %37 = trunc i8 %36 to i1, !dbg !11864
  %_51 = zext i1 %37 to i64, !dbg !11864
  %38 = icmp eq i64 %_51, 0, !dbg !11864
  br i1 %38, label %bb39, label %bb38, !dbg !11864

bb29:                                             ; preds = %bb28
; call core::fmt::Formatter::write_str
  %_42 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !11865
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_42) #8, !dbg !11865
  %40 = zext i1 %39 to i8, !dbg !11865
  store i8 %40, ptr %_41, align 1, !dbg !11865
  %41 = load i8, ptr %_41, align 1, !dbg !11865, !range !1608, !noundef !25
  %42 = trunc i8 %41 to i1, !dbg !11865
  %_44 = zext i1 %42 to i64, !dbg !11865
  %43 = icmp eq i64 %_44, 0, !dbg !11865
  br i1 %43, label %bb34, label %bb33, !dbg !11865

bb33:                                             ; preds = %bb29
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10198) #8, !dbg !11871
  %45 = zext i1 %44 to i8, !dbg !11871
  store i8 %45, ptr %0, align 1, !dbg !11871
  br label %bb169, !dbg !11871

bb32:                                             ; No predecessors!
  unreachable, !dbg !11865

bb38:                                             ; preds = %bb34
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10198) #8, !dbg !11872
  %47 = zext i1 %46 to i8, !dbg !11872
  store i8 %47, ptr %0, align 1, !dbg !11872
  br label %bb169, !dbg !11872

bb37:                                             ; No predecessors!
  unreachable, !dbg !11864

bb52:                                             ; preds = %bb47, %bb39
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::BNDREG
  %_72 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BNDREG17h69dd3d886e08204dE"(ptr align 8 %self) #8, !dbg !11860
  br i1 %_72, label %bb54, label %bb65, !dbg !11860

bb41:                                             ; preds = %bb39
  %48 = load i8, ptr %first, align 1, !dbg !11861, !range !1608, !noundef !25
  %_57 = trunc i8 %48 to i1, !dbg !11861
  %_56 = xor i1 %_57, true, !dbg !11862
  br i1 %_56, label %bb42, label %bb47, !dbg !11862

bb47:                                             ; preds = %bb42, %bb41
  store i8 0, ptr %first, align 1, !dbg !11863
; call core::fmt::Formatter::write_str
  %_66 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10205, i64 3) #8, !dbg !11864
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_66) #8, !dbg !11864
  %50 = zext i1 %49 to i8, !dbg !11864
  store i8 %50, ptr %_65, align 1, !dbg !11864
  %51 = load i8, ptr %_65, align 1, !dbg !11864, !range !1608, !noundef !25
  %52 = trunc i8 %51 to i1, !dbg !11864
  %_68 = zext i1 %52 to i64, !dbg !11864
  %53 = icmp eq i64 %_68, 0, !dbg !11864
  br i1 %53, label %bb52, label %bb51, !dbg !11864

bb42:                                             ; preds = %bb41
; call core::fmt::Formatter::write_str
  %_59 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !11865
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_59) #8, !dbg !11865
  %55 = zext i1 %54 to i8, !dbg !11865
  store i8 %55, ptr %_58, align 1, !dbg !11865
  %56 = load i8, ptr %_58, align 1, !dbg !11865, !range !1608, !noundef !25
  %57 = trunc i8 %56 to i1, !dbg !11865
  %_61 = zext i1 %57 to i64, !dbg !11865
  %58 = icmp eq i64 %_61, 0, !dbg !11865
  br i1 %58, label %bb47, label %bb46, !dbg !11865

bb46:                                             ; preds = %bb42
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10198) #8, !dbg !11873
  %60 = zext i1 %59 to i8, !dbg !11873
  store i8 %60, ptr %0, align 1, !dbg !11873
  br label %bb169, !dbg !11873

bb45:                                             ; No predecessors!
  unreachable, !dbg !11865

bb51:                                             ; preds = %bb47
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10198) #8, !dbg !11874
  %62 = zext i1 %61 to i8, !dbg !11874
  store i8 %62, ptr %0, align 1, !dbg !11874
  br label %bb169, !dbg !11874

bb50:                                             ; No predecessors!
  unreachable, !dbg !11864

bb65:                                             ; preds = %bb60, %bb52
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::BNDCSR
  %_89 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BNDCSR17hed09c2e58ffcfc5aE"(ptr align 8 %self) #8, !dbg !11860
  br i1 %_89, label %bb67, label %bb78, !dbg !11860

bb54:                                             ; preds = %bb52
  %63 = load i8, ptr %first, align 1, !dbg !11861, !range !1608, !noundef !25
  %_74 = trunc i8 %63 to i1, !dbg !11861
  %_73 = xor i1 %_74, true, !dbg !11862
  br i1 %_73, label %bb55, label %bb60, !dbg !11862

bb60:                                             ; preds = %bb55, %bb54
  store i8 0, ptr %first, align 1, !dbg !11863
; call core::fmt::Formatter::write_str
  %_83 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10207, i64 6) #8, !dbg !11864
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_83) #8, !dbg !11864
  %65 = zext i1 %64 to i8, !dbg !11864
  store i8 %65, ptr %_82, align 1, !dbg !11864
  %66 = load i8, ptr %_82, align 1, !dbg !11864, !range !1608, !noundef !25
  %67 = trunc i8 %66 to i1, !dbg !11864
  %_85 = zext i1 %67 to i64, !dbg !11864
  %68 = icmp eq i64 %_85, 0, !dbg !11864
  br i1 %68, label %bb65, label %bb64, !dbg !11864

bb55:                                             ; preds = %bb54
; call core::fmt::Formatter::write_str
  %_76 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !11865
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_76) #8, !dbg !11865
  %70 = zext i1 %69 to i8, !dbg !11865
  store i8 %70, ptr %_75, align 1, !dbg !11865
  %71 = load i8, ptr %_75, align 1, !dbg !11865, !range !1608, !noundef !25
  %72 = trunc i8 %71 to i1, !dbg !11865
  %_78 = zext i1 %72 to i64, !dbg !11865
  %73 = icmp eq i64 %_78, 0, !dbg !11865
  br i1 %73, label %bb60, label %bb59, !dbg !11865

bb59:                                             ; preds = %bb55
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10198) #8, !dbg !11875
  %75 = zext i1 %74 to i8, !dbg !11875
  store i8 %75, ptr %0, align 1, !dbg !11875
  br label %bb169, !dbg !11875

bb58:                                             ; No predecessors!
  unreachable, !dbg !11865

bb64:                                             ; preds = %bb60
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10198) #8, !dbg !11876
  %77 = zext i1 %76 to i8, !dbg !11876
  store i8 %77, ptr %0, align 1, !dbg !11876
  br label %bb169, !dbg !11876

bb63:                                             ; No predecessors!
  unreachable, !dbg !11864

bb78:                                             ; preds = %bb73, %bb65
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::OPMASK
  %_106 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6OPMASK17hf4cb44b7ce30a716E"(ptr align 8 %self) #8, !dbg !11860
  br i1 %_106, label %bb80, label %bb91, !dbg !11860

bb67:                                             ; preds = %bb65
  %78 = load i8, ptr %first, align 1, !dbg !11861, !range !1608, !noundef !25
  %_91 = trunc i8 %78 to i1, !dbg !11861
  %_90 = xor i1 %_91, true, !dbg !11862
  br i1 %_90, label %bb68, label %bb73, !dbg !11862

bb73:                                             ; preds = %bb68, %bb67
  store i8 0, ptr %first, align 1, !dbg !11863
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10209, i64 6) #8, !dbg !11864
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_100) #8, !dbg !11864
  %80 = zext i1 %79 to i8, !dbg !11864
  store i8 %80, ptr %_99, align 1, !dbg !11864
  %81 = load i8, ptr %_99, align 1, !dbg !11864, !range !1608, !noundef !25
  %82 = trunc i8 %81 to i1, !dbg !11864
  %_102 = zext i1 %82 to i64, !dbg !11864
  %83 = icmp eq i64 %_102, 0, !dbg !11864
  br i1 %83, label %bb78, label %bb77, !dbg !11864

bb68:                                             ; preds = %bb67
; call core::fmt::Formatter::write_str
  %_93 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !11865
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_93) #8, !dbg !11865
  %85 = zext i1 %84 to i8, !dbg !11865
  store i8 %85, ptr %_92, align 1, !dbg !11865
  %86 = load i8, ptr %_92, align 1, !dbg !11865, !range !1608, !noundef !25
  %87 = trunc i8 %86 to i1, !dbg !11865
  %_95 = zext i1 %87 to i64, !dbg !11865
  %88 = icmp eq i64 %_95, 0, !dbg !11865
  br i1 %88, label %bb73, label %bb72, !dbg !11865

bb72:                                             ; preds = %bb68
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10198) #8, !dbg !11877
  %90 = zext i1 %89 to i8, !dbg !11877
  store i8 %90, ptr %0, align 1, !dbg !11877
  br label %bb169, !dbg !11877

bb71:                                             ; No predecessors!
  unreachable, !dbg !11865

bb77:                                             ; preds = %bb73
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10198) #8, !dbg !11878
  %92 = zext i1 %91 to i8, !dbg !11878
  store i8 %92, ptr %0, align 1, !dbg !11878
  br label %bb169, !dbg !11878

bb76:                                             ; No predecessors!
  unreachable, !dbg !11864

bb91:                                             ; preds = %bb86, %bb78
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::ZMM_HI256
  %_123 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9ZMM_HI25617h354f2f1ecc8a5938E"(ptr align 8 %self) #8, !dbg !11860
  br i1 %_123, label %bb93, label %bb104, !dbg !11860

bb80:                                             ; preds = %bb78
  %93 = load i8, ptr %first, align 1, !dbg !11861, !range !1608, !noundef !25
  %_108 = trunc i8 %93 to i1, !dbg !11861
  %_107 = xor i1 %_108, true, !dbg !11862
  br i1 %_107, label %bb81, label %bb86, !dbg !11862

bb86:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !11863
; call core::fmt::Formatter::write_str
  %_117 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10211, i64 6) #8, !dbg !11864
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_117) #8, !dbg !11864
  %95 = zext i1 %94 to i8, !dbg !11864
  store i8 %95, ptr %_116, align 1, !dbg !11864
  %96 = load i8, ptr %_116, align 1, !dbg !11864, !range !1608, !noundef !25
  %97 = trunc i8 %96 to i1, !dbg !11864
  %_119 = zext i1 %97 to i64, !dbg !11864
  %98 = icmp eq i64 %_119, 0, !dbg !11864
  br i1 %98, label %bb91, label %bb90, !dbg !11864

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_110 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !11865
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_110) #8, !dbg !11865
  %100 = zext i1 %99 to i8, !dbg !11865
  store i8 %100, ptr %_109, align 1, !dbg !11865
  %101 = load i8, ptr %_109, align 1, !dbg !11865, !range !1608, !noundef !25
  %102 = trunc i8 %101 to i1, !dbg !11865
  %_112 = zext i1 %102 to i64, !dbg !11865
  %103 = icmp eq i64 %_112, 0, !dbg !11865
  br i1 %103, label %bb86, label %bb85, !dbg !11865

bb85:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10198) #8, !dbg !11879
  %105 = zext i1 %104 to i8, !dbg !11879
  store i8 %105, ptr %0, align 1, !dbg !11879
  br label %bb169, !dbg !11879

bb84:                                             ; No predecessors!
  unreachable, !dbg !11865

bb90:                                             ; preds = %bb86
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10198) #8, !dbg !11880
  %107 = zext i1 %106 to i8, !dbg !11880
  store i8 %107, ptr %0, align 1, !dbg !11880
  br label %bb169, !dbg !11880

bb89:                                             ; No predecessors!
  unreachable, !dbg !11864

bb104:                                            ; preds = %bb99, %bb91
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::HI16_ZMM
  %_140 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8HI16_ZMM17h6c73296c8d278e6cE"(ptr align 8 %self) #8, !dbg !11860
  br i1 %_140, label %bb106, label %bb117, !dbg !11860

bb93:                                             ; preds = %bb91
  %108 = load i8, ptr %first, align 1, !dbg !11861, !range !1608, !noundef !25
  %_125 = trunc i8 %108 to i1, !dbg !11861
  %_124 = xor i1 %_125, true, !dbg !11862
  br i1 %_124, label %bb94, label %bb99, !dbg !11862

bb99:                                             ; preds = %bb94, %bb93
  store i8 0, ptr %first, align 1, !dbg !11863
; call core::fmt::Formatter::write_str
  %_134 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10213, i64 9) #8, !dbg !11864
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_134) #8, !dbg !11864
  %110 = zext i1 %109 to i8, !dbg !11864
  store i8 %110, ptr %_133, align 1, !dbg !11864
  %111 = load i8, ptr %_133, align 1, !dbg !11864, !range !1608, !noundef !25
  %112 = trunc i8 %111 to i1, !dbg !11864
  %_136 = zext i1 %112 to i64, !dbg !11864
  %113 = icmp eq i64 %_136, 0, !dbg !11864
  br i1 %113, label %bb104, label %bb103, !dbg !11864

bb94:                                             ; preds = %bb93
; call core::fmt::Formatter::write_str
  %_127 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !11865
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_127) #8, !dbg !11865
  %115 = zext i1 %114 to i8, !dbg !11865
  store i8 %115, ptr %_126, align 1, !dbg !11865
  %116 = load i8, ptr %_126, align 1, !dbg !11865, !range !1608, !noundef !25
  %117 = trunc i8 %116 to i1, !dbg !11865
  %_129 = zext i1 %117 to i64, !dbg !11865
  %118 = icmp eq i64 %_129, 0, !dbg !11865
  br i1 %118, label %bb99, label %bb98, !dbg !11865

bb98:                                             ; preds = %bb94
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10198) #8, !dbg !11881
  %120 = zext i1 %119 to i8, !dbg !11881
  store i8 %120, ptr %0, align 1, !dbg !11881
  br label %bb169, !dbg !11881

bb97:                                             ; No predecessors!
  unreachable, !dbg !11865

bb103:                                            ; preds = %bb99
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10198) #8, !dbg !11882
  %122 = zext i1 %121 to i8, !dbg !11882
  store i8 %122, ptr %0, align 1, !dbg !11882
  br label %bb169, !dbg !11882

bb102:                                            ; No predecessors!
  unreachable, !dbg !11864

bb117:                                            ; preds = %bb112, %bb104
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::MPK
  %_157 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3MPK17h7116c6576f6bec83E"(ptr align 8 %self) #8, !dbg !11860
  br i1 %_157, label %bb119, label %bb130, !dbg !11860

bb106:                                            ; preds = %bb104
  %123 = load i8, ptr %first, align 1, !dbg !11861, !range !1608, !noundef !25
  %_142 = trunc i8 %123 to i1, !dbg !11861
  %_141 = xor i1 %_142, true, !dbg !11862
  br i1 %_141, label %bb107, label %bb112, !dbg !11862

bb112:                                            ; preds = %bb107, %bb106
  store i8 0, ptr %first, align 1, !dbg !11863
; call core::fmt::Formatter::write_str
  %_151 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10215, i64 8) #8, !dbg !11864
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %124 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_151) #8, !dbg !11864
  %125 = zext i1 %124 to i8, !dbg !11864
  store i8 %125, ptr %_150, align 1, !dbg !11864
  %126 = load i8, ptr %_150, align 1, !dbg !11864, !range !1608, !noundef !25
  %127 = trunc i8 %126 to i1, !dbg !11864
  %_153 = zext i1 %127 to i64, !dbg !11864
  %128 = icmp eq i64 %_153, 0, !dbg !11864
  br i1 %128, label %bb117, label %bb116, !dbg !11864

bb107:                                            ; preds = %bb106
; call core::fmt::Formatter::write_str
  %_144 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !11865
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_144) #8, !dbg !11865
  %130 = zext i1 %129 to i8, !dbg !11865
  store i8 %130, ptr %_143, align 1, !dbg !11865
  %131 = load i8, ptr %_143, align 1, !dbg !11865, !range !1608, !noundef !25
  %132 = trunc i8 %131 to i1, !dbg !11865
  %_146 = zext i1 %132 to i64, !dbg !11865
  %133 = icmp eq i64 %_146, 0, !dbg !11865
  br i1 %133, label %bb112, label %bb111, !dbg !11865

bb111:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %134 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10198) #8, !dbg !11883
  %135 = zext i1 %134 to i8, !dbg !11883
  store i8 %135, ptr %0, align 1, !dbg !11883
  br label %bb169, !dbg !11883

bb110:                                            ; No predecessors!
  unreachable, !dbg !11865

bb116:                                            ; preds = %bb112
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %136 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10198) #8, !dbg !11884
  %137 = zext i1 %136 to i8, !dbg !11884
  store i8 %137, ptr %0, align 1, !dbg !11884
  br label %bb169, !dbg !11884

bb115:                                            ; No predecessors!
  unreachable, !dbg !11864

bb130:                                            ; preds = %bb125, %bb117
; call <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::LWP
  %_174 = call zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3LWP17h259f14eeaf7d42f2E"(ptr align 8 %self) #8, !dbg !11860
  br i1 %_174, label %bb132, label %bb143, !dbg !11860

bb119:                                            ; preds = %bb117
  %138 = load i8, ptr %first, align 1, !dbg !11861, !range !1608, !noundef !25
  %_159 = trunc i8 %138 to i1, !dbg !11861
  %_158 = xor i1 %_159, true, !dbg !11862
  br i1 %_158, label %bb120, label %bb125, !dbg !11862

bb125:                                            ; preds = %bb120, %bb119
  store i8 0, ptr %first, align 1, !dbg !11863
; call core::fmt::Formatter::write_str
  %_168 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10217, i64 3) #8, !dbg !11864
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %139 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_168) #8, !dbg !11864
  %140 = zext i1 %139 to i8, !dbg !11864
  store i8 %140, ptr %_167, align 1, !dbg !11864
  %141 = load i8, ptr %_167, align 1, !dbg !11864, !range !1608, !noundef !25
  %142 = trunc i8 %141 to i1, !dbg !11864
  %_170 = zext i1 %142 to i64, !dbg !11864
  %143 = icmp eq i64 %_170, 0, !dbg !11864
  br i1 %143, label %bb130, label %bb129, !dbg !11864

bb120:                                            ; preds = %bb119
; call core::fmt::Formatter::write_str
  %_161 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !11865
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_161) #8, !dbg !11865
  %145 = zext i1 %144 to i8, !dbg !11865
  store i8 %145, ptr %_160, align 1, !dbg !11865
  %146 = load i8, ptr %_160, align 1, !dbg !11865, !range !1608, !noundef !25
  %147 = trunc i8 %146 to i1, !dbg !11865
  %_163 = zext i1 %147 to i64, !dbg !11865
  %148 = icmp eq i64 %_163, 0, !dbg !11865
  br i1 %148, label %bb125, label %bb124, !dbg !11865

bb124:                                            ; preds = %bb120
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %149 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10198) #8, !dbg !11885
  %150 = zext i1 %149 to i8, !dbg !11885
  store i8 %150, ptr %0, align 1, !dbg !11885
  br label %bb169, !dbg !11885

bb123:                                            ; No predecessors!
  unreachable, !dbg !11865

bb129:                                            ; preds = %bb125
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %151 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10198) #8, !dbg !11886
  %152 = zext i1 %151 to i8, !dbg !11886
  store i8 %152, ptr %0, align 1, !dbg !11886
  br label %bb169, !dbg !11886

bb128:                                            ; No predecessors!
  unreachable, !dbg !11864

bb143:                                            ; preds = %bb138, %bb130
  %_192 = load i64, ptr %self, align 8, !dbg !11887, !noundef !25
; call x86_64::registers::xcontrol::XCr0Flags::all
  %153 = call i64 @_ZN6x86_649registers8xcontrol9XCr0Flags3all17ha83f780d4eb35a01E() #8, !dbg !11888
  store i64 %153, ptr %_196, align 8, !dbg !11888
; call x86_64::registers::xcontrol::XCr0Flags::bits
  %_194 = call i64 @_ZN6x86_649registers8xcontrol9XCr0Flags4bits17hee9a577db0d0e060E(ptr align 8 %_196) #8, !dbg !11888
  %_193 = xor i64 %_194, -1, !dbg !11889
  %154 = and i64 %_192, %_193, !dbg !11887
  store i64 %154, ptr %extra_bits, align 8, !dbg !11887
  %155 = load i64, ptr %extra_bits, align 8, !dbg !11890, !noundef !25
  %156 = icmp eq i64 %155, 0, !dbg !11890
  br i1 %156, label %bb162, label %bb146, !dbg !11890

bb132:                                            ; preds = %bb130
  %157 = load i8, ptr %first, align 1, !dbg !11861, !range !1608, !noundef !25
  %_176 = trunc i8 %157 to i1, !dbg !11861
  %_175 = xor i1 %_176, true, !dbg !11862
  br i1 %_175, label %bb133, label %bb138, !dbg !11862

bb138:                                            ; preds = %bb133, %bb132
  store i8 0, ptr %first, align 1, !dbg !11863
; call core::fmt::Formatter::write_str
  %_185 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10219, i64 3) #8, !dbg !11864
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %158 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_185) #8, !dbg !11864
  %159 = zext i1 %158 to i8, !dbg !11864
  store i8 %159, ptr %_184, align 1, !dbg !11864
  %160 = load i8, ptr %_184, align 1, !dbg !11864, !range !1608, !noundef !25
  %161 = trunc i8 %160 to i1, !dbg !11864
  %_187 = zext i1 %161 to i64, !dbg !11864
  %162 = icmp eq i64 %_187, 0, !dbg !11864
  br i1 %162, label %bb143, label %bb142, !dbg !11864

bb133:                                            ; preds = %bb132
; call core::fmt::Formatter::write_str
  %_178 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !11865
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %163 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_178) #8, !dbg !11865
  %164 = zext i1 %163 to i8, !dbg !11865
  store i8 %164, ptr %_177, align 1, !dbg !11865
  %165 = load i8, ptr %_177, align 1, !dbg !11865, !range !1608, !noundef !25
  %166 = trunc i8 %165 to i1, !dbg !11865
  %_180 = zext i1 %166 to i64, !dbg !11865
  %167 = icmp eq i64 %_180, 0, !dbg !11865
  br i1 %167, label %bb138, label %bb137, !dbg !11865

bb137:                                            ; preds = %bb133
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %168 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10198) #8, !dbg !11891
  %169 = zext i1 %168 to i8, !dbg !11891
  store i8 %169, ptr %0, align 1, !dbg !11891
  br label %bb169, !dbg !11891

bb136:                                            ; No predecessors!
  unreachable, !dbg !11865

bb142:                                            ; preds = %bb138
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %170 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10198) #8, !dbg !11892
  %171 = zext i1 %170 to i8, !dbg !11892
  store i8 %171, ptr %0, align 1, !dbg !11892
  br label %bb169, !dbg !11892

bb141:                                            ; No predecessors!
  unreachable, !dbg !11864

bb162:                                            ; preds = %bb155, %bb143
  %172 = load i8, ptr %first, align 1, !dbg !11893, !range !1608, !noundef !25
  %_220 = trunc i8 %172 to i1, !dbg !11893
  br i1 %_220, label %bb163, label %bb168, !dbg !11893

bb146:                                            ; preds = %bb143
  %173 = load i8, ptr %first, align 1, !dbg !11894, !range !1608, !noundef !25
  %_198 = trunc i8 %173 to i1, !dbg !11894
  %_197 = xor i1 %_198, true, !dbg !11895
  br i1 %_197, label %bb147, label %bb152, !dbg !11895

bb152:                                            ; preds = %bb147, %bb146
  store i8 0, ptr %first, align 1, !dbg !11896
; call core::fmt::Formatter::write_str
  %_207 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10466, i64 2) #8, !dbg !11897
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %174 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_207) #8, !dbg !11897
  %175 = zext i1 %174 to i8, !dbg !11897
  store i8 %175, ptr %_206, align 1, !dbg !11897
  %176 = load i8, ptr %_206, align 1, !dbg !11897, !range !1608, !noundef !25
  %177 = trunc i8 %176 to i1, !dbg !11897
  %_209 = zext i1 %177 to i64, !dbg !11897
  %178 = icmp eq i64 %_209, 0, !dbg !11897
  br i1 %178, label %bb155, label %bb157, !dbg !11897

bb147:                                            ; preds = %bb146
; call core::fmt::Formatter::write_str
  %_200 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !11898
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %179 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_200) #8, !dbg !11898
  %180 = zext i1 %179 to i8, !dbg !11898
  store i8 %180, ptr %_199, align 1, !dbg !11898
  %181 = load i8, ptr %_199, align 1, !dbg !11898, !range !1608, !noundef !25
  %182 = trunc i8 %181 to i1, !dbg !11898
  %_202 = zext i1 %182 to i64, !dbg !11898
  %183 = icmp eq i64 %_202, 0, !dbg !11898
  br i1 %183, label %bb152, label %bb151, !dbg !11898

bb151:                                            ; preds = %bb147
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %184 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10198) #8, !dbg !11899
  %185 = zext i1 %184 to i8, !dbg !11899
  store i8 %185, ptr %0, align 1, !dbg !11899
  br label %bb169, !dbg !11899

bb150:                                            ; No predecessors!
  unreachable, !dbg !11898

bb155:                                            ; preds = %bb152
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_214 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h5485057207139f05E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !11900
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %186 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_214) #8, !dbg !11900
  %187 = zext i1 %186 to i8, !dbg !11900
  store i8 %187, ptr %_213, align 1, !dbg !11900
  %188 = load i8, ptr %_213, align 1, !dbg !11900, !range !1608, !noundef !25
  %189 = trunc i8 %188 to i1, !dbg !11900
  %_216 = zext i1 %189 to i64, !dbg !11900
  %190 = icmp eq i64 %_216, 0, !dbg !11900
  br i1 %190, label %bb162, label %bb161, !dbg !11900

bb157:                                            ; preds = %bb152
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %191 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10198) #8, !dbg !11901
  %192 = zext i1 %191 to i8, !dbg !11901
  store i8 %192, ptr %0, align 1, !dbg !11901
  br label %bb169, !dbg !11901

bb156:                                            ; No predecessors!
  unreachable, !dbg !11897

bb161:                                            ; preds = %bb155
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %193 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10198) #8, !dbg !11902
  %194 = zext i1 %193 to i8, !dbg !11902
  store i8 %194, ptr %0, align 1, !dbg !11902
  br label %bb169, !dbg !11902

bb160:                                            ; No predecessors!
  unreachable, !dbg !11900

bb168:                                            ; preds = %bb163, %bb162
  store i8 0, ptr %0, align 1, !dbg !11903
  br label %bb169, !dbg !11867

bb163:                                            ; preds = %bb162
; call core::fmt::Formatter::write_str
  %_222 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10467, i64 7) #8, !dbg !11904
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %195 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_222) #8, !dbg !11904
  %196 = zext i1 %195 to i8, !dbg !11904
  store i8 %196, ptr %_221, align 1, !dbg !11904
  %197 = load i8, ptr %_221, align 1, !dbg !11904, !range !1608, !noundef !25
  %198 = trunc i8 %197 to i1, !dbg !11904
  %_224 = zext i1 %198 to i64, !dbg !11904
  %199 = icmp eq i64 %_224, 0, !dbg !11904
  br i1 %199, label %bb168, label %bb167, !dbg !11904

bb167:                                            ; preds = %bb163
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %200 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10198) #8, !dbg !11905
  %201 = zext i1 %200 to i8, !dbg !11905
  store i8 %201, ptr %0, align 1, !dbg !11905
  br label %bb169, !dbg !11905

bb166:                                            ; No predecessors!
  unreachable, !dbg !11904
}

; <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN76_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17hea41d7203f5a8360E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11906 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11909, metadata !DIExpression()), !dbg !11911
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11910, metadata !DIExpression()), !dbg !11912
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17h1cdf9c3f5e3c04feE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !11913
  ret i1 %0, !dbg !11914
}

; <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN75_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17h9fbd2db05c0136dbE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11915 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11918, metadata !DIExpression()), !dbg !11920
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11919, metadata !DIExpression()), !dbg !11921
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hfab9ad2c8c6777b5E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !11922
  ret i1 %0, !dbg !11923
}

; <x86_64::registers::xcontrol::XCr0Flags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN78_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h0ba1824f51e3e14aE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11924 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11927, metadata !DIExpression()), !dbg !11929
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11928, metadata !DIExpression()), !dbg !11930
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h5485057207139f05E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !11931
  ret i1 %0, !dbg !11932
}

; <x86_64::registers::xcontrol::XCr0Flags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN78_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17hfea01afd1b25ad3aE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !11933 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11936, metadata !DIExpression()), !dbg !11938
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !11937, metadata !DIExpression()), !dbg !11939
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h9ce4179746265d03E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !11940
  ret i1 %0, !dbg !11941
}

; x86_64::registers::xcontrol::XCr0Flags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers8xcontrol9XCr0Flags3all17ha83f780d4eb35a01E() unnamed_addr #0 !dbg !11942 {
start:
  ret i64 4611686018427388671, !dbg !11945
}

; x86_64::registers::xcontrol::XCr0Flags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_649registers8xcontrol9XCr0Flags4bits17hee9a577db0d0e060E(ptr align 8 %self) unnamed_addr #0 !dbg !11946 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11950, metadata !DIExpression()), !dbg !11951
  %0 = load i64, ptr %self, align 8, !dbg !11952, !noundef !25
  ret i64 %0, !dbg !11953
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::X87
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3X8717h7a75d5f8fc23231bE"(ptr align 8 %self) unnamed_addr #0 !dbg !11954 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11960, metadata !DIExpression()), !dbg !11962
  br i1 false, label %bb1, label %bb2, !dbg !11962

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !11962, !noundef !25
  %_3 = and i64 %_4, 1, !dbg !11962
  %1 = icmp eq i64 %_3, 1, !dbg !11962
  %2 = zext i1 %1 to i8, !dbg !11962
  store i8 %2, ptr %0, align 1, !dbg !11962
  br label %bb3, !dbg !11962

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11962
  br label %bb3, !dbg !11962

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11963, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !11963
  ret i1 %4, !dbg !11963
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::SSE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3SSE17h8f514afe44e43c8fE"(ptr align 8 %self) unnamed_addr #0 !dbg !11964 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11966, metadata !DIExpression()), !dbg !11968
  br i1 false, label %bb1, label %bb2, !dbg !11968

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !11968, !noundef !25
  %_3 = and i64 %_4, 2, !dbg !11968
  %1 = icmp eq i64 %_3, 2, !dbg !11968
  %2 = zext i1 %1 to i8, !dbg !11968
  store i8 %2, ptr %0, align 1, !dbg !11968
  br label %bb3, !dbg !11968

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11968
  br label %bb3, !dbg !11968

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11969, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !11969
  ret i1 %4, !dbg !11969
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::AVX
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3AVX17hde883693d364c503E"(ptr align 8 %self) unnamed_addr #0 !dbg !11970 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11972, metadata !DIExpression()), !dbg !11974
  br i1 false, label %bb1, label %bb2, !dbg !11974

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !11974, !noundef !25
  %_3 = and i64 %_4, 4, !dbg !11974
  %1 = icmp eq i64 %_3, 4, !dbg !11974
  %2 = zext i1 %1 to i8, !dbg !11974
  store i8 %2, ptr %0, align 1, !dbg !11974
  br label %bb3, !dbg !11974

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11974
  br label %bb3, !dbg !11974

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11975, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !11975
  ret i1 %4, !dbg !11975
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::YMM
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3YMM17hb6b03d40ab424377E"(ptr align 8 %self) unnamed_addr #0 !dbg !11976 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11978, metadata !DIExpression()), !dbg !11980
  br i1 false, label %bb1, label %bb2, !dbg !11980

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !11980, !noundef !25
  %_3 = and i64 %_4, 4, !dbg !11980
  %1 = icmp eq i64 %_3, 4, !dbg !11980
  %2 = zext i1 %1 to i8, !dbg !11980
  store i8 %2, ptr %0, align 1, !dbg !11980
  br label %bb3, !dbg !11980

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11980
  br label %bb3, !dbg !11980

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11981, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !11981
  ret i1 %4, !dbg !11981
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::BNDREG
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BNDREG17h69dd3d886e08204dE"(ptr align 8 %self) unnamed_addr #0 !dbg !11982 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11984, metadata !DIExpression()), !dbg !11986
  br i1 false, label %bb1, label %bb2, !dbg !11986

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !11986, !noundef !25
  %_3 = and i64 %_4, 8, !dbg !11986
  %1 = icmp eq i64 %_3, 8, !dbg !11986
  %2 = zext i1 %1 to i8, !dbg !11986
  store i8 %2, ptr %0, align 1, !dbg !11986
  br label %bb3, !dbg !11986

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11986
  br label %bb3, !dbg !11986

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11987, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !11987
  ret i1 %4, !dbg !11987
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::BNDCSR
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BNDCSR17hed09c2e58ffcfc5aE"(ptr align 8 %self) unnamed_addr #0 !dbg !11988 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11990, metadata !DIExpression()), !dbg !11992
  br i1 false, label %bb1, label %bb2, !dbg !11992

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !11992, !noundef !25
  %_3 = and i64 %_4, 16, !dbg !11992
  %1 = icmp eq i64 %_3, 16, !dbg !11992
  %2 = zext i1 %1 to i8, !dbg !11992
  store i8 %2, ptr %0, align 1, !dbg !11992
  br label %bb3, !dbg !11992

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11992
  br label %bb3, !dbg !11992

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11993, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !11993
  ret i1 %4, !dbg !11993
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::OPMASK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6OPMASK17hf4cb44b7ce30a716E"(ptr align 8 %self) unnamed_addr #0 !dbg !11994 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !11996, metadata !DIExpression()), !dbg !11998
  br i1 false, label %bb1, label %bb2, !dbg !11998

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !11998, !noundef !25
  %_3 = and i64 %_4, 32, !dbg !11998
  %1 = icmp eq i64 %_3, 32, !dbg !11998
  %2 = zext i1 %1 to i8, !dbg !11998
  store i8 %2, ptr %0, align 1, !dbg !11998
  br label %bb3, !dbg !11998

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !11998
  br label %bb3, !dbg !11998

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !11999, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !11999
  ret i1 %4, !dbg !11999
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::ZMM_HI256
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9ZMM_HI25617h354f2f1ecc8a5938E"(ptr align 8 %self) unnamed_addr #0 !dbg !12000 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12002, metadata !DIExpression()), !dbg !12004
  br i1 false, label %bb1, label %bb2, !dbg !12004

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12004, !noundef !25
  %_3 = and i64 %_4, 64, !dbg !12004
  %1 = icmp eq i64 %_3, 64, !dbg !12004
  %2 = zext i1 %1 to i8, !dbg !12004
  store i8 %2, ptr %0, align 1, !dbg !12004
  br label %bb3, !dbg !12004

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12004
  br label %bb3, !dbg !12004

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12005, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !12005
  ret i1 %4, !dbg !12005
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::HI16_ZMM
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8HI16_ZMM17h6c73296c8d278e6cE"(ptr align 8 %self) unnamed_addr #0 !dbg !12006 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12008, metadata !DIExpression()), !dbg !12010
  br i1 false, label %bb1, label %bb2, !dbg !12010

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12010, !noundef !25
  %_3 = and i64 %_4, 128, !dbg !12010
  %1 = icmp eq i64 %_3, 128, !dbg !12010
  %2 = zext i1 %1 to i8, !dbg !12010
  store i8 %2, ptr %0, align 1, !dbg !12010
  br label %bb3, !dbg !12010

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12010
  br label %bb3, !dbg !12010

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12011, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !12011
  ret i1 %4, !dbg !12011
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::MPK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3MPK17h7116c6576f6bec83E"(ptr align 8 %self) unnamed_addr #0 !dbg !12012 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12014, metadata !DIExpression()), !dbg !12016
  br i1 false, label %bb1, label %bb2, !dbg !12016

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12016, !noundef !25
  %_3 = and i64 %_4, 512, !dbg !12016
  %1 = icmp eq i64 %_3, 512, !dbg !12016
  %2 = zext i1 %1 to i8, !dbg !12016
  store i8 %2, ptr %0, align 1, !dbg !12016
  br label %bb3, !dbg !12016

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12016
  br label %bb3, !dbg !12016

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12017, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !12017
  ret i1 %4, !dbg !12017
}

; <x86_64::registers::xcontrol::XCr0Flags as <x86_64::registers::xcontrol::XCr0Flags as core::fmt::Debug>::fmt::__BitFlags>::LWP
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3LWP17h259f14eeaf7d42f2E"(ptr align 8 %self) unnamed_addr #0 !dbg !12018 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12020, metadata !DIExpression()), !dbg !12022
  br i1 false, label %bb1, label %bb2, !dbg !12022

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12022, !noundef !25
  %_3 = and i64 %_4, 4611686018427387904, !dbg !12022
  %1 = icmp eq i64 %_3, 4611686018427387904, !dbg !12022
  %2 = zext i1 %1 to i8, !dbg !12022
  store i8 %2, ptr %0, align 1, !dbg !12022
  br label %bb3, !dbg !12022

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12022
  br label %bb3, !dbg !12022

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12023, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !12023
  ret i1 %4, !dbg !12023
}

; <x86_64::structures::gdt::GlobalDescriptorTable as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN83_$LT$x86_64..structures..gdt..GlobalDescriptorTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h3e1e66425f576427E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12024 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_10 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12029, metadata !DIExpression()), !dbg !12031
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12030, metadata !DIExpression()), !dbg !12031
  %0 = getelementptr inbounds %"structures::gdt::GlobalDescriptorTable", ptr %self, i32 0, i32 1, !dbg !12032
  store ptr %0, ptr %_10, align 8, !dbg !12032
; call core::fmt::Formatter::debug_struct_field2_finish
  %1 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field2_finish17h449c2a7656cafde6E(ptr align 8 %f, ptr align 1 @alloc10223, i64 21, ptr align 1 @alloc10224, i64 5, ptr align 1 %self, ptr align 8 @vtable.p, ptr align 1 @alloc10228, i64 3, ptr align 1 %_10, ptr align 8 @vtable.q) #8, !dbg !12031
  ret i1 %1, !dbg !12033
}

; <x86_64::structures::gdt::Descriptor as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN72_$LT$x86_64..structures..gdt..Descriptor$u20$as$u20$core..fmt..Debug$GT$3fmt17h9de4ec94a1f7074aE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12034 {
start:
  %__self_0.dbg.spill = alloca ptr, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %__self_1 = alloca ptr, align 8
  %__self_0 = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12054, metadata !DIExpression()), !dbg !12061
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12055, metadata !DIExpression()), !dbg !12061
  call void @llvm.dbg.declare(metadata ptr %__self_0, metadata !12056, metadata !DIExpression()), !dbg !12062
  call void @llvm.dbg.declare(metadata ptr %__self_1, metadata !12060, metadata !DIExpression()), !dbg !12063
  %_3 = load i64, ptr %self, align 8, !dbg !12061, !range !1887, !noundef !25
  %1 = icmp eq i64 %_3, 0, !dbg !12061
  br i1 %1, label %bb3, label %bb1, !dbg !12061

bb3:                                              ; preds = %start
  %2 = getelementptr inbounds %"structures::gdt::Descriptor::UserSegment", ptr %self, i32 0, i32 1, !dbg !12064
  store ptr %2, ptr %__self_0, align 8, !dbg !12064
; call core::fmt::Formatter::debug_tuple_field1_finish
  %3 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17hce8c8f98366d2523E(ptr align 8 %f, ptr align 1 @alloc10233, i64 11, ptr align 1 %__self_0, ptr align 8 @vtable.6) #8, !dbg !12065
  %4 = zext i1 %3 to i8, !dbg !12065
  store i8 %4, ptr %0, align 1, !dbg !12065
  br label %bb4, !dbg !12065

bb1:                                              ; preds = %start
  %__self_01 = getelementptr inbounds %"structures::gdt::Descriptor::SystemSegment", ptr %self, i32 0, i32 1, !dbg !12066
  store ptr %__self_01, ptr %__self_0.dbg.spill, align 8, !dbg !12066
  call void @llvm.dbg.declare(metadata ptr %__self_0.dbg.spill, metadata !12058, metadata !DIExpression()), !dbg !12067
  %5 = getelementptr inbounds %"structures::gdt::Descriptor::SystemSegment", ptr %self, i32 0, i32 2, !dbg !12068
  store ptr %5, ptr %__self_1, align 8, !dbg !12068
; call core::fmt::Formatter::debug_tuple_field2_finish
  %6 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field2_finish17hb83cb4e931800476E(ptr align 8 %f, ptr align 1 @alloc10232, i64 13, ptr align 1 %__self_01, ptr align 8 @vtable.f, ptr align 1 %__self_1, ptr align 8 @vtable.6) #8, !dbg !12069
  %7 = zext i1 %6 to i8, !dbg !12069
  store i8 %7, ptr %0, align 1, !dbg !12069
  br label %bb4, !dbg !12069

bb2:                                              ; No predecessors!
  unreachable, !dbg !12061

bb4:                                              ; preds = %bb3, %bb1
  %8 = load i8, ptr %0, align 1, !dbg !12070, !range !1608, !noundef !25
  %9 = trunc i8 %8 to i1, !dbg !12070
  ret i1 %9, !dbg !12070
}

; <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN77_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h1402f4fea6cde017E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12071 {
start:
  %val.dbg.spill66 = alloca {}, align 1
  %residual.dbg.spill65 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill64 = alloca {}, align 1
  %residual.dbg.spill63 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill62 = alloca {}, align 1
  %residual.dbg.spill61 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill60 = alloca {}, align 1
  %residual.dbg.spill59 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill58 = alloca {}, align 1
  %residual.dbg.spill57 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill56 = alloca {}, align 1
  %residual.dbg.spill55 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill54 = alloca {}, align 1
  %residual.dbg.spill53 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill52 = alloca {}, align 1
  %residual.dbg.spill51 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_289 = alloca i8, align 1
  %_281 = alloca i8, align 1
  %_274 = alloca i8, align 1
  %_267 = alloca i8, align 1
  %_264 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_252 = alloca i8, align 1
  %_245 = alloca i8, align 1
  %_235 = alloca i8, align 1
  %_228 = alloca i8, align 1
  %_218 = alloca i8, align 1
  %_211 = alloca i8, align 1
  %_201 = alloca i8, align 1
  %_194 = alloca i8, align 1
  %_184 = alloca i8, align 1
  %_177 = alloca i8, align 1
  %_167 = alloca i8, align 1
  %_160 = alloca i8, align 1
  %_150 = alloca i8, align 1
  %_143 = alloca i8, align 1
  %_133 = alloca i8, align 1
  %_126 = alloca i8, align 1
  %_116 = alloca i8, align 1
  %_109 = alloca i8, align 1
  %_99 = alloca i8, align 1
  %_92 = alloca i8, align 1
  %_82 = alloca i8, align 1
  %_75 = alloca i8, align 1
  %_65 = alloca i8, align 1
  %_58 = alloca i8, align 1
  %_48 = alloca i8, align 1
  %_41 = alloca i8, align 1
  %_31 = alloca i8, align 1
  %_24 = alloca i8, align 1
  %_14 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12080, metadata !DIExpression()), !dbg !12222
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12081, metadata !DIExpression()), !dbg !12223
  call void @llvm.dbg.declare(metadata ptr %first, metadata !12082, metadata !DIExpression()), !dbg !12224
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !12084, metadata !DIExpression()), !dbg !12225
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !12086, metadata !DIExpression()), !dbg !12226
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !12088, metadata !DIExpression()), !dbg !12227
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !12090, metadata !DIExpression()), !dbg !12228
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !12092, metadata !DIExpression()), !dbg !12229
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !12094, metadata !DIExpression()), !dbg !12230
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !12096, metadata !DIExpression()), !dbg !12231
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !12098, metadata !DIExpression()), !dbg !12232
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !12100, metadata !DIExpression()), !dbg !12233
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !12102, metadata !DIExpression()), !dbg !12234
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !12104, metadata !DIExpression()), !dbg !12235
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !12106, metadata !DIExpression()), !dbg !12236
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !12108, metadata !DIExpression()), !dbg !12237
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !12110, metadata !DIExpression()), !dbg !12238
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !12112, metadata !DIExpression()), !dbg !12239
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !12114, metadata !DIExpression()), !dbg !12240
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !12116, metadata !DIExpression()), !dbg !12241
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !12118, metadata !DIExpression()), !dbg !12242
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !12120, metadata !DIExpression()), !dbg !12243
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !12122, metadata !DIExpression()), !dbg !12244
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !12124, metadata !DIExpression()), !dbg !12245
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !12126, metadata !DIExpression()), !dbg !12246
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !12128, metadata !DIExpression()), !dbg !12247
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !12130, metadata !DIExpression()), !dbg !12248
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !12132, metadata !DIExpression()), !dbg !12249
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !12134, metadata !DIExpression()), !dbg !12250
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !12136, metadata !DIExpression()), !dbg !12251
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !12138, metadata !DIExpression()), !dbg !12252
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !12140, metadata !DIExpression()), !dbg !12253
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !12142, metadata !DIExpression()), !dbg !12254
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !12144, metadata !DIExpression()), !dbg !12255
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !12146, metadata !DIExpression()), !dbg !12256
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !12148, metadata !DIExpression()), !dbg !12257
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !12150, metadata !DIExpression()), !dbg !12258
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !12152, metadata !DIExpression()), !dbg !12259
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !12154, metadata !DIExpression()), !dbg !12260
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !12156, metadata !DIExpression()), !dbg !12261
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !12158, metadata !DIExpression()), !dbg !12262
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !12160, metadata !DIExpression()), !dbg !12263
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !12162, metadata !DIExpression()), !dbg !12264
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !12164, metadata !DIExpression()), !dbg !12265
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !12166, metadata !DIExpression()), !dbg !12266
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !12168, metadata !DIExpression()), !dbg !12267
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !12170, metadata !DIExpression()), !dbg !12268
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !12172, metadata !DIExpression()), !dbg !12269
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !12174, metadata !DIExpression()), !dbg !12270
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !12176, metadata !DIExpression()), !dbg !12271
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !12178, metadata !DIExpression()), !dbg !12272
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !12180, metadata !DIExpression()), !dbg !12273
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !12182, metadata !DIExpression()), !dbg !12274
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !12184, metadata !DIExpression()), !dbg !12275
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !12186, metadata !DIExpression()), !dbg !12276
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill51, metadata !12188, metadata !DIExpression()), !dbg !12277
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill52, metadata !12190, metadata !DIExpression()), !dbg !12278
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill53, metadata !12192, metadata !DIExpression()), !dbg !12279
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill54, metadata !12194, metadata !DIExpression()), !dbg !12280
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill55, metadata !12196, metadata !DIExpression()), !dbg !12281
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill56, metadata !12198, metadata !DIExpression()), !dbg !12282
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill57, metadata !12200, metadata !DIExpression()), !dbg !12283
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill58, metadata !12202, metadata !DIExpression()), !dbg !12284
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !12204, metadata !DIExpression()), !dbg !12285
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill59, metadata !12206, metadata !DIExpression()), !dbg !12286
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill60, metadata !12208, metadata !DIExpression()), !dbg !12287
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill61, metadata !12210, metadata !DIExpression()), !dbg !12288
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill62, metadata !12212, metadata !DIExpression()), !dbg !12289
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill63, metadata !12214, metadata !DIExpression()), !dbg !12290
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill64, metadata !12216, metadata !DIExpression()), !dbg !12291
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill65, metadata !12218, metadata !DIExpression()), !dbg !12292
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill66, metadata !12220, metadata !DIExpression()), !dbg !12293
  store i8 1, ptr %first, align 1, !dbg !12294
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::ACCESSED
  %_4 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8ACCESSED17hcb4345009a7f6c16E"(ptr align 8 %self) #8, !dbg !12295
  br i1 %_4, label %bb2, label %bb13, !dbg !12295

bb13:                                             ; preds = %bb8, %start
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::WRITABLE
  %_21 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8WRITABLE17h6c99e16a81e70f42E"(ptr align 8 %self) #8, !dbg !12295
  br i1 %_21, label %bb15, label %bb26, !dbg !12295

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !12296, !range !1608, !noundef !25
  %_6 = trunc i8 %1 to i1, !dbg !12296
  %_5 = xor i1 %_6, true, !dbg !12297
  br i1 %_5, label %bb3, label %bb8, !dbg !12297

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !12298
; call core::fmt::Formatter::write_str
  %_15 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10428, i64 8) #8, !dbg !12299
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_15) #8, !dbg !12299
  %3 = zext i1 %2 to i8, !dbg !12299
  store i8 %3, ptr %_14, align 1, !dbg !12299
  %4 = load i8, ptr %_14, align 1, !dbg !12299, !range !1608, !noundef !25
  %5 = trunc i8 %4 to i1, !dbg !12299
  %_17 = zext i1 %5 to i64, !dbg !12299
  %6 = icmp eq i64 %_17, 0, !dbg !12299
  br i1 %6, label %bb13, label %bb12, !dbg !12299

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !12300
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_8) #8, !dbg !12300
  %8 = zext i1 %7 to i8, !dbg !12300
  store i8 %8, ptr %_7, align 1, !dbg !12300
  %9 = load i8, ptr %_7, align 1, !dbg !12300, !range !1608, !noundef !25
  %10 = trunc i8 %9 to i1, !dbg !12300
  %_10 = zext i1 %10 to i64, !dbg !12300
  %11 = icmp eq i64 %_10, 0, !dbg !12300
  br i1 %11, label %bb8, label %bb7, !dbg !12300

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10236) #8, !dbg !12301
  %13 = zext i1 %12 to i8, !dbg !12301
  store i8 %13, ptr %0, align 1, !dbg !12301
  br label %bb221, !dbg !12301

bb6:                                              ; No predecessors!
  unreachable, !dbg !12300

bb221:                                            ; preds = %bb220, %bb219, %bb213, %bb209, %bb203, %bb194, %bb189, %bb181, %bb176, %bb168, %bb163, %bb155, %bb150, %bb142, %bb137, %bb129, %bb124, %bb116, %bb111, %bb103, %bb98, %bb90, %bb85, %bb77, %bb72, %bb64, %bb59, %bb51, %bb46, %bb38, %bb33, %bb25, %bb20, %bb12, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !12302, !range !1608, !noundef !25
  %15 = trunc i8 %14 to i1, !dbg !12302
  ret i1 %15, !dbg !12302

bb12:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10236) #8, !dbg !12303
  %17 = zext i1 %16 to i8, !dbg !12303
  store i8 %17, ptr %0, align 1, !dbg !12303
  br label %bb221, !dbg !12303

bb11:                                             ; No predecessors!
  unreachable, !dbg !12299

bb26:                                             ; preds = %bb21, %bb13
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::CONFORMING
  %_38 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10CONFORMING17h2c223b8c4d97e5f8E"(ptr align 8 %self) #8, !dbg !12295
  br i1 %_38, label %bb28, label %bb39, !dbg !12295

bb15:                                             ; preds = %bb13
  %18 = load i8, ptr %first, align 1, !dbg !12296, !range !1608, !noundef !25
  %_23 = trunc i8 %18 to i1, !dbg !12296
  %_22 = xor i1 %_23, true, !dbg !12297
  br i1 %_22, label %bb16, label %bb21, !dbg !12297

bb21:                                             ; preds = %bb16, %bb15
  store i8 0, ptr %first, align 1, !dbg !12298
; call core::fmt::Formatter::write_str
  %_32 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10420, i64 8) #8, !dbg !12299
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_32) #8, !dbg !12299
  %20 = zext i1 %19 to i8, !dbg !12299
  store i8 %20, ptr %_31, align 1, !dbg !12299
  %21 = load i8, ptr %_31, align 1, !dbg !12299, !range !1608, !noundef !25
  %22 = trunc i8 %21 to i1, !dbg !12299
  %_34 = zext i1 %22 to i64, !dbg !12299
  %23 = icmp eq i64 %_34, 0, !dbg !12299
  br i1 %23, label %bb26, label %bb25, !dbg !12299

bb16:                                             ; preds = %bb15
; call core::fmt::Formatter::write_str
  %_25 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !12300
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_25) #8, !dbg !12300
  %25 = zext i1 %24 to i8, !dbg !12300
  store i8 %25, ptr %_24, align 1, !dbg !12300
  %26 = load i8, ptr %_24, align 1, !dbg !12300, !range !1608, !noundef !25
  %27 = trunc i8 %26 to i1, !dbg !12300
  %_27 = zext i1 %27 to i64, !dbg !12300
  %28 = icmp eq i64 %_27, 0, !dbg !12300
  br i1 %28, label %bb21, label %bb20, !dbg !12300

bb20:                                             ; preds = %bb16
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10236) #8, !dbg !12304
  %30 = zext i1 %29 to i8, !dbg !12304
  store i8 %30, ptr %0, align 1, !dbg !12304
  br label %bb221, !dbg !12304

bb19:                                             ; No predecessors!
  unreachable, !dbg !12300

bb25:                                             ; preds = %bb21
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10236) #8, !dbg !12305
  %32 = zext i1 %31 to i8, !dbg !12305
  store i8 %32, ptr %0, align 1, !dbg !12305
  br label %bb221, !dbg !12305

bb24:                                             ; No predecessors!
  unreachable, !dbg !12299

bb39:                                             ; preds = %bb34, %bb26
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::EXECUTABLE
  %_55 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10EXECUTABLE17hb99f98a86d5d319eE"(ptr align 8 %self) #8, !dbg !12295
  br i1 %_55, label %bb41, label %bb52, !dbg !12295

bb28:                                             ; preds = %bb26
  %33 = load i8, ptr %first, align 1, !dbg !12296, !range !1608, !noundef !25
  %_40 = trunc i8 %33 to i1, !dbg !12296
  %_39 = xor i1 %_40, true, !dbg !12297
  br i1 %_39, label %bb29, label %bb34, !dbg !12297

bb34:                                             ; preds = %bb29, %bb28
  store i8 0, ptr %first, align 1, !dbg !12298
; call core::fmt::Formatter::write_str
  %_49 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10241, i64 10) #8, !dbg !12299
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_49) #8, !dbg !12299
  %35 = zext i1 %34 to i8, !dbg !12299
  store i8 %35, ptr %_48, align 1, !dbg !12299
  %36 = load i8, ptr %_48, align 1, !dbg !12299, !range !1608, !noundef !25
  %37 = trunc i8 %36 to i1, !dbg !12299
  %_51 = zext i1 %37 to i64, !dbg !12299
  %38 = icmp eq i64 %_51, 0, !dbg !12299
  br i1 %38, label %bb39, label %bb38, !dbg !12299

bb29:                                             ; preds = %bb28
; call core::fmt::Formatter::write_str
  %_42 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !12300
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_42) #8, !dbg !12300
  %40 = zext i1 %39 to i8, !dbg !12300
  store i8 %40, ptr %_41, align 1, !dbg !12300
  %41 = load i8, ptr %_41, align 1, !dbg !12300, !range !1608, !noundef !25
  %42 = trunc i8 %41 to i1, !dbg !12300
  %_44 = zext i1 %42 to i64, !dbg !12300
  %43 = icmp eq i64 %_44, 0, !dbg !12300
  br i1 %43, label %bb34, label %bb33, !dbg !12300

bb33:                                             ; preds = %bb29
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10236) #8, !dbg !12306
  %45 = zext i1 %44 to i8, !dbg !12306
  store i8 %45, ptr %0, align 1, !dbg !12306
  br label %bb221, !dbg !12306

bb32:                                             ; No predecessors!
  unreachable, !dbg !12300

bb38:                                             ; preds = %bb34
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10236) #8, !dbg !12307
  %47 = zext i1 %46 to i8, !dbg !12307
  store i8 %47, ptr %0, align 1, !dbg !12307
  br label %bb221, !dbg !12307

bb37:                                             ; No predecessors!
  unreachable, !dbg !12299

bb52:                                             ; preds = %bb47, %bb39
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::USER_SEGMENT
  %_72 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12USER_SEGMENT17h7e4ff3fff9fb5725E"(ptr align 8 %self) #8, !dbg !12295
  br i1 %_72, label %bb54, label %bb65, !dbg !12295

bb41:                                             ; preds = %bb39
  %48 = load i8, ptr %first, align 1, !dbg !12296, !range !1608, !noundef !25
  %_57 = trunc i8 %48 to i1, !dbg !12296
  %_56 = xor i1 %_57, true, !dbg !12297
  br i1 %_56, label %bb42, label %bb47, !dbg !12297

bb47:                                             ; preds = %bb42, %bb41
  store i8 0, ptr %first, align 1, !dbg !12298
; call core::fmt::Formatter::write_str
  %_66 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10243, i64 10) #8, !dbg !12299
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_66) #8, !dbg !12299
  %50 = zext i1 %49 to i8, !dbg !12299
  store i8 %50, ptr %_65, align 1, !dbg !12299
  %51 = load i8, ptr %_65, align 1, !dbg !12299, !range !1608, !noundef !25
  %52 = trunc i8 %51 to i1, !dbg !12299
  %_68 = zext i1 %52 to i64, !dbg !12299
  %53 = icmp eq i64 %_68, 0, !dbg !12299
  br i1 %53, label %bb52, label %bb51, !dbg !12299

bb42:                                             ; preds = %bb41
; call core::fmt::Formatter::write_str
  %_59 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !12300
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_59) #8, !dbg !12300
  %55 = zext i1 %54 to i8, !dbg !12300
  store i8 %55, ptr %_58, align 1, !dbg !12300
  %56 = load i8, ptr %_58, align 1, !dbg !12300, !range !1608, !noundef !25
  %57 = trunc i8 %56 to i1, !dbg !12300
  %_61 = zext i1 %57 to i64, !dbg !12300
  %58 = icmp eq i64 %_61, 0, !dbg !12300
  br i1 %58, label %bb47, label %bb46, !dbg !12300

bb46:                                             ; preds = %bb42
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10236) #8, !dbg !12308
  %60 = zext i1 %59 to i8, !dbg !12308
  store i8 %60, ptr %0, align 1, !dbg !12308
  br label %bb221, !dbg !12308

bb45:                                             ; No predecessors!
  unreachable, !dbg !12300

bb51:                                             ; preds = %bb47
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10236) #8, !dbg !12309
  %62 = zext i1 %61 to i8, !dbg !12309
  store i8 %62, ptr %0, align 1, !dbg !12309
  br label %bb221, !dbg !12309

bb50:                                             ; No predecessors!
  unreachable, !dbg !12299

bb65:                                             ; preds = %bb60, %bb52
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::DPL_RING_3
  %_89 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10DPL_RING_317hf1df56d0849fafc2E"(ptr align 8 %self) #8, !dbg !12295
  br i1 %_89, label %bb67, label %bb78, !dbg !12295

bb54:                                             ; preds = %bb52
  %63 = load i8, ptr %first, align 1, !dbg !12296, !range !1608, !noundef !25
  %_74 = trunc i8 %63 to i1, !dbg !12296
  %_73 = xor i1 %_74, true, !dbg !12297
  br i1 %_73, label %bb55, label %bb60, !dbg !12297

bb60:                                             ; preds = %bb55, %bb54
  store i8 0, ptr %first, align 1, !dbg !12298
; call core::fmt::Formatter::write_str
  %_83 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10245, i64 12) #8, !dbg !12299
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_83) #8, !dbg !12299
  %65 = zext i1 %64 to i8, !dbg !12299
  store i8 %65, ptr %_82, align 1, !dbg !12299
  %66 = load i8, ptr %_82, align 1, !dbg !12299, !range !1608, !noundef !25
  %67 = trunc i8 %66 to i1, !dbg !12299
  %_85 = zext i1 %67 to i64, !dbg !12299
  %68 = icmp eq i64 %_85, 0, !dbg !12299
  br i1 %68, label %bb65, label %bb64, !dbg !12299

bb55:                                             ; preds = %bb54
; call core::fmt::Formatter::write_str
  %_76 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !12300
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_76) #8, !dbg !12300
  %70 = zext i1 %69 to i8, !dbg !12300
  store i8 %70, ptr %_75, align 1, !dbg !12300
  %71 = load i8, ptr %_75, align 1, !dbg !12300, !range !1608, !noundef !25
  %72 = trunc i8 %71 to i1, !dbg !12300
  %_78 = zext i1 %72 to i64, !dbg !12300
  %73 = icmp eq i64 %_78, 0, !dbg !12300
  br i1 %73, label %bb60, label %bb59, !dbg !12300

bb59:                                             ; preds = %bb55
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10236) #8, !dbg !12310
  %75 = zext i1 %74 to i8, !dbg !12310
  store i8 %75, ptr %0, align 1, !dbg !12310
  br label %bb221, !dbg !12310

bb58:                                             ; No predecessors!
  unreachable, !dbg !12300

bb64:                                             ; preds = %bb60
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10236) #8, !dbg !12311
  %77 = zext i1 %76 to i8, !dbg !12311
  store i8 %77, ptr %0, align 1, !dbg !12311
  br label %bb221, !dbg !12311

bb63:                                             ; No predecessors!
  unreachable, !dbg !12299

bb78:                                             ; preds = %bb73, %bb65
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::PRESENT
  %_106 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7PRESENT17h7f7e30df2888f8f8E"(ptr align 8 %self) #8, !dbg !12295
  br i1 %_106, label %bb80, label %bb91, !dbg !12295

bb67:                                             ; preds = %bb65
  %78 = load i8, ptr %first, align 1, !dbg !12296, !range !1608, !noundef !25
  %_91 = trunc i8 %78 to i1, !dbg !12296
  %_90 = xor i1 %_91, true, !dbg !12297
  br i1 %_90, label %bb68, label %bb73, !dbg !12297

bb73:                                             ; preds = %bb68, %bb67
  store i8 0, ptr %first, align 1, !dbg !12298
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10247, i64 10) #8, !dbg !12299
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_100) #8, !dbg !12299
  %80 = zext i1 %79 to i8, !dbg !12299
  store i8 %80, ptr %_99, align 1, !dbg !12299
  %81 = load i8, ptr %_99, align 1, !dbg !12299, !range !1608, !noundef !25
  %82 = trunc i8 %81 to i1, !dbg !12299
  %_102 = zext i1 %82 to i64, !dbg !12299
  %83 = icmp eq i64 %_102, 0, !dbg !12299
  br i1 %83, label %bb78, label %bb77, !dbg !12299

bb68:                                             ; preds = %bb67
; call core::fmt::Formatter::write_str
  %_93 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !12300
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_93) #8, !dbg !12300
  %85 = zext i1 %84 to i8, !dbg !12300
  store i8 %85, ptr %_92, align 1, !dbg !12300
  %86 = load i8, ptr %_92, align 1, !dbg !12300, !range !1608, !noundef !25
  %87 = trunc i8 %86 to i1, !dbg !12300
  %_95 = zext i1 %87 to i64, !dbg !12300
  %88 = icmp eq i64 %_95, 0, !dbg !12300
  br i1 %88, label %bb73, label %bb72, !dbg !12300

bb72:                                             ; preds = %bb68
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10236) #8, !dbg !12312
  %90 = zext i1 %89 to i8, !dbg !12312
  store i8 %90, ptr %0, align 1, !dbg !12312
  br label %bb221, !dbg !12312

bb71:                                             ; No predecessors!
  unreachable, !dbg !12300

bb77:                                             ; preds = %bb73
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10236) #8, !dbg !12313
  %92 = zext i1 %91 to i8, !dbg !12313
  store i8 %92, ptr %0, align 1, !dbg !12313
  br label %bb221, !dbg !12313

bb76:                                             ; No predecessors!
  unreachable, !dbg !12299

bb91:                                             ; preds = %bb86, %bb78
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::AVAILABLE
  %_123 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9AVAILABLE17haa137c1e0a78ee31E"(ptr align 8 %self) #8, !dbg !12295
  br i1 %_123, label %bb93, label %bb104, !dbg !12295

bb80:                                             ; preds = %bb78
  %93 = load i8, ptr %first, align 1, !dbg !12296, !range !1608, !noundef !25
  %_108 = trunc i8 %93 to i1, !dbg !12296
  %_107 = xor i1 %_108, true, !dbg !12297
  br i1 %_107, label %bb81, label %bb86, !dbg !12297

bb86:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !12298
; call core::fmt::Formatter::write_str
  %_117 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10418, i64 7) #8, !dbg !12299
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_117) #8, !dbg !12299
  %95 = zext i1 %94 to i8, !dbg !12299
  store i8 %95, ptr %_116, align 1, !dbg !12299
  %96 = load i8, ptr %_116, align 1, !dbg !12299, !range !1608, !noundef !25
  %97 = trunc i8 %96 to i1, !dbg !12299
  %_119 = zext i1 %97 to i64, !dbg !12299
  %98 = icmp eq i64 %_119, 0, !dbg !12299
  br i1 %98, label %bb91, label %bb90, !dbg !12299

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_110 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !12300
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_110) #8, !dbg !12300
  %100 = zext i1 %99 to i8, !dbg !12300
  store i8 %100, ptr %_109, align 1, !dbg !12300
  %101 = load i8, ptr %_109, align 1, !dbg !12300, !range !1608, !noundef !25
  %102 = trunc i8 %101 to i1, !dbg !12300
  %_112 = zext i1 %102 to i64, !dbg !12300
  %103 = icmp eq i64 %_112, 0, !dbg !12300
  br i1 %103, label %bb86, label %bb85, !dbg !12300

bb85:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10236) #8, !dbg !12314
  %105 = zext i1 %104 to i8, !dbg !12314
  store i8 %105, ptr %0, align 1, !dbg !12314
  br label %bb221, !dbg !12314

bb84:                                             ; No predecessors!
  unreachable, !dbg !12300

bb90:                                             ; preds = %bb86
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10236) #8, !dbg !12315
  %107 = zext i1 %106 to i8, !dbg !12315
  store i8 %107, ptr %0, align 1, !dbg !12315
  br label %bb221, !dbg !12315

bb89:                                             ; No predecessors!
  unreachable, !dbg !12299

bb104:                                            ; preds = %bb99, %bb91
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE
  %_140 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9LONG_MODE17h35d9cbeb601d0d67E"(ptr align 8 %self) #8, !dbg !12295
  br i1 %_140, label %bb106, label %bb117, !dbg !12295

bb93:                                             ; preds = %bb91
  %108 = load i8, ptr %first, align 1, !dbg !12296, !range !1608, !noundef !25
  %_125 = trunc i8 %108 to i1, !dbg !12296
  %_124 = xor i1 %_125, true, !dbg !12297
  br i1 %_124, label %bb94, label %bb99, !dbg !12297

bb99:                                             ; preds = %bb94, %bb93
  store i8 0, ptr %first, align 1, !dbg !12298
; call core::fmt::Formatter::write_str
  %_134 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10251, i64 9) #8, !dbg !12299
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_134) #8, !dbg !12299
  %110 = zext i1 %109 to i8, !dbg !12299
  store i8 %110, ptr %_133, align 1, !dbg !12299
  %111 = load i8, ptr %_133, align 1, !dbg !12299, !range !1608, !noundef !25
  %112 = trunc i8 %111 to i1, !dbg !12299
  %_136 = zext i1 %112 to i64, !dbg !12299
  %113 = icmp eq i64 %_136, 0, !dbg !12299
  br i1 %113, label %bb104, label %bb103, !dbg !12299

bb94:                                             ; preds = %bb93
; call core::fmt::Formatter::write_str
  %_127 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !12300
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_127) #8, !dbg !12300
  %115 = zext i1 %114 to i8, !dbg !12300
  store i8 %115, ptr %_126, align 1, !dbg !12300
  %116 = load i8, ptr %_126, align 1, !dbg !12300, !range !1608, !noundef !25
  %117 = trunc i8 %116 to i1, !dbg !12300
  %_129 = zext i1 %117 to i64, !dbg !12300
  %118 = icmp eq i64 %_129, 0, !dbg !12300
  br i1 %118, label %bb99, label %bb98, !dbg !12300

bb98:                                             ; preds = %bb94
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10236) #8, !dbg !12316
  %120 = zext i1 %119 to i8, !dbg !12316
  store i8 %120, ptr %0, align 1, !dbg !12316
  br label %bb221, !dbg !12316

bb97:                                             ; No predecessors!
  unreachable, !dbg !12300

bb103:                                            ; preds = %bb99
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10236) #8, !dbg !12317
  %122 = zext i1 %121 to i8, !dbg !12317
  store i8 %122, ptr %0, align 1, !dbg !12317
  br label %bb221, !dbg !12317

bb102:                                            ; No predecessors!
  unreachable, !dbg !12299

bb117:                                            ; preds = %bb112, %bb104
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::DEFAULT_SIZE
  %_157 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12DEFAULT_SIZE17hb023234ebc57c82cE"(ptr align 8 %self) #8, !dbg !12295
  br i1 %_157, label %bb119, label %bb130, !dbg !12295

bb106:                                            ; preds = %bb104
  %123 = load i8, ptr %first, align 1, !dbg !12296, !range !1608, !noundef !25
  %_142 = trunc i8 %123 to i1, !dbg !12296
  %_141 = xor i1 %_142, true, !dbg !12297
  br i1 %_141, label %bb107, label %bb112, !dbg !12297

bb112:                                            ; preds = %bb107, %bb106
  store i8 0, ptr %first, align 1, !dbg !12298
; call core::fmt::Formatter::write_str
  %_151 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10253, i64 9) #8, !dbg !12299
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %124 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_151) #8, !dbg !12299
  %125 = zext i1 %124 to i8, !dbg !12299
  store i8 %125, ptr %_150, align 1, !dbg !12299
  %126 = load i8, ptr %_150, align 1, !dbg !12299, !range !1608, !noundef !25
  %127 = trunc i8 %126 to i1, !dbg !12299
  %_153 = zext i1 %127 to i64, !dbg !12299
  %128 = icmp eq i64 %_153, 0, !dbg !12299
  br i1 %128, label %bb117, label %bb116, !dbg !12299

bb107:                                            ; preds = %bb106
; call core::fmt::Formatter::write_str
  %_144 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !12300
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_144) #8, !dbg !12300
  %130 = zext i1 %129 to i8, !dbg !12300
  store i8 %130, ptr %_143, align 1, !dbg !12300
  %131 = load i8, ptr %_143, align 1, !dbg !12300, !range !1608, !noundef !25
  %132 = trunc i8 %131 to i1, !dbg !12300
  %_146 = zext i1 %132 to i64, !dbg !12300
  %133 = icmp eq i64 %_146, 0, !dbg !12300
  br i1 %133, label %bb112, label %bb111, !dbg !12300

bb111:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %134 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10236) #8, !dbg !12318
  %135 = zext i1 %134 to i8, !dbg !12318
  store i8 %135, ptr %0, align 1, !dbg !12318
  br label %bb221, !dbg !12318

bb110:                                            ; No predecessors!
  unreachable, !dbg !12300

bb116:                                            ; preds = %bb112
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %136 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10236) #8, !dbg !12319
  %137 = zext i1 %136 to i8, !dbg !12319
  store i8 %137, ptr %0, align 1, !dbg !12319
  br label %bb221, !dbg !12319

bb115:                                            ; No predecessors!
  unreachable, !dbg !12299

bb130:                                            ; preds = %bb125, %bb117
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::GRANULARITY
  %_174 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11GRANULARITY17h76204b955263eb42E"(ptr align 8 %self) #8, !dbg !12295
  br i1 %_174, label %bb132, label %bb143, !dbg !12295

bb119:                                            ; preds = %bb117
  %138 = load i8, ptr %first, align 1, !dbg !12296, !range !1608, !noundef !25
  %_159 = trunc i8 %138 to i1, !dbg !12296
  %_158 = xor i1 %_159, true, !dbg !12297
  br i1 %_158, label %bb120, label %bb125, !dbg !12297

bb125:                                            ; preds = %bb120, %bb119
  store i8 0, ptr %first, align 1, !dbg !12298
; call core::fmt::Formatter::write_str
  %_168 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10255, i64 12) #8, !dbg !12299
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %139 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_168) #8, !dbg !12299
  %140 = zext i1 %139 to i8, !dbg !12299
  store i8 %140, ptr %_167, align 1, !dbg !12299
  %141 = load i8, ptr %_167, align 1, !dbg !12299, !range !1608, !noundef !25
  %142 = trunc i8 %141 to i1, !dbg !12299
  %_170 = zext i1 %142 to i64, !dbg !12299
  %143 = icmp eq i64 %_170, 0, !dbg !12299
  br i1 %143, label %bb130, label %bb129, !dbg !12299

bb120:                                            ; preds = %bb119
; call core::fmt::Formatter::write_str
  %_161 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !12300
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_161) #8, !dbg !12300
  %145 = zext i1 %144 to i8, !dbg !12300
  store i8 %145, ptr %_160, align 1, !dbg !12300
  %146 = load i8, ptr %_160, align 1, !dbg !12300, !range !1608, !noundef !25
  %147 = trunc i8 %146 to i1, !dbg !12300
  %_163 = zext i1 %147 to i64, !dbg !12300
  %148 = icmp eq i64 %_163, 0, !dbg !12300
  br i1 %148, label %bb125, label %bb124, !dbg !12300

bb124:                                            ; preds = %bb120
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %149 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10236) #8, !dbg !12320
  %150 = zext i1 %149 to i8, !dbg !12320
  store i8 %150, ptr %0, align 1, !dbg !12320
  br label %bb221, !dbg !12320

bb123:                                            ; No predecessors!
  unreachable, !dbg !12300

bb129:                                            ; preds = %bb125
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %151 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10236) #8, !dbg !12321
  %152 = zext i1 %151 to i8, !dbg !12321
  store i8 %152, ptr %0, align 1, !dbg !12321
  br label %bb221, !dbg !12321

bb128:                                            ; No predecessors!
  unreachable, !dbg !12299

bb143:                                            ; preds = %bb138, %bb130
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::LIMIT_0_15
  %_191 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10LIMIT_0_1517h319b4994f6db53f2E"(ptr align 8 %self) #8, !dbg !12295
  br i1 %_191, label %bb145, label %bb156, !dbg !12295

bb132:                                            ; preds = %bb130
  %153 = load i8, ptr %first, align 1, !dbg !12296, !range !1608, !noundef !25
  %_176 = trunc i8 %153 to i1, !dbg !12296
  %_175 = xor i1 %_176, true, !dbg !12297
  br i1 %_175, label %bb133, label %bb138, !dbg !12297

bb138:                                            ; preds = %bb133, %bb132
  store i8 0, ptr %first, align 1, !dbg !12298
; call core::fmt::Formatter::write_str
  %_185 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10257, i64 11) #8, !dbg !12299
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %154 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_185) #8, !dbg !12299
  %155 = zext i1 %154 to i8, !dbg !12299
  store i8 %155, ptr %_184, align 1, !dbg !12299
  %156 = load i8, ptr %_184, align 1, !dbg !12299, !range !1608, !noundef !25
  %157 = trunc i8 %156 to i1, !dbg !12299
  %_187 = zext i1 %157 to i64, !dbg !12299
  %158 = icmp eq i64 %_187, 0, !dbg !12299
  br i1 %158, label %bb143, label %bb142, !dbg !12299

bb133:                                            ; preds = %bb132
; call core::fmt::Formatter::write_str
  %_178 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !12300
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %159 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_178) #8, !dbg !12300
  %160 = zext i1 %159 to i8, !dbg !12300
  store i8 %160, ptr %_177, align 1, !dbg !12300
  %161 = load i8, ptr %_177, align 1, !dbg !12300, !range !1608, !noundef !25
  %162 = trunc i8 %161 to i1, !dbg !12300
  %_180 = zext i1 %162 to i64, !dbg !12300
  %163 = icmp eq i64 %_180, 0, !dbg !12300
  br i1 %163, label %bb138, label %bb137, !dbg !12300

bb137:                                            ; preds = %bb133
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %164 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10236) #8, !dbg !12322
  %165 = zext i1 %164 to i8, !dbg !12322
  store i8 %165, ptr %0, align 1, !dbg !12322
  br label %bb221, !dbg !12322

bb136:                                            ; No predecessors!
  unreachable, !dbg !12300

bb142:                                            ; preds = %bb138
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %166 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10236) #8, !dbg !12323
  %167 = zext i1 %166 to i8, !dbg !12323
  store i8 %167, ptr %0, align 1, !dbg !12323
  br label %bb221, !dbg !12323

bb141:                                            ; No predecessors!
  unreachable, !dbg !12299

bb156:                                            ; preds = %bb151, %bb143
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::LIMIT_16_19
  %_208 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11LIMIT_16_1917hc1e8e014e1077867E"(ptr align 8 %self) #8, !dbg !12295
  br i1 %_208, label %bb158, label %bb169, !dbg !12295

bb145:                                            ; preds = %bb143
  %168 = load i8, ptr %first, align 1, !dbg !12296, !range !1608, !noundef !25
  %_193 = trunc i8 %168 to i1, !dbg !12296
  %_192 = xor i1 %_193, true, !dbg !12297
  br i1 %_192, label %bb146, label %bb151, !dbg !12297

bb151:                                            ; preds = %bb146, %bb145
  store i8 0, ptr %first, align 1, !dbg !12298
; call core::fmt::Formatter::write_str
  %_202 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10259, i64 10) #8, !dbg !12299
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %169 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_202) #8, !dbg !12299
  %170 = zext i1 %169 to i8, !dbg !12299
  store i8 %170, ptr %_201, align 1, !dbg !12299
  %171 = load i8, ptr %_201, align 1, !dbg !12299, !range !1608, !noundef !25
  %172 = trunc i8 %171 to i1, !dbg !12299
  %_204 = zext i1 %172 to i64, !dbg !12299
  %173 = icmp eq i64 %_204, 0, !dbg !12299
  br i1 %173, label %bb156, label %bb155, !dbg !12299

bb146:                                            ; preds = %bb145
; call core::fmt::Formatter::write_str
  %_195 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !12300
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %174 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_195) #8, !dbg !12300
  %175 = zext i1 %174 to i8, !dbg !12300
  store i8 %175, ptr %_194, align 1, !dbg !12300
  %176 = load i8, ptr %_194, align 1, !dbg !12300, !range !1608, !noundef !25
  %177 = trunc i8 %176 to i1, !dbg !12300
  %_197 = zext i1 %177 to i64, !dbg !12300
  %178 = icmp eq i64 %_197, 0, !dbg !12300
  br i1 %178, label %bb151, label %bb150, !dbg !12300

bb150:                                            ; preds = %bb146
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %179 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10236) #8, !dbg !12324
  %180 = zext i1 %179 to i8, !dbg !12324
  store i8 %180, ptr %0, align 1, !dbg !12324
  br label %bb221, !dbg !12324

bb149:                                            ; No predecessors!
  unreachable, !dbg !12300

bb155:                                            ; preds = %bb151
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %181 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10236) #8, !dbg !12325
  %182 = zext i1 %181 to i8, !dbg !12325
  store i8 %182, ptr %0, align 1, !dbg !12325
  br label %bb221, !dbg !12325

bb154:                                            ; No predecessors!
  unreachable, !dbg !12299

bb169:                                            ; preds = %bb164, %bb156
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::BASE_0_23
  %_225 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9BASE_0_2317hce47adadf0b28b9cE"(ptr align 8 %self) #8, !dbg !12295
  br i1 %_225, label %bb171, label %bb182, !dbg !12295

bb158:                                            ; preds = %bb156
  %183 = load i8, ptr %first, align 1, !dbg !12296, !range !1608, !noundef !25
  %_210 = trunc i8 %183 to i1, !dbg !12296
  %_209 = xor i1 %_210, true, !dbg !12297
  br i1 %_209, label %bb159, label %bb164, !dbg !12297

bb164:                                            ; preds = %bb159, %bb158
  store i8 0, ptr %first, align 1, !dbg !12298
; call core::fmt::Formatter::write_str
  %_219 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10261, i64 11) #8, !dbg !12299
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %184 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_219) #8, !dbg !12299
  %185 = zext i1 %184 to i8, !dbg !12299
  store i8 %185, ptr %_218, align 1, !dbg !12299
  %186 = load i8, ptr %_218, align 1, !dbg !12299, !range !1608, !noundef !25
  %187 = trunc i8 %186 to i1, !dbg !12299
  %_221 = zext i1 %187 to i64, !dbg !12299
  %188 = icmp eq i64 %_221, 0, !dbg !12299
  br i1 %188, label %bb169, label %bb168, !dbg !12299

bb159:                                            ; preds = %bb158
; call core::fmt::Formatter::write_str
  %_212 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !12300
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %189 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_212) #8, !dbg !12300
  %190 = zext i1 %189 to i8, !dbg !12300
  store i8 %190, ptr %_211, align 1, !dbg !12300
  %191 = load i8, ptr %_211, align 1, !dbg !12300, !range !1608, !noundef !25
  %192 = trunc i8 %191 to i1, !dbg !12300
  %_214 = zext i1 %192 to i64, !dbg !12300
  %193 = icmp eq i64 %_214, 0, !dbg !12300
  br i1 %193, label %bb164, label %bb163, !dbg !12300

bb163:                                            ; preds = %bb159
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %194 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10236) #8, !dbg !12326
  %195 = zext i1 %194 to i8, !dbg !12326
  store i8 %195, ptr %0, align 1, !dbg !12326
  br label %bb221, !dbg !12326

bb162:                                            ; No predecessors!
  unreachable, !dbg !12300

bb168:                                            ; preds = %bb164
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %196 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10236) #8, !dbg !12327
  %197 = zext i1 %196 to i8, !dbg !12327
  store i8 %197, ptr %0, align 1, !dbg !12327
  br label %bb221, !dbg !12327

bb167:                                            ; No predecessors!
  unreachable, !dbg !12299

bb182:                                            ; preds = %bb177, %bb169
; call <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::BASE_24_31
  %_242 = call zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10BASE_24_3117h33b721fe6fe94aa1E"(ptr align 8 %self) #8, !dbg !12295
  br i1 %_242, label %bb184, label %bb195, !dbg !12295

bb171:                                            ; preds = %bb169
  %198 = load i8, ptr %first, align 1, !dbg !12296, !range !1608, !noundef !25
  %_227 = trunc i8 %198 to i1, !dbg !12296
  %_226 = xor i1 %_227, true, !dbg !12297
  br i1 %_226, label %bb172, label %bb177, !dbg !12297

bb177:                                            ; preds = %bb172, %bb171
  store i8 0, ptr %first, align 1, !dbg !12298
; call core::fmt::Formatter::write_str
  %_236 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10263, i64 9) #8, !dbg !12299
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %199 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_236) #8, !dbg !12299
  %200 = zext i1 %199 to i8, !dbg !12299
  store i8 %200, ptr %_235, align 1, !dbg !12299
  %201 = load i8, ptr %_235, align 1, !dbg !12299, !range !1608, !noundef !25
  %202 = trunc i8 %201 to i1, !dbg !12299
  %_238 = zext i1 %202 to i64, !dbg !12299
  %203 = icmp eq i64 %_238, 0, !dbg !12299
  br i1 %203, label %bb182, label %bb181, !dbg !12299

bb172:                                            ; preds = %bb171
; call core::fmt::Formatter::write_str
  %_229 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !12300
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %204 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_229) #8, !dbg !12300
  %205 = zext i1 %204 to i8, !dbg !12300
  store i8 %205, ptr %_228, align 1, !dbg !12300
  %206 = load i8, ptr %_228, align 1, !dbg !12300, !range !1608, !noundef !25
  %207 = trunc i8 %206 to i1, !dbg !12300
  %_231 = zext i1 %207 to i64, !dbg !12300
  %208 = icmp eq i64 %_231, 0, !dbg !12300
  br i1 %208, label %bb177, label %bb176, !dbg !12300

bb176:                                            ; preds = %bb172
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %209 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10236) #8, !dbg !12328
  %210 = zext i1 %209 to i8, !dbg !12328
  store i8 %210, ptr %0, align 1, !dbg !12328
  br label %bb221, !dbg !12328

bb175:                                            ; No predecessors!
  unreachable, !dbg !12300

bb181:                                            ; preds = %bb177
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %211 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10236) #8, !dbg !12329
  %212 = zext i1 %211 to i8, !dbg !12329
  store i8 %212, ptr %0, align 1, !dbg !12329
  br label %bb221, !dbg !12329

bb180:                                            ; No predecessors!
  unreachable, !dbg !12299

bb195:                                            ; preds = %bb190, %bb182
  %_260 = load i64, ptr %self, align 8, !dbg !12330, !noundef !25
; call x86_64::structures::gdt::DescriptorFlags::all
  %213 = call i64 @_ZN6x86_6410structures3gdt15DescriptorFlags3all17h5bbe114361b03692E() #8, !dbg !12331
  store i64 %213, ptr %_264, align 8, !dbg !12331
; call x86_64::structures::gdt::DescriptorFlags::bits
  %_262 = call i64 @_ZN6x86_6410structures3gdt15DescriptorFlags4bits17h0e6907e4106874c0E(ptr align 8 %_264) #8, !dbg !12331
  %_261 = xor i64 %_262, -1, !dbg !12332
  %214 = and i64 %_260, %_261, !dbg !12330
  store i64 %214, ptr %extra_bits, align 8, !dbg !12330
  %215 = load i64, ptr %extra_bits, align 8, !dbg !12333, !noundef !25
  %216 = icmp eq i64 %215, 0, !dbg !12333
  br i1 %216, label %bb214, label %bb198, !dbg !12333

bb184:                                            ; preds = %bb182
  %217 = load i8, ptr %first, align 1, !dbg !12296, !range !1608, !noundef !25
  %_244 = trunc i8 %217 to i1, !dbg !12296
  %_243 = xor i1 %_244, true, !dbg !12297
  br i1 %_243, label %bb185, label %bb190, !dbg !12297

bb190:                                            ; preds = %bb185, %bb184
  store i8 0, ptr %first, align 1, !dbg !12298
; call core::fmt::Formatter::write_str
  %_253 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10265, i64 10) #8, !dbg !12299
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %218 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_253) #8, !dbg !12299
  %219 = zext i1 %218 to i8, !dbg !12299
  store i8 %219, ptr %_252, align 1, !dbg !12299
  %220 = load i8, ptr %_252, align 1, !dbg !12299, !range !1608, !noundef !25
  %221 = trunc i8 %220 to i1, !dbg !12299
  %_255 = zext i1 %221 to i64, !dbg !12299
  %222 = icmp eq i64 %_255, 0, !dbg !12299
  br i1 %222, label %bb195, label %bb194, !dbg !12299

bb185:                                            ; preds = %bb184
; call core::fmt::Formatter::write_str
  %_246 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !12300
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %223 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_246) #8, !dbg !12300
  %224 = zext i1 %223 to i8, !dbg !12300
  store i8 %224, ptr %_245, align 1, !dbg !12300
  %225 = load i8, ptr %_245, align 1, !dbg !12300, !range !1608, !noundef !25
  %226 = trunc i8 %225 to i1, !dbg !12300
  %_248 = zext i1 %226 to i64, !dbg !12300
  %227 = icmp eq i64 %_248, 0, !dbg !12300
  br i1 %227, label %bb190, label %bb189, !dbg !12300

bb189:                                            ; preds = %bb185
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %228 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10236) #8, !dbg !12334
  %229 = zext i1 %228 to i8, !dbg !12334
  store i8 %229, ptr %0, align 1, !dbg !12334
  br label %bb221, !dbg !12334

bb188:                                            ; No predecessors!
  unreachable, !dbg !12300

bb194:                                            ; preds = %bb190
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %230 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10236) #8, !dbg !12335
  %231 = zext i1 %230 to i8, !dbg !12335
  store i8 %231, ptr %0, align 1, !dbg !12335
  br label %bb221, !dbg !12335

bb193:                                            ; No predecessors!
  unreachable, !dbg !12299

bb214:                                            ; preds = %bb207, %bb195
  %232 = load i8, ptr %first, align 1, !dbg !12336, !range !1608, !noundef !25
  %_288 = trunc i8 %232 to i1, !dbg !12336
  br i1 %_288, label %bb215, label %bb220, !dbg !12336

bb198:                                            ; preds = %bb195
  %233 = load i8, ptr %first, align 1, !dbg !12337, !range !1608, !noundef !25
  %_266 = trunc i8 %233 to i1, !dbg !12337
  %_265 = xor i1 %_266, true, !dbg !12338
  br i1 %_265, label %bb199, label %bb204, !dbg !12338

bb204:                                            ; preds = %bb199, %bb198
  store i8 0, ptr %first, align 1, !dbg !12339
; call core::fmt::Formatter::write_str
  %_275 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10466, i64 2) #8, !dbg !12340
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %234 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_275) #8, !dbg !12340
  %235 = zext i1 %234 to i8, !dbg !12340
  store i8 %235, ptr %_274, align 1, !dbg !12340
  %236 = load i8, ptr %_274, align 1, !dbg !12340, !range !1608, !noundef !25
  %237 = trunc i8 %236 to i1, !dbg !12340
  %_277 = zext i1 %237 to i64, !dbg !12340
  %238 = icmp eq i64 %_277, 0, !dbg !12340
  br i1 %238, label %bb207, label %bb209, !dbg !12340

bb199:                                            ; preds = %bb198
; call core::fmt::Formatter::write_str
  %_268 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !12341
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %239 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_268) #8, !dbg !12341
  %240 = zext i1 %239 to i8, !dbg !12341
  store i8 %240, ptr %_267, align 1, !dbg !12341
  %241 = load i8, ptr %_267, align 1, !dbg !12341, !range !1608, !noundef !25
  %242 = trunc i8 %241 to i1, !dbg !12341
  %_270 = zext i1 %242 to i64, !dbg !12341
  %243 = icmp eq i64 %_270, 0, !dbg !12341
  br i1 %243, label %bb204, label %bb203, !dbg !12341

bb203:                                            ; preds = %bb199
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %244 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10236) #8, !dbg !12342
  %245 = zext i1 %244 to i8, !dbg !12342
  store i8 %245, ptr %0, align 1, !dbg !12342
  br label %bb221, !dbg !12342

bb202:                                            ; No predecessors!
  unreachable, !dbg !12341

bb207:                                            ; preds = %bb204
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_282 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h5485057207139f05E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !12343
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %246 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_282) #8, !dbg !12343
  %247 = zext i1 %246 to i8, !dbg !12343
  store i8 %247, ptr %_281, align 1, !dbg !12343
  %248 = load i8, ptr %_281, align 1, !dbg !12343, !range !1608, !noundef !25
  %249 = trunc i8 %248 to i1, !dbg !12343
  %_284 = zext i1 %249 to i64, !dbg !12343
  %250 = icmp eq i64 %_284, 0, !dbg !12343
  br i1 %250, label %bb214, label %bb213, !dbg !12343

bb209:                                            ; preds = %bb204
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %251 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10236) #8, !dbg !12344
  %252 = zext i1 %251 to i8, !dbg !12344
  store i8 %252, ptr %0, align 1, !dbg !12344
  br label %bb221, !dbg !12344

bb208:                                            ; No predecessors!
  unreachable, !dbg !12340

bb213:                                            ; preds = %bb207
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %253 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10236) #8, !dbg !12345
  %254 = zext i1 %253 to i8, !dbg !12345
  store i8 %254, ptr %0, align 1, !dbg !12345
  br label %bb221, !dbg !12345

bb212:                                            ; No predecessors!
  unreachable, !dbg !12343

bb220:                                            ; preds = %bb215, %bb214
  store i8 0, ptr %0, align 1, !dbg !12346
  br label %bb221, !dbg !12302

bb215:                                            ; preds = %bb214
; call core::fmt::Formatter::write_str
  %_290 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10467, i64 7) #8, !dbg !12347
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %255 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_290) #8, !dbg !12347
  %256 = zext i1 %255 to i8, !dbg !12347
  store i8 %256, ptr %_289, align 1, !dbg !12347
  %257 = load i8, ptr %_289, align 1, !dbg !12347, !range !1608, !noundef !25
  %258 = trunc i8 %257 to i1, !dbg !12347
  %_292 = zext i1 %258 to i64, !dbg !12347
  %259 = icmp eq i64 %_292, 0, !dbg !12347
  br i1 %259, label %bb220, label %bb219, !dbg !12347

bb219:                                            ; preds = %bb215
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %260 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10236) #8, !dbg !12348
  %261 = zext i1 %260 to i8, !dbg !12348
  store i8 %261, ptr %0, align 1, !dbg !12348
  br label %bb221, !dbg !12348

bb218:                                            ; No predecessors!
  unreachable, !dbg !12347
}

; <x86_64::structures::gdt::DescriptorFlags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN78_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17h65ed07598761c952E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12349 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12352, metadata !DIExpression()), !dbg !12354
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12353, metadata !DIExpression()), !dbg !12355
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17h1cdf9c3f5e3c04feE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12356
  ret i1 %0, !dbg !12357
}

; <x86_64::structures::gdt::DescriptorFlags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN77_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17hc4e6dad8fb06581dE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12358 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12361, metadata !DIExpression()), !dbg !12363
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12362, metadata !DIExpression()), !dbg !12364
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hfab9ad2c8c6777b5E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12365
  ret i1 %0, !dbg !12366
}

; <x86_64::structures::gdt::DescriptorFlags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h87740aa6c93c0e04E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12367 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12370, metadata !DIExpression()), !dbg !12372
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12371, metadata !DIExpression()), !dbg !12373
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h5485057207139f05E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12374
  ret i1 %0, !dbg !12375
}

; <x86_64::structures::gdt::DescriptorFlags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h4e59564261049c5cE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12376 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12379, metadata !DIExpression()), !dbg !12381
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12380, metadata !DIExpression()), !dbg !12382
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h9ce4179746265d03E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12383
  ret i1 %0, !dbg !12384
}

; x86_64::structures::gdt::DescriptorFlags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures3gdt15DescriptorFlags3all17h5bbe114361b03692E() unnamed_addr #0 !dbg !12385 {
start:
  ret i64 -1, !dbg !12388
}

; x86_64::structures::gdt::DescriptorFlags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures3gdt15DescriptorFlags4bits17h0e6907e4106874c0E(ptr align 8 %self) unnamed_addr #0 !dbg !12389 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12393, metadata !DIExpression()), !dbg !12394
  %0 = load i64, ptr %self, align 8, !dbg !12395, !noundef !25
  ret i64 %0, !dbg !12396
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::ACCESSED
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8ACCESSED17hcb4345009a7f6c16E"(ptr align 8 %self) unnamed_addr #0 !dbg !12397 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12403, metadata !DIExpression()), !dbg !12405
  br i1 false, label %bb1, label %bb2, !dbg !12405

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12405, !noundef !25
  %_3 = and i64 %_4, 1099511627776, !dbg !12405
  %1 = icmp eq i64 %_3, 1099511627776, !dbg !12405
  %2 = zext i1 %1 to i8, !dbg !12405
  store i8 %2, ptr %0, align 1, !dbg !12405
  br label %bb3, !dbg !12405

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12405
  br label %bb3, !dbg !12405

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12406, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !12406
  ret i1 %4, !dbg !12406
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::WRITABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8WRITABLE17h6c99e16a81e70f42E"(ptr align 8 %self) unnamed_addr #0 !dbg !12407 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12409, metadata !DIExpression()), !dbg !12411
  br i1 false, label %bb1, label %bb2, !dbg !12411

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12411, !noundef !25
  %_3 = and i64 %_4, 2199023255552, !dbg !12411
  %1 = icmp eq i64 %_3, 2199023255552, !dbg !12411
  %2 = zext i1 %1 to i8, !dbg !12411
  store i8 %2, ptr %0, align 1, !dbg !12411
  br label %bb3, !dbg !12411

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12411
  br label %bb3, !dbg !12411

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12412, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !12412
  ret i1 %4, !dbg !12412
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::CONFORMING
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10CONFORMING17h2c223b8c4d97e5f8E"(ptr align 8 %self) unnamed_addr #0 !dbg !12413 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12415, metadata !DIExpression()), !dbg !12417
  br i1 false, label %bb1, label %bb2, !dbg !12417

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12417, !noundef !25
  %_3 = and i64 %_4, 4398046511104, !dbg !12417
  %1 = icmp eq i64 %_3, 4398046511104, !dbg !12417
  %2 = zext i1 %1 to i8, !dbg !12417
  store i8 %2, ptr %0, align 1, !dbg !12417
  br label %bb3, !dbg !12417

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12417
  br label %bb3, !dbg !12417

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12418, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !12418
  ret i1 %4, !dbg !12418
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::EXECUTABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10EXECUTABLE17hb99f98a86d5d319eE"(ptr align 8 %self) unnamed_addr #0 !dbg !12419 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12421, metadata !DIExpression()), !dbg !12423
  br i1 false, label %bb1, label %bb2, !dbg !12423

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12423, !noundef !25
  %_3 = and i64 %_4, 8796093022208, !dbg !12423
  %1 = icmp eq i64 %_3, 8796093022208, !dbg !12423
  %2 = zext i1 %1 to i8, !dbg !12423
  store i8 %2, ptr %0, align 1, !dbg !12423
  br label %bb3, !dbg !12423

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12423
  br label %bb3, !dbg !12423

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12424, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !12424
  ret i1 %4, !dbg !12424
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::USER_SEGMENT
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12USER_SEGMENT17h7e4ff3fff9fb5725E"(ptr align 8 %self) unnamed_addr #0 !dbg !12425 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12427, metadata !DIExpression()), !dbg !12429
  br i1 false, label %bb1, label %bb2, !dbg !12429

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12429, !noundef !25
  %_3 = and i64 %_4, 17592186044416, !dbg !12429
  %1 = icmp eq i64 %_3, 17592186044416, !dbg !12429
  %2 = zext i1 %1 to i8, !dbg !12429
  store i8 %2, ptr %0, align 1, !dbg !12429
  br label %bb3, !dbg !12429

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12429
  br label %bb3, !dbg !12429

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12430, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !12430
  ret i1 %4, !dbg !12430
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::DPL_RING_3
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10DPL_RING_317hf1df56d0849fafc2E"(ptr align 8 %self) unnamed_addr #0 !dbg !12431 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12433, metadata !DIExpression()), !dbg !12435
  br i1 false, label %bb1, label %bb2, !dbg !12435

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12435, !noundef !25
  %_3 = and i64 %_4, 105553116266496, !dbg !12435
  %1 = icmp eq i64 %_3, 105553116266496, !dbg !12435
  %2 = zext i1 %1 to i8, !dbg !12435
  store i8 %2, ptr %0, align 1, !dbg !12435
  br label %bb3, !dbg !12435

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12435
  br label %bb3, !dbg !12435

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12436, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !12436
  ret i1 %4, !dbg !12436
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::PRESENT
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7PRESENT17h7f7e30df2888f8f8E"(ptr align 8 %self) unnamed_addr #0 !dbg !12437 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12439, metadata !DIExpression()), !dbg !12441
  br i1 false, label %bb1, label %bb2, !dbg !12441

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12441, !noundef !25
  %_3 = and i64 %_4, 140737488355328, !dbg !12441
  %1 = icmp eq i64 %_3, 140737488355328, !dbg !12441
  %2 = zext i1 %1 to i8, !dbg !12441
  store i8 %2, ptr %0, align 1, !dbg !12441
  br label %bb3, !dbg !12441

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12441
  br label %bb3, !dbg !12441

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12442, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !12442
  ret i1 %4, !dbg !12442
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::AVAILABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9AVAILABLE17haa137c1e0a78ee31E"(ptr align 8 %self) unnamed_addr #0 !dbg !12443 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12445, metadata !DIExpression()), !dbg !12447
  br i1 false, label %bb1, label %bb2, !dbg !12447

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12447, !noundef !25
  %_3 = and i64 %_4, 4503599627370496, !dbg !12447
  %1 = icmp eq i64 %_3, 4503599627370496, !dbg !12447
  %2 = zext i1 %1 to i8, !dbg !12447
  store i8 %2, ptr %0, align 1, !dbg !12447
  br label %bb3, !dbg !12447

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12447
  br label %bb3, !dbg !12447

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12448, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !12448
  ret i1 %4, !dbg !12448
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::LONG_MODE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9LONG_MODE17h35d9cbeb601d0d67E"(ptr align 8 %self) unnamed_addr #0 !dbg !12449 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12451, metadata !DIExpression()), !dbg !12453
  br i1 false, label %bb1, label %bb2, !dbg !12453

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12453, !noundef !25
  %_3 = and i64 %_4, 9007199254740992, !dbg !12453
  %1 = icmp eq i64 %_3, 9007199254740992, !dbg !12453
  %2 = zext i1 %1 to i8, !dbg !12453
  store i8 %2, ptr %0, align 1, !dbg !12453
  br label %bb3, !dbg !12453

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12453
  br label %bb3, !dbg !12453

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12454, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !12454
  ret i1 %4, !dbg !12454
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::DEFAULT_SIZE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12DEFAULT_SIZE17hb023234ebc57c82cE"(ptr align 8 %self) unnamed_addr #0 !dbg !12455 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12457, metadata !DIExpression()), !dbg !12459
  br i1 false, label %bb1, label %bb2, !dbg !12459

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12459, !noundef !25
  %_3 = and i64 %_4, 18014398509481984, !dbg !12459
  %1 = icmp eq i64 %_3, 18014398509481984, !dbg !12459
  %2 = zext i1 %1 to i8, !dbg !12459
  store i8 %2, ptr %0, align 1, !dbg !12459
  br label %bb3, !dbg !12459

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12459
  br label %bb3, !dbg !12459

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12460, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !12460
  ret i1 %4, !dbg !12460
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::GRANULARITY
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11GRANULARITY17h76204b955263eb42E"(ptr align 8 %self) unnamed_addr #0 !dbg !12461 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12463, metadata !DIExpression()), !dbg !12465
  br i1 false, label %bb1, label %bb2, !dbg !12465

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12465, !noundef !25
  %_3 = and i64 %_4, 36028797018963968, !dbg !12465
  %1 = icmp eq i64 %_3, 36028797018963968, !dbg !12465
  %2 = zext i1 %1 to i8, !dbg !12465
  store i8 %2, ptr %0, align 1, !dbg !12465
  br label %bb3, !dbg !12465

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12465
  br label %bb3, !dbg !12465

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12466, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !12466
  ret i1 %4, !dbg !12466
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::LIMIT_0_15
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10LIMIT_0_1517h319b4994f6db53f2E"(ptr align 8 %self) unnamed_addr #0 !dbg !12467 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12469, metadata !DIExpression()), !dbg !12471
  br i1 false, label %bb1, label %bb2, !dbg !12471

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12471, !noundef !25
  %_3 = and i64 %_4, 65535, !dbg !12471
  %1 = icmp eq i64 %_3, 65535, !dbg !12471
  %2 = zext i1 %1 to i8, !dbg !12471
  store i8 %2, ptr %0, align 1, !dbg !12471
  br label %bb3, !dbg !12471

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12471
  br label %bb3, !dbg !12471

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12472, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !12472
  ret i1 %4, !dbg !12472
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::LIMIT_16_19
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11LIMIT_16_1917hc1e8e014e1077867E"(ptr align 8 %self) unnamed_addr #0 !dbg !12473 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12475, metadata !DIExpression()), !dbg !12477
  br i1 false, label %bb1, label %bb2, !dbg !12477

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12477, !noundef !25
  %_3 = and i64 %_4, 4222124650659840, !dbg !12477
  %1 = icmp eq i64 %_3, 4222124650659840, !dbg !12477
  %2 = zext i1 %1 to i8, !dbg !12477
  store i8 %2, ptr %0, align 1, !dbg !12477
  br label %bb3, !dbg !12477

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12477
  br label %bb3, !dbg !12477

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12478, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !12478
  ret i1 %4, !dbg !12478
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::BASE_0_23
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9BASE_0_2317hce47adadf0b28b9cE"(ptr align 8 %self) unnamed_addr #0 !dbg !12479 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12481, metadata !DIExpression()), !dbg !12483
  br i1 false, label %bb1, label %bb2, !dbg !12483

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12483, !noundef !25
  %_3 = and i64 %_4, 1099511562240, !dbg !12483
  %1 = icmp eq i64 %_3, 1099511562240, !dbg !12483
  %2 = zext i1 %1 to i8, !dbg !12483
  store i8 %2, ptr %0, align 1, !dbg !12483
  br label %bb3, !dbg !12483

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12483
  br label %bb3, !dbg !12483

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12484, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !12484
  ret i1 %4, !dbg !12484
}

; <x86_64::structures::gdt::DescriptorFlags as <x86_64::structures::gdt::DescriptorFlags as core::fmt::Debug>::fmt::__BitFlags>::BASE_24_31
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10BASE_24_3117h33b721fe6fe94aa1E"(ptr align 8 %self) unnamed_addr #0 !dbg !12485 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12487, metadata !DIExpression()), !dbg !12489
  br i1 false, label %bb1, label %bb2, !dbg !12489

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12489, !noundef !25
  %_3 = and i64 %_4, -72057594037927936, !dbg !12489
  %1 = icmp eq i64 %_3, -72057594037927936, !dbg !12489
  %2 = zext i1 %1 to i8, !dbg !12489
  store i8 %2, ptr %0, align 1, !dbg !12489
  br label %bb3, !dbg !12489

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12489
  br label %bb3, !dbg !12489

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12490, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !12490
  ret i1 %4, !dbg !12490
}

; <x86_64::structures::idt::InterruptDescriptorTable as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN86_$LT$x86_64..structures..idt..InterruptDescriptorTable$u20$as$u20$core..fmt..Debug$GT$3fmt17hb610146fa2c319a6E"(ptr align 16 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12491 {
start:
  %values.dbg.spill = alloca { ptr, i64 }, align 8
  %names.dbg.spill = alloca ptr, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_58 = alloca ptr, align 8
  %_5 = alloca [26 x { ptr, ptr }], align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12496, metadata !DIExpression()), !dbg !12517
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12497, metadata !DIExpression()), !dbg !12517
  store ptr @alloc8440, ptr %names.dbg.spill, align 8, !dbg !12517
  call void @llvm.dbg.declare(metadata ptr %names.dbg.spill, metadata !12498, metadata !DIExpression()), !dbg !12518
  %_9 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 1, !dbg !12519
  %_11 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 2, !dbg !12520
  %_13 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 3, !dbg !12521
  %_15 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 4, !dbg !12522
  %_17 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 5, !dbg !12523
  %_19 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 6, !dbg !12524
  %_21 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 7, !dbg !12525
  %_23 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 8, !dbg !12526
  %_25 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 9, !dbg !12527
  %_27 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 10, !dbg !12528
  %_29 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 11, !dbg !12529
  %_31 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 12, !dbg !12530
  %_33 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 13, !dbg !12531
  %_35 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 14, !dbg !12532
  %_37 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 15, !dbg !12533
  %_39 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 16, !dbg !12534
  %_41 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 17, !dbg !12535
  %_43 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 18, !dbg !12536
  %_45 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 19, !dbg !12537
  %_47 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 20, !dbg !12538
  %_49 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 21, !dbg !12539
  %_51 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 22, !dbg !12540
  %_53 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 23, !dbg !12541
  %_55 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 24, !dbg !12542
  %0 = getelementptr inbounds %"structures::idt::InterruptDescriptorTable", ptr %self, i32 0, i32 25, !dbg !12543
  store ptr %0, ptr %_58, align 8, !dbg !12543
  %1 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 0, !dbg !12518
  %2 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 0, !dbg !12518
  store ptr %self, ptr %2, align 8, !dbg !12518
  %3 = getelementptr inbounds { ptr, ptr }, ptr %1, i32 0, i32 1, !dbg !12518
  store ptr @vtable.r, ptr %3, align 8, !dbg !12518
  %4 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 1, !dbg !12518
  %5 = getelementptr inbounds { ptr, ptr }, ptr %4, i32 0, i32 0, !dbg !12518
  store ptr %_9, ptr %5, align 8, !dbg !12518
  %6 = getelementptr inbounds { ptr, ptr }, ptr %4, i32 0, i32 1, !dbg !12518
  store ptr @vtable.r, ptr %6, align 8, !dbg !12518
  %7 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 2, !dbg !12518
  %8 = getelementptr inbounds { ptr, ptr }, ptr %7, i32 0, i32 0, !dbg !12518
  store ptr %_11, ptr %8, align 8, !dbg !12518
  %9 = getelementptr inbounds { ptr, ptr }, ptr %7, i32 0, i32 1, !dbg !12518
  store ptr @vtable.r, ptr %9, align 8, !dbg !12518
  %10 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 3, !dbg !12518
  %11 = getelementptr inbounds { ptr, ptr }, ptr %10, i32 0, i32 0, !dbg !12518
  store ptr %_13, ptr %11, align 8, !dbg !12518
  %12 = getelementptr inbounds { ptr, ptr }, ptr %10, i32 0, i32 1, !dbg !12518
  store ptr @vtable.r, ptr %12, align 8, !dbg !12518
  %13 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 4, !dbg !12518
  %14 = getelementptr inbounds { ptr, ptr }, ptr %13, i32 0, i32 0, !dbg !12518
  store ptr %_15, ptr %14, align 8, !dbg !12518
  %15 = getelementptr inbounds { ptr, ptr }, ptr %13, i32 0, i32 1, !dbg !12518
  store ptr @vtable.r, ptr %15, align 8, !dbg !12518
  %16 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 5, !dbg !12518
  %17 = getelementptr inbounds { ptr, ptr }, ptr %16, i32 0, i32 0, !dbg !12518
  store ptr %_17, ptr %17, align 8, !dbg !12518
  %18 = getelementptr inbounds { ptr, ptr }, ptr %16, i32 0, i32 1, !dbg !12518
  store ptr @vtable.r, ptr %18, align 8, !dbg !12518
  %19 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 6, !dbg !12518
  %20 = getelementptr inbounds { ptr, ptr }, ptr %19, i32 0, i32 0, !dbg !12518
  store ptr %_19, ptr %20, align 8, !dbg !12518
  %21 = getelementptr inbounds { ptr, ptr }, ptr %19, i32 0, i32 1, !dbg !12518
  store ptr @vtable.r, ptr %21, align 8, !dbg !12518
  %22 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 7, !dbg !12518
  %23 = getelementptr inbounds { ptr, ptr }, ptr %22, i32 0, i32 0, !dbg !12518
  store ptr %_21, ptr %23, align 8, !dbg !12518
  %24 = getelementptr inbounds { ptr, ptr }, ptr %22, i32 0, i32 1, !dbg !12518
  store ptr @vtable.r, ptr %24, align 8, !dbg !12518
  %25 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 8, !dbg !12518
  %26 = getelementptr inbounds { ptr, ptr }, ptr %25, i32 0, i32 0, !dbg !12518
  store ptr %_23, ptr %26, align 8, !dbg !12518
  %27 = getelementptr inbounds { ptr, ptr }, ptr %25, i32 0, i32 1, !dbg !12518
  store ptr @vtable.s, ptr %27, align 8, !dbg !12518
  %28 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 9, !dbg !12518
  %29 = getelementptr inbounds { ptr, ptr }, ptr %28, i32 0, i32 0, !dbg !12518
  store ptr %_25, ptr %29, align 8, !dbg !12518
  %30 = getelementptr inbounds { ptr, ptr }, ptr %28, i32 0, i32 1, !dbg !12518
  store ptr @vtable.r, ptr %30, align 8, !dbg !12518
  %31 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 10, !dbg !12518
  %32 = getelementptr inbounds { ptr, ptr }, ptr %31, i32 0, i32 0, !dbg !12518
  store ptr %_27, ptr %32, align 8, !dbg !12518
  %33 = getelementptr inbounds { ptr, ptr }, ptr %31, i32 0, i32 1, !dbg !12518
  store ptr @vtable.t, ptr %33, align 8, !dbg !12518
  %34 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 11, !dbg !12518
  %35 = getelementptr inbounds { ptr, ptr }, ptr %34, i32 0, i32 0, !dbg !12518
  store ptr %_29, ptr %35, align 8, !dbg !12518
  %36 = getelementptr inbounds { ptr, ptr }, ptr %34, i32 0, i32 1, !dbg !12518
  store ptr @vtable.t, ptr %36, align 8, !dbg !12518
  %37 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 12, !dbg !12518
  %38 = getelementptr inbounds { ptr, ptr }, ptr %37, i32 0, i32 0, !dbg !12518
  store ptr %_31, ptr %38, align 8, !dbg !12518
  %39 = getelementptr inbounds { ptr, ptr }, ptr %37, i32 0, i32 1, !dbg !12518
  store ptr @vtable.t, ptr %39, align 8, !dbg !12518
  %40 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 13, !dbg !12518
  %41 = getelementptr inbounds { ptr, ptr }, ptr %40, i32 0, i32 0, !dbg !12518
  store ptr %_33, ptr %41, align 8, !dbg !12518
  %42 = getelementptr inbounds { ptr, ptr }, ptr %40, i32 0, i32 1, !dbg !12518
  store ptr @vtable.t, ptr %42, align 8, !dbg !12518
  %43 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 14, !dbg !12518
  %44 = getelementptr inbounds { ptr, ptr }, ptr %43, i32 0, i32 0, !dbg !12518
  store ptr %_35, ptr %44, align 8, !dbg !12518
  %45 = getelementptr inbounds { ptr, ptr }, ptr %43, i32 0, i32 1, !dbg !12518
  store ptr @vtable.u, ptr %45, align 8, !dbg !12518
  %46 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 15, !dbg !12518
  %47 = getelementptr inbounds { ptr, ptr }, ptr %46, i32 0, i32 0, !dbg !12518
  store ptr %_37, ptr %47, align 8, !dbg !12518
  %48 = getelementptr inbounds { ptr, ptr }, ptr %46, i32 0, i32 1, !dbg !12518
  store ptr @vtable.r, ptr %48, align 8, !dbg !12518
  %49 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 16, !dbg !12518
  %50 = getelementptr inbounds { ptr, ptr }, ptr %49, i32 0, i32 0, !dbg !12518
  store ptr %_39, ptr %50, align 8, !dbg !12518
  %51 = getelementptr inbounds { ptr, ptr }, ptr %49, i32 0, i32 1, !dbg !12518
  store ptr @vtable.r, ptr %51, align 8, !dbg !12518
  %52 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 17, !dbg !12518
  %53 = getelementptr inbounds { ptr, ptr }, ptr %52, i32 0, i32 0, !dbg !12518
  store ptr %_41, ptr %53, align 8, !dbg !12518
  %54 = getelementptr inbounds { ptr, ptr }, ptr %52, i32 0, i32 1, !dbg !12518
  store ptr @vtable.t, ptr %54, align 8, !dbg !12518
  %55 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 18, !dbg !12518
  %56 = getelementptr inbounds { ptr, ptr }, ptr %55, i32 0, i32 0, !dbg !12518
  store ptr %_43, ptr %56, align 8, !dbg !12518
  %57 = getelementptr inbounds { ptr, ptr }, ptr %55, i32 0, i32 1, !dbg !12518
  store ptr @vtable.v, ptr %57, align 8, !dbg !12518
  %58 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 19, !dbg !12518
  %59 = getelementptr inbounds { ptr, ptr }, ptr %58, i32 0, i32 0, !dbg !12518
  store ptr %_45, ptr %59, align 8, !dbg !12518
  %60 = getelementptr inbounds { ptr, ptr }, ptr %58, i32 0, i32 1, !dbg !12518
  store ptr @vtable.r, ptr %60, align 8, !dbg !12518
  %61 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 20, !dbg !12518
  %62 = getelementptr inbounds { ptr, ptr }, ptr %61, i32 0, i32 0, !dbg !12518
  store ptr %_47, ptr %62, align 8, !dbg !12518
  %63 = getelementptr inbounds { ptr, ptr }, ptr %61, i32 0, i32 1, !dbg !12518
  store ptr @vtable.r, ptr %63, align 8, !dbg !12518
  %64 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 21, !dbg !12518
  %65 = getelementptr inbounds { ptr, ptr }, ptr %64, i32 0, i32 0, !dbg !12518
  store ptr %_49, ptr %65, align 8, !dbg !12518
  %66 = getelementptr inbounds { ptr, ptr }, ptr %64, i32 0, i32 1, !dbg !12518
  store ptr @vtable.w, ptr %66, align 8, !dbg !12518
  %67 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 22, !dbg !12518
  %68 = getelementptr inbounds { ptr, ptr }, ptr %67, i32 0, i32 0, !dbg !12518
  store ptr %_51, ptr %68, align 8, !dbg !12518
  %69 = getelementptr inbounds { ptr, ptr }, ptr %67, i32 0, i32 1, !dbg !12518
  store ptr @vtable.t, ptr %69, align 8, !dbg !12518
  %70 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 23, !dbg !12518
  %71 = getelementptr inbounds { ptr, ptr }, ptr %70, i32 0, i32 0, !dbg !12518
  store ptr %_53, ptr %71, align 8, !dbg !12518
  %72 = getelementptr inbounds { ptr, ptr }, ptr %70, i32 0, i32 1, !dbg !12518
  store ptr @vtable.t, ptr %72, align 8, !dbg !12518
  %73 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 24, !dbg !12518
  %74 = getelementptr inbounds { ptr, ptr }, ptr %73, i32 0, i32 0, !dbg !12518
  store ptr %_55, ptr %74, align 8, !dbg !12518
  %75 = getelementptr inbounds { ptr, ptr }, ptr %73, i32 0, i32 1, !dbg !12518
  store ptr @vtable.r, ptr %75, align 8, !dbg !12518
  %76 = getelementptr inbounds [26 x { ptr, ptr }], ptr %_5, i64 0, i64 25, !dbg !12518
  %77 = getelementptr inbounds { ptr, ptr }, ptr %76, i32 0, i32 0, !dbg !12518
  store ptr %_58, ptr %77, align 8, !dbg !12518
  %78 = getelementptr inbounds { ptr, ptr }, ptr %76, i32 0, i32 1, !dbg !12518
  store ptr @vtable.x, ptr %78, align 8, !dbg !12518
  %79 = getelementptr inbounds { ptr, i64 }, ptr %values.dbg.spill, i32 0, i32 0, !dbg !12518
  store ptr %_5, ptr %79, align 8, !dbg !12518
  %80 = getelementptr inbounds { ptr, i64 }, ptr %values.dbg.spill, i32 0, i32 1, !dbg !12518
  store i64 26, ptr %80, align 8, !dbg !12518
  call void @llvm.dbg.declare(metadata ptr %values.dbg.spill, metadata !12504, metadata !DIExpression()), !dbg !12544
; call core::fmt::Formatter::debug_struct_fields_finish
  %81 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_fields_finish17hc585a965b74e57e5E(ptr align 8 %f, ptr align 1 @alloc10290, i64 24, ptr align 8 @alloc8440, i64 26, ptr align 8 %_5, i64 26) #8, !dbg !12544
  ret i1 %81, !dbg !12545
}

; <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$3fmt17h4971c3d76a6f7ff1E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12546 {
start:
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_187 = alloca i8, align 1
  %_179 = alloca i8, align 1
  %_172 = alloca i8, align 1
  %_165 = alloca i8, align 1
  %_162 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_150 = alloca i8, align 1
  %_143 = alloca i8, align 1
  %_133 = alloca i8, align 1
  %_126 = alloca i8, align 1
  %_116 = alloca i8, align 1
  %_109 = alloca i8, align 1
  %_99 = alloca i8, align 1
  %_92 = alloca i8, align 1
  %_82 = alloca i8, align 1
  %_75 = alloca i8, align 1
  %_65 = alloca i8, align 1
  %_58 = alloca i8, align 1
  %_48 = alloca i8, align 1
  %_41 = alloca i8, align 1
  %_31 = alloca i8, align 1
  %_24 = alloca i8, align 1
  %_14 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12552, metadata !DIExpression()), !dbg !12646
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12553, metadata !DIExpression()), !dbg !12647
  call void @llvm.dbg.declare(metadata ptr %first, metadata !12554, metadata !DIExpression()), !dbg !12648
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !12556, metadata !DIExpression()), !dbg !12649
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !12558, metadata !DIExpression()), !dbg !12650
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !12560, metadata !DIExpression()), !dbg !12651
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !12562, metadata !DIExpression()), !dbg !12652
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !12564, metadata !DIExpression()), !dbg !12653
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !12566, metadata !DIExpression()), !dbg !12654
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !12568, metadata !DIExpression()), !dbg !12655
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !12570, metadata !DIExpression()), !dbg !12656
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !12572, metadata !DIExpression()), !dbg !12657
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !12574, metadata !DIExpression()), !dbg !12658
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !12576, metadata !DIExpression()), !dbg !12659
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !12578, metadata !DIExpression()), !dbg !12660
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !12580, metadata !DIExpression()), !dbg !12661
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !12582, metadata !DIExpression()), !dbg !12662
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !12584, metadata !DIExpression()), !dbg !12663
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !12586, metadata !DIExpression()), !dbg !12664
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !12588, metadata !DIExpression()), !dbg !12665
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !12590, metadata !DIExpression()), !dbg !12666
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !12592, metadata !DIExpression()), !dbg !12667
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !12594, metadata !DIExpression()), !dbg !12668
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !12596, metadata !DIExpression()), !dbg !12669
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !12598, metadata !DIExpression()), !dbg !12670
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !12600, metadata !DIExpression()), !dbg !12671
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !12602, metadata !DIExpression()), !dbg !12672
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !12604, metadata !DIExpression()), !dbg !12673
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !12606, metadata !DIExpression()), !dbg !12674
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !12608, metadata !DIExpression()), !dbg !12675
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !12610, metadata !DIExpression()), !dbg !12676
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !12612, metadata !DIExpression()), !dbg !12677
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !12614, metadata !DIExpression()), !dbg !12678
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !12616, metadata !DIExpression()), !dbg !12679
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !12618, metadata !DIExpression()), !dbg !12680
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !12620, metadata !DIExpression()), !dbg !12681
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !12622, metadata !DIExpression()), !dbg !12682
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !12624, metadata !DIExpression()), !dbg !12683
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !12626, metadata !DIExpression()), !dbg !12684
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !12628, metadata !DIExpression()), !dbg !12685
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !12630, metadata !DIExpression()), !dbg !12686
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !12632, metadata !DIExpression()), !dbg !12687
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !12634, metadata !DIExpression()), !dbg !12688
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !12636, metadata !DIExpression()), !dbg !12689
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !12638, metadata !DIExpression()), !dbg !12690
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !12640, metadata !DIExpression()), !dbg !12691
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !12642, metadata !DIExpression()), !dbg !12692
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !12644, metadata !DIExpression()), !dbg !12693
  store i8 1, ptr %first, align 1, !dbg !12694
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_VIOLATION
  %_4 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20PROTECTION_VIOLATION17hd8512e39e8723787E"(ptr align 8 %self) #8, !dbg !12695
  br i1 %_4, label %bb2, label %bb13, !dbg !12695

bb13:                                             ; preds = %bb8, %start
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::CAUSED_BY_WRITE
  %_21 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15CAUSED_BY_WRITE17h02c126a7ff5f39a6E"(ptr align 8 %self) #8, !dbg !12695
  br i1 %_21, label %bb15, label %bb26, !dbg !12695

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !12696, !range !1608, !noundef !25
  %_6 = trunc i8 %1 to i1, !dbg !12696
  %_5 = xor i1 %_6, true, !dbg !12697
  br i1 %_5, label %bb3, label %bb8, !dbg !12697

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !12698
; call core::fmt::Formatter::write_str
  %_15 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10294, i64 20) #8, !dbg !12699
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_15) #8, !dbg !12699
  %3 = zext i1 %2 to i8, !dbg !12699
  store i8 %3, ptr %_14, align 1, !dbg !12699
  %4 = load i8, ptr %_14, align 1, !dbg !12699, !range !1608, !noundef !25
  %5 = trunc i8 %4 to i1, !dbg !12699
  %_17 = zext i1 %5 to i64, !dbg !12699
  %6 = icmp eq i64 %_17, 0, !dbg !12699
  br i1 %6, label %bb13, label %bb12, !dbg !12699

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !12700
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_8) #8, !dbg !12700
  %8 = zext i1 %7 to i8, !dbg !12700
  store i8 %8, ptr %_7, align 1, !dbg !12700
  %9 = load i8, ptr %_7, align 1, !dbg !12700, !range !1608, !noundef !25
  %10 = trunc i8 %9 to i1, !dbg !12700
  %_10 = zext i1 %10 to i64, !dbg !12700
  %11 = icmp eq i64 %_10, 0, !dbg !12700
  br i1 %11, label %bb8, label %bb7, !dbg !12700

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10293) #8, !dbg !12701
  %13 = zext i1 %12 to i8, !dbg !12701
  store i8 %13, ptr %0, align 1, !dbg !12701
  br label %bb143, !dbg !12701

bb6:                                              ; No predecessors!
  unreachable, !dbg !12700

bb143:                                            ; preds = %bb142, %bb141, %bb135, %bb131, %bb125, %bb116, %bb111, %bb103, %bb98, %bb90, %bb85, %bb77, %bb72, %bb64, %bb59, %bb51, %bb46, %bb38, %bb33, %bb25, %bb20, %bb12, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !12702, !range !1608, !noundef !25
  %15 = trunc i8 %14 to i1, !dbg !12702
  ret i1 %15, !dbg !12702

bb12:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10293) #8, !dbg !12703
  %17 = zext i1 %16 to i8, !dbg !12703
  store i8 %17, ptr %0, align 1, !dbg !12703
  br label %bb143, !dbg !12703

bb11:                                             ; No predecessors!
  unreachable, !dbg !12699

bb26:                                             ; preds = %bb21, %bb13
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::USER_MODE
  %_38 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9USER_MODE17hdd8ed03898f92badE"(ptr align 8 %self) #8, !dbg !12695
  br i1 %_38, label %bb28, label %bb39, !dbg !12695

bb15:                                             ; preds = %bb13
  %18 = load i8, ptr %first, align 1, !dbg !12696, !range !1608, !noundef !25
  %_23 = trunc i8 %18 to i1, !dbg !12696
  %_22 = xor i1 %_23, true, !dbg !12697
  br i1 %_22, label %bb16, label %bb21, !dbg !12697

bb21:                                             ; preds = %bb16, %bb15
  store i8 0, ptr %first, align 1, !dbg !12698
; call core::fmt::Formatter::write_str
  %_32 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10296, i64 15) #8, !dbg !12699
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_32) #8, !dbg !12699
  %20 = zext i1 %19 to i8, !dbg !12699
  store i8 %20, ptr %_31, align 1, !dbg !12699
  %21 = load i8, ptr %_31, align 1, !dbg !12699, !range !1608, !noundef !25
  %22 = trunc i8 %21 to i1, !dbg !12699
  %_34 = zext i1 %22 to i64, !dbg !12699
  %23 = icmp eq i64 %_34, 0, !dbg !12699
  br i1 %23, label %bb26, label %bb25, !dbg !12699

bb16:                                             ; preds = %bb15
; call core::fmt::Formatter::write_str
  %_25 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !12700
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_25) #8, !dbg !12700
  %25 = zext i1 %24 to i8, !dbg !12700
  store i8 %25, ptr %_24, align 1, !dbg !12700
  %26 = load i8, ptr %_24, align 1, !dbg !12700, !range !1608, !noundef !25
  %27 = trunc i8 %26 to i1, !dbg !12700
  %_27 = zext i1 %27 to i64, !dbg !12700
  %28 = icmp eq i64 %_27, 0, !dbg !12700
  br i1 %28, label %bb21, label %bb20, !dbg !12700

bb20:                                             ; preds = %bb16
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10293) #8, !dbg !12704
  %30 = zext i1 %29 to i8, !dbg !12704
  store i8 %30, ptr %0, align 1, !dbg !12704
  br label %bb143, !dbg !12704

bb19:                                             ; No predecessors!
  unreachable, !dbg !12700

bb25:                                             ; preds = %bb21
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10293) #8, !dbg !12705
  %32 = zext i1 %31 to i8, !dbg !12705
  store i8 %32, ptr %0, align 1, !dbg !12705
  br label %bb143, !dbg !12705

bb24:                                             ; No predecessors!
  unreachable, !dbg !12699

bb39:                                             ; preds = %bb34, %bb26
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::MALFORMED_TABLE
  %_55 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15MALFORMED_TABLE17h8dff41046075a62cE"(ptr align 8 %self) #8, !dbg !12695
  br i1 %_55, label %bb41, label %bb52, !dbg !12695

bb28:                                             ; preds = %bb26
  %33 = load i8, ptr %first, align 1, !dbg !12696, !range !1608, !noundef !25
  %_40 = trunc i8 %33 to i1, !dbg !12696
  %_39 = xor i1 %_40, true, !dbg !12697
  br i1 %_39, label %bb29, label %bb34, !dbg !12697

bb34:                                             ; preds = %bb29, %bb28
  store i8 0, ptr %first, align 1, !dbg !12698
; call core::fmt::Formatter::write_str
  %_49 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10298, i64 9) #8, !dbg !12699
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_49) #8, !dbg !12699
  %35 = zext i1 %34 to i8, !dbg !12699
  store i8 %35, ptr %_48, align 1, !dbg !12699
  %36 = load i8, ptr %_48, align 1, !dbg !12699, !range !1608, !noundef !25
  %37 = trunc i8 %36 to i1, !dbg !12699
  %_51 = zext i1 %37 to i64, !dbg !12699
  %38 = icmp eq i64 %_51, 0, !dbg !12699
  br i1 %38, label %bb39, label %bb38, !dbg !12699

bb29:                                             ; preds = %bb28
; call core::fmt::Formatter::write_str
  %_42 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !12700
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_42) #8, !dbg !12700
  %40 = zext i1 %39 to i8, !dbg !12700
  store i8 %40, ptr %_41, align 1, !dbg !12700
  %41 = load i8, ptr %_41, align 1, !dbg !12700, !range !1608, !noundef !25
  %42 = trunc i8 %41 to i1, !dbg !12700
  %_44 = zext i1 %42 to i64, !dbg !12700
  %43 = icmp eq i64 %_44, 0, !dbg !12700
  br i1 %43, label %bb34, label %bb33, !dbg !12700

bb33:                                             ; preds = %bb29
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10293) #8, !dbg !12706
  %45 = zext i1 %44 to i8, !dbg !12706
  store i8 %45, ptr %0, align 1, !dbg !12706
  br label %bb143, !dbg !12706

bb32:                                             ; No predecessors!
  unreachable, !dbg !12700

bb38:                                             ; preds = %bb34
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10293) #8, !dbg !12707
  %47 = zext i1 %46 to i8, !dbg !12707
  store i8 %47, ptr %0, align 1, !dbg !12707
  br label %bb143, !dbg !12707

bb37:                                             ; No predecessors!
  unreachable, !dbg !12699

bb52:                                             ; preds = %bb47, %bb39
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::INSTRUCTION_FETCH
  %_72 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17INSTRUCTION_FETCH17h60a9e7c56a5c97f5E"(ptr align 8 %self) #8, !dbg !12695
  br i1 %_72, label %bb54, label %bb65, !dbg !12695

bb41:                                             ; preds = %bb39
  %48 = load i8, ptr %first, align 1, !dbg !12696, !range !1608, !noundef !25
  %_57 = trunc i8 %48 to i1, !dbg !12696
  %_56 = xor i1 %_57, true, !dbg !12697
  br i1 %_56, label %bb42, label %bb47, !dbg !12697

bb47:                                             ; preds = %bb42, %bb41
  store i8 0, ptr %first, align 1, !dbg !12698
; call core::fmt::Formatter::write_str
  %_66 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10300, i64 15) #8, !dbg !12699
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_66) #8, !dbg !12699
  %50 = zext i1 %49 to i8, !dbg !12699
  store i8 %50, ptr %_65, align 1, !dbg !12699
  %51 = load i8, ptr %_65, align 1, !dbg !12699, !range !1608, !noundef !25
  %52 = trunc i8 %51 to i1, !dbg !12699
  %_68 = zext i1 %52 to i64, !dbg !12699
  %53 = icmp eq i64 %_68, 0, !dbg !12699
  br i1 %53, label %bb52, label %bb51, !dbg !12699

bb42:                                             ; preds = %bb41
; call core::fmt::Formatter::write_str
  %_59 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !12700
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_59) #8, !dbg !12700
  %55 = zext i1 %54 to i8, !dbg !12700
  store i8 %55, ptr %_58, align 1, !dbg !12700
  %56 = load i8, ptr %_58, align 1, !dbg !12700, !range !1608, !noundef !25
  %57 = trunc i8 %56 to i1, !dbg !12700
  %_61 = zext i1 %57 to i64, !dbg !12700
  %58 = icmp eq i64 %_61, 0, !dbg !12700
  br i1 %58, label %bb47, label %bb46, !dbg !12700

bb46:                                             ; preds = %bb42
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10293) #8, !dbg !12708
  %60 = zext i1 %59 to i8, !dbg !12708
  store i8 %60, ptr %0, align 1, !dbg !12708
  br label %bb143, !dbg !12708

bb45:                                             ; No predecessors!
  unreachable, !dbg !12700

bb51:                                             ; preds = %bb47
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10293) #8, !dbg !12709
  %62 = zext i1 %61 to i8, !dbg !12709
  store i8 %62, ptr %0, align 1, !dbg !12709
  br label %bb143, !dbg !12709

bb50:                                             ; No predecessors!
  unreachable, !dbg !12699

bb65:                                             ; preds = %bb60, %bb52
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY
  %_89 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PROTECTION_KEY17h5ec3985d56634dc9E"(ptr align 8 %self) #8, !dbg !12695
  br i1 %_89, label %bb67, label %bb78, !dbg !12695

bb54:                                             ; preds = %bb52
  %63 = load i8, ptr %first, align 1, !dbg !12696, !range !1608, !noundef !25
  %_74 = trunc i8 %63 to i1, !dbg !12696
  %_73 = xor i1 %_74, true, !dbg !12697
  br i1 %_73, label %bb55, label %bb60, !dbg !12697

bb60:                                             ; preds = %bb55, %bb54
  store i8 0, ptr %first, align 1, !dbg !12698
; call core::fmt::Formatter::write_str
  %_83 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10302, i64 17) #8, !dbg !12699
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_83) #8, !dbg !12699
  %65 = zext i1 %64 to i8, !dbg !12699
  store i8 %65, ptr %_82, align 1, !dbg !12699
  %66 = load i8, ptr %_82, align 1, !dbg !12699, !range !1608, !noundef !25
  %67 = trunc i8 %66 to i1, !dbg !12699
  %_85 = zext i1 %67 to i64, !dbg !12699
  %68 = icmp eq i64 %_85, 0, !dbg !12699
  br i1 %68, label %bb65, label %bb64, !dbg !12699

bb55:                                             ; preds = %bb54
; call core::fmt::Formatter::write_str
  %_76 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !12700
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_76) #8, !dbg !12700
  %70 = zext i1 %69 to i8, !dbg !12700
  store i8 %70, ptr %_75, align 1, !dbg !12700
  %71 = load i8, ptr %_75, align 1, !dbg !12700, !range !1608, !noundef !25
  %72 = trunc i8 %71 to i1, !dbg !12700
  %_78 = zext i1 %72 to i64, !dbg !12700
  %73 = icmp eq i64 %_78, 0, !dbg !12700
  br i1 %73, label %bb60, label %bb59, !dbg !12700

bb59:                                             ; preds = %bb55
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10293) #8, !dbg !12710
  %75 = zext i1 %74 to i8, !dbg !12710
  store i8 %75, ptr %0, align 1, !dbg !12710
  br label %bb143, !dbg !12710

bb58:                                             ; No predecessors!
  unreachable, !dbg !12700

bb64:                                             ; preds = %bb60
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10293) #8, !dbg !12711
  %77 = zext i1 %76 to i8, !dbg !12711
  store i8 %77, ptr %0, align 1, !dbg !12711
  br label %bb143, !dbg !12711

bb63:                                             ; No predecessors!
  unreachable, !dbg !12699

bb78:                                             ; preds = %bb73, %bb65
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::SHADOW_STACK
  %_106 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12SHADOW_STACK17hea30951224d2e8e0E"(ptr align 8 %self) #8, !dbg !12695
  br i1 %_106, label %bb80, label %bb91, !dbg !12695

bb67:                                             ; preds = %bb65
  %78 = load i8, ptr %first, align 1, !dbg !12696, !range !1608, !noundef !25
  %_91 = trunc i8 %78 to i1, !dbg !12696
  %_90 = xor i1 %_91, true, !dbg !12697
  br i1 %_90, label %bb68, label %bb73, !dbg !12697

bb73:                                             ; preds = %bb68, %bb67
  store i8 0, ptr %first, align 1, !dbg !12698
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10304, i64 14) #8, !dbg !12699
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_100) #8, !dbg !12699
  %80 = zext i1 %79 to i8, !dbg !12699
  store i8 %80, ptr %_99, align 1, !dbg !12699
  %81 = load i8, ptr %_99, align 1, !dbg !12699, !range !1608, !noundef !25
  %82 = trunc i8 %81 to i1, !dbg !12699
  %_102 = zext i1 %82 to i64, !dbg !12699
  %83 = icmp eq i64 %_102, 0, !dbg !12699
  br i1 %83, label %bb78, label %bb77, !dbg !12699

bb68:                                             ; preds = %bb67
; call core::fmt::Formatter::write_str
  %_93 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !12700
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_93) #8, !dbg !12700
  %85 = zext i1 %84 to i8, !dbg !12700
  store i8 %85, ptr %_92, align 1, !dbg !12700
  %86 = load i8, ptr %_92, align 1, !dbg !12700, !range !1608, !noundef !25
  %87 = trunc i8 %86 to i1, !dbg !12700
  %_95 = zext i1 %87 to i64, !dbg !12700
  %88 = icmp eq i64 %_95, 0, !dbg !12700
  br i1 %88, label %bb73, label %bb72, !dbg !12700

bb72:                                             ; preds = %bb68
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10293) #8, !dbg !12712
  %90 = zext i1 %89 to i8, !dbg !12712
  store i8 %90, ptr %0, align 1, !dbg !12712
  br label %bb143, !dbg !12712

bb71:                                             ; No predecessors!
  unreachable, !dbg !12700

bb77:                                             ; preds = %bb73
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10293) #8, !dbg !12713
  %92 = zext i1 %91 to i8, !dbg !12713
  store i8 %92, ptr %0, align 1, !dbg !12713
  br label %bb143, !dbg !12713

bb76:                                             ; No predecessors!
  unreachable, !dbg !12699

bb91:                                             ; preds = %bb86, %bb78
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::SGX
  %_123 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3SGX17h01704f285bcb1977E"(ptr align 8 %self) #8, !dbg !12695
  br i1 %_123, label %bb93, label %bb104, !dbg !12695

bb80:                                             ; preds = %bb78
  %93 = load i8, ptr %first, align 1, !dbg !12696, !range !1608, !noundef !25
  %_108 = trunc i8 %93 to i1, !dbg !12696
  %_107 = xor i1 %_108, true, !dbg !12697
  br i1 %_107, label %bb81, label %bb86, !dbg !12697

bb86:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !12698
; call core::fmt::Formatter::write_str
  %_117 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10306, i64 12) #8, !dbg !12699
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_117) #8, !dbg !12699
  %95 = zext i1 %94 to i8, !dbg !12699
  store i8 %95, ptr %_116, align 1, !dbg !12699
  %96 = load i8, ptr %_116, align 1, !dbg !12699, !range !1608, !noundef !25
  %97 = trunc i8 %96 to i1, !dbg !12699
  %_119 = zext i1 %97 to i64, !dbg !12699
  %98 = icmp eq i64 %_119, 0, !dbg !12699
  br i1 %98, label %bb91, label %bb90, !dbg !12699

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_110 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !12700
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_110) #8, !dbg !12700
  %100 = zext i1 %99 to i8, !dbg !12700
  store i8 %100, ptr %_109, align 1, !dbg !12700
  %101 = load i8, ptr %_109, align 1, !dbg !12700, !range !1608, !noundef !25
  %102 = trunc i8 %101 to i1, !dbg !12700
  %_112 = zext i1 %102 to i64, !dbg !12700
  %103 = icmp eq i64 %_112, 0, !dbg !12700
  br i1 %103, label %bb86, label %bb85, !dbg !12700

bb85:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10293) #8, !dbg !12714
  %105 = zext i1 %104 to i8, !dbg !12714
  store i8 %105, ptr %0, align 1, !dbg !12714
  br label %bb143, !dbg !12714

bb84:                                             ; No predecessors!
  unreachable, !dbg !12700

bb90:                                             ; preds = %bb86
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10293) #8, !dbg !12715
  %107 = zext i1 %106 to i8, !dbg !12715
  store i8 %107, ptr %0, align 1, !dbg !12715
  br label %bb143, !dbg !12715

bb89:                                             ; No predecessors!
  unreachable, !dbg !12699

bb104:                                            ; preds = %bb99, %bb91
; call <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::RMP
  %_140 = call zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3RMP17h0ce16007931b36f0E"(ptr align 8 %self) #8, !dbg !12695
  br i1 %_140, label %bb106, label %bb117, !dbg !12695

bb93:                                             ; preds = %bb91
  %108 = load i8, ptr %first, align 1, !dbg !12696, !range !1608, !noundef !25
  %_125 = trunc i8 %108 to i1, !dbg !12696
  %_124 = xor i1 %_125, true, !dbg !12697
  br i1 %_124, label %bb94, label %bb99, !dbg !12697

bb99:                                             ; preds = %bb94, %bb93
  store i8 0, ptr %first, align 1, !dbg !12698
; call core::fmt::Formatter::write_str
  %_134 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10308, i64 3) #8, !dbg !12699
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_134) #8, !dbg !12699
  %110 = zext i1 %109 to i8, !dbg !12699
  store i8 %110, ptr %_133, align 1, !dbg !12699
  %111 = load i8, ptr %_133, align 1, !dbg !12699, !range !1608, !noundef !25
  %112 = trunc i8 %111 to i1, !dbg !12699
  %_136 = zext i1 %112 to i64, !dbg !12699
  %113 = icmp eq i64 %_136, 0, !dbg !12699
  br i1 %113, label %bb104, label %bb103, !dbg !12699

bb94:                                             ; preds = %bb93
; call core::fmt::Formatter::write_str
  %_127 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !12700
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_127) #8, !dbg !12700
  %115 = zext i1 %114 to i8, !dbg !12700
  store i8 %115, ptr %_126, align 1, !dbg !12700
  %116 = load i8, ptr %_126, align 1, !dbg !12700, !range !1608, !noundef !25
  %117 = trunc i8 %116 to i1, !dbg !12700
  %_129 = zext i1 %117 to i64, !dbg !12700
  %118 = icmp eq i64 %_129, 0, !dbg !12700
  br i1 %118, label %bb99, label %bb98, !dbg !12700

bb98:                                             ; preds = %bb94
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10293) #8, !dbg !12716
  %120 = zext i1 %119 to i8, !dbg !12716
  store i8 %120, ptr %0, align 1, !dbg !12716
  br label %bb143, !dbg !12716

bb97:                                             ; No predecessors!
  unreachable, !dbg !12700

bb103:                                            ; preds = %bb99
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10293) #8, !dbg !12717
  %122 = zext i1 %121 to i8, !dbg !12717
  store i8 %122, ptr %0, align 1, !dbg !12717
  br label %bb143, !dbg !12717

bb102:                                            ; No predecessors!
  unreachable, !dbg !12699

bb117:                                            ; preds = %bb112, %bb104
  %_158 = load i64, ptr %self, align 8, !dbg !12718, !noundef !25
; call x86_64::structures::idt::PageFaultErrorCode::all
  %123 = call i64 @_ZN6x86_6410structures3idt18PageFaultErrorCode3all17h383c98e767e90f64E() #8, !dbg !12719
  store i64 %123, ptr %_162, align 8, !dbg !12719
; call x86_64::structures::idt::PageFaultErrorCode::bits
  %_160 = call i64 @_ZN6x86_6410structures3idt18PageFaultErrorCode4bits17hf704ed4a71026771E(ptr align 8 %_162) #8, !dbg !12719
  %_159 = xor i64 %_160, -1, !dbg !12720
  %124 = and i64 %_158, %_159, !dbg !12718
  store i64 %124, ptr %extra_bits, align 8, !dbg !12718
  %125 = load i64, ptr %extra_bits, align 8, !dbg !12721, !noundef !25
  %126 = icmp eq i64 %125, 0, !dbg !12721
  br i1 %126, label %bb136, label %bb120, !dbg !12721

bb106:                                            ; preds = %bb104
  %127 = load i8, ptr %first, align 1, !dbg !12696, !range !1608, !noundef !25
  %_142 = trunc i8 %127 to i1, !dbg !12696
  %_141 = xor i1 %_142, true, !dbg !12697
  br i1 %_141, label %bb107, label %bb112, !dbg !12697

bb112:                                            ; preds = %bb107, %bb106
  store i8 0, ptr %first, align 1, !dbg !12698
; call core::fmt::Formatter::write_str
  %_151 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10310, i64 3) #8, !dbg !12699
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %128 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_151) #8, !dbg !12699
  %129 = zext i1 %128 to i8, !dbg !12699
  store i8 %129, ptr %_150, align 1, !dbg !12699
  %130 = load i8, ptr %_150, align 1, !dbg !12699, !range !1608, !noundef !25
  %131 = trunc i8 %130 to i1, !dbg !12699
  %_153 = zext i1 %131 to i64, !dbg !12699
  %132 = icmp eq i64 %_153, 0, !dbg !12699
  br i1 %132, label %bb117, label %bb116, !dbg !12699

bb107:                                            ; preds = %bb106
; call core::fmt::Formatter::write_str
  %_144 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !12700
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %133 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_144) #8, !dbg !12700
  %134 = zext i1 %133 to i8, !dbg !12700
  store i8 %134, ptr %_143, align 1, !dbg !12700
  %135 = load i8, ptr %_143, align 1, !dbg !12700, !range !1608, !noundef !25
  %136 = trunc i8 %135 to i1, !dbg !12700
  %_146 = zext i1 %136 to i64, !dbg !12700
  %137 = icmp eq i64 %_146, 0, !dbg !12700
  br i1 %137, label %bb112, label %bb111, !dbg !12700

bb111:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %138 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10293) #8, !dbg !12722
  %139 = zext i1 %138 to i8, !dbg !12722
  store i8 %139, ptr %0, align 1, !dbg !12722
  br label %bb143, !dbg !12722

bb110:                                            ; No predecessors!
  unreachable, !dbg !12700

bb116:                                            ; preds = %bb112
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %140 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10293) #8, !dbg !12723
  %141 = zext i1 %140 to i8, !dbg !12723
  store i8 %141, ptr %0, align 1, !dbg !12723
  br label %bb143, !dbg !12723

bb115:                                            ; No predecessors!
  unreachable, !dbg !12699

bb136:                                            ; preds = %bb129, %bb117
  %142 = load i8, ptr %first, align 1, !dbg !12724, !range !1608, !noundef !25
  %_186 = trunc i8 %142 to i1, !dbg !12724
  br i1 %_186, label %bb137, label %bb142, !dbg !12724

bb120:                                            ; preds = %bb117
  %143 = load i8, ptr %first, align 1, !dbg !12725, !range !1608, !noundef !25
  %_164 = trunc i8 %143 to i1, !dbg !12725
  %_163 = xor i1 %_164, true, !dbg !12726
  br i1 %_163, label %bb121, label %bb126, !dbg !12726

bb126:                                            ; preds = %bb121, %bb120
  store i8 0, ptr %first, align 1, !dbg !12727
; call core::fmt::Formatter::write_str
  %_173 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10466, i64 2) #8, !dbg !12728
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_173) #8, !dbg !12728
  %145 = zext i1 %144 to i8, !dbg !12728
  store i8 %145, ptr %_172, align 1, !dbg !12728
  %146 = load i8, ptr %_172, align 1, !dbg !12728, !range !1608, !noundef !25
  %147 = trunc i8 %146 to i1, !dbg !12728
  %_175 = zext i1 %147 to i64, !dbg !12728
  %148 = icmp eq i64 %_175, 0, !dbg !12728
  br i1 %148, label %bb129, label %bb131, !dbg !12728

bb121:                                            ; preds = %bb120
; call core::fmt::Formatter::write_str
  %_166 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !12729
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %149 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_166) #8, !dbg !12729
  %150 = zext i1 %149 to i8, !dbg !12729
  store i8 %150, ptr %_165, align 1, !dbg !12729
  %151 = load i8, ptr %_165, align 1, !dbg !12729, !range !1608, !noundef !25
  %152 = trunc i8 %151 to i1, !dbg !12729
  %_168 = zext i1 %152 to i64, !dbg !12729
  %153 = icmp eq i64 %_168, 0, !dbg !12729
  br i1 %153, label %bb126, label %bb125, !dbg !12729

bb125:                                            ; preds = %bb121
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %154 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10293) #8, !dbg !12730
  %155 = zext i1 %154 to i8, !dbg !12730
  store i8 %155, ptr %0, align 1, !dbg !12730
  br label %bb143, !dbg !12730

bb124:                                            ; No predecessors!
  unreachable, !dbg !12729

bb129:                                            ; preds = %bb126
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_180 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h5485057207139f05E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !12731
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %156 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_180) #8, !dbg !12731
  %157 = zext i1 %156 to i8, !dbg !12731
  store i8 %157, ptr %_179, align 1, !dbg !12731
  %158 = load i8, ptr %_179, align 1, !dbg !12731, !range !1608, !noundef !25
  %159 = trunc i8 %158 to i1, !dbg !12731
  %_182 = zext i1 %159 to i64, !dbg !12731
  %160 = icmp eq i64 %_182, 0, !dbg !12731
  br i1 %160, label %bb136, label %bb135, !dbg !12731

bb131:                                            ; preds = %bb126
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %161 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10293) #8, !dbg !12732
  %162 = zext i1 %161 to i8, !dbg !12732
  store i8 %162, ptr %0, align 1, !dbg !12732
  br label %bb143, !dbg !12732

bb130:                                            ; No predecessors!
  unreachable, !dbg !12728

bb135:                                            ; preds = %bb129
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %163 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10293) #8, !dbg !12733
  %164 = zext i1 %163 to i8, !dbg !12733
  store i8 %164, ptr %0, align 1, !dbg !12733
  br label %bb143, !dbg !12733

bb134:                                            ; No predecessors!
  unreachable, !dbg !12731

bb142:                                            ; preds = %bb137, %bb136
  store i8 0, ptr %0, align 1, !dbg !12734
  br label %bb143, !dbg !12702

bb137:                                            ; preds = %bb136
; call core::fmt::Formatter::write_str
  %_188 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10467, i64 7) #8, !dbg !12735
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %165 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_188) #8, !dbg !12735
  %166 = zext i1 %165 to i8, !dbg !12735
  store i8 %166, ptr %_187, align 1, !dbg !12735
  %167 = load i8, ptr %_187, align 1, !dbg !12735, !range !1608, !noundef !25
  %168 = trunc i8 %167 to i1, !dbg !12735
  %_190 = zext i1 %168 to i64, !dbg !12735
  %169 = icmp eq i64 %_190, 0, !dbg !12735
  br i1 %169, label %bb142, label %bb141, !dbg !12735

bb141:                                            ; preds = %bb137
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %170 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10293) #8, !dbg !12736
  %171 = zext i1 %170 to i8, !dbg !12736
  store i8 %171, ptr %0, align 1, !dbg !12736
  br label %bb143, !dbg !12736

bb140:                                            ; No predecessors!
  unreachable, !dbg !12735
}

; <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN81_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Binary$GT$3fmt17h73c9446a44a734eeE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12737 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12740, metadata !DIExpression()), !dbg !12742
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12741, metadata !DIExpression()), !dbg !12743
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17h1cdf9c3f5e3c04feE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12744
  ret i1 %0, !dbg !12745
}

; <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN80_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Octal$GT$3fmt17h0fd326dd58807c38E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12746 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12749, metadata !DIExpression()), !dbg !12751
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12750, metadata !DIExpression()), !dbg !12752
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hfab9ad2c8c6777b5E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12753
  ret i1 %0, !dbg !12754
}

; <x86_64::structures::idt::PageFaultErrorCode as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN83_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h3b35abab47708137E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12755 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12758, metadata !DIExpression()), !dbg !12760
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12759, metadata !DIExpression()), !dbg !12761
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h5485057207139f05E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12762
  ret i1 %0, !dbg !12763
}

; <x86_64::structures::idt::PageFaultErrorCode as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN83_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h221e6b1280494d3eE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12764 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12767, metadata !DIExpression()), !dbg !12769
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12768, metadata !DIExpression()), !dbg !12770
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h9ce4179746265d03E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !12771
  ret i1 %0, !dbg !12772
}

; x86_64::structures::idt::PageFaultErrorCode::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures3idt18PageFaultErrorCode3all17h383c98e767e90f64E() unnamed_addr #0 !dbg !12773 {
start:
  ret i64 2147516543, !dbg !12776
}

; x86_64::structures::idt::PageFaultErrorCode::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures3idt18PageFaultErrorCode4bits17hf704ed4a71026771E(ptr align 8 %self) unnamed_addr #0 !dbg !12777 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12781, metadata !DIExpression()), !dbg !12782
  %0 = load i64, ptr %self, align 8, !dbg !12783, !noundef !25
  ret i64 %0, !dbg !12784
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_VIOLATION
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20PROTECTION_VIOLATION17hd8512e39e8723787E"(ptr align 8 %self) unnamed_addr #0 !dbg !12785 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12791, metadata !DIExpression()), !dbg !12793
  br i1 false, label %bb1, label %bb2, !dbg !12793

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12793, !noundef !25
  %_3 = and i64 %_4, 1, !dbg !12793
  %1 = icmp eq i64 %_3, 1, !dbg !12793
  %2 = zext i1 %1 to i8, !dbg !12793
  store i8 %2, ptr %0, align 1, !dbg !12793
  br label %bb3, !dbg !12793

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12793
  br label %bb3, !dbg !12793

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12794, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !12794
  ret i1 %4, !dbg !12794
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::CAUSED_BY_WRITE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15CAUSED_BY_WRITE17h02c126a7ff5f39a6E"(ptr align 8 %self) unnamed_addr #0 !dbg !12795 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12797, metadata !DIExpression()), !dbg !12799
  br i1 false, label %bb1, label %bb2, !dbg !12799

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12799, !noundef !25
  %_3 = and i64 %_4, 2, !dbg !12799
  %1 = icmp eq i64 %_3, 2, !dbg !12799
  %2 = zext i1 %1 to i8, !dbg !12799
  store i8 %2, ptr %0, align 1, !dbg !12799
  br label %bb3, !dbg !12799

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12799
  br label %bb3, !dbg !12799

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12800, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !12800
  ret i1 %4, !dbg !12800
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::USER_MODE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9USER_MODE17hdd8ed03898f92badE"(ptr align 8 %self) unnamed_addr #0 !dbg !12801 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12803, metadata !DIExpression()), !dbg !12805
  br i1 false, label %bb1, label %bb2, !dbg !12805

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12805, !noundef !25
  %_3 = and i64 %_4, 4, !dbg !12805
  %1 = icmp eq i64 %_3, 4, !dbg !12805
  %2 = zext i1 %1 to i8, !dbg !12805
  store i8 %2, ptr %0, align 1, !dbg !12805
  br label %bb3, !dbg !12805

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12805
  br label %bb3, !dbg !12805

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12806, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !12806
  ret i1 %4, !dbg !12806
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::MALFORMED_TABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15MALFORMED_TABLE17h8dff41046075a62cE"(ptr align 8 %self) unnamed_addr #0 !dbg !12807 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12809, metadata !DIExpression()), !dbg !12811
  br i1 false, label %bb1, label %bb2, !dbg !12811

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12811, !noundef !25
  %_3 = and i64 %_4, 8, !dbg !12811
  %1 = icmp eq i64 %_3, 8, !dbg !12811
  %2 = zext i1 %1 to i8, !dbg !12811
  store i8 %2, ptr %0, align 1, !dbg !12811
  br label %bb3, !dbg !12811

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12811
  br label %bb3, !dbg !12811

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12812, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !12812
  ret i1 %4, !dbg !12812
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::INSTRUCTION_FETCH
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17INSTRUCTION_FETCH17h60a9e7c56a5c97f5E"(ptr align 8 %self) unnamed_addr #0 !dbg !12813 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12815, metadata !DIExpression()), !dbg !12817
  br i1 false, label %bb1, label %bb2, !dbg !12817

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12817, !noundef !25
  %_3 = and i64 %_4, 16, !dbg !12817
  %1 = icmp eq i64 %_3, 16, !dbg !12817
  %2 = zext i1 %1 to i8, !dbg !12817
  store i8 %2, ptr %0, align 1, !dbg !12817
  br label %bb3, !dbg !12817

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12817
  br label %bb3, !dbg !12817

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12818, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !12818
  ret i1 %4, !dbg !12818
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::PROTECTION_KEY
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PROTECTION_KEY17h5ec3985d56634dc9E"(ptr align 8 %self) unnamed_addr #0 !dbg !12819 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12821, metadata !DIExpression()), !dbg !12823
  br i1 false, label %bb1, label %bb2, !dbg !12823

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12823, !noundef !25
  %_3 = and i64 %_4, 32, !dbg !12823
  %1 = icmp eq i64 %_3, 32, !dbg !12823
  %2 = zext i1 %1 to i8, !dbg !12823
  store i8 %2, ptr %0, align 1, !dbg !12823
  br label %bb3, !dbg !12823

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12823
  br label %bb3, !dbg !12823

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12824, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !12824
  ret i1 %4, !dbg !12824
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::SHADOW_STACK
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12SHADOW_STACK17hea30951224d2e8e0E"(ptr align 8 %self) unnamed_addr #0 !dbg !12825 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12827, metadata !DIExpression()), !dbg !12829
  br i1 false, label %bb1, label %bb2, !dbg !12829

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12829, !noundef !25
  %_3 = and i64 %_4, 64, !dbg !12829
  %1 = icmp eq i64 %_3, 64, !dbg !12829
  %2 = zext i1 %1 to i8, !dbg !12829
  store i8 %2, ptr %0, align 1, !dbg !12829
  br label %bb3, !dbg !12829

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12829
  br label %bb3, !dbg !12829

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12830, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !12830
  ret i1 %4, !dbg !12830
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::SGX
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3SGX17h01704f285bcb1977E"(ptr align 8 %self) unnamed_addr #0 !dbg !12831 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12833, metadata !DIExpression()), !dbg !12835
  br i1 false, label %bb1, label %bb2, !dbg !12835

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12835, !noundef !25
  %_3 = and i64 %_4, 32768, !dbg !12835
  %1 = icmp eq i64 %_3, 32768, !dbg !12835
  %2 = zext i1 %1 to i8, !dbg !12835
  store i8 %2, ptr %0, align 1, !dbg !12835
  br label %bb3, !dbg !12835

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12835
  br label %bb3, !dbg !12835

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12836, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !12836
  ret i1 %4, !dbg !12836
}

; <x86_64::structures::idt::PageFaultErrorCode as <x86_64::structures::idt::PageFaultErrorCode as core::fmt::Debug>::fmt::__BitFlags>::RMP
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3RMP17h0ce16007931b36f0E"(ptr align 8 %self) unnamed_addr #0 !dbg !12837 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12839, metadata !DIExpression()), !dbg !12841
  br i1 false, label %bb1, label %bb2, !dbg !12841

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !12841, !noundef !25
  %_3 = and i64 %_4, 2147483648, !dbg !12841
  %1 = icmp eq i64 %_3, 2147483648, !dbg !12841
  %2 = zext i1 %1 to i8, !dbg !12841
  store i8 %2, ptr %0, align 1, !dbg !12841
  br label %bb3, !dbg !12841

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !12841
  br label %bb3, !dbg !12841

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !12842, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !12842
  ret i1 %4, !dbg !12842
}

; <x86_64::structures::idt::DescriptorTable as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN77_$LT$x86_64..structures..idt..DescriptorTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h9b1d93d0588df9fcE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12843 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12849, metadata !DIExpression()), !dbg !12851
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12850, metadata !DIExpression()), !dbg !12851
  %0 = load i8, ptr %self, align 1, !dbg !12851, !range !5836, !noundef !25
  %_4 = zext i8 %0 to i64, !dbg !12851
  switch i64 %_4, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb1
  ], !dbg !12851

bb2:                                              ; preds = %start
  unreachable, !dbg !12851

bb3:                                              ; preds = %start
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12851
  store ptr @alloc10316, ptr %1, align 8, !dbg !12851
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12851
  store i64 3, ptr %2, align 8, !dbg !12851
  br label %bb5, !dbg !12852

bb4:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12851
  store ptr @alloc10315, ptr %3, align 8, !dbg !12851
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12851
  store i64 3, ptr %4, align 8, !dbg !12851
  br label %bb5, !dbg !12852

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12851
  store ptr @alloc10314, ptr %5, align 8, !dbg !12851
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12851
  store i64 3, ptr %6, align 8, !dbg !12851
  br label %bb5, !dbg !12852

bb5:                                              ; preds = %bb3, %bb4, %bb1
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12851
  %8 = load ptr, ptr %7, align 8, !dbg !12851, !nonnull !25, !align !1581, !noundef !25
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12851
  %10 = load i64, ptr %9, align 8, !dbg !12851, !noundef !25
; call core::fmt::Formatter::write_str
  %11 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 %8, i64 %10) #8, !dbg !12851
  ret i1 %11, !dbg !12853
}

; <x86_64::structures::idt::ExceptionVector as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN77_$LT$x86_64..structures..idt..ExceptionVector$u20$as$u20$core..fmt..Debug$GT$3fmt17he8dbaf069d2099cdE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12854 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12860, metadata !DIExpression()), !dbg !12862
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12861, metadata !DIExpression()), !dbg !12862
  %_4 = load i8, ptr %self, align 1, !dbg !12862, !range !12863, !noundef !25
  switch i8 %_4, label %bb2 [
    i8 0, label %bb3
    i8 1, label %bb4
    i8 2, label %bb5
    i8 3, label %bb6
    i8 4, label %bb7
    i8 5, label %bb8
    i8 6, label %bb9
    i8 7, label %bb10
    i8 8, label %bb11
    i8 10, label %bb12
    i8 11, label %bb13
    i8 12, label %bb14
    i8 13, label %bb15
    i8 14, label %bb16
    i8 16, label %bb17
    i8 17, label %bb18
    i8 18, label %bb19
    i8 19, label %bb20
    i8 20, label %bb21
    i8 21, label %bb22
    i8 28, label %bb23
    i8 29, label %bb24
    i8 30, label %bb1
  ], !dbg !12862

bb2:                                              ; preds = %start
  unreachable, !dbg !12862

bb3:                                              ; preds = %start
  %0 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12862
  store ptr @alloc10339, ptr %0, align 8, !dbg !12862
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12862
  store i64 8, ptr %1, align 8, !dbg !12862
  br label %bb25, !dbg !12864

bb4:                                              ; preds = %start
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12862
  store ptr @alloc10338, ptr %2, align 8, !dbg !12862
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12862
  store i64 5, ptr %3, align 8, !dbg !12862
  br label %bb25, !dbg !12864

bb5:                                              ; preds = %start
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12862
  store ptr @alloc10337, ptr %4, align 8, !dbg !12862
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12862
  store i64 20, ptr %5, align 8, !dbg !12862
  br label %bb25, !dbg !12864

bb6:                                              ; preds = %start
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12862
  store ptr @alloc10336, ptr %6, align 8, !dbg !12862
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12862
  store i64 10, ptr %7, align 8, !dbg !12862
  br label %bb25, !dbg !12864

bb7:                                              ; preds = %start
  %8 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12862
  store ptr @alloc10335, ptr %8, align 8, !dbg !12862
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12862
  store i64 8, ptr %9, align 8, !dbg !12862
  br label %bb25, !dbg !12864

bb8:                                              ; preds = %start
  %10 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12862
  store ptr @alloc10334, ptr %10, align 8, !dbg !12862
  %11 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12862
  store i64 10, ptr %11, align 8, !dbg !12862
  br label %bb25, !dbg !12864

bb9:                                              ; preds = %start
  %12 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12862
  store ptr @alloc10333, ptr %12, align 8, !dbg !12862
  %13 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12862
  store i64 13, ptr %13, align 8, !dbg !12862
  br label %bb25, !dbg !12864

bb10:                                             ; preds = %start
  %14 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12862
  store ptr @alloc10332, ptr %14, align 8, !dbg !12862
  %15 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12862
  store i64 18, ptr %15, align 8, !dbg !12862
  br label %bb25, !dbg !12864

bb11:                                             ; preds = %start
  %16 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12862
  store ptr @alloc10331, ptr %16, align 8, !dbg !12862
  %17 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12862
  store i64 6, ptr %17, align 8, !dbg !12862
  br label %bb25, !dbg !12864

bb12:                                             ; preds = %start
  %18 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12862
  store ptr @alloc10330, ptr %18, align 8, !dbg !12862
  %19 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12862
  store i64 10, ptr %19, align 8, !dbg !12862
  br label %bb25, !dbg !12864

bb13:                                             ; preds = %start
  %20 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12862
  store ptr @alloc10329, ptr %20, align 8, !dbg !12862
  %21 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12862
  store i64 17, ptr %21, align 8, !dbg !12862
  br label %bb25, !dbg !12864

bb14:                                             ; preds = %start
  %22 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12862
  store ptr @alloc10328, ptr %22, align 8, !dbg !12862
  %23 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12862
  store i64 5, ptr %23, align 8, !dbg !12862
  br label %bb25, !dbg !12864

bb15:                                             ; preds = %start
  %24 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12862
  store ptr @alloc10327, ptr %24, align 8, !dbg !12862
  %25 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12862
  store i64 17, ptr %25, align 8, !dbg !12862
  br label %bb25, !dbg !12864

bb16:                                             ; preds = %start
  %26 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12862
  store ptr @alloc10326, ptr %26, align 8, !dbg !12862
  %27 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12862
  store i64 4, ptr %27, align 8, !dbg !12862
  br label %bb25, !dbg !12864

bb17:                                             ; preds = %start
  %28 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12862
  store ptr @alloc10325, ptr %28, align 8, !dbg !12862
  %29 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12862
  store i64 16, ptr %29, align 8, !dbg !12862
  br label %bb25, !dbg !12864

bb18:                                             ; preds = %start
  %30 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12862
  store ptr @alloc10324, ptr %30, align 8, !dbg !12862
  %31 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12862
  store i64 14, ptr %31, align 8, !dbg !12862
  br label %bb25, !dbg !12864

bb19:                                             ; preds = %start
  %32 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12862
  store ptr @alloc10323, ptr %32, align 8, !dbg !12862
  %33 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12862
  store i64 12, ptr %33, align 8, !dbg !12862
  br label %bb25, !dbg !12864

bb20:                                             ; preds = %start
  %34 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12862
  store ptr @alloc10322, ptr %34, align 8, !dbg !12862
  %35 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12862
  store i64 17, ptr %35, align 8, !dbg !12862
  br label %bb25, !dbg !12864

bb21:                                             ; preds = %start
  %36 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12862
  store ptr @alloc10321, ptr %36, align 8, !dbg !12862
  %37 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12862
  store i64 14, ptr %37, align 8, !dbg !12862
  br label %bb25, !dbg !12864

bb22:                                             ; preds = %start
  %38 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12862
  store ptr @alloc10320, ptr %38, align 8, !dbg !12862
  %39 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12862
  store i64 17, ptr %39, align 8, !dbg !12862
  br label %bb25, !dbg !12864

bb23:                                             ; preds = %start
  %40 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12862
  store ptr @alloc10319, ptr %40, align 8, !dbg !12862
  %41 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12862
  store i64 19, ptr %41, align 8, !dbg !12862
  br label %bb25, !dbg !12864

bb24:                                             ; preds = %start
  %42 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12862
  store ptr @alloc10318, ptr %42, align 8, !dbg !12862
  %43 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12862
  store i64 16, ptr %43, align 8, !dbg !12862
  br label %bb25, !dbg !12864

bb1:                                              ; preds = %start
  %44 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12862
  store ptr @alloc10317, ptr %44, align 8, !dbg !12862
  %45 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12862
  store i64 8, ptr %45, align 8, !dbg !12862
  br label %bb25, !dbg !12864

bb25:                                             ; preds = %bb3, %bb4, %bb5, %bb6, %bb7, %bb8, %bb9, %bb10, %bb11, %bb12, %bb13, %bb14, %bb15, %bb16, %bb17, %bb18, %bb19, %bb20, %bb21, %bb22, %bb23, %bb24, %bb1
  %46 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12862
  %47 = load ptr, ptr %46, align 8, !dbg !12862, !nonnull !25, !align !1581, !noundef !25
  %48 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12862
  %49 = load i64, ptr %48, align 8, !dbg !12862, !noundef !25
; call core::fmt::Formatter::write_str
  %50 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 %47, i64 %49) #8, !dbg !12862
  ret i1 %50, !dbg !12865
}

; x86_64::structures::paging::frame::PhysFrame<S>::from_start_address_unchecked
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17h4fccd1537e4d0c61E"(i64 %start_address) unnamed_addr #0 !dbg !12866 {
start:
  %start_address.dbg.spill = alloca i64, align 8
  %0 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  store i64 %start_address, ptr %start_address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %start_address.dbg.spill, metadata !12868, metadata !DIExpression()), !dbg !12869
  store i64 %start_address, ptr %0, align 8, !dbg !12870
  %1 = load i64, ptr %0, align 8, !dbg !12871
  ret i64 %1, !dbg !12871
}

; x86_64::structures::paging::frame::PhysFrame<S>::from_start_address_unchecked
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17h72ba6b29d3c50223E"(i64 %start_address) unnamed_addr #0 !dbg !12872 {
start:
  %start_address.dbg.spill = alloca i64, align 8
  %0 = alloca %"structures::paging::frame::PhysFrame", align 8
  store i64 %start_address, ptr %start_address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %start_address.dbg.spill, metadata !12874, metadata !DIExpression()), !dbg !12875
  store i64 %start_address, ptr %0, align 8, !dbg !12876
  %1 = load i64, ptr %0, align 8, !dbg !12877
  ret i64 %1, !dbg !12877
}

; x86_64::structures::paging::frame::PhysFrame<S>::from_start_address_unchecked
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17ha6fd6e2989286a70E"(i64 %start_address) unnamed_addr #0 !dbg !12878 {
start:
  %start_address.dbg.spill = alloca i64, align 8
  %0 = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  store i64 %start_address, ptr %start_address.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %start_address.dbg.spill, metadata !12880, metadata !DIExpression()), !dbg !12881
  store i64 %start_address, ptr %0, align 8, !dbg !12882
  %1 = load i64, ptr %0, align 8, !dbg !12883
  ret i64 %1, !dbg !12883
}

; x86_64::structures::paging::frame::PhysFrame<S>::start_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17h2dfe11c0f4f8ea8eE"(i64 %0) unnamed_addr #0 !dbg !12884 {
start:
  %1 = alloca i64, align 8
  %self = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !12888, metadata !DIExpression()), !dbg !12889
  %2 = load i64, ptr %self, align 8, !dbg !12890, !noundef !25
  ret i64 %2, !dbg !12891
}

; x86_64::structures::paging::frame::PhysFrame<S>::start_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17hc5aae1c365de2295E"(i64 %0) unnamed_addr #0 !dbg !12892 {
start:
  %1 = alloca i64, align 8
  %self = alloca %"structures::paging::frame::PhysFrame<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !12896, metadata !DIExpression()), !dbg !12897
  %2 = load i64, ptr %self, align 8, !dbg !12898, !noundef !25
  ret i64 %2, !dbg !12899
}

; x86_64::structures::paging::frame::PhysFrame<S>::start_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17hf921eb6330b2e325E"(i64 %0) unnamed_addr #0 !dbg !12900 {
start:
  %1 = alloca i64, align 8
  %self = alloca %"structures::paging::frame::PhysFrame", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !12904, metadata !DIExpression()), !dbg !12905
  %2 = load i64, ptr %self, align 8, !dbg !12906, !noundef !25
  ret i64 %2, !dbg !12907
}

; <x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<P> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN116_$LT$x86_64..structures..paging..mapper..mapped_page_table..MappedPageTable$LT$P$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hf95cf0f32c2fdc7cE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12908 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_10 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12913, metadata !DIExpression()), !dbg !12915
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12914, metadata !DIExpression()), !dbg !12915
  %0 = getelementptr inbounds { i64, ptr }, ptr %self, i32 0, i32 1, !dbg !12916
  store ptr %0, ptr %_10, align 8, !dbg !12916
; call core::fmt::Formatter::debug_struct_field2_finish
  %1 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field2_finish17h449c2a7656cafde6E(ptr align 8 %f, ptr align 1 @alloc10340, i64 15, ptr align 1 @alloc10341, i64 17, ptr align 1 %self, ptr align 8 @vtable.y, ptr align 1 @alloc10345, i64 13, ptr align 1 %_10, ptr align 8 @vtable.z) #8, !dbg !12915
  ret i1 %1, !dbg !12917
}

; <x86_64::structures::paging::mapper::mapped_page_table::PageTableWalker<P> as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN116_$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableWalker$LT$P$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h394b6fd5cf84717fE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12918 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_7 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12924, metadata !DIExpression()), !dbg !12926
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12925, metadata !DIExpression()), !dbg !12926
  store ptr %self, ptr %_7, align 8, !dbg !12927
; call core::fmt::Formatter::debug_struct_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field1_finish17h16302ab14b4e4aceE(ptr align 8 %f, ptr align 1 @alloc10349, i64 15, ptr align 1 @alloc10350, i64 24, ptr align 1 %_7, ptr align 8 @vtable.A) #8, !dbg !12926
  ret i1 %0, !dbg !12928
}

; <x86_64::structures::paging::mapper::mapped_page_table::PageTableWalkError as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN110_$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableWalkError$u20$as$u20$core..fmt..Debug$GT$3fmt17h24f439333ae65feaE"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12929 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12935, metadata !DIExpression()), !dbg !12937
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12936, metadata !DIExpression()), !dbg !12937
  %0 = load i8, ptr %self, align 1, !dbg !12937, !range !1608, !noundef !25
  %1 = trunc i8 %0 to i1, !dbg !12937
  %_4 = zext i1 %1 to i64, !dbg !12937
  %2 = icmp eq i64 %_4, 0, !dbg !12937
  br i1 %2, label %bb3, label %bb1, !dbg !12937

bb3:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12937
  store ptr @alloc10380, ptr %3, align 8, !dbg !12937
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12937
  store i64 9, ptr %4, align 8, !dbg !12937
  br label %bb4, !dbg !12938

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12937
  store ptr @alloc10357, ptr %5, align 8, !dbg !12937
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12937
  store i64 16, ptr %6, align 8, !dbg !12937
  br label %bb4, !dbg !12938

bb2:                                              ; No predecessors!
  unreachable, !dbg !12937

bb4:                                              ; preds = %bb3, %bb1
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12937
  %8 = load ptr, ptr %7, align 8, !dbg !12937, !nonnull !25, !align !1581, !noundef !25
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12937
  %10 = load i64, ptr %9, align 8, !dbg !12937, !noundef !25
; call core::fmt::Formatter::write_str
  %11 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 %8, i64 %10) #8, !dbg !12937
  ret i1 %11, !dbg !12939
}

; <x86_64::structures::paging::mapper::mapped_page_table::PageTableCreateError as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN112_$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableCreateError$u20$as$u20$core..fmt..Debug$GT$3fmt17h7b0822dce4c3c2d8E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12940 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12946, metadata !DIExpression()), !dbg !12948
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12947, metadata !DIExpression()), !dbg !12948
  %0 = load i8, ptr %self, align 1, !dbg !12948, !range !1608, !noundef !25
  %1 = trunc i8 %0 to i1, !dbg !12948
  %_4 = zext i1 %1 to i64, !dbg !12948
  %2 = icmp eq i64 %_4, 0, !dbg !12948
  br i1 %2, label %bb3, label %bb1, !dbg !12948

bb3:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12948
  store ptr @alloc10357, ptr %3, align 8, !dbg !12948
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12948
  store i64 16, ptr %4, align 8, !dbg !12948
  br label %bb4, !dbg !12949

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12948
  store ptr @alloc10356, ptr %5, align 8, !dbg !12948
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12948
  store i64 21, ptr %6, align 8, !dbg !12948
  br label %bb4, !dbg !12949

bb2:                                              ; No predecessors!
  unreachable, !dbg !12948

bb4:                                              ; preds = %bb3, %bb1
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12948
  %8 = load ptr, ptr %7, align 8, !dbg !12948, !nonnull !25, !align !1581, !noundef !25
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12948
  %10 = load i64, ptr %9, align 8, !dbg !12948, !noundef !25
; call core::fmt::Formatter::write_str
  %11 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 %8, i64 %10) #8, !dbg !12948
  ret i1 %11, !dbg !12950
}

; <x86_64::structures::paging::mapper::offset_page_table::OffsetPageTable as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN107_$LT$x86_64..structures..paging..mapper..offset_page_table..OffsetPageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h1e29ec21a6eca51dE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12951 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_7 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12956, metadata !DIExpression()), !dbg !12958
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12957, metadata !DIExpression()), !dbg !12958
  store ptr %self, ptr %_7, align 8, !dbg !12959
; call core::fmt::Formatter::debug_struct_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field1_finish17h16302ab14b4e4aceE(ptr align 8 %f, ptr align 1 @alloc10358, i64 15, ptr align 1 @alloc10359, i64 5, ptr align 1 %_7, ptr align 8 @vtable.B) #8, !dbg !12958
  ret i1 %0, !dbg !12960
}

; <x86_64::structures::paging::mapper::offset_page_table::PhysOffset as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN102_$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$u20$as$u20$core..fmt..Debug$GT$3fmt17h6a703eee7658207bE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12961 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_7 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12966, metadata !DIExpression()), !dbg !12968
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12967, metadata !DIExpression()), !dbg !12968
  store ptr %self, ptr %_7, align 8, !dbg !12969
; call core::fmt::Formatter::debug_struct_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field1_finish17h16302ab14b4e4aceE(ptr align 8 %f, ptr align 1 @alloc10363, i64 10, ptr align 1 @alloc10386, i64 6, ptr align 1 %_7, ptr align 8 @vtable.4) #8, !dbg !12968
  ret i1 %0, !dbg !12970
}

; <x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN113_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17hafdb4f7eba0bc216E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12971 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_10 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12976, metadata !DIExpression()), !dbg !12978
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12977, metadata !DIExpression()), !dbg !12978
  %0 = getelementptr inbounds { ptr, i16 }, ptr %self, i32 0, i32 1, !dbg !12979
  store ptr %0, ptr %_10, align 8, !dbg !12979
; call core::fmt::Formatter::debug_struct_field2_finish
  %1 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field2_finish17h449c2a7656cafde6E(ptr align 8 %f, ptr align 1 @alloc10365, i64 18, ptr align 1 @alloc10366, i64 2, ptr align 1 %self, ptr align 8 @vtable.C, ptr align 1 @alloc10370, i64 15, ptr align 1 %_10, ptr align 8 @vtable.D) #8, !dbg !12978
  ret i1 %1, !dbg !12980
}

; <x86_64::structures::paging::mapper::recursive_page_table::InvalidPageTable as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN111_$LT$x86_64..structures..paging..mapper..recursive_page_table..InvalidPageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h308b94dd3d07f089E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12981 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12984, metadata !DIExpression()), !dbg !12986
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12985, metadata !DIExpression()), !dbg !12986
  %0 = load i8, ptr %self, align 1, !dbg !12986, !range !1608, !noundef !25
  %1 = trunc i8 %0 to i1, !dbg !12986
  %_4 = zext i1 %1 to i64, !dbg !12986
  %2 = icmp eq i64 %_4, 0, !dbg !12986
  br i1 %2, label %bb3, label %bb1, !dbg !12986

bb3:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12986
  store ptr @alloc10375, ptr %3, align 8, !dbg !12986
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12986
  store i64 12, ptr %4, align 8, !dbg !12986
  br label %bb4, !dbg !12987

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12986
  store ptr @alloc10374, ptr %5, align 8, !dbg !12986
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12986
  store i64 9, ptr %6, align 8, !dbg !12986
  br label %bb4, !dbg !12987

bb2:                                              ; No predecessors!
  unreachable, !dbg !12986

bb4:                                              ; preds = %bb3, %bb1
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !12986
  %8 = load ptr, ptr %7, align 8, !dbg !12986, !nonnull !25, !align !1581, !noundef !25
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !12986
  %10 = load i64, ptr %9, align 8, !dbg !12986, !noundef !25
; call core::fmt::Formatter::write_str
  %11 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 %8, i64 %10) #8, !dbg !12986
  ret i1 %11, !dbg !12988
}

; <x86_64::structures::paging::mapper::TranslateResult as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN88_$LT$x86_64..structures..paging..mapper..TranslateResult$u20$as$u20$core..fmt..Debug$GT$3fmt17hbffa31886115d343E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !12989 {
start:
  %__self_1.dbg.spill = alloca ptr, align 8
  %__self_0.dbg.spill = alloca ptr, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %__self_0 = alloca ptr, align 8
  %__self_2 = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !12995, metadata !DIExpression()), !dbg !13003
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !12996, metadata !DIExpression()), !dbg !13003
  call void @llvm.dbg.declare(metadata ptr %__self_2, metadata !13000, metadata !DIExpression()), !dbg !13004
  call void @llvm.dbg.declare(metadata ptr %__self_0, metadata !13001, metadata !DIExpression()), !dbg !13005
  %1 = load i64, ptr %self, align 8, !dbg !13003, !range !13006, !noundef !25
  %2 = icmp uge i64 %1, 3, !dbg !13003
  %3 = add i64 %1, -2, !dbg !13003
  %_3 = select i1 %2, i64 %3, i64 0, !dbg !13003
  switch i64 %_3, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb1
  ], !dbg !13003

bb2:                                              ; preds = %start
  unreachable, !dbg !13003

bb3:                                              ; preds = %start
  store ptr %self, ptr %__self_0.dbg.spill, align 8, !dbg !13007
  call void @llvm.dbg.declare(metadata ptr %__self_0.dbg.spill, metadata !12997, metadata !DIExpression()), !dbg !13008
  %__self_1 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %self, i32 0, i32 1, !dbg !13009
  store ptr %__self_1, ptr %__self_1.dbg.spill, align 8, !dbg !13009
  call void @llvm.dbg.declare(metadata ptr %__self_1.dbg.spill, metadata !12999, metadata !DIExpression()), !dbg !13010
  %4 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::Mapped", ptr %self, i32 0, i32 2, !dbg !13011
  store ptr %4, ptr %__self_2, align 8, !dbg !13011
; call core::fmt::Formatter::debug_struct_field3_finish
  %5 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field3_finish17hebdb46b8b8ea7783E(ptr align 8 %f, ptr align 1 @alloc10381, i64 6, ptr align 1 @alloc10382, i64 5, ptr align 1 %self, ptr align 8 @vtable.F, ptr align 1 @alloc10386, i64 6, ptr align 1 %__self_1, ptr align 8 @vtable.f, ptr align 1 @alloc10387, i64 5, ptr align 1 %__self_2, ptr align 8 @vtable.G) #8, !dbg !13012
  %6 = zext i1 %5 to i8, !dbg !13012
  store i8 %6, ptr %0, align 1, !dbg !13012
  br label %bb5, !dbg !13012

bb4:                                              ; preds = %start
; call core::fmt::Formatter::write_str
  %7 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10380, i64 9) #8, !dbg !13003
  %8 = zext i1 %7 to i8, !dbg !13003
  store i8 %8, ptr %0, align 1, !dbg !13003
  br label %bb5, !dbg !13003

bb1:                                              ; preds = %start
  %9 = getelementptr inbounds %"structures::paging::mapper::TranslateResult::InvalidFrameAddress", ptr %self, i32 0, i32 1, !dbg !13013
  store ptr %9, ptr %__self_0, align 8, !dbg !13013
; call core::fmt::Formatter::debug_tuple_field1_finish
  %10 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17hce8c8f98366d2523E(ptr align 8 %f, ptr align 1 @alloc10409, i64 19, ptr align 1 %__self_0, ptr align 8 @vtable.E) #8, !dbg !13014
  %11 = zext i1 %10 to i8, !dbg !13014
  store i8 %11, ptr %0, align 1, !dbg !13014
  br label %bb5, !dbg !13014

bb5:                                              ; preds = %bb3, %bb4, %bb1
  %12 = load i8, ptr %0, align 1, !dbg !13015, !range !1608, !noundef !25
  %13 = trunc i8 %12 to i1, !dbg !13015
  ret i1 %13, !dbg !13015
}

; <x86_64::structures::paging::mapper::MappedFrame as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN84_$LT$x86_64..structures..paging..mapper..MappedFrame$u20$as$u20$core..fmt..Debug$GT$3fmt17hc7d9d29edf29986dE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13016 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %__self_02 = alloca ptr, align 8
  %__self_01 = alloca ptr, align 8
  %__self_0 = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13021, metadata !DIExpression()), !dbg !13029
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13022, metadata !DIExpression()), !dbg !13029
  call void @llvm.dbg.declare(metadata ptr %__self_0, metadata !13023, metadata !DIExpression()), !dbg !13030
  call void @llvm.dbg.declare(metadata ptr %__self_01, metadata !13025, metadata !DIExpression()), !dbg !13031
  call void @llvm.dbg.declare(metadata ptr %__self_02, metadata !13027, metadata !DIExpression()), !dbg !13032
  %_3 = load i64, ptr %self, align 8, !dbg !13029, !range !933, !noundef !25
  switch i64 %_3, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb1
  ], !dbg !13029

bb2:                                              ; preds = %start
  unreachable, !dbg !13029

bb3:                                              ; preds = %start
  %1 = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size4KiB", ptr %self, i32 0, i32 1, !dbg !13033
  store ptr %1, ptr %__self_0, align 8, !dbg !13033
; call core::fmt::Formatter::debug_tuple_field1_finish
  %2 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17hce8c8f98366d2523E(ptr align 8 %f, ptr align 1 @alloc10399, i64 8, ptr align 1 %__self_0, ptr align 8 @vtable.J) #8, !dbg !13034
  %3 = zext i1 %2 to i8, !dbg !13034
  store i8 %3, ptr %0, align 1, !dbg !13034
  br label %bb5, !dbg !13034

bb4:                                              ; preds = %start
  %4 = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size2MiB", ptr %self, i32 0, i32 1, !dbg !13035
  store ptr %4, ptr %__self_01, align 8, !dbg !13035
; call core::fmt::Formatter::debug_tuple_field1_finish
  %5 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17hce8c8f98366d2523E(ptr align 8 %f, ptr align 1 @alloc10395, i64 8, ptr align 1 %__self_01, ptr align 8 @vtable.I) #8, !dbg !13036
  %6 = zext i1 %5 to i8, !dbg !13036
  store i8 %6, ptr %0, align 1, !dbg !13036
  br label %bb5, !dbg !13036

bb1:                                              ; preds = %start
  %7 = getelementptr inbounds %"structures::paging::mapper::MappedFrame::Size1GiB", ptr %self, i32 0, i32 1, !dbg !13037
  store ptr %7, ptr %__self_02, align 8, !dbg !13037
; call core::fmt::Formatter::debug_tuple_field1_finish
  %8 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17hce8c8f98366d2523E(ptr align 8 %f, ptr align 1 @alloc10391, i64 8, ptr align 1 %__self_02, ptr align 8 @vtable.H) #8, !dbg !13038
  %9 = zext i1 %8 to i8, !dbg !13038
  store i8 %9, ptr %0, align 1, !dbg !13038
  br label %bb5, !dbg !13038

bb5:                                              ; preds = %bb3, %bb4, %bb1
  %10 = load i8, ptr %0, align 1, !dbg !13039, !range !1608, !noundef !25
  %11 = trunc i8 %10 to i1, !dbg !13039
  ret i1 %11, !dbg !13039
}

; <x86_64::structures::paging::mapper::MapperFlushAll as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN87_$LT$x86_64..structures..paging..mapper..MapperFlushAll$u20$as$u20$core..fmt..Debug$GT$3fmt17hb3a9a1aa4c6da949E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13040 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13046, metadata !DIExpression()), !dbg !13048
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13047, metadata !DIExpression()), !dbg !13048
  store ptr %self, ptr %_6, align 8, !dbg !13049
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17hce8c8f98366d2523E(ptr align 8 %f, ptr align 1 @alloc10403, i64 14, ptr align 1 %_6, ptr align 8 @vtable.l) #8, !dbg !13048
  ret i1 %0, !dbg !13050
}

; <x86_64::structures::paging::mapper::UnmapError as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN83_$LT$x86_64..structures..paging..mapper..UnmapError$u20$as$u20$core..fmt..Debug$GT$3fmt17h95bcf290f61cc5d5E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13051 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %__self_0 = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13057, metadata !DIExpression()), !dbg !13061
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13058, metadata !DIExpression()), !dbg !13061
  call void @llvm.dbg.declare(metadata ptr %__self_0, metadata !13059, metadata !DIExpression()), !dbg !13062
  %_3 = load i64, ptr %self, align 8, !dbg !13061, !range !933, !noundef !25
  switch i64 %_3, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb1
  ], !dbg !13061

bb2:                                              ; preds = %start
  unreachable, !dbg !13061

bb3:                                              ; preds = %start
; call core::fmt::Formatter::write_str
  %1 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10410, i64 19) #8, !dbg !13061
  %2 = zext i1 %1 to i8, !dbg !13061
  store i8 %2, ptr %0, align 1, !dbg !13061
  br label %bb5, !dbg !13061

bb4:                                              ; preds = %start
; call core::fmt::Formatter::write_str
  %3 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10411, i64 13) #8, !dbg !13061
  %4 = zext i1 %3 to i8, !dbg !13061
  store i8 %4, ptr %0, align 1, !dbg !13061
  br label %bb5, !dbg !13061

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !13063
  store ptr %5, ptr %__self_0, align 8, !dbg !13063
; call core::fmt::Formatter::debug_tuple_field1_finish
  %6 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17hce8c8f98366d2523E(ptr align 8 %f, ptr align 1 @alloc10409, i64 19, ptr align 1 %__self_0, ptr align 8 @vtable.E) #8, !dbg !13064
  %7 = zext i1 %6 to i8, !dbg !13064
  store i8 %7, ptr %0, align 1, !dbg !13064
  br label %bb5, !dbg !13064

bb5:                                              ; preds = %bb3, %bb4, %bb1
  %8 = load i8, ptr %0, align 1, !dbg !13065, !range !1608, !noundef !25
  %9 = trunc i8 %8 to i1, !dbg !13065
  ret i1 %9, !dbg !13065
}

; <x86_64::structures::paging::mapper::FlagUpdateError as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN88_$LT$x86_64..structures..paging..mapper..FlagUpdateError$u20$as$u20$core..fmt..Debug$GT$3fmt17h36bea11a1723a700E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13066 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13072, metadata !DIExpression()), !dbg !13074
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13073, metadata !DIExpression()), !dbg !13074
  %0 = load i8, ptr %self, align 1, !dbg !13074, !range !1608, !noundef !25
  %1 = trunc i8 %0 to i1, !dbg !13074
  %_4 = zext i1 %1 to i64, !dbg !13074
  %2 = icmp eq i64 %_4, 0, !dbg !13074
  br i1 %2, label %bb3, label %bb1, !dbg !13074

bb3:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13074
  store ptr @alloc10411, ptr %3, align 8, !dbg !13074
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13074
  store i64 13, ptr %4, align 8, !dbg !13074
  br label %bb4, !dbg !13075

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13074
  store ptr @alloc10410, ptr %5, align 8, !dbg !13074
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13074
  store i64 19, ptr %6, align 8, !dbg !13074
  br label %bb4, !dbg !13075

bb2:                                              ; No predecessors!
  unreachable, !dbg !13074

bb4:                                              ; preds = %bb3, %bb1
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13074
  %8 = load ptr, ptr %7, align 8, !dbg !13074, !nonnull !25, !align !1581, !noundef !25
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13074
  %10 = load i64, ptr %9, align 8, !dbg !13074, !noundef !25
; call core::fmt::Formatter::write_str
  %11 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 %8, i64 %10) #8, !dbg !13074
  ret i1 %11, !dbg !13076
}

; <x86_64::structures::paging::mapper::TranslateError as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN87_$LT$x86_64..structures..paging..mapper..TranslateError$u20$as$u20$core..fmt..Debug$GT$3fmt17h72ed24f05d0b8aabE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13077 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %__self_0 = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13083, metadata !DIExpression()), !dbg !13087
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13084, metadata !DIExpression()), !dbg !13087
  call void @llvm.dbg.declare(metadata ptr %__self_0, metadata !13085, metadata !DIExpression()), !dbg !13088
  %_3 = load i64, ptr %self, align 8, !dbg !13087, !range !933, !noundef !25
  switch i64 %_3, label %bb2 [
    i64 0, label %bb3
    i64 1, label %bb4
    i64 2, label %bb1
  ], !dbg !13087

bb2:                                              ; preds = %start
  unreachable, !dbg !13087

bb3:                                              ; preds = %start
; call core::fmt::Formatter::write_str
  %1 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10411, i64 13) #8, !dbg !13087
  %2 = zext i1 %1 to i8, !dbg !13087
  store i8 %2, ptr %0, align 1, !dbg !13087
  br label %bb5, !dbg !13087

bb4:                                              ; preds = %start
; call core::fmt::Formatter::write_str
  %3 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10410, i64 19) #8, !dbg !13087
  %4 = zext i1 %3 to i8, !dbg !13087
  store i8 %4, ptr %0, align 1, !dbg !13087
  br label %bb5, !dbg !13087

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds { i64, i64 }, ptr %self, i32 0, i32 1, !dbg !13089
  store ptr %5, ptr %__self_0, align 8, !dbg !13089
; call core::fmt::Formatter::debug_tuple_field1_finish
  %6 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17hce8c8f98366d2523E(ptr align 8 %f, ptr align 1 @alloc10409, i64 19, ptr align 1 %__self_0, ptr align 8 @vtable.E) #8, !dbg !13090
  %7 = zext i1 %6 to i8, !dbg !13090
  store i8 %7, ptr %0, align 1, !dbg !13090
  br label %bb5, !dbg !13090

bb5:                                              ; preds = %bb3, %bb4, %bb1
  %8 = load i8, ptr %0, align 1, !dbg !13091, !range !1608, !noundef !25
  %9 = trunc i8 %8 to i1, !dbg !13091
  ret i1 %9, !dbg !13091
}

; <x86_64::structures::paging::page::Size4KiB as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN79_$LT$x86_64..structures..paging..page..Size4KiB$u20$as$u20$core..fmt..Debug$GT$3fmt17he6d089a747d03607E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13092 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13098, metadata !DIExpression()), !dbg !13100
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13099, metadata !DIExpression()), !dbg !13100
  unreachable, !dbg !13100
}

; <x86_64::structures::paging::page::Size2MiB as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN79_$LT$x86_64..structures..paging..page..Size2MiB$u20$as$u20$core..fmt..Debug$GT$3fmt17h7bd0e80614c36749E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13101 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13107, metadata !DIExpression()), !dbg !13109
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13108, metadata !DIExpression()), !dbg !13109
  unreachable, !dbg !13109
}

; <x86_64::structures::paging::page::Size1GiB as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN79_$LT$x86_64..structures..paging..page..Size1GiB$u20$as$u20$core..fmt..Debug$GT$3fmt17h6e1eaaf7830b8a69E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13110 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13116, metadata !DIExpression()), !dbg !13118
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13117, metadata !DIExpression()), !dbg !13118
  unreachable, !dbg !13118
}

; x86_64::structures::paging::page::Page<S>::start_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h131177c411beb501E"(i64 %0) unnamed_addr #0 !dbg !13119 {
start:
  %1 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13123, metadata !DIExpression()), !dbg !13124
  %2 = load i64, ptr %self, align 8, !dbg !13125, !noundef !25
  ret i64 %2, !dbg !13126
}

; x86_64::structures::paging::page::Page<S>::start_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h6df9cd8293c4dbdfE"(i64 %0) unnamed_addr #0 !dbg !13127 {
start:
  %1 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13131, metadata !DIExpression()), !dbg !13132
  %2 = load i64, ptr %self, align 8, !dbg !13133, !noundef !25
  ret i64 %2, !dbg !13134
}

; x86_64::structures::paging::page::Page<S>::start_address
; Function Attrs: inlinehint noredzone nounwind
define i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17hc908a707f0a9a526E"(i64 %0) unnamed_addr #0 !dbg !13135 {
start:
  %1 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %1, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %1, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13139, metadata !DIExpression()), !dbg !13140
  %2 = load i64, ptr %self, align 8, !dbg !13141, !noundef !25
  ret i64 %2, !dbg !13142
}

; x86_64::structures::paging::page::Page<S>::p4_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h2378ffad5a9f945cE"(i64 %0) unnamed_addr #0 !dbg !13143 {
start:
  %1 = alloca %"structures::paging::page::Page", align 8
  %2 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13145, metadata !DIExpression()), !dbg !13146
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %self, i64 8, i1 false), !dbg !13147
  %3 = load i64, ptr %1, align 8, !dbg !13147
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h131177c411beb501E"(i64 %3) #8, !dbg !13147
; call x86_64::addr::VirtAddr::p4_index
  %4 = call i16 @_ZN6x86_644addr8VirtAddr8p4_index17h2e5ca0b0992a928cE(i64 %_2) #8, !dbg !13147
  ret i16 %4, !dbg !13148
}

; x86_64::structures::paging::page::Page<S>::p4_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h49a4c89bf9e7d450E"(i64 %0) unnamed_addr #0 !dbg !13149 {
start:
  %1 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %2 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13153, metadata !DIExpression()), !dbg !13154
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %self, i64 8, i1 false), !dbg !13155
  %3 = load i64, ptr %1, align 8, !dbg !13155
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h6df9cd8293c4dbdfE"(i64 %3) #8, !dbg !13155
; call x86_64::addr::VirtAddr::p4_index
  %4 = call i16 @_ZN6x86_644addr8VirtAddr8p4_index17h2e5ca0b0992a928cE(i64 %_2) #8, !dbg !13155
  ret i16 %4, !dbg !13156
}

; x86_64::structures::paging::page::Page<S>::p4_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17ha1b3fe0fa2a9e46dE"(i64 %0) unnamed_addr #0 !dbg !13157 {
start:
  %1 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %2 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13161, metadata !DIExpression()), !dbg !13162
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %self, i64 8, i1 false), !dbg !13163
  %3 = load i64, ptr %1, align 8, !dbg !13163
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17hc908a707f0a9a526E"(i64 %3) #8, !dbg !13163
; call x86_64::addr::VirtAddr::p4_index
  %4 = call i16 @_ZN6x86_644addr8VirtAddr8p4_index17h2e5ca0b0992a928cE(i64 %_2) #8, !dbg !13163
  ret i16 %4, !dbg !13164
}

; x86_64::structures::paging::page::Page<S>::p3_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h8e3b4998bd5f889fE"(i64 %0) unnamed_addr #0 !dbg !13165 {
start:
  %1 = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  %2 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page<structures::paging::page::Size1GiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13167, metadata !DIExpression()), !dbg !13168
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %self, i64 8, i1 false), !dbg !13169
  %3 = load i64, ptr %1, align 8, !dbg !13169
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h6df9cd8293c4dbdfE"(i64 %3) #8, !dbg !13169
; call x86_64::addr::VirtAddr::p3_index
  %4 = call i16 @_ZN6x86_644addr8VirtAddr8p3_index17ha101ec511c413ae2E(i64 %_2) #8, !dbg !13169
  ret i16 %4, !dbg !13170
}

; x86_64::structures::paging::page::Page<S>::p3_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17hb643843bc105a532E"(i64 %0) unnamed_addr #0 !dbg !13171 {
start:
  %1 = alloca %"structures::paging::page::Page", align 8
  %2 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13173, metadata !DIExpression()), !dbg !13174
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %self, i64 8, i1 false), !dbg !13175
  %3 = load i64, ptr %1, align 8, !dbg !13175
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h131177c411beb501E"(i64 %3) #8, !dbg !13175
; call x86_64::addr::VirtAddr::p3_index
  %4 = call i16 @_ZN6x86_644addr8VirtAddr8p3_index17ha101ec511c413ae2E(i64 %_2) #8, !dbg !13175
  ret i16 %4, !dbg !13176
}

; x86_64::structures::paging::page::Page<S>::p3_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17hcb4ae85b83fea35dE"(i64 %0) unnamed_addr #0 !dbg !13177 {
start:
  %1 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %2 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13179, metadata !DIExpression()), !dbg !13180
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %self, i64 8, i1 false), !dbg !13181
  %3 = load i64, ptr %1, align 8, !dbg !13181
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17hc908a707f0a9a526E"(i64 %3) #8, !dbg !13181
; call x86_64::addr::VirtAddr::p3_index
  %4 = call i16 @_ZN6x86_644addr8VirtAddr8p3_index17ha101ec511c413ae2E(i64 %_2) #8, !dbg !13181
  ret i16 %4, !dbg !13182
}

; x86_64::structures::paging::page::Page<S>::p2_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h39364741a5ae98e8E"(i64 %0) unnamed_addr #0 !dbg !13183 {
start:
  %1 = alloca %"structures::paging::page::Page", align 8
  %2 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13185, metadata !DIExpression()), !dbg !13186
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %self, i64 8, i1 false), !dbg !13187
  %3 = load i64, ptr %1, align 8, !dbg !13187
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h131177c411beb501E"(i64 %3) #8, !dbg !13187
; call x86_64::addr::VirtAddr::p2_index
  %4 = call i16 @_ZN6x86_644addr8VirtAddr8p2_index17h438a5a73a49e49e9E(i64 %_2) #8, !dbg !13187
  ret i16 %4, !dbg !13188
}

; x86_64::structures::paging::page::Page<S>::p2_index
; Function Attrs: inlinehint noredzone nounwind
define i16 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17hffa1aaccb34f91a0E"(i64 %0) unnamed_addr #0 !dbg !13189 {
start:
  %1 = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  %2 = alloca i64, align 8
  %self = alloca %"structures::paging::page::Page<structures::paging::page::Size2MiB>", align 8
  store i64 %0, ptr %2, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %self, ptr align 8 %2, i64 8, i1 false)
  call void @llvm.dbg.declare(metadata ptr %self, metadata !13191, metadata !DIExpression()), !dbg !13192
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %1, ptr align 8 %self, i64 8, i1 false), !dbg !13193
  %3 = load i64, ptr %1, align 8, !dbg !13193
; call x86_64::structures::paging::page::Page<S>::start_address
  %_2 = call i64 @"_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17hc908a707f0a9a526E"(i64 %3) #8, !dbg !13193
; call x86_64::addr::VirtAddr::p2_index
  %4 = call i16 @_ZN6x86_644addr8VirtAddr8p2_index17h438a5a73a49e49e9E(i64 %_2) #8, !dbg !13193
  ret i16 %4, !dbg !13194
}

; <x86_64::structures::paging::page::AddressNotAligned as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN88_$LT$x86_64..structures..paging..page..AddressNotAligned$u20$as$u20$core..fmt..Debug$GT$3fmt17he908ec8cff478d65E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13195 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13198, metadata !DIExpression()), !dbg !13200
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13199, metadata !DIExpression()), !dbg !13200
; call core::fmt::Formatter::write_str
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10412, i64 17) #8, !dbg !13200
  ret i1 %0, !dbg !13201
}

; <x86_64::structures::paging::page_table::FrameError as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN87_$LT$x86_64..structures..paging..page_table..FrameError$u20$as$u20$core..fmt..Debug$GT$3fmt17hd63000145ff17390E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13202 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13208, metadata !DIExpression()), !dbg !13210
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13209, metadata !DIExpression()), !dbg !13210
  %0 = load i8, ptr %self, align 1, !dbg !13210, !range !1608, !noundef !25
  %1 = trunc i8 %0 to i1, !dbg !13210
  %_4 = zext i1 %1 to i64, !dbg !13210
  %2 = icmp eq i64 %_4, 0, !dbg !13210
  br i1 %2, label %bb3, label %bb1, !dbg !13210

bb3:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13210
  store ptr @alloc10414, ptr %3, align 8, !dbg !13210
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13210
  store i64 15, ptr %4, align 8, !dbg !13210
  br label %bb4, !dbg !13211

bb1:                                              ; preds = %start
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13210
  store ptr @alloc10413, ptr %5, align 8, !dbg !13210
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13210
  store i64 9, ptr %6, align 8, !dbg !13210
  br label %bb4, !dbg !13211

bb2:                                              ; No predecessors!
  unreachable, !dbg !13210

bb4:                                              ; preds = %bb3, %bb1
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13210
  %8 = load ptr, ptr %7, align 8, !dbg !13210, !nonnull !25, !align !1581, !noundef !25
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13210
  %10 = load i64, ptr %9, align 8, !dbg !13210, !noundef !25
; call core::fmt::Formatter::write_str
  %11 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 %8, i64 %10) #8, !dbg !13210
  ret i1 %11, !dbg !13212
}

; <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h133ff323b3540c0aE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13213 {
start:
  %val.dbg.spill102 = alloca {}, align 1
  %residual.dbg.spill101 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill100 = alloca {}, align 1
  %residual.dbg.spill99 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill98 = alloca {}, align 1
  %residual.dbg.spill97 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill96 = alloca {}, align 1
  %residual.dbg.spill95 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill94 = alloca {}, align 1
  %residual.dbg.spill93 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill92 = alloca {}, align 1
  %residual.dbg.spill91 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill90 = alloca {}, align 1
  %residual.dbg.spill89 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill88 = alloca {}, align 1
  %residual.dbg.spill87 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill86 = alloca {}, align 1
  %residual.dbg.spill85 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill84 = alloca {}, align 1
  %residual.dbg.spill83 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill82 = alloca {}, align 1
  %residual.dbg.spill81 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill80 = alloca {}, align 1
  %residual.dbg.spill79 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill78 = alloca {}, align 1
  %residual.dbg.spill77 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill76 = alloca {}, align 1
  %residual.dbg.spill75 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill74 = alloca {}, align 1
  %residual.dbg.spill73 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill72 = alloca {}, align 1
  %residual.dbg.spill71 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill70 = alloca {}, align 1
  %residual.dbg.spill69 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill68 = alloca {}, align 1
  %residual.dbg.spill67 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill66 = alloca {}, align 1
  %residual.dbg.spill65 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill64 = alloca {}, align 1
  %residual.dbg.spill63 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill62 = alloca {}, align 1
  %residual.dbg.spill61 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill60 = alloca {}, align 1
  %residual.dbg.spill59 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill58 = alloca {}, align 1
  %residual.dbg.spill57 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill56 = alloca {}, align 1
  %residual.dbg.spill55 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill54 = alloca {}, align 1
  %residual.dbg.spill53 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill52 = alloca {}, align 1
  %residual.dbg.spill51 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill50 = alloca {}, align 1
  %residual.dbg.spill49 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill48 = alloca {}, align 1
  %residual.dbg.spill47 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill46 = alloca {}, align 1
  %residual.dbg.spill45 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill44 = alloca {}, align 1
  %residual.dbg.spill43 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill42 = alloca {}, align 1
  %residual.dbg.spill41 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill40 = alloca {}, align 1
  %residual.dbg.spill39 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill38 = alloca {}, align 1
  %residual.dbg.spill37 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill36 = alloca {}, align 1
  %residual.dbg.spill35 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill34 = alloca {}, align 1
  %residual.dbg.spill33 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill32 = alloca {}, align 1
  %residual.dbg.spill31 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill30 = alloca {}, align 1
  %residual.dbg.spill29 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill28 = alloca {}, align 1
  %residual.dbg.spill27 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill26 = alloca {}, align 1
  %residual.dbg.spill25 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill24 = alloca {}, align 1
  %residual.dbg.spill23 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill22 = alloca {}, align 1
  %residual.dbg.spill21 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill20 = alloca {}, align 1
  %residual.dbg.spill19 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill18 = alloca {}, align 1
  %residual.dbg.spill17 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill16 = alloca {}, align 1
  %residual.dbg.spill15 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill14 = alloca {}, align 1
  %residual.dbg.spill13 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill12 = alloca {}, align 1
  %residual.dbg.spill11 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill10 = alloca {}, align 1
  %residual.dbg.spill9 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill8 = alloca {}, align 1
  %residual.dbg.spill7 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill6 = alloca {}, align 1
  %residual.dbg.spill5 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill4 = alloca {}, align 1
  %residual.dbg.spill3 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill2 = alloca {}, align 1
  %residual.dbg.spill1 = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %val.dbg.spill = alloca {}, align 1
  %residual.dbg.spill = alloca %"core::result::Result<core::convert::Infallible, core::fmt::Error>::Err", align 1
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_442 = alloca i8, align 1
  %_434 = alloca i8, align 1
  %_427 = alloca i8, align 1
  %_420 = alloca i8, align 1
  %_417 = alloca i64, align 8
  %extra_bits = alloca i64, align 8
  %_405 = alloca i8, align 1
  %_398 = alloca i8, align 1
  %_388 = alloca i8, align 1
  %_381 = alloca i8, align 1
  %_371 = alloca i8, align 1
  %_364 = alloca i8, align 1
  %_354 = alloca i8, align 1
  %_347 = alloca i8, align 1
  %_337 = alloca i8, align 1
  %_330 = alloca i8, align 1
  %_320 = alloca i8, align 1
  %_313 = alloca i8, align 1
  %_303 = alloca i8, align 1
  %_296 = alloca i8, align 1
  %_286 = alloca i8, align 1
  %_279 = alloca i8, align 1
  %_269 = alloca i8, align 1
  %_262 = alloca i8, align 1
  %_252 = alloca i8, align 1
  %_245 = alloca i8, align 1
  %_235 = alloca i8, align 1
  %_228 = alloca i8, align 1
  %_218 = alloca i8, align 1
  %_211 = alloca i8, align 1
  %_201 = alloca i8, align 1
  %_194 = alloca i8, align 1
  %_184 = alloca i8, align 1
  %_177 = alloca i8, align 1
  %_167 = alloca i8, align 1
  %_160 = alloca i8, align 1
  %_150 = alloca i8, align 1
  %_143 = alloca i8, align 1
  %_133 = alloca i8, align 1
  %_126 = alloca i8, align 1
  %_116 = alloca i8, align 1
  %_109 = alloca i8, align 1
  %_99 = alloca i8, align 1
  %_92 = alloca i8, align 1
  %_82 = alloca i8, align 1
  %_75 = alloca i8, align 1
  %_65 = alloca i8, align 1
  %_58 = alloca i8, align 1
  %_48 = alloca i8, align 1
  %_41 = alloca i8, align 1
  %_31 = alloca i8, align 1
  %_24 = alloca i8, align 1
  %_14 = alloca i8, align 1
  %_7 = alloca i8, align 1
  %first = alloca i8, align 1
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13218, metadata !DIExpression()), !dbg !13432
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13219, metadata !DIExpression()), !dbg !13433
  call void @llvm.dbg.declare(metadata ptr %first, metadata !13220, metadata !DIExpression()), !dbg !13434
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill, metadata !13222, metadata !DIExpression()), !dbg !13435
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill, metadata !13224, metadata !DIExpression()), !dbg !13436
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill1, metadata !13226, metadata !DIExpression()), !dbg !13437
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill2, metadata !13228, metadata !DIExpression()), !dbg !13438
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill3, metadata !13230, metadata !DIExpression()), !dbg !13439
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill4, metadata !13232, metadata !DIExpression()), !dbg !13440
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill5, metadata !13234, metadata !DIExpression()), !dbg !13441
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill6, metadata !13236, metadata !DIExpression()), !dbg !13442
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill7, metadata !13238, metadata !DIExpression()), !dbg !13443
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill8, metadata !13240, metadata !DIExpression()), !dbg !13444
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill9, metadata !13242, metadata !DIExpression()), !dbg !13445
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill10, metadata !13244, metadata !DIExpression()), !dbg !13446
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill11, metadata !13246, metadata !DIExpression()), !dbg !13447
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill12, metadata !13248, metadata !DIExpression()), !dbg !13448
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill13, metadata !13250, metadata !DIExpression()), !dbg !13449
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill14, metadata !13252, metadata !DIExpression()), !dbg !13450
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill15, metadata !13254, metadata !DIExpression()), !dbg !13451
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill16, metadata !13256, metadata !DIExpression()), !dbg !13452
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill17, metadata !13258, metadata !DIExpression()), !dbg !13453
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill18, metadata !13260, metadata !DIExpression()), !dbg !13454
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill19, metadata !13262, metadata !DIExpression()), !dbg !13455
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill20, metadata !13264, metadata !DIExpression()), !dbg !13456
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill21, metadata !13266, metadata !DIExpression()), !dbg !13457
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill22, metadata !13268, metadata !DIExpression()), !dbg !13458
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill23, metadata !13270, metadata !DIExpression()), !dbg !13459
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill24, metadata !13272, metadata !DIExpression()), !dbg !13460
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill25, metadata !13274, metadata !DIExpression()), !dbg !13461
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill26, metadata !13276, metadata !DIExpression()), !dbg !13462
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill27, metadata !13278, metadata !DIExpression()), !dbg !13463
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill28, metadata !13280, metadata !DIExpression()), !dbg !13464
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill29, metadata !13282, metadata !DIExpression()), !dbg !13465
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill30, metadata !13284, metadata !DIExpression()), !dbg !13466
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill31, metadata !13286, metadata !DIExpression()), !dbg !13467
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill32, metadata !13288, metadata !DIExpression()), !dbg !13468
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill33, metadata !13290, metadata !DIExpression()), !dbg !13469
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill34, metadata !13292, metadata !DIExpression()), !dbg !13470
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill35, metadata !13294, metadata !DIExpression()), !dbg !13471
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill36, metadata !13296, metadata !DIExpression()), !dbg !13472
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill37, metadata !13298, metadata !DIExpression()), !dbg !13473
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill38, metadata !13300, metadata !DIExpression()), !dbg !13474
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill39, metadata !13302, metadata !DIExpression()), !dbg !13475
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill40, metadata !13304, metadata !DIExpression()), !dbg !13476
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill41, metadata !13306, metadata !DIExpression()), !dbg !13477
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill42, metadata !13308, metadata !DIExpression()), !dbg !13478
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill43, metadata !13310, metadata !DIExpression()), !dbg !13479
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill44, metadata !13312, metadata !DIExpression()), !dbg !13480
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill45, metadata !13314, metadata !DIExpression()), !dbg !13481
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill46, metadata !13316, metadata !DIExpression()), !dbg !13482
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill47, metadata !13318, metadata !DIExpression()), !dbg !13483
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill48, metadata !13320, metadata !DIExpression()), !dbg !13484
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill49, metadata !13322, metadata !DIExpression()), !dbg !13485
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill50, metadata !13324, metadata !DIExpression()), !dbg !13486
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill51, metadata !13326, metadata !DIExpression()), !dbg !13487
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill52, metadata !13328, metadata !DIExpression()), !dbg !13488
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill53, metadata !13330, metadata !DIExpression()), !dbg !13489
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill54, metadata !13332, metadata !DIExpression()), !dbg !13490
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill55, metadata !13334, metadata !DIExpression()), !dbg !13491
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill56, metadata !13336, metadata !DIExpression()), !dbg !13492
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill57, metadata !13338, metadata !DIExpression()), !dbg !13493
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill58, metadata !13340, metadata !DIExpression()), !dbg !13494
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill59, metadata !13342, metadata !DIExpression()), !dbg !13495
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill60, metadata !13344, metadata !DIExpression()), !dbg !13496
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill61, metadata !13346, metadata !DIExpression()), !dbg !13497
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill62, metadata !13348, metadata !DIExpression()), !dbg !13498
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill63, metadata !13350, metadata !DIExpression()), !dbg !13499
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill64, metadata !13352, metadata !DIExpression()), !dbg !13500
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill65, metadata !13354, metadata !DIExpression()), !dbg !13501
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill66, metadata !13356, metadata !DIExpression()), !dbg !13502
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill67, metadata !13358, metadata !DIExpression()), !dbg !13503
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill68, metadata !13360, metadata !DIExpression()), !dbg !13504
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill69, metadata !13362, metadata !DIExpression()), !dbg !13505
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill70, metadata !13364, metadata !DIExpression()), !dbg !13506
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill71, metadata !13366, metadata !DIExpression()), !dbg !13507
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill72, metadata !13368, metadata !DIExpression()), !dbg !13508
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill73, metadata !13370, metadata !DIExpression()), !dbg !13509
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill74, metadata !13372, metadata !DIExpression()), !dbg !13510
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill75, metadata !13374, metadata !DIExpression()), !dbg !13511
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill76, metadata !13376, metadata !DIExpression()), !dbg !13512
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill77, metadata !13378, metadata !DIExpression()), !dbg !13513
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill78, metadata !13380, metadata !DIExpression()), !dbg !13514
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill79, metadata !13382, metadata !DIExpression()), !dbg !13515
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill80, metadata !13384, metadata !DIExpression()), !dbg !13516
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill81, metadata !13386, metadata !DIExpression()), !dbg !13517
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill82, metadata !13388, metadata !DIExpression()), !dbg !13518
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill83, metadata !13390, metadata !DIExpression()), !dbg !13519
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill84, metadata !13392, metadata !DIExpression()), !dbg !13520
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill85, metadata !13394, metadata !DIExpression()), !dbg !13521
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill86, metadata !13396, metadata !DIExpression()), !dbg !13522
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill87, metadata !13398, metadata !DIExpression()), !dbg !13523
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill88, metadata !13400, metadata !DIExpression()), !dbg !13524
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill89, metadata !13402, metadata !DIExpression()), !dbg !13525
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill90, metadata !13404, metadata !DIExpression()), !dbg !13526
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill91, metadata !13406, metadata !DIExpression()), !dbg !13527
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill92, metadata !13408, metadata !DIExpression()), !dbg !13528
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill93, metadata !13410, metadata !DIExpression()), !dbg !13529
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill94, metadata !13412, metadata !DIExpression()), !dbg !13530
  call void @llvm.dbg.declare(metadata ptr %extra_bits, metadata !13414, metadata !DIExpression()), !dbg !13531
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill95, metadata !13416, metadata !DIExpression()), !dbg !13532
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill96, metadata !13418, metadata !DIExpression()), !dbg !13533
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill97, metadata !13420, metadata !DIExpression()), !dbg !13534
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill98, metadata !13422, metadata !DIExpression()), !dbg !13535
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill99, metadata !13424, metadata !DIExpression()), !dbg !13536
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill100, metadata !13426, metadata !DIExpression()), !dbg !13537
  call void @llvm.dbg.declare(metadata ptr %residual.dbg.spill101, metadata !13428, metadata !DIExpression()), !dbg !13538
  call void @llvm.dbg.declare(metadata ptr %val.dbg.spill102, metadata !13430, metadata !DIExpression()), !dbg !13539
  store i8 1, ptr %first, align 1, !dbg !13540
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::PRESENT
  %_4 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7PRESENT17h0b81dfb80c151087E"(ptr align 8 %self) #8, !dbg !13541
  br i1 %_4, label %bb2, label %bb13, !dbg !13541

bb13:                                             ; preds = %bb8, %start
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::WRITABLE
  %_21 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8WRITABLE17hdbf9e12f11830f7bE"(ptr align 8 %self) #8, !dbg !13541
  br i1 %_21, label %bb15, label %bb26, !dbg !13541

bb2:                                              ; preds = %start
  %1 = load i8, ptr %first, align 1, !dbg !13542, !range !1608, !noundef !25
  %_6 = trunc i8 %1 to i1, !dbg !13542
  %_5 = xor i1 %_6, true, !dbg !13543
  br i1 %_5, label %bb3, label %bb8, !dbg !13543

bb8:                                              ; preds = %bb3, %bb2
  store i8 0, ptr %first, align 1, !dbg !13544
; call core::fmt::Formatter::write_str
  %_15 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10418, i64 7) #8, !dbg !13545
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %2 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_15) #8, !dbg !13545
  %3 = zext i1 %2 to i8, !dbg !13545
  store i8 %3, ptr %_14, align 1, !dbg !13545
  %4 = load i8, ptr %_14, align 1, !dbg !13545, !range !1608, !noundef !25
  %5 = trunc i8 %4 to i1, !dbg !13545
  %_17 = zext i1 %5 to i64, !dbg !13545
  %6 = icmp eq i64 %_17, 0, !dbg !13545
  br i1 %6, label %bb13, label %bb12, !dbg !13545

bb3:                                              ; preds = %bb2
; call core::fmt::Formatter::write_str
  %_8 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !13546
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %7 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_8) #8, !dbg !13546
  %8 = zext i1 %7 to i8, !dbg !13546
  store i8 %8, ptr %_7, align 1, !dbg !13546
  %9 = load i8, ptr %_7, align 1, !dbg !13546, !range !1608, !noundef !25
  %10 = trunc i8 %9 to i1, !dbg !13546
  %_10 = zext i1 %10 to i64, !dbg !13546
  %11 = icmp eq i64 %_10, 0, !dbg !13546
  br i1 %11, label %bb8, label %bb7, !dbg !13546

bb7:                                              ; preds = %bb3
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %12 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10417) #8, !dbg !13547
  %13 = zext i1 %12 to i8, !dbg !13547
  store i8 %13, ptr %0, align 1, !dbg !13547
  br label %bb338, !dbg !13547

bb6:                                              ; No predecessors!
  unreachable, !dbg !13546

bb338:                                            ; preds = %bb337, %bb336, %bb330, %bb326, %bb320, %bb311, %bb306, %bb298, %bb293, %bb285, %bb280, %bb272, %bb267, %bb259, %bb254, %bb246, %bb241, %bb233, %bb228, %bb220, %bb215, %bb207, %bb202, %bb194, %bb189, %bb181, %bb176, %bb168, %bb163, %bb155, %bb150, %bb142, %bb137, %bb129, %bb124, %bb116, %bb111, %bb103, %bb98, %bb90, %bb85, %bb77, %bb72, %bb64, %bb59, %bb51, %bb46, %bb38, %bb33, %bb25, %bb20, %bb12, %bb7
  %14 = load i8, ptr %0, align 1, !dbg !13548, !range !1608, !noundef !25
  %15 = trunc i8 %14 to i1, !dbg !13548
  ret i1 %15, !dbg !13548

bb12:                                             ; preds = %bb8
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %16 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10417) #8, !dbg !13549
  %17 = zext i1 %16 to i8, !dbg !13549
  store i8 %17, ptr %0, align 1, !dbg !13549
  br label %bb338, !dbg !13549

bb11:                                             ; No predecessors!
  unreachable, !dbg !13545

bb26:                                             ; preds = %bb21, %bb13
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::USER_ACCESSIBLE
  %_38 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15USER_ACCESSIBLE17h8e277868f8e8cba1E"(ptr align 8 %self) #8, !dbg !13541
  br i1 %_38, label %bb28, label %bb39, !dbg !13541

bb15:                                             ; preds = %bb13
  %18 = load i8, ptr %first, align 1, !dbg !13542, !range !1608, !noundef !25
  %_23 = trunc i8 %18 to i1, !dbg !13542
  %_22 = xor i1 %_23, true, !dbg !13543
  br i1 %_22, label %bb16, label %bb21, !dbg !13543

bb21:                                             ; preds = %bb16, %bb15
  store i8 0, ptr %first, align 1, !dbg !13544
; call core::fmt::Formatter::write_str
  %_32 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10420, i64 8) #8, !dbg !13545
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %19 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_32) #8, !dbg !13545
  %20 = zext i1 %19 to i8, !dbg !13545
  store i8 %20, ptr %_31, align 1, !dbg !13545
  %21 = load i8, ptr %_31, align 1, !dbg !13545, !range !1608, !noundef !25
  %22 = trunc i8 %21 to i1, !dbg !13545
  %_34 = zext i1 %22 to i64, !dbg !13545
  %23 = icmp eq i64 %_34, 0, !dbg !13545
  br i1 %23, label %bb26, label %bb25, !dbg !13545

bb16:                                             ; preds = %bb15
; call core::fmt::Formatter::write_str
  %_25 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !13546
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %24 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_25) #8, !dbg !13546
  %25 = zext i1 %24 to i8, !dbg !13546
  store i8 %25, ptr %_24, align 1, !dbg !13546
  %26 = load i8, ptr %_24, align 1, !dbg !13546, !range !1608, !noundef !25
  %27 = trunc i8 %26 to i1, !dbg !13546
  %_27 = zext i1 %27 to i64, !dbg !13546
  %28 = icmp eq i64 %_27, 0, !dbg !13546
  br i1 %28, label %bb21, label %bb20, !dbg !13546

bb20:                                             ; preds = %bb16
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %29 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10417) #8, !dbg !13550
  %30 = zext i1 %29 to i8, !dbg !13550
  store i8 %30, ptr %0, align 1, !dbg !13550
  br label %bb338, !dbg !13550

bb19:                                             ; No predecessors!
  unreachable, !dbg !13546

bb25:                                             ; preds = %bb21
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %31 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10417) #8, !dbg !13551
  %32 = zext i1 %31 to i8, !dbg !13551
  store i8 %32, ptr %0, align 1, !dbg !13551
  br label %bb338, !dbg !13551

bb24:                                             ; No predecessors!
  unreachable, !dbg !13545

bb39:                                             ; preds = %bb34, %bb26
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::WRITE_THROUGH
  %_55 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13WRITE_THROUGH17h6f9006e049c5cd8fE"(ptr align 8 %self) #8, !dbg !13541
  br i1 %_55, label %bb41, label %bb52, !dbg !13541

bb28:                                             ; preds = %bb26
  %33 = load i8, ptr %first, align 1, !dbg !13542, !range !1608, !noundef !25
  %_40 = trunc i8 %33 to i1, !dbg !13542
  %_39 = xor i1 %_40, true, !dbg !13543
  br i1 %_39, label %bb29, label %bb34, !dbg !13543

bb34:                                             ; preds = %bb29, %bb28
  store i8 0, ptr %first, align 1, !dbg !13544
; call core::fmt::Formatter::write_str
  %_49 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10422, i64 15) #8, !dbg !13545
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %34 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_49) #8, !dbg !13545
  %35 = zext i1 %34 to i8, !dbg !13545
  store i8 %35, ptr %_48, align 1, !dbg !13545
  %36 = load i8, ptr %_48, align 1, !dbg !13545, !range !1608, !noundef !25
  %37 = trunc i8 %36 to i1, !dbg !13545
  %_51 = zext i1 %37 to i64, !dbg !13545
  %38 = icmp eq i64 %_51, 0, !dbg !13545
  br i1 %38, label %bb39, label %bb38, !dbg !13545

bb29:                                             ; preds = %bb28
; call core::fmt::Formatter::write_str
  %_42 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !13546
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %39 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_42) #8, !dbg !13546
  %40 = zext i1 %39 to i8, !dbg !13546
  store i8 %40, ptr %_41, align 1, !dbg !13546
  %41 = load i8, ptr %_41, align 1, !dbg !13546, !range !1608, !noundef !25
  %42 = trunc i8 %41 to i1, !dbg !13546
  %_44 = zext i1 %42 to i64, !dbg !13546
  %43 = icmp eq i64 %_44, 0, !dbg !13546
  br i1 %43, label %bb34, label %bb33, !dbg !13546

bb33:                                             ; preds = %bb29
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %44 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10417) #8, !dbg !13552
  %45 = zext i1 %44 to i8, !dbg !13552
  store i8 %45, ptr %0, align 1, !dbg !13552
  br label %bb338, !dbg !13552

bb32:                                             ; No predecessors!
  unreachable, !dbg !13546

bb38:                                             ; preds = %bb34
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %46 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10417) #8, !dbg !13553
  %47 = zext i1 %46 to i8, !dbg !13553
  store i8 %47, ptr %0, align 1, !dbg !13553
  br label %bb338, !dbg !13553

bb37:                                             ; No predecessors!
  unreachable, !dbg !13545

bb52:                                             ; preds = %bb47, %bb39
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::NO_CACHE
  %_72 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8NO_CACHE17h49ba94f2df1658efE"(ptr align 8 %self) #8, !dbg !13541
  br i1 %_72, label %bb54, label %bb65, !dbg !13541

bb41:                                             ; preds = %bb39
  %48 = load i8, ptr %first, align 1, !dbg !13542, !range !1608, !noundef !25
  %_57 = trunc i8 %48 to i1, !dbg !13542
  %_56 = xor i1 %_57, true, !dbg !13543
  br i1 %_56, label %bb42, label %bb47, !dbg !13543

bb47:                                             ; preds = %bb42, %bb41
  store i8 0, ptr %first, align 1, !dbg !13544
; call core::fmt::Formatter::write_str
  %_66 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10424, i64 13) #8, !dbg !13545
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %49 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_66) #8, !dbg !13545
  %50 = zext i1 %49 to i8, !dbg !13545
  store i8 %50, ptr %_65, align 1, !dbg !13545
  %51 = load i8, ptr %_65, align 1, !dbg !13545, !range !1608, !noundef !25
  %52 = trunc i8 %51 to i1, !dbg !13545
  %_68 = zext i1 %52 to i64, !dbg !13545
  %53 = icmp eq i64 %_68, 0, !dbg !13545
  br i1 %53, label %bb52, label %bb51, !dbg !13545

bb42:                                             ; preds = %bb41
; call core::fmt::Formatter::write_str
  %_59 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !13546
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %54 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_59) #8, !dbg !13546
  %55 = zext i1 %54 to i8, !dbg !13546
  store i8 %55, ptr %_58, align 1, !dbg !13546
  %56 = load i8, ptr %_58, align 1, !dbg !13546, !range !1608, !noundef !25
  %57 = trunc i8 %56 to i1, !dbg !13546
  %_61 = zext i1 %57 to i64, !dbg !13546
  %58 = icmp eq i64 %_61, 0, !dbg !13546
  br i1 %58, label %bb47, label %bb46, !dbg !13546

bb46:                                             ; preds = %bb42
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %59 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10417) #8, !dbg !13554
  %60 = zext i1 %59 to i8, !dbg !13554
  store i8 %60, ptr %0, align 1, !dbg !13554
  br label %bb338, !dbg !13554

bb45:                                             ; No predecessors!
  unreachable, !dbg !13546

bb51:                                             ; preds = %bb47
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %61 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10417) #8, !dbg !13555
  %62 = zext i1 %61 to i8, !dbg !13555
  store i8 %62, ptr %0, align 1, !dbg !13555
  br label %bb338, !dbg !13555

bb50:                                             ; No predecessors!
  unreachable, !dbg !13545

bb65:                                             ; preds = %bb60, %bb52
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::ACCESSED
  %_89 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8ACCESSED17h0613576e82d5f2c6E"(ptr align 8 %self) #8, !dbg !13541
  br i1 %_89, label %bb67, label %bb78, !dbg !13541

bb54:                                             ; preds = %bb52
  %63 = load i8, ptr %first, align 1, !dbg !13542, !range !1608, !noundef !25
  %_74 = trunc i8 %63 to i1, !dbg !13542
  %_73 = xor i1 %_74, true, !dbg !13543
  br i1 %_73, label %bb55, label %bb60, !dbg !13543

bb60:                                             ; preds = %bb55, %bb54
  store i8 0, ptr %first, align 1, !dbg !13544
; call core::fmt::Formatter::write_str
  %_83 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10426, i64 8) #8, !dbg !13545
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %64 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_83) #8, !dbg !13545
  %65 = zext i1 %64 to i8, !dbg !13545
  store i8 %65, ptr %_82, align 1, !dbg !13545
  %66 = load i8, ptr %_82, align 1, !dbg !13545, !range !1608, !noundef !25
  %67 = trunc i8 %66 to i1, !dbg !13545
  %_85 = zext i1 %67 to i64, !dbg !13545
  %68 = icmp eq i64 %_85, 0, !dbg !13545
  br i1 %68, label %bb65, label %bb64, !dbg !13545

bb55:                                             ; preds = %bb54
; call core::fmt::Formatter::write_str
  %_76 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !13546
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %69 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_76) #8, !dbg !13546
  %70 = zext i1 %69 to i8, !dbg !13546
  store i8 %70, ptr %_75, align 1, !dbg !13546
  %71 = load i8, ptr %_75, align 1, !dbg !13546, !range !1608, !noundef !25
  %72 = trunc i8 %71 to i1, !dbg !13546
  %_78 = zext i1 %72 to i64, !dbg !13546
  %73 = icmp eq i64 %_78, 0, !dbg !13546
  br i1 %73, label %bb60, label %bb59, !dbg !13546

bb59:                                             ; preds = %bb55
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %74 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10417) #8, !dbg !13556
  %75 = zext i1 %74 to i8, !dbg !13556
  store i8 %75, ptr %0, align 1, !dbg !13556
  br label %bb338, !dbg !13556

bb58:                                             ; No predecessors!
  unreachable, !dbg !13546

bb64:                                             ; preds = %bb60
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %76 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10417) #8, !dbg !13557
  %77 = zext i1 %76 to i8, !dbg !13557
  store i8 %77, ptr %0, align 1, !dbg !13557
  br label %bb338, !dbg !13557

bb63:                                             ; No predecessors!
  unreachable, !dbg !13545

bb78:                                             ; preds = %bb73, %bb65
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::DIRTY
  %_106 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5DIRTY17habcfd3c8704b2477E"(ptr align 8 %self) #8, !dbg !13541
  br i1 %_106, label %bb80, label %bb91, !dbg !13541

bb67:                                             ; preds = %bb65
  %78 = load i8, ptr %first, align 1, !dbg !13542, !range !1608, !noundef !25
  %_91 = trunc i8 %78 to i1, !dbg !13542
  %_90 = xor i1 %_91, true, !dbg !13543
  br i1 %_90, label %bb68, label %bb73, !dbg !13543

bb73:                                             ; preds = %bb68, %bb67
  store i8 0, ptr %first, align 1, !dbg !13544
; call core::fmt::Formatter::write_str
  %_100 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10428, i64 8) #8, !dbg !13545
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %79 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_100) #8, !dbg !13545
  %80 = zext i1 %79 to i8, !dbg !13545
  store i8 %80, ptr %_99, align 1, !dbg !13545
  %81 = load i8, ptr %_99, align 1, !dbg !13545, !range !1608, !noundef !25
  %82 = trunc i8 %81 to i1, !dbg !13545
  %_102 = zext i1 %82 to i64, !dbg !13545
  %83 = icmp eq i64 %_102, 0, !dbg !13545
  br i1 %83, label %bb78, label %bb77, !dbg !13545

bb68:                                             ; preds = %bb67
; call core::fmt::Formatter::write_str
  %_93 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !13546
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %84 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_93) #8, !dbg !13546
  %85 = zext i1 %84 to i8, !dbg !13546
  store i8 %85, ptr %_92, align 1, !dbg !13546
  %86 = load i8, ptr %_92, align 1, !dbg !13546, !range !1608, !noundef !25
  %87 = trunc i8 %86 to i1, !dbg !13546
  %_95 = zext i1 %87 to i64, !dbg !13546
  %88 = icmp eq i64 %_95, 0, !dbg !13546
  br i1 %88, label %bb73, label %bb72, !dbg !13546

bb72:                                             ; preds = %bb68
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %89 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10417) #8, !dbg !13558
  %90 = zext i1 %89 to i8, !dbg !13558
  store i8 %90, ptr %0, align 1, !dbg !13558
  br label %bb338, !dbg !13558

bb71:                                             ; No predecessors!
  unreachable, !dbg !13546

bb77:                                             ; preds = %bb73
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %91 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10417) #8, !dbg !13559
  %92 = zext i1 %91 to i8, !dbg !13559
  store i8 %92, ptr %0, align 1, !dbg !13559
  br label %bb338, !dbg !13559

bb76:                                             ; No predecessors!
  unreachable, !dbg !13545

bb91:                                             ; preds = %bb86, %bb78
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::HUGE_PAGE
  %_123 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9HUGE_PAGE17hb494a19dd9248d5dE"(ptr align 8 %self) #8, !dbg !13541
  br i1 %_123, label %bb93, label %bb104, !dbg !13541

bb80:                                             ; preds = %bb78
  %93 = load i8, ptr %first, align 1, !dbg !13542, !range !1608, !noundef !25
  %_108 = trunc i8 %93 to i1, !dbg !13542
  %_107 = xor i1 %_108, true, !dbg !13543
  br i1 %_107, label %bb81, label %bb86, !dbg !13543

bb86:                                             ; preds = %bb81, %bb80
  store i8 0, ptr %first, align 1, !dbg !13544
; call core::fmt::Formatter::write_str
  %_117 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10430, i64 5) #8, !dbg !13545
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %94 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_117) #8, !dbg !13545
  %95 = zext i1 %94 to i8, !dbg !13545
  store i8 %95, ptr %_116, align 1, !dbg !13545
  %96 = load i8, ptr %_116, align 1, !dbg !13545, !range !1608, !noundef !25
  %97 = trunc i8 %96 to i1, !dbg !13545
  %_119 = zext i1 %97 to i64, !dbg !13545
  %98 = icmp eq i64 %_119, 0, !dbg !13545
  br i1 %98, label %bb91, label %bb90, !dbg !13545

bb81:                                             ; preds = %bb80
; call core::fmt::Formatter::write_str
  %_110 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !13546
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %99 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_110) #8, !dbg !13546
  %100 = zext i1 %99 to i8, !dbg !13546
  store i8 %100, ptr %_109, align 1, !dbg !13546
  %101 = load i8, ptr %_109, align 1, !dbg !13546, !range !1608, !noundef !25
  %102 = trunc i8 %101 to i1, !dbg !13546
  %_112 = zext i1 %102 to i64, !dbg !13546
  %103 = icmp eq i64 %_112, 0, !dbg !13546
  br i1 %103, label %bb86, label %bb85, !dbg !13546

bb85:                                             ; preds = %bb81
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %104 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10417) #8, !dbg !13560
  %105 = zext i1 %104 to i8, !dbg !13560
  store i8 %105, ptr %0, align 1, !dbg !13560
  br label %bb338, !dbg !13560

bb84:                                             ; No predecessors!
  unreachable, !dbg !13546

bb90:                                             ; preds = %bb86
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %106 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10417) #8, !dbg !13561
  %107 = zext i1 %106 to i8, !dbg !13561
  store i8 %107, ptr %0, align 1, !dbg !13561
  br label %bb338, !dbg !13561

bb89:                                             ; No predecessors!
  unreachable, !dbg !13545

bb104:                                            ; preds = %bb99, %bb91
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL
  %_140 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6GLOBAL17h004678e5ba1e21afE"(ptr align 8 %self) #8, !dbg !13541
  br i1 %_140, label %bb106, label %bb117, !dbg !13541

bb93:                                             ; preds = %bb91
  %108 = load i8, ptr %first, align 1, !dbg !13542, !range !1608, !noundef !25
  %_125 = trunc i8 %108 to i1, !dbg !13542
  %_124 = xor i1 %_125, true, !dbg !13543
  br i1 %_124, label %bb94, label %bb99, !dbg !13543

bb99:                                             ; preds = %bb94, %bb93
  store i8 0, ptr %first, align 1, !dbg !13544
; call core::fmt::Formatter::write_str
  %_134 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10432, i64 9) #8, !dbg !13545
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %109 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_134) #8, !dbg !13545
  %110 = zext i1 %109 to i8, !dbg !13545
  store i8 %110, ptr %_133, align 1, !dbg !13545
  %111 = load i8, ptr %_133, align 1, !dbg !13545, !range !1608, !noundef !25
  %112 = trunc i8 %111 to i1, !dbg !13545
  %_136 = zext i1 %112 to i64, !dbg !13545
  %113 = icmp eq i64 %_136, 0, !dbg !13545
  br i1 %113, label %bb104, label %bb103, !dbg !13545

bb94:                                             ; preds = %bb93
; call core::fmt::Formatter::write_str
  %_127 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !13546
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %114 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_127) #8, !dbg !13546
  %115 = zext i1 %114 to i8, !dbg !13546
  store i8 %115, ptr %_126, align 1, !dbg !13546
  %116 = load i8, ptr %_126, align 1, !dbg !13546, !range !1608, !noundef !25
  %117 = trunc i8 %116 to i1, !dbg !13546
  %_129 = zext i1 %117 to i64, !dbg !13546
  %118 = icmp eq i64 %_129, 0, !dbg !13546
  br i1 %118, label %bb99, label %bb98, !dbg !13546

bb98:                                             ; preds = %bb94
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %119 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10417) #8, !dbg !13562
  %120 = zext i1 %119 to i8, !dbg !13562
  store i8 %120, ptr %0, align 1, !dbg !13562
  br label %bb338, !dbg !13562

bb97:                                             ; No predecessors!
  unreachable, !dbg !13546

bb103:                                            ; preds = %bb99
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %121 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10417) #8, !dbg !13563
  %122 = zext i1 %121 to i8, !dbg !13563
  store i8 %122, ptr %0, align 1, !dbg !13563
  br label %bb338, !dbg !13563

bb102:                                            ; No predecessors!
  unreachable, !dbg !13545

bb117:                                            ; preds = %bb112, %bb104
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_9
  %_157 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5BIT_917h2d279dadb616d260E"(ptr align 8 %self) #8, !dbg !13541
  br i1 %_157, label %bb119, label %bb130, !dbg !13541

bb106:                                            ; preds = %bb104
  %123 = load i8, ptr %first, align 1, !dbg !13542, !range !1608, !noundef !25
  %_142 = trunc i8 %123 to i1, !dbg !13542
  %_141 = xor i1 %_142, true, !dbg !13543
  br i1 %_141, label %bb107, label %bb112, !dbg !13543

bb112:                                            ; preds = %bb107, %bb106
  store i8 0, ptr %first, align 1, !dbg !13544
; call core::fmt::Formatter::write_str
  %_151 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10434, i64 6) #8, !dbg !13545
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %124 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_151) #8, !dbg !13545
  %125 = zext i1 %124 to i8, !dbg !13545
  store i8 %125, ptr %_150, align 1, !dbg !13545
  %126 = load i8, ptr %_150, align 1, !dbg !13545, !range !1608, !noundef !25
  %127 = trunc i8 %126 to i1, !dbg !13545
  %_153 = zext i1 %127 to i64, !dbg !13545
  %128 = icmp eq i64 %_153, 0, !dbg !13545
  br i1 %128, label %bb117, label %bb116, !dbg !13545

bb107:                                            ; preds = %bb106
; call core::fmt::Formatter::write_str
  %_144 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !13546
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %129 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_144) #8, !dbg !13546
  %130 = zext i1 %129 to i8, !dbg !13546
  store i8 %130, ptr %_143, align 1, !dbg !13546
  %131 = load i8, ptr %_143, align 1, !dbg !13546, !range !1608, !noundef !25
  %132 = trunc i8 %131 to i1, !dbg !13546
  %_146 = zext i1 %132 to i64, !dbg !13546
  %133 = icmp eq i64 %_146, 0, !dbg !13546
  br i1 %133, label %bb112, label %bb111, !dbg !13546

bb111:                                            ; preds = %bb107
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %134 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10417) #8, !dbg !13564
  %135 = zext i1 %134 to i8, !dbg !13564
  store i8 %135, ptr %0, align 1, !dbg !13564
  br label %bb338, !dbg !13564

bb110:                                            ; No predecessors!
  unreachable, !dbg !13546

bb116:                                            ; preds = %bb112
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %136 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10417) #8, !dbg !13565
  %137 = zext i1 %136 to i8, !dbg !13565
  store i8 %137, ptr %0, align 1, !dbg !13565
  br label %bb338, !dbg !13565

bb115:                                            ; No predecessors!
  unreachable, !dbg !13545

bb130:                                            ; preds = %bb125, %bb117
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_10
  %_174 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_1017h5af36566254dceb6E"(ptr align 8 %self) #8, !dbg !13541
  br i1 %_174, label %bb132, label %bb143, !dbg !13541

bb119:                                            ; preds = %bb117
  %138 = load i8, ptr %first, align 1, !dbg !13542, !range !1608, !noundef !25
  %_159 = trunc i8 %138 to i1, !dbg !13542
  %_158 = xor i1 %_159, true, !dbg !13543
  br i1 %_158, label %bb120, label %bb125, !dbg !13543

bb125:                                            ; preds = %bb120, %bb119
  store i8 0, ptr %first, align 1, !dbg !13544
; call core::fmt::Formatter::write_str
  %_168 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10436, i64 5) #8, !dbg !13545
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %139 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_168) #8, !dbg !13545
  %140 = zext i1 %139 to i8, !dbg !13545
  store i8 %140, ptr %_167, align 1, !dbg !13545
  %141 = load i8, ptr %_167, align 1, !dbg !13545, !range !1608, !noundef !25
  %142 = trunc i8 %141 to i1, !dbg !13545
  %_170 = zext i1 %142 to i64, !dbg !13545
  %143 = icmp eq i64 %_170, 0, !dbg !13545
  br i1 %143, label %bb130, label %bb129, !dbg !13545

bb120:                                            ; preds = %bb119
; call core::fmt::Formatter::write_str
  %_161 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !13546
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %144 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_161) #8, !dbg !13546
  %145 = zext i1 %144 to i8, !dbg !13546
  store i8 %145, ptr %_160, align 1, !dbg !13546
  %146 = load i8, ptr %_160, align 1, !dbg !13546, !range !1608, !noundef !25
  %147 = trunc i8 %146 to i1, !dbg !13546
  %_163 = zext i1 %147 to i64, !dbg !13546
  %148 = icmp eq i64 %_163, 0, !dbg !13546
  br i1 %148, label %bb125, label %bb124, !dbg !13546

bb124:                                            ; preds = %bb120
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %149 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10417) #8, !dbg !13566
  %150 = zext i1 %149 to i8, !dbg !13566
  store i8 %150, ptr %0, align 1, !dbg !13566
  br label %bb338, !dbg !13566

bb123:                                            ; No predecessors!
  unreachable, !dbg !13546

bb129:                                            ; preds = %bb125
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %151 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10417) #8, !dbg !13567
  %152 = zext i1 %151 to i8, !dbg !13567
  store i8 %152, ptr %0, align 1, !dbg !13567
  br label %bb338, !dbg !13567

bb128:                                            ; No predecessors!
  unreachable, !dbg !13545

bb143:                                            ; preds = %bb138, %bb130
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_11
  %_191 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_1117h76b9fc3d5c9e981fE"(ptr align 8 %self) #8, !dbg !13541
  br i1 %_191, label %bb145, label %bb156, !dbg !13541

bb132:                                            ; preds = %bb130
  %153 = load i8, ptr %first, align 1, !dbg !13542, !range !1608, !noundef !25
  %_176 = trunc i8 %153 to i1, !dbg !13542
  %_175 = xor i1 %_176, true, !dbg !13543
  br i1 %_175, label %bb133, label %bb138, !dbg !13543

bb138:                                            ; preds = %bb133, %bb132
  store i8 0, ptr %first, align 1, !dbg !13544
; call core::fmt::Formatter::write_str
  %_185 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10438, i64 6) #8, !dbg !13545
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %154 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_185) #8, !dbg !13545
  %155 = zext i1 %154 to i8, !dbg !13545
  store i8 %155, ptr %_184, align 1, !dbg !13545
  %156 = load i8, ptr %_184, align 1, !dbg !13545, !range !1608, !noundef !25
  %157 = trunc i8 %156 to i1, !dbg !13545
  %_187 = zext i1 %157 to i64, !dbg !13545
  %158 = icmp eq i64 %_187, 0, !dbg !13545
  br i1 %158, label %bb143, label %bb142, !dbg !13545

bb133:                                            ; preds = %bb132
; call core::fmt::Formatter::write_str
  %_178 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !13546
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %159 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_178) #8, !dbg !13546
  %160 = zext i1 %159 to i8, !dbg !13546
  store i8 %160, ptr %_177, align 1, !dbg !13546
  %161 = load i8, ptr %_177, align 1, !dbg !13546, !range !1608, !noundef !25
  %162 = trunc i8 %161 to i1, !dbg !13546
  %_180 = zext i1 %162 to i64, !dbg !13546
  %163 = icmp eq i64 %_180, 0, !dbg !13546
  br i1 %163, label %bb138, label %bb137, !dbg !13546

bb137:                                            ; preds = %bb133
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %164 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10417) #8, !dbg !13568
  %165 = zext i1 %164 to i8, !dbg !13568
  store i8 %165, ptr %0, align 1, !dbg !13568
  br label %bb338, !dbg !13568

bb136:                                            ; No predecessors!
  unreachable, !dbg !13546

bb142:                                            ; preds = %bb138
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %166 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10417) #8, !dbg !13569
  %167 = zext i1 %166 to i8, !dbg !13569
  store i8 %167, ptr %0, align 1, !dbg !13569
  br label %bb338, !dbg !13569

bb141:                                            ; No predecessors!
  unreachable, !dbg !13545

bb156:                                            ; preds = %bb151, %bb143
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_52
  %_208 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5217h796a95b600829fb5E"(ptr align 8 %self) #8, !dbg !13541
  br i1 %_208, label %bb158, label %bb169, !dbg !13541

bb145:                                            ; preds = %bb143
  %168 = load i8, ptr %first, align 1, !dbg !13542, !range !1608, !noundef !25
  %_193 = trunc i8 %168 to i1, !dbg !13542
  %_192 = xor i1 %_193, true, !dbg !13543
  br i1 %_192, label %bb146, label %bb151, !dbg !13543

bb151:                                            ; preds = %bb146, %bb145
  store i8 0, ptr %first, align 1, !dbg !13544
; call core::fmt::Formatter::write_str
  %_202 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10440, i64 6) #8, !dbg !13545
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %169 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_202) #8, !dbg !13545
  %170 = zext i1 %169 to i8, !dbg !13545
  store i8 %170, ptr %_201, align 1, !dbg !13545
  %171 = load i8, ptr %_201, align 1, !dbg !13545, !range !1608, !noundef !25
  %172 = trunc i8 %171 to i1, !dbg !13545
  %_204 = zext i1 %172 to i64, !dbg !13545
  %173 = icmp eq i64 %_204, 0, !dbg !13545
  br i1 %173, label %bb156, label %bb155, !dbg !13545

bb146:                                            ; preds = %bb145
; call core::fmt::Formatter::write_str
  %_195 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !13546
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %174 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_195) #8, !dbg !13546
  %175 = zext i1 %174 to i8, !dbg !13546
  store i8 %175, ptr %_194, align 1, !dbg !13546
  %176 = load i8, ptr %_194, align 1, !dbg !13546, !range !1608, !noundef !25
  %177 = trunc i8 %176 to i1, !dbg !13546
  %_197 = zext i1 %177 to i64, !dbg !13546
  %178 = icmp eq i64 %_197, 0, !dbg !13546
  br i1 %178, label %bb151, label %bb150, !dbg !13546

bb150:                                            ; preds = %bb146
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %179 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10417) #8, !dbg !13570
  %180 = zext i1 %179 to i8, !dbg !13570
  store i8 %180, ptr %0, align 1, !dbg !13570
  br label %bb338, !dbg !13570

bb149:                                            ; No predecessors!
  unreachable, !dbg !13546

bb155:                                            ; preds = %bb151
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %181 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10417) #8, !dbg !13571
  %182 = zext i1 %181 to i8, !dbg !13571
  store i8 %182, ptr %0, align 1, !dbg !13571
  br label %bb338, !dbg !13571

bb154:                                            ; No predecessors!
  unreachable, !dbg !13545

bb169:                                            ; preds = %bb164, %bb156
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_53
  %_225 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5317he856bfb980d2b87fE"(ptr align 8 %self) #8, !dbg !13541
  br i1 %_225, label %bb171, label %bb182, !dbg !13541

bb158:                                            ; preds = %bb156
  %183 = load i8, ptr %first, align 1, !dbg !13542, !range !1608, !noundef !25
  %_210 = trunc i8 %183 to i1, !dbg !13542
  %_209 = xor i1 %_210, true, !dbg !13543
  br i1 %_209, label %bb159, label %bb164, !dbg !13543

bb164:                                            ; preds = %bb159, %bb158
  store i8 0, ptr %first, align 1, !dbg !13544
; call core::fmt::Formatter::write_str
  %_219 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10442, i64 6) #8, !dbg !13545
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %184 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_219) #8, !dbg !13545
  %185 = zext i1 %184 to i8, !dbg !13545
  store i8 %185, ptr %_218, align 1, !dbg !13545
  %186 = load i8, ptr %_218, align 1, !dbg !13545, !range !1608, !noundef !25
  %187 = trunc i8 %186 to i1, !dbg !13545
  %_221 = zext i1 %187 to i64, !dbg !13545
  %188 = icmp eq i64 %_221, 0, !dbg !13545
  br i1 %188, label %bb169, label %bb168, !dbg !13545

bb159:                                            ; preds = %bb158
; call core::fmt::Formatter::write_str
  %_212 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !13546
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %189 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_212) #8, !dbg !13546
  %190 = zext i1 %189 to i8, !dbg !13546
  store i8 %190, ptr %_211, align 1, !dbg !13546
  %191 = load i8, ptr %_211, align 1, !dbg !13546, !range !1608, !noundef !25
  %192 = trunc i8 %191 to i1, !dbg !13546
  %_214 = zext i1 %192 to i64, !dbg !13546
  %193 = icmp eq i64 %_214, 0, !dbg !13546
  br i1 %193, label %bb164, label %bb163, !dbg !13546

bb163:                                            ; preds = %bb159
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %194 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10417) #8, !dbg !13572
  %195 = zext i1 %194 to i8, !dbg !13572
  store i8 %195, ptr %0, align 1, !dbg !13572
  br label %bb338, !dbg !13572

bb162:                                            ; No predecessors!
  unreachable, !dbg !13546

bb168:                                            ; preds = %bb164
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %196 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10417) #8, !dbg !13573
  %197 = zext i1 %196 to i8, !dbg !13573
  store i8 %197, ptr %0, align 1, !dbg !13573
  br label %bb338, !dbg !13573

bb167:                                            ; No predecessors!
  unreachable, !dbg !13545

bb182:                                            ; preds = %bb177, %bb169
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_54
  %_242 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5417h53eeca7547985472E"(ptr align 8 %self) #8, !dbg !13541
  br i1 %_242, label %bb184, label %bb195, !dbg !13541

bb171:                                            ; preds = %bb169
  %198 = load i8, ptr %first, align 1, !dbg !13542, !range !1608, !noundef !25
  %_227 = trunc i8 %198 to i1, !dbg !13542
  %_226 = xor i1 %_227, true, !dbg !13543
  br i1 %_226, label %bb172, label %bb177, !dbg !13543

bb177:                                            ; preds = %bb172, %bb171
  store i8 0, ptr %first, align 1, !dbg !13544
; call core::fmt::Formatter::write_str
  %_236 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10444, i64 6) #8, !dbg !13545
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %199 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_236) #8, !dbg !13545
  %200 = zext i1 %199 to i8, !dbg !13545
  store i8 %200, ptr %_235, align 1, !dbg !13545
  %201 = load i8, ptr %_235, align 1, !dbg !13545, !range !1608, !noundef !25
  %202 = trunc i8 %201 to i1, !dbg !13545
  %_238 = zext i1 %202 to i64, !dbg !13545
  %203 = icmp eq i64 %_238, 0, !dbg !13545
  br i1 %203, label %bb182, label %bb181, !dbg !13545

bb172:                                            ; preds = %bb171
; call core::fmt::Formatter::write_str
  %_229 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !13546
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %204 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_229) #8, !dbg !13546
  %205 = zext i1 %204 to i8, !dbg !13546
  store i8 %205, ptr %_228, align 1, !dbg !13546
  %206 = load i8, ptr %_228, align 1, !dbg !13546, !range !1608, !noundef !25
  %207 = trunc i8 %206 to i1, !dbg !13546
  %_231 = zext i1 %207 to i64, !dbg !13546
  %208 = icmp eq i64 %_231, 0, !dbg !13546
  br i1 %208, label %bb177, label %bb176, !dbg !13546

bb176:                                            ; preds = %bb172
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %209 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10417) #8, !dbg !13574
  %210 = zext i1 %209 to i8, !dbg !13574
  store i8 %210, ptr %0, align 1, !dbg !13574
  br label %bb338, !dbg !13574

bb175:                                            ; No predecessors!
  unreachable, !dbg !13546

bb181:                                            ; preds = %bb177
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %211 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10417) #8, !dbg !13575
  %212 = zext i1 %211 to i8, !dbg !13575
  store i8 %212, ptr %0, align 1, !dbg !13575
  br label %bb338, !dbg !13575

bb180:                                            ; No predecessors!
  unreachable, !dbg !13545

bb195:                                            ; preds = %bb190, %bb182
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_55
  %_259 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5517h0fa048989a29a732E"(ptr align 8 %self) #8, !dbg !13541
  br i1 %_259, label %bb197, label %bb208, !dbg !13541

bb184:                                            ; preds = %bb182
  %213 = load i8, ptr %first, align 1, !dbg !13542, !range !1608, !noundef !25
  %_244 = trunc i8 %213 to i1, !dbg !13542
  %_243 = xor i1 %_244, true, !dbg !13543
  br i1 %_243, label %bb185, label %bb190, !dbg !13543

bb190:                                            ; preds = %bb185, %bb184
  store i8 0, ptr %first, align 1, !dbg !13544
; call core::fmt::Formatter::write_str
  %_253 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10446, i64 6) #8, !dbg !13545
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %214 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_253) #8, !dbg !13545
  %215 = zext i1 %214 to i8, !dbg !13545
  store i8 %215, ptr %_252, align 1, !dbg !13545
  %216 = load i8, ptr %_252, align 1, !dbg !13545, !range !1608, !noundef !25
  %217 = trunc i8 %216 to i1, !dbg !13545
  %_255 = zext i1 %217 to i64, !dbg !13545
  %218 = icmp eq i64 %_255, 0, !dbg !13545
  br i1 %218, label %bb195, label %bb194, !dbg !13545

bb185:                                            ; preds = %bb184
; call core::fmt::Formatter::write_str
  %_246 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !13546
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %219 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_246) #8, !dbg !13546
  %220 = zext i1 %219 to i8, !dbg !13546
  store i8 %220, ptr %_245, align 1, !dbg !13546
  %221 = load i8, ptr %_245, align 1, !dbg !13546, !range !1608, !noundef !25
  %222 = trunc i8 %221 to i1, !dbg !13546
  %_248 = zext i1 %222 to i64, !dbg !13546
  %223 = icmp eq i64 %_248, 0, !dbg !13546
  br i1 %223, label %bb190, label %bb189, !dbg !13546

bb189:                                            ; preds = %bb185
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %224 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10417) #8, !dbg !13576
  %225 = zext i1 %224 to i8, !dbg !13576
  store i8 %225, ptr %0, align 1, !dbg !13576
  br label %bb338, !dbg !13576

bb188:                                            ; No predecessors!
  unreachable, !dbg !13546

bb194:                                            ; preds = %bb190
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %226 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10417) #8, !dbg !13577
  %227 = zext i1 %226 to i8, !dbg !13577
  store i8 %227, ptr %0, align 1, !dbg !13577
  br label %bb338, !dbg !13577

bb193:                                            ; No predecessors!
  unreachable, !dbg !13545

bb208:                                            ; preds = %bb203, %bb195
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_56
  %_276 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5617h2c985369ab64babaE"(ptr align 8 %self) #8, !dbg !13541
  br i1 %_276, label %bb210, label %bb221, !dbg !13541

bb197:                                            ; preds = %bb195
  %228 = load i8, ptr %first, align 1, !dbg !13542, !range !1608, !noundef !25
  %_261 = trunc i8 %228 to i1, !dbg !13542
  %_260 = xor i1 %_261, true, !dbg !13543
  br i1 %_260, label %bb198, label %bb203, !dbg !13543

bb203:                                            ; preds = %bb198, %bb197
  store i8 0, ptr %first, align 1, !dbg !13544
; call core::fmt::Formatter::write_str
  %_270 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10448, i64 6) #8, !dbg !13545
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %229 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_270) #8, !dbg !13545
  %230 = zext i1 %229 to i8, !dbg !13545
  store i8 %230, ptr %_269, align 1, !dbg !13545
  %231 = load i8, ptr %_269, align 1, !dbg !13545, !range !1608, !noundef !25
  %232 = trunc i8 %231 to i1, !dbg !13545
  %_272 = zext i1 %232 to i64, !dbg !13545
  %233 = icmp eq i64 %_272, 0, !dbg !13545
  br i1 %233, label %bb208, label %bb207, !dbg !13545

bb198:                                            ; preds = %bb197
; call core::fmt::Formatter::write_str
  %_263 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !13546
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %234 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_263) #8, !dbg !13546
  %235 = zext i1 %234 to i8, !dbg !13546
  store i8 %235, ptr %_262, align 1, !dbg !13546
  %236 = load i8, ptr %_262, align 1, !dbg !13546, !range !1608, !noundef !25
  %237 = trunc i8 %236 to i1, !dbg !13546
  %_265 = zext i1 %237 to i64, !dbg !13546
  %238 = icmp eq i64 %_265, 0, !dbg !13546
  br i1 %238, label %bb203, label %bb202, !dbg !13546

bb202:                                            ; preds = %bb198
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %239 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10417) #8, !dbg !13578
  %240 = zext i1 %239 to i8, !dbg !13578
  store i8 %240, ptr %0, align 1, !dbg !13578
  br label %bb338, !dbg !13578

bb201:                                            ; No predecessors!
  unreachable, !dbg !13546

bb207:                                            ; preds = %bb203
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %241 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10417) #8, !dbg !13579
  %242 = zext i1 %241 to i8, !dbg !13579
  store i8 %242, ptr %0, align 1, !dbg !13579
  br label %bb338, !dbg !13579

bb206:                                            ; No predecessors!
  unreachable, !dbg !13545

bb221:                                            ; preds = %bb216, %bb208
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_57
  %_293 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5717ha530a42a512bd125E"(ptr align 8 %self) #8, !dbg !13541
  br i1 %_293, label %bb223, label %bb234, !dbg !13541

bb210:                                            ; preds = %bb208
  %243 = load i8, ptr %first, align 1, !dbg !13542, !range !1608, !noundef !25
  %_278 = trunc i8 %243 to i1, !dbg !13542
  %_277 = xor i1 %_278, true, !dbg !13543
  br i1 %_277, label %bb211, label %bb216, !dbg !13543

bb216:                                            ; preds = %bb211, %bb210
  store i8 0, ptr %first, align 1, !dbg !13544
; call core::fmt::Formatter::write_str
  %_287 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10450, i64 6) #8, !dbg !13545
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %244 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_287) #8, !dbg !13545
  %245 = zext i1 %244 to i8, !dbg !13545
  store i8 %245, ptr %_286, align 1, !dbg !13545
  %246 = load i8, ptr %_286, align 1, !dbg !13545, !range !1608, !noundef !25
  %247 = trunc i8 %246 to i1, !dbg !13545
  %_289 = zext i1 %247 to i64, !dbg !13545
  %248 = icmp eq i64 %_289, 0, !dbg !13545
  br i1 %248, label %bb221, label %bb220, !dbg !13545

bb211:                                            ; preds = %bb210
; call core::fmt::Formatter::write_str
  %_280 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !13546
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %249 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_280) #8, !dbg !13546
  %250 = zext i1 %249 to i8, !dbg !13546
  store i8 %250, ptr %_279, align 1, !dbg !13546
  %251 = load i8, ptr %_279, align 1, !dbg !13546, !range !1608, !noundef !25
  %252 = trunc i8 %251 to i1, !dbg !13546
  %_282 = zext i1 %252 to i64, !dbg !13546
  %253 = icmp eq i64 %_282, 0, !dbg !13546
  br i1 %253, label %bb216, label %bb215, !dbg !13546

bb215:                                            ; preds = %bb211
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %254 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10417) #8, !dbg !13580
  %255 = zext i1 %254 to i8, !dbg !13580
  store i8 %255, ptr %0, align 1, !dbg !13580
  br label %bb338, !dbg !13580

bb214:                                            ; No predecessors!
  unreachable, !dbg !13546

bb220:                                            ; preds = %bb216
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %256 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10417) #8, !dbg !13581
  %257 = zext i1 %256 to i8, !dbg !13581
  store i8 %257, ptr %0, align 1, !dbg !13581
  br label %bb338, !dbg !13581

bb219:                                            ; No predecessors!
  unreachable, !dbg !13545

bb234:                                            ; preds = %bb229, %bb221
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_58
  %_310 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5817he96b03a46917b1e5E"(ptr align 8 %self) #8, !dbg !13541
  br i1 %_310, label %bb236, label %bb247, !dbg !13541

bb223:                                            ; preds = %bb221
  %258 = load i8, ptr %first, align 1, !dbg !13542, !range !1608, !noundef !25
  %_295 = trunc i8 %258 to i1, !dbg !13542
  %_294 = xor i1 %_295, true, !dbg !13543
  br i1 %_294, label %bb224, label %bb229, !dbg !13543

bb229:                                            ; preds = %bb224, %bb223
  store i8 0, ptr %first, align 1, !dbg !13544
; call core::fmt::Formatter::write_str
  %_304 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10452, i64 6) #8, !dbg !13545
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %259 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_304) #8, !dbg !13545
  %260 = zext i1 %259 to i8, !dbg !13545
  store i8 %260, ptr %_303, align 1, !dbg !13545
  %261 = load i8, ptr %_303, align 1, !dbg !13545, !range !1608, !noundef !25
  %262 = trunc i8 %261 to i1, !dbg !13545
  %_306 = zext i1 %262 to i64, !dbg !13545
  %263 = icmp eq i64 %_306, 0, !dbg !13545
  br i1 %263, label %bb234, label %bb233, !dbg !13545

bb224:                                            ; preds = %bb223
; call core::fmt::Formatter::write_str
  %_297 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !13546
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %264 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_297) #8, !dbg !13546
  %265 = zext i1 %264 to i8, !dbg !13546
  store i8 %265, ptr %_296, align 1, !dbg !13546
  %266 = load i8, ptr %_296, align 1, !dbg !13546, !range !1608, !noundef !25
  %267 = trunc i8 %266 to i1, !dbg !13546
  %_299 = zext i1 %267 to i64, !dbg !13546
  %268 = icmp eq i64 %_299, 0, !dbg !13546
  br i1 %268, label %bb229, label %bb228, !dbg !13546

bb228:                                            ; preds = %bb224
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %269 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10417) #8, !dbg !13582
  %270 = zext i1 %269 to i8, !dbg !13582
  store i8 %270, ptr %0, align 1, !dbg !13582
  br label %bb338, !dbg !13582

bb227:                                            ; No predecessors!
  unreachable, !dbg !13546

bb233:                                            ; preds = %bb229
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %271 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10417) #8, !dbg !13583
  %272 = zext i1 %271 to i8, !dbg !13583
  store i8 %272, ptr %0, align 1, !dbg !13583
  br label %bb338, !dbg !13583

bb232:                                            ; No predecessors!
  unreachable, !dbg !13545

bb247:                                            ; preds = %bb242, %bb234
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_59
  %_327 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5917h39445a2e709c6eb2E"(ptr align 8 %self) #8, !dbg !13541
  br i1 %_327, label %bb249, label %bb260, !dbg !13541

bb236:                                            ; preds = %bb234
  %273 = load i8, ptr %first, align 1, !dbg !13542, !range !1608, !noundef !25
  %_312 = trunc i8 %273 to i1, !dbg !13542
  %_311 = xor i1 %_312, true, !dbg !13543
  br i1 %_311, label %bb237, label %bb242, !dbg !13543

bb242:                                            ; preds = %bb237, %bb236
  store i8 0, ptr %first, align 1, !dbg !13544
; call core::fmt::Formatter::write_str
  %_321 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10454, i64 6) #8, !dbg !13545
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %274 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_321) #8, !dbg !13545
  %275 = zext i1 %274 to i8, !dbg !13545
  store i8 %275, ptr %_320, align 1, !dbg !13545
  %276 = load i8, ptr %_320, align 1, !dbg !13545, !range !1608, !noundef !25
  %277 = trunc i8 %276 to i1, !dbg !13545
  %_323 = zext i1 %277 to i64, !dbg !13545
  %278 = icmp eq i64 %_323, 0, !dbg !13545
  br i1 %278, label %bb247, label %bb246, !dbg !13545

bb237:                                            ; preds = %bb236
; call core::fmt::Formatter::write_str
  %_314 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !13546
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %279 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_314) #8, !dbg !13546
  %280 = zext i1 %279 to i8, !dbg !13546
  store i8 %280, ptr %_313, align 1, !dbg !13546
  %281 = load i8, ptr %_313, align 1, !dbg !13546, !range !1608, !noundef !25
  %282 = trunc i8 %281 to i1, !dbg !13546
  %_316 = zext i1 %282 to i64, !dbg !13546
  %283 = icmp eq i64 %_316, 0, !dbg !13546
  br i1 %283, label %bb242, label %bb241, !dbg !13546

bb241:                                            ; preds = %bb237
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %284 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10417) #8, !dbg !13584
  %285 = zext i1 %284 to i8, !dbg !13584
  store i8 %285, ptr %0, align 1, !dbg !13584
  br label %bb338, !dbg !13584

bb240:                                            ; No predecessors!
  unreachable, !dbg !13546

bb246:                                            ; preds = %bb242
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %286 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10417) #8, !dbg !13585
  %287 = zext i1 %286 to i8, !dbg !13585
  store i8 %287, ptr %0, align 1, !dbg !13585
  br label %bb338, !dbg !13585

bb245:                                            ; No predecessors!
  unreachable, !dbg !13545

bb260:                                            ; preds = %bb255, %bb247
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_60
  %_344 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6017ha4314426eb81d676E"(ptr align 8 %self) #8, !dbg !13541
  br i1 %_344, label %bb262, label %bb273, !dbg !13541

bb249:                                            ; preds = %bb247
  %288 = load i8, ptr %first, align 1, !dbg !13542, !range !1608, !noundef !25
  %_329 = trunc i8 %288 to i1, !dbg !13542
  %_328 = xor i1 %_329, true, !dbg !13543
  br i1 %_328, label %bb250, label %bb255, !dbg !13543

bb255:                                            ; preds = %bb250, %bb249
  store i8 0, ptr %first, align 1, !dbg !13544
; call core::fmt::Formatter::write_str
  %_338 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10456, i64 6) #8, !dbg !13545
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %289 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_338) #8, !dbg !13545
  %290 = zext i1 %289 to i8, !dbg !13545
  store i8 %290, ptr %_337, align 1, !dbg !13545
  %291 = load i8, ptr %_337, align 1, !dbg !13545, !range !1608, !noundef !25
  %292 = trunc i8 %291 to i1, !dbg !13545
  %_340 = zext i1 %292 to i64, !dbg !13545
  %293 = icmp eq i64 %_340, 0, !dbg !13545
  br i1 %293, label %bb260, label %bb259, !dbg !13545

bb250:                                            ; preds = %bb249
; call core::fmt::Formatter::write_str
  %_331 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !13546
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %294 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_331) #8, !dbg !13546
  %295 = zext i1 %294 to i8, !dbg !13546
  store i8 %295, ptr %_330, align 1, !dbg !13546
  %296 = load i8, ptr %_330, align 1, !dbg !13546, !range !1608, !noundef !25
  %297 = trunc i8 %296 to i1, !dbg !13546
  %_333 = zext i1 %297 to i64, !dbg !13546
  %298 = icmp eq i64 %_333, 0, !dbg !13546
  br i1 %298, label %bb255, label %bb254, !dbg !13546

bb254:                                            ; preds = %bb250
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %299 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10417) #8, !dbg !13586
  %300 = zext i1 %299 to i8, !dbg !13586
  store i8 %300, ptr %0, align 1, !dbg !13586
  br label %bb338, !dbg !13586

bb253:                                            ; No predecessors!
  unreachable, !dbg !13546

bb259:                                            ; preds = %bb255
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %301 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10417) #8, !dbg !13587
  %302 = zext i1 %301 to i8, !dbg !13587
  store i8 %302, ptr %0, align 1, !dbg !13587
  br label %bb338, !dbg !13587

bb258:                                            ; No predecessors!
  unreachable, !dbg !13545

bb273:                                            ; preds = %bb268, %bb260
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_61
  %_361 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6117hd6a66883228cd0f3E"(ptr align 8 %self) #8, !dbg !13541
  br i1 %_361, label %bb275, label %bb286, !dbg !13541

bb262:                                            ; preds = %bb260
  %303 = load i8, ptr %first, align 1, !dbg !13542, !range !1608, !noundef !25
  %_346 = trunc i8 %303 to i1, !dbg !13542
  %_345 = xor i1 %_346, true, !dbg !13543
  br i1 %_345, label %bb263, label %bb268, !dbg !13543

bb268:                                            ; preds = %bb263, %bb262
  store i8 0, ptr %first, align 1, !dbg !13544
; call core::fmt::Formatter::write_str
  %_355 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10458, i64 6) #8, !dbg !13545
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %304 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_355) #8, !dbg !13545
  %305 = zext i1 %304 to i8, !dbg !13545
  store i8 %305, ptr %_354, align 1, !dbg !13545
  %306 = load i8, ptr %_354, align 1, !dbg !13545, !range !1608, !noundef !25
  %307 = trunc i8 %306 to i1, !dbg !13545
  %_357 = zext i1 %307 to i64, !dbg !13545
  %308 = icmp eq i64 %_357, 0, !dbg !13545
  br i1 %308, label %bb273, label %bb272, !dbg !13545

bb263:                                            ; preds = %bb262
; call core::fmt::Formatter::write_str
  %_348 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !13546
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %309 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_348) #8, !dbg !13546
  %310 = zext i1 %309 to i8, !dbg !13546
  store i8 %310, ptr %_347, align 1, !dbg !13546
  %311 = load i8, ptr %_347, align 1, !dbg !13546, !range !1608, !noundef !25
  %312 = trunc i8 %311 to i1, !dbg !13546
  %_350 = zext i1 %312 to i64, !dbg !13546
  %313 = icmp eq i64 %_350, 0, !dbg !13546
  br i1 %313, label %bb268, label %bb267, !dbg !13546

bb267:                                            ; preds = %bb263
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %314 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10417) #8, !dbg !13588
  %315 = zext i1 %314 to i8, !dbg !13588
  store i8 %315, ptr %0, align 1, !dbg !13588
  br label %bb338, !dbg !13588

bb266:                                            ; No predecessors!
  unreachable, !dbg !13546

bb272:                                            ; preds = %bb268
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %316 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10417) #8, !dbg !13589
  %317 = zext i1 %316 to i8, !dbg !13589
  store i8 %317, ptr %0, align 1, !dbg !13589
  br label %bb338, !dbg !13589

bb271:                                            ; No predecessors!
  unreachable, !dbg !13545

bb286:                                            ; preds = %bb281, %bb273
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_62
  %_378 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6217h1c96a6e1015cf39fE"(ptr align 8 %self) #8, !dbg !13541
  br i1 %_378, label %bb288, label %bb299, !dbg !13541

bb275:                                            ; preds = %bb273
  %318 = load i8, ptr %first, align 1, !dbg !13542, !range !1608, !noundef !25
  %_363 = trunc i8 %318 to i1, !dbg !13542
  %_362 = xor i1 %_363, true, !dbg !13543
  br i1 %_362, label %bb276, label %bb281, !dbg !13543

bb281:                                            ; preds = %bb276, %bb275
  store i8 0, ptr %first, align 1, !dbg !13544
; call core::fmt::Formatter::write_str
  %_372 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10460, i64 6) #8, !dbg !13545
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %319 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_372) #8, !dbg !13545
  %320 = zext i1 %319 to i8, !dbg !13545
  store i8 %320, ptr %_371, align 1, !dbg !13545
  %321 = load i8, ptr %_371, align 1, !dbg !13545, !range !1608, !noundef !25
  %322 = trunc i8 %321 to i1, !dbg !13545
  %_374 = zext i1 %322 to i64, !dbg !13545
  %323 = icmp eq i64 %_374, 0, !dbg !13545
  br i1 %323, label %bb286, label %bb285, !dbg !13545

bb276:                                            ; preds = %bb275
; call core::fmt::Formatter::write_str
  %_365 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !13546
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %324 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_365) #8, !dbg !13546
  %325 = zext i1 %324 to i8, !dbg !13546
  store i8 %325, ptr %_364, align 1, !dbg !13546
  %326 = load i8, ptr %_364, align 1, !dbg !13546, !range !1608, !noundef !25
  %327 = trunc i8 %326 to i1, !dbg !13546
  %_367 = zext i1 %327 to i64, !dbg !13546
  %328 = icmp eq i64 %_367, 0, !dbg !13546
  br i1 %328, label %bb281, label %bb280, !dbg !13546

bb280:                                            ; preds = %bb276
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %329 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10417) #8, !dbg !13590
  %330 = zext i1 %329 to i8, !dbg !13590
  store i8 %330, ptr %0, align 1, !dbg !13590
  br label %bb338, !dbg !13590

bb279:                                            ; No predecessors!
  unreachable, !dbg !13546

bb285:                                            ; preds = %bb281
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %331 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10417) #8, !dbg !13591
  %332 = zext i1 %331 to i8, !dbg !13591
  store i8 %332, ptr %0, align 1, !dbg !13591
  br label %bb338, !dbg !13591

bb284:                                            ; No predecessors!
  unreachable, !dbg !13545

bb299:                                            ; preds = %bb294, %bb286
; call <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::NO_EXECUTE
  %_395 = call zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10NO_EXECUTE17hc8c1d517a554a918E"(ptr align 8 %self) #8, !dbg !13541
  br i1 %_395, label %bb301, label %bb312, !dbg !13541

bb288:                                            ; preds = %bb286
  %333 = load i8, ptr %first, align 1, !dbg !13542, !range !1608, !noundef !25
  %_380 = trunc i8 %333 to i1, !dbg !13542
  %_379 = xor i1 %_380, true, !dbg !13543
  br i1 %_379, label %bb289, label %bb294, !dbg !13543

bb294:                                            ; preds = %bb289, %bb288
  store i8 0, ptr %first, align 1, !dbg !13544
; call core::fmt::Formatter::write_str
  %_389 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10462, i64 6) #8, !dbg !13545
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %334 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_389) #8, !dbg !13545
  %335 = zext i1 %334 to i8, !dbg !13545
  store i8 %335, ptr %_388, align 1, !dbg !13545
  %336 = load i8, ptr %_388, align 1, !dbg !13545, !range !1608, !noundef !25
  %337 = trunc i8 %336 to i1, !dbg !13545
  %_391 = zext i1 %337 to i64, !dbg !13545
  %338 = icmp eq i64 %_391, 0, !dbg !13545
  br i1 %338, label %bb299, label %bb298, !dbg !13545

bb289:                                            ; preds = %bb288
; call core::fmt::Formatter::write_str
  %_382 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !13546
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %339 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_382) #8, !dbg !13546
  %340 = zext i1 %339 to i8, !dbg !13546
  store i8 %340, ptr %_381, align 1, !dbg !13546
  %341 = load i8, ptr %_381, align 1, !dbg !13546, !range !1608, !noundef !25
  %342 = trunc i8 %341 to i1, !dbg !13546
  %_384 = zext i1 %342 to i64, !dbg !13546
  %343 = icmp eq i64 %_384, 0, !dbg !13546
  br i1 %343, label %bb294, label %bb293, !dbg !13546

bb293:                                            ; preds = %bb289
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %344 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10417) #8, !dbg !13592
  %345 = zext i1 %344 to i8, !dbg !13592
  store i8 %345, ptr %0, align 1, !dbg !13592
  br label %bb338, !dbg !13592

bb292:                                            ; No predecessors!
  unreachable, !dbg !13546

bb298:                                            ; preds = %bb294
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %346 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10417) #8, !dbg !13593
  %347 = zext i1 %346 to i8, !dbg !13593
  store i8 %347, ptr %0, align 1, !dbg !13593
  br label %bb338, !dbg !13593

bb297:                                            ; No predecessors!
  unreachable, !dbg !13545

bb312:                                            ; preds = %bb307, %bb299
  %_413 = load i64, ptr %self, align 8, !dbg !13594, !noundef !25
; call x86_64::structures::paging::page_table::PageTableFlags::all
  %348 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags3all17h3260acd1de5c6b5bE() #8, !dbg !13595
  store i64 %348, ptr %_417, align 8, !dbg !13595
; call x86_64::structures::paging::page_table::PageTableFlags::bits
  %_415 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags4bits17hd9bbcf9de43fa6aeE(ptr align 8 %_417) #8, !dbg !13595
  %_414 = xor i64 %_415, -1, !dbg !13596
  %349 = and i64 %_413, %_414, !dbg !13594
  store i64 %349, ptr %extra_bits, align 8, !dbg !13594
  %350 = load i64, ptr %extra_bits, align 8, !dbg !13597, !noundef !25
  %351 = icmp eq i64 %350, 0, !dbg !13597
  br i1 %351, label %bb331, label %bb315, !dbg !13597

bb301:                                            ; preds = %bb299
  %352 = load i8, ptr %first, align 1, !dbg !13542, !range !1608, !noundef !25
  %_397 = trunc i8 %352 to i1, !dbg !13542
  %_396 = xor i1 %_397, true, !dbg !13543
  br i1 %_396, label %bb302, label %bb307, !dbg !13543

bb307:                                            ; preds = %bb302, %bb301
  store i8 0, ptr %first, align 1, !dbg !13544
; call core::fmt::Formatter::write_str
  %_406 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10464, i64 10) #8, !dbg !13545
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %353 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_406) #8, !dbg !13545
  %354 = zext i1 %353 to i8, !dbg !13545
  store i8 %354, ptr %_405, align 1, !dbg !13545
  %355 = load i8, ptr %_405, align 1, !dbg !13545, !range !1608, !noundef !25
  %356 = trunc i8 %355 to i1, !dbg !13545
  %_408 = zext i1 %356 to i64, !dbg !13545
  %357 = icmp eq i64 %_408, 0, !dbg !13545
  br i1 %357, label %bb312, label %bb311, !dbg !13545

bb302:                                            ; preds = %bb301
; call core::fmt::Formatter::write_str
  %_399 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !13546
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %358 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_399) #8, !dbg !13546
  %359 = zext i1 %358 to i8, !dbg !13546
  store i8 %359, ptr %_398, align 1, !dbg !13546
  %360 = load i8, ptr %_398, align 1, !dbg !13546, !range !1608, !noundef !25
  %361 = trunc i8 %360 to i1, !dbg !13546
  %_401 = zext i1 %361 to i64, !dbg !13546
  %362 = icmp eq i64 %_401, 0, !dbg !13546
  br i1 %362, label %bb307, label %bb306, !dbg !13546

bb306:                                            ; preds = %bb302
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %363 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10417) #8, !dbg !13598
  %364 = zext i1 %363 to i8, !dbg !13598
  store i8 %364, ptr %0, align 1, !dbg !13598
  br label %bb338, !dbg !13598

bb305:                                            ; No predecessors!
  unreachable, !dbg !13546

bb311:                                            ; preds = %bb307
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %365 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10417) #8, !dbg !13599
  %366 = zext i1 %365 to i8, !dbg !13599
  store i8 %366, ptr %0, align 1, !dbg !13599
  br label %bb338, !dbg !13599

bb310:                                            ; No predecessors!
  unreachable, !dbg !13545

bb331:                                            ; preds = %bb324, %bb312
  %367 = load i8, ptr %first, align 1, !dbg !13600, !range !1608, !noundef !25
  %_441 = trunc i8 %367 to i1, !dbg !13600
  br i1 %_441, label %bb332, label %bb337, !dbg !13600

bb315:                                            ; preds = %bb312
  %368 = load i8, ptr %first, align 1, !dbg !13601, !range !1608, !noundef !25
  %_419 = trunc i8 %368 to i1, !dbg !13601
  %_418 = xor i1 %_419, true, !dbg !13602
  br i1 %_418, label %bb316, label %bb321, !dbg !13602

bb321:                                            ; preds = %bb316, %bb315
  store i8 0, ptr %first, align 1, !dbg !13603
; call core::fmt::Formatter::write_str
  %_428 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10466, i64 2) #8, !dbg !13604
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %369 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_428) #8, !dbg !13604
  %370 = zext i1 %369 to i8, !dbg !13604
  store i8 %370, ptr %_427, align 1, !dbg !13604
  %371 = load i8, ptr %_427, align 1, !dbg !13604, !range !1608, !noundef !25
  %372 = trunc i8 %371 to i1, !dbg !13604
  %_430 = zext i1 %372 to i64, !dbg !13604
  %373 = icmp eq i64 %_430, 0, !dbg !13604
  br i1 %373, label %bb324, label %bb326, !dbg !13604

bb316:                                            ; preds = %bb315
; call core::fmt::Formatter::write_str
  %_421 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10465, i64 3) #8, !dbg !13605
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %374 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_421) #8, !dbg !13605
  %375 = zext i1 %374 to i8, !dbg !13605
  store i8 %375, ptr %_420, align 1, !dbg !13605
  %376 = load i8, ptr %_420, align 1, !dbg !13605, !range !1608, !noundef !25
  %377 = trunc i8 %376 to i1, !dbg !13605
  %_423 = zext i1 %377 to i64, !dbg !13605
  %378 = icmp eq i64 %_423, 0, !dbg !13605
  br i1 %378, label %bb321, label %bb320, !dbg !13605

bb320:                                            ; preds = %bb316
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %379 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10417) #8, !dbg !13606
  %380 = zext i1 %379 to i8, !dbg !13606
  store i8 %380, ptr %0, align 1, !dbg !13606
  br label %bb338, !dbg !13606

bb319:                                            ; No predecessors!
  unreachable, !dbg !13605

bb324:                                            ; preds = %bb321
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %_435 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h5485057207139f05E"(ptr align 8 %extra_bits, ptr align 8 %f) #8, !dbg !13607
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %381 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_435) #8, !dbg !13607
  %382 = zext i1 %381 to i8, !dbg !13607
  store i8 %382, ptr %_434, align 1, !dbg !13607
  %383 = load i8, ptr %_434, align 1, !dbg !13607, !range !1608, !noundef !25
  %384 = trunc i8 %383 to i1, !dbg !13607
  %_437 = zext i1 %384 to i64, !dbg !13607
  %385 = icmp eq i64 %_437, 0, !dbg !13607
  br i1 %385, label %bb331, label %bb330, !dbg !13607

bb326:                                            ; preds = %bb321
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %386 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10417) #8, !dbg !13608
  %387 = zext i1 %386 to i8, !dbg !13608
  store i8 %387, ptr %0, align 1, !dbg !13608
  br label %bb338, !dbg !13608

bb325:                                            ; No predecessors!
  unreachable, !dbg !13604

bb330:                                            ; preds = %bb324
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %388 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10417) #8, !dbg !13609
  %389 = zext i1 %388 to i8, !dbg !13609
  store i8 %389, ptr %0, align 1, !dbg !13609
  br label %bb338, !dbg !13609

bb329:                                            ; No predecessors!
  unreachable, !dbg !13607

bb337:                                            ; preds = %bb332, %bb331
  store i8 0, ptr %0, align 1, !dbg !13610
  br label %bb338, !dbg !13548

bb332:                                            ; preds = %bb331
; call core::fmt::Formatter::write_str
  %_443 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 @alloc10467, i64 7) #8, !dbg !13611
; call <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
  %390 = call zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext %_443) #8, !dbg !13611
  %391 = zext i1 %390 to i8, !dbg !13611
  store i8 %391, ptr %_442, align 1, !dbg !13611
  %392 = load i8, ptr %_442, align 1, !dbg !13611, !range !1608, !noundef !25
  %393 = trunc i8 %392 to i1, !dbg !13611
  %_445 = zext i1 %393 to i64, !dbg !13611
  %394 = icmp eq i64 %_445, 0, !dbg !13611
  br i1 %394, label %bb337, label %bb336, !dbg !13611

bb336:                                            ; preds = %bb332
; call <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
  %395 = call zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8 @alloc10417) #8, !dbg !13612
  %396 = zext i1 %395 to i8, !dbg !13612
  store i8 %396, ptr %0, align 1, !dbg !13612
  br label %bb338, !dbg !13612

bb335:                                            ; No predecessors!
  unreachable, !dbg !13611
}

; <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Binary>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN92_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17h13fc6b25cb06d7f0E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13613 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13616, metadata !DIExpression()), !dbg !13618
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13617, metadata !DIExpression()), !dbg !13619
; call core::fmt::num::<impl core::fmt::Binary for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17h1cdf9c3f5e3c04feE"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !13620
  ret i1 %0, !dbg !13621
}

; <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Octal>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17hd8a710fb52f7de53E"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13622 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13625, metadata !DIExpression()), !dbg !13627
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13626, metadata !DIExpression()), !dbg !13628
; call core::fmt::num::<impl core::fmt::Octal for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hfab9ad2c8c6777b5E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !13629
  ret i1 %0, !dbg !13630
}

; <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::LowerHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN94_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h511a0d215dd430faE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13631 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13634, metadata !DIExpression()), !dbg !13636
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13635, metadata !DIExpression()), !dbg !13637
; call core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h5485057207139f05E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !13638
  ret i1 %0, !dbg !13639
}

; <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::UpperHex>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN94_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h0324c03f14c1353cE"(ptr align 8 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13640 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13643, metadata !DIExpression()), !dbg !13645
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13644, metadata !DIExpression()), !dbg !13646
; call core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
  %0 = call zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h9ce4179746265d03E"(ptr align 8 %self, ptr align 8 %f) #8, !dbg !13647
  ret i1 %0, !dbg !13648
}

; x86_64::structures::paging::page_table::PageTableFlags::all
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags3all17h3260acd1de5c6b5bE() unnamed_addr #0 !dbg !13649 {
start:
  ret i64 -4503599627366401, !dbg !13652
}

; x86_64::structures::paging::page_table::PageTableFlags::bits
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags4bits17hd9bbcf9de43fa6aeE(ptr align 8 %self) unnamed_addr #0 !dbg !13653 {
start:
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13657, metadata !DIExpression()), !dbg !13658
  %0 = load i64, ptr %self, align 8, !dbg !13659, !noundef !25
  ret i64 %0, !dbg !13660
}

; x86_64::structures::paging::page_table::PageTableFlags::from_bits_truncate
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags18from_bits_truncate17h6ffffd9fda8c41ebE(i64 %bits) unnamed_addr #0 !dbg !13661 {
start:
  %bits.dbg.spill = alloca i64, align 8
  %0 = alloca i64, align 8
  store i64 %bits, ptr %bits.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %bits.dbg.spill, metadata !13665, metadata !DIExpression()), !dbg !13666
; call x86_64::structures::paging::page_table::PageTableFlags::all
  %_4 = call i64 @_ZN6x86_6410structures6paging10page_table14PageTableFlags3all17h3260acd1de5c6b5bE() #8, !dbg !13667
  %_2 = and i64 %bits, %_4, !dbg !13668
  store i64 %_2, ptr %0, align 8, !dbg !13669
  %1 = load i64, ptr %0, align 8, !dbg !13670, !noundef !25
  ret i64 %1, !dbg !13670
}

; x86_64::structures::paging::page_table::PageTableFlags::contains
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h961614b9ab75fbccE(ptr align 8 %self, i64 %other) unnamed_addr #0 !dbg !13671 {
start:
  %other.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13675, metadata !DIExpression()), !dbg !13677
  store i64 %other, ptr %other.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %other.dbg.spill, metadata !13676, metadata !DIExpression()), !dbg !13678
  %_4 = load i64, ptr %self, align 8, !dbg !13679, !noundef !25
  %_3 = and i64 %_4, %other, !dbg !13680
  %0 = icmp eq i64 %_3, %other, !dbg !13680
  ret i1 %0, !dbg !13681
}

; <x86_64::structures::paging::page_table::PageTableFlags as core::ops::bit::BitOr>::bitor
; Function Attrs: inlinehint noredzone nounwind
define internal i64 @"_ZN96_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h17dad722c7779ddfE"(i64 %self, i64 %other) unnamed_addr #0 !dbg !13682 {
start:
  %other.dbg.spill = alloca i64, align 8
  %self.dbg.spill = alloca i64, align 8
  %0 = alloca i64, align 8
  store i64 %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13687, metadata !DIExpression()), !dbg !13689
  store i64 %other, ptr %other.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %other.dbg.spill, metadata !13688, metadata !DIExpression()), !dbg !13690
  %_3 = or i64 %self, %other, !dbg !13691
  store i64 %_3, ptr %0, align 8, !dbg !13692
  %1 = load i64, ptr %0, align 8, !dbg !13693, !noundef !25
  ret i64 %1, !dbg !13693
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::PRESENT
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7PRESENT17h0b81dfb80c151087E"(ptr align 8 %self) unnamed_addr #0 !dbg !13694 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13700, metadata !DIExpression()), !dbg !13702
  br i1 false, label %bb1, label %bb2, !dbg !13702

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13702, !noundef !25
  %_3 = and i64 %_4, 1, !dbg !13702
  %1 = icmp eq i64 %_3, 1, !dbg !13702
  %2 = zext i1 %1 to i8, !dbg !13702
  store i8 %2, ptr %0, align 1, !dbg !13702
  br label %bb3, !dbg !13702

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13702
  br label %bb3, !dbg !13702

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13703, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !13703
  ret i1 %4, !dbg !13703
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::WRITABLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8WRITABLE17hdbf9e12f11830f7bE"(ptr align 8 %self) unnamed_addr #0 !dbg !13704 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13706, metadata !DIExpression()), !dbg !13708
  br i1 false, label %bb1, label %bb2, !dbg !13708

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13708, !noundef !25
  %_3 = and i64 %_4, 2, !dbg !13708
  %1 = icmp eq i64 %_3, 2, !dbg !13708
  %2 = zext i1 %1 to i8, !dbg !13708
  store i8 %2, ptr %0, align 1, !dbg !13708
  br label %bb3, !dbg !13708

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13708
  br label %bb3, !dbg !13708

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13709, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !13709
  ret i1 %4, !dbg !13709
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::USER_ACCESSIBLE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15USER_ACCESSIBLE17h8e277868f8e8cba1E"(ptr align 8 %self) unnamed_addr #0 !dbg !13710 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13712, metadata !DIExpression()), !dbg !13714
  br i1 false, label %bb1, label %bb2, !dbg !13714

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13714, !noundef !25
  %_3 = and i64 %_4, 4, !dbg !13714
  %1 = icmp eq i64 %_3, 4, !dbg !13714
  %2 = zext i1 %1 to i8, !dbg !13714
  store i8 %2, ptr %0, align 1, !dbg !13714
  br label %bb3, !dbg !13714

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13714
  br label %bb3, !dbg !13714

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13715, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !13715
  ret i1 %4, !dbg !13715
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::WRITE_THROUGH
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13WRITE_THROUGH17h6f9006e049c5cd8fE"(ptr align 8 %self) unnamed_addr #0 !dbg !13716 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13718, metadata !DIExpression()), !dbg !13720
  br i1 false, label %bb1, label %bb2, !dbg !13720

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13720, !noundef !25
  %_3 = and i64 %_4, 8, !dbg !13720
  %1 = icmp eq i64 %_3, 8, !dbg !13720
  %2 = zext i1 %1 to i8, !dbg !13720
  store i8 %2, ptr %0, align 1, !dbg !13720
  br label %bb3, !dbg !13720

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13720
  br label %bb3, !dbg !13720

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13721, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !13721
  ret i1 %4, !dbg !13721
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::NO_CACHE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8NO_CACHE17h49ba94f2df1658efE"(ptr align 8 %self) unnamed_addr #0 !dbg !13722 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13724, metadata !DIExpression()), !dbg !13726
  br i1 false, label %bb1, label %bb2, !dbg !13726

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13726, !noundef !25
  %_3 = and i64 %_4, 16, !dbg !13726
  %1 = icmp eq i64 %_3, 16, !dbg !13726
  %2 = zext i1 %1 to i8, !dbg !13726
  store i8 %2, ptr %0, align 1, !dbg !13726
  br label %bb3, !dbg !13726

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13726
  br label %bb3, !dbg !13726

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13727, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !13727
  ret i1 %4, !dbg !13727
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::ACCESSED
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8ACCESSED17h0613576e82d5f2c6E"(ptr align 8 %self) unnamed_addr #0 !dbg !13728 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13730, metadata !DIExpression()), !dbg !13732
  br i1 false, label %bb1, label %bb2, !dbg !13732

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13732, !noundef !25
  %_3 = and i64 %_4, 32, !dbg !13732
  %1 = icmp eq i64 %_3, 32, !dbg !13732
  %2 = zext i1 %1 to i8, !dbg !13732
  store i8 %2, ptr %0, align 1, !dbg !13732
  br label %bb3, !dbg !13732

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13732
  br label %bb3, !dbg !13732

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13733, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !13733
  ret i1 %4, !dbg !13733
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::DIRTY
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5DIRTY17habcfd3c8704b2477E"(ptr align 8 %self) unnamed_addr #0 !dbg !13734 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13736, metadata !DIExpression()), !dbg !13738
  br i1 false, label %bb1, label %bb2, !dbg !13738

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13738, !noundef !25
  %_3 = and i64 %_4, 64, !dbg !13738
  %1 = icmp eq i64 %_3, 64, !dbg !13738
  %2 = zext i1 %1 to i8, !dbg !13738
  store i8 %2, ptr %0, align 1, !dbg !13738
  br label %bb3, !dbg !13738

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13738
  br label %bb3, !dbg !13738

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13739, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !13739
  ret i1 %4, !dbg !13739
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::HUGE_PAGE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9HUGE_PAGE17hb494a19dd9248d5dE"(ptr align 8 %self) unnamed_addr #0 !dbg !13740 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13742, metadata !DIExpression()), !dbg !13744
  br i1 false, label %bb1, label %bb2, !dbg !13744

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13744, !noundef !25
  %_3 = and i64 %_4, 128, !dbg !13744
  %1 = icmp eq i64 %_3, 128, !dbg !13744
  %2 = zext i1 %1 to i8, !dbg !13744
  store i8 %2, ptr %0, align 1, !dbg !13744
  br label %bb3, !dbg !13744

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13744
  br label %bb3, !dbg !13744

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13745, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !13745
  ret i1 %4, !dbg !13745
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::GLOBAL
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6GLOBAL17h004678e5ba1e21afE"(ptr align 8 %self) unnamed_addr #0 !dbg !13746 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13748, metadata !DIExpression()), !dbg !13750
  br i1 false, label %bb1, label %bb2, !dbg !13750

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13750, !noundef !25
  %_3 = and i64 %_4, 256, !dbg !13750
  %1 = icmp eq i64 %_3, 256, !dbg !13750
  %2 = zext i1 %1 to i8, !dbg !13750
  store i8 %2, ptr %0, align 1, !dbg !13750
  br label %bb3, !dbg !13750

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13750
  br label %bb3, !dbg !13750

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13751, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !13751
  ret i1 %4, !dbg !13751
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_9
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5BIT_917h2d279dadb616d260E"(ptr align 8 %self) unnamed_addr #0 !dbg !13752 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13754, metadata !DIExpression()), !dbg !13756
  br i1 false, label %bb1, label %bb2, !dbg !13756

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13756, !noundef !25
  %_3 = and i64 %_4, 512, !dbg !13756
  %1 = icmp eq i64 %_3, 512, !dbg !13756
  %2 = zext i1 %1 to i8, !dbg !13756
  store i8 %2, ptr %0, align 1, !dbg !13756
  br label %bb3, !dbg !13756

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13756
  br label %bb3, !dbg !13756

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13757, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !13757
  ret i1 %4, !dbg !13757
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_10
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_1017h5af36566254dceb6E"(ptr align 8 %self) unnamed_addr #0 !dbg !13758 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13760, metadata !DIExpression()), !dbg !13762
  br i1 false, label %bb1, label %bb2, !dbg !13762

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13762, !noundef !25
  %_3 = and i64 %_4, 1024, !dbg !13762
  %1 = icmp eq i64 %_3, 1024, !dbg !13762
  %2 = zext i1 %1 to i8, !dbg !13762
  store i8 %2, ptr %0, align 1, !dbg !13762
  br label %bb3, !dbg !13762

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13762
  br label %bb3, !dbg !13762

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13763, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !13763
  ret i1 %4, !dbg !13763
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_11
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_1117h76b9fc3d5c9e981fE"(ptr align 8 %self) unnamed_addr #0 !dbg !13764 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13766, metadata !DIExpression()), !dbg !13768
  br i1 false, label %bb1, label %bb2, !dbg !13768

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13768, !noundef !25
  %_3 = and i64 %_4, 2048, !dbg !13768
  %1 = icmp eq i64 %_3, 2048, !dbg !13768
  %2 = zext i1 %1 to i8, !dbg !13768
  store i8 %2, ptr %0, align 1, !dbg !13768
  br label %bb3, !dbg !13768

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13768
  br label %bb3, !dbg !13768

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13769, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !13769
  ret i1 %4, !dbg !13769
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_52
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5217h796a95b600829fb5E"(ptr align 8 %self) unnamed_addr #0 !dbg !13770 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13772, metadata !DIExpression()), !dbg !13774
  br i1 false, label %bb1, label %bb2, !dbg !13774

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13774, !noundef !25
  %_3 = and i64 %_4, 4503599627370496, !dbg !13774
  %1 = icmp eq i64 %_3, 4503599627370496, !dbg !13774
  %2 = zext i1 %1 to i8, !dbg !13774
  store i8 %2, ptr %0, align 1, !dbg !13774
  br label %bb3, !dbg !13774

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13774
  br label %bb3, !dbg !13774

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13775, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !13775
  ret i1 %4, !dbg !13775
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_53
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5317he856bfb980d2b87fE"(ptr align 8 %self) unnamed_addr #0 !dbg !13776 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13778, metadata !DIExpression()), !dbg !13780
  br i1 false, label %bb1, label %bb2, !dbg !13780

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13780, !noundef !25
  %_3 = and i64 %_4, 9007199254740992, !dbg !13780
  %1 = icmp eq i64 %_3, 9007199254740992, !dbg !13780
  %2 = zext i1 %1 to i8, !dbg !13780
  store i8 %2, ptr %0, align 1, !dbg !13780
  br label %bb3, !dbg !13780

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13780
  br label %bb3, !dbg !13780

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13781, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !13781
  ret i1 %4, !dbg !13781
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_54
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5417h53eeca7547985472E"(ptr align 8 %self) unnamed_addr #0 !dbg !13782 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13784, metadata !DIExpression()), !dbg !13786
  br i1 false, label %bb1, label %bb2, !dbg !13786

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13786, !noundef !25
  %_3 = and i64 %_4, 18014398509481984, !dbg !13786
  %1 = icmp eq i64 %_3, 18014398509481984, !dbg !13786
  %2 = zext i1 %1 to i8, !dbg !13786
  store i8 %2, ptr %0, align 1, !dbg !13786
  br label %bb3, !dbg !13786

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13786
  br label %bb3, !dbg !13786

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13787, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !13787
  ret i1 %4, !dbg !13787
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_55
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5517h0fa048989a29a732E"(ptr align 8 %self) unnamed_addr #0 !dbg !13788 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13790, metadata !DIExpression()), !dbg !13792
  br i1 false, label %bb1, label %bb2, !dbg !13792

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13792, !noundef !25
  %_3 = and i64 %_4, 36028797018963968, !dbg !13792
  %1 = icmp eq i64 %_3, 36028797018963968, !dbg !13792
  %2 = zext i1 %1 to i8, !dbg !13792
  store i8 %2, ptr %0, align 1, !dbg !13792
  br label %bb3, !dbg !13792

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13792
  br label %bb3, !dbg !13792

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13793, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !13793
  ret i1 %4, !dbg !13793
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_56
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5617h2c985369ab64babaE"(ptr align 8 %self) unnamed_addr #0 !dbg !13794 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13796, metadata !DIExpression()), !dbg !13798
  br i1 false, label %bb1, label %bb2, !dbg !13798

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13798, !noundef !25
  %_3 = and i64 %_4, 72057594037927936, !dbg !13798
  %1 = icmp eq i64 %_3, 72057594037927936, !dbg !13798
  %2 = zext i1 %1 to i8, !dbg !13798
  store i8 %2, ptr %0, align 1, !dbg !13798
  br label %bb3, !dbg !13798

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13798
  br label %bb3, !dbg !13798

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13799, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !13799
  ret i1 %4, !dbg !13799
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_57
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5717ha530a42a512bd125E"(ptr align 8 %self) unnamed_addr #0 !dbg !13800 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13802, metadata !DIExpression()), !dbg !13804
  br i1 false, label %bb1, label %bb2, !dbg !13804

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13804, !noundef !25
  %_3 = and i64 %_4, 144115188075855872, !dbg !13804
  %1 = icmp eq i64 %_3, 144115188075855872, !dbg !13804
  %2 = zext i1 %1 to i8, !dbg !13804
  store i8 %2, ptr %0, align 1, !dbg !13804
  br label %bb3, !dbg !13804

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13804
  br label %bb3, !dbg !13804

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13805, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !13805
  ret i1 %4, !dbg !13805
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_58
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5817he96b03a46917b1e5E"(ptr align 8 %self) unnamed_addr #0 !dbg !13806 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13808, metadata !DIExpression()), !dbg !13810
  br i1 false, label %bb1, label %bb2, !dbg !13810

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13810, !noundef !25
  %_3 = and i64 %_4, 288230376151711744, !dbg !13810
  %1 = icmp eq i64 %_3, 288230376151711744, !dbg !13810
  %2 = zext i1 %1 to i8, !dbg !13810
  store i8 %2, ptr %0, align 1, !dbg !13810
  br label %bb3, !dbg !13810

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13810
  br label %bb3, !dbg !13810

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13811, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !13811
  ret i1 %4, !dbg !13811
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_59
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5917h39445a2e709c6eb2E"(ptr align 8 %self) unnamed_addr #0 !dbg !13812 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13814, metadata !DIExpression()), !dbg !13816
  br i1 false, label %bb1, label %bb2, !dbg !13816

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13816, !noundef !25
  %_3 = and i64 %_4, 576460752303423488, !dbg !13816
  %1 = icmp eq i64 %_3, 576460752303423488, !dbg !13816
  %2 = zext i1 %1 to i8, !dbg !13816
  store i8 %2, ptr %0, align 1, !dbg !13816
  br label %bb3, !dbg !13816

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13816
  br label %bb3, !dbg !13816

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13817, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !13817
  ret i1 %4, !dbg !13817
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_60
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6017ha4314426eb81d676E"(ptr align 8 %self) unnamed_addr #0 !dbg !13818 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13820, metadata !DIExpression()), !dbg !13822
  br i1 false, label %bb1, label %bb2, !dbg !13822

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13822, !noundef !25
  %_3 = and i64 %_4, 1152921504606846976, !dbg !13822
  %1 = icmp eq i64 %_3, 1152921504606846976, !dbg !13822
  %2 = zext i1 %1 to i8, !dbg !13822
  store i8 %2, ptr %0, align 1, !dbg !13822
  br label %bb3, !dbg !13822

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13822
  br label %bb3, !dbg !13822

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13823, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !13823
  ret i1 %4, !dbg !13823
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_61
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6117hd6a66883228cd0f3E"(ptr align 8 %self) unnamed_addr #0 !dbg !13824 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13826, metadata !DIExpression()), !dbg !13828
  br i1 false, label %bb1, label %bb2, !dbg !13828

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13828, !noundef !25
  %_3 = and i64 %_4, 2305843009213693952, !dbg !13828
  %1 = icmp eq i64 %_3, 2305843009213693952, !dbg !13828
  %2 = zext i1 %1 to i8, !dbg !13828
  store i8 %2, ptr %0, align 1, !dbg !13828
  br label %bb3, !dbg !13828

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13828
  br label %bb3, !dbg !13828

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13829, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !13829
  ret i1 %4, !dbg !13829
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::BIT_62
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6217h1c96a6e1015cf39fE"(ptr align 8 %self) unnamed_addr #0 !dbg !13830 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13832, metadata !DIExpression()), !dbg !13834
  br i1 false, label %bb1, label %bb2, !dbg !13834

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13834, !noundef !25
  %_3 = and i64 %_4, 4611686018427387904, !dbg !13834
  %1 = icmp eq i64 %_3, 4611686018427387904, !dbg !13834
  %2 = zext i1 %1 to i8, !dbg !13834
  store i8 %2, ptr %0, align 1, !dbg !13834
  br label %bb3, !dbg !13834

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13834
  br label %bb3, !dbg !13834

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13835, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !13835
  ret i1 %4, !dbg !13835
}

; <x86_64::structures::paging::page_table::PageTableFlags as <x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::fmt::__BitFlags>::NO_EXECUTE
; Function Attrs: inlinehint noredzone nounwind
define internal zeroext i1 @"_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10NO_EXECUTE17hc8c1d517a554a918E"(ptr align 8 %self) unnamed_addr #0 !dbg !13836 {
start:
  %self.dbg.spill = alloca ptr, align 8
  %0 = alloca i8, align 1
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13838, metadata !DIExpression()), !dbg !13840
  br i1 false, label %bb1, label %bb2, !dbg !13840

bb2:                                              ; preds = %start
  %_4 = load i64, ptr %self, align 8, !dbg !13840, !noundef !25
  %_3 = and i64 %_4, -9223372036854775808, !dbg !13840
  %1 = icmp eq i64 %_3, -9223372036854775808, !dbg !13840
  %2 = zext i1 %1 to i8, !dbg !13840
  store i8 %2, ptr %0, align 1, !dbg !13840
  br label %bb3, !dbg !13840

bb1:                                              ; preds = %start
  store i8 0, ptr %0, align 1, !dbg !13840
  br label %bb3, !dbg !13840

bb3:                                              ; preds = %bb2, %bb1
  %3 = load i8, ptr %0, align 1, !dbg !13841, !range !1608, !noundef !25
  %4 = trunc i8 %3 to i1, !dbg !13841
  ret i1 %4, !dbg !13841
}

; <x86_64::structures::paging::page_table::PageTableIndex as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableIndex$u20$as$u20$core..fmt..Debug$GT$3fmt17h10a08816cc245213E"(ptr align 2 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13842 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13847, metadata !DIExpression()), !dbg !13849
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13848, metadata !DIExpression()), !dbg !13849
  store ptr %self, ptr %_6, align 8, !dbg !13850
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17hce8c8f98366d2523E(ptr align 8 %f, ptr align 1 @alloc10468, i64 14, ptr align 1 %_6, ptr align 8 @vtable.n) #8, !dbg !13849
  ret i1 %0, !dbg !13851
}

; <x86_64::structures::paging::page_table::PageOffset as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN87_$LT$x86_64..structures..paging..page_table..PageOffset$u20$as$u20$core..fmt..Debug$GT$3fmt17h15ed79e5735314b2E"(ptr align 2 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13852 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_6 = alloca ptr, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13858, metadata !DIExpression()), !dbg !13860
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13859, metadata !DIExpression()), !dbg !13860
  store ptr %self, ptr %_6, align 8, !dbg !13861
; call core::fmt::Formatter::debug_tuple_field1_finish
  %0 = call zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17hce8c8f98366d2523E(ptr align 8 %f, ptr align 1 @alloc10469, i64 10, ptr align 1 %_6, ptr align 8 @vtable.n) #8, !dbg !13860
  ret i1 %0, !dbg !13862
}

; <x86_64::structures::paging::page_table::PageTableLevel as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN91_$LT$x86_64..structures..paging..page_table..PageTableLevel$u20$as$u20$core..fmt..Debug$GT$3fmt17h2270947b4084bd42E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13863 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13869, metadata !DIExpression()), !dbg !13871
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13870, metadata !DIExpression()), !dbg !13871
  %0 = load i8, ptr %self, align 1, !dbg !13871, !range !7727, !noundef !25
  %_4 = zext i8 %0 to i64, !dbg !13871
  switch i64 %_4, label %bb2 [
    i64 1, label %bb3
    i64 2, label %bb4
    i64 3, label %bb5
    i64 4, label %bb1
  ], !dbg !13871

bb2:                                              ; preds = %start
  unreachable, !dbg !13871

bb3:                                              ; preds = %start
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13871
  store ptr @alloc10473, ptr %1, align 8, !dbg !13871
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13871
  store i64 3, ptr %2, align 8, !dbg !13871
  br label %bb6, !dbg !13872

bb4:                                              ; preds = %start
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13871
  store ptr @alloc10472, ptr %3, align 8, !dbg !13871
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13871
  store i64 3, ptr %4, align 8, !dbg !13871
  br label %bb6, !dbg !13872

bb5:                                              ; preds = %start
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13871
  store ptr @alloc10471, ptr %5, align 8, !dbg !13871
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13871
  store i64 5, ptr %6, align 8, !dbg !13871
  br label %bb6, !dbg !13872

bb1:                                              ; preds = %start
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13871
  store ptr @alloc10470, ptr %7, align 8, !dbg !13871
  %8 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13871
  store i64 4, ptr %8, align 8, !dbg !13871
  br label %bb6, !dbg !13872

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %9 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13871
  %10 = load ptr, ptr %9, align 8, !dbg !13871, !nonnull !25, !align !1581, !noundef !25
  %11 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13871
  %12 = load i64, ptr %11, align 8, !dbg !13871, !noundef !25
; call core::fmt::Formatter::write_str
  %13 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 %10, i64 %12) #8, !dbg !13871
  ret i1 %13, !dbg !13873
}

; <x86_64::structures::tss::TaskStateSegment as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN78_$LT$x86_64..structures..tss..TaskStateSegment$u20$as$u20$core..fmt..Debug$GT$3fmt17h6d7f723a6b508480E"(ptr align 4 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13874 {
start:
  %values.dbg.spill = alloca { ptr, i64 }, align 8
  %names.dbg.spill = alloca ptr, align 8
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_27 = alloca i16, align 2
  %_26 = alloca ptr, align 8
  %_23 = alloca i16, align 2
  %_20 = alloca i64, align 8
  %_17 = alloca [7 x i64], align 8
  %_14 = alloca i64, align 8
  %_11 = alloca [3 x i64], align 8
  %_8 = alloca i32, align 4
  %_5 = alloca [7 x { ptr, ptr }], align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13891, metadata !DIExpression()), !dbg !13899
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13892, metadata !DIExpression()), !dbg !13899
  store ptr @alloc9540, ptr %names.dbg.spill, align 8, !dbg !13899
  call void @llvm.dbg.declare(metadata ptr %names.dbg.spill, metadata !13893, metadata !DIExpression()), !dbg !13900
  %0 = load i32, ptr %self, align 4, !dbg !13901, !noundef !25
  store i32 %0, ptr %_8, align 4, !dbg !13901
  %1 = getelementptr inbounds %"structures::tss::TaskStateSegment", ptr %self, i32 0, i32 1, !dbg !13902
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_11, ptr align 4 %1, i64 24, i1 false), !dbg !13902
  %2 = getelementptr inbounds %"structures::tss::TaskStateSegment", ptr %self, i32 0, i32 2, !dbg !13903
  %3 = load i64, ptr %2, align 4, !dbg !13903, !noundef !25
  store i64 %3, ptr %_14, align 8, !dbg !13903
  %4 = getelementptr inbounds %"structures::tss::TaskStateSegment", ptr %self, i32 0, i32 3, !dbg !13904
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %_17, ptr align 4 %4, i64 56, i1 false), !dbg !13904
  %5 = getelementptr inbounds %"structures::tss::TaskStateSegment", ptr %self, i32 0, i32 4, !dbg !13905
  %6 = load i64, ptr %5, align 4, !dbg !13905, !noundef !25
  store i64 %6, ptr %_20, align 8, !dbg !13905
  %7 = getelementptr inbounds %"structures::tss::TaskStateSegment", ptr %self, i32 0, i32 5, !dbg !13906
  %8 = load i16, ptr %7, align 4, !dbg !13906, !noundef !25
  store i16 %8, ptr %_23, align 2, !dbg !13906
  %9 = getelementptr inbounds %"structures::tss::TaskStateSegment", ptr %self, i32 0, i32 6, !dbg !13907
  %10 = load i16, ptr %9, align 2, !dbg !13907, !noundef !25
  store i16 %10, ptr %_27, align 2, !dbg !13907
  store ptr %_27, ptr %_26, align 8, !dbg !13907
  %11 = getelementptr inbounds [7 x { ptr, ptr }], ptr %_5, i64 0, i64 0, !dbg !13900
  %12 = getelementptr inbounds { ptr, ptr }, ptr %11, i32 0, i32 0, !dbg !13900
  store ptr %_8, ptr %12, align 8, !dbg !13900
  %13 = getelementptr inbounds { ptr, ptr }, ptr %11, i32 0, i32 1, !dbg !13900
  store ptr @vtable.K, ptr %13, align 8, !dbg !13900
  %14 = getelementptr inbounds [7 x { ptr, ptr }], ptr %_5, i64 0, i64 1, !dbg !13900
  %15 = getelementptr inbounds { ptr, ptr }, ptr %14, i32 0, i32 0, !dbg !13900
  store ptr %_11, ptr %15, align 8, !dbg !13900
  %16 = getelementptr inbounds { ptr, ptr }, ptr %14, i32 0, i32 1, !dbg !13900
  store ptr @vtable.L, ptr %16, align 8, !dbg !13900
  %17 = getelementptr inbounds [7 x { ptr, ptr }], ptr %_5, i64 0, i64 2, !dbg !13900
  %18 = getelementptr inbounds { ptr, ptr }, ptr %17, i32 0, i32 0, !dbg !13900
  store ptr %_14, ptr %18, align 8, !dbg !13900
  %19 = getelementptr inbounds { ptr, ptr }, ptr %17, i32 0, i32 1, !dbg !13900
  store ptr @vtable.f, ptr %19, align 8, !dbg !13900
  %20 = getelementptr inbounds [7 x { ptr, ptr }], ptr %_5, i64 0, i64 3, !dbg !13900
  %21 = getelementptr inbounds { ptr, ptr }, ptr %20, i32 0, i32 0, !dbg !13900
  store ptr %_17, ptr %21, align 8, !dbg !13900
  %22 = getelementptr inbounds { ptr, ptr }, ptr %20, i32 0, i32 1, !dbg !13900
  store ptr @vtable.M, ptr %22, align 8, !dbg !13900
  %23 = getelementptr inbounds [7 x { ptr, ptr }], ptr %_5, i64 0, i64 4, !dbg !13900
  %24 = getelementptr inbounds { ptr, ptr }, ptr %23, i32 0, i32 0, !dbg !13900
  store ptr %_20, ptr %24, align 8, !dbg !13900
  %25 = getelementptr inbounds { ptr, ptr }, ptr %23, i32 0, i32 1, !dbg !13900
  store ptr @vtable.f, ptr %25, align 8, !dbg !13900
  %26 = getelementptr inbounds [7 x { ptr, ptr }], ptr %_5, i64 0, i64 5, !dbg !13900
  %27 = getelementptr inbounds { ptr, ptr }, ptr %26, i32 0, i32 0, !dbg !13900
  store ptr %_23, ptr %27, align 8, !dbg !13900
  %28 = getelementptr inbounds { ptr, ptr }, ptr %26, i32 0, i32 1, !dbg !13900
  store ptr @vtable.b, ptr %28, align 8, !dbg !13900
  %29 = getelementptr inbounds [7 x { ptr, ptr }], ptr %_5, i64 0, i64 6, !dbg !13900
  %30 = getelementptr inbounds { ptr, ptr }, ptr %29, i32 0, i32 0, !dbg !13900
  store ptr %_26, ptr %30, align 8, !dbg !13900
  %31 = getelementptr inbounds { ptr, ptr }, ptr %29, i32 0, i32 1, !dbg !13900
  store ptr @vtable.n, ptr %31, align 8, !dbg !13900
  %32 = getelementptr inbounds { ptr, i64 }, ptr %values.dbg.spill, i32 0, i32 0, !dbg !13900
  store ptr %_5, ptr %32, align 8, !dbg !13900
  %33 = getelementptr inbounds { ptr, i64 }, ptr %values.dbg.spill, i32 0, i32 1, !dbg !13900
  store i64 7, ptr %33, align 8, !dbg !13900
  call void @llvm.dbg.declare(metadata ptr %values.dbg.spill, metadata !13897, metadata !DIExpression()), !dbg !13908
; call core::fmt::Formatter::debug_struct_fields_finish
  %34 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_fields_finish17hc585a965b74e57e5E(ptr align 8 %f, ptr align 1 @alloc10483, i64 16, ptr align 8 @alloc9540, i64 7, ptr align 8 %_5, i64 7) #8, !dbg !13908
  ret i1 %34, !dbg !13909
}

; <x86_64::structures::DescriptorTablePointer as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN79_$LT$x86_64..structures..DescriptorTablePointer$u20$as$u20$core..fmt..Debug$GT$3fmt17h0735c63ce7809829E"(ptr align 2 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13910 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_12 = alloca i64, align 8
  %_11 = alloca ptr, align 8
  %_7 = alloca i16, align 2
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13917, metadata !DIExpression()), !dbg !13919
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13918, metadata !DIExpression()), !dbg !13919
  %0 = load i16, ptr %self, align 2, !dbg !13920, !noundef !25
  store i16 %0, ptr %_7, align 2, !dbg !13920
  %1 = getelementptr inbounds %"structures::DescriptorTablePointer", ptr %self, i32 0, i32 1, !dbg !13921
  %2 = load i64, ptr %1, align 2, !dbg !13921, !noundef !25
  store i64 %2, ptr %_12, align 8, !dbg !13921
  store ptr %_12, ptr %_11, align 8, !dbg !13921
; call core::fmt::Formatter::debug_struct_field2_finish
  %3 = call zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field2_finish17h449c2a7656cafde6E(ptr align 8 %f, ptr align 1 @alloc10484, i64 22, ptr align 1 @alloc10485, i64 5, ptr align 1 %_7, ptr align 8 @vtable.b, ptr align 1 @alloc10486, i64 4, ptr align 1 %_11, ptr align 8 @vtable.4) #8, !dbg !13919
  ret i1 %3, !dbg !13922
}

; <x86_64::PrivilegeLevel as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
define zeroext i1 @"_ZN59_$LT$x86_64..PrivilegeLevel$u20$as$u20$core..fmt..Debug$GT$3fmt17h283353e8185c0753E"(ptr align 1 %self, ptr align 8 %f) unnamed_addr #1 !dbg !13923 {
start:
  %f.dbg.spill = alloca ptr, align 8
  %self.dbg.spill = alloca ptr, align 8
  %_3 = alloca { ptr, i64 }, align 8
  store ptr %self, ptr %self.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %self.dbg.spill, metadata !13929, metadata !DIExpression()), !dbg !13931
  store ptr %f, ptr %f.dbg.spill, align 8
  call void @llvm.dbg.declare(metadata ptr %f.dbg.spill, metadata !13930, metadata !DIExpression()), !dbg !13931
  %_4 = load i8, ptr %self, align 1, !dbg !13931, !range !3181, !noundef !25
  switch i8 %_4, label %bb2 [
    i8 0, label %bb3
    i8 1, label %bb4
    i8 2, label %bb5
    i8 3, label %bb1
  ], !dbg !13931

bb2:                                              ; preds = %start
  unreachable, !dbg !13931

bb3:                                              ; preds = %start
  %0 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13931
  store ptr @alloc10490, ptr %0, align 8, !dbg !13931
  %1 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13931
  store i64 5, ptr %1, align 8, !dbg !13931
  br label %bb6, !dbg !13932

bb4:                                              ; preds = %start
  %2 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13931
  store ptr @alloc10489, ptr %2, align 8, !dbg !13931
  %3 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13931
  store i64 5, ptr %3, align 8, !dbg !13931
  br label %bb6, !dbg !13932

bb5:                                              ; preds = %start
  %4 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13931
  store ptr @alloc10488, ptr %4, align 8, !dbg !13931
  %5 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13931
  store i64 5, ptr %5, align 8, !dbg !13931
  br label %bb6, !dbg !13932

bb1:                                              ; preds = %start
  %6 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13931
  store ptr @alloc10487, ptr %6, align 8, !dbg !13931
  %7 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13931
  store i64 5, ptr %7, align 8, !dbg !13931
  br label %bb6, !dbg !13932

bb6:                                              ; preds = %bb3, %bb4, %bb5, %bb1
  %8 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 0, !dbg !13931
  %9 = load ptr, ptr %8, align 8, !dbg !13931, !nonnull !25, !align !1581, !noundef !25
  %10 = getelementptr inbounds { ptr, i64 }, ptr %_3, i32 0, i32 1, !dbg !13931
  %11 = load i64, ptr %10, align 8, !dbg !13931, !noundef !25
; call core::fmt::Formatter::write_str
  %12 = call zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8 %f, ptr align 1 %9, i64 %11) #8, !dbg !13931
  ret i1 %12, !dbg !13933
}

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare void @llvm.dbg.declare(metadata, metadata, metadata) #2

; <bool as core::fmt::Display>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN43_$LT$bool$u20$as$u20$core..fmt..Display$GT$3fmt17h230cd5c356861b57E"(ptr align 1, ptr align 8) unnamed_addr #1

; core::panicking::panic
; Function Attrs: cold noinline noredzone noreturn nounwind
declare void @_ZN4core9panicking5panic17h758e89f926a8adfcE(ptr align 1, i64, ptr align 8) unnamed_addr #3

; Function Attrs: nocallback nofree nosync nounwind readnone willreturn
declare i1 @llvm.expect.i1(i1, i1) #4

; core::fmt::Formatter::debug_list
; Function Attrs: noredzone nounwind
declare void @_ZN4core3fmt9Formatter10debug_list17hdd476040ee606f7aE(ptr sret(%"core::fmt::builders::DebugList<'_, '_>"), ptr align 8) unnamed_addr #1

; core::fmt::builders::DebugList::finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt8builders9DebugList6finish17h766ba303799f8e95E(ptr align 8) unnamed_addr #1

; core::fmt::num::imp::<impl core::fmt::Display for u16>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u16$GT$3fmt17h0bead6995e80eba6E"(ptr align 2, ptr align 8) unnamed_addr #1

; core::fmt::ArgumentV1::new
; Function Attrs: inlinehint noredzone nounwind
declare { ptr, ptr } @_ZN4core3fmt10ArgumentV13new17h94614bd445dc964eE(ptr align 2, ptr) unnamed_addr #0

; core::fmt::num::<impl core::fmt::LowerHex for u64>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u64$GT$3fmt17h5485057207139f05E"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::ArgumentV1::new
; Function Attrs: inlinehint noredzone nounwind
declare { ptr, ptr } @_ZN4core3fmt10ArgumentV13new17hffc168cc2175185cE(ptr align 8, ptr) unnamed_addr #0

; Function Attrs: argmemonly nocallback nofree nounwind willreturn
declare void @llvm.memcpy.p0.p0.i64(ptr noalias nocapture writeonly, ptr noalias nocapture readonly, i64, i1 immarg) #5

; core::fmt::Formatter::debug_lower_hex
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter15debug_lower_hex17h2e46ea5d9e73edb7E(ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::LowerHex for u16>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u16$GT$3fmt17hf5d8fe884b3785a9E"(ptr align 2, ptr align 8) unnamed_addr #1

; core::fmt::Formatter::debug_upper_hex
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter15debug_upper_hex17h4363218cfd11e689E(ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::UpperHex for u16>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u16$GT$3fmt17hd44f957adeaf78f5E"(ptr align 2, ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::LowerHex for u32>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..LowerHex$u20$for$u20$u32$GT$3fmt17h7362acf35cc347eaE"(ptr align 4, ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::UpperHex for u32>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u32$GT$3fmt17hc13e7033a49f3a8eE"(ptr align 4, ptr align 8) unnamed_addr #1

; core::fmt::num::imp::<impl core::fmt::Display for u32>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u32$GT$3fmt17h6486f2d7d9c458b9E"(ptr align 4, ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::UpperHex for u64>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num53_$LT$impl$u20$core..fmt..UpperHex$u20$for$u20$u64$GT$3fmt17h9ce4179746265d03E"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::num::imp::<impl core::fmt::Display for u64>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num3imp52_$LT$impl$u20$core..fmt..Display$u20$for$u20$u64$GT$3fmt17h0410f6537dda60c3E"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::builders::DebugList::entry
; Function Attrs: noredzone nounwind
declare align 8 ptr @_ZN4core3fmt8builders9DebugList5entry17h0f90e83be8890688E(ptr align 8, ptr align 1, ptr align 8) unnamed_addr #1

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17he7eef4b7504e377bE"(ptr align 8, ptr align 8) unnamed_addr #1

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare { i64, i1 } @llvm.uadd.with.overflow.i64(i64, i64) #2

; core::panicking::panic_fmt
; Function Attrs: cold noinline noredzone noreturn nounwind
declare void @_ZN4core9panicking9panic_fmt17hda3097b88687bbd9E(ptr, ptr align 8) unnamed_addr #3

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i64 @llvm.ctpop.i64(i64) #2

; core::panicking::panic_nounwind
; Function Attrs: cold noinline noredzone noreturn nounwind
declare void @_ZN4core9panicking14panic_nounwind17h81923f513de58d5eE(ptr align 1, i64) unnamed_addr #3

; Function Attrs: inaccessiblememonly nocallback nofree nosync nounwind willreturn
declare void @llvm.assume(i1 noundef) #6

; core::option::expect_failed
; Function Attrs: cold noinline noredzone noreturn nounwind
declare void @_ZN4core6option13expect_failed17h603147a7d0f4b031E(ptr align 1, i64, ptr align 8) unnamed_addr #3

; core::result::unwrap_failed
; Function Attrs: cold noinline noredzone noreturn nounwind
declare void @_ZN4core6result13unwrap_failed17hf8b85a04f8902f8aE(ptr align 1, i64, ptr align 1, ptr align 8, ptr align 8) unnamed_addr #3

; core::fmt::Formatter::debug_tuple
; Function Attrs: noredzone nounwind
declare void @_ZN4core3fmt9Formatter11debug_tuple17h146de323b3e0af11E(ptr sret(%"core::fmt::builders::DebugTuple<'_, '_>"), ptr align 8, ptr align 1, i64) unnamed_addr #1

; <core::fmt::Arguments as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN57_$LT$core..fmt..Arguments$u20$as$u20$core..fmt..Debug$GT$3fmt17hae2521dffe67c9a9E"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::builders::DebugTuple::field
; Function Attrs: noredzone nounwind
declare align 8 ptr @_ZN4core3fmt8builders10DebugTuple5field17hb1ed49cc37bd28bfE(ptr align 8, ptr align 1, ptr align 8) unnamed_addr #1

; core::fmt::builders::DebugTuple::finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt8builders10DebugTuple6finish17hf812845f43310f43E(ptr align 8) unnamed_addr #1

; <core::option::Option<T> as core::ops::try_trait::FromResidual>::from_residual
; Function Attrs: inlinehint noredzone nounwind
declare { i64, i64 } @"_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17h4a7aefce7316d678E"() unnamed_addr #0

; core::result::Result<T,E>::ok
; Function Attrs: inlinehint noredzone nounwind
declare { i64, i64 } @"_ZN4core6result19Result$LT$T$C$E$GT$2ok17h26b49bf01cd265c1E"(i64, i64) unnamed_addr #0

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare { i8, i1 } @llvm.umul.with.overflow.i8(i8, i8) #2

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare { i8, i1 } @llvm.uadd.with.overflow.i8(i8, i8) #2

; core::fmt::Formatter::debug_struct
; Function Attrs: noredzone nounwind
declare void @_ZN4core3fmt9Formatter12debug_struct17hb590c568c03043bcE(ptr sret(%"core::fmt::builders::DebugStruct<'_, '_>"), ptr align 8, ptr align 1, i64) unnamed_addr #1

; core::fmt::builders::DebugStruct::field
; Function Attrs: noredzone nounwind
declare align 8 ptr @_ZN4core3fmt8builders11DebugStruct5field17h9b01d721a0c54b37E(ptr align 8, ptr align 1, i64, ptr align 1, ptr align 8) unnamed_addr #1

; core::fmt::builders::DebugStruct::finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt8builders11DebugStruct6finish17h65483d049f6060d5E(ptr align 8) unnamed_addr #1

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare { i64, i1 } @llvm.umul.with.overflow.i64(i64, i64) #2

; core::fmt::ArgumentV1::new_lower_hex
; Function Attrs: inlinehint noredzone nounwind
declare { ptr, ptr } @_ZN4core3fmt10ArgumentV113new_lower_hex17h571faab6de8be7b7E(ptr align 2) unnamed_addr #0

; core::fmt::Formatter::write_fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter9write_fmt17hdaf9fe3e5a563dffE(ptr align 8, ptr) unnamed_addr #1

; core::fmt::ArgumentV1::new_display
; Function Attrs: inlinehint noredzone nounwind
declare { ptr, ptr } @_ZN4core3fmt10ArgumentV111new_display17h2d56d49ef96ebc09E(ptr align 8) unnamed_addr #0

; Function Attrs: argmemonly nocallback nofree nounwind willreturn writeonly
declare void @llvm.memset.p0.i64(ptr nocapture writeonly, i8, i64, i1 immarg) #7

; core::panicking::panic_bounds_check
; Function Attrs: cold noinline noredzone noreturn nounwind
declare void @_ZN4core9panicking18panic_bounds_check17h4e6d49d6308b939dE(i64, i64, ptr align 8) unnamed_addr #3

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h3a8d8056c55d9cbeE"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::Formatter::debug_tuple_field1_finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field1_finish17hce8c8f98366d2523E(ptr align 8, ptr align 1, i64, ptr align 1, ptr align 8) unnamed_addr #1

; core::fmt::Formatter::write_str
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter9write_str17h6fd9c1e550b11b2dE(ptr align 8, ptr align 1, i64) unnamed_addr #1

; core::fmt::Formatter::debug_tuple_field2_finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter25debug_tuple_field2_finish17hb83cb4e931800476E(ptr align 8, ptr align 1, i64, ptr align 1, ptr align 8, ptr align 1, ptr align 8) unnamed_addr #1

; core::fmt::Formatter::debug_struct_field2_finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field2_finish17h449c2a7656cafde6E(ptr align 8, ptr align 1, i64, ptr align 1, i64, ptr align 1, ptr align 8, ptr align 1, i64, ptr align 1, ptr align 8) unnamed_addr #1

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hed5599fcdd1f2bb8E"(ptr align 8, ptr align 8) unnamed_addr #1

; <core::result::Result<T,E> as core::ops::try_trait::Try>::branch
; Function Attrs: inlinehint noredzone nounwind
declare zeroext i1 @"_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd25a9d862b7ed7d1E"(i1 zeroext) unnamed_addr #0

; <core::result::Result<T,F> as core::ops::try_trait::FromResidual<core::result::Result<core::convert::Infallible,E>>>::from_residual
; Function Attrs: inlinehint noredzone nounwind
declare zeroext i1 @"_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17ha81d9b9df06d7b49E"(ptr align 8) unnamed_addr #0

; core::fmt::num::<impl core::fmt::Binary for u64>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u64$GT$3fmt17h1cdf9c3f5e3c04feE"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::Octal for u64>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u64$GT$3fmt17hfab9ad2c8c6777b5E"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::Formatter::debug_struct_field1_finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field1_finish17h16302ab14b4e4aceE(ptr align 8, ptr align 1, i64, ptr align 1, i64, ptr align 1, ptr align 8) unnamed_addr #1

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h04a0a2c9c9a7ebe9E"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::Binary for u32>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num51_$LT$impl$u20$core..fmt..Binary$u20$for$u20$u32$GT$3fmt17h9c336b8f6f8f3bccE"(ptr align 4, ptr align 8) unnamed_addr #1

; core::fmt::num::<impl core::fmt::Octal for u32>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Octal$u20$for$u20$u32$GT$3fmt17hed97adbd0789748bE"(ptr align 4, ptr align 8) unnamed_addr #1

; <&T as core::fmt::Debug>::fmt
; Function Attrs: noredzone nounwind
declare zeroext i1 @"_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hf8c1d382b513047aE"(ptr align 8, ptr align 8) unnamed_addr #1

; core::fmt::Formatter::debug_struct_fields_finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_fields_finish17hc585a965b74e57e5E(ptr align 8, ptr align 1, i64, ptr align 8, i64, ptr align 8, i64) unnamed_addr #1

; core::fmt::Formatter::debug_struct_field3_finish
; Function Attrs: noredzone nounwind
declare zeroext i1 @_ZN4core3fmt9Formatter26debug_struct_field3_finish17hebdb46b8b8ea7783E(ptr align 8, ptr align 1, i64, ptr align 1, i64, ptr align 1, ptr align 8, ptr align 1, i64, ptr align 1, ptr align 8, ptr align 1, i64, ptr align 1, ptr align 8) unnamed_addr #1

attributes #0 = { inlinehint noredzone nounwind "target-cpu"="generic" "target-features"="-mmx,-sse,+soft-float" }
attributes #1 = { noredzone nounwind "target-cpu"="generic" "target-features"="-mmx,-sse,+soft-float" }
attributes #2 = { nocallback nofree nosync nounwind readnone speculatable willreturn }
attributes #3 = { cold noinline noredzone noreturn nounwind "target-cpu"="generic" "target-features"="-mmx,-sse,+soft-float" }
attributes #4 = { nocallback nofree nosync nounwind readnone willreturn }
attributes #5 = { argmemonly nocallback nofree nounwind willreturn }
attributes #6 = { inaccessiblememonly nocallback nofree nosync nounwind willreturn }
attributes #7 = { argmemonly nocallback nofree nounwind willreturn writeonly }
attributes #8 = { nounwind }
attributes #9 = { noreturn nounwind }
attributes #10 = { inaccessiblememonly }

!llvm.module.flags = !{!775, !776, !777}
!llvm.dbg.cu = !{!778}

!0 = !DIGlobalVariableExpression(var: !1, expr: !DIExpression())
!1 = distinct !DIGlobalVariable(name: "<&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !3, isLocal: true, isDefinition: true)
!2 = !DIFile(filename: "<unknown>", directory: "")
!3 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !4, vtableHolder: !12, templateParams: !25, identifier: "45531ba1b41665ad9b1d86e22fd6cdbd")
!4 = !{!5, !8, !10, !11}
!5 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !3, file: !2, baseType: !6, size: 64, align: 64)
!6 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*const ()", baseType: !7, size: 64, align: 64, dwarfAddressSpace: 0)
!7 = !DIBasicType(name: "()", encoding: DW_ATE_unsigned)
!8 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !3, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!9 = !DIBasicType(name: "usize", size: 64, encoding: DW_ATE_unsigned)
!10 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !3, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!11 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !3, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!12 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", baseType: !13, size: 64, align: 64, dwarfAddressSpace: 0)
!13 = !DICompositeType(tag: DW_TAG_structure_type, name: "Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", scope: !14, file: !2, size: 128, align: 32, elements: !17, templateParams: !54, identifier: "bafdf1bd70d011b8c6ae53ef36e470f")
!14 = !DINamespace(name: "idt", scope: !15)
!15 = !DINamespace(name: "structures", scope: !16)
!16 = !DINamespace(name: "x86_64", scope: null)
!17 = !{!18, !20, !21, !26, !27, !29, !30}
!18 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_low", scope: !13, file: !2, baseType: !19, size: 16, align: 16)
!19 = !DIBasicType(name: "u16", size: 16, encoding: DW_ATE_unsigned)
!20 = !DIDerivedType(tag: DW_TAG_member, name: "gdt_selector", scope: !13, file: !2, baseType: !19, size: 16, align: 16, offset: 16)
!21 = !DIDerivedType(tag: DW_TAG_member, name: "options", scope: !13, file: !2, baseType: !22, size: 16, align: 16, offset: 32)
!22 = !DICompositeType(tag: DW_TAG_structure_type, name: "EntryOptions", scope: !14, file: !2, size: 16, align: 16, elements: !23, templateParams: !25, identifier: "49b08bfbca720b49bc6d6437077e7b04")
!23 = !{!24}
!24 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !22, file: !2, baseType: !19, size: 16, align: 16)
!25 = !{}
!26 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_middle", scope: !13, file: !2, baseType: !19, size: 16, align: 16, offset: 48)
!27 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_high", scope: !13, file: !2, baseType: !28, size: 32, align: 32, offset: 64)
!28 = !DIBasicType(name: "u32", size: 32, encoding: DW_ATE_unsigned)
!29 = !DIDerivedType(tag: DW_TAG_member, name: "reserved", scope: !13, file: !2, baseType: !28, size: 32, align: 32, offset: 96)
!30 = !DIDerivedType(tag: DW_TAG_member, name: "phantom", scope: !13, file: !2, baseType: !31, align: 8, offset: 128)
!31 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", scope: !32, file: !2, align: 8, elements: !25, templateParams: !34, identifier: "e97e8c0142b2656fe5130cce4918c436")
!32 = !DINamespace(name: "marker", scope: !33)
!33 = !DINamespace(name: "core", scope: null)
!34 = !{!35}
!35 = !DITemplateTypeParameter(name: "T", type: !36)
!36 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)", baseType: !37, size: 64, align: 64, dwarfAddressSpace: 0)
!37 = !DISubroutineType(types: !38)
!38 = !{null, !39}
!39 = !DICompositeType(tag: DW_TAG_structure_type, name: "InterruptStackFrame", scope: !14, file: !2, size: 320, align: 64, elements: !40, templateParams: !25, identifier: "9ab53dea84511e70f2fd0d0750582983")
!40 = !{!41}
!41 = !DIDerivedType(tag: DW_TAG_member, name: "value", scope: !39, file: !2, baseType: !42, size: 320, align: 64)
!42 = !DICompositeType(tag: DW_TAG_structure_type, name: "InterruptStackFrameValue", scope: !14, file: !2, size: 320, align: 64, elements: !43, templateParams: !25, identifier: "239b3cad7bd535b41016b4768a939469")
!43 = !{!44, !50, !51, !52, !53}
!44 = !DIDerivedType(tag: DW_TAG_member, name: "instruction_pointer", scope: !42, file: !2, baseType: !45, size: 64, align: 64)
!45 = !DICompositeType(tag: DW_TAG_structure_type, name: "VirtAddr", scope: !46, file: !2, size: 64, align: 64, elements: !47, templateParams: !25, identifier: "fbe0b7fca06d1b9d9b0af20b8e3aa123")
!46 = !DINamespace(name: "addr", scope: !16)
!47 = !{!48}
!48 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !45, file: !2, baseType: !49, size: 64, align: 64)
!49 = !DIBasicType(name: "u64", size: 64, encoding: DW_ATE_unsigned)
!50 = !DIDerivedType(tag: DW_TAG_member, name: "code_segment", scope: !42, file: !2, baseType: !49, size: 64, align: 64, offset: 64)
!51 = !DIDerivedType(tag: DW_TAG_member, name: "cpu_flags", scope: !42, file: !2, baseType: !49, size: 64, align: 64, offset: 128)
!52 = !DIDerivedType(tag: DW_TAG_member, name: "stack_pointer", scope: !42, file: !2, baseType: !45, size: 64, align: 64, offset: 192)
!53 = !DIDerivedType(tag: DW_TAG_member, name: "stack_segment", scope: !42, file: !2, baseType: !49, size: 64, align: 64, offset: 256)
!54 = !{!55}
!55 = !DITemplateTypeParameter(name: "F", type: !36)
!56 = !DIGlobalVariableExpression(var: !57, expr: !DIExpression())
!57 = distinct !DIGlobalVariable(name: "<&x86_64::addr::VirtAddr as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !58, isLocal: true, isDefinition: true)
!58 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::addr::VirtAddr as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !59, vtableHolder: !64, templateParams: !25, identifier: "b3a552a6909e154adc2689a582fdae0")
!59 = !{!60, !61, !62, !63}
!60 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !58, file: !2, baseType: !6, size: 64, align: 64)
!61 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !58, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!62 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !58, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!63 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !58, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!64 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::addr::VirtAddr", baseType: !45, size: 64, align: 64, dwarfAddressSpace: 0)
!65 = !DIGlobalVariableExpression(var: !66, expr: !DIExpression())
!66 = distinct !DIGlobalVariable(name: "<&x86_64::structures::paging::page_table::PageTableEntry as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !67, isLocal: true, isDefinition: true)
!67 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::paging::page_table::PageTableEntry as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !68, vtableHolder: !73, templateParams: !25, identifier: "7b3fd339fee42d68a503f46afd3d9ad")
!68 = !{!69, !70, !71, !72}
!69 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !67, file: !2, baseType: !6, size: 64, align: 64)
!70 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !67, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!71 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !67, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!72 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !67, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!73 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page_table::PageTableEntry", baseType: !74, size: 64, align: 64, dwarfAddressSpace: 0)
!74 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageTableEntry", scope: !75, file: !2, size: 64, align: 64, elements: !77, templateParams: !25, identifier: "b3e49a7385085877c4768be31126f41f")
!75 = !DINamespace(name: "page_table", scope: !76)
!76 = !DINamespace(name: "paging", scope: !15)
!77 = !{!78}
!78 = !DIDerivedType(tag: DW_TAG_member, name: "entry", scope: !74, file: !2, baseType: !49, size: 64, align: 64)
!79 = !DIGlobalVariableExpression(var: !80, expr: !DIExpression())
!80 = distinct !DIGlobalVariable(name: "<&u64 as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !81, isLocal: true, isDefinition: true)
!81 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&u64 as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !82, vtableHolder: !87, templateParams: !25, identifier: "ed582160f5b9b11f262dd40db5ccdae1")
!82 = !{!83, !84, !85, !86}
!83 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !81, file: !2, baseType: !6, size: 64, align: 64)
!84 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !81, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!85 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !81, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!86 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !81, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!87 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&u64", baseType: !49, size: 64, align: 64, dwarfAddressSpace: 0)
!88 = !DIGlobalVariableExpression(var: !89, expr: !DIExpression())
!89 = distinct !DIGlobalVariable(name: "<x86_64::addr::VirtAddrNotValid as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !90, isLocal: true, isDefinition: true)
!90 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::addr::VirtAddrNotValid as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !91, vtableHolder: !96, templateParams: !25, identifier: "1f45a214cbb872cd82369a3b41762dea")
!91 = !{!92, !93, !94, !95}
!92 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !90, file: !2, baseType: !6, size: 64, align: 64)
!93 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !90, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!94 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !90, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!95 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !90, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!96 = !DICompositeType(tag: DW_TAG_structure_type, name: "VirtAddrNotValid", scope: !46, file: !2, size: 64, align: 64, elements: !97, templateParams: !25, identifier: "e63529fc4a36519695180fe0f01d17bc")
!97 = !{!98}
!98 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !96, file: !2, baseType: !49, size: 64, align: 64)
!99 = !DIGlobalVariableExpression(var: !100, expr: !DIExpression())
!100 = distinct !DIGlobalVariable(name: "<core::fmt::Arguments as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !101, isLocal: true, isDefinition: true)
!101 = !DICompositeType(tag: DW_TAG_structure_type, name: "<core::fmt::Arguments as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !102, vtableHolder: !107, templateParams: !25, identifier: "a63f417deb031a72c91ec0195b9c34f9")
!102 = !{!103, !104, !105, !106}
!103 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !101, file: !2, baseType: !6, size: 64, align: 64)
!104 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !101, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!105 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !101, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!106 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !101, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!107 = !DICompositeType(tag: DW_TAG_structure_type, name: "Arguments", scope: !108, file: !2, size: 384, align: 64, elements: !109, templateParams: !25, identifier: "8ca1c8bb57c26330aaa9c7bcb3afcea3")
!108 = !DINamespace(name: "fmt", scope: !33)
!109 = !{!110, !122, !177}
!110 = !DIDerivedType(tag: DW_TAG_member, name: "pieces", scope: !107, file: !2, baseType: !111, size: 128, align: 64, offset: 128)
!111 = !DICompositeType(tag: DW_TAG_structure_type, name: "&[&str]", file: !2, size: 128, align: 64, elements: !112, templateParams: !25, identifier: "1bd0df68c6cb6036a2bb36aa5621bbdb")
!112 = !{!113, !121}
!113 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !111, file: !2, baseType: !114, size: 64, align: 64)
!114 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !115, size: 64, align: 64, dwarfAddressSpace: 0)
!115 = !DICompositeType(tag: DW_TAG_structure_type, name: "&str", file: !2, size: 128, align: 64, elements: !116, templateParams: !25, identifier: "c67d244f92c53ee233f4a290be1c6ff8")
!116 = !{!117, !120}
!117 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !115, file: !2, baseType: !118, size: 64, align: 64)
!118 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !119, size: 64, align: 64, dwarfAddressSpace: 0)
!119 = !DIBasicType(name: "u8", size: 8, encoding: DW_ATE_unsigned)
!120 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !115, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!121 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !111, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!122 = !DIDerivedType(tag: DW_TAG_member, name: "fmt", scope: !107, file: !2, baseType: !123, size: 128, align: 64)
!123 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<&[core::fmt::rt::v1::Argument]>", scope: !124, file: !2, size: 128, align: 64, elements: !125, templateParams: !25, identifier: "dc2c4fbf840c440a5bc74b230864c62c")
!124 = !DINamespace(name: "option", scope: !33)
!125 = !{!126}
!126 = !DICompositeType(tag: DW_TAG_variant_part, scope: !123, file: !2, size: 128, align: 64, elements: !127, templateParams: !25, identifier: "1eed79dab0622e2c42a08b0a3935e037", discriminator: !176)
!127 = !{!128, !172}
!128 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !126, file: !2, baseType: !129, size: 128, align: 64, extraData: i64 0)
!129 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !123, file: !2, size: 128, align: 64, elements: !25, templateParams: !130, identifier: "f082b5fa705ac4c889d6681e27706985")
!130 = !{!131}
!131 = !DITemplateTypeParameter(name: "T", type: !132)
!132 = !DICompositeType(tag: DW_TAG_structure_type, name: "&[core::fmt::rt::v1::Argument]", file: !2, size: 128, align: 64, elements: !133, templateParams: !25, identifier: "b4ac42342b8303edfcba4c1d1fe4f702")
!133 = !{!134, !171}
!134 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !132, file: !2, baseType: !135, size: 64, align: 64)
!135 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !136, size: 64, align: 64, dwarfAddressSpace: 0)
!136 = !DICompositeType(tag: DW_TAG_structure_type, name: "Argument", scope: !137, file: !2, size: 448, align: 64, elements: !139, templateParams: !25, identifier: "1c585b9e1982cb0f56f2bde16d89254b")
!137 = !DINamespace(name: "v1", scope: !138)
!138 = !DINamespace(name: "rt", scope: !108)
!139 = !{!140, !141}
!140 = !DIDerivedType(tag: DW_TAG_member, name: "position", scope: !136, file: !2, baseType: !9, size: 64, align: 64, offset: 384)
!141 = !DIDerivedType(tag: DW_TAG_member, name: "format", scope: !136, file: !2, baseType: !142, size: 384, align: 64)
!142 = !DICompositeType(tag: DW_TAG_structure_type, name: "FormatSpec", scope: !137, file: !2, size: 384, align: 64, elements: !143, templateParams: !25, identifier: "d73dca86b4fa507d5490cfae9f2e69b2")
!143 = !{!144, !146, !153, !154, !170}
!144 = !DIDerivedType(tag: DW_TAG_member, name: "fill", scope: !142, file: !2, baseType: !145, size: 32, align: 32, offset: 288)
!145 = !DIBasicType(name: "char", size: 32, encoding: DW_ATE_UTF)
!146 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !142, file: !2, baseType: !147, size: 8, align: 8, offset: 320)
!147 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "Alignment", scope: !137, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !148)
!148 = !{!149, !150, !151, !152}
!149 = !DIEnumerator(name: "Left", value: 0, isUnsigned: true)
!150 = !DIEnumerator(name: "Right", value: 1, isUnsigned: true)
!151 = !DIEnumerator(name: "Center", value: 2, isUnsigned: true)
!152 = !DIEnumerator(name: "Unknown", value: 3, isUnsigned: true)
!153 = !DIDerivedType(tag: DW_TAG_member, name: "flags", scope: !142, file: !2, baseType: !28, size: 32, align: 32, offset: 256)
!154 = !DIDerivedType(tag: DW_TAG_member, name: "precision", scope: !142, file: !2, baseType: !155, size: 128, align: 64)
!155 = !DICompositeType(tag: DW_TAG_structure_type, name: "Count", scope: !137, file: !2, size: 128, align: 64, elements: !156, templateParams: !25, identifier: "f1c92ed85d6bc94ca1ba8b6165e7021")
!156 = !{!157}
!157 = !DICompositeType(tag: DW_TAG_variant_part, scope: !155, file: !2, size: 128, align: 64, elements: !158, templateParams: !25, identifier: "d8cac28a6923e355281ecb8308e78762", discriminator: !169)
!158 = !{!159, !163, !167}
!159 = !DIDerivedType(tag: DW_TAG_member, name: "Is", scope: !157, file: !2, baseType: !160, size: 128, align: 64, extraData: i64 0)
!160 = !DICompositeType(tag: DW_TAG_structure_type, name: "Is", scope: !155, file: !2, size: 128, align: 64, elements: !161, templateParams: !25, identifier: "218d32ee898f6c51c26e76a63740d375")
!161 = !{!162}
!162 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !160, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!163 = !DIDerivedType(tag: DW_TAG_member, name: "Param", scope: !157, file: !2, baseType: !164, size: 128, align: 64, extraData: i64 1)
!164 = !DICompositeType(tag: DW_TAG_structure_type, name: "Param", scope: !155, file: !2, size: 128, align: 64, elements: !165, templateParams: !25, identifier: "e750f291dd4d9e3dc572eb76f08e32bd")
!165 = !{!166}
!166 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !164, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!167 = !DIDerivedType(tag: DW_TAG_member, name: "Implied", scope: !157, file: !2, baseType: !168, size: 128, align: 64, extraData: i64 2)
!168 = !DICompositeType(tag: DW_TAG_structure_type, name: "Implied", scope: !155, file: !2, size: 128, align: 64, elements: !25, identifier: "45d92226e2750a0656a00baa92f37a00")
!169 = !DIDerivedType(tag: DW_TAG_member, scope: !155, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!170 = !DIDerivedType(tag: DW_TAG_member, name: "width", scope: !142, file: !2, baseType: !155, size: 128, align: 64, offset: 128)
!171 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !132, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!172 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !126, file: !2, baseType: !173, size: 128, align: 64)
!173 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !123, file: !2, size: 128, align: 64, elements: !174, templateParams: !130, identifier: "594c3a1251b26193b48ba9c1ada76dd0")
!174 = !{!175}
!175 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !173, file: !2, baseType: !132, size: 128, align: 64)
!176 = !DIDerivedType(tag: DW_TAG_member, scope: !123, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!177 = !DIDerivedType(tag: DW_TAG_member, name: "args", scope: !107, file: !2, baseType: !178, size: 128, align: 64, offset: 256)
!178 = !DICompositeType(tag: DW_TAG_structure_type, name: "&[core::fmt::ArgumentV1]", file: !2, size: 128, align: 64, elements: !179, templateParams: !25, identifier: "57d6094f30cde1051168ff3f2ad6a74c")
!179 = !{!180, !242}
!180 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !178, file: !2, baseType: !181, size: 64, align: 64)
!181 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !182, size: 64, align: 64, dwarfAddressSpace: 0)
!182 = !DICompositeType(tag: DW_TAG_structure_type, name: "ArgumentV1", scope: !108, file: !2, size: 128, align: 64, elements: !183, templateParams: !25, identifier: "b05c5d728067bfb8d9643825d53dce0f")
!183 = !{!184, !188}
!184 = !DIDerivedType(tag: DW_TAG_member, name: "value", scope: !182, file: !2, baseType: !185, size: 64, align: 64)
!185 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&core::fmt::{extern#0}::Opaque", baseType: !186, size: 64, align: 64, dwarfAddressSpace: 0)
!186 = !DICompositeType(tag: DW_TAG_structure_type, name: "Opaque", scope: !187, file: !2, align: 8, elements: !25, identifier: "ccae6e9d596dbcdb15b715c1fc4a175b")
!187 = !DINamespace(name: "{extern#0}", scope: !108)
!188 = !DIDerivedType(tag: DW_TAG_member, name: "formatter", scope: !182, file: !2, baseType: !189, size: 64, align: 64, offset: 64)
!189 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "fn(&core::fmt::{extern#0}::Opaque, &mut core::fmt::Formatter) -> core::result::Result<(), core::fmt::Error>", baseType: !190, size: 64, align: 64, dwarfAddressSpace: 0)
!190 = !DISubroutineType(types: !191)
!191 = !{!192, !185, !210}
!192 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<(), core::fmt::Error>", scope: !193, file: !2, size: 8, align: 8, elements: !194, templateParams: !25, identifier: "26bbe38b51f2cf836c2841caf1cef163")
!193 = !DINamespace(name: "result", scope: !33)
!194 = !{!195}
!195 = !DICompositeType(tag: DW_TAG_variant_part, scope: !192, file: !2, size: 8, align: 8, elements: !196, templateParams: !25, identifier: "7b55b4b0cb45eebeb665bcd48885acf0", discriminator: !209)
!196 = !{!197, !205}
!197 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !195, file: !2, baseType: !198, size: 8, align: 8, extraData: i64 0)
!198 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !192, file: !2, size: 8, align: 8, elements: !199, templateParams: !201, identifier: "1c7ce0ea1dfb63fc55126b0f823a594d")
!199 = !{!200}
!200 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !198, file: !2, baseType: !7, align: 8, offset: 8)
!201 = !{!202, !203}
!202 = !DITemplateTypeParameter(name: "T", type: !7)
!203 = !DITemplateTypeParameter(name: "E", type: !204)
!204 = !DICompositeType(tag: DW_TAG_structure_type, name: "Error", scope: !108, file: !2, align: 8, elements: !25, identifier: "377b02c51e9ee2c532c4ee74749d6d")
!205 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !195, file: !2, baseType: !206, size: 8, align: 8, extraData: i64 1)
!206 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !192, file: !2, size: 8, align: 8, elements: !207, templateParams: !201, identifier: "9c184bfedb5841cfb892e9481e551d89")
!207 = !{!208}
!208 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !206, file: !2, baseType: !204, align: 8, offset: 8)
!209 = !DIDerivedType(tag: DW_TAG_member, scope: !192, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!210 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut core::fmt::Formatter", baseType: !211, size: 64, align: 64, dwarfAddressSpace: 0)
!211 = !DICompositeType(tag: DW_TAG_structure_type, name: "Formatter", scope: !108, file: !2, size: 512, align: 64, elements: !212, templateParams: !25, identifier: "4965709144e9f8582bc4af54f7e0350a")
!212 = !{!213, !214, !215, !216, !230, !231}
!213 = !DIDerivedType(tag: DW_TAG_member, name: "flags", scope: !211, file: !2, baseType: !28, size: 32, align: 32, offset: 384)
!214 = !DIDerivedType(tag: DW_TAG_member, name: "fill", scope: !211, file: !2, baseType: !145, size: 32, align: 32, offset: 416)
!215 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !211, file: !2, baseType: !147, size: 8, align: 8, offset: 448)
!216 = !DIDerivedType(tag: DW_TAG_member, name: "width", scope: !211, file: !2, baseType: !217, size: 128, align: 64, offset: 128)
!217 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<usize>", scope: !124, file: !2, size: 128, align: 64, elements: !218, templateParams: !25, identifier: "659085d76f9c3f75b5f8c40976074da")
!218 = !{!219}
!219 = !DICompositeType(tag: DW_TAG_variant_part, scope: !217, file: !2, size: 128, align: 64, elements: !220, templateParams: !25, identifier: "e738c443d6d2476fcd78612f00f4f22e", discriminator: !229)
!220 = !{!221, !225}
!221 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !219, file: !2, baseType: !222, size: 128, align: 64, extraData: i64 0)
!222 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !217, file: !2, size: 128, align: 64, elements: !25, templateParams: !223, identifier: "17fea1ebd4d2ff882ba731180256ce25")
!223 = !{!224}
!224 = !DITemplateTypeParameter(name: "T", type: !9)
!225 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !219, file: !2, baseType: !226, size: 128, align: 64, extraData: i64 1)
!226 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !217, file: !2, size: 128, align: 64, elements: !227, templateParams: !223, identifier: "fdf08f4319c2feb269842fd50a84a3de")
!227 = !{!228}
!228 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !226, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!229 = !DIDerivedType(tag: DW_TAG_member, scope: !217, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!230 = !DIDerivedType(tag: DW_TAG_member, name: "precision", scope: !211, file: !2, baseType: !217, size: 128, align: 64, offset: 256)
!231 = !DIDerivedType(tag: DW_TAG_member, name: "buf", scope: !211, file: !2, baseType: !232, size: 128, align: 64)
!232 = !DICompositeType(tag: DW_TAG_structure_type, name: "&mut dyn core::fmt::Write", file: !2, size: 128, align: 64, elements: !233, templateParams: !25, identifier: "5b186481c2fe29994e7fc0160ea825b8")
!233 = !{!234, !237}
!234 = !DIDerivedType(tag: DW_TAG_member, name: "pointer", scope: !232, file: !2, baseType: !235, size: 64, align: 64)
!235 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !236, size: 64, align: 64, dwarfAddressSpace: 0)
!236 = !DICompositeType(tag: DW_TAG_structure_type, name: "dyn core::fmt::Write", file: !2, align: 8, elements: !25, identifier: "2c9da7f07ed8b4c96822d6d90a924ef5")
!237 = !DIDerivedType(tag: DW_TAG_member, name: "vtable", scope: !232, file: !2, baseType: !238, size: 64, align: 64, offset: 64)
!238 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[usize; 3]", baseType: !239, size: 64, align: 64, dwarfAddressSpace: 0)
!239 = !DICompositeType(tag: DW_TAG_array_type, baseType: !9, size: 192, align: 64, elements: !240)
!240 = !{!241}
!241 = !DISubrange(count: 3, lowerBound: 0)
!242 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !178, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!243 = !DIGlobalVariableExpression(var: !244, expr: !DIExpression())
!244 = distinct !DIGlobalVariable(name: "<u16 as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !245, isLocal: true, isDefinition: true)
!245 = !DICompositeType(tag: DW_TAG_structure_type, name: "<u16 as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !246, vtableHolder: !19, templateParams: !25, identifier: "ed0ea113bf419e56fac5fe0752a39e46")
!246 = !{!247, !248, !249, !250}
!247 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !245, file: !2, baseType: !6, size: 64, align: 64)
!248 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !245, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!249 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !245, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!250 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !245, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!251 = !DIGlobalVariableExpression(var: !252, expr: !DIExpression())
!252 = distinct !DIGlobalVariable(name: "<x86_64::PrivilegeLevel as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !253, isLocal: true, isDefinition: true)
!253 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::PrivilegeLevel as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !254, vtableHolder: !259, templateParams: !25, identifier: "8dc70dc1371edd0815ccd11f4b6746c3")
!254 = !{!255, !256, !257, !258}
!255 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !253, file: !2, baseType: !6, size: 64, align: 64)
!256 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !253, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!257 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !253, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!258 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !253, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!259 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "PrivilegeLevel", scope: !16, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !260)
!260 = !{!261, !262, !263, !264}
!261 = !DIEnumerator(name: "Ring0", value: 0, isUnsigned: true)
!262 = !DIEnumerator(name: "Ring1", value: 1, isUnsigned: true)
!263 = !DIEnumerator(name: "Ring2", value: 2, isUnsigned: true)
!264 = !DIEnumerator(name: "Ring3", value: 3, isUnsigned: true)
!265 = !DIGlobalVariableExpression(var: !266, expr: !DIExpression())
!266 = distinct !DIGlobalVariable(name: "<x86_64::structures::idt::EntryOptions as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !267, isLocal: true, isDefinition: true)
!267 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::idt::EntryOptions as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !268, vtableHolder: !22, templateParams: !25, identifier: "1cd483d2fddd4519be559a7a60e4b76")
!268 = !{!269, !270, !271, !272}
!269 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !267, file: !2, baseType: !6, size: 64, align: 64)
!270 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !267, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!271 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !267, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!272 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !267, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!273 = !DIGlobalVariableExpression(var: !274, expr: !DIExpression())
!274 = distinct !DIGlobalVariable(name: "<x86_64::addr::VirtAddr as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !275, isLocal: true, isDefinition: true)
!275 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::addr::VirtAddr as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !276, vtableHolder: !45, templateParams: !25, identifier: "8278fe309115bd706351b5b61114b92a")
!276 = !{!277, !278, !279, !280}
!277 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !275, file: !2, baseType: !6, size: 64, align: 64)
!278 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !275, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!279 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !275, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!280 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !275, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!281 = !DIGlobalVariableExpression(var: !282, expr: !DIExpression())
!282 = distinct !DIGlobalVariable(name: "<u64 as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !283, isLocal: true, isDefinition: true)
!283 = !DICompositeType(tag: DW_TAG_structure_type, name: "<u64 as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !284, vtableHolder: !49, templateParams: !25, identifier: "251adaca3f390e37c168be225a0cd91c")
!284 = !{!285, !286, !287, !288}
!285 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !283, file: !2, baseType: !6, size: 64, align: 64)
!286 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !283, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!287 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !283, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!288 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !283, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!289 = !DIGlobalVariableExpression(var: !290, expr: !DIExpression())
!290 = distinct !DIGlobalVariable(name: "<x86_64::structures::idt::{impl#11}::fmt::Hex as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !291, isLocal: true, isDefinition: true)
!291 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::idt::{impl#11}::fmt::Hex as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !292, vtableHolder: !297, templateParams: !25, identifier: "82430d02f476604f4216058330395cf0")
!292 = !{!293, !294, !295, !296}
!293 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !291, file: !2, baseType: !6, size: 64, align: 64)
!294 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !291, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!295 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !291, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!296 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !291, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!297 = !DICompositeType(tag: DW_TAG_structure_type, name: "Hex", scope: !298, file: !2, size: 64, align: 64, elements: !300, templateParams: !25, identifier: "a645be3647e7e5b35c50d391ae093a55")
!298 = !DINamespace(name: "fmt", scope: !299)
!299 = !DINamespace(name: "{impl#11}", scope: !14)
!300 = !{!301}
!301 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !297, file: !2, baseType: !49, size: 64, align: 64)
!302 = !DIGlobalVariableExpression(var: !303, expr: !DIExpression())
!303 = distinct !DIGlobalVariable(name: "<bool as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !304, isLocal: true, isDefinition: true)
!304 = !DICompositeType(tag: DW_TAG_structure_type, name: "<bool as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !305, vtableHolder: !310, templateParams: !25, identifier: "5284c13d0c1d7fea995025af7de91a73")
!305 = !{!306, !307, !308, !309}
!306 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !304, file: !2, baseType: !6, size: 64, align: 64)
!307 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !304, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!308 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !304, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!309 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !304, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!310 = !DIBasicType(name: "bool", size: 8, encoding: DW_ATE_boolean)
!311 = !DIGlobalVariableExpression(var: !312, expr: !DIExpression())
!312 = distinct !DIGlobalVariable(name: "<x86_64::structures::idt::DescriptorTable as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !313, isLocal: true, isDefinition: true)
!313 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::idt::DescriptorTable as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !314, vtableHolder: !319, templateParams: !25, identifier: "695936f3f82814c1da3adf447f550467")
!314 = !{!315, !316, !317, !318}
!315 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !313, file: !2, baseType: !6, size: 64, align: 64)
!316 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !313, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!317 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !313, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!318 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !313, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!319 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "DescriptorTable", scope: !14, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !320)
!320 = !{!321, !322, !323}
!321 = !DIEnumerator(name: "Gdt", value: 0, isUnsigned: true)
!322 = !DIEnumerator(name: "Idt", value: 1, isUnsigned: true)
!323 = !DIEnumerator(name: "Ldt", value: 2, isUnsigned: true)
!324 = !DIGlobalVariableExpression(var: !325, expr: !DIExpression())
!325 = distinct !DIGlobalVariable(name: "_ASSERT_OBJECT_SAFE", linkageName: "_ZN6x86_6410structures6paging6mapper19_ASSERT_OBJECT_SAFE17h5e73e082e85ec166E", scope: !326, file: !327, line: 486, type: !328, isLocal: true, isDefinition: true, align: 64)
!326 = !DINamespace(name: "mapper", scope: !76)
!327 = !DIFile(filename: "src/structures/paging/mapper/mod.rs", directory: "/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "0dd5f33c2cee14124470d88449502bc1")
!328 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<&(dyn x86_64::structures::paging::mapper::Translate + core::marker::Sync)>", scope: !124, file: !2, size: 128, align: 64, elements: !329, templateParams: !25, identifier: "5e454398b6fcdcfc208ae34de54433d9")
!329 = !{!330}
!330 = !DICompositeType(tag: DW_TAG_variant_part, scope: !328, file: !2, size: 128, align: 64, elements: !331, templateParams: !25, identifier: "f50f58fd601d4755b9af696b523650e5", discriminator: !346)
!331 = !{!332, !342}
!332 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !330, file: !2, baseType: !333, size: 128, align: 64, extraData: i64 0)
!333 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !328, file: !2, size: 128, align: 64, elements: !25, templateParams: !334, identifier: "827c9289a3bf099654e8d2802d69b826")
!334 = !{!335}
!335 = !DITemplateTypeParameter(name: "T", type: !336)
!336 = !DICompositeType(tag: DW_TAG_structure_type, name: "&(dyn x86_64::structures::paging::mapper::Translate + core::marker::Sync)", file: !2, size: 128, align: 64, elements: !337, templateParams: !25, identifier: "943dd6544557423295f5adfee609c504")
!337 = !{!338, !341}
!338 = !DIDerivedType(tag: DW_TAG_member, name: "pointer", scope: !336, file: !2, baseType: !339, size: 64, align: 64)
!339 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !340, size: 64, align: 64, dwarfAddressSpace: 0)
!340 = !DICompositeType(tag: DW_TAG_structure_type, name: "(dyn x86_64::structures::paging::mapper::Translate + core::marker::Sync)", file: !2, align: 8, elements: !25, identifier: "a0bb72a30518cc5af6998925b87e0cc6")
!341 = !DIDerivedType(tag: DW_TAG_member, name: "vtable", scope: !336, file: !2, baseType: !238, size: 64, align: 64, offset: 64)
!342 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !330, file: !2, baseType: !343, size: 128, align: 64)
!343 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !328, file: !2, size: 128, align: 64, elements: !344, templateParams: !334, identifier: "2732f0e23434ebb3a6edb707d0382ec2")
!344 = !{!345}
!345 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !343, file: !2, baseType: !336, size: 128, align: 64)
!346 = !DIDerivedType(tag: DW_TAG_member, scope: !328, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!347 = !DIGlobalVariableExpression(var: !348, expr: !DIExpression())
!348 = distinct !DIGlobalVariable(name: "<x86_64::addr::PhysAddr as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !349, isLocal: true, isDefinition: true)
!349 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::addr::PhysAddr as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !350, vtableHolder: !355, templateParams: !25, identifier: "48dd67538b29b46ea564447f0312b976")
!350 = !{!351, !352, !353, !354}
!351 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !349, file: !2, baseType: !6, size: 64, align: 64)
!352 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !349, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!353 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !349, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!354 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !349, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!355 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhysAddr", scope: !46, file: !2, size: 64, align: 64, elements: !356, templateParams: !25, identifier: "f64f9b99f4f8a6589297cd582f04edff")
!356 = !{!357}
!357 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !355, file: !2, baseType: !49, size: 64, align: 64)
!358 = !DIGlobalVariableExpression(var: !359, expr: !DIExpression())
!359 = distinct !DIGlobalVariable(name: "<x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !360, isLocal: true, isDefinition: true)
!360 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !361, vtableHolder: !366, templateParams: !25, identifier: "41cde26b6fcafeef9152a0c99f748258")
!361 = !{!362, !363, !364, !365}
!362 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !360, file: !2, baseType: !6, size: 64, align: 64)
!363 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !360, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!364 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !360, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!365 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !360, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!366 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageTableFlags", scope: !75, file: !2, size: 64, align: 64, elements: !367, templateParams: !25, identifier: "daf654d0a886364453641b628aec204e")
!367 = !{!368}
!368 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !366, file: !2, baseType: !49, size: 64, align: 64)
!369 = !DIGlobalVariableExpression(var: !370, expr: !DIExpression())
!370 = distinct !DIGlobalVariable(name: "<&() as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !371, isLocal: true, isDefinition: true)
!371 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&() as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !372, vtableHolder: !377, templateParams: !25, identifier: "465dec6861726753ca0b89a2b057c910")
!372 = !{!373, !374, !375, !376}
!373 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !371, file: !2, baseType: !6, size: 64, align: 64)
!374 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !371, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!375 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !371, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!376 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !371, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!377 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&()", baseType: !7, size: 64, align: 64, dwarfAddressSpace: 0)
!378 = !DIGlobalVariableExpression(var: !379, expr: !DIExpression())
!379 = distinct !DIGlobalVariable(name: "<&x86_64::instructions::tlb::Pcid as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !380, isLocal: true, isDefinition: true)
!380 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::instructions::tlb::Pcid as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !381, vtableHolder: !386, templateParams: !25, identifier: "2d91a868dd9af33bd04ae2600e1bff80")
!381 = !{!382, !383, !384, !385}
!382 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !380, file: !2, baseType: !6, size: 64, align: 64)
!383 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !380, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!384 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !380, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!385 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !380, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!386 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::instructions::tlb::Pcid", baseType: !387, size: 64, align: 64, dwarfAddressSpace: 0)
!387 = !DICompositeType(tag: DW_TAG_structure_type, name: "Pcid", scope: !388, file: !2, size: 16, align: 16, elements: !390, templateParams: !25, identifier: "3bc32641d8146e80bb4a4f93962bc17c")
!388 = !DINamespace(name: "tlb", scope: !389)
!389 = !DINamespace(name: "instructions", scope: !16)
!390 = !{!391}
!391 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !387, file: !2, baseType: !19, size: 16, align: 16)
!392 = !DIGlobalVariableExpression(var: !393, expr: !DIExpression())
!393 = distinct !DIGlobalVariable(name: "<&u16 as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !394, isLocal: true, isDefinition: true)
!394 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&u16 as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !395, vtableHolder: !400, templateParams: !25, identifier: "5dacdba2125ab644f9bc010550c116")
!395 = !{!396, !397, !398, !399}
!396 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !394, file: !2, baseType: !6, size: 64, align: 64)
!397 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !394, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!398 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !394, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!399 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !394, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!400 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&u16", baseType: !19, size: 64, align: 64, dwarfAddressSpace: 0)
!401 = !DIGlobalVariableExpression(var: !402, expr: !DIExpression())
!402 = distinct !DIGlobalVariable(name: "<&u32 as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !403, isLocal: true, isDefinition: true)
!403 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&u32 as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !404, vtableHolder: !409, templateParams: !25, identifier: "bba64869534ab8b8c63ae3b7f24e0366")
!404 = !{!405, !406, !407, !408}
!405 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !403, file: !2, baseType: !6, size: 64, align: 64)
!406 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !403, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!407 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !403, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!408 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !403, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!409 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&u32", baseType: !28, size: 64, align: 64, dwarfAddressSpace: 0)
!410 = !DIGlobalVariableExpression(var: !411, expr: !DIExpression())
!411 = distinct !DIGlobalVariable(name: "<[u64; 8] as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !412, isLocal: true, isDefinition: true)
!412 = !DICompositeType(tag: DW_TAG_structure_type, name: "<[u64; 8] as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !413, vtableHolder: !418, templateParams: !25, identifier: "a83275790b95c24ce07235ed7b6ca8c9")
!413 = !{!414, !415, !416, !417}
!414 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !412, file: !2, baseType: !6, size: 64, align: 64)
!415 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !412, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!416 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !412, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!417 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !412, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!418 = !DICompositeType(tag: DW_TAG_array_type, baseType: !49, size: 512, align: 64, elements: !419)
!419 = !{!420}
!420 = !DISubrange(count: 8, lowerBound: 0)
!421 = !DIGlobalVariableExpression(var: !422, expr: !DIExpression())
!422 = distinct !DIGlobalVariable(name: "<&usize as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !423, isLocal: true, isDefinition: true)
!423 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&usize as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !424, vtableHolder: !429, templateParams: !25, identifier: "f6d2ae33e051f475b091b6e69c4576be")
!424 = !{!425, !426, !427, !428}
!425 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !423, file: !2, baseType: !6, size: 64, align: 64)
!426 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !423, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!427 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !423, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!428 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !423, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!429 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&usize", baseType: !9, size: 64, align: 64, dwarfAddressSpace: 0)
!430 = !DIGlobalVariableExpression(var: !431, expr: !DIExpression())
!431 = distinct !DIGlobalVariable(name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !432, isLocal: true, isDefinition: true)
!432 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !433, vtableHolder: !13, templateParams: !25, identifier: "2e76cfb0a02bbf8ac2d8da1d05758c77")
!433 = !{!434, !435, !436, !437}
!434 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !432, file: !2, baseType: !6, size: 64, align: 64)
!435 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !432, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!436 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !432, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!437 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !432, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!438 = !DIGlobalVariableExpression(var: !439, expr: !DIExpression())
!439 = distinct !DIGlobalVariable(name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !440, isLocal: true, isDefinition: true)
!440 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !441, vtableHolder: !446, templateParams: !25, identifier: "346ccbef8abc153287e9c01ebcfe4705")
!441 = !{!442, !443, !444, !445}
!442 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !440, file: !2, baseType: !6, size: 64, align: 64)
!443 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !440, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!444 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !440, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!445 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !440, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!446 = !DICompositeType(tag: DW_TAG_structure_type, name: "Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !>", scope: !14, file: !2, size: 128, align: 32, elements: !447, templateParams: !462, identifier: "c10f47b676af6384d114829913b36686")
!447 = !{!448, !449, !450, !451, !452, !453, !454}
!448 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_low", scope: !446, file: !2, baseType: !19, size: 16, align: 16)
!449 = !DIDerivedType(tag: DW_TAG_member, name: "gdt_selector", scope: !446, file: !2, baseType: !19, size: 16, align: 16, offset: 16)
!450 = !DIDerivedType(tag: DW_TAG_member, name: "options", scope: !446, file: !2, baseType: !22, size: 16, align: 16, offset: 32)
!451 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_middle", scope: !446, file: !2, baseType: !19, size: 16, align: 16, offset: 48)
!452 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_high", scope: !446, file: !2, baseType: !28, size: 32, align: 32, offset: 64)
!453 = !DIDerivedType(tag: DW_TAG_member, name: "reserved", scope: !446, file: !2, baseType: !28, size: 32, align: 32, offset: 96)
!454 = !DIDerivedType(tag: DW_TAG_member, name: "phantom", scope: !446, file: !2, baseType: !455, align: 8, offset: 128)
!455 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !>", scope: !32, file: !2, align: 8, elements: !25, templateParams: !456, identifier: "aa2520b5d5b5e0a248a07a2af52a18e1")
!456 = !{!457}
!457 = !DITemplateTypeParameter(name: "T", type: !458)
!458 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !", baseType: !459, size: 64, align: 64, dwarfAddressSpace: 0)
!459 = !DISubroutineType(types: !460)
!460 = !{!461, !39, !49}
!461 = !DIBasicType(name: "!", encoding: DW_ATE_unsigned)
!462 = !{!463}
!463 = !DITemplateTypeParameter(name: "F", type: !458)
!464 = !DIGlobalVariableExpression(var: !465, expr: !DIExpression())
!465 = distinct !DIGlobalVariable(name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !466, isLocal: true, isDefinition: true)
!466 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !467, vtableHolder: !472, templateParams: !25, identifier: "a15485277e1b54c4d7bf241f4e5da366")
!467 = !{!468, !469, !470, !471}
!468 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !466, file: !2, baseType: !6, size: 64, align: 64)
!469 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !466, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!470 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !466, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!471 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !466, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!472 = !DICompositeType(tag: DW_TAG_structure_type, name: "Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)>", scope: !14, file: !2, size: 128, align: 32, elements: !473, templateParams: !487, identifier: "6297fd933b047d82a836dd414da3eb65")
!473 = !{!474, !475, !476, !477, !478, !479, !480}
!474 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_low", scope: !472, file: !2, baseType: !19, size: 16, align: 16)
!475 = !DIDerivedType(tag: DW_TAG_member, name: "gdt_selector", scope: !472, file: !2, baseType: !19, size: 16, align: 16, offset: 16)
!476 = !DIDerivedType(tag: DW_TAG_member, name: "options", scope: !472, file: !2, baseType: !22, size: 16, align: 16, offset: 32)
!477 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_middle", scope: !472, file: !2, baseType: !19, size: 16, align: 16, offset: 48)
!478 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_high", scope: !472, file: !2, baseType: !28, size: 32, align: 32, offset: 64)
!479 = !DIDerivedType(tag: DW_TAG_member, name: "reserved", scope: !472, file: !2, baseType: !28, size: 32, align: 32, offset: 96)
!480 = !DIDerivedType(tag: DW_TAG_member, name: "phantom", scope: !472, file: !2, baseType: !481, align: 8, offset: 128)
!481 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)>", scope: !32, file: !2, align: 8, elements: !25, templateParams: !482, identifier: "3b302931f15a4f2e9dfab9960771019")
!482 = !{!483}
!483 = !DITemplateTypeParameter(name: "T", type: !484)
!484 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)", baseType: !485, size: 64, align: 64, dwarfAddressSpace: 0)
!485 = !DISubroutineType(types: !486)
!486 = !{null, !39, !49}
!487 = !{!488}
!488 = !DITemplateTypeParameter(name: "F", type: !484)
!489 = !DIGlobalVariableExpression(var: !490, expr: !DIExpression())
!490 = distinct !DIGlobalVariable(name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !491, isLocal: true, isDefinition: true)
!491 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !492, vtableHolder: !497, templateParams: !25, identifier: "2a8921c3fdd318807341a3a92813aab0")
!492 = !{!493, !494, !495, !496}
!493 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !491, file: !2, baseType: !6, size: 64, align: 64)
!494 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !491, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!495 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !491, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!496 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !491, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!497 = !DICompositeType(tag: DW_TAG_structure_type, name: "Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)>", scope: !14, file: !2, size: 128, align: 32, elements: !498, templateParams: !515, identifier: "80148a019e1754fdbf0cf91fcaa865c")
!498 = !{!499, !500, !501, !502, !503, !504, !505}
!499 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_low", scope: !497, file: !2, baseType: !19, size: 16, align: 16)
!500 = !DIDerivedType(tag: DW_TAG_member, name: "gdt_selector", scope: !497, file: !2, baseType: !19, size: 16, align: 16, offset: 16)
!501 = !DIDerivedType(tag: DW_TAG_member, name: "options", scope: !497, file: !2, baseType: !22, size: 16, align: 16, offset: 32)
!502 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_middle", scope: !497, file: !2, baseType: !19, size: 16, align: 16, offset: 48)
!503 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_high", scope: !497, file: !2, baseType: !28, size: 32, align: 32, offset: 64)
!504 = !DIDerivedType(tag: DW_TAG_member, name: "reserved", scope: !497, file: !2, baseType: !28, size: 32, align: 32, offset: 96)
!505 = !DIDerivedType(tag: DW_TAG_member, name: "phantom", scope: !497, file: !2, baseType: !506, align: 8, offset: 128)
!506 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)>", scope: !32, file: !2, align: 8, elements: !25, templateParams: !507, identifier: "9cbd95cc54cbed41b80d96af5d8386f8")
!507 = !{!508}
!508 = !DITemplateTypeParameter(name: "T", type: !509)
!509 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)", baseType: !510, size: 64, align: 64, dwarfAddressSpace: 0)
!510 = !DISubroutineType(types: !511)
!511 = !{null, !39, !512}
!512 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageFaultErrorCode", scope: !14, file: !2, size: 64, align: 64, elements: !513, templateParams: !25, identifier: "198242699e36b678ecea939145f1c884")
!513 = !{!514}
!514 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !512, file: !2, baseType: !49, size: 64, align: 64)
!515 = !{!516}
!516 = !DITemplateTypeParameter(name: "F", type: !509)
!517 = !DIGlobalVariableExpression(var: !518, expr: !DIExpression())
!518 = distinct !DIGlobalVariable(name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !519, isLocal: true, isDefinition: true)
!519 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !520, vtableHolder: !525, templateParams: !25, identifier: "a700340864274ea125859a78fc321bfa")
!520 = !{!521, !522, !523, !524}
!521 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !519, file: !2, baseType: !6, size: 64, align: 64)
!522 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !519, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!523 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !519, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!524 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !519, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!525 = !DICompositeType(tag: DW_TAG_structure_type, name: "Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !>", scope: !14, file: !2, size: 128, align: 32, elements: !526, templateParams: !540, identifier: "3bececcecc88d2e17cfce2d914970231")
!526 = !{!527, !528, !529, !530, !531, !532, !533}
!527 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_low", scope: !525, file: !2, baseType: !19, size: 16, align: 16)
!528 = !DIDerivedType(tag: DW_TAG_member, name: "gdt_selector", scope: !525, file: !2, baseType: !19, size: 16, align: 16, offset: 16)
!529 = !DIDerivedType(tag: DW_TAG_member, name: "options", scope: !525, file: !2, baseType: !22, size: 16, align: 16, offset: 32)
!530 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_middle", scope: !525, file: !2, baseType: !19, size: 16, align: 16, offset: 48)
!531 = !DIDerivedType(tag: DW_TAG_member, name: "pointer_high", scope: !525, file: !2, baseType: !28, size: 32, align: 32, offset: 64)
!532 = !DIDerivedType(tag: DW_TAG_member, name: "reserved", scope: !525, file: !2, baseType: !28, size: 32, align: 32, offset: 96)
!533 = !DIDerivedType(tag: DW_TAG_member, name: "phantom", scope: !525, file: !2, baseType: !534, align: 8, offset: 128)
!534 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !>", scope: !32, file: !2, align: 8, elements: !25, templateParams: !535, identifier: "ac1c23b56ec937fd3c08d0a294d04c26")
!535 = !{!536}
!536 = !DITemplateTypeParameter(name: "T", type: !537)
!537 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !", baseType: !538, size: 64, align: 64, dwarfAddressSpace: 0)
!538 = !DISubroutineType(types: !539)
!539 = !{!461, !39}
!540 = !{!541}
!541 = !DITemplateTypeParameter(name: "F", type: !537)
!542 = !DIGlobalVariableExpression(var: !543, expr: !DIExpression())
!543 = distinct !DIGlobalVariable(name: "<[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 8] as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !544, isLocal: true, isDefinition: true)
!544 = !DICompositeType(tag: DW_TAG_structure_type, name: "<[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 8] as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !545, vtableHolder: !550, templateParams: !25, identifier: "39516319ef922f3e4f39e5f249ef508b")
!545 = !{!546, !547, !548, !549}
!546 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !544, file: !2, baseType: !6, size: 64, align: 64)
!547 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !544, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!548 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !544, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!549 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !544, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!550 = !DICompositeType(tag: DW_TAG_array_type, baseType: !13, size: 1024, align: 32, elements: !419)
!551 = !DIGlobalVariableExpression(var: !552, expr: !DIExpression())
!552 = distinct !DIGlobalVariable(name: "<&[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 224] as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !553, isLocal: true, isDefinition: true)
!553 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 224] as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !554, vtableHolder: !559, templateParams: !25, identifier: "d7aa1c05f22101b96ad636a93cfcfdc")
!554 = !{!555, !556, !557, !558}
!555 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !553, file: !2, baseType: !6, size: 64, align: 64)
!556 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !553, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!557 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !553, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!558 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !553, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!559 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 224]", baseType: !560, size: 64, align: 64, dwarfAddressSpace: 0)
!560 = !DICompositeType(tag: DW_TAG_array_type, baseType: !13, size: 28672, align: 32, elements: !561)
!561 = !{!562}
!562 = !DISubrange(count: 224, lowerBound: 0)
!563 = !DIGlobalVariableExpression(var: !564, expr: !DIExpression())
!564 = distinct !DIGlobalVariable(name: "<x86_64::structures::paging::mapper::mapped_page_table::PageTableWalker<x86_64::structures::paging::mapper::offset_page_table::PhysOffset> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !565, isLocal: true, isDefinition: true)
!565 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::paging::mapper::mapped_page_table::PageTableWalker<x86_64::structures::paging::mapper::offset_page_table::PhysOffset> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !566, vtableHolder: !571, templateParams: !25, identifier: "f94c19c70e68064fad050d1f2bdb3644")
!566 = !{!567, !568, !569, !570}
!567 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !565, file: !2, baseType: !6, size: 64, align: 64)
!568 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !565, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!569 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !565, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!570 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !565, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!571 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageTableWalker<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", scope: !572, file: !2, size: 64, align: 64, elements: !573, templateParams: !579, identifier: "df74c149e6b0a773540f08f9f2b6cfd7")
!572 = !DINamespace(name: "mapped_page_table", scope: !326)
!573 = !{!574}
!574 = !DIDerivedType(tag: DW_TAG_member, name: "page_table_frame_mapping", scope: !571, file: !2, baseType: !575, size: 64, align: 64)
!575 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhysOffset", scope: !576, file: !2, size: 64, align: 64, elements: !577, templateParams: !25, identifier: "b498c1dfbbfc437ef13319b577adda5a")
!576 = !DINamespace(name: "offset_page_table", scope: !326)
!577 = !{!578}
!578 = !DIDerivedType(tag: DW_TAG_member, name: "offset", scope: !575, file: !2, baseType: !45, size: 64, align: 64)
!579 = !{!580}
!580 = !DITemplateTypeParameter(name: "P", type: !575)
!581 = !DIGlobalVariableExpression(var: !582, expr: !DIExpression())
!582 = distinct !DIGlobalVariable(name: "<&&mut x86_64::structures::paging::page_table::PageTable as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !583, isLocal: true, isDefinition: true)
!583 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&&mut x86_64::structures::paging::page_table::PageTable as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !584, vtableHolder: !589, templateParams: !25, identifier: "3f19a2280d84c342bc9470c2c8359af3")
!584 = !{!585, !586, !587, !588}
!585 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !583, file: !2, baseType: !6, size: 64, align: 64)
!586 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !583, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!587 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !583, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!588 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !583, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!589 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&mut x86_64::structures::paging::page_table::PageTable", baseType: !590, size: 64, align: 64, dwarfAddressSpace: 0)
!590 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut x86_64::structures::paging::page_table::PageTable", baseType: !591, size: 64, align: 64, dwarfAddressSpace: 0)
!591 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageTable", scope: !75, file: !2, size: 32768, align: 32768, elements: !592, templateParams: !25, identifier: "cba4891926fa6baa3c1e499137dd75e4")
!592 = !{!593}
!593 = !DIDerivedType(tag: DW_TAG_member, name: "entries", scope: !591, file: !2, baseType: !594, size: 32768, align: 64)
!594 = !DICompositeType(tag: DW_TAG_array_type, baseType: !74, size: 32768, align: 64, elements: !595)
!595 = !{!596}
!596 = !DISubrange(count: 512, lowerBound: 0)
!597 = !DIGlobalVariableExpression(var: !598, expr: !DIExpression())
!598 = distinct !DIGlobalVariable(name: "<&x86_64::structures::paging::mapper::offset_page_table::PhysOffset as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !599, isLocal: true, isDefinition: true)
!599 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::paging::mapper::offset_page_table::PhysOffset as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !600, vtableHolder: !605, templateParams: !25, identifier: "7b59d8acb0f3a05a3be8a8a679c00f6b")
!600 = !{!601, !602, !603, !604}
!601 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !599, file: !2, baseType: !6, size: 64, align: 64)
!602 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !599, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!603 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !599, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!604 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !599, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!605 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::offset_page_table::PhysOffset", baseType: !575, size: 64, align: 64, dwarfAddressSpace: 0)
!606 = !DIGlobalVariableExpression(var: !607, expr: !DIExpression())
!607 = distinct !DIGlobalVariable(name: "<&x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !608, isLocal: true, isDefinition: true)
!608 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !609, vtableHolder: !614, templateParams: !25, identifier: "137291af10d2090b65b3c78f70b8490c")
!609 = !{!610, !611, !612, !613}
!610 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !608, file: !2, baseType: !6, size: 64, align: 64)
!611 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !608, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!612 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !608, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!613 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !608, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!614 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", baseType: !615, size: 64, align: 64, dwarfAddressSpace: 0)
!615 = !DICompositeType(tag: DW_TAG_structure_type, name: "MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", scope: !572, file: !2, size: 128, align: 64, elements: !616, templateParams: !579, identifier: "61ffd5f032a9ce7323355ff0d0e8bedf")
!616 = !{!617, !618}
!617 = !DIDerivedType(tag: DW_TAG_member, name: "page_table_walker", scope: !615, file: !2, baseType: !571, size: 64, align: 64)
!618 = !DIDerivedType(tag: DW_TAG_member, name: "level_4_table", scope: !615, file: !2, baseType: !590, size: 64, align: 64, offset: 64)
!619 = !DIGlobalVariableExpression(var: !620, expr: !DIExpression())
!620 = distinct !DIGlobalVariable(name: "<&mut x86_64::structures::paging::page_table::PageTable as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !621, isLocal: true, isDefinition: true)
!621 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&mut x86_64::structures::paging::page_table::PageTable as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !622, vtableHolder: !590, templateParams: !25, identifier: "ca8a83c06735c092d8e2e19140f598de")
!622 = !{!623, !624, !625, !626}
!623 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !621, file: !2, baseType: !6, size: 64, align: 64)
!624 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !621, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!625 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !621, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!626 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !621, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!627 = !DIGlobalVariableExpression(var: !628, expr: !DIExpression())
!628 = distinct !DIGlobalVariable(name: "<&x86_64::structures::paging::page_table::PageTableIndex as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !629, isLocal: true, isDefinition: true)
!629 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::paging::page_table::PageTableIndex as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !630, vtableHolder: !635, templateParams: !25, identifier: "a512c761d19b959a3baa46e21060a720")
!630 = !{!631, !632, !633, !634}
!631 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !629, file: !2, baseType: !6, size: 64, align: 64)
!632 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !629, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!633 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !629, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!634 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !629, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!635 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page_table::PageTableIndex", baseType: !636, size: 64, align: 64, dwarfAddressSpace: 0)
!636 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageTableIndex", scope: !75, file: !2, size: 16, align: 16, elements: !637, templateParams: !25, identifier: "3787dddf8bb106b741b53cd548b7bca7")
!637 = !{!638}
!638 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !636, file: !2, baseType: !19, size: 16, align: 16)
!639 = !DIGlobalVariableExpression(var: !640, expr: !DIExpression())
!640 = distinct !DIGlobalVariable(name: "<&x86_64::addr::PhysAddr as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !641, isLocal: true, isDefinition: true)
!641 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::addr::PhysAddr as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !642, vtableHolder: !647, templateParams: !25, identifier: "2a744c0178b7449f46d392bab110e01")
!642 = !{!643, !644, !645, !646}
!643 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !641, file: !2, baseType: !6, size: 64, align: 64)
!644 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !641, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!645 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !641, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!646 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !641, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!647 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::addr::PhysAddr", baseType: !355, size: 64, align: 64, dwarfAddressSpace: 0)
!648 = !DIGlobalVariableExpression(var: !649, expr: !DIExpression())
!649 = distinct !DIGlobalVariable(name: "<x86_64::structures::paging::mapper::MappedFrame as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !650, isLocal: true, isDefinition: true)
!650 = !DICompositeType(tag: DW_TAG_structure_type, name: "<x86_64::structures::paging::mapper::MappedFrame as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !651, vtableHolder: !656, templateParams: !25, identifier: "75dac28b3c5d2742ce772e518c76acf8")
!651 = !{!652, !653, !654, !655}
!652 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !650, file: !2, baseType: !6, size: 64, align: 64)
!653 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !650, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!654 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !650, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!655 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !650, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!656 = !DICompositeType(tag: DW_TAG_structure_type, name: "MappedFrame", scope: !326, file: !2, size: 128, align: 64, elements: !657, templateParams: !25, identifier: "50b8493795fd1762e0cc556bbd41fc68")
!657 = !{!658}
!658 = !DICompositeType(tag: DW_TAG_variant_part, scope: !656, file: !2, size: 128, align: 64, elements: !659, templateParams: !25, identifier: "8d5a621dc6ccf1d6529c6fad7e24736c", discriminator: !710)
!659 = !{!660, !678, !694}
!660 = !DIDerivedType(tag: DW_TAG_member, name: "Size4KiB", scope: !658, file: !2, baseType: !661, size: 128, align: 64, extraData: i64 0)
!661 = !DICompositeType(tag: DW_TAG_structure_type, name: "Size4KiB", scope: !656, file: !2, size: 128, align: 64, elements: !662, templateParams: !25, identifier: "963758f1f5d5665f8a2102887be1501e")
!662 = !{!663}
!663 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !661, file: !2, baseType: !664, size: 64, align: 64, offset: 64)
!664 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhysFrame<x86_64::structures::paging::page::Size4KiB>", scope: !665, file: !2, size: 64, align: 64, elements: !666, templateParams: !676, identifier: "55b4d806a6853622fc79976553af013a")
!665 = !DINamespace(name: "frame", scope: !76)
!666 = !{!667, !668}
!667 = !DIDerivedType(tag: DW_TAG_member, name: "start_address", scope: !664, file: !2, baseType: !355, size: 64, align: 64)
!668 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !664, file: !2, baseType: !669, align: 8, offset: 64)
!669 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<x86_64::structures::paging::page::Size4KiB>", scope: !32, file: !2, align: 8, elements: !25, templateParams: !670, identifier: "58de601799acbb63cd9de343de68873")
!670 = !{!671}
!671 = !DITemplateTypeParameter(name: "T", type: !672)
!672 = !DICompositeType(tag: DW_TAG_structure_type, name: "Size4KiB", scope: !673, file: !2, align: 8, elements: !674, templateParams: !25, identifier: "be996dd59f33f2cb73ac52a5ac00efb8")
!673 = !DINamespace(name: "page", scope: !76)
!674 = !{!675}
!675 = !DICompositeType(tag: DW_TAG_variant_part, scope: !672, file: !2, align: 8, elements: !25, identifier: "1efa8777e3d7b52391841efb7d0f1087")
!676 = !{!677}
!677 = !DITemplateTypeParameter(name: "S", type: !672)
!678 = !DIDerivedType(tag: DW_TAG_member, name: "Size2MiB", scope: !658, file: !2, baseType: !679, size: 128, align: 64, extraData: i64 1)
!679 = !DICompositeType(tag: DW_TAG_structure_type, name: "Size2MiB", scope: !656, file: !2, size: 128, align: 64, elements: !680, templateParams: !25, identifier: "bafb8cc9b6c1492a1cd2898e84dd4808")
!680 = !{!681}
!681 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !679, file: !2, baseType: !682, size: 64, align: 64, offset: 64)
!682 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhysFrame<x86_64::structures::paging::page::Size2MiB>", scope: !665, file: !2, size: 64, align: 64, elements: !683, templateParams: !692, identifier: "7815505259e1a7faa051a00751210c37")
!683 = !{!684, !685}
!684 = !DIDerivedType(tag: DW_TAG_member, name: "start_address", scope: !682, file: !2, baseType: !355, size: 64, align: 64)
!685 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !682, file: !2, baseType: !686, align: 8, offset: 64)
!686 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<x86_64::structures::paging::page::Size2MiB>", scope: !32, file: !2, align: 8, elements: !25, templateParams: !687, identifier: "8312f730226475b2845c7195b22b59f4")
!687 = !{!688}
!688 = !DITemplateTypeParameter(name: "T", type: !689)
!689 = !DICompositeType(tag: DW_TAG_structure_type, name: "Size2MiB", scope: !673, file: !2, align: 8, elements: !690, templateParams: !25, identifier: "54d01cc19c4d2e86f91f0f69e1160dc1")
!690 = !{!691}
!691 = !DICompositeType(tag: DW_TAG_variant_part, scope: !689, file: !2, align: 8, elements: !25, identifier: "32b38b9814f61561784ec062ad005b6f")
!692 = !{!693}
!693 = !DITemplateTypeParameter(name: "S", type: !689)
!694 = !DIDerivedType(tag: DW_TAG_member, name: "Size1GiB", scope: !658, file: !2, baseType: !695, size: 128, align: 64, extraData: i64 2)
!695 = !DICompositeType(tag: DW_TAG_structure_type, name: "Size1GiB", scope: !656, file: !2, size: 128, align: 64, elements: !696, templateParams: !25, identifier: "684cb881025de1176661f3d0b8b2afd5")
!696 = !{!697}
!697 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !695, file: !2, baseType: !698, size: 64, align: 64, offset: 64)
!698 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhysFrame<x86_64::structures::paging::page::Size1GiB>", scope: !665, file: !2, size: 64, align: 64, elements: !699, templateParams: !708, identifier: "a5249e9150c4a6aeb0eba424e7313178")
!699 = !{!700, !701}
!700 = !DIDerivedType(tag: DW_TAG_member, name: "start_address", scope: !698, file: !2, baseType: !355, size: 64, align: 64)
!701 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !698, file: !2, baseType: !702, align: 8, offset: 64)
!702 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<x86_64::structures::paging::page::Size1GiB>", scope: !32, file: !2, align: 8, elements: !25, templateParams: !703, identifier: "a8be3451defd03fe82df4a1863c66c31")
!703 = !{!704}
!704 = !DITemplateTypeParameter(name: "T", type: !705)
!705 = !DICompositeType(tag: DW_TAG_structure_type, name: "Size1GiB", scope: !673, file: !2, align: 8, elements: !706, templateParams: !25, identifier: "b463b11c8614086b51bc9b6ba7c4fa92")
!706 = !{!707}
!707 = !DICompositeType(tag: DW_TAG_variant_part, scope: !705, file: !2, align: 8, elements: !25, identifier: "8489c022511077cbafdd39297b9589aa")
!708 = !{!709}
!709 = !DITemplateTypeParameter(name: "S", type: !705)
!710 = !DIDerivedType(tag: DW_TAG_member, scope: !656, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!711 = !DIGlobalVariableExpression(var: !712, expr: !DIExpression())
!712 = distinct !DIGlobalVariable(name: "<&x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !713, isLocal: true, isDefinition: true)
!713 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::paging::page_table::PageTableFlags as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !714, vtableHolder: !719, templateParams: !25, identifier: "882e528ae489b4dfe62d11762eb2f306")
!714 = !{!715, !716, !717, !718}
!715 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !713, file: !2, baseType: !6, size: 64, align: 64)
!716 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !713, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!717 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !713, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!718 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !713, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!719 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page_table::PageTableFlags", baseType: !366, size: 64, align: 64, dwarfAddressSpace: 0)
!720 = !DIGlobalVariableExpression(var: !721, expr: !DIExpression())
!721 = distinct !DIGlobalVariable(name: "<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !722, isLocal: true, isDefinition: true)
!722 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !723, vtableHolder: !728, templateParams: !25, identifier: "c0beadd62bffd719bc8c4c27c0b11a12")
!723 = !{!724, !725, !726, !727}
!724 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !722, file: !2, baseType: !6, size: 64, align: 64)
!725 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !722, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!726 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !722, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!727 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !722, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!728 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>", baseType: !698, size: 64, align: 64, dwarfAddressSpace: 0)
!729 = !DIGlobalVariableExpression(var: !730, expr: !DIExpression())
!730 = distinct !DIGlobalVariable(name: "<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !731, isLocal: true, isDefinition: true)
!731 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !732, vtableHolder: !737, templateParams: !25, identifier: "c6cb5497639d62e4beab3d39fcae240d")
!732 = !{!733, !734, !735, !736}
!733 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !731, file: !2, baseType: !6, size: 64, align: 64)
!734 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !731, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!735 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !731, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!736 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !731, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!737 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>", baseType: !682, size: 64, align: 64, dwarfAddressSpace: 0)
!738 = !DIGlobalVariableExpression(var: !739, expr: !DIExpression())
!739 = distinct !DIGlobalVariable(name: "<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB> as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !740, isLocal: true, isDefinition: true)
!740 = !DICompositeType(tag: DW_TAG_structure_type, name: "<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB> as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !741, vtableHolder: !746, templateParams: !25, identifier: "debdb5b9e6e99b4939023499986dc8b7")
!741 = !{!742, !743, !744, !745}
!742 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !740, file: !2, baseType: !6, size: 64, align: 64)
!743 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !740, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!744 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !740, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!745 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !740, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!746 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>", baseType: !664, size: 64, align: 64, dwarfAddressSpace: 0)
!747 = !DIGlobalVariableExpression(var: !748, expr: !DIExpression())
!748 = distinct !DIGlobalVariable(name: "<u32 as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !749, isLocal: true, isDefinition: true)
!749 = !DICompositeType(tag: DW_TAG_structure_type, name: "<u32 as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !750, vtableHolder: !28, templateParams: !25, identifier: "8eb4d231360058afb8271a95faeb79a5")
!750 = !{!751, !752, !753, !754}
!751 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !749, file: !2, baseType: !6, size: 64, align: 64)
!752 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !749, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!753 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !749, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!754 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !749, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!755 = !DIGlobalVariableExpression(var: !756, expr: !DIExpression())
!756 = distinct !DIGlobalVariable(name: "<[x86_64::addr::VirtAddr; 3] as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !757, isLocal: true, isDefinition: true)
!757 = !DICompositeType(tag: DW_TAG_structure_type, name: "<[x86_64::addr::VirtAddr; 3] as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !758, vtableHolder: !763, templateParams: !25, identifier: "61ce7980fb1c9c6ccc7669f9704dc7f9")
!758 = !{!759, !760, !761, !762}
!759 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !757, file: !2, baseType: !6, size: 64, align: 64)
!760 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !757, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!761 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !757, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!762 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !757, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!763 = !DICompositeType(tag: DW_TAG_array_type, baseType: !45, size: 192, align: 64, elements: !240)
!764 = !DIGlobalVariableExpression(var: !765, expr: !DIExpression())
!765 = distinct !DIGlobalVariable(name: "<[x86_64::addr::VirtAddr; 7] as core::fmt::Debug>::{vtable}", scope: null, file: !2, type: !766, isLocal: true, isDefinition: true)
!766 = !DICompositeType(tag: DW_TAG_structure_type, name: "<[x86_64::addr::VirtAddr; 7] as core::fmt::Debug>::{vtable_type}", file: !2, size: 256, align: 64, flags: DIFlagArtificial, elements: !767, vtableHolder: !772, templateParams: !25, identifier: "bd6acf701cf17c644589ba7eea31450f")
!767 = !{!768, !769, !770, !771}
!768 = !DIDerivedType(tag: DW_TAG_member, name: "drop_in_place", scope: !766, file: !2, baseType: !6, size: 64, align: 64)
!769 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !766, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!770 = !DIDerivedType(tag: DW_TAG_member, name: "align", scope: !766, file: !2, baseType: !9, size: 64, align: 64, offset: 128)
!771 = !DIDerivedType(tag: DW_TAG_member, name: "__method3", scope: !766, file: !2, baseType: !6, size: 64, align: 64, offset: 192)
!772 = !DICompositeType(tag: DW_TAG_array_type, baseType: !45, size: 448, align: 64, elements: !773)
!773 = !{!774}
!774 = !DISubrange(count: 7, lowerBound: 0)
!775 = !{i32 7, !"PIC Level", i32 2}
!776 = !{i32 2, !"Dwarf Version", i32 4}
!777 = !{i32 2, !"Debug Info Version", i32 3}
!778 = distinct !DICompileUnit(language: DW_LANG_Rust, file: !779, producer: "clang LLVM (rustc version 1.69.0-nightly (c5c7d2b37 2023-02-24))", isOptimized: false, runtimeVersion: 0, emissionKind: FullDebug, enums: !780, globals: !853, splitDebugInlining: false)
!779 = !DIFile(filename: "/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10/src/lib.rs/@/x86_64.701fe55f-cgu.0", directory: "/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10")
!780 = !{!147, !259, !319, !781, !789, !795, !799, !805, !809, !814, !820, !845, !849}
!781 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "BreakpointCondition", scope: !782, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !784)
!782 = !DINamespace(name: "debug", scope: !783)
!783 = !DINamespace(name: "registers", scope: !16)
!784 = !{!785, !786, !787, !788}
!785 = !DIEnumerator(name: "InstructionExecution", value: 0, isUnsigned: true)
!786 = !DIEnumerator(name: "DataWrites", value: 1, isUnsigned: true)
!787 = !DIEnumerator(name: "IoReadsWrites", value: 2, isUnsigned: true)
!788 = !DIEnumerator(name: "DataReadsWrites", value: 3, isUnsigned: true)
!789 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "BreakpointSize", scope: !782, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !790)
!790 = !{!791, !792, !793, !794}
!791 = !DIEnumerator(name: "Length1B", value: 0, isUnsigned: true)
!792 = !DIEnumerator(name: "Length2B", value: 1, isUnsigned: true)
!793 = !DIEnumerator(name: "Length8B", value: 2, isUnsigned: true)
!794 = !DIEnumerator(name: "Length4B", value: 3, isUnsigned: true)
!795 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "FrameError", scope: !75, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !796)
!796 = !{!797, !798}
!797 = !DIEnumerator(name: "FrameNotPresent", value: 0, isUnsigned: true)
!798 = !DIEnumerator(name: "HugeFrame", value: 1, isUnsigned: true)
!799 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "DebugAddressRegisterNumber", scope: !782, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !800)
!800 = !{!801, !802, !803, !804}
!801 = !DIEnumerator(name: "Dr0", value: 0, isUnsigned: true)
!802 = !DIEnumerator(name: "Dr1", value: 1, isUnsigned: true)
!803 = !DIEnumerator(name: "Dr2", value: 2, isUnsigned: true)
!804 = !DIEnumerator(name: "Dr3", value: 3, isUnsigned: true)
!805 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "FlagUpdateError", scope: !326, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !806)
!806 = !{!807, !808}
!807 = !DIEnumerator(name: "PageNotMapped", value: 0, isUnsigned: true)
!808 = !DIEnumerator(name: "ParentEntryHugePage", value: 1, isUnsigned: true)
!809 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "InvalidPageTable", scope: !810, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !811)
!810 = !DINamespace(name: "recursive_page_table", scope: !326)
!811 = !{!812, !813}
!812 = !DIEnumerator(name: "NotRecursive", value: 0, isUnsigned: true)
!813 = !DIEnumerator(name: "NotActive", value: 1, isUnsigned: true)
!814 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "PageTableLevel", scope: !75, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !815)
!815 = !{!816, !817, !818, !819}
!816 = !DIEnumerator(name: "One", value: 1, isUnsigned: true)
!817 = !DIEnumerator(name: "Two", value: 2, isUnsigned: true)
!818 = !DIEnumerator(name: "Three", value: 3, isUnsigned: true)
!819 = !DIEnumerator(name: "Four", value: 4, isUnsigned: true)
!820 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "ExceptionVector", scope: !14, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !821)
!821 = !{!822, !823, !824, !825, !826, !827, !828, !829, !830, !831, !832, !833, !834, !835, !836, !837, !838, !839, !840, !841, !842, !843, !844}
!822 = !DIEnumerator(name: "Division", value: 0, isUnsigned: true)
!823 = !DIEnumerator(name: "Debug", value: 1, isUnsigned: true)
!824 = !DIEnumerator(name: "NonMaskableInterrupt", value: 2, isUnsigned: true)
!825 = !DIEnumerator(name: "Breakpoint", value: 3, isUnsigned: true)
!826 = !DIEnumerator(name: "Overflow", value: 4, isUnsigned: true)
!827 = !DIEnumerator(name: "BoundRange", value: 5, isUnsigned: true)
!828 = !DIEnumerator(name: "InvalidOpcode", value: 6, isUnsigned: true)
!829 = !DIEnumerator(name: "DeviceNotAvailable", value: 7, isUnsigned: true)
!830 = !DIEnumerator(name: "Double", value: 8, isUnsigned: true)
!831 = !DIEnumerator(name: "InvalidTss", value: 10, isUnsigned: true)
!832 = !DIEnumerator(name: "SegmentNotPresent", value: 11, isUnsigned: true)
!833 = !DIEnumerator(name: "Stack", value: 12, isUnsigned: true)
!834 = !DIEnumerator(name: "GeneralProtection", value: 13, isUnsigned: true)
!835 = !DIEnumerator(name: "Page", value: 14, isUnsigned: true)
!836 = !DIEnumerator(name: "X87FloatingPoint", value: 16, isUnsigned: true)
!837 = !DIEnumerator(name: "AlignmentCheck", value: 17, isUnsigned: true)
!838 = !DIEnumerator(name: "MachineCheck", value: 18, isUnsigned: true)
!839 = !DIEnumerator(name: "SimdFloatingPoint", value: 19, isUnsigned: true)
!840 = !DIEnumerator(name: "Virtualization", value: 20, isUnsigned: true)
!841 = !DIEnumerator(name: "ControlProtection", value: 21, isUnsigned: true)
!842 = !DIEnumerator(name: "HypervisorInjection", value: 28, isUnsigned: true)
!843 = !DIEnumerator(name: "VmmCommunication", value: 29, isUnsigned: true)
!844 = !DIEnumerator(name: "Security", value: 30, isUnsigned: true)
!845 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "PageTableWalkError", scope: !572, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !846)
!846 = !{!847, !848}
!847 = !DIEnumerator(name: "NotMapped", value: 0, isUnsigned: true)
!848 = !DIEnumerator(name: "MappedToHugePage", value: 1, isUnsigned: true)
!849 = !DICompositeType(tag: DW_TAG_enumeration_type, name: "PageTableCreateError", scope: !572, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagEnumClass, elements: !850)
!850 = !{!851, !852}
!851 = !DIEnumerator(name: "MappedToHugePage", value: 0, isUnsigned: true)
!852 = !DIEnumerator(name: "FrameAllocationFailed", value: 1, isUnsigned: true)
!853 = !{!0, !56, !65, !79, !88, !99, !243, !251, !265, !273, !281, !289, !302, !311, !324, !347, !358, !369, !378, !392, !401, !410, !421, !430, !438, !464, !489, !517, !542, !551, !563, !581, !597, !606, !619, !627, !639, !648, !711, !720, !729, !738, !747, !755, !764}
!854 = distinct !DISubprogram(name: "from_residual<(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size2MiB>), x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::UnmapError>", linkageName: "_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17h37efcf9edd7c858bE", scope: !856, file: !855, line: 2063, type: !857, scopeLine: 2063, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !929, retainedNodes: !925)
!855 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/result.rs", directory: "", checksumkind: CSK_MD5, checksum: "097aea327b3dc3b771148939f46917a3")
!856 = !DINamespace(name: "{impl#27}", scope: !193)
!857 = !DISubroutineType(types: !858)
!858 = !{!859, !899, !917}
!859 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size2MiB>), x86_64::structures::paging::mapper::UnmapError>", scope: !193, file: !2, size: 192, align: 64, elements: !860, templateParams: !25, identifier: "62c06254b7452716ae552ba90448abc2")
!860 = !{!861}
!861 = !DICompositeType(tag: DW_TAG_variant_part, scope: !859, file: !2, size: 192, align: 64, elements: !862, templateParams: !25, identifier: "46f40ff2acc6a468cb3bd46d64aa14cf", discriminator: !898)
!862 = !{!863, !894}
!863 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !861, file: !2, baseType: !864, size: 192, align: 64, extraData: i64 0)
!864 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !859, file: !2, size: 192, align: 64, elements: !865, templateParams: !878, identifier: "e3b3f7a5aa892054e9432670138c3d2b")
!865 = !{!866}
!866 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !864, file: !2, baseType: !867, size: 128, align: 64, offset: 64)
!867 = !DICompositeType(tag: DW_TAG_structure_type, name: "(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size2MiB>)", file: !2, size: 128, align: 64, elements: !868, templateParams: !25, identifier: "9f4ea7a72bb552a9b6ef922adad47b85")
!868 = !{!869, !870}
!869 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !867, file: !2, baseType: !682, size: 64, align: 64)
!870 = !DIDerivedType(tag: DW_TAG_member, name: "__1", scope: !867, file: !2, baseType: !871, size: 64, align: 64, offset: 64)
!871 = !DICompositeType(tag: DW_TAG_structure_type, name: "MapperFlush<x86_64::structures::paging::page::Size2MiB>", scope: !326, file: !2, size: 64, align: 64, elements: !872, templateParams: !692, identifier: "4ea570aa82f5dd3bd88846ae24ce31d")
!872 = !{!873}
!873 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !871, file: !2, baseType: !874, size: 64, align: 64)
!874 = !DICompositeType(tag: DW_TAG_structure_type, name: "Page<x86_64::structures::paging::page::Size2MiB>", scope: !673, file: !2, size: 64, align: 64, elements: !875, templateParams: !692, identifier: "757397dc5d21a0c9aed6a50ec35ef053")
!875 = !{!876, !877}
!876 = !DIDerivedType(tag: DW_TAG_member, name: "start_address", scope: !874, file: !2, baseType: !45, size: 64, align: 64)
!877 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !874, file: !2, baseType: !686, align: 8, offset: 64)
!878 = !{!879, !880}
!879 = !DITemplateTypeParameter(name: "T", type: !867)
!880 = !DITemplateTypeParameter(name: "E", type: !881)
!881 = !DICompositeType(tag: DW_TAG_structure_type, name: "UnmapError", scope: !326, file: !2, size: 128, align: 64, elements: !882, templateParams: !25, identifier: "9d6cb5b97a569a7b73a599e57b989e3a")
!882 = !{!883}
!883 = !DICompositeType(tag: DW_TAG_variant_part, scope: !881, file: !2, size: 128, align: 64, elements: !884, templateParams: !25, identifier: "126b97da153bfbaf3bf87c19e159ee33", discriminator: !893)
!884 = !{!885, !887, !889}
!885 = !DIDerivedType(tag: DW_TAG_member, name: "ParentEntryHugePage", scope: !883, file: !2, baseType: !886, size: 128, align: 64, extraData: i64 0)
!886 = !DICompositeType(tag: DW_TAG_structure_type, name: "ParentEntryHugePage", scope: !881, file: !2, size: 128, align: 64, elements: !25, identifier: "f7568405bf8ebe2f56edfea77b70b372")
!887 = !DIDerivedType(tag: DW_TAG_member, name: "PageNotMapped", scope: !883, file: !2, baseType: !888, size: 128, align: 64, extraData: i64 1)
!888 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageNotMapped", scope: !881, file: !2, size: 128, align: 64, elements: !25, identifier: "99c578660b88f12ef0103b5c342a2d55")
!889 = !DIDerivedType(tag: DW_TAG_member, name: "InvalidFrameAddress", scope: !883, file: !2, baseType: !890, size: 128, align: 64, extraData: i64 2)
!890 = !DICompositeType(tag: DW_TAG_structure_type, name: "InvalidFrameAddress", scope: !881, file: !2, size: 128, align: 64, elements: !891, templateParams: !25, identifier: "5238acb2ace9e7d32978d83bebf9332b")
!891 = !{!892}
!892 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !890, file: !2, baseType: !355, size: 64, align: 64, offset: 64)
!893 = !DIDerivedType(tag: DW_TAG_member, scope: !881, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!894 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !861, file: !2, baseType: !895, size: 192, align: 64, extraData: i64 1)
!895 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !859, file: !2, size: 192, align: 64, elements: !896, templateParams: !878, identifier: "dba0e617e639bcd51811317bde9e6c17")
!896 = !{!897}
!897 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !895, file: !2, baseType: !881, size: 128, align: 64, offset: 64)
!898 = !DIDerivedType(tag: DW_TAG_member, scope: !859, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!899 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<core::convert::Infallible, x86_64::structures::paging::mapper::UnmapError>", scope: !193, file: !2, size: 128, align: 64, elements: !900, templateParams: !25, identifier: "e268c4d4f6cc785da16fffff2f66966")
!900 = !{!901}
!901 = !DICompositeType(tag: DW_TAG_variant_part, scope: !899, file: !2, size: 128, align: 64, elements: !902, templateParams: !25, identifier: "6d08787deb8ec5141d42035e6e796029")
!902 = !{!903, !913}
!903 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !901, file: !2, baseType: !904, size: 128, align: 64)
!904 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !899, file: !2, size: 128, align: 64, elements: !905, templateParams: !911, identifier: "f9c039ccdd446c9f8dab036f0b0b5bbf")
!905 = !{!906}
!906 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !904, file: !2, baseType: !907, align: 8)
!907 = !DICompositeType(tag: DW_TAG_structure_type, name: "Infallible", scope: !908, file: !2, align: 8, elements: !909, templateParams: !25, identifier: "ece63f16ba7fe6e55d4137ffd6aedb34")
!908 = !DINamespace(name: "convert", scope: !33)
!909 = !{!910}
!910 = !DICompositeType(tag: DW_TAG_variant_part, scope: !907, file: !2, align: 8, elements: !25, identifier: "f25952d507b3fc412e62992471212881")
!911 = !{!912, !880}
!912 = !DITemplateTypeParameter(name: "T", type: !907)
!913 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !901, file: !2, baseType: !914, size: 128, align: 64)
!914 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !899, file: !2, size: 128, align: 64, elements: !915, templateParams: !911, identifier: "60541e66a8bf6183f22657eb330d1cd8")
!915 = !{!916}
!916 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !914, file: !2, baseType: !881, size: 128, align: 64)
!917 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&core::panic::location::Location", baseType: !918, size: 64, align: 64, dwarfAddressSpace: 0)
!918 = !DICompositeType(tag: DW_TAG_structure_type, name: "Location", scope: !919, file: !2, size: 192, align: 64, elements: !921, templateParams: !25, identifier: "612296f4ec2f99e036dec011ef3ac47e")
!919 = !DINamespace(name: "location", scope: !920)
!920 = !DINamespace(name: "panic", scope: !33)
!921 = !{!922, !923, !924}
!922 = !DIDerivedType(tag: DW_TAG_member, name: "file", scope: !918, file: !2, baseType: !115, size: 128, align: 64)
!923 = !DIDerivedType(tag: DW_TAG_member, name: "line", scope: !918, file: !2, baseType: !28, size: 32, align: 32, offset: 128)
!924 = !DIDerivedType(tag: DW_TAG_member, name: "col", scope: !918, file: !2, baseType: !28, size: 32, align: 32, offset: 160)
!925 = !{!926, !927}
!926 = !DILocalVariable(name: "residual", arg: 1, scope: !854, file: !855, line: 2063, type: !899)
!927 = !DILocalVariable(name: "e", scope: !928, file: !855, line: 2065, type: !881, align: 8)
!928 = distinct !DILexicalBlock(scope: !854, file: !855, line: 2065, column: 13)
!929 = !{!879, !880, !930}
!930 = !DITemplateTypeParameter(name: "F", type: !881)
!931 = !DILocation(line: 2063, column: 22, scope: !854)
!932 = !DILocation(line: 2065, column: 17, scope: !854)
!933 = !{i64 0, i64 3}
!934 = !DILocation(line: 2065, column: 17, scope: !928)
!935 = !DILocalVariable(name: "t", arg: 1, scope: !936, file: !937, line: 736, type: !881)
!936 = distinct !DISubprogram(name: "from<x86_64::structures::paging::mapper::UnmapError>", linkageName: "_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17h6e74c499f0eef90fE", scope: !938, file: !937, line: 736, type: !939, scopeLine: 736, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !942, retainedNodes: !941)
!937 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/convert/mod.rs", directory: "", checksumkind: CSK_MD5, checksum: "11a412ada13a78b0743c4741b22bf192")
!938 = !DINamespace(name: "{impl#4}", scope: !908)
!939 = !DISubroutineType(types: !940)
!940 = !{!881, !881}
!941 = !{!935}
!942 = !{!943}
!943 = !DITemplateTypeParameter(name: "T", type: !881)
!944 = !DILocation(line: 736, column: 13, scope: !936, inlinedAt: !945)
!945 = distinct !DILocation(line: 2065, column: 27, scope: !928)
!946 = !DILocation(line: 738, column: 6, scope: !936, inlinedAt: !945)
!947 = !DILocation(line: 2065, column: 27, scope: !928)
!948 = !DILocation(line: 2065, column: 23, scope: !928)
!949 = !DILocation(line: 2067, column: 6, scope: !854)
!950 = distinct !DISubprogram(name: "from_residual<(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size1GiB>), x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::UnmapError>", linkageName: "_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17habd15e6d9de6ac70E", scope: !856, file: !855, line: 2063, type: !951, scopeLine: 2063, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !983, retainedNodes: !979)
!951 = !DISubroutineType(types: !952)
!952 = !{!953, !899, !917}
!953 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size1GiB>), x86_64::structures::paging::mapper::UnmapError>", scope: !193, file: !2, size: 192, align: 64, elements: !954, templateParams: !25, identifier: "c2026d9bd883952b58a378998ec7cd35")
!954 = !{!955}
!955 = !DICompositeType(tag: DW_TAG_variant_part, scope: !953, file: !2, size: 192, align: 64, elements: !956, templateParams: !25, identifier: "7587b916e9f3d6eef4105a428ec57e5", discriminator: !978)
!956 = !{!957, !974}
!957 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !955, file: !2, baseType: !958, size: 192, align: 64, extraData: i64 0)
!958 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !953, file: !2, size: 192, align: 64, elements: !959, templateParams: !972, identifier: "d6b6dd7ea6a904bac42aedc8d1007d61")
!959 = !{!960}
!960 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !958, file: !2, baseType: !961, size: 128, align: 64, offset: 64)
!961 = !DICompositeType(tag: DW_TAG_structure_type, name: "(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size1GiB>)", file: !2, size: 128, align: 64, elements: !962, templateParams: !25, identifier: "76f60556c69f0c7edc8e16efef8e411f")
!962 = !{!963, !964}
!963 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !961, file: !2, baseType: !698, size: 64, align: 64)
!964 = !DIDerivedType(tag: DW_TAG_member, name: "__1", scope: !961, file: !2, baseType: !965, size: 64, align: 64, offset: 64)
!965 = !DICompositeType(tag: DW_TAG_structure_type, name: "MapperFlush<x86_64::structures::paging::page::Size1GiB>", scope: !326, file: !2, size: 64, align: 64, elements: !966, templateParams: !708, identifier: "7be057dcdfd5f58550866dfe51a8c831")
!966 = !{!967}
!967 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !965, file: !2, baseType: !968, size: 64, align: 64)
!968 = !DICompositeType(tag: DW_TAG_structure_type, name: "Page<x86_64::structures::paging::page::Size1GiB>", scope: !673, file: !2, size: 64, align: 64, elements: !969, templateParams: !708, identifier: "fe5430c5b4ac87d26bbf0cd3d7ca09")
!969 = !{!970, !971}
!970 = !DIDerivedType(tag: DW_TAG_member, name: "start_address", scope: !968, file: !2, baseType: !45, size: 64, align: 64)
!971 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !968, file: !2, baseType: !702, align: 8, offset: 64)
!972 = !{!973, !880}
!973 = !DITemplateTypeParameter(name: "T", type: !961)
!974 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !955, file: !2, baseType: !975, size: 192, align: 64, extraData: i64 1)
!975 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !953, file: !2, size: 192, align: 64, elements: !976, templateParams: !972, identifier: "1d2b281b33e482224c93a1fea90e17cf")
!976 = !{!977}
!977 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !975, file: !2, baseType: !881, size: 128, align: 64, offset: 64)
!978 = !DIDerivedType(tag: DW_TAG_member, scope: !953, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!979 = !{!980, !981}
!980 = !DILocalVariable(name: "residual", arg: 1, scope: !950, file: !855, line: 2063, type: !899)
!981 = !DILocalVariable(name: "e", scope: !982, file: !855, line: 2065, type: !881, align: 8)
!982 = distinct !DILexicalBlock(scope: !950, file: !855, line: 2065, column: 13)
!983 = !{!973, !880, !930}
!984 = !DILocation(line: 2063, column: 22, scope: !950)
!985 = !DILocation(line: 2065, column: 17, scope: !950)
!986 = !DILocation(line: 2065, column: 17, scope: !982)
!987 = !DILocation(line: 736, column: 13, scope: !936, inlinedAt: !988)
!988 = distinct !DILocation(line: 2065, column: 27, scope: !982)
!989 = !DILocation(line: 738, column: 6, scope: !936, inlinedAt: !988)
!990 = !DILocation(line: 2065, column: 27, scope: !982)
!991 = !DILocation(line: 2065, column: 23, scope: !982)
!992 = !DILocation(line: 2067, column: 6, scope: !950)
!993 = distinct !DISubprogram(name: "from_residual<(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size4KiB>), x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::UnmapError>", linkageName: "_ZN153_$LT$core..result..Result$LT$T$C$F$GT$$u20$as$u20$core..ops..try_trait..FromResidual$LT$core..result..Result$LT$core..convert..Infallible$C$E$GT$$GT$$GT$13from_residual17hc067a4b5fa0d571dE", scope: !856, file: !855, line: 2063, type: !994, scopeLine: 2063, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1026, retainedNodes: !1022)
!994 = !DISubroutineType(types: !995)
!995 = !{!996, !899, !917}
!996 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size4KiB>), x86_64::structures::paging::mapper::UnmapError>", scope: !193, file: !2, size: 192, align: 64, elements: !997, templateParams: !25, identifier: "cbd179fe580ba9b654ed848e3686086a")
!997 = !{!998}
!998 = !DICompositeType(tag: DW_TAG_variant_part, scope: !996, file: !2, size: 192, align: 64, elements: !999, templateParams: !25, identifier: "35d1a80f6b3cf359b252406154f88328", discriminator: !1021)
!999 = !{!1000, !1017}
!1000 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !998, file: !2, baseType: !1001, size: 192, align: 64, extraData: i64 0)
!1001 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !996, file: !2, size: 192, align: 64, elements: !1002, templateParams: !1015, identifier: "516cdc327dd836f8debc09d02fe4b4e2")
!1002 = !{!1003}
!1003 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1001, file: !2, baseType: !1004, size: 128, align: 64, offset: 64)
!1004 = !DICompositeType(tag: DW_TAG_structure_type, name: "(x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size4KiB>)", file: !2, size: 128, align: 64, elements: !1005, templateParams: !25, identifier: "ae897ab4a1a6c96a98e6c290e156ad8b")
!1005 = !{!1006, !1007}
!1006 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1004, file: !2, baseType: !664, size: 64, align: 64)
!1007 = !DIDerivedType(tag: DW_TAG_member, name: "__1", scope: !1004, file: !2, baseType: !1008, size: 64, align: 64, offset: 64)
!1008 = !DICompositeType(tag: DW_TAG_structure_type, name: "MapperFlush<x86_64::structures::paging::page::Size4KiB>", scope: !326, file: !2, size: 64, align: 64, elements: !1009, templateParams: !676, identifier: "22c2b1ea918ddb33be00dea9c8ad94e8")
!1009 = !{!1010}
!1010 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1008, file: !2, baseType: !1011, size: 64, align: 64)
!1011 = !DICompositeType(tag: DW_TAG_structure_type, name: "Page<x86_64::structures::paging::page::Size4KiB>", scope: !673, file: !2, size: 64, align: 64, elements: !1012, templateParams: !676, identifier: "ff6163050977f717246b7241106b057")
!1012 = !{!1013, !1014}
!1013 = !DIDerivedType(tag: DW_TAG_member, name: "start_address", scope: !1011, file: !2, baseType: !45, size: 64, align: 64)
!1014 = !DIDerivedType(tag: DW_TAG_member, name: "size", scope: !1011, file: !2, baseType: !669, align: 8, offset: 64)
!1015 = !{!1016, !880}
!1016 = !DITemplateTypeParameter(name: "T", type: !1004)
!1017 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !998, file: !2, baseType: !1018, size: 192, align: 64, extraData: i64 1)
!1018 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !996, file: !2, size: 192, align: 64, elements: !1019, templateParams: !1015, identifier: "59ca8f786854dd02b858af83860ef106")
!1019 = !{!1020}
!1020 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1018, file: !2, baseType: !881, size: 128, align: 64, offset: 64)
!1021 = !DIDerivedType(tag: DW_TAG_member, scope: !996, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!1022 = !{!1023, !1024}
!1023 = !DILocalVariable(name: "residual", arg: 1, scope: !993, file: !855, line: 2063, type: !899)
!1024 = !DILocalVariable(name: "e", scope: !1025, file: !855, line: 2065, type: !881, align: 8)
!1025 = distinct !DILexicalBlock(scope: !993, file: !855, line: 2065, column: 13)
!1026 = !{!1016, !880, !930}
!1027 = !DILocation(line: 2063, column: 22, scope: !993)
!1028 = !DILocation(line: 2065, column: 17, scope: !993)
!1029 = !DILocation(line: 2065, column: 17, scope: !1025)
!1030 = !DILocation(line: 736, column: 13, scope: !936, inlinedAt: !1031)
!1031 = distinct !DILocation(line: 2065, column: 27, scope: !1025)
!1032 = !DILocation(line: 738, column: 6, scope: !936, inlinedAt: !1031)
!1033 = !DILocation(line: 2065, column: 27, scope: !1025)
!1034 = !DILocation(line: 2065, column: 23, scope: !1025)
!1035 = !DILocation(line: 2067, column: 6, scope: !993)
!1036 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN41_$LT$bool$u20$as$u20$core..fmt..Debug$GT$3fmt17hafaebf6827248d79E", scope: !1038, file: !1037, line: 2425, type: !1039, scopeLine: 2425, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !1042)
!1037 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/fmt/mod.rs", directory: "", checksumkind: CSK_MD5, checksum: "3da37f0da8b4e2a4936cc4d503a5a432")
!1038 = !DINamespace(name: "{impl#14}", scope: !108)
!1039 = !DISubroutineType(types: !1040)
!1040 = !{!192, !1041, !210}
!1041 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&bool", baseType: !310, size: 64, align: 64, dwarfAddressSpace: 0)
!1042 = !{!1043, !1044}
!1043 = !DILocalVariable(name: "self", arg: 1, scope: !1036, file: !1037, line: 2425, type: !1041)
!1044 = !DILocalVariable(name: "f", arg: 2, scope: !1036, file: !1037, line: 2425, type: !210)
!1045 = !DILocation(line: 2425, column: 12, scope: !1036)
!1046 = !DILocation(line: 2425, column: 19, scope: !1036)
!1047 = !DILocation(line: 2426, column: 9, scope: !1036)
!1048 = !DILocation(line: 2427, column: 6, scope: !1036)
!1049 = distinct !DISubprogram(name: "fmt<x86_64::addr::VirtAddr>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h0531f0628ef54929E", scope: !1050, file: !1037, line: 2396, type: !1051, scopeLine: 2396, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !1054)
!1050 = !DINamespace(name: "{impl#59}", scope: !108)
!1051 = !DISubroutineType(types: !1052)
!1052 = !{!192, !1053, !210}
!1053 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::addr::VirtAddr", baseType: !64, size: 64, align: 64, dwarfAddressSpace: 0)
!1054 = !{!1055, !1056}
!1055 = !DILocalVariable(name: "self", arg: 1, scope: !1049, file: !1037, line: 2396, type: !1053)
!1056 = !DILocalVariable(name: "f", arg: 2, scope: !1049, file: !1037, line: 2396, type: !210)
!1057 = !{!1058}
!1058 = !DITemplateTypeParameter(name: "T", type: !45)
!1059 = !DILocation(line: 2396, column: 20, scope: !1049)
!1060 = !DILocation(line: 2396, column: 27, scope: !1049)
!1061 = !DILocation(line: 2396, column: 71, scope: !1049)
!1062 = !{i64 8}
!1063 = !DILocation(line: 2396, column: 62, scope: !1049)
!1064 = !DILocation(line: 2396, column: 84, scope: !1049)
!1065 = distinct !DISubprogram(name: "fmt<x86_64::addr::PhysAddr>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h184c26d00253321fE", scope: !1050, file: !1037, line: 2396, type: !1066, scopeLine: 2396, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1072, retainedNodes: !1069)
!1066 = !DISubroutineType(types: !1067)
!1067 = !{!192, !1068, !210}
!1068 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::addr::PhysAddr", baseType: !647, size: 64, align: 64, dwarfAddressSpace: 0)
!1069 = !{!1070, !1071}
!1070 = !DILocalVariable(name: "self", arg: 1, scope: !1065, file: !1037, line: 2396, type: !1068)
!1071 = !DILocalVariable(name: "f", arg: 2, scope: !1065, file: !1037, line: 2396, type: !210)
!1072 = !{!1073}
!1073 = !DITemplateTypeParameter(name: "T", type: !355)
!1074 = !DILocation(line: 2396, column: 20, scope: !1065)
!1075 = !DILocation(line: 2396, column: 27, scope: !1065)
!1076 = !DILocation(line: 2396, column: 71, scope: !1065)
!1077 = !DILocation(line: 2396, column: 62, scope: !1065)
!1078 = !DILocation(line: 2396, column: 84, scope: !1065)
!1079 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h1c82f6d3aa69f513E", scope: !1050, file: !1037, line: 2396, type: !1080, scopeLine: 2396, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1086, retainedNodes: !1083)
!1080 = !DISubroutineType(types: !1081)
!1081 = !{!192, !1082, !210}
!1082 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>", baseType: !728, size: 64, align: 64, dwarfAddressSpace: 0)
!1083 = !{!1084, !1085}
!1084 = !DILocalVariable(name: "self", arg: 1, scope: !1079, file: !1037, line: 2396, type: !1082)
!1085 = !DILocalVariable(name: "f", arg: 2, scope: !1079, file: !1037, line: 2396, type: !210)
!1086 = !{!1087}
!1087 = !DITemplateTypeParameter(name: "T", type: !698)
!1088 = !DILocation(line: 2396, column: 20, scope: !1079)
!1089 = !DILocation(line: 2396, column: 27, scope: !1079)
!1090 = !DILocation(line: 2396, column: 71, scope: !1079)
!1091 = !DILocation(line: 2396, column: 62, scope: !1079)
!1092 = !DILocation(line: 2396, column: 84, scope: !1079)
!1093 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::page_table::PageTableIndex>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h36d166435a3736d8E", scope: !1050, file: !1037, line: 2396, type: !1094, scopeLine: 2396, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1100, retainedNodes: !1097)
!1094 = !DISubroutineType(types: !1095)
!1095 = !{!192, !1096, !210}
!1096 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::paging::page_table::PageTableIndex", baseType: !635, size: 64, align: 64, dwarfAddressSpace: 0)
!1097 = !{!1098, !1099}
!1098 = !DILocalVariable(name: "self", arg: 1, scope: !1093, file: !1037, line: 2396, type: !1096)
!1099 = !DILocalVariable(name: "f", arg: 2, scope: !1093, file: !1037, line: 2396, type: !210)
!1100 = !{!1101}
!1101 = !DITemplateTypeParameter(name: "T", type: !636)
!1102 = !DILocation(line: 2396, column: 20, scope: !1093)
!1103 = !DILocation(line: 2396, column: 27, scope: !1093)
!1104 = !DILocation(line: 2396, column: 71, scope: !1093)
!1105 = !{i64 2}
!1106 = !DILocation(line: 2396, column: 62, scope: !1093)
!1107 = !DILocation(line: 2396, column: 84, scope: !1093)
!1108 = distinct !DISubprogram(name: "fmt<[u64]>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h5f0c439d31caf614E", scope: !1050, file: !1037, line: 2396, type: !1109, scopeLine: 2396, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1120, retainedNodes: !1117)
!1109 = !DISubroutineType(types: !1110)
!1110 = !{!192, !1111, !210}
!1111 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&[u64]", baseType: !1112, size: 64, align: 64, dwarfAddressSpace: 0)
!1112 = !DICompositeType(tag: DW_TAG_structure_type, name: "&[u64]", file: !2, size: 128, align: 64, elements: !1113, templateParams: !25, identifier: "88df359dd42d4a152816a773f5df457")
!1113 = !{!1114, !1116}
!1114 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !1112, file: !2, baseType: !1115, size: 64, align: 64)
!1115 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !49, size: 64, align: 64, dwarfAddressSpace: 0)
!1116 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !1112, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!1117 = !{!1118, !1119}
!1118 = !DILocalVariable(name: "self", arg: 1, scope: !1108, file: !1037, line: 2396, type: !1111)
!1119 = !DILocalVariable(name: "f", arg: 2, scope: !1108, file: !1037, line: 2396, type: !210)
!1120 = !{!1121}
!1121 = !DITemplateTypeParameter(name: "T", type: !49)
!1122 = !DILocation(line: 2396, column: 20, scope: !1108)
!1123 = !DILocation(line: 2396, column: 27, scope: !1108)
!1124 = !DILocation(line: 2396, column: 71, scope: !1108)
!1125 = !DILocation(line: 2396, column: 62, scope: !1108)
!1126 = !DILocation(line: 2396, column: 84, scope: !1108)
!1127 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6083dbf657f6baaaE", scope: !1050, file: !1037, line: 2396, type: !1128, scopeLine: 2396, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1134, retainedNodes: !1131)
!1128 = !DISubroutineType(types: !1129)
!1129 = !{!192, !1130, !210}
!1130 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>", baseType: !737, size: 64, align: 64, dwarfAddressSpace: 0)
!1131 = !{!1132, !1133}
!1132 = !DILocalVariable(name: "self", arg: 1, scope: !1127, file: !1037, line: 2396, type: !1130)
!1133 = !DILocalVariable(name: "f", arg: 2, scope: !1127, file: !1037, line: 2396, type: !210)
!1134 = !{!1135}
!1135 = !DITemplateTypeParameter(name: "T", type: !682)
!1136 = !DILocation(line: 2396, column: 20, scope: !1127)
!1137 = !DILocation(line: 2396, column: 27, scope: !1127)
!1138 = !DILocation(line: 2396, column: 71, scope: !1127)
!1139 = !DILocation(line: 2396, column: 62, scope: !1127)
!1140 = !DILocation(line: 2396, column: 84, scope: !1127)
!1141 = distinct !DISubprogram(name: "fmt<[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>]>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h6186b3615c00d793E", scope: !1050, file: !1037, line: 2396, type: !1142, scopeLine: 2396, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1153, retainedNodes: !1150)
!1142 = !DISubroutineType(types: !1143)
!1143 = !{!192, !1144, !210}
!1144 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>]", baseType: !1145, size: 64, align: 64, dwarfAddressSpace: 0)
!1145 = !DICompositeType(tag: DW_TAG_structure_type, name: "&[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>]", file: !2, size: 128, align: 64, elements: !1146, templateParams: !25, identifier: "6188df51a3088b0835873a67335efab")
!1146 = !{!1147, !1149}
!1147 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !1145, file: !2, baseType: !1148, size: 64, align: 64)
!1148 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !13, size: 64, align: 64, dwarfAddressSpace: 0)
!1149 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !1145, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!1150 = !{!1151, !1152}
!1151 = !DILocalVariable(name: "self", arg: 1, scope: !1141, file: !1037, line: 2396, type: !1144)
!1152 = !DILocalVariable(name: "f", arg: 2, scope: !1141, file: !1037, line: 2396, type: !210)
!1153 = !{!1154}
!1154 = !DITemplateTypeParameter(name: "T", type: !13)
!1155 = !DILocation(line: 2396, column: 20, scope: !1141)
!1156 = !DILocation(line: 2396, column: 27, scope: !1141)
!1157 = !DILocation(line: 2396, column: 71, scope: !1141)
!1158 = !{i64 4}
!1159 = !DILocation(line: 2396, column: 62, scope: !1141)
!1160 = !DILocation(line: 2396, column: 84, scope: !1141)
!1161 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h61d46151712161acE", scope: !1050, file: !1037, line: 2396, type: !1162, scopeLine: 2396, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1168, retainedNodes: !1165)
!1162 = !DISubroutineType(types: !1163)
!1163 = !{!192, !1164, !210}
!1164 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", baseType: !614, size: 64, align: 64, dwarfAddressSpace: 0)
!1165 = !{!1166, !1167}
!1166 = !DILocalVariable(name: "self", arg: 1, scope: !1161, file: !1037, line: 2396, type: !1164)
!1167 = !DILocalVariable(name: "f", arg: 2, scope: !1161, file: !1037, line: 2396, type: !210)
!1168 = !{!1169}
!1169 = !DITemplateTypeParameter(name: "T", type: !615)
!1170 = !DILocation(line: 2396, column: 20, scope: !1161)
!1171 = !DILocation(line: 2396, column: 27, scope: !1161)
!1172 = !DILocation(line: 2396, column: 71, scope: !1161)
!1173 = !DILocation(line: 2396, column: 62, scope: !1161)
!1174 = !DILocation(line: 2396, column: 84, scope: !1161)
!1175 = distinct !DISubprogram(name: "fmt<[x86_64::addr::VirtAddr]>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h7147348da063dcdcE", scope: !1050, file: !1037, line: 2396, type: !1176, scopeLine: 2396, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !1184)
!1176 = !DISubroutineType(types: !1177)
!1177 = !{!192, !1178, !210}
!1178 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&[x86_64::addr::VirtAddr]", baseType: !1179, size: 64, align: 64, dwarfAddressSpace: 0)
!1179 = !DICompositeType(tag: DW_TAG_structure_type, name: "&[x86_64::addr::VirtAddr]", file: !2, size: 128, align: 64, elements: !1180, templateParams: !25, identifier: "3a842a08bbd13f211022b9339e6a7408")
!1180 = !{!1181, !1183}
!1181 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !1179, file: !2, baseType: !1182, size: 64, align: 64)
!1182 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !45, size: 64, align: 64, dwarfAddressSpace: 0)
!1183 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !1179, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!1184 = !{!1185, !1186}
!1185 = !DILocalVariable(name: "self", arg: 1, scope: !1175, file: !1037, line: 2396, type: !1178)
!1186 = !DILocalVariable(name: "f", arg: 2, scope: !1175, file: !1037, line: 2396, type: !210)
!1187 = !DILocation(line: 2396, column: 20, scope: !1175)
!1188 = !DILocation(line: 2396, column: 27, scope: !1175)
!1189 = !DILocation(line: 2396, column: 71, scope: !1175)
!1190 = !DILocation(line: 2396, column: 62, scope: !1175)
!1191 = !DILocation(line: 2396, column: 84, scope: !1175)
!1192 = distinct !DISubprogram(name: "fmt<[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 224]>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h91ad676cbe9e83faE", scope: !1050, file: !1037, line: 2396, type: !1193, scopeLine: 2396, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1199, retainedNodes: !1196)
!1193 = !DISubroutineType(types: !1194)
!1194 = !{!192, !1195, !210}
!1195 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 224]", baseType: !559, size: 64, align: 64, dwarfAddressSpace: 0)
!1196 = !{!1197, !1198}
!1197 = !DILocalVariable(name: "self", arg: 1, scope: !1192, file: !1037, line: 2396, type: !1195)
!1198 = !DILocalVariable(name: "f", arg: 2, scope: !1192, file: !1037, line: 2396, type: !210)
!1199 = !{!1200}
!1200 = !DITemplateTypeParameter(name: "T", type: !560)
!1201 = !DILocation(line: 2396, column: 20, scope: !1192)
!1202 = !DILocation(line: 2396, column: 27, scope: !1192)
!1203 = !DILocation(line: 2396, column: 71, scope: !1192)
!1204 = !DILocation(line: 2396, column: 62, scope: !1192)
!1205 = !DILocation(line: 2396, column: 84, scope: !1192)
!1206 = distinct !DISubprogram(name: "fmt<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h9bd90ee20ccbe8d9E", scope: !1050, file: !1037, line: 2396, type: !1207, scopeLine: 2396, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1153, retainedNodes: !1210)
!1207 = !DISubroutineType(types: !1208)
!1208 = !{!192, !1209, !210}
!1209 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", baseType: !12, size: 64, align: 64, dwarfAddressSpace: 0)
!1210 = !{!1211, !1212}
!1211 = !DILocalVariable(name: "self", arg: 1, scope: !1206, file: !1037, line: 2396, type: !1209)
!1212 = !DILocalVariable(name: "f", arg: 2, scope: !1206, file: !1037, line: 2396, type: !210)
!1213 = !DILocation(line: 2396, column: 20, scope: !1206)
!1214 = !DILocation(line: 2396, column: 27, scope: !1206)
!1215 = !DILocation(line: 2396, column: 71, scope: !1206)
!1216 = !DILocation(line: 2396, column: 62, scope: !1206)
!1217 = !DILocation(line: 2396, column: 84, scope: !1206)
!1218 = distinct !DISubprogram(name: "fmt<x86_64::instructions::tlb::Pcid>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hc11ebfb7da89c733E", scope: !1050, file: !1037, line: 2396, type: !1219, scopeLine: 2396, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1225, retainedNodes: !1222)
!1219 = !DISubroutineType(types: !1220)
!1220 = !{!192, !1221, !210}
!1221 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::instructions::tlb::Pcid", baseType: !386, size: 64, align: 64, dwarfAddressSpace: 0)
!1222 = !{!1223, !1224}
!1223 = !DILocalVariable(name: "self", arg: 1, scope: !1218, file: !1037, line: 2396, type: !1221)
!1224 = !DILocalVariable(name: "f", arg: 2, scope: !1218, file: !1037, line: 2396, type: !210)
!1225 = !{!1226}
!1226 = !DITemplateTypeParameter(name: "T", type: !387)
!1227 = !DILocation(line: 2396, column: 20, scope: !1218)
!1228 = !DILocation(line: 2396, column: 27, scope: !1218)
!1229 = !DILocation(line: 2396, column: 71, scope: !1218)
!1230 = !DILocation(line: 2396, column: 62, scope: !1218)
!1231 = !DILocation(line: 2396, column: 84, scope: !1218)
!1232 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hd720518f0cd8d1f8E", scope: !1050, file: !1037, line: 2396, type: !1233, scopeLine: 2396, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1239, retainedNodes: !1236)
!1233 = !DISubroutineType(types: !1234)
!1234 = !{!192, !1235, !210}
!1235 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::paging::mapper::offset_page_table::PhysOffset", baseType: !605, size: 64, align: 64, dwarfAddressSpace: 0)
!1236 = !{!1237, !1238}
!1237 = !DILocalVariable(name: "self", arg: 1, scope: !1232, file: !1037, line: 2396, type: !1235)
!1238 = !DILocalVariable(name: "f", arg: 2, scope: !1232, file: !1037, line: 2396, type: !210)
!1239 = !{!1240}
!1240 = !DITemplateTypeParameter(name: "T", type: !575)
!1241 = !DILocation(line: 2396, column: 20, scope: !1232)
!1242 = !DILocation(line: 2396, column: 27, scope: !1232)
!1243 = !DILocation(line: 2396, column: 71, scope: !1232)
!1244 = !DILocation(line: 2396, column: 62, scope: !1232)
!1245 = !DILocation(line: 2396, column: 84, scope: !1232)
!1246 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hdd671ae5865fe524E", scope: !1050, file: !1037, line: 2396, type: !1247, scopeLine: 2396, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1253, retainedNodes: !1250)
!1247 = !DISubroutineType(types: !1248)
!1248 = !{!192, !1249, !210}
!1249 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>", baseType: !746, size: 64, align: 64, dwarfAddressSpace: 0)
!1250 = !{!1251, !1252}
!1251 = !DILocalVariable(name: "self", arg: 1, scope: !1246, file: !1037, line: 2396, type: !1249)
!1252 = !DILocalVariable(name: "f", arg: 2, scope: !1246, file: !1037, line: 2396, type: !210)
!1253 = !{!1254}
!1254 = !DITemplateTypeParameter(name: "T", type: !664)
!1255 = !DILocation(line: 2396, column: 20, scope: !1246)
!1256 = !DILocation(line: 2396, column: 27, scope: !1246)
!1257 = !DILocation(line: 2396, column: 71, scope: !1246)
!1258 = !DILocation(line: 2396, column: 62, scope: !1246)
!1259 = !DILocation(line: 2396, column: 84, scope: !1246)
!1260 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::page_table::PageTableFlags>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hef94500d7a78363cE", scope: !1050, file: !1037, line: 2396, type: !1261, scopeLine: 2396, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1267, retainedNodes: !1264)
!1261 = !DISubroutineType(types: !1262)
!1262 = !{!192, !1263, !210}
!1263 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::paging::page_table::PageTableFlags", baseType: !719, size: 64, align: 64, dwarfAddressSpace: 0)
!1264 = !{!1265, !1266}
!1265 = !DILocalVariable(name: "self", arg: 1, scope: !1260, file: !1037, line: 2396, type: !1263)
!1266 = !DILocalVariable(name: "f", arg: 2, scope: !1260, file: !1037, line: 2396, type: !210)
!1267 = !{!1268}
!1268 = !DITemplateTypeParameter(name: "T", type: !366)
!1269 = !DILocation(line: 2396, column: 20, scope: !1260)
!1270 = !DILocation(line: 2396, column: 27, scope: !1260)
!1271 = !DILocation(line: 2396, column: 71, scope: !1260)
!1272 = !DILocation(line: 2396, column: 62, scope: !1260)
!1273 = !DILocation(line: 2396, column: 84, scope: !1260)
!1274 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hf085d807711d5771E", scope: !1050, file: !1037, line: 2396, type: !1275, scopeLine: 2396, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1281, retainedNodes: !1278)
!1275 = !DISubroutineType(types: !1276)
!1276 = !{!192, !1277, !210}
!1277 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&x86_64::structures::paging::page_table::PageTableEntry", baseType: !73, size: 64, align: 64, dwarfAddressSpace: 0)
!1278 = !{!1279, !1280}
!1279 = !DILocalVariable(name: "self", arg: 1, scope: !1274, file: !1037, line: 2396, type: !1277)
!1280 = !DILocalVariable(name: "f", arg: 2, scope: !1274, file: !1037, line: 2396, type: !210)
!1281 = !{!1282}
!1282 = !DITemplateTypeParameter(name: "T", type: !74)
!1283 = !DILocation(line: 2396, column: 20, scope: !1274)
!1284 = !DILocation(line: 2396, column: 27, scope: !1274)
!1285 = !DILocation(line: 2396, column: 71, scope: !1274)
!1286 = !DILocation(line: 2396, column: 62, scope: !1274)
!1287 = !DILocation(line: 2396, column: 84, scope: !1274)
!1288 = distinct !DISubprogram(name: "fmt<&mut x86_64::structures::paging::page_table::PageTable>", linkageName: "_ZN42_$LT$$RF$T$u20$as$u20$core..fmt..Debug$GT$3fmt17hf7580ebc5ed33674E", scope: !1050, file: !1037, line: 2396, type: !1289, scopeLine: 2396, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1295, retainedNodes: !1292)
!1289 = !DISubroutineType(types: !1290)
!1290 = !{!192, !1291, !210}
!1291 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&&mut x86_64::structures::paging::page_table::PageTable", baseType: !589, size: 64, align: 64, dwarfAddressSpace: 0)
!1292 = !{!1293, !1294}
!1293 = !DILocalVariable(name: "self", arg: 1, scope: !1288, file: !1037, line: 2396, type: !1291)
!1294 = !DILocalVariable(name: "f", arg: 2, scope: !1288, file: !1037, line: 2396, type: !210)
!1295 = !{!1296}
!1296 = !DITemplateTypeParameter(name: "T", type: !590)
!1297 = !DILocation(line: 2396, column: 20, scope: !1288)
!1298 = !DILocation(line: 2396, column: 27, scope: !1288)
!1299 = !DILocation(line: 2396, column: 71, scope: !1288)
!1300 = !DILocation(line: 2396, column: 62, scope: !1288)
!1301 = !DILocation(line: 2396, column: 84, scope: !1288)
!1302 = distinct !DISubprogram(name: "get_bits<core::ops::range::Range<usize>>", linkageName: "_ZN43_$LT$u16$u20$as$u20$bit_field..BitField$GT$8get_bits17h989c400b59aedc36E", scope: !1304, file: !1303, line: 222, type: !1306, scopeLine: 222, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1323, retainedNodes: !1316)
!1303 = !DIFile(filename: "/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/bit_field-0.10.1/src/lib.rs", directory: "", checksumkind: CSK_MD5, checksum: "06d6ae76c286c9465509ffd6bd39fdfa")
!1304 = !DINamespace(name: "{impl#2}", scope: !1305)
!1305 = !DINamespace(name: "bit_field", scope: null)
!1306 = !DISubroutineType(types: !1307)
!1307 = !{!19, !400, !1308}
!1308 = !DICompositeType(tag: DW_TAG_structure_type, name: "Range<usize>", scope: !1309, file: !2, size: 128, align: 64, elements: !1311, templateParams: !1314, identifier: "e0ba0b1ebd2f35caf6433954f4af3a87")
!1309 = !DINamespace(name: "range", scope: !1310)
!1310 = !DINamespace(name: "ops", scope: !33)
!1311 = !{!1312, !1313}
!1312 = !DIDerivedType(tag: DW_TAG_member, name: "start", scope: !1308, file: !2, baseType: !9, size: 64, align: 64)
!1313 = !DIDerivedType(tag: DW_TAG_member, name: "end", scope: !1308, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!1314 = !{!1315}
!1315 = !DITemplateTypeParameter(name: "Idx", type: !9)
!1316 = !{!1317, !1318, !1319, !1321}
!1317 = !DILocalVariable(name: "self", arg: 1, scope: !1302, file: !1303, line: 222, type: !400)
!1318 = !DILocalVariable(name: "range", arg: 2, scope: !1302, file: !1303, line: 222, type: !1308)
!1319 = !DILocalVariable(name: "range", scope: !1320, file: !1303, line: 223, type: !1308, align: 8)
!1320 = distinct !DILexicalBlock(scope: !1302, file: !1303, line: 223, column: 17)
!1321 = !DILocalVariable(name: "bits", scope: !1322, file: !1303, line: 230, type: !19, align: 2)
!1322 = distinct !DILexicalBlock(scope: !1320, file: !1303, line: 230, column: 17)
!1323 = !{!1324}
!1324 = !DITemplateTypeParameter(name: "T", type: !1308)
!1325 = !DILocation(line: 222, column: 48, scope: !1302)
!1326 = !DILocation(line: 222, column: 55, scope: !1302)
!1327 = !DILocation(line: 223, column: 29, scope: !1302)
!1328 = !DILocation(line: 223, column: 21, scope: !1320)
!1329 = !DILocation(line: 225, column: 25, scope: !1320)
!1330 = !DILocation(line: 225, column: 17, scope: !1320)
!1331 = !DILocation(line: 226, column: 25, scope: !1320)
!1332 = !DILocation(line: 226, column: 17, scope: !1320)
!1333 = !DILocation(line: 227, column: 25, scope: !1320)
!1334 = !DILocation(line: 227, column: 17, scope: !1320)
!1335 = !DILocation(line: 230, column: 28, scope: !1320)
!1336 = !DILocation(line: 230, column: 37, scope: !1320)
!1337 = !DILocation(line: 230, column: 71, scope: !1320)
!1338 = !DILocation(line: 230, column: 21, scope: !1322)
!1339 = !DILocation(line: 233, column: 17, scope: !1322)
!1340 = !DILocation(line: 234, column: 14, scope: !1302)
!1341 = distinct !DISubprogram(name: "get_bit", linkageName: "_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$7get_bit17hf8ec31565a1377f0E", scope: !1342, file: !1303, line: 215, type: !1343, scopeLine: 215, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !1345)
!1342 = !DINamespace(name: "{impl#4}", scope: !1305)
!1343 = !DISubroutineType(types: !1344)
!1344 = !{!310, !87, !9}
!1345 = !{!1346, !1347}
!1346 = !DILocalVariable(name: "self", arg: 1, scope: !1341, file: !1303, line: 215, type: !87)
!1347 = !DILocalVariable(name: "bit", arg: 2, scope: !1341, file: !1303, line: 215, type: !9)
!1348 = !DILocation(line: 215, column: 24, scope: !1341)
!1349 = !DILocation(line: 215, column: 31, scope: !1341)
!1350 = !DILocation(line: 216, column: 25, scope: !1341)
!1351 = !DILocation(line: 216, column: 17, scope: !1341)
!1352 = !DILocation(line: 218, column: 18, scope: !1341)
!1353 = !DILocation(line: 218, column: 26, scope: !1341)
!1354 = !DILocation(line: 218, column: 17, scope: !1341)
!1355 = !DILocation(line: 219, column: 14, scope: !1341)
!1356 = distinct !DISubprogram(name: "get_bits<core::ops::range::RangeFrom<usize>>", linkageName: "_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17h38ff3de8c5b85f4dE", scope: !1342, file: !1303, line: 222, type: !1357, scopeLine: 222, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1369, retainedNodes: !1362)
!1357 = !DISubroutineType(types: !1358)
!1358 = !{!49, !87, !1359}
!1359 = !DICompositeType(tag: DW_TAG_structure_type, name: "RangeFrom<usize>", scope: !1309, file: !2, size: 64, align: 64, elements: !1360, templateParams: !1314, identifier: "319c4741f946f7ddcf470f3556c8e33a")
!1360 = !{!1361}
!1361 = !DIDerivedType(tag: DW_TAG_member, name: "start", scope: !1359, file: !2, baseType: !9, size: 64, align: 64)
!1362 = !{!1363, !1364, !1365, !1367}
!1363 = !DILocalVariable(name: "self", arg: 1, scope: !1356, file: !1303, line: 222, type: !87)
!1364 = !DILocalVariable(name: "range", arg: 2, scope: !1356, file: !1303, line: 222, type: !1359)
!1365 = !DILocalVariable(name: "range", scope: !1366, file: !1303, line: 223, type: !1308, align: 8)
!1366 = distinct !DILexicalBlock(scope: !1356, file: !1303, line: 223, column: 17)
!1367 = !DILocalVariable(name: "bits", scope: !1368, file: !1303, line: 230, type: !49, align: 8)
!1368 = distinct !DILexicalBlock(scope: !1366, file: !1303, line: 230, column: 17)
!1369 = !{!1370}
!1370 = !DITemplateTypeParameter(name: "T", type: !1359)
!1371 = !DILocation(line: 222, column: 48, scope: !1356)
!1372 = !DILocation(line: 222, column: 55, scope: !1356)
!1373 = !DILocation(line: 223, column: 29, scope: !1356)
!1374 = !DILocation(line: 223, column: 21, scope: !1366)
!1375 = !DILocation(line: 225, column: 25, scope: !1366)
!1376 = !DILocation(line: 225, column: 17, scope: !1366)
!1377 = !DILocation(line: 226, column: 25, scope: !1366)
!1378 = !DILocation(line: 226, column: 17, scope: !1366)
!1379 = !DILocation(line: 227, column: 25, scope: !1366)
!1380 = !DILocation(line: 227, column: 17, scope: !1366)
!1381 = !DILocation(line: 230, column: 28, scope: !1366)
!1382 = !DILocation(line: 230, column: 37, scope: !1366)
!1383 = !DILocation(line: 230, column: 71, scope: !1366)
!1384 = !DILocation(line: 230, column: 21, scope: !1368)
!1385 = !DILocation(line: 233, column: 17, scope: !1368)
!1386 = !DILocation(line: 234, column: 14, scope: !1356)
!1387 = distinct !DISubprogram(name: "get_bits<core::ops::range::Range<usize>>", linkageName: "_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8get_bits17h42b9763573d7c860E", scope: !1342, file: !1303, line: 222, type: !1388, scopeLine: 222, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1323, retainedNodes: !1390)
!1388 = !DISubroutineType(types: !1389)
!1389 = !{!49, !87, !1308}
!1390 = !{!1391, !1392, !1393, !1395}
!1391 = !DILocalVariable(name: "self", arg: 1, scope: !1387, file: !1303, line: 222, type: !87)
!1392 = !DILocalVariable(name: "range", arg: 2, scope: !1387, file: !1303, line: 222, type: !1308)
!1393 = !DILocalVariable(name: "range", scope: !1394, file: !1303, line: 223, type: !1308, align: 8)
!1394 = distinct !DILexicalBlock(scope: !1387, file: !1303, line: 223, column: 17)
!1395 = !DILocalVariable(name: "bits", scope: !1396, file: !1303, line: 230, type: !49, align: 8)
!1396 = distinct !DILexicalBlock(scope: !1394, file: !1303, line: 230, column: 17)
!1397 = !DILocation(line: 222, column: 48, scope: !1387)
!1398 = !DILocation(line: 222, column: 55, scope: !1387)
!1399 = !DILocation(line: 223, column: 29, scope: !1387)
!1400 = !DILocation(line: 223, column: 21, scope: !1394)
!1401 = !DILocation(line: 225, column: 25, scope: !1394)
!1402 = !DILocation(line: 225, column: 17, scope: !1394)
!1403 = !DILocation(line: 226, column: 25, scope: !1394)
!1404 = !DILocation(line: 226, column: 17, scope: !1394)
!1405 = !DILocation(line: 227, column: 25, scope: !1394)
!1406 = !DILocation(line: 227, column: 17, scope: !1394)
!1407 = !DILocation(line: 230, column: 28, scope: !1394)
!1408 = !DILocation(line: 230, column: 37, scope: !1394)
!1409 = !DILocation(line: 230, column: 71, scope: !1394)
!1410 = !DILocation(line: 230, column: 21, scope: !1396)
!1411 = !DILocation(line: 233, column: 17, scope: !1396)
!1412 = !DILocation(line: 234, column: 14, scope: !1387)
!1413 = distinct !DISubprogram(name: "set_bits<core::ops::range::Range<usize>>", linkageName: "_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17h1fe3c17f8f636016E", scope: !1342, file: !1303, line: 250, type: !1414, scopeLine: 250, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1323, retainedNodes: !1417)
!1414 = !DISubroutineType(types: !1415)
!1415 = !{!1416, !1416, !1308, !49}
!1416 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut u64", baseType: !49, size: 64, align: 64, dwarfAddressSpace: 0)
!1417 = !{!1418, !1419, !1420, !1421, !1423}
!1418 = !DILocalVariable(name: "self", arg: 1, scope: !1413, file: !1303, line: 250, type: !1416)
!1419 = !DILocalVariable(name: "range", arg: 2, scope: !1413, file: !1303, line: 250, type: !1308)
!1420 = !DILocalVariable(name: "value", arg: 3, scope: !1413, file: !1303, line: 250, type: !49)
!1421 = !DILocalVariable(name: "range", scope: !1422, file: !1303, line: 251, type: !1308, align: 8)
!1422 = distinct !DILexicalBlock(scope: !1413, file: !1303, line: 251, column: 17)
!1423 = !DILocalVariable(name: "bitmask", scope: !1424, file: !1303, line: 260, type: !49, align: 8)
!1424 = distinct !DILexicalBlock(scope: !1422, file: !1303, line: 260, column: 17)
!1425 = !DILocation(line: 250, column: 48, scope: !1413)
!1426 = !DILocation(line: 250, column: 59, scope: !1413)
!1427 = !DILocation(line: 250, column: 69, scope: !1413)
!1428 = !DILocation(line: 251, column: 29, scope: !1413)
!1429 = !DILocation(line: 251, column: 21, scope: !1422)
!1430 = !DILocation(line: 253, column: 25, scope: !1422)
!1431 = !DILocation(line: 253, column: 17, scope: !1422)
!1432 = !DILocation(line: 254, column: 25, scope: !1422)
!1433 = !DILocation(line: 254, column: 17, scope: !1422)
!1434 = !DILocation(line: 255, column: 25, scope: !1422)
!1435 = !DILocation(line: 255, column: 17, scope: !1422)
!1436 = !DILocation(line: 256, column: 54, scope: !1422)
!1437 = !DILocation(line: 256, column: 34, scope: !1422)
!1438 = !DILocation(line: 256, column: 25, scope: !1422)
!1439 = !DILocation(line: 257, column: 45, scope: !1422)
!1440 = !DILocation(line: 257, column: 25, scope: !1422)
!1441 = !DILocation(line: 256, column: 17, scope: !1422)
!1442 = !DILocation(line: 260, column: 45, scope: !1422)
!1443 = !DILocation(line: 260, column: 39, scope: !1422)
!1444 = !DILocation(line: 261, column: 37, scope: !1422)
!1445 = !DILocation(line: 260, column: 38, scope: !1422)
!1446 = !DILocation(line: 260, column: 37, scope: !1422)
!1447 = !DILocation(line: 260, column: 21, scope: !1424)
!1448 = !DILocation(line: 265, column: 26, scope: !1424)
!1449 = !DILocation(line: 265, column: 25, scope: !1424)
!1450 = !DILocation(line: 265, column: 45, scope: !1424)
!1451 = !DILocation(line: 265, column: 17, scope: !1424)
!1452 = !DILocation(line: 268, column: 14, scope: !1413)
!1453 = distinct !DISubprogram(name: "set_bits<core::ops::range::RangeFrom<usize>>", linkageName: "_ZN43_$LT$u64$u20$as$u20$bit_field..BitField$GT$8set_bits17hf0bfed857ea13c66E", scope: !1342, file: !1303, line: 250, type: !1454, scopeLine: 250, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1369, retainedNodes: !1456)
!1454 = !DISubroutineType(types: !1455)
!1455 = !{!1416, !1416, !1359, !49}
!1456 = !{!1457, !1458, !1459, !1460, !1462}
!1457 = !DILocalVariable(name: "self", arg: 1, scope: !1453, file: !1303, line: 250, type: !1416)
!1458 = !DILocalVariable(name: "range", arg: 2, scope: !1453, file: !1303, line: 250, type: !1359)
!1459 = !DILocalVariable(name: "value", arg: 3, scope: !1453, file: !1303, line: 250, type: !49)
!1460 = !DILocalVariable(name: "range", scope: !1461, file: !1303, line: 251, type: !1308, align: 8)
!1461 = distinct !DILexicalBlock(scope: !1453, file: !1303, line: 251, column: 17)
!1462 = !DILocalVariable(name: "bitmask", scope: !1463, file: !1303, line: 260, type: !49, align: 8)
!1463 = distinct !DILexicalBlock(scope: !1461, file: !1303, line: 260, column: 17)
!1464 = !DILocation(line: 250, column: 48, scope: !1453)
!1465 = !DILocation(line: 250, column: 59, scope: !1453)
!1466 = !DILocation(line: 250, column: 69, scope: !1453)
!1467 = !DILocation(line: 251, column: 29, scope: !1453)
!1468 = !DILocation(line: 251, column: 21, scope: !1461)
!1469 = !DILocation(line: 253, column: 25, scope: !1461)
!1470 = !DILocation(line: 253, column: 17, scope: !1461)
!1471 = !DILocation(line: 254, column: 25, scope: !1461)
!1472 = !DILocation(line: 254, column: 17, scope: !1461)
!1473 = !DILocation(line: 255, column: 25, scope: !1461)
!1474 = !DILocation(line: 255, column: 17, scope: !1461)
!1475 = !DILocation(line: 256, column: 54, scope: !1461)
!1476 = !DILocation(line: 256, column: 34, scope: !1461)
!1477 = !DILocation(line: 256, column: 25, scope: !1461)
!1478 = !DILocation(line: 257, column: 45, scope: !1461)
!1479 = !DILocation(line: 257, column: 25, scope: !1461)
!1480 = !DILocation(line: 256, column: 17, scope: !1461)
!1481 = !DILocation(line: 260, column: 45, scope: !1461)
!1482 = !DILocation(line: 260, column: 39, scope: !1461)
!1483 = !DILocation(line: 261, column: 37, scope: !1461)
!1484 = !DILocation(line: 260, column: 38, scope: !1461)
!1485 = !DILocation(line: 260, column: 37, scope: !1461)
!1486 = !DILocation(line: 260, column: 21, scope: !1463)
!1487 = !DILocation(line: 265, column: 26, scope: !1463)
!1488 = !DILocation(line: 265, column: 25, scope: !1463)
!1489 = !DILocation(line: 265, column: 45, scope: !1463)
!1490 = !DILocation(line: 265, column: 17, scope: !1463)
!1491 = !DILocation(line: 268, column: 14, scope: !1453)
!1492 = distinct !DISubprogram(name: "fmt<u64>", linkageName: "_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17h11bc5142001940d3E", scope: !1493, file: !1037, line: 2621, type: !1494, scopeLine: 2621, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1120, retainedNodes: !1496)
!1493 = !DINamespace(name: "{impl#26}", scope: !108)
!1494 = !DISubroutineType(types: !1495)
!1495 = !{!192, !1112, !210}
!1496 = !{!1497, !1498}
!1497 = !DILocalVariable(name: "self", arg: 1, scope: !1492, file: !1037, line: 2621, type: !1112)
!1498 = !DILocalVariable(name: "f", arg: 2, scope: !1492, file: !1037, line: 2621, type: !210)
!1499 = !DILocation(line: 2621, column: 12, scope: !1492)
!1500 = !DILocation(line: 2621, column: 19, scope: !1492)
!1501 = !DILocation(line: 2622, column: 9, scope: !1492)
!1502 = !DILocation(line: 2622, column: 32, scope: !1492)
!1503 = !DILocation(line: 2623, column: 6, scope: !1492)
!1504 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17h1af1ffabcd9681f6E", scope: !1493, file: !1037, line: 2621, type: !1505, scopeLine: 2621, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1281, retainedNodes: !1512)
!1505 = !DISubroutineType(types: !1506)
!1506 = !{!192, !1507, !210}
!1507 = !DICompositeType(tag: DW_TAG_structure_type, name: "&[x86_64::structures::paging::page_table::PageTableEntry]", file: !2, size: 128, align: 64, elements: !1508, templateParams: !25, identifier: "654cc82953e9d7934a5a754674b7d7e6")
!1508 = !{!1509, !1511}
!1509 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !1507, file: !2, baseType: !1510, size: 64, align: 64)
!1510 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !74, size: 64, align: 64, dwarfAddressSpace: 0)
!1511 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !1507, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!1512 = !{!1513, !1514}
!1513 = !DILocalVariable(name: "self", arg: 1, scope: !1504, file: !1037, line: 2621, type: !1507)
!1514 = !DILocalVariable(name: "f", arg: 2, scope: !1504, file: !1037, line: 2621, type: !210)
!1515 = !DILocation(line: 2621, column: 12, scope: !1504)
!1516 = !DILocation(line: 2621, column: 19, scope: !1504)
!1517 = !DILocation(line: 2622, column: 9, scope: !1504)
!1518 = !DILocation(line: 2622, column: 32, scope: !1504)
!1519 = !DILocation(line: 2623, column: 6, scope: !1504)
!1520 = distinct !DISubprogram(name: "fmt<x86_64::addr::VirtAddr>", linkageName: "_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17h2c6725b96bb94130E", scope: !1493, file: !1037, line: 2621, type: !1521, scopeLine: 2621, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !1523)
!1521 = !DISubroutineType(types: !1522)
!1522 = !{!192, !1179, !210}
!1523 = !{!1524, !1525}
!1524 = !DILocalVariable(name: "self", arg: 1, scope: !1520, file: !1037, line: 2621, type: !1179)
!1525 = !DILocalVariable(name: "f", arg: 2, scope: !1520, file: !1037, line: 2621, type: !210)
!1526 = !DILocation(line: 2621, column: 12, scope: !1520)
!1527 = !DILocation(line: 2621, column: 19, scope: !1520)
!1528 = !DILocation(line: 2622, column: 9, scope: !1520)
!1529 = !DILocation(line: 2622, column: 32, scope: !1520)
!1530 = !DILocation(line: 2623, column: 6, scope: !1520)
!1531 = distinct !DISubprogram(name: "fmt<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN48_$LT$$u5b$T$u5d$$u20$as$u20$core..fmt..Debug$GT$3fmt17hfd7a51871a8dc1c4E", scope: !1493, file: !1037, line: 2621, type: !1532, scopeLine: 2621, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1153, retainedNodes: !1534)
!1532 = !DISubroutineType(types: !1533)
!1533 = !{!192, !1145, !210}
!1534 = !{!1535, !1536}
!1535 = !DILocalVariable(name: "self", arg: 1, scope: !1531, file: !1037, line: 2621, type: !1145)
!1536 = !DILocalVariable(name: "f", arg: 2, scope: !1531, file: !1037, line: 2621, type: !210)
!1537 = !DILocation(line: 2621, column: 12, scope: !1531)
!1538 = !DILocation(line: 2621, column: 19, scope: !1531)
!1539 = !DILocation(line: 2622, column: 9, scope: !1531)
!1540 = !DILocation(line: 2622, column: 32, scope: !1531)
!1541 = !DILocation(line: 2623, column: 6, scope: !1531)
!1542 = distinct !DISubprogram(name: "new_display<u16>", linkageName: "_ZN4core3fmt10ArgumentV111new_display17h573d4a0f335c61e4E", scope: !182, file: !1037, line: 329, type: !1543, scopeLine: 329, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1547, retainedNodes: !1545)
!1543 = !DISubroutineType(types: !1544)
!1544 = !{!182, !400}
!1545 = !{!1546}
!1546 = !DILocalVariable(name: "x", arg: 1, scope: !1542, file: !1037, line: 329, type: !400)
!1547 = !{!1548}
!1548 = !DITemplateTypeParameter(name: "T", type: !19)
!1549 = !DILocation(line: 329, column: 30, scope: !1542)
!1550 = !DILocation(line: 330, column: 13, scope: !1542)
!1551 = !DILocation(line: 331, column: 10, scope: !1542)
!1552 = distinct !DISubprogram(name: "new_lower_hex<u64>", linkageName: "_ZN4core3fmt10ArgumentV113new_lower_hex17h324fae9951ab87e4E", scope: !182, file: !1037, line: 329, type: !1553, scopeLine: 329, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1120, retainedNodes: !1555)
!1553 = !DISubroutineType(types: !1554)
!1554 = !{!182, !87}
!1555 = !{!1556}
!1556 = !DILocalVariable(name: "x", arg: 1, scope: !1552, file: !1037, line: 329, type: !87)
!1557 = !DILocation(line: 329, column: 30, scope: !1552)
!1558 = !DILocation(line: 330, column: 13, scope: !1552)
!1559 = !DILocation(line: 331, column: 10, scope: !1552)
!1560 = distinct !DISubprogram(name: "new_lower_hex<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3fmt10ArgumentV113new_lower_hex17h3367872609d605ddE", scope: !182, file: !1037, line: 329, type: !1561, scopeLine: 329, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !1563)
!1561 = !DISubroutineType(types: !1562)
!1562 = !{!182, !64}
!1563 = !{!1564}
!1564 = !DILocalVariable(name: "x", arg: 1, scope: !1560, file: !1037, line: 329, type: !64)
!1565 = !DILocation(line: 329, column: 30, scope: !1560)
!1566 = !DILocation(line: 330, column: 13, scope: !1560)
!1567 = !DILocation(line: 331, column: 10, scope: !1560)
!1568 = distinct !DISubprogram(name: "new<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3fmt10ArgumentV13new17h9aa6d45be004b8b7E", scope: !182, file: !1037, line: 340, type: !1569, scopeLine: 340, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !1574)
!1569 = !DISubroutineType(types: !1570)
!1570 = !{!182, !64, !1571}
!1571 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "fn(&x86_64::addr::VirtAddr, &mut core::fmt::Formatter) -> core::result::Result<(), core::fmt::Error>", baseType: !1572, size: 64, align: 64, dwarfAddressSpace: 0)
!1572 = !DISubroutineType(types: !1573)
!1573 = !{!192, !64, !210}
!1574 = !{!1575, !1576}
!1575 = !DILocalVariable(name: "x", arg: 1, scope: !1568, file: !1037, line: 340, type: !64)
!1576 = !DILocalVariable(name: "f", arg: 2, scope: !1568, file: !1037, line: 340, type: !1571)
!1577 = !DILocation(line: 340, column: 23, scope: !1568)
!1578 = !DILocation(line: 340, column: 33, scope: !1568)
!1579 = !DILocation(line: 349, column: 42, scope: !1568)
!1580 = !DILocation(line: 349, column: 68, scope: !1568)
!1581 = !{i64 1}
!1582 = !DILocation(line: 349, column: 18, scope: !1568)
!1583 = !DILocation(line: 350, column: 6, scope: !1568)
!1584 = distinct !DISubprogram(name: "{constructor#0}", linkageName: "_ZN4core3fmt2rt2v15Count2Is17h0617df29b152aa55E", scope: !1586, file: !1585, line: 58, type: !1588, scopeLine: 58, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !1590)
!1585 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/fmt/rt/v1.rs", directory: "", checksumkind: CSK_MD5, checksum: "7ef9505ab9453fb51d2a0f5873641c71")
!1586 = !DINamespace(name: "Is", scope: !1587)
!1587 = !DINamespace(name: "Count", scope: !137)
!1588 = !DISubroutineType(types: !1589)
!1589 = !{!155, !9}
!1590 = !{!1591}
!1591 = !DILocalVariable(arg: 1, scope: !1584, file: !1585, line: 58, type: !9)
!1592 = !DILocation(line: 58, column: 5, scope: !1584)
!1593 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u16$GT$3fmt17hcd9918c2cb738668E", scope: !1595, file: !1594, line: 185, type: !1597, scopeLine: 185, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !1599)
!1594 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/fmt/num.rs", directory: "", checksumkind: CSK_MD5, checksum: "02359a317e793c1b82de7b934f87f847")
!1595 = !DINamespace(name: "{impl#85}", scope: !1596)
!1596 = !DINamespace(name: "num", scope: !108)
!1597 = !DISubroutineType(types: !1598)
!1598 = !{!192, !400, !210}
!1599 = !{!1600, !1601}
!1600 = !DILocalVariable(name: "self", arg: 1, scope: !1593, file: !1594, line: 185, type: !400)
!1601 = !DILocalVariable(name: "f", arg: 2, scope: !1593, file: !1594, line: 185, type: !210)
!1602 = !DILocation(line: 185, column: 20, scope: !1593)
!1603 = !DILocation(line: 185, column: 27, scope: !1593)
!1604 = !DILocation(line: 186, column: 20, scope: !1593)
!1605 = !DILocation(line: 188, column: 27, scope: !1593)
!1606 = !DILocation(line: 187, column: 21, scope: !1593)
!1607 = !DILocation(line: 193, column: 14, scope: !1593)
!1608 = !{i8 0, i8 2}
!1609 = !DILocation(line: 191, column: 21, scope: !1593)
!1610 = !DILocation(line: 189, column: 21, scope: !1593)
!1611 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u32$GT$3fmt17h2e1663b96125f5fcE", scope: !1612, file: !1594, line: 185, type: !1613, scopeLine: 185, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !1615)
!1612 = !DINamespace(name: "{impl#86}", scope: !1596)
!1613 = !DISubroutineType(types: !1614)
!1614 = !{!192, !409, !210}
!1615 = !{!1616, !1617}
!1616 = !DILocalVariable(name: "self", arg: 1, scope: !1611, file: !1594, line: 185, type: !409)
!1617 = !DILocalVariable(name: "f", arg: 2, scope: !1611, file: !1594, line: 185, type: !210)
!1618 = !DILocation(line: 185, column: 20, scope: !1611)
!1619 = !DILocation(line: 185, column: 27, scope: !1611)
!1620 = !DILocation(line: 186, column: 20, scope: !1611)
!1621 = !DILocation(line: 188, column: 27, scope: !1611)
!1622 = !DILocation(line: 187, column: 21, scope: !1611)
!1623 = !DILocation(line: 193, column: 14, scope: !1611)
!1624 = !DILocation(line: 191, column: 21, scope: !1611)
!1625 = !DILocation(line: 189, column: 21, scope: !1611)
!1626 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN4core3fmt3num50_$LT$impl$u20$core..fmt..Debug$u20$for$u20$u64$GT$3fmt17hafe796f62480d40bE", scope: !1627, file: !1594, line: 185, type: !1628, scopeLine: 185, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !1630)
!1627 = !DINamespace(name: "{impl#87}", scope: !1596)
!1628 = !DISubroutineType(types: !1629)
!1629 = !{!192, !87, !210}
!1630 = !{!1631, !1632}
!1631 = !DILocalVariable(name: "self", arg: 1, scope: !1626, file: !1594, line: 185, type: !87)
!1632 = !DILocalVariable(name: "f", arg: 2, scope: !1626, file: !1594, line: 185, type: !210)
!1633 = !DILocation(line: 185, column: 20, scope: !1626)
!1634 = !DILocation(line: 185, column: 27, scope: !1626)
!1635 = !DILocation(line: 186, column: 20, scope: !1626)
!1636 = !DILocation(line: 188, column: 27, scope: !1626)
!1637 = !DILocation(line: 187, column: 21, scope: !1626)
!1638 = !DILocation(line: 193, column: 14, scope: !1626)
!1639 = !DILocation(line: 191, column: 21, scope: !1626)
!1640 = !DILocation(line: 189, column: 21, scope: !1626)
!1641 = distinct !DISubprogram(name: "entries<&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>, core::slice::iter::Iter<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>>", linkageName: "_ZN4core3fmt8builders9DebugList7entries17h1dc1850f83e19cccE", scope: !1643, file: !1642, line: 627, type: !1652, scopeLine: 627, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1678, retainedNodes: !1671)
!1642 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/fmt/builders.rs", directory: "", checksumkind: CSK_MD5, checksum: "3a909d1cde985fb0d953605fd1b0e0e2")
!1643 = !DICompositeType(tag: DW_TAG_structure_type, name: "DebugList", scope: !1644, file: !2, size: 128, align: 64, elements: !1645, templateParams: !25, identifier: "c0fa2f66622cbe7b895aa301da77887")
!1644 = !DINamespace(name: "builders", scope: !108)
!1645 = !{!1646}
!1646 = !DIDerivedType(tag: DW_TAG_member, name: "inner", scope: !1643, file: !2, baseType: !1647, size: 128, align: 64)
!1647 = !DICompositeType(tag: DW_TAG_structure_type, name: "DebugInner", scope: !1644, file: !2, size: 128, align: 64, elements: !1648, templateParams: !25, identifier: "269ed875da1f451459a256362d477daa")
!1648 = !{!1649, !1650, !1651}
!1649 = !DIDerivedType(tag: DW_TAG_member, name: "fmt", scope: !1647, file: !2, baseType: !210, size: 64, align: 64)
!1650 = !DIDerivedType(tag: DW_TAG_member, name: "result", scope: !1647, file: !2, baseType: !192, size: 8, align: 8, offset: 64)
!1651 = !DIDerivedType(tag: DW_TAG_member, name: "has_fields", scope: !1647, file: !2, baseType: !310, size: 8, align: 8, offset: 72)
!1652 = !DISubroutineType(types: !1653)
!1653 = !{!1654, !1654, !1655}
!1654 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut core::fmt::builders::DebugList", baseType: !1643, size: 64, align: 64, dwarfAddressSpace: 0)
!1655 = !DICompositeType(tag: DW_TAG_structure_type, name: "Iter<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", scope: !1656, file: !2, size: 128, align: 64, elements: !1658, templateParams: !1153, identifier: "1512cc93a9ce2365206e250fad35da07")
!1656 = !DINamespace(name: "iter", scope: !1657)
!1657 = !DINamespace(name: "slice", scope: !33)
!1658 = !{!1659, !1666, !1667}
!1659 = !DIDerivedType(tag: DW_TAG_member, name: "ptr", scope: !1655, file: !2, baseType: !1660, size: 64, align: 64, offset: 64)
!1660 = !DICompositeType(tag: DW_TAG_structure_type, name: "NonNull<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", scope: !1661, file: !2, size: 64, align: 64, elements: !1663, templateParams: !1153, identifier: "42cfc78e95588b4c294bbbe7ef5fe348")
!1661 = !DINamespace(name: "non_null", scope: !1662)
!1662 = !DINamespace(name: "ptr", scope: !33)
!1663 = !{!1664}
!1664 = !DIDerivedType(tag: DW_TAG_member, name: "pointer", scope: !1660, file: !2, baseType: !1665, size: 64, align: 64)
!1665 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*const x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", baseType: !13, size: 64, align: 64, dwarfAddressSpace: 0)
!1666 = !DIDerivedType(tag: DW_TAG_member, name: "end", scope: !1655, file: !2, baseType: !1665, size: 64, align: 64)
!1667 = !DIDerivedType(tag: DW_TAG_member, name: "_marker", scope: !1655, file: !2, baseType: !1668, align: 8)
!1668 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", scope: !32, file: !2, align: 8, elements: !25, templateParams: !1669, identifier: "c9a550c269b89bca951e9aa6568e8be3")
!1669 = !{!1670}
!1670 = !DITemplateTypeParameter(name: "T", type: !12)
!1671 = !{!1672, !1673, !1674, !1676}
!1672 = !DILocalVariable(name: "self", arg: 1, scope: !1641, file: !1642, line: 627, type: !1654)
!1673 = !DILocalVariable(name: "entries", arg: 2, scope: !1641, file: !1642, line: 627, type: !1655)
!1674 = !DILocalVariable(name: "iter", scope: !1675, file: !1642, line: 632, type: !1655, align: 8)
!1675 = distinct !DILexicalBlock(scope: !1641, file: !1642, line: 632, column: 9)
!1676 = !DILocalVariable(name: "entry", scope: !1677, file: !1642, line: 632, type: !12, align: 8)
!1677 = distinct !DILexicalBlock(scope: !1675, file: !1642, line: 632, column: 30)
!1678 = !{!1679, !1680}
!1679 = !DITemplateTypeParameter(name: "D", type: !12)
!1680 = !DITemplateTypeParameter(name: "I", type: !1655)
!1681 = !DILocation(line: 627, column: 26, scope: !1641)
!1682 = !DILocation(line: 627, column: 37, scope: !1641)
!1683 = !DILocation(line: 632, column: 22, scope: !1675)
!1684 = !DILocation(line: 632, column: 13, scope: !1677)
!1685 = !DILocation(line: 632, column: 22, scope: !1641)
!1686 = !DILocation(line: 632, column: 9, scope: !1675)
!1687 = !DILocation(line: 636, column: 6, scope: !1641)
!1688 = !DILocation(line: 632, column: 13, scope: !1675)
!1689 = !DILocation(line: 633, column: 13, scope: !1677)
!1690 = !DILocation(line: 634, column: 9, scope: !1675)
!1691 = distinct !DISubprogram(name: "entries<&x86_64::addr::VirtAddr, core::slice::iter::Iter<x86_64::addr::VirtAddr>>", linkageName: "_ZN4core3fmt8builders9DebugList7entries17h1e44011385258302E", scope: !1643, file: !1642, line: 627, type: !1692, scopeLine: 627, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1713, retainedNodes: !1706)
!1692 = !DISubroutineType(types: !1693)
!1693 = !{!1654, !1654, !1694}
!1694 = !DICompositeType(tag: DW_TAG_structure_type, name: "Iter<x86_64::addr::VirtAddr>", scope: !1656, file: !2, size: 128, align: 64, elements: !1695, templateParams: !1057, identifier: "b9771f467c64fde8db79a8f9a0d3b5c2")
!1695 = !{!1696, !1701, !1702}
!1696 = !DIDerivedType(tag: DW_TAG_member, name: "ptr", scope: !1694, file: !2, baseType: !1697, size: 64, align: 64, offset: 64)
!1697 = !DICompositeType(tag: DW_TAG_structure_type, name: "NonNull<x86_64::addr::VirtAddr>", scope: !1661, file: !2, size: 64, align: 64, elements: !1698, templateParams: !1057, identifier: "cf2187ad9c88153ac972cc0099017129")
!1698 = !{!1699}
!1699 = !DIDerivedType(tag: DW_TAG_member, name: "pointer", scope: !1697, file: !2, baseType: !1700, size: 64, align: 64)
!1700 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*const x86_64::addr::VirtAddr", baseType: !45, size: 64, align: 64, dwarfAddressSpace: 0)
!1701 = !DIDerivedType(tag: DW_TAG_member, name: "end", scope: !1694, file: !2, baseType: !1700, size: 64, align: 64)
!1702 = !DIDerivedType(tag: DW_TAG_member, name: "_marker", scope: !1694, file: !2, baseType: !1703, align: 8)
!1703 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<&x86_64::addr::VirtAddr>", scope: !32, file: !2, align: 8, elements: !25, templateParams: !1704, identifier: "f523628c7b78947578ecc1327e512360")
!1704 = !{!1705}
!1705 = !DITemplateTypeParameter(name: "T", type: !64)
!1706 = !{!1707, !1708, !1709, !1711}
!1707 = !DILocalVariable(name: "self", arg: 1, scope: !1691, file: !1642, line: 627, type: !1654)
!1708 = !DILocalVariable(name: "entries", arg: 2, scope: !1691, file: !1642, line: 627, type: !1694)
!1709 = !DILocalVariable(name: "iter", scope: !1710, file: !1642, line: 632, type: !1694, align: 8)
!1710 = distinct !DILexicalBlock(scope: !1691, file: !1642, line: 632, column: 9)
!1711 = !DILocalVariable(name: "entry", scope: !1712, file: !1642, line: 632, type: !64, align: 8)
!1712 = distinct !DILexicalBlock(scope: !1710, file: !1642, line: 632, column: 30)
!1713 = !{!1714, !1715}
!1714 = !DITemplateTypeParameter(name: "D", type: !64)
!1715 = !DITemplateTypeParameter(name: "I", type: !1694)
!1716 = !DILocation(line: 627, column: 26, scope: !1691)
!1717 = !DILocation(line: 627, column: 37, scope: !1691)
!1718 = !DILocation(line: 632, column: 22, scope: !1710)
!1719 = !DILocation(line: 632, column: 13, scope: !1712)
!1720 = !DILocation(line: 632, column: 22, scope: !1691)
!1721 = !DILocation(line: 632, column: 9, scope: !1710)
!1722 = !DILocation(line: 636, column: 6, scope: !1691)
!1723 = !DILocation(line: 632, column: 13, scope: !1710)
!1724 = !DILocation(line: 633, column: 13, scope: !1712)
!1725 = !DILocation(line: 634, column: 9, scope: !1710)
!1726 = distinct !DISubprogram(name: "entries<&x86_64::structures::paging::page_table::PageTableEntry, core::slice::iter::Iter<x86_64::structures::paging::page_table::PageTableEntry>>", linkageName: "_ZN4core3fmt8builders9DebugList7entries17h4793be866498b578E", scope: !1643, file: !1642, line: 627, type: !1727, scopeLine: 627, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1748, retainedNodes: !1741)
!1727 = !DISubroutineType(types: !1728)
!1728 = !{!1654, !1654, !1729}
!1729 = !DICompositeType(tag: DW_TAG_structure_type, name: "Iter<x86_64::structures::paging::page_table::PageTableEntry>", scope: !1656, file: !2, size: 128, align: 64, elements: !1730, templateParams: !1281, identifier: "14309a4fc7f0a7d8bbe04eb2bec80c4c")
!1730 = !{!1731, !1736, !1737}
!1731 = !DIDerivedType(tag: DW_TAG_member, name: "ptr", scope: !1729, file: !2, baseType: !1732, size: 64, align: 64, offset: 64)
!1732 = !DICompositeType(tag: DW_TAG_structure_type, name: "NonNull<x86_64::structures::paging::page_table::PageTableEntry>", scope: !1661, file: !2, size: 64, align: 64, elements: !1733, templateParams: !1281, identifier: "5cf65d1e42bdb292f42e9666ee9b9521")
!1733 = !{!1734}
!1734 = !DIDerivedType(tag: DW_TAG_member, name: "pointer", scope: !1732, file: !2, baseType: !1735, size: 64, align: 64)
!1735 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*const x86_64::structures::paging::page_table::PageTableEntry", baseType: !74, size: 64, align: 64, dwarfAddressSpace: 0)
!1736 = !DIDerivedType(tag: DW_TAG_member, name: "end", scope: !1729, file: !2, baseType: !1735, size: 64, align: 64)
!1737 = !DIDerivedType(tag: DW_TAG_member, name: "_marker", scope: !1729, file: !2, baseType: !1738, align: 8)
!1738 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<&x86_64::structures::paging::page_table::PageTableEntry>", scope: !32, file: !2, align: 8, elements: !25, templateParams: !1739, identifier: "dda82edb9f852bc9a1e01c8bc06c8617")
!1739 = !{!1740}
!1740 = !DITemplateTypeParameter(name: "T", type: !73)
!1741 = !{!1742, !1743, !1744, !1746}
!1742 = !DILocalVariable(name: "self", arg: 1, scope: !1726, file: !1642, line: 627, type: !1654)
!1743 = !DILocalVariable(name: "entries", arg: 2, scope: !1726, file: !1642, line: 627, type: !1729)
!1744 = !DILocalVariable(name: "iter", scope: !1745, file: !1642, line: 632, type: !1729, align: 8)
!1745 = distinct !DILexicalBlock(scope: !1726, file: !1642, line: 632, column: 9)
!1746 = !DILocalVariable(name: "entry", scope: !1747, file: !1642, line: 632, type: !73, align: 8)
!1747 = distinct !DILexicalBlock(scope: !1745, file: !1642, line: 632, column: 30)
!1748 = !{!1749, !1750}
!1749 = !DITemplateTypeParameter(name: "D", type: !73)
!1750 = !DITemplateTypeParameter(name: "I", type: !1729)
!1751 = !DILocation(line: 627, column: 26, scope: !1726)
!1752 = !DILocation(line: 627, column: 37, scope: !1726)
!1753 = !DILocation(line: 632, column: 22, scope: !1745)
!1754 = !DILocation(line: 632, column: 13, scope: !1747)
!1755 = !DILocation(line: 632, column: 22, scope: !1726)
!1756 = !DILocation(line: 632, column: 9, scope: !1745)
!1757 = !DILocation(line: 636, column: 6, scope: !1726)
!1758 = !DILocation(line: 632, column: 13, scope: !1745)
!1759 = !DILocation(line: 633, column: 13, scope: !1747)
!1760 = !DILocation(line: 634, column: 9, scope: !1745)
!1761 = distinct !DISubprogram(name: "entries<&u64, core::slice::iter::Iter<u64>>", linkageName: "_ZN4core3fmt8builders9DebugList7entries17hecb8edd744c45837E", scope: !1643, file: !1642, line: 627, type: !1762, scopeLine: 627, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1783, retainedNodes: !1776)
!1762 = !DISubroutineType(types: !1763)
!1763 = !{!1654, !1654, !1764}
!1764 = !DICompositeType(tag: DW_TAG_structure_type, name: "Iter<u64>", scope: !1656, file: !2, size: 128, align: 64, elements: !1765, templateParams: !1120, identifier: "313c8c93d3945da1eabf0914e3ee63d6")
!1765 = !{!1766, !1771, !1772}
!1766 = !DIDerivedType(tag: DW_TAG_member, name: "ptr", scope: !1764, file: !2, baseType: !1767, size: 64, align: 64, offset: 64)
!1767 = !DICompositeType(tag: DW_TAG_structure_type, name: "NonNull<u64>", scope: !1661, file: !2, size: 64, align: 64, elements: !1768, templateParams: !1120, identifier: "a363de9a347ae53c538a6ef5c46212fc")
!1768 = !{!1769}
!1769 = !DIDerivedType(tag: DW_TAG_member, name: "pointer", scope: !1767, file: !2, baseType: !1770, size: 64, align: 64)
!1770 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*const u64", baseType: !49, size: 64, align: 64, dwarfAddressSpace: 0)
!1771 = !DIDerivedType(tag: DW_TAG_member, name: "end", scope: !1764, file: !2, baseType: !1770, size: 64, align: 64)
!1772 = !DIDerivedType(tag: DW_TAG_member, name: "_marker", scope: !1764, file: !2, baseType: !1773, align: 8)
!1773 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhantomData<&u64>", scope: !32, file: !2, align: 8, elements: !25, templateParams: !1774, identifier: "801580c5a8ecdde89dbf1f07500a6b14")
!1774 = !{!1775}
!1775 = !DITemplateTypeParameter(name: "T", type: !87)
!1776 = !{!1777, !1778, !1779, !1781}
!1777 = !DILocalVariable(name: "self", arg: 1, scope: !1761, file: !1642, line: 627, type: !1654)
!1778 = !DILocalVariable(name: "entries", arg: 2, scope: !1761, file: !1642, line: 627, type: !1764)
!1779 = !DILocalVariable(name: "iter", scope: !1780, file: !1642, line: 632, type: !1764, align: 8)
!1780 = distinct !DILexicalBlock(scope: !1761, file: !1642, line: 632, column: 9)
!1781 = !DILocalVariable(name: "entry", scope: !1782, file: !1642, line: 632, type: !87, align: 8)
!1782 = distinct !DILexicalBlock(scope: !1780, file: !1642, line: 632, column: 30)
!1783 = !{!1784, !1785}
!1784 = !DITemplateTypeParameter(name: "D", type: !87)
!1785 = !DITemplateTypeParameter(name: "I", type: !1764)
!1786 = !DILocation(line: 627, column: 26, scope: !1761)
!1787 = !DILocation(line: 627, column: 37, scope: !1761)
!1788 = !DILocation(line: 632, column: 22, scope: !1780)
!1789 = !DILocation(line: 632, column: 13, scope: !1782)
!1790 = !DILocation(line: 632, column: 22, scope: !1761)
!1791 = !DILocation(line: 632, column: 9, scope: !1780)
!1792 = !DILocation(line: 636, column: 6, scope: !1761)
!1793 = !DILocation(line: 632, column: 13, scope: !1780)
!1794 = !DILocation(line: 633, column: 13, scope: !1782)
!1795 = !DILocation(line: 634, column: 9, scope: !1780)
!1796 = distinct !DISubprogram(name: "new_v1_formatted", linkageName: "_ZN4core3fmt9Arguments16new_v1_formatted17h0d18fbb15759c5efE", scope: !107, file: !1037, line: 421, type: !1797, scopeLine: 421, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !1802)
!1797 = !DISubroutineType(types: !1798)
!1798 = !{!107, !111, !178, !132, !1799}
!1799 = !DICompositeType(tag: DW_TAG_structure_type, name: "UnsafeArg", scope: !108, file: !2, align: 8, elements: !1800, templateParams: !25, identifier: "68f3f6666779eaf34433ac9b1f21476e")
!1800 = !{!1801}
!1801 = !DIDerivedType(tag: DW_TAG_member, name: "_private", scope: !1799, file: !2, baseType: !7, align: 8)
!1802 = !{!1803, !1804, !1805, !1806}
!1803 = !DILocalVariable(name: "pieces", arg: 1, scope: !1796, file: !1037, line: 422, type: !111)
!1804 = !DILocalVariable(name: "args", arg: 2, scope: !1796, file: !1037, line: 423, type: !178)
!1805 = !DILocalVariable(name: "fmt", arg: 3, scope: !1796, file: !1037, line: 424, type: !132)
!1806 = !DILocalVariable(name: "_unsafe_arg", arg: 4, scope: !1796, file: !1037, line: 425, type: !1799)
!1807 = !DILocation(line: 422, column: 9, scope: !1796)
!1808 = !DILocation(line: 423, column: 9, scope: !1796)
!1809 = !DILocation(line: 424, column: 9, scope: !1796)
!1810 = !DILocation(line: 425, column: 9, scope: !1796)
!1811 = !DILocation(line: 427, column: 34, scope: !1796)
!1812 = !DILocation(line: 427, column: 9, scope: !1796)
!1813 = !DILocation(line: 428, column: 6, scope: !1796)
!1814 = distinct !DISubprogram(name: "new_v1", linkageName: "_ZN4core3fmt9Arguments6new_v117h3c610cbbb56b842dE", scope: !107, file: !1037, line: 401, type: !1815, scopeLine: 401, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !1817)
!1815 = !DISubroutineType(types: !1816)
!1816 = !{!107, !111, !178}
!1817 = !{!1818, !1819}
!1818 = !DILocalVariable(name: "pieces", arg: 1, scope: !1814, file: !1037, line: 401, type: !111)
!1819 = !DILocalVariable(name: "args", arg: 2, scope: !1814, file: !1037, line: 401, type: !178)
!1820 = !DILocation(line: 401, column: 25, scope: !1814)
!1821 = !DILocation(line: 401, column: 53, scope: !1814)
!1822 = !DILocation(line: 402, column: 12, scope: !1814)
!1823 = !DILocation(line: 402, column: 56, scope: !1814)
!1824 = !DILocation(line: 402, column: 41, scope: !1814)
!1825 = !DILocation(line: 405, column: 34, scope: !1814)
!1826 = !DILocation(line: 405, column: 9, scope: !1814)
!1827 = !DILocation(line: 406, column: 6, scope: !1814)
!1828 = !DILocation(line: 403, column: 13, scope: !1814)
!1829 = distinct !DISubprogram(name: "checked_add", linkageName: "_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_add17he582a407bd29e6a1E", scope: !1831, file: !1830, line: 455, type: !1833, scopeLine: 455, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !1846)
!1830 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/num/uint_macros.rs", directory: "", checksumkind: CSK_MD5, checksum: "83927209ac309798655233058ca6d5ae")
!1831 = !DINamespace(name: "{impl#9}", scope: !1832)
!1832 = !DINamespace(name: "num", scope: !33)
!1833 = !DISubroutineType(types: !1834)
!1834 = !{!1835, !49, !49}
!1835 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<u64>", scope: !124, file: !2, size: 128, align: 64, elements: !1836, templateParams: !25, identifier: "ac6c9737fb71b188817cc7e551c88739")
!1836 = !{!1837}
!1837 = !DICompositeType(tag: DW_TAG_variant_part, scope: !1835, file: !2, size: 128, align: 64, elements: !1838, templateParams: !25, identifier: "f22771b07dd5282d25483ff62f70eb99", discriminator: !1845)
!1838 = !{!1839, !1841}
!1839 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !1837, file: !2, baseType: !1840, size: 128, align: 64, extraData: i64 0)
!1840 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !1835, file: !2, size: 128, align: 64, elements: !25, templateParams: !1120, identifier: "f98793aa090baea89d9705674eccdbaf")
!1841 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !1837, file: !2, baseType: !1842, size: 128, align: 64, extraData: i64 1)
!1842 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !1835, file: !2, size: 128, align: 64, elements: !1843, templateParams: !1120, identifier: "a008ec12febe71f3e40cd560f5619c0e")
!1843 = !{!1844}
!1844 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1842, file: !2, baseType: !49, size: 64, align: 64, offset: 64)
!1845 = !DIDerivedType(tag: DW_TAG_member, scope: !1835, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!1846 = !{!1847, !1848, !1849, !1851}
!1847 = !DILocalVariable(name: "self", arg: 1, scope: !1829, file: !1830, line: 455, type: !49)
!1848 = !DILocalVariable(name: "rhs", arg: 2, scope: !1829, file: !1830, line: 455, type: !49)
!1849 = !DILocalVariable(name: "a", scope: !1850, file: !1830, line: 456, type: !49, align: 8)
!1850 = distinct !DILexicalBlock(scope: !1829, file: !1830, line: 456, column: 13)
!1851 = !DILocalVariable(name: "b", scope: !1850, file: !1830, line: 456, type: !310, align: 1)
!1852 = !DILocation(line: 455, column: 34, scope: !1829)
!1853 = !DILocation(line: 455, column: 40, scope: !1829)
!1854 = !DILocalVariable(name: "self", arg: 1, scope: !1855, file: !1830, line: 1500, type: !49)
!1855 = distinct !DISubprogram(name: "overflowing_add", linkageName: "_ZN4core3num21_$LT$impl$u20$u64$GT$15overflowing_add17hbc6edbe389c3dfb6E", scope: !1831, file: !1830, line: 1500, type: !1856, scopeLine: 1500, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !1862)
!1856 = !DISubroutineType(types: !1857)
!1857 = !{!1858, !49, !49}
!1858 = !DICompositeType(tag: DW_TAG_structure_type, name: "(u64, bool)", file: !2, size: 128, align: 64, elements: !1859, templateParams: !25, identifier: "c64971b0ed3555de3f62d4a1453f73a6")
!1859 = !{!1860, !1861}
!1860 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !1858, file: !2, baseType: !49, size: 64, align: 64)
!1861 = !DIDerivedType(tag: DW_TAG_member, name: "__1", scope: !1858, file: !2, baseType: !310, size: 8, align: 8, offset: 64)
!1862 = !{!1854, !1863, !1864, !1866}
!1863 = !DILocalVariable(name: "rhs", arg: 2, scope: !1855, file: !1830, line: 1500, type: !49)
!1864 = !DILocalVariable(name: "a", scope: !1865, file: !1830, line: 1501, type: !49, align: 8)
!1865 = distinct !DILexicalBlock(scope: !1855, file: !1830, line: 1501, column: 13)
!1866 = !DILocalVariable(name: "b", scope: !1865, file: !1830, line: 1501, type: !310, align: 1)
!1867 = !DILocation(line: 1500, column: 38, scope: !1855, inlinedAt: !1868)
!1868 = distinct !DILocation(line: 456, column: 26, scope: !1829)
!1869 = !DILocation(line: 1500, column: 44, scope: !1855, inlinedAt: !1868)
!1870 = !DILocation(line: 1501, column: 26, scope: !1855, inlinedAt: !1868)
!1871 = !DILocation(line: 1501, column: 18, scope: !1855, inlinedAt: !1868)
!1872 = !DILocation(line: 1501, column: 18, scope: !1865, inlinedAt: !1868)
!1873 = !DILocation(line: 1501, column: 21, scope: !1855, inlinedAt: !1868)
!1874 = !DILocation(line: 1501, column: 21, scope: !1865, inlinedAt: !1868)
!1875 = !DILocation(line: 1502, column: 13, scope: !1865, inlinedAt: !1868)
!1876 = !DILocation(line: 1503, column: 10, scope: !1855, inlinedAt: !1868)
!1877 = !DILocation(line: 456, column: 26, scope: !1829)
!1878 = !DILocation(line: 456, column: 18, scope: !1829)
!1879 = !DILocation(line: 456, column: 18, scope: !1850)
!1880 = !DILocation(line: 456, column: 21, scope: !1829)
!1881 = !DILocation(line: 456, column: 21, scope: !1850)
!1882 = !DILocation(line: 457, column: 16, scope: !1850)
!1883 = !DILocation(line: 457, column: 42, scope: !1850)
!1884 = !DILocation(line: 457, column: 13, scope: !1850)
!1885 = !DILocation(line: 457, column: 30, scope: !1850)
!1886 = !DILocation(line: 458, column: 10, scope: !1829)
!1887 = !{i64 0, i64 2}
!1888 = distinct !DISubprogram(name: "checked_sub", linkageName: "_ZN4core3num21_$LT$impl$u20$u64$GT$11checked_sub17h18a34b1d74441cfcE", scope: !1831, file: !1830, line: 524, type: !1833, scopeLine: 524, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !1889)
!1889 = !{!1890, !1891, !1892, !1894}
!1890 = !DILocalVariable(name: "self", arg: 1, scope: !1888, file: !1830, line: 524, type: !49)
!1891 = !DILocalVariable(name: "rhs", arg: 2, scope: !1888, file: !1830, line: 524, type: !49)
!1892 = !DILocalVariable(name: "a", scope: !1893, file: !1830, line: 525, type: !49, align: 8)
!1893 = distinct !DILexicalBlock(scope: !1888, file: !1830, line: 525, column: 13)
!1894 = !DILocalVariable(name: "b", scope: !1893, file: !1830, line: 525, type: !310, align: 1)
!1895 = !DILocation(line: 524, column: 34, scope: !1888)
!1896 = !DILocation(line: 524, column: 40, scope: !1888)
!1897 = !DILocalVariable(name: "self", arg: 1, scope: !1898, file: !1830, line: 1599, type: !49)
!1898 = distinct !DISubprogram(name: "overflowing_sub", linkageName: "_ZN4core3num21_$LT$impl$u20$u64$GT$15overflowing_sub17h37f9027f7b4b5b89E", scope: !1831, file: !1830, line: 1599, type: !1856, scopeLine: 1599, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !1899)
!1899 = !{!1897, !1900, !1901, !1903}
!1900 = !DILocalVariable(name: "rhs", arg: 2, scope: !1898, file: !1830, line: 1599, type: !49)
!1901 = !DILocalVariable(name: "a", scope: !1902, file: !1830, line: 1600, type: !49, align: 8)
!1902 = distinct !DILexicalBlock(scope: !1898, file: !1830, line: 1600, column: 13)
!1903 = !DILocalVariable(name: "b", scope: !1902, file: !1830, line: 1600, type: !310, align: 1)
!1904 = !DILocation(line: 1599, column: 38, scope: !1898, inlinedAt: !1905)
!1905 = distinct !DILocation(line: 525, column: 26, scope: !1888)
!1906 = !DILocation(line: 1599, column: 44, scope: !1898, inlinedAt: !1905)
!1907 = !DILocation(line: 1600, column: 26, scope: !1898, inlinedAt: !1905)
!1908 = !DILocation(line: 1600, column: 18, scope: !1898, inlinedAt: !1905)
!1909 = !DILocation(line: 1600, column: 18, scope: !1902, inlinedAt: !1905)
!1910 = !DILocation(line: 1600, column: 21, scope: !1898, inlinedAt: !1905)
!1911 = !DILocation(line: 1600, column: 21, scope: !1902, inlinedAt: !1905)
!1912 = !DILocation(line: 1601, column: 13, scope: !1902, inlinedAt: !1905)
!1913 = !DILocation(line: 1602, column: 10, scope: !1898, inlinedAt: !1905)
!1914 = !DILocation(line: 525, column: 26, scope: !1888)
!1915 = !DILocation(line: 525, column: 18, scope: !1888)
!1916 = !DILocation(line: 525, column: 18, scope: !1893)
!1917 = !DILocation(line: 525, column: 21, scope: !1888)
!1918 = !DILocation(line: 525, column: 21, scope: !1893)
!1919 = !DILocation(line: 526, column: 16, scope: !1893)
!1920 = !DILocation(line: 526, column: 42, scope: !1893)
!1921 = !DILocation(line: 526, column: 13, scope: !1893)
!1922 = !DILocation(line: 526, column: 30, scope: !1893)
!1923 = !DILocation(line: 527, column: 10, scope: !1888)
!1924 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::idt::{impl#11}::fmt::Hex>", linkageName: "_ZN4core3ptr116drop_in_place$LT$$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$..fmt..Hex$GT$17h148f84a6707cd818E", scope: !1662, file: !1925, line: 490, type: !1926, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1931, retainedNodes: !1929)
!1925 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/ptr/mod.rs", directory: "", checksumkind: CSK_MD5, checksum: "bdd6b96186b52f0612a564cb734428a7")
!1926 = !DISubroutineType(types: !1927)
!1927 = !{null, !1928}
!1928 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::idt::{impl#11}::fmt::Hex", baseType: !297, size: 64, align: 64, dwarfAddressSpace: 0)
!1929 = !{!1930}
!1930 = !DILocalVariable(arg: 1, scope: !1924, file: !1925, line: 490, type: !1928)
!1931 = !{!1932}
!1932 = !DITemplateTypeParameter(name: "T", type: !297)
!1933 = !DILocation(line: 490, column: 1, scope: !1924)
!1934 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>>", linkageName: "_ZN4core3ptr119drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$17h6f9f442d53dfe57aE", scope: !1662, file: !1925, line: 490, type: !1935, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1940, retainedNodes: !1938)
!1935 = !DISubroutineType(types: !1936)
!1936 = !{null, !1937}
!1937 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>", baseType: !728, size: 64, align: 64, dwarfAddressSpace: 0)
!1938 = !{!1939}
!1939 = !DILocalVariable(arg: 1, scope: !1934, file: !1925, line: 490, type: !1937)
!1940 = !{!1941}
!1941 = !DITemplateTypeParameter(name: "T", type: !728)
!1942 = !DILocation(line: 490, column: 1, scope: !1934)
!1943 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>>", linkageName: "_ZN4core3ptr119drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$17he8ecb884c3fa3f0cE", scope: !1662, file: !1925, line: 490, type: !1944, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1949, retainedNodes: !1947)
!1944 = !DISubroutineType(types: !1945)
!1945 = !{null, !1946}
!1946 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>", baseType: !737, size: 64, align: 64, dwarfAddressSpace: 0)
!1947 = !{!1948}
!1948 = !DILocalVariable(arg: 1, scope: !1943, file: !1925, line: 490, type: !1946)
!1949 = !{!1950}
!1950 = !DITemplateTypeParameter(name: "T", type: !737)
!1951 = !DILocation(line: 490, column: 1, scope: !1943)
!1952 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr152drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$GT$17he9b2455657497241E", scope: !1662, file: !1925, line: 490, type: !1953, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1153, retainedNodes: !1956)
!1953 = !DISubroutineType(types: !1954)
!1954 = !{null, !1955}
!1955 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", baseType: !13, size: 64, align: 64, dwarfAddressSpace: 0)
!1956 = !{!1957}
!1957 = !DILocalVariable(arg: 1, scope: !1952, file: !1925, line: 490, type: !1955)
!1958 = !DILocation(line: 490, column: 1, scope: !1952)
!1959 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr156drop_in_place$LT$$RF$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$GT$17hca56e1fb990f5940E", scope: !1662, file: !1925, line: 490, type: !1960, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1669, retainedNodes: !1963)
!1960 = !DISubroutineType(types: !1961)
!1961 = !{null, !1962}
!1962 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", baseType: !12, size: 64, align: 64, dwarfAddressSpace: 0)
!1963 = !{!1964}
!1964 = !DILocalVariable(arg: 1, scope: !1959, file: !1925, line: 490, type: !1962)
!1965 = !DILocation(line: 490, column: 1, scope: !1959)
!1966 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)>>", linkageName: "_ZN4core3ptr158drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$u64$RP$$GT$$GT$17h605ea4e02a183bffE", scope: !1662, file: !1925, line: 490, type: !1967, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1972, retainedNodes: !1970)
!1967 = !DISubroutineType(types: !1968)
!1968 = !{null, !1969}
!1969 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)>", baseType: !472, size: 64, align: 64, dwarfAddressSpace: 0)
!1970 = !{!1971}
!1971 = !DILocalVariable(arg: 1, scope: !1966, file: !1925, line: 490, type: !1969)
!1972 = !{!1973}
!1973 = !DITemplateTypeParameter(name: "T", type: !472)
!1974 = !DILocation(line: 490, column: 1, scope: !1966)
!1975 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::paging::mapper::mapped_page_table::PageTableWalker<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>>", linkageName: "_ZN4core3ptr164drop_in_place$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableWalker$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$$GT$17h6007ab77246d6fb3E", scope: !1662, file: !1925, line: 490, type: !1976, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1981, retainedNodes: !1979)
!1976 = !DISubroutineType(types: !1977)
!1977 = !{null, !1978}
!1978 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::paging::mapper::mapped_page_table::PageTableWalker<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", baseType: !571, size: 64, align: 64, dwarfAddressSpace: 0)
!1979 = !{!1980}
!1980 = !DILocalVariable(arg: 1, scope: !1975, file: !1925, line: 490, type: !1978)
!1981 = !{!1982}
!1982 = !DITemplateTypeParameter(name: "T", type: !571)
!1983 = !DILocation(line: 490, column: 1, scope: !1975)
!1984 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>>", linkageName: "_ZN4core3ptr168drop_in_place$LT$$RF$x86_64..structures..paging..mapper..mapped_page_table..MappedPageTable$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$$GT$17h5c062e1688dc38faE", scope: !1662, file: !1925, line: 490, type: !1985, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1990, retainedNodes: !1988)
!1985 = !DISubroutineType(types: !1986)
!1986 = !{null, !1987}
!1987 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", baseType: !614, size: 64, align: 64, dwarfAddressSpace: 0)
!1988 = !{!1989}
!1989 = !DILocalVariable(arg: 1, scope: !1984, file: !1925, line: 490, type: !1987)
!1990 = !{!1991}
!1991 = !DITemplateTypeParameter(name: "T", type: !614)
!1992 = !DILocation(line: 490, column: 1, scope: !1984)
!1993 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !>>", linkageName: "_ZN4core3ptr172drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$u20$.$GT$$u20$$u21$$GT$$GT$17hae9305ab9faaf1b2E", scope: !1662, file: !1925, line: 490, type: !1994, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1999, retainedNodes: !1997)
!1994 = !DISubroutineType(types: !1995)
!1995 = !{null, !1996}
!1996 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !>", baseType: !525, size: 64, align: 64, dwarfAddressSpace: 0)
!1997 = !{!1998}
!1998 = !DILocalVariable(arg: 1, scope: !1993, file: !1925, line: 490, type: !1996)
!1999 = !{!2000}
!2000 = !DITemplateTypeParameter(name: "T", type: !525)
!2001 = !DILocation(line: 490, column: 1, scope: !1993)
!2002 = distinct !DISubprogram(name: "drop_in_place<[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 8]>", linkageName: "_ZN4core3ptr173drop_in_place$LT$$u5b$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$u3b$$u20$8$u5d$$GT$17hd4468f77e3d3e9ceE", scope: !1662, file: !1925, line: 490, type: !2003, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2008, retainedNodes: !2006)
!2003 = !DISubroutineType(types: !2004)
!2004 = !{null, !2005}
!2005 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut [x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 8]", baseType: !550, size: 64, align: 64, dwarfAddressSpace: 0)
!2006 = !{!2007}
!2007 = !DILocalVariable(arg: 1, scope: !2002, file: !1925, line: 490, type: !2005)
!2008 = !{!2009}
!2009 = !DITemplateTypeParameter(name: "T", type: !550)
!2010 = !DILocation(line: 490, column: 1, scope: !2002)
!2011 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !>>", linkageName: "_ZN4core3ptr178drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$u64$RP$$u20$.$GT$$u20$$u21$$GT$$GT$17he595eeddfd02990fE", scope: !1662, file: !1925, line: 490, type: !2012, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2017, retainedNodes: !2015)
!2012 = !DISubroutineType(types: !2013)
!2013 = !{null, !2014}
!2014 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !>", baseType: !446, size: 64, align: 64, dwarfAddressSpace: 0)
!2015 = !{!2016}
!2016 = !DILocalVariable(arg: 1, scope: !2011, file: !1925, line: 490, type: !2014)
!2017 = !{!2018}
!2018 = !DITemplateTypeParameter(name: "T", type: !446)
!2019 = !DILocation(line: 490, column: 1, scope: !2011)
!2020 = distinct !DISubprogram(name: "drop_in_place<&[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 224]>", linkageName: "_ZN4core3ptr179drop_in_place$LT$$RF$$u5b$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$RP$$GT$$u3b$$u20$224$u5d$$GT$17h3e95f669e262ad76E", scope: !1662, file: !1925, line: 490, type: !2021, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2026, retainedNodes: !2024)
!2021 = !DISubroutineType(types: !2022)
!2022 = !{null, !2023}
!2023 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 224]", baseType: !559, size: 64, align: 64, dwarfAddressSpace: 0)
!2024 = !{!2025}
!2025 = !DILocalVariable(arg: 1, scope: !2020, file: !1925, line: 490, type: !2023)
!2026 = !{!2027}
!2027 = !DITemplateTypeParameter(name: "T", type: !559)
!2028 = !DILocation(line: 490, column: 1, scope: !2020)
!2029 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)>>", linkageName: "_ZN4core3ptr198drop_in_place$LT$x86_64..structures..idt..Entry$LT$extern$u20$$u22$x86.interrupt$u22$$u20$fn$LP$x86_64..structures..idt..InterruptStackFrame$C$x86_64..structures..idt..PageFaultErrorCode$RP$$GT$$GT$17hdfa0a7bb229be0abE", scope: !1662, file: !1925, line: 490, type: !2030, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2035, retainedNodes: !2033)
!2030 = !DISubroutineType(types: !2031)
!2031 = !{null, !2032}
!2032 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)>", baseType: !497, size: 64, align: 64, dwarfAddressSpace: 0)
!2033 = !{!2034}
!2034 = !DILocalVariable(arg: 1, scope: !2029, file: !1925, line: 490, type: !2032)
!2035 = !{!2036}
!2036 = !DITemplateTypeParameter(name: "T", type: !497)
!2037 = !DILocation(line: 490, column: 1, scope: !2029)
!2038 = distinct !DISubprogram(name: "drop_in_place<u16>", linkageName: "_ZN4core3ptr24drop_in_place$LT$u16$GT$17h5ba65623709cf715E", scope: !1662, file: !1925, line: 490, type: !2039, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1547, retainedNodes: !2042)
!2039 = !DISubroutineType(types: !2040)
!2040 = !{null, !2041}
!2041 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut u16", baseType: !19, size: 64, align: 64, dwarfAddressSpace: 0)
!2042 = !{!2043}
!2043 = !DILocalVariable(arg: 1, scope: !2038, file: !1925, line: 490, type: !2041)
!2044 = !DILocation(line: 490, column: 1, scope: !2038)
!2045 = distinct !DISubprogram(name: "drop_in_place<u32>", linkageName: "_ZN4core3ptr24drop_in_place$LT$u32$GT$17h67020f8e4f3913b1E", scope: !1662, file: !1925, line: 490, type: !2046, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2051, retainedNodes: !2049)
!2046 = !DISubroutineType(types: !2047)
!2047 = !{null, !2048}
!2048 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut u32", baseType: !28, size: 64, align: 64, dwarfAddressSpace: 0)
!2049 = !{!2050}
!2050 = !DILocalVariable(arg: 1, scope: !2045, file: !1925, line: 490, type: !2048)
!2051 = !{!2052}
!2052 = !DITemplateTypeParameter(name: "T", type: !28)
!2053 = !DILocation(line: 490, column: 1, scope: !2045)
!2054 = distinct !DISubprogram(name: "drop_in_place<u64>", linkageName: "_ZN4core3ptr24drop_in_place$LT$u64$GT$17h49b3965168a37bcfE", scope: !1662, file: !1925, line: 490, type: !2055, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1120, retainedNodes: !2058)
!2055 = !DISubroutineType(types: !2056)
!2056 = !{null, !2057}
!2057 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut u64", baseType: !49, size: 64, align: 64, dwarfAddressSpace: 0)
!2058 = !{!2059}
!2059 = !DILocalVariable(arg: 1, scope: !2054, file: !1925, line: 490, type: !2057)
!2060 = !DILocation(line: 490, column: 1, scope: !2054)
!2061 = distinct !DISubprogram(name: "drop_in_place<bool>", linkageName: "_ZN4core3ptr25drop_in_place$LT$bool$GT$17hc2383eb42ccf6300E", scope: !1662, file: !1925, line: 490, type: !2062, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2067, retainedNodes: !2065)
!2062 = !DISubroutineType(types: !2063)
!2063 = !{null, !2064}
!2064 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut bool", baseType: !310, size: 64, align: 64, dwarfAddressSpace: 0)
!2065 = !{!2066}
!2066 = !DILocalVariable(arg: 1, scope: !2061, file: !1925, line: 490, type: !2064)
!2067 = !{!2068}
!2068 = !DITemplateTypeParameter(name: "T", type: !310)
!2069 = !DILocation(line: 490, column: 1, scope: !2061)
!2070 = distinct !DISubprogram(name: "drop_in_place<&u16>", linkageName: "_ZN4core3ptr28drop_in_place$LT$$RF$u16$GT$17h759fb2abfe4f110aE", scope: !1662, file: !1925, line: 490, type: !2071, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2076, retainedNodes: !2074)
!2071 = !DISubroutineType(types: !2072)
!2072 = !{null, !2073}
!2073 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &u16", baseType: !400, size: 64, align: 64, dwarfAddressSpace: 0)
!2074 = !{!2075}
!2075 = !DILocalVariable(arg: 1, scope: !2070, file: !1925, line: 490, type: !2073)
!2076 = !{!2077}
!2077 = !DITemplateTypeParameter(name: "T", type: !400)
!2078 = !DILocation(line: 490, column: 1, scope: !2070)
!2079 = distinct !DISubprogram(name: "drop_in_place<&u32>", linkageName: "_ZN4core3ptr28drop_in_place$LT$$RF$u32$GT$17h6b933ce3c513e459E", scope: !1662, file: !1925, line: 490, type: !2080, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2085, retainedNodes: !2083)
!2080 = !DISubroutineType(types: !2081)
!2081 = !{null, !2082}
!2082 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &u32", baseType: !409, size: 64, align: 64, dwarfAddressSpace: 0)
!2083 = !{!2084}
!2084 = !DILocalVariable(arg: 1, scope: !2079, file: !1925, line: 490, type: !2082)
!2085 = !{!2086}
!2086 = !DITemplateTypeParameter(name: "T", type: !409)
!2087 = !DILocation(line: 490, column: 1, scope: !2079)
!2088 = distinct !DISubprogram(name: "drop_in_place<&u64>", linkageName: "_ZN4core3ptr28drop_in_place$LT$$RF$u64$GT$17ha05f688f99faa586E", scope: !1662, file: !1925, line: 490, type: !2089, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1774, retainedNodes: !2092)
!2089 = !DISubroutineType(types: !2090)
!2090 = !{null, !2091}
!2091 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &u64", baseType: !87, size: 64, align: 64, dwarfAddressSpace: 0)
!2092 = !{!2093}
!2093 = !DILocalVariable(arg: 1, scope: !2088, file: !1925, line: 490, type: !2091)
!2094 = !DILocation(line: 490, column: 1, scope: !2088)
!2095 = distinct !DISubprogram(name: "drop_in_place<&usize>", linkageName: "_ZN4core3ptr30drop_in_place$LT$$RF$usize$GT$17h6cd94752f97c7128E", scope: !1662, file: !1925, line: 490, type: !2096, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2101, retainedNodes: !2099)
!2096 = !DISubroutineType(types: !2097)
!2097 = !{null, !2098}
!2098 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &usize", baseType: !429, size: 64, align: 64, dwarfAddressSpace: 0)
!2099 = !{!2100}
!2100 = !DILocalVariable(arg: 1, scope: !2095, file: !1925, line: 490, type: !2098)
!2101 = !{!2102}
!2102 = !DITemplateTypeParameter(name: "T", type: !429)
!2103 = !DILocation(line: 490, column: 1, scope: !2095)
!2104 = distinct !DISubprogram(name: "drop_in_place<&()>", linkageName: "_ZN4core3ptr33drop_in_place$LT$$RF$$LP$$RP$$GT$17he64fb27a079cfd8dE", scope: !1662, file: !1925, line: 490, type: !2105, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2110, retainedNodes: !2108)
!2105 = !DISubroutineType(types: !2106)
!2106 = !{null, !2107}
!2107 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &()", baseType: !377, size: 64, align: 64, dwarfAddressSpace: 0)
!2108 = !{!2109}
!2109 = !DILocalVariable(arg: 1, scope: !2104, file: !1925, line: 490, type: !2107)
!2110 = !{!2111}
!2111 = !DITemplateTypeParameter(name: "T", type: !377)
!2112 = !DILocation(line: 490, column: 1, scope: !2104)
!2113 = distinct !DISubprogram(name: "drop_in_place<core::fmt::Arguments>", linkageName: "_ZN4core3ptr41drop_in_place$LT$core..fmt..Arguments$GT$17h6f8978a61277bd4dE", scope: !1662, file: !1925, line: 490, type: !2114, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2119, retainedNodes: !2117)
!2114 = !DISubroutineType(types: !2115)
!2115 = !{null, !2116}
!2116 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut core::fmt::Arguments", baseType: !107, size: 64, align: 64, dwarfAddressSpace: 0)
!2117 = !{!2118}
!2118 = !DILocalVariable(arg: 1, scope: !2113, file: !1925, line: 490, type: !2116)
!2119 = !{!2120}
!2120 = !DITemplateTypeParameter(name: "T", type: !107)
!2121 = !DILocation(line: 490, column: 1, scope: !2113)
!2122 = distinct !DISubprogram(name: "drop_in_place<x86_64::PrivilegeLevel>", linkageName: "_ZN4core3ptr43drop_in_place$LT$x86_64..PrivilegeLevel$GT$17h3f77e354ff620ed5E", scope: !1662, file: !1925, line: 490, type: !2123, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2128, retainedNodes: !2126)
!2123 = !DISubroutineType(types: !2124)
!2124 = !{null, !2125}
!2125 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::PrivilegeLevel", baseType: !259, size: 64, align: 64, dwarfAddressSpace: 0)
!2126 = !{!2127}
!2127 = !DILocalVariable(arg: 1, scope: !2122, file: !1925, line: 490, type: !2125)
!2128 = !{!2129}
!2129 = !DITemplateTypeParameter(name: "T", type: !259)
!2130 = !DILocation(line: 490, column: 1, scope: !2122)
!2131 = distinct !DISubprogram(name: "drop_in_place<x86_64::addr::PhysAddr>", linkageName: "_ZN4core3ptr43drop_in_place$LT$x86_64..addr..PhysAddr$GT$17h479443ba81cf3b46E", scope: !1662, file: !1925, line: 490, type: !2132, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1072, retainedNodes: !2135)
!2132 = !DISubroutineType(types: !2133)
!2133 = !{null, !2134}
!2134 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::addr::PhysAddr", baseType: !355, size: 64, align: 64, dwarfAddressSpace: 0)
!2135 = !{!2136}
!2136 = !DILocalVariable(arg: 1, scope: !2131, file: !1925, line: 490, type: !2134)
!2137 = !DILocation(line: 490, column: 1, scope: !2131)
!2138 = distinct !DISubprogram(name: "drop_in_place<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr43drop_in_place$LT$x86_64..addr..VirtAddr$GT$17h672b61b9e84ca04bE", scope: !1662, file: !1925, line: 490, type: !2139, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !2142)
!2139 = !DISubroutineType(types: !2140)
!2140 = !{null, !2141}
!2141 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::addr::VirtAddr", baseType: !45, size: 64, align: 64, dwarfAddressSpace: 0)
!2142 = !{!2143}
!2143 = !DILocalVariable(arg: 1, scope: !2138, file: !1925, line: 490, type: !2141)
!2144 = !DILocation(line: 490, column: 1, scope: !2138)
!2145 = distinct !DISubprogram(name: "drop_in_place<[u64; 8]>", linkageName: "_ZN4core3ptr45drop_in_place$LT$$u5b$u64$u3b$$u20$8$u5d$$GT$17h753635b82097e3d2E", scope: !1662, file: !1925, line: 490, type: !2146, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2151, retainedNodes: !2149)
!2146 = !DISubroutineType(types: !2147)
!2147 = !{null, !2148}
!2148 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut [u64; 8]", baseType: !418, size: 64, align: 64, dwarfAddressSpace: 0)
!2149 = !{!2150}
!2150 = !DILocalVariable(arg: 1, scope: !2145, file: !1925, line: 490, type: !2148)
!2151 = !{!2152}
!2152 = !DITemplateTypeParameter(name: "T", type: !418)
!2153 = !DILocation(line: 490, column: 1, scope: !2145)
!2154 = distinct !DISubprogram(name: "drop_in_place<&x86_64::addr::PhysAddr>", linkageName: "_ZN4core3ptr47drop_in_place$LT$$RF$x86_64..addr..PhysAddr$GT$17h470dbd348baae334E", scope: !1662, file: !1925, line: 490, type: !2155, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2160, retainedNodes: !2158)
!2155 = !DISubroutineType(types: !2156)
!2156 = !{null, !2157}
!2157 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::addr::PhysAddr", baseType: !647, size: 64, align: 64, dwarfAddressSpace: 0)
!2158 = !{!2159}
!2159 = !DILocalVariable(arg: 1, scope: !2154, file: !1925, line: 490, type: !2157)
!2160 = !{!2161}
!2161 = !DITemplateTypeParameter(name: "T", type: !647)
!2162 = !DILocation(line: 490, column: 1, scope: !2154)
!2163 = distinct !DISubprogram(name: "drop_in_place<&x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr47drop_in_place$LT$$RF$x86_64..addr..VirtAddr$GT$17h31f11adb3a7bd330E", scope: !1662, file: !1925, line: 490, type: !2164, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1704, retainedNodes: !2167)
!2164 = !DISubroutineType(types: !2165)
!2165 = !{null, !2166}
!2166 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::addr::VirtAddr", baseType: !64, size: 64, align: 64, dwarfAddressSpace: 0)
!2167 = !{!2168}
!2168 = !DILocalVariable(arg: 1, scope: !2163, file: !1925, line: 490, type: !2166)
!2169 = !DILocation(line: 490, column: 1, scope: !2163)
!2170 = distinct !DISubprogram(name: "drop_in_place<x86_64::addr::VirtAddrNotValid>", linkageName: "_ZN4core3ptr51drop_in_place$LT$x86_64..addr..VirtAddrNotValid$GT$17ha9d2ef499f31f6b5E", scope: !1662, file: !1925, line: 490, type: !2171, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2176, retainedNodes: !2174)
!2171 = !DISubroutineType(types: !2172)
!2172 = !{null, !2173}
!2173 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::addr::VirtAddrNotValid", baseType: !96, size: 64, align: 64, dwarfAddressSpace: 0)
!2174 = !{!2175}
!2175 = !DILocalVariable(arg: 1, scope: !2170, file: !1925, line: 490, type: !2173)
!2176 = !{!2177}
!2177 = !DITemplateTypeParameter(name: "T", type: !96)
!2178 = !DILocation(line: 490, column: 1, scope: !2170)
!2179 = distinct !DISubprogram(name: "drop_in_place<&x86_64::instructions::tlb::Pcid>", linkageName: "_ZN4core3ptr56drop_in_place$LT$$RF$x86_64..instructions..tlb..Pcid$GT$17h8a19a76c99f0b2cbE", scope: !1662, file: !1925, line: 490, type: !2180, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2185, retainedNodes: !2183)
!2180 = !DISubroutineType(types: !2181)
!2181 = !{null, !2182}
!2182 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::instructions::tlb::Pcid", baseType: !386, size: 64, align: 64, dwarfAddressSpace: 0)
!2183 = !{!2184}
!2184 = !DILocalVariable(arg: 1, scope: !2179, file: !1925, line: 490, type: !2182)
!2185 = !{!2186}
!2186 = !DITemplateTypeParameter(name: "T", type: !386)
!2187 = !DILocation(line: 490, column: 1, scope: !2179)
!2188 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::idt::EntryOptions>", linkageName: "_ZN4core3ptr58drop_in_place$LT$x86_64..structures..idt..EntryOptions$GT$17h3be3be2eb3fae44eE", scope: !1662, file: !1925, line: 490, type: !2189, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2194, retainedNodes: !2192)
!2189 = !DISubroutineType(types: !2190)
!2190 = !{null, !2191}
!2191 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::idt::EntryOptions", baseType: !22, size: 64, align: 64, dwarfAddressSpace: 0)
!2192 = !{!2193}
!2193 = !DILocalVariable(arg: 1, scope: !2188, file: !1925, line: 490, type: !2191)
!2194 = !{!2195}
!2195 = !DITemplateTypeParameter(name: "T", type: !22)
!2196 = !DILocation(line: 490, column: 1, scope: !2188)
!2197 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::idt::DescriptorTable>", linkageName: "_ZN4core3ptr61drop_in_place$LT$x86_64..structures..idt..DescriptorTable$GT$17h85ac27ec8e3a339fE", scope: !1662, file: !1925, line: 490, type: !2198, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2203, retainedNodes: !2201)
!2198 = !DISubroutineType(types: !2199)
!2199 = !{null, !2200}
!2200 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::idt::DescriptorTable", baseType: !319, size: 64, align: 64, dwarfAddressSpace: 0)
!2201 = !{!2202}
!2202 = !DILocalVariable(arg: 1, scope: !2197, file: !1925, line: 490, type: !2200)
!2203 = !{!2204}
!2204 = !DITemplateTypeParameter(name: "T", type: !319)
!2205 = !DILocation(line: 490, column: 1, scope: !2197)
!2206 = distinct !DISubprogram(name: "drop_in_place<[x86_64::addr::VirtAddr; 3]>", linkageName: "_ZN4core3ptr64drop_in_place$LT$$u5b$x86_64..addr..VirtAddr$u3b$$u20$3$u5d$$GT$17h6d4dd7bda5ae72f4E", scope: !1662, file: !1925, line: 490, type: !2207, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2212, retainedNodes: !2210)
!2207 = !DISubroutineType(types: !2208)
!2208 = !{null, !2209}
!2209 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut [x86_64::addr::VirtAddr; 3]", baseType: !763, size: 64, align: 64, dwarfAddressSpace: 0)
!2210 = !{!2211}
!2211 = !DILocalVariable(arg: 1, scope: !2206, file: !1925, line: 490, type: !2209)
!2212 = !{!2213}
!2213 = !DITemplateTypeParameter(name: "T", type: !763)
!2214 = !DILocation(line: 490, column: 1, scope: !2206)
!2215 = distinct !DISubprogram(name: "drop_in_place<[x86_64::addr::VirtAddr; 7]>", linkageName: "_ZN4core3ptr64drop_in_place$LT$$u5b$x86_64..addr..VirtAddr$u3b$$u20$7$u5d$$GT$17hed3fb2b87ae670b7E", scope: !1662, file: !1925, line: 490, type: !2216, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2221, retainedNodes: !2219)
!2216 = !DISubroutineType(types: !2217)
!2217 = !{null, !2218}
!2218 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut [x86_64::addr::VirtAddr; 7]", baseType: !772, size: 64, align: 64, dwarfAddressSpace: 0)
!2219 = !{!2220}
!2220 = !DILocalVariable(arg: 1, scope: !2215, file: !1925, line: 490, type: !2218)
!2221 = !{!2222}
!2222 = !DITemplateTypeParameter(name: "T", type: !772)
!2223 = !DILocation(line: 490, column: 1, scope: !2215)
!2224 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::paging::mapper::MappedFrame>", linkageName: "_ZN4core3ptr68drop_in_place$LT$x86_64..structures..paging..mapper..MappedFrame$GT$17ha298feb08fe80656E", scope: !1662, file: !1925, line: 490, type: !2225, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2230, retainedNodes: !2228)
!2225 = !DISubroutineType(types: !2226)
!2226 = !{null, !2227}
!2227 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::paging::mapper::MappedFrame", baseType: !656, size: 64, align: 64, dwarfAddressSpace: 0)
!2228 = !{!2229}
!2229 = !DILocalVariable(arg: 1, scope: !2224, file: !1925, line: 490, type: !2227)
!2230 = !{!2231}
!2231 = !DITemplateTypeParameter(name: "T", type: !656)
!2232 = !DILocation(line: 490, column: 1, scope: !2224)
!2233 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>>", linkageName: "_ZN4core3ptr69drop_in_place$LT$$RF$x86_64..structures..paging..frame..PhysFrame$GT$17h14640ca1284c6fe5E", scope: !1662, file: !1925, line: 490, type: !2234, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2239, retainedNodes: !2237)
!2234 = !DISubroutineType(types: !2235)
!2235 = !{null, !2236}
!2236 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>", baseType: !746, size: 64, align: 64, dwarfAddressSpace: 0)
!2237 = !{!2238}
!2238 = !DILocalVariable(arg: 1, scope: !2233, file: !1925, line: 490, type: !2236)
!2239 = !{!2240}
!2240 = !DITemplateTypeParameter(name: "T", type: !746)
!2241 = !DILocation(line: 490, column: 1, scope: !2233)
!2242 = distinct !DISubprogram(name: "drop_in_place<x86_64::structures::paging::page_table::PageTableFlags>", linkageName: "_ZN4core3ptr75drop_in_place$LT$x86_64..structures..paging..page_table..PageTableFlags$GT$17h1391013c3cc6548bE", scope: !1662, file: !1925, line: 490, type: !2243, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1267, retainedNodes: !2246)
!2243 = !DISubroutineType(types: !2244)
!2244 = !{null, !2245}
!2245 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::paging::page_table::PageTableFlags", baseType: !366, size: 64, align: 64, dwarfAddressSpace: 0)
!2246 = !{!2247}
!2247 = !DILocalVariable(arg: 1, scope: !2242, file: !1925, line: 490, type: !2245)
!2248 = !DILocation(line: 490, column: 1, scope: !2242)
!2249 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableEntry$GT$17h14f2f778e3458a2dE", scope: !1662, file: !1925, line: 490, type: !2250, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1739, retainedNodes: !2253)
!2250 = !DISubroutineType(types: !2251)
!2251 = !{null, !2252}
!2252 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::paging::page_table::PageTableEntry", baseType: !73, size: 64, align: 64, dwarfAddressSpace: 0)
!2253 = !{!2254}
!2254 = !DILocalVariable(arg: 1, scope: !2249, file: !1925, line: 490, type: !2252)
!2255 = !DILocation(line: 490, column: 1, scope: !2249)
!2256 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::paging::page_table::PageTableFlags>", linkageName: "_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableFlags$GT$17hfa2e892152b85d7aE", scope: !1662, file: !1925, line: 490, type: !2257, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2262, retainedNodes: !2260)
!2257 = !DISubroutineType(types: !2258)
!2258 = !{null, !2259}
!2259 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::paging::page_table::PageTableFlags", baseType: !719, size: 64, align: 64, dwarfAddressSpace: 0)
!2260 = !{!2261}
!2261 = !DILocalVariable(arg: 1, scope: !2256, file: !1925, line: 490, type: !2259)
!2262 = !{!2263}
!2263 = !DITemplateTypeParameter(name: "T", type: !719)
!2264 = !DILocation(line: 490, column: 1, scope: !2256)
!2265 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::paging::page_table::PageTableIndex>", linkageName: "_ZN4core3ptr79drop_in_place$LT$$RF$x86_64..structures..paging..page_table..PageTableIndex$GT$17hcf196e1dc5602655E", scope: !1662, file: !1925, line: 490, type: !2266, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2271, retainedNodes: !2269)
!2266 = !DISubroutineType(types: !2267)
!2267 = !{null, !2268}
!2268 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::paging::page_table::PageTableIndex", baseType: !635, size: 64, align: 64, dwarfAddressSpace: 0)
!2269 = !{!2270}
!2270 = !DILocalVariable(arg: 1, scope: !2265, file: !1925, line: 490, type: !2268)
!2271 = !{!2272}
!2272 = !DITemplateTypeParameter(name: "T", type: !635)
!2273 = !DILocation(line: 490, column: 1, scope: !2265)
!2274 = distinct !DISubprogram(name: "runtime_impl", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null12runtime_impl17h6937afe8db8bd80cE", scope: !2276, file: !2275, line: 35, type: !2279, scopeLine: 35, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !2282)
!2275 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/ptr/mut_ptr.rs", directory: "", checksumkind: CSK_MD5, checksum: "8f9c2a68da2d937402d223242416154f")
!2276 = !DINamespace(name: "is_null", scope: !2277)
!2277 = !DINamespace(name: "{impl#0}", scope: !2278)
!2278 = !DINamespace(name: "mut_ptr", scope: !1662)
!2279 = !DISubroutineType(types: !2280)
!2280 = !{!310, !2281}
!2281 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut u8", baseType: !119, size: 64, align: 64, dwarfAddressSpace: 0)
!2282 = !{!2283}
!2283 = !DILocalVariable(name: "ptr", arg: 1, scope: !2274, file: !2275, line: 35, type: !2281)
!2284 = !DILocation(line: 35, column: 25, scope: !2274)
!2285 = !DILocalVariable(name: "self", arg: 1, scope: !2286, file: !2275, line: 209, type: !2281)
!2286 = distinct !DISubprogram(name: "addr<u8>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$4addr17h128ce85b1fda3cdfE", scope: !2277, file: !2275, line: 209, type: !2287, scopeLine: 209, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2290, retainedNodes: !2289)
!2287 = !DISubroutineType(types: !2288)
!2288 = !{!9, !2281}
!2289 = !{!2285}
!2290 = !{!2291}
!2291 = !DITemplateTypeParameter(name: "T", type: !119)
!2292 = !DILocation(line: 209, column: 17, scope: !2286, inlinedAt: !2293)
!2293 = distinct !DILocation(line: 36, column: 13, scope: !2274)
!2294 = !DILocalVariable(name: "self", arg: 1, scope: !2295, file: !2275, line: 57, type: !2281)
!2295 = distinct !DISubprogram(name: "cast<u8, ()>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$4cast17h10602a6e9548523fE", scope: !2277, file: !2275, line: 57, type: !2296, scopeLine: 57, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2300, retainedNodes: !2299)
!2296 = !DISubroutineType(types: !2297)
!2297 = !{!2298, !2281}
!2298 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut ()", baseType: !7, size: 64, align: 64, dwarfAddressSpace: 0)
!2299 = !{!2294}
!2300 = !{!2291, !2301}
!2301 = !DITemplateTypeParameter(name: "U", type: !7)
!2302 = !DILocation(line: 57, column: 26, scope: !2295, inlinedAt: !2303)
!2303 = distinct !DILocation(line: 213, column: 33, scope: !2286, inlinedAt: !2293)
!2304 = !DILocation(line: 213, column: 18, scope: !2286, inlinedAt: !2293)
!2305 = !DILocation(line: 36, column: 13, scope: !2274)
!2306 = !DILocation(line: 37, column: 10, scope: !2274)
!2307 = distinct !DISubprogram(name: "is_null<u64>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h0c778fc137350477E", scope: !2277, file: !2275, line: 33, type: !2308, scopeLine: 33, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1120, retainedNodes: !2310)
!2308 = !DISubroutineType(types: !2309)
!2309 = !{!310, !2057}
!2310 = !{!2311}
!2311 = !DILocalVariable(name: "self", arg: 1, scope: !2307, file: !2275, line: 33, type: !2057)
!2312 = !DILocation(line: 33, column: 26, scope: !2307)
!2313 = !DILocation(line: 50, column: 36, scope: !2307)
!2314 = !DILocation(line: 50, column: 18, scope: !2307)
!2315 = !DILocation(line: 51, column: 6, scope: !2307)
!2316 = distinct !DISubprogram(name: "is_null<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h6cd114e5f52f0653E", scope: !2277, file: !2275, line: 33, type: !2317, scopeLine: 33, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1281, retainedNodes: !2320)
!2317 = !DISubroutineType(types: !2318)
!2318 = !{!310, !2319}
!2319 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::paging::page_table::PageTableEntry", baseType: !74, size: 64, align: 64, dwarfAddressSpace: 0)
!2320 = !{!2321}
!2321 = !DILocalVariable(name: "self", arg: 1, scope: !2316, file: !2275, line: 33, type: !2319)
!2322 = !DILocation(line: 33, column: 26, scope: !2316)
!2323 = !DILocation(line: 50, column: 36, scope: !2316)
!2324 = !DILocation(line: 50, column: 18, scope: !2316)
!2325 = !DILocation(line: 51, column: 6, scope: !2316)
!2326 = distinct !DISubprogram(name: "is_null<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h9a93812dc4eccaa4E", scope: !2277, file: !2275, line: 33, type: !2327, scopeLine: 33, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !2329)
!2327 = !DISubroutineType(types: !2328)
!2328 = !{!310, !2141}
!2329 = !{!2330}
!2330 = !DILocalVariable(name: "self", arg: 1, scope: !2326, file: !2275, line: 33, type: !2141)
!2331 = !DILocation(line: 33, column: 26, scope: !2326)
!2332 = !DILocation(line: 50, column: 36, scope: !2326)
!2333 = !DILocation(line: 50, column: 18, scope: !2326)
!2334 = !DILocation(line: 51, column: 6, scope: !2326)
!2335 = distinct !DISubprogram(name: "is_null<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17had3c338e09489d49E", scope: !2277, file: !2275, line: 33, type: !2336, scopeLine: 33, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1153, retainedNodes: !2338)
!2336 = !DISubroutineType(types: !2337)
!2337 = !{!310, !1955}
!2338 = !{!2339}
!2339 = !DILocalVariable(name: "self", arg: 1, scope: !2335, file: !2275, line: 33, type: !1955)
!2340 = !DILocation(line: 33, column: 26, scope: !2335)
!2341 = !DILocation(line: 50, column: 36, scope: !2335)
!2342 = !DILocation(line: 50, column: 18, scope: !2335)
!2343 = !DILocation(line: 51, column: 6, scope: !2335)
!2344 = distinct !DISubprogram(name: "drop_in_place<&mut x86_64::structures::paging::page_table::PageTable>", linkageName: "_ZN4core3ptr82drop_in_place$LT$$RF$mut$u20$x86_64..structures..paging..page_table..PageTable$GT$17h6721da0805d3e66cE", scope: !1662, file: !1925, line: 490, type: !2345, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1295, retainedNodes: !2348)
!2345 = !DISubroutineType(types: !2346)
!2346 = !{null, !2347}
!2347 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &mut x86_64::structures::paging::page_table::PageTable", baseType: !590, size: 64, align: 64, dwarfAddressSpace: 0)
!2348 = !{!2349}
!2349 = !DILocalVariable(arg: 1, scope: !2344, file: !1925, line: 490, type: !2347)
!2350 = !DILocation(line: 490, column: 1, scope: !2344)
!2351 = distinct !DISubprogram(name: "drop_in_place<&&mut x86_64::structures::paging::page_table::PageTable>", linkageName: "_ZN4core3ptr86drop_in_place$LT$$RF$$RF$mut$u20$x86_64..structures..paging..page_table..PageTable$GT$17h681fdf3a9e2516b0E", scope: !1662, file: !1925, line: 490, type: !2352, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2357, retainedNodes: !2355)
!2352 = !DISubroutineType(types: !2353)
!2353 = !{null, !2354}
!2354 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &&mut x86_64::structures::paging::page_table::PageTable", baseType: !589, size: 64, align: 64, dwarfAddressSpace: 0)
!2355 = !{!2356}
!2356 = !DILocalVariable(arg: 1, scope: !2351, file: !1925, line: 490, type: !2354)
!2357 = !{!2358}
!2358 = !DITemplateTypeParameter(name: "T", type: !589)
!2359 = !DILocation(line: 490, column: 1, scope: !2351)
!2360 = distinct !DISubprogram(name: "from_raw_parts<u64>", linkageName: "_ZN4core3ptr8metadata14from_raw_parts17h0cf56f19d807a86eE", scope: !2362, file: !2361, line: 111, type: !2363, scopeLine: 111, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1120, retainedNodes: !2365)
!2361 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/ptr/metadata.rs", directory: "", checksumkind: CSK_MD5, checksum: "1e1a461bde75de7a93357ca7e628f393")
!2362 = !DINamespace(name: "metadata", scope: !1662)
!2363 = !DISubroutineType(types: !2364)
!2364 = !{!1770, !6, !7}
!2365 = !{!2366, !2367}
!2366 = !DILocalVariable(name: "data_address", arg: 1, scope: !2360, file: !2361, line: 112, type: !6)
!2367 = !DILocalVariable(name: "metadata", arg: 2, scope: !2360, file: !2361, line: 113, type: !7)
!2368 = !DILocation(line: 112, column: 5, scope: !2360)
!2369 = !DILocation(line: 113, column: 5, scope: !2360)
!2370 = !DILocation(line: 118, column: 36, scope: !2360)
!2371 = !DILocation(line: 118, column: 14, scope: !2360)
!2372 = !DILocation(line: 119, column: 2, scope: !2360)
!2373 = distinct !DISubprogram(name: "from_raw_parts<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr8metadata14from_raw_parts17h1ff57bb4eed98618E", scope: !2362, file: !2361, line: 111, type: !2374, scopeLine: 111, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1281, retainedNodes: !2376)
!2374 = !DISubroutineType(types: !2375)
!2375 = !{!1735, !6, !7}
!2376 = !{!2377, !2378}
!2377 = !DILocalVariable(name: "data_address", arg: 1, scope: !2373, file: !2361, line: 112, type: !6)
!2378 = !DILocalVariable(name: "metadata", arg: 2, scope: !2373, file: !2361, line: 113, type: !7)
!2379 = !DILocation(line: 112, column: 5, scope: !2373)
!2380 = !DILocation(line: 113, column: 5, scope: !2373)
!2381 = !DILocation(line: 118, column: 36, scope: !2373)
!2382 = !DILocation(line: 118, column: 14, scope: !2373)
!2383 = !DILocation(line: 119, column: 2, scope: !2373)
!2384 = distinct !DISubprogram(name: "from_raw_parts<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr8metadata14from_raw_parts17h79d93be3287a25f7E", scope: !2362, file: !2361, line: 111, type: !2385, scopeLine: 111, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !2387)
!2385 = !DISubroutineType(types: !2386)
!2386 = !{!1700, !6, !7}
!2387 = !{!2388, !2389}
!2388 = !DILocalVariable(name: "data_address", arg: 1, scope: !2384, file: !2361, line: 112, type: !6)
!2389 = !DILocalVariable(name: "metadata", arg: 2, scope: !2384, file: !2361, line: 113, type: !7)
!2390 = !DILocation(line: 112, column: 5, scope: !2384)
!2391 = !DILocation(line: 113, column: 5, scope: !2384)
!2392 = !DILocation(line: 118, column: 36, scope: !2384)
!2393 = !DILocation(line: 118, column: 14, scope: !2384)
!2394 = !DILocation(line: 119, column: 2, scope: !2384)
!2395 = distinct !DISubprogram(name: "from_raw_parts<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr8metadata14from_raw_parts17hb201f24527c65e89E", scope: !2362, file: !2361, line: 111, type: !2396, scopeLine: 111, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1153, retainedNodes: !2398)
!2396 = !DISubroutineType(types: !2397)
!2397 = !{!1665, !6, !7}
!2398 = !{!2399, !2400}
!2399 = !DILocalVariable(name: "data_address", arg: 1, scope: !2395, file: !2361, line: 112, type: !6)
!2400 = !DILocalVariable(name: "metadata", arg: 2, scope: !2395, file: !2361, line: 113, type: !7)
!2401 = !DILocation(line: 112, column: 5, scope: !2395)
!2402 = !DILocation(line: 113, column: 5, scope: !2395)
!2403 = !DILocation(line: 118, column: 36, scope: !2395)
!2404 = !DILocation(line: 118, column: 14, scope: !2395)
!2405 = !DILocation(line: 119, column: 2, scope: !2395)
!2406 = distinct !DISubprogram(name: "metadata<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr8metadata8metadata17h3b0d93444b25d986E", scope: !2362, file: !2361, line: 94, type: !2407, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !2409)
!2407 = !DISubroutineType(types: !2408)
!2408 = !{null, !1700}
!2409 = !{!2410}
!2410 = !DILocalVariable(name: "ptr", arg: 1, scope: !2406, file: !2361, line: 94, type: !1700)
!2411 = !DILocation(line: 94, column: 34, scope: !2406)
!2412 = !DILocation(line: 98, column: 14, scope: !2406)
!2413 = !DILocation(line: 99, column: 2, scope: !2406)
!2414 = distinct !DISubprogram(name: "metadata<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr8metadata8metadata17h743fcb83d5522d93E", scope: !2362, file: !2361, line: 94, type: !2415, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1281, retainedNodes: !2417)
!2415 = !DISubroutineType(types: !2416)
!2416 = !{null, !1735}
!2417 = !{!2418}
!2418 = !DILocalVariable(name: "ptr", arg: 1, scope: !2414, file: !2361, line: 94, type: !1735)
!2419 = !DILocation(line: 94, column: 34, scope: !2414)
!2420 = !DILocation(line: 98, column: 14, scope: !2414)
!2421 = !DILocation(line: 99, column: 2, scope: !2414)
!2422 = distinct !DISubprogram(name: "metadata<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr8metadata8metadata17hc9958bd0e4ffcf5cE", scope: !2362, file: !2361, line: 94, type: !2423, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1153, retainedNodes: !2425)
!2423 = !DISubroutineType(types: !2424)
!2424 = !{null, !1665}
!2425 = !{!2426}
!2426 = !DILocalVariable(name: "ptr", arg: 1, scope: !2422, file: !2361, line: 94, type: !1665)
!2427 = !DILocation(line: 94, column: 34, scope: !2422)
!2428 = !DILocation(line: 98, column: 14, scope: !2422)
!2429 = !DILocation(line: 99, column: 2, scope: !2422)
!2430 = distinct !DISubprogram(name: "metadata<u64>", linkageName: "_ZN4core3ptr8metadata8metadata17hf0c5166809e4a17bE", scope: !2362, file: !2361, line: 94, type: !2431, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1120, retainedNodes: !2433)
!2431 = !DISubroutineType(types: !2432)
!2432 = !{null, !1770}
!2433 = !{!2434}
!2434 = !DILocalVariable(name: "ptr", arg: 1, scope: !2430, file: !2361, line: 94, type: !1770)
!2435 = !DILocation(line: 94, column: 34, scope: !2430)
!2436 = !DILocation(line: 98, column: 14, scope: !2430)
!2437 = !DILocation(line: 99, column: 2, scope: !2430)
!2438 = distinct !DISubprogram(name: "new_unchecked<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17hab1f25dc722ddcd5E", scope: !1732, file: !2439, line: 197, type: !2440, scopeLine: 197, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1281, retainedNodes: !2442)
!2439 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/ptr/non_null.rs", directory: "", checksumkind: CSK_MD5, checksum: "489a545a71841a1f316d99c11467aaa5")
!2440 = !DISubroutineType(types: !2441)
!2441 = !{!1732, !2319}
!2442 = !{!2443}
!2443 = !DILocalVariable(name: "ptr", arg: 1, scope: !2438, file: !2439, line: 197, type: !2319)
!2444 = !DILocation(line: 197, column: 39, scope: !2438)
!2445 = !DILocation(line: 200, column: 13, scope: !2438)
!2446 = !DILocalVariable(name: "ptr", arg: 1, scope: !2447, file: !2448, line: 2218, type: !2319)
!2447 = distinct !DISubprogram(name: "runtime<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h616c50aeb42841b0E", scope: !2449, file: !2448, line: 2218, type: !2451, scopeLine: 2218, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1281, retainedNodes: !2453)
!2448 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/intrinsics.rs", directory: "", checksumkind: CSK_MD5, checksum: "9636877b7f12d537541e2836c747da25")
!2449 = !DINamespace(name: "new_unchecked", scope: !2450)
!2450 = !DINamespace(name: "{impl#3}", scope: !1661)
!2451 = !DISubroutineType(types: !2452)
!2452 = !{null, !2319}
!2453 = !{!2446}
!2454 = !DILocation(line: 2218, column: 39, scope: !2447, inlinedAt: !2455)
!2455 = distinct !DILocation(line: 200, column: 13, scope: !2438)
!2456 = !DILocation(line: 200, column: 134, scope: !2457, inlinedAt: !2455)
!2457 = !DILexicalBlockFile(scope: !2447, file: !2439, discriminator: 0)
!2458 = !DILocation(line: 200, column: 133, scope: !2457, inlinedAt: !2455)
!2459 = !DILocation(line: 2219, column: 20, scope: !2447, inlinedAt: !2455)
!2460 = !DILocation(line: 2221, column: 21, scope: !2447, inlinedAt: !2455)
!2461 = !DILocation(line: 201, column: 13, scope: !2438)
!2462 = !DILocation(line: 203, column: 6, scope: !2438)
!2463 = distinct !DISubprogram(name: "new_unchecked<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17hd8c293af78777042E", scope: !1697, file: !2439, line: 197, type: !2464, scopeLine: 197, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !2466)
!2464 = !DISubroutineType(types: !2465)
!2465 = !{!1697, !2141}
!2466 = !{!2467}
!2467 = !DILocalVariable(name: "ptr", arg: 1, scope: !2463, file: !2439, line: 197, type: !2141)
!2468 = !DILocation(line: 197, column: 39, scope: !2463)
!2469 = !DILocation(line: 200, column: 13, scope: !2463)
!2470 = !DILocalVariable(name: "ptr", arg: 1, scope: !2471, file: !2448, line: 2218, type: !2141)
!2471 = distinct !DISubprogram(name: "runtime<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h3e78f54dab8bba1aE", scope: !2449, file: !2448, line: 2218, type: !2139, scopeLine: 2218, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !2472)
!2472 = !{!2470}
!2473 = !DILocation(line: 2218, column: 39, scope: !2471, inlinedAt: !2474)
!2474 = distinct !DILocation(line: 200, column: 13, scope: !2463)
!2475 = !DILocation(line: 200, column: 134, scope: !2476, inlinedAt: !2474)
!2476 = !DILexicalBlockFile(scope: !2471, file: !2439, discriminator: 0)
!2477 = !DILocation(line: 200, column: 133, scope: !2476, inlinedAt: !2474)
!2478 = !DILocation(line: 2219, column: 20, scope: !2471, inlinedAt: !2474)
!2479 = !DILocation(line: 2221, column: 21, scope: !2471, inlinedAt: !2474)
!2480 = !DILocation(line: 201, column: 13, scope: !2463)
!2481 = !DILocation(line: 203, column: 6, scope: !2463)
!2482 = distinct !DISubprogram(name: "new_unchecked<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17he635f73b27eab3ffE", scope: !1660, file: !2439, line: 197, type: !2483, scopeLine: 197, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1153, retainedNodes: !2485)
!2483 = !DISubroutineType(types: !2484)
!2484 = !{!1660, !1955}
!2485 = !{!2486}
!2486 = !DILocalVariable(name: "ptr", arg: 1, scope: !2482, file: !2439, line: 197, type: !1955)
!2487 = !DILocation(line: 197, column: 39, scope: !2482)
!2488 = !DILocation(line: 200, column: 13, scope: !2482)
!2489 = !DILocalVariable(name: "ptr", arg: 1, scope: !2490, file: !2448, line: 2218, type: !1955)
!2490 = distinct !DISubprogram(name: "runtime<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17hef2dd21c1600dcecE", scope: !2449, file: !2448, line: 2218, type: !1953, scopeLine: 2218, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1153, retainedNodes: !2491)
!2491 = !{!2489}
!2492 = !DILocation(line: 2218, column: 39, scope: !2490, inlinedAt: !2493)
!2493 = distinct !DILocation(line: 200, column: 13, scope: !2482)
!2494 = !DILocation(line: 200, column: 134, scope: !2495, inlinedAt: !2493)
!2495 = !DILexicalBlockFile(scope: !2490, file: !2439, discriminator: 0)
!2496 = !DILocation(line: 200, column: 133, scope: !2495, inlinedAt: !2493)
!2497 = !DILocation(line: 2219, column: 20, scope: !2490, inlinedAt: !2493)
!2498 = !DILocation(line: 2221, column: 21, scope: !2490, inlinedAt: !2493)
!2499 = !DILocation(line: 201, column: 13, scope: !2482)
!2500 = !DILocation(line: 203, column: 6, scope: !2482)
!2501 = distinct !DISubprogram(name: "new_unchecked<u64>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked17hfa4f51e0ba46f73eE", scope: !1767, file: !2439, line: 197, type: !2502, scopeLine: 197, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1120, retainedNodes: !2504)
!2502 = !DISubroutineType(types: !2503)
!2503 = !{!1767, !2057}
!2504 = !{!2505}
!2505 = !DILocalVariable(name: "ptr", arg: 1, scope: !2501, file: !2439, line: 197, type: !2057)
!2506 = !DILocation(line: 197, column: 39, scope: !2501)
!2507 = !DILocation(line: 200, column: 13, scope: !2501)
!2508 = !DILocalVariable(name: "ptr", arg: 1, scope: !2509, file: !2448, line: 2218, type: !2057)
!2509 = distinct !DISubprogram(name: "runtime<u64>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$13new_unchecked7runtime17h5dbebae59ca9f890E", scope: !2449, file: !2448, line: 2218, type: !2055, scopeLine: 2218, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1120, retainedNodes: !2510)
!2510 = !{!2508}
!2511 = !DILocation(line: 2218, column: 39, scope: !2509, inlinedAt: !2512)
!2512 = distinct !DILocation(line: 200, column: 13, scope: !2501)
!2513 = !DILocation(line: 200, column: 134, scope: !2514, inlinedAt: !2512)
!2514 = !DILexicalBlockFile(scope: !2509, file: !2439, discriminator: 0)
!2515 = !DILocation(line: 200, column: 133, scope: !2514, inlinedAt: !2512)
!2516 = !DILocation(line: 2219, column: 20, scope: !2509, inlinedAt: !2512)
!2517 = !DILocation(line: 2221, column: 21, scope: !2509, inlinedAt: !2512)
!2518 = !DILocation(line: 201, column: 13, scope: !2501)
!2519 = !DILocation(line: 203, column: 6, scope: !2501)
!2520 = distinct !DISubprogram(name: "drop_in_place<&x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", linkageName: "_ZN4core3ptr90drop_in_place$LT$$RF$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$GT$17h3e9c5612331e2c61E", scope: !1662, file: !1925, line: 490, type: !2521, scopeLine: 490, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2526, retainedNodes: !2524)
!2521 = !DISubroutineType(types: !2522)
!2522 = !{null, !2523}
!2523 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut &x86_64::structures::paging::mapper::offset_page_table::PhysOffset", baseType: !605, size: 64, align: 64, dwarfAddressSpace: 0)
!2524 = !{!2525}
!2525 = !DILocalVariable(arg: 1, scope: !2520, file: !1925, line: 490, type: !2523)
!2526 = !{!2527}
!2527 = !DITemplateTypeParameter(name: "T", type: !605)
!2528 = !DILocation(line: 490, column: 1, scope: !2520)
!2529 = distinct !DISubprogram(name: "with_metadata_of<u8, x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17h4c9b4d05967ff4acE", scope: !2531, file: !2530, line: 94, type: !2533, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2539, retainedNodes: !2536)
!2530 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/ptr/const_ptr.rs", directory: "", checksumkind: CSK_MD5, checksum: "310ccb1a5479a9302756ed4297f2c8bd")
!2531 = !DINamespace(name: "{impl#0}", scope: !2532)
!2532 = !DINamespace(name: "const_ptr", scope: !1662)
!2533 = !DISubroutineType(types: !2534)
!2534 = !{!1735, !2535, !1735}
!2535 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*const u8", baseType: !119, size: 64, align: 64, dwarfAddressSpace: 0)
!2536 = !{!2537, !2538}
!2537 = !DILocalVariable(name: "self", arg: 1, scope: !2529, file: !2530, line: 94, type: !2535)
!2538 = !DILocalVariable(name: "meta", arg: 2, scope: !2529, file: !2530, line: 94, type: !1735)
!2539 = !{!2291, !2540}
!2540 = !DITemplateTypeParameter(name: "U", type: !74)
!2541 = !DILocation(line: 94, column: 38, scope: !2529)
!2542 = !DILocation(line: 94, column: 44, scope: !2529)
!2543 = !DILocation(line: 98, column: 48, scope: !2529)
!2544 = !DILocation(line: 98, column: 9, scope: !2529)
!2545 = !DILocation(line: 99, column: 6, scope: !2529)
!2546 = distinct !DISubprogram(name: "with_metadata_of<u8, x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17h7a7663450e14b39fE", scope: !2531, file: !2530, line: 94, type: !2547, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2552, retainedNodes: !2549)
!2547 = !DISubroutineType(types: !2548)
!2548 = !{!1665, !2535, !1665}
!2549 = !{!2550, !2551}
!2550 = !DILocalVariable(name: "self", arg: 1, scope: !2546, file: !2530, line: 94, type: !2535)
!2551 = !DILocalVariable(name: "meta", arg: 2, scope: !2546, file: !2530, line: 94, type: !1665)
!2552 = !{!2291, !2553}
!2553 = !DITemplateTypeParameter(name: "U", type: !13)
!2554 = !DILocation(line: 94, column: 38, scope: !2546)
!2555 = !DILocation(line: 94, column: 44, scope: !2546)
!2556 = !DILocation(line: 98, column: 48, scope: !2546)
!2557 = !DILocation(line: 98, column: 9, scope: !2546)
!2558 = !DILocation(line: 99, column: 6, scope: !2546)
!2559 = distinct !DISubprogram(name: "with_metadata_of<u8, x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17hbad9cc700bc9cd76E", scope: !2531, file: !2530, line: 94, type: !2560, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2565, retainedNodes: !2562)
!2560 = !DISubroutineType(types: !2561)
!2561 = !{!1700, !2535, !1700}
!2562 = !{!2563, !2564}
!2563 = !DILocalVariable(name: "self", arg: 1, scope: !2559, file: !2530, line: 94, type: !2535)
!2564 = !DILocalVariable(name: "meta", arg: 2, scope: !2559, file: !2530, line: 94, type: !1700)
!2565 = !{!2291, !2566}
!2566 = !DITemplateTypeParameter(name: "U", type: !45)
!2567 = !DILocation(line: 94, column: 38, scope: !2559)
!2568 = !DILocation(line: 94, column: 44, scope: !2559)
!2569 = !DILocation(line: 98, column: 48, scope: !2559)
!2570 = !DILocation(line: 98, column: 9, scope: !2559)
!2571 = !DILocation(line: 99, column: 6, scope: !2559)
!2572 = distinct !DISubprogram(name: "with_metadata_of<u8, u64>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$16with_metadata_of17hbadf305e1eb62b25E", scope: !2531, file: !2530, line: 94, type: !2573, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2578, retainedNodes: !2575)
!2573 = !DISubroutineType(types: !2574)
!2574 = !{!1770, !2535, !1770}
!2575 = !{!2576, !2577}
!2576 = !DILocalVariable(name: "self", arg: 1, scope: !2572, file: !2530, line: 94, type: !2535)
!2577 = !DILocalVariable(name: "meta", arg: 2, scope: !2572, file: !2530, line: 94, type: !1770)
!2578 = !{!2291, !2579}
!2579 = !DITemplateTypeParameter(name: "U", type: !49)
!2580 = !DILocation(line: 94, column: 38, scope: !2572)
!2581 = !DILocation(line: 94, column: 44, scope: !2572)
!2582 = !DILocation(line: 98, column: 48, scope: !2572)
!2583 = !DILocation(line: 98, column: 9, scope: !2572)
!2584 = !DILocation(line: 99, column: 6, scope: !2572)
!2585 = distinct !DISubprogram(name: "runtime_impl", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null12runtime_impl17h905402eacd653ce0E", scope: !2586, file: !2530, line: 36, type: !2587, scopeLine: 36, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !2589)
!2586 = !DINamespace(name: "is_null", scope: !2531)
!2587 = !DISubroutineType(types: !2588)
!2588 = !{!310, !2535}
!2589 = !{!2590}
!2590 = !DILocalVariable(name: "ptr", arg: 1, scope: !2585, file: !2530, line: 36, type: !2535)
!2591 = !DILocation(line: 36, column: 25, scope: !2585)
!2592 = !DILocalVariable(name: "self", arg: 1, scope: !2593, file: !2530, line: 203, type: !2535)
!2593 = distinct !DISubprogram(name: "addr<u8>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$4addr17hd7f8f8873e7d9f41E", scope: !2531, file: !2530, line: 203, type: !2594, scopeLine: 203, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2290, retainedNodes: !2596)
!2594 = !DISubroutineType(types: !2595)
!2595 = !{!9, !2535}
!2596 = !{!2592}
!2597 = !DILocation(line: 203, column: 17, scope: !2593, inlinedAt: !2598)
!2598 = distinct !DILocation(line: 37, column: 13, scope: !2585)
!2599 = !DILocalVariable(name: "self", arg: 1, scope: !2600, file: !2530, line: 58, type: !2535)
!2600 = distinct !DISubprogram(name: "cast<u8, ()>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$4cast17hbd775e933634aca1E", scope: !2531, file: !2530, line: 58, type: !2601, scopeLine: 58, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2300, retainedNodes: !2603)
!2601 = !DISubroutineType(types: !2602)
!2602 = !{!6, !2535}
!2603 = !{!2599}
!2604 = !DILocation(line: 58, column: 26, scope: !2600, inlinedAt: !2605)
!2605 = distinct !DILocation(line: 207, column: 33, scope: !2593, inlinedAt: !2598)
!2606 = !DILocation(line: 207, column: 18, scope: !2593, inlinedAt: !2598)
!2607 = !DILocation(line: 37, column: 13, scope: !2585)
!2608 = !DILocation(line: 38, column: 10, scope: !2585)
!2609 = distinct !DISubprogram(name: "is_null<u64>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h5025a12dff5214faE", scope: !2531, file: !2530, line: 34, type: !2610, scopeLine: 34, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1120, retainedNodes: !2612)
!2610 = !DISubroutineType(types: !2611)
!2611 = !{!310, !1770}
!2612 = !{!2613}
!2613 = !DILocalVariable(name: "self", arg: 1, scope: !2609, file: !2530, line: 34, type: !1770)
!2614 = !DILocation(line: 34, column: 26, scope: !2609)
!2615 = !DILocation(line: 51, column: 36, scope: !2609)
!2616 = !DILocation(line: 51, column: 18, scope: !2609)
!2617 = !DILocation(line: 52, column: 6, scope: !2609)
!2618 = distinct !DISubprogram(name: "is_null<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h84155ae6b59d2475E", scope: !2531, file: !2530, line: 34, type: !2619, scopeLine: 34, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1281, retainedNodes: !2621)
!2619 = !DISubroutineType(types: !2620)
!2620 = !{!310, !1735}
!2621 = !{!2622}
!2622 = !DILocalVariable(name: "self", arg: 1, scope: !2618, file: !2530, line: 34, type: !1735)
!2623 = !DILocation(line: 34, column: 26, scope: !2618)
!2624 = !DILocation(line: 51, column: 36, scope: !2618)
!2625 = !DILocation(line: 51, column: 18, scope: !2618)
!2626 = !DILocation(line: 52, column: 6, scope: !2618)
!2627 = distinct !DISubprogram(name: "is_null<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17h951648f8fe97c082E", scope: !2531, file: !2530, line: 34, type: !2628, scopeLine: 34, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !2630)
!2628 = !DISubroutineType(types: !2629)
!2629 = !{!310, !1700}
!2630 = !{!2631}
!2631 = !DILocalVariable(name: "self", arg: 1, scope: !2627, file: !2530, line: 34, type: !1700)
!2632 = !DILocation(line: 34, column: 26, scope: !2627)
!2633 = !DILocation(line: 51, column: 36, scope: !2627)
!2634 = !DILocation(line: 51, column: 18, scope: !2627)
!2635 = !DILocation(line: 52, column: 6, scope: !2627)
!2636 = distinct !DISubprogram(name: "is_null<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$7is_null17hb4ec37260932f47aE", scope: !2531, file: !2530, line: 34, type: !2637, scopeLine: 34, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1153, retainedNodes: !2639)
!2637 = !DISubroutineType(types: !2638)
!2638 = !{!310, !1665}
!2639 = !{!2640}
!2640 = !DILocalVariable(name: "self", arg: 1, scope: !2636, file: !2530, line: 34, type: !1665)
!2641 = !DILocation(line: 34, column: 26, scope: !2636)
!2642 = !DILocation(line: 51, column: 36, scope: !2636)
!2643 = !DILocation(line: 51, column: 18, scope: !2636)
!2644 = !DILocation(line: 52, column: 6, scope: !2636)
!2645 = distinct !DISubprogram(name: "fmt<x86_64::addr::VirtAddr, 7>", linkageName: "_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17h079bfd1c0aab57e3E", scope: !2647, file: !2646, line: 313, type: !2649, scopeLine: 313, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !2652)
!2646 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/array/mod.rs", directory: "", checksumkind: CSK_MD5, checksum: "a3c36e35ceb67ad777a82e040f0657ec")
!2647 = !DINamespace(name: "{impl#12}", scope: !2648)
!2648 = !DINamespace(name: "array", scope: !33)
!2649 = !DISubroutineType(types: !2650)
!2650 = !{!192, !2651, !210}
!2651 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[x86_64::addr::VirtAddr; 7]", baseType: !772, size: 64, align: 64, dwarfAddressSpace: 0)
!2652 = !{!2653, !2654}
!2653 = !DILocalVariable(name: "self", arg: 1, scope: !2645, file: !2646, line: 313, type: !2651)
!2654 = !DILocalVariable(name: "f", arg: 2, scope: !2645, file: !2646, line: 313, type: !210)
!2655 = !DILocation(line: 313, column: 12, scope: !2645)
!2656 = !DILocation(line: 313, column: 19, scope: !2645)
!2657 = !DILocation(line: 314, column: 27, scope: !2645)
!2658 = !DILocation(line: 314, column: 26, scope: !2645)
!2659 = !DILocation(line: 314, column: 9, scope: !2645)
!2660 = !DILocation(line: 315, column: 6, scope: !2645)
!2661 = distinct !DISubprogram(name: "fmt<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>, 224>", linkageName: "_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17h269de95a88032c3bE", scope: !2647, file: !2646, line: 313, type: !2662, scopeLine: 313, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1153, retainedNodes: !2664)
!2662 = !DISubroutineType(types: !2663)
!2663 = !{!192, !559, !210}
!2664 = !{!2665, !2666}
!2665 = !DILocalVariable(name: "self", arg: 1, scope: !2661, file: !2646, line: 313, type: !559)
!2666 = !DILocalVariable(name: "f", arg: 2, scope: !2661, file: !2646, line: 313, type: !210)
!2667 = !DILocation(line: 313, column: 12, scope: !2661)
!2668 = !DILocation(line: 313, column: 19, scope: !2661)
!2669 = !DILocation(line: 314, column: 27, scope: !2661)
!2670 = !DILocation(line: 314, column: 26, scope: !2661)
!2671 = !DILocation(line: 314, column: 9, scope: !2661)
!2672 = !DILocation(line: 315, column: 6, scope: !2661)
!2673 = distinct !DISubprogram(name: "fmt<x86_64::addr::VirtAddr, 3>", linkageName: "_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17h32d8b940e071d0afE", scope: !2647, file: !2646, line: 313, type: !2674, scopeLine: 313, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !2677)
!2674 = !DISubroutineType(types: !2675)
!2675 = !{!192, !2676, !210}
!2676 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[x86_64::addr::VirtAddr; 3]", baseType: !763, size: 64, align: 64, dwarfAddressSpace: 0)
!2677 = !{!2678, !2679}
!2678 = !DILocalVariable(name: "self", arg: 1, scope: !2673, file: !2646, line: 313, type: !2676)
!2679 = !DILocalVariable(name: "f", arg: 2, scope: !2673, file: !2646, line: 313, type: !210)
!2680 = !DILocation(line: 313, column: 12, scope: !2673)
!2681 = !DILocation(line: 313, column: 19, scope: !2673)
!2682 = !DILocation(line: 314, column: 27, scope: !2673)
!2683 = !DILocation(line: 314, column: 26, scope: !2673)
!2684 = !DILocation(line: 314, column: 9, scope: !2673)
!2685 = !DILocation(line: 315, column: 6, scope: !2673)
!2686 = distinct !DISubprogram(name: "fmt<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>, 8>", linkageName: "_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17h66d66d953ac44966E", scope: !2647, file: !2646, line: 313, type: !2687, scopeLine: 313, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1153, retainedNodes: !2690)
!2687 = !DISubroutineType(types: !2688)
!2688 = !{!192, !2689, !210}
!2689 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>; 8]", baseType: !550, size: 64, align: 64, dwarfAddressSpace: 0)
!2690 = !{!2691, !2692}
!2691 = !DILocalVariable(name: "self", arg: 1, scope: !2686, file: !2646, line: 313, type: !2689)
!2692 = !DILocalVariable(name: "f", arg: 2, scope: !2686, file: !2646, line: 313, type: !210)
!2693 = !DILocation(line: 313, column: 12, scope: !2686)
!2694 = !DILocation(line: 313, column: 19, scope: !2686)
!2695 = !DILocation(line: 314, column: 27, scope: !2686)
!2696 = !DILocation(line: 314, column: 26, scope: !2686)
!2697 = !DILocation(line: 314, column: 9, scope: !2686)
!2698 = !DILocation(line: 315, column: 6, scope: !2686)
!2699 = distinct !DISubprogram(name: "fmt<u64, 8>", linkageName: "_ZN4core5array69_$LT$impl$u20$core..fmt..Debug$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$3fmt17hbab73e2341208dd5E", scope: !2647, file: !2646, line: 313, type: !2700, scopeLine: 313, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1120, retainedNodes: !2703)
!2700 = !DISubroutineType(types: !2701)
!2701 = !{!192, !2702, !210}
!2702 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[u64; 8]", baseType: !418, size: 64, align: 64, dwarfAddressSpace: 0)
!2703 = !{!2704, !2705}
!2704 = !DILocalVariable(name: "self", arg: 1, scope: !2699, file: !2646, line: 313, type: !2702)
!2705 = !DILocalVariable(name: "f", arg: 2, scope: !2699, file: !2646, line: 313, type: !210)
!2706 = !DILocation(line: 313, column: 12, scope: !2699)
!2707 = !DILocation(line: 313, column: 19, scope: !2699)
!2708 = !DILocation(line: 314, column: 27, scope: !2699)
!2709 = !DILocation(line: 314, column: 26, scope: !2699)
!2710 = !DILocation(line: 314, column: 9, scope: !2699)
!2711 = !DILocation(line: 315, column: 6, scope: !2699)
!2712 = distinct !DISubprogram(name: "index<x86_64::structures::paging::page_table::PageTableEntry, core::ops::range::RangeFull, 512>", linkageName: "_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h06535711c673732bE", scope: !2713, file: !2646, line: 347, type: !2714, scopeLine: 347, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2721, retainedNodes: !2718)
!2713 = !DINamespace(name: "{impl#15}", scope: !2648)
!2714 = !DISubroutineType(types: !2715)
!2715 = !{!1507, !2716, !2717, !917}
!2716 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[x86_64::structures::paging::page_table::PageTableEntry; 512]", baseType: !594, size: 64, align: 64, dwarfAddressSpace: 0)
!2717 = !DICompositeType(tag: DW_TAG_structure_type, name: "RangeFull", scope: !1309, file: !2, align: 8, elements: !25, identifier: "727c53730d27da6a43dd0bb919c15d41")
!2718 = !{!2719, !2720}
!2719 = !DILocalVariable(name: "self", arg: 1, scope: !2712, file: !2646, line: 347, type: !2716)
!2720 = !DILocalVariable(name: "index", arg: 2, scope: !2712, file: !2646, line: 347, type: !2717)
!2721 = !{!1282, !2722}
!2722 = !DITemplateTypeParameter(name: "I", type: !2717)
!2723 = !DILocation(line: 347, column: 14, scope: !2712)
!2724 = !DILocation(line: 347, column: 21, scope: !2712)
!2725 = !DILocation(line: 348, column: 9, scope: !2712)
!2726 = !DILocation(line: 349, column: 6, scope: !2712)
!2727 = distinct !DISubprogram(name: "index<x86_64::addr::VirtAddr, core::ops::range::RangeFull, 3>", linkageName: "_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h08ade62072253757E", scope: !2713, file: !2646, line: 347, type: !2728, scopeLine: 347, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2733, retainedNodes: !2730)
!2728 = !DISubroutineType(types: !2729)
!2729 = !{!1179, !2676, !2717, !917}
!2730 = !{!2731, !2732}
!2731 = !DILocalVariable(name: "self", arg: 1, scope: !2727, file: !2646, line: 347, type: !2676)
!2732 = !DILocalVariable(name: "index", arg: 2, scope: !2727, file: !2646, line: 347, type: !2717)
!2733 = !{!1058, !2722}
!2734 = !DILocation(line: 347, column: 14, scope: !2727)
!2735 = !DILocation(line: 347, column: 21, scope: !2727)
!2736 = !DILocation(line: 348, column: 9, scope: !2727)
!2737 = !DILocation(line: 349, column: 6, scope: !2727)
!2738 = distinct !DISubprogram(name: "index<x86_64::addr::VirtAddr, core::ops::range::RangeFull, 7>", linkageName: "_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17h9385517178357ef5E", scope: !2713, file: !2646, line: 347, type: !2739, scopeLine: 347, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2733, retainedNodes: !2741)
!2739 = !DISubroutineType(types: !2740)
!2740 = !{!1179, !2651, !2717, !917}
!2741 = !{!2742, !2743}
!2742 = !DILocalVariable(name: "self", arg: 1, scope: !2738, file: !2646, line: 347, type: !2651)
!2743 = !DILocalVariable(name: "index", arg: 2, scope: !2738, file: !2646, line: 347, type: !2717)
!2744 = !DILocation(line: 347, column: 14, scope: !2738)
!2745 = !DILocation(line: 347, column: 21, scope: !2738)
!2746 = !DILocation(line: 348, column: 9, scope: !2738)
!2747 = !DILocation(line: 349, column: 6, scope: !2738)
!2748 = distinct !DISubprogram(name: "index<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>, core::ops::range::RangeFull, 8>", linkageName: "_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hbf6c55068d97d79dE", scope: !2713, file: !2646, line: 347, type: !2749, scopeLine: 347, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2754, retainedNodes: !2751)
!2749 = !DISubroutineType(types: !2750)
!2750 = !{!1145, !2689, !2717, !917}
!2751 = !{!2752, !2753}
!2752 = !DILocalVariable(name: "self", arg: 1, scope: !2748, file: !2646, line: 347, type: !2689)
!2753 = !DILocalVariable(name: "index", arg: 2, scope: !2748, file: !2646, line: 347, type: !2717)
!2754 = !{!1154, !2722}
!2755 = !DILocation(line: 347, column: 14, scope: !2748)
!2756 = !DILocation(line: 347, column: 21, scope: !2748)
!2757 = !DILocation(line: 348, column: 9, scope: !2748)
!2758 = !DILocation(line: 349, column: 6, scope: !2748)
!2759 = distinct !DISubprogram(name: "index<u64, core::ops::range::RangeFull, 8>", linkageName: "_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hda996ce8c0d8a3bfE", scope: !2713, file: !2646, line: 347, type: !2760, scopeLine: 347, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2765, retainedNodes: !2762)
!2760 = !DISubroutineType(types: !2761)
!2761 = !{!1112, !2702, !2717, !917}
!2762 = !{!2763, !2764}
!2763 = !DILocalVariable(name: "self", arg: 1, scope: !2759, file: !2646, line: 347, type: !2702)
!2764 = !DILocalVariable(name: "index", arg: 2, scope: !2759, file: !2646, line: 347, type: !2717)
!2765 = !{!1121, !2722}
!2766 = !DILocation(line: 347, column: 14, scope: !2759)
!2767 = !DILocation(line: 347, column: 21, scope: !2759)
!2768 = !DILocation(line: 348, column: 9, scope: !2759)
!2769 = !DILocation(line: 349, column: 6, scope: !2759)
!2770 = distinct !DISubprogram(name: "index<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>, core::ops::range::RangeFull, 224>", linkageName: "_ZN4core5array85_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u3b$$u20$N$u5d$$GT$5index17hf0735dce3dbdf395E", scope: !2713, file: !2646, line: 347, type: !2771, scopeLine: 347, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2754, retainedNodes: !2773)
!2771 = !DISubroutineType(types: !2772)
!2772 = !{!1145, !559, !2717, !917}
!2773 = !{!2774, !2775}
!2774 = !DILocalVariable(name: "self", arg: 1, scope: !2770, file: !2646, line: 347, type: !559)
!2775 = !DILocalVariable(name: "index", arg: 2, scope: !2770, file: !2646, line: 347, type: !2717)
!2776 = !DILocation(line: 347, column: 14, scope: !2770)
!2777 = !DILocation(line: 347, column: 21, scope: !2770)
!2778 = !DILocation(line: 348, column: 9, scope: !2770)
!2779 = !DILocation(line: 349, column: 6, scope: !2770)
!2780 = distinct !DISubprogram(name: "iter<x86_64::addr::VirtAddr>", linkageName: "_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h0815097e44b928a9E", scope: !2782, file: !2781, line: 741, type: !2783, scopeLine: 741, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !2785)
!2781 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/slice/mod.rs", directory: "", checksumkind: CSK_MD5, checksum: "c080588f2e23f57a242d9fad86267984")
!2782 = !DINamespace(name: "{impl#0}", scope: !1657)
!2783 = !DISubroutineType(types: !2784)
!2784 = !{!1694, !1179}
!2785 = !{!2786}
!2786 = !DILocalVariable(name: "self", arg: 1, scope: !2780, file: !2781, line: 741, type: !1179)
!2787 = !DILocation(line: 741, column: 17, scope: !2780)
!2788 = !DILocation(line: 742, column: 9, scope: !2780)
!2789 = !DILocation(line: 743, column: 6, scope: !2780)
!2790 = distinct !DISubprogram(name: "iter<u64>", linkageName: "_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h3947173fc3bcebf9E", scope: !2782, file: !2781, line: 741, type: !2791, scopeLine: 741, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1120, retainedNodes: !2793)
!2791 = !DISubroutineType(types: !2792)
!2792 = !{!1764, !1112}
!2793 = !{!2794}
!2794 = !DILocalVariable(name: "self", arg: 1, scope: !2790, file: !2781, line: 741, type: !1112)
!2795 = !DILocation(line: 741, column: 17, scope: !2790)
!2796 = !DILocation(line: 742, column: 9, scope: !2790)
!2797 = !DILocation(line: 743, column: 6, scope: !2790)
!2798 = distinct !DISubprogram(name: "iter<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h653303c261f13916E", scope: !2782, file: !2781, line: 741, type: !2799, scopeLine: 741, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1153, retainedNodes: !2801)
!2799 = !DISubroutineType(types: !2800)
!2800 = !{!1655, !1145}
!2801 = !{!2802}
!2802 = !DILocalVariable(name: "self", arg: 1, scope: !2798, file: !2781, line: 741, type: !1145)
!2803 = !DILocation(line: 741, column: 17, scope: !2798)
!2804 = !DILocation(line: 742, column: 9, scope: !2798)
!2805 = !DILocation(line: 743, column: 6, scope: !2798)
!2806 = distinct !DISubprogram(name: "iter<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$4iter17h970d116f657037e1E", scope: !2782, file: !2781, line: 741, type: !2807, scopeLine: 741, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1281, retainedNodes: !2809)
!2807 = !DISubroutineType(types: !2808)
!2808 = !{!1729, !1507}
!2809 = !{!2810}
!2810 = !DILocalVariable(name: "self", arg: 1, scope: !2806, file: !2781, line: 741, type: !1507)
!2811 = !DILocation(line: 741, column: 17, scope: !2806)
!2812 = !DILocation(line: 742, column: 9, scope: !2806)
!2813 = !DILocation(line: 743, column: 6, scope: !2806)
!2814 = distinct !DISubprogram(name: "new<x86_64::addr::VirtAddr>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$3new17h555eb5655c4bd25aE", scope: !1694, file: !2815, line: 84, type: !2783, scopeLine: 84, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !2816)
!2815 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/slice/iter.rs", directory: "", checksumkind: CSK_MD5, checksum: "873209af95ace3fbbcdd03c09eda7332")
!2816 = !{!2817, !2818, !2820}
!2817 = !DILocalVariable(name: "slice", arg: 1, scope: !2814, file: !2815, line: 84, type: !1179)
!2818 = !DILocalVariable(name: "ptr", scope: !2819, file: !2815, line: 85, type: !1700, align: 8)
!2819 = distinct !DILexicalBlock(scope: !2814, file: !2815, line: 85, column: 9)
!2820 = !DILocalVariable(name: "end", scope: !2821, file: !2815, line: 90, type: !1700, align: 8)
!2821 = distinct !DILexicalBlock(scope: !2819, file: !2815, line: 90, column: 13)
!2822 = !DILocation(line: 84, column: 23, scope: !2814)
!2823 = !DILocation(line: 90, column: 17, scope: !2821)
!2824 = !DILocalVariable(name: "self", arg: 1, scope: !2825, file: !2781, line: 476, type: !1179)
!2825 = distinct !DISubprogram(name: "as_ptr<x86_64::addr::VirtAddr>", linkageName: "_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h6636170859f324f4E", scope: !2782, file: !2781, line: 476, type: !2826, scopeLine: 476, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !2828)
!2826 = !DISubroutineType(types: !2827)
!2827 = !{!1700, !1179}
!2828 = !{!2824}
!2829 = !DILocation(line: 476, column: 25, scope: !2825, inlinedAt: !2830)
!2830 = distinct !DILocation(line: 85, column: 19, scope: !2814)
!2831 = !DILocation(line: 85, column: 19, scope: !2814)
!2832 = !DILocation(line: 85, column: 13, scope: !2819)
!2833 = !DILocation(line: 88, column: 21, scope: !2819)
!2834 = !DILocation(line: 88, column: 20, scope: !2819)
!2835 = !DILocation(line: 88, column: 13, scope: !2819)
!2836 = !DILocation(line: 91, column: 20, scope: !2819)
!2837 = !DILocalVariable(name: "self", arg: 1, scope: !2838, file: !2530, line: 915, type: !1700)
!2838 = distinct !DISubprogram(name: "add<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17h1f48174e29788365E", scope: !2531, file: !2530, line: 915, type: !2839, scopeLine: 915, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !2841)
!2839 = !DISubroutineType(types: !2840)
!2840 = !{!1700, !1700, !9}
!2841 = !{!2837, !2842}
!2842 = !DILocalVariable(name: "count", arg: 2, scope: !2838, file: !2530, line: 915, type: !9)
!2843 = !DILocation(line: 915, column: 29, scope: !2838, inlinedAt: !2844)
!2844 = distinct !DILocation(line: 91, column: 76, scope: !2819)
!2845 = !DILocation(line: 915, column: 35, scope: !2838, inlinedAt: !2844)
!2846 = !DILocalVariable(name: "self", arg: 1, scope: !2847, file: !2530, line: 460, type: !1700)
!2847 = distinct !DISubprogram(name: "offset<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h967eaaf70a534036E", scope: !2531, file: !2530, line: 460, type: !2848, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !2851)
!2848 = !DISubroutineType(types: !2849)
!2849 = !{!1700, !1700, !2850}
!2850 = !DIBasicType(name: "isize", size: 64, encoding: DW_ATE_signed)
!2851 = !{!2846, !2852}
!2852 = !DILocalVariable(name: "count", arg: 2, scope: !2847, file: !2530, line: 460, type: !2850)
!2853 = !DILocation(line: 460, column: 32, scope: !2847, inlinedAt: !2854)
!2854 = distinct !DILocation(line: 920, column: 18, scope: !2838, inlinedAt: !2844)
!2855 = !DILocation(line: 460, column: 38, scope: !2847, inlinedAt: !2854)
!2856 = !DILocation(line: 465, column: 18, scope: !2847, inlinedAt: !2854)
!2857 = !DILocation(line: 91, column: 76, scope: !2819)
!2858 = !DILocalVariable(name: "self", arg: 1, scope: !2859, file: !2530, line: 1101, type: !1700)
!2859 = distinct !DISubprogram(name: "wrapping_byte_add<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$17wrapping_byte_add17h56dccb588edaa247E", scope: !2531, file: !2530, line: 1101, type: !2839, scopeLine: 1101, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !2860)
!2860 = !{!2858, !2861}
!2861 = !DILocalVariable(name: "count", arg: 2, scope: !2859, file: !2530, line: 1101, type: !9)
!2862 = !DILocation(line: 1101, column: 36, scope: !2859, inlinedAt: !2863)
!2863 = distinct !DILocation(line: 91, column: 32, scope: !2819)
!2864 = !DILocation(line: 1101, column: 42, scope: !2859, inlinedAt: !2863)
!2865 = !DILocalVariable(name: "self", arg: 1, scope: !2866, file: !2530, line: 58, type: !1700)
!2866 = distinct !DISubprogram(name: "cast<x86_64::addr::VirtAddr, u8>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$4cast17hde1b8c1b55745bbbE", scope: !2531, file: !2530, line: 58, type: !2867, scopeLine: 58, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2870, retainedNodes: !2869)
!2867 = !DISubroutineType(types: !2868)
!2868 = !{!2535, !1700}
!2869 = !{!2865}
!2870 = !{!1058, !2871}
!2871 = !DITemplateTypeParameter(name: "U", type: !119)
!2872 = !DILocation(line: 58, column: 26, scope: !2866, inlinedAt: !2873)
!2873 = distinct !DILocation(line: 1102, column: 9, scope: !2859, inlinedAt: !2863)
!2874 = !DILocalVariable(name: "self", arg: 1, scope: !2875, file: !2530, line: 1080, type: !2535)
!2875 = distinct !DISubprogram(name: "wrapping_add<u8>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$12wrapping_add17h1843a914cb47ed44E", scope: !2531, file: !2530, line: 1080, type: !2876, scopeLine: 1080, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2290, retainedNodes: !2878)
!2876 = !DISubroutineType(types: !2877)
!2877 = !{!2535, !2535, !9}
!2878 = !{!2874, !2879}
!2879 = !DILocalVariable(name: "count", arg: 2, scope: !2875, file: !2530, line: 1080, type: !9)
!2880 = !DILocation(line: 1080, column: 31, scope: !2875, inlinedAt: !2881)
!2881 = distinct !DILocation(line: 1102, column: 9, scope: !2859, inlinedAt: !2863)
!2882 = !DILocation(line: 1080, column: 37, scope: !2875, inlinedAt: !2881)
!2883 = !DILocalVariable(name: "self", arg: 1, scope: !2884, file: !2530, line: 540, type: !2535)
!2884 = distinct !DISubprogram(name: "wrapping_offset<u8>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$15wrapping_offset17h58afc3855fdfa786E", scope: !2531, file: !2530, line: 540, type: !2885, scopeLine: 540, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2290, retainedNodes: !2887)
!2885 = !DISubroutineType(types: !2886)
!2886 = !{!2535, !2535, !2850}
!2887 = !{!2883, !2888}
!2888 = !DILocalVariable(name: "count", arg: 2, scope: !2884, file: !2530, line: 540, type: !2850)
!2889 = !DILocation(line: 540, column: 34, scope: !2884, inlinedAt: !2890)
!2890 = distinct !DILocation(line: 1084, column: 9, scope: !2875, inlinedAt: !2881)
!2891 = !DILocation(line: 540, column: 40, scope: !2884, inlinedAt: !2890)
!2892 = !DILocation(line: 545, column: 18, scope: !2884, inlinedAt: !2890)
!2893 = !DILocation(line: 1102, column: 9, scope: !2859, inlinedAt: !2863)
!2894 = !DILocation(line: 91, column: 32, scope: !2819)
!2895 = !DILocation(line: 93, column: 25, scope: !2821)
!2896 = !DILocation(line: 93, column: 64, scope: !2821)
!2897 = !DILocation(line: 93, column: 13, scope: !2821)
!2898 = !DILocation(line: 95, column: 6, scope: !2814)
!2899 = distinct !DISubprogram(name: "new<u64>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$3new17h70de544bcc2031fcE", scope: !1764, file: !2815, line: 84, type: !2791, scopeLine: 84, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1120, retainedNodes: !2900)
!2900 = !{!2901, !2902, !2904}
!2901 = !DILocalVariable(name: "slice", arg: 1, scope: !2899, file: !2815, line: 84, type: !1112)
!2902 = !DILocalVariable(name: "ptr", scope: !2903, file: !2815, line: 85, type: !1770, align: 8)
!2903 = distinct !DILexicalBlock(scope: !2899, file: !2815, line: 85, column: 9)
!2904 = !DILocalVariable(name: "end", scope: !2905, file: !2815, line: 90, type: !1770, align: 8)
!2905 = distinct !DILexicalBlock(scope: !2903, file: !2815, line: 90, column: 13)
!2906 = !DILocation(line: 84, column: 23, scope: !2899)
!2907 = !DILocation(line: 90, column: 17, scope: !2905)
!2908 = !DILocalVariable(name: "self", arg: 1, scope: !2909, file: !2781, line: 476, type: !1112)
!2909 = distinct !DISubprogram(name: "as_ptr<u64>", linkageName: "_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hcf2077e9b63156d2E", scope: !2782, file: !2781, line: 476, type: !2910, scopeLine: 476, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1120, retainedNodes: !2912)
!2910 = !DISubroutineType(types: !2911)
!2911 = !{!1770, !1112}
!2912 = !{!2908}
!2913 = !DILocation(line: 476, column: 25, scope: !2909, inlinedAt: !2914)
!2914 = distinct !DILocation(line: 85, column: 19, scope: !2899)
!2915 = !DILocation(line: 85, column: 19, scope: !2899)
!2916 = !DILocation(line: 85, column: 13, scope: !2903)
!2917 = !DILocation(line: 88, column: 21, scope: !2903)
!2918 = !DILocation(line: 88, column: 20, scope: !2903)
!2919 = !DILocation(line: 88, column: 13, scope: !2903)
!2920 = !DILocation(line: 91, column: 20, scope: !2903)
!2921 = !DILocalVariable(name: "self", arg: 1, scope: !2922, file: !2530, line: 915, type: !1770)
!2922 = distinct !DISubprogram(name: "add<u64>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17h550f4529fdc13b5bE", scope: !2531, file: !2530, line: 915, type: !2923, scopeLine: 915, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1120, retainedNodes: !2925)
!2923 = !DISubroutineType(types: !2924)
!2924 = !{!1770, !1770, !9}
!2925 = !{!2921, !2926}
!2926 = !DILocalVariable(name: "count", arg: 2, scope: !2922, file: !2530, line: 915, type: !9)
!2927 = !DILocation(line: 915, column: 29, scope: !2922, inlinedAt: !2928)
!2928 = distinct !DILocation(line: 91, column: 76, scope: !2903)
!2929 = !DILocation(line: 915, column: 35, scope: !2922, inlinedAt: !2928)
!2930 = !DILocalVariable(name: "self", arg: 1, scope: !2931, file: !2530, line: 460, type: !1770)
!2931 = distinct !DISubprogram(name: "offset<u64>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h64d2a3c7b246f683E", scope: !2531, file: !2530, line: 460, type: !2932, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1120, retainedNodes: !2934)
!2932 = !DISubroutineType(types: !2933)
!2933 = !{!1770, !1770, !2850}
!2934 = !{!2930, !2935}
!2935 = !DILocalVariable(name: "count", arg: 2, scope: !2931, file: !2530, line: 460, type: !2850)
!2936 = !DILocation(line: 460, column: 32, scope: !2931, inlinedAt: !2937)
!2937 = distinct !DILocation(line: 920, column: 18, scope: !2922, inlinedAt: !2928)
!2938 = !DILocation(line: 460, column: 38, scope: !2931, inlinedAt: !2937)
!2939 = !DILocation(line: 465, column: 18, scope: !2931, inlinedAt: !2937)
!2940 = !DILocation(line: 91, column: 76, scope: !2903)
!2941 = !DILocalVariable(name: "self", arg: 1, scope: !2942, file: !2530, line: 1101, type: !1770)
!2942 = distinct !DISubprogram(name: "wrapping_byte_add<u64>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$17wrapping_byte_add17hf552cc2579938066E", scope: !2531, file: !2530, line: 1101, type: !2923, scopeLine: 1101, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1120, retainedNodes: !2943)
!2943 = !{!2941, !2944}
!2944 = !DILocalVariable(name: "count", arg: 2, scope: !2942, file: !2530, line: 1101, type: !9)
!2945 = !DILocation(line: 1101, column: 36, scope: !2942, inlinedAt: !2946)
!2946 = distinct !DILocation(line: 91, column: 32, scope: !2903)
!2947 = !DILocation(line: 1101, column: 42, scope: !2942, inlinedAt: !2946)
!2948 = !DILocalVariable(name: "self", arg: 1, scope: !2949, file: !2530, line: 58, type: !1770)
!2949 = distinct !DISubprogram(name: "cast<u64, u8>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$4cast17hb2bb944c71795f23E", scope: !2531, file: !2530, line: 58, type: !2950, scopeLine: 58, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2953, retainedNodes: !2952)
!2950 = !DISubroutineType(types: !2951)
!2951 = !{!2535, !1770}
!2952 = !{!2948}
!2953 = !{!1121, !2871}
!2954 = !DILocation(line: 58, column: 26, scope: !2949, inlinedAt: !2955)
!2955 = distinct !DILocation(line: 1102, column: 9, scope: !2942, inlinedAt: !2946)
!2956 = !DILocation(line: 1080, column: 31, scope: !2875, inlinedAt: !2957)
!2957 = distinct !DILocation(line: 1102, column: 9, scope: !2942, inlinedAt: !2946)
!2958 = !DILocation(line: 1080, column: 37, scope: !2875, inlinedAt: !2957)
!2959 = !DILocation(line: 540, column: 34, scope: !2884, inlinedAt: !2960)
!2960 = distinct !DILocation(line: 1084, column: 9, scope: !2875, inlinedAt: !2957)
!2961 = !DILocation(line: 540, column: 40, scope: !2884, inlinedAt: !2960)
!2962 = !DILocation(line: 545, column: 18, scope: !2884, inlinedAt: !2960)
!2963 = !DILocation(line: 1102, column: 9, scope: !2942, inlinedAt: !2946)
!2964 = !DILocation(line: 91, column: 32, scope: !2903)
!2965 = !DILocation(line: 93, column: 25, scope: !2905)
!2966 = !DILocation(line: 93, column: 64, scope: !2905)
!2967 = !DILocation(line: 93, column: 13, scope: !2905)
!2968 = !DILocation(line: 95, column: 6, scope: !2899)
!2969 = distinct !DISubprogram(name: "new<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$3new17ha9418193a3380314E", scope: !1655, file: !2815, line: 84, type: !2799, scopeLine: 84, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1153, retainedNodes: !2970)
!2970 = !{!2971, !2972, !2974}
!2971 = !DILocalVariable(name: "slice", arg: 1, scope: !2969, file: !2815, line: 84, type: !1145)
!2972 = !DILocalVariable(name: "ptr", scope: !2973, file: !2815, line: 85, type: !1665, align: 8)
!2973 = distinct !DILexicalBlock(scope: !2969, file: !2815, line: 85, column: 9)
!2974 = !DILocalVariable(name: "end", scope: !2975, file: !2815, line: 90, type: !1665, align: 8)
!2975 = distinct !DILexicalBlock(scope: !2973, file: !2815, line: 90, column: 13)
!2976 = !DILocation(line: 84, column: 23, scope: !2969)
!2977 = !DILocation(line: 90, column: 17, scope: !2975)
!2978 = !DILocalVariable(name: "self", arg: 1, scope: !2979, file: !2781, line: 476, type: !1145)
!2979 = distinct !DISubprogram(name: "as_ptr<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17hc2b4d0ce0bfad755E", scope: !2782, file: !2781, line: 476, type: !2980, scopeLine: 476, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1153, retainedNodes: !2982)
!2980 = !DISubroutineType(types: !2981)
!2981 = !{!1665, !1145}
!2982 = !{!2978}
!2983 = !DILocation(line: 476, column: 25, scope: !2979, inlinedAt: !2984)
!2984 = distinct !DILocation(line: 85, column: 19, scope: !2969)
!2985 = !DILocation(line: 85, column: 19, scope: !2969)
!2986 = !DILocation(line: 85, column: 13, scope: !2973)
!2987 = !DILocation(line: 88, column: 21, scope: !2973)
!2988 = !DILocation(line: 88, column: 20, scope: !2973)
!2989 = !DILocation(line: 88, column: 13, scope: !2973)
!2990 = !DILocation(line: 91, column: 20, scope: !2973)
!2991 = !DILocalVariable(name: "self", arg: 1, scope: !2992, file: !2530, line: 915, type: !1665)
!2992 = distinct !DISubprogram(name: "add<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17hf5623c3579f6068eE", scope: !2531, file: !2530, line: 915, type: !2993, scopeLine: 915, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1153, retainedNodes: !2995)
!2993 = !DISubroutineType(types: !2994)
!2994 = !{!1665, !1665, !9}
!2995 = !{!2991, !2996}
!2996 = !DILocalVariable(name: "count", arg: 2, scope: !2992, file: !2530, line: 915, type: !9)
!2997 = !DILocation(line: 915, column: 29, scope: !2992, inlinedAt: !2998)
!2998 = distinct !DILocation(line: 91, column: 76, scope: !2973)
!2999 = !DILocation(line: 915, column: 35, scope: !2992, inlinedAt: !2998)
!3000 = !DILocalVariable(name: "self", arg: 1, scope: !3001, file: !2530, line: 460, type: !1665)
!3001 = distinct !DISubprogram(name: "offset<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17hc8b252292142cb7eE", scope: !2531, file: !2530, line: 460, type: !3002, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1153, retainedNodes: !3004)
!3002 = !DISubroutineType(types: !3003)
!3003 = !{!1665, !1665, !2850}
!3004 = !{!3000, !3005}
!3005 = !DILocalVariable(name: "count", arg: 2, scope: !3001, file: !2530, line: 460, type: !2850)
!3006 = !DILocation(line: 460, column: 32, scope: !3001, inlinedAt: !3007)
!3007 = distinct !DILocation(line: 920, column: 18, scope: !2992, inlinedAt: !2998)
!3008 = !DILocation(line: 460, column: 38, scope: !3001, inlinedAt: !3007)
!3009 = !DILocation(line: 465, column: 18, scope: !3001, inlinedAt: !3007)
!3010 = !DILocation(line: 91, column: 76, scope: !2973)
!3011 = !DILocalVariable(name: "self", arg: 1, scope: !3012, file: !2530, line: 1101, type: !1665)
!3012 = distinct !DISubprogram(name: "wrapping_byte_add<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$17wrapping_byte_add17hecbfb96cfbe32750E", scope: !2531, file: !2530, line: 1101, type: !2993, scopeLine: 1101, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1153, retainedNodes: !3013)
!3013 = !{!3011, !3014}
!3014 = !DILocalVariable(name: "count", arg: 2, scope: !3012, file: !2530, line: 1101, type: !9)
!3015 = !DILocation(line: 1101, column: 36, scope: !3012, inlinedAt: !3016)
!3016 = distinct !DILocation(line: 91, column: 32, scope: !2973)
!3017 = !DILocation(line: 1101, column: 42, scope: !3012, inlinedAt: !3016)
!3018 = !DILocalVariable(name: "self", arg: 1, scope: !3019, file: !2530, line: 58, type: !1665)
!3019 = distinct !DISubprogram(name: "cast<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>, u8>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$4cast17hb037e22c00d3b6bfE", scope: !2531, file: !2530, line: 58, type: !3020, scopeLine: 58, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3023, retainedNodes: !3022)
!3020 = !DISubroutineType(types: !3021)
!3021 = !{!2535, !1665}
!3022 = !{!3018}
!3023 = !{!1154, !2871}
!3024 = !DILocation(line: 58, column: 26, scope: !3019, inlinedAt: !3025)
!3025 = distinct !DILocation(line: 1102, column: 9, scope: !3012, inlinedAt: !3016)
!3026 = !DILocation(line: 1080, column: 31, scope: !2875, inlinedAt: !3027)
!3027 = distinct !DILocation(line: 1102, column: 9, scope: !3012, inlinedAt: !3016)
!3028 = !DILocation(line: 1080, column: 37, scope: !2875, inlinedAt: !3027)
!3029 = !DILocation(line: 540, column: 34, scope: !2884, inlinedAt: !3030)
!3030 = distinct !DILocation(line: 1084, column: 9, scope: !2875, inlinedAt: !3027)
!3031 = !DILocation(line: 540, column: 40, scope: !2884, inlinedAt: !3030)
!3032 = !DILocation(line: 545, column: 18, scope: !2884, inlinedAt: !3030)
!3033 = !DILocation(line: 1102, column: 9, scope: !3012, inlinedAt: !3016)
!3034 = !DILocation(line: 91, column: 32, scope: !2973)
!3035 = !DILocation(line: 93, column: 25, scope: !2975)
!3036 = !DILocation(line: 93, column: 64, scope: !2975)
!3037 = !DILocation(line: 93, column: 13, scope: !2975)
!3038 = !DILocation(line: 95, column: 6, scope: !2969)
!3039 = distinct !DISubprogram(name: "new<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$3new17hfeef1d7a949ee10cE", scope: !1729, file: !2815, line: 84, type: !2807, scopeLine: 84, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1281, retainedNodes: !3040)
!3040 = !{!3041, !3042, !3044}
!3041 = !DILocalVariable(name: "slice", arg: 1, scope: !3039, file: !2815, line: 84, type: !1507)
!3042 = !DILocalVariable(name: "ptr", scope: !3043, file: !2815, line: 85, type: !1735, align: 8)
!3043 = distinct !DILexicalBlock(scope: !3039, file: !2815, line: 85, column: 9)
!3044 = !DILocalVariable(name: "end", scope: !3045, file: !2815, line: 90, type: !1735, align: 8)
!3045 = distinct !DILexicalBlock(scope: !3043, file: !2815, line: 90, column: 13)
!3046 = !DILocation(line: 84, column: 23, scope: !3039)
!3047 = !DILocation(line: 90, column: 17, scope: !3045)
!3048 = !DILocalVariable(name: "self", arg: 1, scope: !3049, file: !2781, line: 476, type: !1507)
!3049 = distinct !DISubprogram(name: "as_ptr<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core5slice29_$LT$impl$u20$$u5b$T$u5d$$GT$6as_ptr17h2647b6be717b8f43E", scope: !2782, file: !2781, line: 476, type: !3050, scopeLine: 476, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1281, retainedNodes: !3052)
!3050 = !DISubroutineType(types: !3051)
!3051 = !{!1735, !1507}
!3052 = !{!3048}
!3053 = !DILocation(line: 476, column: 25, scope: !3049, inlinedAt: !3054)
!3054 = distinct !DILocation(line: 85, column: 19, scope: !3039)
!3055 = !DILocation(line: 85, column: 19, scope: !3039)
!3056 = !DILocation(line: 85, column: 13, scope: !3043)
!3057 = !DILocation(line: 88, column: 21, scope: !3043)
!3058 = !DILocation(line: 88, column: 20, scope: !3043)
!3059 = !DILocation(line: 88, column: 13, scope: !3043)
!3060 = !DILocation(line: 91, column: 20, scope: !3043)
!3061 = !DILocalVariable(name: "self", arg: 1, scope: !3062, file: !2530, line: 915, type: !1735)
!3062 = distinct !DISubprogram(name: "add<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$3add17h3ca1fd12cc904ea0E", scope: !2531, file: !2530, line: 915, type: !3063, scopeLine: 915, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1281, retainedNodes: !3065)
!3063 = !DISubroutineType(types: !3064)
!3064 = !{!1735, !1735, !9}
!3065 = !{!3061, !3066}
!3066 = !DILocalVariable(name: "count", arg: 2, scope: !3062, file: !2530, line: 915, type: !9)
!3067 = !DILocation(line: 915, column: 29, scope: !3062, inlinedAt: !3068)
!3068 = distinct !DILocation(line: 91, column: 76, scope: !3043)
!3069 = !DILocation(line: 915, column: 35, scope: !3062, inlinedAt: !3068)
!3070 = !DILocalVariable(name: "self", arg: 1, scope: !3071, file: !2530, line: 460, type: !1735)
!3071 = distinct !DISubprogram(name: "offset<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$6offset17h930f1875441f6420E", scope: !2531, file: !2530, line: 460, type: !3072, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1281, retainedNodes: !3074)
!3072 = !DISubroutineType(types: !3073)
!3073 = !{!1735, !1735, !2850}
!3074 = !{!3070, !3075}
!3075 = !DILocalVariable(name: "count", arg: 2, scope: !3071, file: !2530, line: 460, type: !2850)
!3076 = !DILocation(line: 460, column: 32, scope: !3071, inlinedAt: !3077)
!3077 = distinct !DILocation(line: 920, column: 18, scope: !3062, inlinedAt: !3068)
!3078 = !DILocation(line: 460, column: 38, scope: !3071, inlinedAt: !3077)
!3079 = !DILocation(line: 465, column: 18, scope: !3071, inlinedAt: !3077)
!3080 = !DILocation(line: 91, column: 76, scope: !3043)
!3081 = !DILocalVariable(name: "self", arg: 1, scope: !3082, file: !2530, line: 1101, type: !1735)
!3082 = distinct !DISubprogram(name: "wrapping_byte_add<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$17wrapping_byte_add17h3662a8efef684b29E", scope: !2531, file: !2530, line: 1101, type: !3063, scopeLine: 1101, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1281, retainedNodes: !3083)
!3083 = !{!3081, !3084}
!3084 = !DILocalVariable(name: "count", arg: 2, scope: !3082, file: !2530, line: 1101, type: !9)
!3085 = !DILocation(line: 1101, column: 36, scope: !3082, inlinedAt: !3086)
!3086 = distinct !DILocation(line: 91, column: 32, scope: !3043)
!3087 = !DILocation(line: 1101, column: 42, scope: !3082, inlinedAt: !3086)
!3088 = !DILocalVariable(name: "self", arg: 1, scope: !3089, file: !2530, line: 58, type: !1735)
!3089 = distinct !DISubprogram(name: "cast<x86_64::structures::paging::page_table::PageTableEntry, u8>", linkageName: "_ZN4core3ptr9const_ptr33_$LT$impl$u20$$BP$const$u20$T$GT$4cast17hf54c3f9db1021ca2E", scope: !2531, file: !2530, line: 58, type: !3090, scopeLine: 58, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3093, retainedNodes: !3092)
!3090 = !DISubroutineType(types: !3091)
!3091 = !{!2535, !1735}
!3092 = !{!3088}
!3093 = !{!1282, !2871}
!3094 = !DILocation(line: 58, column: 26, scope: !3089, inlinedAt: !3095)
!3095 = distinct !DILocation(line: 1102, column: 9, scope: !3082, inlinedAt: !3086)
!3096 = !DILocation(line: 1080, column: 31, scope: !2875, inlinedAt: !3097)
!3097 = distinct !DILocation(line: 1102, column: 9, scope: !3082, inlinedAt: !3086)
!3098 = !DILocation(line: 1080, column: 37, scope: !2875, inlinedAt: !3097)
!3099 = !DILocation(line: 540, column: 34, scope: !2884, inlinedAt: !3100)
!3100 = distinct !DILocation(line: 1084, column: 9, scope: !2875, inlinedAt: !3097)
!3101 = !DILocation(line: 540, column: 40, scope: !2884, inlinedAt: !3100)
!3102 = !DILocation(line: 545, column: 18, scope: !2884, inlinedAt: !3100)
!3103 = !DILocation(line: 1102, column: 9, scope: !3082, inlinedAt: !3086)
!3104 = !DILocation(line: 91, column: 32, scope: !3043)
!3105 = !DILocation(line: 93, column: 25, scope: !3045)
!3106 = !DILocation(line: 93, column: 64, scope: !3045)
!3107 = !DILocation(line: 93, column: 13, scope: !3045)
!3108 = !DILocation(line: 95, column: 6, scope: !3039)
!3109 = distinct !DISubprogram(name: "index<x86_64::addr::VirtAddr, core::ops::range::RangeFull>", linkageName: "_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h0d72a9d65c8d0df4E", scope: !3111, file: !3110, line: 17, type: !3113, scopeLine: 17, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2733, retainedNodes: !3115)
!3110 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/slice/index.rs", directory: "", checksumkind: CSK_MD5, checksum: "afd2e83bc7b2acdd8fe6c036dd45a95e")
!3111 = !DINamespace(name: "{impl#0}", scope: !3112)
!3112 = !DINamespace(name: "index", scope: !1657)
!3113 = !DISubroutineType(types: !3114)
!3114 = !{!1179, !1179, !2717, !917}
!3115 = !{!3116, !3117}
!3116 = !DILocalVariable(name: "self", arg: 1, scope: !3109, file: !3110, line: 17, type: !1179)
!3117 = !DILocalVariable(name: "index", arg: 2, scope: !3109, file: !3110, line: 17, type: !2717)
!3118 = !DILocation(line: 17, column: 14, scope: !3109)
!3119 = !DILocation(line: 17, column: 21, scope: !3109)
!3120 = !DILocation(line: 18, column: 9, scope: !3109)
!3121 = !DILocation(line: 19, column: 6, scope: !3109)
!3122 = distinct !DISubprogram(name: "index<u64, core::ops::range::RangeFull>", linkageName: "_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h37eb13b6ecb08bb5E", scope: !3111, file: !3110, line: 17, type: !3123, scopeLine: 17, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2765, retainedNodes: !3125)
!3123 = !DISubroutineType(types: !3124)
!3124 = !{!1112, !1112, !2717, !917}
!3125 = !{!3126, !3127}
!3126 = !DILocalVariable(name: "self", arg: 1, scope: !3122, file: !3110, line: 17, type: !1112)
!3127 = !DILocalVariable(name: "index", arg: 2, scope: !3122, file: !3110, line: 17, type: !2717)
!3128 = !DILocation(line: 17, column: 14, scope: !3122)
!3129 = !DILocation(line: 17, column: 21, scope: !3122)
!3130 = !DILocation(line: 18, column: 9, scope: !3122)
!3131 = !DILocation(line: 19, column: 6, scope: !3122)
!3132 = distinct !DISubprogram(name: "index<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>, core::ops::range::RangeFull>", linkageName: "_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17h6f3d175d46337d2dE", scope: !3111, file: !3110, line: 17, type: !3133, scopeLine: 17, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2754, retainedNodes: !3135)
!3133 = !DISubroutineType(types: !3134)
!3134 = !{!1145, !1145, !2717, !917}
!3135 = !{!3136, !3137}
!3136 = !DILocalVariable(name: "self", arg: 1, scope: !3132, file: !3110, line: 17, type: !1145)
!3137 = !DILocalVariable(name: "index", arg: 2, scope: !3132, file: !3110, line: 17, type: !2717)
!3138 = !DILocation(line: 17, column: 14, scope: !3132)
!3139 = !DILocation(line: 17, column: 21, scope: !3132)
!3140 = !DILocation(line: 18, column: 9, scope: !3132)
!3141 = !DILocation(line: 19, column: 6, scope: !3132)
!3142 = distinct !DISubprogram(name: "index<x86_64::structures::paging::page_table::PageTableEntry, core::ops::range::RangeFull>", linkageName: "_ZN4core5slice5index74_$LT$impl$u20$core..ops..index..Index$LT$I$GT$$u20$for$u20$$u5b$T$u5d$$GT$5index17had3213a2fb85841bE", scope: !3111, file: !3110, line: 17, type: !3143, scopeLine: 17, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !2721, retainedNodes: !3145)
!3143 = !DISubroutineType(types: !3144)
!3144 = !{!1507, !1507, !2717, !917}
!3145 = !{!3146, !3147}
!3146 = !DILocalVariable(name: "self", arg: 1, scope: !3142, file: !3110, line: 17, type: !1507)
!3147 = !DILocalVariable(name: "index", arg: 2, scope: !3142, file: !3110, line: 17, type: !2717)
!3148 = !DILocation(line: 17, column: 14, scope: !3142)
!3149 = !DILocation(line: 17, column: 21, scope: !3142)
!3150 = !DILocation(line: 18, column: 9, scope: !3142)
!3151 = !DILocation(line: 19, column: 6, scope: !3142)
!3152 = distinct !DISubprogram(name: "expect<x86_64::registers::debug::BreakpointCondition>", linkageName: "_ZN4core6option15Option$LT$T$GT$6expect17h57287f0ea82506bdE", scope: !3154, file: !3153, line: 783, type: !3167, scopeLine: 783, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3160, retainedNodes: !3169)
!3153 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/option.rs", directory: "", checksumkind: CSK_MD5, checksum: "d086cbc744c20a3ae6ac1353844999b2")
!3154 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<x86_64::registers::debug::BreakpointCondition>", scope: !124, file: !2, size: 8, align: 8, elements: !3155, templateParams: !25, identifier: "ecfb5f1492fefece349fde3e002b961e")
!3155 = !{!3156}
!3156 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3154, file: !2, size: 8, align: 8, elements: !3157, templateParams: !25, identifier: "63cb1f9cdac4c7ceeec44fc937bcaf4a", discriminator: !3166)
!3157 = !{!3158, !3162}
!3158 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !3156, file: !2, baseType: !3159, size: 8, align: 8, extraData: i64 4)
!3159 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !3154, file: !2, size: 8, align: 8, elements: !25, templateParams: !3160, identifier: "da9a9064d636ee466449cef810b06481")
!3160 = !{!3161}
!3161 = !DITemplateTypeParameter(name: "T", type: !781)
!3162 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !3156, file: !2, baseType: !3163, size: 8, align: 8)
!3163 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !3154, file: !2, size: 8, align: 8, elements: !3164, templateParams: !3160, identifier: "66328fab6f252e4f95ab6a500cb60523")
!3164 = !{!3165}
!3165 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3163, file: !2, baseType: !781, size: 8, align: 8)
!3166 = !DIDerivedType(tag: DW_TAG_member, scope: !3154, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!3167 = !DISubroutineType(types: !3168)
!3168 = !{!781, !3154, !115, !917}
!3169 = !{!3170, !3171, !3172}
!3170 = !DILocalVariable(name: "self", arg: 1, scope: !3152, file: !3153, line: 783, type: !3154)
!3171 = !DILocalVariable(name: "msg", arg: 2, scope: !3152, file: !3153, line: 783, type: !115)
!3172 = !DILocalVariable(name: "val", scope: !3173, file: !3153, line: 785, type: !781, align: 1)
!3173 = distinct !DILexicalBlock(scope: !3152, file: !3153, line: 785, column: 13)
!3174 = !DILocation(line: 783, column: 25, scope: !3152)
!3175 = !DILocation(line: 783, column: 31, scope: !3152)
!3176 = !DILocation(line: 784, column: 15, scope: !3152)
!3177 = !{i8 0, i8 5}
!3178 = !DILocation(line: 784, column: 9, scope: !3152)
!3179 = !DILocation(line: 786, column: 21, scope: !3152)
!3180 = !DILocation(line: 785, column: 18, scope: !3152)
!3181 = !{i8 0, i8 4}
!3182 = !DILocation(line: 785, column: 18, scope: !3173)
!3183 = !DILocation(line: 788, column: 6, scope: !3152)
!3184 = distinct !DISubprogram(name: "expect<x86_64::registers::debug::BreakpointSize>", linkageName: "_ZN4core6option15Option$LT$T$GT$6expect17hd2e1145cae14c02cE", scope: !3185, file: !3153, line: 783, type: !3198, scopeLine: 783, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3191, retainedNodes: !3200)
!3185 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<x86_64::registers::debug::BreakpointSize>", scope: !124, file: !2, size: 8, align: 8, elements: !3186, templateParams: !25, identifier: "9872cde2242cc7696fc917b49525438")
!3186 = !{!3187}
!3187 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3185, file: !2, size: 8, align: 8, elements: !3188, templateParams: !25, identifier: "6b770dde3cb73e4987d062bacc95613f", discriminator: !3197)
!3188 = !{!3189, !3193}
!3189 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !3187, file: !2, baseType: !3190, size: 8, align: 8, extraData: i64 4)
!3190 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !3185, file: !2, size: 8, align: 8, elements: !25, templateParams: !3191, identifier: "e5982cd32d530eba972c0bd768c0d19d")
!3191 = !{!3192}
!3192 = !DITemplateTypeParameter(name: "T", type: !789)
!3193 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !3187, file: !2, baseType: !3194, size: 8, align: 8)
!3194 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !3185, file: !2, size: 8, align: 8, elements: !3195, templateParams: !3191, identifier: "42ce2cc9941720c0d9263a53e67c1995")
!3195 = !{!3196}
!3196 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3194, file: !2, baseType: !789, size: 8, align: 8)
!3197 = !DIDerivedType(tag: DW_TAG_member, scope: !3185, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!3198 = !DISubroutineType(types: !3199)
!3199 = !{!789, !3185, !115, !917}
!3200 = !{!3201, !3202, !3203}
!3201 = !DILocalVariable(name: "self", arg: 1, scope: !3184, file: !3153, line: 783, type: !3185)
!3202 = !DILocalVariable(name: "msg", arg: 2, scope: !3184, file: !3153, line: 783, type: !115)
!3203 = !DILocalVariable(name: "val", scope: !3204, file: !3153, line: 785, type: !789, align: 1)
!3204 = distinct !DILexicalBlock(scope: !3184, file: !3153, line: 785, column: 13)
!3205 = !DILocation(line: 783, column: 25, scope: !3184)
!3206 = !DILocation(line: 783, column: 31, scope: !3184)
!3207 = !DILocation(line: 784, column: 15, scope: !3184)
!3208 = !DILocation(line: 784, column: 9, scope: !3184)
!3209 = !DILocation(line: 786, column: 21, scope: !3184)
!3210 = !DILocation(line: 785, column: 18, scope: !3184)
!3211 = !DILocation(line: 785, column: 18, scope: !3204)
!3212 = !DILocation(line: 788, column: 6, scope: !3184)
!3213 = distinct !DISubprogram(name: "unwrap<u64>", linkageName: "_ZN4core6option15Option$LT$T$GT$6unwrap17h4c9757b58245eb87E", scope: !1835, file: !3153, line: 820, type: !3214, scopeLine: 820, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1120, retainedNodes: !3216)
!3214 = !DISubroutineType(types: !3215)
!3215 = !{!49, !1835, !917}
!3216 = !{!3217, !3218}
!3217 = !DILocalVariable(name: "self", arg: 1, scope: !3213, file: !3153, line: 820, type: !1835)
!3218 = !DILocalVariable(name: "val", scope: !3219, file: !3153, line: 822, type: !49, align: 8)
!3219 = distinct !DILexicalBlock(scope: !3213, file: !3153, line: 822, column: 13)
!3220 = !DILocation(line: 820, column: 25, scope: !3213)
!3221 = !DILocation(line: 821, column: 15, scope: !3213)
!3222 = !DILocation(line: 821, column: 9, scope: !3213)
!3223 = !DILocation(line: 823, column: 21, scope: !3213)
!3224 = !DILocation(line: 822, column: 18, scope: !3213)
!3225 = !DILocation(line: 822, column: 18, scope: !3219)
!3226 = !DILocation(line: 825, column: 6, scope: !3213)
!3227 = distinct !DISubprogram(name: "ok<u64, core::num::error::TryFromIntError>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$2ok17hde170e0f7da4831bE", scope: !3228, file: !855, line: 636, type: !3247, scopeLine: 636, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3236, retainedNodes: !3249)
!3228 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<u64, core::num::error::TryFromIntError>", scope: !193, file: !2, size: 128, align: 64, elements: !3229, templateParams: !25, identifier: "6c02eca2fc1e4905245ae534d9246def")
!3229 = !{!3230}
!3230 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3228, file: !2, size: 128, align: 64, elements: !3231, templateParams: !25, identifier: "ec98b3dcc4dab8a1b1fa5e5f4f9e9262", discriminator: !3246)
!3231 = !{!3232, !3242}
!3232 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3230, file: !2, baseType: !3233, size: 128, align: 64, extraData: i64 0)
!3233 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3228, file: !2, size: 128, align: 64, elements: !3234, templateParams: !3236, identifier: "2144764c7e667c8b6b3ca988941aca26")
!3234 = !{!3235}
!3235 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3233, file: !2, baseType: !49, size: 64, align: 64, offset: 64)
!3236 = !{!1121, !3237}
!3237 = !DITemplateTypeParameter(name: "E", type: !3238)
!3238 = !DICompositeType(tag: DW_TAG_structure_type, name: "TryFromIntError", scope: !3239, file: !2, align: 8, elements: !3240, templateParams: !25, identifier: "e5b6f8e93bd84d90491c1377ed5d84cd")
!3239 = !DINamespace(name: "error", scope: !1832)
!3240 = !{!3241}
!3241 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3238, file: !2, baseType: !7, align: 8)
!3242 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3230, file: !2, baseType: !3243, size: 128, align: 64, extraData: i64 1)
!3243 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3228, file: !2, size: 128, align: 64, elements: !3244, templateParams: !3236, identifier: "f5b9781f4f515718a964b20f21a683eb")
!3244 = !{!3245}
!3245 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3243, file: !2, baseType: !3238, align: 8, offset: 64)
!3246 = !DIDerivedType(tag: DW_TAG_member, scope: !3228, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!3247 = !DISubroutineType(types: !3248)
!3248 = !{!1835, !3228}
!3249 = !{!3250, !3251, !3253}
!3250 = !DILocalVariable(name: "self", arg: 1, scope: !3227, file: !855, line: 636, type: !3228)
!3251 = !DILocalVariable(name: "x", scope: !3252, file: !855, line: 641, type: !49, align: 8)
!3252 = distinct !DILexicalBlock(scope: !3227, file: !855, line: 641, column: 13)
!3253 = !DILocalVariable(name: "x", scope: !3254, file: !855, line: 644, type: !3238, align: 1)
!3254 = distinct !DILexicalBlock(scope: !3227, file: !855, line: 644, column: 13)
!3255 = !DILocation(line: 636, column: 21, scope: !3227)
!3256 = !DILocation(line: 644, column: 17, scope: !3254)
!3257 = !DILocation(line: 640, column: 15, scope: !3227)
!3258 = !DILocation(line: 640, column: 9, scope: !3227)
!3259 = !DILocation(line: 641, column: 16, scope: !3227)
!3260 = !DILocation(line: 641, column: 16, scope: !3252)
!3261 = !DILocation(line: 641, column: 22, scope: !3252)
!3262 = !DILocation(line: 641, column: 28, scope: !3227)
!3263 = !DILocation(line: 644, column: 23, scope: !3254)
!3264 = !DILocation(line: 644, column: 26, scope: !3227)
!3265 = !DILocation(line: 646, column: 6, scope: !3227)
!3266 = distinct !DISubprogram(name: "expect<x86_64::addr::VirtAddr, x86_64::addr::VirtAddrNotValid>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$6expect17hbe64cfac8d5094f0E", scope: !3267, file: !855, line: 1041, type: !3282, scopeLine: 1041, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3275, retainedNodes: !3284)
!3267 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::addr::VirtAddr, x86_64::addr::VirtAddrNotValid>", scope: !193, file: !2, size: 128, align: 64, elements: !3268, templateParams: !25, identifier: "e5d7af9db603d4e919fa3f083af15034")
!3268 = !{!3269}
!3269 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3267, file: !2, size: 128, align: 64, elements: !3270, templateParams: !25, identifier: "2e334ffa6516608efe87d0bc53402dff", discriminator: !3281)
!3270 = !{!3271, !3277}
!3271 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3269, file: !2, baseType: !3272, size: 128, align: 64, extraData: i64 0)
!3272 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3267, file: !2, size: 128, align: 64, elements: !3273, templateParams: !3275, identifier: "eb5ec5b0e79099e7e93f1b71ebb3a7d9")
!3273 = !{!3274}
!3274 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3272, file: !2, baseType: !45, size: 64, align: 64, offset: 64)
!3275 = !{!1058, !3276}
!3276 = !DITemplateTypeParameter(name: "E", type: !96)
!3277 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3269, file: !2, baseType: !3278, size: 128, align: 64, extraData: i64 1)
!3278 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3267, file: !2, size: 128, align: 64, elements: !3279, templateParams: !3275, identifier: "95bb9415244fceddfdf7c74f3a5ee05a")
!3279 = !{!3280}
!3280 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3278, file: !2, baseType: !96, size: 64, align: 64, offset: 64)
!3281 = !DIDerivedType(tag: DW_TAG_member, scope: !3267, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!3282 = !DISubroutineType(types: !3283)
!3283 = !{!45, !3267, !115, !917}
!3284 = !{!3285, !3286, !3287, !3289}
!3285 = !DILocalVariable(name: "self", arg: 1, scope: !3266, file: !855, line: 1041, type: !3267)
!3286 = !DILocalVariable(name: "msg", arg: 2, scope: !3266, file: !855, line: 1041, type: !115)
!3287 = !DILocalVariable(name: "t", scope: !3288, file: !855, line: 1046, type: !45, align: 8)
!3288 = distinct !DILexicalBlock(scope: !3266, file: !855, line: 1046, column: 13)
!3289 = !DILocalVariable(name: "e", scope: !3290, file: !855, line: 1047, type: !96, align: 8)
!3290 = distinct !DILexicalBlock(scope: !3266, file: !855, line: 1047, column: 13)
!3291 = !DILocation(line: 1041, column: 19, scope: !3266)
!3292 = !DILocation(line: 1041, column: 25, scope: !3266)
!3293 = !DILocation(line: 1047, column: 17, scope: !3290)
!3294 = !DILocation(line: 1045, column: 15, scope: !3266)
!3295 = !DILocation(line: 1045, column: 9, scope: !3266)
!3296 = !DILocation(line: 1046, column: 16, scope: !3266)
!3297 = !DILocation(line: 1046, column: 16, scope: !3288)
!3298 = !DILocation(line: 1049, column: 6, scope: !3266)
!3299 = !DILocation(line: 1047, column: 17, scope: !3266)
!3300 = !DILocation(line: 1047, column: 23, scope: !3290)
!3301 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::page::AddressNotAligned, x86_64::structures::paging::mapper::TranslateError, x86_64::structures::paging::mapper::recursive_page_table::{impl#2}::translate_page::{closure_env#0}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h020edd1ba97f0dd4E", scope: !3302, file: !855, line: 841, type: !3318, scopeLine: 841, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3360, retainedNodes: !3353)
!3302 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::page::AddressNotAligned>", scope: !193, file: !2, size: 128, align: 64, elements: !3303, templateParams: !25, identifier: "7641c14028a657839a21f58cb5f5e447")
!3303 = !{!3304}
!3304 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3302, file: !2, size: 128, align: 64, elements: !3305, templateParams: !25, identifier: "cdf878092fba4e1688ae98bfdf85163b", discriminator: !3317)
!3305 = !{!3306, !3313}
!3306 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3304, file: !2, baseType: !3307, size: 128, align: 64, extraData: i64 0)
!3307 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3302, file: !2, size: 128, align: 64, elements: !3308, templateParams: !3310, identifier: "76b1b5f47fad11ba43588403c97cda2")
!3308 = !{!3309}
!3309 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3307, file: !2, baseType: !682, size: 64, align: 64, offset: 64)
!3310 = !{!1135, !3311}
!3311 = !DITemplateTypeParameter(name: "E", type: !3312)
!3312 = !DICompositeType(tag: DW_TAG_structure_type, name: "AddressNotAligned", scope: !673, file: !2, align: 8, elements: !25, identifier: "10f52785d710bf6291c6b3aa17ee9a59")
!3313 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3304, file: !2, baseType: !3314, size: 128, align: 64, extraData: i64 1)
!3314 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3302, file: !2, size: 128, align: 64, elements: !3315, templateParams: !3310, identifier: "9f2e87fdf9dbbba6e8e7e33b089a32dd")
!3315 = !{!3316}
!3316 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3314, file: !2, baseType: !3312, align: 8, offset: 64)
!3317 = !DIDerivedType(tag: DW_TAG_member, scope: !3302, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!3318 = !DISubroutineType(types: !3319)
!3319 = !{!3320, !3302, !3348}
!3320 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::mapper::TranslateError>", scope: !193, file: !2, size: 128, align: 64, elements: !3321, templateParams: !25, identifier: "2ba976ba58bab834cdd9cbb9225c1e14")
!3321 = !{!3322}
!3322 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3320, file: !2, size: 128, align: 64, elements: !3323, templateParams: !25, identifier: "971405de787a4858ee923c1d680cceab", discriminator: !3347)
!3323 = !{!3324, !3343}
!3324 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3322, file: !2, baseType: !3325, size: 128, align: 64, extraData: i64 3)
!3325 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3320, file: !2, size: 128, align: 64, elements: !3326, templateParams: !3328, identifier: "d1da86a2b88270f3cc9961d570a6849")
!3326 = !{!3327}
!3327 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3325, file: !2, baseType: !682, size: 64, align: 64, offset: 64)
!3328 = !{!1135, !3329}
!3329 = !DITemplateTypeParameter(name: "E", type: !3330)
!3330 = !DICompositeType(tag: DW_TAG_structure_type, name: "TranslateError", scope: !326, file: !2, size: 128, align: 64, elements: !3331, templateParams: !25, identifier: "86a6da9f921e162ce90d6b0984fd91d3")
!3331 = !{!3332}
!3332 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3330, file: !2, size: 128, align: 64, elements: !3333, templateParams: !25, identifier: "afd0c13e951909e9a284ca209c7b399a", discriminator: !3342)
!3333 = !{!3334, !3336, !3338}
!3334 = !DIDerivedType(tag: DW_TAG_member, name: "PageNotMapped", scope: !3332, file: !2, baseType: !3335, size: 128, align: 64, extraData: i64 0)
!3335 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageNotMapped", scope: !3330, file: !2, size: 128, align: 64, elements: !25, identifier: "20d3ec74cf208aeaf4048bf591333437")
!3336 = !DIDerivedType(tag: DW_TAG_member, name: "ParentEntryHugePage", scope: !3332, file: !2, baseType: !3337, size: 128, align: 64, extraData: i64 1)
!3337 = !DICompositeType(tag: DW_TAG_structure_type, name: "ParentEntryHugePage", scope: !3330, file: !2, size: 128, align: 64, elements: !25, identifier: "e673727440356444725247e6263d96c4")
!3338 = !DIDerivedType(tag: DW_TAG_member, name: "InvalidFrameAddress", scope: !3332, file: !2, baseType: !3339, size: 128, align: 64, extraData: i64 2)
!3339 = !DICompositeType(tag: DW_TAG_structure_type, name: "InvalidFrameAddress", scope: !3330, file: !2, size: 128, align: 64, elements: !3340, templateParams: !25, identifier: "f6d6c0f2635517dde02f405c522b9edd")
!3340 = !{!3341}
!3341 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3339, file: !2, baseType: !355, size: 64, align: 64, offset: 64)
!3342 = !DIDerivedType(tag: DW_TAG_member, scope: !3330, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!3343 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3322, file: !2, baseType: !3344, size: 128, align: 64)
!3344 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3320, file: !2, size: 128, align: 64, elements: !3345, templateParams: !3328, identifier: "17403edd0597a5d59543fb57669f66b")
!3345 = !{!3346}
!3346 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3344, file: !2, baseType: !3330, size: 128, align: 64)
!3347 = !DIDerivedType(tag: DW_TAG_member, scope: !3320, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!3348 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#0}", scope: !3349, file: !2, size: 64, align: 64, elements: !3351, templateParams: !25, identifier: "850cea53ca0cbb5d5b68c2cef4496754")
!3349 = !DINamespace(name: "translate_page", scope: !3350)
!3350 = !DINamespace(name: "{impl#2}", scope: !810)
!3351 = !{!3352}
!3352 = !DIDerivedType(tag: DW_TAG_member, name: "_ref__p2_entry", scope: !3348, file: !2, baseType: !1277, size: 64, align: 64)
!3353 = !{!3354, !3355, !3356, !3358}
!3354 = !DILocalVariable(name: "self", arg: 1, scope: !3301, file: !855, line: 841, type: !3302)
!3355 = !DILocalVariable(name: "op", arg: 2, scope: !3301, file: !855, line: 841, type: !3348)
!3356 = !DILocalVariable(name: "t", scope: !3357, file: !855, line: 843, type: !682, align: 8)
!3357 = distinct !DILexicalBlock(scope: !3301, file: !855, line: 843, column: 13)
!3358 = !DILocalVariable(name: "e", scope: !3359, file: !855, line: 844, type: !3312, align: 1)
!3359 = distinct !DILexicalBlock(scope: !3301, file: !855, line: 844, column: 13)
!3360 = !{!1135, !3311, !3361, !3362}
!3361 = !DITemplateTypeParameter(name: "F", type: !3330)
!3362 = !DITemplateTypeParameter(name: "O", type: !3348)
!3363 = !DILocation(line: 841, column: 42, scope: !3301)
!3364 = !DILocation(line: 841, column: 48, scope: !3301)
!3365 = !DILocation(line: 843, column: 16, scope: !3357)
!3366 = !DILocation(line: 844, column: 17, scope: !3359)
!3367 = !DILocation(line: 842, column: 15, scope: !3301)
!3368 = !DILocation(line: 842, column: 9, scope: !3301)
!3369 = !DILocation(line: 843, column: 16, scope: !3301)
!3370 = !DILocation(line: 843, column: 22, scope: !3357)
!3371 = !DILocation(line: 843, column: 26, scope: !3301)
!3372 = !DILocation(line: 844, column: 27, scope: !3359)
!3373 = !DILocation(line: 844, column: 23, scope: !3359)
!3374 = !DILocation(line: 844, column: 32, scope: !3301)
!3375 = !DILocation(line: 846, column: 5, scope: !3301)
!3376 = !DILocation(line: 846, column: 6, scope: !3301)
!3377 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#2}::unmap::{closure_env#0}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h040f154ad5d7c25dE", scope: !3378, file: !855, line: 841, type: !3393, scopeLine: 841, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3418, retainedNodes: !3411)
!3378 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError>", scope: !193, file: !2, size: 128, align: 64, elements: !3379, templateParams: !25, identifier: "58e97667e735f8f979de6911e8b622aa")
!3379 = !{!3380}
!3380 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3378, file: !2, size: 128, align: 64, elements: !3381, templateParams: !25, identifier: "607241c12428a2817e26b279f75b48be", discriminator: !3392)
!3381 = !{!3382, !3388}
!3382 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3380, file: !2, baseType: !3383, size: 128, align: 64, extraData: i64 0)
!3383 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3378, file: !2, size: 128, align: 64, elements: !3384, templateParams: !3386, identifier: "1f85af1ba334f9b2f0393c8c8f1db36a")
!3384 = !{!3385}
!3385 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3383, file: !2, baseType: !664, size: 64, align: 64, offset: 64)
!3386 = !{!1254, !3387}
!3387 = !DITemplateTypeParameter(name: "E", type: !795)
!3388 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3380, file: !2, baseType: !3389, size: 128, align: 64, extraData: i64 1)
!3389 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3378, file: !2, size: 128, align: 64, elements: !3390, templateParams: !3386, identifier: "8c23dca01b046340b97a54730efee368")
!3390 = !{!3391}
!3391 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3389, file: !2, baseType: !795, size: 8, align: 8, offset: 8)
!3392 = !DIDerivedType(tag: DW_TAG_member, scope: !3378, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!3393 = !DISubroutineType(types: !3394)
!3394 = !{!3395, !3378, !3409}
!3395 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::mapper::UnmapError>", scope: !193, file: !2, size: 128, align: 64, elements: !3396, templateParams: !25, identifier: "bca4afbd3225522a274c0f89a249b6")
!3396 = !{!3397}
!3397 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3395, file: !2, size: 128, align: 64, elements: !3398, templateParams: !25, identifier: "a59ee732aed9698ce963ae8fa329c8a7", discriminator: !3408)
!3398 = !{!3399, !3404}
!3399 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3397, file: !2, baseType: !3400, size: 128, align: 64, extraData: i64 3)
!3400 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3395, file: !2, size: 128, align: 64, elements: !3401, templateParams: !3403, identifier: "655182ec59af1807fb5847c18172dc1c")
!3401 = !{!3402}
!3402 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3400, file: !2, baseType: !664, size: 64, align: 64, offset: 64)
!3403 = !{!1254, !880}
!3404 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3397, file: !2, baseType: !3405, size: 128, align: 64)
!3405 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3395, file: !2, size: 128, align: 64, elements: !3406, templateParams: !3403, identifier: "1ba5b34f758ec8564d6c6c83865ab6bb")
!3406 = !{!3407}
!3407 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3405, file: !2, baseType: !881, size: 128, align: 64)
!3408 = !DIDerivedType(tag: DW_TAG_member, scope: !3395, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!3409 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#0}", scope: !3410, file: !2, align: 8, elements: !25, identifier: "4b675aca1ff0c0284679d56e6d01f3f5")
!3410 = !DINamespace(name: "unmap", scope: !3350)
!3411 = !{!3412, !3413, !3414, !3416}
!3412 = !DILocalVariable(name: "self", arg: 1, scope: !3377, file: !855, line: 841, type: !3378)
!3413 = !DILocalVariable(name: "op", arg: 2, scope: !3377, file: !855, line: 841, type: !3409)
!3414 = !DILocalVariable(name: "t", scope: !3415, file: !855, line: 843, type: !664, align: 8)
!3415 = distinct !DILexicalBlock(scope: !3377, file: !855, line: 843, column: 13)
!3416 = !DILocalVariable(name: "e", scope: !3417, file: !855, line: 844, type: !795, align: 1)
!3417 = distinct !DILexicalBlock(scope: !3377, file: !855, line: 844, column: 13)
!3418 = !{!1254, !3387, !930, !3419}
!3419 = !DITemplateTypeParameter(name: "O", type: !3409)
!3420 = !DILocation(line: 841, column: 42, scope: !3377)
!3421 = !DILocation(line: 841, column: 48, scope: !3377)
!3422 = !DILocation(line: 843, column: 16, scope: !3415)
!3423 = !DILocation(line: 842, column: 15, scope: !3377)
!3424 = !DILocation(line: 842, column: 9, scope: !3377)
!3425 = !DILocation(line: 843, column: 16, scope: !3377)
!3426 = !DILocation(line: 843, column: 22, scope: !3415)
!3427 = !DILocation(line: 843, column: 26, scope: !3377)
!3428 = !DILocation(line: 844, column: 17, scope: !3377)
!3429 = !DILocation(line: 844, column: 17, scope: !3417)
!3430 = !DILocation(line: 844, column: 27, scope: !3417)
!3431 = !DILocation(line: 844, column: 23, scope: !3417)
!3432 = !DILocation(line: 844, column: 32, scope: !3377)
!3433 = !DILocation(line: 846, column: 5, scope: !3377)
!3434 = !DILocation(line: 846, column: 6, scope: !3377)
!3435 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#2}::unmap::{closure_env#1}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h132bcc95cceab482E", scope: !3378, file: !855, line: 841, type: !3436, scopeLine: 841, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3446, retainedNodes: !3439)
!3436 = !DISubroutineType(types: !3437)
!3437 = !{!3395, !3378, !3438}
!3438 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#1}", scope: !3410, file: !2, align: 8, elements: !25, identifier: "1944f840fc27d1352bd280afd3b400d")
!3439 = !{!3440, !3441, !3442, !3444}
!3440 = !DILocalVariable(name: "self", arg: 1, scope: !3435, file: !855, line: 841, type: !3378)
!3441 = !DILocalVariable(name: "op", arg: 2, scope: !3435, file: !855, line: 841, type: !3438)
!3442 = !DILocalVariable(name: "t", scope: !3443, file: !855, line: 843, type: !664, align: 8)
!3443 = distinct !DILexicalBlock(scope: !3435, file: !855, line: 843, column: 13)
!3444 = !DILocalVariable(name: "e", scope: !3445, file: !855, line: 844, type: !795, align: 1)
!3445 = distinct !DILexicalBlock(scope: !3435, file: !855, line: 844, column: 13)
!3446 = !{!1254, !3387, !930, !3447}
!3447 = !DITemplateTypeParameter(name: "O", type: !3438)
!3448 = !DILocation(line: 841, column: 42, scope: !3435)
!3449 = !DILocation(line: 841, column: 48, scope: !3435)
!3450 = !DILocation(line: 843, column: 16, scope: !3443)
!3451 = !DILocation(line: 842, column: 15, scope: !3435)
!3452 = !DILocation(line: 842, column: 9, scope: !3435)
!3453 = !DILocation(line: 843, column: 16, scope: !3435)
!3454 = !DILocation(line: 843, column: 22, scope: !3443)
!3455 = !DILocation(line: 843, column: 26, scope: !3435)
!3456 = !DILocation(line: 844, column: 17, scope: !3435)
!3457 = !DILocation(line: 844, column: 17, scope: !3445)
!3458 = !DILocation(line: 844, column: 27, scope: !3445)
!3459 = !DILocation(line: 844, column: 23, scope: !3445)
!3460 = !DILocation(line: 844, column: 32, scope: !3435)
!3461 = !DILocation(line: 846, column: 5, scope: !3435)
!3462 = !DILocation(line: 846, column: 6, scope: !3435)
!3463 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#3}::unmap::{closure_env#2}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h3a46efe4233d1da0E", scope: !3378, file: !855, line: 841, type: !3464, scopeLine: 841, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3476, retainedNodes: !3469)
!3464 = !DISubroutineType(types: !3465)
!3465 = !{!3395, !3378, !3466}
!3466 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#2}", scope: !3467, file: !2, align: 8, elements: !25, identifier: "40f3d429c537772f1d074741dd226ec1")
!3467 = !DINamespace(name: "unmap", scope: !3468)
!3468 = !DINamespace(name: "{impl#3}", scope: !810)
!3469 = !{!3470, !3471, !3472, !3474}
!3470 = !DILocalVariable(name: "self", arg: 1, scope: !3463, file: !855, line: 841, type: !3378)
!3471 = !DILocalVariable(name: "op", arg: 2, scope: !3463, file: !855, line: 841, type: !3466)
!3472 = !DILocalVariable(name: "t", scope: !3473, file: !855, line: 843, type: !664, align: 8)
!3473 = distinct !DILexicalBlock(scope: !3463, file: !855, line: 843, column: 13)
!3474 = !DILocalVariable(name: "e", scope: !3475, file: !855, line: 844, type: !795, align: 1)
!3475 = distinct !DILexicalBlock(scope: !3463, file: !855, line: 844, column: 13)
!3476 = !{!1254, !3387, !930, !3477}
!3477 = !DITemplateTypeParameter(name: "O", type: !3466)
!3478 = !DILocation(line: 841, column: 42, scope: !3463)
!3479 = !DILocation(line: 841, column: 48, scope: !3463)
!3480 = !DILocation(line: 843, column: 16, scope: !3473)
!3481 = !DILocation(line: 842, column: 15, scope: !3463)
!3482 = !DILocation(line: 842, column: 9, scope: !3463)
!3483 = !DILocation(line: 843, column: 16, scope: !3463)
!3484 = !DILocation(line: 843, column: 22, scope: !3473)
!3485 = !DILocation(line: 843, column: 26, scope: !3463)
!3486 = !DILocation(line: 844, column: 17, scope: !3463)
!3487 = !DILocation(line: 844, column: 17, scope: !3475)
!3488 = !DILocation(line: 844, column: 27, scope: !3475)
!3489 = !DILocation(line: 844, column: 23, scope: !3475)
!3490 = !DILocation(line: 844, column: 32, scope: !3463)
!3491 = !DILocation(line: 846, column: 5, scope: !3463)
!3492 = !DILocation(line: 846, column: 6, scope: !3463)
!3493 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::page::AddressNotAligned, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#1}::unmap::{closure_env#1}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h3f420f853e7302f7E", scope: !3494, file: !855, line: 841, type: !3508, scopeLine: 841, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3538, retainedNodes: !3531)
!3494 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::page::AddressNotAligned>", scope: !193, file: !2, size: 128, align: 64, elements: !3495, templateParams: !25, identifier: "df32419e35712379410a0dbb9c1d1255")
!3495 = !{!3496}
!3496 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3494, file: !2, size: 128, align: 64, elements: !3497, templateParams: !25, identifier: "ae2d6dd3811cc00688a56367419f9a67", discriminator: !3507)
!3497 = !{!3498, !3503}
!3498 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3496, file: !2, baseType: !3499, size: 128, align: 64, extraData: i64 0)
!3499 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3494, file: !2, size: 128, align: 64, elements: !3500, templateParams: !3502, identifier: "e37381060201d8bc8785455ded094e1")
!3500 = !{!3501}
!3501 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3499, file: !2, baseType: !698, size: 64, align: 64, offset: 64)
!3502 = !{!1087, !3311}
!3503 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3496, file: !2, baseType: !3504, size: 128, align: 64, extraData: i64 1)
!3504 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3494, file: !2, size: 128, align: 64, elements: !3505, templateParams: !3502, identifier: "fe4d2659bff37416b0630aa7def7b206")
!3505 = !{!3506}
!3506 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3504, file: !2, baseType: !3312, align: 8, offset: 64)
!3507 = !DIDerivedType(tag: DW_TAG_member, scope: !3494, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!3508 = !DISubroutineType(types: !3509)
!3509 = !{!3510, !3494, !3524}
!3510 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::mapper::UnmapError>", scope: !193, file: !2, size: 128, align: 64, elements: !3511, templateParams: !25, identifier: "cf52bc90a17df1eff6025df600947f76")
!3511 = !{!3512}
!3512 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3510, file: !2, size: 128, align: 64, elements: !3513, templateParams: !25, identifier: "78cc25010f1fe782cbb1715eeb5dda49", discriminator: !3523)
!3513 = !{!3514, !3519}
!3514 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3512, file: !2, baseType: !3515, size: 128, align: 64, extraData: i64 3)
!3515 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3510, file: !2, size: 128, align: 64, elements: !3516, templateParams: !3518, identifier: "cc806832d759a043d37fe921debc8502")
!3516 = !{!3517}
!3517 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3515, file: !2, baseType: !698, size: 64, align: 64, offset: 64)
!3518 = !{!1087, !880}
!3519 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3512, file: !2, baseType: !3520, size: 128, align: 64)
!3520 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3510, file: !2, size: 128, align: 64, elements: !3521, templateParams: !3518, identifier: "fcf06b7b3b366c83c203ae05cbcf528d")
!3521 = !{!3522}
!3522 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3520, file: !2, baseType: !881, size: 128, align: 64)
!3523 = !DIDerivedType(tag: DW_TAG_member, scope: !3510, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!3524 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#1}", scope: !3525, file: !2, size: 64, align: 64, elements: !3527, templateParams: !25, identifier: "2c20dcea263613f08e44aa21d4796c")
!3525 = !DINamespace(name: "unmap", scope: !3526)
!3526 = !DINamespace(name: "{impl#1}", scope: !810)
!3527 = !{!3528}
!3528 = !DIDerivedType(tag: DW_TAG_member, name: "_ref__p3_entry", scope: !3524, file: !2, baseType: !3529, size: 64, align: 64)
!3529 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&&mut x86_64::structures::paging::page_table::PageTableEntry", baseType: !3530, size: 64, align: 64, dwarfAddressSpace: 0)
!3530 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut x86_64::structures::paging::page_table::PageTableEntry", baseType: !74, size: 64, align: 64, dwarfAddressSpace: 0)
!3531 = !{!3532, !3533, !3534, !3536}
!3532 = !DILocalVariable(name: "self", arg: 1, scope: !3493, file: !855, line: 841, type: !3494)
!3533 = !DILocalVariable(name: "op", arg: 2, scope: !3493, file: !855, line: 841, type: !3524)
!3534 = !DILocalVariable(name: "t", scope: !3535, file: !855, line: 843, type: !698, align: 8)
!3535 = distinct !DILexicalBlock(scope: !3493, file: !855, line: 843, column: 13)
!3536 = !DILocalVariable(name: "e", scope: !3537, file: !855, line: 844, type: !3312, align: 1)
!3537 = distinct !DILexicalBlock(scope: !3493, file: !855, line: 844, column: 13)
!3538 = !{!1087, !3311, !930, !3539}
!3539 = !DITemplateTypeParameter(name: "O", type: !3524)
!3540 = !DILocation(line: 841, column: 42, scope: !3493)
!3541 = !DILocation(line: 841, column: 48, scope: !3493)
!3542 = !DILocation(line: 843, column: 16, scope: !3535)
!3543 = !DILocation(line: 844, column: 17, scope: !3537)
!3544 = !DILocation(line: 842, column: 15, scope: !3493)
!3545 = !DILocation(line: 842, column: 9, scope: !3493)
!3546 = !DILocation(line: 843, column: 16, scope: !3493)
!3547 = !DILocation(line: 843, column: 22, scope: !3535)
!3548 = !DILocation(line: 843, column: 26, scope: !3493)
!3549 = !DILocation(line: 844, column: 27, scope: !3537)
!3550 = !DILocation(line: 844, column: 23, scope: !3537)
!3551 = !DILocation(line: 844, column: 32, scope: !3493)
!3552 = !DILocation(line: 846, column: 5, scope: !3493)
!3553 = !DILocation(line: 846, column: 6, scope: !3493)
!3554 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::page::AddressNotAligned, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#2}::unmap::{closure_env#2}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h4c5d63c598da9b91E", scope: !3302, file: !855, line: 841, type: !3555, scopeLine: 841, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3581, retainedNodes: !3574)
!3555 = !DISubroutineType(types: !3556)
!3556 = !{!3557, !3302, !3571}
!3557 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::mapper::UnmapError>", scope: !193, file: !2, size: 128, align: 64, elements: !3558, templateParams: !25, identifier: "52ad8f1242ccf300b58273ef7443f33a")
!3558 = !{!3559}
!3559 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3557, file: !2, size: 128, align: 64, elements: !3560, templateParams: !25, identifier: "9dd1be8243f82a7928e13da886d44d73", discriminator: !3570)
!3560 = !{!3561, !3566}
!3561 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3559, file: !2, baseType: !3562, size: 128, align: 64, extraData: i64 3)
!3562 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3557, file: !2, size: 128, align: 64, elements: !3563, templateParams: !3565, identifier: "4951ffc557cabafa93f58d8baa57f07d")
!3563 = !{!3564}
!3564 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3562, file: !2, baseType: !682, size: 64, align: 64, offset: 64)
!3565 = !{!1135, !880}
!3566 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3559, file: !2, baseType: !3567, size: 128, align: 64)
!3567 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3557, file: !2, size: 128, align: 64, elements: !3568, templateParams: !3565, identifier: "65f1c615efaef62651334f5205cd44d8")
!3568 = !{!3569}
!3569 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3567, file: !2, baseType: !881, size: 128, align: 64)
!3570 = !DIDerivedType(tag: DW_TAG_member, scope: !3557, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!3571 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#2}", scope: !3410, file: !2, size: 64, align: 64, elements: !3572, templateParams: !25, identifier: "eb7a679834c719d0ebc28080e85320e1")
!3572 = !{!3573}
!3573 = !DIDerivedType(tag: DW_TAG_member, name: "_ref__p2_entry", scope: !3571, file: !2, baseType: !3529, size: 64, align: 64)
!3574 = !{!3575, !3576, !3577, !3579}
!3575 = !DILocalVariable(name: "self", arg: 1, scope: !3554, file: !855, line: 841, type: !3302)
!3576 = !DILocalVariable(name: "op", arg: 2, scope: !3554, file: !855, line: 841, type: !3571)
!3577 = !DILocalVariable(name: "t", scope: !3578, file: !855, line: 843, type: !682, align: 8)
!3578 = distinct !DILexicalBlock(scope: !3554, file: !855, line: 843, column: 13)
!3579 = !DILocalVariable(name: "e", scope: !3580, file: !855, line: 844, type: !3312, align: 1)
!3580 = distinct !DILexicalBlock(scope: !3554, file: !855, line: 844, column: 13)
!3581 = !{!1135, !3311, !930, !3582}
!3582 = !DITemplateTypeParameter(name: "O", type: !3571)
!3583 = !DILocation(line: 841, column: 42, scope: !3554)
!3584 = !DILocation(line: 841, column: 48, scope: !3554)
!3585 = !DILocation(line: 843, column: 16, scope: !3578)
!3586 = !DILocation(line: 844, column: 17, scope: !3580)
!3587 = !DILocation(line: 842, column: 15, scope: !3554)
!3588 = !DILocation(line: 842, column: 9, scope: !3554)
!3589 = !DILocation(line: 843, column: 16, scope: !3554)
!3590 = !DILocation(line: 843, column: 22, scope: !3578)
!3591 = !DILocation(line: 843, column: 26, scope: !3554)
!3592 = !DILocation(line: 844, column: 27, scope: !3580)
!3593 = !DILocation(line: 844, column: 23, scope: !3580)
!3594 = !DILocation(line: 844, column: 32, scope: !3554)
!3595 = !DILocation(line: 846, column: 5, scope: !3554)
!3596 = !DILocation(line: 846, column: 6, scope: !3554)
!3597 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#3}::unmap::{closure_env#1}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17h5e97b3d6ca2bfcedE", scope: !3378, file: !855, line: 841, type: !3598, scopeLine: 841, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3608, retainedNodes: !3601)
!3598 = !DISubroutineType(types: !3599)
!3599 = !{!3395, !3378, !3600}
!3600 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#1}", scope: !3467, file: !2, align: 8, elements: !25, identifier: "468b67af948b7a0115a26acaf4ed1bca")
!3601 = !{!3602, !3603, !3604, !3606}
!3602 = !DILocalVariable(name: "self", arg: 1, scope: !3597, file: !855, line: 841, type: !3378)
!3603 = !DILocalVariable(name: "op", arg: 2, scope: !3597, file: !855, line: 841, type: !3600)
!3604 = !DILocalVariable(name: "t", scope: !3605, file: !855, line: 843, type: !664, align: 8)
!3605 = distinct !DILexicalBlock(scope: !3597, file: !855, line: 843, column: 13)
!3606 = !DILocalVariable(name: "e", scope: !3607, file: !855, line: 844, type: !795, align: 1)
!3607 = distinct !DILexicalBlock(scope: !3597, file: !855, line: 844, column: 13)
!3608 = !{!1254, !3387, !930, !3609}
!3609 = !DITemplateTypeParameter(name: "O", type: !3600)
!3610 = !DILocation(line: 841, column: 42, scope: !3597)
!3611 = !DILocation(line: 841, column: 48, scope: !3597)
!3612 = !DILocation(line: 843, column: 16, scope: !3605)
!3613 = !DILocation(line: 842, column: 15, scope: !3597)
!3614 = !DILocation(line: 842, column: 9, scope: !3597)
!3615 = !DILocation(line: 843, column: 16, scope: !3597)
!3616 = !DILocation(line: 843, column: 22, scope: !3605)
!3617 = !DILocation(line: 843, column: 26, scope: !3597)
!3618 = !DILocation(line: 844, column: 17, scope: !3597)
!3619 = !DILocation(line: 844, column: 17, scope: !3607)
!3620 = !DILocation(line: 844, column: 27, scope: !3607)
!3621 = !DILocation(line: 844, column: 23, scope: !3607)
!3622 = !DILocation(line: 844, column: 32, scope: !3597)
!3623 = !DILocation(line: 846, column: 5, scope: !3597)
!3624 = !DILocation(line: 846, column: 6, scope: !3597)
!3625 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#3}::unmap::{closure_env#0}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hb153ca74707d5e39E", scope: !3378, file: !855, line: 841, type: !3626, scopeLine: 841, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3636, retainedNodes: !3629)
!3626 = !DISubroutineType(types: !3627)
!3627 = !{!3395, !3378, !3628}
!3628 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#0}", scope: !3467, file: !2, align: 8, elements: !25, identifier: "5b9a4fd8ff2d90956d0eb835d4f9fe5b")
!3629 = !{!3630, !3631, !3632, !3634}
!3630 = !DILocalVariable(name: "self", arg: 1, scope: !3625, file: !855, line: 841, type: !3378)
!3631 = !DILocalVariable(name: "op", arg: 2, scope: !3625, file: !855, line: 841, type: !3628)
!3632 = !DILocalVariable(name: "t", scope: !3633, file: !855, line: 843, type: !664, align: 8)
!3633 = distinct !DILexicalBlock(scope: !3625, file: !855, line: 843, column: 13)
!3634 = !DILocalVariable(name: "e", scope: !3635, file: !855, line: 844, type: !795, align: 1)
!3635 = distinct !DILexicalBlock(scope: !3625, file: !855, line: 844, column: 13)
!3636 = !{!1254, !3387, !930, !3637}
!3637 = !DITemplateTypeParameter(name: "O", type: !3628)
!3638 = !DILocation(line: 841, column: 42, scope: !3625)
!3639 = !DILocation(line: 841, column: 48, scope: !3625)
!3640 = !DILocation(line: 843, column: 16, scope: !3633)
!3641 = !DILocation(line: 842, column: 15, scope: !3625)
!3642 = !DILocation(line: 842, column: 9, scope: !3625)
!3643 = !DILocation(line: 843, column: 16, scope: !3625)
!3644 = !DILocation(line: 843, column: 22, scope: !3633)
!3645 = !DILocation(line: 843, column: 26, scope: !3625)
!3646 = !DILocation(line: 844, column: 17, scope: !3625)
!3647 = !DILocation(line: 844, column: 17, scope: !3635)
!3648 = !DILocation(line: 844, column: 27, scope: !3635)
!3649 = !DILocation(line: 844, column: 23, scope: !3635)
!3650 = !DILocation(line: 844, column: 32, scope: !3625)
!3651 = !DILocation(line: 846, column: 5, scope: !3625)
!3652 = !DILocation(line: 846, column: 6, scope: !3625)
!3653 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page::AddressNotAligned, x86_64::structures::paging::mapper::TranslateError, x86_64::structures::paging::mapper::recursive_page_table::{impl#3}::translate_page::{closure_env#0}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hb82b46c76f83ea9fE", scope: !3654, file: !855, line: 841, type: !3668, scopeLine: 841, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3695, retainedNodes: !3688)
!3654 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page::AddressNotAligned>", scope: !193, file: !2, size: 128, align: 64, elements: !3655, templateParams: !25, identifier: "ac10df4354265b8db57f5e42e6402daa")
!3655 = !{!3656}
!3656 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3654, file: !2, size: 128, align: 64, elements: !3657, templateParams: !25, identifier: "50f9e24a96cc545c77c606446aafeae", discriminator: !3667)
!3657 = !{!3658, !3663}
!3658 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3656, file: !2, baseType: !3659, size: 128, align: 64, extraData: i64 0)
!3659 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3654, file: !2, size: 128, align: 64, elements: !3660, templateParams: !3662, identifier: "a5db399586e5492b8c076c014f076e60")
!3660 = !{!3661}
!3661 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3659, file: !2, baseType: !664, size: 64, align: 64, offset: 64)
!3662 = !{!1254, !3311}
!3663 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3656, file: !2, baseType: !3664, size: 128, align: 64, extraData: i64 1)
!3664 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3654, file: !2, size: 128, align: 64, elements: !3665, templateParams: !3662, identifier: "89bb8db4e857cbf46b82e88939212c95")
!3665 = !{!3666}
!3666 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3664, file: !2, baseType: !3312, align: 8, offset: 64)
!3667 = !DIDerivedType(tag: DW_TAG_member, scope: !3654, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!3668 = !DISubroutineType(types: !3669)
!3669 = !{!3670, !3654, !3684}
!3670 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::mapper::TranslateError>", scope: !193, file: !2, size: 128, align: 64, elements: !3671, templateParams: !25, identifier: "7ddf0ea67493388822be30c9eb55658d")
!3671 = !{!3672}
!3672 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3670, file: !2, size: 128, align: 64, elements: !3673, templateParams: !25, identifier: "79fc5725c380e42b19b9ac3baae01788", discriminator: !3683)
!3673 = !{!3674, !3679}
!3674 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3672, file: !2, baseType: !3675, size: 128, align: 64, extraData: i64 3)
!3675 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3670, file: !2, size: 128, align: 64, elements: !3676, templateParams: !3678, identifier: "94989936e2aacfef76d50fc4ea066638")
!3676 = !{!3677}
!3677 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3675, file: !2, baseType: !664, size: 64, align: 64, offset: 64)
!3678 = !{!1254, !3329}
!3679 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3672, file: !2, baseType: !3680, size: 128, align: 64)
!3680 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3670, file: !2, size: 128, align: 64, elements: !3681, templateParams: !3678, identifier: "209dcd7f49776e0e75b9f9bfc8a7979b")
!3681 = !{!3682}
!3682 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3680, file: !2, baseType: !3330, size: 128, align: 64)
!3683 = !DIDerivedType(tag: DW_TAG_member, scope: !3670, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!3684 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#0}", scope: !3685, file: !2, size: 64, align: 64, elements: !3686, templateParams: !25, identifier: "6d91b26e7838abca572718969dc094c0")
!3685 = !DINamespace(name: "translate_page", scope: !3468)
!3686 = !{!3687}
!3687 = !DIDerivedType(tag: DW_TAG_member, name: "_ref__p1_entry", scope: !3684, file: !2, baseType: !1277, size: 64, align: 64)
!3688 = !{!3689, !3690, !3691, !3693}
!3689 = !DILocalVariable(name: "self", arg: 1, scope: !3653, file: !855, line: 841, type: !3654)
!3690 = !DILocalVariable(name: "op", arg: 2, scope: !3653, file: !855, line: 841, type: !3684)
!3691 = !DILocalVariable(name: "t", scope: !3692, file: !855, line: 843, type: !664, align: 8)
!3692 = distinct !DILexicalBlock(scope: !3653, file: !855, line: 843, column: 13)
!3693 = !DILocalVariable(name: "e", scope: !3694, file: !855, line: 844, type: !3312, align: 1)
!3694 = distinct !DILexicalBlock(scope: !3653, file: !855, line: 844, column: 13)
!3695 = !{!1254, !3311, !3361, !3696}
!3696 = !DITemplateTypeParameter(name: "O", type: !3684)
!3697 = !DILocation(line: 841, column: 42, scope: !3653)
!3698 = !DILocation(line: 841, column: 48, scope: !3653)
!3699 = !DILocation(line: 843, column: 16, scope: !3692)
!3700 = !DILocation(line: 844, column: 17, scope: !3694)
!3701 = !DILocation(line: 842, column: 15, scope: !3653)
!3702 = !DILocation(line: 842, column: 9, scope: !3653)
!3703 = !DILocation(line: 843, column: 16, scope: !3653)
!3704 = !DILocation(line: 843, column: 22, scope: !3692)
!3705 = !DILocation(line: 843, column: 26, scope: !3653)
!3706 = !DILocation(line: 844, column: 27, scope: !3694)
!3707 = !DILocation(line: 844, column: 23, scope: !3694)
!3708 = !DILocation(line: 844, column: 32, scope: !3653)
!3709 = !DILocation(line: 846, column: 5, scope: !3653)
!3710 = !DILocation(line: 846, column: 6, scope: !3653)
!3711 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#3}::unmap::{closure_env#3}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hc48dbb2772181637E", scope: !3378, file: !855, line: 841, type: !3712, scopeLine: 841, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3722, retainedNodes: !3715)
!3712 = !DISubroutineType(types: !3713)
!3713 = !{!3395, !3378, !3714}
!3714 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#3}", scope: !3467, file: !2, align: 8, elements: !25, identifier: "52367eb53242fa63460455fbeaf3531e")
!3715 = !{!3716, !3717, !3718, !3720}
!3716 = !DILocalVariable(name: "self", arg: 1, scope: !3711, file: !855, line: 841, type: !3378)
!3717 = !DILocalVariable(name: "op", arg: 2, scope: !3711, file: !855, line: 841, type: !3714)
!3718 = !DILocalVariable(name: "t", scope: !3719, file: !855, line: 843, type: !664, align: 8)
!3719 = distinct !DILexicalBlock(scope: !3711, file: !855, line: 843, column: 13)
!3720 = !DILocalVariable(name: "e", scope: !3721, file: !855, line: 844, type: !795, align: 1)
!3721 = distinct !DILexicalBlock(scope: !3711, file: !855, line: 844, column: 13)
!3722 = !{!1254, !3387, !930, !3723}
!3723 = !DITemplateTypeParameter(name: "O", type: !3714)
!3724 = !DILocation(line: 841, column: 42, scope: !3711)
!3725 = !DILocation(line: 841, column: 48, scope: !3711)
!3726 = !DILocation(line: 843, column: 16, scope: !3719)
!3727 = !DILocation(line: 842, column: 15, scope: !3711)
!3728 = !DILocation(line: 842, column: 9, scope: !3711)
!3729 = !DILocation(line: 843, column: 16, scope: !3711)
!3730 = !DILocation(line: 843, column: 22, scope: !3719)
!3731 = !DILocation(line: 843, column: 26, scope: !3711)
!3732 = !DILocation(line: 844, column: 17, scope: !3711)
!3733 = !DILocation(line: 844, column: 17, scope: !3721)
!3734 = !DILocation(line: 844, column: 27, scope: !3721)
!3735 = !DILocation(line: 844, column: 23, scope: !3721)
!3736 = !DILocation(line: 844, column: 32, scope: !3711)
!3737 = !DILocation(line: 846, column: 5, scope: !3711)
!3738 = !DILocation(line: 846, column: 6, scope: !3711)
!3739 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::page_table::FrameError, x86_64::structures::paging::mapper::UnmapError, x86_64::structures::paging::mapper::recursive_page_table::{impl#1}::unmap::{closure_env#0}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hea605021f158891aE", scope: !3378, file: !855, line: 841, type: !3740, scopeLine: 841, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3750, retainedNodes: !3743)
!3740 = !DISubroutineType(types: !3741)
!3741 = !{!3395, !3378, !3742}
!3742 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#0}", scope: !3525, file: !2, align: 8, elements: !25, identifier: "763b24a4382813598915844060e89e00")
!3743 = !{!3744, !3745, !3746, !3748}
!3744 = !DILocalVariable(name: "self", arg: 1, scope: !3739, file: !855, line: 841, type: !3378)
!3745 = !DILocalVariable(name: "op", arg: 2, scope: !3739, file: !855, line: 841, type: !3742)
!3746 = !DILocalVariable(name: "t", scope: !3747, file: !855, line: 843, type: !664, align: 8)
!3747 = distinct !DILexicalBlock(scope: !3739, file: !855, line: 843, column: 13)
!3748 = !DILocalVariable(name: "e", scope: !3749, file: !855, line: 844, type: !795, align: 1)
!3749 = distinct !DILexicalBlock(scope: !3739, file: !855, line: 844, column: 13)
!3750 = !{!1254, !3387, !930, !3751}
!3751 = !DITemplateTypeParameter(name: "O", type: !3742)
!3752 = !DILocation(line: 841, column: 42, scope: !3739)
!3753 = !DILocation(line: 841, column: 48, scope: !3739)
!3754 = !DILocation(line: 843, column: 16, scope: !3747)
!3755 = !DILocation(line: 842, column: 15, scope: !3739)
!3756 = !DILocation(line: 842, column: 9, scope: !3739)
!3757 = !DILocation(line: 843, column: 16, scope: !3739)
!3758 = !DILocation(line: 843, column: 22, scope: !3747)
!3759 = !DILocation(line: 843, column: 26, scope: !3739)
!3760 = !DILocation(line: 844, column: 17, scope: !3739)
!3761 = !DILocation(line: 844, column: 17, scope: !3749)
!3762 = !DILocation(line: 844, column: 27, scope: !3749)
!3763 = !DILocation(line: 844, column: 23, scope: !3749)
!3764 = !DILocation(line: 844, column: 32, scope: !3739)
!3765 = !DILocation(line: 846, column: 5, scope: !3739)
!3766 = !DILocation(line: 846, column: 6, scope: !3739)
!3767 = distinct !DISubprogram(name: "map_err<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::page::AddressNotAligned, x86_64::structures::paging::mapper::TranslateError, x86_64::structures::paging::mapper::recursive_page_table::{impl#1}::translate_page::{closure_env#0}>", linkageName: "_ZN4core6result19Result$LT$T$C$E$GT$7map_err17hf9c1b57bb8111690E", scope: !3494, file: !855, line: 841, type: !3768, scopeLine: 841, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3795, retainedNodes: !3788)
!3768 = !DISubroutineType(types: !3769)
!3769 = !{!3770, !3494, !3784}
!3770 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::mapper::TranslateError>", scope: !193, file: !2, size: 128, align: 64, elements: !3771, templateParams: !25, identifier: "74a280aa6ad9b13549947c41159d53f1")
!3771 = !{!3772}
!3772 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3770, file: !2, size: 128, align: 64, elements: !3773, templateParams: !25, identifier: "69ae727ff3072c0fa32072094efd33d0", discriminator: !3783)
!3773 = !{!3774, !3779}
!3774 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3772, file: !2, baseType: !3775, size: 128, align: 64, extraData: i64 3)
!3775 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3770, file: !2, size: 128, align: 64, elements: !3776, templateParams: !3778, identifier: "ee128ddacd68427b3c4a49b69fdacc9c")
!3776 = !{!3777}
!3777 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3775, file: !2, baseType: !698, size: 64, align: 64, offset: 64)
!3778 = !{!1087, !3329}
!3779 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3772, file: !2, baseType: !3780, size: 128, align: 64)
!3780 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3770, file: !2, size: 128, align: 64, elements: !3781, templateParams: !3778, identifier: "2fcf9c772691ad094dad5b79cfff576a")
!3781 = !{!3782}
!3782 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3780, file: !2, baseType: !3330, size: 128, align: 64)
!3783 = !DIDerivedType(tag: DW_TAG_member, scope: !3770, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!3784 = !DICompositeType(tag: DW_TAG_structure_type, name: "{closure_env#0}", scope: !3785, file: !2, size: 64, align: 64, elements: !3786, templateParams: !25, identifier: "4c553a024db64afdefe0707bbe118644")
!3785 = !DINamespace(name: "translate_page", scope: !3526)
!3786 = !{!3787}
!3787 = !DIDerivedType(tag: DW_TAG_member, name: "_ref__p3_entry", scope: !3784, file: !2, baseType: !1277, size: 64, align: 64)
!3788 = !{!3789, !3790, !3791, !3793}
!3789 = !DILocalVariable(name: "self", arg: 1, scope: !3767, file: !855, line: 841, type: !3494)
!3790 = !DILocalVariable(name: "op", arg: 2, scope: !3767, file: !855, line: 841, type: !3784)
!3791 = !DILocalVariable(name: "t", scope: !3792, file: !855, line: 843, type: !698, align: 8)
!3792 = distinct !DILexicalBlock(scope: !3767, file: !855, line: 843, column: 13)
!3793 = !DILocalVariable(name: "e", scope: !3794, file: !855, line: 844, type: !3312, align: 1)
!3794 = distinct !DILexicalBlock(scope: !3767, file: !855, line: 844, column: 13)
!3795 = !{!1087, !3311, !3361, !3796}
!3796 = !DITemplateTypeParameter(name: "O", type: !3784)
!3797 = !DILocation(line: 841, column: 42, scope: !3767)
!3798 = !DILocation(line: 841, column: 48, scope: !3767)
!3799 = !DILocation(line: 843, column: 16, scope: !3792)
!3800 = !DILocation(line: 844, column: 17, scope: !3794)
!3801 = !DILocation(line: 842, column: 15, scope: !3767)
!3802 = !DILocation(line: 842, column: 9, scope: !3767)
!3803 = !DILocation(line: 843, column: 16, scope: !3767)
!3804 = !DILocation(line: 843, column: 22, scope: !3792)
!3805 = !DILocation(line: 843, column: 26, scope: !3767)
!3806 = !DILocation(line: 844, column: 27, scope: !3794)
!3807 = !DILocation(line: 844, column: 23, scope: !3794)
!3808 = !DILocation(line: 844, column: 32, scope: !3767)
!3809 = !DILocation(line: 846, column: 5, scope: !3767)
!3810 = !DILocation(line: 846, column: 6, scope: !3767)
!3811 = distinct !DISubprogram(name: "try_from", linkageName: "_ZN4core7convert3num18ptr_try_from_impls69_$LT$impl$u20$core..convert..TryFrom$LT$u64$GT$$u20$for$u20$usize$GT$8try_from17h6abb4677e74fc26fE", scope: !3813, file: !3812, line: 203, type: !3816, scopeLine: 203, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !3832)
!3812 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/convert/num.rs", directory: "", checksumkind: CSK_MD5, checksum: "a4a9b089b86ec74888517cdccbe35dbc")
!3813 = !DINamespace(name: "{impl#21}", scope: !3814)
!3814 = !DINamespace(name: "ptr_try_from_impls", scope: !3815)
!3815 = !DINamespace(name: "num", scope: !908)
!3816 = !DISubroutineType(types: !3817)
!3817 = !{!3818, !49}
!3818 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<usize, core::num::error::TryFromIntError>", scope: !193, file: !2, size: 128, align: 64, elements: !3819, templateParams: !25, identifier: "4f14fc50fdf122794d4635fe07e05f70")
!3819 = !{!3820}
!3820 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3818, file: !2, size: 128, align: 64, elements: !3821, templateParams: !25, identifier: "a0bbc4ad6f74ececbafbd8003c800492", discriminator: !3831)
!3821 = !{!3822, !3827}
!3822 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !3820, file: !2, baseType: !3823, size: 128, align: 64, extraData: i64 0)
!3823 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !3818, file: !2, size: 128, align: 64, elements: !3824, templateParams: !3826, identifier: "b0f2aeef51283f057e7006aeaaf69967")
!3824 = !{!3825}
!3825 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3823, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!3826 = !{!224, !3237}
!3827 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !3820, file: !2, baseType: !3828, size: 128, align: 64, extraData: i64 1)
!3828 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !3818, file: !2, size: 128, align: 64, elements: !3829, templateParams: !3826, identifier: "5bb105ad53feb64847efd7dabf73ac44")
!3829 = !{!3830}
!3830 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3828, file: !2, baseType: !3238, align: 8, offset: 64)
!3831 = !DIDerivedType(tag: DW_TAG_member, scope: !3818, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!3832 = !{!3833}
!3833 = !DILocalVariable(name: "value", arg: 1, scope: !3811, file: !3812, line: 203, type: !49)
!3834 = !DILocation(line: 203, column: 25, scope: !3811)
!3835 = !DILocation(line: 204, column: 17, scope: !3811)
!3836 = !DILocation(line: 205, column: 14, scope: !3811)
!3837 = distinct !DISubprogram(name: "try_from", linkageName: "_ZN4core7convert3num18ptr_try_from_impls69_$LT$impl$u20$core..convert..TryFrom$LT$usize$GT$$u20$for$u20$u64$GT$8try_from17hda7acd3d0c97f301E", scope: !3838, file: !3812, line: 203, type: !3839, scopeLine: 203, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !3841)
!3838 = !DINamespace(name: "{impl#3}", scope: !3814)
!3839 = !DISubroutineType(types: !3840)
!3840 = !{!3228, !9}
!3841 = !{!3842}
!3842 = !DILocalVariable(name: "value", arg: 1, scope: !3837, file: !3812, line: 203, type: !9)
!3843 = !DILocation(line: 203, column: 25, scope: !3837)
!3844 = !DILocation(line: 204, column: 17, scope: !3837)
!3845 = !DILocation(line: 205, column: 14, scope: !3837)
!3846 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::page_table::PageTable>", linkageName: "_ZN50_$LT$$RF$mut$u20$T$u20$as$u20$core..fmt..Debug$GT$3fmt17h5f9b0b67648b0c8aE", scope: !3847, file: !1037, line: 2400, type: !3848, scopeLine: 2400, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3853, retainedNodes: !3850)
!3847 = !DINamespace(name: "{impl#60}", scope: !108)
!3848 = !DISubroutineType(types: !3849)
!3849 = !{!192, !589, !210}
!3850 = !{!3851, !3852}
!3851 = !DILocalVariable(name: "self", arg: 1, scope: !3846, file: !1037, line: 2400, type: !589)
!3852 = !DILocalVariable(name: "f", arg: 2, scope: !3846, file: !1037, line: 2400, type: !210)
!3853 = !{!3854}
!3854 = !DITemplateTypeParameter(name: "T", type: !591)
!3855 = !DILocation(line: 2400, column: 20, scope: !3846)
!3856 = !DILocation(line: 2400, column: 27, scope: !3846)
!3857 = !DILocation(line: 2400, column: 71, scope: !3846)
!3858 = !{i64 4096}
!3859 = !DILocation(line: 2400, column: 62, scope: !3846)
!3860 = !DILocation(line: 2400, column: 84, scope: !3846)
!3861 = distinct !DISubprogram(name: "into<u64, u64>", linkageName: "_ZN50_$LT$T$u20$as$u20$core..convert..Into$LT$U$GT$$GT$4into17h18352197de419f01E", scope: !3862, file: !937, line: 725, type: !3863, scopeLine: 725, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3867, retainedNodes: !3865)
!3862 = !DINamespace(name: "{impl#3}", scope: !908)
!3863 = !DISubroutineType(types: !3864)
!3864 = !{!49, !49}
!3865 = !{!3866}
!3866 = !DILocalVariable(name: "self", arg: 1, scope: !3861, file: !937, line: 725, type: !49)
!3867 = !{!1121, !2579}
!3868 = !DILocation(line: 725, column: 13, scope: !3861)
!3869 = !DILocalVariable(name: "t", arg: 1, scope: !3870, file: !937, line: 736, type: !49)
!3870 = distinct !DISubprogram(name: "from<u64>", linkageName: "_ZN50_$LT$T$u20$as$u20$core..convert..From$LT$T$GT$$GT$4from17hff98fff66025d91fE", scope: !938, file: !937, line: 736, type: !3863, scopeLine: 736, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1120, retainedNodes: !3871)
!3871 = !{!3869}
!3872 = !DILocation(line: 736, column: 13, scope: !3870, inlinedAt: !3873)
!3873 = distinct !DILocation(line: 726, column: 9, scope: !3861)
!3874 = !DILocation(line: 727, column: 6, scope: !3861)
!3875 = distinct !DISubprogram(name: "into_iter<core::slice::iter::Iter<x86_64::addr::VirtAddr>>", linkageName: "_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h553a838735523ba9E", scope: !3877, file: !3876, line: 272, type: !3881, scopeLine: 272, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3885, retainedNodes: !3883)
!3876 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/iter/traits/collect.rs", directory: "", checksumkind: CSK_MD5, checksum: "697d559cdba63f105535b8b53d6ea422")
!3877 = !DINamespace(name: "{impl#0}", scope: !3878)
!3878 = !DINamespace(name: "collect", scope: !3879)
!3879 = !DINamespace(name: "traits", scope: !3880)
!3880 = !DINamespace(name: "iter", scope: !33)
!3881 = !DISubroutineType(types: !3882)
!3882 = !{!1694, !1694}
!3883 = !{!3884}
!3884 = !DILocalVariable(name: "self", arg: 1, scope: !3875, file: !3876, line: 272, type: !1694)
!3885 = !{!1715}
!3886 = !DILocation(line: 272, column: 18, scope: !3875)
!3887 = !DILocation(line: 274, column: 6, scope: !3875)
!3888 = distinct !DISubprogram(name: "into_iter<core::slice::iter::Iter<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>>", linkageName: "_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h60c3691ebbf64ac9E", scope: !3877, file: !3876, line: 272, type: !3889, scopeLine: 272, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3893, retainedNodes: !3891)
!3889 = !DISubroutineType(types: !3890)
!3890 = !{!1655, !1655}
!3891 = !{!3892}
!3892 = !DILocalVariable(name: "self", arg: 1, scope: !3888, file: !3876, line: 272, type: !1655)
!3893 = !{!1680}
!3894 = !DILocation(line: 272, column: 18, scope: !3888)
!3895 = !DILocation(line: 274, column: 6, scope: !3888)
!3896 = distinct !DISubprogram(name: "into_iter<core::slice::iter::Iter<x86_64::structures::paging::page_table::PageTableEntry>>", linkageName: "_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17h76d005cf411f732dE", scope: !3877, file: !3876, line: 272, type: !3897, scopeLine: 272, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3901, retainedNodes: !3899)
!3897 = !DISubroutineType(types: !3898)
!3898 = !{!1729, !1729}
!3899 = !{!3900}
!3900 = !DILocalVariable(name: "self", arg: 1, scope: !3896, file: !3876, line: 272, type: !1729)
!3901 = !{!1750}
!3902 = !DILocation(line: 272, column: 18, scope: !3896)
!3903 = !DILocation(line: 274, column: 6, scope: !3896)
!3904 = distinct !DISubprogram(name: "into_iter<core::slice::iter::Iter<u64>>", linkageName: "_ZN63_$LT$I$u20$as$u20$core..iter..traits..collect..IntoIterator$GT$9into_iter17hb476d9e3ddbc9f03E", scope: !3877, file: !3876, line: 272, type: !3905, scopeLine: 272, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3909, retainedNodes: !3907)
!3905 = !DISubroutineType(types: !3906)
!3906 = !{!1764, !1764}
!3907 = !{!3908}
!3908 = !DILocalVariable(name: "self", arg: 1, scope: !3904, file: !3876, line: 272, type: !1764)
!3909 = !{!1785}
!3910 = !DILocation(line: 272, column: 18, scope: !3904)
!3911 = !DILocation(line: 274, column: 6, scope: !3904)
!3912 = distinct !DISubprogram(name: "branch<u64>", linkageName: "_ZN75_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd2f5ebec06ca1211E", scope: !3913, file: !3153, line: 2422, type: !3914, scopeLine: 2422, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1120, retainedNodes: !3944)
!3913 = !DINamespace(name: "{impl#40}", scope: !124)
!3914 = !DISubroutineType(types: !3915)
!3915 = !{!3916, !1835}
!3916 = !DICompositeType(tag: DW_TAG_structure_type, name: "ControlFlow<core::option::Option<core::convert::Infallible>, u64>", scope: !3917, file: !2, size: 128, align: 64, elements: !3918, templateParams: !25, identifier: "f92cbd17e07e1a42a28f5827e9ea4ee6")
!3917 = !DINamespace(name: "control_flow", scope: !1310)
!3918 = !{!3919}
!3919 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3916, file: !2, size: 128, align: 64, elements: !3920, templateParams: !25, identifier: "a49d3a06f85b8e42965abe6d7deb4ab3", discriminator: !3943)
!3920 = !{!3921, !3939}
!3921 = !DIDerivedType(tag: DW_TAG_member, name: "Continue", scope: !3919, file: !2, baseType: !3922, size: 128, align: 64, extraData: i64 0)
!3922 = !DICompositeType(tag: DW_TAG_structure_type, name: "Continue", scope: !3916, file: !2, size: 128, align: 64, elements: !3923, templateParams: !3925, identifier: "1d64cc07a26f2174184a449c5e93e463")
!3923 = !{!3924}
!3924 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3922, file: !2, baseType: !49, size: 64, align: 64, offset: 64)
!3925 = !{!3926, !3938}
!3926 = !DITemplateTypeParameter(name: "B", type: !3927)
!3927 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<core::convert::Infallible>", scope: !124, file: !2, align: 8, elements: !3928, templateParams: !25, identifier: "94560b6e404df33a170b51a004c97e58")
!3928 = !{!3929}
!3929 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3927, file: !2, align: 8, elements: !3930, templateParams: !25, identifier: "7ad090cc43b1efa23dbd3583c316c603")
!3930 = !{!3931, !3934}
!3931 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !3929, file: !2, baseType: !3932, align: 8)
!3932 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !3927, file: !2, align: 8, elements: !25, templateParams: !3933, identifier: "ce30ba9b4b27529ff8c3aa0cc8c46cde")
!3933 = !{!912}
!3934 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !3929, file: !2, baseType: !3935, align: 8)
!3935 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !3927, file: !2, align: 8, elements: !3936, templateParams: !3933, identifier: "5fca5ab4953a8f39a5dfa0e20f3bda28")
!3936 = !{!3937}
!3937 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3935, file: !2, baseType: !907, align: 8)
!3938 = !DITemplateTypeParameter(name: "C", type: !49)
!3939 = !DIDerivedType(tag: DW_TAG_member, name: "Break", scope: !3919, file: !2, baseType: !3940, size: 128, align: 64, extraData: i64 1)
!3940 = !DICompositeType(tag: DW_TAG_structure_type, name: "Break", scope: !3916, file: !2, size: 128, align: 64, elements: !3941, templateParams: !3925, identifier: "96c2edd6cb44fa8e4208fa180647690b")
!3941 = !{!3942}
!3942 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3940, file: !2, baseType: !3927, align: 8, offset: 64)
!3943 = !DIDerivedType(tag: DW_TAG_member, scope: !3916, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!3944 = !{!3945, !3946}
!3945 = !DILocalVariable(name: "self", arg: 1, scope: !3912, file: !3153, line: 2422, type: !1835)
!3946 = !DILocalVariable(name: "v", scope: !3947, file: !3153, line: 2424, type: !49, align: 8)
!3947 = distinct !DILexicalBlock(scope: !3912, file: !3153, line: 2424, column: 13)
!3948 = !DILocation(line: 2422, column: 15, scope: !3912)
!3949 = !DILocation(line: 2423, column: 15, scope: !3912)
!3950 = !DILocation(line: 2423, column: 9, scope: !3912)
!3951 = !DILocation(line: 2425, column: 21, scope: !3912)
!3952 = !DILocation(line: 2425, column: 44, scope: !3912)
!3953 = !DILocation(line: 2424, column: 18, scope: !3912)
!3954 = !DILocation(line: 2424, column: 18, scope: !3947)
!3955 = !DILocation(line: 2424, column: 24, scope: !3947)
!3956 = !DILocation(line: 2427, column: 5, scope: !3912)
!3957 = !DILocation(line: 2427, column: 6, scope: !3912)
!3958 = distinct !DISubprogram(name: "branch<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::mapper::UnmapError>", linkageName: "_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h126b2aac7b4204edE", scope: !3959, file: !855, line: 2048, type: !3960, scopeLine: 2048, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3565, retainedNodes: !3978)
!3959 = !DINamespace(name: "{impl#26}", scope: !193)
!3960 = !DISubroutineType(types: !3961)
!3961 = !{!3962, !3557}
!3962 = !DICompositeType(tag: DW_TAG_structure_type, name: "ControlFlow<core::result::Result<core::convert::Infallible, x86_64::structures::paging::mapper::UnmapError>, x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size2MiB>>", scope: !3917, file: !2, size: 128, align: 64, elements: !3963, templateParams: !25, identifier: "14cba4f0ab812cedfac342224cac29fe")
!3963 = !{!3964}
!3964 = !DICompositeType(tag: DW_TAG_variant_part, scope: !3962, file: !2, size: 128, align: 64, elements: !3965, templateParams: !25, identifier: "f56db90965b2d91fb8023d39149f788", discriminator: !3977)
!3965 = !{!3966, !3973}
!3966 = !DIDerivedType(tag: DW_TAG_member, name: "Continue", scope: !3964, file: !2, baseType: !3967, size: 128, align: 64, extraData: i64 3)
!3967 = !DICompositeType(tag: DW_TAG_structure_type, name: "Continue", scope: !3962, file: !2, size: 128, align: 64, elements: !3968, templateParams: !3970, identifier: "f8d532eaac567d922080f126b49843a7")
!3968 = !{!3969}
!3969 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3967, file: !2, baseType: !682, size: 64, align: 64, offset: 64)
!3970 = !{!3971, !3972}
!3971 = !DITemplateTypeParameter(name: "B", type: !899)
!3972 = !DITemplateTypeParameter(name: "C", type: !682)
!3973 = !DIDerivedType(tag: DW_TAG_member, name: "Break", scope: !3964, file: !2, baseType: !3974, size: 128, align: 64)
!3974 = !DICompositeType(tag: DW_TAG_structure_type, name: "Break", scope: !3962, file: !2, size: 128, align: 64, elements: !3975, templateParams: !3970, identifier: "d55270257084ca8cde0b916a475c3f34")
!3975 = !{!3976}
!3976 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !3974, file: !2, baseType: !899, size: 128, align: 64)
!3977 = !DIDerivedType(tag: DW_TAG_member, scope: !3962, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!3978 = !{!3979, !3980, !3982}
!3979 = !DILocalVariable(name: "self", arg: 1, scope: !3958, file: !855, line: 2048, type: !3557)
!3980 = !DILocalVariable(name: "v", scope: !3981, file: !855, line: 2050, type: !682, align: 8)
!3981 = distinct !DILexicalBlock(scope: !3958, file: !855, line: 2050, column: 13)
!3982 = !DILocalVariable(name: "e", scope: !3983, file: !855, line: 2051, type: !881, align: 8)
!3983 = distinct !DILexicalBlock(scope: !3958, file: !855, line: 2051, column: 13)
!3984 = !DILocation(line: 2048, column: 15, scope: !3958)
!3985 = !DILocation(line: 2050, column: 16, scope: !3981)
!3986 = !DILocation(line: 2049, column: 15, scope: !3958)
!3987 = !{i64 0, i64 4}
!3988 = !DILocation(line: 2049, column: 9, scope: !3958)
!3989 = !DILocation(line: 2050, column: 16, scope: !3958)
!3990 = !DILocation(line: 2050, column: 22, scope: !3981)
!3991 = !DILocation(line: 2050, column: 45, scope: !3958)
!3992 = !DILocation(line: 2051, column: 17, scope: !3958)
!3993 = !DILocation(line: 2051, column: 17, scope: !3983)
!3994 = !DILocation(line: 2051, column: 42, scope: !3983)
!3995 = !DILocation(line: 2051, column: 23, scope: !3983)
!3996 = !DILocation(line: 2051, column: 48, scope: !3958)
!3997 = !DILocation(line: 2053, column: 6, scope: !3958)
!3998 = distinct !DISubprogram(name: "branch<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::mapper::UnmapError>", linkageName: "_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17h15c294f2f45bd922E", scope: !3959, file: !855, line: 2048, type: !3999, scopeLine: 2048, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3403, retainedNodes: !4016)
!3999 = !DISubroutineType(types: !4000)
!4000 = !{!4001, !3395}
!4001 = !DICompositeType(tag: DW_TAG_structure_type, name: "ControlFlow<core::result::Result<core::convert::Infallible, x86_64::structures::paging::mapper::UnmapError>, x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size4KiB>>", scope: !3917, file: !2, size: 128, align: 64, elements: !4002, templateParams: !25, identifier: "238a4fd9771e48fd2c9299454baf1a61")
!4002 = !{!4003}
!4003 = !DICompositeType(tag: DW_TAG_variant_part, scope: !4001, file: !2, size: 128, align: 64, elements: !4004, templateParams: !25, identifier: "43050e63a9d49513d6afe6e9c2442a9", discriminator: !4015)
!4004 = !{!4005, !4011}
!4005 = !DIDerivedType(tag: DW_TAG_member, name: "Continue", scope: !4003, file: !2, baseType: !4006, size: 128, align: 64, extraData: i64 3)
!4006 = !DICompositeType(tag: DW_TAG_structure_type, name: "Continue", scope: !4001, file: !2, size: 128, align: 64, elements: !4007, templateParams: !4009, identifier: "b2f3530462c0343fed2924448e70581d")
!4007 = !{!4008}
!4008 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4006, file: !2, baseType: !664, size: 64, align: 64, offset: 64)
!4009 = !{!3971, !4010}
!4010 = !DITemplateTypeParameter(name: "C", type: !664)
!4011 = !DIDerivedType(tag: DW_TAG_member, name: "Break", scope: !4003, file: !2, baseType: !4012, size: 128, align: 64)
!4012 = !DICompositeType(tag: DW_TAG_structure_type, name: "Break", scope: !4001, file: !2, size: 128, align: 64, elements: !4013, templateParams: !4009, identifier: "bbdf30a1d56dbd49e3b7f8ab1aa434ee")
!4013 = !{!4014}
!4014 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4012, file: !2, baseType: !899, size: 128, align: 64)
!4015 = !DIDerivedType(tag: DW_TAG_member, scope: !4001, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!4016 = !{!4017, !4018, !4020}
!4017 = !DILocalVariable(name: "self", arg: 1, scope: !3998, file: !855, line: 2048, type: !3395)
!4018 = !DILocalVariable(name: "v", scope: !4019, file: !855, line: 2050, type: !664, align: 8)
!4019 = distinct !DILexicalBlock(scope: !3998, file: !855, line: 2050, column: 13)
!4020 = !DILocalVariable(name: "e", scope: !4021, file: !855, line: 2051, type: !881, align: 8)
!4021 = distinct !DILexicalBlock(scope: !3998, file: !855, line: 2051, column: 13)
!4022 = !DILocation(line: 2048, column: 15, scope: !3998)
!4023 = !DILocation(line: 2050, column: 16, scope: !4019)
!4024 = !DILocation(line: 2049, column: 15, scope: !3998)
!4025 = !DILocation(line: 2049, column: 9, scope: !3998)
!4026 = !DILocation(line: 2050, column: 16, scope: !3998)
!4027 = !DILocation(line: 2050, column: 22, scope: !4019)
!4028 = !DILocation(line: 2050, column: 45, scope: !3998)
!4029 = !DILocation(line: 2051, column: 17, scope: !3998)
!4030 = !DILocation(line: 2051, column: 17, scope: !4021)
!4031 = !DILocation(line: 2051, column: 42, scope: !4021)
!4032 = !DILocation(line: 2051, column: 23, scope: !4021)
!4033 = !DILocation(line: 2051, column: 48, scope: !3998)
!4034 = !DILocation(line: 2053, column: 6, scope: !3998)
!4035 = distinct !DISubprogram(name: "branch<x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::mapper::UnmapError>", linkageName: "_ZN79_$LT$core..result..Result$LT$T$C$E$GT$$u20$as$u20$core..ops..try_trait..Try$GT$6branch17hd4b601f304ed9834E", scope: !3959, file: !855, line: 2048, type: !4036, scopeLine: 2048, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3518, retainedNodes: !4053)
!4036 = !DISubroutineType(types: !4037)
!4037 = !{!4038, !3510}
!4038 = !DICompositeType(tag: DW_TAG_structure_type, name: "ControlFlow<core::result::Result<core::convert::Infallible, x86_64::structures::paging::mapper::UnmapError>, x86_64::structures::paging::frame::PhysFrame<x86_64::structures::paging::page::Size1GiB>>", scope: !3917, file: !2, size: 128, align: 64, elements: !4039, templateParams: !25, identifier: "e55a4cc55a728bf844ca93d9d06ddafd")
!4039 = !{!4040}
!4040 = !DICompositeType(tag: DW_TAG_variant_part, scope: !4038, file: !2, size: 128, align: 64, elements: !4041, templateParams: !25, identifier: "887ca667c7057c4caf30db92ef2398f2", discriminator: !4052)
!4041 = !{!4042, !4048}
!4042 = !DIDerivedType(tag: DW_TAG_member, name: "Continue", scope: !4040, file: !2, baseType: !4043, size: 128, align: 64, extraData: i64 3)
!4043 = !DICompositeType(tag: DW_TAG_structure_type, name: "Continue", scope: !4038, file: !2, size: 128, align: 64, elements: !4044, templateParams: !4046, identifier: "da20fd8a19817f496b018af66b30eaa6")
!4044 = !{!4045}
!4045 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4043, file: !2, baseType: !698, size: 64, align: 64, offset: 64)
!4046 = !{!3971, !4047}
!4047 = !DITemplateTypeParameter(name: "C", type: !698)
!4048 = !DIDerivedType(tag: DW_TAG_member, name: "Break", scope: !4040, file: !2, baseType: !4049, size: 128, align: 64)
!4049 = !DICompositeType(tag: DW_TAG_structure_type, name: "Break", scope: !4038, file: !2, size: 128, align: 64, elements: !4050, templateParams: !4046, identifier: "f0b6306506084d743ad00b23d59baa6")
!4050 = !{!4051}
!4051 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4049, file: !2, baseType: !899, size: 128, align: 64)
!4052 = !DIDerivedType(tag: DW_TAG_member, scope: !4038, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!4053 = !{!4054, !4055, !4057}
!4054 = !DILocalVariable(name: "self", arg: 1, scope: !4035, file: !855, line: 2048, type: !3510)
!4055 = !DILocalVariable(name: "v", scope: !4056, file: !855, line: 2050, type: !698, align: 8)
!4056 = distinct !DILexicalBlock(scope: !4035, file: !855, line: 2050, column: 13)
!4057 = !DILocalVariable(name: "e", scope: !4058, file: !855, line: 2051, type: !881, align: 8)
!4058 = distinct !DILexicalBlock(scope: !4035, file: !855, line: 2051, column: 13)
!4059 = !DILocation(line: 2048, column: 15, scope: !4035)
!4060 = !DILocation(line: 2050, column: 16, scope: !4056)
!4061 = !DILocation(line: 2049, column: 15, scope: !4035)
!4062 = !DILocation(line: 2049, column: 9, scope: !4035)
!4063 = !DILocation(line: 2050, column: 16, scope: !4035)
!4064 = !DILocation(line: 2050, column: 22, scope: !4056)
!4065 = !DILocation(line: 2050, column: 45, scope: !4035)
!4066 = !DILocation(line: 2051, column: 17, scope: !4035)
!4067 = !DILocation(line: 2051, column: 17, scope: !4058)
!4068 = !DILocation(line: 2051, column: 42, scope: !4058)
!4069 = !DILocation(line: 2051, column: 23, scope: !4058)
!4070 = !DILocation(line: 2051, column: 48, scope: !4035)
!4071 = !DILocation(line: 2053, column: 6, scope: !4035)
!4072 = distinct !DISubprogram(name: "from_residual<x86_64::addr::VirtAddr>", linkageName: "_ZN84_$LT$core..option..Option$LT$T$GT$$u20$as$u20$core..ops..try_trait..FromResidual$GT$13from_residual17h4eb0146c794948f0E", scope: !4073, file: !3153, line: 2434, type: !4074, scopeLine: 2434, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !4087)
!4073 = !DINamespace(name: "{impl#41}", scope: !124)
!4074 = !DISubroutineType(types: !4075)
!4075 = !{!4076, !3927}
!4076 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<x86_64::addr::VirtAddr>", scope: !124, file: !2, size: 128, align: 64, elements: !4077, templateParams: !25, identifier: "850e1053ee4e2ec13b5821a652679182")
!4077 = !{!4078}
!4078 = !DICompositeType(tag: DW_TAG_variant_part, scope: !4076, file: !2, size: 128, align: 64, elements: !4079, templateParams: !25, identifier: "be90e82ce53620fcf42ae05e989454e", discriminator: !4086)
!4079 = !{!4080, !4082}
!4080 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !4078, file: !2, baseType: !4081, size: 128, align: 64, extraData: i64 0)
!4081 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !4076, file: !2, size: 128, align: 64, elements: !25, templateParams: !1057, identifier: "c29e96c528c7ae5e2daa73b0a0ea2753")
!4082 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !4078, file: !2, baseType: !4083, size: 128, align: 64, extraData: i64 1)
!4083 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !4076, file: !2, size: 128, align: 64, elements: !4084, templateParams: !1057, identifier: "a9ac21549b924457ddc4116ffeb82325")
!4084 = !{!4085}
!4085 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4083, file: !2, baseType: !45, size: 64, align: 64, offset: 64)
!4086 = !DIDerivedType(tag: DW_TAG_member, scope: !4076, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!4087 = !{!4088}
!4088 = !DILocalVariable(name: "residual", arg: 1, scope: !4072, file: !3153, line: 2434, type: !3927)
!4089 = !DILocation(line: 2434, column: 22, scope: !4072)
!4090 = !DILocation(line: 2436, column: 21, scope: !4072)
!4091 = !DILocation(line: 2438, column: 6, scope: !4072)
!4092 = distinct !DISubprogram(name: "start_bound<usize>", linkageName: "_ZN91_$LT$core..ops..range..Range$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$11start_bound17h8aa1183460092e50E", scope: !4094, file: !4093, line: 874, type: !4095, scopeLine: 874, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !223, retainedNodes: !4113)
!4093 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/ops/range.rs", directory: "", checksumkind: CSK_MD5, checksum: "c1aecaf6a5b28eb8d294ea6247bce985")
!4094 = !DINamespace(name: "{impl#18}", scope: !1309)
!4095 = !DISubroutineType(types: !4096)
!4096 = !{!4097, !4112}
!4097 = !DICompositeType(tag: DW_TAG_structure_type, name: "Bound<&usize>", scope: !1309, file: !2, size: 128, align: 64, elements: !4098, templateParams: !25, identifier: "5a6ddc1f29d07ccb2ab45f0ad5d92c")
!4098 = !{!4099}
!4099 = !DICompositeType(tag: DW_TAG_variant_part, scope: !4097, file: !2, size: 128, align: 64, elements: !4100, templateParams: !25, identifier: "73a3f15421dcc12afdd2f9d92aeeddf0", discriminator: !4111)
!4100 = !{!4101, !4105, !4109}
!4101 = !DIDerivedType(tag: DW_TAG_member, name: "Included", scope: !4099, file: !2, baseType: !4102, size: 128, align: 64, extraData: i64 0)
!4102 = !DICompositeType(tag: DW_TAG_structure_type, name: "Included", scope: !4097, file: !2, size: 128, align: 64, elements: !4103, templateParams: !2101, identifier: "79a74f65f0c9eb85be443e0223fbab33")
!4103 = !{!4104}
!4104 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4102, file: !2, baseType: !429, size: 64, align: 64, offset: 64)
!4105 = !DIDerivedType(tag: DW_TAG_member, name: "Excluded", scope: !4099, file: !2, baseType: !4106, size: 128, align: 64, extraData: i64 1)
!4106 = !DICompositeType(tag: DW_TAG_structure_type, name: "Excluded", scope: !4097, file: !2, size: 128, align: 64, elements: !4107, templateParams: !2101, identifier: "e542a7885cda0d14591d3caf5a8bb850")
!4107 = !{!4108}
!4108 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4106, file: !2, baseType: !429, size: 64, align: 64, offset: 64)
!4109 = !DIDerivedType(tag: DW_TAG_member, name: "Unbounded", scope: !4099, file: !2, baseType: !4110, size: 128, align: 64, extraData: i64 2)
!4110 = !DICompositeType(tag: DW_TAG_structure_type, name: "Unbounded", scope: !4097, file: !2, size: 128, align: 64, elements: !25, templateParams: !2101, identifier: "b2ecb0e48a760d44619993456ed78752")
!4111 = !DIDerivedType(tag: DW_TAG_member, scope: !4097, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!4112 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&core::ops::range::Range<usize>", baseType: !1308, size: 64, align: 64, dwarfAddressSpace: 0)
!4113 = !{!4114}
!4114 = !DILocalVariable(name: "self", arg: 1, scope: !4092, file: !4093, line: 874, type: !4112)
!4115 = !DILocation(line: 874, column: 20, scope: !4092)
!4116 = !DILocation(line: 875, column: 9, scope: !4092)
!4117 = !DILocation(line: 876, column: 6, scope: !4092)
!4118 = distinct !DISubprogram(name: "end_bound<usize>", linkageName: "_ZN91_$LT$core..ops..range..Range$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$9end_bound17h62830de9cc81e4d0E", scope: !4094, file: !4093, line: 877, type: !4095, scopeLine: 877, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !223, retainedNodes: !4119)
!4119 = !{!4120}
!4120 = !DILocalVariable(name: "self", arg: 1, scope: !4118, file: !4093, line: 877, type: !4112)
!4121 = !DILocation(line: 877, column: 18, scope: !4118)
!4122 = !DILocation(line: 878, column: 18, scope: !4118)
!4123 = !DILocation(line: 878, column: 9, scope: !4118)
!4124 = !DILocation(line: 879, column: 6, scope: !4118)
!4125 = distinct !DISubprogram(name: "next<u64>", linkageName: "_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h2183ac85923afa18E", scope: !4127, file: !4126, line: 124, type: !4128, scopeLine: 124, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1120, retainedNodes: !4142)
!4126 = !DIFile(filename: "/Users/yaw/.rustup/toolchains/nightly-aarch64-apple-darwin/lib/rustlib/src/rust/library/core/src/slice/iter/macros.rs", directory: "", checksumkind: CSK_MD5, checksum: "471ba458e4027bbd8c4174bbeafb0c53")
!4127 = !DINamespace(name: "{impl#181}", scope: !1656)
!4128 = !DISubroutineType(types: !4129)
!4129 = !{!4130, !4141}
!4130 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<&u64>", scope: !124, file: !2, size: 64, align: 64, elements: !4131, templateParams: !25, identifier: "5e134be92a93141442afc3dc92085730")
!4131 = !{!4132}
!4132 = !DICompositeType(tag: DW_TAG_variant_part, scope: !4130, file: !2, size: 64, align: 64, elements: !4133, templateParams: !25, identifier: "5a487d4f8c22b2f1f0f375c0f5662023", discriminator: !4140)
!4133 = !{!4134, !4136}
!4134 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !4132, file: !2, baseType: !4135, size: 64, align: 64, extraData: i64 0)
!4135 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !4130, file: !2, size: 64, align: 64, elements: !25, templateParams: !1774, identifier: "3b31ec01f93e107c62bab96112b61588")
!4136 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !4132, file: !2, baseType: !4137, size: 64, align: 64)
!4137 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !4130, file: !2, size: 64, align: 64, elements: !4138, templateParams: !1774, identifier: "3f58837338eeb6a8acdde799fcb25134")
!4138 = !{!4139}
!4139 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4137, file: !2, baseType: !87, size: 64, align: 64)
!4140 = !DIDerivedType(tag: DW_TAG_member, scope: !4130, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!4141 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut core::slice::iter::Iter<u64>", baseType: !1764, size: 64, align: 64, dwarfAddressSpace: 0)
!4142 = !{!4143}
!4143 = !DILocalVariable(name: "self", arg: 1, scope: !4125, file: !4126, line: 124, type: !4141)
!4144 = !DILocation(line: 124, column: 21, scope: !4125)
!4145 = !DILocation(line: 132, column: 29, scope: !4125)
!4146 = !DILocalVariable(name: "self", arg: 1, scope: !4147, file: !2439, line: 325, type: !1767)
!4147 = distinct !DISubprogram(name: "as_ptr<u64>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$6as_ptr17hc286b23ece21fa5bE", scope: !1767, file: !2439, line: 325, type: !4148, scopeLine: 325, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1120, retainedNodes: !4150)
!4148 = !DISubroutineType(types: !4149)
!4149 = !{!2057, !1767}
!4150 = !{!4146}
!4151 = !DILocation(line: 325, column: 25, scope: !4147, inlinedAt: !4152)
!4152 = distinct !DILocation(line: 132, column: 29, scope: !4125)
!4153 = !DILocation(line: 132, column: 28, scope: !4125)
!4154 = !DILocation(line: 132, column: 21, scope: !4125)
!4155 = !DILocation(line: 133, column: 24, scope: !4125)
!4156 = !DILocation(line: 136, column: 24, scope: !4125)
!4157 = !DILocation(line: 325, column: 25, scope: !4147, inlinedAt: !4158)
!4158 = distinct !DILocation(line: 136, column: 24, scope: !4125)
!4159 = !DILocation(line: 134, column: 33, scope: !4125)
!4160 = !DILocation(line: 134, column: 32, scope: !4125)
!4161 = !DILocation(line: 134, column: 25, scope: !4125)
!4162 = !DILocation(line: 133, column: 21, scope: !4125)
!4163 = !DILocalVariable(name: "self", arg: 1, scope: !4164, file: !4126, line: 75, type: !4141)
!4164 = distinct !DISubprogram(name: "post_inc_start<u64>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$14post_inc_start17h3e3288992f052ec0E", scope: !1764, file: !4126, line: 75, type: !4165, scopeLine: 75, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1120, retainedNodes: !4167)
!4165 = !DISubroutineType(types: !4166)
!4166 = !{!1770, !4141, !9}
!4167 = !{!4163, !4168, !4169}
!4168 = !DILocalVariable(name: "offset", arg: 2, scope: !4164, file: !4126, line: 75, type: !9)
!4169 = !DILocalVariable(name: "old", scope: !4170, file: !4126, line: 80, type: !2057, align: 8)
!4170 = distinct !DILexicalBlock(scope: !4164, file: !4126, line: 80, column: 21)
!4171 = !DILocation(line: 75, column: 38, scope: !4164, inlinedAt: !4172)
!4172 = distinct !DILocation(line: 139, column: 30, scope: !4125)
!4173 = !DILocation(line: 75, column: 49, scope: !4164, inlinedAt: !4172)
!4174 = !DILocation(line: 80, column: 31, scope: !4164, inlinedAt: !4172)
!4175 = !DILocation(line: 325, column: 25, scope: !4147, inlinedAt: !4176)
!4176 = distinct !DILocation(line: 80, column: 31, scope: !4164, inlinedAt: !4172)
!4177 = !DILocation(line: 80, column: 25, scope: !4170, inlinedAt: !4172)
!4178 = !DILocation(line: 83, column: 64, scope: !4170, inlinedAt: !4172)
!4179 = !DILocation(line: 325, column: 25, scope: !4147, inlinedAt: !4180)
!4180 = distinct !DILocation(line: 83, column: 64, scope: !4170, inlinedAt: !4172)
!4181 = !DILocalVariable(name: "self", arg: 1, scope: !4182, file: !2275, line: 1015, type: !2057)
!4182 = distinct !DISubprogram(name: "add<u64>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h1d23ebebb1d3aabbE", scope: !2277, file: !2275, line: 1015, type: !4183, scopeLine: 1015, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1120, retainedNodes: !4185)
!4183 = !DISubroutineType(types: !4184)
!4184 = !{!2057, !2057, !9}
!4185 = !{!4181, !4186}
!4186 = !DILocalVariable(name: "count", arg: 2, scope: !4182, file: !2275, line: 1015, type: !9)
!4187 = !DILocation(line: 1015, column: 29, scope: !4182, inlinedAt: !4188)
!4188 = distinct !DILocation(line: 83, column: 64, scope: !4170, inlinedAt: !4172)
!4189 = !DILocation(line: 1015, column: 35, scope: !4182, inlinedAt: !4188)
!4190 = !DILocalVariable(name: "self", arg: 1, scope: !4191, file: !2275, line: 472, type: !2057)
!4191 = distinct !DISubprogram(name: "offset<u64>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17h7e7cc533a7abf1fbE", scope: !2277, file: !2275, line: 472, type: !4192, scopeLine: 472, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1120, retainedNodes: !4194)
!4192 = !DISubroutineType(types: !4193)
!4193 = !{!2057, !2057, !2850}
!4194 = !{!4190, !4195}
!4195 = !DILocalVariable(name: "count", arg: 2, scope: !4191, file: !2275, line: 472, type: !2850)
!4196 = !DILocation(line: 472, column: 32, scope: !4191, inlinedAt: !4197)
!4197 = distinct !DILocation(line: 1020, column: 18, scope: !4182, inlinedAt: !4188)
!4198 = !DILocation(line: 472, column: 38, scope: !4191, inlinedAt: !4197)
!4199 = !DILocation(line: 479, column: 18, scope: !4191, inlinedAt: !4197)
!4200 = !DILocation(line: 83, column: 41, scope: !4170, inlinedAt: !4172)
!4201 = !DILocation(line: 83, column: 21, scope: !4170, inlinedAt: !4172)
!4202 = !DILocation(line: 84, column: 21, scope: !4170, inlinedAt: !4172)
!4203 = !DILocation(line: 86, column: 14, scope: !4164, inlinedAt: !4172)
!4204 = !DILocation(line: 139, column: 25, scope: !4125)
!4205 = !DILocation(line: 136, column: 21, scope: !4125)
!4206 = !DILocation(line: 137, column: 25, scope: !4125)
!4207 = !DILocation(line: 142, column: 14, scope: !4125)
!4208 = distinct !DISubprogram(name: "next<x86_64::addr::VirtAddr>", linkageName: "_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h5bde49122677bc55E", scope: !4127, file: !4126, line: 124, type: !4209, scopeLine: 124, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !4223)
!4209 = !DISubroutineType(types: !4210)
!4210 = !{!4211, !4222}
!4211 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<&x86_64::addr::VirtAddr>", scope: !124, file: !2, size: 64, align: 64, elements: !4212, templateParams: !25, identifier: "ef9ff0cba6b093e96e1dd0b004d3b1fd")
!4212 = !{!4213}
!4213 = !DICompositeType(tag: DW_TAG_variant_part, scope: !4211, file: !2, size: 64, align: 64, elements: !4214, templateParams: !25, identifier: "8056e0ba843c8eee346f9ff4ac875074", discriminator: !4221)
!4214 = !{!4215, !4217}
!4215 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !4213, file: !2, baseType: !4216, size: 64, align: 64, extraData: i64 0)
!4216 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !4211, file: !2, size: 64, align: 64, elements: !25, templateParams: !1704, identifier: "92aa7864b7584853baa293b49f314210")
!4217 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !4213, file: !2, baseType: !4218, size: 64, align: 64)
!4218 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !4211, file: !2, size: 64, align: 64, elements: !4219, templateParams: !1704, identifier: "3bed170dc3184d6b9396bcc674c481de")
!4219 = !{!4220}
!4220 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4218, file: !2, baseType: !64, size: 64, align: 64)
!4221 = !DIDerivedType(tag: DW_TAG_member, scope: !4211, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!4222 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut core::slice::iter::Iter<x86_64::addr::VirtAddr>", baseType: !1694, size: 64, align: 64, dwarfAddressSpace: 0)
!4223 = !{!4224}
!4224 = !DILocalVariable(name: "self", arg: 1, scope: !4208, file: !4126, line: 124, type: !4222)
!4225 = !DILocation(line: 124, column: 21, scope: !4208)
!4226 = !DILocation(line: 132, column: 29, scope: !4208)
!4227 = !DILocalVariable(name: "self", arg: 1, scope: !4228, file: !2439, line: 325, type: !1697)
!4228 = distinct !DISubprogram(name: "as_ptr<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$6as_ptr17haf0419346bafc268E", scope: !1697, file: !2439, line: 325, type: !4229, scopeLine: 325, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !4231)
!4229 = !DISubroutineType(types: !4230)
!4230 = !{!2141, !1697}
!4231 = !{!4227}
!4232 = !DILocation(line: 325, column: 25, scope: !4228, inlinedAt: !4233)
!4233 = distinct !DILocation(line: 132, column: 29, scope: !4208)
!4234 = !DILocation(line: 132, column: 28, scope: !4208)
!4235 = !DILocation(line: 132, column: 21, scope: !4208)
!4236 = !DILocation(line: 133, column: 24, scope: !4208)
!4237 = !DILocation(line: 136, column: 24, scope: !4208)
!4238 = !DILocation(line: 325, column: 25, scope: !4228, inlinedAt: !4239)
!4239 = distinct !DILocation(line: 136, column: 24, scope: !4208)
!4240 = !DILocation(line: 134, column: 33, scope: !4208)
!4241 = !DILocation(line: 134, column: 32, scope: !4208)
!4242 = !DILocation(line: 134, column: 25, scope: !4208)
!4243 = !DILocation(line: 133, column: 21, scope: !4208)
!4244 = !DILocalVariable(name: "self", arg: 1, scope: !4245, file: !4126, line: 75, type: !4222)
!4245 = distinct !DISubprogram(name: "post_inc_start<x86_64::addr::VirtAddr>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$14post_inc_start17he0a2c4adde631aefE", scope: !1694, file: !4126, line: 75, type: !4246, scopeLine: 75, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !4248)
!4246 = !DISubroutineType(types: !4247)
!4247 = !{!1700, !4222, !9}
!4248 = !{!4244, !4249, !4250}
!4249 = !DILocalVariable(name: "offset", arg: 2, scope: !4245, file: !4126, line: 75, type: !9)
!4250 = !DILocalVariable(name: "old", scope: !4251, file: !4126, line: 80, type: !2141, align: 8)
!4251 = distinct !DILexicalBlock(scope: !4245, file: !4126, line: 80, column: 21)
!4252 = !DILocation(line: 75, column: 38, scope: !4245, inlinedAt: !4253)
!4253 = distinct !DILocation(line: 139, column: 30, scope: !4208)
!4254 = !DILocation(line: 75, column: 49, scope: !4245, inlinedAt: !4253)
!4255 = !DILocation(line: 80, column: 31, scope: !4245, inlinedAt: !4253)
!4256 = !DILocation(line: 325, column: 25, scope: !4228, inlinedAt: !4257)
!4257 = distinct !DILocation(line: 80, column: 31, scope: !4245, inlinedAt: !4253)
!4258 = !DILocation(line: 80, column: 25, scope: !4251, inlinedAt: !4253)
!4259 = !DILocation(line: 83, column: 64, scope: !4251, inlinedAt: !4253)
!4260 = !DILocation(line: 325, column: 25, scope: !4228, inlinedAt: !4261)
!4261 = distinct !DILocation(line: 83, column: 64, scope: !4251, inlinedAt: !4253)
!4262 = !DILocalVariable(name: "self", arg: 1, scope: !4263, file: !2275, line: 1015, type: !2141)
!4263 = distinct !DISubprogram(name: "add<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h25077d462254e6f5E", scope: !2277, file: !2275, line: 1015, type: !4264, scopeLine: 1015, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !4266)
!4264 = !DISubroutineType(types: !4265)
!4265 = !{!2141, !2141, !9}
!4266 = !{!4262, !4267}
!4267 = !DILocalVariable(name: "count", arg: 2, scope: !4263, file: !2275, line: 1015, type: !9)
!4268 = !DILocation(line: 1015, column: 29, scope: !4263, inlinedAt: !4269)
!4269 = distinct !DILocation(line: 83, column: 64, scope: !4251, inlinedAt: !4253)
!4270 = !DILocation(line: 1015, column: 35, scope: !4263, inlinedAt: !4269)
!4271 = !DILocalVariable(name: "self", arg: 1, scope: !4272, file: !2275, line: 472, type: !2141)
!4272 = distinct !DISubprogram(name: "offset<x86_64::addr::VirtAddr>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17h9cc76f09bf550ba7E", scope: !2277, file: !2275, line: 472, type: !4273, scopeLine: 472, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !4275)
!4273 = !DISubroutineType(types: !4274)
!4274 = !{!2141, !2141, !2850}
!4275 = !{!4271, !4276}
!4276 = !DILocalVariable(name: "count", arg: 2, scope: !4272, file: !2275, line: 472, type: !2850)
!4277 = !DILocation(line: 472, column: 32, scope: !4272, inlinedAt: !4278)
!4278 = distinct !DILocation(line: 1020, column: 18, scope: !4263, inlinedAt: !4269)
!4279 = !DILocation(line: 472, column: 38, scope: !4272, inlinedAt: !4278)
!4280 = !DILocation(line: 479, column: 18, scope: !4272, inlinedAt: !4278)
!4281 = !DILocation(line: 83, column: 41, scope: !4251, inlinedAt: !4253)
!4282 = !DILocation(line: 83, column: 21, scope: !4251, inlinedAt: !4253)
!4283 = !DILocation(line: 84, column: 21, scope: !4251, inlinedAt: !4253)
!4284 = !DILocation(line: 86, column: 14, scope: !4245, inlinedAt: !4253)
!4285 = !DILocation(line: 139, column: 25, scope: !4208)
!4286 = !DILocation(line: 136, column: 21, scope: !4208)
!4287 = !DILocation(line: 137, column: 25, scope: !4208)
!4288 = !DILocation(line: 142, column: 14, scope: !4208)
!4289 = distinct !DISubprogram(name: "next<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17h5dc0a201e0567a9cE", scope: !4127, file: !4126, line: 124, type: !4290, scopeLine: 124, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1281, retainedNodes: !4304)
!4290 = !DISubroutineType(types: !4291)
!4291 = !{!4292, !4303}
!4292 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<&x86_64::structures::paging::page_table::PageTableEntry>", scope: !124, file: !2, size: 64, align: 64, elements: !4293, templateParams: !25, identifier: "2102237fdd61e2c524b9f7b901cf9236")
!4293 = !{!4294}
!4294 = !DICompositeType(tag: DW_TAG_variant_part, scope: !4292, file: !2, size: 64, align: 64, elements: !4295, templateParams: !25, identifier: "7bf6f90d8797cc70e8deac418b8f70c0", discriminator: !4302)
!4295 = !{!4296, !4298}
!4296 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !4294, file: !2, baseType: !4297, size: 64, align: 64, extraData: i64 0)
!4297 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !4292, file: !2, size: 64, align: 64, elements: !25, templateParams: !1739, identifier: "923303014036843ac3a7d363b16842e2")
!4298 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !4294, file: !2, baseType: !4299, size: 64, align: 64)
!4299 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !4292, file: !2, size: 64, align: 64, elements: !4300, templateParams: !1739, identifier: "cd8b62f83e5af72bbc4e92e8350c663f")
!4300 = !{!4301}
!4301 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4299, file: !2, baseType: !73, size: 64, align: 64)
!4302 = !DIDerivedType(tag: DW_TAG_member, scope: !4292, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!4303 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut core::slice::iter::Iter<x86_64::structures::paging::page_table::PageTableEntry>", baseType: !1729, size: 64, align: 64, dwarfAddressSpace: 0)
!4304 = !{!4305}
!4305 = !DILocalVariable(name: "self", arg: 1, scope: !4289, file: !4126, line: 124, type: !4303)
!4306 = !DILocation(line: 124, column: 21, scope: !4289)
!4307 = !DILocation(line: 132, column: 29, scope: !4289)
!4308 = !DILocalVariable(name: "self", arg: 1, scope: !4309, file: !2439, line: 325, type: !1732)
!4309 = distinct !DISubprogram(name: "as_ptr<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$6as_ptr17h7859d60967187ea5E", scope: !1732, file: !2439, line: 325, type: !4310, scopeLine: 325, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1281, retainedNodes: !4312)
!4310 = !DISubroutineType(types: !4311)
!4311 = !{!2319, !1732}
!4312 = !{!4308}
!4313 = !DILocation(line: 325, column: 25, scope: !4309, inlinedAt: !4314)
!4314 = distinct !DILocation(line: 132, column: 29, scope: !4289)
!4315 = !DILocation(line: 132, column: 28, scope: !4289)
!4316 = !DILocation(line: 132, column: 21, scope: !4289)
!4317 = !DILocation(line: 133, column: 24, scope: !4289)
!4318 = !DILocation(line: 136, column: 24, scope: !4289)
!4319 = !DILocation(line: 325, column: 25, scope: !4309, inlinedAt: !4320)
!4320 = distinct !DILocation(line: 136, column: 24, scope: !4289)
!4321 = !DILocation(line: 134, column: 33, scope: !4289)
!4322 = !DILocation(line: 134, column: 32, scope: !4289)
!4323 = !DILocation(line: 134, column: 25, scope: !4289)
!4324 = !DILocation(line: 133, column: 21, scope: !4289)
!4325 = !DILocalVariable(name: "self", arg: 1, scope: !4326, file: !4126, line: 75, type: !4303)
!4326 = distinct !DISubprogram(name: "post_inc_start<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$14post_inc_start17h528b11a8b04271b7E", scope: !1729, file: !4126, line: 75, type: !4327, scopeLine: 75, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1281, retainedNodes: !4329)
!4327 = !DISubroutineType(types: !4328)
!4328 = !{!1735, !4303, !9}
!4329 = !{!4325, !4330, !4331}
!4330 = !DILocalVariable(name: "offset", arg: 2, scope: !4326, file: !4126, line: 75, type: !9)
!4331 = !DILocalVariable(name: "old", scope: !4332, file: !4126, line: 80, type: !2319, align: 8)
!4332 = distinct !DILexicalBlock(scope: !4326, file: !4126, line: 80, column: 21)
!4333 = !DILocation(line: 75, column: 38, scope: !4326, inlinedAt: !4334)
!4334 = distinct !DILocation(line: 139, column: 30, scope: !4289)
!4335 = !DILocation(line: 75, column: 49, scope: !4326, inlinedAt: !4334)
!4336 = !DILocation(line: 80, column: 31, scope: !4326, inlinedAt: !4334)
!4337 = !DILocation(line: 325, column: 25, scope: !4309, inlinedAt: !4338)
!4338 = distinct !DILocation(line: 80, column: 31, scope: !4326, inlinedAt: !4334)
!4339 = !DILocation(line: 80, column: 25, scope: !4332, inlinedAt: !4334)
!4340 = !DILocation(line: 83, column: 64, scope: !4332, inlinedAt: !4334)
!4341 = !DILocation(line: 325, column: 25, scope: !4309, inlinedAt: !4342)
!4342 = distinct !DILocation(line: 83, column: 64, scope: !4332, inlinedAt: !4334)
!4343 = !DILocalVariable(name: "self", arg: 1, scope: !4344, file: !2275, line: 1015, type: !2319)
!4344 = distinct !DISubprogram(name: "add<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h5974328c9a9bdd7eE", scope: !2277, file: !2275, line: 1015, type: !4345, scopeLine: 1015, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1281, retainedNodes: !4347)
!4345 = !DISubroutineType(types: !4346)
!4346 = !{!2319, !2319, !9}
!4347 = !{!4343, !4348}
!4348 = !DILocalVariable(name: "count", arg: 2, scope: !4344, file: !2275, line: 1015, type: !9)
!4349 = !DILocation(line: 1015, column: 29, scope: !4344, inlinedAt: !4350)
!4350 = distinct !DILocation(line: 83, column: 64, scope: !4332, inlinedAt: !4334)
!4351 = !DILocation(line: 1015, column: 35, scope: !4344, inlinedAt: !4350)
!4352 = !DILocalVariable(name: "self", arg: 1, scope: !4353, file: !2275, line: 472, type: !2319)
!4353 = distinct !DISubprogram(name: "offset<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17hd69ca0b98e2c9cc8E", scope: !2277, file: !2275, line: 472, type: !4354, scopeLine: 472, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1281, retainedNodes: !4356)
!4354 = !DISubroutineType(types: !4355)
!4355 = !{!2319, !2319, !2850}
!4356 = !{!4352, !4357}
!4357 = !DILocalVariable(name: "count", arg: 2, scope: !4353, file: !2275, line: 472, type: !2850)
!4358 = !DILocation(line: 472, column: 32, scope: !4353, inlinedAt: !4359)
!4359 = distinct !DILocation(line: 1020, column: 18, scope: !4344, inlinedAt: !4350)
!4360 = !DILocation(line: 472, column: 38, scope: !4353, inlinedAt: !4359)
!4361 = !DILocation(line: 479, column: 18, scope: !4353, inlinedAt: !4359)
!4362 = !DILocation(line: 83, column: 41, scope: !4332, inlinedAt: !4334)
!4363 = !DILocation(line: 83, column: 21, scope: !4332, inlinedAt: !4334)
!4364 = !DILocation(line: 84, column: 21, scope: !4332, inlinedAt: !4334)
!4365 = !DILocation(line: 86, column: 14, scope: !4326, inlinedAt: !4334)
!4366 = !DILocation(line: 139, column: 25, scope: !4289)
!4367 = !DILocation(line: 136, column: 21, scope: !4289)
!4368 = !DILocation(line: 137, column: 25, scope: !4289)
!4369 = !DILocation(line: 142, column: 14, scope: !4289)
!4370 = distinct !DISubprogram(name: "next<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN91_$LT$core..slice..iter..Iter$LT$T$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hdaa9c7459860c87aE", scope: !4127, file: !4126, line: 124, type: !4371, scopeLine: 124, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1153, retainedNodes: !4385)
!4371 = !DISubroutineType(types: !4372)
!4372 = !{!4373, !4384}
!4373 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", scope: !124, file: !2, size: 64, align: 64, elements: !4374, templateParams: !25, identifier: "caf71b4b1e1c50716a5eddde6059df4a")
!4374 = !{!4375}
!4375 = !DICompositeType(tag: DW_TAG_variant_part, scope: !4373, file: !2, size: 64, align: 64, elements: !4376, templateParams: !25, identifier: "aab1ce60288a56acdd71b473bbc185e", discriminator: !4383)
!4376 = !{!4377, !4379}
!4377 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !4375, file: !2, baseType: !4378, size: 64, align: 64, extraData: i64 0)
!4378 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !4373, file: !2, size: 64, align: 64, elements: !25, templateParams: !1669, identifier: "5a2a11c6041f22a2b6185afe5d301f7e")
!4379 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !4375, file: !2, baseType: !4380, size: 64, align: 64)
!4380 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !4373, file: !2, size: 64, align: 64, elements: !4381, templateParams: !1669, identifier: "ccc60f9cf2e7789c6ca7bd3b95737f85")
!4381 = !{!4382}
!4382 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4380, file: !2, baseType: !12, size: 64, align: 64)
!4383 = !DIDerivedType(tag: DW_TAG_member, scope: !4373, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!4384 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut core::slice::iter::Iter<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", baseType: !1655, size: 64, align: 64, dwarfAddressSpace: 0)
!4385 = !{!4386}
!4386 = !DILocalVariable(name: "self", arg: 1, scope: !4370, file: !4126, line: 124, type: !4384)
!4387 = !DILocation(line: 124, column: 21, scope: !4370)
!4388 = !DILocation(line: 132, column: 29, scope: !4370)
!4389 = !DILocalVariable(name: "self", arg: 1, scope: !4390, file: !2439, line: 325, type: !1660)
!4390 = distinct !DISubprogram(name: "as_ptr<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr8non_null16NonNull$LT$T$GT$6as_ptr17ha6a9b8683214a603E", scope: !1660, file: !2439, line: 325, type: !4391, scopeLine: 325, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1153, retainedNodes: !4393)
!4391 = !DISubroutineType(types: !4392)
!4392 = !{!1955, !1660}
!4393 = !{!4389}
!4394 = !DILocation(line: 325, column: 25, scope: !4390, inlinedAt: !4395)
!4395 = distinct !DILocation(line: 132, column: 29, scope: !4370)
!4396 = !DILocation(line: 132, column: 28, scope: !4370)
!4397 = !DILocation(line: 132, column: 21, scope: !4370)
!4398 = !DILocation(line: 133, column: 24, scope: !4370)
!4399 = !DILocation(line: 136, column: 24, scope: !4370)
!4400 = !DILocation(line: 325, column: 25, scope: !4390, inlinedAt: !4401)
!4401 = distinct !DILocation(line: 136, column: 24, scope: !4370)
!4402 = !DILocation(line: 134, column: 33, scope: !4370)
!4403 = !DILocation(line: 134, column: 32, scope: !4370)
!4404 = !DILocation(line: 134, column: 25, scope: !4370)
!4405 = !DILocation(line: 133, column: 21, scope: !4370)
!4406 = !DILocalVariable(name: "self", arg: 1, scope: !4407, file: !4126, line: 75, type: !4384)
!4407 = distinct !DISubprogram(name: "post_inc_start<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core5slice4iter13Iter$LT$T$GT$14post_inc_start17h99e5a66d882f09d4E", scope: !1655, file: !4126, line: 75, type: !4408, scopeLine: 75, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1153, retainedNodes: !4410)
!4408 = !DISubroutineType(types: !4409)
!4409 = !{!1665, !4384, !9}
!4410 = !{!4406, !4411, !4412}
!4411 = !DILocalVariable(name: "offset", arg: 2, scope: !4407, file: !4126, line: 75, type: !9)
!4412 = !DILocalVariable(name: "old", scope: !4413, file: !4126, line: 80, type: !1955, align: 8)
!4413 = distinct !DILexicalBlock(scope: !4407, file: !4126, line: 80, column: 21)
!4414 = !DILocation(line: 75, column: 38, scope: !4407, inlinedAt: !4415)
!4415 = distinct !DILocation(line: 139, column: 30, scope: !4370)
!4416 = !DILocation(line: 75, column: 49, scope: !4407, inlinedAt: !4415)
!4417 = !DILocation(line: 80, column: 31, scope: !4407, inlinedAt: !4415)
!4418 = !DILocation(line: 325, column: 25, scope: !4390, inlinedAt: !4419)
!4419 = distinct !DILocation(line: 80, column: 31, scope: !4407, inlinedAt: !4415)
!4420 = !DILocation(line: 80, column: 25, scope: !4413, inlinedAt: !4415)
!4421 = !DILocation(line: 83, column: 64, scope: !4413, inlinedAt: !4415)
!4422 = !DILocation(line: 325, column: 25, scope: !4390, inlinedAt: !4423)
!4423 = distinct !DILocation(line: 83, column: 64, scope: !4413, inlinedAt: !4415)
!4424 = !DILocalVariable(name: "self", arg: 1, scope: !4425, file: !2275, line: 1015, type: !1955)
!4425 = distinct !DISubprogram(name: "add<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h59828d10f0773cdbE", scope: !2277, file: !2275, line: 1015, type: !4426, scopeLine: 1015, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1153, retainedNodes: !4428)
!4426 = !DISubroutineType(types: !4427)
!4427 = !{!1955, !1955, !9}
!4428 = !{!4424, !4429}
!4429 = !DILocalVariable(name: "count", arg: 2, scope: !4425, file: !2275, line: 1015, type: !9)
!4430 = !DILocation(line: 1015, column: 29, scope: !4425, inlinedAt: !4431)
!4431 = distinct !DILocation(line: 83, column: 64, scope: !4413, inlinedAt: !4415)
!4432 = !DILocation(line: 1015, column: 35, scope: !4425, inlinedAt: !4431)
!4433 = !DILocalVariable(name: "self", arg: 1, scope: !4434, file: !2275, line: 472, type: !1955)
!4434 = distinct !DISubprogram(name: "offset<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset17hd23c6e1b4a4d4e3fE", scope: !2277, file: !2275, line: 472, type: !4435, scopeLine: 472, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1153, retainedNodes: !4437)
!4435 = !DISubroutineType(types: !4436)
!4436 = !{!1955, !1955, !2850}
!4437 = !{!4433, !4438}
!4438 = !DILocalVariable(name: "count", arg: 2, scope: !4434, file: !2275, line: 472, type: !2850)
!4439 = !DILocation(line: 472, column: 32, scope: !4434, inlinedAt: !4440)
!4440 = distinct !DILocation(line: 1020, column: 18, scope: !4425, inlinedAt: !4431)
!4441 = !DILocation(line: 472, column: 38, scope: !4434, inlinedAt: !4440)
!4442 = !DILocation(line: 479, column: 18, scope: !4434, inlinedAt: !4440)
!4443 = !DILocation(line: 83, column: 41, scope: !4413, inlinedAt: !4415)
!4444 = !DILocation(line: 83, column: 21, scope: !4413, inlinedAt: !4415)
!4445 = !DILocation(line: 84, column: 21, scope: !4413, inlinedAt: !4415)
!4446 = !DILocation(line: 86, column: 14, scope: !4407, inlinedAt: !4415)
!4447 = !DILocation(line: 139, column: 25, scope: !4370)
!4448 = !DILocation(line: 136, column: 21, scope: !4370)
!4449 = !DILocation(line: 137, column: 25, scope: !4370)
!4450 = !DILocation(line: 142, column: 14, scope: !4370)
!4451 = distinct !DISubprogram(name: "start_bound<usize>", linkageName: "_ZN95_$LT$core..ops..range..RangeFrom$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$11start_bound17h5ca90a34995a9642E", scope: !4452, file: !4093, line: 852, type: !4453, scopeLine: 852, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !223, retainedNodes: !4456)
!4452 = !DINamespace(name: "{impl#16}", scope: !1309)
!4453 = !DISubroutineType(types: !4454)
!4454 = !{!4097, !4455}
!4455 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&core::ops::range::RangeFrom<usize>", baseType: !1359, size: 64, align: 64, dwarfAddressSpace: 0)
!4456 = !{!4457}
!4457 = !DILocalVariable(name: "self", arg: 1, scope: !4451, file: !4093, line: 852, type: !4455)
!4458 = !DILocation(line: 852, column: 20, scope: !4451)
!4459 = !DILocation(line: 853, column: 9, scope: !4451)
!4460 = !DILocation(line: 854, column: 6, scope: !4451)
!4461 = distinct !DISubprogram(name: "end_bound<usize>", linkageName: "_ZN95_$LT$core..ops..range..RangeFrom$LT$T$GT$$u20$as$u20$core..ops..range..RangeBounds$LT$T$GT$$GT$9end_bound17h8c2b9fc61f2ef8d4E", scope: !4452, file: !4093, line: 855, type: !4453, scopeLine: 855, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !223, retainedNodes: !4462)
!4462 = !{!4463}
!4463 = !DILocalVariable(name: "self", arg: 1, scope: !4461, file: !4093, line: 855, type: !4455)
!4464 = !DILocation(line: 855, column: 18, scope: !4461)
!4465 = !DILocation(line: 856, column: 9, scope: !4461)
!4466 = !DILocation(line: 857, column: 6, scope: !4461)
!4467 = distinct !DISubprogram(name: "index<x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>>", linkageName: "_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h1236a42616c915ceE", scope: !4468, file: !3110, line: 537, type: !4469, scopeLine: 537, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1153, retainedNodes: !4471)
!4468 = !DINamespace(name: "{impl#7}", scope: !3112)
!4469 = !DISubroutineType(types: !4470)
!4470 = !{!1145, !2717, !1145, !917}
!4471 = !{!4472, !4473}
!4472 = !DILocalVariable(name: "self", arg: 1, scope: !4467, file: !3110, line: 537, type: !2717)
!4473 = !DILocalVariable(name: "slice", arg: 2, scope: !4467, file: !3110, line: 537, type: !1145)
!4474 = !DILocation(line: 537, column: 14, scope: !4467)
!4475 = !DILocation(line: 537, column: 20, scope: !4467)
!4476 = !DILocation(line: 539, column: 6, scope: !4467)
!4477 = distinct !DISubprogram(name: "index<x86_64::structures::paging::page_table::PageTableEntry>", linkageName: "_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h4fc59dca0c6c18f7E", scope: !4468, file: !3110, line: 537, type: !4478, scopeLine: 537, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1281, retainedNodes: !4480)
!4478 = !DISubroutineType(types: !4479)
!4479 = !{!1507, !2717, !1507, !917}
!4480 = !{!4481, !4482}
!4481 = !DILocalVariable(name: "self", arg: 1, scope: !4477, file: !3110, line: 537, type: !2717)
!4482 = !DILocalVariable(name: "slice", arg: 2, scope: !4477, file: !3110, line: 537, type: !1507)
!4483 = !DILocation(line: 537, column: 14, scope: !4477)
!4484 = !DILocation(line: 537, column: 20, scope: !4477)
!4485 = !DILocation(line: 539, column: 6, scope: !4477)
!4486 = distinct !DISubprogram(name: "index<x86_64::addr::VirtAddr>", linkageName: "_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17h58b326d8ae00784aE", scope: !4468, file: !3110, line: 537, type: !4487, scopeLine: 537, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1057, retainedNodes: !4489)
!4487 = !DISubroutineType(types: !4488)
!4488 = !{!1179, !2717, !1179, !917}
!4489 = !{!4490, !4491}
!4490 = !DILocalVariable(name: "self", arg: 1, scope: !4486, file: !3110, line: 537, type: !2717)
!4491 = !DILocalVariable(name: "slice", arg: 2, scope: !4486, file: !3110, line: 537, type: !1179)
!4492 = !DILocation(line: 537, column: 14, scope: !4486)
!4493 = !DILocation(line: 537, column: 20, scope: !4486)
!4494 = !DILocation(line: 539, column: 6, scope: !4486)
!4495 = distinct !DISubprogram(name: "index<u64>", linkageName: "_ZN97_$LT$core..ops..range..RangeFull$u20$as$u20$core..slice..index..SliceIndex$LT$$u5b$T$u5d$$GT$$GT$5index17he3815458143cb2adE", scope: !4468, file: !3110, line: 537, type: !4496, scopeLine: 537, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1120, retainedNodes: !4498)
!4496 = !DISubroutineType(types: !4497)
!4497 = !{!1112, !2717, !1112, !917}
!4498 = !{!4499, !4500}
!4499 = !DILocalVariable(name: "self", arg: 1, scope: !4495, file: !3110, line: 537, type: !2717)
!4500 = !DILocalVariable(name: "slice", arg: 2, scope: !4495, file: !3110, line: 537, type: !1112)
!4501 = !DILocation(line: 537, column: 14, scope: !4495)
!4502 = !DILocation(line: 537, column: 20, scope: !4495)
!4503 = !DILocation(line: 539, column: 6, scope: !4495)
!4504 = distinct !DISubprogram(name: "to_regular_range<core::ops::range::RangeFrom<usize>>", linkageName: "_ZN9bit_field16to_regular_range17haaaa7fc17545a97dE", scope: !1305, file: !1303, line: 353, type: !4505, scopeLine: 353, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1369, retainedNodes: !4507)
!4505 = !DISubroutineType(types: !4506)
!4506 = !{!1308, !4455, !9}
!4507 = !{!4508, !4509, !4510, !4512, !4514, !4516, !4518, !4520}
!4508 = !DILocalVariable(name: "generic_rage", arg: 1, scope: !4504, file: !1303, line: 353, type: !4455)
!4509 = !DILocalVariable(name: "bit_length", arg: 2, scope: !4504, file: !1303, line: 353, type: !9)
!4510 = !DILocalVariable(name: "start", scope: !4511, file: !1303, line: 354, type: !9, align: 8)
!4511 = distinct !DILexicalBlock(scope: !4504, file: !1303, line: 354, column: 5)
!4512 = !DILocalVariable(name: "value", scope: !4513, file: !1303, line: 355, type: !9, align: 8)
!4513 = distinct !DILexicalBlock(scope: !4504, file: !1303, line: 355, column: 9)
!4514 = !DILocalVariable(name: "value", scope: !4515, file: !1303, line: 356, type: !9, align: 8)
!4515 = distinct !DILexicalBlock(scope: !4504, file: !1303, line: 356, column: 9)
!4516 = !DILocalVariable(name: "end", scope: !4517, file: !1303, line: 359, type: !9, align: 8)
!4517 = distinct !DILexicalBlock(scope: !4511, file: !1303, line: 359, column: 5)
!4518 = !DILocalVariable(name: "value", scope: !4519, file: !1303, line: 360, type: !9, align: 8)
!4519 = distinct !DILexicalBlock(scope: !4511, file: !1303, line: 360, column: 9)
!4520 = !DILocalVariable(name: "value", scope: !4521, file: !1303, line: 361, type: !9, align: 8)
!4521 = distinct !DILexicalBlock(scope: !4511, file: !1303, line: 361, column: 9)
!4522 = !DILocation(line: 353, column: 44, scope: !4504)
!4523 = !DILocation(line: 353, column: 62, scope: !4504)
!4524 = !DILocation(line: 354, column: 9, scope: !4511)
!4525 = !DILocation(line: 359, column: 9, scope: !4517)
!4526 = !DILocation(line: 354, column: 23, scope: !4504)
!4527 = !DILocation(line: 354, column: 17, scope: !4504)
!4528 = !DILocation(line: 356, column: 26, scope: !4504)
!4529 = !DILocation(line: 356, column: 26, scope: !4515)
!4530 = !DILocation(line: 356, column: 36, scope: !4515)
!4531 = !DILocation(line: 356, column: 40, scope: !4504)
!4532 = !DILocation(line: 355, column: 26, scope: !4504)
!4533 = !DILocation(line: 355, column: 26, scope: !4513)
!4534 = !DILocation(line: 355, column: 36, scope: !4513)
!4535 = !DILocation(line: 357, column: 29, scope: !4504)
!4536 = !DILocation(line: 359, column: 21, scope: !4511)
!4537 = !DILocation(line: 359, column: 15, scope: !4511)
!4538 = !DILocation(line: 355, column: 44, scope: !4504)
!4539 = !DILocation(line: 361, column: 26, scope: !4511)
!4540 = !DILocation(line: 361, column: 26, scope: !4521)
!4541 = !DILocation(line: 361, column: 36, scope: !4521)
!4542 = !DILocation(line: 360, column: 26, scope: !4511)
!4543 = !DILocation(line: 360, column: 26, scope: !4519)
!4544 = !DILocation(line: 360, column: 36, scope: !4519)
!4545 = !DILocation(line: 360, column: 40, scope: !4511)
!4546 = !DILocation(line: 362, column: 29, scope: !4511)
!4547 = !DILocation(line: 365, column: 5, scope: !4517)
!4548 = !DILocation(line: 365, column: 12, scope: !4517)
!4549 = !DILocation(line: 366, column: 2, scope: !4504)
!4550 = !DILocation(line: 361, column: 44, scope: !4511)
!4551 = distinct !DISubprogram(name: "to_regular_range<core::ops::range::Range<usize>>", linkageName: "_ZN9bit_field16to_regular_range17hc0f449c7551f57deE", scope: !1305, file: !1303, line: 353, type: !4552, scopeLine: 353, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !1323, retainedNodes: !4554)
!4552 = !DISubroutineType(types: !4553)
!4553 = !{!1308, !4112, !9}
!4554 = !{!4555, !4556, !4557, !4559, !4561, !4563, !4565, !4567}
!4555 = !DILocalVariable(name: "generic_rage", arg: 1, scope: !4551, file: !1303, line: 353, type: !4112)
!4556 = !DILocalVariable(name: "bit_length", arg: 2, scope: !4551, file: !1303, line: 353, type: !9)
!4557 = !DILocalVariable(name: "start", scope: !4558, file: !1303, line: 354, type: !9, align: 8)
!4558 = distinct !DILexicalBlock(scope: !4551, file: !1303, line: 354, column: 5)
!4559 = !DILocalVariable(name: "value", scope: !4560, file: !1303, line: 355, type: !9, align: 8)
!4560 = distinct !DILexicalBlock(scope: !4551, file: !1303, line: 355, column: 9)
!4561 = !DILocalVariable(name: "value", scope: !4562, file: !1303, line: 356, type: !9, align: 8)
!4562 = distinct !DILexicalBlock(scope: !4551, file: !1303, line: 356, column: 9)
!4563 = !DILocalVariable(name: "end", scope: !4564, file: !1303, line: 359, type: !9, align: 8)
!4564 = distinct !DILexicalBlock(scope: !4558, file: !1303, line: 359, column: 5)
!4565 = !DILocalVariable(name: "value", scope: !4566, file: !1303, line: 360, type: !9, align: 8)
!4566 = distinct !DILexicalBlock(scope: !4558, file: !1303, line: 360, column: 9)
!4567 = !DILocalVariable(name: "value", scope: !4568, file: !1303, line: 361, type: !9, align: 8)
!4568 = distinct !DILexicalBlock(scope: !4558, file: !1303, line: 361, column: 9)
!4569 = !DILocation(line: 353, column: 44, scope: !4551)
!4570 = !DILocation(line: 353, column: 62, scope: !4551)
!4571 = !DILocation(line: 354, column: 9, scope: !4558)
!4572 = !DILocation(line: 359, column: 9, scope: !4564)
!4573 = !DILocation(line: 354, column: 23, scope: !4551)
!4574 = !DILocation(line: 354, column: 17, scope: !4551)
!4575 = !DILocation(line: 356, column: 26, scope: !4551)
!4576 = !DILocation(line: 356, column: 26, scope: !4562)
!4577 = !DILocation(line: 356, column: 36, scope: !4562)
!4578 = !DILocation(line: 356, column: 40, scope: !4551)
!4579 = !DILocation(line: 355, column: 26, scope: !4551)
!4580 = !DILocation(line: 355, column: 26, scope: !4560)
!4581 = !DILocation(line: 355, column: 36, scope: !4560)
!4582 = !DILocation(line: 357, column: 29, scope: !4551)
!4583 = !DILocation(line: 359, column: 21, scope: !4558)
!4584 = !DILocation(line: 359, column: 15, scope: !4558)
!4585 = !DILocation(line: 355, column: 44, scope: !4551)
!4586 = !DILocation(line: 361, column: 26, scope: !4558)
!4587 = !DILocation(line: 361, column: 26, scope: !4568)
!4588 = !DILocation(line: 361, column: 36, scope: !4568)
!4589 = !DILocation(line: 360, column: 26, scope: !4558)
!4590 = !DILocation(line: 360, column: 26, scope: !4566)
!4591 = !DILocation(line: 360, column: 36, scope: !4566)
!4592 = !DILocation(line: 360, column: 40, scope: !4558)
!4593 = !DILocation(line: 362, column: 29, scope: !4558)
!4594 = !DILocation(line: 365, column: 5, scope: !4564)
!4595 = !DILocation(line: 365, column: 12, scope: !4564)
!4596 = !DILocation(line: 366, column: 2, scope: !4551)
!4597 = !DILocation(line: 361, column: 44, scope: !4558)
!4598 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN67_$LT$x86_64..addr..VirtAddrNotValid$u20$as$u20$core..fmt..Debug$GT$3fmt17h12734afb36735bd2E", scope: !4600, file: !4599, line: 55, type: !4601, scopeLine: 55, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !4604)
!4599 = !DIFile(filename: "src/addr.rs", directory: "/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "81db4b9a873069a24d267154f8b6a887")
!4600 = !DINamespace(name: "{impl#0}", scope: !46)
!4601 = !DISubroutineType(types: !4602)
!4602 = !{!192, !4603, !210}
!4603 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::addr::VirtAddrNotValid", baseType: !96, size: 64, align: 64, dwarfAddressSpace: 0)
!4604 = !{!4605, !4606}
!4605 = !DILocalVariable(name: "self", arg: 1, scope: !4598, file: !4599, line: 55, type: !4603)
!4606 = !DILocalVariable(name: "f", arg: 2, scope: !4598, file: !4599, line: 55, type: !210)
!4607 = !DILocation(line: 55, column: 12, scope: !4598)
!4608 = !DILocation(line: 55, column: 19, scope: !4598)
!4609 = !DILocation(line: 56, column: 9, scope: !4598)
!4610 = !DILocation(line: 57, column: 21, scope: !4598)
!4611 = !DILocalVariable(name: "position", arg: 1, scope: !4612, file: !1585, line: 28, type: !9)
!4612 = distinct !DISubprogram(name: "new", linkageName: "_ZN4core3fmt2rt2v18Argument3new17hedbe48db264c6bdeE", scope: !136, file: !1585, line: 27, type: !4613, scopeLine: 27, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !4615)
!4613 = !DISubroutineType(types: !4614)
!4614 = !{!136, !9, !145, !147, !28, !155, !155}
!4615 = !{!4611, !4616, !4617, !4618, !4619, !4620}
!4616 = !DILocalVariable(name: "fill", arg: 2, scope: !4612, file: !1585, line: 29, type: !145)
!4617 = !DILocalVariable(name: "align", arg: 3, scope: !4612, file: !1585, line: 30, type: !147)
!4618 = !DILocalVariable(name: "flags", arg: 4, scope: !4612, file: !1585, line: 31, type: !28)
!4619 = !DILocalVariable(name: "precision", arg: 5, scope: !4612, file: !1585, line: 32, type: !155)
!4620 = !DILocalVariable(name: "width", arg: 6, scope: !4612, file: !1585, line: 33, type: !155)
!4621 = !DILocation(line: 28, column: 9, scope: !4612, inlinedAt: !4622)
!4622 = distinct !DILocation(line: 57, column: 21, scope: !4598)
!4623 = !DILocation(line: 29, column: 9, scope: !4612, inlinedAt: !4622)
!4624 = !DILocation(line: 30, column: 9, scope: !4612, inlinedAt: !4622)
!4625 = !DILocation(line: 31, column: 9, scope: !4612, inlinedAt: !4622)
!4626 = !DILocation(line: 32, column: 9, scope: !4612, inlinedAt: !4622)
!4627 = !DILocation(line: 33, column: 9, scope: !4612, inlinedAt: !4622)
!4628 = !DILocation(line: 35, column: 34, scope: !4612, inlinedAt: !4622)
!4629 = !DILocation(line: 35, column: 9, scope: !4612, inlinedAt: !4622)
!4630 = !DILocation(line: 59, column: 6, scope: !4598)
!4631 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_644addr8VirtAddr3new17hdef977acfd872357E", scope: !45, file: !4599, line: 71, type: !4632, scopeLine: 71, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !4634)
!4632 = !DISubroutineType(types: !4633)
!4633 = !{!45, !49}
!4634 = !{!4635}
!4635 = !DILocalVariable(name: "addr", arg: 1, scope: !4631, file: !4599, line: 71, type: !49)
!4636 = !DILocation(line: 71, column: 16, scope: !4631)
!4637 = !DILocation(line: 72, column: 9, scope: !4631)
!4638 = !DILocation(line: 76, column: 6, scope: !4631)
!4639 = distinct !DISubprogram(name: "try_new", linkageName: "_ZN6x86_644addr8VirtAddr7try_new17h3da1845f1194787cE", scope: !45, file: !4599, line: 85, type: !4640, scopeLine: 85, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !4642)
!4640 = !DISubroutineType(types: !4641)
!4641 = !{!3267, !49}
!4642 = !{!4643}
!4643 = !DILocalVariable(name: "addr", arg: 1, scope: !4639, file: !4599, line: 85, type: !49)
!4644 = !DILocation(line: 85, column: 20, scope: !4639)
!4645 = !DILocation(line: 86, column: 29, scope: !4639)
!4646 = !DILocation(line: 86, column: 15, scope: !4639)
!4647 = !DILocation(line: 86, column: 9, scope: !4639)
!4648 = !DILocation(line: 89, column: 22, scope: !4639)
!4649 = !DILocation(line: 89, column: 18, scope: !4639)
!4650 = !DILocation(line: 89, column: 44, scope: !4639)
!4651 = !DILocation(line: 87, column: 31, scope: !4639)
!4652 = !DILocation(line: 87, column: 28, scope: !4639)
!4653 = !DILocation(line: 87, column: 45, scope: !4639)
!4654 = !DILocation(line: 88, column: 21, scope: !4639)
!4655 = !DILocation(line: 88, column: 18, scope: !4639)
!4656 = !DILocation(line: 88, column: 49, scope: !4639)
!4657 = !DILocation(line: 91, column: 6, scope: !4639)
!4658 = distinct !DISubprogram(name: "new_truncate", linkageName: "_ZN6x86_644addr8VirtAddr12new_truncate17hcd12515361e00f13E", scope: !45, file: !4599, line: 99, type: !4632, scopeLine: 99, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !4659)
!4659 = !{!4660}
!4660 = !DILocalVariable(name: "addr", arg: 1, scope: !4658, file: !4599, line: 99, type: !49)
!4661 = !DILocation(line: 99, column: 31, scope: !4658)
!4662 = !DILocation(line: 102, column: 19, scope: !4658)
!4663 = !DILocation(line: 102, column: 18, scope: !4658)
!4664 = !DILocation(line: 102, column: 9, scope: !4658)
!4665 = !DILocation(line: 103, column: 6, scope: !4658)
!4666 = distinct !DISubprogram(name: "new_unsafe", linkageName: "_ZN6x86_644addr8VirtAddr10new_unsafe17h78ec8daa5512b6b2E", scope: !45, file: !4599, line: 111, type: !4632, scopeLine: 111, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !4667)
!4667 = !{!4668}
!4668 = !DILocalVariable(name: "addr", arg: 1, scope: !4666, file: !4599, line: 111, type: !49)
!4669 = !DILocation(line: 111, column: 36, scope: !4666)
!4670 = !DILocation(line: 112, column: 9, scope: !4666)
!4671 = !DILocation(line: 113, column: 6, scope: !4666)
!4672 = distinct !DISubprogram(name: "as_u64", linkageName: "_ZN6x86_644addr8VirtAddr6as_u6417hdb892a45a8545a99E", scope: !45, file: !4599, line: 123, type: !4673, scopeLine: 123, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !4675)
!4673 = !DISubroutineType(types: !4674)
!4674 = !{!49, !45}
!4675 = !{!4676}
!4676 = !DILocalVariable(name: "self", arg: 1, scope: !4672, file: !4599, line: 123, type: !45)
!4677 = !DILocation(line: 123, column: 25, scope: !4672)
!4678 = !DILocation(line: 125, column: 6, scope: !4672)
!4679 = distinct !DISubprogram(name: "as_ptr<x86_64::structures::paging::page_table::PageTable>", linkageName: "_ZN6x86_644addr8VirtAddr6as_ptr17he56682e655c5d15bE", scope: !45, file: !4599, line: 141, type: !4680, scopeLine: 141, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3853, retainedNodes: !4683)
!4680 = !DISubroutineType(types: !4681)
!4681 = !{!4682, !45}
!4682 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*const x86_64::structures::paging::page_table::PageTable", baseType: !591, size: 64, align: 64, dwarfAddressSpace: 0)
!4683 = !{!4684}
!4684 = !DILocalVariable(name: "self", arg: 1, scope: !4679, file: !4599, line: 141, type: !45)
!4685 = !DILocation(line: 141, column: 28, scope: !4679)
!4686 = !DILocation(line: 142, column: 9, scope: !4679)
!4687 = !DILocation(line: 143, column: 6, scope: !4679)
!4688 = distinct !DISubprogram(name: "as_mut_ptr<x86_64::structures::paging::page_table::PageTable>", linkageName: "_ZN6x86_644addr8VirtAddr10as_mut_ptr17h5fc82bd6470deae1E", scope: !45, file: !4599, line: 148, type: !4689, scopeLine: 148, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !3853, retainedNodes: !4692)
!4689 = !DISubroutineType(types: !4690)
!4690 = !{!4691, !45}
!4691 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "*mut x86_64::structures::paging::page_table::PageTable", baseType: !591, size: 64, align: 64, dwarfAddressSpace: 0)
!4692 = !{!4693}
!4693 = !DILocalVariable(name: "self", arg: 1, scope: !4688, file: !4599, line: 148, type: !45)
!4694 = !DILocation(line: 148, column: 32, scope: !4688)
!4695 = !DILocation(line: 149, column: 9, scope: !4688)
!4696 = !DILocation(line: 150, column: 6, scope: !4688)
!4697 = distinct !DISubprogram(name: "align_down<u64>", linkageName: "_ZN6x86_644addr8VirtAddr10align_down17h44f21a4edde55fedE", scope: !45, file: !4599, line: 178, type: !4698, scopeLine: 178, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !4703, retainedNodes: !4700)
!4698 = !DISubroutineType(types: !4699)
!4699 = !{!45, !45, !49}
!4700 = !{!4701, !4702}
!4701 = !DILocalVariable(name: "self", arg: 1, scope: !4697, file: !4599, line: 178, type: !45)
!4702 = !DILocalVariable(name: "align", arg: 2, scope: !4697, file: !4599, line: 178, type: !49)
!4703 = !{!2579}
!4704 = !DILocation(line: 178, column: 26, scope: !4697)
!4705 = !DILocation(line: 178, column: 32, scope: !4697)
!4706 = !DILocation(line: 182, column: 51, scope: !4697)
!4707 = !DILocation(line: 182, column: 32, scope: !4697)
!4708 = !DILocation(line: 182, column: 9, scope: !4697)
!4709 = !DILocation(line: 183, column: 6, scope: !4697)
!4710 = distinct !DISubprogram(name: "page_offset", linkageName: "_ZN6x86_644addr8VirtAddr11page_offset17h632b7120e17b8dfaE", scope: !45, file: !4599, line: 196, type: !4711, scopeLine: 196, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !4716)
!4711 = !DISubroutineType(types: !4712)
!4712 = !{!4713, !45}
!4713 = !DICompositeType(tag: DW_TAG_structure_type, name: "PageOffset", scope: !75, file: !2, size: 16, align: 16, elements: !4714, templateParams: !25, identifier: "4971f261260fcf0ddb90503aef0618da")
!4714 = !{!4715}
!4715 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4713, file: !2, baseType: !19, size: 16, align: 16)
!4716 = !{!4717}
!4717 = !DILocalVariable(name: "self", arg: 1, scope: !4710, file: !4599, line: 196, type: !45)
!4718 = !DILocation(line: 196, column: 30, scope: !4710)
!4719 = !DILocation(line: 197, column: 34, scope: !4710)
!4720 = !DILocation(line: 197, column: 9, scope: !4710)
!4721 = !DILocation(line: 198, column: 6, scope: !4710)
!4722 = distinct !DISubprogram(name: "p1_index", linkageName: "_ZN6x86_644addr8VirtAddr8p1_index17h3953ca10aaf99140E", scope: !45, file: !4599, line: 202, type: !4723, scopeLine: 202, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !4725)
!4723 = !DISubroutineType(types: !4724)
!4724 = !{!636, !45}
!4725 = !{!4726}
!4726 = !DILocalVariable(name: "self", arg: 1, scope: !4722, file: !4599, line: 202, type: !45)
!4727 = !DILocation(line: 202, column: 27, scope: !4722)
!4728 = !DILocation(line: 203, column: 38, scope: !4722)
!4729 = !DILocation(line: 203, column: 9, scope: !4722)
!4730 = !DILocation(line: 204, column: 6, scope: !4722)
!4731 = distinct !DISubprogram(name: "p2_index", linkageName: "_ZN6x86_644addr8VirtAddr8p2_index17h438a5a73a49e49e9E", scope: !45, file: !4599, line: 208, type: !4723, scopeLine: 208, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !4732)
!4732 = !{!4733}
!4733 = !DILocalVariable(name: "self", arg: 1, scope: !4731, file: !4599, line: 208, type: !45)
!4734 = !DILocation(line: 208, column: 27, scope: !4731)
!4735 = !DILocation(line: 209, column: 39, scope: !4731)
!4736 = !DILocation(line: 209, column: 38, scope: !4731)
!4737 = !DILocation(line: 209, column: 9, scope: !4731)
!4738 = !DILocation(line: 210, column: 6, scope: !4731)
!4739 = distinct !DISubprogram(name: "p3_index", linkageName: "_ZN6x86_644addr8VirtAddr8p3_index17ha101ec511c413ae2E", scope: !45, file: !4599, line: 214, type: !4723, scopeLine: 214, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !4740)
!4740 = !{!4741}
!4741 = !DILocalVariable(name: "self", arg: 1, scope: !4739, file: !4599, line: 214, type: !45)
!4742 = !DILocation(line: 214, column: 27, scope: !4739)
!4743 = !DILocation(line: 215, column: 39, scope: !4739)
!4744 = !DILocation(line: 215, column: 38, scope: !4739)
!4745 = !DILocation(line: 215, column: 9, scope: !4739)
!4746 = !DILocation(line: 216, column: 6, scope: !4739)
!4747 = distinct !DISubprogram(name: "p4_index", linkageName: "_ZN6x86_644addr8VirtAddr8p4_index17h2e5ca0b0992a928cE", scope: !45, file: !4599, line: 220, type: !4723, scopeLine: 220, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !4748)
!4748 = !{!4749}
!4749 = !DILocalVariable(name: "self", arg: 1, scope: !4747, file: !4599, line: 220, type: !45)
!4750 = !DILocation(line: 220, column: 27, scope: !4747)
!4751 = !DILocation(line: 221, column: 39, scope: !4747)
!4752 = !DILocation(line: 221, column: 38, scope: !4747)
!4753 = !DILocation(line: 221, column: 9, scope: !4747)
!4754 = !DILocation(line: 222, column: 6, scope: !4747)
!4755 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN59_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17hfc8eda48723fa718E", scope: !4756, file: !4599, line: 232, type: !1572, scopeLine: 232, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !4757)
!4756 = !DINamespace(name: "{impl#2}", scope: !46)
!4757 = !{!4758, !4759}
!4758 = !DILocalVariable(name: "self", arg: 1, scope: !4755, file: !4599, line: 232, type: !64)
!4759 = !DILocalVariable(name: "f", arg: 2, scope: !4755, file: !4599, line: 232, type: !210)
!4760 = !DILocation(line: 232, column: 12, scope: !4755)
!4761 = !DILocation(line: 232, column: 19, scope: !4755)
!4762 = !DILocation(line: 233, column: 9, scope: !4755)
!4763 = !DILocation(line: 234, column: 21, scope: !4755)
!4764 = !DILocation(line: 28, column: 9, scope: !4612, inlinedAt: !4765)
!4765 = distinct !DILocation(line: 234, column: 21, scope: !4755)
!4766 = !DILocation(line: 29, column: 9, scope: !4612, inlinedAt: !4765)
!4767 = !DILocation(line: 30, column: 9, scope: !4612, inlinedAt: !4765)
!4768 = !DILocation(line: 31, column: 9, scope: !4612, inlinedAt: !4765)
!4769 = !DILocation(line: 32, column: 9, scope: !4612, inlinedAt: !4765)
!4770 = !DILocation(line: 33, column: 9, scope: !4612, inlinedAt: !4765)
!4771 = !DILocation(line: 35, column: 34, scope: !4612, inlinedAt: !4765)
!4772 = !DILocation(line: 35, column: 9, scope: !4612, inlinedAt: !4765)
!4773 = !DILocation(line: 236, column: 6, scope: !4755)
!4774 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN62_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h446f02c8e7efee49E", scope: !4775, file: !4599, line: 248, type: !1572, scopeLine: 248, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !4776)
!4775 = !DINamespace(name: "{impl#4}", scope: !46)
!4776 = !{!4777, !4778}
!4777 = !DILocalVariable(name: "self", arg: 1, scope: !4774, file: !4599, line: 248, type: !64)
!4778 = !DILocalVariable(name: "f", arg: 2, scope: !4774, file: !4599, line: 248, type: !210)
!4779 = !DILocation(line: 248, column: 12, scope: !4774)
!4780 = !DILocation(line: 248, column: 19, scope: !4774)
!4781 = !DILocation(line: 249, column: 9, scope: !4774)
!4782 = !DILocation(line: 250, column: 6, scope: !4774)
!4783 = distinct !DISubprogram(name: "add", linkageName: "_ZN75_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..ops..arith..Add$LT$u64$GT$$GT$3add17ha9cba5188a4ce5abE", scope: !4784, file: !4599, line: 277, type: !4698, scopeLine: 277, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !4785)
!4784 = !DINamespace(name: "{impl#8}", scope: !46)
!4785 = !{!4786, !4787}
!4786 = !DILocalVariable(name: "self", arg: 1, scope: !4783, file: !4599, line: 277, type: !45)
!4787 = !DILocalVariable(name: "rhs", arg: 2, scope: !4783, file: !4599, line: 277, type: !49)
!4788 = !DILocation(line: 277, column: 12, scope: !4783)
!4789 = !DILocation(line: 277, column: 18, scope: !4783)
!4790 = !DILocation(line: 278, column: 23, scope: !4783)
!4791 = !DILocation(line: 278, column: 9, scope: !4783)
!4792 = !DILocation(line: 279, column: 6, scope: !4783)
!4793 = distinct !DISubprogram(name: "steps_between", linkageName: "_ZN66_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..iter..range..Step$GT$13steps_between17h960fabed5f410dcaE", scope: !4794, file: !4599, line: 348, type: !4795, scopeLine: 348, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !4797)
!4794 = !DINamespace(name: "{impl#17}", scope: !46)
!4795 = !DISubroutineType(types: !4796)
!4796 = !{!217, !64, !64}
!4797 = !{!4798, !4799, !4800, !4802, !4804}
!4798 = !DILocalVariable(name: "start", arg: 1, scope: !4793, file: !4599, line: 348, type: !64)
!4799 = !DILocalVariable(name: "end", arg: 2, scope: !4793, file: !4599, line: 348, type: !64)
!4800 = !DILocalVariable(name: "steps", scope: !4801, file: !4599, line: 349, type: !49, align: 8)
!4801 = distinct !DILexicalBlock(scope: !4793, file: !4599, line: 349, column: 9)
!4802 = !DILocalVariable(name: "residual", scope: !4803, file: !4599, line: 349, type: !3927, align: 1)
!4803 = distinct !DILexicalBlock(scope: !4793, file: !4599, line: 349, column: 51)
!4804 = !DILocalVariable(name: "val", scope: !4805, file: !4599, line: 349, type: !49, align: 8)
!4805 = distinct !DILexicalBlock(scope: !4793, file: !4599, line: 349, column: 25)
!4806 = !DILocation(line: 348, column: 22, scope: !4793)
!4807 = !DILocation(line: 348, column: 36, scope: !4793)
!4808 = !DILocation(line: 349, column: 13, scope: !4801)
!4809 = !DILocation(line: 349, column: 51, scope: !4803)
!4810 = !DILocation(line: 349, column: 25, scope: !4793)
!4811 = !DILocation(line: 349, column: 43, scope: !4793)
!4812 = !DILocation(line: 349, column: 25, scope: !4805)
!4813 = !DILocation(line: 352, column: 12, scope: !4801)
!4814 = !DILocation(line: 349, column: 25, scope: !4803)
!4815 = !DILocation(line: 357, column: 6, scope: !4793)
!4816 = !DILocation(line: 352, column: 34, scope: !4801)
!4817 = !DILocation(line: 352, column: 33, scope: !4801)
!4818 = !DILocation(line: 356, column: 25, scope: !4801)
!4819 = !DILocation(line: 356, column: 9, scope: !4801)
!4820 = !DILocation(line: 353, column: 21, scope: !4801)
!4821 = !DILocation(line: 353, column: 13, scope: !4801)
!4822 = !DILocation(line: 352, column: 9, scope: !4801)
!4823 = distinct !DISubprogram(name: "forward_checked", linkageName: "_ZN66_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..iter..range..Step$GT$15forward_checked17hab6a64d819f8e4a3E", scope: !4794, file: !4599, line: 359, type: !4824, scopeLine: 359, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !4826)
!4824 = !DISubroutineType(types: !4825)
!4825 = !{!4076, !45, !9}
!4826 = !{!4827, !4828, !4829, !4831, !4833, !4835, !4837, !4839}
!4827 = !DILocalVariable(name: "start", arg: 1, scope: !4823, file: !4599, line: 359, type: !45)
!4828 = !DILocalVariable(name: "count", arg: 2, scope: !4823, file: !4599, line: 359, type: !9)
!4829 = !DILocalVariable(name: "offset", scope: !4830, file: !4599, line: 360, type: !49, align: 8)
!4830 = distinct !DILexicalBlock(scope: !4823, file: !4599, line: 360, column: 9)
!4831 = !DILocalVariable(name: "residual", scope: !4832, file: !4599, line: 360, type: !3927, align: 1)
!4832 = distinct !DILexicalBlock(scope: !4823, file: !4599, line: 360, column: 47)
!4833 = !DILocalVariable(name: "val", scope: !4834, file: !4599, line: 360, type: !49, align: 8)
!4834 = distinct !DILexicalBlock(scope: !4823, file: !4599, line: 360, column: 22)
!4835 = !DILocalVariable(name: "addr", scope: !4836, file: !4599, line: 365, type: !49, align: 8)
!4836 = distinct !DILexicalBlock(scope: !4830, file: !4599, line: 365, column: 9)
!4837 = !DILocalVariable(name: "residual", scope: !4838, file: !4599, line: 365, type: !3927, align: 1)
!4838 = distinct !DILexicalBlock(scope: !4830, file: !4599, line: 365, column: 51)
!4839 = !DILocalVariable(name: "val", scope: !4840, file: !4599, line: 365, type: !49, align: 8)
!4840 = distinct !DILexicalBlock(scope: !4830, file: !4599, line: 365, column: 24)
!4841 = !DILocation(line: 359, column: 24, scope: !4823)
!4842 = !DILocation(line: 359, column: 37, scope: !4823)
!4843 = !DILocation(line: 360, column: 47, scope: !4832)
!4844 = !DILocation(line: 365, column: 13, scope: !4836)
!4845 = !DILocation(line: 365, column: 51, scope: !4838)
!4846 = !DILocation(line: 360, column: 22, scope: !4823)
!4847 = !DILocation(line: 360, column: 13, scope: !4830)
!4848 = !DILocation(line: 360, column: 22, scope: !4834)
!4849 = !DILocation(line: 361, column: 12, scope: !4830)
!4850 = !DILocation(line: 360, column: 22, scope: !4832)
!4851 = !DILocation(line: 380, column: 6, scope: !4823)
!4852 = !DILocation(line: 365, column: 24, scope: !4830)
!4853 = !DILocation(line: 362, column: 20, scope: !4830)
!4854 = !DILocation(line: 1, column: 1, scope: !4855)
!4855 = !DILexicalBlockFile(scope: !4830, file: !4856, discriminator: 0)
!4856 = !DIFile(filename: "src/lib.rs", directory: "/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "ee3c625120f76012f35becf8a6b25e32")
!4857 = !DILocation(line: 365, column: 24, scope: !4840)
!4858 = !DILocation(line: 367, column: 15, scope: !4836)
!4859 = !DILocation(line: 367, column: 9, scope: !4836)
!4860 = !DILocation(line: 365, column: 24, scope: !4838)
!4861 = !DILocation(line: 379, column: 24, scope: !4836)
!4862 = !DILocation(line: 379, column: 14, scope: !4836)
!4863 = !DILocation(line: 379, column: 9, scope: !4836)
!4864 = !DILocation(line: 370, column: 17, scope: !4836)
!4865 = !DILocation(line: 374, column: 24, scope: !4836)
!4866 = !DILocation(line: 1, column: 1, scope: !4867)
!4867 = !DILexicalBlockFile(scope: !4836, file: !4856, discriminator: 0)
!4868 = distinct !DISubprogram(name: "backward_checked", linkageName: "_ZN66_$LT$x86_64..addr..VirtAddr$u20$as$u20$core..iter..range..Step$GT$16backward_checked17hb3daf740d40446d1E", scope: !4794, file: !4599, line: 382, type: !4824, scopeLine: 382, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !4869)
!4869 = !{!4870, !4871, !4872, !4874, !4876, !4878, !4880, !4882}
!4870 = !DILocalVariable(name: "start", arg: 1, scope: !4868, file: !4599, line: 382, type: !45)
!4871 = !DILocalVariable(name: "count", arg: 2, scope: !4868, file: !4599, line: 382, type: !9)
!4872 = !DILocalVariable(name: "offset", scope: !4873, file: !4599, line: 383, type: !49, align: 8)
!4873 = distinct !DILexicalBlock(scope: !4868, file: !4599, line: 383, column: 9)
!4874 = !DILocalVariable(name: "residual", scope: !4875, file: !4599, line: 383, type: !3927, align: 1)
!4875 = distinct !DILexicalBlock(scope: !4868, file: !4599, line: 383, column: 47)
!4876 = !DILocalVariable(name: "val", scope: !4877, file: !4599, line: 383, type: !49, align: 8)
!4877 = distinct !DILexicalBlock(scope: !4868, file: !4599, line: 383, column: 22)
!4878 = !DILocalVariable(name: "addr", scope: !4879, file: !4599, line: 388, type: !49, align: 8)
!4879 = distinct !DILexicalBlock(scope: !4873, file: !4599, line: 388, column: 9)
!4880 = !DILocalVariable(name: "residual", scope: !4881, file: !4599, line: 388, type: !3927, align: 1)
!4881 = distinct !DILexicalBlock(scope: !4873, file: !4599, line: 388, column: 51)
!4882 = !DILocalVariable(name: "val", scope: !4883, file: !4599, line: 388, type: !49, align: 8)
!4883 = distinct !DILexicalBlock(scope: !4873, file: !4599, line: 388, column: 24)
!4884 = !DILocation(line: 382, column: 25, scope: !4868)
!4885 = !DILocation(line: 382, column: 38, scope: !4868)
!4886 = !DILocation(line: 383, column: 47, scope: !4875)
!4887 = !DILocation(line: 388, column: 13, scope: !4879)
!4888 = !DILocation(line: 388, column: 51, scope: !4881)
!4889 = !DILocation(line: 383, column: 22, scope: !4868)
!4890 = !DILocation(line: 383, column: 13, scope: !4873)
!4891 = !DILocation(line: 383, column: 22, scope: !4877)
!4892 = !DILocation(line: 384, column: 12, scope: !4873)
!4893 = !DILocation(line: 383, column: 22, scope: !4875)
!4894 = !DILocation(line: 403, column: 6, scope: !4868)
!4895 = !DILocation(line: 388, column: 24, scope: !4873)
!4896 = !DILocation(line: 385, column: 20, scope: !4873)
!4897 = !DILocation(line: 1, column: 1, scope: !4898)
!4898 = !DILexicalBlockFile(scope: !4873, file: !4856, discriminator: 0)
!4899 = !DILocation(line: 388, column: 24, scope: !4883)
!4900 = !DILocation(line: 390, column: 15, scope: !4879)
!4901 = !DILocation(line: 390, column: 9, scope: !4879)
!4902 = !DILocation(line: 388, column: 24, scope: !4881)
!4903 = !DILocation(line: 402, column: 24, scope: !4879)
!4904 = !DILocation(line: 402, column: 14, scope: !4879)
!4905 = !DILocation(line: 402, column: 9, scope: !4879)
!4906 = !DILocation(line: 393, column: 17, scope: !4879)
!4907 = !DILocation(line: 397, column: 24, scope: !4879)
!4908 = !DILocation(line: 1, column: 1, scope: !4909)
!4909 = !DILexicalBlockFile(scope: !4879, file: !4856, discriminator: 0)
!4910 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN67_$LT$x86_64..addr..PhysAddrNotValid$u20$as$u20$core..fmt..Debug$GT$3fmt17h277f14dbbe27b5ccE", scope: !4911, file: !4599, line: 414, type: !4912, scopeLine: 414, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !4918)
!4911 = !DINamespace(name: "{impl#18}", scope: !46)
!4912 = !DISubroutineType(types: !4913)
!4913 = !{!192, !4914, !210}
!4914 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::addr::PhysAddrNotValid", baseType: !4915, size: 64, align: 64, dwarfAddressSpace: 0)
!4915 = !DICompositeType(tag: DW_TAG_structure_type, name: "PhysAddrNotValid", scope: !46, file: !2, size: 64, align: 64, elements: !4916, templateParams: !25, identifier: "b2973028e37f78f59063d33a1d88e573")
!4916 = !{!4917}
!4917 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4915, file: !2, baseType: !49, size: 64, align: 64)
!4918 = !{!4919, !4920}
!4919 = !DILocalVariable(name: "self", arg: 1, scope: !4910, file: !4599, line: 414, type: !4914)
!4920 = !DILocalVariable(name: "f", arg: 2, scope: !4910, file: !4599, line: 414, type: !210)
!4921 = !DILocation(line: 414, column: 12, scope: !4910)
!4922 = !DILocation(line: 414, column: 19, scope: !4910)
!4923 = !DILocation(line: 415, column: 9, scope: !4910)
!4924 = !DILocation(line: 416, column: 21, scope: !4910)
!4925 = !DILocation(line: 28, column: 9, scope: !4612, inlinedAt: !4926)
!4926 = distinct !DILocation(line: 416, column: 21, scope: !4910)
!4927 = !DILocation(line: 29, column: 9, scope: !4612, inlinedAt: !4926)
!4928 = !DILocation(line: 30, column: 9, scope: !4612, inlinedAt: !4926)
!4929 = !DILocation(line: 31, column: 9, scope: !4612, inlinedAt: !4926)
!4930 = !DILocation(line: 32, column: 9, scope: !4612, inlinedAt: !4926)
!4931 = !DILocation(line: 33, column: 9, scope: !4612, inlinedAt: !4926)
!4932 = !DILocation(line: 35, column: 34, scope: !4612, inlinedAt: !4926)
!4933 = !DILocation(line: 35, column: 9, scope: !4612, inlinedAt: !4926)
!4934 = !DILocation(line: 418, column: 6, scope: !4910)
!4935 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_644addr8PhysAddr3new17hfc60fdd74af179cbE", scope: !355, file: !4599, line: 428, type: !4936, scopeLine: 428, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !4938)
!4936 = !DISubroutineType(types: !4937)
!4937 = !{!355, !49}
!4938 = !{!4939, !4940}
!4939 = !DILocalVariable(name: "addr", arg: 1, scope: !4935, file: !4599, line: 428, type: !49)
!4940 = !DILocalVariable(name: "p", scope: !4941, file: !4599, line: 431, type: !355, align: 8)
!4941 = distinct !DILexicalBlock(scope: !4935, file: !4599, line: 431, column: 13)
!4942 = !DILocation(line: 428, column: 22, scope: !4935)
!4943 = !DILocation(line: 430, column: 15, scope: !4935)
!4944 = !DILocation(line: 430, column: 9, scope: !4935)
!4945 = !DILocation(line: 431, column: 16, scope: !4935)
!4946 = !DILocation(line: 431, column: 16, scope: !4941)
!4947 = !DILocation(line: 434, column: 6, scope: !4935)
!4948 = !DILocation(line: 432, column: 23, scope: !4935)
!4949 = distinct !DISubprogram(name: "new_truncate", linkageName: "_ZN6x86_644addr8PhysAddr12new_truncate17h75c0b26d6b492cabE", scope: !355, file: !4599, line: 438, type: !4936, scopeLine: 438, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !4950)
!4950 = !{!4951}
!4951 = !DILocalVariable(name: "addr", arg: 1, scope: !4949, file: !4599, line: 438, type: !49)
!4952 = !DILocation(line: 438, column: 31, scope: !4949)
!4953 = !DILocation(line: 439, column: 18, scope: !4949)
!4954 = !DILocation(line: 439, column: 9, scope: !4949)
!4955 = !DILocation(line: 440, column: 6, scope: !4949)
!4956 = distinct !DISubprogram(name: "try_new", linkageName: "_ZN6x86_644addr8PhysAddr7try_new17h958aab290692b160E", scope: !355, file: !4599, line: 456, type: !4957, scopeLine: 456, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !4974)
!4957 = !DISubroutineType(types: !4958)
!4958 = !{!4959, !49}
!4959 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::addr::PhysAddr, x86_64::addr::PhysAddrNotValid>", scope: !193, file: !2, size: 128, align: 64, elements: !4960, templateParams: !25, identifier: "3690cb8dc7b46e5497014a282af89c7")
!4960 = !{!4961}
!4961 = !DICompositeType(tag: DW_TAG_variant_part, scope: !4959, file: !2, size: 128, align: 64, elements: !4962, templateParams: !25, identifier: "81aa6f71a9232aadadff61791039f9d", discriminator: !4973)
!4962 = !{!4963, !4969}
!4963 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !4961, file: !2, baseType: !4964, size: 128, align: 64, extraData: i64 0)
!4964 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !4959, file: !2, size: 128, align: 64, elements: !4965, templateParams: !4967, identifier: "495ebfc2093ea6b0c8bc436f3fc8fe96")
!4965 = !{!4966}
!4966 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4964, file: !2, baseType: !355, size: 64, align: 64, offset: 64)
!4967 = !{!1073, !4968}
!4968 = !DITemplateTypeParameter(name: "E", type: !4915)
!4969 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !4961, file: !2, baseType: !4970, size: 128, align: 64, extraData: i64 1)
!4970 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !4959, file: !2, size: 128, align: 64, elements: !4971, templateParams: !4967, identifier: "d342d8d79542813eda38ac3e6913e915")
!4971 = !{!4972}
!4972 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !4970, file: !2, baseType: !4915, size: 64, align: 64, offset: 64)
!4973 = !DIDerivedType(tag: DW_TAG_member, scope: !4959, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!4974 = !{!4975, !4976}
!4975 = !DILocalVariable(name: "addr", arg: 1, scope: !4956, file: !4599, line: 456, type: !49)
!4976 = !DILocalVariable(name: "p", scope: !4977, file: !4599, line: 457, type: !355, align: 8)
!4977 = distinct !DILexicalBlock(scope: !4956, file: !4599, line: 457, column: 9)
!4978 = !DILocation(line: 456, column: 26, scope: !4956)
!4979 = !DILocation(line: 457, column: 17, scope: !4956)
!4980 = !DILocation(line: 457, column: 13, scope: !4977)
!4981 = !DILocation(line: 458, column: 12, scope: !4977)
!4982 = !DILocation(line: 461, column: 17, scope: !4977)
!4983 = !DILocation(line: 461, column: 13, scope: !4977)
!4984 = !DILocation(line: 458, column: 9, scope: !4977)
!4985 = !DILocation(line: 459, column: 13, scope: !4977)
!4986 = !DILocation(line: 463, column: 6, scope: !4956)
!4987 = distinct !DISubprogram(name: "as_u64", linkageName: "_ZN6x86_644addr8PhysAddr6as_u6417h37733601540f4a7cE", scope: !355, file: !4599, line: 473, type: !4988, scopeLine: 473, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !4990)
!4988 = !DISubroutineType(types: !4989)
!4989 = !{!49, !355}
!4990 = !{!4991}
!4991 = !DILocalVariable(name: "self", arg: 1, scope: !4987, file: !4599, line: 473, type: !355)
!4992 = !DILocation(line: 473, column: 25, scope: !4987)
!4993 = !DILocation(line: 475, column: 6, scope: !4987)
!4994 = distinct !DISubprogram(name: "align_down<u64>", linkageName: "_ZN6x86_644addr8PhysAddr10align_down17h32b65c88a68add37E", scope: !355, file: !4599, line: 503, type: !4995, scopeLine: 503, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !4703, retainedNodes: !4997)
!4995 = !DISubroutineType(types: !4996)
!4996 = !{!355, !355, !49}
!4997 = !{!4998, !4999}
!4998 = !DILocalVariable(name: "self", arg: 1, scope: !4994, file: !4599, line: 503, type: !355)
!4999 = !DILocalVariable(name: "align", arg: 2, scope: !4994, file: !4599, line: 503, type: !49)
!5000 = !DILocation(line: 503, column: 26, scope: !4994)
!5001 = !DILocation(line: 503, column: 32, scope: !4994)
!5002 = !DILocation(line: 507, column: 37, scope: !4994)
!5003 = !DILocation(line: 507, column: 18, scope: !4994)
!5004 = !DILocation(line: 507, column: 9, scope: !4994)
!5005 = !DILocation(line: 508, column: 6, scope: !4994)
!5006 = distinct !DISubprogram(name: "is_aligned<u64>", linkageName: "_ZN6x86_644addr8PhysAddr10is_aligned17hd515a97e78a2e56dE", scope: !355, file: !4599, line: 512, type: !5007, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !4703, retainedNodes: !5009)
!5007 = !DISubroutineType(types: !5008)
!5008 = !{!310, !355, !49}
!5009 = !{!5010, !5011}
!5010 = !DILocalVariable(name: "self", arg: 1, scope: !5006, file: !4599, line: 512, type: !355)
!5011 = !DILocalVariable(name: "align", arg: 2, scope: !5006, file: !4599, line: 512, type: !49)
!5012 = !DILocation(line: 512, column: 26, scope: !5006)
!5013 = !DILocation(line: 512, column: 32, scope: !5006)
!5014 = !DILocation(line: 516, column: 9, scope: !5006)
!5015 = !DILocation(line: 517, column: 6, scope: !5006)
!5016 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN59_$LT$x86_64..addr..PhysAddr$u20$as$u20$core..fmt..Debug$GT$3fmt17h0cde9aa635d6053aE", scope: !5017, file: !4599, line: 521, type: !5018, scopeLine: 521, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !5020)
!5017 = !DINamespace(name: "{impl#20}", scope: !46)
!5018 = !DISubroutineType(types: !5019)
!5019 = !{!192, !647, !210}
!5020 = !{!5021, !5022}
!5021 = !DILocalVariable(name: "self", arg: 1, scope: !5016, file: !4599, line: 521, type: !647)
!5022 = !DILocalVariable(name: "f", arg: 2, scope: !5016, file: !4599, line: 521, type: !210)
!5023 = !DILocation(line: 521, column: 12, scope: !5016)
!5024 = !DILocation(line: 521, column: 19, scope: !5016)
!5025 = !DILocation(line: 522, column: 9, scope: !5016)
!5026 = !DILocation(line: 523, column: 21, scope: !5016)
!5027 = !DILocation(line: 28, column: 9, scope: !4612, inlinedAt: !5028)
!5028 = distinct !DILocation(line: 523, column: 21, scope: !5016)
!5029 = !DILocation(line: 29, column: 9, scope: !4612, inlinedAt: !5028)
!5030 = !DILocation(line: 30, column: 9, scope: !4612, inlinedAt: !5028)
!5031 = !DILocation(line: 31, column: 9, scope: !4612, inlinedAt: !5028)
!5032 = !DILocation(line: 32, column: 9, scope: !4612, inlinedAt: !5028)
!5033 = !DILocation(line: 33, column: 9, scope: !4612, inlinedAt: !5028)
!5034 = !DILocation(line: 35, column: 34, scope: !4612, inlinedAt: !5028)
!5035 = !DILocation(line: 35, column: 9, scope: !4612, inlinedAt: !5028)
!5036 = !DILocation(line: 525, column: 6, scope: !5016)
!5037 = distinct !DISubprogram(name: "align_down", linkageName: "_ZN6x86_644addr10align_down17h06e54848f13014e0E", scope: !46, file: !4599, line: 641, type: !5038, scopeLine: 641, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !5040)
!5038 = !DISubroutineType(types: !5039)
!5039 = !{!49, !49, !49}
!5040 = !{!5041, !5042}
!5041 = !DILocalVariable(name: "addr", arg: 1, scope: !5037, file: !4599, line: 641, type: !49)
!5042 = !DILocalVariable(name: "align", arg: 2, scope: !5037, file: !4599, line: 641, type: !49)
!5043 = !DILocation(line: 641, column: 25, scope: !5037)
!5044 = !DILocation(line: 641, column: 36, scope: !5037)
!5045 = !DILocalVariable(name: "self", arg: 1, scope: !5046, file: !1830, line: 2165, type: !49)
!5046 = distinct !DISubprogram(name: "is_power_of_two", linkageName: "_ZN4core3num21_$LT$impl$u20$u64$GT$15is_power_of_two17h33cc41cafc9991b7E", scope: !1831, file: !1830, line: 2165, type: !5047, scopeLine: 2165, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !5049)
!5047 = !DISubroutineType(types: !5048)
!5048 = !{!310, !49}
!5049 = !{!5045}
!5050 = !DILocation(line: 2165, column: 38, scope: !5046, inlinedAt: !5051)
!5051 = distinct !DILocation(line: 642, column: 13, scope: !5037)
!5052 = !DILocalVariable(name: "self", arg: 1, scope: !5053, file: !1830, line: 101, type: !49)
!5053 = distinct !DISubprogram(name: "count_ones", linkageName: "_ZN4core3num21_$LT$impl$u20$u64$GT$10count_ones17hf3bb6a69d22cbc0fE", scope: !1831, file: !1830, line: 101, type: !5054, scopeLine: 101, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !5056)
!5054 = !DISubroutineType(types: !5055)
!5055 = !{!28, !49}
!5056 = !{!5052}
!5057 = !DILocation(line: 101, column: 33, scope: !5053, inlinedAt: !5058)
!5058 = distinct !DILocation(line: 2166, column: 13, scope: !5046, inlinedAt: !5051)
!5059 = !DILocation(line: 102, column: 13, scope: !5053, inlinedAt: !5058)
!5060 = !DILocation(line: 2166, column: 13, scope: !5046, inlinedAt: !5051)
!5061 = !DILocation(line: 642, column: 5, scope: !5037)
!5062 = !DILocation(line: 643, column: 13, scope: !5037)
!5063 = !DILocation(line: 643, column: 12, scope: !5037)
!5064 = !DILocation(line: 643, column: 5, scope: !5037)
!5065 = !DILocation(line: 644, column: 2, scope: !5037)
!5066 = distinct !DISubprogram(name: "set_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..CS$GT$7set_reg17hf2d888681be2aaffE", scope: !5068, file: !5067, line: 69, type: !5070, scopeLine: 69, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !5076)
!5067 = !DIFile(filename: "src/instructions/segmentation.rs", directory: "/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "a6e638d3b12180487ef08b57292518ec")
!5068 = !DINamespace(name: "{impl#0}", scope: !5069)
!5069 = !DINamespace(name: "segmentation", scope: !389)
!5070 = !DISubroutineType(types: !5071)
!5071 = !{null, !5072}
!5072 = !DICompositeType(tag: DW_TAG_structure_type, name: "SegmentSelector", scope: !5073, file: !2, size: 16, align: 16, elements: !5074, templateParams: !25, identifier: "83bb876594f7937853cc061b44c2d4c6")
!5073 = !DINamespace(name: "segmentation", scope: !783)
!5074 = !{!5075}
!5075 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !5072, file: !2, baseType: !19, size: 16, align: 16)
!5076 = !{!5077}
!5077 = !DILocalVariable(name: "sel", arg: 1, scope: !5066, file: !5067, line: 69, type: !5072)
!5078 = !DILocation(line: 69, column: 23, scope: !5066)
!5079 = !DILocalVariable(name: "small", arg: 1, scope: !5080, file: !3812, line: 53, type: !19)
!5080 = distinct !DISubprogram(name: "from", linkageName: "_ZN4core7convert3num64_$LT$impl$u20$core..convert..From$LT$u16$GT$$u20$for$u20$u64$GT$4from17he98fec5f9b004b7eE", scope: !5081, file: !3812, line: 53, type: !5082, scopeLine: 53, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !5084)
!5081 = !DINamespace(name: "{impl#46}", scope: !3815)
!5082 = !DISubroutineType(types: !5083)
!5083 = !{!49, !19}
!5084 = !{!5079}
!5085 = !DILocation(line: 53, column: 21, scope: !5080, inlinedAt: !5086)
!5086 = distinct !DILocation(line: 77, column: 31, scope: !5066)
!5087 = !DILocation(line: 54, column: 17, scope: !5080, inlinedAt: !5086)
!5088 = !DILocation(line: 71, column: 13, scope: !5066)
!5089 = !{i32 0, i32 42481, i32 42511, i32 42552, i32 42582, i32 42607}
!5090 = !DILocation(line: 82, column: 6, scope: !5066)
!5091 = distinct !DISubprogram(name: "swap", linkageName: "_ZN6x86_6412instructions12segmentation53_$LT$impl$u20$x86_64..registers..segmentation..GS$GT$4swap17hc59d79936241388dE", scope: !5092, file: !5067, line: 100, type: !5093, scopeLine: 100, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !25)
!5092 = !DICompositeType(tag: DW_TAG_structure_type, name: "GS", scope: !5073, file: !2, align: 8, elements: !25, identifier: "bf932074eb07381dc58ccd6b24a5d082")
!5093 = !DISubroutineType(types: !5094)
!5094 = !{null}
!5095 = !DILocation(line: 102, column: 13, scope: !5091)
!5096 = !{i32 43256}
!5097 = !DILocation(line: 104, column: 6, scope: !5091)
!5098 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_6412instructions3tlb4Pcid3new17h38ff31e96d36b332E", scope: !387, file: !5099, line: 55, type: !5100, scopeLine: 55, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !5117)
!5099 = !DIFile(filename: "src/instructions/tlb.rs", directory: "/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "6a948e7a9f32272752c6978f8eca934b")
!5100 = !DISubroutineType(types: !5101)
!5101 = !{!5102, !19}
!5102 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::instructions::tlb::Pcid, &str>", scope: !193, file: !2, size: 128, align: 64, elements: !5103, templateParams: !25, identifier: "c182ba6269446c16dace8cd2c995f12")
!5103 = !{!5104}
!5104 = !DICompositeType(tag: DW_TAG_variant_part, scope: !5102, file: !2, size: 128, align: 64, elements: !5105, templateParams: !25, identifier: "412116d9a475d83ffb3690929927b2f6", discriminator: !5116)
!5105 = !{!5106, !5112}
!5106 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !5104, file: !2, baseType: !5107, size: 128, align: 64, extraData: i64 0)
!5107 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !5102, file: !2, size: 128, align: 64, elements: !5108, templateParams: !5110, identifier: "2749ee004eeceb696d3fdb252495d6d4")
!5108 = !{!5109}
!5109 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !5107, file: !2, baseType: !387, size: 16, align: 16, offset: 64)
!5110 = !{!1226, !5111}
!5111 = !DITemplateTypeParameter(name: "E", type: !115)
!5112 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !5104, file: !2, baseType: !5113, size: 128, align: 64)
!5113 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !5102, file: !2, size: 128, align: 64, elements: !5114, templateParams: !5110, identifier: "3c375a86a68a8b12962f14ec48434bf0")
!5114 = !{!5115}
!5115 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !5113, file: !2, baseType: !115, size: 128, align: 64)
!5116 = !DIDerivedType(tag: DW_TAG_member, scope: !5102, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!5117 = !{!5118}
!5118 = !DILocalVariable(name: "pcid", arg: 1, scope: !5098, file: !5099, line: 55, type: !19)
!5119 = !DILocation(line: 55, column: 22, scope: !5098)
!5120 = !DILocation(line: 56, column: 12, scope: !5098)
!5121 = !DILocation(line: 59, column: 16, scope: !5098)
!5122 = !DILocation(line: 59, column: 13, scope: !5098)
!5123 = !DILocation(line: 56, column: 9, scope: !5098)
!5124 = !DILocation(line: 57, column: 13, scope: !5098)
!5125 = !DILocation(line: 61, column: 6, scope: !5098)
!5126 = distinct !DISubprogram(name: "value", linkageName: "_ZN6x86_6412instructions3tlb4Pcid5value17h5ed7204e7542fdf5E", scope: !387, file: !5099, line: 64, type: !5127, scopeLine: 64, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !5129)
!5127 = !DISubroutineType(types: !5128)
!5128 = !{!19, !386}
!5129 = !{!5130}
!5130 = !DILocalVariable(name: "self", arg: 1, scope: !5126, file: !5099, line: 64, type: !386)
!5131 = !DILocation(line: 64, column: 24, scope: !5126)
!5132 = !DILocation(line: 65, column: 9, scope: !5126)
!5133 = !DILocation(line: 66, column: 6, scope: !5126)
!5134 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_649registers5debug26DebugAddressRegisterNumber3new17hbdfb639e26d256e5E", scope: !799, file: !5135, line: 83, type: !5136, scopeLine: 83, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !5151)
!5135 = !DIFile(filename: "src/registers/debug.rs", directory: "/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "2237ab0b683392507010f44ce1c4d72b")
!5136 = !DISubroutineType(types: !5137)
!5137 = !{!5138, !119}
!5138 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<x86_64::registers::debug::DebugAddressRegisterNumber>", scope: !124, file: !2, size: 8, align: 8, elements: !5139, templateParams: !25, identifier: "2d28afd16ca5ca66b99093c29df384e6")
!5139 = !{!5140}
!5140 = !DICompositeType(tag: DW_TAG_variant_part, scope: !5138, file: !2, size: 8, align: 8, elements: !5141, templateParams: !25, identifier: "c31c087257e81252c1620efdb473eef2", discriminator: !5150)
!5141 = !{!5142, !5146}
!5142 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !5140, file: !2, baseType: !5143, size: 8, align: 8, extraData: i64 4)
!5143 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !5138, file: !2, size: 8, align: 8, elements: !25, templateParams: !5144, identifier: "f82a4c420fa0b1bc308d7ca1926934e")
!5144 = !{!5145}
!5145 = !DITemplateTypeParameter(name: "T", type: !799)
!5146 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !5140, file: !2, baseType: !5147, size: 8, align: 8)
!5147 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !5138, file: !2, size: 8, align: 8, elements: !5148, templateParams: !5144, identifier: "443f0a234f0784006daa9f5f20bca415")
!5148 = !{!5149}
!5149 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !5147, file: !2, baseType: !799, size: 8, align: 8)
!5150 = !DIDerivedType(tag: DW_TAG_member, scope: !5138, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!5151 = !{!5152}
!5152 = !DILocalVariable(name: "n", arg: 1, scope: !5134, file: !5135, line: 83, type: !119)
!5153 = !DILocation(line: 83, column: 22, scope: !5134)
!5154 = !DILocation(line: 84, column: 9, scope: !5134)
!5155 = !DILocation(line: 89, column: 18, scope: !5134)
!5156 = !DILocation(line: 85, column: 18, scope: !5134)
!5157 = !DILocation(line: 85, column: 32, scope: !5134)
!5158 = !DILocation(line: 86, column: 18, scope: !5134)
!5159 = !DILocation(line: 86, column: 32, scope: !5134)
!5160 = !DILocation(line: 87, column: 18, scope: !5134)
!5161 = !DILocation(line: 87, column: 32, scope: !5134)
!5162 = !DILocation(line: 88, column: 18, scope: !5134)
!5163 = !DILocation(line: 88, column: 32, scope: !5134)
!5164 = !DILocation(line: 91, column: 6, scope: !5134)
!5165 = distinct !DISubprogram(name: "get", linkageName: "_ZN6x86_649registers5debug26DebugAddressRegisterNumber3get17h9b9a159e7a2c92deE", scope: !799, file: !5135, line: 94, type: !5166, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !5168)
!5166 = !DISubroutineType(types: !5167)
!5167 = !{!119, !799}
!5168 = !{!5169}
!5169 = !DILocalVariable(name: "self", arg: 1, scope: !5165, file: !5135, line: 94, type: !799)
!5170 = !DILocation(line: 94, column: 22, scope: !5165)
!5171 = !DILocation(line: 95, column: 15, scope: !5165)
!5172 = !DILocation(line: 95, column: 9, scope: !5165)
!5173 = !DILocation(line: 96, column: 26, scope: !5165)
!5174 = !DILocation(line: 97, column: 26, scope: !5165)
!5175 = !DILocation(line: 98, column: 26, scope: !5165)
!5176 = !DILocation(line: 99, column: 26, scope: !5165)
!5177 = !DILocation(line: 101, column: 6, scope: !5165)
!5178 = distinct !DISubprogram(name: "trap", linkageName: "_ZN6x86_649registers5debug8Dr6Flags4trap17h317da77b4633606cE", scope: !5179, file: !5135, line: 153, type: !5182, scopeLine: 153, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !5184)
!5179 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr6Flags", scope: !782, file: !2, size: 64, align: 64, elements: !5180, templateParams: !25, identifier: "a187d5fcca97f2dd18e702c79ddc41a3")
!5180 = !{!5181}
!5181 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !5179, file: !2, baseType: !49, size: 64, align: 64)
!5182 = !DISubroutineType(types: !5183)
!5183 = !{!5179, !799}
!5184 = !{!5185}
!5185 = !DILocalVariable(name: "n", arg: 1, scope: !5178, file: !5135, line: 153, type: !799)
!5186 = !DILocation(line: 153, column: 17, scope: !5178)
!5187 = !DILocation(line: 154, column: 15, scope: !5178)
!5188 = !DILocation(line: 154, column: 9, scope: !5178)
!5189 = !DILocation(line: 155, column: 48, scope: !5178)
!5190 = !DILocation(line: 156, column: 48, scope: !5178)
!5191 = !DILocation(line: 157, column: 48, scope: !5178)
!5192 = !DILocation(line: 158, column: 48, scope: !5178)
!5193 = !DILocation(line: 160, column: 6, scope: !5178)
!5194 = distinct !DISubprogram(name: "local_breakpoint_enable", linkageName: "_ZN6x86_649registers5debug8Dr7Flags23local_breakpoint_enable17ha811b085df0ccb66E", scope: !5195, file: !5135, line: 215, type: !5198, scopeLine: 215, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !5200)
!5195 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr7Flags", scope: !782, file: !2, size: 64, align: 64, elements: !5196, templateParams: !25, identifier: "a85fe0cf1bd40763830fcd6177071b3f")
!5196 = !{!5197}
!5197 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !5195, file: !2, baseType: !49, size: 64, align: 64)
!5198 = !DISubroutineType(types: !5199)
!5199 = !{!5195, !799}
!5200 = !{!5201}
!5201 = !DILocalVariable(name: "n", arg: 1, scope: !5194, file: !5135, line: 215, type: !799)
!5202 = !DILocation(line: 215, column: 36, scope: !5194)
!5203 = !DILocation(line: 216, column: 15, scope: !5194)
!5204 = !DILocation(line: 216, column: 9, scope: !5194)
!5205 = !DILocation(line: 217, column: 48, scope: !5194)
!5206 = !DILocation(line: 218, column: 48, scope: !5194)
!5207 = !DILocation(line: 219, column: 48, scope: !5194)
!5208 = !DILocation(line: 220, column: 48, scope: !5194)
!5209 = !DILocation(line: 222, column: 6, scope: !5194)
!5210 = distinct !DISubprogram(name: "global_breakpoint_enable", linkageName: "_ZN6x86_649registers5debug8Dr7Flags24global_breakpoint_enable17h672d22924685f616E", scope: !5195, file: !5135, line: 225, type: !5198, scopeLine: 225, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !5211)
!5211 = !{!5212}
!5212 = !DILocalVariable(name: "n", arg: 1, scope: !5210, file: !5135, line: 225, type: !799)
!5213 = !DILocation(line: 225, column: 37, scope: !5210)
!5214 = !DILocation(line: 226, column: 15, scope: !5210)
!5215 = !DILocation(line: 226, column: 9, scope: !5210)
!5216 = !DILocation(line: 227, column: 48, scope: !5210)
!5217 = !DILocation(line: 228, column: 48, scope: !5210)
!5218 = !DILocation(line: 229, column: 48, scope: !5210)
!5219 = !DILocation(line: 230, column: 48, scope: !5210)
!5220 = !DILocation(line: 232, column: 6, scope: !5210)
!5221 = distinct !DISubprogram(name: "from_bits", linkageName: "_ZN6x86_649registers5debug19BreakpointCondition9from_bits17h0828de849760c929E", scope: !781, file: !5135, line: 254, type: !5222, scopeLine: 254, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !5224)
!5222 = !DISubroutineType(types: !5223)
!5223 = !{!3154, !49}
!5224 = !{!5225}
!5225 = !DILocalVariable(name: "bits", arg: 1, scope: !5221, file: !5135, line: 254, type: !49)
!5226 = !DILocation(line: 254, column: 28, scope: !5221)
!5227 = !DILocation(line: 255, column: 9, scope: !5221)
!5228 = !DILocation(line: 260, column: 18, scope: !5221)
!5229 = !DILocation(line: 256, column: 21, scope: !5221)
!5230 = !DILocation(line: 256, column: 52, scope: !5221)
!5231 = !DILocation(line: 257, column: 21, scope: !5221)
!5232 = !DILocation(line: 257, column: 42, scope: !5221)
!5233 = !DILocation(line: 258, column: 21, scope: !5221)
!5234 = !DILocation(line: 258, column: 45, scope: !5221)
!5235 = !DILocation(line: 259, column: 21, scope: !5221)
!5236 = !DILocation(line: 259, column: 47, scope: !5221)
!5237 = !DILocation(line: 262, column: 6, scope: !5221)
!5238 = distinct !DISubprogram(name: "bit_range", linkageName: "_ZN6x86_649registers5debug19BreakpointCondition9bit_range17hbfcc3861ed7c434dE", scope: !781, file: !5135, line: 264, type: !5239, scopeLine: 264, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !5241)
!5239 = !DISubroutineType(types: !5240)
!5240 = !{!1308, !799}
!5241 = !{!5242, !5243}
!5242 = !DILocalVariable(name: "n", arg: 1, scope: !5238, file: !5135, line: 264, type: !799)
!5243 = !DILocalVariable(name: "lsb", scope: !5244, file: !5135, line: 265, type: !9, align: 8)
!5244 = distinct !DILexicalBlock(scope: !5238, file: !5135, line: 265, column: 9)
!5245 = !DILocation(line: 264, column: 24, scope: !5238)
!5246 = !DILocation(line: 265, column: 29, scope: !5238)
!5247 = !DILocation(line: 265, column: 25, scope: !5238)
!5248 = !DILocation(line: 265, column: 19, scope: !5238)
!5249 = !DILocation(line: 265, column: 13, scope: !5244)
!5250 = !DILocation(line: 266, column: 14, scope: !5244)
!5251 = !DILocation(line: 266, column: 9, scope: !5244)
!5252 = !DILocation(line: 267, column: 6, scope: !5238)
!5253 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_649registers5debug14BreakpointSize3new17he171e18d56b402a2E", scope: !789, file: !5135, line: 289, type: !5254, scopeLine: 289, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !5256)
!5254 = !DISubroutineType(types: !5255)
!5255 = !{!3185, !9}
!5256 = !{!5257}
!5257 = !DILocalVariable(name: "size", arg: 1, scope: !5253, file: !5135, line: 289, type: !9)
!5258 = !DILocation(line: 289, column: 22, scope: !5253)
!5259 = !DILocation(line: 290, column: 9, scope: !5253)
!5260 = !DILocation(line: 295, column: 18, scope: !5253)
!5261 = !DILocation(line: 291, column: 18, scope: !5253)
!5262 = !DILocation(line: 291, column: 37, scope: !5253)
!5263 = !DILocation(line: 292, column: 18, scope: !5253)
!5264 = !DILocation(line: 292, column: 37, scope: !5253)
!5265 = !DILocation(line: 293, column: 18, scope: !5253)
!5266 = !DILocation(line: 293, column: 37, scope: !5253)
!5267 = !DILocation(line: 294, column: 18, scope: !5253)
!5268 = !DILocation(line: 294, column: 37, scope: !5253)
!5269 = !DILocation(line: 297, column: 6, scope: !5253)
!5270 = distinct !DISubprogram(name: "from_bits", linkageName: "_ZN6x86_649registers5debug14BreakpointSize9from_bits17hd5f1e8cb1215ed26E", scope: !789, file: !5135, line: 300, type: !5271, scopeLine: 300, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !5273)
!5271 = !DISubroutineType(types: !5272)
!5272 = !{!3185, !49}
!5273 = !{!5274}
!5274 = !DILocalVariable(name: "bits", arg: 1, scope: !5270, file: !5135, line: 300, type: !49)
!5275 = !DILocation(line: 300, column: 28, scope: !5270)
!5276 = !DILocation(line: 301, column: 9, scope: !5270)
!5277 = !DILocation(line: 306, column: 18, scope: !5270)
!5278 = !DILocation(line: 302, column: 21, scope: !5270)
!5279 = !DILocation(line: 302, column: 40, scope: !5270)
!5280 = !DILocation(line: 303, column: 21, scope: !5270)
!5281 = !DILocation(line: 303, column: 40, scope: !5270)
!5282 = !DILocation(line: 304, column: 21, scope: !5270)
!5283 = !DILocation(line: 304, column: 40, scope: !5270)
!5284 = !DILocation(line: 305, column: 21, scope: !5270)
!5285 = !DILocation(line: 305, column: 40, scope: !5270)
!5286 = !DILocation(line: 308, column: 6, scope: !5270)
!5287 = distinct !DISubprogram(name: "bit_range", linkageName: "_ZN6x86_649registers5debug14BreakpointSize9bit_range17hee7ca747796ef7dbE", scope: !789, file: !5135, line: 310, type: !5239, scopeLine: 310, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !5288)
!5288 = !{!5289, !5290}
!5289 = !DILocalVariable(name: "n", arg: 1, scope: !5287, file: !5135, line: 310, type: !799)
!5290 = !DILocalVariable(name: "lsb", scope: !5291, file: !5135, line: 311, type: !9, align: 8)
!5291 = distinct !DILexicalBlock(scope: !5287, file: !5135, line: 311, column: 9)
!5292 = !DILocation(line: 310, column: 24, scope: !5287)
!5293 = !DILocation(line: 311, column: 29, scope: !5287)
!5294 = !DILocation(line: 311, column: 25, scope: !5287)
!5295 = !DILocation(line: 311, column: 19, scope: !5287)
!5296 = !DILocation(line: 311, column: 13, scope: !5291)
!5297 = !DILocation(line: 312, column: 14, scope: !5291)
!5298 = !DILocation(line: 312, column: 9, scope: !5291)
!5299 = !DILocation(line: 313, column: 6, scope: !5287)
!5300 = distinct !DISubprogram(name: "from", linkageName: "_ZN116_$LT$x86_64..registers..debug..Dr7Value$u20$as$u20$core..convert..From$LT$x86_64..registers..debug..Dr7Flags$GT$$GT$4from17h6330862b1acb52e8E", scope: !5301, file: !5135, line: 326, type: !5302, scopeLine: 326, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !5307)
!5301 = !DINamespace(name: "{impl#5}", scope: !782)
!5302 = !DISubroutineType(types: !5303)
!5303 = !{!5304, !5195}
!5304 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr7Value", scope: !782, file: !2, size: 64, align: 64, elements: !5305, templateParams: !25, identifier: "4cf3c7d8f47b47491bb8dae60e613a18")
!5305 = !{!5306}
!5306 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !5304, file: !2, baseType: !49, size: 64, align: 64)
!5307 = !{!5308}
!5308 = !DILocalVariable(name: "dr7_flags", arg: 1, scope: !5300, file: !5135, line: 326, type: !5195)
!5309 = !DILocation(line: 326, column: 13, scope: !5300)
!5310 = !DILocation(line: 327, column: 34, scope: !5300)
!5311 = !DILocation(line: 327, column: 9, scope: !5300)
!5312 = !DILocation(line: 328, column: 6, scope: !5300)
!5313 = distinct !DISubprogram(name: "valid_bits", linkageName: "_ZN6x86_649registers5debug8Dr7Value10valid_bits17h61feb624b41863c4E", scope: !5304, file: !5135, line: 332, type: !5314, scopeLine: 332, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !5316)
!5314 = !DISubroutineType(types: !5315)
!5315 = !{!49}
!5316 = !{!5317, !5319}
!5317 = !DILocalVariable(name: "field_valid_bits", scope: !5318, file: !5135, line: 333, type: !49, align: 8)
!5318 = distinct !DILexicalBlock(scope: !5313, file: !5135, line: 333, column: 9)
!5319 = !DILocalVariable(name: "flag_valid_bits", scope: !5320, file: !5135, line: 334, type: !49, align: 8)
!5320 = distinct !DILexicalBlock(scope: !5318, file: !5135, line: 334, column: 9)
!5321 = !DILocation(line: 333, column: 32, scope: !5313)
!5322 = !DILocation(line: 333, column: 13, scope: !5318)
!5323 = !DILocation(line: 334, column: 31, scope: !5318)
!5324 = !DILocation(line: 334, column: 13, scope: !5320)
!5325 = !DILocation(line: 335, column: 9, scope: !5320)
!5326 = !DILocation(line: 336, column: 6, scope: !5313)
!5327 = distinct !DISubprogram(name: "from_bits_truncate", linkageName: "_ZN6x86_649registers5debug8Dr7Value18from_bits_truncate17hffd5670d7183a100E", scope: !5304, file: !5135, line: 350, type: !5328, scopeLine: 350, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !5330)
!5328 = !DISubroutineType(types: !5329)
!5329 = !{!5304, !49}
!5330 = !{!5331}
!5331 = !DILocalVariable(name: "bits", arg: 1, scope: !5327, file: !5135, line: 350, type: !49)
!5332 = !DILocation(line: 350, column: 37, scope: !5327)
!5333 = !DILocation(line: 352, column: 26, scope: !5327)
!5334 = !DILocation(line: 352, column: 19, scope: !5327)
!5335 = !DILocation(line: 351, column: 9, scope: !5327)
!5336 = !DILocation(line: 354, column: 6, scope: !5327)
!5337 = distinct !DISubprogram(name: "condition", linkageName: "_ZN6x86_649registers5debug8Dr7Value9condition17h189d64e50443c7f7E", scope: !5304, file: !5135, line: 407, type: !5338, scopeLine: 407, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !5341)
!5338 = !DISubroutineType(types: !5339)
!5339 = !{!781, !5340, !799}
!5340 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr7Value", baseType: !5304, size: 64, align: 64, dwarfAddressSpace: 0)
!5341 = !{!5342, !5343, !5344}
!5342 = !DILocalVariable(name: "self", arg: 1, scope: !5337, file: !5135, line: 407, type: !5340)
!5343 = !DILocalVariable(name: "n", arg: 2, scope: !5337, file: !5135, line: 407, type: !799)
!5344 = !DILocalVariable(name: "condition", scope: !5345, file: !5135, line: 408, type: !49, align: 8)
!5345 = distinct !DILexicalBlock(scope: !5337, file: !5135, line: 408, column: 9)
!5346 = !DILocation(line: 407, column: 22, scope: !5337)
!5347 = !DILocation(line: 407, column: 29, scope: !5337)
!5348 = !DILocation(line: 408, column: 44, scope: !5337)
!5349 = !DILocation(line: 408, column: 25, scope: !5337)
!5350 = !DILocation(line: 408, column: 13, scope: !5345)
!5351 = !DILocation(line: 409, column: 9, scope: !5345)
!5352 = !DILocation(line: 410, column: 6, scope: !5337)
!5353 = distinct !DISubprogram(name: "set_condition", linkageName: "_ZN6x86_649registers5debug8Dr7Value13set_condition17hb69c09c5fe0e8b01E", scope: !5304, file: !5135, line: 413, type: !5354, scopeLine: 413, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !5357)
!5354 = !DISubroutineType(types: !5355)
!5355 = !{null, !5356, !799, !781}
!5356 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut x86_64::registers::debug::Dr7Value", baseType: !5304, size: 64, align: 64, dwarfAddressSpace: 0)
!5357 = !{!5358, !5359, !5360}
!5358 = !DILocalVariable(name: "self", arg: 1, scope: !5353, file: !5135, line: 413, type: !5356)
!5359 = !DILocalVariable(name: "n", arg: 2, scope: !5353, file: !5135, line: 413, type: !799)
!5360 = !DILocalVariable(name: "condition", arg: 3, scope: !5353, file: !5135, line: 413, type: !781)
!5361 = !DILocation(line: 413, column: 26, scope: !5353)
!5362 = !DILocation(line: 413, column: 37, scope: !5353)
!5363 = !DILocation(line: 413, column: 68, scope: !5353)
!5364 = !DILocation(line: 415, column: 23, scope: !5353)
!5365 = !DILocation(line: 415, column: 58, scope: !5353)
!5366 = !DILocation(line: 414, column: 9, scope: !5353)
!5367 = !DILocation(line: 416, column: 6, scope: !5353)
!5368 = distinct !DISubprogram(name: "size", linkageName: "_ZN6x86_649registers5debug8Dr7Value4size17h2e5ac2cf0ab2015fE", scope: !5304, file: !5135, line: 419, type: !5369, scopeLine: 419, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !5371)
!5369 = !DISubroutineType(types: !5370)
!5370 = !{!789, !5340, !799}
!5371 = !{!5372, !5373, !5374}
!5372 = !DILocalVariable(name: "self", arg: 1, scope: !5368, file: !5135, line: 419, type: !5340)
!5373 = !DILocalVariable(name: "n", arg: 2, scope: !5368, file: !5135, line: 419, type: !799)
!5374 = !DILocalVariable(name: "size", scope: !5375, file: !5135, line: 420, type: !49, align: 8)
!5375 = distinct !DILexicalBlock(scope: !5368, file: !5135, line: 420, column: 9)
!5376 = !DILocation(line: 419, column: 17, scope: !5368)
!5377 = !DILocation(line: 419, column: 24, scope: !5368)
!5378 = !DILocation(line: 420, column: 39, scope: !5368)
!5379 = !DILocation(line: 420, column: 20, scope: !5368)
!5380 = !DILocation(line: 420, column: 13, scope: !5375)
!5381 = !DILocation(line: 421, column: 9, scope: !5375)
!5382 = !DILocation(line: 422, column: 6, scope: !5368)
!5383 = distinct !DISubprogram(name: "set_size", linkageName: "_ZN6x86_649registers5debug8Dr7Value8set_size17h6119628892e17705E", scope: !5304, file: !5135, line: 425, type: !5384, scopeLine: 425, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !5386)
!5384 = !DISubroutineType(types: !5385)
!5385 = !{null, !5356, !799, !789}
!5386 = !{!5387, !5388, !5389}
!5387 = !DILocalVariable(name: "self", arg: 1, scope: !5383, file: !5135, line: 425, type: !5356)
!5388 = !DILocalVariable(name: "n", arg: 2, scope: !5383, file: !5135, line: 425, type: !799)
!5389 = !DILocalVariable(name: "size", arg: 3, scope: !5383, file: !5135, line: 425, type: !789)
!5390 = !DILocation(line: 425, column: 21, scope: !5383)
!5391 = !DILocation(line: 425, column: 32, scope: !5383)
!5392 = !DILocation(line: 425, column: 63, scope: !5383)
!5393 = !DILocation(line: 427, column: 23, scope: !5383)
!5394 = !DILocation(line: 427, column: 53, scope: !5383)
!5395 = !DILocation(line: 426, column: 9, scope: !5383)
!5396 = !DILocation(line: 428, column: 6, scope: !5383)
!5397 = distinct !DISubprogram(name: "index", linkageName: "_ZN6x86_649registers12segmentation15SegmentSelector5index17h227da1101b72e383E", scope: !5072, file: !5398, line: 88, type: !5399, scopeLine: 88, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !5401)
!5398 = !DIFile(filename: "src/registers/segmentation.rs", directory: "/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "765b9226bc26ddcd1cfb8768a8103195")
!5399 = !DISubroutineType(types: !5400)
!5400 = !{!19, !5072}
!5401 = !{!5402}
!5402 = !DILocalVariable(name: "self", arg: 1, scope: !5397, file: !5398, line: 88, type: !5072)
!5403 = !DILocation(line: 88, column: 18, scope: !5397)
!5404 = !DILocation(line: 89, column: 9, scope: !5397)
!5405 = !DILocation(line: 90, column: 6, scope: !5397)
!5406 = distinct !DISubprogram(name: "rpl", linkageName: "_ZN6x86_649registers12segmentation15SegmentSelector3rpl17he1e261f71574433fE", scope: !5072, file: !5398, line: 94, type: !5407, scopeLine: 94, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !5409)
!5407 = !DISubroutineType(types: !5408)
!5408 = !{!259, !5072}
!5409 = !{!5410}
!5410 = !DILocalVariable(name: "self", arg: 1, scope: !5406, file: !5398, line: 94, type: !5072)
!5411 = !DILocation(line: 94, column: 16, scope: !5406)
!5412 = !DILocation(line: 95, column: 50, scope: !5406)
!5413 = !DILocation(line: 95, column: 34, scope: !5406)
!5414 = !DILocation(line: 95, column: 9, scope: !5406)
!5415 = !DILocation(line: 96, column: 6, scope: !5406)
!5416 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN85_$LT$x86_64..registers..segmentation..SegmentSelector$u20$as$u20$core..fmt..Debug$GT$3fmt17heb4bd28f5c9c083bE", scope: !5417, file: !5398, line: 106, type: !5418, scopeLine: 106, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !5421)
!5417 = !DINamespace(name: "{impl#1}", scope: !5073)
!5418 = !DISubroutineType(types: !5419)
!5419 = !{!192, !5420, !210}
!5420 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::segmentation::SegmentSelector", baseType: !5072, size: 64, align: 64, dwarfAddressSpace: 0)
!5421 = !{!5422, !5423, !5424}
!5422 = !DILocalVariable(name: "self", arg: 1, scope: !5416, file: !5398, line: 106, type: !5420)
!5423 = !DILocalVariable(name: "f", arg: 2, scope: !5416, file: !5398, line: 106, type: !210)
!5424 = !DILocalVariable(name: "s", scope: !5425, file: !5398, line: 107, type: !5426, align: 8)
!5425 = distinct !DILexicalBlock(scope: !5416, file: !5398, line: 107, column: 9)
!5426 = !DICompositeType(tag: DW_TAG_structure_type, name: "DebugStruct", scope: !1644, file: !2, size: 128, align: 64, elements: !5427, templateParams: !25, identifier: "f72478a612da25f3bb44b0c5a581cf51")
!5427 = !{!5428, !5429, !5430}
!5428 = !DIDerivedType(tag: DW_TAG_member, name: "fmt", scope: !5426, file: !2, baseType: !210, size: 64, align: 64)
!5429 = !DIDerivedType(tag: DW_TAG_member, name: "result", scope: !5426, file: !2, baseType: !192, size: 8, align: 8, offset: 64)
!5430 = !DIDerivedType(tag: DW_TAG_member, name: "has_fields", scope: !5426, file: !2, baseType: !310, size: 8, align: 8, offset: 72)
!5431 = !DILocation(line: 106, column: 12, scope: !5416)
!5432 = !DILocation(line: 106, column: 19, scope: !5416)
!5433 = !DILocation(line: 107, column: 13, scope: !5425)
!5434 = !DILocation(line: 107, column: 21, scope: !5416)
!5435 = !DILocation(line: 108, column: 27, scope: !5425)
!5436 = !DILocation(line: 108, column: 9, scope: !5425)
!5437 = !DILocation(line: 109, column: 25, scope: !5425)
!5438 = !DILocation(line: 109, column: 9, scope: !5425)
!5439 = !DILocation(line: 110, column: 9, scope: !5425)
!5440 = !DILocation(line: 111, column: 6, scope: !5416)
!5441 = distinct !DISubprogram(name: "pointer", linkageName: "_ZN6x86_6410structures3gdt21GlobalDescriptorTable7pointer17hb297bf6facfd76c5E", scope: !5443, file: !5442, line: 177, type: !5448, scopeLine: 177, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !5455)
!5442 = !DIFile(filename: "src/structures/gdt.rs", directory: "/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "5ab116ff7379e959850155eb85cfd2d8")
!5443 = !DICompositeType(tag: DW_TAG_structure_type, name: "GlobalDescriptorTable", scope: !5444, file: !2, size: 576, align: 64, elements: !5445, templateParams: !25, identifier: "b04d21e42624a84d40e29ca78dce78e")
!5444 = !DINamespace(name: "gdt", scope: !15)
!5445 = !{!5446, !5447}
!5446 = !DIDerivedType(tag: DW_TAG_member, name: "table", scope: !5443, file: !2, baseType: !418, size: 512, align: 64)
!5447 = !DIDerivedType(tag: DW_TAG_member, name: "len", scope: !5443, file: !2, baseType: !9, size: 64, align: 64, offset: 512)
!5448 = !DISubroutineType(types: !5449)
!5449 = !{!5450, !5454}
!5450 = !DICompositeType(tag: DW_TAG_structure_type, name: "DescriptorTablePointer", scope: !15, file: !2, size: 80, align: 16, elements: !5451, templateParams: !25, identifier: "cdd506f73a4bd0ab4e764fe4b88819e0")
!5451 = !{!5452, !5453}
!5452 = !DIDerivedType(tag: DW_TAG_member, name: "limit", scope: !5450, file: !2, baseType: !19, size: 16, align: 16)
!5453 = !DIDerivedType(tag: DW_TAG_member, name: "base", scope: !5450, file: !2, baseType: !45, size: 64, align: 64, offset: 16)
!5454 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::gdt::GlobalDescriptorTable", baseType: !5443, size: 64, align: 64, dwarfAddressSpace: 0)
!5455 = !{!5456}
!5456 = !DILocalVariable(name: "self", arg: 1, scope: !5441, file: !5442, line: 177, type: !5454)
!5457 = !DILocation(line: 177, column: 16, scope: !5441)
!5458 = !DILocation(line: 476, column: 25, scope: !2909, inlinedAt: !5459)
!5459 = distinct !DILocation(line: 180, column: 40, scope: !5441)
!5460 = !DILocation(line: 180, column: 40, scope: !5441)
!5461 = !DILocation(line: 180, column: 19, scope: !5441)
!5462 = !DILocation(line: 181, column: 21, scope: !5441)
!5463 = !DILocation(line: 181, column: 20, scope: !5441)
!5464 = !DILocation(line: 179, column: 9, scope: !5441)
!5465 = !DILocation(line: 183, column: 6, scope: !5441)
!5466 = distinct !DISubprogram(name: "pointer", linkageName: "_ZN6x86_6410structures3idt24InterruptDescriptorTable7pointer17hd6c03d564e3eef5dE", scope: !5468, file: !5467, line: 482, type: !5496, scopeLine: 482, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !5499)
!5467 = !DIFile(filename: "src/structures/idt.rs", directory: "/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "dd33b3a09efb11eebbdb8ae5950ac11d")
!5468 = !DICompositeType(tag: DW_TAG_structure_type, name: "InterruptDescriptorTable", scope: !14, file: !2, size: 32768, align: 128, elements: !5469, templateParams: !25, identifier: "cb187843572f97cc7a0d13d3bc2c0885")
!5469 = !{!5470, !5471, !5472, !5473, !5474, !5475, !5476, !5477, !5478, !5479, !5480, !5481, !5482, !5483, !5484, !5485, !5486, !5487, !5488, !5489, !5490, !5491, !5492, !5493, !5494, !5495}
!5470 = !DIDerivedType(tag: DW_TAG_member, name: "divide_error", scope: !5468, file: !2, baseType: !13, size: 128, align: 32)
!5471 = !DIDerivedType(tag: DW_TAG_member, name: "debug", scope: !5468, file: !2, baseType: !13, size: 128, align: 32, offset: 128)
!5472 = !DIDerivedType(tag: DW_TAG_member, name: "non_maskable_interrupt", scope: !5468, file: !2, baseType: !13, size: 128, align: 32, offset: 256)
!5473 = !DIDerivedType(tag: DW_TAG_member, name: "breakpoint", scope: !5468, file: !2, baseType: !13, size: 128, align: 32, offset: 384)
!5474 = !DIDerivedType(tag: DW_TAG_member, name: "overflow", scope: !5468, file: !2, baseType: !13, size: 128, align: 32, offset: 512)
!5475 = !DIDerivedType(tag: DW_TAG_member, name: "bound_range_exceeded", scope: !5468, file: !2, baseType: !13, size: 128, align: 32, offset: 640)
!5476 = !DIDerivedType(tag: DW_TAG_member, name: "invalid_opcode", scope: !5468, file: !2, baseType: !13, size: 128, align: 32, offset: 768)
!5477 = !DIDerivedType(tag: DW_TAG_member, name: "device_not_available", scope: !5468, file: !2, baseType: !13, size: 128, align: 32, offset: 896)
!5478 = !DIDerivedType(tag: DW_TAG_member, name: "double_fault", scope: !5468, file: !2, baseType: !446, size: 128, align: 32, offset: 1024)
!5479 = !DIDerivedType(tag: DW_TAG_member, name: "coprocessor_segment_overrun", scope: !5468, file: !2, baseType: !13, size: 128, align: 32, offset: 1152)
!5480 = !DIDerivedType(tag: DW_TAG_member, name: "invalid_tss", scope: !5468, file: !2, baseType: !472, size: 128, align: 32, offset: 1280)
!5481 = !DIDerivedType(tag: DW_TAG_member, name: "segment_not_present", scope: !5468, file: !2, baseType: !472, size: 128, align: 32, offset: 1408)
!5482 = !DIDerivedType(tag: DW_TAG_member, name: "stack_segment_fault", scope: !5468, file: !2, baseType: !472, size: 128, align: 32, offset: 1536)
!5483 = !DIDerivedType(tag: DW_TAG_member, name: "general_protection_fault", scope: !5468, file: !2, baseType: !472, size: 128, align: 32, offset: 1664)
!5484 = !DIDerivedType(tag: DW_TAG_member, name: "page_fault", scope: !5468, file: !2, baseType: !497, size: 128, align: 32, offset: 1792)
!5485 = !DIDerivedType(tag: DW_TAG_member, name: "reserved_1", scope: !5468, file: !2, baseType: !13, size: 128, align: 32, offset: 1920)
!5486 = !DIDerivedType(tag: DW_TAG_member, name: "x87_floating_point", scope: !5468, file: !2, baseType: !13, size: 128, align: 32, offset: 2048)
!5487 = !DIDerivedType(tag: DW_TAG_member, name: "alignment_check", scope: !5468, file: !2, baseType: !472, size: 128, align: 32, offset: 2176)
!5488 = !DIDerivedType(tag: DW_TAG_member, name: "machine_check", scope: !5468, file: !2, baseType: !525, size: 128, align: 32, offset: 2304)
!5489 = !DIDerivedType(tag: DW_TAG_member, name: "simd_floating_point", scope: !5468, file: !2, baseType: !13, size: 128, align: 32, offset: 2432)
!5490 = !DIDerivedType(tag: DW_TAG_member, name: "virtualization", scope: !5468, file: !2, baseType: !13, size: 128, align: 32, offset: 2560)
!5491 = !DIDerivedType(tag: DW_TAG_member, name: "reserved_2", scope: !5468, file: !2, baseType: !550, size: 1024, align: 32, offset: 2688)
!5492 = !DIDerivedType(tag: DW_TAG_member, name: "vmm_communication_exception", scope: !5468, file: !2, baseType: !472, size: 128, align: 32, offset: 3712)
!5493 = !DIDerivedType(tag: DW_TAG_member, name: "security_exception", scope: !5468, file: !2, baseType: !472, size: 128, align: 32, offset: 3840)
!5494 = !DIDerivedType(tag: DW_TAG_member, name: "reserved_3", scope: !5468, file: !2, baseType: !13, size: 128, align: 32, offset: 3968)
!5495 = !DIDerivedType(tag: DW_TAG_member, name: "interrupts", scope: !5468, file: !2, baseType: !560, size: 28672, align: 32, offset: 4096)
!5496 = !DISubroutineType(types: !5497)
!5497 = !{!5450, !5498}
!5498 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::InterruptDescriptorTable", baseType: !5468, size: 64, align: 64, dwarfAddressSpace: 0)
!5499 = !{!5500}
!5500 = !DILocalVariable(name: "self", arg: 1, scope: !5466, file: !5467, line: 482, type: !5498)
!5501 = !DILocation(line: 482, column: 16, scope: !5466)
!5502 = !DILocation(line: 485, column: 33, scope: !5466)
!5503 = !DILocation(line: 485, column: 19, scope: !5466)
!5504 = !DILocation(line: 486, column: 20, scope: !5466)
!5505 = !DILocation(line: 484, column: 9, scope: !5466)
!5506 = !DILocation(line: 488, column: 6, scope: !5466)
!5507 = distinct !DISubprogram(name: "fmt<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)>", linkageName: "_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h12e382cc662becb3E", scope: !5508, file: !5467, line: 617, type: !5509, scopeLine: 617, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !507, retainedNodes: !5512)
!5508 = !DINamespace(name: "{impl#3}", scope: !14)
!5509 = !DISubroutineType(types: !5510)
!5510 = !{!192, !5511, !210}
!5511 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)>", baseType: !497, size: 64, align: 64, dwarfAddressSpace: 0)
!5512 = !{!5513, !5514}
!5513 = !DILocalVariable(name: "self", arg: 1, scope: !5507, file: !5467, line: 617, type: !5511)
!5514 = !DILocalVariable(name: "f", arg: 2, scope: !5507, file: !5467, line: 617, type: !210)
!5515 = !DILocation(line: 617, column: 12, scope: !5507)
!5516 = !DILocation(line: 617, column: 19, scope: !5507)
!5517 = !DILocation(line: 618, column: 9, scope: !5507)
!5518 = !DILocation(line: 619, column: 59, scope: !5507)
!5519 = !DILocation(line: 619, column: 37, scope: !5507)
!5520 = !DILocation(line: 28, column: 9, scope: !4612, inlinedAt: !5521)
!5521 = distinct !DILocation(line: 619, column: 37, scope: !5507)
!5522 = !DILocation(line: 29, column: 9, scope: !4612, inlinedAt: !5521)
!5523 = !DILocation(line: 30, column: 9, scope: !4612, inlinedAt: !5521)
!5524 = !DILocation(line: 31, column: 9, scope: !4612, inlinedAt: !5521)
!5525 = !DILocation(line: 32, column: 9, scope: !4612, inlinedAt: !5521)
!5526 = !DILocation(line: 33, column: 9, scope: !4612, inlinedAt: !5521)
!5527 = !DILocation(line: 35, column: 34, scope: !4612, inlinedAt: !5521)
!5528 = !DILocation(line: 35, column: 9, scope: !4612, inlinedAt: !5521)
!5529 = !DILocation(line: 620, column: 36, scope: !5507)
!5530 = !DILocation(line: 621, column: 31, scope: !5507)
!5531 = !DILocation(line: 623, column: 6, scope: !5507)
!5532 = distinct !DISubprogram(name: "fmt<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !>", linkageName: "_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h3ed69ba45d633eceE", scope: !5508, file: !5467, line: 617, type: !5533, scopeLine: 617, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !456, retainedNodes: !5536)
!5533 = !DISubroutineType(types: !5534)
!5534 = !{!192, !5535, !210}
!5535 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !>", baseType: !446, size: 64, align: 64, dwarfAddressSpace: 0)
!5536 = !{!5537, !5538}
!5537 = !DILocalVariable(name: "self", arg: 1, scope: !5532, file: !5467, line: 617, type: !5535)
!5538 = !DILocalVariable(name: "f", arg: 2, scope: !5532, file: !5467, line: 617, type: !210)
!5539 = !DILocation(line: 617, column: 12, scope: !5532)
!5540 = !DILocation(line: 617, column: 19, scope: !5532)
!5541 = !DILocation(line: 618, column: 9, scope: !5532)
!5542 = !DILocation(line: 619, column: 59, scope: !5532)
!5543 = !DILocation(line: 619, column: 37, scope: !5532)
!5544 = !DILocation(line: 28, column: 9, scope: !4612, inlinedAt: !5545)
!5545 = distinct !DILocation(line: 619, column: 37, scope: !5532)
!5546 = !DILocation(line: 29, column: 9, scope: !4612, inlinedAt: !5545)
!5547 = !DILocation(line: 30, column: 9, scope: !4612, inlinedAt: !5545)
!5548 = !DILocation(line: 31, column: 9, scope: !4612, inlinedAt: !5545)
!5549 = !DILocation(line: 32, column: 9, scope: !4612, inlinedAt: !5545)
!5550 = !DILocation(line: 33, column: 9, scope: !4612, inlinedAt: !5545)
!5551 = !DILocation(line: 35, column: 34, scope: !4612, inlinedAt: !5545)
!5552 = !DILocation(line: 35, column: 9, scope: !4612, inlinedAt: !5545)
!5553 = !DILocation(line: 620, column: 36, scope: !5532)
!5554 = !DILocation(line: 621, column: 31, scope: !5532)
!5555 = !DILocation(line: 623, column: 6, scope: !5532)
!5556 = distinct !DISubprogram(name: "fmt<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", linkageName: "_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h512191041b9694aeE", scope: !5508, file: !5467, line: 617, type: !5557, scopeLine: 617, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !34, retainedNodes: !5559)
!5557 = !DISubroutineType(types: !5558)
!5558 = !{!192, !12, !210}
!5559 = !{!5560, !5561}
!5560 = !DILocalVariable(name: "self", arg: 1, scope: !5556, file: !5467, line: 617, type: !12)
!5561 = !DILocalVariable(name: "f", arg: 2, scope: !5556, file: !5467, line: 617, type: !210)
!5562 = !DILocation(line: 617, column: 12, scope: !5556)
!5563 = !DILocation(line: 617, column: 19, scope: !5556)
!5564 = !DILocation(line: 618, column: 9, scope: !5556)
!5565 = !DILocation(line: 619, column: 59, scope: !5556)
!5566 = !DILocation(line: 619, column: 37, scope: !5556)
!5567 = !DILocation(line: 28, column: 9, scope: !4612, inlinedAt: !5568)
!5568 = distinct !DILocation(line: 619, column: 37, scope: !5556)
!5569 = !DILocation(line: 29, column: 9, scope: !4612, inlinedAt: !5568)
!5570 = !DILocation(line: 30, column: 9, scope: !4612, inlinedAt: !5568)
!5571 = !DILocation(line: 31, column: 9, scope: !4612, inlinedAt: !5568)
!5572 = !DILocation(line: 32, column: 9, scope: !4612, inlinedAt: !5568)
!5573 = !DILocation(line: 33, column: 9, scope: !4612, inlinedAt: !5568)
!5574 = !DILocation(line: 35, column: 34, scope: !4612, inlinedAt: !5568)
!5575 = !DILocation(line: 35, column: 9, scope: !4612, inlinedAt: !5568)
!5576 = !DILocation(line: 620, column: 36, scope: !5556)
!5577 = !DILocation(line: 621, column: 31, scope: !5556)
!5578 = !DILocation(line: 623, column: 6, scope: !5556)
!5579 = distinct !DISubprogram(name: "fmt<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)>", linkageName: "_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17ha6ff6e8fde14b441E", scope: !5508, file: !5467, line: 617, type: !5580, scopeLine: 617, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !482, retainedNodes: !5583)
!5580 = !DISubroutineType(types: !5581)
!5581 = !{!192, !5582, !210}
!5582 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)>", baseType: !472, size: 64, align: 64, dwarfAddressSpace: 0)
!5583 = !{!5584, !5585}
!5584 = !DILocalVariable(name: "self", arg: 1, scope: !5579, file: !5467, line: 617, type: !5582)
!5585 = !DILocalVariable(name: "f", arg: 2, scope: !5579, file: !5467, line: 617, type: !210)
!5586 = !DILocation(line: 617, column: 12, scope: !5579)
!5587 = !DILocation(line: 617, column: 19, scope: !5579)
!5588 = !DILocation(line: 618, column: 9, scope: !5579)
!5589 = !DILocation(line: 619, column: 59, scope: !5579)
!5590 = !DILocation(line: 619, column: 37, scope: !5579)
!5591 = !DILocation(line: 28, column: 9, scope: !4612, inlinedAt: !5592)
!5592 = distinct !DILocation(line: 619, column: 37, scope: !5579)
!5593 = !DILocation(line: 29, column: 9, scope: !4612, inlinedAt: !5592)
!5594 = !DILocation(line: 30, column: 9, scope: !4612, inlinedAt: !5592)
!5595 = !DILocation(line: 31, column: 9, scope: !4612, inlinedAt: !5592)
!5596 = !DILocation(line: 32, column: 9, scope: !4612, inlinedAt: !5592)
!5597 = !DILocation(line: 33, column: 9, scope: !4612, inlinedAt: !5592)
!5598 = !DILocation(line: 35, column: 34, scope: !4612, inlinedAt: !5592)
!5599 = !DILocation(line: 35, column: 9, scope: !4612, inlinedAt: !5592)
!5600 = !DILocation(line: 620, column: 36, scope: !5579)
!5601 = !DILocation(line: 621, column: 31, scope: !5579)
!5602 = !DILocation(line: 623, column: 6, scope: !5579)
!5603 = distinct !DISubprogram(name: "fmt<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !>", linkageName: "_ZN76_$LT$x86_64..structures..idt..Entry$LT$T$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hece788abde4844e1E", scope: !5508, file: !5467, line: 617, type: !5604, scopeLine: 617, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !535, retainedNodes: !5607)
!5604 = !DISubroutineType(types: !5605)
!5605 = !{!192, !5606, !210}
!5606 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::Entry<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !>", baseType: !525, size: 64, align: 64, dwarfAddressSpace: 0)
!5607 = !{!5608, !5609}
!5608 = !DILocalVariable(name: "self", arg: 1, scope: !5603, file: !5467, line: 617, type: !5606)
!5609 = !DILocalVariable(name: "f", arg: 2, scope: !5603, file: !5467, line: 617, type: !210)
!5610 = !DILocation(line: 617, column: 12, scope: !5603)
!5611 = !DILocation(line: 617, column: 19, scope: !5603)
!5612 = !DILocation(line: 618, column: 9, scope: !5603)
!5613 = !DILocation(line: 619, column: 59, scope: !5603)
!5614 = !DILocation(line: 619, column: 37, scope: !5603)
!5615 = !DILocation(line: 28, column: 9, scope: !4612, inlinedAt: !5616)
!5616 = distinct !DILocation(line: 619, column: 37, scope: !5603)
!5617 = !DILocation(line: 29, column: 9, scope: !4612, inlinedAt: !5616)
!5618 = !DILocation(line: 30, column: 9, scope: !4612, inlinedAt: !5616)
!5619 = !DILocation(line: 31, column: 9, scope: !4612, inlinedAt: !5616)
!5620 = !DILocation(line: 32, column: 9, scope: !4612, inlinedAt: !5616)
!5621 = !DILocation(line: 33, column: 9, scope: !4612, inlinedAt: !5616)
!5622 = !DILocation(line: 35, column: 34, scope: !4612, inlinedAt: !5616)
!5623 = !DILocation(line: 35, column: 9, scope: !4612, inlinedAt: !5616)
!5624 = !DILocation(line: 620, column: 36, scope: !5603)
!5625 = !DILocation(line: 621, column: 31, scope: !5603)
!5626 = !DILocation(line: 623, column: 6, scope: !5603)
!5627 = distinct !DISubprogram(name: "handler_addr<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame)>", linkageName: "_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h3cb0e918d61d1ee7E", scope: !13, file: !5467, line: 738, type: !5628, scopeLine: 738, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !54, retainedNodes: !5630)
!5628 = !DISubroutineType(types: !5629)
!5629 = !{!45, !12}
!5630 = !{!5631, !5632}
!5631 = !DILocalVariable(name: "self", arg: 1, scope: !5627, file: !5467, line: 738, type: !12)
!5632 = !DILocalVariable(name: "addr", scope: !5633, file: !5467, line: 739, type: !49, align: 8)
!5633 = distinct !DILexicalBlock(scope: !5627, file: !5467, line: 739, column: 9)
!5634 = !DILocation(line: 738, column: 25, scope: !5627)
!5635 = !DILocation(line: 739, column: 20, scope: !5627)
!5636 = !DILocation(line: 740, column: 16, scope: !5627)
!5637 = !DILocation(line: 740, column: 15, scope: !5627)
!5638 = !DILocation(line: 741, column: 16, scope: !5627)
!5639 = !DILocation(line: 741, column: 15, scope: !5627)
!5640 = !DILocation(line: 739, column: 13, scope: !5633)
!5641 = !DILocation(line: 744, column: 9, scope: !5633)
!5642 = !DILocation(line: 745, column: 6, scope: !5627)
!5643 = distinct !DISubprogram(name: "handler_addr<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64) -> !>", linkageName: "_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h547b638d23ac2ab5E", scope: !446, file: !5467, line: 738, type: !5644, scopeLine: 738, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !462, retainedNodes: !5646)
!5644 = !DISubroutineType(types: !5645)
!5645 = !{!45, !5535}
!5646 = !{!5647, !5648}
!5647 = !DILocalVariable(name: "self", arg: 1, scope: !5643, file: !5467, line: 738, type: !5535)
!5648 = !DILocalVariable(name: "addr", scope: !5649, file: !5467, line: 739, type: !49, align: 8)
!5649 = distinct !DILexicalBlock(scope: !5643, file: !5467, line: 739, column: 9)
!5650 = !DILocation(line: 738, column: 25, scope: !5643)
!5651 = !DILocation(line: 739, column: 20, scope: !5643)
!5652 = !DILocation(line: 740, column: 16, scope: !5643)
!5653 = !DILocation(line: 740, column: 15, scope: !5643)
!5654 = !DILocation(line: 741, column: 16, scope: !5643)
!5655 = !DILocation(line: 741, column: 15, scope: !5643)
!5656 = !DILocation(line: 739, column: 13, scope: !5649)
!5657 = !DILocation(line: 744, column: 9, scope: !5649)
!5658 = !DILocation(line: 745, column: 6, scope: !5643)
!5659 = distinct !DISubprogram(name: "handler_addr<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, x86_64::structures::idt::PageFaultErrorCode)>", linkageName: "_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17h8b74a0e3ce5388beE", scope: !497, file: !5467, line: 738, type: !5660, scopeLine: 738, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !515, retainedNodes: !5662)
!5660 = !DISubroutineType(types: !5661)
!5661 = !{!45, !5511}
!5662 = !{!5663, !5664}
!5663 = !DILocalVariable(name: "self", arg: 1, scope: !5659, file: !5467, line: 738, type: !5511)
!5664 = !DILocalVariable(name: "addr", scope: !5665, file: !5467, line: 739, type: !49, align: 8)
!5665 = distinct !DILexicalBlock(scope: !5659, file: !5467, line: 739, column: 9)
!5666 = !DILocation(line: 738, column: 25, scope: !5659)
!5667 = !DILocation(line: 739, column: 20, scope: !5659)
!5668 = !DILocation(line: 740, column: 16, scope: !5659)
!5669 = !DILocation(line: 740, column: 15, scope: !5659)
!5670 = !DILocation(line: 741, column: 16, scope: !5659)
!5671 = !DILocation(line: 741, column: 15, scope: !5659)
!5672 = !DILocation(line: 739, column: 13, scope: !5665)
!5673 = !DILocation(line: 744, column: 9, scope: !5665)
!5674 = !DILocation(line: 745, column: 6, scope: !5659)
!5675 = distinct !DISubprogram(name: "handler_addr<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame) -> !>", linkageName: "_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17hae450ca542a7da0bE", scope: !525, file: !5467, line: 738, type: !5676, scopeLine: 738, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !540, retainedNodes: !5678)
!5676 = !DISubroutineType(types: !5677)
!5677 = !{!45, !5606}
!5678 = !{!5679, !5680}
!5679 = !DILocalVariable(name: "self", arg: 1, scope: !5675, file: !5467, line: 738, type: !5606)
!5680 = !DILocalVariable(name: "addr", scope: !5681, file: !5467, line: 739, type: !49, align: 8)
!5681 = distinct !DILexicalBlock(scope: !5675, file: !5467, line: 739, column: 9)
!5682 = !DILocation(line: 738, column: 25, scope: !5675)
!5683 = !DILocation(line: 739, column: 20, scope: !5675)
!5684 = !DILocation(line: 740, column: 16, scope: !5675)
!5685 = !DILocation(line: 740, column: 15, scope: !5675)
!5686 = !DILocation(line: 741, column: 16, scope: !5675)
!5687 = !DILocation(line: 741, column: 15, scope: !5675)
!5688 = !DILocation(line: 739, column: 13, scope: !5681)
!5689 = !DILocation(line: 744, column: 9, scope: !5681)
!5690 = !DILocation(line: 745, column: 6, scope: !5675)
!5691 = distinct !DISubprogram(name: "handler_addr<extern \22x86-interrupt\22 fn(x86_64::structures::idt::InterruptStackFrame, u64)>", linkageName: "_ZN6x86_6410structures3idt14Entry$LT$F$GT$12handler_addr17hff8b93fe783279efE", scope: !472, file: !5467, line: 738, type: !5692, scopeLine: 738, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !487, retainedNodes: !5694)
!5692 = !DISubroutineType(types: !5693)
!5693 = !{!45, !5582}
!5694 = !{!5695, !5696}
!5695 = !DILocalVariable(name: "self", arg: 1, scope: !5691, file: !5467, line: 738, type: !5582)
!5696 = !DILocalVariable(name: "addr", scope: !5697, file: !5467, line: 739, type: !49, align: 8)
!5697 = distinct !DILexicalBlock(scope: !5691, file: !5467, line: 739, column: 9)
!5698 = !DILocation(line: 738, column: 25, scope: !5691)
!5699 = !DILocation(line: 739, column: 20, scope: !5691)
!5700 = !DILocation(line: 740, column: 16, scope: !5691)
!5701 = !DILocation(line: 740, column: 15, scope: !5691)
!5702 = !DILocation(line: 741, column: 16, scope: !5691)
!5703 = !DILocation(line: 741, column: 15, scope: !5691)
!5704 = !DILocation(line: 739, column: 13, scope: !5697)
!5705 = !DILocation(line: 744, column: 9, scope: !5697)
!5706 = !DILocation(line: 745, column: 6, scope: !5691)
!5707 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..structures..idt..EntryOptions$u20$as$u20$core..fmt..Debug$GT$3fmt17h870273c43dd359ffE", scope: !5708, file: !5467, line: 783, type: !5709, scopeLine: 783, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !5712)
!5708 = !DINamespace(name: "{impl#6}", scope: !14)
!5709 = !DISubroutineType(types: !5710)
!5710 = !{!192, !5711, !210}
!5711 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::EntryOptions", baseType: !22, size: 64, align: 64, dwarfAddressSpace: 0)
!5712 = !{!5713, !5714}
!5713 = !DILocalVariable(name: "self", arg: 1, scope: !5707, file: !5467, line: 783, type: !5711)
!5714 = !DILocalVariable(name: "f", arg: 2, scope: !5707, file: !5467, line: 783, type: !210)
!5715 = !DILocation(line: 783, column: 12, scope: !5707)
!5716 = !DILocation(line: 783, column: 19, scope: !5707)
!5717 = !DILocation(line: 784, column: 9, scope: !5707)
!5718 = !DILocation(line: 785, column: 21, scope: !5707)
!5719 = !DILocation(line: 28, column: 9, scope: !4612, inlinedAt: !5720)
!5720 = distinct !DILocation(line: 785, column: 21, scope: !5707)
!5721 = !DILocation(line: 29, column: 9, scope: !4612, inlinedAt: !5720)
!5722 = !DILocation(line: 30, column: 9, scope: !4612, inlinedAt: !5720)
!5723 = !DILocation(line: 31, column: 9, scope: !4612, inlinedAt: !5720)
!5724 = !DILocation(line: 32, column: 9, scope: !4612, inlinedAt: !5720)
!5725 = !DILocation(line: 33, column: 9, scope: !4612, inlinedAt: !5720)
!5726 = !DILocation(line: 35, column: 34, scope: !4612, inlinedAt: !5720)
!5727 = !DILocation(line: 35, column: 9, scope: !4612, inlinedAt: !5720)
!5728 = !DILocation(line: 787, column: 6, scope: !5707)
!5729 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN86_$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$3fmt17h02fc2a56d12c6012E", scope: !299, file: !5467, line: 912, type: !5730, scopeLine: 912, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !5733)
!5730 = !DISubroutineType(types: !5731)
!5731 = !{!192, !5732, !210}
!5732 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::InterruptStackFrameValue", baseType: !42, size: 64, align: 64, dwarfAddressSpace: 0)
!5733 = !{!5734, !5735, !5736}
!5734 = !DILocalVariable(name: "self", arg: 1, scope: !5729, file: !5467, line: 912, type: !5732)
!5735 = !DILocalVariable(name: "f", arg: 2, scope: !5729, file: !5467, line: 912, type: !210)
!5736 = !DILocalVariable(name: "s", scope: !5737, file: !5467, line: 920, type: !5426, align: 8)
!5737 = distinct !DILexicalBlock(scope: !5729, file: !5467, line: 920, column: 9)
!5738 = !DILocation(line: 912, column: 12, scope: !5729)
!5739 = !DILocation(line: 912, column: 19, scope: !5729)
!5740 = !DILocation(line: 920, column: 13, scope: !5737)
!5741 = !DILocation(line: 920, column: 21, scope: !5729)
!5742 = !DILocation(line: 921, column: 9, scope: !5737)
!5743 = !DILocation(line: 922, column: 33, scope: !5737)
!5744 = !DILocation(line: 922, column: 9, scope: !5737)
!5745 = !DILocation(line: 923, column: 35, scope: !5737)
!5746 = !DILocation(line: 923, column: 31, scope: !5737)
!5747 = !DILocation(line: 923, column: 9, scope: !5737)
!5748 = !DILocation(line: 924, column: 34, scope: !5737)
!5749 = !DILocation(line: 924, column: 9, scope: !5737)
!5750 = !DILocation(line: 925, column: 34, scope: !5737)
!5751 = !DILocation(line: 925, column: 9, scope: !5737)
!5752 = !DILocation(line: 926, column: 9, scope: !5737)
!5753 = !DILocation(line: 927, column: 6, scope: !5729)
!5754 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN132_$LT$$LT$x86_64..structures..idt..InterruptStackFrameValue$u20$as$u20$core..fmt..Debug$GT$..fmt..Hex$u20$as$u20$core..fmt..Debug$GT$3fmt17h65db255ad5c4c43eE", scope: !5755, file: !5467, line: 915, type: !5756, scopeLine: 915, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !5759)
!5755 = !DINamespace(name: "{impl#0}", scope: !298)
!5756 = !DISubroutineType(types: !5757)
!5757 = !{!192, !5758, !210}
!5758 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::{impl#11}::fmt::Hex", baseType: !297, size: 64, align: 64, dwarfAddressSpace: 0)
!5759 = !{!5760, !5761}
!5760 = !DILocalVariable(name: "self", arg: 1, scope: !5754, file: !5467, line: 915, type: !5758)
!5761 = !DILocalVariable(name: "f", arg: 2, scope: !5754, file: !5467, line: 915, type: !210)
!5762 = !DILocation(line: 915, column: 20, scope: !5754)
!5763 = !DILocation(line: 915, column: 27, scope: !5754)
!5764 = !DILocation(line: 916, column: 17, scope: !5754)
!5765 = !DILocation(line: 28, column: 9, scope: !4612, inlinedAt: !5766)
!5766 = distinct !DILocation(line: 916, column: 17, scope: !5754)
!5767 = !DILocation(line: 29, column: 9, scope: !4612, inlinedAt: !5766)
!5768 = !DILocation(line: 30, column: 9, scope: !4612, inlinedAt: !5766)
!5769 = !DILocation(line: 31, column: 9, scope: !4612, inlinedAt: !5766)
!5770 = !DILocation(line: 32, column: 9, scope: !4612, inlinedAt: !5766)
!5771 = !DILocation(line: 33, column: 9, scope: !4612, inlinedAt: !5766)
!5772 = !DILocation(line: 35, column: 34, scope: !4612, inlinedAt: !5766)
!5773 = !DILocation(line: 35, column: 9, scope: !4612, inlinedAt: !5766)
!5774 = !DILocation(line: 917, column: 14, scope: !5754)
!5775 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_6410structures3idt17SelectorErrorCode3new17h722d15cf421b4f65E", scope: !5776, file: !5467, line: 986, type: !5779, scopeLine: 986, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !5794)
!5776 = !DICompositeType(tag: DW_TAG_structure_type, name: "SelectorErrorCode", scope: !14, file: !2, size: 64, align: 64, elements: !5777, templateParams: !25, identifier: "6ace4ecb0640fe015a3d085b499a9cc8")
!5777 = !{!5778}
!5778 = !DIDerivedType(tag: DW_TAG_member, name: "flags", scope: !5776, file: !2, baseType: !49, size: 64, align: 64)
!5779 = !DISubroutineType(types: !5780)
!5780 = !{!5781, !49}
!5781 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<x86_64::structures::idt::SelectorErrorCode>", scope: !124, file: !2, size: 128, align: 64, elements: !5782, templateParams: !25, identifier: "dfa47b051e9bad3eb2ea7a43cf607bd9")
!5782 = !{!5783}
!5783 = !DICompositeType(tag: DW_TAG_variant_part, scope: !5781, file: !2, size: 128, align: 64, elements: !5784, templateParams: !25, identifier: "6b01b983c8ea6c27e08aa4734332d84f", discriminator: !5793)
!5784 = !{!5785, !5789}
!5785 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !5783, file: !2, baseType: !5786, size: 128, align: 64, extraData: i64 0)
!5786 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !5781, file: !2, size: 128, align: 64, elements: !25, templateParams: !5787, identifier: "b6bf8cfcf3b75358fe38a8e778221cad")
!5787 = !{!5788}
!5788 = !DITemplateTypeParameter(name: "T", type: !5776)
!5789 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !5783, file: !2, baseType: !5790, size: 128, align: 64, extraData: i64 1)
!5790 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !5781, file: !2, size: 128, align: 64, elements: !5791, templateParams: !5787, identifier: "44a0cf993f817dbcaa7204a0b770a511")
!5791 = !{!5792}
!5792 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !5790, file: !2, baseType: !5776, size: 64, align: 64, offset: 64)
!5793 = !DIDerivedType(tag: DW_TAG_member, scope: !5781, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!5794 = !{!5795}
!5795 = !DILocalVariable(name: "value", arg: 1, scope: !5775, file: !5467, line: 986, type: !49)
!5796 = !DILocation(line: 986, column: 22, scope: !5775)
!5797 = !DILocation(line: 987, column: 12, scope: !5775)
!5798 = !DILocation(line: 990, column: 18, scope: !5775)
!5799 = !DILocation(line: 990, column: 13, scope: !5775)
!5800 = !DILocation(line: 987, column: 9, scope: !5775)
!5801 = !DILocation(line: 988, column: 13, scope: !5775)
!5802 = !DILocation(line: 992, column: 6, scope: !5775)
!5803 = distinct !DISubprogram(name: "new_truncate", linkageName: "_ZN6x86_6410structures3idt17SelectorErrorCode12new_truncate17h94597a39953b5795E", scope: !5776, file: !5467, line: 995, type: !5804, scopeLine: 995, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !5806)
!5804 = !DISubroutineType(types: !5805)
!5805 = !{!5776, !49}
!5806 = !{!5807}
!5807 = !DILocalVariable(name: "value", arg: 1, scope: !5803, file: !5467, line: 995, type: !49)
!5808 = !DILocation(line: 995, column: 31, scope: !5803)
!5809 = !DILocation(line: 997, column: 20, scope: !5803)
!5810 = !DILocation(line: 996, column: 9, scope: !5803)
!5811 = !DILocation(line: 999, column: 6, scope: !5803)
!5812 = distinct !DISubprogram(name: "external", linkageName: "_ZN6x86_6410structures3idt17SelectorErrorCode8external17h07fe4d551b55470cE", scope: !5776, file: !5467, line: 1003, type: !5813, scopeLine: 1003, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !5816)
!5813 = !DISubroutineType(types: !5814)
!5814 = !{!310, !5815}
!5815 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::SelectorErrorCode", baseType: !5776, size: 64, align: 64, dwarfAddressSpace: 0)
!5816 = !{!5817}
!5817 = !DILocalVariable(name: "self", arg: 1, scope: !5812, file: !5467, line: 1003, type: !5815)
!5818 = !DILocation(line: 1003, column: 21, scope: !5812)
!5819 = !DILocation(line: 1004, column: 9, scope: !5812)
!5820 = !DILocation(line: 1005, column: 6, scope: !5812)
!5821 = distinct !DISubprogram(name: "descriptor_table", linkageName: "_ZN6x86_6410structures3idt17SelectorErrorCode16descriptor_table17h6a13509b28840d0fE", scope: !5776, file: !5467, line: 1008, type: !5822, scopeLine: 1008, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !5824)
!5822 = !DISubroutineType(types: !5823)
!5823 = !{!319, !5815}
!5824 = !{!5825}
!5825 = !DILocalVariable(name: "self", arg: 1, scope: !5821, file: !5467, line: 1008, type: !5815)
!5826 = !DILocation(line: 1008, column: 29, scope: !5821)
!5827 = !DILocation(line: 1009, column: 35, scope: !5821)
!5828 = !DILocation(line: 1009, column: 15, scope: !5821)
!5829 = !DILocation(line: 1009, column: 9, scope: !5821)
!5830 = !DILocation(line: 1014, column: 18, scope: !5821)
!5831 = !DILocation(line: 1010, column: 21, scope: !5821)
!5832 = !DILocation(line: 1011, column: 21, scope: !5821)
!5833 = !DILocation(line: 1012, column: 21, scope: !5821)
!5834 = !DILocation(line: 1013, column: 21, scope: !5821)
!5835 = !DILocation(line: 1016, column: 6, scope: !5821)
!5836 = !{i8 0, i8 3}
!5837 = distinct !DISubprogram(name: "index", linkageName: "_ZN6x86_6410structures3idt17SelectorErrorCode5index17h378ae53de3b22a52E", scope: !5776, file: !5467, line: 1019, type: !5838, scopeLine: 1019, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !5840)
!5838 = !DISubroutineType(types: !5839)
!5839 = !{!49, !5815}
!5840 = !{!5841}
!5841 = !DILocalVariable(name: "self", arg: 1, scope: !5837, file: !5467, line: 1019, type: !5815)
!5842 = !DILocation(line: 1019, column: 18, scope: !5837)
!5843 = !DILocation(line: 1020, column: 29, scope: !5837)
!5844 = !DILocation(line: 1020, column: 9, scope: !5837)
!5845 = !DILocation(line: 1021, column: 6, scope: !5837)
!5846 = distinct !DISubprogram(name: "is_null", linkageName: "_ZN6x86_6410structures3idt17SelectorErrorCode7is_null17h5e04b53444484667E", scope: !5776, file: !5467, line: 1024, type: !5813, scopeLine: 1024, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !5847)
!5847 = !{!5848}
!5848 = !DILocalVariable(name: "self", arg: 1, scope: !5846, file: !5467, line: 1024, type: !5815)
!5849 = !DILocation(line: 1024, column: 20, scope: !5846)
!5850 = !DILocation(line: 1025, column: 9, scope: !5846)
!5851 = !DILocation(line: 1026, column: 6, scope: !5846)
!5852 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN79_$LT$x86_64..structures..idt..SelectorErrorCode$u20$as$u20$core..fmt..Debug$GT$3fmt17h752593b7f5f99047E", scope: !5853, file: !5467, line: 1030, type: !5854, scopeLine: 1030, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !5856)
!5853 = !DINamespace(name: "{impl#13}", scope: !14)
!5854 = !DISubroutineType(types: !5855)
!5855 = !{!192, !5815, !210}
!5856 = !{!5857, !5858, !5859}
!5857 = !DILocalVariable(name: "self", arg: 1, scope: !5852, file: !5467, line: 1030, type: !5815)
!5858 = !DILocalVariable(name: "f", arg: 2, scope: !5852, file: !5467, line: 1030, type: !210)
!5859 = !DILocalVariable(name: "s", scope: !5860, file: !5467, line: 1031, type: !5426, align: 8)
!5860 = distinct !DILexicalBlock(scope: !5852, file: !5467, line: 1031, column: 9)
!5861 = !DILocation(line: 1030, column: 12, scope: !5852)
!5862 = !DILocation(line: 1030, column: 19, scope: !5852)
!5863 = !DILocation(line: 1031, column: 13, scope: !5860)
!5864 = !DILocation(line: 1031, column: 21, scope: !5852)
!5865 = !DILocation(line: 1032, column: 30, scope: !5860)
!5866 = !DILocation(line: 1032, column: 9, scope: !5860)
!5867 = !DILocation(line: 1033, column: 38, scope: !5860)
!5868 = !DILocation(line: 1033, column: 9, scope: !5860)
!5869 = !DILocation(line: 1034, column: 27, scope: !5860)
!5870 = !DILocation(line: 1034, column: 9, scope: !5860)
!5871 = !DILocation(line: 1035, column: 9, scope: !5860)
!5872 = !DILocation(line: 1036, column: 6, scope: !5852)
!5873 = distinct !DISubprogram(name: "from_start_address<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17h3aac44a1cce59994E", scope: !664, file: !5874, line: 24, type: !5875, scopeLine: 24, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !5877)
!5874 = !DIFile(filename: "src/structures/paging/frame.rs", directory: "/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "0f070f7d5196bf6285e9d4249ffb422c")
!5875 = !DISubroutineType(types: !5876)
!5876 = !{!3654, !355}
!5877 = !{!5878}
!5878 = !DILocalVariable(name: "address", arg: 1, scope: !5873, file: !5874, line: 24, type: !355)
!5879 = !DILocation(line: 24, column: 31, scope: !5873)
!5880 = !DILocation(line: 25, column: 13, scope: !5873)
!5881 = !DILocation(line: 25, column: 12, scope: !5873)
!5882 = !DILocation(line: 30, column: 21, scope: !5873)
!5883 = !DILocation(line: 30, column: 9, scope: !5873)
!5884 = !DILocation(line: 31, column: 6, scope: !5873)
!5885 = !DILocation(line: 26, column: 20, scope: !5873)
!5886 = distinct !DISubprogram(name: "from_start_address<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17h987aad0e1e08c03fE", scope: !682, file: !5874, line: 24, type: !5887, scopeLine: 24, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !5889)
!5887 = !DISubroutineType(types: !5888)
!5888 = !{!3302, !355}
!5889 = !{!5890}
!5890 = !DILocalVariable(name: "address", arg: 1, scope: !5886, file: !5874, line: 24, type: !355)
!5891 = !DILocation(line: 24, column: 31, scope: !5886)
!5892 = !DILocation(line: 25, column: 13, scope: !5886)
!5893 = !DILocation(line: 25, column: 12, scope: !5886)
!5894 = !DILocation(line: 30, column: 21, scope: !5886)
!5895 = !DILocation(line: 30, column: 9, scope: !5886)
!5896 = !DILocation(line: 31, column: 6, scope: !5886)
!5897 = !DILocation(line: 26, column: 20, scope: !5886)
!5898 = distinct !DISubprogram(name: "from_start_address<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18from_start_address17hcabed8e6e6232d99E", scope: !698, file: !5874, line: 24, type: !5899, scopeLine: 24, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !708, retainedNodes: !5901)
!5899 = !DISubroutineType(types: !5900)
!5900 = !{!3494, !355}
!5901 = !{!5902}
!5902 = !DILocalVariable(name: "address", arg: 1, scope: !5898, file: !5874, line: 24, type: !355)
!5903 = !DILocation(line: 24, column: 31, scope: !5898)
!5904 = !DILocation(line: 25, column: 13, scope: !5898)
!5905 = !DILocation(line: 25, column: 12, scope: !5898)
!5906 = !DILocation(line: 30, column: 21, scope: !5898)
!5907 = !DILocation(line: 30, column: 9, scope: !5898)
!5908 = !DILocation(line: 31, column: 6, scope: !5898)
!5909 = !DILocation(line: 26, column: 20, scope: !5898)
!5910 = distinct !DISubprogram(name: "containing_address<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17h1696f42fadef33e1E", scope: !664, file: !5874, line: 49, type: !5911, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !5913)
!5911 = !DISubroutineType(types: !5912)
!5912 = !{!664, !355}
!5913 = !{!5914}
!5914 = !DILocalVariable(name: "address", arg: 1, scope: !5910, file: !5874, line: 49, type: !355)
!5915 = !DILocation(line: 49, column: 31, scope: !5910)
!5916 = !DILocation(line: 51, column: 28, scope: !5910)
!5917 = !DILocation(line: 50, column: 9, scope: !5910)
!5918 = !DILocation(line: 54, column: 6, scope: !5910)
!5919 = distinct !DISubprogram(name: "containing_address<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17h2f97f92b9493f88fE", scope: !682, file: !5874, line: 49, type: !5920, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !5922)
!5920 = !DISubroutineType(types: !5921)
!5921 = !{!682, !355}
!5922 = !{!5923}
!5923 = !DILocalVariable(name: "address", arg: 1, scope: !5919, file: !5874, line: 49, type: !355)
!5924 = !DILocation(line: 49, column: 31, scope: !5919)
!5925 = !DILocation(line: 51, column: 28, scope: !5919)
!5926 = !DILocation(line: 50, column: 9, scope: !5919)
!5927 = !DILocation(line: 54, column: 6, scope: !5919)
!5928 = distinct !DISubprogram(name: "containing_address<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$18containing_address17hcfff2ffd5d0895f6E", scope: !698, file: !5874, line: 49, type: !5929, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !708, retainedNodes: !5931)
!5929 = !DISubroutineType(types: !5930)
!5930 = !{!698, !355}
!5931 = !{!5932}
!5932 = !DILocalVariable(name: "address", arg: 1, scope: !5928, file: !5874, line: 49, type: !355)
!5933 = !DILocation(line: 49, column: 31, scope: !5928)
!5934 = !DILocation(line: 51, column: 28, scope: !5928)
!5935 = !DILocation(line: 50, column: 9, scope: !5928)
!5936 = !DILocation(line: 54, column: 6, scope: !5928)
!5937 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h07d0054f3970f988E", scope: !5938, file: !5874, line: 86, type: !5939, scopeLine: 86, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !708, retainedNodes: !5941)
!5938 = !DINamespace(name: "{impl#1}", scope: !665)
!5939 = !DISubroutineType(types: !5940)
!5940 = !{!192, !728, !210}
!5941 = !{!5942, !5943}
!5942 = !DILocalVariable(name: "self", arg: 1, scope: !5937, file: !5874, line: 86, type: !728)
!5943 = !DILocalVariable(name: "f", arg: 2, scope: !5937, file: !5874, line: 86, type: !210)
!5944 = !DILocation(line: 86, column: 12, scope: !5937)
!5945 = !DILocation(line: 86, column: 19, scope: !5937)
!5946 = !DILocation(line: 87, column: 21, scope: !5937)
!5947 = !DILocation(line: 90, column: 13, scope: !5937)
!5948 = !DILocation(line: 28, column: 9, scope: !4612, inlinedAt: !5949)
!5949 = distinct !DILocation(line: 87, column: 21, scope: !5937)
!5950 = !DILocation(line: 29, column: 9, scope: !4612, inlinedAt: !5949)
!5951 = !DILocation(line: 30, column: 9, scope: !4612, inlinedAt: !5949)
!5952 = !DILocation(line: 31, column: 9, scope: !4612, inlinedAt: !5949)
!5953 = !DILocation(line: 32, column: 9, scope: !4612, inlinedAt: !5949)
!5954 = !DILocation(line: 33, column: 9, scope: !4612, inlinedAt: !5949)
!5955 = !DILocation(line: 35, column: 34, scope: !4612, inlinedAt: !5949)
!5956 = !DILocation(line: 35, column: 9, scope: !4612, inlinedAt: !5949)
!5957 = !DILocation(line: 28, column: 9, scope: !4612, inlinedAt: !5958)
!5958 = distinct !DILocation(line: 87, column: 21, scope: !5937)
!5959 = !DILocation(line: 29, column: 9, scope: !4612, inlinedAt: !5958)
!5960 = !DILocation(line: 30, column: 9, scope: !4612, inlinedAt: !5958)
!5961 = !DILocation(line: 31, column: 9, scope: !4612, inlinedAt: !5958)
!5962 = !DILocation(line: 32, column: 9, scope: !4612, inlinedAt: !5958)
!5963 = !DILocation(line: 33, column: 9, scope: !4612, inlinedAt: !5958)
!5964 = !DILocation(line: 35, column: 34, scope: !4612, inlinedAt: !5958)
!5965 = !DILocation(line: 35, column: 9, scope: !4612, inlinedAt: !5958)
!5966 = !DILocation(line: 87, column: 9, scope: !5937)
!5967 = !DILocation(line: 92, column: 6, scope: !5937)
!5968 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h9a0635240818036fE", scope: !5938, file: !5874, line: 86, type: !5969, scopeLine: 86, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !5971)
!5969 = !DISubroutineType(types: !5970)
!5970 = !{!192, !737, !210}
!5971 = !{!5972, !5973}
!5972 = !DILocalVariable(name: "self", arg: 1, scope: !5968, file: !5874, line: 86, type: !737)
!5973 = !DILocalVariable(name: "f", arg: 2, scope: !5968, file: !5874, line: 86, type: !210)
!5974 = !DILocation(line: 86, column: 12, scope: !5968)
!5975 = !DILocation(line: 86, column: 19, scope: !5968)
!5976 = !DILocation(line: 87, column: 21, scope: !5968)
!5977 = !DILocation(line: 90, column: 13, scope: !5968)
!5978 = !DILocation(line: 28, column: 9, scope: !4612, inlinedAt: !5979)
!5979 = distinct !DILocation(line: 87, column: 21, scope: !5968)
!5980 = !DILocation(line: 29, column: 9, scope: !4612, inlinedAt: !5979)
!5981 = !DILocation(line: 30, column: 9, scope: !4612, inlinedAt: !5979)
!5982 = !DILocation(line: 31, column: 9, scope: !4612, inlinedAt: !5979)
!5983 = !DILocation(line: 32, column: 9, scope: !4612, inlinedAt: !5979)
!5984 = !DILocation(line: 33, column: 9, scope: !4612, inlinedAt: !5979)
!5985 = !DILocation(line: 35, column: 34, scope: !4612, inlinedAt: !5979)
!5986 = !DILocation(line: 35, column: 9, scope: !4612, inlinedAt: !5979)
!5987 = !DILocation(line: 28, column: 9, scope: !4612, inlinedAt: !5988)
!5988 = distinct !DILocation(line: 87, column: 21, scope: !5968)
!5989 = !DILocation(line: 29, column: 9, scope: !4612, inlinedAt: !5988)
!5990 = !DILocation(line: 30, column: 9, scope: !4612, inlinedAt: !5988)
!5991 = !DILocation(line: 31, column: 9, scope: !4612, inlinedAt: !5988)
!5992 = !DILocation(line: 32, column: 9, scope: !4612, inlinedAt: !5988)
!5993 = !DILocation(line: 33, column: 9, scope: !4612, inlinedAt: !5988)
!5994 = !DILocation(line: 35, column: 34, scope: !4612, inlinedAt: !5988)
!5995 = !DILocation(line: 35, column: 9, scope: !4612, inlinedAt: !5988)
!5996 = !DILocation(line: 87, column: 9, scope: !5968)
!5997 = !DILocation(line: 92, column: 6, scope: !5968)
!5998 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN90_$LT$x86_64..structures..paging..frame..PhysFrame$LT$S$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hef799b25e39b61a6E", scope: !5938, file: !5874, line: 86, type: !5999, scopeLine: 86, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !6001)
!5999 = !DISubroutineType(types: !6000)
!6000 = !{!192, !746, !210}
!6001 = !{!6002, !6003}
!6002 = !DILocalVariable(name: "self", arg: 1, scope: !5998, file: !5874, line: 86, type: !746)
!6003 = !DILocalVariable(name: "f", arg: 2, scope: !5998, file: !5874, line: 86, type: !210)
!6004 = !DILocation(line: 86, column: 12, scope: !5998)
!6005 = !DILocation(line: 86, column: 19, scope: !5998)
!6006 = !DILocation(line: 87, column: 21, scope: !5998)
!6007 = !DILocation(line: 90, column: 13, scope: !5998)
!6008 = !DILocation(line: 28, column: 9, scope: !4612, inlinedAt: !6009)
!6009 = distinct !DILocation(line: 87, column: 21, scope: !5998)
!6010 = !DILocation(line: 29, column: 9, scope: !4612, inlinedAt: !6009)
!6011 = !DILocation(line: 30, column: 9, scope: !4612, inlinedAt: !6009)
!6012 = !DILocation(line: 31, column: 9, scope: !4612, inlinedAt: !6009)
!6013 = !DILocation(line: 32, column: 9, scope: !4612, inlinedAt: !6009)
!6014 = !DILocation(line: 33, column: 9, scope: !4612, inlinedAt: !6009)
!6015 = !DILocation(line: 35, column: 34, scope: !4612, inlinedAt: !6009)
!6016 = !DILocation(line: 35, column: 9, scope: !4612, inlinedAt: !6009)
!6017 = !DILocation(line: 28, column: 9, scope: !4612, inlinedAt: !6018)
!6018 = distinct !DILocation(line: 87, column: 21, scope: !5998)
!6019 = !DILocation(line: 29, column: 9, scope: !4612, inlinedAt: !6018)
!6020 = !DILocation(line: 30, column: 9, scope: !4612, inlinedAt: !6018)
!6021 = !DILocation(line: 31, column: 9, scope: !4612, inlinedAt: !6018)
!6022 = !DILocation(line: 32, column: 9, scope: !4612, inlinedAt: !6018)
!6023 = !DILocation(line: 33, column: 9, scope: !4612, inlinedAt: !6018)
!6024 = !DILocation(line: 35, column: 34, scope: !4612, inlinedAt: !6018)
!6025 = !DILocation(line: 35, column: 9, scope: !4612, inlinedAt: !6018)
!6026 = !DILocation(line: 87, column: 9, scope: !5998)
!6027 = !DILocation(line: 92, column: 6, scope: !5998)
!6028 = distinct !DISubprogram(name: "level_4_table<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", linkageName: "_ZN6x86_6410structures6paging6mapper17mapped_page_table24MappedPageTable$LT$P$GT$13level_4_table17h2a5385af50705368E", scope: !615, file: !6029, line: 41, type: !6030, scopeLine: 41, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !579, retainedNodes: !6033)
!6029 = !DIFile(filename: "src/structures/paging/mapper/mapped_page_table.rs", directory: "/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "02af48f4214cb0a4a15fd9218ec54587")
!6030 = !DISubroutineType(types: !6031)
!6031 = !{!590, !6032}
!6032 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut x86_64::structures::paging::mapper::mapped_page_table::MappedPageTable<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", baseType: !615, size: 64, align: 64, dwarfAddressSpace: 0)
!6033 = !{!6034}
!6034 = !DILocalVariable(name: "self", arg: 1, scope: !6028, file: !6029, line: 41, type: !6032)
!6035 = !DILocation(line: 41, column: 26, scope: !6028)
!6036 = !DILocation(line: 42, column: 9, scope: !6028)
!6037 = !DILocation(line: 43, column: 6, scope: !6028)
!6038 = distinct !DISubprogram(name: "page_table_frame_mapping<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", linkageName: "_ZN6x86_6410structures6paging6mapper17mapped_page_table24MappedPageTable$LT$P$GT$24page_table_frame_mapping17h6debf46875acc6ffE", scope: !615, file: !6029, line: 46, type: !6039, scopeLine: 46, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !579, retainedNodes: !6041)
!6039 = !DISubroutineType(types: !6040)
!6040 = !{!605, !614}
!6041 = !{!6042}
!6042 = !DILocalVariable(name: "self", arg: 1, scope: !6038, file: !6029, line: 46, type: !614)
!6043 = !DILocation(line: 46, column: 37, scope: !6038)
!6044 = !DILocation(line: 48, column: 6, scope: !6038)
!6045 = distinct !DISubprogram(name: "level_4_table", linkageName: "_ZN6x86_6410structures6paging6mapper17offset_page_table15OffsetPageTable13level_4_table17h3890f5f0dbab7963E", scope: !6047, file: !6046, line: 42, type: !6050, scopeLine: 42, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !6053)
!6046 = !DIFile(filename: "src/structures/paging/mapper/offset_page_table.rs", directory: "/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "1dcd3f3275b73034b905656c3cbdfefc")
!6047 = !DICompositeType(tag: DW_TAG_structure_type, name: "OffsetPageTable", scope: !576, file: !2, size: 128, align: 64, elements: !6048, templateParams: !25, identifier: "56eec311ae4a58f43c40afc59146e427")
!6048 = !{!6049}
!6049 = !DIDerivedType(tag: DW_TAG_member, name: "inner", scope: !6047, file: !2, baseType: !615, size: 128, align: 64)
!6050 = !DISubroutineType(types: !6051)
!6051 = !{!590, !6052}
!6052 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut x86_64::structures::paging::mapper::offset_page_table::OffsetPageTable", baseType: !6047, size: 64, align: 64, dwarfAddressSpace: 0)
!6053 = !{!6054}
!6054 = !DILocalVariable(name: "self", arg: 1, scope: !6045, file: !6046, line: 42, type: !6052)
!6055 = !DILocation(line: 42, column: 26, scope: !6045)
!6056 = !DILocation(line: 43, column: 9, scope: !6045)
!6057 = !DILocation(line: 44, column: 6, scope: !6045)
!6058 = distinct !DISubprogram(name: "phys_offset", linkageName: "_ZN6x86_6410structures6paging6mapper17offset_page_table15OffsetPageTable11phys_offset17h0acc81156bdd1a1dE", scope: !6047, file: !6046, line: 47, type: !6059, scopeLine: 47, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !6062)
!6059 = !DISubroutineType(types: !6060)
!6060 = !{!45, !6061}
!6061 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::offset_page_table::OffsetPageTable", baseType: !6047, size: 64, align: 64, dwarfAddressSpace: 0)
!6062 = !{!6063}
!6063 = !DILocalVariable(name: "self", arg: 1, scope: !6058, file: !6046, line: 47, type: !6061)
!6064 = !DILocation(line: 47, column: 24, scope: !6058)
!6065 = !DILocation(line: 48, column: 9, scope: !6058)
!6066 = !DILocation(line: 49, column: 6, scope: !6058)
!6067 = distinct !DISubprogram(name: "frame_to_pointer", linkageName: "_ZN162_$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$u20$as$u20$x86_64..structures..paging..mapper..mapped_page_table..PageTableFrameMapping$GT$16frame_to_pointer17hbceffb20cf318e0aE", scope: !6068, file: !6046, line: 58, type: !6069, scopeLine: 58, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !6071)
!6068 = !DINamespace(name: "{impl#1}", scope: !576)
!6069 = !DISubroutineType(types: !6070)
!6070 = !{!4691, !605, !664}
!6071 = !{!6072, !6073, !6074}
!6072 = !DILocalVariable(name: "self", arg: 1, scope: !6067, file: !6046, line: 58, type: !605)
!6073 = !DILocalVariable(name: "frame", arg: 2, scope: !6067, file: !6046, line: 58, type: !664)
!6074 = !DILocalVariable(name: "virt", scope: !6075, file: !6046, line: 59, type: !45, align: 8)
!6075 = distinct !DILexicalBlock(scope: !6067, file: !6046, line: 59, column: 9)
!6076 = !DILocation(line: 58, column: 25, scope: !6067)
!6077 = !DILocation(line: 58, column: 32, scope: !6067)
!6078 = !DILocation(line: 59, column: 20, scope: !6067)
!6079 = !DILocation(line: 59, column: 34, scope: !6067)
!6080 = !DILocation(line: 59, column: 13, scope: !6075)
!6081 = !DILocation(line: 60, column: 9, scope: !6075)
!6082 = !DILocation(line: 61, column: 6, scope: !6067)
!6083 = distinct !DISubprogram(name: "level_4_table", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table18RecursivePageTable13level_4_table17h82f01a5e9556ddbaE", scope: !6085, file: !6084, line: 87, type: !6089, scopeLine: 87, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !6092)
!6084 = !DIFile(filename: "src/structures/paging/mapper/recursive_page_table.rs", directory: "/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "cf7150a6cf62488f5968bd033444df9f")
!6085 = !DICompositeType(tag: DW_TAG_structure_type, name: "RecursivePageTable", scope: !810, file: !2, size: 128, align: 64, elements: !6086, templateParams: !25, identifier: "4c2d76073ea1cd875088d253e0fe71ee")
!6086 = !{!6087, !6088}
!6087 = !DIDerivedType(tag: DW_TAG_member, name: "p4", scope: !6085, file: !2, baseType: !590, size: 64, align: 64)
!6088 = !DIDerivedType(tag: DW_TAG_member, name: "recursive_index", scope: !6085, file: !2, baseType: !636, size: 16, align: 16, offset: 64)
!6089 = !DISubroutineType(types: !6090)
!6090 = !{!590, !6091}
!6091 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable", baseType: !6085, size: 64, align: 64, dwarfAddressSpace: 0)
!6092 = !{!6093}
!6093 = !DILocalVariable(name: "self", arg: 1, scope: !6083, file: !6084, line: 87, type: !6091)
!6094 = !DILocation(line: 87, column: 26, scope: !6083)
!6095 = !DILocation(line: 88, column: 9, scope: !6083)
!6096 = !DILocation(line: 89, column: 6, scope: !6083)
!6097 = distinct !DISubprogram(name: "unmap", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap17hcba7a1b9c69a8a35E", scope: !3526, file: !6084, line: 307, type: !6098, scopeLine: 307, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !6100)
!6098 = !DISubroutineType(types: !6099)
!6099 = !{!953, !6091, !968}
!6100 = !{!6101, !6102, !6103, !6106, !6108, !6110, !6112, !6114, !6116, !6118, !6120, !6122}
!6101 = !DILocalVariable(name: "self", arg: 1, scope: !6097, file: !6084, line: 308, type: !6091)
!6102 = !DILocalVariable(name: "page", arg: 2, scope: !6097, file: !6084, line: 309, type: !968)
!6103 = !DILocalVariable(name: "p4", scope: !6104, file: !6084, line: 311, type: !6105, align: 8)
!6104 = distinct !DILexicalBlock(scope: !6097, file: !6084, line: 311, column: 9)
!6105 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&mut &mut x86_64::structures::paging::page_table::PageTable", baseType: !590, size: 64, align: 64, dwarfAddressSpace: 0)
!6106 = !DILocalVariable(name: "p4_entry", scope: !6107, file: !6084, line: 312, type: !73, align: 8)
!6107 = distinct !DILexicalBlock(scope: !6104, file: !6084, line: 312, column: 9)
!6108 = !DILocalVariable(name: "residual", scope: !6109, file: !6084, line: 317, type: !899, align: 8)
!6109 = distinct !DILexicalBlock(scope: !6107, file: !6084, line: 317, column: 11)
!6110 = !DILocalVariable(name: "val", scope: !6111, file: !6084, line: 314, type: !664, align: 8)
!6111 = distinct !DILexicalBlock(scope: !6107, file: !6084, line: 314, column: 9)
!6112 = !DILocalVariable(name: "p3", scope: !6113, file: !6084, line: 319, type: !590, align: 8)
!6113 = distinct !DILexicalBlock(scope: !6107, file: !6084, line: 319, column: 9)
!6114 = !DILocalVariable(name: "p3_entry", scope: !6115, file: !6084, line: 320, type: !3530, align: 8)
!6115 = distinct !DILexicalBlock(scope: !6113, file: !6084, line: 320, column: 9)
!6116 = !DILocalVariable(name: "flags", scope: !6117, file: !6084, line: 321, type: !366, align: 8)
!6117 = distinct !DILexicalBlock(scope: !6115, file: !6084, line: 321, column: 9)
!6118 = !DILocalVariable(name: "frame", scope: !6119, file: !6084, line: 330, type: !698, align: 8)
!6119 = distinct !DILexicalBlock(scope: !6117, file: !6084, line: 330, column: 9)
!6120 = !DILocalVariable(name: "residual", scope: !6121, file: !6084, line: 331, type: !899, align: 8)
!6121 = distinct !DILexicalBlock(scope: !6117, file: !6084, line: 331, column: 91)
!6122 = !DILocalVariable(name: "val", scope: !6123, file: !6084, line: 330, type: !698, align: 8)
!6123 = distinct !DILexicalBlock(scope: !6117, file: !6084, line: 330, column: 21)
!6124 = !DILocation(line: 308, column: 9, scope: !6097)
!6125 = !DILocation(line: 309, column: 9, scope: !6097)
!6126 = !DILocation(line: 314, column: 9, scope: !6111)
!6127 = !DILocation(line: 320, column: 13, scope: !6115)
!6128 = !DILocation(line: 321, column: 13, scope: !6117)
!6129 = !DILocation(line: 330, column: 13, scope: !6119)
!6130 = !DILocation(line: 330, column: 21, scope: !6123)
!6131 = !DILocation(line: 311, column: 18, scope: !6097)
!6132 = !DILocation(line: 311, column: 13, scope: !6104)
!6133 = !DILocation(line: 312, column: 25, scope: !6104)
!6134 = !DILocation(line: 312, column: 28, scope: !6104)
!6135 = !DILocation(line: 312, column: 24, scope: !6104)
!6136 = !DILocation(line: 312, column: 13, scope: !6107)
!6137 = !DILocation(line: 314, column: 9, scope: !6107)
!6138 = !DILocation(line: 319, column: 47, scope: !6107)
!6139 = !DILocation(line: 319, column: 33, scope: !6107)
!6140 = !DILocation(line: 319, column: 27, scope: !6107)
!6141 = !DILocation(line: 319, column: 13, scope: !6113)
!6142 = !DILocation(line: 320, column: 32, scope: !6113)
!6143 = !DILocation(line: 320, column: 29, scope: !6113)
!6144 = !DILocation(line: 320, column: 24, scope: !6113)
!6145 = !DILocation(line: 321, column: 21, scope: !6115)
!6146 = !DILocation(line: 323, column: 13, scope: !6117)
!6147 = !DILocation(line: 323, column: 12, scope: !6117)
!6148 = !DILocation(line: 317, column: 11, scope: !6107)
!6149 = !DILocation(line: 317, column: 11, scope: !6109)
!6150 = !DILocation(line: 314, column: 9, scope: !6109)
!6151 = !DILocation(line: 335, column: 6, scope: !6097)
!6152 = !DILocation(line: 326, column: 13, scope: !6117)
!6153 = !DILocation(line: 326, column: 12, scope: !6117)
!6154 = !DILocation(line: 324, column: 24, scope: !6117)
!6155 = !DILocation(line: 324, column: 20, scope: !6117)
!6156 = !DILocation(line: 1, column: 1, scope: !6157)
!6157 = !DILexicalBlockFile(scope: !6117, file: !4856, discriminator: 0)
!6158 = !DILocation(line: 330, column: 51, scope: !6117)
!6159 = !DILocation(line: 330, column: 21, scope: !6117)
!6160 = !DILocation(line: 331, column: 22, scope: !6117)
!6161 = !DILocation(line: 327, column: 24, scope: !6117)
!6162 = !DILocation(line: 327, column: 20, scope: !6117)
!6163 = !DILocation(line: 333, column: 9, scope: !6119)
!6164 = !DILocation(line: 334, column: 20, scope: !6119)
!6165 = !DILocation(line: 334, column: 12, scope: !6119)
!6166 = !DILocation(line: 334, column: 9, scope: !6119)
!6167 = !DILocation(line: 331, column: 91, scope: !6117)
!6168 = !DILocation(line: 331, column: 91, scope: !6121)
!6169 = !DILocation(line: 330, column: 21, scope: !6121)
!6170 = distinct !DISubprogram(name: "{closure#0}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hbef72fafd7de0805E", scope: !3525, file: !6084, line: 314, type: !6171, scopeLine: 314, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !6173)
!6171 = !DISubroutineType(types: !6172)
!6172 = !{!881, !3742, !795}
!6173 = !{!6174, !6175}
!6174 = !DILocalVariable(name: "err", arg: 2, scope: !6170, file: !6084, line: 314, type: !795)
!6175 = !DILocalVariable(arg: 1, scope: !6170, file: !6084, line: 314, type: !3742)
!6176 = !DILocation(line: 314, column: 34, scope: !6170)
!6177 = !DILocation(line: 314, column: 35, scope: !6170)
!6178 = !DILocation(line: 314, column: 46, scope: !6170)
!6179 = !DILocation(line: 314, column: 40, scope: !6170)
!6180 = !DILocation(line: 315, column: 44, scope: !6170)
!6181 = !DILocation(line: 316, column: 38, scope: !6170)
!6182 = !DILocation(line: 317, column: 10, scope: !6170)
!6183 = distinct !DISubprogram(name: "{closure#1}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h89428e5381f639dcE", scope: !3525, file: !6084, line: 331, type: !6184, scopeLine: 331, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !6186)
!6184 = !DISubroutineType(types: !6185)
!6185 = !{!881, !3524, !3312}
!6186 = !{!6187, !6188}
!6187 = !DILocalVariable(name: "p3_entry", scope: !6183, file: !6084, line: 320, type: !3530, align: 8)
!6188 = !DILocalVariable(arg: 2, scope: !6183, file: !6084, line: 331, type: !3312)
!6189 = !DILocation(line: 320, column: 13, scope: !6183)
!6190 = !DILocation(line: 331, column: 23, scope: !6183)
!6191 = !DILocation(line: 331, column: 74, scope: !6183)
!6192 = !DILocation(line: 331, column: 42, scope: !6183)
!6193 = !DILocation(line: 331, column: 90, scope: !6183)
!6194 = distinct !DISubprogram(name: "update_flags", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$12update_flags17hed533621fe4e49e9E", scope: !3526, file: !6084, line: 337, type: !6195, scopeLine: 337, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !6213)
!6195 = !DISubroutineType(types: !6196)
!6196 = !{!6197, !6091, !968, !366}
!6197 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size1GiB>, x86_64::structures::paging::mapper::FlagUpdateError>", scope: !193, file: !2, size: 128, align: 64, elements: !6198, templateParams: !25, identifier: "461604e94dee062585a84f9306ec90ee")
!6198 = !{!6199}
!6199 = !DICompositeType(tag: DW_TAG_variant_part, scope: !6197, file: !2, size: 128, align: 64, elements: !6200, templateParams: !25, identifier: "27c5deef52d38e021ca69c1dfa86434a", discriminator: !6212)
!6200 = !{!6201, !6208}
!6201 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !6199, file: !2, baseType: !6202, size: 128, align: 64, extraData: i64 0)
!6202 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !6197, file: !2, size: 128, align: 64, elements: !6203, templateParams: !6205, identifier: "447085e07955ee2e379dcb78825c6042")
!6203 = !{!6204}
!6204 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6202, file: !2, baseType: !965, size: 64, align: 64, offset: 64)
!6205 = !{!6206, !6207}
!6206 = !DITemplateTypeParameter(name: "T", type: !965)
!6207 = !DITemplateTypeParameter(name: "E", type: !805)
!6208 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !6199, file: !2, baseType: !6209, size: 128, align: 64, extraData: i64 1)
!6209 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !6197, file: !2, size: 128, align: 64, elements: !6210, templateParams: !6205, identifier: "e588da84ed04eebe6e630cb71eff58c3")
!6210 = !{!6211}
!6211 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6209, file: !2, baseType: !805, size: 8, align: 8, offset: 8)
!6212 = !DIDerivedType(tag: DW_TAG_member, scope: !6197, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!6213 = !{!6214, !6215, !6216, !6217, !6219}
!6214 = !DILocalVariable(name: "self", arg: 1, scope: !6194, file: !6084, line: 338, type: !6091)
!6215 = !DILocalVariable(name: "page", arg: 2, scope: !6194, file: !6084, line: 339, type: !968)
!6216 = !DILocalVariable(name: "flags", arg: 3, scope: !6194, file: !6084, line: 340, type: !366)
!6217 = !DILocalVariable(name: "p4", scope: !6218, file: !6084, line: 343, type: !6105, align: 8)
!6218 = distinct !DILexicalBlock(scope: !6194, file: !6084, line: 343, column: 9)
!6219 = !DILocalVariable(name: "p3", scope: !6220, file: !6084, line: 349, type: !590, align: 8)
!6220 = distinct !DILexicalBlock(scope: !6218, file: !6084, line: 349, column: 9)
!6221 = !DILocation(line: 338, column: 9, scope: !6194)
!6222 = !DILocation(line: 339, column: 9, scope: !6194)
!6223 = !DILocation(line: 340, column: 9, scope: !6194)
!6224 = !DILocation(line: 343, column: 18, scope: !6194)
!6225 = !DILocation(line: 343, column: 13, scope: !6218)
!6226 = !DILocation(line: 345, column: 12, scope: !6218)
!6227 = !DILocation(line: 345, column: 15, scope: !6218)
!6228 = !DILocation(line: 349, column: 47, scope: !6218)
!6229 = !DILocation(line: 349, column: 33, scope: !6218)
!6230 = !DILocation(line: 349, column: 27, scope: !6218)
!6231 = !DILocation(line: 349, column: 13, scope: !6220)
!6232 = !DILocation(line: 351, column: 15, scope: !6220)
!6233 = !DILocation(line: 351, column: 12, scope: !6220)
!6234 = !DILocation(line: 346, column: 20, scope: !6218)
!6235 = !DILocation(line: 1, column: 1, scope: !6236)
!6236 = !DILexicalBlockFile(scope: !6218, file: !4856, discriminator: 0)
!6237 = !DILocation(line: 357, column: 6, scope: !6194)
!6238 = !DILocation(line: 354, column: 12, scope: !6220)
!6239 = !DILocation(line: 354, column: 9, scope: !6220)
!6240 = !DILocation(line: 354, column: 39, scope: !6220)
!6241 = !DILocation(line: 356, column: 12, scope: !6220)
!6242 = !DILocation(line: 356, column: 9, scope: !6220)
!6243 = !DILocation(line: 352, column: 20, scope: !6220)
!6244 = distinct !DISubprogram(name: "set_flags_p4_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$18set_flags_p4_entry17h2fa39d0749272816E", scope: !3526, file: !6084, line: 359, type: !6245, scopeLine: 359, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !6265)
!6245 = !DISubroutineType(types: !6246)
!6246 = !{!6247, !6091, !968, !366}
!6247 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::mapper::MapperFlushAll, x86_64::structures::paging::mapper::FlagUpdateError>", scope: !193, file: !2, size: 8, align: 8, elements: !6248, templateParams: !25, identifier: "ceea471bdb0b5d8aa09883647c52145")
!6248 = !{!6249}
!6249 = !DICompositeType(tag: DW_TAG_variant_part, scope: !6247, file: !2, size: 8, align: 8, elements: !6250, templateParams: !25, identifier: "ed622d0759b757113539965a0dacaf9", discriminator: !6264)
!6250 = !{!6251, !6260}
!6251 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !6249, file: !2, baseType: !6252, size: 8, align: 8, extraData: i64 2)
!6252 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !6247, file: !2, size: 8, align: 8, elements: !6253, templateParams: !6258, identifier: "c97e629e26ca4111896a3e269cae2f7e")
!6253 = !{!6254}
!6254 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6252, file: !2, baseType: !6255, align: 8)
!6255 = !DICompositeType(tag: DW_TAG_structure_type, name: "MapperFlushAll", scope: !326, file: !2, align: 8, elements: !6256, templateParams: !25, identifier: "d9e29270f2c583897fecf3bc171e15a")
!6256 = !{!6257}
!6257 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6255, file: !2, baseType: !7, align: 8)
!6258 = !{!6259, !6207}
!6259 = !DITemplateTypeParameter(name: "T", type: !6255)
!6260 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !6249, file: !2, baseType: !6261, size: 8, align: 8)
!6261 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !6247, file: !2, size: 8, align: 8, elements: !6262, templateParams: !6258, identifier: "7fe9d87de5669560e860c7554590bf37")
!6262 = !{!6263}
!6263 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6261, file: !2, baseType: !805, size: 8, align: 8)
!6264 = !DIDerivedType(tag: DW_TAG_member, scope: !6247, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!6265 = !{!6266, !6267, !6268, !6269, !6271}
!6266 = !DILocalVariable(name: "self", arg: 1, scope: !6244, file: !6084, line: 360, type: !6091)
!6267 = !DILocalVariable(name: "page", arg: 2, scope: !6244, file: !6084, line: 361, type: !968)
!6268 = !DILocalVariable(name: "flags", arg: 3, scope: !6244, file: !6084, line: 362, type: !366)
!6269 = !DILocalVariable(name: "p4", scope: !6270, file: !6084, line: 364, type: !6105, align: 8)
!6270 = distinct !DILexicalBlock(scope: !6244, file: !6084, line: 364, column: 9)
!6271 = !DILocalVariable(name: "p4_entry", scope: !6272, file: !6084, line: 365, type: !3530, align: 8)
!6272 = distinct !DILexicalBlock(scope: !6270, file: !6084, line: 365, column: 9)
!6273 = !DILocation(line: 360, column: 9, scope: !6244)
!6274 = !DILocation(line: 361, column: 9, scope: !6244)
!6275 = !DILocation(line: 362, column: 9, scope: !6244)
!6276 = !DILocation(line: 364, column: 18, scope: !6244)
!6277 = !DILocation(line: 364, column: 13, scope: !6270)
!6278 = !DILocation(line: 365, column: 29, scope: !6270)
!6279 = !DILocation(line: 365, column: 32, scope: !6270)
!6280 = !DILocation(line: 365, column: 24, scope: !6270)
!6281 = !DILocation(line: 365, column: 13, scope: !6272)
!6282 = !DILocation(line: 367, column: 12, scope: !6272)
!6283 = !DILocation(line: 371, column: 9, scope: !6272)
!6284 = !DILocation(line: 373, column: 12, scope: !6272)
!6285 = !DILocation(line: 373, column: 9, scope: !6272)
!6286 = !DILocation(line: 374, column: 6, scope: !6244)
!6287 = !DILocation(line: 368, column: 20, scope: !6272)
!6288 = distinct !DISubprogram(name: "set_flags_p3_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$18set_flags_p3_entry17headd2b49db122eb7E", scope: !3526, file: !6084, line: 376, type: !6245, scopeLine: 376, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !6289)
!6289 = !{!6290, !6291, !6292}
!6290 = !DILocalVariable(name: "self", arg: 1, scope: !6288, file: !6084, line: 377, type: !6091)
!6291 = !DILocalVariable(name: "_page", arg: 2, scope: !6288, file: !6084, line: 378, type: !968)
!6292 = !DILocalVariable(name: "_flags", arg: 3, scope: !6288, file: !6084, line: 379, type: !366)
!6293 = !DILocation(line: 377, column: 9, scope: !6288)
!6294 = !DILocation(line: 378, column: 9, scope: !6288)
!6295 = !DILocation(line: 379, column: 9, scope: !6288)
!6296 = !DILocation(line: 382, column: 6, scope: !6288)
!6297 = distinct !DISubprogram(name: "set_flags_p2_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$18set_flags_p2_entry17hd9fbb2a937e581bbE", scope: !3526, file: !6084, line: 384, type: !6245, scopeLine: 384, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !6298)
!6298 = !{!6299, !6300, !6301}
!6299 = !DILocalVariable(name: "self", arg: 1, scope: !6297, file: !6084, line: 385, type: !6091)
!6300 = !DILocalVariable(name: "_page", arg: 2, scope: !6297, file: !6084, line: 386, type: !968)
!6301 = !DILocalVariable(name: "_flags", arg: 3, scope: !6297, file: !6084, line: 387, type: !366)
!6302 = !DILocation(line: 385, column: 9, scope: !6297)
!6303 = !DILocation(line: 386, column: 9, scope: !6297)
!6304 = !DILocation(line: 387, column: 9, scope: !6297)
!6305 = !DILocation(line: 390, column: 6, scope: !6297)
!6306 = distinct !DISubprogram(name: "translate_page", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$14translate_page17h159efeec4a3e60fcE", scope: !3526, file: !6084, line: 392, type: !6307, scopeLine: 392, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !6310)
!6307 = !DISubroutineType(types: !6308)
!6308 = !{!3770, !6309, !968}
!6309 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::recursive_page_table::RecursivePageTable", baseType: !6085, size: 64, align: 64, dwarfAddressSpace: 0)
!6310 = !{!6311, !6312, !6313, !6315, !6318}
!6311 = !DILocalVariable(name: "self", arg: 1, scope: !6306, file: !6084, line: 392, type: !6309)
!6312 = !DILocalVariable(name: "page", arg: 2, scope: !6306, file: !6084, line: 392, type: !968)
!6313 = !DILocalVariable(name: "p4", scope: !6314, file: !6084, line: 393, type: !589, align: 8)
!6314 = distinct !DILexicalBlock(scope: !6306, file: !6084, line: 393, column: 9)
!6315 = !DILocalVariable(name: "p3", scope: !6316, file: !6084, line: 399, type: !6317, align: 8)
!6316 = distinct !DILexicalBlock(scope: !6314, file: !6084, line: 399, column: 9)
!6317 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page_table::PageTable", baseType: !591, size: 64, align: 64, dwarfAddressSpace: 0)
!6318 = !DILocalVariable(name: "p3_entry", scope: !6319, file: !6084, line: 400, type: !73, align: 8)
!6319 = distinct !DILexicalBlock(scope: !6316, file: !6084, line: 400, column: 9)
!6320 = !DILocation(line: 392, column: 23, scope: !6306)
!6321 = !DILocation(line: 392, column: 30, scope: !6306)
!6322 = !DILocation(line: 400, column: 13, scope: !6319)
!6323 = !DILocation(line: 393, column: 18, scope: !6306)
!6324 = !DILocation(line: 393, column: 13, scope: !6314)
!6325 = !DILocation(line: 395, column: 12, scope: !6314)
!6326 = !DILocation(line: 395, column: 15, scope: !6314)
!6327 = !DILocation(line: 399, column: 43, scope: !6314)
!6328 = !DILocation(line: 399, column: 29, scope: !6314)
!6329 = !DILocation(line: 399, column: 27, scope: !6314)
!6330 = !DILocation(line: 399, column: 13, scope: !6316)
!6331 = !DILocation(line: 400, column: 28, scope: !6316)
!6332 = !DILocation(line: 400, column: 25, scope: !6316)
!6333 = !DILocation(line: 400, column: 24, scope: !6316)
!6334 = !DILocation(line: 402, column: 12, scope: !6319)
!6335 = !DILocation(line: 396, column: 24, scope: !6314)
!6336 = !DILocation(line: 396, column: 20, scope: !6314)
!6337 = !DILocation(line: 1, column: 1, scope: !6338)
!6338 = !DILexicalBlockFile(scope: !6314, file: !4856, discriminator: 0)
!6339 = !DILocation(line: 408, column: 6, scope: !6306)
!6340 = !DILocation(line: 406, column: 39, scope: !6319)
!6341 = !DILocation(line: 406, column: 9, scope: !6319)
!6342 = !DILocation(line: 407, column: 22, scope: !6319)
!6343 = !DILocation(line: 403, column: 24, scope: !6319)
!6344 = !DILocation(line: 403, column: 20, scope: !6319)
!6345 = distinct !DISubprogram(name: "{closure#0}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size1GiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17he22b6e884f5e154dE", scope: !3785, file: !6084, line: 407, type: !6346, scopeLine: 407, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !6348)
!6346 = !DISubroutineType(types: !6347)
!6347 = !{!3330, !3784, !3312}
!6348 = !{!6349, !6350}
!6349 = !DILocalVariable(name: "p3_entry", scope: !6345, file: !6084, line: 400, type: !73, align: 8)
!6350 = !DILocalVariable(arg: 2, scope: !6345, file: !6084, line: 407, type: !3312)
!6351 = !DILocation(line: 400, column: 13, scope: !6345)
!6352 = !DILocation(line: 407, column: 23, scope: !6345)
!6353 = !DILocation(line: 407, column: 78, scope: !6345)
!6354 = !DILocation(line: 407, column: 42, scope: !6345)
!6355 = !DILocation(line: 407, column: 94, scope: !6345)
!6356 = distinct !DISubprogram(name: "unmap", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap17h95c971a90017a29dE", scope: !3350, file: !6084, line: 427, type: !6357, scopeLine: 427, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !6359)
!6357 = !DISubroutineType(types: !6358)
!6358 = !{!859, !6091, !874}
!6359 = !{!6360, !6361, !6362, !6364, !6366, !6368, !6370, !6372, !6374, !6376, !6378, !6380, !6382, !6384, !6386, !6388}
!6360 = !DILocalVariable(name: "self", arg: 1, scope: !6356, file: !6084, line: 428, type: !6091)
!6361 = !DILocalVariable(name: "page", arg: 2, scope: !6356, file: !6084, line: 429, type: !874)
!6362 = !DILocalVariable(name: "p4", scope: !6363, file: !6084, line: 431, type: !6105, align: 8)
!6363 = distinct !DILexicalBlock(scope: !6356, file: !6084, line: 431, column: 9)
!6364 = !DILocalVariable(name: "p4_entry", scope: !6365, file: !6084, line: 432, type: !73, align: 8)
!6365 = distinct !DILexicalBlock(scope: !6363, file: !6084, line: 432, column: 9)
!6366 = !DILocalVariable(name: "residual", scope: !6367, file: !6084, line: 436, type: !899, align: 8)
!6367 = distinct !DILexicalBlock(scope: !6365, file: !6084, line: 436, column: 11)
!6368 = !DILocalVariable(name: "val", scope: !6369, file: !6084, line: 433, type: !664, align: 8)
!6369 = distinct !DILexicalBlock(scope: !6365, file: !6084, line: 433, column: 9)
!6370 = !DILocalVariable(name: "p3", scope: !6371, file: !6084, line: 438, type: !590, align: 8)
!6371 = distinct !DILexicalBlock(scope: !6365, file: !6084, line: 438, column: 9)
!6372 = !DILocalVariable(name: "p3_entry", scope: !6373, file: !6084, line: 439, type: !73, align: 8)
!6373 = distinct !DILexicalBlock(scope: !6371, file: !6084, line: 439, column: 9)
!6374 = !DILocalVariable(name: "residual", scope: !6375, file: !6084, line: 443, type: !899, align: 8)
!6375 = distinct !DILexicalBlock(scope: !6373, file: !6084, line: 443, column: 11)
!6376 = !DILocalVariable(name: "val", scope: !6377, file: !6084, line: 440, type: !664, align: 8)
!6377 = distinct !DILexicalBlock(scope: !6373, file: !6084, line: 440, column: 9)
!6378 = !DILocalVariable(name: "p2", scope: !6379, file: !6084, line: 445, type: !590, align: 8)
!6379 = distinct !DILexicalBlock(scope: !6373, file: !6084, line: 445, column: 9)
!6380 = !DILocalVariable(name: "p2_entry", scope: !6381, file: !6084, line: 446, type: !3530, align: 8)
!6381 = distinct !DILexicalBlock(scope: !6379, file: !6084, line: 446, column: 9)
!6382 = !DILocalVariable(name: "flags", scope: !6383, file: !6084, line: 447, type: !366, align: 8)
!6383 = distinct !DILexicalBlock(scope: !6381, file: !6084, line: 447, column: 9)
!6384 = !DILocalVariable(name: "frame", scope: !6385, file: !6084, line: 456, type: !682, align: 8)
!6385 = distinct !DILexicalBlock(scope: !6383, file: !6084, line: 456, column: 9)
!6386 = !DILocalVariable(name: "residual", scope: !6387, file: !6084, line: 457, type: !899, align: 8)
!6387 = distinct !DILexicalBlock(scope: !6383, file: !6084, line: 457, column: 91)
!6388 = !DILocalVariable(name: "val", scope: !6389, file: !6084, line: 456, type: !682, align: 8)
!6389 = distinct !DILexicalBlock(scope: !6383, file: !6084, line: 456, column: 21)
!6390 = !DILocation(line: 428, column: 9, scope: !6356)
!6391 = !DILocation(line: 429, column: 9, scope: !6356)
!6392 = !DILocation(line: 433, column: 9, scope: !6369)
!6393 = !DILocation(line: 440, column: 9, scope: !6377)
!6394 = !DILocation(line: 446, column: 13, scope: !6381)
!6395 = !DILocation(line: 447, column: 13, scope: !6383)
!6396 = !DILocation(line: 456, column: 13, scope: !6385)
!6397 = !DILocation(line: 456, column: 21, scope: !6389)
!6398 = !DILocation(line: 431, column: 18, scope: !6356)
!6399 = !DILocation(line: 431, column: 13, scope: !6363)
!6400 = !DILocation(line: 432, column: 25, scope: !6363)
!6401 = !DILocation(line: 432, column: 28, scope: !6363)
!6402 = !DILocation(line: 432, column: 24, scope: !6363)
!6403 = !DILocation(line: 432, column: 13, scope: !6365)
!6404 = !DILocation(line: 433, column: 9, scope: !6365)
!6405 = !DILocation(line: 438, column: 47, scope: !6365)
!6406 = !DILocation(line: 438, column: 33, scope: !6365)
!6407 = !DILocation(line: 438, column: 27, scope: !6365)
!6408 = !DILocation(line: 438, column: 13, scope: !6371)
!6409 = !DILocation(line: 439, column: 28, scope: !6371)
!6410 = !DILocation(line: 439, column: 25, scope: !6371)
!6411 = !DILocation(line: 439, column: 24, scope: !6371)
!6412 = !DILocation(line: 439, column: 13, scope: !6373)
!6413 = !DILocation(line: 440, column: 9, scope: !6373)
!6414 = !DILocation(line: 436, column: 11, scope: !6365)
!6415 = !DILocation(line: 436, column: 11, scope: !6367)
!6416 = !DILocation(line: 433, column: 9, scope: !6367)
!6417 = !DILocation(line: 461, column: 6, scope: !6356)
!6418 = !DILocation(line: 445, column: 47, scope: !6373)
!6419 = !DILocation(line: 445, column: 33, scope: !6373)
!6420 = !DILocation(line: 445, column: 27, scope: !6373)
!6421 = !DILocation(line: 445, column: 13, scope: !6379)
!6422 = !DILocation(line: 446, column: 32, scope: !6379)
!6423 = !DILocation(line: 446, column: 29, scope: !6379)
!6424 = !DILocation(line: 446, column: 24, scope: !6379)
!6425 = !DILocation(line: 447, column: 21, scope: !6381)
!6426 = !DILocation(line: 449, column: 13, scope: !6383)
!6427 = !DILocation(line: 449, column: 12, scope: !6383)
!6428 = !DILocation(line: 443, column: 11, scope: !6373)
!6429 = !DILocation(line: 443, column: 11, scope: !6375)
!6430 = !DILocation(line: 440, column: 9, scope: !6375)
!6431 = !DILocation(line: 452, column: 13, scope: !6383)
!6432 = !DILocation(line: 452, column: 12, scope: !6383)
!6433 = !DILocation(line: 450, column: 24, scope: !6383)
!6434 = !DILocation(line: 450, column: 20, scope: !6383)
!6435 = !DILocation(line: 1, column: 1, scope: !6436)
!6436 = !DILexicalBlockFile(scope: !6383, file: !4856, discriminator: 0)
!6437 = !DILocation(line: 456, column: 51, scope: !6383)
!6438 = !DILocation(line: 456, column: 21, scope: !6383)
!6439 = !DILocation(line: 457, column: 22, scope: !6383)
!6440 = !DILocation(line: 453, column: 24, scope: !6383)
!6441 = !DILocation(line: 453, column: 20, scope: !6383)
!6442 = !DILocation(line: 459, column: 9, scope: !6385)
!6443 = !DILocation(line: 460, column: 20, scope: !6385)
!6444 = !DILocation(line: 460, column: 12, scope: !6385)
!6445 = !DILocation(line: 460, column: 9, scope: !6385)
!6446 = !DILocation(line: 457, column: 91, scope: !6383)
!6447 = !DILocation(line: 457, column: 91, scope: !6387)
!6448 = !DILocation(line: 456, column: 21, scope: !6387)
!6449 = distinct !DISubprogram(name: "{closure#0}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h7623ac9f411c934aE", scope: !3410, file: !6084, line: 433, type: !6450, scopeLine: 433, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !6452)
!6450 = !DISubroutineType(types: !6451)
!6451 = !{!881, !3409, !795}
!6452 = !{!6453, !6454}
!6453 = !DILocalVariable(name: "err", arg: 2, scope: !6449, file: !6084, line: 433, type: !795)
!6454 = !DILocalVariable(arg: 1, scope: !6449, file: !6084, line: 433, type: !3409)
!6455 = !DILocation(line: 433, column: 34, scope: !6449)
!6456 = !DILocation(line: 433, column: 35, scope: !6449)
!6457 = !DILocation(line: 433, column: 46, scope: !6449)
!6458 = !DILocation(line: 433, column: 40, scope: !6449)
!6459 = !DILocation(line: 434, column: 44, scope: !6449)
!6460 = !DILocation(line: 435, column: 38, scope: !6449)
!6461 = !DILocation(line: 436, column: 10, scope: !6449)
!6462 = distinct !DISubprogram(name: "{closure#1}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hbeca959c4240e2d5E", scope: !3410, file: !6084, line: 440, type: !6463, scopeLine: 440, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !6465)
!6463 = !DISubroutineType(types: !6464)
!6464 = !{!881, !3438, !795}
!6465 = !{!6466, !6467}
!6466 = !DILocalVariable(name: "err", arg: 2, scope: !6462, file: !6084, line: 440, type: !795)
!6467 = !DILocalVariable(arg: 1, scope: !6462, file: !6084, line: 440, type: !3438)
!6468 = !DILocation(line: 440, column: 34, scope: !6462)
!6469 = !DILocation(line: 440, column: 35, scope: !6462)
!6470 = !DILocation(line: 440, column: 46, scope: !6462)
!6471 = !DILocation(line: 440, column: 40, scope: !6462)
!6472 = !DILocation(line: 441, column: 44, scope: !6462)
!6473 = !DILocation(line: 442, column: 38, scope: !6462)
!6474 = !DILocation(line: 443, column: 10, scope: !6462)
!6475 = distinct !DISubprogram(name: "{closure#2}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17he6faaf493104b847E", scope: !3410, file: !6084, line: 457, type: !6476, scopeLine: 457, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !6478)
!6476 = !DISubroutineType(types: !6477)
!6477 = !{!881, !3571, !3312}
!6478 = !{!6479, !6480}
!6479 = !DILocalVariable(name: "p2_entry", scope: !6475, file: !6084, line: 446, type: !3530, align: 8)
!6480 = !DILocalVariable(arg: 2, scope: !6475, file: !6084, line: 457, type: !3312)
!6481 = !DILocation(line: 446, column: 13, scope: !6475)
!6482 = !DILocation(line: 457, column: 23, scope: !6475)
!6483 = !DILocation(line: 457, column: 74, scope: !6475)
!6484 = !DILocation(line: 457, column: 42, scope: !6475)
!6485 = !DILocation(line: 457, column: 90, scope: !6475)
!6486 = distinct !DISubprogram(name: "update_flags", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$12update_flags17h99690e2ca314b922E", scope: !3350, file: !6084, line: 463, type: !6487, scopeLine: 463, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !6504)
!6487 = !DISubroutineType(types: !6488)
!6488 = !{!6489, !6091, !874, !366}
!6489 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size2MiB>, x86_64::structures::paging::mapper::FlagUpdateError>", scope: !193, file: !2, size: 128, align: 64, elements: !6490, templateParams: !25, identifier: "db12f5316341e9da95674e8da3854ee1")
!6490 = !{!6491}
!6491 = !DICompositeType(tag: DW_TAG_variant_part, scope: !6489, file: !2, size: 128, align: 64, elements: !6492, templateParams: !25, identifier: "fa35ad23ffb96151da9e74f6749f2b38", discriminator: !6503)
!6492 = !{!6493, !6499}
!6493 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !6491, file: !2, baseType: !6494, size: 128, align: 64, extraData: i64 0)
!6494 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !6489, file: !2, size: 128, align: 64, elements: !6495, templateParams: !6497, identifier: "970a5a596efa37298a90e101e01a6d7d")
!6495 = !{!6496}
!6496 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6494, file: !2, baseType: !871, size: 64, align: 64, offset: 64)
!6497 = !{!6498, !6207}
!6498 = !DITemplateTypeParameter(name: "T", type: !871)
!6499 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !6491, file: !2, baseType: !6500, size: 128, align: 64, extraData: i64 1)
!6500 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !6489, file: !2, size: 128, align: 64, elements: !6501, templateParams: !6497, identifier: "2fa7117578cd2f97478d00868cf8d7c")
!6501 = !{!6502}
!6502 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6500, file: !2, baseType: !805, size: 8, align: 8, offset: 8)
!6503 = !DIDerivedType(tag: DW_TAG_member, scope: !6489, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!6504 = !{!6505, !6506, !6507, !6508, !6510, !6512}
!6505 = !DILocalVariable(name: "self", arg: 1, scope: !6486, file: !6084, line: 464, type: !6091)
!6506 = !DILocalVariable(name: "page", arg: 2, scope: !6486, file: !6084, line: 465, type: !874)
!6507 = !DILocalVariable(name: "flags", arg: 3, scope: !6486, file: !6084, line: 466, type: !366)
!6508 = !DILocalVariable(name: "p4", scope: !6509, file: !6084, line: 469, type: !6105, align: 8)
!6509 = distinct !DILexicalBlock(scope: !6486, file: !6084, line: 469, column: 9)
!6510 = !DILocalVariable(name: "p3", scope: !6511, file: !6084, line: 475, type: !590, align: 8)
!6511 = distinct !DILexicalBlock(scope: !6509, file: !6084, line: 475, column: 9)
!6512 = !DILocalVariable(name: "p2", scope: !6513, file: !6084, line: 481, type: !590, align: 8)
!6513 = distinct !DILexicalBlock(scope: !6511, file: !6084, line: 481, column: 9)
!6514 = !DILocation(line: 464, column: 9, scope: !6486)
!6515 = !DILocation(line: 465, column: 9, scope: !6486)
!6516 = !DILocation(line: 466, column: 9, scope: !6486)
!6517 = !DILocation(line: 469, column: 18, scope: !6486)
!6518 = !DILocation(line: 469, column: 13, scope: !6509)
!6519 = !DILocation(line: 471, column: 12, scope: !6509)
!6520 = !DILocation(line: 471, column: 15, scope: !6509)
!6521 = !DILocation(line: 475, column: 47, scope: !6509)
!6522 = !DILocation(line: 475, column: 33, scope: !6509)
!6523 = !DILocation(line: 475, column: 27, scope: !6509)
!6524 = !DILocation(line: 475, column: 13, scope: !6511)
!6525 = !DILocation(line: 477, column: 15, scope: !6511)
!6526 = !DILocation(line: 477, column: 12, scope: !6511)
!6527 = !DILocation(line: 472, column: 20, scope: !6509)
!6528 = !DILocation(line: 1, column: 1, scope: !6529)
!6529 = !DILexicalBlockFile(scope: !6509, file: !4856, discriminator: 0)
!6530 = !DILocation(line: 490, column: 6, scope: !6486)
!6531 = !DILocation(line: 481, column: 47, scope: !6511)
!6532 = !DILocation(line: 481, column: 33, scope: !6511)
!6533 = !DILocation(line: 481, column: 27, scope: !6511)
!6534 = !DILocation(line: 481, column: 13, scope: !6513)
!6535 = !DILocation(line: 483, column: 15, scope: !6513)
!6536 = !DILocation(line: 483, column: 12, scope: !6513)
!6537 = !DILocation(line: 478, column: 20, scope: !6511)
!6538 = !DILocation(line: 1, column: 1, scope: !6539)
!6539 = !DILexicalBlockFile(scope: !6511, file: !4856, discriminator: 0)
!6540 = !DILocation(line: 487, column: 12, scope: !6513)
!6541 = !DILocation(line: 487, column: 9, scope: !6513)
!6542 = !DILocation(line: 487, column: 39, scope: !6513)
!6543 = !DILocation(line: 489, column: 12, scope: !6513)
!6544 = !DILocation(line: 489, column: 9, scope: !6513)
!6545 = !DILocation(line: 484, column: 20, scope: !6513)
!6546 = distinct !DISubprogram(name: "set_flags_p4_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$18set_flags_p4_entry17ha6bbdea9b0a460c6E", scope: !3350, file: !6084, line: 492, type: !6547, scopeLine: 492, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !6549)
!6547 = !DISubroutineType(types: !6548)
!6548 = !{!6247, !6091, !874, !366}
!6549 = !{!6550, !6551, !6552, !6553, !6555}
!6550 = !DILocalVariable(name: "self", arg: 1, scope: !6546, file: !6084, line: 493, type: !6091)
!6551 = !DILocalVariable(name: "page", arg: 2, scope: !6546, file: !6084, line: 494, type: !874)
!6552 = !DILocalVariable(name: "flags", arg: 3, scope: !6546, file: !6084, line: 495, type: !366)
!6553 = !DILocalVariable(name: "p4", scope: !6554, file: !6084, line: 497, type: !6105, align: 8)
!6554 = distinct !DILexicalBlock(scope: !6546, file: !6084, line: 497, column: 9)
!6555 = !DILocalVariable(name: "p4_entry", scope: !6556, file: !6084, line: 498, type: !3530, align: 8)
!6556 = distinct !DILexicalBlock(scope: !6554, file: !6084, line: 498, column: 9)
!6557 = !DILocation(line: 493, column: 9, scope: !6546)
!6558 = !DILocation(line: 494, column: 9, scope: !6546)
!6559 = !DILocation(line: 495, column: 9, scope: !6546)
!6560 = !DILocation(line: 497, column: 18, scope: !6546)
!6561 = !DILocation(line: 497, column: 13, scope: !6554)
!6562 = !DILocation(line: 498, column: 29, scope: !6554)
!6563 = !DILocation(line: 498, column: 32, scope: !6554)
!6564 = !DILocation(line: 498, column: 24, scope: !6554)
!6565 = !DILocation(line: 498, column: 13, scope: !6556)
!6566 = !DILocation(line: 500, column: 12, scope: !6556)
!6567 = !DILocation(line: 504, column: 9, scope: !6556)
!6568 = !DILocation(line: 506, column: 12, scope: !6556)
!6569 = !DILocation(line: 506, column: 9, scope: !6556)
!6570 = !DILocation(line: 507, column: 6, scope: !6546)
!6571 = !DILocation(line: 501, column: 20, scope: !6556)
!6572 = distinct !DISubprogram(name: "set_flags_p3_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$18set_flags_p3_entry17h5991ede62a725e6bE", scope: !3350, file: !6084, line: 509, type: !6547, scopeLine: 509, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !6573)
!6573 = !{!6574, !6575, !6576, !6577, !6579, !6581}
!6574 = !DILocalVariable(name: "self", arg: 1, scope: !6572, file: !6084, line: 510, type: !6091)
!6575 = !DILocalVariable(name: "page", arg: 2, scope: !6572, file: !6084, line: 511, type: !874)
!6576 = !DILocalVariable(name: "flags", arg: 3, scope: !6572, file: !6084, line: 512, type: !366)
!6577 = !DILocalVariable(name: "p4", scope: !6578, file: !6084, line: 514, type: !6105, align: 8)
!6578 = distinct !DILexicalBlock(scope: !6572, file: !6084, line: 514, column: 9)
!6579 = !DILocalVariable(name: "p3", scope: !6580, file: !6084, line: 520, type: !590, align: 8)
!6580 = distinct !DILexicalBlock(scope: !6578, file: !6084, line: 520, column: 9)
!6581 = !DILocalVariable(name: "p3_entry", scope: !6582, file: !6084, line: 521, type: !3530, align: 8)
!6582 = distinct !DILexicalBlock(scope: !6580, file: !6084, line: 521, column: 9)
!6583 = !DILocation(line: 510, column: 9, scope: !6572)
!6584 = !DILocation(line: 511, column: 9, scope: !6572)
!6585 = !DILocation(line: 512, column: 9, scope: !6572)
!6586 = !DILocation(line: 514, column: 18, scope: !6572)
!6587 = !DILocation(line: 514, column: 13, scope: !6578)
!6588 = !DILocation(line: 516, column: 12, scope: !6578)
!6589 = !DILocation(line: 516, column: 15, scope: !6578)
!6590 = !DILocation(line: 520, column: 47, scope: !6578)
!6591 = !DILocation(line: 520, column: 33, scope: !6578)
!6592 = !DILocation(line: 520, column: 27, scope: !6578)
!6593 = !DILocation(line: 520, column: 13, scope: !6580)
!6594 = !DILocation(line: 521, column: 32, scope: !6580)
!6595 = !DILocation(line: 521, column: 29, scope: !6580)
!6596 = !DILocation(line: 521, column: 24, scope: !6580)
!6597 = !DILocation(line: 521, column: 13, scope: !6582)
!6598 = !DILocation(line: 523, column: 12, scope: !6582)
!6599 = !DILocation(line: 517, column: 20, scope: !6578)
!6600 = !DILocation(line: 1, column: 1, scope: !6601)
!6601 = !DILexicalBlockFile(scope: !6578, file: !4856, discriminator: 0)
!6602 = !DILocation(line: 530, column: 6, scope: !6572)
!6603 = !DILocation(line: 527, column: 9, scope: !6582)
!6604 = !DILocation(line: 529, column: 12, scope: !6582)
!6605 = !DILocation(line: 529, column: 9, scope: !6582)
!6606 = !DILocation(line: 524, column: 20, scope: !6582)
!6607 = distinct !DISubprogram(name: "set_flags_p2_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$18set_flags_p2_entry17h7df66c99f9bd3a79E", scope: !3350, file: !6084, line: 532, type: !6547, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !6608)
!6608 = !{!6609, !6610, !6611}
!6609 = !DILocalVariable(name: "self", arg: 1, scope: !6607, file: !6084, line: 533, type: !6091)
!6610 = !DILocalVariable(name: "_page", arg: 2, scope: !6607, file: !6084, line: 534, type: !874)
!6611 = !DILocalVariable(name: "_flags", arg: 3, scope: !6607, file: !6084, line: 535, type: !366)
!6612 = !DILocation(line: 533, column: 9, scope: !6607)
!6613 = !DILocation(line: 534, column: 9, scope: !6607)
!6614 = !DILocation(line: 535, column: 9, scope: !6607)
!6615 = !DILocation(line: 538, column: 6, scope: !6607)
!6616 = distinct !DISubprogram(name: "translate_page", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$14translate_page17h360dfcf88a5e8600E", scope: !3350, file: !6084, line: 540, type: !6617, scopeLine: 540, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !6619)
!6617 = !DISubroutineType(types: !6618)
!6618 = !{!3320, !6309, !874}
!6619 = !{!6620, !6621, !6622, !6624, !6626, !6628, !6630}
!6620 = !DILocalVariable(name: "self", arg: 1, scope: !6616, file: !6084, line: 540, type: !6309)
!6621 = !DILocalVariable(name: "page", arg: 2, scope: !6616, file: !6084, line: 540, type: !874)
!6622 = !DILocalVariable(name: "p4", scope: !6623, file: !6084, line: 541, type: !589, align: 8)
!6623 = distinct !DILexicalBlock(scope: !6616, file: !6084, line: 541, column: 9)
!6624 = !DILocalVariable(name: "p3", scope: !6625, file: !6084, line: 547, type: !6317, align: 8)
!6625 = distinct !DILexicalBlock(scope: !6623, file: !6084, line: 547, column: 9)
!6626 = !DILocalVariable(name: "p3_entry", scope: !6627, file: !6084, line: 548, type: !73, align: 8)
!6627 = distinct !DILexicalBlock(scope: !6625, file: !6084, line: 548, column: 9)
!6628 = !DILocalVariable(name: "p2", scope: !6629, file: !6084, line: 554, type: !6317, align: 8)
!6629 = distinct !DILexicalBlock(scope: !6627, file: !6084, line: 554, column: 9)
!6630 = !DILocalVariable(name: "p2_entry", scope: !6631, file: !6084, line: 555, type: !73, align: 8)
!6631 = distinct !DILexicalBlock(scope: !6629, file: !6084, line: 555, column: 9)
!6632 = !DILocation(line: 540, column: 23, scope: !6616)
!6633 = !DILocation(line: 540, column: 30, scope: !6616)
!6634 = !DILocation(line: 555, column: 13, scope: !6631)
!6635 = !DILocation(line: 541, column: 18, scope: !6616)
!6636 = !DILocation(line: 541, column: 13, scope: !6623)
!6637 = !DILocation(line: 543, column: 12, scope: !6623)
!6638 = !DILocation(line: 543, column: 15, scope: !6623)
!6639 = !DILocation(line: 547, column: 43, scope: !6623)
!6640 = !DILocation(line: 547, column: 29, scope: !6623)
!6641 = !DILocation(line: 547, column: 27, scope: !6623)
!6642 = !DILocation(line: 547, column: 13, scope: !6625)
!6643 = !DILocation(line: 548, column: 28, scope: !6625)
!6644 = !DILocation(line: 548, column: 25, scope: !6625)
!6645 = !DILocation(line: 548, column: 24, scope: !6625)
!6646 = !DILocation(line: 548, column: 13, scope: !6627)
!6647 = !DILocation(line: 550, column: 12, scope: !6627)
!6648 = !DILocation(line: 544, column: 24, scope: !6623)
!6649 = !DILocation(line: 544, column: 20, scope: !6623)
!6650 = !DILocation(line: 1, column: 1, scope: !6651)
!6651 = !DILexicalBlockFile(scope: !6623, file: !4856, discriminator: 0)
!6652 = !DILocation(line: 563, column: 6, scope: !6616)
!6653 = !DILocation(line: 554, column: 43, scope: !6627)
!6654 = !DILocation(line: 554, column: 29, scope: !6627)
!6655 = !DILocation(line: 554, column: 27, scope: !6627)
!6656 = !DILocation(line: 554, column: 13, scope: !6629)
!6657 = !DILocation(line: 555, column: 28, scope: !6629)
!6658 = !DILocation(line: 555, column: 25, scope: !6629)
!6659 = !DILocation(line: 555, column: 24, scope: !6629)
!6660 = !DILocation(line: 557, column: 12, scope: !6631)
!6661 = !DILocation(line: 551, column: 24, scope: !6627)
!6662 = !DILocation(line: 551, column: 20, scope: !6627)
!6663 = !DILocation(line: 1, column: 1, scope: !6664)
!6664 = !DILexicalBlockFile(scope: !6627, file: !4856, discriminator: 0)
!6665 = !DILocation(line: 561, column: 39, scope: !6631)
!6666 = !DILocation(line: 561, column: 9, scope: !6631)
!6667 = !DILocation(line: 562, column: 22, scope: !6631)
!6668 = !DILocation(line: 558, column: 24, scope: !6631)
!6669 = !DILocation(line: 558, column: 20, scope: !6631)
!6670 = distinct !DISubprogram(name: "{closure#0}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size2MiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17hb7a8ccf15482354fE", scope: !3349, file: !6084, line: 562, type: !6671, scopeLine: 562, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !6673)
!6671 = !DISubroutineType(types: !6672)
!6672 = !{!3330, !3348, !3312}
!6673 = !{!6674, !6675}
!6674 = !DILocalVariable(name: "p2_entry", scope: !6670, file: !6084, line: 555, type: !73, align: 8)
!6675 = !DILocalVariable(arg: 2, scope: !6670, file: !6084, line: 562, type: !3312)
!6676 = !DILocation(line: 555, column: 13, scope: !6670)
!6677 = !DILocation(line: 562, column: 23, scope: !6670)
!6678 = !DILocation(line: 562, column: 78, scope: !6670)
!6679 = !DILocation(line: 562, column: 42, scope: !6670)
!6680 = !DILocation(line: 562, column: 94, scope: !6670)
!6681 = distinct !DISubprogram(name: "unmap", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap17he735b8bfab505eebE", scope: !3468, file: !6084, line: 582, type: !6682, scopeLine: 582, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !6684)
!6682 = !DISubroutineType(types: !6683)
!6683 = !{!996, !6091, !1011}
!6684 = !{!6685, !6686, !6687, !6689, !6691, !6693, !6695, !6697, !6699, !6701, !6703, !6705, !6707, !6709, !6711, !6713, !6715, !6717, !6719}
!6685 = !DILocalVariable(name: "self", arg: 1, scope: !6681, file: !6084, line: 583, type: !6091)
!6686 = !DILocalVariable(name: "page", arg: 2, scope: !6681, file: !6084, line: 584, type: !1011)
!6687 = !DILocalVariable(name: "p4", scope: !6688, file: !6084, line: 586, type: !6105, align: 8)
!6688 = distinct !DILexicalBlock(scope: !6681, file: !6084, line: 586, column: 9)
!6689 = !DILocalVariable(name: "p4_entry", scope: !6690, file: !6084, line: 587, type: !73, align: 8)
!6690 = distinct !DILexicalBlock(scope: !6688, file: !6084, line: 587, column: 9)
!6691 = !DILocalVariable(name: "residual", scope: !6692, file: !6084, line: 591, type: !899, align: 8)
!6692 = distinct !DILexicalBlock(scope: !6690, file: !6084, line: 591, column: 11)
!6693 = !DILocalVariable(name: "val", scope: !6694, file: !6084, line: 588, type: !664, align: 8)
!6694 = distinct !DILexicalBlock(scope: !6690, file: !6084, line: 588, column: 9)
!6695 = !DILocalVariable(name: "p3", scope: !6696, file: !6084, line: 593, type: !590, align: 8)
!6696 = distinct !DILexicalBlock(scope: !6690, file: !6084, line: 593, column: 9)
!6697 = !DILocalVariable(name: "p3_entry", scope: !6698, file: !6084, line: 594, type: !73, align: 8)
!6698 = distinct !DILexicalBlock(scope: !6696, file: !6084, line: 594, column: 9)
!6699 = !DILocalVariable(name: "residual", scope: !6700, file: !6084, line: 598, type: !899, align: 8)
!6700 = distinct !DILexicalBlock(scope: !6698, file: !6084, line: 598, column: 11)
!6701 = !DILocalVariable(name: "val", scope: !6702, file: !6084, line: 595, type: !664, align: 8)
!6702 = distinct !DILexicalBlock(scope: !6698, file: !6084, line: 595, column: 9)
!6703 = !DILocalVariable(name: "p2", scope: !6704, file: !6084, line: 600, type: !590, align: 8)
!6704 = distinct !DILexicalBlock(scope: !6698, file: !6084, line: 600, column: 9)
!6705 = !DILocalVariable(name: "p2_entry", scope: !6706, file: !6084, line: 601, type: !73, align: 8)
!6706 = distinct !DILexicalBlock(scope: !6704, file: !6084, line: 601, column: 9)
!6707 = !DILocalVariable(name: "residual", scope: !6708, file: !6084, line: 605, type: !899, align: 8)
!6708 = distinct !DILexicalBlock(scope: !6706, file: !6084, line: 605, column: 11)
!6709 = !DILocalVariable(name: "val", scope: !6710, file: !6084, line: 602, type: !664, align: 8)
!6710 = distinct !DILexicalBlock(scope: !6706, file: !6084, line: 602, column: 9)
!6711 = !DILocalVariable(name: "p1", scope: !6712, file: !6084, line: 607, type: !590, align: 8)
!6712 = distinct !DILexicalBlock(scope: !6706, file: !6084, line: 607, column: 9)
!6713 = !DILocalVariable(name: "p1_entry", scope: !6714, file: !6084, line: 608, type: !3530, align: 8)
!6714 = distinct !DILexicalBlock(scope: !6712, file: !6084, line: 608, column: 9)
!6715 = !DILocalVariable(name: "frame", scope: !6716, file: !6084, line: 610, type: !664, align: 8)
!6716 = distinct !DILexicalBlock(scope: !6714, file: !6084, line: 610, column: 9)
!6717 = !DILocalVariable(name: "residual", scope: !6718, file: !6084, line: 613, type: !899, align: 8)
!6718 = distinct !DILexicalBlock(scope: !6714, file: !6084, line: 613, column: 11)
!6719 = !DILocalVariable(name: "val", scope: !6720, file: !6084, line: 610, type: !664, align: 8)
!6720 = distinct !DILexicalBlock(scope: !6714, file: !6084, line: 610, column: 21)
!6721 = !DILocation(line: 583, column: 9, scope: !6681)
!6722 = !DILocation(line: 584, column: 9, scope: !6681)
!6723 = !DILocation(line: 588, column: 9, scope: !6694)
!6724 = !DILocation(line: 595, column: 9, scope: !6702)
!6725 = !DILocation(line: 602, column: 9, scope: !6710)
!6726 = !DILocation(line: 610, column: 13, scope: !6716)
!6727 = !DILocation(line: 610, column: 21, scope: !6720)
!6728 = !DILocation(line: 586, column: 18, scope: !6681)
!6729 = !DILocation(line: 586, column: 13, scope: !6688)
!6730 = !DILocation(line: 587, column: 25, scope: !6688)
!6731 = !DILocation(line: 587, column: 28, scope: !6688)
!6732 = !DILocation(line: 587, column: 24, scope: !6688)
!6733 = !DILocation(line: 587, column: 13, scope: !6690)
!6734 = !DILocation(line: 588, column: 9, scope: !6690)
!6735 = !DILocation(line: 593, column: 47, scope: !6690)
!6736 = !DILocation(line: 593, column: 33, scope: !6690)
!6737 = !DILocation(line: 593, column: 27, scope: !6690)
!6738 = !DILocation(line: 593, column: 13, scope: !6696)
!6739 = !DILocation(line: 594, column: 28, scope: !6696)
!6740 = !DILocation(line: 594, column: 25, scope: !6696)
!6741 = !DILocation(line: 594, column: 24, scope: !6696)
!6742 = !DILocation(line: 594, column: 13, scope: !6698)
!6743 = !DILocation(line: 595, column: 9, scope: !6698)
!6744 = !DILocation(line: 591, column: 11, scope: !6690)
!6745 = !DILocation(line: 591, column: 11, scope: !6692)
!6746 = !DILocation(line: 588, column: 9, scope: !6692)
!6747 = !DILocation(line: 617, column: 6, scope: !6681)
!6748 = !DILocation(line: 600, column: 47, scope: !6698)
!6749 = !DILocation(line: 600, column: 33, scope: !6698)
!6750 = !DILocation(line: 600, column: 27, scope: !6698)
!6751 = !DILocation(line: 600, column: 13, scope: !6704)
!6752 = !DILocation(line: 601, column: 28, scope: !6704)
!6753 = !DILocation(line: 601, column: 25, scope: !6704)
!6754 = !DILocation(line: 601, column: 24, scope: !6704)
!6755 = !DILocation(line: 601, column: 13, scope: !6706)
!6756 = !DILocation(line: 602, column: 9, scope: !6706)
!6757 = !DILocation(line: 598, column: 11, scope: !6698)
!6758 = !DILocation(line: 598, column: 11, scope: !6700)
!6759 = !DILocation(line: 595, column: 9, scope: !6700)
!6760 = !DILocation(line: 607, column: 47, scope: !6706)
!6761 = !DILocation(line: 607, column: 33, scope: !6706)
!6762 = !DILocation(line: 607, column: 27, scope: !6706)
!6763 = !DILocation(line: 607, column: 13, scope: !6712)
!6764 = !DILocation(line: 608, column: 32, scope: !6712)
!6765 = !DILocation(line: 608, column: 29, scope: !6712)
!6766 = !DILocation(line: 608, column: 24, scope: !6712)
!6767 = !DILocation(line: 608, column: 13, scope: !6714)
!6768 = !DILocation(line: 610, column: 21, scope: !6714)
!6769 = !DILocation(line: 605, column: 11, scope: !6706)
!6770 = !DILocation(line: 605, column: 11, scope: !6708)
!6771 = !DILocation(line: 602, column: 9, scope: !6708)
!6772 = !DILocation(line: 615, column: 9, scope: !6716)
!6773 = !DILocation(line: 616, column: 20, scope: !6716)
!6774 = !DILocation(line: 616, column: 12, scope: !6716)
!6775 = !DILocation(line: 616, column: 9, scope: !6716)
!6776 = !DILocation(line: 613, column: 11, scope: !6714)
!6777 = !DILocation(line: 613, column: 11, scope: !6718)
!6778 = !DILocation(line: 610, column: 21, scope: !6718)
!6779 = distinct !DISubprogram(name: "{closure#0}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h68b58814c8ff7d31E", scope: !3467, file: !6084, line: 588, type: !6780, scopeLine: 588, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !6782)
!6780 = !DISubroutineType(types: !6781)
!6781 = !{!881, !3628, !795}
!6782 = !{!6783, !6784}
!6783 = !DILocalVariable(name: "err", arg: 2, scope: !6779, file: !6084, line: 588, type: !795)
!6784 = !DILocalVariable(arg: 1, scope: !6779, file: !6084, line: 588, type: !3628)
!6785 = !DILocation(line: 588, column: 34, scope: !6779)
!6786 = !DILocation(line: 588, column: 35, scope: !6779)
!6787 = !DILocation(line: 588, column: 46, scope: !6779)
!6788 = !DILocation(line: 588, column: 40, scope: !6779)
!6789 = !DILocation(line: 589, column: 44, scope: !6779)
!6790 = !DILocation(line: 590, column: 38, scope: !6779)
!6791 = !DILocation(line: 591, column: 10, scope: !6779)
!6792 = distinct !DISubprogram(name: "{closure#1}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17haa4b84c2856cc695E", scope: !3467, file: !6084, line: 595, type: !6793, scopeLine: 595, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !6795)
!6793 = !DISubroutineType(types: !6794)
!6794 = !{!881, !3600, !795}
!6795 = !{!6796, !6797}
!6796 = !DILocalVariable(name: "err", arg: 2, scope: !6792, file: !6084, line: 595, type: !795)
!6797 = !DILocalVariable(arg: 1, scope: !6792, file: !6084, line: 595, type: !3600)
!6798 = !DILocation(line: 595, column: 34, scope: !6792)
!6799 = !DILocation(line: 595, column: 35, scope: !6792)
!6800 = !DILocation(line: 595, column: 46, scope: !6792)
!6801 = !DILocation(line: 595, column: 40, scope: !6792)
!6802 = !DILocation(line: 596, column: 44, scope: !6792)
!6803 = !DILocation(line: 597, column: 38, scope: !6792)
!6804 = !DILocation(line: 598, column: 10, scope: !6792)
!6805 = distinct !DISubprogram(name: "{closure#2}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17h0c071e6e8d8c23b8E", scope: !3467, file: !6084, line: 602, type: !6806, scopeLine: 602, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !6808)
!6806 = !DISubroutineType(types: !6807)
!6807 = !{!881, !3466, !795}
!6808 = !{!6809, !6810}
!6809 = !DILocalVariable(name: "err", arg: 2, scope: !6805, file: !6084, line: 602, type: !795)
!6810 = !DILocalVariable(arg: 1, scope: !6805, file: !6084, line: 602, type: !3466)
!6811 = !DILocation(line: 602, column: 34, scope: !6805)
!6812 = !DILocation(line: 602, column: 35, scope: !6805)
!6813 = !DILocation(line: 602, column: 46, scope: !6805)
!6814 = !DILocation(line: 602, column: 40, scope: !6805)
!6815 = !DILocation(line: 603, column: 44, scope: !6805)
!6816 = !DILocation(line: 604, column: 38, scope: !6805)
!6817 = !DILocation(line: 605, column: 10, scope: !6805)
!6818 = distinct !DISubprogram(name: "{closure#3}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$5unmap28_$u7b$$u7b$closure$u7d$$u7d$17hbacf721ef933b0d1E", scope: !3467, file: !6084, line: 610, type: !6819, scopeLine: 610, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !6821)
!6819 = !DISubroutineType(types: !6820)
!6820 = !{!881, !3714, !795}
!6821 = !{!6822, !6823}
!6822 = !DILocalVariable(name: "err", arg: 2, scope: !6818, file: !6084, line: 610, type: !795)
!6823 = !DILocalVariable(arg: 1, scope: !6818, file: !6084, line: 610, type: !3714)
!6824 = !DILocation(line: 610, column: 46, scope: !6818)
!6825 = !DILocation(line: 610, column: 47, scope: !6818)
!6826 = !DILocation(line: 610, column: 58, scope: !6818)
!6827 = !DILocation(line: 610, column: 52, scope: !6818)
!6828 = !DILocation(line: 611, column: 44, scope: !6818)
!6829 = !DILocation(line: 612, column: 38, scope: !6818)
!6830 = !DILocation(line: 613, column: 10, scope: !6818)
!6831 = distinct !DISubprogram(name: "update_flags", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$12update_flags17h9db12adf4f7d897aE", scope: !3468, file: !6084, line: 619, type: !6832, scopeLine: 619, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !6849)
!6832 = !DISubroutineType(types: !6833)
!6833 = !{!6834, !6091, !1011, !366}
!6834 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<x86_64::structures::paging::mapper::MapperFlush<x86_64::structures::paging::page::Size4KiB>, x86_64::structures::paging::mapper::FlagUpdateError>", scope: !193, file: !2, size: 128, align: 64, elements: !6835, templateParams: !25, identifier: "b8dacd89ed1e1b70e6913c62f720f876")
!6835 = !{!6836}
!6836 = !DICompositeType(tag: DW_TAG_variant_part, scope: !6834, file: !2, size: 128, align: 64, elements: !6837, templateParams: !25, identifier: "cf9893c7501cc4102b94570680d45a02", discriminator: !6848)
!6837 = !{!6838, !6844}
!6838 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !6836, file: !2, baseType: !6839, size: 128, align: 64, extraData: i64 0)
!6839 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !6834, file: !2, size: 128, align: 64, elements: !6840, templateParams: !6842, identifier: "56cdb414787df2dfea727d145fe11018")
!6840 = !{!6841}
!6841 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6839, file: !2, baseType: !1008, size: 64, align: 64, offset: 64)
!6842 = !{!6843, !6207}
!6843 = !DITemplateTypeParameter(name: "T", type: !1008)
!6844 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !6836, file: !2, baseType: !6845, size: 128, align: 64, extraData: i64 1)
!6845 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !6834, file: !2, size: 128, align: 64, elements: !6846, templateParams: !6842, identifier: "d9707489c3a695eb1726ac9e0e42708")
!6846 = !{!6847}
!6847 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !6845, file: !2, baseType: !805, size: 8, align: 8, offset: 8)
!6848 = !DIDerivedType(tag: DW_TAG_member, scope: !6834, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!6849 = !{!6850, !6851, !6852, !6853, !6855, !6857, !6859}
!6850 = !DILocalVariable(name: "self", arg: 1, scope: !6831, file: !6084, line: 620, type: !6091)
!6851 = !DILocalVariable(name: "page", arg: 2, scope: !6831, file: !6084, line: 621, type: !1011)
!6852 = !DILocalVariable(name: "flags", arg: 3, scope: !6831, file: !6084, line: 622, type: !366)
!6853 = !DILocalVariable(name: "p4", scope: !6854, file: !6084, line: 624, type: !6105, align: 8)
!6854 = distinct !DILexicalBlock(scope: !6831, file: !6084, line: 624, column: 9)
!6855 = !DILocalVariable(name: "p3", scope: !6856, file: !6084, line: 630, type: !590, align: 8)
!6856 = distinct !DILexicalBlock(scope: !6854, file: !6084, line: 630, column: 9)
!6857 = !DILocalVariable(name: "p2", scope: !6858, file: !6084, line: 636, type: !590, align: 8)
!6858 = distinct !DILexicalBlock(scope: !6856, file: !6084, line: 636, column: 9)
!6859 = !DILocalVariable(name: "p1", scope: !6860, file: !6084, line: 642, type: !590, align: 8)
!6860 = distinct !DILexicalBlock(scope: !6858, file: !6084, line: 642, column: 9)
!6861 = !DILocation(line: 620, column: 9, scope: !6831)
!6862 = !DILocation(line: 621, column: 9, scope: !6831)
!6863 = !DILocation(line: 622, column: 9, scope: !6831)
!6864 = !DILocation(line: 624, column: 18, scope: !6831)
!6865 = !DILocation(line: 624, column: 13, scope: !6854)
!6866 = !DILocation(line: 626, column: 12, scope: !6854)
!6867 = !DILocation(line: 626, column: 15, scope: !6854)
!6868 = !DILocation(line: 630, column: 47, scope: !6854)
!6869 = !DILocation(line: 630, column: 33, scope: !6854)
!6870 = !DILocation(line: 630, column: 27, scope: !6854)
!6871 = !DILocation(line: 630, column: 13, scope: !6856)
!6872 = !DILocation(line: 632, column: 15, scope: !6856)
!6873 = !DILocation(line: 632, column: 12, scope: !6856)
!6874 = !DILocation(line: 627, column: 20, scope: !6854)
!6875 = !DILocation(line: 1, column: 1, scope: !6876)
!6876 = !DILexicalBlockFile(scope: !6854, file: !4856, discriminator: 0)
!6877 = !DILocation(line: 651, column: 6, scope: !6831)
!6878 = !DILocation(line: 636, column: 47, scope: !6856)
!6879 = !DILocation(line: 636, column: 33, scope: !6856)
!6880 = !DILocation(line: 636, column: 27, scope: !6856)
!6881 = !DILocation(line: 636, column: 13, scope: !6858)
!6882 = !DILocation(line: 638, column: 15, scope: !6858)
!6883 = !DILocation(line: 638, column: 12, scope: !6858)
!6884 = !DILocation(line: 633, column: 20, scope: !6856)
!6885 = !DILocation(line: 1, column: 1, scope: !6886)
!6886 = !DILexicalBlockFile(scope: !6856, file: !4856, discriminator: 0)
!6887 = !DILocation(line: 642, column: 47, scope: !6858)
!6888 = !DILocation(line: 642, column: 33, scope: !6858)
!6889 = !DILocation(line: 642, column: 27, scope: !6858)
!6890 = !DILocation(line: 642, column: 13, scope: !6860)
!6891 = !DILocation(line: 644, column: 15, scope: !6860)
!6892 = !DILocation(line: 644, column: 12, scope: !6860)
!6893 = !DILocation(line: 639, column: 20, scope: !6858)
!6894 = !DILocation(line: 1, column: 1, scope: !6895)
!6895 = !DILexicalBlockFile(scope: !6858, file: !4856, discriminator: 0)
!6896 = !DILocation(line: 648, column: 12, scope: !6860)
!6897 = !DILocation(line: 648, column: 9, scope: !6860)
!6898 = !DILocation(line: 650, column: 12, scope: !6860)
!6899 = !DILocation(line: 650, column: 9, scope: !6860)
!6900 = !DILocation(line: 645, column: 20, scope: !6860)
!6901 = distinct !DISubprogram(name: "set_flags_p4_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$18set_flags_p4_entry17h0e6458d4548e73f7E", scope: !3468, file: !6084, line: 653, type: !6902, scopeLine: 653, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !6904)
!6902 = !DISubroutineType(types: !6903)
!6903 = !{!6247, !6091, !1011, !366}
!6904 = !{!6905, !6906, !6907, !6908, !6910}
!6905 = !DILocalVariable(name: "self", arg: 1, scope: !6901, file: !6084, line: 654, type: !6091)
!6906 = !DILocalVariable(name: "page", arg: 2, scope: !6901, file: !6084, line: 655, type: !1011)
!6907 = !DILocalVariable(name: "flags", arg: 3, scope: !6901, file: !6084, line: 656, type: !366)
!6908 = !DILocalVariable(name: "p4", scope: !6909, file: !6084, line: 658, type: !6105, align: 8)
!6909 = distinct !DILexicalBlock(scope: !6901, file: !6084, line: 658, column: 9)
!6910 = !DILocalVariable(name: "p4_entry", scope: !6911, file: !6084, line: 659, type: !3530, align: 8)
!6911 = distinct !DILexicalBlock(scope: !6909, file: !6084, line: 659, column: 9)
!6912 = !DILocation(line: 654, column: 9, scope: !6901)
!6913 = !DILocation(line: 655, column: 9, scope: !6901)
!6914 = !DILocation(line: 656, column: 9, scope: !6901)
!6915 = !DILocation(line: 658, column: 18, scope: !6901)
!6916 = !DILocation(line: 658, column: 13, scope: !6909)
!6917 = !DILocation(line: 659, column: 29, scope: !6909)
!6918 = !DILocation(line: 659, column: 32, scope: !6909)
!6919 = !DILocation(line: 659, column: 24, scope: !6909)
!6920 = !DILocation(line: 659, column: 13, scope: !6911)
!6921 = !DILocation(line: 661, column: 12, scope: !6911)
!6922 = !DILocation(line: 665, column: 9, scope: !6911)
!6923 = !DILocation(line: 667, column: 12, scope: !6911)
!6924 = !DILocation(line: 667, column: 9, scope: !6911)
!6925 = !DILocation(line: 668, column: 6, scope: !6901)
!6926 = !DILocation(line: 662, column: 20, scope: !6911)
!6927 = distinct !DISubprogram(name: "set_flags_p3_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$18set_flags_p3_entry17h752fa9da2f2deee4E", scope: !3468, file: !6084, line: 670, type: !6902, scopeLine: 670, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !6928)
!6928 = !{!6929, !6930, !6931, !6932, !6934, !6936}
!6929 = !DILocalVariable(name: "self", arg: 1, scope: !6927, file: !6084, line: 671, type: !6091)
!6930 = !DILocalVariable(name: "page", arg: 2, scope: !6927, file: !6084, line: 672, type: !1011)
!6931 = !DILocalVariable(name: "flags", arg: 3, scope: !6927, file: !6084, line: 673, type: !366)
!6932 = !DILocalVariable(name: "p4", scope: !6933, file: !6084, line: 675, type: !6105, align: 8)
!6933 = distinct !DILexicalBlock(scope: !6927, file: !6084, line: 675, column: 9)
!6934 = !DILocalVariable(name: "p3", scope: !6935, file: !6084, line: 681, type: !590, align: 8)
!6935 = distinct !DILexicalBlock(scope: !6933, file: !6084, line: 681, column: 9)
!6936 = !DILocalVariable(name: "p3_entry", scope: !6937, file: !6084, line: 682, type: !3530, align: 8)
!6937 = distinct !DILexicalBlock(scope: !6935, file: !6084, line: 682, column: 9)
!6938 = !DILocation(line: 671, column: 9, scope: !6927)
!6939 = !DILocation(line: 672, column: 9, scope: !6927)
!6940 = !DILocation(line: 673, column: 9, scope: !6927)
!6941 = !DILocation(line: 675, column: 18, scope: !6927)
!6942 = !DILocation(line: 675, column: 13, scope: !6933)
!6943 = !DILocation(line: 677, column: 12, scope: !6933)
!6944 = !DILocation(line: 677, column: 15, scope: !6933)
!6945 = !DILocation(line: 681, column: 47, scope: !6933)
!6946 = !DILocation(line: 681, column: 33, scope: !6933)
!6947 = !DILocation(line: 681, column: 27, scope: !6933)
!6948 = !DILocation(line: 681, column: 13, scope: !6935)
!6949 = !DILocation(line: 682, column: 32, scope: !6935)
!6950 = !DILocation(line: 682, column: 29, scope: !6935)
!6951 = !DILocation(line: 682, column: 24, scope: !6935)
!6952 = !DILocation(line: 682, column: 13, scope: !6937)
!6953 = !DILocation(line: 684, column: 12, scope: !6937)
!6954 = !DILocation(line: 678, column: 20, scope: !6933)
!6955 = !DILocation(line: 1, column: 1, scope: !6956)
!6956 = !DILexicalBlockFile(scope: !6933, file: !4856, discriminator: 0)
!6957 = !DILocation(line: 691, column: 6, scope: !6927)
!6958 = !DILocation(line: 688, column: 9, scope: !6937)
!6959 = !DILocation(line: 690, column: 12, scope: !6937)
!6960 = !DILocation(line: 690, column: 9, scope: !6937)
!6961 = !DILocation(line: 685, column: 20, scope: !6937)
!6962 = distinct !DISubprogram(name: "set_flags_p2_entry", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$18set_flags_p2_entry17hdc98dd3686c530f4E", scope: !3468, file: !6084, line: 693, type: !6902, scopeLine: 693, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !6963)
!6963 = !{!6964, !6965, !6966, !6967, !6969, !6971, !6973}
!6964 = !DILocalVariable(name: "self", arg: 1, scope: !6962, file: !6084, line: 694, type: !6091)
!6965 = !DILocalVariable(name: "page", arg: 2, scope: !6962, file: !6084, line: 695, type: !1011)
!6966 = !DILocalVariable(name: "flags", arg: 3, scope: !6962, file: !6084, line: 696, type: !366)
!6967 = !DILocalVariable(name: "p4", scope: !6968, file: !6084, line: 698, type: !6105, align: 8)
!6968 = distinct !DILexicalBlock(scope: !6962, file: !6084, line: 698, column: 9)
!6969 = !DILocalVariable(name: "p3", scope: !6970, file: !6084, line: 704, type: !590, align: 8)
!6970 = distinct !DILexicalBlock(scope: !6968, file: !6084, line: 704, column: 9)
!6971 = !DILocalVariable(name: "p2", scope: !6972, file: !6084, line: 710, type: !590, align: 8)
!6972 = distinct !DILexicalBlock(scope: !6970, file: !6084, line: 710, column: 9)
!6973 = !DILocalVariable(name: "p2_entry", scope: !6974, file: !6084, line: 711, type: !3530, align: 8)
!6974 = distinct !DILexicalBlock(scope: !6972, file: !6084, line: 711, column: 9)
!6975 = !DILocation(line: 694, column: 9, scope: !6962)
!6976 = !DILocation(line: 695, column: 9, scope: !6962)
!6977 = !DILocation(line: 696, column: 9, scope: !6962)
!6978 = !DILocation(line: 698, column: 18, scope: !6962)
!6979 = !DILocation(line: 698, column: 13, scope: !6968)
!6980 = !DILocation(line: 700, column: 12, scope: !6968)
!6981 = !DILocation(line: 700, column: 15, scope: !6968)
!6982 = !DILocation(line: 704, column: 47, scope: !6968)
!6983 = !DILocation(line: 704, column: 33, scope: !6968)
!6984 = !DILocation(line: 704, column: 27, scope: !6968)
!6985 = !DILocation(line: 704, column: 13, scope: !6970)
!6986 = !DILocation(line: 706, column: 15, scope: !6970)
!6987 = !DILocation(line: 706, column: 12, scope: !6970)
!6988 = !DILocation(line: 701, column: 20, scope: !6968)
!6989 = !DILocation(line: 1, column: 1, scope: !6990)
!6990 = !DILexicalBlockFile(scope: !6968, file: !4856, discriminator: 0)
!6991 = !DILocation(line: 720, column: 6, scope: !6962)
!6992 = !DILocation(line: 710, column: 47, scope: !6970)
!6993 = !DILocation(line: 710, column: 33, scope: !6970)
!6994 = !DILocation(line: 710, column: 27, scope: !6970)
!6995 = !DILocation(line: 710, column: 13, scope: !6972)
!6996 = !DILocation(line: 711, column: 32, scope: !6972)
!6997 = !DILocation(line: 711, column: 29, scope: !6972)
!6998 = !DILocation(line: 711, column: 24, scope: !6972)
!6999 = !DILocation(line: 711, column: 13, scope: !6974)
!7000 = !DILocation(line: 713, column: 12, scope: !6974)
!7001 = !DILocation(line: 707, column: 20, scope: !6970)
!7002 = !DILocation(line: 1, column: 1, scope: !7003)
!7003 = !DILexicalBlockFile(scope: !6970, file: !4856, discriminator: 0)
!7004 = !DILocation(line: 717, column: 9, scope: !6974)
!7005 = !DILocation(line: 719, column: 12, scope: !6974)
!7006 = !DILocation(line: 719, column: 9, scope: !6974)
!7007 = !DILocation(line: 714, column: 20, scope: !6974)
!7008 = distinct !DISubprogram(name: "translate_page", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$14translate_page17ha45a350684f57f5aE", scope: !3468, file: !6084, line: 722, type: !7009, scopeLine: 722, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !7011)
!7009 = !DISubroutineType(types: !7010)
!7010 = !{!3670, !6309, !1011}
!7011 = !{!7012, !7013, !7014, !7016, !7018, !7020, !7022, !7024, !7026}
!7012 = !DILocalVariable(name: "self", arg: 1, scope: !7008, file: !6084, line: 722, type: !6309)
!7013 = !DILocalVariable(name: "page", arg: 2, scope: !7008, file: !6084, line: 722, type: !1011)
!7014 = !DILocalVariable(name: "p4", scope: !7015, file: !6084, line: 723, type: !589, align: 8)
!7015 = distinct !DILexicalBlock(scope: !7008, file: !6084, line: 723, column: 9)
!7016 = !DILocalVariable(name: "p3", scope: !7017, file: !6084, line: 729, type: !6317, align: 8)
!7017 = distinct !DILexicalBlock(scope: !7015, file: !6084, line: 729, column: 9)
!7018 = !DILocalVariable(name: "p3_entry", scope: !7019, file: !6084, line: 730, type: !73, align: 8)
!7019 = distinct !DILexicalBlock(scope: !7017, file: !6084, line: 730, column: 9)
!7020 = !DILocalVariable(name: "p2", scope: !7021, file: !6084, line: 736, type: !6317, align: 8)
!7021 = distinct !DILexicalBlock(scope: !7019, file: !6084, line: 736, column: 9)
!7022 = !DILocalVariable(name: "p2_entry", scope: !7023, file: !6084, line: 737, type: !73, align: 8)
!7023 = distinct !DILexicalBlock(scope: !7021, file: !6084, line: 737, column: 9)
!7024 = !DILocalVariable(name: "p1", scope: !7025, file: !6084, line: 743, type: !6317, align: 8)
!7025 = distinct !DILexicalBlock(scope: !7023, file: !6084, line: 743, column: 9)
!7026 = !DILocalVariable(name: "p1_entry", scope: !7027, file: !6084, line: 744, type: !73, align: 8)
!7027 = distinct !DILexicalBlock(scope: !7025, file: !6084, line: 744, column: 9)
!7028 = !DILocation(line: 722, column: 23, scope: !7008)
!7029 = !DILocation(line: 722, column: 30, scope: !7008)
!7030 = !DILocation(line: 744, column: 13, scope: !7027)
!7031 = !DILocation(line: 723, column: 18, scope: !7008)
!7032 = !DILocation(line: 723, column: 13, scope: !7015)
!7033 = !DILocation(line: 725, column: 12, scope: !7015)
!7034 = !DILocation(line: 725, column: 15, scope: !7015)
!7035 = !DILocation(line: 729, column: 43, scope: !7015)
!7036 = !DILocation(line: 729, column: 29, scope: !7015)
!7037 = !DILocation(line: 729, column: 27, scope: !7015)
!7038 = !DILocation(line: 729, column: 13, scope: !7017)
!7039 = !DILocation(line: 730, column: 28, scope: !7017)
!7040 = !DILocation(line: 730, column: 25, scope: !7017)
!7041 = !DILocation(line: 730, column: 24, scope: !7017)
!7042 = !DILocation(line: 730, column: 13, scope: !7019)
!7043 = !DILocation(line: 732, column: 12, scope: !7019)
!7044 = !DILocation(line: 726, column: 24, scope: !7015)
!7045 = !DILocation(line: 726, column: 20, scope: !7015)
!7046 = !DILocation(line: 1, column: 1, scope: !7047)
!7047 = !DILexicalBlockFile(scope: !7015, file: !4856, discriminator: 0)
!7048 = !DILocation(line: 752, column: 6, scope: !7008)
!7049 = !DILocation(line: 736, column: 43, scope: !7019)
!7050 = !DILocation(line: 736, column: 29, scope: !7019)
!7051 = !DILocation(line: 736, column: 27, scope: !7019)
!7052 = !DILocation(line: 736, column: 13, scope: !7021)
!7053 = !DILocation(line: 737, column: 28, scope: !7021)
!7054 = !DILocation(line: 737, column: 25, scope: !7021)
!7055 = !DILocation(line: 737, column: 24, scope: !7021)
!7056 = !DILocation(line: 737, column: 13, scope: !7023)
!7057 = !DILocation(line: 739, column: 12, scope: !7023)
!7058 = !DILocation(line: 733, column: 24, scope: !7019)
!7059 = !DILocation(line: 733, column: 20, scope: !7019)
!7060 = !DILocation(line: 1, column: 1, scope: !7061)
!7061 = !DILexicalBlockFile(scope: !7019, file: !4856, discriminator: 0)
!7062 = !DILocation(line: 743, column: 43, scope: !7023)
!7063 = !DILocation(line: 743, column: 29, scope: !7023)
!7064 = !DILocation(line: 743, column: 27, scope: !7023)
!7065 = !DILocation(line: 743, column: 13, scope: !7025)
!7066 = !DILocation(line: 744, column: 28, scope: !7025)
!7067 = !DILocation(line: 744, column: 25, scope: !7025)
!7068 = !DILocation(line: 744, column: 24, scope: !7025)
!7069 = !DILocation(line: 746, column: 12, scope: !7027)
!7070 = !DILocation(line: 740, column: 24, scope: !7023)
!7071 = !DILocation(line: 740, column: 20, scope: !7023)
!7072 = !DILocation(line: 1, column: 1, scope: !7073)
!7073 = !DILexicalBlockFile(scope: !7023, file: !4856, discriminator: 0)
!7074 = !DILocation(line: 750, column: 39, scope: !7027)
!7075 = !DILocation(line: 750, column: 9, scope: !7027)
!7076 = !DILocation(line: 751, column: 22, scope: !7027)
!7077 = !DILocation(line: 747, column: 24, scope: !7027)
!7078 = !DILocation(line: 747, column: 20, scope: !7027)
!7079 = distinct !DISubprogram(name: "{closure#0}", linkageName: "_ZN189_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Mapper$LT$x86_64..structures..paging..page..Size4KiB$GT$$GT$14translate_page28_$u7b$$u7b$closure$u7d$$u7d$17ha42e8a3b4a3bc279E", scope: !3685, file: !6084, line: 751, type: !7080, scopeLine: 751, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !7082)
!7080 = !DISubroutineType(types: !7081)
!7081 = !{!3330, !3684, !3312}
!7082 = !{!7083, !7084}
!7083 = !DILocalVariable(name: "p1_entry", scope: !7079, file: !6084, line: 744, type: !73, align: 8)
!7084 = !DILocalVariable(arg: 2, scope: !7079, file: !6084, line: 751, type: !3312)
!7085 = !DILocation(line: 744, column: 13, scope: !7079)
!7086 = !DILocation(line: 751, column: 23, scope: !7079)
!7087 = !DILocation(line: 751, column: 78, scope: !7079)
!7088 = !DILocation(line: 751, column: 42, scope: !7079)
!7089 = !DILocation(line: 751, column: 94, scope: !7079)
!7090 = distinct !DISubprogram(name: "translate", linkageName: "_ZN142_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$x86_64..structures..paging..mapper..Translate$GT$9translate17h0d0e2e8b259d5856E", scope: !7091, file: !6084, line: 757, type: !7092, scopeLine: 757, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !7111)
!7091 = !DINamespace(name: "{impl#4}", scope: !810)
!7092 = !DISubroutineType(types: !7093)
!7093 = !{!7094, !6309, !45}
!7094 = !DICompositeType(tag: DW_TAG_structure_type, name: "TranslateResult", scope: !326, file: !2, size: 256, align: 64, elements: !7095, templateParams: !25, identifier: "b6613cfe98a7fef39e2805bf861586f5")
!7095 = !{!7096}
!7096 = !DICompositeType(tag: DW_TAG_variant_part, scope: !7094, file: !2, size: 256, align: 64, elements: !7097, templateParams: !25, identifier: "c3039fa21037de12b625bbabbc268d09", discriminator: !7110)
!7097 = !{!7098, !7104, !7106}
!7098 = !DIDerivedType(tag: DW_TAG_member, name: "Mapped", scope: !7096, file: !2, baseType: !7099, size: 256, align: 64)
!7099 = !DICompositeType(tag: DW_TAG_structure_type, name: "Mapped", scope: !7094, file: !2, size: 256, align: 64, elements: !7100, templateParams: !25, identifier: "489e3cf3686b698f4a39b9e1c5187e92")
!7100 = !{!7101, !7102, !7103}
!7101 = !DIDerivedType(tag: DW_TAG_member, name: "frame", scope: !7099, file: !2, baseType: !656, size: 128, align: 64)
!7102 = !DIDerivedType(tag: DW_TAG_member, name: "offset", scope: !7099, file: !2, baseType: !49, size: 64, align: 64, offset: 128)
!7103 = !DIDerivedType(tag: DW_TAG_member, name: "flags", scope: !7099, file: !2, baseType: !366, size: 64, align: 64, offset: 192)
!7104 = !DIDerivedType(tag: DW_TAG_member, name: "NotMapped", scope: !7096, file: !2, baseType: !7105, size: 256, align: 64, extraData: i64 3)
!7105 = !DICompositeType(tag: DW_TAG_structure_type, name: "NotMapped", scope: !7094, file: !2, size: 256, align: 64, elements: !25, identifier: "a2a6074ff9dffb3171fc5b51047ec6d8")
!7106 = !DIDerivedType(tag: DW_TAG_member, name: "InvalidFrameAddress", scope: !7096, file: !2, baseType: !7107, size: 256, align: 64, extraData: i64 4)
!7107 = !DICompositeType(tag: DW_TAG_structure_type, name: "InvalidFrameAddress", scope: !7094, file: !2, size: 256, align: 64, elements: !7108, templateParams: !25, identifier: "37ef84e257ae502a7e476fd8e83b9fd7")
!7108 = !{!7109}
!7109 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !7107, file: !2, baseType: !355, size: 64, align: 64, offset: 64)
!7110 = !DIDerivedType(tag: DW_TAG_member, scope: !7094, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!7111 = !{!7112, !7113, !7114, !7116, !7118, !7120, !7122, !7124, !7126, !7128, !7130, !7132, !7134, !7136, !7138, !7140, !7142, !7144, !7146, !7148, !7150, !7152, !7154}
!7112 = !DILocalVariable(name: "self", arg: 1, scope: !7090, file: !6084, line: 757, type: !6309)
!7113 = !DILocalVariable(name: "addr", arg: 2, scope: !7090, file: !6084, line: 757, type: !45)
!7114 = !DILocalVariable(name: "page", scope: !7115, file: !6084, line: 758, type: !1011, align: 8)
!7115 = distinct !DILexicalBlock(scope: !7090, file: !6084, line: 758, column: 9)
!7116 = !DILocalVariable(name: "p4", scope: !7117, file: !6084, line: 760, type: !589, align: 8)
!7117 = distinct !DILexicalBlock(scope: !7115, file: !6084, line: 760, column: 9)
!7118 = !DILocalVariable(name: "p4_entry", scope: !7119, file: !6084, line: 761, type: !73, align: 8)
!7119 = distinct !DILexicalBlock(scope: !7117, file: !6084, line: 761, column: 9)
!7120 = !DILocalVariable(name: "p3", scope: !7121, file: !6084, line: 769, type: !6317, align: 8)
!7121 = distinct !DILexicalBlock(scope: !7119, file: !6084, line: 769, column: 9)
!7122 = !DILocalVariable(name: "p3_entry", scope: !7123, file: !6084, line: 770, type: !73, align: 8)
!7123 = distinct !DILexicalBlock(scope: !7121, file: !6084, line: 770, column: 9)
!7124 = !DILocalVariable(name: "entry", scope: !7125, file: !6084, line: 775, type: !73, align: 8)
!7125 = distinct !DILexicalBlock(scope: !7123, file: !6084, line: 775, column: 13)
!7126 = !DILocalVariable(name: "frame", scope: !7127, file: !6084, line: 776, type: !698, align: 8)
!7127 = distinct !DILexicalBlock(scope: !7125, file: !6084, line: 776, column: 13)
!7128 = !DILocalVariable(name: "offset", scope: !7129, file: !6084, line: 777, type: !49, align: 8)
!7129 = distinct !DILexicalBlock(scope: !7127, file: !6084, line: 777, column: 13)
!7130 = !DILocalVariable(name: "flags", scope: !7131, file: !6084, line: 778, type: !366, align: 8)
!7131 = distinct !DILexicalBlock(scope: !7129, file: !6084, line: 778, column: 13)
!7132 = !DILocalVariable(name: "p2", scope: !7133, file: !6084, line: 786, type: !6317, align: 8)
!7133 = distinct !DILexicalBlock(scope: !7123, file: !6084, line: 786, column: 9)
!7134 = !DILocalVariable(name: "p2_entry", scope: !7135, file: !6084, line: 787, type: !73, align: 8)
!7135 = distinct !DILexicalBlock(scope: !7133, file: !6084, line: 787, column: 9)
!7136 = !DILocalVariable(name: "entry", scope: !7137, file: !6084, line: 792, type: !73, align: 8)
!7137 = distinct !DILexicalBlock(scope: !7135, file: !6084, line: 792, column: 13)
!7138 = !DILocalVariable(name: "frame", scope: !7139, file: !6084, line: 793, type: !682, align: 8)
!7139 = distinct !DILexicalBlock(scope: !7137, file: !6084, line: 793, column: 13)
!7140 = !DILocalVariable(name: "offset", scope: !7141, file: !6084, line: 794, type: !49, align: 8)
!7141 = distinct !DILexicalBlock(scope: !7139, file: !6084, line: 794, column: 13)
!7142 = !DILocalVariable(name: "flags", scope: !7143, file: !6084, line: 795, type: !366, align: 8)
!7143 = distinct !DILexicalBlock(scope: !7141, file: !6084, line: 795, column: 13)
!7144 = !DILocalVariable(name: "p1", scope: !7145, file: !6084, line: 803, type: !6317, align: 8)
!7145 = distinct !DILexicalBlock(scope: !7135, file: !6084, line: 803, column: 9)
!7146 = !DILocalVariable(name: "p1_entry", scope: !7147, file: !6084, line: 804, type: !73, align: 8)
!7147 = distinct !DILexicalBlock(scope: !7145, file: !6084, line: 804, column: 9)
!7148 = !DILocalVariable(name: "frame", scope: !7149, file: !6084, line: 812, type: !664, align: 8)
!7149 = distinct !DILexicalBlock(scope: !7147, file: !6084, line: 812, column: 9)
!7150 = !DILocalVariable(name: "frame", scope: !7151, file: !6084, line: 813, type: !664, align: 8)
!7151 = distinct !DILexicalBlock(scope: !7147, file: !6084, line: 813, column: 13)
!7152 = !DILocalVariable(name: "offset", scope: !7153, file: !6084, line: 816, type: !49, align: 8)
!7153 = distinct !DILexicalBlock(scope: !7149, file: !6084, line: 816, column: 9)
!7154 = !DILocalVariable(name: "flags", scope: !7155, file: !6084, line: 817, type: !366, align: 8)
!7155 = distinct !DILexicalBlock(scope: !7153, file: !6084, line: 817, column: 9)
!7156 = !DILocation(line: 757, column: 18, scope: !7090)
!7157 = !DILocation(line: 757, column: 25, scope: !7090)
!7158 = !DILocation(line: 758, column: 13, scope: !7115)
!7159 = !DILocation(line: 776, column: 17, scope: !7127)
!7160 = !DILocation(line: 793, column: 17, scope: !7139)
!7161 = !DILocation(line: 812, column: 13, scope: !7149)
!7162 = !DILocation(line: 813, column: 16, scope: !7151)
!7163 = !DILocation(line: 758, column: 20, scope: !7090)
!7164 = !DILocation(line: 760, column: 18, scope: !7115)
!7165 = !DILocation(line: 760, column: 13, scope: !7117)
!7166 = !DILocation(line: 761, column: 25, scope: !7117)
!7167 = !DILocation(line: 761, column: 28, scope: !7117)
!7168 = !DILocation(line: 761, column: 24, scope: !7117)
!7169 = !DILocation(line: 761, column: 13, scope: !7119)
!7170 = !DILocation(line: 762, column: 12, scope: !7119)
!7171 = !DILocation(line: 765, column: 12, scope: !7119)
!7172 = !DILocation(line: 763, column: 20, scope: !7119)
!7173 = !DILocation(line: 1, column: 1, scope: !7174)
!7174 = !DILexicalBlockFile(scope: !7119, file: !4856, discriminator: 0)
!7175 = !DILocation(line: 823, column: 6, scope: !7090)
!7176 = !DILocation(line: 769, column: 37, scope: !7119)
!7177 = !DILocation(line: 769, column: 43, scope: !7119)
!7178 = !DILocation(line: 769, column: 29, scope: !7119)
!7179 = !DILocation(line: 769, column: 27, scope: !7119)
!7180 = !DILocation(line: 769, column: 13, scope: !7121)
!7181 = !DILocation(line: 770, column: 28, scope: !7121)
!7182 = !DILocation(line: 770, column: 25, scope: !7121)
!7183 = !DILocation(line: 770, column: 24, scope: !7121)
!7184 = !DILocation(line: 770, column: 13, scope: !7123)
!7185 = !DILocation(line: 771, column: 12, scope: !7123)
!7186 = !DILocation(line: 766, column: 13, scope: !7119)
!7187 = !DILocation(line: 774, column: 12, scope: !7123)
!7188 = !DILocation(line: 772, column: 20, scope: !7123)
!7189 = !DILocation(line: 1, column: 1, scope: !7190)
!7190 = !DILexicalBlockFile(scope: !7123, file: !4856, discriminator: 0)
!7191 = !DILocation(line: 786, column: 37, scope: !7123)
!7192 = !DILocation(line: 786, column: 43, scope: !7123)
!7193 = !DILocation(line: 786, column: 29, scope: !7123)
!7194 = !DILocation(line: 786, column: 27, scope: !7123)
!7195 = !DILocation(line: 786, column: 13, scope: !7133)
!7196 = !DILocation(line: 787, column: 28, scope: !7133)
!7197 = !DILocation(line: 787, column: 25, scope: !7133)
!7198 = !DILocation(line: 787, column: 24, scope: !7133)
!7199 = !DILocation(line: 787, column: 13, scope: !7135)
!7200 = !DILocation(line: 788, column: 12, scope: !7135)
!7201 = !DILocation(line: 775, column: 29, scope: !7123)
!7202 = !DILocation(line: 775, column: 26, scope: !7123)
!7203 = !DILocation(line: 775, column: 25, scope: !7123)
!7204 = !DILocation(line: 775, column: 17, scope: !7125)
!7205 = !DILocation(line: 776, column: 55, scope: !7125)
!7206 = !DILocation(line: 776, column: 25, scope: !7125)
!7207 = !DILocation(line: 777, column: 26, scope: !7127)
!7208 = !DILocation(line: 777, column: 17, scope: !7129)
!7209 = !DILocation(line: 778, column: 25, scope: !7129)
!7210 = !DILocation(line: 778, column: 17, scope: !7131)
!7211 = !DILocation(line: 780, column: 46, scope: !7131)
!7212 = !DILocation(line: 780, column: 24, scope: !7131)
!7213 = !DILocation(line: 779, column: 20, scope: !7131)
!7214 = !DILocation(line: 791, column: 12, scope: !7135)
!7215 = !DILocation(line: 789, column: 20, scope: !7135)
!7216 = !DILocation(line: 1, column: 1, scope: !7217)
!7217 = !DILexicalBlockFile(scope: !7135, file: !4856, discriminator: 0)
!7218 = !DILocation(line: 803, column: 37, scope: !7135)
!7219 = !DILocation(line: 803, column: 43, scope: !7135)
!7220 = !DILocation(line: 803, column: 29, scope: !7135)
!7221 = !DILocation(line: 803, column: 27, scope: !7135)
!7222 = !DILocation(line: 803, column: 13, scope: !7145)
!7223 = !DILocation(line: 804, column: 28, scope: !7145)
!7224 = !DILocation(line: 804, column: 25, scope: !7145)
!7225 = !DILocation(line: 804, column: 24, scope: !7145)
!7226 = !DILocation(line: 804, column: 13, scope: !7147)
!7227 = !DILocation(line: 805, column: 12, scope: !7147)
!7228 = !DILocation(line: 792, column: 29, scope: !7135)
!7229 = !DILocation(line: 792, column: 26, scope: !7135)
!7230 = !DILocation(line: 792, column: 25, scope: !7135)
!7231 = !DILocation(line: 792, column: 17, scope: !7137)
!7232 = !DILocation(line: 793, column: 55, scope: !7137)
!7233 = !DILocation(line: 793, column: 25, scope: !7137)
!7234 = !DILocation(line: 794, column: 26, scope: !7139)
!7235 = !DILocation(line: 794, column: 17, scope: !7141)
!7236 = !DILocation(line: 795, column: 25, scope: !7141)
!7237 = !DILocation(line: 795, column: 17, scope: !7143)
!7238 = !DILocation(line: 797, column: 46, scope: !7143)
!7239 = !DILocation(line: 797, column: 24, scope: !7143)
!7240 = !DILocation(line: 796, column: 20, scope: !7143)
!7241 = !DILocation(line: 808, column: 12, scope: !7147)
!7242 = !DILocation(line: 806, column: 20, scope: !7147)
!7243 = !DILocation(line: 1, column: 1, scope: !7244)
!7244 = !DILexicalBlockFile(scope: !7147, file: !4856, discriminator: 0)
!7245 = !DILocation(line: 812, column: 57, scope: !7147)
!7246 = !DILocation(line: 812, column: 27, scope: !7147)
!7247 = !DILocation(line: 812, column: 21, scope: !7147)
!7248 = !DILocation(line: 809, column: 13, scope: !7147)
!7249 = !DILocation(line: 813, column: 16, scope: !7147)
!7250 = !DILocation(line: 816, column: 32, scope: !7149)
!7251 = !DILocation(line: 816, column: 22, scope: !7149)
!7252 = !DILocation(line: 816, column: 13, scope: !7153)
!7253 = !DILocation(line: 817, column: 21, scope: !7153)
!7254 = !DILocation(line: 817, column: 13, scope: !7155)
!7255 = !DILocation(line: 819, column: 20, scope: !7155)
!7256 = !DILocation(line: 818, column: 9, scope: !7155)
!7257 = !DILocation(line: 814, column: 83, scope: !7147)
!7258 = !DILocation(line: 814, column: 46, scope: !7147)
!7259 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN113_$LT$x86_64..structures..paging..mapper..recursive_page_table..InvalidPageTable$u20$as$u20$core..fmt..Display$GT$3fmt17h13c33535365dbc5bE", scope: !7260, file: !6084, line: 936, type: !7261, scopeLine: 936, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !7264)
!7260 = !DINamespace(name: "{impl#6}", scope: !810)
!7261 = !DISubroutineType(types: !7262)
!7262 = !{!192, !7263, !210}
!7263 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::recursive_page_table::InvalidPageTable", baseType: !809, size: 64, align: 64, dwarfAddressSpace: 0)
!7264 = !{!7265, !7266}
!7265 = !DILocalVariable(name: "self", arg: 1, scope: !7259, file: !6084, line: 936, type: !7263)
!7266 = !DILocalVariable(name: "f", arg: 2, scope: !7259, file: !6084, line: 936, type: !210)
!7267 = !DILocation(line: 936, column: 12, scope: !7259)
!7268 = !DILocation(line: 936, column: 19, scope: !7259)
!7269 = !DILocation(line: 937, column: 15, scope: !7259)
!7270 = !DILocation(line: 937, column: 9, scope: !7259)
!7271 = !DILocation(line: 939, column: 17, scope: !7259)
!7272 = !DILocation(line: 941, column: 44, scope: !7259)
!7273 = !DILocation(line: 943, column: 6, scope: !7259)
!7274 = distinct !DISubprogram(name: "p3_ptr<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h212e2b0b432df875E", scope: !810, file: !6084, line: 947, type: !7275, scopeLine: 947, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !7277)
!7275 = !DISubroutineType(types: !7276)
!7276 = !{!4691, !874, !636}
!7277 = !{!7278, !7279}
!7278 = !DILocalVariable(name: "page", arg: 1, scope: !7274, file: !6084, line: 947, type: !874)
!7279 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7274, file: !6084, line: 947, type: !636)
!7280 = !DILocation(line: 947, column: 24, scope: !7274)
!7281 = !DILocation(line: 947, column: 39, scope: !7274)
!7282 = !DILocation(line: 948, column: 5, scope: !7274)
!7283 = !DILocation(line: 949, column: 2, scope: !7274)
!7284 = distinct !DISubprogram(name: "p3_ptr<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h543ffabe9b4b3cb8E", scope: !810, file: !6084, line: 947, type: !7285, scopeLine: 947, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !708, retainedNodes: !7287)
!7285 = !DISubroutineType(types: !7286)
!7286 = !{!4691, !968, !636}
!7287 = !{!7288, !7289}
!7288 = !DILocalVariable(name: "page", arg: 1, scope: !7284, file: !6084, line: 947, type: !968)
!7289 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7284, file: !6084, line: 947, type: !636)
!7290 = !DILocation(line: 947, column: 24, scope: !7284)
!7291 = !DILocation(line: 947, column: 39, scope: !7284)
!7292 = !DILocation(line: 948, column: 5, scope: !7284)
!7293 = !DILocation(line: 949, column: 2, scope: !7284)
!7294 = distinct !DISubprogram(name: "p3_ptr<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table6p3_ptr17h72c97573a7f17464E", scope: !810, file: !6084, line: 947, type: !7295, scopeLine: 947, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !7297)
!7295 = !DISubroutineType(types: !7296)
!7296 = !{!4691, !1011, !636}
!7297 = !{!7298, !7299}
!7298 = !DILocalVariable(name: "page", arg: 1, scope: !7294, file: !6084, line: 947, type: !1011)
!7299 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7294, file: !6084, line: 947, type: !636)
!7300 = !DILocation(line: 947, column: 24, scope: !7294)
!7301 = !DILocation(line: 947, column: 39, scope: !7294)
!7302 = !DILocation(line: 948, column: 5, scope: !7294)
!7303 = !DILocation(line: 949, column: 2, scope: !7294)
!7304 = distinct !DISubprogram(name: "p3_page<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17h420d2543dae4e949E", scope: !810, file: !6084, line: 952, type: !7305, scopeLine: 952, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !7307)
!7305 = !DISubroutineType(types: !7306)
!7306 = !{!1011, !1011, !636}
!7307 = !{!7308, !7309}
!7308 = !DILocalVariable(name: "page", arg: 1, scope: !7304, file: !6084, line: 952, type: !1011)
!7309 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7304, file: !6084, line: 952, type: !636)
!7310 = !DILocation(line: 952, column: 25, scope: !7304)
!7311 = !DILocation(line: 952, column: 40, scope: !7304)
!7312 = !DILocation(line: 957, column: 9, scope: !7304)
!7313 = !DILocation(line: 953, column: 5, scope: !7304)
!7314 = !DILocation(line: 959, column: 2, scope: !7304)
!7315 = distinct !DISubprogram(name: "p3_page<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17hc865e0192b31a534E", scope: !810, file: !6084, line: 952, type: !7316, scopeLine: 952, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !708, retainedNodes: !7318)
!7316 = !DISubroutineType(types: !7317)
!7317 = !{!1011, !968, !636}
!7318 = !{!7319, !7320}
!7319 = !DILocalVariable(name: "page", arg: 1, scope: !7315, file: !6084, line: 952, type: !968)
!7320 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7315, file: !6084, line: 952, type: !636)
!7321 = !DILocation(line: 952, column: 25, scope: !7315)
!7322 = !DILocation(line: 952, column: 40, scope: !7315)
!7323 = !DILocation(line: 957, column: 9, scope: !7315)
!7324 = !DILocation(line: 953, column: 5, scope: !7315)
!7325 = !DILocation(line: 959, column: 2, scope: !7315)
!7326 = distinct !DISubprogram(name: "p3_page<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table7p3_page17hd95a69f985422ac6E", scope: !810, file: !6084, line: 952, type: !7327, scopeLine: 952, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !7329)
!7327 = !DISubroutineType(types: !7328)
!7328 = !{!1011, !874, !636}
!7329 = !{!7330, !7331}
!7330 = !DILocalVariable(name: "page", arg: 1, scope: !7326, file: !6084, line: 952, type: !874)
!7331 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7326, file: !6084, line: 952, type: !636)
!7332 = !DILocation(line: 952, column: 25, scope: !7326)
!7333 = !DILocation(line: 952, column: 40, scope: !7326)
!7334 = !DILocation(line: 957, column: 9, scope: !7326)
!7335 = !DILocation(line: 953, column: 5, scope: !7326)
!7336 = !DILocation(line: 959, column: 2, scope: !7326)
!7337 = distinct !DISubprogram(name: "p2_ptr<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h336c2e8c4c3c3b0dE", scope: !810, file: !6084, line: 962, type: !7275, scopeLine: 962, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !7338)
!7338 = !{!7339, !7340}
!7339 = !DILocalVariable(name: "page", arg: 1, scope: !7337, file: !6084, line: 962, type: !874)
!7340 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7337, file: !6084, line: 962, type: !636)
!7341 = !DILocation(line: 962, column: 32, scope: !7337)
!7342 = !DILocation(line: 962, column: 47, scope: !7337)
!7343 = !DILocation(line: 963, column: 5, scope: !7337)
!7344 = !DILocation(line: 964, column: 2, scope: !7337)
!7345 = distinct !DISubprogram(name: "p2_ptr<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table6p2_ptr17h692c119c2d3a4ca4E", scope: !810, file: !6084, line: 962, type: !7295, scopeLine: 962, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !7346)
!7346 = !{!7347, !7348}
!7347 = !DILocalVariable(name: "page", arg: 1, scope: !7345, file: !6084, line: 962, type: !1011)
!7348 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7345, file: !6084, line: 962, type: !636)
!7349 = !DILocation(line: 962, column: 32, scope: !7345)
!7350 = !DILocation(line: 962, column: 47, scope: !7345)
!7351 = !DILocation(line: 963, column: 5, scope: !7345)
!7352 = !DILocation(line: 964, column: 2, scope: !7345)
!7353 = distinct !DISubprogram(name: "p2_page<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table7p2_page17h0093fa24f01c3bf4E", scope: !810, file: !6084, line: 967, type: !7327, scopeLine: 967, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !7354)
!7354 = !{!7355, !7356}
!7355 = !DILocalVariable(name: "page", arg: 1, scope: !7353, file: !6084, line: 967, type: !874)
!7356 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7353, file: !6084, line: 967, type: !636)
!7357 = !DILocation(line: 967, column: 33, scope: !7353)
!7358 = !DILocation(line: 967, column: 48, scope: !7353)
!7359 = !DILocation(line: 971, column: 9, scope: !7353)
!7360 = !DILocation(line: 972, column: 9, scope: !7353)
!7361 = !DILocation(line: 968, column: 5, scope: !7353)
!7362 = !DILocation(line: 974, column: 2, scope: !7353)
!7363 = distinct !DISubprogram(name: "p2_page<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table7p2_page17he9e851cb6310d31cE", scope: !810, file: !6084, line: 967, type: !7305, scopeLine: 967, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !7364)
!7364 = !{!7365, !7366}
!7365 = !DILocalVariable(name: "page", arg: 1, scope: !7363, file: !6084, line: 967, type: !1011)
!7366 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7363, file: !6084, line: 967, type: !636)
!7367 = !DILocation(line: 967, column: 33, scope: !7363)
!7368 = !DILocation(line: 967, column: 48, scope: !7363)
!7369 = !DILocation(line: 971, column: 9, scope: !7363)
!7370 = !DILocation(line: 972, column: 9, scope: !7363)
!7371 = !DILocation(line: 968, column: 5, scope: !7363)
!7372 = !DILocation(line: 974, column: 2, scope: !7363)
!7373 = distinct !DISubprogram(name: "p1_ptr", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table6p1_ptr17he7d93dec93fab7b3E", scope: !810, file: !6084, line: 977, type: !7295, scopeLine: 977, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !7374)
!7374 = !{!7375, !7376}
!7375 = !DILocalVariable(name: "page", arg: 1, scope: !7373, file: !6084, line: 977, type: !1011)
!7376 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7373, file: !6084, line: 977, type: !636)
!7377 = !DILocation(line: 977, column: 11, scope: !7373)
!7378 = !DILocation(line: 977, column: 33, scope: !7373)
!7379 = !DILocation(line: 978, column: 5, scope: !7373)
!7380 = !DILocation(line: 979, column: 2, scope: !7373)
!7381 = distinct !DISubprogram(name: "p1_page", linkageName: "_ZN6x86_6410structures6paging6mapper20recursive_page_table7p1_page17h672e677a804ae783E", scope: !810, file: !6084, line: 982, type: !7305, scopeLine: 982, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !7382)
!7382 = !{!7383, !7384}
!7383 = !DILocalVariable(name: "page", arg: 1, scope: !7381, file: !6084, line: 982, type: !1011)
!7384 = !DILocalVariable(name: "recursive_index", arg: 2, scope: !7381, file: !6084, line: 982, type: !636)
!7385 = !DILocation(line: 982, column: 12, scope: !7381)
!7386 = !DILocation(line: 982, column: 34, scope: !7381)
!7387 = !DILocation(line: 985, column: 9, scope: !7381)
!7388 = !DILocation(line: 986, column: 9, scope: !7381)
!7389 = !DILocation(line: 987, column: 9, scope: !7381)
!7390 = !DILocation(line: 983, column: 5, scope: !7381)
!7391 = !DILocation(line: 989, column: 2, scope: !7381)
!7392 = distinct !DISubprogram(name: "start_address", linkageName: "_ZN6x86_6410structures6paging6mapper11MappedFrame13start_address17h5310aa514a0ecf46E", scope: !656, file: !327, line: 91, type: !7393, scopeLine: 91, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !7396)
!7393 = !DISubroutineType(types: !7394)
!7394 = !{!355, !7395}
!7395 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::MappedFrame", baseType: !656, size: 64, align: 64, dwarfAddressSpace: 0)
!7396 = !{!7397, !7398, !7400, !7402}
!7397 = !DILocalVariable(name: "self", arg: 1, scope: !7392, file: !327, line: 91, type: !7395)
!7398 = !DILocalVariable(name: "frame", scope: !7399, file: !327, line: 93, type: !746, align: 8)
!7399 = distinct !DILexicalBlock(scope: !7392, file: !327, line: 93, column: 13)
!7400 = !DILocalVariable(name: "frame", scope: !7401, file: !327, line: 94, type: !737, align: 8)
!7401 = distinct !DILexicalBlock(scope: !7392, file: !327, line: 94, column: 13)
!7402 = !DILocalVariable(name: "frame", scope: !7403, file: !327, line: 95, type: !728, align: 8)
!7403 = distinct !DILexicalBlock(scope: !7392, file: !327, line: 95, column: 13)
!7404 = !DILocation(line: 91, column: 32, scope: !7392)
!7405 = !DILocation(line: 92, column: 15, scope: !7392)
!7406 = !DILocation(line: 92, column: 9, scope: !7392)
!7407 = !DILocation(line: 93, column: 35, scope: !7392)
!7408 = !DILocation(line: 93, column: 35, scope: !7399)
!7409 = !DILocation(line: 93, column: 45, scope: !7399)
!7410 = !DILocation(line: 93, column: 63, scope: !7392)
!7411 = !DILocation(line: 94, column: 35, scope: !7392)
!7412 = !DILocation(line: 94, column: 35, scope: !7401)
!7413 = !DILocation(line: 94, column: 45, scope: !7401)
!7414 = !DILocation(line: 94, column: 63, scope: !7392)
!7415 = !DILocation(line: 95, column: 35, scope: !7392)
!7416 = !DILocation(line: 95, column: 35, scope: !7403)
!7417 = !DILocation(line: 95, column: 45, scope: !7403)
!7418 = !DILocation(line: 95, column: 63, scope: !7392)
!7419 = !DILocation(line: 97, column: 6, scope: !7392)
!7420 = distinct !DISubprogram(name: "size", linkageName: "_ZN6x86_6410structures6paging6mapper11MappedFrame4size17h69694cd49c4f49d6E", scope: !656, file: !327, line: 100, type: !7421, scopeLine: 100, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !7423)
!7421 = !DISubroutineType(types: !7422)
!7422 = !{!49, !7395}
!7423 = !{!7424}
!7424 = !DILocalVariable(name: "self", arg: 1, scope: !7420, file: !327, line: 100, type: !7395)
!7425 = !DILocation(line: 100, column: 23, scope: !7420)
!7426 = !DILocation(line: 101, column: 15, scope: !7420)
!7427 = !DILocation(line: 101, column: 9, scope: !7420)
!7428 = !DILocation(line: 102, column: 41, scope: !7420)
!7429 = !DILocation(line: 103, column: 41, scope: !7420)
!7430 = !DILocation(line: 104, column: 41, scope: !7420)
!7431 = !DILocation(line: 106, column: 6, scope: !7420)
!7432 = distinct !DISubprogram(name: "new<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h45fb15a8ed6006ceE", scope: !871, file: !327, line: 392, type: !7433, scopeLine: 392, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !7435)
!7433 = !DISubroutineType(types: !7434)
!7434 = !{!871, !874}
!7435 = !{!7436}
!7436 = !DILocalVariable(name: "page", arg: 1, scope: !7432, file: !327, line: 392, type: !874)
!7437 = !DILocation(line: 392, column: 16, scope: !7432)
!7438 = !DILocation(line: 393, column: 9, scope: !7432)
!7439 = !DILocation(line: 394, column: 6, scope: !7432)
!7440 = distinct !DISubprogram(name: "new<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h5acb0f34be2ee681E", scope: !965, file: !327, line: 392, type: !7441, scopeLine: 392, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !708, retainedNodes: !7443)
!7441 = !DISubroutineType(types: !7442)
!7442 = !{!965, !968}
!7443 = !{!7444}
!7444 = !DILocalVariable(name: "page", arg: 1, scope: !7440, file: !327, line: 392, type: !968)
!7445 = !DILocation(line: 392, column: 16, scope: !7440)
!7446 = !DILocation(line: 393, column: 9, scope: !7440)
!7447 = !DILocation(line: 394, column: 6, scope: !7440)
!7448 = distinct !DISubprogram(name: "new<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging6mapper20MapperFlush$LT$S$GT$3new17h9dd4a15f34bfb265E", scope: !1008, file: !327, line: 392, type: !7449, scopeLine: 392, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !7451)
!7449 = !DISubroutineType(types: !7450)
!7450 = !{!1008, !1011}
!7451 = !{!7452}
!7452 = !DILocalVariable(name: "page", arg: 1, scope: !7448, file: !327, line: 392, type: !1011)
!7453 = !DILocation(line: 392, column: 16, scope: !7448)
!7454 = !DILocation(line: 393, column: 9, scope: !7448)
!7455 = !DILocation(line: 394, column: 6, scope: !7448)
!7456 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_6410structures6paging6mapper14MapperFlushAll3new17hfa78995c592288f6E", scope: !6255, file: !327, line: 423, type: !5093, scopeLine: 423, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !25)
!7457 = !DILocation(line: 425, column: 6, scope: !7456)
!7458 = distinct !DISubprogram(name: "containing_address<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$18containing_address17hffdbb52723a4845fE", scope: !1011, file: !7459, line: 96, type: !7460, scopeLine: 96, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !7462)
!7459 = !DIFile(filename: "src/structures/paging/page.rs", directory: "/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "a1d00fa70d5e3cd02cbe162e5958cade")
!7460 = !DISubroutineType(types: !7461)
!7461 = !{!1011, !45}
!7462 = !{!7463}
!7463 = !DILocalVariable(name: "address", arg: 1, scope: !7458, file: !7459, line: 96, type: !45)
!7464 = !DILocation(line: 96, column: 31, scope: !7458)
!7465 = !DILocation(line: 98, column: 28, scope: !7458)
!7466 = !DILocation(line: 97, column: 9, scope: !7458)
!7467 = !DILocation(line: 101, column: 6, scope: !7458)
!7468 = distinct !DISubprogram(name: "from_page_table_indices", linkageName: "_ZN6x86_6410structures6paging4page4Page23from_page_table_indices17h211fe6de1ffafb32E", scope: !1011, file: !7459, line: 199, type: !7469, scopeLine: 199, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !7471)
!7469 = !DISubroutineType(types: !7470)
!7470 = !{!1011, !636, !636, !636, !636}
!7471 = !{!7472, !7473, !7474, !7475, !7476}
!7472 = !DILocalVariable(name: "p4_index", arg: 1, scope: !7468, file: !7459, line: 200, type: !636)
!7473 = !DILocalVariable(name: "p3_index", arg: 2, scope: !7468, file: !7459, line: 201, type: !636)
!7474 = !DILocalVariable(name: "p2_index", arg: 3, scope: !7468, file: !7459, line: 202, type: !636)
!7475 = !DILocalVariable(name: "p1_index", arg: 4, scope: !7468, file: !7459, line: 203, type: !636)
!7476 = !DILocalVariable(name: "addr", scope: !7477, file: !7459, line: 207, type: !49, align: 8)
!7477 = distinct !DILexicalBlock(scope: !7468, file: !7459, line: 207, column: 9)
!7478 = !DILocation(line: 200, column: 9, scope: !7468)
!7479 = !DILocation(line: 201, column: 9, scope: !7468)
!7480 = !DILocation(line: 202, column: 9, scope: !7468)
!7481 = !DILocation(line: 203, column: 9, scope: !7468)
!7482 = !DILocation(line: 207, column: 13, scope: !7477)
!7483 = !DILocation(line: 207, column: 24, scope: !7468)
!7484 = !DILocation(line: 208, column: 23, scope: !7477)
!7485 = !DILocation(line: 208, column: 31, scope: !7477)
!7486 = !DILocation(line: 208, column: 9, scope: !7477)
!7487 = !DILocation(line: 209, column: 23, scope: !7477)
!7488 = !DILocation(line: 209, column: 31, scope: !7477)
!7489 = !DILocation(line: 209, column: 9, scope: !7477)
!7490 = !DILocation(line: 210, column: 23, scope: !7477)
!7491 = !DILocation(line: 210, column: 31, scope: !7477)
!7492 = !DILocation(line: 210, column: 9, scope: !7477)
!7493 = !DILocation(line: 211, column: 23, scope: !7477)
!7494 = !DILocation(line: 211, column: 31, scope: !7477)
!7495 = !DILocation(line: 211, column: 9, scope: !7477)
!7496 = !DILocation(line: 212, column: 48, scope: !7477)
!7497 = !DILocation(line: 212, column: 34, scope: !7477)
!7498 = !DILocation(line: 212, column: 9, scope: !7477)
!7499 = !DILocation(line: 213, column: 6, scope: !7468)
!7500 = distinct !DISubprogram(name: "p1_index", linkageName: "_ZN6x86_6410structures6paging4page4Page8p1_index17hf024c0b100813d97E", scope: !1011, file: !7459, line: 217, type: !7501, scopeLine: 217, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !7503)
!7501 = !DISubroutineType(types: !7502)
!7502 = !{!636, !1011}
!7503 = !{!7504}
!7504 = !DILocalVariable(name: "self", arg: 1, scope: !7500, file: !7459, line: 217, type: !1011)
!7505 = !DILocation(line: 217, column: 27, scope: !7500)
!7506 = !DILocation(line: 218, column: 9, scope: !7500)
!7507 = !DILocation(line: 219, column: 6, scope: !7500)
!7508 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN90_$LT$x86_64..structures..paging..page..AddressNotAligned$u20$as$u20$core..fmt..Display$GT$3fmt17h42479e2832d71d73E", scope: !7509, file: !7459, line: 405, type: !7510, scopeLine: 405, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !7513)
!7509 = !DINamespace(name: "{impl#24}", scope: !673)
!7510 = !DISubroutineType(types: !7511)
!7511 = !{!192, !7512, !210}
!7512 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page::AddressNotAligned", baseType: !3312, size: 64, align: 64, dwarfAddressSpace: 0)
!7513 = !{!7514, !7515}
!7514 = !DILocalVariable(name: "self", arg: 1, scope: !7508, file: !7459, line: 405, type: !7512)
!7515 = !DILocalVariable(name: "f", arg: 2, scope: !7508, file: !7459, line: 405, type: !210)
!7516 = !DILocation(line: 405, column: 12, scope: !7508)
!7517 = !DILocation(line: 405, column: 19, scope: !7508)
!7518 = !DILocation(line: 406, column: 9, scope: !7508)
!7519 = !DILocation(line: 407, column: 6, scope: !7508)
!7520 = distinct !DISubprogram(name: "is_unused", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableEntry9is_unused17h299c39c2ff9410a8E", scope: !74, file: !7521, line: 37, type: !7522, scopeLine: 37, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !7524)
!7521 = !DIFile(filename: "src/structures/paging/page_table.rs", directory: "/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "0dbb2f540109c1e34222996c12c8c344")
!7522 = !DISubroutineType(types: !7523)
!7523 = !{!310, !73}
!7524 = !{!7525}
!7525 = !DILocalVariable(name: "self", arg: 1, scope: !7520, file: !7521, line: 37, type: !73)
!7526 = !DILocation(line: 37, column: 28, scope: !7520)
!7527 = !DILocation(line: 38, column: 9, scope: !7520)
!7528 = !DILocation(line: 39, column: 6, scope: !7520)
!7529 = distinct !DISubprogram(name: "set_unused", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableEntry10set_unused17h374990b0191a3fd6E", scope: !74, file: !7521, line: 43, type: !7530, scopeLine: 43, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !7532)
!7530 = !DISubroutineType(types: !7531)
!7531 = !{null, !3530}
!7532 = !{!7533}
!7533 = !DILocalVariable(name: "self", arg: 1, scope: !7529, file: !7521, line: 43, type: !3530)
!7534 = !DILocation(line: 43, column: 23, scope: !7529)
!7535 = !DILocation(line: 44, column: 9, scope: !7529)
!7536 = !DILocation(line: 45, column: 6, scope: !7529)
!7537 = distinct !DISubprogram(name: "flags", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableEntry5flags17hbf26fff7eaaba555E", scope: !74, file: !7521, line: 49, type: !7538, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !7540)
!7538 = !DISubroutineType(types: !7539)
!7539 = !{!366, !73}
!7540 = !{!7541}
!7541 = !DILocalVariable(name: "self", arg: 1, scope: !7537, file: !7521, line: 49, type: !73)
!7542 = !DILocation(line: 49, column: 24, scope: !7537)
!7543 = !DILocation(line: 50, column: 44, scope: !7537)
!7544 = !DILocation(line: 50, column: 9, scope: !7537)
!7545 = !DILocation(line: 51, column: 6, scope: !7537)
!7546 = distinct !DISubprogram(name: "addr", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableEntry4addr17he4409c5fb1bf4b20E", scope: !74, file: !7521, line: 55, type: !7547, scopeLine: 55, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !7549)
!7547 = !DISubroutineType(types: !7548)
!7548 = !{!355, !73}
!7549 = !{!7550}
!7550 = !DILocalVariable(name: "self", arg: 1, scope: !7546, file: !7521, line: 55, type: !73)
!7551 = !DILocation(line: 55, column: 17, scope: !7546)
!7552 = !DILocation(line: 56, column: 23, scope: !7546)
!7553 = !DILocation(line: 56, column: 9, scope: !7546)
!7554 = !DILocation(line: 57, column: 6, scope: !7546)
!7555 = distinct !DISubprogram(name: "frame", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableEntry5frame17heed0719e1202e6c0E", scope: !74, file: !7521, line: 67, type: !7556, scopeLine: 67, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !7558)
!7556 = !DISubroutineType(types: !7557)
!7557 = !{!3378, !73}
!7558 = !{!7559}
!7559 = !DILocalVariable(name: "self", arg: 1, scope: !7555, file: !7521, line: 67, type: !73)
!7560 = !DILocation(line: 67, column: 18, scope: !7555)
!7561 = !DILocation(line: 68, column: 13, scope: !7555)
!7562 = !DILocation(line: 68, column: 12, scope: !7555)
!7563 = !DILocation(line: 70, column: 19, scope: !7555)
!7564 = !DILocation(line: 69, column: 13, scope: !7555)
!7565 = !DILocation(line: 68, column: 9, scope: !7555)
!7566 = !DILocation(line: 75, column: 6, scope: !7555)
!7567 = !DILocation(line: 73, column: 46, scope: !7555)
!7568 = !DILocation(line: 73, column: 16, scope: !7555)
!7569 = !DILocation(line: 73, column: 13, scope: !7555)
!7570 = !DILocation(line: 70, column: 16, scope: !7555)
!7571 = !DILocation(line: 71, column: 13, scope: !7555)
!7572 = distinct !DISubprogram(name: "set_flags", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableEntry9set_flags17h8fb26921e38eb6bdE", scope: !74, file: !7521, line: 93, type: !7573, scopeLine: 93, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !7575)
!7573 = !DISubroutineType(types: !7574)
!7574 = !{null, !3530, !366}
!7575 = !{!7576, !7577}
!7576 = !DILocalVariable(name: "self", arg: 1, scope: !7572, file: !7521, line: 93, type: !3530)
!7577 = !DILocalVariable(name: "flags", arg: 2, scope: !7572, file: !7521, line: 93, type: !366)
!7578 = !DILocation(line: 93, column: 22, scope: !7572)
!7579 = !DILocation(line: 93, column: 33, scope: !7572)
!7580 = !DILocation(line: 94, column: 22, scope: !7572)
!7581 = !DILocation(line: 94, column: 45, scope: !7572)
!7582 = !DILocation(line: 94, column: 9, scope: !7572)
!7583 = !DILocation(line: 95, column: 6, scope: !7572)
!7584 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN91_$LT$x86_64..structures..paging..page_table..PageTableEntry$u20$as$u20$core..fmt..Debug$GT$3fmt17h210e0549492f880bE", scope: !7585, file: !7521, line: 99, type: !7586, scopeLine: 99, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !7588)
!7585 = !DINamespace(name: "{impl#1}", scope: !75)
!7586 = !DISubroutineType(types: !7587)
!7587 = !{!192, !73, !210}
!7588 = !{!7589, !7590, !7591}
!7589 = !DILocalVariable(name: "self", arg: 1, scope: !7584, file: !7521, line: 99, type: !73)
!7590 = !DILocalVariable(name: "f", arg: 2, scope: !7584, file: !7521, line: 99, type: !210)
!7591 = !DILocalVariable(name: "f", scope: !7592, file: !7521, line: 100, type: !5426, align: 8)
!7592 = distinct !DILexicalBlock(scope: !7584, file: !7521, line: 100, column: 9)
!7593 = !DILocation(line: 99, column: 12, scope: !7584)
!7594 = !DILocation(line: 99, column: 19, scope: !7584)
!7595 = !DILocation(line: 100, column: 13, scope: !7592)
!7596 = !DILocation(line: 100, column: 21, scope: !7584)
!7597 = !DILocation(line: 101, column: 26, scope: !7592)
!7598 = !DILocation(line: 101, column: 9, scope: !7592)
!7599 = !DILocation(line: 102, column: 27, scope: !7592)
!7600 = !DILocation(line: 102, column: 9, scope: !7592)
!7601 = !DILocation(line: 103, column: 9, scope: !7592)
!7602 = !DILocation(line: 104, column: 6, scope: !7584)
!7603 = distinct !DISubprogram(name: "new", linkageName: "_ZN6x86_6410structures6paging10page_table9PageTable3new17h211d04c54a162924E", scope: !591, file: !7521, line: 193, type: !7604, scopeLine: 193, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !25)
!7604 = !DISubroutineType(types: !7605)
!7605 = !{!591}
!7606 = !DILocation(line: 196, column: 22, scope: !7603)
!7607 = !DILocation(line: 195, column: 9, scope: !7603)
!7608 = !DILocation(line: 198, column: 6, scope: !7603)
!7609 = distinct !DISubprogram(name: "index", linkageName: "_ZN155_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..Index$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$5index17hd10b30ea71d4ae3cE", scope: !7610, file: !7521, line: 241, type: !7611, scopeLine: 241, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !7613)
!7610 = !DINamespace(name: "{impl#5}", scope: !75)
!7611 = !DISubroutineType(types: !7612)
!7612 = !{!73, !6317, !636, !917}
!7613 = !{!7614, !7615}
!7614 = !DILocalVariable(name: "self", arg: 1, scope: !7609, file: !7521, line: 241, type: !6317)
!7615 = !DILocalVariable(name: "index", arg: 2, scope: !7609, file: !7521, line: 241, type: !636)
!7616 = !DILocation(line: 241, column: 14, scope: !7609)
!7617 = !DILocation(line: 241, column: 21, scope: !7609)
!7618 = !DILocation(line: 242, column: 23, scope: !7609)
!7619 = !DILocation(line: 242, column: 10, scope: !7609)
!7620 = !DILocation(line: 242, column: 9, scope: !7609)
!7621 = !DILocation(line: 243, column: 6, scope: !7609)
!7622 = distinct !DISubprogram(name: "index_mut", linkageName: "_ZN158_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..ops..index..IndexMut$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$GT$9index_mut17h6a42fcdf8130a8ccE", scope: !7623, file: !7521, line: 248, type: !7624, scopeLine: 248, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !7626)
!7623 = !DINamespace(name: "{impl#6}", scope: !75)
!7624 = !DISubroutineType(types: !7625)
!7625 = !{!3530, !590, !636, !917}
!7626 = !{!7627, !7628}
!7627 = !DILocalVariable(name: "self", arg: 1, scope: !7622, file: !7521, line: 248, type: !590)
!7628 = !DILocalVariable(name: "index", arg: 2, scope: !7622, file: !7521, line: 248, type: !636)
!7629 = !DILocation(line: 248, column: 18, scope: !7622)
!7630 = !DILocation(line: 248, column: 29, scope: !7622)
!7631 = !DILocation(line: 249, column: 27, scope: !7622)
!7632 = !DILocation(line: 249, column: 14, scope: !7622)
!7633 = !DILocation(line: 249, column: 9, scope: !7622)
!7634 = !DILocation(line: 250, column: 6, scope: !7622)
!7635 = distinct !DISubprogram(name: "default", linkageName: "_ZN92_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..default..Default$GT$7default17h62fb3a82d1fae694E", scope: !7636, file: !7521, line: 254, type: !7604, scopeLine: 254, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !25)
!7636 = !DINamespace(name: "{impl#7}", scope: !75)
!7637 = !DILocation(line: 255, column: 9, scope: !7635)
!7638 = !DILocation(line: 256, column: 6, scope: !7635)
!7639 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN86_$LT$x86_64..structures..paging..page_table..PageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17hb0233d3ae0177d17E", scope: !7640, file: !7521, line: 261, type: !7641, scopeLine: 261, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !7643)
!7640 = !DINamespace(name: "{impl#8}", scope: !75)
!7641 = !DISubroutineType(types: !7642)
!7642 = !{!192, !6317, !210}
!7643 = !{!7644, !7645}
!7644 = !DILocalVariable(name: "self", arg: 1, scope: !7639, file: !7521, line: 261, type: !6317)
!7645 = !DILocalVariable(name: "f", arg: 2, scope: !7639, file: !7521, line: 261, type: !210)
!7646 = !DILocation(line: 261, column: 12, scope: !7639)
!7647 = !DILocation(line: 261, column: 19, scope: !7639)
!7648 = !DILocation(line: 262, column: 9, scope: !7639)
!7649 = !DILocation(line: 263, column: 6, scope: !7639)
!7650 = distinct !DISubprogram(name: "new_truncate", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableIndex12new_truncate17h2fdabe118884a4cdE", scope: !636, file: !7521, line: 284, type: !7651, scopeLine: 284, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !7653)
!7651 = !DISubroutineType(types: !7652)
!7652 = !{!636, !19}
!7653 = !{!7654}
!7654 = !DILocalVariable(name: "index", arg: 1, scope: !7650, file: !7521, line: 284, type: !19)
!7655 = !DILocation(line: 284, column: 31, scope: !7650)
!7656 = !DILocation(line: 285, column: 14, scope: !7650)
!7657 = !DILocation(line: 285, column: 9, scope: !7650)
!7658 = !DILocation(line: 286, column: 6, scope: !7650)
!7659 = distinct !DISubprogram(name: "from", linkageName: "_ZN6x86_6410structures6paging10page_table115_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$u64$GT$4from17h3ab87f6650e202ffE", scope: !7660, file: !7521, line: 305, type: !7661, scopeLine: 305, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !7663)
!7660 = !DINamespace(name: "{impl#12}", scope: !75)
!7661 = !DISubroutineType(types: !7662)
!7662 = !{!49, !636}
!7663 = !{!7664}
!7664 = !DILocalVariable(name: "index", arg: 1, scope: !7659, file: !7521, line: 305, type: !636)
!7665 = !DILocation(line: 305, column: 13, scope: !7659)
!7666 = !DILocation(line: 53, column: 21, scope: !5080, inlinedAt: !7667)
!7667 = distinct !DILocation(line: 306, column: 9, scope: !7659)
!7668 = !DILocation(line: 54, column: 17, scope: !5080, inlinedAt: !7667)
!7669 = !DILocation(line: 307, column: 6, scope: !7659)
!7670 = distinct !DISubprogram(name: "from", linkageName: "_ZN6x86_6410structures6paging10page_table117_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageTableIndex$GT$$u20$for$u20$usize$GT$4from17h58f94a0e5ae8de48E", scope: !7671, file: !7521, line: 312, type: !7672, scopeLine: 312, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !7674)
!7671 = !DINamespace(name: "{impl#13}", scope: !75)
!7672 = !DISubroutineType(types: !7673)
!7673 = !{!9, !636}
!7674 = !{!7675}
!7675 = !DILocalVariable(name: "index", arg: 1, scope: !7670, file: !7521, line: 312, type: !636)
!7676 = !DILocation(line: 312, column: 13, scope: !7670)
!7677 = !DILocalVariable(name: "small", arg: 1, scope: !7678, file: !3812, line: 53, type: !19)
!7678 = distinct !DISubprogram(name: "from", linkageName: "_ZN4core7convert3num66_$LT$impl$u20$core..convert..From$LT$u16$GT$$u20$for$u20$usize$GT$4from17h8b891aec04a1cda6E", scope: !7679, file: !3812, line: 53, type: !7680, scopeLine: 53, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !7682)
!7679 = !DINamespace(name: "{impl#72}", scope: !3815)
!7680 = !DISubroutineType(types: !7681)
!7681 = !{!9, !19}
!7682 = !{!7677}
!7683 = !DILocation(line: 53, column: 21, scope: !7678, inlinedAt: !7684)
!7684 = distinct !DILocation(line: 313, column: 9, scope: !7670)
!7685 = !DILocation(line: 54, column: 17, scope: !7678, inlinedAt: !7684)
!7686 = !DILocation(line: 314, column: 6, scope: !7670)
!7687 = distinct !DISubprogram(name: "new_truncate", linkageName: "_ZN6x86_6410structures6paging10page_table10PageOffset12new_truncate17h807dedc96318df91E", scope: !4713, file: !7521, line: 335, type: !7688, scopeLine: 335, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !7690)
!7688 = !DISubroutineType(types: !7689)
!7689 = !{!4713, !19}
!7690 = !{!7691}
!7691 = !DILocalVariable(name: "offset", arg: 1, scope: !7687, file: !7521, line: 335, type: !19)
!7692 = !DILocation(line: 335, column: 31, scope: !7687)
!7693 = !DILocation(line: 336, column: 14, scope: !7687)
!7694 = !DILocation(line: 336, column: 9, scope: !7687)
!7695 = !DILocation(line: 337, column: 6, scope: !7687)
!7696 = distinct !DISubprogram(name: "from", linkageName: "_ZN6x86_6410structures6paging10page_table111_$LT$impl$u20$core..convert..From$LT$x86_64..structures..paging..page_table..PageOffset$GT$$u20$for$u20$u64$GT$4from17hbbc495d2e6f864f4E", scope: !7697, file: !7521, line: 356, type: !7698, scopeLine: 356, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !7700)
!7697 = !DINamespace(name: "{impl#17}", scope: !75)
!7698 = !DISubroutineType(types: !7699)
!7699 = !{!49, !4713}
!7700 = !{!7701}
!7701 = !DILocalVariable(name: "offset", arg: 1, scope: !7696, file: !7521, line: 356, type: !4713)
!7702 = !DILocation(line: 356, column: 13, scope: !7696)
!7703 = !DILocation(line: 53, column: 21, scope: !5080, inlinedAt: !7704)
!7704 = distinct !DILocation(line: 357, column: 9, scope: !7696)
!7705 = !DILocation(line: 54, column: 17, scope: !5080, inlinedAt: !7704)
!7706 = !DILocation(line: 358, column: 6, scope: !7696)
!7707 = distinct !DISubprogram(name: "next_lower_level", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableLevel16next_lower_level17h589f4f4d6e2fb212E", scope: !814, file: !7521, line: 383, type: !7708, scopeLine: 383, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !7723)
!7708 = !DISubroutineType(types: !7709)
!7709 = !{!7710, !814}
!7710 = !DICompositeType(tag: DW_TAG_structure_type, name: "Option<x86_64::structures::paging::page_table::PageTableLevel>", scope: !124, file: !2, size: 8, align: 8, elements: !7711, templateParams: !25, identifier: "47e9d570e0b2effcb72805d4bd656a3a")
!7711 = !{!7712}
!7712 = !DICompositeType(tag: DW_TAG_variant_part, scope: !7710, file: !2, size: 8, align: 8, elements: !7713, templateParams: !25, identifier: "4c3c5c042f5848f9e62ba87563f36617", discriminator: !7722)
!7713 = !{!7714, !7718}
!7714 = !DIDerivedType(tag: DW_TAG_member, name: "None", scope: !7712, file: !2, baseType: !7715, size: 8, align: 8, extraData: i64 0)
!7715 = !DICompositeType(tag: DW_TAG_structure_type, name: "None", scope: !7710, file: !2, size: 8, align: 8, elements: !25, templateParams: !7716, identifier: "6ec126412e80155fcc449436297c99ab")
!7716 = !{!7717}
!7717 = !DITemplateTypeParameter(name: "T", type: !814)
!7718 = !DIDerivedType(tag: DW_TAG_member, name: "Some", scope: !7712, file: !2, baseType: !7719, size: 8, align: 8)
!7719 = !DICompositeType(tag: DW_TAG_structure_type, name: "Some", scope: !7710, file: !2, size: 8, align: 8, elements: !7720, templateParams: !7716, identifier: "f6db68bca3a21920197105384843b826")
!7720 = !{!7721}
!7721 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !7719, file: !2, baseType: !814, size: 8, align: 8)
!7722 = !DIDerivedType(tag: DW_TAG_member, scope: !7710, file: !2, baseType: !119, size: 8, align: 8, flags: DIFlagArtificial)
!7723 = !{!7724}
!7724 = !DILocalVariable(name: "self", arg: 1, scope: !7707, file: !7521, line: 383, type: !814)
!7725 = !DILocation(line: 383, column: 35, scope: !7707)
!7726 = !DILocation(line: 384, column: 15, scope: !7707)
!7727 = !{i8 1, i8 5}
!7728 = !DILocation(line: 384, column: 9, scope: !7707)
!7729 = !DILocation(line: 388, column: 36, scope: !7707)
!7730 = !DILocation(line: 387, column: 36, scope: !7707)
!7731 = !DILocation(line: 387, column: 60, scope: !7707)
!7732 = !DILocation(line: 386, column: 38, scope: !7707)
!7733 = !DILocation(line: 386, column: 62, scope: !7707)
!7734 = !DILocation(line: 385, column: 37, scope: !7707)
!7735 = !DILocation(line: 385, column: 63, scope: !7707)
!7736 = !DILocation(line: 390, column: 6, scope: !7707)
!7737 = distinct !DISubprogram(name: "table_address_space_alignment", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableLevel29table_address_space_alignment17he16711a8d9678a2bE", scope: !814, file: !7521, line: 393, type: !7738, scopeLine: 393, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !7740)
!7738 = !DISubroutineType(types: !7739)
!7739 = !{!49, !814}
!7740 = !{!7741}
!7741 = !DILocalVariable(name: "self", arg: 1, scope: !7737, file: !7521, line: 393, type: !814)
!7742 = !DILocation(line: 393, column: 48, scope: !7737)
!7743 = !DILocation(line: 394, column: 18, scope: !7737)
!7744 = !DILocation(line: 394, column: 17, scope: !7737)
!7745 = !DILocation(line: 394, column: 9, scope: !7737)
!7746 = !DILocation(line: 395, column: 6, scope: !7737)
!7747 = distinct !DISubprogram(name: "entry_address_space_alignment", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableLevel29entry_address_space_alignment17h8e46c8e5cf4f329fE", scope: !814, file: !7521, line: 398, type: !7738, scopeLine: 398, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !7748)
!7748 = !{!7749}
!7749 = !DILocalVariable(name: "self", arg: 1, scope: !7747, file: !7521, line: 398, type: !814)
!7750 = !DILocation(line: 398, column: 48, scope: !7747)
!7751 = !DILocation(line: 399, column: 20, scope: !7747)
!7752 = !DILocation(line: 399, column: 19, scope: !7747)
!7753 = !DILocation(line: 399, column: 18, scope: !7747)
!7754 = !DILocation(line: 399, column: 17, scope: !7747)
!7755 = !DILocation(line: 399, column: 9, scope: !7747)
!7756 = !DILocation(line: 400, column: 6, scope: !7747)
!7757 = distinct !DISubprogram(name: "from_u16", linkageName: "_ZN6x86_6414PrivilegeLevel8from_u1617he0c9c25db9d5bbfcE", scope: !259, file: !4856, line: 55, type: !7758, scopeLine: 55, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !7760)
!7758 = !DISubroutineType(types: !7759)
!7759 = !{!259, !19}
!7760 = !{!7761, !7762}
!7761 = !DILocalVariable(name: "value", arg: 1, scope: !7757, file: !4856, line: 55, type: !19)
!7762 = !DILocalVariable(name: "i", scope: !7763, file: !4856, line: 61, type: !19, align: 2)
!7763 = distinct !DILexicalBlock(scope: !7757, file: !4856, line: 61, column: 13)
!7764 = !DILocation(line: 55, column: 21, scope: !7757)
!7765 = !DILocation(line: 61, column: 13, scope: !7763)
!7766 = !DILocation(line: 56, column: 9, scope: !7757)
!7767 = !DILocation(line: 61, column: 13, scope: !7757)
!7768 = !DILocation(line: 61, column: 18, scope: !7763)
!7769 = !DILocation(line: 57, column: 18, scope: !7757)
!7770 = !DILocation(line: 58, column: 18, scope: !7757)
!7771 = !DILocation(line: 59, column: 18, scope: !7757)
!7772 = !DILocation(line: 60, column: 18, scope: !7757)
!7773 = !DILocation(line: 63, column: 6, scope: !7757)
!7774 = distinct !DISubprogram(name: "eq", linkageName: "_ZN63_$LT$x86_64..addr..PhysAddr$u20$as$u20$core..cmp..PartialEq$GT$2eq17h8c43f62701bc4fbaE", scope: !7775, file: !4599, line: 40, type: !7776, scopeLine: 40, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !7778)
!7775 = !DINamespace(name: "{impl#47}", scope: !46)
!7776 = !DISubroutineType(types: !7777)
!7777 = !{!310, !647, !647}
!7778 = !{!7779, !7780}
!7779 = !DILocalVariable(name: "self", arg: 1, scope: !7774, file: !4599, line: 40, type: !647)
!7780 = !DILocalVariable(name: "other", arg: 2, scope: !7774, file: !4599, line: 40, type: !647)
!7781 = !DILocation(line: 40, column: 23, scope: !7774)
!7782 = !DILocation(line: 42, column: 21, scope: !7774)
!7783 = !DILocation(line: 40, column: 32, scope: !7774)
!7784 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN79_$LT$x86_64..instructions..port..ReadOnlyAccess$u20$as$u20$core..fmt..Debug$GT$3fmt17h0f8d2331f2c3bc25E", scope: !7786, file: !7785, line: 82, type: !7788, scopeLine: 82, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !7794)
!7785 = !DIFile(filename: "src/instructions/port.rs", directory: "/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "d2d89e3a4061823cc5bef50c152ccf5c")
!7786 = !DINamespace(name: "{impl#20}", scope: !7787)
!7787 = !DINamespace(name: "port", scope: !389)
!7788 = !DISubroutineType(types: !7789)
!7789 = !{!192, !7790, !210}
!7790 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::instructions::port::ReadOnlyAccess", baseType: !7791, size: 64, align: 64, dwarfAddressSpace: 0)
!7791 = !DICompositeType(tag: DW_TAG_structure_type, name: "ReadOnlyAccess", scope: !7787, file: !2, align: 8, elements: !7792, templateParams: !25, identifier: "5d5f712d2b7331e32c872efb4808ac03")
!7792 = !{!7793}
!7793 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !7791, file: !2, baseType: !7, align: 8)
!7794 = !{!7795, !7796}
!7795 = !DILocalVariable(name: "self", arg: 1, scope: !7784, file: !7785, line: 82, type: !7790)
!7796 = !DILocalVariable(name: "f", arg: 2, scope: !7784, file: !7785, line: 82, type: !210)
!7797 = !DILocation(line: 82, column: 10, scope: !7784)
!7798 = !DILocation(line: 83, column: 27, scope: !7784)
!7799 = !DILocation(line: 82, column: 15, scope: !7784)
!7800 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..instructions..port..WriteOnlyAccess$u20$as$u20$core..fmt..Debug$GT$3fmt17h79099e41f635c557E", scope: !7801, file: !7785, line: 91, type: !7802, scopeLine: 91, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !7808)
!7801 = !DINamespace(name: "{impl#21}", scope: !7787)
!7802 = !DISubroutineType(types: !7803)
!7803 = !{!192, !7804, !210}
!7804 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::instructions::port::WriteOnlyAccess", baseType: !7805, size: 64, align: 64, dwarfAddressSpace: 0)
!7805 = !DICompositeType(tag: DW_TAG_structure_type, name: "WriteOnlyAccess", scope: !7787, file: !2, align: 8, elements: !7806, templateParams: !25, identifier: "2297098ea03ff1555768c8e4fced7c9")
!7806 = !{!7807}
!7807 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !7805, file: !2, baseType: !7, align: 8)
!7808 = !{!7809, !7810}
!7809 = !DILocalVariable(name: "self", arg: 1, scope: !7800, file: !7785, line: 91, type: !7804)
!7810 = !DILocalVariable(name: "f", arg: 2, scope: !7800, file: !7785, line: 91, type: !210)
!7811 = !DILocation(line: 91, column: 10, scope: !7800)
!7812 = !DILocation(line: 92, column: 28, scope: !7800)
!7813 = !DILocation(line: 91, column: 15, scope: !7800)
!7814 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..instructions..port..ReadWriteAccess$u20$as$u20$core..fmt..Debug$GT$3fmt17h2b89da4757fec942E", scope: !7815, file: !7785, line: 100, type: !7816, scopeLine: 100, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !7822)
!7815 = !DINamespace(name: "{impl#22}", scope: !7787)
!7816 = !DISubroutineType(types: !7817)
!7817 = !{!192, !7818, !210}
!7818 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::instructions::port::ReadWriteAccess", baseType: !7819, size: 64, align: 64, dwarfAddressSpace: 0)
!7819 = !DICompositeType(tag: DW_TAG_structure_type, name: "ReadWriteAccess", scope: !7787, file: !2, align: 8, elements: !7820, templateParams: !25, identifier: "24c040ba760aedb59a1a3f0b27d114a6")
!7820 = !{!7821}
!7821 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !7819, file: !2, baseType: !7, align: 8)
!7822 = !{!7823, !7824}
!7823 = !DILocalVariable(name: "self", arg: 1, scope: !7814, file: !7785, line: 100, type: !7818)
!7824 = !DILocalVariable(name: "f", arg: 2, scope: !7814, file: !7785, line: 100, type: !210)
!7825 = !DILocation(line: 100, column: 10, scope: !7814)
!7826 = !DILocation(line: 101, column: 28, scope: !7814)
!7827 = !DILocation(line: 100, column: 15, scope: !7814)
!7828 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..instructions..random..RdRand$u20$as$u20$core..fmt..Debug$GT$3fmt17hc1c4dacf70abe273E", scope: !7830, file: !7829, line: 3, type: !7832, scopeLine: 3, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !7838)
!7829 = !DIFile(filename: "src/instructions/random.rs", directory: "/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "b1a9cdbe915f73f122782ebda9eeb864")
!7830 = !DINamespace(name: "{impl#3}", scope: !7831)
!7831 = !DINamespace(name: "random", scope: !389)
!7832 = !DISubroutineType(types: !7833)
!7833 = !{!192, !7834, !210}
!7834 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::instructions::random::RdRand", baseType: !7835, size: 64, align: 64, dwarfAddressSpace: 0)
!7835 = !DICompositeType(tag: DW_TAG_structure_type, name: "RdRand", scope: !7831, file: !2, align: 8, elements: !7836, templateParams: !25, identifier: "2a9a3d6b51154bf67e92a8263426be5")
!7836 = !{!7837}
!7837 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !7835, file: !2, baseType: !7, align: 8)
!7838 = !{!7839, !7840}
!7839 = !DILocalVariable(name: "self", arg: 1, scope: !7828, file: !7829, line: 3, type: !7834)
!7840 = !DILocalVariable(name: "f", arg: 2, scope: !7828, file: !7829, line: 3, type: !210)
!7841 = !DILocation(line: 3, column: 23, scope: !7828)
!7842 = !DILocation(line: 5, column: 19, scope: !7828)
!7843 = !DILocation(line: 3, column: 28, scope: !7828)
!7844 = distinct !DISubprogram(name: "get_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..CS$GT$7get_reg17h5c9211b967a755b1E", scope: !5068, file: !5067, line: 13, type: !7845, scopeLine: 13, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !7847)
!7845 = !DISubroutineType(types: !7846)
!7846 = !{!5072}
!7847 = !{!7848}
!7848 = !DILocalVariable(name: "segment", scope: !7849, file: !5067, line: 14, type: !19, align: 2)
!7849 = distinct !DILexicalBlock(scope: !7844, file: !5067, line: 14, column: 13)
!7850 = !DILocation(line: 14, column: 17, scope: !7849)
!7851 = !DILocation(line: 16, column: 17, scope: !7849)
!7852 = !{i32 40502}
!7853 = !DILocation(line: 18, column: 29, scope: !7849)
!7854 = !DILocation(line: 18, column: 13, scope: !7849)
!7855 = !DILocation(line: 19, column: 10, scope: !7844)
!7856 = distinct !DISubprogram(name: "set_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..SS$GT$7set_reg17h521aea44d6afa24cE", scope: !7857, file: !5067, line: 28, type: !5070, scopeLine: 28, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !7858)
!7857 = !DINamespace(name: "{impl#2}", scope: !5069)
!7858 = !{!7859}
!7859 = !DILocalVariable(name: "sel", arg: 1, scope: !7856, file: !5067, line: 28, type: !5072)
!7860 = !DILocation(line: 28, column: 31, scope: !7856)
!7861 = !DILocation(line: 30, column: 21, scope: !7856)
!7862 = !{i32 40900}
!7863 = !DILocation(line: 32, column: 14, scope: !7856)
!7864 = distinct !DISubprogram(name: "get_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..SS$GT$7get_reg17h96d03aaa5f472250E", scope: !7857, file: !5067, line: 13, type: !7845, scopeLine: 13, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !7865)
!7865 = !{!7866}
!7866 = !DILocalVariable(name: "segment", scope: !7867, file: !5067, line: 14, type: !19, align: 2)
!7867 = distinct !DILexicalBlock(scope: !7864, file: !5067, line: 14, column: 13)
!7868 = !DILocation(line: 14, column: 17, scope: !7867)
!7869 = !DILocation(line: 16, column: 17, scope: !7867)
!7870 = !DILocation(line: 18, column: 29, scope: !7867)
!7871 = !DILocation(line: 18, column: 13, scope: !7867)
!7872 = !DILocation(line: 19, column: 10, scope: !7864)
!7873 = distinct !DISubprogram(name: "set_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..DS$GT$7set_reg17h230df2083e96d6a5E", scope: !7874, file: !5067, line: 28, type: !5070, scopeLine: 28, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !7875)
!7874 = !DINamespace(name: "{impl#3}", scope: !5069)
!7875 = !{!7876}
!7876 = !DILocalVariable(name: "sel", arg: 1, scope: !7873, file: !5067, line: 28, type: !5072)
!7877 = !DILocation(line: 28, column: 31, scope: !7873)
!7878 = !DILocation(line: 30, column: 21, scope: !7873)
!7879 = !DILocation(line: 32, column: 14, scope: !7873)
!7880 = distinct !DISubprogram(name: "get_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..DS$GT$7get_reg17h32e88d11198f9ab5E", scope: !7874, file: !5067, line: 13, type: !7845, scopeLine: 13, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !7881)
!7881 = !{!7882}
!7882 = !DILocalVariable(name: "segment", scope: !7883, file: !5067, line: 14, type: !19, align: 2)
!7883 = distinct !DILexicalBlock(scope: !7880, file: !5067, line: 14, column: 13)
!7884 = !DILocation(line: 14, column: 17, scope: !7883)
!7885 = !DILocation(line: 16, column: 17, scope: !7883)
!7886 = !DILocation(line: 18, column: 29, scope: !7883)
!7887 = !DILocation(line: 18, column: 13, scope: !7883)
!7888 = !DILocation(line: 19, column: 10, scope: !7880)
!7889 = distinct !DISubprogram(name: "set_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..ES$GT$7set_reg17he12cbc2ab92cde6cE", scope: !7890, file: !5067, line: 28, type: !5070, scopeLine: 28, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !7891)
!7890 = !DINamespace(name: "{impl#4}", scope: !5069)
!7891 = !{!7892}
!7892 = !DILocalVariable(name: "sel", arg: 1, scope: !7889, file: !5067, line: 28, type: !5072)
!7893 = !DILocation(line: 28, column: 31, scope: !7889)
!7894 = !DILocation(line: 30, column: 21, scope: !7889)
!7895 = !DILocation(line: 32, column: 14, scope: !7889)
!7896 = distinct !DISubprogram(name: "get_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..ES$GT$7get_reg17h8e2f5d01c3ec486aE", scope: !7890, file: !5067, line: 13, type: !7845, scopeLine: 13, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !7897)
!7897 = !{!7898}
!7898 = !DILocalVariable(name: "segment", scope: !7899, file: !5067, line: 14, type: !19, align: 2)
!7899 = distinct !DILexicalBlock(scope: !7896, file: !5067, line: 14, column: 13)
!7900 = !DILocation(line: 14, column: 17, scope: !7899)
!7901 = !DILocation(line: 16, column: 17, scope: !7899)
!7902 = !DILocation(line: 18, column: 29, scope: !7899)
!7903 = !DILocation(line: 18, column: 13, scope: !7899)
!7904 = !DILocation(line: 19, column: 10, scope: !7896)
!7905 = distinct !DISubprogram(name: "set_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..FS$GT$7set_reg17h59551aad8a8678dfE", scope: !7906, file: !5067, line: 28, type: !5070, scopeLine: 28, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !7907)
!7906 = !DINamespace(name: "{impl#5}", scope: !5069)
!7907 = !{!7908}
!7908 = !DILocalVariable(name: "sel", arg: 1, scope: !7905, file: !5067, line: 28, type: !5072)
!7909 = !DILocation(line: 28, column: 31, scope: !7905)
!7910 = !DILocation(line: 30, column: 21, scope: !7905)
!7911 = !DILocation(line: 32, column: 14, scope: !7905)
!7912 = distinct !DISubprogram(name: "get_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..FS$GT$7get_reg17hafdbf8f6bfabc5e0E", scope: !7906, file: !5067, line: 13, type: !7845, scopeLine: 13, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !7913)
!7913 = !{!7914}
!7914 = !DILocalVariable(name: "segment", scope: !7915, file: !5067, line: 14, type: !19, align: 2)
!7915 = distinct !DILexicalBlock(scope: !7912, file: !5067, line: 14, column: 13)
!7916 = !DILocation(line: 14, column: 17, scope: !7915)
!7917 = !DILocation(line: 16, column: 17, scope: !7915)
!7918 = !DILocation(line: 18, column: 29, scope: !7915)
!7919 = !DILocation(line: 18, column: 13, scope: !7915)
!7920 = !DILocation(line: 19, column: 10, scope: !7912)
!7921 = distinct !DISubprogram(name: "read_base", linkageName: "_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..FS$GT$9read_base17h97d85685a08ef475E", scope: !7922, file: !5067, line: 41, type: !7923, scopeLine: 41, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !7925)
!7922 = !DINamespace(name: "{impl#6}", scope: !5069)
!7923 = !DISubroutineType(types: !7924)
!7924 = !{!45}
!7925 = !{!7926}
!7926 = !DILocalVariable(name: "val", scope: !7927, file: !5067, line: 43, type: !49, align: 8)
!7927 = distinct !DILexicalBlock(scope: !7921, file: !5067, line: 43, column: 21)
!7928 = !DILocation(line: 43, column: 25, scope: !7927)
!7929 = !DILocation(line: 44, column: 21, scope: !7927)
!7930 = !{i32 41317}
!7931 = !DILocation(line: 45, column: 42, scope: !7927)
!7932 = !DILocation(line: 45, column: 21, scope: !7927)
!7933 = !DILocation(line: 47, column: 14, scope: !7921)
!7934 = distinct !DISubprogram(name: "write_base", linkageName: "_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..FS$GT$10write_base17h48b5e78d38730b75E", scope: !7922, file: !5067, line: 49, type: !7935, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !7937)
!7935 = !DISubroutineType(types: !7936)
!7936 = !{null, !45}
!7937 = !{!7938}
!7938 = !DILocalVariable(name: "base", arg: 1, scope: !7934, file: !5067, line: 49, type: !45)
!7939 = !DILocation(line: 49, column: 34, scope: !7934)
!7940 = !DILocation(line: 51, column: 67, scope: !7934)
!7941 = !DILocation(line: 51, column: 21, scope: !7934)
!7942 = !{i32 41586}
!7943 = !DILocation(line: 53, column: 14, scope: !7934)
!7944 = distinct !DISubprogram(name: "set_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..GS$GT$7set_reg17h3c7019d04e549eacE", scope: !7945, file: !5067, line: 28, type: !5070, scopeLine: 28, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !7946)
!7945 = !DINamespace(name: "{impl#7}", scope: !5069)
!7946 = !{!7947}
!7947 = !DILocalVariable(name: "sel", arg: 1, scope: !7944, file: !5067, line: 28, type: !5072)
!7948 = !DILocation(line: 28, column: 31, scope: !7944)
!7949 = !DILocation(line: 30, column: 21, scope: !7944)
!7950 = !DILocation(line: 32, column: 14, scope: !7944)
!7951 = distinct !DISubprogram(name: "get_reg", linkageName: "_ZN6x86_6412instructions12segmentation106_$LT$impl$u20$x86_64..registers..segmentation..Segment$u20$for$u20$x86_64..registers..segmentation..GS$GT$7get_reg17h10f7958c1f8cd85eE", scope: !7945, file: !5067, line: 13, type: !7845, scopeLine: 13, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !7952)
!7952 = !{!7953}
!7953 = !DILocalVariable(name: "segment", scope: !7954, file: !5067, line: 14, type: !19, align: 2)
!7954 = distinct !DILexicalBlock(scope: !7951, file: !5067, line: 14, column: 13)
!7955 = !DILocation(line: 14, column: 17, scope: !7954)
!7956 = !DILocation(line: 16, column: 17, scope: !7954)
!7957 = !DILocation(line: 18, column: 29, scope: !7954)
!7958 = !DILocation(line: 18, column: 13, scope: !7954)
!7959 = !DILocation(line: 19, column: 10, scope: !7951)
!7960 = distinct !DISubprogram(name: "read_base", linkageName: "_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..GS$GT$9read_base17h7b3b06e3261604f4E", scope: !7961, file: !5067, line: 41, type: !7923, scopeLine: 41, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !7962)
!7961 = !DINamespace(name: "{impl#8}", scope: !5069)
!7962 = !{!7963}
!7963 = !DILocalVariable(name: "val", scope: !7964, file: !5067, line: 43, type: !49, align: 8)
!7964 = distinct !DILexicalBlock(scope: !7960, file: !5067, line: 43, column: 21)
!7965 = !DILocation(line: 43, column: 25, scope: !7964)
!7966 = !DILocation(line: 44, column: 21, scope: !7964)
!7967 = !DILocation(line: 45, column: 42, scope: !7964)
!7968 = !DILocation(line: 45, column: 21, scope: !7964)
!7969 = !DILocation(line: 47, column: 14, scope: !7960)
!7970 = distinct !DISubprogram(name: "write_base", linkageName: "_ZN6x86_6412instructions12segmentation108_$LT$impl$u20$x86_64..registers..segmentation..Segment64$u20$for$u20$x86_64..registers..segmentation..GS$GT$10write_base17h7fdcd80e055c5227E", scope: !7961, file: !5067, line: 49, type: !7935, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !7971)
!7971 = !{!7972}
!7972 = !DILocalVariable(name: "base", arg: 1, scope: !7970, file: !5067, line: 49, type: !45)
!7973 = !DILocation(line: 49, column: 34, scope: !7970)
!7974 = !DILocation(line: 51, column: 67, scope: !7970)
!7975 = !DILocation(line: 51, column: 21, scope: !7970)
!7976 = !DILocation(line: 53, column: 14, scope: !7970)
!7977 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN78_$LT$x86_64..instructions..tlb..InvPicdCommand$u20$as$u20$core..fmt..Debug$GT$3fmt17h3cea6a7ab9e289a6E", scope: !7978, file: !5099, line: 23, type: !7979, scopeLine: 23, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !8000)
!7978 = !DINamespace(name: "{impl#1}", scope: !388)
!7979 = !DISubroutineType(types: !7980)
!7980 = !{!192, !7981, !210}
!7981 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::instructions::tlb::InvPicdCommand", baseType: !7982, size: 64, align: 64, dwarfAddressSpace: 0)
!7982 = !DICompositeType(tag: DW_TAG_structure_type, name: "InvPicdCommand", scope: !388, file: !2, size: 128, align: 64, elements: !7983, templateParams: !25, identifier: "48e0d2ea9b9c1f79cf1a27159487edd8")
!7983 = !{!7984}
!7984 = !DICompositeType(tag: DW_TAG_variant_part, scope: !7982, file: !2, size: 128, align: 64, elements: !7985, templateParams: !25, identifier: "9d3d0f92251994f2dd178f0dc685025", discriminator: !7999)
!7985 = !{!7986, !7991, !7995, !7997}
!7986 = !DIDerivedType(tag: DW_TAG_member, name: "Address", scope: !7984, file: !2, baseType: !7987, size: 128, align: 64, extraData: i64 0)
!7987 = !DICompositeType(tag: DW_TAG_structure_type, name: "Address", scope: !7982, file: !2, size: 128, align: 64, elements: !7988, templateParams: !25, identifier: "809c58f8fe1bb99dbe22931ec6e1e8ae")
!7988 = !{!7989, !7990}
!7989 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !7987, file: !2, baseType: !45, size: 64, align: 64, offset: 64)
!7990 = !DIDerivedType(tag: DW_TAG_member, name: "__1", scope: !7987, file: !2, baseType: !387, size: 16, align: 16, offset: 16)
!7991 = !DIDerivedType(tag: DW_TAG_member, name: "Single", scope: !7984, file: !2, baseType: !7992, size: 128, align: 64, extraData: i64 1)
!7992 = !DICompositeType(tag: DW_TAG_structure_type, name: "Single", scope: !7982, file: !2, size: 128, align: 64, elements: !7993, templateParams: !25, identifier: "52e6a7e3af41b8415581f284ef7c9d37")
!7993 = !{!7994}
!7994 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !7992, file: !2, baseType: !387, size: 16, align: 16, offset: 16)
!7995 = !DIDerivedType(tag: DW_TAG_member, name: "All", scope: !7984, file: !2, baseType: !7996, size: 128, align: 64, extraData: i64 2)
!7996 = !DICompositeType(tag: DW_TAG_structure_type, name: "All", scope: !7982, file: !2, size: 128, align: 64, elements: !25, identifier: "1579794461f20ac388f1dd84f7add3ca")
!7997 = !DIDerivedType(tag: DW_TAG_member, name: "AllExceptGlobal", scope: !7984, file: !2, baseType: !7998, size: 128, align: 64, extraData: i64 3)
!7998 = !DICompositeType(tag: DW_TAG_structure_type, name: "AllExceptGlobal", scope: !7982, file: !2, size: 128, align: 64, elements: !25, identifier: "5800dfbb78bff69b20a20a14ebf20fa")
!7999 = !DIDerivedType(tag: DW_TAG_member, scope: !7982, file: !2, baseType: !19, size: 16, align: 16, flags: DIFlagArtificial)
!8000 = !{!8001, !8002, !8003, !8005, !8006}
!8001 = !DILocalVariable(name: "self", arg: 1, scope: !7977, file: !5099, line: 23, type: !7981)
!8002 = !DILocalVariable(name: "f", arg: 2, scope: !7977, file: !5099, line: 23, type: !210)
!8003 = !DILocalVariable(name: "__self_0", scope: !8004, file: !5099, line: 26, type: !64, align: 8)
!8004 = distinct !DILexicalBlock(scope: !7977, file: !5099, line: 23, column: 10)
!8005 = !DILocalVariable(name: "__self_1", scope: !8004, file: !5099, line: 26, type: !386, align: 8)
!8006 = !DILocalVariable(name: "__self_0", scope: !8007, file: !5099, line: 29, type: !386, align: 8)
!8007 = distinct !DILexicalBlock(scope: !7977, file: !5099, line: 23, column: 10)
!8008 = !DILocation(line: 23, column: 10, scope: !7977)
!8009 = !DILocation(line: 26, column: 23, scope: !8004)
!8010 = !DILocation(line: 29, column: 12, scope: !8007)
!8011 = !{i16 0, i16 4}
!8012 = !DILocation(line: 26, column: 13, scope: !7977)
!8013 = !DILocation(line: 26, column: 13, scope: !8004)
!8014 = !DILocation(line: 26, column: 23, scope: !7977)
!8015 = !DILocation(line: 23, column: 10, scope: !8004)
!8016 = !DILocation(line: 29, column: 12, scope: !7977)
!8017 = !DILocation(line: 23, column: 10, scope: !8007)
!8018 = !DILocation(line: 23, column: 15, scope: !7977)
!8019 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN81_$LT$x86_64..instructions..tlb..InvpcidDescriptor$u20$as$u20$core..fmt..Debug$GT$3fmt17h14bc1ecd43d6b3dbE", scope: !8020, file: !5099, line: 41, type: !8021, scopeLine: 41, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !8028)
!8020 = !DINamespace(name: "{impl#2}", scope: !388)
!8021 = !DISubroutineType(types: !8022)
!8022 = !{!192, !8023, !210}
!8023 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::instructions::tlb::InvpcidDescriptor", baseType: !8024, size: 64, align: 64, dwarfAddressSpace: 0)
!8024 = !DICompositeType(tag: DW_TAG_structure_type, name: "InvpcidDescriptor", scope: !388, file: !2, size: 128, align: 64, elements: !8025, templateParams: !25, identifier: "b3e4aa27178bf6797d5a7eef3f10e522")
!8025 = !{!8026, !8027}
!8026 = !DIDerivedType(tag: DW_TAG_member, name: "address", scope: !8024, file: !2, baseType: !49, size: 64, align: 64)
!8027 = !DIDerivedType(tag: DW_TAG_member, name: "pcid", scope: !8024, file: !2, baseType: !49, size: 64, align: 64, offset: 64)
!8028 = !{!8029, !8030}
!8029 = !DILocalVariable(name: "self", arg: 1, scope: !8019, file: !5099, line: 41, type: !8023)
!8030 = !DILocalVariable(name: "f", arg: 2, scope: !8019, file: !5099, line: 41, type: !210)
!8031 = !DILocation(line: 41, column: 10, scope: !8019)
!8032 = !DILocation(line: 44, column: 5, scope: !8019)
!8033 = !DILocation(line: 41, column: 15, scope: !8019)
!8034 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN68_$LT$x86_64..instructions..tlb..Pcid$u20$as$u20$core..fmt..Debug$GT$3fmt17h5250b7e5e0d97a61E", scope: !8035, file: !5099, line: 49, type: !8036, scopeLine: 49, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !8038)
!8035 = !DINamespace(name: "{impl#3}", scope: !388)
!8036 = !DISubroutineType(types: !8037)
!8037 = !{!192, !386, !210}
!8038 = !{!8039, !8040}
!8039 = !DILocalVariable(name: "self", arg: 1, scope: !8034, file: !5099, line: 49, type: !386)
!8040 = !DILocalVariable(name: "f", arg: 2, scope: !8034, file: !5099, line: 49, type: !210)
!8041 = !DILocation(line: 49, column: 10, scope: !8034)
!8042 = !DILocation(line: 50, column: 17, scope: !8034)
!8043 = !DILocation(line: 49, column: 15, scope: !8034)
!8044 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN68_$LT$x86_64..registers..control..Cr0$u20$as$u20$core..fmt..Debug$GT$3fmt17ha0e246709bc195e8E", scope: !8046, file: !8045, line: 7, type: !8048, scopeLine: 7, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !8052)
!8045 = !DIFile(filename: "src/registers/control.rs", directory: "/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "e839101217229d77358c4ba8b8320744")
!8046 = !DINamespace(name: "{impl#0}", scope: !8047)
!8047 = !DINamespace(name: "control", scope: !783)
!8048 = !DISubroutineType(types: !8049)
!8049 = !{!192, !8050, !210}
!8050 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::control::Cr0", baseType: !8051, size: 64, align: 64, dwarfAddressSpace: 0)
!8051 = !DICompositeType(tag: DW_TAG_structure_type, name: "Cr0", scope: !8047, file: !2, align: 8, elements: !25, identifier: "7b558fc1806657666cc57f35f64443de")
!8052 = !{!8053, !8054}
!8053 = !DILocalVariable(name: "self", arg: 1, scope: !8044, file: !8045, line: 7, type: !8050)
!8054 = !DILocalVariable(name: "f", arg: 2, scope: !8044, file: !8045, line: 7, type: !210)
!8055 = !DILocation(line: 7, column: 10, scope: !8044)
!8056 = !DILocation(line: 7, column: 15, scope: !8044)
!8057 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17hc33b9f00bce96027E", scope: !8059, file: !8058, line: 434, type: !8060, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !8066)
!8058 = !DIFile(filename: "/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/bitflags-1.3.2/src/lib.rs", directory: "", checksumkind: CSK_MD5, checksum: "a71177c4b92801136d960c3c8e5a0a3c")
!8059 = !DINamespace(name: "{impl#10}", scope: !8047)
!8060 = !DISubroutineType(types: !8061)
!8061 = !{!192, !8062, !210}
!8062 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::control::Cr0Flags", baseType: !8063, size: 64, align: 64, dwarfAddressSpace: 0)
!8063 = !DICompositeType(tag: DW_TAG_structure_type, name: "Cr0Flags", scope: !8047, file: !2, size: 64, align: 64, elements: !8064, templateParams: !25, identifier: "6da028feadd2b4858b6a21c113257fe9")
!8064 = !{!8065}
!8065 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !8063, file: !2, baseType: !49, size: 64, align: 64)
!8066 = !{!8067, !8068, !8069, !8071, !8086, !8088, !8090, !8092, !8094, !8096, !8098, !8100, !8102, !8104, !8106, !8108, !8110, !8112, !8114, !8116, !8118, !8120, !8122, !8124, !8126, !8128, !8130, !8132, !8134, !8136, !8138, !8140, !8142, !8144, !8146, !8148, !8150, !8152, !8154, !8156, !8158, !8160, !8162, !8164, !8166, !8168, !8170, !8172, !8174, !8176, !8178, !8180, !8182, !8184, !8186, !8188}
!8067 = !DILocalVariable(name: "self", arg: 1, scope: !8057, file: !8058, line: 434, type: !8062)
!8068 = !DILocalVariable(name: "f", arg: 2, scope: !8057, file: !8058, line: 434, type: !210)
!8069 = !DILocalVariable(name: "first", scope: !8070, file: !8058, line: 471, type: !310, align: 1)
!8070 = distinct !DILexicalBlock(scope: !8057, file: !8058, line: 471, column: 17)
!8071 = !DILocalVariable(name: "residual", scope: !8072, file: !8058, line: 475, type: !8073, align: 1)
!8072 = distinct !DILexicalBlock(scope: !8070, file: !8058, line: 475, column: 47)
!8073 = !DICompositeType(tag: DW_TAG_structure_type, name: "Result<core::convert::Infallible, core::fmt::Error>", scope: !193, file: !2, align: 8, elements: !8074, templateParams: !25, identifier: "a03be4a69b8f9502bef196a163f6291a")
!8074 = !{!8075}
!8075 = !DICompositeType(tag: DW_TAG_variant_part, scope: !8073, file: !2, align: 8, elements: !8076, templateParams: !25, identifier: "1d090dec108e5cf8e43a33db98478dbf")
!8076 = !{!8077, !8082}
!8077 = !DIDerivedType(tag: DW_TAG_member, name: "Ok", scope: !8075, file: !2, baseType: !8078, align: 8)
!8078 = !DICompositeType(tag: DW_TAG_structure_type, name: "Ok", scope: !8073, file: !2, align: 8, elements: !8079, templateParams: !8081, identifier: "a49f5119b1014eaa4553e8fffa31b7c5")
!8079 = !{!8080}
!8080 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !8078, file: !2, baseType: !907, align: 8)
!8081 = !{!912, !203}
!8082 = !DIDerivedType(tag: DW_TAG_member, name: "Err", scope: !8075, file: !2, baseType: !8083, align: 8)
!8083 = !DICompositeType(tag: DW_TAG_structure_type, name: "Err", scope: !8073, file: !2, align: 8, elements: !8084, templateParams: !8081, identifier: "264588e96580dfd670db0597689f45db")
!8084 = !{!8085}
!8085 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !8083, file: !2, baseType: !204, align: 8)
!8086 = !DILocalVariable(name: "val", scope: !8087, file: !8058, line: 475, type: !7, align: 1)
!8087 = distinct !DILexicalBlock(scope: !8070, file: !8058, line: 475, column: 29)
!8088 = !DILocalVariable(name: "residual", scope: !8089, file: !8058, line: 478, type: !8073, align: 1)
!8089 = distinct !DILexicalBlock(scope: !8070, file: !8058, line: 478, column: 70)
!8090 = !DILocalVariable(name: "val", scope: !8091, file: !8058, line: 478, type: !7, align: 1)
!8091 = distinct !DILexicalBlock(scope: !8070, file: !8058, line: 478, column: 25)
!8092 = !DILocalVariable(name: "residual", scope: !8093, file: !8058, line: 475, type: !8073, align: 1)
!8093 = distinct !DILexicalBlock(scope: !8070, file: !8058, line: 475, column: 47)
!8094 = !DILocalVariable(name: "val", scope: !8095, file: !8058, line: 475, type: !7, align: 1)
!8095 = distinct !DILexicalBlock(scope: !8070, file: !8058, line: 475, column: 29)
!8096 = !DILocalVariable(name: "residual", scope: !8097, file: !8058, line: 478, type: !8073, align: 1)
!8097 = distinct !DILexicalBlock(scope: !8070, file: !8058, line: 478, column: 70)
!8098 = !DILocalVariable(name: "val", scope: !8099, file: !8058, line: 478, type: !7, align: 1)
!8099 = distinct !DILexicalBlock(scope: !8070, file: !8058, line: 478, column: 25)
!8100 = !DILocalVariable(name: "residual", scope: !8101, file: !8058, line: 475, type: !8073, align: 1)
!8101 = distinct !DILexicalBlock(scope: !8070, file: !8058, line: 475, column: 47)
!8102 = !DILocalVariable(name: "val", scope: !8103, file: !8058, line: 475, type: !7, align: 1)
!8103 = distinct !DILexicalBlock(scope: !8070, file: !8058, line: 475, column: 29)
!8104 = !DILocalVariable(name: "residual", scope: !8105, file: !8058, line: 478, type: !8073, align: 1)
!8105 = distinct !DILexicalBlock(scope: !8070, file: !8058, line: 478, column: 70)
!8106 = !DILocalVariable(name: "val", scope: !8107, file: !8058, line: 478, type: !7, align: 1)
!8107 = distinct !DILexicalBlock(scope: !8070, file: !8058, line: 478, column: 25)
!8108 = !DILocalVariable(name: "residual", scope: !8109, file: !8058, line: 475, type: !8073, align: 1)
!8109 = distinct !DILexicalBlock(scope: !8070, file: !8058, line: 475, column: 47)
!8110 = !DILocalVariable(name: "val", scope: !8111, file: !8058, line: 475, type: !7, align: 1)
!8111 = distinct !DILexicalBlock(scope: !8070, file: !8058, line: 475, column: 29)
!8112 = !DILocalVariable(name: "residual", scope: !8113, file: !8058, line: 478, type: !8073, align: 1)
!8113 = distinct !DILexicalBlock(scope: !8070, file: !8058, line: 478, column: 70)
!8114 = !DILocalVariable(name: "val", scope: !8115, file: !8058, line: 478, type: !7, align: 1)
!8115 = distinct !DILexicalBlock(scope: !8070, file: !8058, line: 478, column: 25)
!8116 = !DILocalVariable(name: "residual", scope: !8117, file: !8058, line: 475, type: !8073, align: 1)
!8117 = distinct !DILexicalBlock(scope: !8070, file: !8058, line: 475, column: 47)
!8118 = !DILocalVariable(name: "val", scope: !8119, file: !8058, line: 475, type: !7, align: 1)
!8119 = distinct !DILexicalBlock(scope: !8070, file: !8058, line: 475, column: 29)
!8120 = !DILocalVariable(name: "residual", scope: !8121, file: !8058, line: 478, type: !8073, align: 1)
!8121 = distinct !DILexicalBlock(scope: !8070, file: !8058, line: 478, column: 70)
!8122 = !DILocalVariable(name: "val", scope: !8123, file: !8058, line: 478, type: !7, align: 1)
!8123 = distinct !DILexicalBlock(scope: !8070, file: !8058, line: 478, column: 25)
!8124 = !DILocalVariable(name: "residual", scope: !8125, file: !8058, line: 475, type: !8073, align: 1)
!8125 = distinct !DILexicalBlock(scope: !8070, file: !8058, line: 475, column: 47)
!8126 = !DILocalVariable(name: "val", scope: !8127, file: !8058, line: 475, type: !7, align: 1)
!8127 = distinct !DILexicalBlock(scope: !8070, file: !8058, line: 475, column: 29)
!8128 = !DILocalVariable(name: "residual", scope: !8129, file: !8058, line: 478, type: !8073, align: 1)
!8129 = distinct !DILexicalBlock(scope: !8070, file: !8058, line: 478, column: 70)
!8130 = !DILocalVariable(name: "val", scope: !8131, file: !8058, line: 478, type: !7, align: 1)
!8131 = distinct !DILexicalBlock(scope: !8070, file: !8058, line: 478, column: 25)
!8132 = !DILocalVariable(name: "residual", scope: !8133, file: !8058, line: 475, type: !8073, align: 1)
!8133 = distinct !DILexicalBlock(scope: !8070, file: !8058, line: 475, column: 47)
!8134 = !DILocalVariable(name: "val", scope: !8135, file: !8058, line: 475, type: !7, align: 1)
!8135 = distinct !DILexicalBlock(scope: !8070, file: !8058, line: 475, column: 29)
!8136 = !DILocalVariable(name: "residual", scope: !8137, file: !8058, line: 478, type: !8073, align: 1)
!8137 = distinct !DILexicalBlock(scope: !8070, file: !8058, line: 478, column: 70)
!8138 = !DILocalVariable(name: "val", scope: !8139, file: !8058, line: 478, type: !7, align: 1)
!8139 = distinct !DILexicalBlock(scope: !8070, file: !8058, line: 478, column: 25)
!8140 = !DILocalVariable(name: "residual", scope: !8141, file: !8058, line: 475, type: !8073, align: 1)
!8141 = distinct !DILexicalBlock(scope: !8070, file: !8058, line: 475, column: 47)
!8142 = !DILocalVariable(name: "val", scope: !8143, file: !8058, line: 475, type: !7, align: 1)
!8143 = distinct !DILexicalBlock(scope: !8070, file: !8058, line: 475, column: 29)
!8144 = !DILocalVariable(name: "residual", scope: !8145, file: !8058, line: 478, type: !8073, align: 1)
!8145 = distinct !DILexicalBlock(scope: !8070, file: !8058, line: 478, column: 70)
!8146 = !DILocalVariable(name: "val", scope: !8147, file: !8058, line: 478, type: !7, align: 1)
!8147 = distinct !DILexicalBlock(scope: !8070, file: !8058, line: 478, column: 25)
!8148 = !DILocalVariable(name: "residual", scope: !8149, file: !8058, line: 475, type: !8073, align: 1)
!8149 = distinct !DILexicalBlock(scope: !8070, file: !8058, line: 475, column: 47)
!8150 = !DILocalVariable(name: "val", scope: !8151, file: !8058, line: 475, type: !7, align: 1)
!8151 = distinct !DILexicalBlock(scope: !8070, file: !8058, line: 475, column: 29)
!8152 = !DILocalVariable(name: "residual", scope: !8153, file: !8058, line: 478, type: !8073, align: 1)
!8153 = distinct !DILexicalBlock(scope: !8070, file: !8058, line: 478, column: 70)
!8154 = !DILocalVariable(name: "val", scope: !8155, file: !8058, line: 478, type: !7, align: 1)
!8155 = distinct !DILexicalBlock(scope: !8070, file: !8058, line: 478, column: 25)
!8156 = !DILocalVariable(name: "residual", scope: !8157, file: !8058, line: 475, type: !8073, align: 1)
!8157 = distinct !DILexicalBlock(scope: !8070, file: !8058, line: 475, column: 47)
!8158 = !DILocalVariable(name: "val", scope: !8159, file: !8058, line: 475, type: !7, align: 1)
!8159 = distinct !DILexicalBlock(scope: !8070, file: !8058, line: 475, column: 29)
!8160 = !DILocalVariable(name: "residual", scope: !8161, file: !8058, line: 478, type: !8073, align: 1)
!8161 = distinct !DILexicalBlock(scope: !8070, file: !8058, line: 478, column: 70)
!8162 = !DILocalVariable(name: "val", scope: !8163, file: !8058, line: 478, type: !7, align: 1)
!8163 = distinct !DILexicalBlock(scope: !8070, file: !8058, line: 478, column: 25)
!8164 = !DILocalVariable(name: "residual", scope: !8165, file: !8058, line: 475, type: !8073, align: 1)
!8165 = distinct !DILexicalBlock(scope: !8070, file: !8058, line: 475, column: 47)
!8166 = !DILocalVariable(name: "val", scope: !8167, file: !8058, line: 475, type: !7, align: 1)
!8167 = distinct !DILexicalBlock(scope: !8070, file: !8058, line: 475, column: 29)
!8168 = !DILocalVariable(name: "residual", scope: !8169, file: !8058, line: 478, type: !8073, align: 1)
!8169 = distinct !DILexicalBlock(scope: !8070, file: !8058, line: 478, column: 70)
!8170 = !DILocalVariable(name: "val", scope: !8171, file: !8058, line: 478, type: !7, align: 1)
!8171 = distinct !DILexicalBlock(scope: !8070, file: !8058, line: 478, column: 25)
!8172 = !DILocalVariable(name: "extra_bits", scope: !8173, file: !8058, line: 481, type: !49, align: 8)
!8173 = distinct !DILexicalBlock(scope: !8070, file: !8058, line: 481, column: 17)
!8174 = !DILocalVariable(name: "residual", scope: !8175, file: !8058, line: 484, type: !8073, align: 1)
!8175 = distinct !DILexicalBlock(scope: !8173, file: !8058, line: 484, column: 43)
!8176 = !DILocalVariable(name: "val", scope: !8177, file: !8058, line: 484, type: !7, align: 1)
!8177 = distinct !DILexicalBlock(scope: !8173, file: !8058, line: 484, column: 25)
!8178 = !DILocalVariable(name: "residual", scope: !8179, file: !8058, line: 487, type: !8073, align: 1)
!8179 = distinct !DILexicalBlock(scope: !8173, file: !8058, line: 487, column: 38)
!8180 = !DILocalVariable(name: "val", scope: !8181, file: !8058, line: 487, type: !7, align: 1)
!8181 = distinct !DILexicalBlock(scope: !8173, file: !8058, line: 487, column: 21)
!8182 = !DILocalVariable(name: "residual", scope: !8183, file: !8058, line: 488, type: !8073, align: 1)
!8183 = distinct !DILexicalBlock(scope: !8173, file: !8058, line: 488, column: 70)
!8184 = !DILocalVariable(name: "val", scope: !8185, file: !8058, line: 488, type: !7, align: 1)
!8185 = distinct !DILexicalBlock(scope: !8173, file: !8058, line: 488, column: 21)
!8186 = !DILocalVariable(name: "residual", scope: !8187, file: !8058, line: 491, type: !8073, align: 1)
!8187 = distinct !DILexicalBlock(scope: !8173, file: !8058, line: 491, column: 43)
!8188 = !DILocalVariable(name: "val", scope: !8189, file: !8058, line: 491, type: !7, align: 1)
!8189 = distinct !DILexicalBlock(scope: !8173, file: !8058, line: 491, column: 21)
!8190 = !DILocation(line: 434, column: 20, scope: !8057)
!8191 = !DILocation(line: 434, column: 27, scope: !8057)
!8192 = !DILocation(line: 471, column: 21, scope: !8070)
!8193 = !DILocation(line: 475, column: 47, scope: !8072)
!8194 = !DILocation(line: 475, column: 29, scope: !8087)
!8195 = !DILocation(line: 478, column: 70, scope: !8089)
!8196 = !DILocation(line: 478, column: 25, scope: !8091)
!8197 = !DILocation(line: 475, column: 47, scope: !8093)
!8198 = !DILocation(line: 475, column: 29, scope: !8095)
!8199 = !DILocation(line: 478, column: 70, scope: !8097)
!8200 = !DILocation(line: 478, column: 25, scope: !8099)
!8201 = !DILocation(line: 475, column: 47, scope: !8101)
!8202 = !DILocation(line: 475, column: 29, scope: !8103)
!8203 = !DILocation(line: 478, column: 70, scope: !8105)
!8204 = !DILocation(line: 478, column: 25, scope: !8107)
!8205 = !DILocation(line: 475, column: 47, scope: !8109)
!8206 = !DILocation(line: 475, column: 29, scope: !8111)
!8207 = !DILocation(line: 478, column: 70, scope: !8113)
!8208 = !DILocation(line: 478, column: 25, scope: !8115)
!8209 = !DILocation(line: 475, column: 47, scope: !8117)
!8210 = !DILocation(line: 475, column: 29, scope: !8119)
!8211 = !DILocation(line: 478, column: 70, scope: !8121)
!8212 = !DILocation(line: 478, column: 25, scope: !8123)
!8213 = !DILocation(line: 475, column: 47, scope: !8125)
!8214 = !DILocation(line: 475, column: 29, scope: !8127)
!8215 = !DILocation(line: 478, column: 70, scope: !8129)
!8216 = !DILocation(line: 478, column: 25, scope: !8131)
!8217 = !DILocation(line: 475, column: 47, scope: !8133)
!8218 = !DILocation(line: 475, column: 29, scope: !8135)
!8219 = !DILocation(line: 478, column: 70, scope: !8137)
!8220 = !DILocation(line: 478, column: 25, scope: !8139)
!8221 = !DILocation(line: 475, column: 47, scope: !8141)
!8222 = !DILocation(line: 475, column: 29, scope: !8143)
!8223 = !DILocation(line: 478, column: 70, scope: !8145)
!8224 = !DILocation(line: 478, column: 25, scope: !8147)
!8225 = !DILocation(line: 475, column: 47, scope: !8149)
!8226 = !DILocation(line: 475, column: 29, scope: !8151)
!8227 = !DILocation(line: 478, column: 70, scope: !8153)
!8228 = !DILocation(line: 478, column: 25, scope: !8155)
!8229 = !DILocation(line: 475, column: 47, scope: !8157)
!8230 = !DILocation(line: 475, column: 29, scope: !8159)
!8231 = !DILocation(line: 478, column: 70, scope: !8161)
!8232 = !DILocation(line: 478, column: 25, scope: !8163)
!8233 = !DILocation(line: 475, column: 47, scope: !8165)
!8234 = !DILocation(line: 475, column: 29, scope: !8167)
!8235 = !DILocation(line: 478, column: 70, scope: !8169)
!8236 = !DILocation(line: 478, column: 25, scope: !8171)
!8237 = !DILocation(line: 481, column: 21, scope: !8173)
!8238 = !DILocation(line: 484, column: 43, scope: !8175)
!8239 = !DILocation(line: 484, column: 25, scope: !8177)
!8240 = !DILocation(line: 487, column: 38, scope: !8179)
!8241 = !DILocation(line: 487, column: 21, scope: !8181)
!8242 = !DILocation(line: 488, column: 70, scope: !8183)
!8243 = !DILocation(line: 488, column: 21, scope: !8185)
!8244 = !DILocation(line: 491, column: 43, scope: !8187)
!8245 = !DILocation(line: 491, column: 21, scope: !8189)
!8246 = !DILocation(line: 471, column: 33, scope: !8057)
!8247 = !DILocation(line: 473, column: 46, scope: !8070)
!8248 = !DILocation(line: 474, column: 29, scope: !8070)
!8249 = !DILocation(line: 474, column: 28, scope: !8070)
!8250 = !DILocation(line: 477, column: 25, scope: !8070)
!8251 = !DILocation(line: 478, column: 25, scope: !8070)
!8252 = !DILocation(line: 475, column: 29, scope: !8070)
!8253 = !DILocation(line: 475, column: 29, scope: !8072)
!8254 = !DILocation(line: 494, column: 14, scope: !8057)
!8255 = !DILocation(line: 478, column: 25, scope: !8089)
!8256 = !DILocation(line: 475, column: 29, scope: !8093)
!8257 = !DILocation(line: 478, column: 25, scope: !8097)
!8258 = !DILocation(line: 475, column: 29, scope: !8101)
!8259 = !DILocation(line: 478, column: 25, scope: !8105)
!8260 = !DILocation(line: 475, column: 29, scope: !8109)
!8261 = !DILocation(line: 478, column: 25, scope: !8113)
!8262 = !DILocation(line: 475, column: 29, scope: !8117)
!8263 = !DILocation(line: 478, column: 25, scope: !8121)
!8264 = !DILocation(line: 475, column: 29, scope: !8125)
!8265 = !DILocation(line: 478, column: 25, scope: !8129)
!8266 = !DILocation(line: 475, column: 29, scope: !8133)
!8267 = !DILocation(line: 478, column: 25, scope: !8137)
!8268 = !DILocation(line: 475, column: 29, scope: !8141)
!8269 = !DILocation(line: 478, column: 25, scope: !8145)
!8270 = !DILocation(line: 475, column: 29, scope: !8149)
!8271 = !DILocation(line: 478, column: 25, scope: !8153)
!8272 = !DILocation(line: 475, column: 29, scope: !8157)
!8273 = !DILocation(line: 478, column: 25, scope: !8161)
!8274 = !DILocation(line: 481, column: 34, scope: !8070)
!8275 = !DILocation(line: 481, column: 47, scope: !8070)
!8276 = !DILocation(line: 481, column: 46, scope: !8070)
!8277 = !DILocation(line: 482, column: 20, scope: !8173)
!8278 = !DILocation(line: 475, column: 29, scope: !8165)
!8279 = !DILocation(line: 478, column: 25, scope: !8169)
!8280 = !DILocation(line: 490, column: 20, scope: !8173)
!8281 = !DILocation(line: 483, column: 25, scope: !8173)
!8282 = !DILocation(line: 483, column: 24, scope: !8173)
!8283 = !DILocation(line: 486, column: 21, scope: !8173)
!8284 = !DILocation(line: 487, column: 21, scope: !8173)
!8285 = !DILocation(line: 484, column: 25, scope: !8173)
!8286 = !DILocation(line: 484, column: 25, scope: !8175)
!8287 = !DILocation(line: 488, column: 21, scope: !8173)
!8288 = !DILocation(line: 487, column: 21, scope: !8179)
!8289 = !DILocation(line: 488, column: 21, scope: !8183)
!8290 = !DILocation(line: 493, column: 17, scope: !8173)
!8291 = !DILocation(line: 491, column: 21, scope: !8173)
!8292 = !DILocation(line: 491, column: 21, scope: !8187)
!8293 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17hb87a7c3fdc5e189dE", scope: !8294, file: !8058, line: 497, type: !8060, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !8295)
!8294 = !DINamespace(name: "{impl#11}", scope: !8047)
!8295 = !{!8296, !8297}
!8296 = !DILocalVariable(name: "self", arg: 1, scope: !8293, file: !8058, line: 497, type: !8062)
!8297 = !DILocalVariable(name: "f", arg: 2, scope: !8293, file: !8058, line: 497, type: !210)
!8298 = !DILocation(line: 497, column: 20, scope: !8293)
!8299 = !DILocation(line: 497, column: 27, scope: !8293)
!8300 = !DILocation(line: 498, column: 17, scope: !8293)
!8301 = !DILocation(line: 499, column: 14, scope: !8293)
!8302 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17hbd08ae73e14207a8E", scope: !8303, file: !8058, line: 502, type: !8060, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !8304)
!8303 = !DINamespace(name: "{impl#12}", scope: !8047)
!8304 = !{!8305, !8306}
!8305 = !DILocalVariable(name: "self", arg: 1, scope: !8302, file: !8058, line: 502, type: !8062)
!8306 = !DILocalVariable(name: "f", arg: 2, scope: !8302, file: !8058, line: 502, type: !210)
!8307 = !DILocation(line: 502, column: 20, scope: !8302)
!8308 = !DILocation(line: 502, column: 27, scope: !8302)
!8309 = !DILocation(line: 503, column: 17, scope: !8302)
!8310 = !DILocation(line: 504, column: 14, scope: !8302)
!8311 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h04ac34b64019f8b1E", scope: !8312, file: !8058, line: 507, type: !8060, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !8313)
!8312 = !DINamespace(name: "{impl#13}", scope: !8047)
!8313 = !{!8314, !8315}
!8314 = !DILocalVariable(name: "self", arg: 1, scope: !8311, file: !8058, line: 507, type: !8062)
!8315 = !DILocalVariable(name: "f", arg: 2, scope: !8311, file: !8058, line: 507, type: !210)
!8316 = !DILocation(line: 507, column: 20, scope: !8311)
!8317 = !DILocation(line: 507, column: 27, scope: !8311)
!8318 = !DILocation(line: 508, column: 17, scope: !8311)
!8319 = !DILocation(line: 509, column: 14, scope: !8311)
!8320 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h94585326b18ab1eeE", scope: !8321, file: !8058, line: 512, type: !8060, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !8322)
!8321 = !DINamespace(name: "{impl#14}", scope: !8047)
!8322 = !{!8323, !8324}
!8323 = !DILocalVariable(name: "self", arg: 1, scope: !8320, file: !8058, line: 512, type: !8062)
!8324 = !DILocalVariable(name: "f", arg: 2, scope: !8320, file: !8058, line: 512, type: !210)
!8325 = !DILocation(line: 512, column: 20, scope: !8320)
!8326 = !DILocation(line: 512, column: 27, scope: !8320)
!8327 = !DILocation(line: 513, column: 17, scope: !8320)
!8328 = !DILocation(line: 514, column: 14, scope: !8320)
!8329 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers7control8Cr0Flags3all17h860068cde0193f10E", scope: !8063, file: !8058, line: 532, type: !8330, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !25)
!8330 = !DISubroutineType(types: !8331)
!8331 = !{!8063}
!8332 = !DILocation(line: 541, column: 14, scope: !8329)
!8333 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers7control8Cr0Flags4bits17h3c09a1211a717514E", scope: !8063, file: !8058, line: 545, type: !8334, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !8336)
!8334 = !DISubroutineType(types: !8335)
!8335 = !{!49, !8062}
!8336 = !{!8337}
!8337 = !DILocalVariable(name: "self", arg: 1, scope: !8333, file: !8058, line: 545, type: !8062)
!8338 = !DILocation(line: 545, column: 31, scope: !8333)
!8339 = !DILocation(line: 546, column: 17, scope: !8333)
!8340 = !DILocation(line: 547, column: 14, scope: !8333)
!8341 = distinct !DISubprogram(name: "PROTECTED_MODE_ENABLE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21PROTECTED_MODE_ENABLE17h1fad37b63efefc18E", scope: !8342, file: !8058, line: 460, type: !8344, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !8346)
!8342 = !DINamespace(name: "{impl#0}", scope: !8343)
!8343 = !DINamespace(name: "fmt", scope: !8059)
!8344 = !DISubroutineType(types: !8345)
!8345 = !{!310, !8062}
!8346 = !{!8347}
!8347 = !DILocalVariable(name: "self", arg: 1, scope: !8348, file: !8045, line: 10, type: !8062)
!8348 = !DILexicalBlockFile(scope: !8341, file: !8045, discriminator: 0)
!8349 = !DILocation(line: 10, column: 1, scope: !8348)
!8350 = !DILocation(line: 875, column: 11, scope: !8341)
!8351 = distinct !DISubprogram(name: "MONITOR_COPROCESSOR", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19MONITOR_COPROCESSOR17h9d74b156e7280a78E", scope: !8342, file: !8058, line: 460, type: !8344, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !8352)
!8352 = !{!8353}
!8353 = !DILocalVariable(name: "self", arg: 1, scope: !8354, file: !8045, line: 10, type: !8062)
!8354 = !DILexicalBlockFile(scope: !8351, file: !8045, discriminator: 0)
!8355 = !DILocation(line: 10, column: 1, scope: !8354)
!8356 = !DILocation(line: 875, column: 11, scope: !8351)
!8357 = distinct !DISubprogram(name: "EMULATE_COPROCESSOR", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19EMULATE_COPROCESSOR17h72a5fa0d984d77f2E", scope: !8342, file: !8058, line: 460, type: !8344, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !8358)
!8358 = !{!8359}
!8359 = !DILocalVariable(name: "self", arg: 1, scope: !8360, file: !8045, line: 10, type: !8062)
!8360 = !DILexicalBlockFile(scope: !8357, file: !8045, discriminator: 0)
!8361 = !DILocation(line: 10, column: 1, scope: !8360)
!8362 = !DILocation(line: 875, column: 11, scope: !8357)
!8363 = distinct !DISubprogram(name: "TASK_SWITCHED", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13TASK_SWITCHED17h03b40e3473398f21E", scope: !8342, file: !8058, line: 460, type: !8344, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !8364)
!8364 = !{!8365}
!8365 = !DILocalVariable(name: "self", arg: 1, scope: !8366, file: !8045, line: 10, type: !8062)
!8366 = !DILexicalBlockFile(scope: !8363, file: !8045, discriminator: 0)
!8367 = !DILocation(line: 10, column: 1, scope: !8366)
!8368 = !DILocation(line: 875, column: 11, scope: !8363)
!8369 = distinct !DISubprogram(name: "EXTENSION_TYPE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14EXTENSION_TYPE17h8c5ece4b813cf599E", scope: !8342, file: !8058, line: 460, type: !8344, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !8370)
!8370 = !{!8371}
!8371 = !DILocalVariable(name: "self", arg: 1, scope: !8372, file: !8045, line: 10, type: !8062)
!8372 = !DILexicalBlockFile(scope: !8369, file: !8045, discriminator: 0)
!8373 = !DILocation(line: 10, column: 1, scope: !8372)
!8374 = !DILocation(line: 875, column: 11, scope: !8369)
!8375 = distinct !DISubprogram(name: "NUMERIC_ERROR", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13NUMERIC_ERROR17h9e10e4cba3d612a2E", scope: !8342, file: !8058, line: 460, type: !8344, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !8376)
!8376 = !{!8377}
!8377 = !DILocalVariable(name: "self", arg: 1, scope: !8378, file: !8045, line: 10, type: !8062)
!8378 = !DILexicalBlockFile(scope: !8375, file: !8045, discriminator: 0)
!8379 = !DILocation(line: 10, column: 1, scope: !8378)
!8380 = !DILocation(line: 875, column: 11, scope: !8375)
!8381 = distinct !DISubprogram(name: "WRITE_PROTECT", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13WRITE_PROTECT17h12074ac780bf7e9fE", scope: !8342, file: !8058, line: 460, type: !8344, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !8382)
!8382 = !{!8383}
!8383 = !DILocalVariable(name: "self", arg: 1, scope: !8384, file: !8045, line: 10, type: !8062)
!8384 = !DILexicalBlockFile(scope: !8381, file: !8045, discriminator: 0)
!8385 = !DILocation(line: 10, column: 1, scope: !8384)
!8386 = !DILocation(line: 875, column: 11, scope: !8381)
!8387 = distinct !DISubprogram(name: "ALIGNMENT_MASK", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14ALIGNMENT_MASK17hf94acc768071ca97E", scope: !8342, file: !8058, line: 460, type: !8344, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !8388)
!8388 = !{!8389}
!8389 = !DILocalVariable(name: "self", arg: 1, scope: !8390, file: !8045, line: 10, type: !8062)
!8390 = !DILexicalBlockFile(scope: !8387, file: !8045, discriminator: 0)
!8391 = !DILocation(line: 10, column: 1, scope: !8390)
!8392 = !DILocation(line: 875, column: 11, scope: !8387)
!8393 = distinct !DISubprogram(name: "NOT_WRITE_THROUGH", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17NOT_WRITE_THROUGH17h958ee82af4c27e25E", scope: !8342, file: !8058, line: 460, type: !8344, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !8394)
!8394 = !{!8395}
!8395 = !DILocalVariable(name: "self", arg: 1, scope: !8396, file: !8045, line: 10, type: !8062)
!8396 = !DILexicalBlockFile(scope: !8393, file: !8045, discriminator: 0)
!8397 = !DILocation(line: 10, column: 1, scope: !8396)
!8398 = !DILocation(line: 875, column: 11, scope: !8393)
!8399 = distinct !DISubprogram(name: "CACHE_DISABLE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13CACHE_DISABLE17ha4881ee64327d663E", scope: !8342, file: !8058, line: 460, type: !8344, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !8400)
!8400 = !{!8401}
!8401 = !DILocalVariable(name: "self", arg: 1, scope: !8402, file: !8045, line: 10, type: !8062)
!8402 = !DILexicalBlockFile(scope: !8399, file: !8045, discriminator: 0)
!8403 = !DILocation(line: 10, column: 1, scope: !8402)
!8404 = !DILocation(line: 875, column: 11, scope: !8399)
!8405 = distinct !DISubprogram(name: "PAGING", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$$LT$x86_64..registers..control..Cr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6PAGING17h7958d4143df4028fE", scope: !8342, file: !8058, line: 460, type: !8344, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !8406)
!8406 = !{!8407}
!8407 = !DILocalVariable(name: "self", arg: 1, scope: !8408, file: !8045, line: 10, type: !8062)
!8408 = !DILexicalBlockFile(scope: !8405, file: !8045, discriminator: 0)
!8409 = !DILocation(line: 10, column: 1, scope: !8408)
!8410 = !DILocation(line: 875, column: 11, scope: !8405)
!8411 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN68_$LT$x86_64..registers..control..Cr2$u20$as$u20$core..fmt..Debug$GT$3fmt17hde96ff80350c208aE", scope: !8412, file: !8045, line: 55, type: !8413, scopeLine: 55, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !8417)
!8412 = !DINamespace(name: "{impl#27}", scope: !8047)
!8413 = !DISubroutineType(types: !8414)
!8414 = !{!192, !8415, !210}
!8415 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::control::Cr2", baseType: !8416, size: 64, align: 64, dwarfAddressSpace: 0)
!8416 = !DICompositeType(tag: DW_TAG_structure_type, name: "Cr2", scope: !8047, file: !2, align: 8, elements: !25, identifier: "dea11f46a99a9e81ee4085a846c42ff9")
!8417 = !{!8418, !8419}
!8418 = !DILocalVariable(name: "self", arg: 1, scope: !8411, file: !8045, line: 55, type: !8415)
!8419 = !DILocalVariable(name: "f", arg: 2, scope: !8411, file: !8045, line: 55, type: !210)
!8420 = !DILocation(line: 55, column: 10, scope: !8411)
!8421 = !DILocation(line: 55, column: 15, scope: !8411)
!8422 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN68_$LT$x86_64..registers..control..Cr3$u20$as$u20$core..fmt..Debug$GT$3fmt17hcd978e953e77aa35E", scope: !8423, file: !8045, line: 59, type: !8424, scopeLine: 59, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !8428)
!8423 = !DINamespace(name: "{impl#28}", scope: !8047)
!8424 = !DISubroutineType(types: !8425)
!8425 = !{!192, !8426, !210}
!8426 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::control::Cr3", baseType: !8427, size: 64, align: 64, dwarfAddressSpace: 0)
!8427 = !DICompositeType(tag: DW_TAG_structure_type, name: "Cr3", scope: !8047, file: !2, align: 8, elements: !25, identifier: "cb7967b40850630e7f74f4a0cd662f8e")
!8428 = !{!8429, !8430}
!8429 = !DILocalVariable(name: "self", arg: 1, scope: !8422, file: !8045, line: 59, type: !8426)
!8430 = !DILocalVariable(name: "f", arg: 2, scope: !8422, file: !8045, line: 59, type: !210)
!8431 = !DILocation(line: 59, column: 10, scope: !8422)
!8432 = !DILocation(line: 59, column: 15, scope: !8422)
!8433 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17h3c8deb6e75fed36dE", scope: !8434, file: !8058, line: 434, type: !8435, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !8441)
!8434 = !DINamespace(name: "{impl#38}", scope: !8047)
!8435 = !DISubroutineType(types: !8436)
!8436 = !{!192, !8437, !210}
!8437 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::control::Cr3Flags", baseType: !8438, size: 64, align: 64, dwarfAddressSpace: 0)
!8438 = !DICompositeType(tag: DW_TAG_structure_type, name: "Cr3Flags", scope: !8047, file: !2, size: 64, align: 64, elements: !8439, templateParams: !25, identifier: "7e43666d4bffa97e9fa56c13de2c0c37")
!8439 = !{!8440}
!8440 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !8438, file: !2, baseType: !49, size: 64, align: 64)
!8441 = !{!8442, !8443, !8444, !8446, !8448, !8450, !8452, !8454, !8456, !8458, !8460, !8462, !8464, !8466, !8468, !8470, !8472, !8474, !8476, !8478}
!8442 = !DILocalVariable(name: "self", arg: 1, scope: !8433, file: !8058, line: 434, type: !8437)
!8443 = !DILocalVariable(name: "f", arg: 2, scope: !8433, file: !8058, line: 434, type: !210)
!8444 = !DILocalVariable(name: "first", scope: !8445, file: !8058, line: 471, type: !310, align: 1)
!8445 = distinct !DILexicalBlock(scope: !8433, file: !8058, line: 471, column: 17)
!8446 = !DILocalVariable(name: "residual", scope: !8447, file: !8058, line: 475, type: !8073, align: 1)
!8447 = distinct !DILexicalBlock(scope: !8445, file: !8058, line: 475, column: 47)
!8448 = !DILocalVariable(name: "val", scope: !8449, file: !8058, line: 475, type: !7, align: 1)
!8449 = distinct !DILexicalBlock(scope: !8445, file: !8058, line: 475, column: 29)
!8450 = !DILocalVariable(name: "residual", scope: !8451, file: !8058, line: 478, type: !8073, align: 1)
!8451 = distinct !DILexicalBlock(scope: !8445, file: !8058, line: 478, column: 70)
!8452 = !DILocalVariable(name: "val", scope: !8453, file: !8058, line: 478, type: !7, align: 1)
!8453 = distinct !DILexicalBlock(scope: !8445, file: !8058, line: 478, column: 25)
!8454 = !DILocalVariable(name: "residual", scope: !8455, file: !8058, line: 475, type: !8073, align: 1)
!8455 = distinct !DILexicalBlock(scope: !8445, file: !8058, line: 475, column: 47)
!8456 = !DILocalVariable(name: "val", scope: !8457, file: !8058, line: 475, type: !7, align: 1)
!8457 = distinct !DILexicalBlock(scope: !8445, file: !8058, line: 475, column: 29)
!8458 = !DILocalVariable(name: "residual", scope: !8459, file: !8058, line: 478, type: !8073, align: 1)
!8459 = distinct !DILexicalBlock(scope: !8445, file: !8058, line: 478, column: 70)
!8460 = !DILocalVariable(name: "val", scope: !8461, file: !8058, line: 478, type: !7, align: 1)
!8461 = distinct !DILexicalBlock(scope: !8445, file: !8058, line: 478, column: 25)
!8462 = !DILocalVariable(name: "extra_bits", scope: !8463, file: !8058, line: 481, type: !49, align: 8)
!8463 = distinct !DILexicalBlock(scope: !8445, file: !8058, line: 481, column: 17)
!8464 = !DILocalVariable(name: "residual", scope: !8465, file: !8058, line: 484, type: !8073, align: 1)
!8465 = distinct !DILexicalBlock(scope: !8463, file: !8058, line: 484, column: 43)
!8466 = !DILocalVariable(name: "val", scope: !8467, file: !8058, line: 484, type: !7, align: 1)
!8467 = distinct !DILexicalBlock(scope: !8463, file: !8058, line: 484, column: 25)
!8468 = !DILocalVariable(name: "residual", scope: !8469, file: !8058, line: 487, type: !8073, align: 1)
!8469 = distinct !DILexicalBlock(scope: !8463, file: !8058, line: 487, column: 38)
!8470 = !DILocalVariable(name: "val", scope: !8471, file: !8058, line: 487, type: !7, align: 1)
!8471 = distinct !DILexicalBlock(scope: !8463, file: !8058, line: 487, column: 21)
!8472 = !DILocalVariable(name: "residual", scope: !8473, file: !8058, line: 488, type: !8073, align: 1)
!8473 = distinct !DILexicalBlock(scope: !8463, file: !8058, line: 488, column: 70)
!8474 = !DILocalVariable(name: "val", scope: !8475, file: !8058, line: 488, type: !7, align: 1)
!8475 = distinct !DILexicalBlock(scope: !8463, file: !8058, line: 488, column: 21)
!8476 = !DILocalVariable(name: "residual", scope: !8477, file: !8058, line: 491, type: !8073, align: 1)
!8477 = distinct !DILexicalBlock(scope: !8463, file: !8058, line: 491, column: 43)
!8478 = !DILocalVariable(name: "val", scope: !8479, file: !8058, line: 491, type: !7, align: 1)
!8479 = distinct !DILexicalBlock(scope: !8463, file: !8058, line: 491, column: 21)
!8480 = !DILocation(line: 434, column: 20, scope: !8433)
!8481 = !DILocation(line: 434, column: 27, scope: !8433)
!8482 = !DILocation(line: 471, column: 21, scope: !8445)
!8483 = !DILocation(line: 475, column: 47, scope: !8447)
!8484 = !DILocation(line: 475, column: 29, scope: !8449)
!8485 = !DILocation(line: 478, column: 70, scope: !8451)
!8486 = !DILocation(line: 478, column: 25, scope: !8453)
!8487 = !DILocation(line: 475, column: 47, scope: !8455)
!8488 = !DILocation(line: 475, column: 29, scope: !8457)
!8489 = !DILocation(line: 478, column: 70, scope: !8459)
!8490 = !DILocation(line: 478, column: 25, scope: !8461)
!8491 = !DILocation(line: 481, column: 21, scope: !8463)
!8492 = !DILocation(line: 484, column: 43, scope: !8465)
!8493 = !DILocation(line: 484, column: 25, scope: !8467)
!8494 = !DILocation(line: 487, column: 38, scope: !8469)
!8495 = !DILocation(line: 487, column: 21, scope: !8471)
!8496 = !DILocation(line: 488, column: 70, scope: !8473)
!8497 = !DILocation(line: 488, column: 21, scope: !8475)
!8498 = !DILocation(line: 491, column: 43, scope: !8477)
!8499 = !DILocation(line: 491, column: 21, scope: !8479)
!8500 = !DILocation(line: 471, column: 33, scope: !8433)
!8501 = !DILocation(line: 473, column: 46, scope: !8445)
!8502 = !DILocation(line: 474, column: 29, scope: !8445)
!8503 = !DILocation(line: 474, column: 28, scope: !8445)
!8504 = !DILocation(line: 477, column: 25, scope: !8445)
!8505 = !DILocation(line: 478, column: 25, scope: !8445)
!8506 = !DILocation(line: 475, column: 29, scope: !8445)
!8507 = !DILocation(line: 475, column: 29, scope: !8447)
!8508 = !DILocation(line: 494, column: 14, scope: !8433)
!8509 = !DILocation(line: 478, column: 25, scope: !8451)
!8510 = !DILocation(line: 481, column: 34, scope: !8445)
!8511 = !DILocation(line: 481, column: 47, scope: !8445)
!8512 = !DILocation(line: 481, column: 46, scope: !8445)
!8513 = !DILocation(line: 482, column: 20, scope: !8463)
!8514 = !DILocation(line: 475, column: 29, scope: !8455)
!8515 = !DILocation(line: 478, column: 25, scope: !8459)
!8516 = !DILocation(line: 490, column: 20, scope: !8463)
!8517 = !DILocation(line: 483, column: 25, scope: !8463)
!8518 = !DILocation(line: 483, column: 24, scope: !8463)
!8519 = !DILocation(line: 486, column: 21, scope: !8463)
!8520 = !DILocation(line: 487, column: 21, scope: !8463)
!8521 = !DILocation(line: 484, column: 25, scope: !8463)
!8522 = !DILocation(line: 484, column: 25, scope: !8465)
!8523 = !DILocation(line: 488, column: 21, scope: !8463)
!8524 = !DILocation(line: 487, column: 21, scope: !8469)
!8525 = !DILocation(line: 488, column: 21, scope: !8473)
!8526 = !DILocation(line: 493, column: 17, scope: !8463)
!8527 = !DILocation(line: 491, column: 21, scope: !8463)
!8528 = !DILocation(line: 491, column: 21, scope: !8477)
!8529 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h2a3a14282968259cE", scope: !8530, file: !8058, line: 497, type: !8435, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !8531)
!8530 = !DINamespace(name: "{impl#39}", scope: !8047)
!8531 = !{!8532, !8533}
!8532 = !DILocalVariable(name: "self", arg: 1, scope: !8529, file: !8058, line: 497, type: !8437)
!8533 = !DILocalVariable(name: "f", arg: 2, scope: !8529, file: !8058, line: 497, type: !210)
!8534 = !DILocation(line: 497, column: 20, scope: !8529)
!8535 = !DILocation(line: 497, column: 27, scope: !8529)
!8536 = !DILocation(line: 498, column: 17, scope: !8529)
!8537 = !DILocation(line: 499, column: 14, scope: !8529)
!8538 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17h344b16a3d659485fE", scope: !8539, file: !8058, line: 502, type: !8435, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !8540)
!8539 = !DINamespace(name: "{impl#40}", scope: !8047)
!8540 = !{!8541, !8542}
!8541 = !DILocalVariable(name: "self", arg: 1, scope: !8538, file: !8058, line: 502, type: !8437)
!8542 = !DILocalVariable(name: "f", arg: 2, scope: !8538, file: !8058, line: 502, type: !210)
!8543 = !DILocation(line: 502, column: 20, scope: !8538)
!8544 = !DILocation(line: 502, column: 27, scope: !8538)
!8545 = !DILocation(line: 503, column: 17, scope: !8538)
!8546 = !DILocation(line: 504, column: 14, scope: !8538)
!8547 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h50a7f4948365465cE", scope: !8548, file: !8058, line: 507, type: !8435, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !8549)
!8548 = !DINamespace(name: "{impl#41}", scope: !8047)
!8549 = !{!8550, !8551}
!8550 = !DILocalVariable(name: "self", arg: 1, scope: !8547, file: !8058, line: 507, type: !8437)
!8551 = !DILocalVariable(name: "f", arg: 2, scope: !8547, file: !8058, line: 507, type: !210)
!8552 = !DILocation(line: 507, column: 20, scope: !8547)
!8553 = !DILocation(line: 507, column: 27, scope: !8547)
!8554 = !DILocation(line: 508, column: 17, scope: !8547)
!8555 = !DILocation(line: 509, column: 14, scope: !8547)
!8556 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17he30b0b0f0683a211E", scope: !8557, file: !8058, line: 512, type: !8435, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !8558)
!8557 = !DINamespace(name: "{impl#42}", scope: !8047)
!8558 = !{!8559, !8560}
!8559 = !DILocalVariable(name: "self", arg: 1, scope: !8556, file: !8058, line: 512, type: !8437)
!8560 = !DILocalVariable(name: "f", arg: 2, scope: !8556, file: !8058, line: 512, type: !210)
!8561 = !DILocation(line: 512, column: 20, scope: !8556)
!8562 = !DILocation(line: 512, column: 27, scope: !8556)
!8563 = !DILocation(line: 513, column: 17, scope: !8556)
!8564 = !DILocation(line: 514, column: 14, scope: !8556)
!8565 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers7control8Cr3Flags3all17h77f3991087c93373E", scope: !8438, file: !8058, line: 532, type: !8566, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !25)
!8566 = !DISubroutineType(types: !8567)
!8567 = !{!8438}
!8568 = !DILocation(line: 541, column: 14, scope: !8565)
!8569 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers7control8Cr3Flags4bits17h810d943e19ef2a63E", scope: !8438, file: !8058, line: 545, type: !8570, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !8572)
!8570 = !DISubroutineType(types: !8571)
!8571 = !{!49, !8437}
!8572 = !{!8573}
!8573 = !DILocalVariable(name: "self", arg: 1, scope: !8569, file: !8058, line: 545, type: !8437)
!8574 = !DILocation(line: 545, column: 31, scope: !8569)
!8575 = !DILocation(line: 546, column: 17, scope: !8569)
!8576 = !DILocation(line: 547, column: 14, scope: !8569)
!8577 = distinct !DISubprogram(name: "PAGE_LEVEL_WRITETHROUGH", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$23PAGE_LEVEL_WRITETHROUGH17h3639bcee1534b576E", scope: !8578, file: !8058, line: 460, type: !8580, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !8582)
!8578 = !DINamespace(name: "{impl#0}", scope: !8579)
!8579 = !DINamespace(name: "fmt", scope: !8434)
!8580 = !DISubroutineType(types: !8581)
!8581 = !{!310, !8437}
!8582 = !{!8583}
!8583 = !DILocalVariable(name: "self", arg: 1, scope: !8584, file: !8045, line: 62, type: !8437)
!8584 = !DILexicalBlockFile(scope: !8577, file: !8045, discriminator: 0)
!8585 = !DILocation(line: 62, column: 1, scope: !8584)
!8586 = !DILocation(line: 875, column: 11, scope: !8577)
!8587 = distinct !DISubprogram(name: "PAGE_LEVEL_CACHE_DISABLE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$$LT$x86_64..registers..control..Cr3Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$24PAGE_LEVEL_CACHE_DISABLE17h990f0bc9459408a3E", scope: !8578, file: !8058, line: 460, type: !8580, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !8588)
!8588 = !{!8589}
!8589 = !DILocalVariable(name: "self", arg: 1, scope: !8590, file: !8045, line: 62, type: !8437)
!8590 = !DILexicalBlockFile(scope: !8587, file: !8045, discriminator: 0)
!8591 = !DILocation(line: 62, column: 1, scope: !8590)
!8592 = !DILocation(line: 875, column: 11, scope: !8587)
!8593 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN68_$LT$x86_64..registers..control..Cr4$u20$as$u20$core..fmt..Debug$GT$3fmt17h80486fa0ab22b213E", scope: !8594, file: !8045, line: 76, type: !8595, scopeLine: 76, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !8599)
!8594 = !DINamespace(name: "{impl#55}", scope: !8047)
!8595 = !DISubroutineType(types: !8596)
!8596 = !{!192, !8597, !210}
!8597 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::control::Cr4", baseType: !8598, size: 64, align: 64, dwarfAddressSpace: 0)
!8598 = !DICompositeType(tag: DW_TAG_structure_type, name: "Cr4", scope: !8047, file: !2, align: 8, elements: !25, identifier: "8643a824f24b7776ea7a0f2a9722304c")
!8599 = !{!8600, !8601}
!8600 = !DILocalVariable(name: "self", arg: 1, scope: !8593, file: !8045, line: 76, type: !8597)
!8601 = !DILocalVariable(name: "f", arg: 2, scope: !8593, file: !8045, line: 76, type: !210)
!8602 = !DILocation(line: 76, column: 10, scope: !8593)
!8603 = !DILocation(line: 76, column: 15, scope: !8593)
!8604 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17h9f93f73412c447cfE", scope: !8605, file: !8058, line: 434, type: !8606, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !8612)
!8605 = !DINamespace(name: "{impl#65}", scope: !8047)
!8606 = !DISubroutineType(types: !8607)
!8607 = !{!192, !8608, !210}
!8608 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::control::Cr4Flags", baseType: !8609, size: 64, align: 64, dwarfAddressSpace: 0)
!8609 = !DICompositeType(tag: DW_TAG_structure_type, name: "Cr4Flags", scope: !8047, file: !2, size: 64, align: 64, elements: !8610, templateParams: !25, identifier: "367169eb3e4ee2ecf70202ec433f1f18")
!8610 = !{!8611}
!8611 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !8609, file: !2, baseType: !49, size: 64, align: 64)
!8612 = !{!8613, !8614, !8615, !8617, !8619, !8621, !8623, !8625, !8627, !8629, !8631, !8633, !8635, !8637, !8639, !8641, !8643, !8645, !8647, !8649, !8651, !8653, !8655, !8657, !8659, !8661, !8663, !8665, !8667, !8669, !8671, !8673, !8675, !8677, !8679, !8681, !8683, !8685, !8687, !8689, !8691, !8693, !8695, !8697, !8699, !8701, !8703, !8705, !8707, !8709, !8711, !8713, !8715, !8717, !8719, !8721, !8723, !8725, !8727, !8729, !8731, !8733, !8735, !8737, !8739, !8741, !8743, !8745, !8747, !8749, !8751, !8753, !8755, !8757, !8759, !8761, !8763, !8765, !8767, !8769, !8771, !8773, !8775, !8777, !8779, !8781, !8783, !8785, !8787, !8789, !8791, !8793, !8795, !8797, !8799, !8801, !8803, !8805, !8807, !8809, !8811, !8813, !8815, !8817, !8819, !8821, !8823, !8825, !8827, !8829, !8831, !8833}
!8613 = !DILocalVariable(name: "self", arg: 1, scope: !8604, file: !8058, line: 434, type: !8608)
!8614 = !DILocalVariable(name: "f", arg: 2, scope: !8604, file: !8058, line: 434, type: !210)
!8615 = !DILocalVariable(name: "first", scope: !8616, file: !8058, line: 471, type: !310, align: 1)
!8616 = distinct !DILexicalBlock(scope: !8604, file: !8058, line: 471, column: 17)
!8617 = !DILocalVariable(name: "residual", scope: !8618, file: !8058, line: 475, type: !8073, align: 1)
!8618 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 475, column: 47)
!8619 = !DILocalVariable(name: "val", scope: !8620, file: !8058, line: 475, type: !7, align: 1)
!8620 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 475, column: 29)
!8621 = !DILocalVariable(name: "residual", scope: !8622, file: !8058, line: 478, type: !8073, align: 1)
!8622 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 478, column: 70)
!8623 = !DILocalVariable(name: "val", scope: !8624, file: !8058, line: 478, type: !7, align: 1)
!8624 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 478, column: 25)
!8625 = !DILocalVariable(name: "residual", scope: !8626, file: !8058, line: 475, type: !8073, align: 1)
!8626 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 475, column: 47)
!8627 = !DILocalVariable(name: "val", scope: !8628, file: !8058, line: 475, type: !7, align: 1)
!8628 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 475, column: 29)
!8629 = !DILocalVariable(name: "residual", scope: !8630, file: !8058, line: 478, type: !8073, align: 1)
!8630 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 478, column: 70)
!8631 = !DILocalVariable(name: "val", scope: !8632, file: !8058, line: 478, type: !7, align: 1)
!8632 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 478, column: 25)
!8633 = !DILocalVariable(name: "residual", scope: !8634, file: !8058, line: 475, type: !8073, align: 1)
!8634 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 475, column: 47)
!8635 = !DILocalVariable(name: "val", scope: !8636, file: !8058, line: 475, type: !7, align: 1)
!8636 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 475, column: 29)
!8637 = !DILocalVariable(name: "residual", scope: !8638, file: !8058, line: 478, type: !8073, align: 1)
!8638 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 478, column: 70)
!8639 = !DILocalVariable(name: "val", scope: !8640, file: !8058, line: 478, type: !7, align: 1)
!8640 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 478, column: 25)
!8641 = !DILocalVariable(name: "residual", scope: !8642, file: !8058, line: 475, type: !8073, align: 1)
!8642 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 475, column: 47)
!8643 = !DILocalVariable(name: "val", scope: !8644, file: !8058, line: 475, type: !7, align: 1)
!8644 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 475, column: 29)
!8645 = !DILocalVariable(name: "residual", scope: !8646, file: !8058, line: 478, type: !8073, align: 1)
!8646 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 478, column: 70)
!8647 = !DILocalVariable(name: "val", scope: !8648, file: !8058, line: 478, type: !7, align: 1)
!8648 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 478, column: 25)
!8649 = !DILocalVariable(name: "residual", scope: !8650, file: !8058, line: 475, type: !8073, align: 1)
!8650 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 475, column: 47)
!8651 = !DILocalVariable(name: "val", scope: !8652, file: !8058, line: 475, type: !7, align: 1)
!8652 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 475, column: 29)
!8653 = !DILocalVariable(name: "residual", scope: !8654, file: !8058, line: 478, type: !8073, align: 1)
!8654 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 478, column: 70)
!8655 = !DILocalVariable(name: "val", scope: !8656, file: !8058, line: 478, type: !7, align: 1)
!8656 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 478, column: 25)
!8657 = !DILocalVariable(name: "residual", scope: !8658, file: !8058, line: 475, type: !8073, align: 1)
!8658 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 475, column: 47)
!8659 = !DILocalVariable(name: "val", scope: !8660, file: !8058, line: 475, type: !7, align: 1)
!8660 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 475, column: 29)
!8661 = !DILocalVariable(name: "residual", scope: !8662, file: !8058, line: 478, type: !8073, align: 1)
!8662 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 478, column: 70)
!8663 = !DILocalVariable(name: "val", scope: !8664, file: !8058, line: 478, type: !7, align: 1)
!8664 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 478, column: 25)
!8665 = !DILocalVariable(name: "residual", scope: !8666, file: !8058, line: 475, type: !8073, align: 1)
!8666 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 475, column: 47)
!8667 = !DILocalVariable(name: "val", scope: !8668, file: !8058, line: 475, type: !7, align: 1)
!8668 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 475, column: 29)
!8669 = !DILocalVariable(name: "residual", scope: !8670, file: !8058, line: 478, type: !8073, align: 1)
!8670 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 478, column: 70)
!8671 = !DILocalVariable(name: "val", scope: !8672, file: !8058, line: 478, type: !7, align: 1)
!8672 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 478, column: 25)
!8673 = !DILocalVariable(name: "residual", scope: !8674, file: !8058, line: 475, type: !8073, align: 1)
!8674 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 475, column: 47)
!8675 = !DILocalVariable(name: "val", scope: !8676, file: !8058, line: 475, type: !7, align: 1)
!8676 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 475, column: 29)
!8677 = !DILocalVariable(name: "residual", scope: !8678, file: !8058, line: 478, type: !8073, align: 1)
!8678 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 478, column: 70)
!8679 = !DILocalVariable(name: "val", scope: !8680, file: !8058, line: 478, type: !7, align: 1)
!8680 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 478, column: 25)
!8681 = !DILocalVariable(name: "residual", scope: !8682, file: !8058, line: 475, type: !8073, align: 1)
!8682 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 475, column: 47)
!8683 = !DILocalVariable(name: "val", scope: !8684, file: !8058, line: 475, type: !7, align: 1)
!8684 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 475, column: 29)
!8685 = !DILocalVariable(name: "residual", scope: !8686, file: !8058, line: 478, type: !8073, align: 1)
!8686 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 478, column: 70)
!8687 = !DILocalVariable(name: "val", scope: !8688, file: !8058, line: 478, type: !7, align: 1)
!8688 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 478, column: 25)
!8689 = !DILocalVariable(name: "residual", scope: !8690, file: !8058, line: 475, type: !8073, align: 1)
!8690 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 475, column: 47)
!8691 = !DILocalVariable(name: "val", scope: !8692, file: !8058, line: 475, type: !7, align: 1)
!8692 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 475, column: 29)
!8693 = !DILocalVariable(name: "residual", scope: !8694, file: !8058, line: 478, type: !8073, align: 1)
!8694 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 478, column: 70)
!8695 = !DILocalVariable(name: "val", scope: !8696, file: !8058, line: 478, type: !7, align: 1)
!8696 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 478, column: 25)
!8697 = !DILocalVariable(name: "residual", scope: !8698, file: !8058, line: 475, type: !8073, align: 1)
!8698 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 475, column: 47)
!8699 = !DILocalVariable(name: "val", scope: !8700, file: !8058, line: 475, type: !7, align: 1)
!8700 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 475, column: 29)
!8701 = !DILocalVariable(name: "residual", scope: !8702, file: !8058, line: 478, type: !8073, align: 1)
!8702 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 478, column: 70)
!8703 = !DILocalVariable(name: "val", scope: !8704, file: !8058, line: 478, type: !7, align: 1)
!8704 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 478, column: 25)
!8705 = !DILocalVariable(name: "residual", scope: !8706, file: !8058, line: 475, type: !8073, align: 1)
!8706 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 475, column: 47)
!8707 = !DILocalVariable(name: "val", scope: !8708, file: !8058, line: 475, type: !7, align: 1)
!8708 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 475, column: 29)
!8709 = !DILocalVariable(name: "residual", scope: !8710, file: !8058, line: 478, type: !8073, align: 1)
!8710 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 478, column: 70)
!8711 = !DILocalVariable(name: "val", scope: !8712, file: !8058, line: 478, type: !7, align: 1)
!8712 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 478, column: 25)
!8713 = !DILocalVariable(name: "residual", scope: !8714, file: !8058, line: 475, type: !8073, align: 1)
!8714 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 475, column: 47)
!8715 = !DILocalVariable(name: "val", scope: !8716, file: !8058, line: 475, type: !7, align: 1)
!8716 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 475, column: 29)
!8717 = !DILocalVariable(name: "residual", scope: !8718, file: !8058, line: 478, type: !8073, align: 1)
!8718 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 478, column: 70)
!8719 = !DILocalVariable(name: "val", scope: !8720, file: !8058, line: 478, type: !7, align: 1)
!8720 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 478, column: 25)
!8721 = !DILocalVariable(name: "residual", scope: !8722, file: !8058, line: 475, type: !8073, align: 1)
!8722 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 475, column: 47)
!8723 = !DILocalVariable(name: "val", scope: !8724, file: !8058, line: 475, type: !7, align: 1)
!8724 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 475, column: 29)
!8725 = !DILocalVariable(name: "residual", scope: !8726, file: !8058, line: 478, type: !8073, align: 1)
!8726 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 478, column: 70)
!8727 = !DILocalVariable(name: "val", scope: !8728, file: !8058, line: 478, type: !7, align: 1)
!8728 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 478, column: 25)
!8729 = !DILocalVariable(name: "residual", scope: !8730, file: !8058, line: 475, type: !8073, align: 1)
!8730 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 475, column: 47)
!8731 = !DILocalVariable(name: "val", scope: !8732, file: !8058, line: 475, type: !7, align: 1)
!8732 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 475, column: 29)
!8733 = !DILocalVariable(name: "residual", scope: !8734, file: !8058, line: 478, type: !8073, align: 1)
!8734 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 478, column: 70)
!8735 = !DILocalVariable(name: "val", scope: !8736, file: !8058, line: 478, type: !7, align: 1)
!8736 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 478, column: 25)
!8737 = !DILocalVariable(name: "residual", scope: !8738, file: !8058, line: 475, type: !8073, align: 1)
!8738 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 475, column: 47)
!8739 = !DILocalVariable(name: "val", scope: !8740, file: !8058, line: 475, type: !7, align: 1)
!8740 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 475, column: 29)
!8741 = !DILocalVariable(name: "residual", scope: !8742, file: !8058, line: 478, type: !8073, align: 1)
!8742 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 478, column: 70)
!8743 = !DILocalVariable(name: "val", scope: !8744, file: !8058, line: 478, type: !7, align: 1)
!8744 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 478, column: 25)
!8745 = !DILocalVariable(name: "residual", scope: !8746, file: !8058, line: 475, type: !8073, align: 1)
!8746 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 475, column: 47)
!8747 = !DILocalVariable(name: "val", scope: !8748, file: !8058, line: 475, type: !7, align: 1)
!8748 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 475, column: 29)
!8749 = !DILocalVariable(name: "residual", scope: !8750, file: !8058, line: 478, type: !8073, align: 1)
!8750 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 478, column: 70)
!8751 = !DILocalVariable(name: "val", scope: !8752, file: !8058, line: 478, type: !7, align: 1)
!8752 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 478, column: 25)
!8753 = !DILocalVariable(name: "residual", scope: !8754, file: !8058, line: 475, type: !8073, align: 1)
!8754 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 475, column: 47)
!8755 = !DILocalVariable(name: "val", scope: !8756, file: !8058, line: 475, type: !7, align: 1)
!8756 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 475, column: 29)
!8757 = !DILocalVariable(name: "residual", scope: !8758, file: !8058, line: 478, type: !8073, align: 1)
!8758 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 478, column: 70)
!8759 = !DILocalVariable(name: "val", scope: !8760, file: !8058, line: 478, type: !7, align: 1)
!8760 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 478, column: 25)
!8761 = !DILocalVariable(name: "residual", scope: !8762, file: !8058, line: 475, type: !8073, align: 1)
!8762 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 475, column: 47)
!8763 = !DILocalVariable(name: "val", scope: !8764, file: !8058, line: 475, type: !7, align: 1)
!8764 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 475, column: 29)
!8765 = !DILocalVariable(name: "residual", scope: !8766, file: !8058, line: 478, type: !8073, align: 1)
!8766 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 478, column: 70)
!8767 = !DILocalVariable(name: "val", scope: !8768, file: !8058, line: 478, type: !7, align: 1)
!8768 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 478, column: 25)
!8769 = !DILocalVariable(name: "residual", scope: !8770, file: !8058, line: 475, type: !8073, align: 1)
!8770 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 475, column: 47)
!8771 = !DILocalVariable(name: "val", scope: !8772, file: !8058, line: 475, type: !7, align: 1)
!8772 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 475, column: 29)
!8773 = !DILocalVariable(name: "residual", scope: !8774, file: !8058, line: 478, type: !8073, align: 1)
!8774 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 478, column: 70)
!8775 = !DILocalVariable(name: "val", scope: !8776, file: !8058, line: 478, type: !7, align: 1)
!8776 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 478, column: 25)
!8777 = !DILocalVariable(name: "residual", scope: !8778, file: !8058, line: 475, type: !8073, align: 1)
!8778 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 475, column: 47)
!8779 = !DILocalVariable(name: "val", scope: !8780, file: !8058, line: 475, type: !7, align: 1)
!8780 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 475, column: 29)
!8781 = !DILocalVariable(name: "residual", scope: !8782, file: !8058, line: 478, type: !8073, align: 1)
!8782 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 478, column: 70)
!8783 = !DILocalVariable(name: "val", scope: !8784, file: !8058, line: 478, type: !7, align: 1)
!8784 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 478, column: 25)
!8785 = !DILocalVariable(name: "residual", scope: !8786, file: !8058, line: 475, type: !8073, align: 1)
!8786 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 475, column: 47)
!8787 = !DILocalVariable(name: "val", scope: !8788, file: !8058, line: 475, type: !7, align: 1)
!8788 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 475, column: 29)
!8789 = !DILocalVariable(name: "residual", scope: !8790, file: !8058, line: 478, type: !8073, align: 1)
!8790 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 478, column: 70)
!8791 = !DILocalVariable(name: "val", scope: !8792, file: !8058, line: 478, type: !7, align: 1)
!8792 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 478, column: 25)
!8793 = !DILocalVariable(name: "residual", scope: !8794, file: !8058, line: 475, type: !8073, align: 1)
!8794 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 475, column: 47)
!8795 = !DILocalVariable(name: "val", scope: !8796, file: !8058, line: 475, type: !7, align: 1)
!8796 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 475, column: 29)
!8797 = !DILocalVariable(name: "residual", scope: !8798, file: !8058, line: 478, type: !8073, align: 1)
!8798 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 478, column: 70)
!8799 = !DILocalVariable(name: "val", scope: !8800, file: !8058, line: 478, type: !7, align: 1)
!8800 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 478, column: 25)
!8801 = !DILocalVariable(name: "residual", scope: !8802, file: !8058, line: 475, type: !8073, align: 1)
!8802 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 475, column: 47)
!8803 = !DILocalVariable(name: "val", scope: !8804, file: !8058, line: 475, type: !7, align: 1)
!8804 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 475, column: 29)
!8805 = !DILocalVariable(name: "residual", scope: !8806, file: !8058, line: 478, type: !8073, align: 1)
!8806 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 478, column: 70)
!8807 = !DILocalVariable(name: "val", scope: !8808, file: !8058, line: 478, type: !7, align: 1)
!8808 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 478, column: 25)
!8809 = !DILocalVariable(name: "residual", scope: !8810, file: !8058, line: 475, type: !8073, align: 1)
!8810 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 475, column: 47)
!8811 = !DILocalVariable(name: "val", scope: !8812, file: !8058, line: 475, type: !7, align: 1)
!8812 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 475, column: 29)
!8813 = !DILocalVariable(name: "residual", scope: !8814, file: !8058, line: 478, type: !8073, align: 1)
!8814 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 478, column: 70)
!8815 = !DILocalVariable(name: "val", scope: !8816, file: !8058, line: 478, type: !7, align: 1)
!8816 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 478, column: 25)
!8817 = !DILocalVariable(name: "extra_bits", scope: !8818, file: !8058, line: 481, type: !49, align: 8)
!8818 = distinct !DILexicalBlock(scope: !8616, file: !8058, line: 481, column: 17)
!8819 = !DILocalVariable(name: "residual", scope: !8820, file: !8058, line: 484, type: !8073, align: 1)
!8820 = distinct !DILexicalBlock(scope: !8818, file: !8058, line: 484, column: 43)
!8821 = !DILocalVariable(name: "val", scope: !8822, file: !8058, line: 484, type: !7, align: 1)
!8822 = distinct !DILexicalBlock(scope: !8818, file: !8058, line: 484, column: 25)
!8823 = !DILocalVariable(name: "residual", scope: !8824, file: !8058, line: 487, type: !8073, align: 1)
!8824 = distinct !DILexicalBlock(scope: !8818, file: !8058, line: 487, column: 38)
!8825 = !DILocalVariable(name: "val", scope: !8826, file: !8058, line: 487, type: !7, align: 1)
!8826 = distinct !DILexicalBlock(scope: !8818, file: !8058, line: 487, column: 21)
!8827 = !DILocalVariable(name: "residual", scope: !8828, file: !8058, line: 488, type: !8073, align: 1)
!8828 = distinct !DILexicalBlock(scope: !8818, file: !8058, line: 488, column: 70)
!8829 = !DILocalVariable(name: "val", scope: !8830, file: !8058, line: 488, type: !7, align: 1)
!8830 = distinct !DILexicalBlock(scope: !8818, file: !8058, line: 488, column: 21)
!8831 = !DILocalVariable(name: "residual", scope: !8832, file: !8058, line: 491, type: !8073, align: 1)
!8832 = distinct !DILexicalBlock(scope: !8818, file: !8058, line: 491, column: 43)
!8833 = !DILocalVariable(name: "val", scope: !8834, file: !8058, line: 491, type: !7, align: 1)
!8834 = distinct !DILexicalBlock(scope: !8818, file: !8058, line: 491, column: 21)
!8835 = !DILocation(line: 434, column: 20, scope: !8604)
!8836 = !DILocation(line: 434, column: 27, scope: !8604)
!8837 = !DILocation(line: 471, column: 21, scope: !8616)
!8838 = !DILocation(line: 475, column: 47, scope: !8618)
!8839 = !DILocation(line: 475, column: 29, scope: !8620)
!8840 = !DILocation(line: 478, column: 70, scope: !8622)
!8841 = !DILocation(line: 478, column: 25, scope: !8624)
!8842 = !DILocation(line: 475, column: 47, scope: !8626)
!8843 = !DILocation(line: 475, column: 29, scope: !8628)
!8844 = !DILocation(line: 478, column: 70, scope: !8630)
!8845 = !DILocation(line: 478, column: 25, scope: !8632)
!8846 = !DILocation(line: 475, column: 47, scope: !8634)
!8847 = !DILocation(line: 475, column: 29, scope: !8636)
!8848 = !DILocation(line: 478, column: 70, scope: !8638)
!8849 = !DILocation(line: 478, column: 25, scope: !8640)
!8850 = !DILocation(line: 475, column: 47, scope: !8642)
!8851 = !DILocation(line: 475, column: 29, scope: !8644)
!8852 = !DILocation(line: 478, column: 70, scope: !8646)
!8853 = !DILocation(line: 478, column: 25, scope: !8648)
!8854 = !DILocation(line: 475, column: 47, scope: !8650)
!8855 = !DILocation(line: 475, column: 29, scope: !8652)
!8856 = !DILocation(line: 478, column: 70, scope: !8654)
!8857 = !DILocation(line: 478, column: 25, scope: !8656)
!8858 = !DILocation(line: 475, column: 47, scope: !8658)
!8859 = !DILocation(line: 475, column: 29, scope: !8660)
!8860 = !DILocation(line: 478, column: 70, scope: !8662)
!8861 = !DILocation(line: 478, column: 25, scope: !8664)
!8862 = !DILocation(line: 475, column: 47, scope: !8666)
!8863 = !DILocation(line: 475, column: 29, scope: !8668)
!8864 = !DILocation(line: 478, column: 70, scope: !8670)
!8865 = !DILocation(line: 478, column: 25, scope: !8672)
!8866 = !DILocation(line: 475, column: 47, scope: !8674)
!8867 = !DILocation(line: 475, column: 29, scope: !8676)
!8868 = !DILocation(line: 478, column: 70, scope: !8678)
!8869 = !DILocation(line: 478, column: 25, scope: !8680)
!8870 = !DILocation(line: 475, column: 47, scope: !8682)
!8871 = !DILocation(line: 475, column: 29, scope: !8684)
!8872 = !DILocation(line: 478, column: 70, scope: !8686)
!8873 = !DILocation(line: 478, column: 25, scope: !8688)
!8874 = !DILocation(line: 475, column: 47, scope: !8690)
!8875 = !DILocation(line: 475, column: 29, scope: !8692)
!8876 = !DILocation(line: 478, column: 70, scope: !8694)
!8877 = !DILocation(line: 478, column: 25, scope: !8696)
!8878 = !DILocation(line: 475, column: 47, scope: !8698)
!8879 = !DILocation(line: 475, column: 29, scope: !8700)
!8880 = !DILocation(line: 478, column: 70, scope: !8702)
!8881 = !DILocation(line: 478, column: 25, scope: !8704)
!8882 = !DILocation(line: 475, column: 47, scope: !8706)
!8883 = !DILocation(line: 475, column: 29, scope: !8708)
!8884 = !DILocation(line: 478, column: 70, scope: !8710)
!8885 = !DILocation(line: 478, column: 25, scope: !8712)
!8886 = !DILocation(line: 475, column: 47, scope: !8714)
!8887 = !DILocation(line: 475, column: 29, scope: !8716)
!8888 = !DILocation(line: 478, column: 70, scope: !8718)
!8889 = !DILocation(line: 478, column: 25, scope: !8720)
!8890 = !DILocation(line: 475, column: 47, scope: !8722)
!8891 = !DILocation(line: 475, column: 29, scope: !8724)
!8892 = !DILocation(line: 478, column: 70, scope: !8726)
!8893 = !DILocation(line: 478, column: 25, scope: !8728)
!8894 = !DILocation(line: 475, column: 47, scope: !8730)
!8895 = !DILocation(line: 475, column: 29, scope: !8732)
!8896 = !DILocation(line: 478, column: 70, scope: !8734)
!8897 = !DILocation(line: 478, column: 25, scope: !8736)
!8898 = !DILocation(line: 475, column: 47, scope: !8738)
!8899 = !DILocation(line: 475, column: 29, scope: !8740)
!8900 = !DILocation(line: 478, column: 70, scope: !8742)
!8901 = !DILocation(line: 478, column: 25, scope: !8744)
!8902 = !DILocation(line: 475, column: 47, scope: !8746)
!8903 = !DILocation(line: 475, column: 29, scope: !8748)
!8904 = !DILocation(line: 478, column: 70, scope: !8750)
!8905 = !DILocation(line: 478, column: 25, scope: !8752)
!8906 = !DILocation(line: 475, column: 47, scope: !8754)
!8907 = !DILocation(line: 475, column: 29, scope: !8756)
!8908 = !DILocation(line: 478, column: 70, scope: !8758)
!8909 = !DILocation(line: 478, column: 25, scope: !8760)
!8910 = !DILocation(line: 475, column: 47, scope: !8762)
!8911 = !DILocation(line: 475, column: 29, scope: !8764)
!8912 = !DILocation(line: 478, column: 70, scope: !8766)
!8913 = !DILocation(line: 478, column: 25, scope: !8768)
!8914 = !DILocation(line: 475, column: 47, scope: !8770)
!8915 = !DILocation(line: 475, column: 29, scope: !8772)
!8916 = !DILocation(line: 478, column: 70, scope: !8774)
!8917 = !DILocation(line: 478, column: 25, scope: !8776)
!8918 = !DILocation(line: 475, column: 47, scope: !8778)
!8919 = !DILocation(line: 475, column: 29, scope: !8780)
!8920 = !DILocation(line: 478, column: 70, scope: !8782)
!8921 = !DILocation(line: 478, column: 25, scope: !8784)
!8922 = !DILocation(line: 475, column: 47, scope: !8786)
!8923 = !DILocation(line: 475, column: 29, scope: !8788)
!8924 = !DILocation(line: 478, column: 70, scope: !8790)
!8925 = !DILocation(line: 478, column: 25, scope: !8792)
!8926 = !DILocation(line: 475, column: 47, scope: !8794)
!8927 = !DILocation(line: 475, column: 29, scope: !8796)
!8928 = !DILocation(line: 478, column: 70, scope: !8798)
!8929 = !DILocation(line: 478, column: 25, scope: !8800)
!8930 = !DILocation(line: 475, column: 47, scope: !8802)
!8931 = !DILocation(line: 475, column: 29, scope: !8804)
!8932 = !DILocation(line: 478, column: 70, scope: !8806)
!8933 = !DILocation(line: 478, column: 25, scope: !8808)
!8934 = !DILocation(line: 475, column: 47, scope: !8810)
!8935 = !DILocation(line: 475, column: 29, scope: !8812)
!8936 = !DILocation(line: 478, column: 70, scope: !8814)
!8937 = !DILocation(line: 478, column: 25, scope: !8816)
!8938 = !DILocation(line: 481, column: 21, scope: !8818)
!8939 = !DILocation(line: 484, column: 43, scope: !8820)
!8940 = !DILocation(line: 484, column: 25, scope: !8822)
!8941 = !DILocation(line: 487, column: 38, scope: !8824)
!8942 = !DILocation(line: 487, column: 21, scope: !8826)
!8943 = !DILocation(line: 488, column: 70, scope: !8828)
!8944 = !DILocation(line: 488, column: 21, scope: !8830)
!8945 = !DILocation(line: 491, column: 43, scope: !8832)
!8946 = !DILocation(line: 491, column: 21, scope: !8834)
!8947 = !DILocation(line: 471, column: 33, scope: !8604)
!8948 = !DILocation(line: 473, column: 46, scope: !8616)
!8949 = !DILocation(line: 474, column: 29, scope: !8616)
!8950 = !DILocation(line: 474, column: 28, scope: !8616)
!8951 = !DILocation(line: 477, column: 25, scope: !8616)
!8952 = !DILocation(line: 478, column: 25, scope: !8616)
!8953 = !DILocation(line: 475, column: 29, scope: !8616)
!8954 = !DILocation(line: 475, column: 29, scope: !8618)
!8955 = !DILocation(line: 494, column: 14, scope: !8604)
!8956 = !DILocation(line: 478, column: 25, scope: !8622)
!8957 = !DILocation(line: 475, column: 29, scope: !8626)
!8958 = !DILocation(line: 478, column: 25, scope: !8630)
!8959 = !DILocation(line: 475, column: 29, scope: !8634)
!8960 = !DILocation(line: 478, column: 25, scope: !8638)
!8961 = !DILocation(line: 475, column: 29, scope: !8642)
!8962 = !DILocation(line: 478, column: 25, scope: !8646)
!8963 = !DILocation(line: 475, column: 29, scope: !8650)
!8964 = !DILocation(line: 478, column: 25, scope: !8654)
!8965 = !DILocation(line: 475, column: 29, scope: !8658)
!8966 = !DILocation(line: 478, column: 25, scope: !8662)
!8967 = !DILocation(line: 475, column: 29, scope: !8666)
!8968 = !DILocation(line: 478, column: 25, scope: !8670)
!8969 = !DILocation(line: 475, column: 29, scope: !8674)
!8970 = !DILocation(line: 478, column: 25, scope: !8678)
!8971 = !DILocation(line: 475, column: 29, scope: !8682)
!8972 = !DILocation(line: 478, column: 25, scope: !8686)
!8973 = !DILocation(line: 475, column: 29, scope: !8690)
!8974 = !DILocation(line: 478, column: 25, scope: !8694)
!8975 = !DILocation(line: 475, column: 29, scope: !8698)
!8976 = !DILocation(line: 478, column: 25, scope: !8702)
!8977 = !DILocation(line: 475, column: 29, scope: !8706)
!8978 = !DILocation(line: 478, column: 25, scope: !8710)
!8979 = !DILocation(line: 475, column: 29, scope: !8714)
!8980 = !DILocation(line: 478, column: 25, scope: !8718)
!8981 = !DILocation(line: 475, column: 29, scope: !8722)
!8982 = !DILocation(line: 478, column: 25, scope: !8726)
!8983 = !DILocation(line: 475, column: 29, scope: !8730)
!8984 = !DILocation(line: 478, column: 25, scope: !8734)
!8985 = !DILocation(line: 475, column: 29, scope: !8738)
!8986 = !DILocation(line: 478, column: 25, scope: !8742)
!8987 = !DILocation(line: 475, column: 29, scope: !8746)
!8988 = !DILocation(line: 478, column: 25, scope: !8750)
!8989 = !DILocation(line: 475, column: 29, scope: !8754)
!8990 = !DILocation(line: 478, column: 25, scope: !8758)
!8991 = !DILocation(line: 475, column: 29, scope: !8762)
!8992 = !DILocation(line: 478, column: 25, scope: !8766)
!8993 = !DILocation(line: 475, column: 29, scope: !8770)
!8994 = !DILocation(line: 478, column: 25, scope: !8774)
!8995 = !DILocation(line: 475, column: 29, scope: !8778)
!8996 = !DILocation(line: 478, column: 25, scope: !8782)
!8997 = !DILocation(line: 475, column: 29, scope: !8786)
!8998 = !DILocation(line: 478, column: 25, scope: !8790)
!8999 = !DILocation(line: 475, column: 29, scope: !8794)
!9000 = !DILocation(line: 478, column: 25, scope: !8798)
!9001 = !DILocation(line: 475, column: 29, scope: !8802)
!9002 = !DILocation(line: 478, column: 25, scope: !8806)
!9003 = !DILocation(line: 481, column: 34, scope: !8616)
!9004 = !DILocation(line: 481, column: 47, scope: !8616)
!9005 = !DILocation(line: 481, column: 46, scope: !8616)
!9006 = !DILocation(line: 482, column: 20, scope: !8818)
!9007 = !DILocation(line: 475, column: 29, scope: !8810)
!9008 = !DILocation(line: 478, column: 25, scope: !8814)
!9009 = !DILocation(line: 490, column: 20, scope: !8818)
!9010 = !DILocation(line: 483, column: 25, scope: !8818)
!9011 = !DILocation(line: 483, column: 24, scope: !8818)
!9012 = !DILocation(line: 486, column: 21, scope: !8818)
!9013 = !DILocation(line: 487, column: 21, scope: !8818)
!9014 = !DILocation(line: 484, column: 25, scope: !8818)
!9015 = !DILocation(line: 484, column: 25, scope: !8820)
!9016 = !DILocation(line: 488, column: 21, scope: !8818)
!9017 = !DILocation(line: 487, column: 21, scope: !8824)
!9018 = !DILocation(line: 488, column: 21, scope: !8828)
!9019 = !DILocation(line: 493, column: 17, scope: !8818)
!9020 = !DILocation(line: 491, column: 21, scope: !8818)
!9021 = !DILocation(line: 491, column: 21, scope: !8832)
!9022 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17hf235635f2c971be7E", scope: !9023, file: !8058, line: 497, type: !8606, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9024)
!9023 = !DINamespace(name: "{impl#66}", scope: !8047)
!9024 = !{!9025, !9026}
!9025 = !DILocalVariable(name: "self", arg: 1, scope: !9022, file: !8058, line: 497, type: !8608)
!9026 = !DILocalVariable(name: "f", arg: 2, scope: !9022, file: !8058, line: 497, type: !210)
!9027 = !DILocation(line: 497, column: 20, scope: !9022)
!9028 = !DILocation(line: 497, column: 27, scope: !9022)
!9029 = !DILocation(line: 498, column: 17, scope: !9022)
!9030 = !DILocation(line: 499, column: 14, scope: !9022)
!9031 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17hc0ca8b05a6bd414eE", scope: !9032, file: !8058, line: 502, type: !8606, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9033)
!9032 = !DINamespace(name: "{impl#67}", scope: !8047)
!9033 = !{!9034, !9035}
!9034 = !DILocalVariable(name: "self", arg: 1, scope: !9031, file: !8058, line: 502, type: !8608)
!9035 = !DILocalVariable(name: "f", arg: 2, scope: !9031, file: !8058, line: 502, type: !210)
!9036 = !DILocation(line: 502, column: 20, scope: !9031)
!9037 = !DILocation(line: 502, column: 27, scope: !9031)
!9038 = !DILocation(line: 503, column: 17, scope: !9031)
!9039 = !DILocation(line: 504, column: 14, scope: !9031)
!9040 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hf8acccbe2b1a3f7eE", scope: !9041, file: !8058, line: 507, type: !8606, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9042)
!9041 = !DINamespace(name: "{impl#68}", scope: !8047)
!9042 = !{!9043, !9044}
!9043 = !DILocalVariable(name: "self", arg: 1, scope: !9040, file: !8058, line: 507, type: !8608)
!9044 = !DILocalVariable(name: "f", arg: 2, scope: !9040, file: !8058, line: 507, type: !210)
!9045 = !DILocation(line: 507, column: 20, scope: !9040)
!9046 = !DILocation(line: 507, column: 27, scope: !9040)
!9047 = !DILocation(line: 508, column: 17, scope: !9040)
!9048 = !DILocation(line: 509, column: 14, scope: !9040)
!9049 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h239d30d7a9cce584E", scope: !9050, file: !8058, line: 512, type: !8606, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9051)
!9050 = !DINamespace(name: "{impl#69}", scope: !8047)
!9051 = !{!9052, !9053}
!9052 = !DILocalVariable(name: "self", arg: 1, scope: !9049, file: !8058, line: 512, type: !8608)
!9053 = !DILocalVariable(name: "f", arg: 2, scope: !9049, file: !8058, line: 512, type: !210)
!9054 = !DILocation(line: 512, column: 20, scope: !9049)
!9055 = !DILocation(line: 512, column: 27, scope: !9049)
!9056 = !DILocation(line: 513, column: 17, scope: !9049)
!9057 = !DILocation(line: 514, column: 14, scope: !9049)
!9058 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers7control8Cr4Flags3all17hafbab8e98a87e319E", scope: !8609, file: !8058, line: 532, type: !9059, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !25)
!9059 = !DISubroutineType(types: !9060)
!9060 = !{!8609}
!9061 = !DILocation(line: 541, column: 14, scope: !9058)
!9062 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers7control8Cr4Flags4bits17h695b06f57e7faffaE", scope: !8609, file: !8058, line: 545, type: !9063, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9065)
!9063 = !DISubroutineType(types: !9064)
!9064 = !{!49, !8608}
!9065 = !{!9066}
!9066 = !DILocalVariable(name: "self", arg: 1, scope: !9062, file: !8058, line: 545, type: !8608)
!9067 = !DILocation(line: 545, column: 31, scope: !9062)
!9068 = !DILocation(line: 546, column: 17, scope: !9062)
!9069 = !DILocation(line: 547, column: 14, scope: !9062)
!9070 = distinct !DISubprogram(name: "VIRTUAL_8086_MODE_EXTENSIONS", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$28VIRTUAL_8086_MODE_EXTENSIONS17hf661a8f6ad0c94eaE", scope: !9071, file: !8058, line: 460, type: !9073, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9075)
!9071 = !DINamespace(name: "{impl#0}", scope: !9072)
!9072 = !DINamespace(name: "fmt", scope: !8605)
!9073 = !DISubroutineType(types: !9074)
!9074 = !{!310, !8608}
!9075 = !{!9076}
!9076 = !DILocalVariable(name: "self", arg: 1, scope: !9077, file: !8045, line: 79, type: !8608)
!9077 = !DILexicalBlockFile(scope: !9070, file: !8045, discriminator: 0)
!9078 = !DILocation(line: 79, column: 1, scope: !9077)
!9079 = !DILocation(line: 875, column: 11, scope: !9070)
!9080 = distinct !DISubprogram(name: "PROTECTED_MODE_VIRTUAL_INTERRUPTS", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$33PROTECTED_MODE_VIRTUAL_INTERRUPTS17hc763bb77e4faee20E", scope: !9071, file: !8058, line: 460, type: !9073, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9081)
!9081 = !{!9082}
!9082 = !DILocalVariable(name: "self", arg: 1, scope: !9083, file: !8045, line: 79, type: !8608)
!9083 = !DILexicalBlockFile(scope: !9080, file: !8045, discriminator: 0)
!9084 = !DILocation(line: 79, column: 1, scope: !9083)
!9085 = !DILocation(line: 875, column: 11, scope: !9080)
!9086 = distinct !DISubprogram(name: "TIMESTAMP_DISABLE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17TIMESTAMP_DISABLE17h79514ec2f7167918E", scope: !9071, file: !8058, line: 460, type: !9073, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9087)
!9087 = !{!9088}
!9088 = !DILocalVariable(name: "self", arg: 1, scope: !9089, file: !8045, line: 79, type: !8608)
!9089 = !DILexicalBlockFile(scope: !9086, file: !8045, discriminator: 0)
!9090 = !DILocation(line: 79, column: 1, scope: !9089)
!9091 = !DILocation(line: 875, column: 11, scope: !9086)
!9092 = distinct !DISubprogram(name: "DEBUGGING_EXTENSIONS", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20DEBUGGING_EXTENSIONS17h1b28eddea9fc5490E", scope: !9071, file: !8058, line: 460, type: !9073, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9093)
!9093 = !{!9094}
!9094 = !DILocalVariable(name: "self", arg: 1, scope: !9095, file: !8045, line: 79, type: !8608)
!9095 = !DILexicalBlockFile(scope: !9092, file: !8045, discriminator: 0)
!9096 = !DILocation(line: 79, column: 1, scope: !9095)
!9097 = !DILocation(line: 875, column: 11, scope: !9092)
!9098 = distinct !DISubprogram(name: "PAGE_SIZE_EXTENSION", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19PAGE_SIZE_EXTENSION17h0ae73208ed0b5835E", scope: !9071, file: !8058, line: 460, type: !9073, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9099)
!9099 = !{!9100}
!9100 = !DILocalVariable(name: "self", arg: 1, scope: !9101, file: !8045, line: 79, type: !8608)
!9101 = !DILexicalBlockFile(scope: !9098, file: !8045, discriminator: 0)
!9102 = !DILocation(line: 79, column: 1, scope: !9101)
!9103 = !DILocation(line: 875, column: 11, scope: !9098)
!9104 = distinct !DISubprogram(name: "PHYSICAL_ADDRESS_EXTENSION", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26PHYSICAL_ADDRESS_EXTENSION17h1f8654695f5aaa9aE", scope: !9071, file: !8058, line: 460, type: !9073, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9105)
!9105 = !{!9106}
!9106 = !DILocalVariable(name: "self", arg: 1, scope: !9107, file: !8045, line: 79, type: !8608)
!9107 = !DILexicalBlockFile(scope: !9104, file: !8045, discriminator: 0)
!9108 = !DILocation(line: 79, column: 1, scope: !9107)
!9109 = !DILocation(line: 875, column: 11, scope: !9104)
!9110 = distinct !DISubprogram(name: "MACHINE_CHECK_EXCEPTION", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$23MACHINE_CHECK_EXCEPTION17hafcce20ca94cb4f1E", scope: !9071, file: !8058, line: 460, type: !9073, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9111)
!9111 = !{!9112}
!9112 = !DILocalVariable(name: "self", arg: 1, scope: !9113, file: !8045, line: 79, type: !8608)
!9113 = !DILexicalBlockFile(scope: !9110, file: !8045, discriminator: 0)
!9114 = !DILocation(line: 79, column: 1, scope: !9113)
!9115 = !DILocation(line: 875, column: 11, scope: !9110)
!9116 = distinct !DISubprogram(name: "PAGE_GLOBAL", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11PAGE_GLOBAL17h09021679288de639E", scope: !9071, file: !8058, line: 460, type: !9073, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9117)
!9117 = !{!9118}
!9118 = !DILocalVariable(name: "self", arg: 1, scope: !9119, file: !8045, line: 79, type: !8608)
!9119 = !DILexicalBlockFile(scope: !9116, file: !8045, discriminator: 0)
!9120 = !DILocation(line: 79, column: 1, scope: !9119)
!9121 = !DILocation(line: 875, column: 11, scope: !9116)
!9122 = distinct !DISubprogram(name: "PERFORMANCE_MONITOR_COUNTER", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$27PERFORMANCE_MONITOR_COUNTER17h2a5a07cc41514680E", scope: !9071, file: !8058, line: 460, type: !9073, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9123)
!9123 = !{!9124}
!9124 = !DILocalVariable(name: "self", arg: 1, scope: !9125, file: !8045, line: 79, type: !8608)
!9125 = !DILexicalBlockFile(scope: !9122, file: !8045, discriminator: 0)
!9126 = !DILocation(line: 79, column: 1, scope: !9125)
!9127 = !DILocation(line: 875, column: 11, scope: !9122)
!9128 = distinct !DISubprogram(name: "OSFXSR", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6OSFXSR17h5db8f6e63c3ed808E", scope: !9071, file: !8058, line: 460, type: !9073, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9129)
!9129 = !{!9130}
!9130 = !DILocalVariable(name: "self", arg: 1, scope: !9131, file: !8045, line: 79, type: !8608)
!9131 = !DILexicalBlockFile(scope: !9128, file: !8045, discriminator: 0)
!9132 = !DILocation(line: 79, column: 1, scope: !9131)
!9133 = !DILocation(line: 875, column: 11, scope: !9128)
!9134 = distinct !DISubprogram(name: "OSXMMEXCPT_ENABLE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17OSXMMEXCPT_ENABLE17hb26612b58fb5b88bE", scope: !9071, file: !8058, line: 460, type: !9073, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9135)
!9135 = !{!9136}
!9136 = !DILocalVariable(name: "self", arg: 1, scope: !9137, file: !8045, line: 79, type: !8608)
!9137 = !DILexicalBlockFile(scope: !9134, file: !8045, discriminator: 0)
!9138 = !DILocation(line: 79, column: 1, scope: !9137)
!9139 = !DILocation(line: 875, column: 11, scope: !9134)
!9140 = distinct !DISubprogram(name: "USER_MODE_INSTRUCTION_PREVENTION", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$32USER_MODE_INSTRUCTION_PREVENTION17h302194a4aa90ec02E", scope: !9071, file: !8058, line: 460, type: !9073, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9141)
!9141 = !{!9142}
!9142 = !DILocalVariable(name: "self", arg: 1, scope: !9143, file: !8045, line: 79, type: !8608)
!9143 = !DILexicalBlockFile(scope: !9140, file: !8045, discriminator: 0)
!9144 = !DILocation(line: 79, column: 1, scope: !9143)
!9145 = !DILocation(line: 875, column: 11, scope: !9140)
!9146 = distinct !DISubprogram(name: "L5_PAGING", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9L5_PAGING17hf6a4b010e6721aedE", scope: !9071, file: !8058, line: 460, type: !9073, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9147)
!9147 = !{!9148}
!9148 = !DILocalVariable(name: "self", arg: 1, scope: !9149, file: !8045, line: 79, type: !8608)
!9149 = !DILexicalBlockFile(scope: !9146, file: !8045, discriminator: 0)
!9150 = !DILocation(line: 79, column: 1, scope: !9149)
!9151 = !DILocation(line: 875, column: 11, scope: !9146)
!9152 = distinct !DISubprogram(name: "VIRTUAL_MACHINE_EXTENSIONS", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26VIRTUAL_MACHINE_EXTENSIONS17h1d8e24efa7088220E", scope: !9071, file: !8058, line: 460, type: !9073, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9153)
!9153 = !{!9154}
!9154 = !DILocalVariable(name: "self", arg: 1, scope: !9155, file: !8045, line: 79, type: !8608)
!9155 = !DILexicalBlockFile(scope: !9152, file: !8045, discriminator: 0)
!9156 = !DILocation(line: 79, column: 1, scope: !9155)
!9157 = !DILocation(line: 875, column: 11, scope: !9152)
!9158 = distinct !DISubprogram(name: "SAFER_MODE_EXTENSIONS", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21SAFER_MODE_EXTENSIONS17h22858a1ca7d4e822E", scope: !9071, file: !8058, line: 460, type: !9073, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9159)
!9159 = !{!9160}
!9160 = !DILocalVariable(name: "self", arg: 1, scope: !9161, file: !8045, line: 79, type: !8608)
!9161 = !DILexicalBlockFile(scope: !9158, file: !8045, discriminator: 0)
!9162 = !DILocation(line: 79, column: 1, scope: !9161)
!9163 = !DILocation(line: 875, column: 11, scope: !9158)
!9164 = distinct !DISubprogram(name: "FSGSBASE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8FSGSBASE17h7d5486abc57985c5E", scope: !9071, file: !8058, line: 460, type: !9073, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9165)
!9165 = !{!9166}
!9166 = !DILocalVariable(name: "self", arg: 1, scope: !9167, file: !8045, line: 79, type: !8608)
!9167 = !DILexicalBlockFile(scope: !9164, file: !8045, discriminator: 0)
!9168 = !DILocation(line: 79, column: 1, scope: !9167)
!9169 = !DILocation(line: 875, column: 11, scope: !9164)
!9170 = distinct !DISubprogram(name: "PCID", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4PCID17h5dd7d58b98db3db9E", scope: !9071, file: !8058, line: 460, type: !9073, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9171)
!9171 = !{!9172}
!9172 = !DILocalVariable(name: "self", arg: 1, scope: !9173, file: !8045, line: 79, type: !8608)
!9173 = !DILexicalBlockFile(scope: !9170, file: !8045, discriminator: 0)
!9174 = !DILocation(line: 79, column: 1, scope: !9173)
!9175 = !DILocation(line: 875, column: 11, scope: !9170)
!9176 = distinct !DISubprogram(name: "OSXSAVE", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7OSXSAVE17h7e735c4ec19a65c4E", scope: !9071, file: !8058, line: 460, type: !9073, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9177)
!9177 = !{!9178}
!9178 = !DILocalVariable(name: "self", arg: 1, scope: !9179, file: !8045, line: 79, type: !8608)
!9179 = !DILexicalBlockFile(scope: !9176, file: !8045, discriminator: 0)
!9180 = !DILocation(line: 79, column: 1, scope: !9179)
!9181 = !DILocation(line: 875, column: 11, scope: !9176)
!9182 = distinct !DISubprogram(name: "KEY_LOCKER", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10KEY_LOCKER17h1b2ab8a461c487e3E", scope: !9071, file: !8058, line: 460, type: !9073, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9183)
!9183 = !{!9184}
!9184 = !DILocalVariable(name: "self", arg: 1, scope: !9185, file: !8045, line: 79, type: !8608)
!9185 = !DILexicalBlockFile(scope: !9182, file: !8045, discriminator: 0)
!9186 = !DILocation(line: 79, column: 1, scope: !9185)
!9187 = !DILocation(line: 875, column: 11, scope: !9182)
!9188 = distinct !DISubprogram(name: "SUPERVISOR_MODE_EXECUTION_PROTECTION", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$36SUPERVISOR_MODE_EXECUTION_PROTECTION17he552cc79ed329044E", scope: !9071, file: !8058, line: 460, type: !9073, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9189)
!9189 = !{!9190}
!9190 = !DILocalVariable(name: "self", arg: 1, scope: !9191, file: !8045, line: 79, type: !8608)
!9191 = !DILexicalBlockFile(scope: !9188, file: !8045, discriminator: 0)
!9192 = !DILocation(line: 79, column: 1, scope: !9191)
!9193 = !DILocation(line: 875, column: 11, scope: !9188)
!9194 = distinct !DISubprogram(name: "SUPERVISOR_MODE_ACCESS_PREVENTION", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$33SUPERVISOR_MODE_ACCESS_PREVENTION17h33f1ca02e2d7425eE", scope: !9071, file: !8058, line: 460, type: !9073, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9195)
!9195 = !{!9196}
!9196 = !DILocalVariable(name: "self", arg: 1, scope: !9197, file: !8045, line: 79, type: !8608)
!9197 = !DILexicalBlockFile(scope: !9194, file: !8045, discriminator: 0)
!9198 = !DILocation(line: 79, column: 1, scope: !9197)
!9199 = !DILocation(line: 875, column: 11, scope: !9194)
!9200 = distinct !DISubprogram(name: "PROTECTION_KEY_USER", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19PROTECTION_KEY_USER17he909a92fae963922E", scope: !9071, file: !8058, line: 460, type: !9073, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9201)
!9201 = !{!9202}
!9202 = !DILocalVariable(name: "self", arg: 1, scope: !9203, file: !8045, line: 79, type: !8608)
!9203 = !DILexicalBlockFile(scope: !9200, file: !8045, discriminator: 0)
!9204 = !DILocation(line: 79, column: 1, scope: !9203)
!9205 = !DILocation(line: 875, column: 11, scope: !9200)
!9206 = distinct !DISubprogram(name: "PROTECTION_KEY", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PROTECTION_KEY17hb087554698ab6f86E", scope: !9071, file: !8058, line: 460, type: !9073, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9207)
!9207 = !{!9208}
!9208 = !DILocalVariable(name: "self", arg: 1, scope: !9209, file: !8045, line: 79, type: !8608)
!9209 = !DILexicalBlockFile(scope: !9206, file: !8045, discriminator: 0)
!9210 = !DILocation(line: 79, column: 1, scope: !9209)
!9211 = !DILocation(line: 875, column: 11, scope: !9206)
!9212 = distinct !DISubprogram(name: "CONTROL_FLOW_ENFORCEMENT", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$24CONTROL_FLOW_ENFORCEMENT17h9490b8e7bd9a6b79E", scope: !9071, file: !8058, line: 460, type: !9073, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9213)
!9213 = !{!9214}
!9214 = !DILocalVariable(name: "self", arg: 1, scope: !9215, file: !8045, line: 79, type: !8608)
!9215 = !DILexicalBlockFile(scope: !9212, file: !8045, discriminator: 0)
!9216 = !DILocation(line: 79, column: 1, scope: !9215)
!9217 = !DILocation(line: 875, column: 11, scope: !9212)
!9218 = distinct !DISubprogram(name: "PROTECTION_KEY_SUPERVISOR", linkageName: "_ZN146_$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$$LT$x86_64..registers..control..Cr4Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25PROTECTION_KEY_SUPERVISOR17h60a4d7639206320aE", scope: !9071, file: !8058, line: 460, type: !9073, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9219)
!9219 = !{!9220}
!9220 = !DILocalVariable(name: "self", arg: 1, scope: !9221, file: !8045, line: 79, type: !8608)
!9221 = !DILexicalBlockFile(scope: !9218, file: !8045, discriminator: 0)
!9222 = !DILocation(line: 79, column: 1, scope: !9221)
!9223 = !DILocation(line: 875, column: 11, scope: !9218)
!9224 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN66_$LT$x86_64..registers..debug..Dr0$u20$as$u20$core..fmt..Debug$GT$3fmt17he9fd0d500af95107E", scope: !9225, file: !5135, line: 31, type: !9226, scopeLine: 31, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9230)
!9225 = !DINamespace(name: "{impl#8}", scope: !782)
!9226 = !DISubroutineType(types: !9227)
!9227 = !{!192, !9228, !210}
!9228 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr0", baseType: !9229, size: 64, align: 64, dwarfAddressSpace: 0)
!9229 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr0", scope: !782, file: !2, align: 8, elements: !25, identifier: "c4a7ff2a4f2178a7ca7a819a4dae4f05")
!9230 = !{!9231, !9232}
!9231 = !DILocalVariable(name: "self", arg: 1, scope: !9224, file: !5135, line: 31, type: !9228)
!9232 = !DILocalVariable(name: "f", arg: 2, scope: !9224, file: !5135, line: 31, type: !210)
!9233 = !DILocation(line: 31, column: 18, scope: !9224)
!9234 = !DILocation(line: 31, column: 23, scope: !9224)
!9235 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN66_$LT$x86_64..registers..debug..Dr1$u20$as$u20$core..fmt..Debug$GT$3fmt17he7375b6c9e2a0f5fE", scope: !9236, file: !5135, line: 31, type: !9237, scopeLine: 31, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9241)
!9236 = !DINamespace(name: "{impl#10}", scope: !782)
!9237 = !DISubroutineType(types: !9238)
!9238 = !{!192, !9239, !210}
!9239 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr1", baseType: !9240, size: 64, align: 64, dwarfAddressSpace: 0)
!9240 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr1", scope: !782, file: !2, align: 8, elements: !25, identifier: "6166bf4a6035c1031b38ab239e87c50")
!9241 = !{!9242, !9243}
!9242 = !DILocalVariable(name: "self", arg: 1, scope: !9235, file: !5135, line: 31, type: !9239)
!9243 = !DILocalVariable(name: "f", arg: 2, scope: !9235, file: !5135, line: 31, type: !210)
!9244 = !DILocation(line: 31, column: 18, scope: !9235)
!9245 = !DILocation(line: 31, column: 23, scope: !9235)
!9246 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN66_$LT$x86_64..registers..debug..Dr2$u20$as$u20$core..fmt..Debug$GT$3fmt17hd422e8b8afce5691E", scope: !9247, file: !5135, line: 31, type: !9248, scopeLine: 31, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9252)
!9247 = !DINamespace(name: "{impl#12}", scope: !782)
!9248 = !DISubroutineType(types: !9249)
!9249 = !{!192, !9250, !210}
!9250 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr2", baseType: !9251, size: 64, align: 64, dwarfAddressSpace: 0)
!9251 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr2", scope: !782, file: !2, align: 8, elements: !25, identifier: "686c4006401bc24d64b9d7d6a86385ea")
!9252 = !{!9253, !9254}
!9253 = !DILocalVariable(name: "self", arg: 1, scope: !9246, file: !5135, line: 31, type: !9250)
!9254 = !DILocalVariable(name: "f", arg: 2, scope: !9246, file: !5135, line: 31, type: !210)
!9255 = !DILocation(line: 31, column: 18, scope: !9246)
!9256 = !DILocation(line: 31, column: 23, scope: !9246)
!9257 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN66_$LT$x86_64..registers..debug..Dr3$u20$as$u20$core..fmt..Debug$GT$3fmt17h20064ae73fa7e511E", scope: !9258, file: !5135, line: 31, type: !9259, scopeLine: 31, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9263)
!9258 = !DINamespace(name: "{impl#14}", scope: !782)
!9259 = !DISubroutineType(types: !9260)
!9260 = !{!192, !9261, !210}
!9261 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr3", baseType: !9262, size: 64, align: 64, dwarfAddressSpace: 0)
!9262 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr3", scope: !782, file: !2, align: 8, elements: !25, identifier: "bf2ae97d47907a3f399ba906bc4b8a34")
!9263 = !{!9264, !9265}
!9264 = !DILocalVariable(name: "self", arg: 1, scope: !9257, file: !5135, line: 31, type: !9261)
!9265 = !DILocalVariable(name: "f", arg: 2, scope: !9257, file: !5135, line: 31, type: !210)
!9266 = !DILocation(line: 31, column: 18, scope: !9257)
!9267 = !DILocation(line: 31, column: 23, scope: !9257)
!9268 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN89_$LT$x86_64..registers..debug..DebugAddressRegisterNumber$u20$as$u20$core..fmt..Debug$GT$3fmt17h2b4ab7e89e52a27cE", scope: !9269, file: !5135, line: 63, type: !9270, scopeLine: 63, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9273)
!9269 = !DINamespace(name: "{impl#17}", scope: !782)
!9270 = !DISubroutineType(types: !9271)
!9271 = !{!192, !9272, !210}
!9272 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::DebugAddressRegisterNumber", baseType: !799, size: 64, align: 64, dwarfAddressSpace: 0)
!9273 = !{!9274, !9275}
!9274 = !DILocalVariable(name: "self", arg: 1, scope: !9268, file: !5135, line: 63, type: !9272)
!9275 = !DILocalVariable(name: "f", arg: 2, scope: !9268, file: !5135, line: 63, type: !210)
!9276 = !DILocation(line: 63, column: 23, scope: !9268)
!9277 = !DILocation(line: 63, column: 27, scope: !9268)
!9278 = !DILocation(line: 63, column: 28, scope: !9268)
!9279 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN66_$LT$x86_64..registers..debug..Dr6$u20$as$u20$core..fmt..Debug$GT$3fmt17h9b14951850e868e3E", scope: !9280, file: !5135, line: 107, type: !9281, scopeLine: 107, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9285)
!9280 = !DINamespace(name: "{impl#22}", scope: !782)
!9281 = !DISubroutineType(types: !9282)
!9282 = !{!192, !9283, !210}
!9283 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr6", baseType: !9284, size: 64, align: 64, dwarfAddressSpace: 0)
!9284 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr6", scope: !782, file: !2, align: 8, elements: !25, identifier: "489f0c8bfa5ec1ffaee84a1860ae252c")
!9285 = !{!9286, !9287}
!9286 = !DILocalVariable(name: "self", arg: 1, scope: !9279, file: !5135, line: 107, type: !9283)
!9287 = !DILocalVariable(name: "f", arg: 2, scope: !9279, file: !5135, line: 107, type: !210)
!9288 = !DILocation(line: 107, column: 10, scope: !9279)
!9289 = !DILocation(line: 107, column: 15, scope: !9279)
!9290 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17h9263129e2811e628E", scope: !9291, file: !8058, line: 434, type: !9292, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9295)
!9291 = !DINamespace(name: "{impl#32}", scope: !782)
!9292 = !DISubroutineType(types: !9293)
!9293 = !{!192, !9294, !210}
!9294 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr6Flags", baseType: !5179, size: 64, align: 64, dwarfAddressSpace: 0)
!9295 = !{!9296, !9297, !9298, !9300, !9302, !9304, !9306, !9308, !9310, !9312, !9314, !9316, !9318, !9320, !9322, !9324, !9326, !9328, !9330, !9332, !9334, !9336, !9338, !9340, !9342, !9344, !9346, !9348, !9350, !9352, !9354, !9356, !9358, !9360, !9362, !9364, !9366, !9368, !9370, !9372, !9374, !9376, !9378, !9380, !9382, !9384, !9386, !9388}
!9296 = !DILocalVariable(name: "self", arg: 1, scope: !9290, file: !8058, line: 434, type: !9294)
!9297 = !DILocalVariable(name: "f", arg: 2, scope: !9290, file: !8058, line: 434, type: !210)
!9298 = !DILocalVariable(name: "first", scope: !9299, file: !8058, line: 471, type: !310, align: 1)
!9299 = distinct !DILexicalBlock(scope: !9290, file: !8058, line: 471, column: 17)
!9300 = !DILocalVariable(name: "residual", scope: !9301, file: !8058, line: 475, type: !8073, align: 1)
!9301 = distinct !DILexicalBlock(scope: !9299, file: !8058, line: 475, column: 47)
!9302 = !DILocalVariable(name: "val", scope: !9303, file: !8058, line: 475, type: !7, align: 1)
!9303 = distinct !DILexicalBlock(scope: !9299, file: !8058, line: 475, column: 29)
!9304 = !DILocalVariable(name: "residual", scope: !9305, file: !8058, line: 478, type: !8073, align: 1)
!9305 = distinct !DILexicalBlock(scope: !9299, file: !8058, line: 478, column: 70)
!9306 = !DILocalVariable(name: "val", scope: !9307, file: !8058, line: 478, type: !7, align: 1)
!9307 = distinct !DILexicalBlock(scope: !9299, file: !8058, line: 478, column: 25)
!9308 = !DILocalVariable(name: "residual", scope: !9309, file: !8058, line: 475, type: !8073, align: 1)
!9309 = distinct !DILexicalBlock(scope: !9299, file: !8058, line: 475, column: 47)
!9310 = !DILocalVariable(name: "val", scope: !9311, file: !8058, line: 475, type: !7, align: 1)
!9311 = distinct !DILexicalBlock(scope: !9299, file: !8058, line: 475, column: 29)
!9312 = !DILocalVariable(name: "residual", scope: !9313, file: !8058, line: 478, type: !8073, align: 1)
!9313 = distinct !DILexicalBlock(scope: !9299, file: !8058, line: 478, column: 70)
!9314 = !DILocalVariable(name: "val", scope: !9315, file: !8058, line: 478, type: !7, align: 1)
!9315 = distinct !DILexicalBlock(scope: !9299, file: !8058, line: 478, column: 25)
!9316 = !DILocalVariable(name: "residual", scope: !9317, file: !8058, line: 475, type: !8073, align: 1)
!9317 = distinct !DILexicalBlock(scope: !9299, file: !8058, line: 475, column: 47)
!9318 = !DILocalVariable(name: "val", scope: !9319, file: !8058, line: 475, type: !7, align: 1)
!9319 = distinct !DILexicalBlock(scope: !9299, file: !8058, line: 475, column: 29)
!9320 = !DILocalVariable(name: "residual", scope: !9321, file: !8058, line: 478, type: !8073, align: 1)
!9321 = distinct !DILexicalBlock(scope: !9299, file: !8058, line: 478, column: 70)
!9322 = !DILocalVariable(name: "val", scope: !9323, file: !8058, line: 478, type: !7, align: 1)
!9323 = distinct !DILexicalBlock(scope: !9299, file: !8058, line: 478, column: 25)
!9324 = !DILocalVariable(name: "residual", scope: !9325, file: !8058, line: 475, type: !8073, align: 1)
!9325 = distinct !DILexicalBlock(scope: !9299, file: !8058, line: 475, column: 47)
!9326 = !DILocalVariable(name: "val", scope: !9327, file: !8058, line: 475, type: !7, align: 1)
!9327 = distinct !DILexicalBlock(scope: !9299, file: !8058, line: 475, column: 29)
!9328 = !DILocalVariable(name: "residual", scope: !9329, file: !8058, line: 478, type: !8073, align: 1)
!9329 = distinct !DILexicalBlock(scope: !9299, file: !8058, line: 478, column: 70)
!9330 = !DILocalVariable(name: "val", scope: !9331, file: !8058, line: 478, type: !7, align: 1)
!9331 = distinct !DILexicalBlock(scope: !9299, file: !8058, line: 478, column: 25)
!9332 = !DILocalVariable(name: "residual", scope: !9333, file: !8058, line: 475, type: !8073, align: 1)
!9333 = distinct !DILexicalBlock(scope: !9299, file: !8058, line: 475, column: 47)
!9334 = !DILocalVariable(name: "val", scope: !9335, file: !8058, line: 475, type: !7, align: 1)
!9335 = distinct !DILexicalBlock(scope: !9299, file: !8058, line: 475, column: 29)
!9336 = !DILocalVariable(name: "residual", scope: !9337, file: !8058, line: 478, type: !8073, align: 1)
!9337 = distinct !DILexicalBlock(scope: !9299, file: !8058, line: 478, column: 70)
!9338 = !DILocalVariable(name: "val", scope: !9339, file: !8058, line: 478, type: !7, align: 1)
!9339 = distinct !DILexicalBlock(scope: !9299, file: !8058, line: 478, column: 25)
!9340 = !DILocalVariable(name: "residual", scope: !9341, file: !8058, line: 475, type: !8073, align: 1)
!9341 = distinct !DILexicalBlock(scope: !9299, file: !8058, line: 475, column: 47)
!9342 = !DILocalVariable(name: "val", scope: !9343, file: !8058, line: 475, type: !7, align: 1)
!9343 = distinct !DILexicalBlock(scope: !9299, file: !8058, line: 475, column: 29)
!9344 = !DILocalVariable(name: "residual", scope: !9345, file: !8058, line: 478, type: !8073, align: 1)
!9345 = distinct !DILexicalBlock(scope: !9299, file: !8058, line: 478, column: 70)
!9346 = !DILocalVariable(name: "val", scope: !9347, file: !8058, line: 478, type: !7, align: 1)
!9347 = distinct !DILexicalBlock(scope: !9299, file: !8058, line: 478, column: 25)
!9348 = !DILocalVariable(name: "residual", scope: !9349, file: !8058, line: 475, type: !8073, align: 1)
!9349 = distinct !DILexicalBlock(scope: !9299, file: !8058, line: 475, column: 47)
!9350 = !DILocalVariable(name: "val", scope: !9351, file: !8058, line: 475, type: !7, align: 1)
!9351 = distinct !DILexicalBlock(scope: !9299, file: !8058, line: 475, column: 29)
!9352 = !DILocalVariable(name: "residual", scope: !9353, file: !8058, line: 478, type: !8073, align: 1)
!9353 = distinct !DILexicalBlock(scope: !9299, file: !8058, line: 478, column: 70)
!9354 = !DILocalVariable(name: "val", scope: !9355, file: !8058, line: 478, type: !7, align: 1)
!9355 = distinct !DILexicalBlock(scope: !9299, file: !8058, line: 478, column: 25)
!9356 = !DILocalVariable(name: "residual", scope: !9357, file: !8058, line: 475, type: !8073, align: 1)
!9357 = distinct !DILexicalBlock(scope: !9299, file: !8058, line: 475, column: 47)
!9358 = !DILocalVariable(name: "val", scope: !9359, file: !8058, line: 475, type: !7, align: 1)
!9359 = distinct !DILexicalBlock(scope: !9299, file: !8058, line: 475, column: 29)
!9360 = !DILocalVariable(name: "residual", scope: !9361, file: !8058, line: 478, type: !8073, align: 1)
!9361 = distinct !DILexicalBlock(scope: !9299, file: !8058, line: 478, column: 70)
!9362 = !DILocalVariable(name: "val", scope: !9363, file: !8058, line: 478, type: !7, align: 1)
!9363 = distinct !DILexicalBlock(scope: !9299, file: !8058, line: 478, column: 25)
!9364 = !DILocalVariable(name: "residual", scope: !9365, file: !8058, line: 475, type: !8073, align: 1)
!9365 = distinct !DILexicalBlock(scope: !9299, file: !8058, line: 475, column: 47)
!9366 = !DILocalVariable(name: "val", scope: !9367, file: !8058, line: 475, type: !7, align: 1)
!9367 = distinct !DILexicalBlock(scope: !9299, file: !8058, line: 475, column: 29)
!9368 = !DILocalVariable(name: "residual", scope: !9369, file: !8058, line: 478, type: !8073, align: 1)
!9369 = distinct !DILexicalBlock(scope: !9299, file: !8058, line: 478, column: 70)
!9370 = !DILocalVariable(name: "val", scope: !9371, file: !8058, line: 478, type: !7, align: 1)
!9371 = distinct !DILexicalBlock(scope: !9299, file: !8058, line: 478, column: 25)
!9372 = !DILocalVariable(name: "extra_bits", scope: !9373, file: !8058, line: 481, type: !49, align: 8)
!9373 = distinct !DILexicalBlock(scope: !9299, file: !8058, line: 481, column: 17)
!9374 = !DILocalVariable(name: "residual", scope: !9375, file: !8058, line: 484, type: !8073, align: 1)
!9375 = distinct !DILexicalBlock(scope: !9373, file: !8058, line: 484, column: 43)
!9376 = !DILocalVariable(name: "val", scope: !9377, file: !8058, line: 484, type: !7, align: 1)
!9377 = distinct !DILexicalBlock(scope: !9373, file: !8058, line: 484, column: 25)
!9378 = !DILocalVariable(name: "residual", scope: !9379, file: !8058, line: 487, type: !8073, align: 1)
!9379 = distinct !DILexicalBlock(scope: !9373, file: !8058, line: 487, column: 38)
!9380 = !DILocalVariable(name: "val", scope: !9381, file: !8058, line: 487, type: !7, align: 1)
!9381 = distinct !DILexicalBlock(scope: !9373, file: !8058, line: 487, column: 21)
!9382 = !DILocalVariable(name: "residual", scope: !9383, file: !8058, line: 488, type: !8073, align: 1)
!9383 = distinct !DILexicalBlock(scope: !9373, file: !8058, line: 488, column: 70)
!9384 = !DILocalVariable(name: "val", scope: !9385, file: !8058, line: 488, type: !7, align: 1)
!9385 = distinct !DILexicalBlock(scope: !9373, file: !8058, line: 488, column: 21)
!9386 = !DILocalVariable(name: "residual", scope: !9387, file: !8058, line: 491, type: !8073, align: 1)
!9387 = distinct !DILexicalBlock(scope: !9373, file: !8058, line: 491, column: 43)
!9388 = !DILocalVariable(name: "val", scope: !9389, file: !8058, line: 491, type: !7, align: 1)
!9389 = distinct !DILexicalBlock(scope: !9373, file: !8058, line: 491, column: 21)
!9390 = !DILocation(line: 434, column: 20, scope: !9290)
!9391 = !DILocation(line: 434, column: 27, scope: !9290)
!9392 = !DILocation(line: 471, column: 21, scope: !9299)
!9393 = !DILocation(line: 475, column: 47, scope: !9301)
!9394 = !DILocation(line: 475, column: 29, scope: !9303)
!9395 = !DILocation(line: 478, column: 70, scope: !9305)
!9396 = !DILocation(line: 478, column: 25, scope: !9307)
!9397 = !DILocation(line: 475, column: 47, scope: !9309)
!9398 = !DILocation(line: 475, column: 29, scope: !9311)
!9399 = !DILocation(line: 478, column: 70, scope: !9313)
!9400 = !DILocation(line: 478, column: 25, scope: !9315)
!9401 = !DILocation(line: 475, column: 47, scope: !9317)
!9402 = !DILocation(line: 475, column: 29, scope: !9319)
!9403 = !DILocation(line: 478, column: 70, scope: !9321)
!9404 = !DILocation(line: 478, column: 25, scope: !9323)
!9405 = !DILocation(line: 475, column: 47, scope: !9325)
!9406 = !DILocation(line: 475, column: 29, scope: !9327)
!9407 = !DILocation(line: 478, column: 70, scope: !9329)
!9408 = !DILocation(line: 478, column: 25, scope: !9331)
!9409 = !DILocation(line: 475, column: 47, scope: !9333)
!9410 = !DILocation(line: 475, column: 29, scope: !9335)
!9411 = !DILocation(line: 478, column: 70, scope: !9337)
!9412 = !DILocation(line: 478, column: 25, scope: !9339)
!9413 = !DILocation(line: 475, column: 47, scope: !9341)
!9414 = !DILocation(line: 475, column: 29, scope: !9343)
!9415 = !DILocation(line: 478, column: 70, scope: !9345)
!9416 = !DILocation(line: 478, column: 25, scope: !9347)
!9417 = !DILocation(line: 475, column: 47, scope: !9349)
!9418 = !DILocation(line: 475, column: 29, scope: !9351)
!9419 = !DILocation(line: 478, column: 70, scope: !9353)
!9420 = !DILocation(line: 478, column: 25, scope: !9355)
!9421 = !DILocation(line: 475, column: 47, scope: !9357)
!9422 = !DILocation(line: 475, column: 29, scope: !9359)
!9423 = !DILocation(line: 478, column: 70, scope: !9361)
!9424 = !DILocation(line: 478, column: 25, scope: !9363)
!9425 = !DILocation(line: 475, column: 47, scope: !9365)
!9426 = !DILocation(line: 475, column: 29, scope: !9367)
!9427 = !DILocation(line: 478, column: 70, scope: !9369)
!9428 = !DILocation(line: 478, column: 25, scope: !9371)
!9429 = !DILocation(line: 481, column: 21, scope: !9373)
!9430 = !DILocation(line: 484, column: 43, scope: !9375)
!9431 = !DILocation(line: 484, column: 25, scope: !9377)
!9432 = !DILocation(line: 487, column: 38, scope: !9379)
!9433 = !DILocation(line: 487, column: 21, scope: !9381)
!9434 = !DILocation(line: 488, column: 70, scope: !9383)
!9435 = !DILocation(line: 488, column: 21, scope: !9385)
!9436 = !DILocation(line: 491, column: 43, scope: !9387)
!9437 = !DILocation(line: 491, column: 21, scope: !9389)
!9438 = !DILocation(line: 471, column: 33, scope: !9290)
!9439 = !DILocation(line: 473, column: 46, scope: !9299)
!9440 = !DILocation(line: 474, column: 29, scope: !9299)
!9441 = !DILocation(line: 474, column: 28, scope: !9299)
!9442 = !DILocation(line: 477, column: 25, scope: !9299)
!9443 = !DILocation(line: 478, column: 25, scope: !9299)
!9444 = !DILocation(line: 475, column: 29, scope: !9299)
!9445 = !DILocation(line: 475, column: 29, scope: !9301)
!9446 = !DILocation(line: 494, column: 14, scope: !9290)
!9447 = !DILocation(line: 478, column: 25, scope: !9305)
!9448 = !DILocation(line: 475, column: 29, scope: !9309)
!9449 = !DILocation(line: 478, column: 25, scope: !9313)
!9450 = !DILocation(line: 475, column: 29, scope: !9317)
!9451 = !DILocation(line: 478, column: 25, scope: !9321)
!9452 = !DILocation(line: 475, column: 29, scope: !9325)
!9453 = !DILocation(line: 478, column: 25, scope: !9329)
!9454 = !DILocation(line: 475, column: 29, scope: !9333)
!9455 = !DILocation(line: 478, column: 25, scope: !9337)
!9456 = !DILocation(line: 475, column: 29, scope: !9341)
!9457 = !DILocation(line: 478, column: 25, scope: !9345)
!9458 = !DILocation(line: 475, column: 29, scope: !9349)
!9459 = !DILocation(line: 478, column: 25, scope: !9353)
!9460 = !DILocation(line: 475, column: 29, scope: !9357)
!9461 = !DILocation(line: 478, column: 25, scope: !9361)
!9462 = !DILocation(line: 481, column: 34, scope: !9299)
!9463 = !DILocation(line: 481, column: 47, scope: !9299)
!9464 = !DILocation(line: 481, column: 46, scope: !9299)
!9465 = !DILocation(line: 482, column: 20, scope: !9373)
!9466 = !DILocation(line: 475, column: 29, scope: !9365)
!9467 = !DILocation(line: 478, column: 25, scope: !9369)
!9468 = !DILocation(line: 490, column: 20, scope: !9373)
!9469 = !DILocation(line: 483, column: 25, scope: !9373)
!9470 = !DILocation(line: 483, column: 24, scope: !9373)
!9471 = !DILocation(line: 486, column: 21, scope: !9373)
!9472 = !DILocation(line: 487, column: 21, scope: !9373)
!9473 = !DILocation(line: 484, column: 25, scope: !9373)
!9474 = !DILocation(line: 484, column: 25, scope: !9375)
!9475 = !DILocation(line: 488, column: 21, scope: !9373)
!9476 = !DILocation(line: 487, column: 21, scope: !9379)
!9477 = !DILocation(line: 488, column: 21, scope: !9383)
!9478 = !DILocation(line: 493, column: 17, scope: !9373)
!9479 = !DILocation(line: 491, column: 21, scope: !9373)
!9480 = !DILocation(line: 491, column: 21, scope: !9387)
!9481 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h3b55b4d01cc32ec9E", scope: !9482, file: !8058, line: 497, type: !9292, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9483)
!9482 = !DINamespace(name: "{impl#33}", scope: !782)
!9483 = !{!9484, !9485}
!9484 = !DILocalVariable(name: "self", arg: 1, scope: !9481, file: !8058, line: 497, type: !9294)
!9485 = !DILocalVariable(name: "f", arg: 2, scope: !9481, file: !8058, line: 497, type: !210)
!9486 = !DILocation(line: 497, column: 20, scope: !9481)
!9487 = !DILocation(line: 497, column: 27, scope: !9481)
!9488 = !DILocation(line: 498, column: 17, scope: !9481)
!9489 = !DILocation(line: 499, column: 14, scope: !9481)
!9490 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17h7bb85f4f2dac1a52E", scope: !9491, file: !8058, line: 502, type: !9292, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9492)
!9491 = !DINamespace(name: "{impl#34}", scope: !782)
!9492 = !{!9493, !9494}
!9493 = !DILocalVariable(name: "self", arg: 1, scope: !9490, file: !8058, line: 502, type: !9294)
!9494 = !DILocalVariable(name: "f", arg: 2, scope: !9490, file: !8058, line: 502, type: !210)
!9495 = !DILocation(line: 502, column: 20, scope: !9490)
!9496 = !DILocation(line: 502, column: 27, scope: !9490)
!9497 = !DILocation(line: 503, column: 17, scope: !9490)
!9498 = !DILocation(line: 504, column: 14, scope: !9490)
!9499 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h5889d94661f8b192E", scope: !9500, file: !8058, line: 507, type: !9292, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9501)
!9500 = !DINamespace(name: "{impl#35}", scope: !782)
!9501 = !{!9502, !9503}
!9502 = !DILocalVariable(name: "self", arg: 1, scope: !9499, file: !8058, line: 507, type: !9294)
!9503 = !DILocalVariable(name: "f", arg: 2, scope: !9499, file: !8058, line: 507, type: !210)
!9504 = !DILocation(line: 507, column: 20, scope: !9499)
!9505 = !DILocation(line: 507, column: 27, scope: !9499)
!9506 = !DILocation(line: 508, column: 17, scope: !9499)
!9507 = !DILocation(line: 509, column: 14, scope: !9499)
!9508 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h030554776762a3e3E", scope: !9509, file: !8058, line: 512, type: !9292, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9510)
!9509 = !DINamespace(name: "{impl#36}", scope: !782)
!9510 = !{!9511, !9512}
!9511 = !DILocalVariable(name: "self", arg: 1, scope: !9508, file: !8058, line: 512, type: !9294)
!9512 = !DILocalVariable(name: "f", arg: 2, scope: !9508, file: !8058, line: 512, type: !210)
!9513 = !DILocation(line: 512, column: 20, scope: !9508)
!9514 = !DILocation(line: 512, column: 27, scope: !9508)
!9515 = !DILocation(line: 513, column: 17, scope: !9508)
!9516 = !DILocation(line: 514, column: 14, scope: !9508)
!9517 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers5debug8Dr6Flags3all17hb5bad92a6ee87eb0E", scope: !5179, file: !8058, line: 532, type: !9518, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !25)
!9518 = !DISubroutineType(types: !9519)
!9519 = !{!5179}
!9520 = !DILocation(line: 541, column: 14, scope: !9517)
!9521 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers5debug8Dr6Flags4bits17h99c07c3d604f8e7aE", scope: !5179, file: !8058, line: 545, type: !9522, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9524)
!9522 = !DISubroutineType(types: !9523)
!9523 = !{!49, !9294}
!9524 = !{!9525}
!9525 = !DILocalVariable(name: "self", arg: 1, scope: !9521, file: !8058, line: 545, type: !9294)
!9526 = !DILocation(line: 545, column: 31, scope: !9521)
!9527 = !DILocation(line: 546, column: 17, scope: !9521)
!9528 = !DILocation(line: 547, column: 14, scope: !9521)
!9529 = distinct !DISubprogram(name: "TRAP0", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP017hf771299c074a730cE", scope: !9530, file: !8058, line: 460, type: !9532, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9534)
!9530 = !DINamespace(name: "{impl#0}", scope: !9531)
!9531 = !DINamespace(name: "fmt", scope: !9291)
!9532 = !DISubroutineType(types: !9533)
!9533 = !{!310, !9294}
!9534 = !{!9535}
!9535 = !DILocalVariable(name: "self", arg: 1, scope: !9536, file: !5135, line: 110, type: !9294)
!9536 = !DILexicalBlockFile(scope: !9529, file: !5135, discriminator: 0)
!9537 = !DILocation(line: 110, column: 1, scope: !9536)
!9538 = !DILocation(line: 875, column: 11, scope: !9529)
!9539 = distinct !DISubprogram(name: "TRAP1", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP117hb5d2f161575c51d2E", scope: !9530, file: !8058, line: 460, type: !9532, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9540)
!9540 = !{!9541}
!9541 = !DILocalVariable(name: "self", arg: 1, scope: !9542, file: !5135, line: 110, type: !9294)
!9542 = !DILexicalBlockFile(scope: !9539, file: !5135, discriminator: 0)
!9543 = !DILocation(line: 110, column: 1, scope: !9542)
!9544 = !DILocation(line: 875, column: 11, scope: !9539)
!9545 = distinct !DISubprogram(name: "TRAP2", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP217ha610aaa43af2bab2E", scope: !9530, file: !8058, line: 460, type: !9532, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9546)
!9546 = !{!9547}
!9547 = !DILocalVariable(name: "self", arg: 1, scope: !9548, file: !5135, line: 110, type: !9294)
!9548 = !DILexicalBlockFile(scope: !9545, file: !5135, discriminator: 0)
!9549 = !DILocation(line: 110, column: 1, scope: !9548)
!9550 = !DILocation(line: 875, column: 11, scope: !9545)
!9551 = distinct !DISubprogram(name: "TRAP3", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5TRAP317ha5351e41234ecedbE", scope: !9530, file: !8058, line: 460, type: !9532, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9552)
!9552 = !{!9553}
!9553 = !DILocalVariable(name: "self", arg: 1, scope: !9554, file: !5135, line: 110, type: !9294)
!9554 = !DILexicalBlockFile(scope: !9551, file: !5135, discriminator: 0)
!9555 = !DILocation(line: 110, column: 1, scope: !9554)
!9556 = !DILocation(line: 875, column: 11, scope: !9551)
!9557 = distinct !DISubprogram(name: "TRAP", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4TRAP17hb949da4b8e95b73bE", scope: !9530, file: !8058, line: 460, type: !9532, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9558)
!9558 = !{!9559}
!9559 = !DILocalVariable(name: "self", arg: 1, scope: !9560, file: !5135, line: 110, type: !9294)
!9560 = !DILexicalBlockFile(scope: !9557, file: !5135, discriminator: 0)
!9561 = !DILocation(line: 110, column: 1, scope: !9560)
!9562 = !DILocation(line: 875, column: 11, scope: !9557)
!9563 = distinct !DISubprogram(name: "ACCESS_DETECTED", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15ACCESS_DETECTED17h48e6c40718994af8E", scope: !9530, file: !8058, line: 460, type: !9532, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9564)
!9564 = !{!9565}
!9565 = !DILocalVariable(name: "self", arg: 1, scope: !9566, file: !5135, line: 110, type: !9294)
!9566 = !DILexicalBlockFile(scope: !9563, file: !5135, discriminator: 0)
!9567 = !DILocation(line: 110, column: 1, scope: !9566)
!9568 = !DILocation(line: 875, column: 11, scope: !9563)
!9569 = distinct !DISubprogram(name: "STEP", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$4STEP17he814fcade571168aE", scope: !9530, file: !8058, line: 460, type: !9532, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9570)
!9570 = !{!9571}
!9571 = !DILocalVariable(name: "self", arg: 1, scope: !9572, file: !5135, line: 110, type: !9294)
!9572 = !DILexicalBlockFile(scope: !9569, file: !5135, discriminator: 0)
!9573 = !DILocation(line: 110, column: 1, scope: !9572)
!9574 = !DILocation(line: 875, column: 11, scope: !9569)
!9575 = distinct !DISubprogram(name: "SWITCH", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6SWITCH17hf50f0a285fcfc5e5E", scope: !9530, file: !8058, line: 460, type: !9532, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9576)
!9576 = !{!9577}
!9577 = !DILocalVariable(name: "self", arg: 1, scope: !9578, file: !5135, line: 110, type: !9294)
!9578 = !DILexicalBlockFile(scope: !9575, file: !5135, discriminator: 0)
!9579 = !DILocation(line: 110, column: 1, scope: !9578)
!9580 = !DILocation(line: 875, column: 11, scope: !9575)
!9581 = distinct !DISubprogram(name: "RTM", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr6Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3RTM17he7443d43b0643d9aE", scope: !9530, file: !8058, line: 460, type: !9532, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9582)
!9582 = !{!9583}
!9583 = !DILocalVariable(name: "self", arg: 1, scope: !9584, file: !5135, line: 110, type: !9294)
!9584 = !DILexicalBlockFile(scope: !9581, file: !5135, discriminator: 0)
!9585 = !DILocation(line: 110, column: 1, scope: !9584)
!9586 = !DILocation(line: 875, column: 11, scope: !9581)
!9587 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17hc28f5c87dd9e93caE", scope: !9588, file: !8058, line: 434, type: !9589, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9592)
!9588 = !DINamespace(name: "{impl#58}", scope: !782)
!9589 = !DISubroutineType(types: !9590)
!9590 = !{!192, !9591, !210}
!9591 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr7Flags", baseType: !5195, size: 64, align: 64, dwarfAddressSpace: 0)
!9592 = !{!9593, !9594, !9595, !9597, !9599, !9601, !9603, !9605, !9607, !9609, !9611, !9613, !9615, !9617, !9619, !9621, !9623, !9625, !9627, !9629, !9631, !9633, !9635, !9637, !9639, !9641, !9643, !9645, !9647, !9649, !9651, !9653, !9655, !9657, !9659, !9661, !9663, !9665, !9667, !9669, !9671, !9673, !9675, !9677, !9679, !9681, !9683, !9685, !9687, !9689, !9691, !9693, !9695, !9697, !9699, !9701, !9703, !9705, !9707, !9709}
!9593 = !DILocalVariable(name: "self", arg: 1, scope: !9587, file: !8058, line: 434, type: !9591)
!9594 = !DILocalVariable(name: "f", arg: 2, scope: !9587, file: !8058, line: 434, type: !210)
!9595 = !DILocalVariable(name: "first", scope: !9596, file: !8058, line: 471, type: !310, align: 1)
!9596 = distinct !DILexicalBlock(scope: !9587, file: !8058, line: 471, column: 17)
!9597 = !DILocalVariable(name: "residual", scope: !9598, file: !8058, line: 475, type: !8073, align: 1)
!9598 = distinct !DILexicalBlock(scope: !9596, file: !8058, line: 475, column: 47)
!9599 = !DILocalVariable(name: "val", scope: !9600, file: !8058, line: 475, type: !7, align: 1)
!9600 = distinct !DILexicalBlock(scope: !9596, file: !8058, line: 475, column: 29)
!9601 = !DILocalVariable(name: "residual", scope: !9602, file: !8058, line: 478, type: !8073, align: 1)
!9602 = distinct !DILexicalBlock(scope: !9596, file: !8058, line: 478, column: 70)
!9603 = !DILocalVariable(name: "val", scope: !9604, file: !8058, line: 478, type: !7, align: 1)
!9604 = distinct !DILexicalBlock(scope: !9596, file: !8058, line: 478, column: 25)
!9605 = !DILocalVariable(name: "residual", scope: !9606, file: !8058, line: 475, type: !8073, align: 1)
!9606 = distinct !DILexicalBlock(scope: !9596, file: !8058, line: 475, column: 47)
!9607 = !DILocalVariable(name: "val", scope: !9608, file: !8058, line: 475, type: !7, align: 1)
!9608 = distinct !DILexicalBlock(scope: !9596, file: !8058, line: 475, column: 29)
!9609 = !DILocalVariable(name: "residual", scope: !9610, file: !8058, line: 478, type: !8073, align: 1)
!9610 = distinct !DILexicalBlock(scope: !9596, file: !8058, line: 478, column: 70)
!9611 = !DILocalVariable(name: "val", scope: !9612, file: !8058, line: 478, type: !7, align: 1)
!9612 = distinct !DILexicalBlock(scope: !9596, file: !8058, line: 478, column: 25)
!9613 = !DILocalVariable(name: "residual", scope: !9614, file: !8058, line: 475, type: !8073, align: 1)
!9614 = distinct !DILexicalBlock(scope: !9596, file: !8058, line: 475, column: 47)
!9615 = !DILocalVariable(name: "val", scope: !9616, file: !8058, line: 475, type: !7, align: 1)
!9616 = distinct !DILexicalBlock(scope: !9596, file: !8058, line: 475, column: 29)
!9617 = !DILocalVariable(name: "residual", scope: !9618, file: !8058, line: 478, type: !8073, align: 1)
!9618 = distinct !DILexicalBlock(scope: !9596, file: !8058, line: 478, column: 70)
!9619 = !DILocalVariable(name: "val", scope: !9620, file: !8058, line: 478, type: !7, align: 1)
!9620 = distinct !DILexicalBlock(scope: !9596, file: !8058, line: 478, column: 25)
!9621 = !DILocalVariable(name: "residual", scope: !9622, file: !8058, line: 475, type: !8073, align: 1)
!9622 = distinct !DILexicalBlock(scope: !9596, file: !8058, line: 475, column: 47)
!9623 = !DILocalVariable(name: "val", scope: !9624, file: !8058, line: 475, type: !7, align: 1)
!9624 = distinct !DILexicalBlock(scope: !9596, file: !8058, line: 475, column: 29)
!9625 = !DILocalVariable(name: "residual", scope: !9626, file: !8058, line: 478, type: !8073, align: 1)
!9626 = distinct !DILexicalBlock(scope: !9596, file: !8058, line: 478, column: 70)
!9627 = !DILocalVariable(name: "val", scope: !9628, file: !8058, line: 478, type: !7, align: 1)
!9628 = distinct !DILexicalBlock(scope: !9596, file: !8058, line: 478, column: 25)
!9629 = !DILocalVariable(name: "residual", scope: !9630, file: !8058, line: 475, type: !8073, align: 1)
!9630 = distinct !DILexicalBlock(scope: !9596, file: !8058, line: 475, column: 47)
!9631 = !DILocalVariable(name: "val", scope: !9632, file: !8058, line: 475, type: !7, align: 1)
!9632 = distinct !DILexicalBlock(scope: !9596, file: !8058, line: 475, column: 29)
!9633 = !DILocalVariable(name: "residual", scope: !9634, file: !8058, line: 478, type: !8073, align: 1)
!9634 = distinct !DILexicalBlock(scope: !9596, file: !8058, line: 478, column: 70)
!9635 = !DILocalVariable(name: "val", scope: !9636, file: !8058, line: 478, type: !7, align: 1)
!9636 = distinct !DILexicalBlock(scope: !9596, file: !8058, line: 478, column: 25)
!9637 = !DILocalVariable(name: "residual", scope: !9638, file: !8058, line: 475, type: !8073, align: 1)
!9638 = distinct !DILexicalBlock(scope: !9596, file: !8058, line: 475, column: 47)
!9639 = !DILocalVariable(name: "val", scope: !9640, file: !8058, line: 475, type: !7, align: 1)
!9640 = distinct !DILexicalBlock(scope: !9596, file: !8058, line: 475, column: 29)
!9641 = !DILocalVariable(name: "residual", scope: !9642, file: !8058, line: 478, type: !8073, align: 1)
!9642 = distinct !DILexicalBlock(scope: !9596, file: !8058, line: 478, column: 70)
!9643 = !DILocalVariable(name: "val", scope: !9644, file: !8058, line: 478, type: !7, align: 1)
!9644 = distinct !DILexicalBlock(scope: !9596, file: !8058, line: 478, column: 25)
!9645 = !DILocalVariable(name: "residual", scope: !9646, file: !8058, line: 475, type: !8073, align: 1)
!9646 = distinct !DILexicalBlock(scope: !9596, file: !8058, line: 475, column: 47)
!9647 = !DILocalVariable(name: "val", scope: !9648, file: !8058, line: 475, type: !7, align: 1)
!9648 = distinct !DILexicalBlock(scope: !9596, file: !8058, line: 475, column: 29)
!9649 = !DILocalVariable(name: "residual", scope: !9650, file: !8058, line: 478, type: !8073, align: 1)
!9650 = distinct !DILexicalBlock(scope: !9596, file: !8058, line: 478, column: 70)
!9651 = !DILocalVariable(name: "val", scope: !9652, file: !8058, line: 478, type: !7, align: 1)
!9652 = distinct !DILexicalBlock(scope: !9596, file: !8058, line: 478, column: 25)
!9653 = !DILocalVariable(name: "residual", scope: !9654, file: !8058, line: 475, type: !8073, align: 1)
!9654 = distinct !DILexicalBlock(scope: !9596, file: !8058, line: 475, column: 47)
!9655 = !DILocalVariable(name: "val", scope: !9656, file: !8058, line: 475, type: !7, align: 1)
!9656 = distinct !DILexicalBlock(scope: !9596, file: !8058, line: 475, column: 29)
!9657 = !DILocalVariable(name: "residual", scope: !9658, file: !8058, line: 478, type: !8073, align: 1)
!9658 = distinct !DILexicalBlock(scope: !9596, file: !8058, line: 478, column: 70)
!9659 = !DILocalVariable(name: "val", scope: !9660, file: !8058, line: 478, type: !7, align: 1)
!9660 = distinct !DILexicalBlock(scope: !9596, file: !8058, line: 478, column: 25)
!9661 = !DILocalVariable(name: "residual", scope: !9662, file: !8058, line: 475, type: !8073, align: 1)
!9662 = distinct !DILexicalBlock(scope: !9596, file: !8058, line: 475, column: 47)
!9663 = !DILocalVariable(name: "val", scope: !9664, file: !8058, line: 475, type: !7, align: 1)
!9664 = distinct !DILexicalBlock(scope: !9596, file: !8058, line: 475, column: 29)
!9665 = !DILocalVariable(name: "residual", scope: !9666, file: !8058, line: 478, type: !8073, align: 1)
!9666 = distinct !DILexicalBlock(scope: !9596, file: !8058, line: 478, column: 70)
!9667 = !DILocalVariable(name: "val", scope: !9668, file: !8058, line: 478, type: !7, align: 1)
!9668 = distinct !DILexicalBlock(scope: !9596, file: !8058, line: 478, column: 25)
!9669 = !DILocalVariable(name: "residual", scope: !9670, file: !8058, line: 475, type: !8073, align: 1)
!9670 = distinct !DILexicalBlock(scope: !9596, file: !8058, line: 475, column: 47)
!9671 = !DILocalVariable(name: "val", scope: !9672, file: !8058, line: 475, type: !7, align: 1)
!9672 = distinct !DILexicalBlock(scope: !9596, file: !8058, line: 475, column: 29)
!9673 = !DILocalVariable(name: "residual", scope: !9674, file: !8058, line: 478, type: !8073, align: 1)
!9674 = distinct !DILexicalBlock(scope: !9596, file: !8058, line: 478, column: 70)
!9675 = !DILocalVariable(name: "val", scope: !9676, file: !8058, line: 478, type: !7, align: 1)
!9676 = distinct !DILexicalBlock(scope: !9596, file: !8058, line: 478, column: 25)
!9677 = !DILocalVariable(name: "residual", scope: !9678, file: !8058, line: 475, type: !8073, align: 1)
!9678 = distinct !DILexicalBlock(scope: !9596, file: !8058, line: 475, column: 47)
!9679 = !DILocalVariable(name: "val", scope: !9680, file: !8058, line: 475, type: !7, align: 1)
!9680 = distinct !DILexicalBlock(scope: !9596, file: !8058, line: 475, column: 29)
!9681 = !DILocalVariable(name: "residual", scope: !9682, file: !8058, line: 478, type: !8073, align: 1)
!9682 = distinct !DILexicalBlock(scope: !9596, file: !8058, line: 478, column: 70)
!9683 = !DILocalVariable(name: "val", scope: !9684, file: !8058, line: 478, type: !7, align: 1)
!9684 = distinct !DILexicalBlock(scope: !9596, file: !8058, line: 478, column: 25)
!9685 = !DILocalVariable(name: "residual", scope: !9686, file: !8058, line: 475, type: !8073, align: 1)
!9686 = distinct !DILexicalBlock(scope: !9596, file: !8058, line: 475, column: 47)
!9687 = !DILocalVariable(name: "val", scope: !9688, file: !8058, line: 475, type: !7, align: 1)
!9688 = distinct !DILexicalBlock(scope: !9596, file: !8058, line: 475, column: 29)
!9689 = !DILocalVariable(name: "residual", scope: !9690, file: !8058, line: 478, type: !8073, align: 1)
!9690 = distinct !DILexicalBlock(scope: !9596, file: !8058, line: 478, column: 70)
!9691 = !DILocalVariable(name: "val", scope: !9692, file: !8058, line: 478, type: !7, align: 1)
!9692 = distinct !DILexicalBlock(scope: !9596, file: !8058, line: 478, column: 25)
!9693 = !DILocalVariable(name: "extra_bits", scope: !9694, file: !8058, line: 481, type: !49, align: 8)
!9694 = distinct !DILexicalBlock(scope: !9596, file: !8058, line: 481, column: 17)
!9695 = !DILocalVariable(name: "residual", scope: !9696, file: !8058, line: 484, type: !8073, align: 1)
!9696 = distinct !DILexicalBlock(scope: !9694, file: !8058, line: 484, column: 43)
!9697 = !DILocalVariable(name: "val", scope: !9698, file: !8058, line: 484, type: !7, align: 1)
!9698 = distinct !DILexicalBlock(scope: !9694, file: !8058, line: 484, column: 25)
!9699 = !DILocalVariable(name: "residual", scope: !9700, file: !8058, line: 487, type: !8073, align: 1)
!9700 = distinct !DILexicalBlock(scope: !9694, file: !8058, line: 487, column: 38)
!9701 = !DILocalVariable(name: "val", scope: !9702, file: !8058, line: 487, type: !7, align: 1)
!9702 = distinct !DILexicalBlock(scope: !9694, file: !8058, line: 487, column: 21)
!9703 = !DILocalVariable(name: "residual", scope: !9704, file: !8058, line: 488, type: !8073, align: 1)
!9704 = distinct !DILexicalBlock(scope: !9694, file: !8058, line: 488, column: 70)
!9705 = !DILocalVariable(name: "val", scope: !9706, file: !8058, line: 488, type: !7, align: 1)
!9706 = distinct !DILexicalBlock(scope: !9694, file: !8058, line: 488, column: 21)
!9707 = !DILocalVariable(name: "residual", scope: !9708, file: !8058, line: 491, type: !8073, align: 1)
!9708 = distinct !DILexicalBlock(scope: !9694, file: !8058, line: 491, column: 43)
!9709 = !DILocalVariable(name: "val", scope: !9710, file: !8058, line: 491, type: !7, align: 1)
!9710 = distinct !DILexicalBlock(scope: !9694, file: !8058, line: 491, column: 21)
!9711 = !DILocation(line: 434, column: 20, scope: !9587)
!9712 = !DILocation(line: 434, column: 27, scope: !9587)
!9713 = !DILocation(line: 471, column: 21, scope: !9596)
!9714 = !DILocation(line: 475, column: 47, scope: !9598)
!9715 = !DILocation(line: 475, column: 29, scope: !9600)
!9716 = !DILocation(line: 478, column: 70, scope: !9602)
!9717 = !DILocation(line: 478, column: 25, scope: !9604)
!9718 = !DILocation(line: 475, column: 47, scope: !9606)
!9719 = !DILocation(line: 475, column: 29, scope: !9608)
!9720 = !DILocation(line: 478, column: 70, scope: !9610)
!9721 = !DILocation(line: 478, column: 25, scope: !9612)
!9722 = !DILocation(line: 475, column: 47, scope: !9614)
!9723 = !DILocation(line: 475, column: 29, scope: !9616)
!9724 = !DILocation(line: 478, column: 70, scope: !9618)
!9725 = !DILocation(line: 478, column: 25, scope: !9620)
!9726 = !DILocation(line: 475, column: 47, scope: !9622)
!9727 = !DILocation(line: 475, column: 29, scope: !9624)
!9728 = !DILocation(line: 478, column: 70, scope: !9626)
!9729 = !DILocation(line: 478, column: 25, scope: !9628)
!9730 = !DILocation(line: 475, column: 47, scope: !9630)
!9731 = !DILocation(line: 475, column: 29, scope: !9632)
!9732 = !DILocation(line: 478, column: 70, scope: !9634)
!9733 = !DILocation(line: 478, column: 25, scope: !9636)
!9734 = !DILocation(line: 475, column: 47, scope: !9638)
!9735 = !DILocation(line: 475, column: 29, scope: !9640)
!9736 = !DILocation(line: 478, column: 70, scope: !9642)
!9737 = !DILocation(line: 478, column: 25, scope: !9644)
!9738 = !DILocation(line: 475, column: 47, scope: !9646)
!9739 = !DILocation(line: 475, column: 29, scope: !9648)
!9740 = !DILocation(line: 478, column: 70, scope: !9650)
!9741 = !DILocation(line: 478, column: 25, scope: !9652)
!9742 = !DILocation(line: 475, column: 47, scope: !9654)
!9743 = !DILocation(line: 475, column: 29, scope: !9656)
!9744 = !DILocation(line: 478, column: 70, scope: !9658)
!9745 = !DILocation(line: 478, column: 25, scope: !9660)
!9746 = !DILocation(line: 475, column: 47, scope: !9662)
!9747 = !DILocation(line: 475, column: 29, scope: !9664)
!9748 = !DILocation(line: 478, column: 70, scope: !9666)
!9749 = !DILocation(line: 478, column: 25, scope: !9668)
!9750 = !DILocation(line: 475, column: 47, scope: !9670)
!9751 = !DILocation(line: 475, column: 29, scope: !9672)
!9752 = !DILocation(line: 478, column: 70, scope: !9674)
!9753 = !DILocation(line: 478, column: 25, scope: !9676)
!9754 = !DILocation(line: 475, column: 47, scope: !9678)
!9755 = !DILocation(line: 475, column: 29, scope: !9680)
!9756 = !DILocation(line: 478, column: 70, scope: !9682)
!9757 = !DILocation(line: 478, column: 25, scope: !9684)
!9758 = !DILocation(line: 475, column: 47, scope: !9686)
!9759 = !DILocation(line: 475, column: 29, scope: !9688)
!9760 = !DILocation(line: 478, column: 70, scope: !9690)
!9761 = !DILocation(line: 478, column: 25, scope: !9692)
!9762 = !DILocation(line: 481, column: 21, scope: !9694)
!9763 = !DILocation(line: 484, column: 43, scope: !9696)
!9764 = !DILocation(line: 484, column: 25, scope: !9698)
!9765 = !DILocation(line: 487, column: 38, scope: !9700)
!9766 = !DILocation(line: 487, column: 21, scope: !9702)
!9767 = !DILocation(line: 488, column: 70, scope: !9704)
!9768 = !DILocation(line: 488, column: 21, scope: !9706)
!9769 = !DILocation(line: 491, column: 43, scope: !9708)
!9770 = !DILocation(line: 491, column: 21, scope: !9710)
!9771 = !DILocation(line: 471, column: 33, scope: !9587)
!9772 = !DILocation(line: 473, column: 46, scope: !9596)
!9773 = !DILocation(line: 474, column: 29, scope: !9596)
!9774 = !DILocation(line: 474, column: 28, scope: !9596)
!9775 = !DILocation(line: 477, column: 25, scope: !9596)
!9776 = !DILocation(line: 478, column: 25, scope: !9596)
!9777 = !DILocation(line: 475, column: 29, scope: !9596)
!9778 = !DILocation(line: 475, column: 29, scope: !9598)
!9779 = !DILocation(line: 494, column: 14, scope: !9587)
!9780 = !DILocation(line: 478, column: 25, scope: !9602)
!9781 = !DILocation(line: 475, column: 29, scope: !9606)
!9782 = !DILocation(line: 478, column: 25, scope: !9610)
!9783 = !DILocation(line: 475, column: 29, scope: !9614)
!9784 = !DILocation(line: 478, column: 25, scope: !9618)
!9785 = !DILocation(line: 475, column: 29, scope: !9622)
!9786 = !DILocation(line: 478, column: 25, scope: !9626)
!9787 = !DILocation(line: 475, column: 29, scope: !9630)
!9788 = !DILocation(line: 478, column: 25, scope: !9634)
!9789 = !DILocation(line: 475, column: 29, scope: !9638)
!9790 = !DILocation(line: 478, column: 25, scope: !9642)
!9791 = !DILocation(line: 475, column: 29, scope: !9646)
!9792 = !DILocation(line: 478, column: 25, scope: !9650)
!9793 = !DILocation(line: 475, column: 29, scope: !9654)
!9794 = !DILocation(line: 478, column: 25, scope: !9658)
!9795 = !DILocation(line: 475, column: 29, scope: !9662)
!9796 = !DILocation(line: 478, column: 25, scope: !9666)
!9797 = !DILocation(line: 475, column: 29, scope: !9670)
!9798 = !DILocation(line: 478, column: 25, scope: !9674)
!9799 = !DILocation(line: 475, column: 29, scope: !9678)
!9800 = !DILocation(line: 478, column: 25, scope: !9682)
!9801 = !DILocation(line: 481, column: 34, scope: !9596)
!9802 = !DILocation(line: 481, column: 47, scope: !9596)
!9803 = !DILocation(line: 481, column: 46, scope: !9596)
!9804 = !DILocation(line: 482, column: 20, scope: !9694)
!9805 = !DILocation(line: 475, column: 29, scope: !9686)
!9806 = !DILocation(line: 478, column: 25, scope: !9690)
!9807 = !DILocation(line: 490, column: 20, scope: !9694)
!9808 = !DILocation(line: 483, column: 25, scope: !9694)
!9809 = !DILocation(line: 483, column: 24, scope: !9694)
!9810 = !DILocation(line: 486, column: 21, scope: !9694)
!9811 = !DILocation(line: 487, column: 21, scope: !9694)
!9812 = !DILocation(line: 484, column: 25, scope: !9694)
!9813 = !DILocation(line: 484, column: 25, scope: !9696)
!9814 = !DILocation(line: 488, column: 21, scope: !9694)
!9815 = !DILocation(line: 487, column: 21, scope: !9700)
!9816 = !DILocation(line: 488, column: 21, scope: !9704)
!9817 = !DILocation(line: 493, column: 17, scope: !9694)
!9818 = !DILocation(line: 491, column: 21, scope: !9694)
!9819 = !DILocation(line: 491, column: 21, scope: !9708)
!9820 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17h4c1f4cf8f5f1dbbfE", scope: !9821, file: !8058, line: 497, type: !9589, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9822)
!9821 = !DINamespace(name: "{impl#59}", scope: !782)
!9822 = !{!9823, !9824}
!9823 = !DILocalVariable(name: "self", arg: 1, scope: !9820, file: !8058, line: 497, type: !9591)
!9824 = !DILocalVariable(name: "f", arg: 2, scope: !9820, file: !8058, line: 497, type: !210)
!9825 = !DILocation(line: 497, column: 20, scope: !9820)
!9826 = !DILocation(line: 497, column: 27, scope: !9820)
!9827 = !DILocation(line: 498, column: 17, scope: !9820)
!9828 = !DILocation(line: 499, column: 14, scope: !9820)
!9829 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17h103d5e7908f12e30E", scope: !9830, file: !8058, line: 502, type: !9589, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9831)
!9830 = !DINamespace(name: "{impl#60}", scope: !782)
!9831 = !{!9832, !9833}
!9832 = !DILocalVariable(name: "self", arg: 1, scope: !9829, file: !8058, line: 502, type: !9591)
!9833 = !DILocalVariable(name: "f", arg: 2, scope: !9829, file: !8058, line: 502, type: !210)
!9834 = !DILocation(line: 502, column: 20, scope: !9829)
!9835 = !DILocation(line: 502, column: 27, scope: !9829)
!9836 = !DILocation(line: 503, column: 17, scope: !9829)
!9837 = !DILocation(line: 504, column: 14, scope: !9829)
!9838 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h1e6efe4ec9141fbeE", scope: !9839, file: !8058, line: 507, type: !9589, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9840)
!9839 = !DINamespace(name: "{impl#61}", scope: !782)
!9840 = !{!9841, !9842}
!9841 = !DILocalVariable(name: "self", arg: 1, scope: !9838, file: !8058, line: 507, type: !9591)
!9842 = !DILocalVariable(name: "f", arg: 2, scope: !9838, file: !8058, line: 507, type: !210)
!9843 = !DILocation(line: 507, column: 20, scope: !9838)
!9844 = !DILocation(line: 507, column: 27, scope: !9838)
!9845 = !DILocation(line: 508, column: 17, scope: !9838)
!9846 = !DILocation(line: 509, column: 14, scope: !9838)
!9847 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN74_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h5ddd76895cc31f13E", scope: !9848, file: !8058, line: 512, type: !9589, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9849)
!9848 = !DINamespace(name: "{impl#62}", scope: !782)
!9849 = !{!9850, !9851}
!9850 = !DILocalVariable(name: "self", arg: 1, scope: !9847, file: !8058, line: 512, type: !9591)
!9851 = !DILocalVariable(name: "f", arg: 2, scope: !9847, file: !8058, line: 512, type: !210)
!9852 = !DILocation(line: 512, column: 20, scope: !9847)
!9853 = !DILocation(line: 512, column: 27, scope: !9847)
!9854 = !DILocation(line: 513, column: 17, scope: !9847)
!9855 = !DILocation(line: 514, column: 14, scope: !9847)
!9856 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers5debug8Dr7Flags3all17h2fc8a0a73defa520E", scope: !5195, file: !8058, line: 532, type: !9857, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !25)
!9857 = !DISubroutineType(types: !9858)
!9858 = !{!5195}
!9859 = !DILocation(line: 541, column: 14, scope: !9856)
!9860 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers5debug8Dr7Flags4bits17h83f0689f096d5de0E", scope: !5195, file: !8058, line: 545, type: !9861, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9863)
!9861 = !DISubroutineType(types: !9862)
!9862 = !{!49, !9591}
!9863 = !{!9864}
!9864 = !DILocalVariable(name: "self", arg: 1, scope: !9860, file: !8058, line: 545, type: !9591)
!9865 = !DILocation(line: 545, column: 31, scope: !9860)
!9866 = !DILocation(line: 546, column: 17, scope: !9860)
!9867 = !DILocation(line: 547, column: 14, scope: !9860)
!9868 = distinct !DISubprogram(name: "LOCAL_BREAKPOINT_0_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_0_ENABLE17heac63ded617faf37E", scope: !9869, file: !8058, line: 460, type: !9871, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9873)
!9869 = !DINamespace(name: "{impl#0}", scope: !9870)
!9870 = !DINamespace(name: "fmt", scope: !9588)
!9871 = !DISubroutineType(types: !9872)
!9872 = !{!310, !9591}
!9873 = !{!9874}
!9874 = !DILocalVariable(name: "self", arg: 1, scope: !9875, file: !5135, line: 163, type: !9591)
!9875 = !DILexicalBlockFile(scope: !9868, file: !5135, discriminator: 0)
!9876 = !DILocation(line: 163, column: 1, scope: !9875)
!9877 = !DILocation(line: 875, column: 11, scope: !9868)
!9878 = distinct !DISubprogram(name: "LOCAL_BREAKPOINT_1_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_1_ENABLE17h2ac89324fe701ddbE", scope: !9869, file: !8058, line: 460, type: !9871, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9879)
!9879 = !{!9880}
!9880 = !DILocalVariable(name: "self", arg: 1, scope: !9881, file: !5135, line: 163, type: !9591)
!9881 = !DILexicalBlockFile(scope: !9878, file: !5135, discriminator: 0)
!9882 = !DILocation(line: 163, column: 1, scope: !9881)
!9883 = !DILocation(line: 875, column: 11, scope: !9878)
!9884 = distinct !DISubprogram(name: "LOCAL_BREAKPOINT_2_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_2_ENABLE17h4c72351609e1e347E", scope: !9869, file: !8058, line: 460, type: !9871, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9885)
!9885 = !{!9886}
!9886 = !DILocalVariable(name: "self", arg: 1, scope: !9887, file: !5135, line: 163, type: !9591)
!9887 = !DILexicalBlockFile(scope: !9884, file: !5135, discriminator: 0)
!9888 = !DILocation(line: 163, column: 1, scope: !9887)
!9889 = !DILocation(line: 875, column: 11, scope: !9884)
!9890 = distinct !DISubprogram(name: "LOCAL_BREAKPOINT_3_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25LOCAL_BREAKPOINT_3_ENABLE17hb3ae8827e05463c5E", scope: !9869, file: !8058, line: 460, type: !9871, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9891)
!9891 = !{!9892}
!9892 = !DILocalVariable(name: "self", arg: 1, scope: !9893, file: !5135, line: 163, type: !9591)
!9893 = !DILexicalBlockFile(scope: !9890, file: !5135, discriminator: 0)
!9894 = !DILocation(line: 163, column: 1, scope: !9893)
!9895 = !DILocation(line: 875, column: 11, scope: !9890)
!9896 = distinct !DISubprogram(name: "GLOBAL_BREAKPOINT_0_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_0_ENABLE17h88b4d4ab3bc13810E", scope: !9869, file: !8058, line: 460, type: !9871, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9897)
!9897 = !{!9898}
!9898 = !DILocalVariable(name: "self", arg: 1, scope: !9899, file: !5135, line: 163, type: !9591)
!9899 = !DILexicalBlockFile(scope: !9896, file: !5135, discriminator: 0)
!9900 = !DILocation(line: 163, column: 1, scope: !9899)
!9901 = !DILocation(line: 875, column: 11, scope: !9896)
!9902 = distinct !DISubprogram(name: "GLOBAL_BREAKPOINT_1_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_1_ENABLE17hdf27bb219acc3e97E", scope: !9869, file: !8058, line: 460, type: !9871, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9903)
!9903 = !{!9904}
!9904 = !DILocalVariable(name: "self", arg: 1, scope: !9905, file: !5135, line: 163, type: !9591)
!9905 = !DILexicalBlockFile(scope: !9902, file: !5135, discriminator: 0)
!9906 = !DILocation(line: 163, column: 1, scope: !9905)
!9907 = !DILocation(line: 875, column: 11, scope: !9902)
!9908 = distinct !DISubprogram(name: "GLOBAL_BREAKPOINT_2_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_2_ENABLE17h59f1260cff0b3becE", scope: !9869, file: !8058, line: 460, type: !9871, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9909)
!9909 = !{!9910}
!9910 = !DILocalVariable(name: "self", arg: 1, scope: !9911, file: !5135, line: 163, type: !9591)
!9911 = !DILexicalBlockFile(scope: !9908, file: !5135, discriminator: 0)
!9912 = !DILocation(line: 163, column: 1, scope: !9911)
!9913 = !DILocation(line: 875, column: 11, scope: !9908)
!9914 = distinct !DISubprogram(name: "GLOBAL_BREAKPOINT_3_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26GLOBAL_BREAKPOINT_3_ENABLE17hc494a4265f995d65E", scope: !9869, file: !8058, line: 460, type: !9871, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9915)
!9915 = !{!9916}
!9916 = !DILocalVariable(name: "self", arg: 1, scope: !9917, file: !5135, line: 163, type: !9591)
!9917 = !DILexicalBlockFile(scope: !9914, file: !5135, discriminator: 0)
!9918 = !DILocation(line: 163, column: 1, scope: !9917)
!9919 = !DILocation(line: 875, column: 11, scope: !9914)
!9920 = distinct !DISubprogram(name: "LOCAL_EXACT_BREAKPOINT_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$29LOCAL_EXACT_BREAKPOINT_ENABLE17h21271a4f516748dfE", scope: !9869, file: !8058, line: 460, type: !9871, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9921)
!9921 = !{!9922}
!9922 = !DILocalVariable(name: "self", arg: 1, scope: !9923, file: !5135, line: 163, type: !9591)
!9923 = !DILexicalBlockFile(scope: !9920, file: !5135, discriminator: 0)
!9924 = !DILocation(line: 163, column: 1, scope: !9923)
!9925 = !DILocation(line: 875, column: 11, scope: !9920)
!9926 = distinct !DISubprogram(name: "GLOBAL_EXACT_BREAKPOINT_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$30GLOBAL_EXACT_BREAKPOINT_ENABLE17h52b59a98e2138f06E", scope: !9869, file: !8058, line: 460, type: !9871, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9927)
!9927 = !{!9928}
!9928 = !DILocalVariable(name: "self", arg: 1, scope: !9929, file: !5135, line: 163, type: !9591)
!9929 = !DILexicalBlockFile(scope: !9926, file: !5135, discriminator: 0)
!9930 = !DILocation(line: 163, column: 1, scope: !9929)
!9931 = !DILocation(line: 875, column: 11, scope: !9926)
!9932 = distinct !DISubprogram(name: "RESTRICTED_TRANSACTIONAL_MEMORY", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$31RESTRICTED_TRANSACTIONAL_MEMORY17h749f3718e3b354deE", scope: !9869, file: !8058, line: 460, type: !9871, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9933)
!9933 = !{!9934}
!9934 = !DILocalVariable(name: "self", arg: 1, scope: !9935, file: !5135, line: 163, type: !9591)
!9935 = !DILexicalBlockFile(scope: !9932, file: !5135, discriminator: 0)
!9936 = !DILocation(line: 163, column: 1, scope: !9935)
!9937 = !DILocation(line: 875, column: 11, scope: !9932)
!9938 = distinct !DISubprogram(name: "GENERAL_DETECT_ENABLE", linkageName: "_ZN142_$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$$LT$x86_64..registers..debug..Dr7Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21GENERAL_DETECT_ENABLE17h88e6e3b5537985e7E", scope: !9869, file: !8058, line: 460, type: !9871, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9939)
!9939 = !{!9940}
!9940 = !DILocalVariable(name: "self", arg: 1, scope: !9941, file: !5135, line: 163, type: !9591)
!9941 = !DILexicalBlockFile(scope: !9938, file: !5135, discriminator: 0)
!9942 = !DILocation(line: 163, column: 1, scope: !9941)
!9943 = !DILocation(line: 875, column: 11, scope: !9938)
!9944 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN82_$LT$x86_64..registers..debug..BreakpointCondition$u20$as$u20$core..fmt..Debug$GT$3fmt17he5d6432d1fab80faE", scope: !9945, file: !5135, line: 236, type: !9946, scopeLine: 236, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9949)
!9945 = !DINamespace(name: "{impl#77}", scope: !782)
!9946 = !DISubroutineType(types: !9947)
!9947 = !{!192, !9948, !210}
!9948 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::BreakpointCondition", baseType: !781, size: 64, align: 64, dwarfAddressSpace: 0)
!9949 = !{!9950, !9951}
!9950 = !DILocalVariable(name: "self", arg: 1, scope: !9944, file: !5135, line: 236, type: !9948)
!9951 = !DILocalVariable(name: "f", arg: 2, scope: !9944, file: !5135, line: 236, type: !210)
!9952 = !DILocation(line: 236, column: 23, scope: !9944)
!9953 = !DILocation(line: 236, column: 27, scope: !9944)
!9954 = !DILocation(line: 236, column: 28, scope: !9944)
!9955 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN77_$LT$x86_64..registers..debug..BreakpointSize$u20$as$u20$core..fmt..Debug$GT$3fmt17ha003e6abc3452647E", scope: !9956, file: !5135, line: 271, type: !9957, scopeLine: 271, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9960)
!9956 = !DINamespace(name: "{impl#84}", scope: !782)
!9957 = !DISubroutineType(types: !9958)
!9958 = !{!192, !9959, !210}
!9959 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::BreakpointSize", baseType: !789, size: 64, align: 64, dwarfAddressSpace: 0)
!9960 = !{!9961, !9962}
!9961 = !DILocalVariable(name: "self", arg: 1, scope: !9955, file: !5135, line: 271, type: !9959)
!9962 = !DILocalVariable(name: "f", arg: 2, scope: !9955, file: !5135, line: 271, type: !210)
!9963 = !DILocation(line: 271, column: 23, scope: !9955)
!9964 = !DILocation(line: 271, column: 27, scope: !9955)
!9965 = !DILocation(line: 271, column: 28, scope: !9955)
!9966 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..debug..Dr7Value$u20$as$u20$core..fmt..Debug$GT$3fmt17h4c05a613bddd76a4E", scope: !9967, file: !5135, line: 319, type: !9968, scopeLine: 319, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9970)
!9967 = !DINamespace(name: "{impl#91}", scope: !782)
!9968 = !DISubroutineType(types: !9969)
!9969 = !{!192, !5340, !210}
!9970 = !{!9971, !9972}
!9971 = !DILocalVariable(name: "self", arg: 1, scope: !9966, file: !5135, line: 319, type: !5340)
!9972 = !DILocalVariable(name: "f", arg: 2, scope: !9966, file: !5135, line: 319, type: !210)
!9973 = !DILocation(line: 319, column: 23, scope: !9966)
!9974 = !DILocation(line: 322, column: 5, scope: !9966)
!9975 = !DILocation(line: 319, column: 28, scope: !9966)
!9976 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN66_$LT$x86_64..registers..debug..Dr7$u20$as$u20$core..fmt..Debug$GT$3fmt17h0e31d2ae2b2a3b13E", scope: !9977, file: !5135, line: 434, type: !9978, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9982)
!9977 = !DINamespace(name: "{impl#96}", scope: !782)
!9978 = !DISubroutineType(types: !9979)
!9979 = !{!192, !9980, !210}
!9980 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::debug::Dr7", baseType: !9981, size: 64, align: 64, dwarfAddressSpace: 0)
!9981 = !DICompositeType(tag: DW_TAG_structure_type, name: "Dr7", scope: !782, file: !2, align: 8, elements: !25, identifier: "623693be522325b764ca300d9e09aeee")
!9982 = !{!9983, !9984}
!9983 = !DILocalVariable(name: "self", arg: 1, scope: !9976, file: !5135, line: 434, type: !9980)
!9984 = !DILocalVariable(name: "f", arg: 2, scope: !9976, file: !5135, line: 434, type: !210)
!9985 = !DILocation(line: 434, column: 10, scope: !9976)
!9986 = !DILocation(line: 434, column: 15, scope: !9976)
!9987 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN75_$LT$x86_64..registers..model_specific..Msr$u20$as$u20$core..fmt..Debug$GT$3fmt17h18be60b03db2292dE", scope: !9989, file: !9988, line: 9, type: !9991, scopeLine: 9, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !9997)
!9988 = !DIFile(filename: "src/registers/model_specific.rs", directory: "/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "8ba587ca82f8fefa8401d3fd1ed061d6")
!9989 = !DINamespace(name: "{impl#10}", scope: !9990)
!9990 = !DINamespace(name: "model_specific", scope: !783)
!9991 = !DISubroutineType(types: !9992)
!9992 = !{!192, !9993, !210}
!9993 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::Msr", baseType: !9994, size: 64, align: 64, dwarfAddressSpace: 0)
!9994 = !DICompositeType(tag: DW_TAG_structure_type, name: "Msr", scope: !9990, file: !2, size: 32, align: 32, elements: !9995, templateParams: !25, identifier: "b63b160ab83c9bf0dd61b98112c34690")
!9995 = !{!9996}
!9996 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !9994, file: !2, baseType: !28, size: 32, align: 32)
!9997 = !{!9998, !9999}
!9998 = !DILocalVariable(name: "self", arg: 1, scope: !9987, file: !9988, line: 9, type: !9993)
!9999 = !DILocalVariable(name: "f", arg: 2, scope: !9987, file: !9988, line: 9, type: !210)
!10000 = !DILocation(line: 9, column: 10, scope: !9987)
!10001 = !DILocation(line: 10, column: 16, scope: !9987)
!10002 = !DILocation(line: 9, column: 15, scope: !9987)
!10003 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..model_specific..Efer$u20$as$u20$core..fmt..Debug$GT$3fmt17hbc91de90a5255651E", scope: !10004, file: !9988, line: 21, type: !10005, scopeLine: 21, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !10009)
!10004 = !DINamespace(name: "{impl#11}", scope: !9990)
!10005 = !DISubroutineType(types: !10006)
!10006 = !{!192, !10007, !210}
!10007 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::Efer", baseType: !10008, size: 64, align: 64, dwarfAddressSpace: 0)
!10008 = !DICompositeType(tag: DW_TAG_structure_type, name: "Efer", scope: !9990, file: !2, align: 8, elements: !25, identifier: "bd6b03265661526df55f00574305196f")
!10009 = !{!10010, !10011}
!10010 = !DILocalVariable(name: "self", arg: 1, scope: !10003, file: !9988, line: 21, type: !10007)
!10011 = !DILocalVariable(name: "f", arg: 2, scope: !10003, file: !9988, line: 21, type: !210)
!10012 = !DILocation(line: 21, column: 10, scope: !10003)
!10013 = !DILocation(line: 21, column: 15, scope: !10003)
!10014 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN78_$LT$x86_64..registers..model_specific..FsBase$u20$as$u20$core..fmt..Debug$GT$3fmt17he32bf9ce1b977249E", scope: !10015, file: !9988, line: 25, type: !10016, scopeLine: 25, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !10020)
!10015 = !DINamespace(name: "{impl#12}", scope: !9990)
!10016 = !DISubroutineType(types: !10017)
!10017 = !{!192, !10018, !210}
!10018 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::FsBase", baseType: !10019, size: 64, align: 64, dwarfAddressSpace: 0)
!10019 = !DICompositeType(tag: DW_TAG_structure_type, name: "FsBase", scope: !9990, file: !2, align: 8, elements: !25, identifier: "22da3e650a48e4339fba268510bb028f")
!10020 = !{!10021, !10022}
!10021 = !DILocalVariable(name: "self", arg: 1, scope: !10014, file: !9988, line: 25, type: !10018)
!10022 = !DILocalVariable(name: "f", arg: 2, scope: !10014, file: !9988, line: 25, type: !210)
!10023 = !DILocation(line: 25, column: 10, scope: !10014)
!10024 = !DILocation(line: 25, column: 15, scope: !10014)
!10025 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN78_$LT$x86_64..registers..model_specific..GsBase$u20$as$u20$core..fmt..Debug$GT$3fmt17hdd9a3b526c7efcb4E", scope: !10026, file: !9988, line: 34, type: !10027, scopeLine: 34, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !10031)
!10026 = !DINamespace(name: "{impl#13}", scope: !9990)
!10027 = !DISubroutineType(types: !10028)
!10028 = !{!192, !10029, !210}
!10029 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::GsBase", baseType: !10030, size: 64, align: 64, dwarfAddressSpace: 0)
!10030 = !DICompositeType(tag: DW_TAG_structure_type, name: "GsBase", scope: !9990, file: !2, align: 8, elements: !25, identifier: "8af4046513316dc157171845836e640d")
!10031 = !{!10032, !10033}
!10032 = !DILocalVariable(name: "self", arg: 1, scope: !10025, file: !9988, line: 34, type: !10029)
!10033 = !DILocalVariable(name: "f", arg: 2, scope: !10025, file: !9988, line: 34, type: !210)
!10034 = !DILocation(line: 34, column: 10, scope: !10025)
!10035 = !DILocation(line: 34, column: 15, scope: !10025)
!10036 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN84_$LT$x86_64..registers..model_specific..KernelGsBase$u20$as$u20$core..fmt..Debug$GT$3fmt17hb5b544aea3c67ebaE", scope: !10037, file: !9988, line: 43, type: !10038, scopeLine: 43, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !10042)
!10037 = !DINamespace(name: "{impl#14}", scope: !9990)
!10038 = !DISubroutineType(types: !10039)
!10039 = !{!192, !10040, !210}
!10040 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::KernelGsBase", baseType: !10041, size: 64, align: 64, dwarfAddressSpace: 0)
!10041 = !DICompositeType(tag: DW_TAG_structure_type, name: "KernelGsBase", scope: !9990, file: !2, align: 8, elements: !25, identifier: "fe83d3d164b8270b44dd478cf489754a")
!10042 = !{!10043, !10044}
!10043 = !DILocalVariable(name: "self", arg: 1, scope: !10036, file: !9988, line: 43, type: !10040)
!10044 = !DILocalVariable(name: "f", arg: 2, scope: !10036, file: !9988, line: 43, type: !210)
!10045 = !DILocation(line: 43, column: 10, scope: !10036)
!10046 = !DILocation(line: 43, column: 15, scope: !10036)
!10047 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..model_specific..Star$u20$as$u20$core..fmt..Debug$GT$3fmt17ha4517e640d33eb22E", scope: !10048, file: !9988, line: 47, type: !10049, scopeLine: 47, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !10053)
!10048 = !DINamespace(name: "{impl#15}", scope: !9990)
!10049 = !DISubroutineType(types: !10050)
!10050 = !{!192, !10051, !210}
!10051 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::Star", baseType: !10052, size: 64, align: 64, dwarfAddressSpace: 0)
!10052 = !DICompositeType(tag: DW_TAG_structure_type, name: "Star", scope: !9990, file: !2, align: 8, elements: !25, identifier: "d4cd8df48632d303fbd94c9776260c8")
!10053 = !{!10054, !10055}
!10054 = !DILocalVariable(name: "self", arg: 1, scope: !10047, file: !9988, line: 47, type: !10051)
!10055 = !DILocalVariable(name: "f", arg: 2, scope: !10047, file: !9988, line: 47, type: !210)
!10056 = !DILocation(line: 47, column: 10, scope: !10047)
!10057 = !DILocation(line: 47, column: 15, scope: !10047)
!10058 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN77_$LT$x86_64..registers..model_specific..LStar$u20$as$u20$core..fmt..Debug$GT$3fmt17ha6e90b62ecb7d0f6E", scope: !10059, file: !9988, line: 51, type: !10060, scopeLine: 51, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !10064)
!10059 = !DINamespace(name: "{impl#16}", scope: !9990)
!10060 = !DISubroutineType(types: !10061)
!10061 = !{!192, !10062, !210}
!10062 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::LStar", baseType: !10063, size: 64, align: 64, dwarfAddressSpace: 0)
!10063 = !DICompositeType(tag: DW_TAG_structure_type, name: "LStar", scope: !9990, file: !2, align: 8, elements: !25, identifier: "ebbb807be259047ad2e8fe234a42c483")
!10064 = !{!10065, !10066}
!10065 = !DILocalVariable(name: "self", arg: 1, scope: !10058, file: !9988, line: 51, type: !10062)
!10066 = !DILocalVariable(name: "f", arg: 2, scope: !10058, file: !9988, line: 51, type: !210)
!10067 = !DILocation(line: 51, column: 10, scope: !10058)
!10068 = !DILocation(line: 51, column: 15, scope: !10058)
!10069 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN78_$LT$x86_64..registers..model_specific..SFMask$u20$as$u20$core..fmt..Debug$GT$3fmt17h6487153af047ff91E", scope: !10070, file: !9988, line: 55, type: !10071, scopeLine: 55, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !10075)
!10070 = !DINamespace(name: "{impl#17}", scope: !9990)
!10071 = !DISubroutineType(types: !10072)
!10072 = !{!192, !10073, !210}
!10073 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::SFMask", baseType: !10074, size: 64, align: 64, dwarfAddressSpace: 0)
!10074 = !DICompositeType(tag: DW_TAG_structure_type, name: "SFMask", scope: !9990, file: !2, align: 8, elements: !25, identifier: "8c9bb21977fe6642b41b1da2d7b0d8d6")
!10075 = !{!10076, !10077}
!10076 = !DILocalVariable(name: "self", arg: 1, scope: !10069, file: !9988, line: 55, type: !10073)
!10077 = !DILocalVariable(name: "f", arg: 2, scope: !10069, file: !9988, line: 55, type: !210)
!10078 = !DILocation(line: 55, column: 10, scope: !10069)
!10079 = !DILocation(line: 55, column: 15, scope: !10069)
!10080 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..model_specific..UCet$u20$as$u20$core..fmt..Debug$GT$3fmt17h8c5e4d5b461e8931E", scope: !10081, file: !9988, line: 59, type: !10082, scopeLine: 59, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !10086)
!10081 = !DINamespace(name: "{impl#18}", scope: !9990)
!10082 = !DISubroutineType(types: !10083)
!10083 = !{!192, !10084, !210}
!10084 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::UCet", baseType: !10085, size: 64, align: 64, dwarfAddressSpace: 0)
!10085 = !DICompositeType(tag: DW_TAG_structure_type, name: "UCet", scope: !9990, file: !2, align: 8, elements: !25, identifier: "6edf6cddda2d56ac56c27c0f8c62b5fc")
!10086 = !{!10087, !10088}
!10087 = !DILocalVariable(name: "self", arg: 1, scope: !10080, file: !9988, line: 59, type: !10084)
!10088 = !DILocalVariable(name: "f", arg: 2, scope: !10080, file: !9988, line: 59, type: !210)
!10089 = !DILocation(line: 59, column: 10, scope: !10080)
!10090 = !DILocation(line: 59, column: 15, scope: !10080)
!10091 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..model_specific..SCet$u20$as$u20$core..fmt..Debug$GT$3fmt17h3e22db042f6564e4E", scope: !10092, file: !9988, line: 63, type: !10093, scopeLine: 63, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !10097)
!10092 = !DINamespace(name: "{impl#19}", scope: !9990)
!10093 = !DISubroutineType(types: !10094)
!10094 = !{!192, !10095, !210}
!10095 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::SCet", baseType: !10096, size: 64, align: 64, dwarfAddressSpace: 0)
!10096 = !DICompositeType(tag: DW_TAG_structure_type, name: "SCet", scope: !9990, file: !2, align: 8, elements: !25, identifier: "bc743ab9d027caaa2aa2743e3b18e287")
!10097 = !{!10098, !10099}
!10098 = !DILocalVariable(name: "self", arg: 1, scope: !10091, file: !9988, line: 63, type: !10095)
!10099 = !DILocalVariable(name: "f", arg: 2, scope: !10091, file: !9988, line: 63, type: !210)
!10100 = !DILocation(line: 63, column: 10, scope: !10091)
!10101 = !DILocation(line: 63, column: 15, scope: !10091)
!10102 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN81_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h5158be12fe25d29eE", scope: !10103, file: !8058, line: 434, type: !10104, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !10110)
!10103 = !DINamespace(name: "{impl#29}", scope: !9990)
!10104 = !DISubroutineType(types: !10105)
!10105 = !{!192, !10106, !210}
!10106 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::EferFlags", baseType: !10107, size: 64, align: 64, dwarfAddressSpace: 0)
!10107 = !DICompositeType(tag: DW_TAG_structure_type, name: "EferFlags", scope: !9990, file: !2, size: 64, align: 64, elements: !10108, templateParams: !25, identifier: "c31e3ceaf25681d7cedfa9dc206f47a6")
!10108 = !{!10109}
!10109 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !10107, file: !2, baseType: !49, size: 64, align: 64)
!10110 = !{!10111, !10112, !10113, !10115, !10117, !10119, !10121, !10123, !10125, !10127, !10129, !10131, !10133, !10135, !10137, !10139, !10141, !10143, !10145, !10147, !10149, !10151, !10153, !10155, !10157, !10159, !10161, !10163, !10165, !10167, !10169, !10171, !10173, !10175, !10177, !10179, !10181, !10183, !10185, !10187, !10189, !10191, !10193, !10195}
!10111 = !DILocalVariable(name: "self", arg: 1, scope: !10102, file: !8058, line: 434, type: !10106)
!10112 = !DILocalVariable(name: "f", arg: 2, scope: !10102, file: !8058, line: 434, type: !210)
!10113 = !DILocalVariable(name: "first", scope: !10114, file: !8058, line: 471, type: !310, align: 1)
!10114 = distinct !DILexicalBlock(scope: !10102, file: !8058, line: 471, column: 17)
!10115 = !DILocalVariable(name: "residual", scope: !10116, file: !8058, line: 475, type: !8073, align: 1)
!10116 = distinct !DILexicalBlock(scope: !10114, file: !8058, line: 475, column: 47)
!10117 = !DILocalVariable(name: "val", scope: !10118, file: !8058, line: 475, type: !7, align: 1)
!10118 = distinct !DILexicalBlock(scope: !10114, file: !8058, line: 475, column: 29)
!10119 = !DILocalVariable(name: "residual", scope: !10120, file: !8058, line: 478, type: !8073, align: 1)
!10120 = distinct !DILexicalBlock(scope: !10114, file: !8058, line: 478, column: 70)
!10121 = !DILocalVariable(name: "val", scope: !10122, file: !8058, line: 478, type: !7, align: 1)
!10122 = distinct !DILexicalBlock(scope: !10114, file: !8058, line: 478, column: 25)
!10123 = !DILocalVariable(name: "residual", scope: !10124, file: !8058, line: 475, type: !8073, align: 1)
!10124 = distinct !DILexicalBlock(scope: !10114, file: !8058, line: 475, column: 47)
!10125 = !DILocalVariable(name: "val", scope: !10126, file: !8058, line: 475, type: !7, align: 1)
!10126 = distinct !DILexicalBlock(scope: !10114, file: !8058, line: 475, column: 29)
!10127 = !DILocalVariable(name: "residual", scope: !10128, file: !8058, line: 478, type: !8073, align: 1)
!10128 = distinct !DILexicalBlock(scope: !10114, file: !8058, line: 478, column: 70)
!10129 = !DILocalVariable(name: "val", scope: !10130, file: !8058, line: 478, type: !7, align: 1)
!10130 = distinct !DILexicalBlock(scope: !10114, file: !8058, line: 478, column: 25)
!10131 = !DILocalVariable(name: "residual", scope: !10132, file: !8058, line: 475, type: !8073, align: 1)
!10132 = distinct !DILexicalBlock(scope: !10114, file: !8058, line: 475, column: 47)
!10133 = !DILocalVariable(name: "val", scope: !10134, file: !8058, line: 475, type: !7, align: 1)
!10134 = distinct !DILexicalBlock(scope: !10114, file: !8058, line: 475, column: 29)
!10135 = !DILocalVariable(name: "residual", scope: !10136, file: !8058, line: 478, type: !8073, align: 1)
!10136 = distinct !DILexicalBlock(scope: !10114, file: !8058, line: 478, column: 70)
!10137 = !DILocalVariable(name: "val", scope: !10138, file: !8058, line: 478, type: !7, align: 1)
!10138 = distinct !DILexicalBlock(scope: !10114, file: !8058, line: 478, column: 25)
!10139 = !DILocalVariable(name: "residual", scope: !10140, file: !8058, line: 475, type: !8073, align: 1)
!10140 = distinct !DILexicalBlock(scope: !10114, file: !8058, line: 475, column: 47)
!10141 = !DILocalVariable(name: "val", scope: !10142, file: !8058, line: 475, type: !7, align: 1)
!10142 = distinct !DILexicalBlock(scope: !10114, file: !8058, line: 475, column: 29)
!10143 = !DILocalVariable(name: "residual", scope: !10144, file: !8058, line: 478, type: !8073, align: 1)
!10144 = distinct !DILexicalBlock(scope: !10114, file: !8058, line: 478, column: 70)
!10145 = !DILocalVariable(name: "val", scope: !10146, file: !8058, line: 478, type: !7, align: 1)
!10146 = distinct !DILexicalBlock(scope: !10114, file: !8058, line: 478, column: 25)
!10147 = !DILocalVariable(name: "residual", scope: !10148, file: !8058, line: 475, type: !8073, align: 1)
!10148 = distinct !DILexicalBlock(scope: !10114, file: !8058, line: 475, column: 47)
!10149 = !DILocalVariable(name: "val", scope: !10150, file: !8058, line: 475, type: !7, align: 1)
!10150 = distinct !DILexicalBlock(scope: !10114, file: !8058, line: 475, column: 29)
!10151 = !DILocalVariable(name: "residual", scope: !10152, file: !8058, line: 478, type: !8073, align: 1)
!10152 = distinct !DILexicalBlock(scope: !10114, file: !8058, line: 478, column: 70)
!10153 = !DILocalVariable(name: "val", scope: !10154, file: !8058, line: 478, type: !7, align: 1)
!10154 = distinct !DILexicalBlock(scope: !10114, file: !8058, line: 478, column: 25)
!10155 = !DILocalVariable(name: "residual", scope: !10156, file: !8058, line: 475, type: !8073, align: 1)
!10156 = distinct !DILexicalBlock(scope: !10114, file: !8058, line: 475, column: 47)
!10157 = !DILocalVariable(name: "val", scope: !10158, file: !8058, line: 475, type: !7, align: 1)
!10158 = distinct !DILexicalBlock(scope: !10114, file: !8058, line: 475, column: 29)
!10159 = !DILocalVariable(name: "residual", scope: !10160, file: !8058, line: 478, type: !8073, align: 1)
!10160 = distinct !DILexicalBlock(scope: !10114, file: !8058, line: 478, column: 70)
!10161 = !DILocalVariable(name: "val", scope: !10162, file: !8058, line: 478, type: !7, align: 1)
!10162 = distinct !DILexicalBlock(scope: !10114, file: !8058, line: 478, column: 25)
!10163 = !DILocalVariable(name: "residual", scope: !10164, file: !8058, line: 475, type: !8073, align: 1)
!10164 = distinct !DILexicalBlock(scope: !10114, file: !8058, line: 475, column: 47)
!10165 = !DILocalVariable(name: "val", scope: !10166, file: !8058, line: 475, type: !7, align: 1)
!10166 = distinct !DILexicalBlock(scope: !10114, file: !8058, line: 475, column: 29)
!10167 = !DILocalVariable(name: "residual", scope: !10168, file: !8058, line: 478, type: !8073, align: 1)
!10168 = distinct !DILexicalBlock(scope: !10114, file: !8058, line: 478, column: 70)
!10169 = !DILocalVariable(name: "val", scope: !10170, file: !8058, line: 478, type: !7, align: 1)
!10170 = distinct !DILexicalBlock(scope: !10114, file: !8058, line: 478, column: 25)
!10171 = !DILocalVariable(name: "residual", scope: !10172, file: !8058, line: 475, type: !8073, align: 1)
!10172 = distinct !DILexicalBlock(scope: !10114, file: !8058, line: 475, column: 47)
!10173 = !DILocalVariable(name: "val", scope: !10174, file: !8058, line: 475, type: !7, align: 1)
!10174 = distinct !DILexicalBlock(scope: !10114, file: !8058, line: 475, column: 29)
!10175 = !DILocalVariable(name: "residual", scope: !10176, file: !8058, line: 478, type: !8073, align: 1)
!10176 = distinct !DILexicalBlock(scope: !10114, file: !8058, line: 478, column: 70)
!10177 = !DILocalVariable(name: "val", scope: !10178, file: !8058, line: 478, type: !7, align: 1)
!10178 = distinct !DILexicalBlock(scope: !10114, file: !8058, line: 478, column: 25)
!10179 = !DILocalVariable(name: "extra_bits", scope: !10180, file: !8058, line: 481, type: !49, align: 8)
!10180 = distinct !DILexicalBlock(scope: !10114, file: !8058, line: 481, column: 17)
!10181 = !DILocalVariable(name: "residual", scope: !10182, file: !8058, line: 484, type: !8073, align: 1)
!10182 = distinct !DILexicalBlock(scope: !10180, file: !8058, line: 484, column: 43)
!10183 = !DILocalVariable(name: "val", scope: !10184, file: !8058, line: 484, type: !7, align: 1)
!10184 = distinct !DILexicalBlock(scope: !10180, file: !8058, line: 484, column: 25)
!10185 = !DILocalVariable(name: "residual", scope: !10186, file: !8058, line: 487, type: !8073, align: 1)
!10186 = distinct !DILexicalBlock(scope: !10180, file: !8058, line: 487, column: 38)
!10187 = !DILocalVariable(name: "val", scope: !10188, file: !8058, line: 487, type: !7, align: 1)
!10188 = distinct !DILexicalBlock(scope: !10180, file: !8058, line: 487, column: 21)
!10189 = !DILocalVariable(name: "residual", scope: !10190, file: !8058, line: 488, type: !8073, align: 1)
!10190 = distinct !DILexicalBlock(scope: !10180, file: !8058, line: 488, column: 70)
!10191 = !DILocalVariable(name: "val", scope: !10192, file: !8058, line: 488, type: !7, align: 1)
!10192 = distinct !DILexicalBlock(scope: !10180, file: !8058, line: 488, column: 21)
!10193 = !DILocalVariable(name: "residual", scope: !10194, file: !8058, line: 491, type: !8073, align: 1)
!10194 = distinct !DILexicalBlock(scope: !10180, file: !8058, line: 491, column: 43)
!10195 = !DILocalVariable(name: "val", scope: !10196, file: !8058, line: 491, type: !7, align: 1)
!10196 = distinct !DILexicalBlock(scope: !10180, file: !8058, line: 491, column: 21)
!10197 = !DILocation(line: 434, column: 20, scope: !10102)
!10198 = !DILocation(line: 434, column: 27, scope: !10102)
!10199 = !DILocation(line: 471, column: 21, scope: !10114)
!10200 = !DILocation(line: 475, column: 47, scope: !10116)
!10201 = !DILocation(line: 475, column: 29, scope: !10118)
!10202 = !DILocation(line: 478, column: 70, scope: !10120)
!10203 = !DILocation(line: 478, column: 25, scope: !10122)
!10204 = !DILocation(line: 475, column: 47, scope: !10124)
!10205 = !DILocation(line: 475, column: 29, scope: !10126)
!10206 = !DILocation(line: 478, column: 70, scope: !10128)
!10207 = !DILocation(line: 478, column: 25, scope: !10130)
!10208 = !DILocation(line: 475, column: 47, scope: !10132)
!10209 = !DILocation(line: 475, column: 29, scope: !10134)
!10210 = !DILocation(line: 478, column: 70, scope: !10136)
!10211 = !DILocation(line: 478, column: 25, scope: !10138)
!10212 = !DILocation(line: 475, column: 47, scope: !10140)
!10213 = !DILocation(line: 475, column: 29, scope: !10142)
!10214 = !DILocation(line: 478, column: 70, scope: !10144)
!10215 = !DILocation(line: 478, column: 25, scope: !10146)
!10216 = !DILocation(line: 475, column: 47, scope: !10148)
!10217 = !DILocation(line: 475, column: 29, scope: !10150)
!10218 = !DILocation(line: 478, column: 70, scope: !10152)
!10219 = !DILocation(line: 478, column: 25, scope: !10154)
!10220 = !DILocation(line: 475, column: 47, scope: !10156)
!10221 = !DILocation(line: 475, column: 29, scope: !10158)
!10222 = !DILocation(line: 478, column: 70, scope: !10160)
!10223 = !DILocation(line: 478, column: 25, scope: !10162)
!10224 = !DILocation(line: 475, column: 47, scope: !10164)
!10225 = !DILocation(line: 475, column: 29, scope: !10166)
!10226 = !DILocation(line: 478, column: 70, scope: !10168)
!10227 = !DILocation(line: 478, column: 25, scope: !10170)
!10228 = !DILocation(line: 475, column: 47, scope: !10172)
!10229 = !DILocation(line: 475, column: 29, scope: !10174)
!10230 = !DILocation(line: 478, column: 70, scope: !10176)
!10231 = !DILocation(line: 478, column: 25, scope: !10178)
!10232 = !DILocation(line: 481, column: 21, scope: !10180)
!10233 = !DILocation(line: 484, column: 43, scope: !10182)
!10234 = !DILocation(line: 484, column: 25, scope: !10184)
!10235 = !DILocation(line: 487, column: 38, scope: !10186)
!10236 = !DILocation(line: 487, column: 21, scope: !10188)
!10237 = !DILocation(line: 488, column: 70, scope: !10190)
!10238 = !DILocation(line: 488, column: 21, scope: !10192)
!10239 = !DILocation(line: 491, column: 43, scope: !10194)
!10240 = !DILocation(line: 491, column: 21, scope: !10196)
!10241 = !DILocation(line: 471, column: 33, scope: !10102)
!10242 = !DILocation(line: 473, column: 46, scope: !10114)
!10243 = !DILocation(line: 474, column: 29, scope: !10114)
!10244 = !DILocation(line: 474, column: 28, scope: !10114)
!10245 = !DILocation(line: 477, column: 25, scope: !10114)
!10246 = !DILocation(line: 478, column: 25, scope: !10114)
!10247 = !DILocation(line: 475, column: 29, scope: !10114)
!10248 = !DILocation(line: 475, column: 29, scope: !10116)
!10249 = !DILocation(line: 494, column: 14, scope: !10102)
!10250 = !DILocation(line: 478, column: 25, scope: !10120)
!10251 = !DILocation(line: 475, column: 29, scope: !10124)
!10252 = !DILocation(line: 478, column: 25, scope: !10128)
!10253 = !DILocation(line: 475, column: 29, scope: !10132)
!10254 = !DILocation(line: 478, column: 25, scope: !10136)
!10255 = !DILocation(line: 475, column: 29, scope: !10140)
!10256 = !DILocation(line: 478, column: 25, scope: !10144)
!10257 = !DILocation(line: 475, column: 29, scope: !10148)
!10258 = !DILocation(line: 478, column: 25, scope: !10152)
!10259 = !DILocation(line: 475, column: 29, scope: !10156)
!10260 = !DILocation(line: 478, column: 25, scope: !10160)
!10261 = !DILocation(line: 475, column: 29, scope: !10164)
!10262 = !DILocation(line: 478, column: 25, scope: !10168)
!10263 = !DILocation(line: 481, column: 34, scope: !10114)
!10264 = !DILocation(line: 481, column: 47, scope: !10114)
!10265 = !DILocation(line: 481, column: 46, scope: !10114)
!10266 = !DILocation(line: 482, column: 20, scope: !10180)
!10267 = !DILocation(line: 475, column: 29, scope: !10172)
!10268 = !DILocation(line: 478, column: 25, scope: !10176)
!10269 = !DILocation(line: 490, column: 20, scope: !10180)
!10270 = !DILocation(line: 483, column: 25, scope: !10180)
!10271 = !DILocation(line: 483, column: 24, scope: !10180)
!10272 = !DILocation(line: 486, column: 21, scope: !10180)
!10273 = !DILocation(line: 487, column: 21, scope: !10180)
!10274 = !DILocation(line: 484, column: 25, scope: !10180)
!10275 = !DILocation(line: 484, column: 25, scope: !10182)
!10276 = !DILocation(line: 488, column: 21, scope: !10180)
!10277 = !DILocation(line: 487, column: 21, scope: !10186)
!10278 = !DILocation(line: 488, column: 21, scope: !10190)
!10279 = !DILocation(line: 493, column: 17, scope: !10180)
!10280 = !DILocation(line: 491, column: 21, scope: !10180)
!10281 = !DILocation(line: 491, column: 21, scope: !10194)
!10282 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN82_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17hca5363af54d7cb0cE", scope: !10283, file: !8058, line: 497, type: !10104, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !10284)
!10283 = !DINamespace(name: "{impl#30}", scope: !9990)
!10284 = !{!10285, !10286}
!10285 = !DILocalVariable(name: "self", arg: 1, scope: !10282, file: !8058, line: 497, type: !10106)
!10286 = !DILocalVariable(name: "f", arg: 2, scope: !10282, file: !8058, line: 497, type: !210)
!10287 = !DILocation(line: 497, column: 20, scope: !10282)
!10288 = !DILocation(line: 497, column: 27, scope: !10282)
!10289 = !DILocation(line: 498, column: 17, scope: !10282)
!10290 = !DILocation(line: 499, column: 14, scope: !10282)
!10291 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN81_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17hd43a2a39d388951bE", scope: !10292, file: !8058, line: 502, type: !10104, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !10293)
!10292 = !DINamespace(name: "{impl#31}", scope: !9990)
!10293 = !{!10294, !10295}
!10294 = !DILocalVariable(name: "self", arg: 1, scope: !10291, file: !8058, line: 502, type: !10106)
!10295 = !DILocalVariable(name: "f", arg: 2, scope: !10291, file: !8058, line: 502, type: !210)
!10296 = !DILocation(line: 502, column: 20, scope: !10291)
!10297 = !DILocation(line: 502, column: 27, scope: !10291)
!10298 = !DILocation(line: 503, column: 17, scope: !10291)
!10299 = !DILocation(line: 504, column: 14, scope: !10291)
!10300 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN84_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17hb3db6e3a64f955a6E", scope: !10301, file: !8058, line: 507, type: !10104, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !10302)
!10301 = !DINamespace(name: "{impl#32}", scope: !9990)
!10302 = !{!10303, !10304}
!10303 = !DILocalVariable(name: "self", arg: 1, scope: !10300, file: !8058, line: 507, type: !10106)
!10304 = !DILocalVariable(name: "f", arg: 2, scope: !10300, file: !8058, line: 507, type: !210)
!10305 = !DILocation(line: 507, column: 20, scope: !10300)
!10306 = !DILocation(line: 507, column: 27, scope: !10300)
!10307 = !DILocation(line: 508, column: 17, scope: !10300)
!10308 = !DILocation(line: 509, column: 14, scope: !10300)
!10309 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN84_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h8d67d6d72e30f7cfE", scope: !10310, file: !8058, line: 512, type: !10104, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !10311)
!10310 = !DINamespace(name: "{impl#33}", scope: !9990)
!10311 = !{!10312, !10313}
!10312 = !DILocalVariable(name: "self", arg: 1, scope: !10309, file: !8058, line: 512, type: !10106)
!10313 = !DILocalVariable(name: "f", arg: 2, scope: !10309, file: !8058, line: 512, type: !210)
!10314 = !DILocation(line: 512, column: 20, scope: !10309)
!10315 = !DILocation(line: 512, column: 27, scope: !10309)
!10316 = !DILocation(line: 513, column: 17, scope: !10309)
!10317 = !DILocation(line: 514, column: 14, scope: !10309)
!10318 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers14model_specific9EferFlags3all17hc115ea9aab3538b5E", scope: !10107, file: !8058, line: 532, type: !10319, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !25)
!10319 = !DISubroutineType(types: !10320)
!10320 = !{!10107}
!10321 = !DILocation(line: 541, column: 14, scope: !10318)
!10322 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers14model_specific9EferFlags4bits17h642d76b05ca55e73E", scope: !10107, file: !8058, line: 545, type: !10323, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !10325)
!10323 = !DISubroutineType(types: !10324)
!10324 = !{!49, !10106}
!10325 = !{!10326}
!10326 = !DILocalVariable(name: "self", arg: 1, scope: !10322, file: !8058, line: 545, type: !10106)
!10327 = !DILocation(line: 545, column: 31, scope: !10322)
!10328 = !DILocation(line: 546, column: 17, scope: !10322)
!10329 = !DILocation(line: 547, column: 14, scope: !10322)
!10330 = distinct !DISubprogram(name: "SYSTEM_CALL_EXTENSIONS", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$22SYSTEM_CALL_EXTENSIONS17hf45bf88183fc35e4E", scope: !10331, file: !8058, line: 460, type: !10333, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !10335)
!10331 = !DINamespace(name: "{impl#0}", scope: !10332)
!10332 = !DINamespace(name: "fmt", scope: !10103)
!10333 = !DISubroutineType(types: !10334)
!10334 = !{!310, !10106}
!10335 = !{!10336}
!10336 = !DILocalVariable(name: "self", arg: 1, scope: !10337, file: !9988, line: 111, type: !10106)
!10337 = !DILexicalBlockFile(scope: !10330, file: !9988, discriminator: 0)
!10338 = !DILocation(line: 111, column: 1, scope: !10337)
!10339 = !DILocation(line: 875, column: 11, scope: !10330)
!10340 = distinct !DISubprogram(name: "LONG_MODE_ENABLE", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$16LONG_MODE_ENABLE17h286636201969181aE", scope: !10331, file: !8058, line: 460, type: !10333, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !10341)
!10341 = !{!10342}
!10342 = !DILocalVariable(name: "self", arg: 1, scope: !10343, file: !9988, line: 111, type: !10106)
!10343 = !DILexicalBlockFile(scope: !10340, file: !9988, discriminator: 0)
!10344 = !DILocation(line: 111, column: 1, scope: !10343)
!10345 = !DILocation(line: 875, column: 11, scope: !10340)
!10346 = distinct !DISubprogram(name: "LONG_MODE_ACTIVE", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$16LONG_MODE_ACTIVE17h0af2debe0366b351E", scope: !10331, file: !8058, line: 460, type: !10333, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !10347)
!10347 = !{!10348}
!10348 = !DILocalVariable(name: "self", arg: 1, scope: !10349, file: !9988, line: 111, type: !10106)
!10349 = !DILexicalBlockFile(scope: !10346, file: !9988, discriminator: 0)
!10350 = !DILocation(line: 111, column: 1, scope: !10349)
!10351 = !DILocation(line: 875, column: 11, scope: !10346)
!10352 = distinct !DISubprogram(name: "NO_EXECUTE_ENABLE", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17NO_EXECUTE_ENABLE17he08521500b3f1e2dE", scope: !10331, file: !8058, line: 460, type: !10333, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !10353)
!10353 = !{!10354}
!10354 = !DILocalVariable(name: "self", arg: 1, scope: !10355, file: !9988, line: 111, type: !10106)
!10355 = !DILexicalBlockFile(scope: !10352, file: !9988, discriminator: 0)
!10356 = !DILocation(line: 111, column: 1, scope: !10355)
!10357 = !DILocation(line: 875, column: 11, scope: !10352)
!10358 = distinct !DISubprogram(name: "SECURE_VIRTUAL_MACHINE_ENABLE", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$29SECURE_VIRTUAL_MACHINE_ENABLE17hf8ae65eca9ac40cfE", scope: !10331, file: !8058, line: 460, type: !10333, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !10359)
!10359 = !{!10360}
!10360 = !DILocalVariable(name: "self", arg: 1, scope: !10361, file: !9988, line: 111, type: !10106)
!10361 = !DILexicalBlockFile(scope: !10358, file: !9988, discriminator: 0)
!10362 = !DILocation(line: 111, column: 1, scope: !10361)
!10363 = !DILocation(line: 875, column: 11, scope: !10358)
!10364 = distinct !DISubprogram(name: "LONG_MODE_SEGMENT_LIMIT_ENABLE", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$30LONG_MODE_SEGMENT_LIMIT_ENABLE17hec820dad34f7c2e3E", scope: !10331, file: !8058, line: 460, type: !10333, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !10365)
!10365 = !{!10366}
!10366 = !DILocalVariable(name: "self", arg: 1, scope: !10367, file: !9988, line: 111, type: !10106)
!10367 = !DILexicalBlockFile(scope: !10364, file: !9988, discriminator: 0)
!10368 = !DILocation(line: 111, column: 1, scope: !10367)
!10369 = !DILocation(line: 875, column: 11, scope: !10364)
!10370 = distinct !DISubprogram(name: "FAST_FXSAVE_FXRSTOR", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19FAST_FXSAVE_FXRSTOR17h090f677ade0fe5baE", scope: !10331, file: !8058, line: 460, type: !10333, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !10371)
!10371 = !{!10372}
!10372 = !DILocalVariable(name: "self", arg: 1, scope: !10373, file: !9988, line: 111, type: !10106)
!10373 = !DILexicalBlockFile(scope: !10370, file: !9988, discriminator: 0)
!10374 = !DILocation(line: 111, column: 1, scope: !10373)
!10375 = !DILocation(line: 875, column: 11, scope: !10370)
!10376 = distinct !DISubprogram(name: "TRANSLATION_CACHE_EXTENSION", linkageName: "_ZN162_$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$$LT$x86_64..registers..model_specific..EferFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$27TRANSLATION_CACHE_EXTENSION17hc5bd6a6dd7846d5eE", scope: !10331, file: !8058, line: 460, type: !10333, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !10377)
!10377 = !{!10378}
!10378 = !DILocalVariable(name: "self", arg: 1, scope: !10379, file: !9988, line: 111, type: !10106)
!10379 = !DILexicalBlockFile(scope: !10376, file: !9988, discriminator: 0)
!10380 = !DILocation(line: 111, column: 1, scope: !10379)
!10381 = !DILocation(line: 875, column: 11, scope: !10376)
!10382 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h6548c570d7c6bbbeE", scope: !10383, file: !8058, line: 434, type: !10384, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !10390)
!10383 = !DINamespace(name: "{impl#55}", scope: !9990)
!10384 = !DISubroutineType(types: !10385)
!10385 = !{!192, !10386, !210}
!10386 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::model_specific::CetFlags", baseType: !10387, size: 64, align: 64, dwarfAddressSpace: 0)
!10387 = !DICompositeType(tag: DW_TAG_structure_type, name: "CetFlags", scope: !9990, file: !2, size: 64, align: 64, elements: !10388, templateParams: !25, identifier: "87a8ad1ab7f1f9c318e7a2b11b08cc4f")
!10388 = !{!10389}
!10389 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !10387, file: !2, baseType: !49, size: 64, align: 64)
!10390 = !{!10391, !10392, !10393, !10395, !10397, !10399, !10401, !10403, !10405, !10407, !10409, !10411, !10413, !10415, !10417, !10419, !10421, !10423, !10425, !10427, !10429, !10431, !10433, !10435, !10437, !10439, !10441, !10443, !10445, !10447, !10449, !10451, !10453, !10455, !10457, !10459, !10461, !10463, !10465, !10467, !10469, !10471, !10473, !10475}
!10391 = !DILocalVariable(name: "self", arg: 1, scope: !10382, file: !8058, line: 434, type: !10386)
!10392 = !DILocalVariable(name: "f", arg: 2, scope: !10382, file: !8058, line: 434, type: !210)
!10393 = !DILocalVariable(name: "first", scope: !10394, file: !8058, line: 471, type: !310, align: 1)
!10394 = distinct !DILexicalBlock(scope: !10382, file: !8058, line: 471, column: 17)
!10395 = !DILocalVariable(name: "residual", scope: !10396, file: !8058, line: 475, type: !8073, align: 1)
!10396 = distinct !DILexicalBlock(scope: !10394, file: !8058, line: 475, column: 47)
!10397 = !DILocalVariable(name: "val", scope: !10398, file: !8058, line: 475, type: !7, align: 1)
!10398 = distinct !DILexicalBlock(scope: !10394, file: !8058, line: 475, column: 29)
!10399 = !DILocalVariable(name: "residual", scope: !10400, file: !8058, line: 478, type: !8073, align: 1)
!10400 = distinct !DILexicalBlock(scope: !10394, file: !8058, line: 478, column: 70)
!10401 = !DILocalVariable(name: "val", scope: !10402, file: !8058, line: 478, type: !7, align: 1)
!10402 = distinct !DILexicalBlock(scope: !10394, file: !8058, line: 478, column: 25)
!10403 = !DILocalVariable(name: "residual", scope: !10404, file: !8058, line: 475, type: !8073, align: 1)
!10404 = distinct !DILexicalBlock(scope: !10394, file: !8058, line: 475, column: 47)
!10405 = !DILocalVariable(name: "val", scope: !10406, file: !8058, line: 475, type: !7, align: 1)
!10406 = distinct !DILexicalBlock(scope: !10394, file: !8058, line: 475, column: 29)
!10407 = !DILocalVariable(name: "residual", scope: !10408, file: !8058, line: 478, type: !8073, align: 1)
!10408 = distinct !DILexicalBlock(scope: !10394, file: !8058, line: 478, column: 70)
!10409 = !DILocalVariable(name: "val", scope: !10410, file: !8058, line: 478, type: !7, align: 1)
!10410 = distinct !DILexicalBlock(scope: !10394, file: !8058, line: 478, column: 25)
!10411 = !DILocalVariable(name: "residual", scope: !10412, file: !8058, line: 475, type: !8073, align: 1)
!10412 = distinct !DILexicalBlock(scope: !10394, file: !8058, line: 475, column: 47)
!10413 = !DILocalVariable(name: "val", scope: !10414, file: !8058, line: 475, type: !7, align: 1)
!10414 = distinct !DILexicalBlock(scope: !10394, file: !8058, line: 475, column: 29)
!10415 = !DILocalVariable(name: "residual", scope: !10416, file: !8058, line: 478, type: !8073, align: 1)
!10416 = distinct !DILexicalBlock(scope: !10394, file: !8058, line: 478, column: 70)
!10417 = !DILocalVariable(name: "val", scope: !10418, file: !8058, line: 478, type: !7, align: 1)
!10418 = distinct !DILexicalBlock(scope: !10394, file: !8058, line: 478, column: 25)
!10419 = !DILocalVariable(name: "residual", scope: !10420, file: !8058, line: 475, type: !8073, align: 1)
!10420 = distinct !DILexicalBlock(scope: !10394, file: !8058, line: 475, column: 47)
!10421 = !DILocalVariable(name: "val", scope: !10422, file: !8058, line: 475, type: !7, align: 1)
!10422 = distinct !DILexicalBlock(scope: !10394, file: !8058, line: 475, column: 29)
!10423 = !DILocalVariable(name: "residual", scope: !10424, file: !8058, line: 478, type: !8073, align: 1)
!10424 = distinct !DILexicalBlock(scope: !10394, file: !8058, line: 478, column: 70)
!10425 = !DILocalVariable(name: "val", scope: !10426, file: !8058, line: 478, type: !7, align: 1)
!10426 = distinct !DILexicalBlock(scope: !10394, file: !8058, line: 478, column: 25)
!10427 = !DILocalVariable(name: "residual", scope: !10428, file: !8058, line: 475, type: !8073, align: 1)
!10428 = distinct !DILexicalBlock(scope: !10394, file: !8058, line: 475, column: 47)
!10429 = !DILocalVariable(name: "val", scope: !10430, file: !8058, line: 475, type: !7, align: 1)
!10430 = distinct !DILexicalBlock(scope: !10394, file: !8058, line: 475, column: 29)
!10431 = !DILocalVariable(name: "residual", scope: !10432, file: !8058, line: 478, type: !8073, align: 1)
!10432 = distinct !DILexicalBlock(scope: !10394, file: !8058, line: 478, column: 70)
!10433 = !DILocalVariable(name: "val", scope: !10434, file: !8058, line: 478, type: !7, align: 1)
!10434 = distinct !DILexicalBlock(scope: !10394, file: !8058, line: 478, column: 25)
!10435 = !DILocalVariable(name: "residual", scope: !10436, file: !8058, line: 475, type: !8073, align: 1)
!10436 = distinct !DILexicalBlock(scope: !10394, file: !8058, line: 475, column: 47)
!10437 = !DILocalVariable(name: "val", scope: !10438, file: !8058, line: 475, type: !7, align: 1)
!10438 = distinct !DILexicalBlock(scope: !10394, file: !8058, line: 475, column: 29)
!10439 = !DILocalVariable(name: "residual", scope: !10440, file: !8058, line: 478, type: !8073, align: 1)
!10440 = distinct !DILexicalBlock(scope: !10394, file: !8058, line: 478, column: 70)
!10441 = !DILocalVariable(name: "val", scope: !10442, file: !8058, line: 478, type: !7, align: 1)
!10442 = distinct !DILexicalBlock(scope: !10394, file: !8058, line: 478, column: 25)
!10443 = !DILocalVariable(name: "residual", scope: !10444, file: !8058, line: 475, type: !8073, align: 1)
!10444 = distinct !DILexicalBlock(scope: !10394, file: !8058, line: 475, column: 47)
!10445 = !DILocalVariable(name: "val", scope: !10446, file: !8058, line: 475, type: !7, align: 1)
!10446 = distinct !DILexicalBlock(scope: !10394, file: !8058, line: 475, column: 29)
!10447 = !DILocalVariable(name: "residual", scope: !10448, file: !8058, line: 478, type: !8073, align: 1)
!10448 = distinct !DILexicalBlock(scope: !10394, file: !8058, line: 478, column: 70)
!10449 = !DILocalVariable(name: "val", scope: !10450, file: !8058, line: 478, type: !7, align: 1)
!10450 = distinct !DILexicalBlock(scope: !10394, file: !8058, line: 478, column: 25)
!10451 = !DILocalVariable(name: "residual", scope: !10452, file: !8058, line: 475, type: !8073, align: 1)
!10452 = distinct !DILexicalBlock(scope: !10394, file: !8058, line: 475, column: 47)
!10453 = !DILocalVariable(name: "val", scope: !10454, file: !8058, line: 475, type: !7, align: 1)
!10454 = distinct !DILexicalBlock(scope: !10394, file: !8058, line: 475, column: 29)
!10455 = !DILocalVariable(name: "residual", scope: !10456, file: !8058, line: 478, type: !8073, align: 1)
!10456 = distinct !DILexicalBlock(scope: !10394, file: !8058, line: 478, column: 70)
!10457 = !DILocalVariable(name: "val", scope: !10458, file: !8058, line: 478, type: !7, align: 1)
!10458 = distinct !DILexicalBlock(scope: !10394, file: !8058, line: 478, column: 25)
!10459 = !DILocalVariable(name: "extra_bits", scope: !10460, file: !8058, line: 481, type: !49, align: 8)
!10460 = distinct !DILexicalBlock(scope: !10394, file: !8058, line: 481, column: 17)
!10461 = !DILocalVariable(name: "residual", scope: !10462, file: !8058, line: 484, type: !8073, align: 1)
!10462 = distinct !DILexicalBlock(scope: !10460, file: !8058, line: 484, column: 43)
!10463 = !DILocalVariable(name: "val", scope: !10464, file: !8058, line: 484, type: !7, align: 1)
!10464 = distinct !DILexicalBlock(scope: !10460, file: !8058, line: 484, column: 25)
!10465 = !DILocalVariable(name: "residual", scope: !10466, file: !8058, line: 487, type: !8073, align: 1)
!10466 = distinct !DILexicalBlock(scope: !10460, file: !8058, line: 487, column: 38)
!10467 = !DILocalVariable(name: "val", scope: !10468, file: !8058, line: 487, type: !7, align: 1)
!10468 = distinct !DILexicalBlock(scope: !10460, file: !8058, line: 487, column: 21)
!10469 = !DILocalVariable(name: "residual", scope: !10470, file: !8058, line: 488, type: !8073, align: 1)
!10470 = distinct !DILexicalBlock(scope: !10460, file: !8058, line: 488, column: 70)
!10471 = !DILocalVariable(name: "val", scope: !10472, file: !8058, line: 488, type: !7, align: 1)
!10472 = distinct !DILexicalBlock(scope: !10460, file: !8058, line: 488, column: 21)
!10473 = !DILocalVariable(name: "residual", scope: !10474, file: !8058, line: 491, type: !8073, align: 1)
!10474 = distinct !DILexicalBlock(scope: !10460, file: !8058, line: 491, column: 43)
!10475 = !DILocalVariable(name: "val", scope: !10476, file: !8058, line: 491, type: !7, align: 1)
!10476 = distinct !DILexicalBlock(scope: !10460, file: !8058, line: 491, column: 21)
!10477 = !DILocation(line: 434, column: 20, scope: !10382)
!10478 = !DILocation(line: 434, column: 27, scope: !10382)
!10479 = !DILocation(line: 471, column: 21, scope: !10394)
!10480 = !DILocation(line: 475, column: 47, scope: !10396)
!10481 = !DILocation(line: 475, column: 29, scope: !10398)
!10482 = !DILocation(line: 478, column: 70, scope: !10400)
!10483 = !DILocation(line: 478, column: 25, scope: !10402)
!10484 = !DILocation(line: 475, column: 47, scope: !10404)
!10485 = !DILocation(line: 475, column: 29, scope: !10406)
!10486 = !DILocation(line: 478, column: 70, scope: !10408)
!10487 = !DILocation(line: 478, column: 25, scope: !10410)
!10488 = !DILocation(line: 475, column: 47, scope: !10412)
!10489 = !DILocation(line: 475, column: 29, scope: !10414)
!10490 = !DILocation(line: 478, column: 70, scope: !10416)
!10491 = !DILocation(line: 478, column: 25, scope: !10418)
!10492 = !DILocation(line: 475, column: 47, scope: !10420)
!10493 = !DILocation(line: 475, column: 29, scope: !10422)
!10494 = !DILocation(line: 478, column: 70, scope: !10424)
!10495 = !DILocation(line: 478, column: 25, scope: !10426)
!10496 = !DILocation(line: 475, column: 47, scope: !10428)
!10497 = !DILocation(line: 475, column: 29, scope: !10430)
!10498 = !DILocation(line: 478, column: 70, scope: !10432)
!10499 = !DILocation(line: 478, column: 25, scope: !10434)
!10500 = !DILocation(line: 475, column: 47, scope: !10436)
!10501 = !DILocation(line: 475, column: 29, scope: !10438)
!10502 = !DILocation(line: 478, column: 70, scope: !10440)
!10503 = !DILocation(line: 478, column: 25, scope: !10442)
!10504 = !DILocation(line: 475, column: 47, scope: !10444)
!10505 = !DILocation(line: 475, column: 29, scope: !10446)
!10506 = !DILocation(line: 478, column: 70, scope: !10448)
!10507 = !DILocation(line: 478, column: 25, scope: !10450)
!10508 = !DILocation(line: 475, column: 47, scope: !10452)
!10509 = !DILocation(line: 475, column: 29, scope: !10454)
!10510 = !DILocation(line: 478, column: 70, scope: !10456)
!10511 = !DILocation(line: 478, column: 25, scope: !10458)
!10512 = !DILocation(line: 481, column: 21, scope: !10460)
!10513 = !DILocation(line: 484, column: 43, scope: !10462)
!10514 = !DILocation(line: 484, column: 25, scope: !10464)
!10515 = !DILocation(line: 487, column: 38, scope: !10466)
!10516 = !DILocation(line: 487, column: 21, scope: !10468)
!10517 = !DILocation(line: 488, column: 70, scope: !10470)
!10518 = !DILocation(line: 488, column: 21, scope: !10472)
!10519 = !DILocation(line: 491, column: 43, scope: !10474)
!10520 = !DILocation(line: 491, column: 21, scope: !10476)
!10521 = !DILocation(line: 471, column: 33, scope: !10382)
!10522 = !DILocation(line: 473, column: 46, scope: !10394)
!10523 = !DILocation(line: 474, column: 29, scope: !10394)
!10524 = !DILocation(line: 474, column: 28, scope: !10394)
!10525 = !DILocation(line: 477, column: 25, scope: !10394)
!10526 = !DILocation(line: 478, column: 25, scope: !10394)
!10527 = !DILocation(line: 475, column: 29, scope: !10394)
!10528 = !DILocation(line: 475, column: 29, scope: !10396)
!10529 = !DILocation(line: 494, column: 14, scope: !10382)
!10530 = !DILocation(line: 478, column: 25, scope: !10400)
!10531 = !DILocation(line: 475, column: 29, scope: !10404)
!10532 = !DILocation(line: 478, column: 25, scope: !10408)
!10533 = !DILocation(line: 475, column: 29, scope: !10412)
!10534 = !DILocation(line: 478, column: 25, scope: !10416)
!10535 = !DILocation(line: 475, column: 29, scope: !10420)
!10536 = !DILocation(line: 478, column: 25, scope: !10424)
!10537 = !DILocation(line: 475, column: 29, scope: !10428)
!10538 = !DILocation(line: 478, column: 25, scope: !10432)
!10539 = !DILocation(line: 475, column: 29, scope: !10436)
!10540 = !DILocation(line: 478, column: 25, scope: !10440)
!10541 = !DILocation(line: 475, column: 29, scope: !10444)
!10542 = !DILocation(line: 478, column: 25, scope: !10448)
!10543 = !DILocation(line: 481, column: 34, scope: !10394)
!10544 = !DILocation(line: 481, column: 47, scope: !10394)
!10545 = !DILocation(line: 481, column: 46, scope: !10394)
!10546 = !DILocation(line: 482, column: 20, scope: !10460)
!10547 = !DILocation(line: 475, column: 29, scope: !10452)
!10548 = !DILocation(line: 478, column: 25, scope: !10456)
!10549 = !DILocation(line: 490, column: 20, scope: !10460)
!10550 = !DILocation(line: 483, column: 25, scope: !10460)
!10551 = !DILocation(line: 483, column: 24, scope: !10460)
!10552 = !DILocation(line: 486, column: 21, scope: !10460)
!10553 = !DILocation(line: 487, column: 21, scope: !10460)
!10554 = !DILocation(line: 484, column: 25, scope: !10460)
!10555 = !DILocation(line: 484, column: 25, scope: !10462)
!10556 = !DILocation(line: 488, column: 21, scope: !10460)
!10557 = !DILocation(line: 487, column: 21, scope: !10466)
!10558 = !DILocation(line: 488, column: 21, scope: !10470)
!10559 = !DILocation(line: 493, column: 17, scope: !10460)
!10560 = !DILocation(line: 491, column: 21, scope: !10460)
!10561 = !DILocation(line: 491, column: 21, scope: !10474)
!10562 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN81_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17hffedec4d8ed40b9fE", scope: !10563, file: !8058, line: 497, type: !10384, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !10564)
!10563 = !DINamespace(name: "{impl#56}", scope: !9990)
!10564 = !{!10565, !10566}
!10565 = !DILocalVariable(name: "self", arg: 1, scope: !10562, file: !8058, line: 497, type: !10386)
!10566 = !DILocalVariable(name: "f", arg: 2, scope: !10562, file: !8058, line: 497, type: !210)
!10567 = !DILocation(line: 497, column: 20, scope: !10562)
!10568 = !DILocation(line: 497, column: 27, scope: !10562)
!10569 = !DILocation(line: 498, column: 17, scope: !10562)
!10570 = !DILocation(line: 499, column: 14, scope: !10562)
!10571 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17h06aa5381346d884cE", scope: !10572, file: !8058, line: 502, type: !10384, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !10573)
!10572 = !DINamespace(name: "{impl#57}", scope: !9990)
!10573 = !{!10574, !10575}
!10574 = !DILocalVariable(name: "self", arg: 1, scope: !10571, file: !8058, line: 502, type: !10386)
!10575 = !DILocalVariable(name: "f", arg: 2, scope: !10571, file: !8058, line: 502, type: !210)
!10576 = !DILocation(line: 502, column: 20, scope: !10571)
!10577 = !DILocation(line: 502, column: 27, scope: !10571)
!10578 = !DILocation(line: 503, column: 17, scope: !10571)
!10579 = !DILocation(line: 504, column: 14, scope: !10571)
!10580 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN83_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h4be022d851b0b163E", scope: !10581, file: !8058, line: 507, type: !10384, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !10582)
!10581 = !DINamespace(name: "{impl#58}", scope: !9990)
!10582 = !{!10583, !10584}
!10583 = !DILocalVariable(name: "self", arg: 1, scope: !10580, file: !8058, line: 507, type: !10386)
!10584 = !DILocalVariable(name: "f", arg: 2, scope: !10580, file: !8058, line: 507, type: !210)
!10585 = !DILocation(line: 507, column: 20, scope: !10580)
!10586 = !DILocation(line: 507, column: 27, scope: !10580)
!10587 = !DILocation(line: 508, column: 17, scope: !10580)
!10588 = !DILocation(line: 509, column: 14, scope: !10580)
!10589 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN83_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h7a60461e64fc1044E", scope: !10590, file: !8058, line: 512, type: !10384, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !10591)
!10590 = !DINamespace(name: "{impl#59}", scope: !9990)
!10591 = !{!10592, !10593}
!10592 = !DILocalVariable(name: "self", arg: 1, scope: !10589, file: !8058, line: 512, type: !10386)
!10593 = !DILocalVariable(name: "f", arg: 2, scope: !10589, file: !8058, line: 512, type: !210)
!10594 = !DILocation(line: 512, column: 20, scope: !10589)
!10595 = !DILocation(line: 512, column: 27, scope: !10589)
!10596 = !DILocation(line: 513, column: 17, scope: !10589)
!10597 = !DILocation(line: 514, column: 14, scope: !10589)
!10598 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers14model_specific8CetFlags3all17hd253bfcaf50b5387E", scope: !10387, file: !8058, line: 532, type: !10599, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !25)
!10599 = !DISubroutineType(types: !10600)
!10600 = !{!10387}
!10601 = !DILocation(line: 541, column: 14, scope: !10598)
!10602 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers14model_specific8CetFlags4bits17h149cf642c8f7a2c4E", scope: !10387, file: !8058, line: 545, type: !10603, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !10605)
!10603 = !DISubroutineType(types: !10604)
!10604 = !{!49, !10386}
!10605 = !{!10606}
!10606 = !DILocalVariable(name: "self", arg: 1, scope: !10602, file: !8058, line: 545, type: !10386)
!10607 = !DILocation(line: 545, column: 31, scope: !10602)
!10608 = !DILocation(line: 546, column: 17, scope: !10602)
!10609 = !DILocation(line: 547, column: 14, scope: !10602)
!10610 = distinct !DISubprogram(name: "SS_ENABLE", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9SS_ENABLE17hecbcc45531f8839aE", scope: !10611, file: !8058, line: 460, type: !10613, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !10615)
!10611 = !DINamespace(name: "{impl#0}", scope: !10612)
!10612 = !DINamespace(name: "fmt", scope: !10383)
!10613 = !DISubroutineType(types: !10614)
!10614 = !{!310, !10386}
!10615 = !{!10616}
!10616 = !DILocalVariable(name: "self", arg: 1, scope: !10617, file: !9988, line: 133, type: !10386)
!10617 = !DILexicalBlockFile(scope: !10610, file: !9988, discriminator: 0)
!10618 = !DILocation(line: 133, column: 1, scope: !10617)
!10619 = !DILocation(line: 875, column: 11, scope: !10610)
!10620 = distinct !DISubprogram(name: "SS_WRITE_ENABLE", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15SS_WRITE_ENABLE17hde8bb92a9043016eE", scope: !10611, file: !8058, line: 460, type: !10613, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !10621)
!10621 = !{!10622}
!10622 = !DILocalVariable(name: "self", arg: 1, scope: !10623, file: !9988, line: 133, type: !10386)
!10623 = !DILexicalBlockFile(scope: !10620, file: !9988, discriminator: 0)
!10624 = !DILocation(line: 133, column: 1, scope: !10623)
!10625 = !DILocation(line: 875, column: 11, scope: !10620)
!10626 = distinct !DISubprogram(name: "IBT_ENABLE", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10IBT_ENABLE17h58ea0ef88f8c1b97E", scope: !10611, file: !8058, line: 460, type: !10613, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !10627)
!10627 = !{!10628}
!10628 = !DILocalVariable(name: "self", arg: 1, scope: !10629, file: !9988, line: 133, type: !10386)
!10629 = !DILexicalBlockFile(scope: !10626, file: !9988, discriminator: 0)
!10630 = !DILocation(line: 133, column: 1, scope: !10629)
!10631 = !DILocation(line: 875, column: 11, scope: !10626)
!10632 = distinct !DISubprogram(name: "IBT_LEGACY_ENABLE", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17IBT_LEGACY_ENABLE17h1aba4f5ee5826200E", scope: !10611, file: !8058, line: 460, type: !10613, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !10633)
!10633 = !{!10634}
!10634 = !DILocalVariable(name: "self", arg: 1, scope: !10635, file: !9988, line: 133, type: !10386)
!10635 = !DILexicalBlockFile(scope: !10632, file: !9988, discriminator: 0)
!10636 = !DILocation(line: 133, column: 1, scope: !10635)
!10637 = !DILocation(line: 875, column: 11, scope: !10632)
!10638 = distinct !DISubprogram(name: "IBT_NO_TRACK_ENABLE", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19IBT_NO_TRACK_ENABLE17h40bfadaa50f882dcE", scope: !10611, file: !8058, line: 460, type: !10613, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !10639)
!10639 = !{!10640}
!10640 = !DILocalVariable(name: "self", arg: 1, scope: !10641, file: !9988, line: 133, type: !10386)
!10641 = !DILexicalBlockFile(scope: !10638, file: !9988, discriminator: 0)
!10642 = !DILocation(line: 133, column: 1, scope: !10641)
!10643 = !DILocation(line: 875, column: 11, scope: !10638)
!10644 = distinct !DISubprogram(name: "IBT_LEGACY_SUPPRESS_ENABLE", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$26IBT_LEGACY_SUPPRESS_ENABLE17hd9b7b8ab0294ceedE", scope: !10611, file: !8058, line: 460, type: !10613, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !10645)
!10645 = !{!10646}
!10646 = !DILocalVariable(name: "self", arg: 1, scope: !10647, file: !9988, line: 133, type: !10386)
!10647 = !DILexicalBlockFile(scope: !10644, file: !9988, discriminator: 0)
!10648 = !DILocation(line: 133, column: 1, scope: !10647)
!10649 = !DILocation(line: 875, column: 11, scope: !10644)
!10650 = distinct !DISubprogram(name: "IBT_SUPPRESS_ENABLE", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19IBT_SUPPRESS_ENABLE17h305ced2577e8dde7E", scope: !10611, file: !8058, line: 460, type: !10613, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !10651)
!10651 = !{!10652}
!10652 = !DILocalVariable(name: "self", arg: 1, scope: !10653, file: !9988, line: 133, type: !10386)
!10653 = !DILexicalBlockFile(scope: !10650, file: !9988, discriminator: 0)
!10654 = !DILocation(line: 133, column: 1, scope: !10653)
!10655 = !DILocation(line: 875, column: 11, scope: !10650)
!10656 = distinct !DISubprogram(name: "IBT_TRACKED", linkageName: "_ZN160_$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$$LT$x86_64..registers..model_specific..CetFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11IBT_TRACKED17h3437704b88864965E", scope: !10611, file: !8058, line: 460, type: !10613, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !10657)
!10657 = !{!10658}
!10658 = !DILocalVariable(name: "self", arg: 1, scope: !10659, file: !9988, line: 133, type: !10386)
!10659 = !DILexicalBlockFile(scope: !10656, file: !9988, discriminator: 0)
!10660 = !DILocation(line: 133, column: 1, scope: !10659)
!10661 = !DILocation(line: 875, column: 11, scope: !10656)
!10662 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN68_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$3fmt17h588b9d18874987a3E", scope: !10663, file: !8058, line: 434, type: !10665, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !10671)
!10663 = !DINamespace(name: "{impl#10}", scope: !10664)
!10664 = !DINamespace(name: "mxcsr", scope: !783)
!10665 = !DISubroutineType(types: !10666)
!10666 = !{!192, !10667, !210}
!10667 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::mxcsr::MxCsr", baseType: !10668, size: 64, align: 64, dwarfAddressSpace: 0)
!10668 = !DICompositeType(tag: DW_TAG_structure_type, name: "MxCsr", scope: !10664, file: !2, size: 32, align: 32, elements: !10669, templateParams: !25, identifier: "4df2bb83465e839245c45e7638c24a32")
!10669 = !{!10670}
!10670 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !10668, file: !2, baseType: !28, size: 32, align: 32)
!10671 = !{!10672, !10673, !10674, !10676, !10678, !10680, !10682, !10684, !10686, !10688, !10690, !10692, !10694, !10696, !10698, !10700, !10702, !10704, !10706, !10708, !10710, !10712, !10714, !10716, !10718, !10720, !10722, !10724, !10726, !10728, !10730, !10732, !10734, !10736, !10738, !10740, !10742, !10744, !10746, !10748, !10750, !10752, !10754, !10756, !10758, !10760, !10762, !10764, !10766, !10768, !10770, !10772, !10774, !10776, !10778, !10780, !10782, !10784, !10786, !10788, !10790, !10792, !10794, !10796, !10798, !10800, !10802, !10804, !10806, !10808, !10810, !10812, !10814, !10816, !10818, !10820, !10822, !10824, !10826, !10828}
!10672 = !DILocalVariable(name: "self", arg: 1, scope: !10662, file: !8058, line: 434, type: !10667)
!10673 = !DILocalVariable(name: "f", arg: 2, scope: !10662, file: !8058, line: 434, type: !210)
!10674 = !DILocalVariable(name: "first", scope: !10675, file: !8058, line: 471, type: !310, align: 1)
!10675 = distinct !DILexicalBlock(scope: !10662, file: !8058, line: 471, column: 17)
!10676 = !DILocalVariable(name: "residual", scope: !10677, file: !8058, line: 475, type: !8073, align: 1)
!10677 = distinct !DILexicalBlock(scope: !10675, file: !8058, line: 475, column: 47)
!10678 = !DILocalVariable(name: "val", scope: !10679, file: !8058, line: 475, type: !7, align: 1)
!10679 = distinct !DILexicalBlock(scope: !10675, file: !8058, line: 475, column: 29)
!10680 = !DILocalVariable(name: "residual", scope: !10681, file: !8058, line: 478, type: !8073, align: 1)
!10681 = distinct !DILexicalBlock(scope: !10675, file: !8058, line: 478, column: 70)
!10682 = !DILocalVariable(name: "val", scope: !10683, file: !8058, line: 478, type: !7, align: 1)
!10683 = distinct !DILexicalBlock(scope: !10675, file: !8058, line: 478, column: 25)
!10684 = !DILocalVariable(name: "residual", scope: !10685, file: !8058, line: 475, type: !8073, align: 1)
!10685 = distinct !DILexicalBlock(scope: !10675, file: !8058, line: 475, column: 47)
!10686 = !DILocalVariable(name: "val", scope: !10687, file: !8058, line: 475, type: !7, align: 1)
!10687 = distinct !DILexicalBlock(scope: !10675, file: !8058, line: 475, column: 29)
!10688 = !DILocalVariable(name: "residual", scope: !10689, file: !8058, line: 478, type: !8073, align: 1)
!10689 = distinct !DILexicalBlock(scope: !10675, file: !8058, line: 478, column: 70)
!10690 = !DILocalVariable(name: "val", scope: !10691, file: !8058, line: 478, type: !7, align: 1)
!10691 = distinct !DILexicalBlock(scope: !10675, file: !8058, line: 478, column: 25)
!10692 = !DILocalVariable(name: "residual", scope: !10693, file: !8058, line: 475, type: !8073, align: 1)
!10693 = distinct !DILexicalBlock(scope: !10675, file: !8058, line: 475, column: 47)
!10694 = !DILocalVariable(name: "val", scope: !10695, file: !8058, line: 475, type: !7, align: 1)
!10695 = distinct !DILexicalBlock(scope: !10675, file: !8058, line: 475, column: 29)
!10696 = !DILocalVariable(name: "residual", scope: !10697, file: !8058, line: 478, type: !8073, align: 1)
!10697 = distinct !DILexicalBlock(scope: !10675, file: !8058, line: 478, column: 70)
!10698 = !DILocalVariable(name: "val", scope: !10699, file: !8058, line: 478, type: !7, align: 1)
!10699 = distinct !DILexicalBlock(scope: !10675, file: !8058, line: 478, column: 25)
!10700 = !DILocalVariable(name: "residual", scope: !10701, file: !8058, line: 475, type: !8073, align: 1)
!10701 = distinct !DILexicalBlock(scope: !10675, file: !8058, line: 475, column: 47)
!10702 = !DILocalVariable(name: "val", scope: !10703, file: !8058, line: 475, type: !7, align: 1)
!10703 = distinct !DILexicalBlock(scope: !10675, file: !8058, line: 475, column: 29)
!10704 = !DILocalVariable(name: "residual", scope: !10705, file: !8058, line: 478, type: !8073, align: 1)
!10705 = distinct !DILexicalBlock(scope: !10675, file: !8058, line: 478, column: 70)
!10706 = !DILocalVariable(name: "val", scope: !10707, file: !8058, line: 478, type: !7, align: 1)
!10707 = distinct !DILexicalBlock(scope: !10675, file: !8058, line: 478, column: 25)
!10708 = !DILocalVariable(name: "residual", scope: !10709, file: !8058, line: 475, type: !8073, align: 1)
!10709 = distinct !DILexicalBlock(scope: !10675, file: !8058, line: 475, column: 47)
!10710 = !DILocalVariable(name: "val", scope: !10711, file: !8058, line: 475, type: !7, align: 1)
!10711 = distinct !DILexicalBlock(scope: !10675, file: !8058, line: 475, column: 29)
!10712 = !DILocalVariable(name: "residual", scope: !10713, file: !8058, line: 478, type: !8073, align: 1)
!10713 = distinct !DILexicalBlock(scope: !10675, file: !8058, line: 478, column: 70)
!10714 = !DILocalVariable(name: "val", scope: !10715, file: !8058, line: 478, type: !7, align: 1)
!10715 = distinct !DILexicalBlock(scope: !10675, file: !8058, line: 478, column: 25)
!10716 = !DILocalVariable(name: "residual", scope: !10717, file: !8058, line: 475, type: !8073, align: 1)
!10717 = distinct !DILexicalBlock(scope: !10675, file: !8058, line: 475, column: 47)
!10718 = !DILocalVariable(name: "val", scope: !10719, file: !8058, line: 475, type: !7, align: 1)
!10719 = distinct !DILexicalBlock(scope: !10675, file: !8058, line: 475, column: 29)
!10720 = !DILocalVariable(name: "residual", scope: !10721, file: !8058, line: 478, type: !8073, align: 1)
!10721 = distinct !DILexicalBlock(scope: !10675, file: !8058, line: 478, column: 70)
!10722 = !DILocalVariable(name: "val", scope: !10723, file: !8058, line: 478, type: !7, align: 1)
!10723 = distinct !DILexicalBlock(scope: !10675, file: !8058, line: 478, column: 25)
!10724 = !DILocalVariable(name: "residual", scope: !10725, file: !8058, line: 475, type: !8073, align: 1)
!10725 = distinct !DILexicalBlock(scope: !10675, file: !8058, line: 475, column: 47)
!10726 = !DILocalVariable(name: "val", scope: !10727, file: !8058, line: 475, type: !7, align: 1)
!10727 = distinct !DILexicalBlock(scope: !10675, file: !8058, line: 475, column: 29)
!10728 = !DILocalVariable(name: "residual", scope: !10729, file: !8058, line: 478, type: !8073, align: 1)
!10729 = distinct !DILexicalBlock(scope: !10675, file: !8058, line: 478, column: 70)
!10730 = !DILocalVariable(name: "val", scope: !10731, file: !8058, line: 478, type: !7, align: 1)
!10731 = distinct !DILexicalBlock(scope: !10675, file: !8058, line: 478, column: 25)
!10732 = !DILocalVariable(name: "residual", scope: !10733, file: !8058, line: 475, type: !8073, align: 1)
!10733 = distinct !DILexicalBlock(scope: !10675, file: !8058, line: 475, column: 47)
!10734 = !DILocalVariable(name: "val", scope: !10735, file: !8058, line: 475, type: !7, align: 1)
!10735 = distinct !DILexicalBlock(scope: !10675, file: !8058, line: 475, column: 29)
!10736 = !DILocalVariable(name: "residual", scope: !10737, file: !8058, line: 478, type: !8073, align: 1)
!10737 = distinct !DILexicalBlock(scope: !10675, file: !8058, line: 478, column: 70)
!10738 = !DILocalVariable(name: "val", scope: !10739, file: !8058, line: 478, type: !7, align: 1)
!10739 = distinct !DILexicalBlock(scope: !10675, file: !8058, line: 478, column: 25)
!10740 = !DILocalVariable(name: "residual", scope: !10741, file: !8058, line: 475, type: !8073, align: 1)
!10741 = distinct !DILexicalBlock(scope: !10675, file: !8058, line: 475, column: 47)
!10742 = !DILocalVariable(name: "val", scope: !10743, file: !8058, line: 475, type: !7, align: 1)
!10743 = distinct !DILexicalBlock(scope: !10675, file: !8058, line: 475, column: 29)
!10744 = !DILocalVariable(name: "residual", scope: !10745, file: !8058, line: 478, type: !8073, align: 1)
!10745 = distinct !DILexicalBlock(scope: !10675, file: !8058, line: 478, column: 70)
!10746 = !DILocalVariable(name: "val", scope: !10747, file: !8058, line: 478, type: !7, align: 1)
!10747 = distinct !DILexicalBlock(scope: !10675, file: !8058, line: 478, column: 25)
!10748 = !DILocalVariable(name: "residual", scope: !10749, file: !8058, line: 475, type: !8073, align: 1)
!10749 = distinct !DILexicalBlock(scope: !10675, file: !8058, line: 475, column: 47)
!10750 = !DILocalVariable(name: "val", scope: !10751, file: !8058, line: 475, type: !7, align: 1)
!10751 = distinct !DILexicalBlock(scope: !10675, file: !8058, line: 475, column: 29)
!10752 = !DILocalVariable(name: "residual", scope: !10753, file: !8058, line: 478, type: !8073, align: 1)
!10753 = distinct !DILexicalBlock(scope: !10675, file: !8058, line: 478, column: 70)
!10754 = !DILocalVariable(name: "val", scope: !10755, file: !8058, line: 478, type: !7, align: 1)
!10755 = distinct !DILexicalBlock(scope: !10675, file: !8058, line: 478, column: 25)
!10756 = !DILocalVariable(name: "residual", scope: !10757, file: !8058, line: 475, type: !8073, align: 1)
!10757 = distinct !DILexicalBlock(scope: !10675, file: !8058, line: 475, column: 47)
!10758 = !DILocalVariable(name: "val", scope: !10759, file: !8058, line: 475, type: !7, align: 1)
!10759 = distinct !DILexicalBlock(scope: !10675, file: !8058, line: 475, column: 29)
!10760 = !DILocalVariable(name: "residual", scope: !10761, file: !8058, line: 478, type: !8073, align: 1)
!10761 = distinct !DILexicalBlock(scope: !10675, file: !8058, line: 478, column: 70)
!10762 = !DILocalVariable(name: "val", scope: !10763, file: !8058, line: 478, type: !7, align: 1)
!10763 = distinct !DILexicalBlock(scope: !10675, file: !8058, line: 478, column: 25)
!10764 = !DILocalVariable(name: "residual", scope: !10765, file: !8058, line: 475, type: !8073, align: 1)
!10765 = distinct !DILexicalBlock(scope: !10675, file: !8058, line: 475, column: 47)
!10766 = !DILocalVariable(name: "val", scope: !10767, file: !8058, line: 475, type: !7, align: 1)
!10767 = distinct !DILexicalBlock(scope: !10675, file: !8058, line: 475, column: 29)
!10768 = !DILocalVariable(name: "residual", scope: !10769, file: !8058, line: 478, type: !8073, align: 1)
!10769 = distinct !DILexicalBlock(scope: !10675, file: !8058, line: 478, column: 70)
!10770 = !DILocalVariable(name: "val", scope: !10771, file: !8058, line: 478, type: !7, align: 1)
!10771 = distinct !DILexicalBlock(scope: !10675, file: !8058, line: 478, column: 25)
!10772 = !DILocalVariable(name: "residual", scope: !10773, file: !8058, line: 475, type: !8073, align: 1)
!10773 = distinct !DILexicalBlock(scope: !10675, file: !8058, line: 475, column: 47)
!10774 = !DILocalVariable(name: "val", scope: !10775, file: !8058, line: 475, type: !7, align: 1)
!10775 = distinct !DILexicalBlock(scope: !10675, file: !8058, line: 475, column: 29)
!10776 = !DILocalVariable(name: "residual", scope: !10777, file: !8058, line: 478, type: !8073, align: 1)
!10777 = distinct !DILexicalBlock(scope: !10675, file: !8058, line: 478, column: 70)
!10778 = !DILocalVariable(name: "val", scope: !10779, file: !8058, line: 478, type: !7, align: 1)
!10779 = distinct !DILexicalBlock(scope: !10675, file: !8058, line: 478, column: 25)
!10780 = !DILocalVariable(name: "residual", scope: !10781, file: !8058, line: 475, type: !8073, align: 1)
!10781 = distinct !DILexicalBlock(scope: !10675, file: !8058, line: 475, column: 47)
!10782 = !DILocalVariable(name: "val", scope: !10783, file: !8058, line: 475, type: !7, align: 1)
!10783 = distinct !DILexicalBlock(scope: !10675, file: !8058, line: 475, column: 29)
!10784 = !DILocalVariable(name: "residual", scope: !10785, file: !8058, line: 478, type: !8073, align: 1)
!10785 = distinct !DILexicalBlock(scope: !10675, file: !8058, line: 478, column: 70)
!10786 = !DILocalVariable(name: "val", scope: !10787, file: !8058, line: 478, type: !7, align: 1)
!10787 = distinct !DILexicalBlock(scope: !10675, file: !8058, line: 478, column: 25)
!10788 = !DILocalVariable(name: "residual", scope: !10789, file: !8058, line: 475, type: !8073, align: 1)
!10789 = distinct !DILexicalBlock(scope: !10675, file: !8058, line: 475, column: 47)
!10790 = !DILocalVariable(name: "val", scope: !10791, file: !8058, line: 475, type: !7, align: 1)
!10791 = distinct !DILexicalBlock(scope: !10675, file: !8058, line: 475, column: 29)
!10792 = !DILocalVariable(name: "residual", scope: !10793, file: !8058, line: 478, type: !8073, align: 1)
!10793 = distinct !DILexicalBlock(scope: !10675, file: !8058, line: 478, column: 70)
!10794 = !DILocalVariable(name: "val", scope: !10795, file: !8058, line: 478, type: !7, align: 1)
!10795 = distinct !DILexicalBlock(scope: !10675, file: !8058, line: 478, column: 25)
!10796 = !DILocalVariable(name: "residual", scope: !10797, file: !8058, line: 475, type: !8073, align: 1)
!10797 = distinct !DILexicalBlock(scope: !10675, file: !8058, line: 475, column: 47)
!10798 = !DILocalVariable(name: "val", scope: !10799, file: !8058, line: 475, type: !7, align: 1)
!10799 = distinct !DILexicalBlock(scope: !10675, file: !8058, line: 475, column: 29)
!10800 = !DILocalVariable(name: "residual", scope: !10801, file: !8058, line: 478, type: !8073, align: 1)
!10801 = distinct !DILexicalBlock(scope: !10675, file: !8058, line: 478, column: 70)
!10802 = !DILocalVariable(name: "val", scope: !10803, file: !8058, line: 478, type: !7, align: 1)
!10803 = distinct !DILexicalBlock(scope: !10675, file: !8058, line: 478, column: 25)
!10804 = !DILocalVariable(name: "residual", scope: !10805, file: !8058, line: 475, type: !8073, align: 1)
!10805 = distinct !DILexicalBlock(scope: !10675, file: !8058, line: 475, column: 47)
!10806 = !DILocalVariable(name: "val", scope: !10807, file: !8058, line: 475, type: !7, align: 1)
!10807 = distinct !DILexicalBlock(scope: !10675, file: !8058, line: 475, column: 29)
!10808 = !DILocalVariable(name: "residual", scope: !10809, file: !8058, line: 478, type: !8073, align: 1)
!10809 = distinct !DILexicalBlock(scope: !10675, file: !8058, line: 478, column: 70)
!10810 = !DILocalVariable(name: "val", scope: !10811, file: !8058, line: 478, type: !7, align: 1)
!10811 = distinct !DILexicalBlock(scope: !10675, file: !8058, line: 478, column: 25)
!10812 = !DILocalVariable(name: "extra_bits", scope: !10813, file: !8058, line: 481, type: !28, align: 4)
!10813 = distinct !DILexicalBlock(scope: !10675, file: !8058, line: 481, column: 17)
!10814 = !DILocalVariable(name: "residual", scope: !10815, file: !8058, line: 484, type: !8073, align: 1)
!10815 = distinct !DILexicalBlock(scope: !10813, file: !8058, line: 484, column: 43)
!10816 = !DILocalVariable(name: "val", scope: !10817, file: !8058, line: 484, type: !7, align: 1)
!10817 = distinct !DILexicalBlock(scope: !10813, file: !8058, line: 484, column: 25)
!10818 = !DILocalVariable(name: "residual", scope: !10819, file: !8058, line: 487, type: !8073, align: 1)
!10819 = distinct !DILexicalBlock(scope: !10813, file: !8058, line: 487, column: 38)
!10820 = !DILocalVariable(name: "val", scope: !10821, file: !8058, line: 487, type: !7, align: 1)
!10821 = distinct !DILexicalBlock(scope: !10813, file: !8058, line: 487, column: 21)
!10822 = !DILocalVariable(name: "residual", scope: !10823, file: !8058, line: 488, type: !8073, align: 1)
!10823 = distinct !DILexicalBlock(scope: !10813, file: !8058, line: 488, column: 70)
!10824 = !DILocalVariable(name: "val", scope: !10825, file: !8058, line: 488, type: !7, align: 1)
!10825 = distinct !DILexicalBlock(scope: !10813, file: !8058, line: 488, column: 21)
!10826 = !DILocalVariable(name: "residual", scope: !10827, file: !8058, line: 491, type: !8073, align: 1)
!10827 = distinct !DILexicalBlock(scope: !10813, file: !8058, line: 491, column: 43)
!10828 = !DILocalVariable(name: "val", scope: !10829, file: !8058, line: 491, type: !7, align: 1)
!10829 = distinct !DILexicalBlock(scope: !10813, file: !8058, line: 491, column: 21)
!10830 = !DILocation(line: 434, column: 20, scope: !10662)
!10831 = !DILocation(line: 434, column: 27, scope: !10662)
!10832 = !DILocation(line: 471, column: 21, scope: !10675)
!10833 = !DILocation(line: 475, column: 47, scope: !10677)
!10834 = !DILocation(line: 475, column: 29, scope: !10679)
!10835 = !DILocation(line: 478, column: 70, scope: !10681)
!10836 = !DILocation(line: 478, column: 25, scope: !10683)
!10837 = !DILocation(line: 475, column: 47, scope: !10685)
!10838 = !DILocation(line: 475, column: 29, scope: !10687)
!10839 = !DILocation(line: 478, column: 70, scope: !10689)
!10840 = !DILocation(line: 478, column: 25, scope: !10691)
!10841 = !DILocation(line: 475, column: 47, scope: !10693)
!10842 = !DILocation(line: 475, column: 29, scope: !10695)
!10843 = !DILocation(line: 478, column: 70, scope: !10697)
!10844 = !DILocation(line: 478, column: 25, scope: !10699)
!10845 = !DILocation(line: 475, column: 47, scope: !10701)
!10846 = !DILocation(line: 475, column: 29, scope: !10703)
!10847 = !DILocation(line: 478, column: 70, scope: !10705)
!10848 = !DILocation(line: 478, column: 25, scope: !10707)
!10849 = !DILocation(line: 475, column: 47, scope: !10709)
!10850 = !DILocation(line: 475, column: 29, scope: !10711)
!10851 = !DILocation(line: 478, column: 70, scope: !10713)
!10852 = !DILocation(line: 478, column: 25, scope: !10715)
!10853 = !DILocation(line: 475, column: 47, scope: !10717)
!10854 = !DILocation(line: 475, column: 29, scope: !10719)
!10855 = !DILocation(line: 478, column: 70, scope: !10721)
!10856 = !DILocation(line: 478, column: 25, scope: !10723)
!10857 = !DILocation(line: 475, column: 47, scope: !10725)
!10858 = !DILocation(line: 475, column: 29, scope: !10727)
!10859 = !DILocation(line: 478, column: 70, scope: !10729)
!10860 = !DILocation(line: 478, column: 25, scope: !10731)
!10861 = !DILocation(line: 475, column: 47, scope: !10733)
!10862 = !DILocation(line: 475, column: 29, scope: !10735)
!10863 = !DILocation(line: 478, column: 70, scope: !10737)
!10864 = !DILocation(line: 478, column: 25, scope: !10739)
!10865 = !DILocation(line: 475, column: 47, scope: !10741)
!10866 = !DILocation(line: 475, column: 29, scope: !10743)
!10867 = !DILocation(line: 478, column: 70, scope: !10745)
!10868 = !DILocation(line: 478, column: 25, scope: !10747)
!10869 = !DILocation(line: 475, column: 47, scope: !10749)
!10870 = !DILocation(line: 475, column: 29, scope: !10751)
!10871 = !DILocation(line: 478, column: 70, scope: !10753)
!10872 = !DILocation(line: 478, column: 25, scope: !10755)
!10873 = !DILocation(line: 475, column: 47, scope: !10757)
!10874 = !DILocation(line: 475, column: 29, scope: !10759)
!10875 = !DILocation(line: 478, column: 70, scope: !10761)
!10876 = !DILocation(line: 478, column: 25, scope: !10763)
!10877 = !DILocation(line: 475, column: 47, scope: !10765)
!10878 = !DILocation(line: 475, column: 29, scope: !10767)
!10879 = !DILocation(line: 478, column: 70, scope: !10769)
!10880 = !DILocation(line: 478, column: 25, scope: !10771)
!10881 = !DILocation(line: 475, column: 47, scope: !10773)
!10882 = !DILocation(line: 475, column: 29, scope: !10775)
!10883 = !DILocation(line: 478, column: 70, scope: !10777)
!10884 = !DILocation(line: 478, column: 25, scope: !10779)
!10885 = !DILocation(line: 475, column: 47, scope: !10781)
!10886 = !DILocation(line: 475, column: 29, scope: !10783)
!10887 = !DILocation(line: 478, column: 70, scope: !10785)
!10888 = !DILocation(line: 478, column: 25, scope: !10787)
!10889 = !DILocation(line: 475, column: 47, scope: !10789)
!10890 = !DILocation(line: 475, column: 29, scope: !10791)
!10891 = !DILocation(line: 478, column: 70, scope: !10793)
!10892 = !DILocation(line: 478, column: 25, scope: !10795)
!10893 = !DILocation(line: 475, column: 47, scope: !10797)
!10894 = !DILocation(line: 475, column: 29, scope: !10799)
!10895 = !DILocation(line: 478, column: 70, scope: !10801)
!10896 = !DILocation(line: 478, column: 25, scope: !10803)
!10897 = !DILocation(line: 475, column: 47, scope: !10805)
!10898 = !DILocation(line: 475, column: 29, scope: !10807)
!10899 = !DILocation(line: 478, column: 70, scope: !10809)
!10900 = !DILocation(line: 478, column: 25, scope: !10811)
!10901 = !DILocation(line: 481, column: 21, scope: !10813)
!10902 = !DILocation(line: 484, column: 43, scope: !10815)
!10903 = !DILocation(line: 484, column: 25, scope: !10817)
!10904 = !DILocation(line: 487, column: 38, scope: !10819)
!10905 = !DILocation(line: 487, column: 21, scope: !10821)
!10906 = !DILocation(line: 488, column: 70, scope: !10823)
!10907 = !DILocation(line: 488, column: 21, scope: !10825)
!10908 = !DILocation(line: 491, column: 43, scope: !10827)
!10909 = !DILocation(line: 491, column: 21, scope: !10829)
!10910 = !DILocation(line: 471, column: 33, scope: !10662)
!10911 = !DILocation(line: 473, column: 46, scope: !10675)
!10912 = !DILocation(line: 474, column: 29, scope: !10675)
!10913 = !DILocation(line: 474, column: 28, scope: !10675)
!10914 = !DILocation(line: 477, column: 25, scope: !10675)
!10915 = !DILocation(line: 478, column: 25, scope: !10675)
!10916 = !DILocation(line: 475, column: 29, scope: !10675)
!10917 = !DILocation(line: 475, column: 29, scope: !10677)
!10918 = !DILocation(line: 494, column: 14, scope: !10662)
!10919 = !DILocation(line: 478, column: 25, scope: !10681)
!10920 = !DILocation(line: 475, column: 29, scope: !10685)
!10921 = !DILocation(line: 478, column: 25, scope: !10689)
!10922 = !DILocation(line: 475, column: 29, scope: !10693)
!10923 = !DILocation(line: 478, column: 25, scope: !10697)
!10924 = !DILocation(line: 475, column: 29, scope: !10701)
!10925 = !DILocation(line: 478, column: 25, scope: !10705)
!10926 = !DILocation(line: 475, column: 29, scope: !10709)
!10927 = !DILocation(line: 478, column: 25, scope: !10713)
!10928 = !DILocation(line: 475, column: 29, scope: !10717)
!10929 = !DILocation(line: 478, column: 25, scope: !10721)
!10930 = !DILocation(line: 475, column: 29, scope: !10725)
!10931 = !DILocation(line: 478, column: 25, scope: !10729)
!10932 = !DILocation(line: 475, column: 29, scope: !10733)
!10933 = !DILocation(line: 478, column: 25, scope: !10737)
!10934 = !DILocation(line: 475, column: 29, scope: !10741)
!10935 = !DILocation(line: 478, column: 25, scope: !10745)
!10936 = !DILocation(line: 475, column: 29, scope: !10749)
!10937 = !DILocation(line: 478, column: 25, scope: !10753)
!10938 = !DILocation(line: 475, column: 29, scope: !10757)
!10939 = !DILocation(line: 478, column: 25, scope: !10761)
!10940 = !DILocation(line: 475, column: 29, scope: !10765)
!10941 = !DILocation(line: 478, column: 25, scope: !10769)
!10942 = !DILocation(line: 475, column: 29, scope: !10773)
!10943 = !DILocation(line: 478, column: 25, scope: !10777)
!10944 = !DILocation(line: 475, column: 29, scope: !10781)
!10945 = !DILocation(line: 478, column: 25, scope: !10785)
!10946 = !DILocation(line: 475, column: 29, scope: !10789)
!10947 = !DILocation(line: 478, column: 25, scope: !10793)
!10948 = !DILocation(line: 475, column: 29, scope: !10797)
!10949 = !DILocation(line: 478, column: 25, scope: !10801)
!10950 = !DILocation(line: 481, column: 34, scope: !10675)
!10951 = !DILocation(line: 481, column: 47, scope: !10675)
!10952 = !DILocation(line: 481, column: 46, scope: !10675)
!10953 = !DILocation(line: 482, column: 20, scope: !10813)
!10954 = !DILocation(line: 475, column: 29, scope: !10805)
!10955 = !DILocation(line: 478, column: 25, scope: !10809)
!10956 = !DILocation(line: 490, column: 20, scope: !10813)
!10957 = !DILocation(line: 483, column: 25, scope: !10813)
!10958 = !DILocation(line: 483, column: 24, scope: !10813)
!10959 = !DILocation(line: 486, column: 21, scope: !10813)
!10960 = !DILocation(line: 487, column: 21, scope: !10813)
!10961 = !DILocation(line: 484, column: 25, scope: !10813)
!10962 = !DILocation(line: 484, column: 25, scope: !10815)
!10963 = !DILocation(line: 488, column: 21, scope: !10813)
!10964 = !DILocation(line: 487, column: 21, scope: !10819)
!10965 = !DILocation(line: 488, column: 21, scope: !10823)
!10966 = !DILocation(line: 493, column: 17, scope: !10813)
!10967 = !DILocation(line: 491, column: 21, scope: !10813)
!10968 = !DILocation(line: 491, column: 21, scope: !10827)
!10969 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN69_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Binary$GT$3fmt17hf49f4167f09b6759E", scope: !10970, file: !8058, line: 497, type: !10665, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !10971)
!10970 = !DINamespace(name: "{impl#11}", scope: !10664)
!10971 = !{!10972, !10973}
!10972 = !DILocalVariable(name: "self", arg: 1, scope: !10969, file: !8058, line: 497, type: !10667)
!10973 = !DILocalVariable(name: "f", arg: 2, scope: !10969, file: !8058, line: 497, type: !210)
!10974 = !DILocation(line: 497, column: 20, scope: !10969)
!10975 = !DILocation(line: 497, column: 27, scope: !10969)
!10976 = !DILocation(line: 498, column: 17, scope: !10969)
!10977 = !DILocation(line: 499, column: 14, scope: !10969)
!10978 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN68_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Octal$GT$3fmt17h0345f791c51b6a18E", scope: !10979, file: !8058, line: 502, type: !10665, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !10980)
!10979 = !DINamespace(name: "{impl#12}", scope: !10664)
!10980 = !{!10981, !10982}
!10981 = !DILocalVariable(name: "self", arg: 1, scope: !10978, file: !8058, line: 502, type: !10667)
!10982 = !DILocalVariable(name: "f", arg: 2, scope: !10978, file: !8058, line: 502, type: !210)
!10983 = !DILocation(line: 502, column: 20, scope: !10978)
!10984 = !DILocation(line: 502, column: 27, scope: !10978)
!10985 = !DILocation(line: 503, column: 17, scope: !10978)
!10986 = !DILocation(line: 504, column: 14, scope: !10978)
!10987 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h56eaf65c904aaef3E", scope: !10988, file: !8058, line: 507, type: !10665, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !10989)
!10988 = !DINamespace(name: "{impl#13}", scope: !10664)
!10989 = !{!10990, !10991}
!10990 = !DILocalVariable(name: "self", arg: 1, scope: !10987, file: !8058, line: 507, type: !10667)
!10991 = !DILocalVariable(name: "f", arg: 2, scope: !10987, file: !8058, line: 507, type: !210)
!10992 = !DILocation(line: 507, column: 20, scope: !10987)
!10993 = !DILocation(line: 507, column: 27, scope: !10987)
!10994 = !DILocation(line: 508, column: 17, scope: !10987)
!10995 = !DILocation(line: 509, column: 14, scope: !10987)
!10996 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h07c0511d34404d05E", scope: !10997, file: !8058, line: 512, type: !10665, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !10998)
!10997 = !DINamespace(name: "{impl#14}", scope: !10664)
!10998 = !{!10999, !11000}
!10999 = !DILocalVariable(name: "self", arg: 1, scope: !10996, file: !8058, line: 512, type: !10667)
!11000 = !DILocalVariable(name: "f", arg: 2, scope: !10996, file: !8058, line: 512, type: !210)
!11001 = !DILocation(line: 512, column: 20, scope: !10996)
!11002 = !DILocation(line: 512, column: 27, scope: !10996)
!11003 = !DILocation(line: 513, column: 17, scope: !10996)
!11004 = !DILocation(line: 514, column: 14, scope: !10996)
!11005 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers5mxcsr5MxCsr3all17hf09626c2881794a3E", scope: !10668, file: !8058, line: 532, type: !11006, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !25)
!11006 = !DISubroutineType(types: !11007)
!11007 = !{!10668}
!11008 = !DILocation(line: 541, column: 14, scope: !11005)
!11009 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers5mxcsr5MxCsr4bits17hf97d553f29675f0fE", scope: !10668, file: !8058, line: 545, type: !11010, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !11012)
!11010 = !DISubroutineType(types: !11011)
!11011 = !{!28, !10667}
!11012 = !{!11013}
!11013 = !DILocalVariable(name: "self", arg: 1, scope: !11009, file: !8058, line: 545, type: !10667)
!11014 = !DILocation(line: 545, column: 31, scope: !11009)
!11015 = !DILocation(line: 546, column: 17, scope: !11009)
!11016 = !DILocation(line: 547, column: 14, scope: !11009)
!11017 = distinct !DISubprogram(name: "INVALID_OPERATION", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17INVALID_OPERATION17hb55c89e4574f4e84E", scope: !11018, file: !8058, line: 460, type: !11020, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !11022)
!11018 = !DINamespace(name: "{impl#0}", scope: !11019)
!11019 = !DINamespace(name: "fmt", scope: !10663)
!11020 = !DISubroutineType(types: !11021)
!11021 = !{!310, !10667}
!11022 = !{!11023}
!11023 = !DILocalVariable(name: "self", arg: 1, scope: !11024, file: !11025, line: 8, type: !10667)
!11024 = !DILexicalBlockFile(scope: !11017, file: !11025, discriminator: 0)
!11025 = !DIFile(filename: "src/registers/mxcsr.rs", directory: "/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "f781b210490e7951603e5d9f6c6f6bef")
!11026 = !DILocation(line: 8, column: 1, scope: !11024)
!11027 = !DILocation(line: 875, column: 11, scope: !11017)
!11028 = distinct !DISubprogram(name: "DENORMAL", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8DENORMAL17hcf8af29a73a4bd18E", scope: !11018, file: !8058, line: 460, type: !11020, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !11029)
!11029 = !{!11030}
!11030 = !DILocalVariable(name: "self", arg: 1, scope: !11031, file: !11025, line: 8, type: !10667)
!11031 = !DILexicalBlockFile(scope: !11028, file: !11025, discriminator: 0)
!11032 = !DILocation(line: 8, column: 1, scope: !11031)
!11033 = !DILocation(line: 875, column: 11, scope: !11028)
!11034 = distinct !DISubprogram(name: "DIVIDE_BY_ZERO", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14DIVIDE_BY_ZERO17h793ceb0993be6c09E", scope: !11018, file: !8058, line: 460, type: !11020, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !11035)
!11035 = !{!11036}
!11036 = !DILocalVariable(name: "self", arg: 1, scope: !11037, file: !11025, line: 8, type: !10667)
!11037 = !DILexicalBlockFile(scope: !11034, file: !11025, discriminator: 0)
!11038 = !DILocation(line: 8, column: 1, scope: !11037)
!11039 = !DILocation(line: 875, column: 11, scope: !11034)
!11040 = distinct !DISubprogram(name: "OVERFLOW", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8OVERFLOW17h50de99100eb8bd36E", scope: !11018, file: !8058, line: 460, type: !11020, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !11041)
!11041 = !{!11042}
!11042 = !DILocalVariable(name: "self", arg: 1, scope: !11043, file: !11025, line: 8, type: !10667)
!11043 = !DILexicalBlockFile(scope: !11040, file: !11025, discriminator: 0)
!11044 = !DILocation(line: 8, column: 1, scope: !11043)
!11045 = !DILocation(line: 875, column: 11, scope: !11040)
!11046 = distinct !DISubprogram(name: "UNDERFLOW", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9UNDERFLOW17h4a7c79b428e3b3bdE", scope: !11018, file: !8058, line: 460, type: !11020, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !11047)
!11047 = !{!11048}
!11048 = !DILocalVariable(name: "self", arg: 1, scope: !11049, file: !11025, line: 8, type: !10667)
!11049 = !DILexicalBlockFile(scope: !11046, file: !11025, discriminator: 0)
!11050 = !DILocation(line: 8, column: 1, scope: !11049)
!11051 = !DILocation(line: 875, column: 11, scope: !11046)
!11052 = distinct !DISubprogram(name: "PRECISION", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9PRECISION17h5f83167dbcf9f63fE", scope: !11018, file: !8058, line: 460, type: !11020, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !11053)
!11053 = !{!11054}
!11054 = !DILocalVariable(name: "self", arg: 1, scope: !11055, file: !11025, line: 8, type: !10667)
!11055 = !DILexicalBlockFile(scope: !11052, file: !11025, discriminator: 0)
!11056 = !DILocation(line: 8, column: 1, scope: !11055)
!11057 = !DILocation(line: 875, column: 11, scope: !11052)
!11058 = distinct !DISubprogram(name: "DENORMALS_ARE_ZEROS", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19DENORMALS_ARE_ZEROS17h130edd3256668effE", scope: !11018, file: !8058, line: 460, type: !11020, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !11059)
!11059 = !{!11060}
!11060 = !DILocalVariable(name: "self", arg: 1, scope: !11061, file: !11025, line: 8, type: !10667)
!11061 = !DILexicalBlockFile(scope: !11058, file: !11025, discriminator: 0)
!11062 = !DILocation(line: 8, column: 1, scope: !11061)
!11063 = !DILocation(line: 875, column: 11, scope: !11058)
!11064 = distinct !DISubprogram(name: "INVALID_OPERATION_MASK", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$22INVALID_OPERATION_MASK17hfa5e270d629e429cE", scope: !11018, file: !8058, line: 460, type: !11020, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !11065)
!11065 = !{!11066}
!11066 = !DILocalVariable(name: "self", arg: 1, scope: !11067, file: !11025, line: 8, type: !10667)
!11067 = !DILexicalBlockFile(scope: !11064, file: !11025, discriminator: 0)
!11068 = !DILocation(line: 8, column: 1, scope: !11067)
!11069 = !DILocation(line: 875, column: 11, scope: !11064)
!11070 = distinct !DISubprogram(name: "DENORMAL_MASK", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13DENORMAL_MASK17hf4d62a72012be0e7E", scope: !11018, file: !8058, line: 460, type: !11020, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !11071)
!11071 = !{!11072}
!11072 = !DILocalVariable(name: "self", arg: 1, scope: !11073, file: !11025, line: 8, type: !10667)
!11073 = !DILexicalBlockFile(scope: !11070, file: !11025, discriminator: 0)
!11074 = !DILocation(line: 8, column: 1, scope: !11073)
!11075 = !DILocation(line: 875, column: 11, scope: !11070)
!11076 = distinct !DISubprogram(name: "DIVIDE_BY_ZERO_MASK", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$19DIVIDE_BY_ZERO_MASK17h84984fff0d01b56eE", scope: !11018, file: !8058, line: 460, type: !11020, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !11077)
!11077 = !{!11078}
!11078 = !DILocalVariable(name: "self", arg: 1, scope: !11079, file: !11025, line: 8, type: !10667)
!11079 = !DILexicalBlockFile(scope: !11076, file: !11025, discriminator: 0)
!11080 = !DILocation(line: 8, column: 1, scope: !11079)
!11081 = !DILocation(line: 875, column: 11, scope: !11076)
!11082 = distinct !DISubprogram(name: "OVERFLOW_MASK", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13OVERFLOW_MASK17h86539054fdf8a226E", scope: !11018, file: !8058, line: 460, type: !11020, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !11083)
!11083 = !{!11084}
!11084 = !DILocalVariable(name: "self", arg: 1, scope: !11085, file: !11025, line: 8, type: !10667)
!11085 = !DILexicalBlockFile(scope: !11082, file: !11025, discriminator: 0)
!11086 = !DILocation(line: 8, column: 1, scope: !11085)
!11087 = !DILocation(line: 875, column: 11, scope: !11082)
!11088 = distinct !DISubprogram(name: "UNDERFLOW_MASK", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14UNDERFLOW_MASK17h1749dd96faed6dbfE", scope: !11018, file: !8058, line: 460, type: !11020, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !11089)
!11089 = !{!11090}
!11090 = !DILocalVariable(name: "self", arg: 1, scope: !11091, file: !11025, line: 8, type: !10667)
!11091 = !DILexicalBlockFile(scope: !11088, file: !11025, discriminator: 0)
!11092 = !DILocation(line: 8, column: 1, scope: !11091)
!11093 = !DILocation(line: 875, column: 11, scope: !11088)
!11094 = distinct !DISubprogram(name: "PRECISION_MASK", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PRECISION_MASK17hf3c83b2d2a5ffacaE", scope: !11018, file: !8058, line: 460, type: !11020, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !11095)
!11095 = !{!11096}
!11096 = !DILocalVariable(name: "self", arg: 1, scope: !11097, file: !11025, line: 8, type: !10667)
!11097 = !DILexicalBlockFile(scope: !11094, file: !11025, discriminator: 0)
!11098 = !DILocation(line: 8, column: 1, scope: !11097)
!11099 = !DILocation(line: 875, column: 11, scope: !11094)
!11100 = distinct !DISubprogram(name: "ROUNDING_CONTROL_NEGATIVE", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25ROUNDING_CONTROL_NEGATIVE17hecbc3b14cfc5a1faE", scope: !11018, file: !8058, line: 460, type: !11020, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !11101)
!11101 = !{!11102}
!11102 = !DILocalVariable(name: "self", arg: 1, scope: !11103, file: !11025, line: 8, type: !10667)
!11103 = !DILexicalBlockFile(scope: !11100, file: !11025, discriminator: 0)
!11104 = !DILocation(line: 8, column: 1, scope: !11103)
!11105 = !DILocation(line: 875, column: 11, scope: !11100)
!11106 = distinct !DISubprogram(name: "ROUNDING_CONTROL_POSITIVE", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25ROUNDING_CONTROL_POSITIVE17h5d1b908adb354160E", scope: !11018, file: !8058, line: 460, type: !11020, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !11107)
!11107 = !{!11108}
!11108 = !DILocalVariable(name: "self", arg: 1, scope: !11109, file: !11025, line: 8, type: !10667)
!11109 = !DILexicalBlockFile(scope: !11106, file: !11025, discriminator: 0)
!11110 = !DILocation(line: 8, column: 1, scope: !11109)
!11111 = !DILocation(line: 875, column: 11, scope: !11106)
!11112 = distinct !DISubprogram(name: "ROUNDING_CONTROL_ZERO", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$21ROUNDING_CONTROL_ZERO17hb5fab4e503ddc0e3E", scope: !11018, file: !8058, line: 460, type: !11020, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !11113)
!11113 = !{!11114}
!11114 = !DILocalVariable(name: "self", arg: 1, scope: !11115, file: !11025, line: 8, type: !10667)
!11115 = !DILexicalBlockFile(scope: !11112, file: !11025, discriminator: 0)
!11116 = !DILocation(line: 8, column: 1, scope: !11115)
!11117 = !DILocation(line: 875, column: 11, scope: !11112)
!11118 = distinct !DISubprogram(name: "FLUSH_TO_ZERO", linkageName: "_ZN136_$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$$LT$x86_64..registers..mxcsr..MxCsr$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13FLUSH_TO_ZERO17h50d266e0598aa328E", scope: !11018, file: !8058, line: 460, type: !11020, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !11119)
!11119 = !{!11120}
!11120 = !DILocalVariable(name: "self", arg: 1, scope: !11121, file: !11025, line: 8, type: !10667)
!11121 = !DILexicalBlockFile(scope: !11118, file: !11025, discriminator: 0)
!11122 = !DILocation(line: 8, column: 1, scope: !11121)
!11123 = !DILocation(line: 875, column: 11, scope: !11118)
!11124 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN70_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h282b3a9d2032a27eE", scope: !11125, file: !8058, line: 434, type: !11127, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !11133)
!11125 = !DINamespace(name: "{impl#9}", scope: !11126)
!11126 = !DINamespace(name: "rflags", scope: !783)
!11127 = !DISubroutineType(types: !11128)
!11128 = !{!192, !11129, !210}
!11129 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::rflags::RFlags", baseType: !11130, size: 64, align: 64, dwarfAddressSpace: 0)
!11130 = !DICompositeType(tag: DW_TAG_structure_type, name: "RFlags", scope: !11126, file: !2, size: 64, align: 64, elements: !11131, templateParams: !25, identifier: "822694aff2a7a03b1e1b15a47b504e25")
!11131 = !{!11132}
!11132 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !11130, file: !2, baseType: !49, size: 64, align: 64)
!11133 = !{!11134, !11135, !11136, !11138, !11140, !11142, !11144, !11146, !11148, !11150, !11152, !11154, !11156, !11158, !11160, !11162, !11164, !11166, !11168, !11170, !11172, !11174, !11176, !11178, !11180, !11182, !11184, !11186, !11188, !11190, !11192, !11194, !11196, !11198, !11200, !11202, !11204, !11206, !11208, !11210, !11212, !11214, !11216, !11218, !11220, !11222, !11224, !11226, !11228, !11230, !11232, !11234, !11236, !11238, !11240, !11242, !11244, !11246, !11248, !11250, !11252, !11254, !11256, !11258, !11260, !11262, !11264, !11266, !11268, !11270, !11272, !11274, !11276, !11278, !11280, !11282, !11284, !11286, !11288, !11290, !11292, !11294, !11296, !11298}
!11134 = !DILocalVariable(name: "self", arg: 1, scope: !11124, file: !8058, line: 434, type: !11129)
!11135 = !DILocalVariable(name: "f", arg: 2, scope: !11124, file: !8058, line: 434, type: !210)
!11136 = !DILocalVariable(name: "first", scope: !11137, file: !8058, line: 471, type: !310, align: 1)
!11137 = distinct !DILexicalBlock(scope: !11124, file: !8058, line: 471, column: 17)
!11138 = !DILocalVariable(name: "residual", scope: !11139, file: !8058, line: 475, type: !8073, align: 1)
!11139 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 475, column: 47)
!11140 = !DILocalVariable(name: "val", scope: !11141, file: !8058, line: 475, type: !7, align: 1)
!11141 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 475, column: 29)
!11142 = !DILocalVariable(name: "residual", scope: !11143, file: !8058, line: 478, type: !8073, align: 1)
!11143 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 478, column: 70)
!11144 = !DILocalVariable(name: "val", scope: !11145, file: !8058, line: 478, type: !7, align: 1)
!11145 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 478, column: 25)
!11146 = !DILocalVariable(name: "residual", scope: !11147, file: !8058, line: 475, type: !8073, align: 1)
!11147 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 475, column: 47)
!11148 = !DILocalVariable(name: "val", scope: !11149, file: !8058, line: 475, type: !7, align: 1)
!11149 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 475, column: 29)
!11150 = !DILocalVariable(name: "residual", scope: !11151, file: !8058, line: 478, type: !8073, align: 1)
!11151 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 478, column: 70)
!11152 = !DILocalVariable(name: "val", scope: !11153, file: !8058, line: 478, type: !7, align: 1)
!11153 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 478, column: 25)
!11154 = !DILocalVariable(name: "residual", scope: !11155, file: !8058, line: 475, type: !8073, align: 1)
!11155 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 475, column: 47)
!11156 = !DILocalVariable(name: "val", scope: !11157, file: !8058, line: 475, type: !7, align: 1)
!11157 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 475, column: 29)
!11158 = !DILocalVariable(name: "residual", scope: !11159, file: !8058, line: 478, type: !8073, align: 1)
!11159 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 478, column: 70)
!11160 = !DILocalVariable(name: "val", scope: !11161, file: !8058, line: 478, type: !7, align: 1)
!11161 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 478, column: 25)
!11162 = !DILocalVariable(name: "residual", scope: !11163, file: !8058, line: 475, type: !8073, align: 1)
!11163 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 475, column: 47)
!11164 = !DILocalVariable(name: "val", scope: !11165, file: !8058, line: 475, type: !7, align: 1)
!11165 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 475, column: 29)
!11166 = !DILocalVariable(name: "residual", scope: !11167, file: !8058, line: 478, type: !8073, align: 1)
!11167 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 478, column: 70)
!11168 = !DILocalVariable(name: "val", scope: !11169, file: !8058, line: 478, type: !7, align: 1)
!11169 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 478, column: 25)
!11170 = !DILocalVariable(name: "residual", scope: !11171, file: !8058, line: 475, type: !8073, align: 1)
!11171 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 475, column: 47)
!11172 = !DILocalVariable(name: "val", scope: !11173, file: !8058, line: 475, type: !7, align: 1)
!11173 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 475, column: 29)
!11174 = !DILocalVariable(name: "residual", scope: !11175, file: !8058, line: 478, type: !8073, align: 1)
!11175 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 478, column: 70)
!11176 = !DILocalVariable(name: "val", scope: !11177, file: !8058, line: 478, type: !7, align: 1)
!11177 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 478, column: 25)
!11178 = !DILocalVariable(name: "residual", scope: !11179, file: !8058, line: 475, type: !8073, align: 1)
!11179 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 475, column: 47)
!11180 = !DILocalVariable(name: "val", scope: !11181, file: !8058, line: 475, type: !7, align: 1)
!11181 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 475, column: 29)
!11182 = !DILocalVariable(name: "residual", scope: !11183, file: !8058, line: 478, type: !8073, align: 1)
!11183 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 478, column: 70)
!11184 = !DILocalVariable(name: "val", scope: !11185, file: !8058, line: 478, type: !7, align: 1)
!11185 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 478, column: 25)
!11186 = !DILocalVariable(name: "residual", scope: !11187, file: !8058, line: 475, type: !8073, align: 1)
!11187 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 475, column: 47)
!11188 = !DILocalVariable(name: "val", scope: !11189, file: !8058, line: 475, type: !7, align: 1)
!11189 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 475, column: 29)
!11190 = !DILocalVariable(name: "residual", scope: !11191, file: !8058, line: 478, type: !8073, align: 1)
!11191 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 478, column: 70)
!11192 = !DILocalVariable(name: "val", scope: !11193, file: !8058, line: 478, type: !7, align: 1)
!11193 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 478, column: 25)
!11194 = !DILocalVariable(name: "residual", scope: !11195, file: !8058, line: 475, type: !8073, align: 1)
!11195 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 475, column: 47)
!11196 = !DILocalVariable(name: "val", scope: !11197, file: !8058, line: 475, type: !7, align: 1)
!11197 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 475, column: 29)
!11198 = !DILocalVariable(name: "residual", scope: !11199, file: !8058, line: 478, type: !8073, align: 1)
!11199 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 478, column: 70)
!11200 = !DILocalVariable(name: "val", scope: !11201, file: !8058, line: 478, type: !7, align: 1)
!11201 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 478, column: 25)
!11202 = !DILocalVariable(name: "residual", scope: !11203, file: !8058, line: 475, type: !8073, align: 1)
!11203 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 475, column: 47)
!11204 = !DILocalVariable(name: "val", scope: !11205, file: !8058, line: 475, type: !7, align: 1)
!11205 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 475, column: 29)
!11206 = !DILocalVariable(name: "residual", scope: !11207, file: !8058, line: 478, type: !8073, align: 1)
!11207 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 478, column: 70)
!11208 = !DILocalVariable(name: "val", scope: !11209, file: !8058, line: 478, type: !7, align: 1)
!11209 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 478, column: 25)
!11210 = !DILocalVariable(name: "residual", scope: !11211, file: !8058, line: 475, type: !8073, align: 1)
!11211 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 475, column: 47)
!11212 = !DILocalVariable(name: "val", scope: !11213, file: !8058, line: 475, type: !7, align: 1)
!11213 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 475, column: 29)
!11214 = !DILocalVariable(name: "residual", scope: !11215, file: !8058, line: 478, type: !8073, align: 1)
!11215 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 478, column: 70)
!11216 = !DILocalVariable(name: "val", scope: !11217, file: !8058, line: 478, type: !7, align: 1)
!11217 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 478, column: 25)
!11218 = !DILocalVariable(name: "residual", scope: !11219, file: !8058, line: 475, type: !8073, align: 1)
!11219 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 475, column: 47)
!11220 = !DILocalVariable(name: "val", scope: !11221, file: !8058, line: 475, type: !7, align: 1)
!11221 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 475, column: 29)
!11222 = !DILocalVariable(name: "residual", scope: !11223, file: !8058, line: 478, type: !8073, align: 1)
!11223 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 478, column: 70)
!11224 = !DILocalVariable(name: "val", scope: !11225, file: !8058, line: 478, type: !7, align: 1)
!11225 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 478, column: 25)
!11226 = !DILocalVariable(name: "residual", scope: !11227, file: !8058, line: 475, type: !8073, align: 1)
!11227 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 475, column: 47)
!11228 = !DILocalVariable(name: "val", scope: !11229, file: !8058, line: 475, type: !7, align: 1)
!11229 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 475, column: 29)
!11230 = !DILocalVariable(name: "residual", scope: !11231, file: !8058, line: 478, type: !8073, align: 1)
!11231 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 478, column: 70)
!11232 = !DILocalVariable(name: "val", scope: !11233, file: !8058, line: 478, type: !7, align: 1)
!11233 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 478, column: 25)
!11234 = !DILocalVariable(name: "residual", scope: !11235, file: !8058, line: 475, type: !8073, align: 1)
!11235 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 475, column: 47)
!11236 = !DILocalVariable(name: "val", scope: !11237, file: !8058, line: 475, type: !7, align: 1)
!11237 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 475, column: 29)
!11238 = !DILocalVariable(name: "residual", scope: !11239, file: !8058, line: 478, type: !8073, align: 1)
!11239 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 478, column: 70)
!11240 = !DILocalVariable(name: "val", scope: !11241, file: !8058, line: 478, type: !7, align: 1)
!11241 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 478, column: 25)
!11242 = !DILocalVariable(name: "residual", scope: !11243, file: !8058, line: 475, type: !8073, align: 1)
!11243 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 475, column: 47)
!11244 = !DILocalVariable(name: "val", scope: !11245, file: !8058, line: 475, type: !7, align: 1)
!11245 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 475, column: 29)
!11246 = !DILocalVariable(name: "residual", scope: !11247, file: !8058, line: 478, type: !8073, align: 1)
!11247 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 478, column: 70)
!11248 = !DILocalVariable(name: "val", scope: !11249, file: !8058, line: 478, type: !7, align: 1)
!11249 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 478, column: 25)
!11250 = !DILocalVariable(name: "residual", scope: !11251, file: !8058, line: 475, type: !8073, align: 1)
!11251 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 475, column: 47)
!11252 = !DILocalVariable(name: "val", scope: !11253, file: !8058, line: 475, type: !7, align: 1)
!11253 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 475, column: 29)
!11254 = !DILocalVariable(name: "residual", scope: !11255, file: !8058, line: 478, type: !8073, align: 1)
!11255 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 478, column: 70)
!11256 = !DILocalVariable(name: "val", scope: !11257, file: !8058, line: 478, type: !7, align: 1)
!11257 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 478, column: 25)
!11258 = !DILocalVariable(name: "residual", scope: !11259, file: !8058, line: 475, type: !8073, align: 1)
!11259 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 475, column: 47)
!11260 = !DILocalVariable(name: "val", scope: !11261, file: !8058, line: 475, type: !7, align: 1)
!11261 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 475, column: 29)
!11262 = !DILocalVariable(name: "residual", scope: !11263, file: !8058, line: 478, type: !8073, align: 1)
!11263 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 478, column: 70)
!11264 = !DILocalVariable(name: "val", scope: !11265, file: !8058, line: 478, type: !7, align: 1)
!11265 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 478, column: 25)
!11266 = !DILocalVariable(name: "residual", scope: !11267, file: !8058, line: 475, type: !8073, align: 1)
!11267 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 475, column: 47)
!11268 = !DILocalVariable(name: "val", scope: !11269, file: !8058, line: 475, type: !7, align: 1)
!11269 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 475, column: 29)
!11270 = !DILocalVariable(name: "residual", scope: !11271, file: !8058, line: 478, type: !8073, align: 1)
!11271 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 478, column: 70)
!11272 = !DILocalVariable(name: "val", scope: !11273, file: !8058, line: 478, type: !7, align: 1)
!11273 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 478, column: 25)
!11274 = !DILocalVariable(name: "residual", scope: !11275, file: !8058, line: 475, type: !8073, align: 1)
!11275 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 475, column: 47)
!11276 = !DILocalVariable(name: "val", scope: !11277, file: !8058, line: 475, type: !7, align: 1)
!11277 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 475, column: 29)
!11278 = !DILocalVariable(name: "residual", scope: !11279, file: !8058, line: 478, type: !8073, align: 1)
!11279 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 478, column: 70)
!11280 = !DILocalVariable(name: "val", scope: !11281, file: !8058, line: 478, type: !7, align: 1)
!11281 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 478, column: 25)
!11282 = !DILocalVariable(name: "extra_bits", scope: !11283, file: !8058, line: 481, type: !49, align: 8)
!11283 = distinct !DILexicalBlock(scope: !11137, file: !8058, line: 481, column: 17)
!11284 = !DILocalVariable(name: "residual", scope: !11285, file: !8058, line: 484, type: !8073, align: 1)
!11285 = distinct !DILexicalBlock(scope: !11283, file: !8058, line: 484, column: 43)
!11286 = !DILocalVariable(name: "val", scope: !11287, file: !8058, line: 484, type: !7, align: 1)
!11287 = distinct !DILexicalBlock(scope: !11283, file: !8058, line: 484, column: 25)
!11288 = !DILocalVariable(name: "residual", scope: !11289, file: !8058, line: 487, type: !8073, align: 1)
!11289 = distinct !DILexicalBlock(scope: !11283, file: !8058, line: 487, column: 38)
!11290 = !DILocalVariable(name: "val", scope: !11291, file: !8058, line: 487, type: !7, align: 1)
!11291 = distinct !DILexicalBlock(scope: !11283, file: !8058, line: 487, column: 21)
!11292 = !DILocalVariable(name: "residual", scope: !11293, file: !8058, line: 488, type: !8073, align: 1)
!11293 = distinct !DILexicalBlock(scope: !11283, file: !8058, line: 488, column: 70)
!11294 = !DILocalVariable(name: "val", scope: !11295, file: !8058, line: 488, type: !7, align: 1)
!11295 = distinct !DILexicalBlock(scope: !11283, file: !8058, line: 488, column: 21)
!11296 = !DILocalVariable(name: "residual", scope: !11297, file: !8058, line: 491, type: !8073, align: 1)
!11297 = distinct !DILexicalBlock(scope: !11283, file: !8058, line: 491, column: 43)
!11298 = !DILocalVariable(name: "val", scope: !11299, file: !8058, line: 491, type: !7, align: 1)
!11299 = distinct !DILexicalBlock(scope: !11283, file: !8058, line: 491, column: 21)
!11300 = !DILocation(line: 434, column: 20, scope: !11124)
!11301 = !DILocation(line: 434, column: 27, scope: !11124)
!11302 = !DILocation(line: 471, column: 21, scope: !11137)
!11303 = !DILocation(line: 475, column: 47, scope: !11139)
!11304 = !DILocation(line: 475, column: 29, scope: !11141)
!11305 = !DILocation(line: 478, column: 70, scope: !11143)
!11306 = !DILocation(line: 478, column: 25, scope: !11145)
!11307 = !DILocation(line: 475, column: 47, scope: !11147)
!11308 = !DILocation(line: 475, column: 29, scope: !11149)
!11309 = !DILocation(line: 478, column: 70, scope: !11151)
!11310 = !DILocation(line: 478, column: 25, scope: !11153)
!11311 = !DILocation(line: 475, column: 47, scope: !11155)
!11312 = !DILocation(line: 475, column: 29, scope: !11157)
!11313 = !DILocation(line: 478, column: 70, scope: !11159)
!11314 = !DILocation(line: 478, column: 25, scope: !11161)
!11315 = !DILocation(line: 475, column: 47, scope: !11163)
!11316 = !DILocation(line: 475, column: 29, scope: !11165)
!11317 = !DILocation(line: 478, column: 70, scope: !11167)
!11318 = !DILocation(line: 478, column: 25, scope: !11169)
!11319 = !DILocation(line: 475, column: 47, scope: !11171)
!11320 = !DILocation(line: 475, column: 29, scope: !11173)
!11321 = !DILocation(line: 478, column: 70, scope: !11175)
!11322 = !DILocation(line: 478, column: 25, scope: !11177)
!11323 = !DILocation(line: 475, column: 47, scope: !11179)
!11324 = !DILocation(line: 475, column: 29, scope: !11181)
!11325 = !DILocation(line: 478, column: 70, scope: !11183)
!11326 = !DILocation(line: 478, column: 25, scope: !11185)
!11327 = !DILocation(line: 475, column: 47, scope: !11187)
!11328 = !DILocation(line: 475, column: 29, scope: !11189)
!11329 = !DILocation(line: 478, column: 70, scope: !11191)
!11330 = !DILocation(line: 478, column: 25, scope: !11193)
!11331 = !DILocation(line: 475, column: 47, scope: !11195)
!11332 = !DILocation(line: 475, column: 29, scope: !11197)
!11333 = !DILocation(line: 478, column: 70, scope: !11199)
!11334 = !DILocation(line: 478, column: 25, scope: !11201)
!11335 = !DILocation(line: 475, column: 47, scope: !11203)
!11336 = !DILocation(line: 475, column: 29, scope: !11205)
!11337 = !DILocation(line: 478, column: 70, scope: !11207)
!11338 = !DILocation(line: 478, column: 25, scope: !11209)
!11339 = !DILocation(line: 475, column: 47, scope: !11211)
!11340 = !DILocation(line: 475, column: 29, scope: !11213)
!11341 = !DILocation(line: 478, column: 70, scope: !11215)
!11342 = !DILocation(line: 478, column: 25, scope: !11217)
!11343 = !DILocation(line: 475, column: 47, scope: !11219)
!11344 = !DILocation(line: 475, column: 29, scope: !11221)
!11345 = !DILocation(line: 478, column: 70, scope: !11223)
!11346 = !DILocation(line: 478, column: 25, scope: !11225)
!11347 = !DILocation(line: 475, column: 47, scope: !11227)
!11348 = !DILocation(line: 475, column: 29, scope: !11229)
!11349 = !DILocation(line: 478, column: 70, scope: !11231)
!11350 = !DILocation(line: 478, column: 25, scope: !11233)
!11351 = !DILocation(line: 475, column: 47, scope: !11235)
!11352 = !DILocation(line: 475, column: 29, scope: !11237)
!11353 = !DILocation(line: 478, column: 70, scope: !11239)
!11354 = !DILocation(line: 478, column: 25, scope: !11241)
!11355 = !DILocation(line: 475, column: 47, scope: !11243)
!11356 = !DILocation(line: 475, column: 29, scope: !11245)
!11357 = !DILocation(line: 478, column: 70, scope: !11247)
!11358 = !DILocation(line: 478, column: 25, scope: !11249)
!11359 = !DILocation(line: 475, column: 47, scope: !11251)
!11360 = !DILocation(line: 475, column: 29, scope: !11253)
!11361 = !DILocation(line: 478, column: 70, scope: !11255)
!11362 = !DILocation(line: 478, column: 25, scope: !11257)
!11363 = !DILocation(line: 475, column: 47, scope: !11259)
!11364 = !DILocation(line: 475, column: 29, scope: !11261)
!11365 = !DILocation(line: 478, column: 70, scope: !11263)
!11366 = !DILocation(line: 478, column: 25, scope: !11265)
!11367 = !DILocation(line: 475, column: 47, scope: !11267)
!11368 = !DILocation(line: 475, column: 29, scope: !11269)
!11369 = !DILocation(line: 478, column: 70, scope: !11271)
!11370 = !DILocation(line: 478, column: 25, scope: !11273)
!11371 = !DILocation(line: 475, column: 47, scope: !11275)
!11372 = !DILocation(line: 475, column: 29, scope: !11277)
!11373 = !DILocation(line: 478, column: 70, scope: !11279)
!11374 = !DILocation(line: 478, column: 25, scope: !11281)
!11375 = !DILocation(line: 481, column: 21, scope: !11283)
!11376 = !DILocation(line: 484, column: 43, scope: !11285)
!11377 = !DILocation(line: 484, column: 25, scope: !11287)
!11378 = !DILocation(line: 487, column: 38, scope: !11289)
!11379 = !DILocation(line: 487, column: 21, scope: !11291)
!11380 = !DILocation(line: 488, column: 70, scope: !11293)
!11381 = !DILocation(line: 488, column: 21, scope: !11295)
!11382 = !DILocation(line: 491, column: 43, scope: !11297)
!11383 = !DILocation(line: 491, column: 21, scope: !11299)
!11384 = !DILocation(line: 471, column: 33, scope: !11124)
!11385 = !DILocation(line: 473, column: 46, scope: !11137)
!11386 = !DILocation(line: 474, column: 29, scope: !11137)
!11387 = !DILocation(line: 474, column: 28, scope: !11137)
!11388 = !DILocation(line: 477, column: 25, scope: !11137)
!11389 = !DILocation(line: 478, column: 25, scope: !11137)
!11390 = !DILocation(line: 475, column: 29, scope: !11137)
!11391 = !DILocation(line: 475, column: 29, scope: !11139)
!11392 = !DILocation(line: 494, column: 14, scope: !11124)
!11393 = !DILocation(line: 478, column: 25, scope: !11143)
!11394 = !DILocation(line: 475, column: 29, scope: !11147)
!11395 = !DILocation(line: 478, column: 25, scope: !11151)
!11396 = !DILocation(line: 475, column: 29, scope: !11155)
!11397 = !DILocation(line: 478, column: 25, scope: !11159)
!11398 = !DILocation(line: 475, column: 29, scope: !11163)
!11399 = !DILocation(line: 478, column: 25, scope: !11167)
!11400 = !DILocation(line: 475, column: 29, scope: !11171)
!11401 = !DILocation(line: 478, column: 25, scope: !11175)
!11402 = !DILocation(line: 475, column: 29, scope: !11179)
!11403 = !DILocation(line: 478, column: 25, scope: !11183)
!11404 = !DILocation(line: 475, column: 29, scope: !11187)
!11405 = !DILocation(line: 478, column: 25, scope: !11191)
!11406 = !DILocation(line: 475, column: 29, scope: !11195)
!11407 = !DILocation(line: 478, column: 25, scope: !11199)
!11408 = !DILocation(line: 475, column: 29, scope: !11203)
!11409 = !DILocation(line: 478, column: 25, scope: !11207)
!11410 = !DILocation(line: 475, column: 29, scope: !11211)
!11411 = !DILocation(line: 478, column: 25, scope: !11215)
!11412 = !DILocation(line: 475, column: 29, scope: !11219)
!11413 = !DILocation(line: 478, column: 25, scope: !11223)
!11414 = !DILocation(line: 475, column: 29, scope: !11227)
!11415 = !DILocation(line: 478, column: 25, scope: !11231)
!11416 = !DILocation(line: 475, column: 29, scope: !11235)
!11417 = !DILocation(line: 478, column: 25, scope: !11239)
!11418 = !DILocation(line: 475, column: 29, scope: !11243)
!11419 = !DILocation(line: 478, column: 25, scope: !11247)
!11420 = !DILocation(line: 475, column: 29, scope: !11251)
!11421 = !DILocation(line: 478, column: 25, scope: !11255)
!11422 = !DILocation(line: 475, column: 29, scope: !11259)
!11423 = !DILocation(line: 478, column: 25, scope: !11263)
!11424 = !DILocation(line: 475, column: 29, scope: !11267)
!11425 = !DILocation(line: 478, column: 25, scope: !11271)
!11426 = !DILocation(line: 481, column: 34, scope: !11137)
!11427 = !DILocation(line: 481, column: 47, scope: !11137)
!11428 = !DILocation(line: 481, column: 46, scope: !11137)
!11429 = !DILocation(line: 482, column: 20, scope: !11283)
!11430 = !DILocation(line: 475, column: 29, scope: !11275)
!11431 = !DILocation(line: 478, column: 25, scope: !11279)
!11432 = !DILocation(line: 490, column: 20, scope: !11283)
!11433 = !DILocation(line: 483, column: 25, scope: !11283)
!11434 = !DILocation(line: 483, column: 24, scope: !11283)
!11435 = !DILocation(line: 486, column: 21, scope: !11283)
!11436 = !DILocation(line: 487, column: 21, scope: !11283)
!11437 = !DILocation(line: 484, column: 25, scope: !11283)
!11438 = !DILocation(line: 484, column: 25, scope: !11285)
!11439 = !DILocation(line: 488, column: 21, scope: !11283)
!11440 = !DILocation(line: 487, column: 21, scope: !11289)
!11441 = !DILocation(line: 488, column: 21, scope: !11293)
!11442 = !DILocation(line: 493, column: 17, scope: !11283)
!11443 = !DILocation(line: 491, column: 21, scope: !11283)
!11444 = !DILocation(line: 491, column: 21, scope: !11297)
!11445 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN71_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17h777becc6ef2cee5aE", scope: !11446, file: !8058, line: 497, type: !11127, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !11447)
!11446 = !DINamespace(name: "{impl#10}", scope: !11126)
!11447 = !{!11448, !11449}
!11448 = !DILocalVariable(name: "self", arg: 1, scope: !11445, file: !8058, line: 497, type: !11129)
!11449 = !DILocalVariable(name: "f", arg: 2, scope: !11445, file: !8058, line: 497, type: !210)
!11450 = !DILocation(line: 497, column: 20, scope: !11445)
!11451 = !DILocation(line: 497, column: 27, scope: !11445)
!11452 = !DILocation(line: 498, column: 17, scope: !11445)
!11453 = !DILocation(line: 499, column: 14, scope: !11445)
!11454 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN70_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17h6eee9a8c531e0429E", scope: !11455, file: !8058, line: 502, type: !11127, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !11456)
!11455 = !DINamespace(name: "{impl#11}", scope: !11126)
!11456 = !{!11457, !11458}
!11457 = !DILocalVariable(name: "self", arg: 1, scope: !11454, file: !8058, line: 502, type: !11129)
!11458 = !DILocalVariable(name: "f", arg: 2, scope: !11454, file: !8058, line: 502, type: !210)
!11459 = !DILocation(line: 502, column: 20, scope: !11454)
!11460 = !DILocation(line: 502, column: 27, scope: !11454)
!11461 = !DILocation(line: 503, column: 17, scope: !11454)
!11462 = !DILocation(line: 504, column: 14, scope: !11454)
!11463 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h5c1a1d78dfe62f3fE", scope: !11464, file: !8058, line: 507, type: !11127, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !11465)
!11464 = !DINamespace(name: "{impl#12}", scope: !11126)
!11465 = !{!11466, !11467}
!11466 = !DILocalVariable(name: "self", arg: 1, scope: !11463, file: !8058, line: 507, type: !11129)
!11467 = !DILocalVariable(name: "f", arg: 2, scope: !11463, file: !8058, line: 507, type: !210)
!11468 = !DILocation(line: 507, column: 20, scope: !11463)
!11469 = !DILocation(line: 507, column: 27, scope: !11463)
!11470 = !DILocation(line: 508, column: 17, scope: !11463)
!11471 = !DILocation(line: 509, column: 14, scope: !11463)
!11472 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN73_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17hcb5aab2e53b5e5a4E", scope: !11473, file: !8058, line: 512, type: !11127, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !11474)
!11473 = !DINamespace(name: "{impl#13}", scope: !11126)
!11474 = !{!11475, !11476}
!11475 = !DILocalVariable(name: "self", arg: 1, scope: !11472, file: !8058, line: 512, type: !11129)
!11476 = !DILocalVariable(name: "f", arg: 2, scope: !11472, file: !8058, line: 512, type: !210)
!11477 = !DILocation(line: 512, column: 20, scope: !11472)
!11478 = !DILocation(line: 512, column: 27, scope: !11472)
!11479 = !DILocation(line: 513, column: 17, scope: !11472)
!11480 = !DILocation(line: 514, column: 14, scope: !11472)
!11481 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers6rflags6RFlags3all17h325edcd365e31727E", scope: !11130, file: !8058, line: 532, type: !11482, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !25)
!11482 = !DISubroutineType(types: !11483)
!11483 = !{!11130}
!11484 = !DILocation(line: 541, column: 14, scope: !11481)
!11485 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers6rflags6RFlags4bits17hfcc0f4a9ac2295b6E", scope: !11130, file: !8058, line: 545, type: !11486, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !11488)
!11486 = !DISubroutineType(types: !11487)
!11487 = !{!49, !11129}
!11488 = !{!11489}
!11489 = !DILocalVariable(name: "self", arg: 1, scope: !11485, file: !8058, line: 545, type: !11129)
!11490 = !DILocation(line: 545, column: 31, scope: !11485)
!11491 = !DILocation(line: 546, column: 17, scope: !11485)
!11492 = !DILocation(line: 547, column: 14, scope: !11485)
!11493 = distinct !DISubprogram(name: "ID", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$2ID17h83e2b2b1f0519372E", scope: !11494, file: !8058, line: 460, type: !11496, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !11498)
!11494 = !DINamespace(name: "{impl#0}", scope: !11495)
!11495 = !DINamespace(name: "fmt", scope: !11125)
!11496 = !DISubroutineType(types: !11497)
!11497 = !{!310, !11129}
!11498 = !{!11499}
!11499 = !DILocalVariable(name: "self", arg: 1, scope: !11500, file: !11501, line: 8, type: !11129)
!11500 = !DILexicalBlockFile(scope: !11493, file: !11501, discriminator: 0)
!11501 = !DIFile(filename: "src/registers/rflags.rs", directory: "/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "98fc6bdf648638d8096c72f422ccab4e")
!11502 = !DILocation(line: 8, column: 1, scope: !11500)
!11503 = !DILocation(line: 875, column: 11, scope: !11493)
!11504 = distinct !DISubprogram(name: "VIRTUAL_INTERRUPT_PENDING", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$25VIRTUAL_INTERRUPT_PENDING17h4f56f946972b27e2E", scope: !11494, file: !8058, line: 460, type: !11496, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !11505)
!11505 = !{!11506}
!11506 = !DILocalVariable(name: "self", arg: 1, scope: !11507, file: !11501, line: 8, type: !11129)
!11507 = !DILexicalBlockFile(scope: !11504, file: !11501, discriminator: 0)
!11508 = !DILocation(line: 8, column: 1, scope: !11507)
!11509 = !DILocation(line: 875, column: 11, scope: !11504)
!11510 = distinct !DISubprogram(name: "VIRTUAL_INTERRUPT", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17VIRTUAL_INTERRUPT17h32931a5d131de226E", scope: !11494, file: !8058, line: 460, type: !11496, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !11511)
!11511 = !{!11512}
!11512 = !DILocalVariable(name: "self", arg: 1, scope: !11513, file: !11501, line: 8, type: !11129)
!11513 = !DILexicalBlockFile(scope: !11510, file: !11501, discriminator: 0)
!11514 = !DILocation(line: 8, column: 1, scope: !11513)
!11515 = !DILocation(line: 875, column: 11, scope: !11510)
!11516 = distinct !DISubprogram(name: "ALIGNMENT_CHECK", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15ALIGNMENT_CHECK17h9f928af302bea589E", scope: !11494, file: !8058, line: 460, type: !11496, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !11517)
!11517 = !{!11518}
!11518 = !DILocalVariable(name: "self", arg: 1, scope: !11519, file: !11501, line: 8, type: !11129)
!11519 = !DILexicalBlockFile(scope: !11516, file: !11501, discriminator: 0)
!11520 = !DILocation(line: 8, column: 1, scope: !11519)
!11521 = !DILocation(line: 875, column: 11, scope: !11516)
!11522 = distinct !DISubprogram(name: "VIRTUAL_8086_MODE", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17VIRTUAL_8086_MODE17h79f9c55a1153f9bcE", scope: !11494, file: !8058, line: 460, type: !11496, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !11523)
!11523 = !{!11524}
!11524 = !DILocalVariable(name: "self", arg: 1, scope: !11525, file: !11501, line: 8, type: !11129)
!11525 = !DILexicalBlockFile(scope: !11522, file: !11501, discriminator: 0)
!11526 = !DILocation(line: 8, column: 1, scope: !11525)
!11527 = !DILocation(line: 875, column: 11, scope: !11522)
!11528 = distinct !DISubprogram(name: "RESUME_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11RESUME_FLAG17h38bc7a5dd901d406E", scope: !11494, file: !8058, line: 460, type: !11496, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !11529)
!11529 = !{!11530}
!11530 = !DILocalVariable(name: "self", arg: 1, scope: !11531, file: !11501, line: 8, type: !11129)
!11531 = !DILexicalBlockFile(scope: !11528, file: !11501, discriminator: 0)
!11532 = !DILocation(line: 8, column: 1, scope: !11531)
!11533 = !DILocation(line: 875, column: 11, scope: !11528)
!11534 = distinct !DISubprogram(name: "NESTED_TASK", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11NESTED_TASK17h36a0621b8e10fac4E", scope: !11494, file: !8058, line: 460, type: !11496, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !11535)
!11535 = !{!11536}
!11536 = !DILocalVariable(name: "self", arg: 1, scope: !11537, file: !11501, line: 8, type: !11129)
!11537 = !DILexicalBlockFile(scope: !11534, file: !11501, discriminator: 0)
!11538 = !DILocation(line: 8, column: 1, scope: !11537)
!11539 = !DILocation(line: 875, column: 11, scope: !11534)
!11540 = distinct !DISubprogram(name: "IOPL_HIGH", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9IOPL_HIGH17h10d77e0e5abda82cE", scope: !11494, file: !8058, line: 460, type: !11496, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !11541)
!11541 = !{!11542}
!11542 = !DILocalVariable(name: "self", arg: 1, scope: !11543, file: !11501, line: 8, type: !11129)
!11543 = !DILexicalBlockFile(scope: !11540, file: !11501, discriminator: 0)
!11544 = !DILocation(line: 8, column: 1, scope: !11543)
!11545 = !DILocation(line: 875, column: 11, scope: !11540)
!11546 = distinct !DISubprogram(name: "IOPL_LOW", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8IOPL_LOW17h8d8dfd487e17913bE", scope: !11494, file: !8058, line: 460, type: !11496, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !11547)
!11547 = !{!11548}
!11548 = !DILocalVariable(name: "self", arg: 1, scope: !11549, file: !11501, line: 8, type: !11129)
!11549 = !DILexicalBlockFile(scope: !11546, file: !11501, discriminator: 0)
!11550 = !DILocation(line: 8, column: 1, scope: !11549)
!11551 = !DILocation(line: 875, column: 11, scope: !11546)
!11552 = distinct !DISubprogram(name: "OVERFLOW_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13OVERFLOW_FLAG17h031d756cdfcac63fE", scope: !11494, file: !8058, line: 460, type: !11496, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !11553)
!11553 = !{!11554}
!11554 = !DILocalVariable(name: "self", arg: 1, scope: !11555, file: !11501, line: 8, type: !11129)
!11555 = !DILexicalBlockFile(scope: !11552, file: !11501, discriminator: 0)
!11556 = !DILocation(line: 8, column: 1, scope: !11555)
!11557 = !DILocation(line: 875, column: 11, scope: !11552)
!11558 = distinct !DISubprogram(name: "DIRECTION_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14DIRECTION_FLAG17hc010b4d38d077c1aE", scope: !11494, file: !8058, line: 460, type: !11496, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !11559)
!11559 = !{!11560}
!11560 = !DILocalVariable(name: "self", arg: 1, scope: !11561, file: !11501, line: 8, type: !11129)
!11561 = !DILexicalBlockFile(scope: !11558, file: !11501, discriminator: 0)
!11562 = !DILocation(line: 8, column: 1, scope: !11561)
!11563 = !DILocation(line: 875, column: 11, scope: !11558)
!11564 = distinct !DISubprogram(name: "INTERRUPT_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14INTERRUPT_FLAG17h737f6ee35363249fE", scope: !11494, file: !8058, line: 460, type: !11496, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !11565)
!11565 = !{!11566}
!11566 = !DILocalVariable(name: "self", arg: 1, scope: !11567, file: !11501, line: 8, type: !11129)
!11567 = !DILexicalBlockFile(scope: !11564, file: !11501, discriminator: 0)
!11568 = !DILocation(line: 8, column: 1, scope: !11567)
!11569 = !DILocation(line: 875, column: 11, scope: !11564)
!11570 = distinct !DISubprogram(name: "TRAP_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9TRAP_FLAG17h003f77c3d4e77f33E", scope: !11494, file: !8058, line: 460, type: !11496, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !11571)
!11571 = !{!11572}
!11572 = !DILocalVariable(name: "self", arg: 1, scope: !11573, file: !11501, line: 8, type: !11129)
!11573 = !DILexicalBlockFile(scope: !11570, file: !11501, discriminator: 0)
!11574 = !DILocation(line: 8, column: 1, scope: !11573)
!11575 = !DILocation(line: 875, column: 11, scope: !11570)
!11576 = distinct !DISubprogram(name: "SIGN_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9SIGN_FLAG17h28b65574f86168f7E", scope: !11494, file: !8058, line: 460, type: !11496, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !11577)
!11577 = !{!11578}
!11578 = !DILocalVariable(name: "self", arg: 1, scope: !11579, file: !11501, line: 8, type: !11129)
!11579 = !DILexicalBlockFile(scope: !11576, file: !11501, discriminator: 0)
!11580 = !DILocation(line: 8, column: 1, scope: !11579)
!11581 = !DILocation(line: 875, column: 11, scope: !11576)
!11582 = distinct !DISubprogram(name: "ZERO_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9ZERO_FLAG17heb29ff7b940b0637E", scope: !11494, file: !8058, line: 460, type: !11496, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !11583)
!11583 = !{!11584}
!11584 = !DILocalVariable(name: "self", arg: 1, scope: !11585, file: !11501, line: 8, type: !11129)
!11585 = !DILexicalBlockFile(scope: !11582, file: !11501, discriminator: 0)
!11586 = !DILocation(line: 8, column: 1, scope: !11585)
!11587 = !DILocation(line: 875, column: 11, scope: !11582)
!11588 = distinct !DISubprogram(name: "AUXILIARY_CARRY_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20AUXILIARY_CARRY_FLAG17h24616c0e827f3777E", scope: !11494, file: !8058, line: 460, type: !11496, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !11589)
!11589 = !{!11590}
!11590 = !DILocalVariable(name: "self", arg: 1, scope: !11591, file: !11501, line: 8, type: !11129)
!11591 = !DILexicalBlockFile(scope: !11588, file: !11501, discriminator: 0)
!11592 = !DILocation(line: 8, column: 1, scope: !11591)
!11593 = !DILocation(line: 875, column: 11, scope: !11588)
!11594 = distinct !DISubprogram(name: "PARITY_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11PARITY_FLAG17h3f816b262c706aadE", scope: !11494, file: !8058, line: 460, type: !11496, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !11595)
!11595 = !{!11596}
!11596 = !DILocalVariable(name: "self", arg: 1, scope: !11597, file: !11501, line: 8, type: !11129)
!11597 = !DILexicalBlockFile(scope: !11594, file: !11501, discriminator: 0)
!11598 = !DILocation(line: 8, column: 1, scope: !11597)
!11599 = !DILocation(line: 875, column: 11, scope: !11594)
!11600 = distinct !DISubprogram(name: "CARRY_FLAG", linkageName: "_ZN140_$LT$x86_64..registers..rflags..RFlags$u20$as$u20$$LT$x86_64..registers..rflags..RFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10CARRY_FLAG17hc4236ec85d3d701fE", scope: !11494, file: !8058, line: 460, type: !11496, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !11601)
!11601 = !{!11602}
!11602 = !DILocalVariable(name: "self", arg: 1, scope: !11603, file: !11501, line: 8, type: !11129)
!11603 = !DILexicalBlockFile(scope: !11600, file: !11501, discriminator: 0)
!11604 = !DILocation(line: 8, column: 1, scope: !11603)
!11605 = !DILocation(line: 875, column: 11, scope: !11600)
!11606 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..registers..segmentation..CS$u20$as$u20$core..fmt..Debug$GT$3fmt17h56b2fe9a9b92b63eE", scope: !11607, file: !5398, line: 129, type: !11608, scopeLine: 129, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !11612)
!11607 = !DINamespace(name: "{impl#11}", scope: !5073)
!11608 = !DISubroutineType(types: !11609)
!11609 = !{!192, !11610, !210}
!11610 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::segmentation::CS", baseType: !11611, size: 64, align: 64, dwarfAddressSpace: 0)
!11611 = !DICompositeType(tag: DW_TAG_structure_type, name: "CS", scope: !5073, file: !2, align: 8, elements: !25, identifier: "d3c6ab9e99dd0541c1ef2d51454abec5")
!11612 = !{!11613, !11614}
!11613 = !DILocalVariable(name: "self", arg: 1, scope: !11606, file: !5398, line: 129, type: !11610)
!11614 = !DILocalVariable(name: "f", arg: 2, scope: !11606, file: !5398, line: 129, type: !210)
!11615 = !DILocation(line: 129, column: 10, scope: !11606)
!11616 = !DILocation(line: 129, column: 15, scope: !11606)
!11617 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..registers..segmentation..SS$u20$as$u20$core..fmt..Debug$GT$3fmt17hd337c32817700205E", scope: !11618, file: !5398, line: 143, type: !11619, scopeLine: 143, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !11623)
!11618 = !DINamespace(name: "{impl#12}", scope: !5073)
!11619 = !DISubroutineType(types: !11620)
!11620 = !{!192, !11621, !210}
!11621 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::segmentation::SS", baseType: !11622, size: 64, align: 64, dwarfAddressSpace: 0)
!11622 = !DICompositeType(tag: DW_TAG_structure_type, name: "SS", scope: !5073, file: !2, align: 8, elements: !25, identifier: "62475c2db564b9fd60727ca3a679e7fc")
!11623 = !{!11624, !11625}
!11624 = !DILocalVariable(name: "self", arg: 1, scope: !11617, file: !5398, line: 143, type: !11621)
!11625 = !DILocalVariable(name: "f", arg: 2, scope: !11617, file: !5398, line: 143, type: !210)
!11626 = !DILocation(line: 143, column: 10, scope: !11617)
!11627 = !DILocation(line: 143, column: 15, scope: !11617)
!11628 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..registers..segmentation..DS$u20$as$u20$core..fmt..Debug$GT$3fmt17ha356eb02ad8fd28eE", scope: !11629, file: !5398, line: 149, type: !11630, scopeLine: 149, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !11634)
!11629 = !DINamespace(name: "{impl#13}", scope: !5073)
!11630 = !DISubroutineType(types: !11631)
!11631 = !{!192, !11632, !210}
!11632 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::segmentation::DS", baseType: !11633, size: 64, align: 64, dwarfAddressSpace: 0)
!11633 = !DICompositeType(tag: DW_TAG_structure_type, name: "DS", scope: !5073, file: !2, align: 8, elements: !25, identifier: "df257b3510e520fbd149f7b157ea22c0")
!11634 = !{!11635, !11636}
!11635 = !DILocalVariable(name: "self", arg: 1, scope: !11628, file: !5398, line: 149, type: !11632)
!11636 = !DILocalVariable(name: "f", arg: 2, scope: !11628, file: !5398, line: 149, type: !210)
!11637 = !DILocation(line: 149, column: 10, scope: !11628)
!11638 = !DILocation(line: 149, column: 15, scope: !11628)
!11639 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..registers..segmentation..ES$u20$as$u20$core..fmt..Debug$GT$3fmt17h0560641fb2fa1033E", scope: !11640, file: !5398, line: 155, type: !11641, scopeLine: 155, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !11645)
!11640 = !DINamespace(name: "{impl#14}", scope: !5073)
!11641 = !DISubroutineType(types: !11642)
!11642 = !{!192, !11643, !210}
!11643 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::segmentation::ES", baseType: !11644, size: 64, align: 64, dwarfAddressSpace: 0)
!11644 = !DICompositeType(tag: DW_TAG_structure_type, name: "ES", scope: !5073, file: !2, align: 8, elements: !25, identifier: "26400fa230aefe07d233cc45f0c4f11a")
!11645 = !{!11646, !11647}
!11646 = !DILocalVariable(name: "self", arg: 1, scope: !11639, file: !5398, line: 155, type: !11643)
!11647 = !DILocalVariable(name: "f", arg: 2, scope: !11639, file: !5398, line: 155, type: !210)
!11648 = !DILocation(line: 155, column: 10, scope: !11639)
!11649 = !DILocation(line: 155, column: 15, scope: !11639)
!11650 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..registers..segmentation..FS$u20$as$u20$core..fmt..Debug$GT$3fmt17h942fa14cf53ab8a3E", scope: !11651, file: !5398, line: 162, type: !11652, scopeLine: 162, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !11656)
!11651 = !DINamespace(name: "{impl#15}", scope: !5073)
!11652 = !DISubroutineType(types: !11653)
!11653 = !{!192, !11654, !210}
!11654 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::segmentation::FS", baseType: !11655, size: 64, align: 64, dwarfAddressSpace: 0)
!11655 = !DICompositeType(tag: DW_TAG_structure_type, name: "FS", scope: !5073, file: !2, align: 8, elements: !25, identifier: "b3fa6b479680a903c492373b4052c765")
!11656 = !{!11657, !11658}
!11657 = !DILocalVariable(name: "self", arg: 1, scope: !11650, file: !5398, line: 162, type: !11654)
!11658 = !DILocalVariable(name: "f", arg: 2, scope: !11650, file: !5398, line: 162, type: !210)
!11659 = !DILocation(line: 162, column: 10, scope: !11650)
!11660 = !DILocation(line: 162, column: 15, scope: !11650)
!11661 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..registers..segmentation..GS$u20$as$u20$core..fmt..Debug$GT$3fmt17h398b1a91f5a8cc17E", scope: !11662, file: !5398, line: 169, type: !11663, scopeLine: 169, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !11666)
!11662 = !DINamespace(name: "{impl#16}", scope: !5073)
!11663 = !DISubroutineType(types: !11664)
!11664 = !{!192, !11665, !210}
!11665 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::segmentation::GS", baseType: !5092, size: 64, align: 64, dwarfAddressSpace: 0)
!11666 = !{!11667, !11668}
!11667 = !DILocalVariable(name: "self", arg: 1, scope: !11661, file: !5398, line: 169, type: !11665)
!11668 = !DILocalVariable(name: "f", arg: 2, scope: !11661, file: !5398, line: 169, type: !210)
!11669 = !DILocation(line: 169, column: 10, scope: !11661)
!11670 = !DILocation(line: 169, column: 15, scope: !11661)
!11671 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN70_$LT$x86_64..registers..xcontrol..XCr0$u20$as$u20$core..fmt..Debug$GT$3fmt17hd5f19c73fb924f5aE", scope: !11673, file: !11672, line: 5, type: !11675, scopeLine: 5, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !11679)
!11672 = !DIFile(filename: "src/registers/xcontrol.rs", directory: "/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "314d37212b3f24120df7f188543a7013")
!11673 = !DINamespace(name: "{impl#0}", scope: !11674)
!11674 = !DINamespace(name: "xcontrol", scope: !783)
!11675 = !DISubroutineType(types: !11676)
!11676 = !{!192, !11677, !210}
!11677 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::xcontrol::XCr0", baseType: !11678, size: 64, align: 64, dwarfAddressSpace: 0)
!11678 = !DICompositeType(tag: DW_TAG_structure_type, name: "XCr0", scope: !11674, file: !2, align: 8, elements: !25, identifier: "2fe273aeaa659c162d1d7b3ad7b5a5d3")
!11679 = !{!11680, !11681}
!11680 = !DILocalVariable(name: "self", arg: 1, scope: !11671, file: !11672, line: 5, type: !11677)
!11681 = !DILocalVariable(name: "f", arg: 2, scope: !11671, file: !11672, line: 5, type: !210)
!11682 = !DILocation(line: 5, column: 10, scope: !11671)
!11683 = !DILocation(line: 5, column: 15, scope: !11671)
!11684 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN75_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$3fmt17h694d9b5127be623cE", scope: !11685, file: !8058, line: 434, type: !11686, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !11692)
!11685 = !DINamespace(name: "{impl#10}", scope: !11674)
!11686 = !DISubroutineType(types: !11687)
!11687 = !{!192, !11688, !210}
!11688 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::registers::xcontrol::XCr0Flags", baseType: !11689, size: 64, align: 64, dwarfAddressSpace: 0)
!11689 = !DICompositeType(tag: DW_TAG_structure_type, name: "XCr0Flags", scope: !11674, file: !2, size: 64, align: 64, elements: !11690, templateParams: !25, identifier: "2e5f22ecc3e9987fa779d8c4d790d054")
!11690 = !{!11691}
!11691 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !11689, file: !2, baseType: !49, size: 64, align: 64)
!11692 = !{!11693, !11694, !11695, !11697, !11699, !11701, !11703, !11705, !11707, !11709, !11711, !11713, !11715, !11717, !11719, !11721, !11723, !11725, !11727, !11729, !11731, !11733, !11735, !11737, !11739, !11741, !11743, !11745, !11747, !11749, !11751, !11753, !11755, !11757, !11759, !11761, !11763, !11765, !11767, !11769, !11771, !11773, !11775, !11777, !11779, !11781, !11783, !11785, !11787, !11789, !11791, !11793, !11795, !11797, !11799, !11801}
!11693 = !DILocalVariable(name: "self", arg: 1, scope: !11684, file: !8058, line: 434, type: !11688)
!11694 = !DILocalVariable(name: "f", arg: 2, scope: !11684, file: !8058, line: 434, type: !210)
!11695 = !DILocalVariable(name: "first", scope: !11696, file: !8058, line: 471, type: !310, align: 1)
!11696 = distinct !DILexicalBlock(scope: !11684, file: !8058, line: 471, column: 17)
!11697 = !DILocalVariable(name: "residual", scope: !11698, file: !8058, line: 475, type: !8073, align: 1)
!11698 = distinct !DILexicalBlock(scope: !11696, file: !8058, line: 475, column: 47)
!11699 = !DILocalVariable(name: "val", scope: !11700, file: !8058, line: 475, type: !7, align: 1)
!11700 = distinct !DILexicalBlock(scope: !11696, file: !8058, line: 475, column: 29)
!11701 = !DILocalVariable(name: "residual", scope: !11702, file: !8058, line: 478, type: !8073, align: 1)
!11702 = distinct !DILexicalBlock(scope: !11696, file: !8058, line: 478, column: 70)
!11703 = !DILocalVariable(name: "val", scope: !11704, file: !8058, line: 478, type: !7, align: 1)
!11704 = distinct !DILexicalBlock(scope: !11696, file: !8058, line: 478, column: 25)
!11705 = !DILocalVariable(name: "residual", scope: !11706, file: !8058, line: 475, type: !8073, align: 1)
!11706 = distinct !DILexicalBlock(scope: !11696, file: !8058, line: 475, column: 47)
!11707 = !DILocalVariable(name: "val", scope: !11708, file: !8058, line: 475, type: !7, align: 1)
!11708 = distinct !DILexicalBlock(scope: !11696, file: !8058, line: 475, column: 29)
!11709 = !DILocalVariable(name: "residual", scope: !11710, file: !8058, line: 478, type: !8073, align: 1)
!11710 = distinct !DILexicalBlock(scope: !11696, file: !8058, line: 478, column: 70)
!11711 = !DILocalVariable(name: "val", scope: !11712, file: !8058, line: 478, type: !7, align: 1)
!11712 = distinct !DILexicalBlock(scope: !11696, file: !8058, line: 478, column: 25)
!11713 = !DILocalVariable(name: "residual", scope: !11714, file: !8058, line: 475, type: !8073, align: 1)
!11714 = distinct !DILexicalBlock(scope: !11696, file: !8058, line: 475, column: 47)
!11715 = !DILocalVariable(name: "val", scope: !11716, file: !8058, line: 475, type: !7, align: 1)
!11716 = distinct !DILexicalBlock(scope: !11696, file: !8058, line: 475, column: 29)
!11717 = !DILocalVariable(name: "residual", scope: !11718, file: !8058, line: 478, type: !8073, align: 1)
!11718 = distinct !DILexicalBlock(scope: !11696, file: !8058, line: 478, column: 70)
!11719 = !DILocalVariable(name: "val", scope: !11720, file: !8058, line: 478, type: !7, align: 1)
!11720 = distinct !DILexicalBlock(scope: !11696, file: !8058, line: 478, column: 25)
!11721 = !DILocalVariable(name: "residual", scope: !11722, file: !8058, line: 475, type: !8073, align: 1)
!11722 = distinct !DILexicalBlock(scope: !11696, file: !8058, line: 475, column: 47)
!11723 = !DILocalVariable(name: "val", scope: !11724, file: !8058, line: 475, type: !7, align: 1)
!11724 = distinct !DILexicalBlock(scope: !11696, file: !8058, line: 475, column: 29)
!11725 = !DILocalVariable(name: "residual", scope: !11726, file: !8058, line: 478, type: !8073, align: 1)
!11726 = distinct !DILexicalBlock(scope: !11696, file: !8058, line: 478, column: 70)
!11727 = !DILocalVariable(name: "val", scope: !11728, file: !8058, line: 478, type: !7, align: 1)
!11728 = distinct !DILexicalBlock(scope: !11696, file: !8058, line: 478, column: 25)
!11729 = !DILocalVariable(name: "residual", scope: !11730, file: !8058, line: 475, type: !8073, align: 1)
!11730 = distinct !DILexicalBlock(scope: !11696, file: !8058, line: 475, column: 47)
!11731 = !DILocalVariable(name: "val", scope: !11732, file: !8058, line: 475, type: !7, align: 1)
!11732 = distinct !DILexicalBlock(scope: !11696, file: !8058, line: 475, column: 29)
!11733 = !DILocalVariable(name: "residual", scope: !11734, file: !8058, line: 478, type: !8073, align: 1)
!11734 = distinct !DILexicalBlock(scope: !11696, file: !8058, line: 478, column: 70)
!11735 = !DILocalVariable(name: "val", scope: !11736, file: !8058, line: 478, type: !7, align: 1)
!11736 = distinct !DILexicalBlock(scope: !11696, file: !8058, line: 478, column: 25)
!11737 = !DILocalVariable(name: "residual", scope: !11738, file: !8058, line: 475, type: !8073, align: 1)
!11738 = distinct !DILexicalBlock(scope: !11696, file: !8058, line: 475, column: 47)
!11739 = !DILocalVariable(name: "val", scope: !11740, file: !8058, line: 475, type: !7, align: 1)
!11740 = distinct !DILexicalBlock(scope: !11696, file: !8058, line: 475, column: 29)
!11741 = !DILocalVariable(name: "residual", scope: !11742, file: !8058, line: 478, type: !8073, align: 1)
!11742 = distinct !DILexicalBlock(scope: !11696, file: !8058, line: 478, column: 70)
!11743 = !DILocalVariable(name: "val", scope: !11744, file: !8058, line: 478, type: !7, align: 1)
!11744 = distinct !DILexicalBlock(scope: !11696, file: !8058, line: 478, column: 25)
!11745 = !DILocalVariable(name: "residual", scope: !11746, file: !8058, line: 475, type: !8073, align: 1)
!11746 = distinct !DILexicalBlock(scope: !11696, file: !8058, line: 475, column: 47)
!11747 = !DILocalVariable(name: "val", scope: !11748, file: !8058, line: 475, type: !7, align: 1)
!11748 = distinct !DILexicalBlock(scope: !11696, file: !8058, line: 475, column: 29)
!11749 = !DILocalVariable(name: "residual", scope: !11750, file: !8058, line: 478, type: !8073, align: 1)
!11750 = distinct !DILexicalBlock(scope: !11696, file: !8058, line: 478, column: 70)
!11751 = !DILocalVariable(name: "val", scope: !11752, file: !8058, line: 478, type: !7, align: 1)
!11752 = distinct !DILexicalBlock(scope: !11696, file: !8058, line: 478, column: 25)
!11753 = !DILocalVariable(name: "residual", scope: !11754, file: !8058, line: 475, type: !8073, align: 1)
!11754 = distinct !DILexicalBlock(scope: !11696, file: !8058, line: 475, column: 47)
!11755 = !DILocalVariable(name: "val", scope: !11756, file: !8058, line: 475, type: !7, align: 1)
!11756 = distinct !DILexicalBlock(scope: !11696, file: !8058, line: 475, column: 29)
!11757 = !DILocalVariable(name: "residual", scope: !11758, file: !8058, line: 478, type: !8073, align: 1)
!11758 = distinct !DILexicalBlock(scope: !11696, file: !8058, line: 478, column: 70)
!11759 = !DILocalVariable(name: "val", scope: !11760, file: !8058, line: 478, type: !7, align: 1)
!11760 = distinct !DILexicalBlock(scope: !11696, file: !8058, line: 478, column: 25)
!11761 = !DILocalVariable(name: "residual", scope: !11762, file: !8058, line: 475, type: !8073, align: 1)
!11762 = distinct !DILexicalBlock(scope: !11696, file: !8058, line: 475, column: 47)
!11763 = !DILocalVariable(name: "val", scope: !11764, file: !8058, line: 475, type: !7, align: 1)
!11764 = distinct !DILexicalBlock(scope: !11696, file: !8058, line: 475, column: 29)
!11765 = !DILocalVariable(name: "residual", scope: !11766, file: !8058, line: 478, type: !8073, align: 1)
!11766 = distinct !DILexicalBlock(scope: !11696, file: !8058, line: 478, column: 70)
!11767 = !DILocalVariable(name: "val", scope: !11768, file: !8058, line: 478, type: !7, align: 1)
!11768 = distinct !DILexicalBlock(scope: !11696, file: !8058, line: 478, column: 25)
!11769 = !DILocalVariable(name: "residual", scope: !11770, file: !8058, line: 475, type: !8073, align: 1)
!11770 = distinct !DILexicalBlock(scope: !11696, file: !8058, line: 475, column: 47)
!11771 = !DILocalVariable(name: "val", scope: !11772, file: !8058, line: 475, type: !7, align: 1)
!11772 = distinct !DILexicalBlock(scope: !11696, file: !8058, line: 475, column: 29)
!11773 = !DILocalVariable(name: "residual", scope: !11774, file: !8058, line: 478, type: !8073, align: 1)
!11774 = distinct !DILexicalBlock(scope: !11696, file: !8058, line: 478, column: 70)
!11775 = !DILocalVariable(name: "val", scope: !11776, file: !8058, line: 478, type: !7, align: 1)
!11776 = distinct !DILexicalBlock(scope: !11696, file: !8058, line: 478, column: 25)
!11777 = !DILocalVariable(name: "residual", scope: !11778, file: !8058, line: 475, type: !8073, align: 1)
!11778 = distinct !DILexicalBlock(scope: !11696, file: !8058, line: 475, column: 47)
!11779 = !DILocalVariable(name: "val", scope: !11780, file: !8058, line: 475, type: !7, align: 1)
!11780 = distinct !DILexicalBlock(scope: !11696, file: !8058, line: 475, column: 29)
!11781 = !DILocalVariable(name: "residual", scope: !11782, file: !8058, line: 478, type: !8073, align: 1)
!11782 = distinct !DILexicalBlock(scope: !11696, file: !8058, line: 478, column: 70)
!11783 = !DILocalVariable(name: "val", scope: !11784, file: !8058, line: 478, type: !7, align: 1)
!11784 = distinct !DILexicalBlock(scope: !11696, file: !8058, line: 478, column: 25)
!11785 = !DILocalVariable(name: "extra_bits", scope: !11786, file: !8058, line: 481, type: !49, align: 8)
!11786 = distinct !DILexicalBlock(scope: !11696, file: !8058, line: 481, column: 17)
!11787 = !DILocalVariable(name: "residual", scope: !11788, file: !8058, line: 484, type: !8073, align: 1)
!11788 = distinct !DILexicalBlock(scope: !11786, file: !8058, line: 484, column: 43)
!11789 = !DILocalVariable(name: "val", scope: !11790, file: !8058, line: 484, type: !7, align: 1)
!11790 = distinct !DILexicalBlock(scope: !11786, file: !8058, line: 484, column: 25)
!11791 = !DILocalVariable(name: "residual", scope: !11792, file: !8058, line: 487, type: !8073, align: 1)
!11792 = distinct !DILexicalBlock(scope: !11786, file: !8058, line: 487, column: 38)
!11793 = !DILocalVariable(name: "val", scope: !11794, file: !8058, line: 487, type: !7, align: 1)
!11794 = distinct !DILexicalBlock(scope: !11786, file: !8058, line: 487, column: 21)
!11795 = !DILocalVariable(name: "residual", scope: !11796, file: !8058, line: 488, type: !8073, align: 1)
!11796 = distinct !DILexicalBlock(scope: !11786, file: !8058, line: 488, column: 70)
!11797 = !DILocalVariable(name: "val", scope: !11798, file: !8058, line: 488, type: !7, align: 1)
!11798 = distinct !DILexicalBlock(scope: !11786, file: !8058, line: 488, column: 21)
!11799 = !DILocalVariable(name: "residual", scope: !11800, file: !8058, line: 491, type: !8073, align: 1)
!11800 = distinct !DILexicalBlock(scope: !11786, file: !8058, line: 491, column: 43)
!11801 = !DILocalVariable(name: "val", scope: !11802, file: !8058, line: 491, type: !7, align: 1)
!11802 = distinct !DILexicalBlock(scope: !11786, file: !8058, line: 491, column: 21)
!11803 = !DILocation(line: 434, column: 20, scope: !11684)
!11804 = !DILocation(line: 434, column: 27, scope: !11684)
!11805 = !DILocation(line: 471, column: 21, scope: !11696)
!11806 = !DILocation(line: 475, column: 47, scope: !11698)
!11807 = !DILocation(line: 475, column: 29, scope: !11700)
!11808 = !DILocation(line: 478, column: 70, scope: !11702)
!11809 = !DILocation(line: 478, column: 25, scope: !11704)
!11810 = !DILocation(line: 475, column: 47, scope: !11706)
!11811 = !DILocation(line: 475, column: 29, scope: !11708)
!11812 = !DILocation(line: 478, column: 70, scope: !11710)
!11813 = !DILocation(line: 478, column: 25, scope: !11712)
!11814 = !DILocation(line: 475, column: 47, scope: !11714)
!11815 = !DILocation(line: 475, column: 29, scope: !11716)
!11816 = !DILocation(line: 478, column: 70, scope: !11718)
!11817 = !DILocation(line: 478, column: 25, scope: !11720)
!11818 = !DILocation(line: 475, column: 47, scope: !11722)
!11819 = !DILocation(line: 475, column: 29, scope: !11724)
!11820 = !DILocation(line: 478, column: 70, scope: !11726)
!11821 = !DILocation(line: 478, column: 25, scope: !11728)
!11822 = !DILocation(line: 475, column: 47, scope: !11730)
!11823 = !DILocation(line: 475, column: 29, scope: !11732)
!11824 = !DILocation(line: 478, column: 70, scope: !11734)
!11825 = !DILocation(line: 478, column: 25, scope: !11736)
!11826 = !DILocation(line: 475, column: 47, scope: !11738)
!11827 = !DILocation(line: 475, column: 29, scope: !11740)
!11828 = !DILocation(line: 478, column: 70, scope: !11742)
!11829 = !DILocation(line: 478, column: 25, scope: !11744)
!11830 = !DILocation(line: 475, column: 47, scope: !11746)
!11831 = !DILocation(line: 475, column: 29, scope: !11748)
!11832 = !DILocation(line: 478, column: 70, scope: !11750)
!11833 = !DILocation(line: 478, column: 25, scope: !11752)
!11834 = !DILocation(line: 475, column: 47, scope: !11754)
!11835 = !DILocation(line: 475, column: 29, scope: !11756)
!11836 = !DILocation(line: 478, column: 70, scope: !11758)
!11837 = !DILocation(line: 478, column: 25, scope: !11760)
!11838 = !DILocation(line: 475, column: 47, scope: !11762)
!11839 = !DILocation(line: 475, column: 29, scope: !11764)
!11840 = !DILocation(line: 478, column: 70, scope: !11766)
!11841 = !DILocation(line: 478, column: 25, scope: !11768)
!11842 = !DILocation(line: 475, column: 47, scope: !11770)
!11843 = !DILocation(line: 475, column: 29, scope: !11772)
!11844 = !DILocation(line: 478, column: 70, scope: !11774)
!11845 = !DILocation(line: 478, column: 25, scope: !11776)
!11846 = !DILocation(line: 475, column: 47, scope: !11778)
!11847 = !DILocation(line: 475, column: 29, scope: !11780)
!11848 = !DILocation(line: 478, column: 70, scope: !11782)
!11849 = !DILocation(line: 478, column: 25, scope: !11784)
!11850 = !DILocation(line: 481, column: 21, scope: !11786)
!11851 = !DILocation(line: 484, column: 43, scope: !11788)
!11852 = !DILocation(line: 484, column: 25, scope: !11790)
!11853 = !DILocation(line: 487, column: 38, scope: !11792)
!11854 = !DILocation(line: 487, column: 21, scope: !11794)
!11855 = !DILocation(line: 488, column: 70, scope: !11796)
!11856 = !DILocation(line: 488, column: 21, scope: !11798)
!11857 = !DILocation(line: 491, column: 43, scope: !11800)
!11858 = !DILocation(line: 491, column: 21, scope: !11802)
!11859 = !DILocation(line: 471, column: 33, scope: !11684)
!11860 = !DILocation(line: 473, column: 46, scope: !11696)
!11861 = !DILocation(line: 474, column: 29, scope: !11696)
!11862 = !DILocation(line: 474, column: 28, scope: !11696)
!11863 = !DILocation(line: 477, column: 25, scope: !11696)
!11864 = !DILocation(line: 478, column: 25, scope: !11696)
!11865 = !DILocation(line: 475, column: 29, scope: !11696)
!11866 = !DILocation(line: 475, column: 29, scope: !11698)
!11867 = !DILocation(line: 494, column: 14, scope: !11684)
!11868 = !DILocation(line: 478, column: 25, scope: !11702)
!11869 = !DILocation(line: 475, column: 29, scope: !11706)
!11870 = !DILocation(line: 478, column: 25, scope: !11710)
!11871 = !DILocation(line: 475, column: 29, scope: !11714)
!11872 = !DILocation(line: 478, column: 25, scope: !11718)
!11873 = !DILocation(line: 475, column: 29, scope: !11722)
!11874 = !DILocation(line: 478, column: 25, scope: !11726)
!11875 = !DILocation(line: 475, column: 29, scope: !11730)
!11876 = !DILocation(line: 478, column: 25, scope: !11734)
!11877 = !DILocation(line: 475, column: 29, scope: !11738)
!11878 = !DILocation(line: 478, column: 25, scope: !11742)
!11879 = !DILocation(line: 475, column: 29, scope: !11746)
!11880 = !DILocation(line: 478, column: 25, scope: !11750)
!11881 = !DILocation(line: 475, column: 29, scope: !11754)
!11882 = !DILocation(line: 478, column: 25, scope: !11758)
!11883 = !DILocation(line: 475, column: 29, scope: !11762)
!11884 = !DILocation(line: 478, column: 25, scope: !11766)
!11885 = !DILocation(line: 475, column: 29, scope: !11770)
!11886 = !DILocation(line: 478, column: 25, scope: !11774)
!11887 = !DILocation(line: 481, column: 34, scope: !11696)
!11888 = !DILocation(line: 481, column: 47, scope: !11696)
!11889 = !DILocation(line: 481, column: 46, scope: !11696)
!11890 = !DILocation(line: 482, column: 20, scope: !11786)
!11891 = !DILocation(line: 475, column: 29, scope: !11778)
!11892 = !DILocation(line: 478, column: 25, scope: !11782)
!11893 = !DILocation(line: 490, column: 20, scope: !11786)
!11894 = !DILocation(line: 483, column: 25, scope: !11786)
!11895 = !DILocation(line: 483, column: 24, scope: !11786)
!11896 = !DILocation(line: 486, column: 21, scope: !11786)
!11897 = !DILocation(line: 487, column: 21, scope: !11786)
!11898 = !DILocation(line: 484, column: 25, scope: !11786)
!11899 = !DILocation(line: 484, column: 25, scope: !11788)
!11900 = !DILocation(line: 488, column: 21, scope: !11786)
!11901 = !DILocation(line: 487, column: 21, scope: !11792)
!11902 = !DILocation(line: 488, column: 21, scope: !11796)
!11903 = !DILocation(line: 493, column: 17, scope: !11786)
!11904 = !DILocation(line: 491, column: 21, scope: !11786)
!11905 = !DILocation(line: 491, column: 21, scope: !11800)
!11906 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN76_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Binary$GT$3fmt17hea41d7203f5a8360E", scope: !11907, file: !8058, line: 497, type: !11686, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !11908)
!11907 = !DINamespace(name: "{impl#11}", scope: !11674)
!11908 = !{!11909, !11910}
!11909 = !DILocalVariable(name: "self", arg: 1, scope: !11906, file: !8058, line: 497, type: !11688)
!11910 = !DILocalVariable(name: "f", arg: 2, scope: !11906, file: !8058, line: 497, type: !210)
!11911 = !DILocation(line: 497, column: 20, scope: !11906)
!11912 = !DILocation(line: 497, column: 27, scope: !11906)
!11913 = !DILocation(line: 498, column: 17, scope: !11906)
!11914 = !DILocation(line: 499, column: 14, scope: !11906)
!11915 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN75_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Octal$GT$3fmt17h9fbd2db05c0136dbE", scope: !11916, file: !8058, line: 502, type: !11686, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !11917)
!11916 = !DINamespace(name: "{impl#12}", scope: !11674)
!11917 = !{!11918, !11919}
!11918 = !DILocalVariable(name: "self", arg: 1, scope: !11915, file: !8058, line: 502, type: !11688)
!11919 = !DILocalVariable(name: "f", arg: 2, scope: !11915, file: !8058, line: 502, type: !210)
!11920 = !DILocation(line: 502, column: 20, scope: !11915)
!11921 = !DILocation(line: 502, column: 27, scope: !11915)
!11922 = !DILocation(line: 503, column: 17, scope: !11915)
!11923 = !DILocation(line: 504, column: 14, scope: !11915)
!11924 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN78_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h0ba1824f51e3e14aE", scope: !11925, file: !8058, line: 507, type: !11686, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !11926)
!11925 = !DINamespace(name: "{impl#13}", scope: !11674)
!11926 = !{!11927, !11928}
!11927 = !DILocalVariable(name: "self", arg: 1, scope: !11924, file: !8058, line: 507, type: !11688)
!11928 = !DILocalVariable(name: "f", arg: 2, scope: !11924, file: !8058, line: 507, type: !210)
!11929 = !DILocation(line: 507, column: 20, scope: !11924)
!11930 = !DILocation(line: 507, column: 27, scope: !11924)
!11931 = !DILocation(line: 508, column: 17, scope: !11924)
!11932 = !DILocation(line: 509, column: 14, scope: !11924)
!11933 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN78_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17hfea01afd1b25ad3aE", scope: !11934, file: !8058, line: 512, type: !11686, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !11935)
!11934 = !DINamespace(name: "{impl#14}", scope: !11674)
!11935 = !{!11936, !11937}
!11936 = !DILocalVariable(name: "self", arg: 1, scope: !11933, file: !8058, line: 512, type: !11688)
!11937 = !DILocalVariable(name: "f", arg: 2, scope: !11933, file: !8058, line: 512, type: !210)
!11938 = !DILocation(line: 512, column: 20, scope: !11933)
!11939 = !DILocation(line: 512, column: 27, scope: !11933)
!11940 = !DILocation(line: 513, column: 17, scope: !11933)
!11941 = !DILocation(line: 514, column: 14, scope: !11933)
!11942 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_649registers8xcontrol9XCr0Flags3all17ha83f780d4eb35a01E", scope: !11689, file: !8058, line: 532, type: !11943, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !25)
!11943 = !DISubroutineType(types: !11944)
!11944 = !{!11689}
!11945 = !DILocation(line: 541, column: 14, scope: !11942)
!11946 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_649registers8xcontrol9XCr0Flags4bits17hee9a577db0d0e060E", scope: !11689, file: !8058, line: 545, type: !11947, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !11949)
!11947 = !DISubroutineType(types: !11948)
!11948 = !{!49, !11688}
!11949 = !{!11950}
!11950 = !DILocalVariable(name: "self", arg: 1, scope: !11946, file: !8058, line: 545, type: !11688)
!11951 = !DILocation(line: 545, column: 31, scope: !11946)
!11952 = !DILocation(line: 546, column: 17, scope: !11946)
!11953 = !DILocation(line: 547, column: 14, scope: !11946)
!11954 = distinct !DISubprogram(name: "X87", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3X8717h7a75d5f8fc23231bE", scope: !11955, file: !8058, line: 460, type: !11957, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !11959)
!11955 = !DINamespace(name: "{impl#0}", scope: !11956)
!11956 = !DINamespace(name: "fmt", scope: !11685)
!11957 = !DISubroutineType(types: !11958)
!11958 = !{!310, !11688}
!11959 = !{!11960}
!11960 = !DILocalVariable(name: "self", arg: 1, scope: !11961, file: !11672, line: 8, type: !11688)
!11961 = !DILexicalBlockFile(scope: !11954, file: !11672, discriminator: 0)
!11962 = !DILocation(line: 8, column: 1, scope: !11961)
!11963 = !DILocation(line: 875, column: 11, scope: !11954)
!11964 = distinct !DISubprogram(name: "SSE", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3SSE17h8f514afe44e43c8fE", scope: !11955, file: !8058, line: 460, type: !11957, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !11965)
!11965 = !{!11966}
!11966 = !DILocalVariable(name: "self", arg: 1, scope: !11967, file: !11672, line: 8, type: !11688)
!11967 = !DILexicalBlockFile(scope: !11964, file: !11672, discriminator: 0)
!11968 = !DILocation(line: 8, column: 1, scope: !11967)
!11969 = !DILocation(line: 875, column: 11, scope: !11964)
!11970 = distinct !DISubprogram(name: "AVX", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3AVX17hde883693d364c503E", scope: !11955, file: !8058, line: 460, type: !11957, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !11971)
!11971 = !{!11972}
!11972 = !DILocalVariable(name: "self", arg: 1, scope: !11973, file: !11672, line: 8, type: !11688)
!11973 = !DILexicalBlockFile(scope: !11970, file: !11672, discriminator: 0)
!11974 = !DILocation(line: 8, column: 1, scope: !11973)
!11975 = !DILocation(line: 875, column: 11, scope: !11970)
!11976 = distinct !DISubprogram(name: "YMM", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3YMM17hb6b03d40ab424377E", scope: !11955, file: !8058, line: 460, type: !11957, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !11977)
!11977 = !{!11978}
!11978 = !DILocalVariable(name: "self", arg: 1, scope: !11979, file: !11672, line: 8, type: !11688)
!11979 = !DILexicalBlockFile(scope: !11976, file: !11672, discriminator: 0)
!11980 = !DILocation(line: 8, column: 1, scope: !11979)
!11981 = !DILocation(line: 875, column: 11, scope: !11976)
!11982 = distinct !DISubprogram(name: "BNDREG", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BNDREG17h69dd3d886e08204dE", scope: !11955, file: !8058, line: 460, type: !11957, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !11983)
!11983 = !{!11984}
!11984 = !DILocalVariable(name: "self", arg: 1, scope: !11985, file: !11672, line: 8, type: !11688)
!11985 = !DILexicalBlockFile(scope: !11982, file: !11672, discriminator: 0)
!11986 = !DILocation(line: 8, column: 1, scope: !11985)
!11987 = !DILocation(line: 875, column: 11, scope: !11982)
!11988 = distinct !DISubprogram(name: "BNDCSR", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BNDCSR17hed09c2e58ffcfc5aE", scope: !11955, file: !8058, line: 460, type: !11957, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !11989)
!11989 = !{!11990}
!11990 = !DILocalVariable(name: "self", arg: 1, scope: !11991, file: !11672, line: 8, type: !11688)
!11991 = !DILexicalBlockFile(scope: !11988, file: !11672, discriminator: 0)
!11992 = !DILocation(line: 8, column: 1, scope: !11991)
!11993 = !DILocation(line: 875, column: 11, scope: !11988)
!11994 = distinct !DISubprogram(name: "OPMASK", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6OPMASK17hf4cb44b7ce30a716E", scope: !11955, file: !8058, line: 460, type: !11957, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !11995)
!11995 = !{!11996}
!11996 = !DILocalVariable(name: "self", arg: 1, scope: !11997, file: !11672, line: 8, type: !11688)
!11997 = !DILexicalBlockFile(scope: !11994, file: !11672, discriminator: 0)
!11998 = !DILocation(line: 8, column: 1, scope: !11997)
!11999 = !DILocation(line: 875, column: 11, scope: !11994)
!12000 = distinct !DISubprogram(name: "ZMM_HI256", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9ZMM_HI25617h354f2f1ecc8a5938E", scope: !11955, file: !8058, line: 460, type: !11957, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !12001)
!12001 = !{!12002}
!12002 = !DILocalVariable(name: "self", arg: 1, scope: !12003, file: !11672, line: 8, type: !11688)
!12003 = !DILexicalBlockFile(scope: !12000, file: !11672, discriminator: 0)
!12004 = !DILocation(line: 8, column: 1, scope: !12003)
!12005 = !DILocation(line: 875, column: 11, scope: !12000)
!12006 = distinct !DISubprogram(name: "HI16_ZMM", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8HI16_ZMM17h6c73296c8d278e6cE", scope: !11955, file: !8058, line: 460, type: !11957, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !12007)
!12007 = !{!12008}
!12008 = !DILocalVariable(name: "self", arg: 1, scope: !12009, file: !11672, line: 8, type: !11688)
!12009 = !DILexicalBlockFile(scope: !12006, file: !11672, discriminator: 0)
!12010 = !DILocation(line: 8, column: 1, scope: !12009)
!12011 = !DILocation(line: 875, column: 11, scope: !12006)
!12012 = distinct !DISubprogram(name: "MPK", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3MPK17h7116c6576f6bec83E", scope: !11955, file: !8058, line: 460, type: !11957, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !12013)
!12013 = !{!12014}
!12014 = !DILocalVariable(name: "self", arg: 1, scope: !12015, file: !11672, line: 8, type: !11688)
!12015 = !DILexicalBlockFile(scope: !12012, file: !11672, discriminator: 0)
!12016 = !DILocation(line: 8, column: 1, scope: !12015)
!12017 = !DILocation(line: 875, column: 11, scope: !12012)
!12018 = distinct !DISubprogram(name: "LWP", linkageName: "_ZN150_$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$$LT$x86_64..registers..xcontrol..XCr0Flags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3LWP17h259f14eeaf7d42f2E", scope: !11955, file: !8058, line: 460, type: !11957, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !12019)
!12019 = !{!12020}
!12020 = !DILocalVariable(name: "self", arg: 1, scope: !12021, file: !11672, line: 8, type: !11688)
!12021 = !DILexicalBlockFile(scope: !12018, file: !11672, discriminator: 0)
!12022 = !DILocation(line: 8, column: 1, scope: !12021)
!12023 = !DILocation(line: 875, column: 11, scope: !12018)
!12024 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN83_$LT$x86_64..structures..gdt..GlobalDescriptorTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h3e1e66425f576427E", scope: !12025, file: !5442, line: 47, type: !12026, scopeLine: 47, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !12028)
!12025 = !DINamespace(name: "{impl#3}", scope: !5444)
!12026 = !DISubroutineType(types: !12027)
!12027 = !{!192, !5454, !210}
!12028 = !{!12029, !12030}
!12029 = !DILocalVariable(name: "self", arg: 1, scope: !12024, file: !5442, line: 47, type: !5454)
!12030 = !DILocalVariable(name: "f", arg: 2, scope: !12024, file: !5442, line: 47, type: !210)
!12031 = !DILocation(line: 47, column: 10, scope: !12024)
!12032 = !DILocation(line: 50, column: 5, scope: !12024)
!12033 = !DILocation(line: 47, column: 15, scope: !12024)
!12034 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN72_$LT$x86_64..structures..gdt..Descriptor$u20$as$u20$core..fmt..Debug$GT$3fmt17h9de4ec94a1f7074aE", scope: !12035, file: !5442, line: 190, type: !12036, scopeLine: 190, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !12053)
!12035 = !DINamespace(name: "{impl#5}", scope: !5444)
!12036 = !DISubroutineType(types: !12037)
!12037 = !{!192, !12038, !210}
!12038 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::gdt::Descriptor", baseType: !12039, size: 64, align: 64, dwarfAddressSpace: 0)
!12039 = !DICompositeType(tag: DW_TAG_structure_type, name: "Descriptor", scope: !5444, file: !2, size: 192, align: 64, elements: !12040, templateParams: !25, identifier: "bc1835a9d66ba5c7ef1d625ed5a2e647")
!12040 = !{!12041}
!12041 = !DICompositeType(tag: DW_TAG_variant_part, scope: !12039, file: !2, size: 192, align: 64, elements: !12042, templateParams: !25, identifier: "5e8531a42cebd5d73c2615542828aa4b", discriminator: !12052)
!12042 = !{!12043, !12047}
!12043 = !DIDerivedType(tag: DW_TAG_member, name: "UserSegment", scope: !12041, file: !2, baseType: !12044, size: 192, align: 64, extraData: i64 0)
!12044 = !DICompositeType(tag: DW_TAG_structure_type, name: "UserSegment", scope: !12039, file: !2, size: 192, align: 64, elements: !12045, templateParams: !25, identifier: "7cce815475424a14e453731ad4802b23")
!12045 = !{!12046}
!12046 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !12044, file: !2, baseType: !49, size: 64, align: 64, offset: 64)
!12047 = !DIDerivedType(tag: DW_TAG_member, name: "SystemSegment", scope: !12041, file: !2, baseType: !12048, size: 192, align: 64, extraData: i64 1)
!12048 = !DICompositeType(tag: DW_TAG_structure_type, name: "SystemSegment", scope: !12039, file: !2, size: 192, align: 64, elements: !12049, templateParams: !25, identifier: "c01f9a9755d07b1cd9923c331bdb663d")
!12049 = !{!12050, !12051}
!12050 = !DIDerivedType(tag: DW_TAG_member, name: "__0", scope: !12048, file: !2, baseType: !49, size: 64, align: 64, offset: 64)
!12051 = !DIDerivedType(tag: DW_TAG_member, name: "__1", scope: !12048, file: !2, baseType: !49, size: 64, align: 64, offset: 128)
!12052 = !DIDerivedType(tag: DW_TAG_member, scope: !12039, file: !2, baseType: !49, size: 64, align: 64, flags: DIFlagArtificial)
!12053 = !{!12054, !12055, !12056, !12058, !12060}
!12054 = !DILocalVariable(name: "self", arg: 1, scope: !12034, file: !5442, line: 190, type: !12038)
!12055 = !DILocalVariable(name: "f", arg: 2, scope: !12034, file: !5442, line: 190, type: !210)
!12056 = !DILocalVariable(name: "__self_0", scope: !12057, file: !5442, line: 196, type: !87, align: 8)
!12057 = distinct !DILexicalBlock(scope: !12034, file: !5442, line: 190, column: 10)
!12058 = !DILocalVariable(name: "__self_0", scope: !12059, file: !5442, line: 198, type: !87, align: 8)
!12059 = distinct !DILexicalBlock(scope: !12034, file: !5442, line: 190, column: 10)
!12060 = !DILocalVariable(name: "__self_1", scope: !12059, file: !5442, line: 198, type: !87, align: 8)
!12061 = !DILocation(line: 190, column: 10, scope: !12034)
!12062 = !DILocation(line: 196, column: 17, scope: !12057)
!12063 = !DILocation(line: 198, column: 24, scope: !12059)
!12064 = !DILocation(line: 196, column: 17, scope: !12034)
!12065 = !DILocation(line: 190, column: 10, scope: !12057)
!12066 = !DILocation(line: 198, column: 19, scope: !12034)
!12067 = !DILocation(line: 198, column: 19, scope: !12059)
!12068 = !DILocation(line: 198, column: 24, scope: !12034)
!12069 = !DILocation(line: 190, column: 10, scope: !12059)
!12070 = !DILocation(line: 190, column: 15, scope: !12034)
!12071 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN77_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h1402f4fea6cde017E", scope: !12072, file: !8058, line: 434, type: !12073, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !12079)
!12072 = !DINamespace(name: "{impl#16}", scope: !5444)
!12073 = !DISubroutineType(types: !12074)
!12074 = !{!192, !12075, !210}
!12075 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::gdt::DescriptorFlags", baseType: !12076, size: 64, align: 64, dwarfAddressSpace: 0)
!12076 = !DICompositeType(tag: DW_TAG_structure_type, name: "DescriptorFlags", scope: !5444, file: !2, size: 64, align: 64, elements: !12077, templateParams: !25, identifier: "c7698780c645f5bd7923472bde88a78b")
!12077 = !{!12078}
!12078 = !DIDerivedType(tag: DW_TAG_member, name: "bits", scope: !12076, file: !2, baseType: !49, size: 64, align: 64)
!12079 = !{!12080, !12081, !12082, !12084, !12086, !12088, !12090, !12092, !12094, !12096, !12098, !12100, !12102, !12104, !12106, !12108, !12110, !12112, !12114, !12116, !12118, !12120, !12122, !12124, !12126, !12128, !12130, !12132, !12134, !12136, !12138, !12140, !12142, !12144, !12146, !12148, !12150, !12152, !12154, !12156, !12158, !12160, !12162, !12164, !12166, !12168, !12170, !12172, !12174, !12176, !12178, !12180, !12182, !12184, !12186, !12188, !12190, !12192, !12194, !12196, !12198, !12200, !12202, !12204, !12206, !12208, !12210, !12212, !12214, !12216, !12218, !12220}
!12080 = !DILocalVariable(name: "self", arg: 1, scope: !12071, file: !8058, line: 434, type: !12075)
!12081 = !DILocalVariable(name: "f", arg: 2, scope: !12071, file: !8058, line: 434, type: !210)
!12082 = !DILocalVariable(name: "first", scope: !12083, file: !8058, line: 471, type: !310, align: 1)
!12083 = distinct !DILexicalBlock(scope: !12071, file: !8058, line: 471, column: 17)
!12084 = !DILocalVariable(name: "residual", scope: !12085, file: !8058, line: 475, type: !8073, align: 1)
!12085 = distinct !DILexicalBlock(scope: !12083, file: !8058, line: 475, column: 47)
!12086 = !DILocalVariable(name: "val", scope: !12087, file: !8058, line: 475, type: !7, align: 1)
!12087 = distinct !DILexicalBlock(scope: !12083, file: !8058, line: 475, column: 29)
!12088 = !DILocalVariable(name: "residual", scope: !12089, file: !8058, line: 478, type: !8073, align: 1)
!12089 = distinct !DILexicalBlock(scope: !12083, file: !8058, line: 478, column: 70)
!12090 = !DILocalVariable(name: "val", scope: !12091, file: !8058, line: 478, type: !7, align: 1)
!12091 = distinct !DILexicalBlock(scope: !12083, file: !8058, line: 478, column: 25)
!12092 = !DILocalVariable(name: "residual", scope: !12093, file: !8058, line: 475, type: !8073, align: 1)
!12093 = distinct !DILexicalBlock(scope: !12083, file: !8058, line: 475, column: 47)
!12094 = !DILocalVariable(name: "val", scope: !12095, file: !8058, line: 475, type: !7, align: 1)
!12095 = distinct !DILexicalBlock(scope: !12083, file: !8058, line: 475, column: 29)
!12096 = !DILocalVariable(name: "residual", scope: !12097, file: !8058, line: 478, type: !8073, align: 1)
!12097 = distinct !DILexicalBlock(scope: !12083, file: !8058, line: 478, column: 70)
!12098 = !DILocalVariable(name: "val", scope: !12099, file: !8058, line: 478, type: !7, align: 1)
!12099 = distinct !DILexicalBlock(scope: !12083, file: !8058, line: 478, column: 25)
!12100 = !DILocalVariable(name: "residual", scope: !12101, file: !8058, line: 475, type: !8073, align: 1)
!12101 = distinct !DILexicalBlock(scope: !12083, file: !8058, line: 475, column: 47)
!12102 = !DILocalVariable(name: "val", scope: !12103, file: !8058, line: 475, type: !7, align: 1)
!12103 = distinct !DILexicalBlock(scope: !12083, file: !8058, line: 475, column: 29)
!12104 = !DILocalVariable(name: "residual", scope: !12105, file: !8058, line: 478, type: !8073, align: 1)
!12105 = distinct !DILexicalBlock(scope: !12083, file: !8058, line: 478, column: 70)
!12106 = !DILocalVariable(name: "val", scope: !12107, file: !8058, line: 478, type: !7, align: 1)
!12107 = distinct !DILexicalBlock(scope: !12083, file: !8058, line: 478, column: 25)
!12108 = !DILocalVariable(name: "residual", scope: !12109, file: !8058, line: 475, type: !8073, align: 1)
!12109 = distinct !DILexicalBlock(scope: !12083, file: !8058, line: 475, column: 47)
!12110 = !DILocalVariable(name: "val", scope: !12111, file: !8058, line: 475, type: !7, align: 1)
!12111 = distinct !DILexicalBlock(scope: !12083, file: !8058, line: 475, column: 29)
!12112 = !DILocalVariable(name: "residual", scope: !12113, file: !8058, line: 478, type: !8073, align: 1)
!12113 = distinct !DILexicalBlock(scope: !12083, file: !8058, line: 478, column: 70)
!12114 = !DILocalVariable(name: "val", scope: !12115, file: !8058, line: 478, type: !7, align: 1)
!12115 = distinct !DILexicalBlock(scope: !12083, file: !8058, line: 478, column: 25)
!12116 = !DILocalVariable(name: "residual", scope: !12117, file: !8058, line: 475, type: !8073, align: 1)
!12117 = distinct !DILexicalBlock(scope: !12083, file: !8058, line: 475, column: 47)
!12118 = !DILocalVariable(name: "val", scope: !12119, file: !8058, line: 475, type: !7, align: 1)
!12119 = distinct !DILexicalBlock(scope: !12083, file: !8058, line: 475, column: 29)
!12120 = !DILocalVariable(name: "residual", scope: !12121, file: !8058, line: 478, type: !8073, align: 1)
!12121 = distinct !DILexicalBlock(scope: !12083, file: !8058, line: 478, column: 70)
!12122 = !DILocalVariable(name: "val", scope: !12123, file: !8058, line: 478, type: !7, align: 1)
!12123 = distinct !DILexicalBlock(scope: !12083, file: !8058, line: 478, column: 25)
!12124 = !DILocalVariable(name: "residual", scope: !12125, file: !8058, line: 475, type: !8073, align: 1)
!12125 = distinct !DILexicalBlock(scope: !12083, file: !8058, line: 475, column: 47)
!12126 = !DILocalVariable(name: "val", scope: !12127, file: !8058, line: 475, type: !7, align: 1)
!12127 = distinct !DILexicalBlock(scope: !12083, file: !8058, line: 475, column: 29)
!12128 = !DILocalVariable(name: "residual", scope: !12129, file: !8058, line: 478, type: !8073, align: 1)
!12129 = distinct !DILexicalBlock(scope: !12083, file: !8058, line: 478, column: 70)
!12130 = !DILocalVariable(name: "val", scope: !12131, file: !8058, line: 478, type: !7, align: 1)
!12131 = distinct !DILexicalBlock(scope: !12083, file: !8058, line: 478, column: 25)
!12132 = !DILocalVariable(name: "residual", scope: !12133, file: !8058, line: 475, type: !8073, align: 1)
!12133 = distinct !DILexicalBlock(scope: !12083, file: !8058, line: 475, column: 47)
!12134 = !DILocalVariable(name: "val", scope: !12135, file: !8058, line: 475, type: !7, align: 1)
!12135 = distinct !DILexicalBlock(scope: !12083, file: !8058, line: 475, column: 29)
!12136 = !DILocalVariable(name: "residual", scope: !12137, file: !8058, line: 478, type: !8073, align: 1)
!12137 = distinct !DILexicalBlock(scope: !12083, file: !8058, line: 478, column: 70)
!12138 = !DILocalVariable(name: "val", scope: !12139, file: !8058, line: 478, type: !7, align: 1)
!12139 = distinct !DILexicalBlock(scope: !12083, file: !8058, line: 478, column: 25)
!12140 = !DILocalVariable(name: "residual", scope: !12141, file: !8058, line: 475, type: !8073, align: 1)
!12141 = distinct !DILexicalBlock(scope: !12083, file: !8058, line: 475, column: 47)
!12142 = !DILocalVariable(name: "val", scope: !12143, file: !8058, line: 475, type: !7, align: 1)
!12143 = distinct !DILexicalBlock(scope: !12083, file: !8058, line: 475, column: 29)
!12144 = !DILocalVariable(name: "residual", scope: !12145, file: !8058, line: 478, type: !8073, align: 1)
!12145 = distinct !DILexicalBlock(scope: !12083, file: !8058, line: 478, column: 70)
!12146 = !DILocalVariable(name: "val", scope: !12147, file: !8058, line: 478, type: !7, align: 1)
!12147 = distinct !DILexicalBlock(scope: !12083, file: !8058, line: 478, column: 25)
!12148 = !DILocalVariable(name: "residual", scope: !12149, file: !8058, line: 475, type: !8073, align: 1)
!12149 = distinct !DILexicalBlock(scope: !12083, file: !8058, line: 475, column: 47)
!12150 = !DILocalVariable(name: "val", scope: !12151, file: !8058, line: 475, type: !7, align: 1)
!12151 = distinct !DILexicalBlock(scope: !12083, file: !8058, line: 475, column: 29)
!12152 = !DILocalVariable(name: "residual", scope: !12153, file: !8058, line: 478, type: !8073, align: 1)
!12153 = distinct !DILexicalBlock(scope: !12083, file: !8058, line: 478, column: 70)
!12154 = !DILocalVariable(name: "val", scope: !12155, file: !8058, line: 478, type: !7, align: 1)
!12155 = distinct !DILexicalBlock(scope: !12083, file: !8058, line: 478, column: 25)
!12156 = !DILocalVariable(name: "residual", scope: !12157, file: !8058, line: 475, type: !8073, align: 1)
!12157 = distinct !DILexicalBlock(scope: !12083, file: !8058, line: 475, column: 47)
!12158 = !DILocalVariable(name: "val", scope: !12159, file: !8058, line: 475, type: !7, align: 1)
!12159 = distinct !DILexicalBlock(scope: !12083, file: !8058, line: 475, column: 29)
!12160 = !DILocalVariable(name: "residual", scope: !12161, file: !8058, line: 478, type: !8073, align: 1)
!12161 = distinct !DILexicalBlock(scope: !12083, file: !8058, line: 478, column: 70)
!12162 = !DILocalVariable(name: "val", scope: !12163, file: !8058, line: 478, type: !7, align: 1)
!12163 = distinct !DILexicalBlock(scope: !12083, file: !8058, line: 478, column: 25)
!12164 = !DILocalVariable(name: "residual", scope: !12165, file: !8058, line: 475, type: !8073, align: 1)
!12165 = distinct !DILexicalBlock(scope: !12083, file: !8058, line: 475, column: 47)
!12166 = !DILocalVariable(name: "val", scope: !12167, file: !8058, line: 475, type: !7, align: 1)
!12167 = distinct !DILexicalBlock(scope: !12083, file: !8058, line: 475, column: 29)
!12168 = !DILocalVariable(name: "residual", scope: !12169, file: !8058, line: 478, type: !8073, align: 1)
!12169 = distinct !DILexicalBlock(scope: !12083, file: !8058, line: 478, column: 70)
!12170 = !DILocalVariable(name: "val", scope: !12171, file: !8058, line: 478, type: !7, align: 1)
!12171 = distinct !DILexicalBlock(scope: !12083, file: !8058, line: 478, column: 25)
!12172 = !DILocalVariable(name: "residual", scope: !12173, file: !8058, line: 475, type: !8073, align: 1)
!12173 = distinct !DILexicalBlock(scope: !12083, file: !8058, line: 475, column: 47)
!12174 = !DILocalVariable(name: "val", scope: !12175, file: !8058, line: 475, type: !7, align: 1)
!12175 = distinct !DILexicalBlock(scope: !12083, file: !8058, line: 475, column: 29)
!12176 = !DILocalVariable(name: "residual", scope: !12177, file: !8058, line: 478, type: !8073, align: 1)
!12177 = distinct !DILexicalBlock(scope: !12083, file: !8058, line: 478, column: 70)
!12178 = !DILocalVariable(name: "val", scope: !12179, file: !8058, line: 478, type: !7, align: 1)
!12179 = distinct !DILexicalBlock(scope: !12083, file: !8058, line: 478, column: 25)
!12180 = !DILocalVariable(name: "residual", scope: !12181, file: !8058, line: 475, type: !8073, align: 1)
!12181 = distinct !DILexicalBlock(scope: !12083, file: !8058, line: 475, column: 47)
!12182 = !DILocalVariable(name: "val", scope: !12183, file: !8058, line: 475, type: !7, align: 1)
!12183 = distinct !DILexicalBlock(scope: !12083, file: !8058, line: 475, column: 29)
!12184 = !DILocalVariable(name: "residual", scope: !12185, file: !8058, line: 478, type: !8073, align: 1)
!12185 = distinct !DILexicalBlock(scope: !12083, file: !8058, line: 478, column: 70)
!12186 = !DILocalVariable(name: "val", scope: !12187, file: !8058, line: 478, type: !7, align: 1)
!12187 = distinct !DILexicalBlock(scope: !12083, file: !8058, line: 478, column: 25)
!12188 = !DILocalVariable(name: "residual", scope: !12189, file: !8058, line: 475, type: !8073, align: 1)
!12189 = distinct !DILexicalBlock(scope: !12083, file: !8058, line: 475, column: 47)
!12190 = !DILocalVariable(name: "val", scope: !12191, file: !8058, line: 475, type: !7, align: 1)
!12191 = distinct !DILexicalBlock(scope: !12083, file: !8058, line: 475, column: 29)
!12192 = !DILocalVariable(name: "residual", scope: !12193, file: !8058, line: 478, type: !8073, align: 1)
!12193 = distinct !DILexicalBlock(scope: !12083, file: !8058, line: 478, column: 70)
!12194 = !DILocalVariable(name: "val", scope: !12195, file: !8058, line: 478, type: !7, align: 1)
!12195 = distinct !DILexicalBlock(scope: !12083, file: !8058, line: 478, column: 25)
!12196 = !DILocalVariable(name: "residual", scope: !12197, file: !8058, line: 475, type: !8073, align: 1)
!12197 = distinct !DILexicalBlock(scope: !12083, file: !8058, line: 475, column: 47)
!12198 = !DILocalVariable(name: "val", scope: !12199, file: !8058, line: 475, type: !7, align: 1)
!12199 = distinct !DILexicalBlock(scope: !12083, file: !8058, line: 475, column: 29)
!12200 = !DILocalVariable(name: "residual", scope: !12201, file: !8058, line: 478, type: !8073, align: 1)
!12201 = distinct !DILexicalBlock(scope: !12083, file: !8058, line: 478, column: 70)
!12202 = !DILocalVariable(name: "val", scope: !12203, file: !8058, line: 478, type: !7, align: 1)
!12203 = distinct !DILexicalBlock(scope: !12083, file: !8058, line: 478, column: 25)
!12204 = !DILocalVariable(name: "extra_bits", scope: !12205, file: !8058, line: 481, type: !49, align: 8)
!12205 = distinct !DILexicalBlock(scope: !12083, file: !8058, line: 481, column: 17)
!12206 = !DILocalVariable(name: "residual", scope: !12207, file: !8058, line: 484, type: !8073, align: 1)
!12207 = distinct !DILexicalBlock(scope: !12205, file: !8058, line: 484, column: 43)
!12208 = !DILocalVariable(name: "val", scope: !12209, file: !8058, line: 484, type: !7, align: 1)
!12209 = distinct !DILexicalBlock(scope: !12205, file: !8058, line: 484, column: 25)
!12210 = !DILocalVariable(name: "residual", scope: !12211, file: !8058, line: 487, type: !8073, align: 1)
!12211 = distinct !DILexicalBlock(scope: !12205, file: !8058, line: 487, column: 38)
!12212 = !DILocalVariable(name: "val", scope: !12213, file: !8058, line: 487, type: !7, align: 1)
!12213 = distinct !DILexicalBlock(scope: !12205, file: !8058, line: 487, column: 21)
!12214 = !DILocalVariable(name: "residual", scope: !12215, file: !8058, line: 488, type: !8073, align: 1)
!12215 = distinct !DILexicalBlock(scope: !12205, file: !8058, line: 488, column: 70)
!12216 = !DILocalVariable(name: "val", scope: !12217, file: !8058, line: 488, type: !7, align: 1)
!12217 = distinct !DILexicalBlock(scope: !12205, file: !8058, line: 488, column: 21)
!12218 = !DILocalVariable(name: "residual", scope: !12219, file: !8058, line: 491, type: !8073, align: 1)
!12219 = distinct !DILexicalBlock(scope: !12205, file: !8058, line: 491, column: 43)
!12220 = !DILocalVariable(name: "val", scope: !12221, file: !8058, line: 491, type: !7, align: 1)
!12221 = distinct !DILexicalBlock(scope: !12205, file: !8058, line: 491, column: 21)
!12222 = !DILocation(line: 434, column: 20, scope: !12071)
!12223 = !DILocation(line: 434, column: 27, scope: !12071)
!12224 = !DILocation(line: 471, column: 21, scope: !12083)
!12225 = !DILocation(line: 475, column: 47, scope: !12085)
!12226 = !DILocation(line: 475, column: 29, scope: !12087)
!12227 = !DILocation(line: 478, column: 70, scope: !12089)
!12228 = !DILocation(line: 478, column: 25, scope: !12091)
!12229 = !DILocation(line: 475, column: 47, scope: !12093)
!12230 = !DILocation(line: 475, column: 29, scope: !12095)
!12231 = !DILocation(line: 478, column: 70, scope: !12097)
!12232 = !DILocation(line: 478, column: 25, scope: !12099)
!12233 = !DILocation(line: 475, column: 47, scope: !12101)
!12234 = !DILocation(line: 475, column: 29, scope: !12103)
!12235 = !DILocation(line: 478, column: 70, scope: !12105)
!12236 = !DILocation(line: 478, column: 25, scope: !12107)
!12237 = !DILocation(line: 475, column: 47, scope: !12109)
!12238 = !DILocation(line: 475, column: 29, scope: !12111)
!12239 = !DILocation(line: 478, column: 70, scope: !12113)
!12240 = !DILocation(line: 478, column: 25, scope: !12115)
!12241 = !DILocation(line: 475, column: 47, scope: !12117)
!12242 = !DILocation(line: 475, column: 29, scope: !12119)
!12243 = !DILocation(line: 478, column: 70, scope: !12121)
!12244 = !DILocation(line: 478, column: 25, scope: !12123)
!12245 = !DILocation(line: 475, column: 47, scope: !12125)
!12246 = !DILocation(line: 475, column: 29, scope: !12127)
!12247 = !DILocation(line: 478, column: 70, scope: !12129)
!12248 = !DILocation(line: 478, column: 25, scope: !12131)
!12249 = !DILocation(line: 475, column: 47, scope: !12133)
!12250 = !DILocation(line: 475, column: 29, scope: !12135)
!12251 = !DILocation(line: 478, column: 70, scope: !12137)
!12252 = !DILocation(line: 478, column: 25, scope: !12139)
!12253 = !DILocation(line: 475, column: 47, scope: !12141)
!12254 = !DILocation(line: 475, column: 29, scope: !12143)
!12255 = !DILocation(line: 478, column: 70, scope: !12145)
!12256 = !DILocation(line: 478, column: 25, scope: !12147)
!12257 = !DILocation(line: 475, column: 47, scope: !12149)
!12258 = !DILocation(line: 475, column: 29, scope: !12151)
!12259 = !DILocation(line: 478, column: 70, scope: !12153)
!12260 = !DILocation(line: 478, column: 25, scope: !12155)
!12261 = !DILocation(line: 475, column: 47, scope: !12157)
!12262 = !DILocation(line: 475, column: 29, scope: !12159)
!12263 = !DILocation(line: 478, column: 70, scope: !12161)
!12264 = !DILocation(line: 478, column: 25, scope: !12163)
!12265 = !DILocation(line: 475, column: 47, scope: !12165)
!12266 = !DILocation(line: 475, column: 29, scope: !12167)
!12267 = !DILocation(line: 478, column: 70, scope: !12169)
!12268 = !DILocation(line: 478, column: 25, scope: !12171)
!12269 = !DILocation(line: 475, column: 47, scope: !12173)
!12270 = !DILocation(line: 475, column: 29, scope: !12175)
!12271 = !DILocation(line: 478, column: 70, scope: !12177)
!12272 = !DILocation(line: 478, column: 25, scope: !12179)
!12273 = !DILocation(line: 475, column: 47, scope: !12181)
!12274 = !DILocation(line: 475, column: 29, scope: !12183)
!12275 = !DILocation(line: 478, column: 70, scope: !12185)
!12276 = !DILocation(line: 478, column: 25, scope: !12187)
!12277 = !DILocation(line: 475, column: 47, scope: !12189)
!12278 = !DILocation(line: 475, column: 29, scope: !12191)
!12279 = !DILocation(line: 478, column: 70, scope: !12193)
!12280 = !DILocation(line: 478, column: 25, scope: !12195)
!12281 = !DILocation(line: 475, column: 47, scope: !12197)
!12282 = !DILocation(line: 475, column: 29, scope: !12199)
!12283 = !DILocation(line: 478, column: 70, scope: !12201)
!12284 = !DILocation(line: 478, column: 25, scope: !12203)
!12285 = !DILocation(line: 481, column: 21, scope: !12205)
!12286 = !DILocation(line: 484, column: 43, scope: !12207)
!12287 = !DILocation(line: 484, column: 25, scope: !12209)
!12288 = !DILocation(line: 487, column: 38, scope: !12211)
!12289 = !DILocation(line: 487, column: 21, scope: !12213)
!12290 = !DILocation(line: 488, column: 70, scope: !12215)
!12291 = !DILocation(line: 488, column: 21, scope: !12217)
!12292 = !DILocation(line: 491, column: 43, scope: !12219)
!12293 = !DILocation(line: 491, column: 21, scope: !12221)
!12294 = !DILocation(line: 471, column: 33, scope: !12071)
!12295 = !DILocation(line: 473, column: 46, scope: !12083)
!12296 = !DILocation(line: 474, column: 29, scope: !12083)
!12297 = !DILocation(line: 474, column: 28, scope: !12083)
!12298 = !DILocation(line: 477, column: 25, scope: !12083)
!12299 = !DILocation(line: 478, column: 25, scope: !12083)
!12300 = !DILocation(line: 475, column: 29, scope: !12083)
!12301 = !DILocation(line: 475, column: 29, scope: !12085)
!12302 = !DILocation(line: 494, column: 14, scope: !12071)
!12303 = !DILocation(line: 478, column: 25, scope: !12089)
!12304 = !DILocation(line: 475, column: 29, scope: !12093)
!12305 = !DILocation(line: 478, column: 25, scope: !12097)
!12306 = !DILocation(line: 475, column: 29, scope: !12101)
!12307 = !DILocation(line: 478, column: 25, scope: !12105)
!12308 = !DILocation(line: 475, column: 29, scope: !12109)
!12309 = !DILocation(line: 478, column: 25, scope: !12113)
!12310 = !DILocation(line: 475, column: 29, scope: !12117)
!12311 = !DILocation(line: 478, column: 25, scope: !12121)
!12312 = !DILocation(line: 475, column: 29, scope: !12125)
!12313 = !DILocation(line: 478, column: 25, scope: !12129)
!12314 = !DILocation(line: 475, column: 29, scope: !12133)
!12315 = !DILocation(line: 478, column: 25, scope: !12137)
!12316 = !DILocation(line: 475, column: 29, scope: !12141)
!12317 = !DILocation(line: 478, column: 25, scope: !12145)
!12318 = !DILocation(line: 475, column: 29, scope: !12149)
!12319 = !DILocation(line: 478, column: 25, scope: !12153)
!12320 = !DILocation(line: 475, column: 29, scope: !12157)
!12321 = !DILocation(line: 478, column: 25, scope: !12161)
!12322 = !DILocation(line: 475, column: 29, scope: !12165)
!12323 = !DILocation(line: 478, column: 25, scope: !12169)
!12324 = !DILocation(line: 475, column: 29, scope: !12173)
!12325 = !DILocation(line: 478, column: 25, scope: !12177)
!12326 = !DILocation(line: 475, column: 29, scope: !12181)
!12327 = !DILocation(line: 478, column: 25, scope: !12185)
!12328 = !DILocation(line: 475, column: 29, scope: !12189)
!12329 = !DILocation(line: 478, column: 25, scope: !12193)
!12330 = !DILocation(line: 481, column: 34, scope: !12083)
!12331 = !DILocation(line: 481, column: 47, scope: !12083)
!12332 = !DILocation(line: 481, column: 46, scope: !12083)
!12333 = !DILocation(line: 482, column: 20, scope: !12205)
!12334 = !DILocation(line: 475, column: 29, scope: !12197)
!12335 = !DILocation(line: 478, column: 25, scope: !12201)
!12336 = !DILocation(line: 490, column: 20, scope: !12205)
!12337 = !DILocation(line: 483, column: 25, scope: !12205)
!12338 = !DILocation(line: 483, column: 24, scope: !12205)
!12339 = !DILocation(line: 486, column: 21, scope: !12205)
!12340 = !DILocation(line: 487, column: 21, scope: !12205)
!12341 = !DILocation(line: 484, column: 25, scope: !12205)
!12342 = !DILocation(line: 484, column: 25, scope: !12207)
!12343 = !DILocation(line: 488, column: 21, scope: !12205)
!12344 = !DILocation(line: 487, column: 21, scope: !12211)
!12345 = !DILocation(line: 488, column: 21, scope: !12215)
!12346 = !DILocation(line: 493, column: 17, scope: !12205)
!12347 = !DILocation(line: 491, column: 21, scope: !12205)
!12348 = !DILocation(line: 491, column: 21, scope: !12219)
!12349 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN78_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17h65ed07598761c952E", scope: !12350, file: !8058, line: 497, type: !12073, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !12351)
!12350 = !DINamespace(name: "{impl#17}", scope: !5444)
!12351 = !{!12352, !12353}
!12352 = !DILocalVariable(name: "self", arg: 1, scope: !12349, file: !8058, line: 497, type: !12075)
!12353 = !DILocalVariable(name: "f", arg: 2, scope: !12349, file: !8058, line: 497, type: !210)
!12354 = !DILocation(line: 497, column: 20, scope: !12349)
!12355 = !DILocation(line: 497, column: 27, scope: !12349)
!12356 = !DILocation(line: 498, column: 17, scope: !12349)
!12357 = !DILocation(line: 499, column: 14, scope: !12349)
!12358 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN77_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17hc4e6dad8fb06581dE", scope: !12359, file: !8058, line: 502, type: !12073, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !12360)
!12359 = !DINamespace(name: "{impl#18}", scope: !5444)
!12360 = !{!12361, !12362}
!12361 = !DILocalVariable(name: "self", arg: 1, scope: !12358, file: !8058, line: 502, type: !12075)
!12362 = !DILocalVariable(name: "f", arg: 2, scope: !12358, file: !8058, line: 502, type: !210)
!12363 = !DILocation(line: 502, column: 20, scope: !12358)
!12364 = !DILocation(line: 502, column: 27, scope: !12358)
!12365 = !DILocation(line: 503, column: 17, scope: !12358)
!12366 = !DILocation(line: 504, column: 14, scope: !12358)
!12367 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h87740aa6c93c0e04E", scope: !12368, file: !8058, line: 507, type: !12073, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !12369)
!12368 = !DINamespace(name: "{impl#19}", scope: !5444)
!12369 = !{!12370, !12371}
!12370 = !DILocalVariable(name: "self", arg: 1, scope: !12367, file: !8058, line: 507, type: !12075)
!12371 = !DILocalVariable(name: "f", arg: 2, scope: !12367, file: !8058, line: 507, type: !210)
!12372 = !DILocation(line: 507, column: 20, scope: !12367)
!12373 = !DILocation(line: 507, column: 27, scope: !12367)
!12374 = !DILocation(line: 508, column: 17, scope: !12367)
!12375 = !DILocation(line: 509, column: 14, scope: !12367)
!12376 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h4e59564261049c5cE", scope: !12377, file: !8058, line: 512, type: !12073, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !12378)
!12377 = !DINamespace(name: "{impl#20}", scope: !5444)
!12378 = !{!12379, !12380}
!12379 = !DILocalVariable(name: "self", arg: 1, scope: !12376, file: !8058, line: 512, type: !12075)
!12380 = !DILocalVariable(name: "f", arg: 2, scope: !12376, file: !8058, line: 512, type: !210)
!12381 = !DILocation(line: 512, column: 20, scope: !12376)
!12382 = !DILocation(line: 512, column: 27, scope: !12376)
!12383 = !DILocation(line: 513, column: 17, scope: !12376)
!12384 = !DILocation(line: 514, column: 14, scope: !12376)
!12385 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_6410structures3gdt15DescriptorFlags3all17h5bbe114361b03692E", scope: !12076, file: !8058, line: 532, type: !12386, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !25)
!12386 = !DISubroutineType(types: !12387)
!12387 = !{!12076}
!12388 = !DILocation(line: 541, column: 14, scope: !12385)
!12389 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_6410structures3gdt15DescriptorFlags4bits17h0e6907e4106874c0E", scope: !12076, file: !8058, line: 545, type: !12390, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !12392)
!12390 = !DISubroutineType(types: !12391)
!12391 = !{!49, !12075}
!12392 = !{!12393}
!12393 = !DILocalVariable(name: "self", arg: 1, scope: !12389, file: !8058, line: 545, type: !12075)
!12394 = !DILocation(line: 545, column: 31, scope: !12389)
!12395 = !DILocation(line: 546, column: 17, scope: !12389)
!12396 = !DILocation(line: 547, column: 14, scope: !12389)
!12397 = distinct !DISubprogram(name: "ACCESSED", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8ACCESSED17hcb4345009a7f6c16E", scope: !12398, file: !8058, line: 460, type: !12400, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !12402)
!12398 = !DINamespace(name: "{impl#0}", scope: !12399)
!12399 = !DINamespace(name: "fmt", scope: !12072)
!12400 = !DISubroutineType(types: !12401)
!12401 = !{!310, !12075}
!12402 = !{!12403}
!12403 = !DILocalVariable(name: "self", arg: 1, scope: !12404, file: !5442, line: 201, type: !12075)
!12404 = !DILexicalBlockFile(scope: !12397, file: !5442, discriminator: 0)
!12405 = !DILocation(line: 201, column: 1, scope: !12404)
!12406 = !DILocation(line: 875, column: 11, scope: !12397)
!12407 = distinct !DISubprogram(name: "WRITABLE", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8WRITABLE17h6c99e16a81e70f42E", scope: !12398, file: !8058, line: 460, type: !12400, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !12408)
!12408 = !{!12409}
!12409 = !DILocalVariable(name: "self", arg: 1, scope: !12410, file: !5442, line: 201, type: !12075)
!12410 = !DILexicalBlockFile(scope: !12407, file: !5442, discriminator: 0)
!12411 = !DILocation(line: 201, column: 1, scope: !12410)
!12412 = !DILocation(line: 875, column: 11, scope: !12407)
!12413 = distinct !DISubprogram(name: "CONFORMING", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10CONFORMING17h2c223b8c4d97e5f8E", scope: !12398, file: !8058, line: 460, type: !12400, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !12414)
!12414 = !{!12415}
!12415 = !DILocalVariable(name: "self", arg: 1, scope: !12416, file: !5442, line: 201, type: !12075)
!12416 = !DILexicalBlockFile(scope: !12413, file: !5442, discriminator: 0)
!12417 = !DILocation(line: 201, column: 1, scope: !12416)
!12418 = !DILocation(line: 875, column: 11, scope: !12413)
!12419 = distinct !DISubprogram(name: "EXECUTABLE", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10EXECUTABLE17hb99f98a86d5d319eE", scope: !12398, file: !8058, line: 460, type: !12400, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !12420)
!12420 = !{!12421}
!12421 = !DILocalVariable(name: "self", arg: 1, scope: !12422, file: !5442, line: 201, type: !12075)
!12422 = !DILexicalBlockFile(scope: !12419, file: !5442, discriminator: 0)
!12423 = !DILocation(line: 201, column: 1, scope: !12422)
!12424 = !DILocation(line: 875, column: 11, scope: !12419)
!12425 = distinct !DISubprogram(name: "USER_SEGMENT", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12USER_SEGMENT17h7e4ff3fff9fb5725E", scope: !12398, file: !8058, line: 460, type: !12400, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !12426)
!12426 = !{!12427}
!12427 = !DILocalVariable(name: "self", arg: 1, scope: !12428, file: !5442, line: 201, type: !12075)
!12428 = !DILexicalBlockFile(scope: !12425, file: !5442, discriminator: 0)
!12429 = !DILocation(line: 201, column: 1, scope: !12428)
!12430 = !DILocation(line: 875, column: 11, scope: !12425)
!12431 = distinct !DISubprogram(name: "DPL_RING_3", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10DPL_RING_317hf1df56d0849fafc2E", scope: !12398, file: !8058, line: 460, type: !12400, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !12432)
!12432 = !{!12433}
!12433 = !DILocalVariable(name: "self", arg: 1, scope: !12434, file: !5442, line: 201, type: !12075)
!12434 = !DILexicalBlockFile(scope: !12431, file: !5442, discriminator: 0)
!12435 = !DILocation(line: 201, column: 1, scope: !12434)
!12436 = !DILocation(line: 875, column: 11, scope: !12431)
!12437 = distinct !DISubprogram(name: "PRESENT", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7PRESENT17h7f7e30df2888f8f8E", scope: !12398, file: !8058, line: 460, type: !12400, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !12438)
!12438 = !{!12439}
!12439 = !DILocalVariable(name: "self", arg: 1, scope: !12440, file: !5442, line: 201, type: !12075)
!12440 = !DILexicalBlockFile(scope: !12437, file: !5442, discriminator: 0)
!12441 = !DILocation(line: 201, column: 1, scope: !12440)
!12442 = !DILocation(line: 875, column: 11, scope: !12437)
!12443 = distinct !DISubprogram(name: "AVAILABLE", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9AVAILABLE17haa137c1e0a78ee31E", scope: !12398, file: !8058, line: 460, type: !12400, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !12444)
!12444 = !{!12445}
!12445 = !DILocalVariable(name: "self", arg: 1, scope: !12446, file: !5442, line: 201, type: !12075)
!12446 = !DILexicalBlockFile(scope: !12443, file: !5442, discriminator: 0)
!12447 = !DILocation(line: 201, column: 1, scope: !12446)
!12448 = !DILocation(line: 875, column: 11, scope: !12443)
!12449 = distinct !DISubprogram(name: "LONG_MODE", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9LONG_MODE17h35d9cbeb601d0d67E", scope: !12398, file: !8058, line: 460, type: !12400, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !12450)
!12450 = !{!12451}
!12451 = !DILocalVariable(name: "self", arg: 1, scope: !12452, file: !5442, line: 201, type: !12075)
!12452 = !DILexicalBlockFile(scope: !12449, file: !5442, discriminator: 0)
!12453 = !DILocation(line: 201, column: 1, scope: !12452)
!12454 = !DILocation(line: 875, column: 11, scope: !12449)
!12455 = distinct !DISubprogram(name: "DEFAULT_SIZE", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12DEFAULT_SIZE17hb023234ebc57c82cE", scope: !12398, file: !8058, line: 460, type: !12400, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !12456)
!12456 = !{!12457}
!12457 = !DILocalVariable(name: "self", arg: 1, scope: !12458, file: !5442, line: 201, type: !12075)
!12458 = !DILexicalBlockFile(scope: !12455, file: !5442, discriminator: 0)
!12459 = !DILocation(line: 201, column: 1, scope: !12458)
!12460 = !DILocation(line: 875, column: 11, scope: !12455)
!12461 = distinct !DISubprogram(name: "GRANULARITY", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11GRANULARITY17h76204b955263eb42E", scope: !12398, file: !8058, line: 460, type: !12400, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !12462)
!12462 = !{!12463}
!12463 = !DILocalVariable(name: "self", arg: 1, scope: !12464, file: !5442, line: 201, type: !12075)
!12464 = !DILexicalBlockFile(scope: !12461, file: !5442, discriminator: 0)
!12465 = !DILocation(line: 201, column: 1, scope: !12464)
!12466 = !DILocation(line: 875, column: 11, scope: !12461)
!12467 = distinct !DISubprogram(name: "LIMIT_0_15", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10LIMIT_0_1517h319b4994f6db53f2E", scope: !12398, file: !8058, line: 460, type: !12400, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !12468)
!12468 = !{!12469}
!12469 = !DILocalVariable(name: "self", arg: 1, scope: !12470, file: !5442, line: 201, type: !12075)
!12470 = !DILexicalBlockFile(scope: !12467, file: !5442, discriminator: 0)
!12471 = !DILocation(line: 201, column: 1, scope: !12470)
!12472 = !DILocation(line: 875, column: 11, scope: !12467)
!12473 = distinct !DISubprogram(name: "LIMIT_16_19", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$11LIMIT_16_1917hc1e8e014e1077867E", scope: !12398, file: !8058, line: 460, type: !12400, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !12474)
!12474 = !{!12475}
!12475 = !DILocalVariable(name: "self", arg: 1, scope: !12476, file: !5442, line: 201, type: !12075)
!12476 = !DILexicalBlockFile(scope: !12473, file: !5442, discriminator: 0)
!12477 = !DILocation(line: 201, column: 1, scope: !12476)
!12478 = !DILocation(line: 875, column: 11, scope: !12473)
!12479 = distinct !DISubprogram(name: "BASE_0_23", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9BASE_0_2317hce47adadf0b28b9cE", scope: !12398, file: !8058, line: 460, type: !12400, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !12480)
!12480 = !{!12481}
!12481 = !DILocalVariable(name: "self", arg: 1, scope: !12482, file: !5442, line: 201, type: !12075)
!12482 = !DILexicalBlockFile(scope: !12479, file: !5442, discriminator: 0)
!12483 = !DILocation(line: 201, column: 1, scope: !12482)
!12484 = !DILocation(line: 875, column: 11, scope: !12479)
!12485 = distinct !DISubprogram(name: "BASE_24_31", linkageName: "_ZN154_$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$$LT$x86_64..structures..gdt..DescriptorFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10BASE_24_3117h33b721fe6fe94aa1E", scope: !12398, file: !8058, line: 460, type: !12400, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !12486)
!12486 = !{!12487}
!12487 = !DILocalVariable(name: "self", arg: 1, scope: !12488, file: !5442, line: 201, type: !12075)
!12488 = !DILexicalBlockFile(scope: !12485, file: !5442, discriminator: 0)
!12489 = !DILocation(line: 201, column: 1, scope: !12488)
!12490 = !DILocation(line: 875, column: 11, scope: !12485)
!12491 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN86_$LT$x86_64..structures..idt..InterruptDescriptorTable$u20$as$u20$core..fmt..Debug$GT$3fmt17hb610146fa2c319a6E", scope: !12492, file: !5467, line: 47, type: !12493, scopeLine: 47, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !12495)
!12492 = !DINamespace(name: "{impl#15}", scope: !14)
!12493 = !DISubroutineType(types: !12494)
!12494 = !{!192, !5498, !210}
!12495 = !{!12496, !12497, !12498, !12504}
!12496 = !DILocalVariable(name: "self", arg: 1, scope: !12491, file: !5467, line: 47, type: !5498)
!12497 = !DILocalVariable(name: "f", arg: 2, scope: !12491, file: !5467, line: 47, type: !210)
!12498 = !DILocalVariable(name: "names", scope: !12499, file: !5467, line: 47, type: !12500, align: 8)
!12499 = distinct !DILexicalBlock(scope: !12491, file: !5467, line: 47, column: 17)
!12500 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[&str; 26]", baseType: !12501, size: 64, align: 64, dwarfAddressSpace: 0)
!12501 = !DICompositeType(tag: DW_TAG_array_type, baseType: !115, size: 3328, align: 64, elements: !12502)
!12502 = !{!12503}
!12503 = !DISubrange(count: 26, lowerBound: 0)
!12504 = !DILocalVariable(name: "values", scope: !12505, file: !5467, line: 47, type: !12506, align: 8)
!12505 = distinct !DILexicalBlock(scope: !12499, file: !5467, line: 47, column: 17)
!12506 = !DICompositeType(tag: DW_TAG_structure_type, name: "&[&dyn core::fmt::Debug]", file: !2, size: 128, align: 64, elements: !12507, templateParams: !25, identifier: "e66f828e7b326ff358d4a61a012623fb")
!12507 = !{!12508, !12516}
!12508 = !DIDerivedType(tag: DW_TAG_member, name: "data_ptr", scope: !12506, file: !2, baseType: !12509, size: 64, align: 64)
!12509 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !12510, size: 64, align: 64, dwarfAddressSpace: 0)
!12510 = !DICompositeType(tag: DW_TAG_structure_type, name: "&dyn core::fmt::Debug", file: !2, size: 128, align: 64, elements: !12511, templateParams: !25, identifier: "6b10a4cb1c2ee3eb972643947750dc97")
!12511 = !{!12512, !12515}
!12512 = !DIDerivedType(tag: DW_TAG_member, name: "pointer", scope: !12510, file: !2, baseType: !12513, size: 64, align: 64)
!12513 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !12514, size: 64, align: 64, dwarfAddressSpace: 0)
!12514 = !DICompositeType(tag: DW_TAG_structure_type, name: "dyn core::fmt::Debug", file: !2, align: 8, elements: !25, identifier: "f60aeaf476ee773f3b8bc7330bee27e8")
!12515 = !DIDerivedType(tag: DW_TAG_member, name: "vtable", scope: !12510, file: !2, baseType: !238, size: 64, align: 64, offset: 64)
!12516 = !DIDerivedType(tag: DW_TAG_member, name: "length", scope: !12506, file: !2, baseType: !9, size: 64, align: 64, offset: 64)
!12517 = !DILocation(line: 47, column: 17, scope: !12491)
!12518 = !DILocation(line: 47, column: 17, scope: !12499)
!12519 = !DILocation(line: 90, column: 5, scope: !12499)
!12520 = !DILocation(line: 100, column: 5, scope: !12499)
!12521 = !DILocation(line: 108, column: 5, scope: !12499)
!12522 = !DILocation(line: 117, column: 5, scope: !12499)
!12523 = !DILocation(line: 127, column: 5, scope: !12499)
!12524 = !DILocation(line: 161, column: 5, scope: !12499)
!12525 = !DILocation(line: 178, column: 5, scope: !12499)
!12526 = !DILocation(line: 212, column: 5, scope: !12499)
!12527 = !DILocation(line: 219, column: 5, scope: !12499)
!12528 = !DILocation(line: 229, column: 5, scope: !12499)
!12529 = !DILocation(line: 239, column: 5, scope: !12499)
!12530 = !DILocation(line: 256, column: 5, scope: !12499)
!12531 = !DILocation(line: 272, column: 5, scope: !12499)
!12532 = !DILocation(line: 293, column: 5, scope: !12499)
!12533 = !DILocation(line: 296, column: 5, scope: !12499)
!12534 = !DILocation(line: 304, column: 5, scope: !12499)
!12535 = !DILocation(line: 313, column: 5, scope: !12499)
!12536 = !DILocation(line: 322, column: 5, scope: !12499)
!12537 = !DILocation(line: 338, column: 5, scope: !12499)
!12538 = !DILocation(line: 341, column: 5, scope: !12499)
!12539 = !DILocation(line: 344, column: 5, scope: !12499)
!12540 = !DILocation(line: 373, column: 5, scope: !12499)
!12541 = !DILocation(line: 384, column: 5, scope: !12499)
!12542 = !DILocation(line: 387, column: 5, scope: !12499)
!12543 = !DILocation(line: 409, column: 5, scope: !12499)
!12544 = !DILocation(line: 47, column: 17, scope: !12505)
!12545 = !DILocation(line: 47, column: 22, scope: !12491)
!12546 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$3fmt17h4971c3d76a6f7ff1E", scope: !12547, file: !8058, line: 434, type: !12548, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !12551)
!12547 = !DINamespace(name: "{impl#38}", scope: !14)
!12548 = !DISubroutineType(types: !12549)
!12549 = !{!192, !12550, !210}
!12550 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::PageFaultErrorCode", baseType: !512, size: 64, align: 64, dwarfAddressSpace: 0)
!12551 = !{!12552, !12553, !12554, !12556, !12558, !12560, !12562, !12564, !12566, !12568, !12570, !12572, !12574, !12576, !12578, !12580, !12582, !12584, !12586, !12588, !12590, !12592, !12594, !12596, !12598, !12600, !12602, !12604, !12606, !12608, !12610, !12612, !12614, !12616, !12618, !12620, !12622, !12624, !12626, !12628, !12630, !12632, !12634, !12636, !12638, !12640, !12642, !12644}
!12552 = !DILocalVariable(name: "self", arg: 1, scope: !12546, file: !8058, line: 434, type: !12550)
!12553 = !DILocalVariable(name: "f", arg: 2, scope: !12546, file: !8058, line: 434, type: !210)
!12554 = !DILocalVariable(name: "first", scope: !12555, file: !8058, line: 471, type: !310, align: 1)
!12555 = distinct !DILexicalBlock(scope: !12546, file: !8058, line: 471, column: 17)
!12556 = !DILocalVariable(name: "residual", scope: !12557, file: !8058, line: 475, type: !8073, align: 1)
!12557 = distinct !DILexicalBlock(scope: !12555, file: !8058, line: 475, column: 47)
!12558 = !DILocalVariable(name: "val", scope: !12559, file: !8058, line: 475, type: !7, align: 1)
!12559 = distinct !DILexicalBlock(scope: !12555, file: !8058, line: 475, column: 29)
!12560 = !DILocalVariable(name: "residual", scope: !12561, file: !8058, line: 478, type: !8073, align: 1)
!12561 = distinct !DILexicalBlock(scope: !12555, file: !8058, line: 478, column: 70)
!12562 = !DILocalVariable(name: "val", scope: !12563, file: !8058, line: 478, type: !7, align: 1)
!12563 = distinct !DILexicalBlock(scope: !12555, file: !8058, line: 478, column: 25)
!12564 = !DILocalVariable(name: "residual", scope: !12565, file: !8058, line: 475, type: !8073, align: 1)
!12565 = distinct !DILexicalBlock(scope: !12555, file: !8058, line: 475, column: 47)
!12566 = !DILocalVariable(name: "val", scope: !12567, file: !8058, line: 475, type: !7, align: 1)
!12567 = distinct !DILexicalBlock(scope: !12555, file: !8058, line: 475, column: 29)
!12568 = !DILocalVariable(name: "residual", scope: !12569, file: !8058, line: 478, type: !8073, align: 1)
!12569 = distinct !DILexicalBlock(scope: !12555, file: !8058, line: 478, column: 70)
!12570 = !DILocalVariable(name: "val", scope: !12571, file: !8058, line: 478, type: !7, align: 1)
!12571 = distinct !DILexicalBlock(scope: !12555, file: !8058, line: 478, column: 25)
!12572 = !DILocalVariable(name: "residual", scope: !12573, file: !8058, line: 475, type: !8073, align: 1)
!12573 = distinct !DILexicalBlock(scope: !12555, file: !8058, line: 475, column: 47)
!12574 = !DILocalVariable(name: "val", scope: !12575, file: !8058, line: 475, type: !7, align: 1)
!12575 = distinct !DILexicalBlock(scope: !12555, file: !8058, line: 475, column: 29)
!12576 = !DILocalVariable(name: "residual", scope: !12577, file: !8058, line: 478, type: !8073, align: 1)
!12577 = distinct !DILexicalBlock(scope: !12555, file: !8058, line: 478, column: 70)
!12578 = !DILocalVariable(name: "val", scope: !12579, file: !8058, line: 478, type: !7, align: 1)
!12579 = distinct !DILexicalBlock(scope: !12555, file: !8058, line: 478, column: 25)
!12580 = !DILocalVariable(name: "residual", scope: !12581, file: !8058, line: 475, type: !8073, align: 1)
!12581 = distinct !DILexicalBlock(scope: !12555, file: !8058, line: 475, column: 47)
!12582 = !DILocalVariable(name: "val", scope: !12583, file: !8058, line: 475, type: !7, align: 1)
!12583 = distinct !DILexicalBlock(scope: !12555, file: !8058, line: 475, column: 29)
!12584 = !DILocalVariable(name: "residual", scope: !12585, file: !8058, line: 478, type: !8073, align: 1)
!12585 = distinct !DILexicalBlock(scope: !12555, file: !8058, line: 478, column: 70)
!12586 = !DILocalVariable(name: "val", scope: !12587, file: !8058, line: 478, type: !7, align: 1)
!12587 = distinct !DILexicalBlock(scope: !12555, file: !8058, line: 478, column: 25)
!12588 = !DILocalVariable(name: "residual", scope: !12589, file: !8058, line: 475, type: !8073, align: 1)
!12589 = distinct !DILexicalBlock(scope: !12555, file: !8058, line: 475, column: 47)
!12590 = !DILocalVariable(name: "val", scope: !12591, file: !8058, line: 475, type: !7, align: 1)
!12591 = distinct !DILexicalBlock(scope: !12555, file: !8058, line: 475, column: 29)
!12592 = !DILocalVariable(name: "residual", scope: !12593, file: !8058, line: 478, type: !8073, align: 1)
!12593 = distinct !DILexicalBlock(scope: !12555, file: !8058, line: 478, column: 70)
!12594 = !DILocalVariable(name: "val", scope: !12595, file: !8058, line: 478, type: !7, align: 1)
!12595 = distinct !DILexicalBlock(scope: !12555, file: !8058, line: 478, column: 25)
!12596 = !DILocalVariable(name: "residual", scope: !12597, file: !8058, line: 475, type: !8073, align: 1)
!12597 = distinct !DILexicalBlock(scope: !12555, file: !8058, line: 475, column: 47)
!12598 = !DILocalVariable(name: "val", scope: !12599, file: !8058, line: 475, type: !7, align: 1)
!12599 = distinct !DILexicalBlock(scope: !12555, file: !8058, line: 475, column: 29)
!12600 = !DILocalVariable(name: "residual", scope: !12601, file: !8058, line: 478, type: !8073, align: 1)
!12601 = distinct !DILexicalBlock(scope: !12555, file: !8058, line: 478, column: 70)
!12602 = !DILocalVariable(name: "val", scope: !12603, file: !8058, line: 478, type: !7, align: 1)
!12603 = distinct !DILexicalBlock(scope: !12555, file: !8058, line: 478, column: 25)
!12604 = !DILocalVariable(name: "residual", scope: !12605, file: !8058, line: 475, type: !8073, align: 1)
!12605 = distinct !DILexicalBlock(scope: !12555, file: !8058, line: 475, column: 47)
!12606 = !DILocalVariable(name: "val", scope: !12607, file: !8058, line: 475, type: !7, align: 1)
!12607 = distinct !DILexicalBlock(scope: !12555, file: !8058, line: 475, column: 29)
!12608 = !DILocalVariable(name: "residual", scope: !12609, file: !8058, line: 478, type: !8073, align: 1)
!12609 = distinct !DILexicalBlock(scope: !12555, file: !8058, line: 478, column: 70)
!12610 = !DILocalVariable(name: "val", scope: !12611, file: !8058, line: 478, type: !7, align: 1)
!12611 = distinct !DILexicalBlock(scope: !12555, file: !8058, line: 478, column: 25)
!12612 = !DILocalVariable(name: "residual", scope: !12613, file: !8058, line: 475, type: !8073, align: 1)
!12613 = distinct !DILexicalBlock(scope: !12555, file: !8058, line: 475, column: 47)
!12614 = !DILocalVariable(name: "val", scope: !12615, file: !8058, line: 475, type: !7, align: 1)
!12615 = distinct !DILexicalBlock(scope: !12555, file: !8058, line: 475, column: 29)
!12616 = !DILocalVariable(name: "residual", scope: !12617, file: !8058, line: 478, type: !8073, align: 1)
!12617 = distinct !DILexicalBlock(scope: !12555, file: !8058, line: 478, column: 70)
!12618 = !DILocalVariable(name: "val", scope: !12619, file: !8058, line: 478, type: !7, align: 1)
!12619 = distinct !DILexicalBlock(scope: !12555, file: !8058, line: 478, column: 25)
!12620 = !DILocalVariable(name: "residual", scope: !12621, file: !8058, line: 475, type: !8073, align: 1)
!12621 = distinct !DILexicalBlock(scope: !12555, file: !8058, line: 475, column: 47)
!12622 = !DILocalVariable(name: "val", scope: !12623, file: !8058, line: 475, type: !7, align: 1)
!12623 = distinct !DILexicalBlock(scope: !12555, file: !8058, line: 475, column: 29)
!12624 = !DILocalVariable(name: "residual", scope: !12625, file: !8058, line: 478, type: !8073, align: 1)
!12625 = distinct !DILexicalBlock(scope: !12555, file: !8058, line: 478, column: 70)
!12626 = !DILocalVariable(name: "val", scope: !12627, file: !8058, line: 478, type: !7, align: 1)
!12627 = distinct !DILexicalBlock(scope: !12555, file: !8058, line: 478, column: 25)
!12628 = !DILocalVariable(name: "extra_bits", scope: !12629, file: !8058, line: 481, type: !49, align: 8)
!12629 = distinct !DILexicalBlock(scope: !12555, file: !8058, line: 481, column: 17)
!12630 = !DILocalVariable(name: "residual", scope: !12631, file: !8058, line: 484, type: !8073, align: 1)
!12631 = distinct !DILexicalBlock(scope: !12629, file: !8058, line: 484, column: 43)
!12632 = !DILocalVariable(name: "val", scope: !12633, file: !8058, line: 484, type: !7, align: 1)
!12633 = distinct !DILexicalBlock(scope: !12629, file: !8058, line: 484, column: 25)
!12634 = !DILocalVariable(name: "residual", scope: !12635, file: !8058, line: 487, type: !8073, align: 1)
!12635 = distinct !DILexicalBlock(scope: !12629, file: !8058, line: 487, column: 38)
!12636 = !DILocalVariable(name: "val", scope: !12637, file: !8058, line: 487, type: !7, align: 1)
!12637 = distinct !DILexicalBlock(scope: !12629, file: !8058, line: 487, column: 21)
!12638 = !DILocalVariable(name: "residual", scope: !12639, file: !8058, line: 488, type: !8073, align: 1)
!12639 = distinct !DILexicalBlock(scope: !12629, file: !8058, line: 488, column: 70)
!12640 = !DILocalVariable(name: "val", scope: !12641, file: !8058, line: 488, type: !7, align: 1)
!12641 = distinct !DILexicalBlock(scope: !12629, file: !8058, line: 488, column: 21)
!12642 = !DILocalVariable(name: "residual", scope: !12643, file: !8058, line: 491, type: !8073, align: 1)
!12643 = distinct !DILexicalBlock(scope: !12629, file: !8058, line: 491, column: 43)
!12644 = !DILocalVariable(name: "val", scope: !12645, file: !8058, line: 491, type: !7, align: 1)
!12645 = distinct !DILexicalBlock(scope: !12629, file: !8058, line: 491, column: 21)
!12646 = !DILocation(line: 434, column: 20, scope: !12546)
!12647 = !DILocation(line: 434, column: 27, scope: !12546)
!12648 = !DILocation(line: 471, column: 21, scope: !12555)
!12649 = !DILocation(line: 475, column: 47, scope: !12557)
!12650 = !DILocation(line: 475, column: 29, scope: !12559)
!12651 = !DILocation(line: 478, column: 70, scope: !12561)
!12652 = !DILocation(line: 478, column: 25, scope: !12563)
!12653 = !DILocation(line: 475, column: 47, scope: !12565)
!12654 = !DILocation(line: 475, column: 29, scope: !12567)
!12655 = !DILocation(line: 478, column: 70, scope: !12569)
!12656 = !DILocation(line: 478, column: 25, scope: !12571)
!12657 = !DILocation(line: 475, column: 47, scope: !12573)
!12658 = !DILocation(line: 475, column: 29, scope: !12575)
!12659 = !DILocation(line: 478, column: 70, scope: !12577)
!12660 = !DILocation(line: 478, column: 25, scope: !12579)
!12661 = !DILocation(line: 475, column: 47, scope: !12581)
!12662 = !DILocation(line: 475, column: 29, scope: !12583)
!12663 = !DILocation(line: 478, column: 70, scope: !12585)
!12664 = !DILocation(line: 478, column: 25, scope: !12587)
!12665 = !DILocation(line: 475, column: 47, scope: !12589)
!12666 = !DILocation(line: 475, column: 29, scope: !12591)
!12667 = !DILocation(line: 478, column: 70, scope: !12593)
!12668 = !DILocation(line: 478, column: 25, scope: !12595)
!12669 = !DILocation(line: 475, column: 47, scope: !12597)
!12670 = !DILocation(line: 475, column: 29, scope: !12599)
!12671 = !DILocation(line: 478, column: 70, scope: !12601)
!12672 = !DILocation(line: 478, column: 25, scope: !12603)
!12673 = !DILocation(line: 475, column: 47, scope: !12605)
!12674 = !DILocation(line: 475, column: 29, scope: !12607)
!12675 = !DILocation(line: 478, column: 70, scope: !12609)
!12676 = !DILocation(line: 478, column: 25, scope: !12611)
!12677 = !DILocation(line: 475, column: 47, scope: !12613)
!12678 = !DILocation(line: 475, column: 29, scope: !12615)
!12679 = !DILocation(line: 478, column: 70, scope: !12617)
!12680 = !DILocation(line: 478, column: 25, scope: !12619)
!12681 = !DILocation(line: 475, column: 47, scope: !12621)
!12682 = !DILocation(line: 475, column: 29, scope: !12623)
!12683 = !DILocation(line: 478, column: 70, scope: !12625)
!12684 = !DILocation(line: 478, column: 25, scope: !12627)
!12685 = !DILocation(line: 481, column: 21, scope: !12629)
!12686 = !DILocation(line: 484, column: 43, scope: !12631)
!12687 = !DILocation(line: 484, column: 25, scope: !12633)
!12688 = !DILocation(line: 487, column: 38, scope: !12635)
!12689 = !DILocation(line: 487, column: 21, scope: !12637)
!12690 = !DILocation(line: 488, column: 70, scope: !12639)
!12691 = !DILocation(line: 488, column: 21, scope: !12641)
!12692 = !DILocation(line: 491, column: 43, scope: !12643)
!12693 = !DILocation(line: 491, column: 21, scope: !12645)
!12694 = !DILocation(line: 471, column: 33, scope: !12546)
!12695 = !DILocation(line: 473, column: 46, scope: !12555)
!12696 = !DILocation(line: 474, column: 29, scope: !12555)
!12697 = !DILocation(line: 474, column: 28, scope: !12555)
!12698 = !DILocation(line: 477, column: 25, scope: !12555)
!12699 = !DILocation(line: 478, column: 25, scope: !12555)
!12700 = !DILocation(line: 475, column: 29, scope: !12555)
!12701 = !DILocation(line: 475, column: 29, scope: !12557)
!12702 = !DILocation(line: 494, column: 14, scope: !12546)
!12703 = !DILocation(line: 478, column: 25, scope: !12561)
!12704 = !DILocation(line: 475, column: 29, scope: !12565)
!12705 = !DILocation(line: 478, column: 25, scope: !12569)
!12706 = !DILocation(line: 475, column: 29, scope: !12573)
!12707 = !DILocation(line: 478, column: 25, scope: !12577)
!12708 = !DILocation(line: 475, column: 29, scope: !12581)
!12709 = !DILocation(line: 478, column: 25, scope: !12585)
!12710 = !DILocation(line: 475, column: 29, scope: !12589)
!12711 = !DILocation(line: 478, column: 25, scope: !12593)
!12712 = !DILocation(line: 475, column: 29, scope: !12597)
!12713 = !DILocation(line: 478, column: 25, scope: !12601)
!12714 = !DILocation(line: 475, column: 29, scope: !12605)
!12715 = !DILocation(line: 478, column: 25, scope: !12609)
!12716 = !DILocation(line: 475, column: 29, scope: !12613)
!12717 = !DILocation(line: 478, column: 25, scope: !12617)
!12718 = !DILocation(line: 481, column: 34, scope: !12555)
!12719 = !DILocation(line: 481, column: 47, scope: !12555)
!12720 = !DILocation(line: 481, column: 46, scope: !12555)
!12721 = !DILocation(line: 482, column: 20, scope: !12629)
!12722 = !DILocation(line: 475, column: 29, scope: !12621)
!12723 = !DILocation(line: 478, column: 25, scope: !12625)
!12724 = !DILocation(line: 490, column: 20, scope: !12629)
!12725 = !DILocation(line: 483, column: 25, scope: !12629)
!12726 = !DILocation(line: 483, column: 24, scope: !12629)
!12727 = !DILocation(line: 486, column: 21, scope: !12629)
!12728 = !DILocation(line: 487, column: 21, scope: !12629)
!12729 = !DILocation(line: 484, column: 25, scope: !12629)
!12730 = !DILocation(line: 484, column: 25, scope: !12631)
!12731 = !DILocation(line: 488, column: 21, scope: !12629)
!12732 = !DILocation(line: 487, column: 21, scope: !12635)
!12733 = !DILocation(line: 488, column: 21, scope: !12639)
!12734 = !DILocation(line: 493, column: 17, scope: !12629)
!12735 = !DILocation(line: 491, column: 21, scope: !12629)
!12736 = !DILocation(line: 491, column: 21, scope: !12643)
!12737 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN81_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Binary$GT$3fmt17h73c9446a44a734eeE", scope: !12738, file: !8058, line: 497, type: !12548, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !12739)
!12738 = !DINamespace(name: "{impl#39}", scope: !14)
!12739 = !{!12740, !12741}
!12740 = !DILocalVariable(name: "self", arg: 1, scope: !12737, file: !8058, line: 497, type: !12550)
!12741 = !DILocalVariable(name: "f", arg: 2, scope: !12737, file: !8058, line: 497, type: !210)
!12742 = !DILocation(line: 497, column: 20, scope: !12737)
!12743 = !DILocation(line: 497, column: 27, scope: !12737)
!12744 = !DILocation(line: 498, column: 17, scope: !12737)
!12745 = !DILocation(line: 499, column: 14, scope: !12737)
!12746 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN80_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Octal$GT$3fmt17h0fd326dd58807c38E", scope: !12747, file: !8058, line: 502, type: !12548, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !12748)
!12747 = !DINamespace(name: "{impl#40}", scope: !14)
!12748 = !{!12749, !12750}
!12749 = !DILocalVariable(name: "self", arg: 1, scope: !12746, file: !8058, line: 502, type: !12550)
!12750 = !DILocalVariable(name: "f", arg: 2, scope: !12746, file: !8058, line: 502, type: !210)
!12751 = !DILocation(line: 502, column: 20, scope: !12746)
!12752 = !DILocation(line: 502, column: 27, scope: !12746)
!12753 = !DILocation(line: 503, column: 17, scope: !12746)
!12754 = !DILocation(line: 504, column: 14, scope: !12746)
!12755 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN83_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h3b35abab47708137E", scope: !12756, file: !8058, line: 507, type: !12548, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !12757)
!12756 = !DINamespace(name: "{impl#41}", scope: !14)
!12757 = !{!12758, !12759}
!12758 = !DILocalVariable(name: "self", arg: 1, scope: !12755, file: !8058, line: 507, type: !12550)
!12759 = !DILocalVariable(name: "f", arg: 2, scope: !12755, file: !8058, line: 507, type: !210)
!12760 = !DILocation(line: 507, column: 20, scope: !12755)
!12761 = !DILocation(line: 507, column: 27, scope: !12755)
!12762 = !DILocation(line: 508, column: 17, scope: !12755)
!12763 = !DILocation(line: 509, column: 14, scope: !12755)
!12764 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN83_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h221e6b1280494d3eE", scope: !12765, file: !8058, line: 512, type: !12548, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !12766)
!12765 = !DINamespace(name: "{impl#42}", scope: !14)
!12766 = !{!12767, !12768}
!12767 = !DILocalVariable(name: "self", arg: 1, scope: !12764, file: !8058, line: 512, type: !12550)
!12768 = !DILocalVariable(name: "f", arg: 2, scope: !12764, file: !8058, line: 512, type: !210)
!12769 = !DILocation(line: 512, column: 20, scope: !12764)
!12770 = !DILocation(line: 512, column: 27, scope: !12764)
!12771 = !DILocation(line: 513, column: 17, scope: !12764)
!12772 = !DILocation(line: 514, column: 14, scope: !12764)
!12773 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_6410structures3idt18PageFaultErrorCode3all17h383c98e767e90f64E", scope: !512, file: !8058, line: 532, type: !12774, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !25)
!12774 = !DISubroutineType(types: !12775)
!12775 = !{!512}
!12776 = !DILocation(line: 541, column: 14, scope: !12773)
!12777 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_6410structures3idt18PageFaultErrorCode4bits17hf704ed4a71026771E", scope: !512, file: !8058, line: 545, type: !12778, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !12780)
!12778 = !DISubroutineType(types: !12779)
!12779 = !{!49, !12550}
!12780 = !{!12781}
!12781 = !DILocalVariable(name: "self", arg: 1, scope: !12777, file: !8058, line: 545, type: !12550)
!12782 = !DILocation(line: 545, column: 31, scope: !12777)
!12783 = !DILocation(line: 546, column: 17, scope: !12777)
!12784 = !DILocation(line: 547, column: 14, scope: !12777)
!12785 = distinct !DISubprogram(name: "PROTECTION_VIOLATION", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$20PROTECTION_VIOLATION17hd8512e39e8723787E", scope: !12786, file: !8058, line: 460, type: !12788, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !12790)
!12786 = !DINamespace(name: "{impl#0}", scope: !12787)
!12787 = !DINamespace(name: "fmt", scope: !12547)
!12788 = !DISubroutineType(types: !12789)
!12789 = !{!310, !12550}
!12790 = !{!12791}
!12791 = !DILocalVariable(name: "self", arg: 1, scope: !12792, file: !5467, line: 930, type: !12550)
!12792 = !DILexicalBlockFile(scope: !12785, file: !5467, discriminator: 0)
!12793 = !DILocation(line: 930, column: 1, scope: !12792)
!12794 = !DILocation(line: 875, column: 11, scope: !12785)
!12795 = distinct !DISubprogram(name: "CAUSED_BY_WRITE", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15CAUSED_BY_WRITE17h02c126a7ff5f39a6E", scope: !12786, file: !8058, line: 460, type: !12788, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !12796)
!12796 = !{!12797}
!12797 = !DILocalVariable(name: "self", arg: 1, scope: !12798, file: !5467, line: 930, type: !12550)
!12798 = !DILexicalBlockFile(scope: !12795, file: !5467, discriminator: 0)
!12799 = !DILocation(line: 930, column: 1, scope: !12798)
!12800 = !DILocation(line: 875, column: 11, scope: !12795)
!12801 = distinct !DISubprogram(name: "USER_MODE", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9USER_MODE17hdd8ed03898f92badE", scope: !12786, file: !8058, line: 460, type: !12788, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !12802)
!12802 = !{!12803}
!12803 = !DILocalVariable(name: "self", arg: 1, scope: !12804, file: !5467, line: 930, type: !12550)
!12804 = !DILexicalBlockFile(scope: !12801, file: !5467, discriminator: 0)
!12805 = !DILocation(line: 930, column: 1, scope: !12804)
!12806 = !DILocation(line: 875, column: 11, scope: !12801)
!12807 = distinct !DISubprogram(name: "MALFORMED_TABLE", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15MALFORMED_TABLE17h8dff41046075a62cE", scope: !12786, file: !8058, line: 460, type: !12788, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !12808)
!12808 = !{!12809}
!12809 = !DILocalVariable(name: "self", arg: 1, scope: !12810, file: !5467, line: 930, type: !12550)
!12810 = !DILexicalBlockFile(scope: !12807, file: !5467, discriminator: 0)
!12811 = !DILocation(line: 930, column: 1, scope: !12810)
!12812 = !DILocation(line: 875, column: 11, scope: !12807)
!12813 = distinct !DISubprogram(name: "INSTRUCTION_FETCH", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$17INSTRUCTION_FETCH17h60a9e7c56a5c97f5E", scope: !12786, file: !8058, line: 460, type: !12788, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !12814)
!12814 = !{!12815}
!12815 = !DILocalVariable(name: "self", arg: 1, scope: !12816, file: !5467, line: 930, type: !12550)
!12816 = !DILexicalBlockFile(scope: !12813, file: !5467, discriminator: 0)
!12817 = !DILocation(line: 930, column: 1, scope: !12816)
!12818 = !DILocation(line: 875, column: 11, scope: !12813)
!12819 = distinct !DISubprogram(name: "PROTECTION_KEY", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$14PROTECTION_KEY17h5ec3985d56634dc9E", scope: !12786, file: !8058, line: 460, type: !12788, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !12820)
!12820 = !{!12821}
!12821 = !DILocalVariable(name: "self", arg: 1, scope: !12822, file: !5467, line: 930, type: !12550)
!12822 = !DILexicalBlockFile(scope: !12819, file: !5467, discriminator: 0)
!12823 = !DILocation(line: 930, column: 1, scope: !12822)
!12824 = !DILocation(line: 875, column: 11, scope: !12819)
!12825 = distinct !DISubprogram(name: "SHADOW_STACK", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$12SHADOW_STACK17hea30951224d2e8e0E", scope: !12786, file: !8058, line: 460, type: !12788, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !12826)
!12826 = !{!12827}
!12827 = !DILocalVariable(name: "self", arg: 1, scope: !12828, file: !5467, line: 930, type: !12550)
!12828 = !DILexicalBlockFile(scope: !12825, file: !5467, discriminator: 0)
!12829 = !DILocation(line: 930, column: 1, scope: !12828)
!12830 = !DILocation(line: 875, column: 11, scope: !12825)
!12831 = distinct !DISubprogram(name: "SGX", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3SGX17h01704f285bcb1977E", scope: !12786, file: !8058, line: 460, type: !12788, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !12832)
!12832 = !{!12833}
!12833 = !DILocalVariable(name: "self", arg: 1, scope: !12834, file: !5467, line: 930, type: !12550)
!12834 = !DILexicalBlockFile(scope: !12831, file: !5467, discriminator: 0)
!12835 = !DILocation(line: 930, column: 1, scope: !12834)
!12836 = !DILocation(line: 875, column: 11, scope: !12831)
!12837 = distinct !DISubprogram(name: "RMP", linkageName: "_ZN160_$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$$LT$x86_64..structures..idt..PageFaultErrorCode$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$3RMP17h0ce16007931b36f0E", scope: !12786, file: !8058, line: 460, type: !12788, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !12838)
!12838 = !{!12839}
!12839 = !DILocalVariable(name: "self", arg: 1, scope: !12840, file: !5467, line: 930, type: !12550)
!12840 = !DILexicalBlockFile(scope: !12837, file: !5467, discriminator: 0)
!12841 = !DILocation(line: 930, column: 1, scope: !12840)
!12842 = !DILocation(line: 875, column: 11, scope: !12837)
!12843 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN77_$LT$x86_64..structures..idt..DescriptorTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h9b1d93d0588df9fcE", scope: !12844, file: !5467, line: 1042, type: !12845, scopeLine: 1042, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !12848)
!12844 = !DINamespace(name: "{impl#62}", scope: !14)
!12845 = !DISubroutineType(types: !12846)
!12846 = !{!192, !12847, !210}
!12847 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::DescriptorTable", baseType: !319, size: 64, align: 64, dwarfAddressSpace: 0)
!12848 = !{!12849, !12850}
!12849 = !DILocalVariable(name: "self", arg: 1, scope: !12843, file: !5467, line: 1042, type: !12847)
!12850 = !DILocalVariable(name: "f", arg: 2, scope: !12843, file: !5467, line: 1042, type: !210)
!12851 = !DILocation(line: 1042, column: 10, scope: !12843)
!12852 = !DILocation(line: 1042, column: 14, scope: !12843)
!12853 = !DILocation(line: 1042, column: 15, scope: !12843)
!12854 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN77_$LT$x86_64..structures..idt..ExceptionVector$u20$as$u20$core..fmt..Debug$GT$3fmt17he8dbaf069d2099cdE", scope: !12855, file: !5467, line: 1059, type: !12856, scopeLine: 1059, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !12859)
!12855 = !DINamespace(name: "{impl#72}", scope: !14)
!12856 = !DISubroutineType(types: !12857)
!12857 = !{!192, !12858, !210}
!12858 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::idt::ExceptionVector", baseType: !820, size: 64, align: 64, dwarfAddressSpace: 0)
!12859 = !{!12860, !12861}
!12860 = !DILocalVariable(name: "self", arg: 1, scope: !12854, file: !5467, line: 1059, type: !12858)
!12861 = !DILocalVariable(name: "f", arg: 2, scope: !12854, file: !5467, line: 1059, type: !210)
!12862 = !DILocation(line: 1059, column: 23, scope: !12854)
!12863 = !{i8 0, i8 31}
!12864 = !DILocation(line: 1059, column: 27, scope: !12854)
!12865 = !DILocation(line: 1059, column: 28, scope: !12854)
!12866 = distinct !DISubprogram(name: "from_start_address_unchecked<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17h4fccd1537e4d0c61E", scope: !682, file: !5874, line: 40, type: !5920, scopeLine: 40, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !12867)
!12867 = !{!12868}
!12868 = !DILocalVariable(name: "start_address", arg: 1, scope: !12866, file: !5874, line: 40, type: !355)
!12869 = !DILocation(line: 40, column: 48, scope: !12866)
!12870 = !DILocation(line: 41, column: 9, scope: !12866)
!12871 = !DILocation(line: 45, column: 6, scope: !12866)
!12872 = distinct !DISubprogram(name: "from_start_address_unchecked<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17h72ba6b29d3c50223E", scope: !664, file: !5874, line: 40, type: !5911, scopeLine: 40, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !12873)
!12873 = !{!12874}
!12874 = !DILocalVariable(name: "start_address", arg: 1, scope: !12872, file: !5874, line: 40, type: !355)
!12875 = !DILocation(line: 40, column: 48, scope: !12872)
!12876 = !DILocation(line: 41, column: 9, scope: !12872)
!12877 = !DILocation(line: 45, column: 6, scope: !12872)
!12878 = distinct !DISubprogram(name: "from_start_address_unchecked<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$28from_start_address_unchecked17ha6fd6e2989286a70E", scope: !698, file: !5874, line: 40, type: !5929, scopeLine: 40, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !708, retainedNodes: !12879)
!12879 = !{!12880}
!12880 = !DILocalVariable(name: "start_address", arg: 1, scope: !12878, file: !5874, line: 40, type: !355)
!12881 = !DILocation(line: 40, column: 48, scope: !12878)
!12882 = !DILocation(line: 41, column: 9, scope: !12878)
!12883 = !DILocation(line: 45, column: 6, scope: !12878)
!12884 = distinct !DISubprogram(name: "start_address<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17h2dfe11c0f4f8ea8eE", scope: !682, file: !5874, line: 59, type: !12885, scopeLine: 59, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !12887)
!12885 = !DISubroutineType(types: !12886)
!12886 = !{!355, !682}
!12887 = !{!12888}
!12888 = !DILocalVariable(name: "self", arg: 1, scope: !12884, file: !5874, line: 59, type: !682)
!12889 = !DILocation(line: 59, column: 26, scope: !12884)
!12890 = !DILocation(line: 60, column: 9, scope: !12884)
!12891 = !DILocation(line: 61, column: 6, scope: !12884)
!12892 = distinct !DISubprogram(name: "start_address<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17hc5aae1c365de2295E", scope: !698, file: !5874, line: 59, type: !12893, scopeLine: 59, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !708, retainedNodes: !12895)
!12893 = !DISubroutineType(types: !12894)
!12894 = !{!355, !698}
!12895 = !{!12896}
!12896 = !DILocalVariable(name: "self", arg: 1, scope: !12892, file: !5874, line: 59, type: !698)
!12897 = !DILocation(line: 59, column: 26, scope: !12892)
!12898 = !DILocation(line: 60, column: 9, scope: !12892)
!12899 = !DILocation(line: 61, column: 6, scope: !12892)
!12900 = distinct !DISubprogram(name: "start_address<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging5frame18PhysFrame$LT$S$GT$13start_address17hf921eb6330b2e325E", scope: !664, file: !5874, line: 59, type: !12901, scopeLine: 59, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !12903)
!12901 = !DISubroutineType(types: !12902)
!12902 = !{!355, !664}
!12903 = !{!12904}
!12904 = !DILocalVariable(name: "self", arg: 1, scope: !12900, file: !5874, line: 59, type: !664)
!12905 = !DILocation(line: 59, column: 26, scope: !12900)
!12906 = !DILocation(line: 60, column: 9, scope: !12900)
!12907 = !DILocation(line: 61, column: 6, scope: !12900)
!12908 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", linkageName: "_ZN116_$LT$x86_64..structures..paging..mapper..mapped_page_table..MappedPageTable$LT$P$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17hf95cf0f32c2fdc7cE", scope: !12909, file: !6029, line: 16, type: !12910, scopeLine: 16, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !579, retainedNodes: !12912)
!12909 = !DINamespace(name: "{impl#14}", scope: !572)
!12910 = !DISubroutineType(types: !12911)
!12911 = !{!192, !614, !210}
!12912 = !{!12913, !12914}
!12913 = !DILocalVariable(name: "self", arg: 1, scope: !12908, file: !6029, line: 16, type: !614)
!12914 = !DILocalVariable(name: "f", arg: 2, scope: !12908, file: !6029, line: 16, type: !210)
!12915 = !DILocation(line: 16, column: 10, scope: !12908)
!12916 = !DILocation(line: 19, column: 5, scope: !12908)
!12917 = !DILocation(line: 16, column: 15, scope: !12908)
!12918 = distinct !DISubprogram(name: "fmt<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", linkageName: "_ZN116_$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableWalker$LT$P$GT$$u20$as$u20$core..fmt..Debug$GT$3fmt17h394b6fd5cf84717fE", scope: !12919, file: !6029, line: 682, type: !12920, scopeLine: 682, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !579, retainedNodes: !12923)
!12919 = !DINamespace(name: "{impl#15}", scope: !572)
!12920 = !DISubroutineType(types: !12921)
!12921 = !{!192, !12922, !210}
!12922 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::mapped_page_table::PageTableWalker<x86_64::structures::paging::mapper::offset_page_table::PhysOffset>", baseType: !571, size: 64, align: 64, dwarfAddressSpace: 0)
!12923 = !{!12924, !12925}
!12924 = !DILocalVariable(name: "self", arg: 1, scope: !12918, file: !6029, line: 682, type: !12922)
!12925 = !DILocalVariable(name: "f", arg: 2, scope: !12918, file: !6029, line: 682, type: !210)
!12926 = !DILocation(line: 682, column: 10, scope: !12918)
!12927 = !DILocation(line: 684, column: 5, scope: !12918)
!12928 = !DILocation(line: 682, column: 15, scope: !12918)
!12929 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN110_$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableWalkError$u20$as$u20$core..fmt..Debug$GT$3fmt17h24f439333ae65feaE", scope: !12930, file: !6029, line: 780, type: !12931, scopeLine: 780, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !12934)
!12930 = !DINamespace(name: "{impl#16}", scope: !572)
!12931 = !DISubroutineType(types: !12932)
!12932 = !{!192, !12933, !210}
!12933 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::mapped_page_table::PageTableWalkError", baseType: !845, size: 64, align: 64, dwarfAddressSpace: 0)
!12934 = !{!12935, !12936}
!12935 = !DILocalVariable(name: "self", arg: 1, scope: !12929, file: !6029, line: 780, type: !12933)
!12936 = !DILocalVariable(name: "f", arg: 2, scope: !12929, file: !6029, line: 780, type: !210)
!12937 = !DILocation(line: 780, column: 10, scope: !12929)
!12938 = !DILocation(line: 780, column: 14, scope: !12929)
!12939 = !DILocation(line: 780, column: 15, scope: !12929)
!12940 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN112_$LT$x86_64..structures..paging..mapper..mapped_page_table..PageTableCreateError$u20$as$u20$core..fmt..Debug$GT$3fmt17h7b0822dce4c3c2d8E", scope: !12941, file: !6029, line: 786, type: !12942, scopeLine: 786, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !12945)
!12941 = !DINamespace(name: "{impl#17}", scope: !572)
!12942 = !DISubroutineType(types: !12943)
!12943 = !{!192, !12944, !210}
!12944 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::mapped_page_table::PageTableCreateError", baseType: !849, size: 64, align: 64, dwarfAddressSpace: 0)
!12945 = !{!12946, !12947}
!12946 = !DILocalVariable(name: "self", arg: 1, scope: !12940, file: !6029, line: 786, type: !12944)
!12947 = !DILocalVariable(name: "f", arg: 2, scope: !12940, file: !6029, line: 786, type: !210)
!12948 = !DILocation(line: 786, column: 10, scope: !12940)
!12949 = !DILocation(line: 786, column: 14, scope: !12940)
!12950 = !DILocation(line: 786, column: 15, scope: !12940)
!12951 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN107_$LT$x86_64..structures..paging..mapper..offset_page_table..OffsetPageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h1e29ec21a6eca51dE", scope: !12952, file: !6046, line: 10, type: !12953, scopeLine: 10, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !12955)
!12952 = !DINamespace(name: "{impl#7}", scope: !576)
!12953 = !DISubroutineType(types: !12954)
!12954 = !{!192, !6061, !210}
!12955 = !{!12956, !12957}
!12956 = !DILocalVariable(name: "self", arg: 1, scope: !12951, file: !6046, line: 10, type: !6061)
!12957 = !DILocalVariable(name: "f", arg: 2, scope: !12951, file: !6046, line: 10, type: !210)
!12958 = !DILocation(line: 10, column: 10, scope: !12951)
!12959 = !DILocation(line: 12, column: 5, scope: !12951)
!12960 = !DILocation(line: 10, column: 15, scope: !12951)
!12961 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN102_$LT$x86_64..structures..paging..mapper..offset_page_table..PhysOffset$u20$as$u20$core..fmt..Debug$GT$3fmt17h6a703eee7658207bE", scope: !12962, file: !6046, line: 52, type: !12963, scopeLine: 52, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !12965)
!12962 = !DINamespace(name: "{impl#8}", scope: !576)
!12963 = !DISubroutineType(types: !12964)
!12964 = !{!192, !605, !210}
!12965 = !{!12966, !12967}
!12966 = !DILocalVariable(name: "self", arg: 1, scope: !12961, file: !6046, line: 52, type: !605)
!12967 = !DILocalVariable(name: "f", arg: 2, scope: !12961, file: !6046, line: 52, type: !210)
!12968 = !DILocation(line: 52, column: 10, scope: !12961)
!12969 = !DILocation(line: 54, column: 5, scope: !12961)
!12970 = !DILocation(line: 52, column: 15, scope: !12961)
!12971 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN113_$LT$x86_64..structures..paging..mapper..recursive_page_table..RecursivePageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17hafdb4f7eba0bc216E", scope: !12972, file: !6084, line: 32, type: !12973, scopeLine: 32, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !12975)
!12972 = !DINamespace(name: "{impl#7}", scope: !810)
!12973 = !DISubroutineType(types: !12974)
!12974 = !{!192, !6309, !210}
!12975 = !{!12976, !12977}
!12976 = !DILocalVariable(name: "self", arg: 1, scope: !12971, file: !6084, line: 32, type: !6309)
!12977 = !DILocalVariable(name: "f", arg: 2, scope: !12971, file: !6084, line: 32, type: !210)
!12978 = !DILocation(line: 32, column: 10, scope: !12971)
!12979 = !DILocation(line: 35, column: 5, scope: !12971)
!12980 = !DILocation(line: 32, column: 15, scope: !12971)
!12981 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN111_$LT$x86_64..structures..paging..mapper..recursive_page_table..InvalidPageTable$u20$as$u20$core..fmt..Debug$GT$3fmt17h308b94dd3d07f089E", scope: !12982, file: !6084, line: 920, type: !7261, scopeLine: 920, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !12983)
!12982 = !DINamespace(name: "{impl#8}", scope: !810)
!12983 = !{!12984, !12985}
!12984 = !DILocalVariable(name: "self", arg: 1, scope: !12981, file: !6084, line: 920, type: !7263)
!12985 = !DILocalVariable(name: "f", arg: 2, scope: !12981, file: !6084, line: 920, type: !210)
!12986 = !DILocation(line: 920, column: 10, scope: !12981)
!12987 = !DILocation(line: 920, column: 14, scope: !12981)
!12988 = !DILocation(line: 920, column: 15, scope: !12981)
!12989 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN88_$LT$x86_64..structures..paging..mapper..TranslateResult$u20$as$u20$core..fmt..Debug$GT$3fmt17hbffa31886115d343E", scope: !12990, file: !327, line: 57, type: !12991, scopeLine: 57, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !12994)
!12990 = !DINamespace(name: "{impl#4}", scope: !326)
!12991 = !DISubroutineType(types: !12992)
!12992 = !{!192, !12993, !210}
!12993 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::TranslateResult", baseType: !7094, size: 64, align: 64, dwarfAddressSpace: 0)
!12994 = !{!12995, !12996, !12997, !12999, !13000, !13001}
!12995 = !DILocalVariable(name: "self", arg: 1, scope: !12989, file: !327, line: 57, type: !12993)
!12996 = !DILocalVariable(name: "f", arg: 2, scope: !12989, file: !327, line: 57, type: !210)
!12997 = !DILocalVariable(name: "__self_0", scope: !12998, file: !327, line: 62, type: !7395, align: 8)
!12998 = distinct !DILexicalBlock(scope: !12989, file: !327, line: 57, column: 10)
!12999 = !DILocalVariable(name: "__self_1", scope: !12998, file: !327, line: 64, type: !87, align: 8)
!13000 = !DILocalVariable(name: "__self_2", scope: !12998, file: !327, line: 70, type: !719, align: 8)
!13001 = !DILocalVariable(name: "__self_0", scope: !13002, file: !327, line: 75, type: !647, align: 8)
!13002 = distinct !DILexicalBlock(scope: !12989, file: !327, line: 57, column: 10)
!13003 = !DILocation(line: 57, column: 10, scope: !12989)
!13004 = !DILocation(line: 70, column: 9, scope: !12998)
!13005 = !DILocation(line: 75, column: 25, scope: !13002)
!13006 = !{i64 0, i64 5}
!13007 = !DILocation(line: 62, column: 9, scope: !12989)
!13008 = !DILocation(line: 62, column: 9, scope: !12998)
!13009 = !DILocation(line: 64, column: 9, scope: !12989)
!13010 = !DILocation(line: 64, column: 9, scope: !12998)
!13011 = !DILocation(line: 70, column: 9, scope: !12989)
!13012 = !DILocation(line: 57, column: 10, scope: !12998)
!13013 = !DILocation(line: 75, column: 25, scope: !12989)
!13014 = !DILocation(line: 57, column: 10, scope: !13002)
!13015 = !DILocation(line: 57, column: 15, scope: !12989)
!13016 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN84_$LT$x86_64..structures..paging..mapper..MappedFrame$u20$as$u20$core..fmt..Debug$GT$3fmt17hc7d9d29edf29986dE", scope: !13017, file: !327, line: 79, type: !13018, scopeLine: 79, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !13020)
!13017 = !DINamespace(name: "{impl#5}", scope: !326)
!13018 = !DISubroutineType(types: !13019)
!13019 = !{!192, !7395, !210}
!13020 = !{!13021, !13022, !13023, !13025, !13027}
!13021 = !DILocalVariable(name: "self", arg: 1, scope: !13016, file: !327, line: 79, type: !7395)
!13022 = !DILocalVariable(name: "f", arg: 2, scope: !13016, file: !327, line: 79, type: !210)
!13023 = !DILocalVariable(name: "__self_0", scope: !13024, file: !327, line: 82, type: !746, align: 8)
!13024 = distinct !DILexicalBlock(scope: !13016, file: !327, line: 79, column: 10)
!13025 = !DILocalVariable(name: "__self_0", scope: !13026, file: !327, line: 84, type: !737, align: 8)
!13026 = distinct !DILexicalBlock(scope: !13016, file: !327, line: 79, column: 10)
!13027 = !DILocalVariable(name: "__self_0", scope: !13028, file: !327, line: 86, type: !728, align: 8)
!13028 = distinct !DILexicalBlock(scope: !13016, file: !327, line: 79, column: 10)
!13029 = !DILocation(line: 79, column: 10, scope: !13016)
!13030 = !DILocation(line: 82, column: 14, scope: !13024)
!13031 = !DILocation(line: 84, column: 14, scope: !13026)
!13032 = !DILocation(line: 86, column: 14, scope: !13028)
!13033 = !DILocation(line: 82, column: 14, scope: !13016)
!13034 = !DILocation(line: 79, column: 10, scope: !13024)
!13035 = !DILocation(line: 84, column: 14, scope: !13016)
!13036 = !DILocation(line: 79, column: 10, scope: !13026)
!13037 = !DILocation(line: 86, column: 14, scope: !13016)
!13038 = !DILocation(line: 79, column: 10, scope: !13028)
!13039 = !DILocation(line: 79, column: 15, scope: !13016)
!13040 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN87_$LT$x86_64..structures..paging..mapper..MapperFlushAll$u20$as$u20$core..fmt..Debug$GT$3fmt17hb3a9a1aa4c6da949E", scope: !13041, file: !327, line: 413, type: !13042, scopeLine: 413, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !13045)
!13041 = !DINamespace(name: "{impl#7}", scope: !326)
!13042 = !DISubroutineType(types: !13043)
!13043 = !{!192, !13044, !210}
!13044 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::MapperFlushAll", baseType: !6255, size: 64, align: 64, dwarfAddressSpace: 0)
!13045 = !{!13046, !13047}
!13046 = !DILocalVariable(name: "self", arg: 1, scope: !13040, file: !327, line: 413, type: !13044)
!13047 = !DILocalVariable(name: "f", arg: 2, scope: !13040, file: !327, line: 413, type: !210)
!13048 = !DILocation(line: 413, column: 10, scope: !13040)
!13049 = !DILocation(line: 415, column: 27, scope: !13040)
!13050 = !DILocation(line: 413, column: 15, scope: !13040)
!13051 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN83_$LT$x86_64..structures..paging..mapper..UnmapError$u20$as$u20$core..fmt..Debug$GT$3fmt17h95bcf290f61cc5d5E", scope: !13052, file: !327, line: 453, type: !13053, scopeLine: 453, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !13056)
!13052 = !DINamespace(name: "{impl#10}", scope: !326)
!13053 = !DISubroutineType(types: !13054)
!13054 = !{!192, !13055, !210}
!13055 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::UnmapError", baseType: !881, size: 64, align: 64, dwarfAddressSpace: 0)
!13056 = !{!13057, !13058, !13059}
!13057 = !DILocalVariable(name: "self", arg: 1, scope: !13051, file: !327, line: 453, type: !13055)
!13058 = !DILocalVariable(name: "f", arg: 2, scope: !13051, file: !327, line: 453, type: !210)
!13059 = !DILocalVariable(name: "__self_0", scope: !13060, file: !327, line: 461, type: !647, align: 8)
!13060 = distinct !DILexicalBlock(scope: !13051, file: !327, line: 453, column: 10)
!13061 = !DILocation(line: 453, column: 10, scope: !13051)
!13062 = !DILocation(line: 461, column: 25, scope: !13060)
!13063 = !DILocation(line: 461, column: 25, scope: !13051)
!13064 = !DILocation(line: 453, column: 10, scope: !13060)
!13065 = !DILocation(line: 453, column: 15, scope: !13051)
!13066 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN88_$LT$x86_64..structures..paging..mapper..FlagUpdateError$u20$as$u20$core..fmt..Debug$GT$3fmt17h36bea11a1723a700E", scope: !13067, file: !327, line: 465, type: !13068, scopeLine: 465, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !13071)
!13067 = !DINamespace(name: "{impl#11}", scope: !326)
!13068 = !DISubroutineType(types: !13069)
!13069 = !{!192, !13070, !210}
!13070 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::FlagUpdateError", baseType: !805, size: 64, align: 64, dwarfAddressSpace: 0)
!13071 = !{!13072, !13073}
!13072 = !DILocalVariable(name: "self", arg: 1, scope: !13066, file: !327, line: 465, type: !13070)
!13073 = !DILocalVariable(name: "f", arg: 2, scope: !13066, file: !327, line: 465, type: !210)
!13074 = !DILocation(line: 465, column: 10, scope: !13066)
!13075 = !DILocation(line: 465, column: 14, scope: !13066)
!13076 = !DILocation(line: 465, column: 15, scope: !13066)
!13077 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN87_$LT$x86_64..structures..paging..mapper..TranslateError$u20$as$u20$core..fmt..Debug$GT$3fmt17h72ed24f05d0b8aabE", scope: !13078, file: !327, line: 475, type: !13079, scopeLine: 475, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !13082)
!13078 = !DINamespace(name: "{impl#12}", scope: !326)
!13079 = !DISubroutineType(types: !13080)
!13080 = !{!192, !13081, !210}
!13081 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::mapper::TranslateError", baseType: !3330, size: 64, align: 64, dwarfAddressSpace: 0)
!13082 = !{!13083, !13084, !13085}
!13083 = !DILocalVariable(name: "self", arg: 1, scope: !13077, file: !327, line: 475, type: !13081)
!13084 = !DILocalVariable(name: "f", arg: 2, scope: !13077, file: !327, line: 475, type: !210)
!13085 = !DILocalVariable(name: "__self_0", scope: !13086, file: !327, line: 483, type: !647, align: 8)
!13086 = distinct !DILexicalBlock(scope: !13077, file: !327, line: 475, column: 10)
!13087 = !DILocation(line: 475, column: 10, scope: !13077)
!13088 = !DILocation(line: 483, column: 25, scope: !13086)
!13089 = !DILocation(line: 483, column: 25, scope: !13077)
!13090 = !DILocation(line: 475, column: 10, scope: !13086)
!13091 = !DILocation(line: 475, column: 15, scope: !13077)
!13092 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN79_$LT$x86_64..structures..paging..page..Size4KiB$u20$as$u20$core..fmt..Debug$GT$3fmt17he6d089a747d03607E", scope: !13093, file: !7459, line: 25, type: !13094, scopeLine: 25, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !13097)
!13093 = !DINamespace(name: "{impl#25}", scope: !673)
!13094 = !DISubroutineType(types: !13095)
!13095 = !{!192, !13096, !210}
!13096 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page::Size4KiB", baseType: !672, size: 64, align: 64, dwarfAddressSpace: 0)
!13097 = !{!13098, !13099}
!13098 = !DILocalVariable(name: "self", arg: 1, scope: !13092, file: !7459, line: 25, type: !13096)
!13099 = !DILocalVariable(name: "f", arg: 2, scope: !13092, file: !7459, line: 25, type: !210)
!13100 = !DILocation(line: 25, column: 10, scope: !13092)
!13101 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN79_$LT$x86_64..structures..paging..page..Size2MiB$u20$as$u20$core..fmt..Debug$GT$3fmt17h7bd0e80614c36749E", scope: !13102, file: !7459, line: 29, type: !13103, scopeLine: 29, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !13106)
!13102 = !DINamespace(name: "{impl#34}", scope: !673)
!13103 = !DISubroutineType(types: !13104)
!13104 = !{!192, !13105, !210}
!13105 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page::Size2MiB", baseType: !689, size: 64, align: 64, dwarfAddressSpace: 0)
!13106 = !{!13107, !13108}
!13107 = !DILocalVariable(name: "self", arg: 1, scope: !13101, file: !7459, line: 29, type: !13105)
!13108 = !DILocalVariable(name: "f", arg: 2, scope: !13101, file: !7459, line: 29, type: !210)
!13109 = !DILocation(line: 29, column: 10, scope: !13101)
!13110 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN79_$LT$x86_64..structures..paging..page..Size1GiB$u20$as$u20$core..fmt..Debug$GT$3fmt17h6e1eaaf7830b8a69E", scope: !13111, file: !7459, line: 35, type: !13112, scopeLine: 35, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !13115)
!13111 = !DINamespace(name: "{impl#43}", scope: !673)
!13112 = !DISubroutineType(types: !13113)
!13113 = !{!192, !13114, !210}
!13114 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page::Size1GiB", baseType: !705, size: 64, align: 64, dwarfAddressSpace: 0)
!13115 = !{!13116, !13117}
!13116 = !DILocalVariable(name: "self", arg: 1, scope: !13110, file: !7459, line: 35, type: !13114)
!13117 = !DILocalVariable(name: "f", arg: 2, scope: !13110, file: !7459, line: 35, type: !210)
!13118 = !DILocation(line: 35, column: 10, scope: !13110)
!13119 = distinct !DISubprogram(name: "start_address<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h131177c411beb501E", scope: !1011, file: !7459, line: 106, type: !13120, scopeLine: 106, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !13122)
!13120 = !DISubroutineType(types: !13121)
!13121 = !{!45, !1011}
!13122 = !{!13123}
!13123 = !DILocalVariable(name: "self", arg: 1, scope: !13119, file: !7459, line: 106, type: !1011)
!13124 = !DILocation(line: 106, column: 26, scope: !13119)
!13125 = !DILocation(line: 107, column: 9, scope: !13119)
!13126 = !DILocation(line: 108, column: 6, scope: !13119)
!13127 = distinct !DISubprogram(name: "start_address<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17h6df9cd8293c4dbdfE", scope: !968, file: !7459, line: 106, type: !13128, scopeLine: 106, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !708, retainedNodes: !13130)
!13128 = !DISubroutineType(types: !13129)
!13129 = !{!45, !968}
!13130 = !{!13131}
!13131 = !DILocalVariable(name: "self", arg: 1, scope: !13127, file: !7459, line: 106, type: !968)
!13132 = !DILocation(line: 106, column: 26, scope: !13127)
!13133 = !DILocation(line: 107, column: 9, scope: !13127)
!13134 = !DILocation(line: 108, column: 6, scope: !13127)
!13135 = distinct !DISubprogram(name: "start_address<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$13start_address17hc908a707f0a9a526E", scope: !874, file: !7459, line: 106, type: !13136, scopeLine: 106, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !13138)
!13136 = !DISubroutineType(types: !13137)
!13137 = !{!45, !874}
!13138 = !{!13139}
!13139 = !DILocalVariable(name: "self", arg: 1, scope: !13135, file: !7459, line: 106, type: !874)
!13140 = !DILocation(line: 106, column: 26, scope: !13135)
!13141 = !DILocation(line: 107, column: 9, scope: !13135)
!13142 = !DILocation(line: 108, column: 6, scope: !13135)
!13143 = distinct !DISubprogram(name: "p4_index<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h2378ffad5a9f945cE", scope: !1011, file: !7459, line: 120, type: !7501, scopeLine: 120, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !13144)
!13144 = !{!13145}
!13145 = !DILocalVariable(name: "self", arg: 1, scope: !13143, file: !7459, line: 120, type: !1011)
!13146 = !DILocation(line: 120, column: 21, scope: !13143)
!13147 = !DILocation(line: 121, column: 9, scope: !13143)
!13148 = !DILocation(line: 122, column: 6, scope: !13143)
!13149 = distinct !DISubprogram(name: "p4_index<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17h49a4c89bf9e7d450E", scope: !968, file: !7459, line: 120, type: !13150, scopeLine: 120, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !708, retainedNodes: !13152)
!13150 = !DISubroutineType(types: !13151)
!13151 = !{!636, !968}
!13152 = !{!13153}
!13153 = !DILocalVariable(name: "self", arg: 1, scope: !13149, file: !7459, line: 120, type: !968)
!13154 = !DILocation(line: 120, column: 21, scope: !13149)
!13155 = !DILocation(line: 121, column: 9, scope: !13149)
!13156 = !DILocation(line: 122, column: 6, scope: !13149)
!13157 = distinct !DISubprogram(name: "p4_index<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p4_index17ha1b3fe0fa2a9e46dE", scope: !874, file: !7459, line: 120, type: !13158, scopeLine: 120, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !13160)
!13158 = !DISubroutineType(types: !13159)
!13159 = !{!636, !874}
!13160 = !{!13161}
!13161 = !DILocalVariable(name: "self", arg: 1, scope: !13157, file: !7459, line: 120, type: !874)
!13162 = !DILocation(line: 120, column: 21, scope: !13157)
!13163 = !DILocation(line: 121, column: 9, scope: !13157)
!13164 = !DILocation(line: 122, column: 6, scope: !13157)
!13165 = distinct !DISubprogram(name: "p3_index<x86_64::structures::paging::page::Size1GiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17h8e3b4998bd5f889fE", scope: !968, file: !7459, line: 127, type: !13150, scopeLine: 127, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !708, retainedNodes: !13166)
!13166 = !{!13167}
!13167 = !DILocalVariable(name: "self", arg: 1, scope: !13165, file: !7459, line: 127, type: !968)
!13168 = !DILocation(line: 127, column: 21, scope: !13165)
!13169 = !DILocation(line: 128, column: 9, scope: !13165)
!13170 = !DILocation(line: 129, column: 6, scope: !13165)
!13171 = distinct !DISubprogram(name: "p3_index<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17hb643843bc105a532E", scope: !1011, file: !7459, line: 127, type: !7501, scopeLine: 127, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !13172)
!13172 = !{!13173}
!13173 = !DILocalVariable(name: "self", arg: 1, scope: !13171, file: !7459, line: 127, type: !1011)
!13174 = !DILocation(line: 127, column: 21, scope: !13171)
!13175 = !DILocation(line: 128, column: 9, scope: !13171)
!13176 = !DILocation(line: 129, column: 6, scope: !13171)
!13177 = distinct !DISubprogram(name: "p3_index<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p3_index17hcb4ae85b83fea35dE", scope: !874, file: !7459, line: 127, type: !13158, scopeLine: 127, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !13178)
!13178 = !{!13179}
!13179 = !DILocalVariable(name: "self", arg: 1, scope: !13177, file: !7459, line: 127, type: !874)
!13180 = !DILocation(line: 127, column: 21, scope: !13177)
!13181 = !DILocation(line: 128, column: 9, scope: !13177)
!13182 = !DILocation(line: 129, column: 6, scope: !13177)
!13183 = distinct !DISubprogram(name: "p2_index<x86_64::structures::paging::page::Size4KiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17h39364741a5ae98e8E", scope: !1011, file: !7459, line: 157, type: !7501, scopeLine: 157, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !676, retainedNodes: !13184)
!13184 = !{!13185}
!13185 = !DILocalVariable(name: "self", arg: 1, scope: !13183, file: !7459, line: 157, type: !1011)
!13186 = !DILocation(line: 157, column: 21, scope: !13183)
!13187 = !DILocation(line: 158, column: 9, scope: !13183)
!13188 = !DILocation(line: 159, column: 6, scope: !13183)
!13189 = distinct !DISubprogram(name: "p2_index<x86_64::structures::paging::page::Size2MiB>", linkageName: "_ZN6x86_6410structures6paging4page13Page$LT$S$GT$8p2_index17hffa1aaccb34f91a0E", scope: !874, file: !7459, line: 157, type: !13158, scopeLine: 157, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !692, retainedNodes: !13190)
!13190 = !{!13191}
!13191 = !DILocalVariable(name: "self", arg: 1, scope: !13189, file: !7459, line: 157, type: !874)
!13192 = !DILocation(line: 157, column: 21, scope: !13189)
!13193 = !DILocation(line: 158, column: 9, scope: !13189)
!13194 = !DILocation(line: 159, column: 6, scope: !13189)
!13195 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN88_$LT$x86_64..structures..paging..page..AddressNotAligned$u20$as$u20$core..fmt..Debug$GT$3fmt17he908ec8cff478d65E", scope: !13196, file: !7459, line: 401, type: !7510, scopeLine: 401, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !13197)
!13196 = !DINamespace(name: "{impl#75}", scope: !673)
!13197 = !{!13198, !13199}
!13198 = !DILocalVariable(name: "self", arg: 1, scope: !13195, file: !7459, line: 401, type: !7512)
!13199 = !DILocalVariable(name: "f", arg: 2, scope: !13195, file: !7459, line: 401, type: !210)
!13200 = !DILocation(line: 401, column: 10, scope: !13195)
!13201 = !DILocation(line: 401, column: 15, scope: !13195)
!13202 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN87_$LT$x86_64..structures..paging..page_table..FrameError$u20$as$u20$core..fmt..Debug$GT$3fmt17hd63000145ff17390E", scope: !13203, file: !7521, line: 12, type: !13204, scopeLine: 12, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !13207)
!13203 = !DINamespace(name: "{impl#20}", scope: !75)
!13204 = !DISubroutineType(types: !13205)
!13205 = !{!192, !13206, !210}
!13206 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page_table::FrameError", baseType: !795, size: 64, align: 64, dwarfAddressSpace: 0)
!13207 = !{!13208, !13209}
!13208 = !DILocalVariable(name: "self", arg: 1, scope: !13202, file: !7521, line: 12, type: !13206)
!13209 = !DILocalVariable(name: "f", arg: 2, scope: !13202, file: !7521, line: 12, type: !210)
!13210 = !DILocation(line: 12, column: 10, scope: !13202)
!13211 = !DILocation(line: 12, column: 14, scope: !13202)
!13212 = !DILocation(line: 12, column: 15, scope: !13202)
!13213 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN91_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$3fmt17h133ff323b3540c0aE", scope: !13214, file: !8058, line: 434, type: !13215, scopeLine: 434, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !13217)
!13214 = !DINamespace(name: "{impl#35}", scope: !75)
!13215 = !DISubroutineType(types: !13216)
!13216 = !{!192, !719, !210}
!13217 = !{!13218, !13219, !13220, !13222, !13224, !13226, !13228, !13230, !13232, !13234, !13236, !13238, !13240, !13242, !13244, !13246, !13248, !13250, !13252, !13254, !13256, !13258, !13260, !13262, !13264, !13266, !13268, !13270, !13272, !13274, !13276, !13278, !13280, !13282, !13284, !13286, !13288, !13290, !13292, !13294, !13296, !13298, !13300, !13302, !13304, !13306, !13308, !13310, !13312, !13314, !13316, !13318, !13320, !13322, !13324, !13326, !13328, !13330, !13332, !13334, !13336, !13338, !13340, !13342, !13344, !13346, !13348, !13350, !13352, !13354, !13356, !13358, !13360, !13362, !13364, !13366, !13368, !13370, !13372, !13374, !13376, !13378, !13380, !13382, !13384, !13386, !13388, !13390, !13392, !13394, !13396, !13398, !13400, !13402, !13404, !13406, !13408, !13410, !13412, !13414, !13416, !13418, !13420, !13422, !13424, !13426, !13428, !13430}
!13218 = !DILocalVariable(name: "self", arg: 1, scope: !13213, file: !8058, line: 434, type: !719)
!13219 = !DILocalVariable(name: "f", arg: 2, scope: !13213, file: !8058, line: 434, type: !210)
!13220 = !DILocalVariable(name: "first", scope: !13221, file: !8058, line: 471, type: !310, align: 1)
!13221 = distinct !DILexicalBlock(scope: !13213, file: !8058, line: 471, column: 17)
!13222 = !DILocalVariable(name: "residual", scope: !13223, file: !8058, line: 475, type: !8073, align: 1)
!13223 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 475, column: 47)
!13224 = !DILocalVariable(name: "val", scope: !13225, file: !8058, line: 475, type: !7, align: 1)
!13225 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 475, column: 29)
!13226 = !DILocalVariable(name: "residual", scope: !13227, file: !8058, line: 478, type: !8073, align: 1)
!13227 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 478, column: 70)
!13228 = !DILocalVariable(name: "val", scope: !13229, file: !8058, line: 478, type: !7, align: 1)
!13229 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 478, column: 25)
!13230 = !DILocalVariable(name: "residual", scope: !13231, file: !8058, line: 475, type: !8073, align: 1)
!13231 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 475, column: 47)
!13232 = !DILocalVariable(name: "val", scope: !13233, file: !8058, line: 475, type: !7, align: 1)
!13233 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 475, column: 29)
!13234 = !DILocalVariable(name: "residual", scope: !13235, file: !8058, line: 478, type: !8073, align: 1)
!13235 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 478, column: 70)
!13236 = !DILocalVariable(name: "val", scope: !13237, file: !8058, line: 478, type: !7, align: 1)
!13237 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 478, column: 25)
!13238 = !DILocalVariable(name: "residual", scope: !13239, file: !8058, line: 475, type: !8073, align: 1)
!13239 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 475, column: 47)
!13240 = !DILocalVariable(name: "val", scope: !13241, file: !8058, line: 475, type: !7, align: 1)
!13241 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 475, column: 29)
!13242 = !DILocalVariable(name: "residual", scope: !13243, file: !8058, line: 478, type: !8073, align: 1)
!13243 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 478, column: 70)
!13244 = !DILocalVariable(name: "val", scope: !13245, file: !8058, line: 478, type: !7, align: 1)
!13245 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 478, column: 25)
!13246 = !DILocalVariable(name: "residual", scope: !13247, file: !8058, line: 475, type: !8073, align: 1)
!13247 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 475, column: 47)
!13248 = !DILocalVariable(name: "val", scope: !13249, file: !8058, line: 475, type: !7, align: 1)
!13249 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 475, column: 29)
!13250 = !DILocalVariable(name: "residual", scope: !13251, file: !8058, line: 478, type: !8073, align: 1)
!13251 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 478, column: 70)
!13252 = !DILocalVariable(name: "val", scope: !13253, file: !8058, line: 478, type: !7, align: 1)
!13253 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 478, column: 25)
!13254 = !DILocalVariable(name: "residual", scope: !13255, file: !8058, line: 475, type: !8073, align: 1)
!13255 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 475, column: 47)
!13256 = !DILocalVariable(name: "val", scope: !13257, file: !8058, line: 475, type: !7, align: 1)
!13257 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 475, column: 29)
!13258 = !DILocalVariable(name: "residual", scope: !13259, file: !8058, line: 478, type: !8073, align: 1)
!13259 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 478, column: 70)
!13260 = !DILocalVariable(name: "val", scope: !13261, file: !8058, line: 478, type: !7, align: 1)
!13261 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 478, column: 25)
!13262 = !DILocalVariable(name: "residual", scope: !13263, file: !8058, line: 475, type: !8073, align: 1)
!13263 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 475, column: 47)
!13264 = !DILocalVariable(name: "val", scope: !13265, file: !8058, line: 475, type: !7, align: 1)
!13265 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 475, column: 29)
!13266 = !DILocalVariable(name: "residual", scope: !13267, file: !8058, line: 478, type: !8073, align: 1)
!13267 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 478, column: 70)
!13268 = !DILocalVariable(name: "val", scope: !13269, file: !8058, line: 478, type: !7, align: 1)
!13269 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 478, column: 25)
!13270 = !DILocalVariable(name: "residual", scope: !13271, file: !8058, line: 475, type: !8073, align: 1)
!13271 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 475, column: 47)
!13272 = !DILocalVariable(name: "val", scope: !13273, file: !8058, line: 475, type: !7, align: 1)
!13273 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 475, column: 29)
!13274 = !DILocalVariable(name: "residual", scope: !13275, file: !8058, line: 478, type: !8073, align: 1)
!13275 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 478, column: 70)
!13276 = !DILocalVariable(name: "val", scope: !13277, file: !8058, line: 478, type: !7, align: 1)
!13277 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 478, column: 25)
!13278 = !DILocalVariable(name: "residual", scope: !13279, file: !8058, line: 475, type: !8073, align: 1)
!13279 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 475, column: 47)
!13280 = !DILocalVariable(name: "val", scope: !13281, file: !8058, line: 475, type: !7, align: 1)
!13281 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 475, column: 29)
!13282 = !DILocalVariable(name: "residual", scope: !13283, file: !8058, line: 478, type: !8073, align: 1)
!13283 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 478, column: 70)
!13284 = !DILocalVariable(name: "val", scope: !13285, file: !8058, line: 478, type: !7, align: 1)
!13285 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 478, column: 25)
!13286 = !DILocalVariable(name: "residual", scope: !13287, file: !8058, line: 475, type: !8073, align: 1)
!13287 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 475, column: 47)
!13288 = !DILocalVariable(name: "val", scope: !13289, file: !8058, line: 475, type: !7, align: 1)
!13289 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 475, column: 29)
!13290 = !DILocalVariable(name: "residual", scope: !13291, file: !8058, line: 478, type: !8073, align: 1)
!13291 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 478, column: 70)
!13292 = !DILocalVariable(name: "val", scope: !13293, file: !8058, line: 478, type: !7, align: 1)
!13293 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 478, column: 25)
!13294 = !DILocalVariable(name: "residual", scope: !13295, file: !8058, line: 475, type: !8073, align: 1)
!13295 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 475, column: 47)
!13296 = !DILocalVariable(name: "val", scope: !13297, file: !8058, line: 475, type: !7, align: 1)
!13297 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 475, column: 29)
!13298 = !DILocalVariable(name: "residual", scope: !13299, file: !8058, line: 478, type: !8073, align: 1)
!13299 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 478, column: 70)
!13300 = !DILocalVariable(name: "val", scope: !13301, file: !8058, line: 478, type: !7, align: 1)
!13301 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 478, column: 25)
!13302 = !DILocalVariable(name: "residual", scope: !13303, file: !8058, line: 475, type: !8073, align: 1)
!13303 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 475, column: 47)
!13304 = !DILocalVariable(name: "val", scope: !13305, file: !8058, line: 475, type: !7, align: 1)
!13305 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 475, column: 29)
!13306 = !DILocalVariable(name: "residual", scope: !13307, file: !8058, line: 478, type: !8073, align: 1)
!13307 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 478, column: 70)
!13308 = !DILocalVariable(name: "val", scope: !13309, file: !8058, line: 478, type: !7, align: 1)
!13309 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 478, column: 25)
!13310 = !DILocalVariable(name: "residual", scope: !13311, file: !8058, line: 475, type: !8073, align: 1)
!13311 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 475, column: 47)
!13312 = !DILocalVariable(name: "val", scope: !13313, file: !8058, line: 475, type: !7, align: 1)
!13313 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 475, column: 29)
!13314 = !DILocalVariable(name: "residual", scope: !13315, file: !8058, line: 478, type: !8073, align: 1)
!13315 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 478, column: 70)
!13316 = !DILocalVariable(name: "val", scope: !13317, file: !8058, line: 478, type: !7, align: 1)
!13317 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 478, column: 25)
!13318 = !DILocalVariable(name: "residual", scope: !13319, file: !8058, line: 475, type: !8073, align: 1)
!13319 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 475, column: 47)
!13320 = !DILocalVariable(name: "val", scope: !13321, file: !8058, line: 475, type: !7, align: 1)
!13321 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 475, column: 29)
!13322 = !DILocalVariable(name: "residual", scope: !13323, file: !8058, line: 478, type: !8073, align: 1)
!13323 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 478, column: 70)
!13324 = !DILocalVariable(name: "val", scope: !13325, file: !8058, line: 478, type: !7, align: 1)
!13325 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 478, column: 25)
!13326 = !DILocalVariable(name: "residual", scope: !13327, file: !8058, line: 475, type: !8073, align: 1)
!13327 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 475, column: 47)
!13328 = !DILocalVariable(name: "val", scope: !13329, file: !8058, line: 475, type: !7, align: 1)
!13329 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 475, column: 29)
!13330 = !DILocalVariable(name: "residual", scope: !13331, file: !8058, line: 478, type: !8073, align: 1)
!13331 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 478, column: 70)
!13332 = !DILocalVariable(name: "val", scope: !13333, file: !8058, line: 478, type: !7, align: 1)
!13333 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 478, column: 25)
!13334 = !DILocalVariable(name: "residual", scope: !13335, file: !8058, line: 475, type: !8073, align: 1)
!13335 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 475, column: 47)
!13336 = !DILocalVariable(name: "val", scope: !13337, file: !8058, line: 475, type: !7, align: 1)
!13337 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 475, column: 29)
!13338 = !DILocalVariable(name: "residual", scope: !13339, file: !8058, line: 478, type: !8073, align: 1)
!13339 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 478, column: 70)
!13340 = !DILocalVariable(name: "val", scope: !13341, file: !8058, line: 478, type: !7, align: 1)
!13341 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 478, column: 25)
!13342 = !DILocalVariable(name: "residual", scope: !13343, file: !8058, line: 475, type: !8073, align: 1)
!13343 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 475, column: 47)
!13344 = !DILocalVariable(name: "val", scope: !13345, file: !8058, line: 475, type: !7, align: 1)
!13345 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 475, column: 29)
!13346 = !DILocalVariable(name: "residual", scope: !13347, file: !8058, line: 478, type: !8073, align: 1)
!13347 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 478, column: 70)
!13348 = !DILocalVariable(name: "val", scope: !13349, file: !8058, line: 478, type: !7, align: 1)
!13349 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 478, column: 25)
!13350 = !DILocalVariable(name: "residual", scope: !13351, file: !8058, line: 475, type: !8073, align: 1)
!13351 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 475, column: 47)
!13352 = !DILocalVariable(name: "val", scope: !13353, file: !8058, line: 475, type: !7, align: 1)
!13353 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 475, column: 29)
!13354 = !DILocalVariable(name: "residual", scope: !13355, file: !8058, line: 478, type: !8073, align: 1)
!13355 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 478, column: 70)
!13356 = !DILocalVariable(name: "val", scope: !13357, file: !8058, line: 478, type: !7, align: 1)
!13357 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 478, column: 25)
!13358 = !DILocalVariable(name: "residual", scope: !13359, file: !8058, line: 475, type: !8073, align: 1)
!13359 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 475, column: 47)
!13360 = !DILocalVariable(name: "val", scope: !13361, file: !8058, line: 475, type: !7, align: 1)
!13361 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 475, column: 29)
!13362 = !DILocalVariable(name: "residual", scope: !13363, file: !8058, line: 478, type: !8073, align: 1)
!13363 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 478, column: 70)
!13364 = !DILocalVariable(name: "val", scope: !13365, file: !8058, line: 478, type: !7, align: 1)
!13365 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 478, column: 25)
!13366 = !DILocalVariable(name: "residual", scope: !13367, file: !8058, line: 475, type: !8073, align: 1)
!13367 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 475, column: 47)
!13368 = !DILocalVariable(name: "val", scope: !13369, file: !8058, line: 475, type: !7, align: 1)
!13369 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 475, column: 29)
!13370 = !DILocalVariable(name: "residual", scope: !13371, file: !8058, line: 478, type: !8073, align: 1)
!13371 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 478, column: 70)
!13372 = !DILocalVariable(name: "val", scope: !13373, file: !8058, line: 478, type: !7, align: 1)
!13373 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 478, column: 25)
!13374 = !DILocalVariable(name: "residual", scope: !13375, file: !8058, line: 475, type: !8073, align: 1)
!13375 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 475, column: 47)
!13376 = !DILocalVariable(name: "val", scope: !13377, file: !8058, line: 475, type: !7, align: 1)
!13377 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 475, column: 29)
!13378 = !DILocalVariable(name: "residual", scope: !13379, file: !8058, line: 478, type: !8073, align: 1)
!13379 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 478, column: 70)
!13380 = !DILocalVariable(name: "val", scope: !13381, file: !8058, line: 478, type: !7, align: 1)
!13381 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 478, column: 25)
!13382 = !DILocalVariable(name: "residual", scope: !13383, file: !8058, line: 475, type: !8073, align: 1)
!13383 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 475, column: 47)
!13384 = !DILocalVariable(name: "val", scope: !13385, file: !8058, line: 475, type: !7, align: 1)
!13385 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 475, column: 29)
!13386 = !DILocalVariable(name: "residual", scope: !13387, file: !8058, line: 478, type: !8073, align: 1)
!13387 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 478, column: 70)
!13388 = !DILocalVariable(name: "val", scope: !13389, file: !8058, line: 478, type: !7, align: 1)
!13389 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 478, column: 25)
!13390 = !DILocalVariable(name: "residual", scope: !13391, file: !8058, line: 475, type: !8073, align: 1)
!13391 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 475, column: 47)
!13392 = !DILocalVariable(name: "val", scope: !13393, file: !8058, line: 475, type: !7, align: 1)
!13393 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 475, column: 29)
!13394 = !DILocalVariable(name: "residual", scope: !13395, file: !8058, line: 478, type: !8073, align: 1)
!13395 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 478, column: 70)
!13396 = !DILocalVariable(name: "val", scope: !13397, file: !8058, line: 478, type: !7, align: 1)
!13397 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 478, column: 25)
!13398 = !DILocalVariable(name: "residual", scope: !13399, file: !8058, line: 475, type: !8073, align: 1)
!13399 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 475, column: 47)
!13400 = !DILocalVariable(name: "val", scope: !13401, file: !8058, line: 475, type: !7, align: 1)
!13401 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 475, column: 29)
!13402 = !DILocalVariable(name: "residual", scope: !13403, file: !8058, line: 478, type: !8073, align: 1)
!13403 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 478, column: 70)
!13404 = !DILocalVariable(name: "val", scope: !13405, file: !8058, line: 478, type: !7, align: 1)
!13405 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 478, column: 25)
!13406 = !DILocalVariable(name: "residual", scope: !13407, file: !8058, line: 475, type: !8073, align: 1)
!13407 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 475, column: 47)
!13408 = !DILocalVariable(name: "val", scope: !13409, file: !8058, line: 475, type: !7, align: 1)
!13409 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 475, column: 29)
!13410 = !DILocalVariable(name: "residual", scope: !13411, file: !8058, line: 478, type: !8073, align: 1)
!13411 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 478, column: 70)
!13412 = !DILocalVariable(name: "val", scope: !13413, file: !8058, line: 478, type: !7, align: 1)
!13413 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 478, column: 25)
!13414 = !DILocalVariable(name: "extra_bits", scope: !13415, file: !8058, line: 481, type: !49, align: 8)
!13415 = distinct !DILexicalBlock(scope: !13221, file: !8058, line: 481, column: 17)
!13416 = !DILocalVariable(name: "residual", scope: !13417, file: !8058, line: 484, type: !8073, align: 1)
!13417 = distinct !DILexicalBlock(scope: !13415, file: !8058, line: 484, column: 43)
!13418 = !DILocalVariable(name: "val", scope: !13419, file: !8058, line: 484, type: !7, align: 1)
!13419 = distinct !DILexicalBlock(scope: !13415, file: !8058, line: 484, column: 25)
!13420 = !DILocalVariable(name: "residual", scope: !13421, file: !8058, line: 487, type: !8073, align: 1)
!13421 = distinct !DILexicalBlock(scope: !13415, file: !8058, line: 487, column: 38)
!13422 = !DILocalVariable(name: "val", scope: !13423, file: !8058, line: 487, type: !7, align: 1)
!13423 = distinct !DILexicalBlock(scope: !13415, file: !8058, line: 487, column: 21)
!13424 = !DILocalVariable(name: "residual", scope: !13425, file: !8058, line: 488, type: !8073, align: 1)
!13425 = distinct !DILexicalBlock(scope: !13415, file: !8058, line: 488, column: 70)
!13426 = !DILocalVariable(name: "val", scope: !13427, file: !8058, line: 488, type: !7, align: 1)
!13427 = distinct !DILexicalBlock(scope: !13415, file: !8058, line: 488, column: 21)
!13428 = !DILocalVariable(name: "residual", scope: !13429, file: !8058, line: 491, type: !8073, align: 1)
!13429 = distinct !DILexicalBlock(scope: !13415, file: !8058, line: 491, column: 43)
!13430 = !DILocalVariable(name: "val", scope: !13431, file: !8058, line: 491, type: !7, align: 1)
!13431 = distinct !DILexicalBlock(scope: !13415, file: !8058, line: 491, column: 21)
!13432 = !DILocation(line: 434, column: 20, scope: !13213)
!13433 = !DILocation(line: 434, column: 27, scope: !13213)
!13434 = !DILocation(line: 471, column: 21, scope: !13221)
!13435 = !DILocation(line: 475, column: 47, scope: !13223)
!13436 = !DILocation(line: 475, column: 29, scope: !13225)
!13437 = !DILocation(line: 478, column: 70, scope: !13227)
!13438 = !DILocation(line: 478, column: 25, scope: !13229)
!13439 = !DILocation(line: 475, column: 47, scope: !13231)
!13440 = !DILocation(line: 475, column: 29, scope: !13233)
!13441 = !DILocation(line: 478, column: 70, scope: !13235)
!13442 = !DILocation(line: 478, column: 25, scope: !13237)
!13443 = !DILocation(line: 475, column: 47, scope: !13239)
!13444 = !DILocation(line: 475, column: 29, scope: !13241)
!13445 = !DILocation(line: 478, column: 70, scope: !13243)
!13446 = !DILocation(line: 478, column: 25, scope: !13245)
!13447 = !DILocation(line: 475, column: 47, scope: !13247)
!13448 = !DILocation(line: 475, column: 29, scope: !13249)
!13449 = !DILocation(line: 478, column: 70, scope: !13251)
!13450 = !DILocation(line: 478, column: 25, scope: !13253)
!13451 = !DILocation(line: 475, column: 47, scope: !13255)
!13452 = !DILocation(line: 475, column: 29, scope: !13257)
!13453 = !DILocation(line: 478, column: 70, scope: !13259)
!13454 = !DILocation(line: 478, column: 25, scope: !13261)
!13455 = !DILocation(line: 475, column: 47, scope: !13263)
!13456 = !DILocation(line: 475, column: 29, scope: !13265)
!13457 = !DILocation(line: 478, column: 70, scope: !13267)
!13458 = !DILocation(line: 478, column: 25, scope: !13269)
!13459 = !DILocation(line: 475, column: 47, scope: !13271)
!13460 = !DILocation(line: 475, column: 29, scope: !13273)
!13461 = !DILocation(line: 478, column: 70, scope: !13275)
!13462 = !DILocation(line: 478, column: 25, scope: !13277)
!13463 = !DILocation(line: 475, column: 47, scope: !13279)
!13464 = !DILocation(line: 475, column: 29, scope: !13281)
!13465 = !DILocation(line: 478, column: 70, scope: !13283)
!13466 = !DILocation(line: 478, column: 25, scope: !13285)
!13467 = !DILocation(line: 475, column: 47, scope: !13287)
!13468 = !DILocation(line: 475, column: 29, scope: !13289)
!13469 = !DILocation(line: 478, column: 70, scope: !13291)
!13470 = !DILocation(line: 478, column: 25, scope: !13293)
!13471 = !DILocation(line: 475, column: 47, scope: !13295)
!13472 = !DILocation(line: 475, column: 29, scope: !13297)
!13473 = !DILocation(line: 478, column: 70, scope: !13299)
!13474 = !DILocation(line: 478, column: 25, scope: !13301)
!13475 = !DILocation(line: 475, column: 47, scope: !13303)
!13476 = !DILocation(line: 475, column: 29, scope: !13305)
!13477 = !DILocation(line: 478, column: 70, scope: !13307)
!13478 = !DILocation(line: 478, column: 25, scope: !13309)
!13479 = !DILocation(line: 475, column: 47, scope: !13311)
!13480 = !DILocation(line: 475, column: 29, scope: !13313)
!13481 = !DILocation(line: 478, column: 70, scope: !13315)
!13482 = !DILocation(line: 478, column: 25, scope: !13317)
!13483 = !DILocation(line: 475, column: 47, scope: !13319)
!13484 = !DILocation(line: 475, column: 29, scope: !13321)
!13485 = !DILocation(line: 478, column: 70, scope: !13323)
!13486 = !DILocation(line: 478, column: 25, scope: !13325)
!13487 = !DILocation(line: 475, column: 47, scope: !13327)
!13488 = !DILocation(line: 475, column: 29, scope: !13329)
!13489 = !DILocation(line: 478, column: 70, scope: !13331)
!13490 = !DILocation(line: 478, column: 25, scope: !13333)
!13491 = !DILocation(line: 475, column: 47, scope: !13335)
!13492 = !DILocation(line: 475, column: 29, scope: !13337)
!13493 = !DILocation(line: 478, column: 70, scope: !13339)
!13494 = !DILocation(line: 478, column: 25, scope: !13341)
!13495 = !DILocation(line: 475, column: 47, scope: !13343)
!13496 = !DILocation(line: 475, column: 29, scope: !13345)
!13497 = !DILocation(line: 478, column: 70, scope: !13347)
!13498 = !DILocation(line: 478, column: 25, scope: !13349)
!13499 = !DILocation(line: 475, column: 47, scope: !13351)
!13500 = !DILocation(line: 475, column: 29, scope: !13353)
!13501 = !DILocation(line: 478, column: 70, scope: !13355)
!13502 = !DILocation(line: 478, column: 25, scope: !13357)
!13503 = !DILocation(line: 475, column: 47, scope: !13359)
!13504 = !DILocation(line: 475, column: 29, scope: !13361)
!13505 = !DILocation(line: 478, column: 70, scope: !13363)
!13506 = !DILocation(line: 478, column: 25, scope: !13365)
!13507 = !DILocation(line: 475, column: 47, scope: !13367)
!13508 = !DILocation(line: 475, column: 29, scope: !13369)
!13509 = !DILocation(line: 478, column: 70, scope: !13371)
!13510 = !DILocation(line: 478, column: 25, scope: !13373)
!13511 = !DILocation(line: 475, column: 47, scope: !13375)
!13512 = !DILocation(line: 475, column: 29, scope: !13377)
!13513 = !DILocation(line: 478, column: 70, scope: !13379)
!13514 = !DILocation(line: 478, column: 25, scope: !13381)
!13515 = !DILocation(line: 475, column: 47, scope: !13383)
!13516 = !DILocation(line: 475, column: 29, scope: !13385)
!13517 = !DILocation(line: 478, column: 70, scope: !13387)
!13518 = !DILocation(line: 478, column: 25, scope: !13389)
!13519 = !DILocation(line: 475, column: 47, scope: !13391)
!13520 = !DILocation(line: 475, column: 29, scope: !13393)
!13521 = !DILocation(line: 478, column: 70, scope: !13395)
!13522 = !DILocation(line: 478, column: 25, scope: !13397)
!13523 = !DILocation(line: 475, column: 47, scope: !13399)
!13524 = !DILocation(line: 475, column: 29, scope: !13401)
!13525 = !DILocation(line: 478, column: 70, scope: !13403)
!13526 = !DILocation(line: 478, column: 25, scope: !13405)
!13527 = !DILocation(line: 475, column: 47, scope: !13407)
!13528 = !DILocation(line: 475, column: 29, scope: !13409)
!13529 = !DILocation(line: 478, column: 70, scope: !13411)
!13530 = !DILocation(line: 478, column: 25, scope: !13413)
!13531 = !DILocation(line: 481, column: 21, scope: !13415)
!13532 = !DILocation(line: 484, column: 43, scope: !13417)
!13533 = !DILocation(line: 484, column: 25, scope: !13419)
!13534 = !DILocation(line: 487, column: 38, scope: !13421)
!13535 = !DILocation(line: 487, column: 21, scope: !13423)
!13536 = !DILocation(line: 488, column: 70, scope: !13425)
!13537 = !DILocation(line: 488, column: 21, scope: !13427)
!13538 = !DILocation(line: 491, column: 43, scope: !13429)
!13539 = !DILocation(line: 491, column: 21, scope: !13431)
!13540 = !DILocation(line: 471, column: 33, scope: !13213)
!13541 = !DILocation(line: 473, column: 46, scope: !13221)
!13542 = !DILocation(line: 474, column: 29, scope: !13221)
!13543 = !DILocation(line: 474, column: 28, scope: !13221)
!13544 = !DILocation(line: 477, column: 25, scope: !13221)
!13545 = !DILocation(line: 478, column: 25, scope: !13221)
!13546 = !DILocation(line: 475, column: 29, scope: !13221)
!13547 = !DILocation(line: 475, column: 29, scope: !13223)
!13548 = !DILocation(line: 494, column: 14, scope: !13213)
!13549 = !DILocation(line: 478, column: 25, scope: !13227)
!13550 = !DILocation(line: 475, column: 29, scope: !13231)
!13551 = !DILocation(line: 478, column: 25, scope: !13235)
!13552 = !DILocation(line: 475, column: 29, scope: !13239)
!13553 = !DILocation(line: 478, column: 25, scope: !13243)
!13554 = !DILocation(line: 475, column: 29, scope: !13247)
!13555 = !DILocation(line: 478, column: 25, scope: !13251)
!13556 = !DILocation(line: 475, column: 29, scope: !13255)
!13557 = !DILocation(line: 478, column: 25, scope: !13259)
!13558 = !DILocation(line: 475, column: 29, scope: !13263)
!13559 = !DILocation(line: 478, column: 25, scope: !13267)
!13560 = !DILocation(line: 475, column: 29, scope: !13271)
!13561 = !DILocation(line: 478, column: 25, scope: !13275)
!13562 = !DILocation(line: 475, column: 29, scope: !13279)
!13563 = !DILocation(line: 478, column: 25, scope: !13283)
!13564 = !DILocation(line: 475, column: 29, scope: !13287)
!13565 = !DILocation(line: 478, column: 25, scope: !13291)
!13566 = !DILocation(line: 475, column: 29, scope: !13295)
!13567 = !DILocation(line: 478, column: 25, scope: !13299)
!13568 = !DILocation(line: 475, column: 29, scope: !13303)
!13569 = !DILocation(line: 478, column: 25, scope: !13307)
!13570 = !DILocation(line: 475, column: 29, scope: !13311)
!13571 = !DILocation(line: 478, column: 25, scope: !13315)
!13572 = !DILocation(line: 475, column: 29, scope: !13319)
!13573 = !DILocation(line: 478, column: 25, scope: !13323)
!13574 = !DILocation(line: 475, column: 29, scope: !13327)
!13575 = !DILocation(line: 478, column: 25, scope: !13331)
!13576 = !DILocation(line: 475, column: 29, scope: !13335)
!13577 = !DILocation(line: 478, column: 25, scope: !13339)
!13578 = !DILocation(line: 475, column: 29, scope: !13343)
!13579 = !DILocation(line: 478, column: 25, scope: !13347)
!13580 = !DILocation(line: 475, column: 29, scope: !13351)
!13581 = !DILocation(line: 478, column: 25, scope: !13355)
!13582 = !DILocation(line: 475, column: 29, scope: !13359)
!13583 = !DILocation(line: 478, column: 25, scope: !13363)
!13584 = !DILocation(line: 475, column: 29, scope: !13367)
!13585 = !DILocation(line: 478, column: 25, scope: !13371)
!13586 = !DILocation(line: 475, column: 29, scope: !13375)
!13587 = !DILocation(line: 478, column: 25, scope: !13379)
!13588 = !DILocation(line: 475, column: 29, scope: !13383)
!13589 = !DILocation(line: 478, column: 25, scope: !13387)
!13590 = !DILocation(line: 475, column: 29, scope: !13391)
!13591 = !DILocation(line: 478, column: 25, scope: !13395)
!13592 = !DILocation(line: 475, column: 29, scope: !13399)
!13593 = !DILocation(line: 478, column: 25, scope: !13403)
!13594 = !DILocation(line: 481, column: 34, scope: !13221)
!13595 = !DILocation(line: 481, column: 47, scope: !13221)
!13596 = !DILocation(line: 481, column: 46, scope: !13221)
!13597 = !DILocation(line: 482, column: 20, scope: !13415)
!13598 = !DILocation(line: 475, column: 29, scope: !13407)
!13599 = !DILocation(line: 478, column: 25, scope: !13411)
!13600 = !DILocation(line: 490, column: 20, scope: !13415)
!13601 = !DILocation(line: 483, column: 25, scope: !13415)
!13602 = !DILocation(line: 483, column: 24, scope: !13415)
!13603 = !DILocation(line: 486, column: 21, scope: !13415)
!13604 = !DILocation(line: 487, column: 21, scope: !13415)
!13605 = !DILocation(line: 484, column: 25, scope: !13415)
!13606 = !DILocation(line: 484, column: 25, scope: !13417)
!13607 = !DILocation(line: 488, column: 21, scope: !13415)
!13608 = !DILocation(line: 487, column: 21, scope: !13421)
!13609 = !DILocation(line: 488, column: 21, scope: !13425)
!13610 = !DILocation(line: 493, column: 17, scope: !13415)
!13611 = !DILocation(line: 491, column: 21, scope: !13415)
!13612 = !DILocation(line: 491, column: 21, scope: !13429)
!13613 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN92_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Binary$GT$3fmt17h13fc6b25cb06d7f0E", scope: !13614, file: !8058, line: 497, type: !13215, scopeLine: 497, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !13615)
!13614 = !DINamespace(name: "{impl#36}", scope: !75)
!13615 = !{!13616, !13617}
!13616 = !DILocalVariable(name: "self", arg: 1, scope: !13613, file: !8058, line: 497, type: !719)
!13617 = !DILocalVariable(name: "f", arg: 2, scope: !13613, file: !8058, line: 497, type: !210)
!13618 = !DILocation(line: 497, column: 20, scope: !13613)
!13619 = !DILocation(line: 497, column: 27, scope: !13613)
!13620 = !DILocation(line: 498, column: 17, scope: !13613)
!13621 = !DILocation(line: 499, column: 14, scope: !13613)
!13622 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN91_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Octal$GT$3fmt17hd8a710fb52f7de53E", scope: !13623, file: !8058, line: 502, type: !13215, scopeLine: 502, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !13624)
!13623 = !DINamespace(name: "{impl#37}", scope: !75)
!13624 = !{!13625, !13626}
!13625 = !DILocalVariable(name: "self", arg: 1, scope: !13622, file: !8058, line: 502, type: !719)
!13626 = !DILocalVariable(name: "f", arg: 2, scope: !13622, file: !8058, line: 502, type: !210)
!13627 = !DILocation(line: 502, column: 20, scope: !13622)
!13628 = !DILocation(line: 502, column: 27, scope: !13622)
!13629 = !DILocation(line: 503, column: 17, scope: !13622)
!13630 = !DILocation(line: 504, column: 14, scope: !13622)
!13631 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN94_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..LowerHex$GT$3fmt17h511a0d215dd430faE", scope: !13632, file: !8058, line: 507, type: !13215, scopeLine: 507, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !13633)
!13632 = !DINamespace(name: "{impl#38}", scope: !75)
!13633 = !{!13634, !13635}
!13634 = !DILocalVariable(name: "self", arg: 1, scope: !13631, file: !8058, line: 507, type: !719)
!13635 = !DILocalVariable(name: "f", arg: 2, scope: !13631, file: !8058, line: 507, type: !210)
!13636 = !DILocation(line: 507, column: 20, scope: !13631)
!13637 = !DILocation(line: 507, column: 27, scope: !13631)
!13638 = !DILocation(line: 508, column: 17, scope: !13631)
!13639 = !DILocation(line: 509, column: 14, scope: !13631)
!13640 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN94_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..UpperHex$GT$3fmt17h0324c03f14c1353cE", scope: !13641, file: !8058, line: 512, type: !13215, scopeLine: 512, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !13642)
!13641 = !DINamespace(name: "{impl#39}", scope: !75)
!13642 = !{!13643, !13644}
!13643 = !DILocalVariable(name: "self", arg: 1, scope: !13640, file: !8058, line: 512, type: !719)
!13644 = !DILocalVariable(name: "f", arg: 2, scope: !13640, file: !8058, line: 512, type: !210)
!13645 = !DILocation(line: 512, column: 20, scope: !13640)
!13646 = !DILocation(line: 512, column: 27, scope: !13640)
!13647 = !DILocation(line: 513, column: 17, scope: !13640)
!13648 = !DILocation(line: 514, column: 14, scope: !13640)
!13649 = distinct !DISubprogram(name: "all", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableFlags3all17h3260acd1de5c6b5bE", scope: !366, file: !8058, line: 532, type: !13650, scopeLine: 532, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !25)
!13650 = !DISubroutineType(types: !13651)
!13651 = !{!366}
!13652 = !DILocation(line: 541, column: 14, scope: !13649)
!13653 = distinct !DISubprogram(name: "bits", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableFlags4bits17hd9bbcf9de43fa6aeE", scope: !366, file: !8058, line: 545, type: !13654, scopeLine: 545, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !13656)
!13654 = !DISubroutineType(types: !13655)
!13655 = !{!49, !719}
!13656 = !{!13657}
!13657 = !DILocalVariable(name: "self", arg: 1, scope: !13653, file: !8058, line: 545, type: !719)
!13658 = !DILocation(line: 545, column: 31, scope: !13653)
!13659 = !DILocation(line: 546, column: 17, scope: !13653)
!13660 = !DILocation(line: 547, column: 14, scope: !13653)
!13661 = distinct !DISubprogram(name: "from_bits_truncate", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableFlags18from_bits_truncate17h6ffffd9fda8c41ebE", scope: !366, file: !8058, line: 563, type: !13662, scopeLine: 563, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !13664)
!13662 = !DISubroutineType(types: !13663)
!13663 = !{!366, !49}
!13664 = !{!13665}
!13665 = !DILocalVariable(name: "bits", arg: 1, scope: !13661, file: !8058, line: 563, type: !49)
!13666 = !DILocation(line: 563, column: 45, scope: !13661)
!13667 = !DILocation(line: 564, column: 37, scope: !13661)
!13668 = !DILocation(line: 564, column: 30, scope: !13661)
!13669 = !DILocation(line: 564, column: 17, scope: !13661)
!13670 = !DILocation(line: 565, column: 14, scope: !13661)
!13671 = distinct !DISubprogram(name: "contains", linkageName: "_ZN6x86_6410structures6paging10page_table14PageTableFlags8contains17h961614b9ab75fbccE", scope: !366, file: !8058, line: 603, type: !13672, scopeLine: 603, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !13674)
!13672 = !DISubroutineType(types: !13673)
!13673 = !{!310, !719, !366}
!13674 = !{!13675, !13676}
!13675 = !DILocalVariable(name: "self", arg: 1, scope: !13671, file: !8058, line: 603, type: !719)
!13676 = !DILocalVariable(name: "other", arg: 2, scope: !13671, file: !8058, line: 603, type: !366)
!13677 = !DILocation(line: 603, column: 35, scope: !13671)
!13678 = !DILocation(line: 603, column: 42, scope: !13671)
!13679 = !DILocation(line: 604, column: 18, scope: !13671)
!13680 = !DILocation(line: 604, column: 17, scope: !13671)
!13681 = !DILocation(line: 605, column: 14, scope: !13671)
!13682 = distinct !DISubprogram(name: "bitor", linkageName: "_ZN96_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..ops..bit..BitOr$GT$5bitor17h17dad722c7779ddfE", scope: !13683, file: !8058, line: 731, type: !13684, scopeLine: 731, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !13686)
!13683 = !DINamespace(name: "{impl#41}", scope: !75)
!13684 = !DISubroutineType(types: !13685)
!13685 = !{!366, !366, !366}
!13686 = !{!13687, !13688}
!13687 = !DILocalVariable(name: "self", arg: 1, scope: !13682, file: !8058, line: 731, type: !366)
!13688 = !DILocalVariable(name: "other", arg: 2, scope: !13682, file: !8058, line: 731, type: !366)
!13689 = !DILocation(line: 731, column: 22, scope: !13682)
!13690 = !DILocation(line: 731, column: 28, scope: !13682)
!13691 = !DILocation(line: 732, column: 30, scope: !13682)
!13692 = !DILocation(line: 732, column: 17, scope: !13682)
!13693 = !DILocation(line: 733, column: 14, scope: !13682)
!13694 = distinct !DISubprogram(name: "PRESENT", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$7PRESENT17h0b81dfb80c151087E", scope: !13695, file: !8058, line: 460, type: !13697, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !13699)
!13695 = !DINamespace(name: "{impl#0}", scope: !13696)
!13696 = !DINamespace(name: "fmt", scope: !13214)
!13697 = !DISubroutineType(types: !13698)
!13698 = !{!310, !719}
!13699 = !{!13700}
!13700 = !DILocalVariable(name: "self", arg: 1, scope: !13701, file: !7521, line: 107, type: !719)
!13701 = !DILexicalBlockFile(scope: !13694, file: !7521, discriminator: 0)
!13702 = !DILocation(line: 107, column: 1, scope: !13701)
!13703 = !DILocation(line: 875, column: 11, scope: !13694)
!13704 = distinct !DISubprogram(name: "WRITABLE", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8WRITABLE17hdbf9e12f11830f7bE", scope: !13695, file: !8058, line: 460, type: !13697, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !13705)
!13705 = !{!13706}
!13706 = !DILocalVariable(name: "self", arg: 1, scope: !13707, file: !7521, line: 107, type: !719)
!13707 = !DILexicalBlockFile(scope: !13704, file: !7521, discriminator: 0)
!13708 = !DILocation(line: 107, column: 1, scope: !13707)
!13709 = !DILocation(line: 875, column: 11, scope: !13704)
!13710 = distinct !DISubprogram(name: "USER_ACCESSIBLE", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$15USER_ACCESSIBLE17h8e277868f8e8cba1E", scope: !13695, file: !8058, line: 460, type: !13697, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !13711)
!13711 = !{!13712}
!13712 = !DILocalVariable(name: "self", arg: 1, scope: !13713, file: !7521, line: 107, type: !719)
!13713 = !DILexicalBlockFile(scope: !13710, file: !7521, discriminator: 0)
!13714 = !DILocation(line: 107, column: 1, scope: !13713)
!13715 = !DILocation(line: 875, column: 11, scope: !13710)
!13716 = distinct !DISubprogram(name: "WRITE_THROUGH", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$13WRITE_THROUGH17h6f9006e049c5cd8fE", scope: !13695, file: !8058, line: 460, type: !13697, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !13717)
!13717 = !{!13718}
!13718 = !DILocalVariable(name: "self", arg: 1, scope: !13719, file: !7521, line: 107, type: !719)
!13719 = !DILexicalBlockFile(scope: !13716, file: !7521, discriminator: 0)
!13720 = !DILocation(line: 107, column: 1, scope: !13719)
!13721 = !DILocation(line: 875, column: 11, scope: !13716)
!13722 = distinct !DISubprogram(name: "NO_CACHE", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8NO_CACHE17h49ba94f2df1658efE", scope: !13695, file: !8058, line: 460, type: !13697, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !13723)
!13723 = !{!13724}
!13724 = !DILocalVariable(name: "self", arg: 1, scope: !13725, file: !7521, line: 107, type: !719)
!13725 = !DILexicalBlockFile(scope: !13722, file: !7521, discriminator: 0)
!13726 = !DILocation(line: 107, column: 1, scope: !13725)
!13727 = !DILocation(line: 875, column: 11, scope: !13722)
!13728 = distinct !DISubprogram(name: "ACCESSED", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$8ACCESSED17h0613576e82d5f2c6E", scope: !13695, file: !8058, line: 460, type: !13697, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !13729)
!13729 = !{!13730}
!13730 = !DILocalVariable(name: "self", arg: 1, scope: !13731, file: !7521, line: 107, type: !719)
!13731 = !DILexicalBlockFile(scope: !13728, file: !7521, discriminator: 0)
!13732 = !DILocation(line: 107, column: 1, scope: !13731)
!13733 = !DILocation(line: 875, column: 11, scope: !13728)
!13734 = distinct !DISubprogram(name: "DIRTY", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5DIRTY17habcfd3c8704b2477E", scope: !13695, file: !8058, line: 460, type: !13697, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !13735)
!13735 = !{!13736}
!13736 = !DILocalVariable(name: "self", arg: 1, scope: !13737, file: !7521, line: 107, type: !719)
!13737 = !DILexicalBlockFile(scope: !13734, file: !7521, discriminator: 0)
!13738 = !DILocation(line: 107, column: 1, scope: !13737)
!13739 = !DILocation(line: 875, column: 11, scope: !13734)
!13740 = distinct !DISubprogram(name: "HUGE_PAGE", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$9HUGE_PAGE17hb494a19dd9248d5dE", scope: !13695, file: !8058, line: 460, type: !13697, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !13741)
!13741 = !{!13742}
!13742 = !DILocalVariable(name: "self", arg: 1, scope: !13743, file: !7521, line: 107, type: !719)
!13743 = !DILexicalBlockFile(scope: !13740, file: !7521, discriminator: 0)
!13744 = !DILocation(line: 107, column: 1, scope: !13743)
!13745 = !DILocation(line: 875, column: 11, scope: !13740)
!13746 = distinct !DISubprogram(name: "GLOBAL", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6GLOBAL17h004678e5ba1e21afE", scope: !13695, file: !8058, line: 460, type: !13697, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !13747)
!13747 = !{!13748}
!13748 = !DILocalVariable(name: "self", arg: 1, scope: !13749, file: !7521, line: 107, type: !719)
!13749 = !DILexicalBlockFile(scope: !13746, file: !7521, discriminator: 0)
!13750 = !DILocation(line: 107, column: 1, scope: !13749)
!13751 = !DILocation(line: 875, column: 11, scope: !13746)
!13752 = distinct !DISubprogram(name: "BIT_9", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$5BIT_917h2d279dadb616d260E", scope: !13695, file: !8058, line: 460, type: !13697, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !13753)
!13753 = !{!13754}
!13754 = !DILocalVariable(name: "self", arg: 1, scope: !13755, file: !7521, line: 107, type: !719)
!13755 = !DILexicalBlockFile(scope: !13752, file: !7521, discriminator: 0)
!13756 = !DILocation(line: 107, column: 1, scope: !13755)
!13757 = !DILocation(line: 875, column: 11, scope: !13752)
!13758 = distinct !DISubprogram(name: "BIT_10", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_1017h5af36566254dceb6E", scope: !13695, file: !8058, line: 460, type: !13697, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !13759)
!13759 = !{!13760}
!13760 = !DILocalVariable(name: "self", arg: 1, scope: !13761, file: !7521, line: 107, type: !719)
!13761 = !DILexicalBlockFile(scope: !13758, file: !7521, discriminator: 0)
!13762 = !DILocation(line: 107, column: 1, scope: !13761)
!13763 = !DILocation(line: 875, column: 11, scope: !13758)
!13764 = distinct !DISubprogram(name: "BIT_11", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_1117h76b9fc3d5c9e981fE", scope: !13695, file: !8058, line: 460, type: !13697, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !13765)
!13765 = !{!13766}
!13766 = !DILocalVariable(name: "self", arg: 1, scope: !13767, file: !7521, line: 107, type: !719)
!13767 = !DILexicalBlockFile(scope: !13764, file: !7521, discriminator: 0)
!13768 = !DILocation(line: 107, column: 1, scope: !13767)
!13769 = !DILocation(line: 875, column: 11, scope: !13764)
!13770 = distinct !DISubprogram(name: "BIT_52", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5217h796a95b600829fb5E", scope: !13695, file: !8058, line: 460, type: !13697, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !13771)
!13771 = !{!13772}
!13772 = !DILocalVariable(name: "self", arg: 1, scope: !13773, file: !7521, line: 107, type: !719)
!13773 = !DILexicalBlockFile(scope: !13770, file: !7521, discriminator: 0)
!13774 = !DILocation(line: 107, column: 1, scope: !13773)
!13775 = !DILocation(line: 875, column: 11, scope: !13770)
!13776 = distinct !DISubprogram(name: "BIT_53", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5317he856bfb980d2b87fE", scope: !13695, file: !8058, line: 460, type: !13697, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !13777)
!13777 = !{!13778}
!13778 = !DILocalVariable(name: "self", arg: 1, scope: !13779, file: !7521, line: 107, type: !719)
!13779 = !DILexicalBlockFile(scope: !13776, file: !7521, discriminator: 0)
!13780 = !DILocation(line: 107, column: 1, scope: !13779)
!13781 = !DILocation(line: 875, column: 11, scope: !13776)
!13782 = distinct !DISubprogram(name: "BIT_54", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5417h53eeca7547985472E", scope: !13695, file: !8058, line: 460, type: !13697, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !13783)
!13783 = !{!13784}
!13784 = !DILocalVariable(name: "self", arg: 1, scope: !13785, file: !7521, line: 107, type: !719)
!13785 = !DILexicalBlockFile(scope: !13782, file: !7521, discriminator: 0)
!13786 = !DILocation(line: 107, column: 1, scope: !13785)
!13787 = !DILocation(line: 875, column: 11, scope: !13782)
!13788 = distinct !DISubprogram(name: "BIT_55", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5517h0fa048989a29a732E", scope: !13695, file: !8058, line: 460, type: !13697, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !13789)
!13789 = !{!13790}
!13790 = !DILocalVariable(name: "self", arg: 1, scope: !13791, file: !7521, line: 107, type: !719)
!13791 = !DILexicalBlockFile(scope: !13788, file: !7521, discriminator: 0)
!13792 = !DILocation(line: 107, column: 1, scope: !13791)
!13793 = !DILocation(line: 875, column: 11, scope: !13788)
!13794 = distinct !DISubprogram(name: "BIT_56", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5617h2c985369ab64babaE", scope: !13695, file: !8058, line: 460, type: !13697, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !13795)
!13795 = !{!13796}
!13796 = !DILocalVariable(name: "self", arg: 1, scope: !13797, file: !7521, line: 107, type: !719)
!13797 = !DILexicalBlockFile(scope: !13794, file: !7521, discriminator: 0)
!13798 = !DILocation(line: 107, column: 1, scope: !13797)
!13799 = !DILocation(line: 875, column: 11, scope: !13794)
!13800 = distinct !DISubprogram(name: "BIT_57", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5717ha530a42a512bd125E", scope: !13695, file: !8058, line: 460, type: !13697, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !13801)
!13801 = !{!13802}
!13802 = !DILocalVariable(name: "self", arg: 1, scope: !13803, file: !7521, line: 107, type: !719)
!13803 = !DILexicalBlockFile(scope: !13800, file: !7521, discriminator: 0)
!13804 = !DILocation(line: 107, column: 1, scope: !13803)
!13805 = !DILocation(line: 875, column: 11, scope: !13800)
!13806 = distinct !DISubprogram(name: "BIT_58", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5817he96b03a46917b1e5E", scope: !13695, file: !8058, line: 460, type: !13697, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !13807)
!13807 = !{!13808}
!13808 = !DILocalVariable(name: "self", arg: 1, scope: !13809, file: !7521, line: 107, type: !719)
!13809 = !DILexicalBlockFile(scope: !13806, file: !7521, discriminator: 0)
!13810 = !DILocation(line: 107, column: 1, scope: !13809)
!13811 = !DILocation(line: 875, column: 11, scope: !13806)
!13812 = distinct !DISubprogram(name: "BIT_59", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_5917h39445a2e709c6eb2E", scope: !13695, file: !8058, line: 460, type: !13697, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !13813)
!13813 = !{!13814}
!13814 = !DILocalVariable(name: "self", arg: 1, scope: !13815, file: !7521, line: 107, type: !719)
!13815 = !DILexicalBlockFile(scope: !13812, file: !7521, discriminator: 0)
!13816 = !DILocation(line: 107, column: 1, scope: !13815)
!13817 = !DILocation(line: 875, column: 11, scope: !13812)
!13818 = distinct !DISubprogram(name: "BIT_60", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6017ha4314426eb81d676E", scope: !13695, file: !8058, line: 460, type: !13697, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !13819)
!13819 = !{!13820}
!13820 = !DILocalVariable(name: "self", arg: 1, scope: !13821, file: !7521, line: 107, type: !719)
!13821 = !DILexicalBlockFile(scope: !13818, file: !7521, discriminator: 0)
!13822 = !DILocation(line: 107, column: 1, scope: !13821)
!13823 = !DILocation(line: 875, column: 11, scope: !13818)
!13824 = distinct !DISubprogram(name: "BIT_61", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6117hd6a66883228cd0f3E", scope: !13695, file: !8058, line: 460, type: !13697, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !13825)
!13825 = !{!13826}
!13826 = !DILocalVariable(name: "self", arg: 1, scope: !13827, file: !7521, line: 107, type: !719)
!13827 = !DILexicalBlockFile(scope: !13824, file: !7521, discriminator: 0)
!13828 = !DILocation(line: 107, column: 1, scope: !13827)
!13829 = !DILocation(line: 875, column: 11, scope: !13824)
!13830 = distinct !DISubprogram(name: "BIT_62", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$6BIT_6217h1c96a6e1015cf39fE", scope: !13695, file: !8058, line: 460, type: !13697, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !13831)
!13831 = !{!13832}
!13832 = !DILocalVariable(name: "self", arg: 1, scope: !13833, file: !7521, line: 107, type: !719)
!13833 = !DILexicalBlockFile(scope: !13830, file: !7521, discriminator: 0)
!13834 = !DILocation(line: 107, column: 1, scope: !13833)
!13835 = !DILocation(line: 875, column: 11, scope: !13830)
!13836 = distinct !DISubprogram(name: "NO_EXECUTE", linkageName: "_ZN182_$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$$LT$x86_64..structures..paging..page_table..PageTableFlags$u20$as$u20$core..fmt..Debug$GT$..fmt..__BitFlags$GT$10NO_EXECUTE17hc8c1d517a554a918E", scope: !13695, file: !8058, line: 460, type: !13697, scopeLine: 460, flags: DIFlagPrototyped, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !13837)
!13837 = !{!13838}
!13838 = !DILocalVariable(name: "self", arg: 1, scope: !13839, file: !7521, line: 107, type: !719)
!13839 = !DILexicalBlockFile(scope: !13836, file: !7521, discriminator: 0)
!13840 = !DILocation(line: 107, column: 1, scope: !13839)
!13841 = !DILocation(line: 875, column: 11, scope: !13836)
!13842 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN91_$LT$x86_64..structures..paging..page_table..PageTableIndex$u20$as$u20$core..fmt..Debug$GT$3fmt17h10a08816cc245213E", scope: !13843, file: !7521, line: 271, type: !13844, scopeLine: 271, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !13846)
!13843 = !DINamespace(name: "{impl#53}", scope: !75)
!13844 = !DISubroutineType(types: !13845)
!13845 = !{!192, !635, !210}
!13846 = !{!13847, !13848}
!13847 = !DILocalVariable(name: "self", arg: 1, scope: !13842, file: !7521, line: 271, type: !635)
!13848 = !DILocalVariable(name: "f", arg: 2, scope: !13842, file: !7521, line: 271, type: !210)
!13849 = !DILocation(line: 271, column: 10, scope: !13842)
!13850 = !DILocation(line: 272, column: 27, scope: !13842)
!13851 = !DILocation(line: 271, column: 15, scope: !13842)
!13852 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN87_$LT$x86_64..structures..paging..page_table..PageOffset$u20$as$u20$core..fmt..Debug$GT$3fmt17h15ed79e5735314b2E", scope: !13853, file: !7521, line: 322, type: !13854, scopeLine: 322, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !13857)
!13853 = !DINamespace(name: "{impl#63}", scope: !75)
!13854 = !DISubroutineType(types: !13855)
!13855 = !{!192, !13856, !210}
!13856 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page_table::PageOffset", baseType: !4713, size: 64, align: 64, dwarfAddressSpace: 0)
!13857 = !{!13858, !13859}
!13858 = !DILocalVariable(name: "self", arg: 1, scope: !13852, file: !7521, line: 322, type: !13856)
!13859 = !DILocalVariable(name: "f", arg: 2, scope: !13852, file: !7521, line: 322, type: !210)
!13860 = !DILocation(line: 322, column: 10, scope: !13852)
!13861 = !DILocation(line: 323, column: 23, scope: !13852)
!13862 = !DILocation(line: 322, column: 15, scope: !13852)
!13863 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN91_$LT$x86_64..structures..paging..page_table..PageTableLevel$u20$as$u20$core..fmt..Debug$GT$3fmt17h2270947b4084bd42E", scope: !13864, file: !7521, line: 368, type: !13865, scopeLine: 368, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !13868)
!13864 = !DINamespace(name: "{impl#73}", scope: !75)
!13865 = !DISubroutineType(types: !13866)
!13866 = !{!192, !13867, !210}
!13867 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::paging::page_table::PageTableLevel", baseType: !814, size: 64, align: 64, dwarfAddressSpace: 0)
!13868 = !{!13869, !13870}
!13869 = !DILocalVariable(name: "self", arg: 1, scope: !13863, file: !7521, line: 368, type: !13867)
!13870 = !DILocalVariable(name: "f", arg: 2, scope: !13863, file: !7521, line: 368, type: !210)
!13871 = !DILocation(line: 368, column: 10, scope: !13863)
!13872 = !DILocation(line: 368, column: 14, scope: !13863)
!13873 = !DILocation(line: 368, column: 15, scope: !13863)
!13874 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN78_$LT$x86_64..structures..tss..TaskStateSegment$u20$as$u20$core..fmt..Debug$GT$3fmt17h6d7f723a6b508480E", scope: !13876, file: !13875, line: 10, type: !13878, scopeLine: 10, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !13890)
!13875 = !DIFile(filename: "src/structures/tss.rs", directory: "/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "dc1056e37b27112b6ecd78d6b4c81351")
!13876 = !DINamespace(name: "{impl#1}", scope: !13877)
!13877 = !DINamespace(name: "tss", scope: !15)
!13878 = !DISubroutineType(types: !13879)
!13879 = !{!192, !13880, !210}
!13880 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::tss::TaskStateSegment", baseType: !13881, size: 64, align: 64, dwarfAddressSpace: 0)
!13881 = !DICompositeType(tag: DW_TAG_structure_type, name: "TaskStateSegment", scope: !13877, file: !2, size: 832, align: 32, elements: !13882, templateParams: !25, identifier: "b16cd245ff8b95568fb3d3ccb8240b27")
!13882 = !{!13883, !13884, !13885, !13886, !13887, !13888, !13889}
!13883 = !DIDerivedType(tag: DW_TAG_member, name: "reserved_1", scope: !13881, file: !2, baseType: !28, size: 32, align: 32)
!13884 = !DIDerivedType(tag: DW_TAG_member, name: "privilege_stack_table", scope: !13881, file: !2, baseType: !763, size: 192, align: 64, offset: 32)
!13885 = !DIDerivedType(tag: DW_TAG_member, name: "reserved_2", scope: !13881, file: !2, baseType: !49, size: 64, align: 64, offset: 224)
!13886 = !DIDerivedType(tag: DW_TAG_member, name: "interrupt_stack_table", scope: !13881, file: !2, baseType: !772, size: 448, align: 64, offset: 288)
!13887 = !DIDerivedType(tag: DW_TAG_member, name: "reserved_3", scope: !13881, file: !2, baseType: !49, size: 64, align: 64, offset: 736)
!13888 = !DIDerivedType(tag: DW_TAG_member, name: "reserved_4", scope: !13881, file: !2, baseType: !19, size: 16, align: 16, offset: 800)
!13889 = !DIDerivedType(tag: DW_TAG_member, name: "iomap_base", scope: !13881, file: !2, baseType: !19, size: 16, align: 16, offset: 816)
!13890 = !{!13891, !13892, !13893, !13897}
!13891 = !DILocalVariable(name: "self", arg: 1, scope: !13874, file: !13875, line: 10, type: !13880)
!13892 = !DILocalVariable(name: "f", arg: 2, scope: !13874, file: !13875, line: 10, type: !210)
!13893 = !DILocalVariable(name: "names", scope: !13894, file: !13875, line: 10, type: !13895, align: 8)
!13894 = distinct !DILexicalBlock(scope: !13874, file: !13875, line: 10, column: 10)
!13895 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&[&str; 7]", baseType: !13896, size: 64, align: 64, dwarfAddressSpace: 0)
!13896 = !DICompositeType(tag: DW_TAG_array_type, baseType: !115, size: 896, align: 64, elements: !773)
!13897 = !DILocalVariable(name: "values", scope: !13898, file: !13875, line: 10, type: !12506, align: 8)
!13898 = distinct !DILexicalBlock(scope: !13894, file: !13875, line: 10, column: 10)
!13899 = !DILocation(line: 10, column: 10, scope: !13874)
!13900 = !DILocation(line: 10, column: 10, scope: !13894)
!13901 = !DILocation(line: 13, column: 5, scope: !13894)
!13902 = !DILocation(line: 15, column: 5, scope: !13894)
!13903 = !DILocation(line: 16, column: 5, scope: !13894)
!13904 = !DILocation(line: 18, column: 5, scope: !13894)
!13905 = !DILocation(line: 19, column: 5, scope: !13894)
!13906 = !DILocation(line: 20, column: 5, scope: !13894)
!13907 = !DILocation(line: 22, column: 5, scope: !13894)
!13908 = !DILocation(line: 10, column: 10, scope: !13898)
!13909 = !DILocation(line: 10, column: 15, scope: !13874)
!13910 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN79_$LT$x86_64..structures..DescriptorTablePointer$u20$as$u20$core..fmt..Debug$GT$3fmt17h0735c63ce7809829E", scope: !13912, file: !13911, line: 15, type: !13913, scopeLine: 15, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !13916)
!13911 = !DIFile(filename: "src/structures/mod.rs", directory: "/Users/yaw/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.14.10", checksumkind: CSK_MD5, checksum: "45da092b3c3b85016e7f8c614ac9cbc0")
!13912 = !DINamespace(name: "{impl#0}", scope: !15)
!13913 = !DISubroutineType(types: !13914)
!13914 = !{!192, !13915, !210}
!13915 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::structures::DescriptorTablePointer", baseType: !5450, size: 64, align: 64, dwarfAddressSpace: 0)
!13916 = !{!13917, !13918}
!13917 = !DILocalVariable(name: "self", arg: 1, scope: !13910, file: !13911, line: 15, type: !13915)
!13918 = !DILocalVariable(name: "f", arg: 2, scope: !13910, file: !13911, line: 15, type: !210)
!13919 = !DILocation(line: 15, column: 10, scope: !13910)
!13920 = !DILocation(line: 19, column: 5, scope: !13910)
!13921 = !DILocation(line: 21, column: 5, scope: !13910)
!13922 = !DILocation(line: 15, column: 15, scope: !13910)
!13923 = distinct !DISubprogram(name: "fmt", linkageName: "_ZN59_$LT$x86_64..PrivilegeLevel$u20$as$u20$core..fmt..Debug$GT$3fmt17h283353e8185c0753E", scope: !13924, file: !4856, line: 21, type: !13925, scopeLine: 21, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !778, templateParams: !25, retainedNodes: !13928)
!13924 = !DINamespace(name: "{impl#1}", scope: !16)
!13925 = !DISubroutineType(types: !13926)
!13926 = !{!192, !13927, !210}
!13927 = !DIDerivedType(tag: DW_TAG_pointer_type, name: "&x86_64::PrivilegeLevel", baseType: !259, size: 64, align: 64, dwarfAddressSpace: 0)
!13928 = !{!13929, !13930}
!13929 = !DILocalVariable(name: "self", arg: 1, scope: !13923, file: !4856, line: 21, type: !13927)
!13930 = !DILocalVariable(name: "f", arg: 2, scope: !13923, file: !4856, line: 21, type: !210)
!13931 = !DILocation(line: 21, column: 10, scope: !13923)
!13932 = !DILocation(line: 21, column: 14, scope: !13923)
!13933 = !DILocation(line: 21, column: 15, scope: !13923)
