@Verdi-Ultra rc file Version 1.0
[General]
saveDB = TRUE
relativePath = FALSE
saveSingleView = FALSE
saveNWaveWinId = 
VerdiVersion = Verdi_S-2021.09-SP2-9
[KeyNote]
Line1 = Automatic Backup 0
Line2 = Save Open Database Information: Yes
Line3 = Path Option: Absolute Paths
Line4 = Windows Option: All Windows
[OneSearch]
isExisted = TRUE
[TestBench]
ConstrViewShow = 0
InherViewShow = 0
FSDBMsgShow = 0
AnnotationShow = 0
Console = FALSE
powerDumped = 0
[fusa]
fdb_server = 
fdb_proj = 
fdb_campaign = 
fdb_tool = 
[hb]
postSimFile = /home2/s1_student3/project1/2024fa_cpu_design/week05/1bit_full/wave.fsdb
syncTime = 0
viewport = 937 192 900 700 0 0 230 898
activeNode = "tb_bit_full"
activeScope = "tb_bit_full"
activeFile = "./tb_bit_full.v"
interactiveMode = False
viewType = Source
simulatorMode = False
sourceBeginLine = 1
baMode = False
srcLineNum = True
AutoWrap = True
IdentifyFalseLogic = False
syncSignal = False
traceMode = Hierarchical
showTraceInSchema = True
paMode = False
funcMode = False
powerAwareAnnot = True
safetyAwareAnnot = True
amsAnnot = True
DnDtraceCrossHierOnly = True
leadingZero = False
signalPane = False
SourceVerticalScrollLines = 5
Scope1 = "tb_bit_full"
multipleSelection = 1 1 2 0 0
sdfCheckUndef = FALSE
simFlow = FALSE
[hb.design]
importCmd = "-sv" "-f" "run.f" 
invokeDir = /home2/s1_student3/project1/2024fa_cpu_design/week05/1bit_full
[hb.sourceTab.1]
scope = tb_bit_full
File = /home2/s1_student3/project1/2024fa_cpu_design/week05/1bit_full/tb_bit_full.v
Line = 2
[nMemoryManager]
WaveformFile = /home2/s1_student3/project1/2024fa_cpu_design/week05/1bit_full/wave.fsdb
UserActionNum = 0
nMemWindowNum = 0
[schematics.0]
viewport = 0 25 600 258
viewbbox = -4182 -400 15432 6400
design = . "tb_bit_full" DebussyLib
schmaticId = 2
partial = False
partialHier = False
annotData = AnnotData.0
locatorSession = Locator.0
display_port_name = False
display_pin_name = False
display_instance_name = False
display_local_net_name = False
display_complete_name = False
display_entity_name = True
display_arch_name = True
display_module_name = True
display_high_contrast = False
display_back_annotation = False
display_safety_aware_obj = False
display_back_annotation_in_Line = False
display_param_list = False
auto_fit_select_set = False
pre_select = True
show_full_name = False
display_short_name = True
display_preselect_tip = False
append_view_obj = True
cmdToolbar = True
msgToolbar = True
syncTime = 0
traceMode = Hierarchical
originate_from = from_import_scope
full_hier_partial_dis = False
detail_rtl = False
hide_extraneous_bus = True
hierFlatten = False
instrument_cell = False
gcc_level = False
PG_pin = True
power_signal = True
power_cell = True
power_domain = True
brighten_power_color = False
sdc_annot = False
hier_flatten_view = False
auto_collapse_paths = True
group_paths = False
locator = True
align_locator_right = False
all_hier_ports = False
VCST_path_type = 0
verdi_type_wnd = False
line_up_registers = False
through_net = True
interface_element = True
run-time_interface_element = True
magnifier = False
highlight_incomplete_net = False
quick_trace_2_point = False
show_pass_through_net = False
display_fault_status_bar_on_net = False
display_fault_status_bar_on_pinport = False
display_fault_status_bar_on_flop = False
display_fault_status_annot = False
display_fault_obs_det_annot = False
display_fusa_blocked_inst_label = False
display_edf_depth_tfo_tfi_annot = False
[wave.0]
viewPort = 0 25 900 258 100 65
primaryWindow = TRUE
SessionFile = /home2/s1_student3/project1/2024fa_cpu_design/week05/1bit_full/Verdi-UltraLog/novas_autosave.ses.wave.0
displayGrid = FALSE
hierarchicalName = FALSE
snap = TRUE
displayLeadingZeros = FALSE
fixDelta = FALSE
displayCursorMarker = FALSE
autoUpdate = FALSE
highlightGlitchs = FALSE
waveformSyncCursorMarker = FALSE
waveformSyncHorizontalRange = FALSE
waveformSyncVerticalscroll = FALSE
displayErrors = TRUE
displayMsgSymbols = TRUE
showMsgDescriptions = TRUE
autoFit = FALSE
displayDeltaY = FALSE
centerCursor = FALSE
fsaRegMask = TRUE
fsaCoreMask = TRUE
fsaSfsmMask = TRUE
fsaEcrMask = TRUE
