Classic Timing Analyzer report for part2
Wed May 02 11:59:26 2007
Quartus II Version 6.1 Build 201 11/27/2006 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                     ;
+------------------------------+-------+---------------+-------------+-------+---------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From  ; To      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-------+---------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 8.649 ns    ; SW[1] ; HEX1[2] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;       ;         ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-------+---------+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                         ; Final              ;      ;    ;             ;
; Default hold multicycle                               ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+---------------------------------------------------------------+
; tpd                                                           ;
+-------+-------------------+-----------------+-------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To      ;
+-------+-------------------+-----------------+-------+---------+
; N/A   ; None              ; 8.649 ns        ; SW[1] ; HEX1[2] ;
; N/A   ; None              ; 8.552 ns        ; SW[1] ; HEX1[1] ;
; N/A   ; None              ; 8.531 ns        ; SW[2] ; HEX1[2] ;
; N/A   ; None              ; 8.434 ns        ; SW[2] ; HEX1[1] ;
; N/A   ; None              ; 7.587 ns        ; SW[3] ; HEX1[2] ;
; N/A   ; None              ; 7.490 ns        ; SW[3] ; HEX1[1] ;
; N/A   ; None              ; 7.390 ns        ; SW[2] ; HEX0[0] ;
; N/A   ; None              ; 7.367 ns        ; SW[2] ; HEX0[1] ;
; N/A   ; None              ; 7.358 ns        ; SW[2] ; HEX0[2] ;
; N/A   ; None              ; 7.199 ns        ; SW[1] ; HEX0[0] ;
; N/A   ; None              ; 7.175 ns        ; SW[1] ; HEX0[1] ;
; N/A   ; None              ; 7.163 ns        ; SW[1] ; HEX0[2] ;
; N/A   ; None              ; 7.137 ns        ; SW[2] ; HEX0[4] ;
; N/A   ; None              ; 7.128 ns        ; SW[2] ; HEX0[3] ;
; N/A   ; None              ; 7.117 ns        ; SW[2] ; HEX0[5] ;
; N/A   ; None              ; 7.092 ns        ; SW[2] ; HEX0[6] ;
; N/A   ; None              ; 6.945 ns        ; SW[1] ; HEX0[4] ;
; N/A   ; None              ; 6.939 ns        ; SW[1] ; HEX0[3] ;
; N/A   ; None              ; 6.930 ns        ; SW[1] ; HEX0[6] ;
; N/A   ; None              ; 6.922 ns        ; SW[1] ; HEX0[5] ;
; N/A   ; None              ; 6.874 ns        ; SW[0] ; HEX0[0] ;
; N/A   ; None              ; 6.851 ns        ; SW[0] ; HEX0[1] ;
; N/A   ; None              ; 6.848 ns        ; SW[0] ; HEX0[2] ;
; N/A   ; None              ; 6.619 ns        ; SW[0] ; HEX0[4] ;
; N/A   ; None              ; 6.618 ns        ; SW[0] ; HEX0[3] ;
; N/A   ; None              ; 6.607 ns        ; SW[0] ; HEX0[5] ;
; N/A   ; None              ; 6.607 ns        ; SW[0] ; HEX0[6] ;
; N/A   ; None              ; 6.140 ns        ; SW[3] ; HEX0[0] ;
; N/A   ; None              ; 6.117 ns        ; SW[3] ; HEX0[1] ;
; N/A   ; None              ; 6.102 ns        ; SW[3] ; HEX0[2] ;
; N/A   ; None              ; 5.883 ns        ; SW[3] ; HEX0[4] ;
; N/A   ; None              ; 5.881 ns        ; SW[3] ; HEX0[3] ;
; N/A   ; None              ; 5.876 ns        ; SW[3] ; HEX0[6] ;
; N/A   ; None              ; 5.867 ns        ; SW[3] ; HEX0[5] ;
+-------+-------------------+-----------------+-------+---------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition
    Info: Processing started: Wed May 02 11:59:25 2007
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part2 -c part2 --timing_analysis_only
Info: Longest tpd from source pin "SW[1]" to destination pin "HEX1[2]" is 8.649 ns
    Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 8; PIN Node = 'SW[1]'
    Info: 2: + IC(2.107 ns) + CELL(0.419 ns) = 3.525 ns; Loc. = LCCOMB_X28_Y3_N20; Fanout = 2; COMB Node = 'z~23'
    Info: 3: + IC(2.502 ns) + CELL(2.622 ns) = 8.649 ns; Loc. = PIN_W21; Fanout = 0; PIN Node = 'HEX1[2]'
    Info: Total cell delay = 4.040 ns ( 46.71 % )
    Info: Total interconnect delay = 4.609 ns ( 53.29 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Allocated 111 megabytes of memory during processing
    Info: Processing ended: Wed May 02 11:59:25 2007
    Info: Elapsed time: 00:00:00


