#version 450 core

layout(location = 0) in vec4 a;
layout(location = 1) in vec4 b;


layout(location = 0) out vec4 frag_color;

void main()
{
    vec4 fstep = step(a, b);
    frag_color = fstep + step(vec4(0.7), vec4(0.2));
}
// BEGIN_SHADERTEST
/*
; RUN: amdllpc -spvgen-dir=%spvgendir% -v %gfxip %s | FileCheck -check-prefix=SHADERTEST %s
; SHADERTEST-LABEL: {{^// LLPC}} SPIRV-to-LLVM translation results
; SHADERTEST: %{{[0-9]*}} = call {{.*}} <4 x float> @_Z4stepDv4_fDv4_f(<4 x float> %{{.*}}, <4 x float> %{{.*}})
; SHADERTEST-LABEL: {{^// LLPC}} SPIR-V lowering results
; SHADERTEST: %{{[0-9]*}} = fcmp olt float %{{.*}}, %{{.*}}
; SHADERTEST: %{{[0-9]*}} = select i1 %{{.*}}, float 0.000000e+00, float 1.000000e+00
; SHADERTEST: %{{[0-9]*}} = fcmp olt float %{{.*}}, %{{.*}}
; SHADERTEST: %{{[0-9]*}} = select i1 %{{.*}}, float 0.000000e+00, float 1.000000e+00
; SHADERTEST: %{{[0-9]*}} = fcmp olt float %{{.*}}, %{{.*}}
; SHADERTEST: %{{[0-9]*}} = select i1 %{{.*}}, float 0.000000e+00, float 1.000000e+00
; SHADERTEST: %{{[0-9]*}} = fcmp olt float %{{.*}}, %{{.*}}
; SHADERTEST: %{{[0-9]*}} = select i1 %{{.*}}, float 0.000000e+00, float 1.000000e+00
; SHADERTEST: AMDLLPC SUCCESS
*/
// END_SHADERTEST
