Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Dec  4 13:30:04 2020
| Host         : LAPTOP-JUUSF46K running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
| Design       : au_top_0
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    41 |
|    Minimum number of control sets                        |    41 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    89 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    41 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     7 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     8 |
| >= 14 to < 16      |     0 |
| >= 16              |    17 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              13 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              76 |           22 |
| Yes          | No                    | No                     |               5 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             449 |          166 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------------------------------+----------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                           Enable Signal                          |         Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------------------------------------------+----------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                                  | reset_cond/M_reset_cond_in       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | col_1_led/M_bit_ctr_q[4]_i_1__0_n_0                              | reset_cond/Q[0]                  |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q[4]_i_1_n_0  |                                  |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | col_0_led/M_bit_ctr_q[4]_i_1_n_0                                 | reset_cond/Q[0]                  |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | player_led/M_bit_ctr_q[4]_i_1__5_n_0                             | reset_cond/Q[0]                  |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | col_5_led/M_bit_ctr_q[4]_i_1__4_n_0                              | reset_cond/Q[0]                  |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | col_4_led/M_bit_ctr_q[4]_i_1__3_n_0                              | reset_cond/Q[0]                  |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | col_3_led/M_bit_ctr_q[4]_i_1__2_n_0                              | reset_cond/Q[0]                  |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | col_2_led/M_bit_ctr_q[4]_i_1__1_n_0                              | reset_cond/Q[0]                  |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | player_led/M_state_d                                             | reset_cond/Q[0]                  |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | col_0_led/M_state_d                                              | reset_cond/Q[0]                  |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | col_5_led/M_state_d                                              | reset_cond/Q[0]                  |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | col_4_led/M_state_d                                              | reset_cond/Q[0]                  |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | col_3_led/M_state_d                                              | reset_cond/Q[0]                  |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | col_2_led/M_state_d                                              | reset_cond/Q[0]                  |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | col_1_led/M_state_d                                              | reset_cond/Q[0]                  |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | col_5_led/M_rst_ctr_q[0]_i_2__4_n_0                              | reset_cond/M_stage_q_reg[3]_5    |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG | player_led/M_rst_ctr_q[0]_i_2__5_n_0                             | reset_cond/M_stage_q_reg[3]_6    |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG | col_1_led/M_rst_ctr_q[0]_i_2__0_n_0                              | reset_cond/M_stage_q_reg[3]_1    |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG | col_0_led/M_rst_ctr_q[0]_i_2_n_0                                 | reset_cond/M_stage_q_reg[3]_0    |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG |                                                                  |                                  |                7 |             13 |         1.86 |
|  clk_IBUF_BUFG | col_2_led/M_rst_ctr_q[0]_i_2__1_n_0                              | reset_cond/M_stage_q_reg[3]_2    |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG | col_3_led/M_rst_ctr_q[0]_i_2__2_n_0                              | reset_cond/M_stage_q_reg[3]_3    |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG | col_4_led/M_rst_ctr_q[0]_i_2__3_n_0                              | reset_cond/M_stage_q_reg[3]_4    |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG | gameCPU/game_controlunit/E[0]                                    | reset_cond/Q[0]                  |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]_6[0] | reset_cond/Q[0]                  |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]_1[0] | reset_cond/Q[0]                  |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[4]_0[0] | reset_cond/Q[0]                  |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]_6[0] | reset_cond/Q[0]                  |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]_0[0] | reset_cond/Q[0]                  |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[2]_6[0] | reset_cond/Q[0]                  |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[4]_1[0] | reset_cond/Q[0]                  |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[2]_0[0] | reset_cond/Q[0]                  |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[2]_2[0] | reset_cond/Q[0]                  |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG | gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[4]_2[0] | reset_cond/Q[0]                  |                9 |             17 |         1.89 |
|  clk_IBUF_BUFG | gameCPU/game_controlunit/FSM_sequential_M_game_fsm_q_reg[2]_1[0] | reset_cond/Q[0]                  |                9 |             17 |         1.89 |
|  clk_IBUF_BUFG | condReset/M_ctr_q[0]_i_2__3_n_0                                  | condReset/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | condRight/M_ctr_q[0]_i_2__2_n_0                                  | condRight/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | condStart/M_ctr_q[0]_i_2_n_0                                     | condStart/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | condLeft/M_ctr_q[0]_i_2__1_n_0                                   | condLeft/sync/clear              |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG |                                                                  | reset_cond/Q[0]                  |               20 |             72 |         3.60 |
+----------------+------------------------------------------------------------------+----------------------------------+------------------+----------------+--------------+


