// File: bin2grayBench.v
// Generated by MyHDL 0.10
// Date: Fri Jun  7 08:59:49 2019


`timescale 1ns/10ps

module bin2grayBench (

);



reg [7:0] B;
reg [7:0] B2;
reg [7:0] G;



always @(B) begin: BIN2GRAYBENCH_BIN2GRAY0_LOGIC
    reg [9-1:0] Bext;
    integer i;
    Bext = 9'h0;
    Bext = B;
    for (i=0; i<8; i=i+1) begin
        G[i] = (Bext[(i + 1)] ^ Bext[i]);
    end
end


always @(G) begin: BIN2GRAYBENCH_GRAY2BIN0_LOGIC
    reg [8-1:0] Gext;
    integer i;
    integer x;
    integer j;
    Gext = 8'h0;
    Gext = G;
    for (i=0; i<8; i=i+1) begin
        x = 0;
        for (j=i; j<8; j=j+1) begin
            x = (x ^ Gext[j]);
        end
        B2[i] = x;
    end
end


initial begin: BIN2GRAYBENCH_STIMULUS
    integer i;
    for (i=0; i<256; i=i+1) begin
        B <= i;
        # 10;
        $write("%0d", B);
        $write(" ");
        $write("%0d", G);
        $write(" ");
        $write("%0d", B2);
        $write("\n");
        if ((B == B2) !== 1) begin
            $display("*** AssertionError ***");
        end
    end
end

endmodule
