****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type max
	-input_pins
	-nets
	-slack_lesser_than 0.0000
	-max_paths 10000
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
Design : ORCA_TOP
Version: O-2018.06
Date   : Sun May 28 00:44:58 2023
****************************************


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_26_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[26]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0457                     0.0123 &   0.0123 r
  sdram_clk (net)              2   5.1554 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0456   1.0000   0.0000   0.0002 &   0.0125 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0448   1.0000            0.1817 &   0.1942 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   1.1508 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0448   1.0000   0.0000   0.0000 &   0.1942 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.1101   1.0000            0.1502 &   0.3445 r
  occ_int2/p_abuf18 (net)      4   7.1221 
  occ_int2/cts_buf_639632302/A (NBUFFX16_LVT)
                                            0.0000   0.1101   1.0000   0.0000   0.0001 &   0.3445 r
  occ_int2/cts_buf_639632302/Y (NBUFFX16_LVT)        0.0792   1.0000            0.1367 &   0.4812 r
  occ_int2/p_abuf9 (net)       2  32.7332 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0804   1.0000   0.0000   0.0077 &   0.4889 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0649   1.0000            0.2354 &   0.7243 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts6 (net)
                               1   2.4466 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_610132007/A (NBUFFX16_LVT)
                                            0.0000   0.0649   1.0000   0.0000   0.0000 &   0.7244 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_610132007/Y (NBUFFX16_LVT)
                                                     0.0615   1.0000            0.1106 &   0.8349 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3921093 (net)
                               4  26.4567 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33205/A (NBUFFX8_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0017 &   0.8367 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33205/Y (NBUFFX8_LVT)
                                                     0.1015   1.0000            0.1289 &   0.9656 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts0 (net)
                               8  33.1863 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_608231988/A (NBUFFX8_LVT)
                                            0.0000   0.1016   1.0000   0.0000   0.0016 &   0.9672 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_608231988/Y (NBUFFX8_LVT)
                                                     0.1218   1.0000            0.1603 &   1.1275 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_2821082 (net)
                              39  42.1447 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_26_/CLK (DFFARX1_HVT)
                                            0.0000   0.1222   1.0000   0.0000   0.0024 &   1.1298 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_26_/Q (DFFARX1_HVT)
                                                     0.2129   1.0000            1.3610 &   2.4908 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[26] (net)
                               1   1.6051 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_54060/A (NBUFFX2_HVT)
                                            0.0894   0.2129   1.0000   0.0641   0.0641 &   2.5549 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_54060/Y (NBUFFX2_HVT)
                                                     0.3031   1.0000            0.4398 &   2.9947 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_16 (net)
                               2   9.3812 
  I_SDRAM_TOP/I_SDRAM_IF/U13013/A4 (AO22X1_RVT)
                                            0.0134   0.3031   1.0000   0.0093   0.0097 &   3.0044 r
  I_SDRAM_TOP/I_SDRAM_IF/U13013/Y (AO22X1_RVT)       0.1074   1.0000            0.3407 &   3.3451 r
  I_SDRAM_TOP/I_SDRAM_IF/n11090 (net)
                               1   1.6076 
  I_SDRAM_TOP/I_SDRAM_IF/U874/A (NBUFFX2_LVT)
                                            0.0406   0.1074   1.0000   0.0296   0.0296 &   3.3748 r
  I_SDRAM_TOP/I_SDRAM_IF/U874/Y (NBUFFX2_LVT)        0.1080   1.0000            0.1327 &   3.5074 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[26] (net)
                               1  11.3403 
  sd_DQ_out[26] (out)                       0.0000   0.1080   1.0000   0.0000   0.0002 &   3.5076 r
  sd_DQ_out[26] (net)          1 
  data arrival time                                                                        3.5076

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock SDRAM_CLK (source latency)                                              0.0000     3.0000
  sdram_clk (in)                                     0.0470                     0.0121 &   3.0121 f
  sdram_clk (net)              2   4.6670 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0002 &   3.0123 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0551   0.9500            0.2235 &   3.2358 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9823 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0551   0.9500   0.0000   0.0000 &   3.2358 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0585   0.9500            0.1693 &   3.4051 f
  occ_int2/p_abuf18 (net)      4   5.3351 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25906/A (NBUFFX4_LVT)
                                            0.0000   0.0585   0.9500   0.0000   0.0000 &   3.4052 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25906/Y (NBUFFX4_LVT)
                                                     0.0405   0.9500            0.0970 &   3.5022 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   1.4520 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_722933157/A (NBUFFX8_LVT)
                                            0.0000   0.0405   0.9500   0.0000   0.0000 &   3.5022 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_722933157/Y (NBUFFX8_LVT)
                                                     0.0786   0.9500            0.1115 &   3.6136 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  30.4474 
  sd_CK (out)                              -0.0082   0.0793   0.9500  -0.0020   0.0061 &   3.6197 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0295     3.6493
  clock uncertainty                                                            -0.1000     3.5493
  output external delay                                                        -0.7500     2.7993
  data required time                                                                       2.7993
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7993
  data arrival time                                                                       -3.5076
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7084

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0322 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0322 

  slack (with derating applied) (VIOLATED)                                     -0.7084 
  clock reconvergence pessimism (due to derating)                              -0.0207 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.6969 



  Startpoint: occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg/CLK
               (internal path startpoint clocked by SYS_2x_CLK)
  Endpoint: occ_int2/fast_clk_0_clkgt/u_icg
               (falling clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: cts_dlydt_32849/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0397                     0.0096 &   0.0096 r
  sys_2x_clk (net)             2   3.9458 
  cts_dlydt_32850/A (NBUFFX2_LVT)           0.0029   0.0396   1.0000   0.0020   0.0021 &   0.0117 r
  cts_dlydt_32850/Y (NBUFFX2_LVT)                    0.0742   1.0000            0.0900 &   0.1017 r
  cts2 (net)                   1   7.0806 
  cto_buf_33514/A (NBUFFX16_LVT)            0.0156   0.0742   1.0000   0.0112   0.0115 &   0.1132 r
  cto_buf_33514/Y (NBUFFX16_LVT)                     0.0444   1.0000            0.1028 &   0.2160 r
  cts3 (net)                   1  10.0776 
  cts_dlydt_32849/A (NBUFFX16_LVT)          0.0000   0.0444   1.0000   0.0000   0.0007 &   0.2167 r
  cts_dlydt_32849/Y (NBUFFX16_LVT)                   0.0483   1.0000            0.0913 &   0.3080 r
  cts1 (net)                   2  15.3709 
  occ_int2/U_clk_control_i_0/cts_dlydt_32860/A (NBUFFX4_LVT)
                                            0.0000   0.0484   1.0000   0.0000   0.0010 &   0.3090 r
  occ_int2/U_clk_control_i_0/cts_dlydt_32860/Y (NBUFFX4_LVT)
                                                     0.1171   1.0000            0.1315 &   0.4405 r
  occ_int2/U_clk_control_i_0/cts1 (net)
                               1  18.4604 
  occ_int2/U_clk_control_i_0/cts_dlydt_32863/A (NBUFFX2_LVT)
                                            0.0371   0.1172   1.0000   0.0272   0.0306 &   0.4711 r
  occ_int2/U_clk_control_i_0/cts_dlydt_32863/Y (NBUFFX2_LVT)
                                                     0.1134   1.0000            0.1388 &   0.6099 r
  occ_int2/U_clk_control_i_0/cts2 (net)
                               1  12.0868 
  occ_int2/U_clk_control_i_0/cts_dlydt_32866/A (NBUFFX2_LVT)
                                            0.0000   0.1134   1.0000   0.0000   0.0010 &   0.6109 r
  occ_int2/U_clk_control_i_0/cts_dlydt_32866/Y (NBUFFX2_LVT)
                                                     0.0956   1.0000            0.1270 &   0.7378 r
  occ_int2/U_clk_control_i_0/cts4 (net)
                               1   9.5917 
  occ_int2/U_clk_control_i_0/cts_dlydt_32868/A (NBUFFX2_LVT)
                                            0.0073   0.0956   1.0000   0.0051   0.0057 &   0.7436 r
  occ_int2/U_clk_control_i_0/cts_dlydt_32868/Y (NBUFFX2_LVT)
                                                     0.0957   1.0000            0.1220 &   0.8656 r
  occ_int2/U_clk_control_i_0/cts6 (net)
                               1   9.7614 
  occ_int2/U_clk_control_i_0/cts_dlydt_32867/A (NBUFFX2_LVT)
                                            0.0000   0.0957   1.0000   0.0000   0.0007 &   0.8663 r
  occ_int2/U_clk_control_i_0/cts_dlydt_32867/Y (NBUFFX2_LVT)
                                                     0.1185   1.0000            0.1356 &   1.0019 r
  occ_int2/U_clk_control_i_0/cts5 (net)
                               1  12.9583 
  occ_int2/U_clk_control_i_0/cts_dlydt_32865/A (NBUFFX4_LVT)
                                            0.0142   0.1185   1.0000   0.0107   0.0118 &   1.0137 r
  occ_int2/U_clk_control_i_0/cts_dlydt_32865/Y (NBUFFX4_LVT)
                                                     0.1217   1.0000            0.1693 &   1.1830 r
  occ_int2/U_clk_control_i_0/cts3 (net)
                               1  19.0642 
  occ_int2/U_clk_control_i_0/cts_dlydt_32859/A (NBUFFX4_LVT)
                                            0.0206   0.1219   1.0000   0.0145   0.0183 &   1.2013 r
  occ_int2/U_clk_control_i_0/cts_dlydt_32859/Y (NBUFFX4_LVT)
                                                     0.0784   1.0000            0.1469 &   1.3482 r
  occ_int2/U_clk_control_i_0/cts0 (net)
                               8   9.6259 
  occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg/CLK (DFFARX1_LVT)
                                            0.0000   0.0784   1.0000   0.0000   0.0007 &   1.3488 r
  occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg/Q (DFFARX1_LVT)
                                                     0.0435   1.0000            0.2560 &   1.6048 f
  occ_int2/U_clk_control_i_0/fast_clk_enable (net)
                               1   1.5458 
  occ_int2/U_gf_mux_0/ctmTdsLR_1_24290/A2 (AO21X1_LVT)
                                            0.0012   0.0435   1.0000   0.0008   0.0008 &   1.6056 f
  occ_int2/U_gf_mux_0/ctmTdsLR_1_24290/Y (AO21X1_LVT)
                                                     0.0435   1.0000            0.1321 &   1.7377 f
  occ_int2/U_gf_mux_0/fast_gate (net)
                               1   1.0087 
  occ_int2/fast_clk_0_clkgt/u_icg/EN (CGLNPRX2_LVT)
                                            0.0000   0.0435   1.0000   0.0000   0.0000 &   1.7377 f
  data arrival time                                                                        1.7377

  clock SYS_2x_CLK (fall edge)                                                  1.2000     1.2000
  clock source latency                                                          0.0000     1.2000
  sys_2x_clk (in)                                    0.0410                     0.0093 &   1.2093 f
  sys_2x_clk (net)             2   3.5518 
  cts_dlydt_32850/A (NBUFFX2_LVT)          -0.0037   0.0409   0.9500  -0.0029  -0.0030 &   1.2063 f
  cts_dlydt_32850/Y (NBUFFX2_LVT)                    0.0478   0.9500            0.0858 &   1.2921 f
  cts2 (net)                   1   6.3304 
  cto_buf_33514/A (NBUFFX16_LVT)           -0.0092   0.0478   0.9500  -0.0087  -0.0089 &   1.2832 f
  cto_buf_33514/Y (NBUFFX16_LVT)                     0.0439   0.9500            0.0952 &   1.3784 f
  cts3 (net)                   1   9.3274 
  cts_dlydt_32849/A (NBUFFX16_LVT)          0.0000   0.0440   0.9500   0.0000   0.0006 &   1.3790 f
  cts_dlydt_32849/Y (NBUFFX16_LVT)                   0.0473   0.9500            0.0969 &   1.4759 f
  cts1 (net)                   2  14.5906 
  occ_int2/fast_clk_0_clkgt/cto_buf_33633/A (NBUFFX8_LVT)
                                            0.0000   0.0473   0.9500   0.0000   0.0009 &   1.4768 f
  occ_int2/fast_clk_0_clkgt/cto_buf_33633/Y (NBUFFX8_LVT)
                                                     0.0445   0.9500            0.0949 &   1.5717 f
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   8.8255 
  occ_int2/fast_clk_0_clkgt/cto_buf_33520/A (NBUFFX2_LVT)
                                           -0.0098   0.0445   0.9500  -0.0067  -0.0065 &   1.5651 f
  occ_int2/fast_clk_0_clkgt/cto_buf_33520/Y (NBUFFX2_LVT)
                                                     0.0286   0.9500            0.0693 &   1.6345 f
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.8439 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0286   0.9500   0.0000   0.0000 &   1.6345 f
  clock reconvergence pessimism                                                 0.0210     1.6555
  clock uncertainty                                                            -0.1000     1.5555
  clock gating setup time                                     1.0000           -0.1917     1.3637
  data required time                                                                       1.3637
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.3637
  data arrival time                                                                       -1.7377
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3739

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0243 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0243 

  slack (with derating applied) (VIOLATED)                                     -0.3739 
  clock reconvergence pessimism (due to derating)                              -0.0153 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3649 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_20_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[20]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0457                     0.0123 &   0.0123 r
  sdram_clk (net)              2   5.1554 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0456   1.0000   0.0000   0.0002 &   0.0125 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0448   1.0000            0.1817 &   0.1942 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   1.1508 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0448   1.0000   0.0000   0.0000 &   0.1942 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.1101   1.0000            0.1502 &   0.3445 r
  occ_int2/p_abuf18 (net)      4   7.1221 
  occ_int2/cts_buf_639632302/A (NBUFFX16_LVT)
                                            0.0000   0.1101   1.0000   0.0000   0.0001 &   0.3445 r
  occ_int2/cts_buf_639632302/Y (NBUFFX16_LVT)        0.0792   1.0000            0.1367 &   0.4812 r
  occ_int2/p_abuf9 (net)       2  32.7332 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0804   1.0000   0.0000   0.0077 &   0.4889 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0649   1.0000            0.2354 &   0.7243 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts6 (net)
                               1   2.4466 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_610132007/A (NBUFFX16_LVT)
                                            0.0000   0.0649   1.0000   0.0000   0.0000 &   0.7244 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_610132007/Y (NBUFFX16_LVT)
                                                     0.0615   1.0000            0.1106 &   0.8349 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3921093 (net)
                               4  26.4567 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33205/A (NBUFFX8_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0017 &   0.8367 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33205/Y (NBUFFX8_LVT)
                                                     0.1015   1.0000            0.1289 &   0.9656 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts0 (net)
                               8  33.1863 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_608231988/A (NBUFFX8_LVT)
                                            0.0000   0.1016   1.0000   0.0000   0.0016 &   0.9672 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_608231988/Y (NBUFFX8_LVT)
                                                     0.1218   1.0000            0.1603 &   1.1275 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_2821082 (net)
                              39  42.1447 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_20_/CLK (DFFARX1_HVT)
                                            0.0000   0.1220   1.0000   0.0000   0.0023 &   1.1298 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_20_/Q (DFFARX1_HVT)
                                                     0.3519   1.0000            1.4622 &   2.5920 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[20] (net)
                               2   5.8806 
  I_SDRAM_TOP/I_SDRAM_IF/U13019/A4 (AO22X1_RVT)
                                            0.0790   0.3519   1.0000   0.0527   0.0529 &   2.6448 r
  I_SDRAM_TOP/I_SDRAM_IF/U13019/Y (AO22X1_RVT)       0.0927   1.0000            0.3529 &   2.9978 r
  I_SDRAM_TOP/I_SDRAM_IF/n11089 (net)
                               1   0.9923 
  I_SDRAM_TOP/I_SDRAM_IF/U878/A (NBUFFX2_LVT)
                                            0.0000   0.0927   1.0000   0.0000   0.0000 &   2.9978 r
  I_SDRAM_TOP/I_SDRAM_IF/U878/Y (NBUFFX2_LVT)        0.1222   1.0000            0.1370 &   3.1347 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[20] (net)
                               1  13.4426 
  sd_DQ_out[20] (out)                       0.0000   0.1222   1.0000   0.0000   0.0004 &   3.1352 r
  sd_DQ_out[20] (net)          1 
  data arrival time                                                                        3.1352

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock SDRAM_CLK (source latency)                                              0.0000     3.0000
  sdram_clk (in)                                     0.0470                     0.0121 &   3.0121 f
  sdram_clk (net)              2   4.6670 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0002 &   3.0123 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0551   0.9500            0.2235 &   3.2358 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9823 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0551   0.9500   0.0000   0.0000 &   3.2358 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0585   0.9500            0.1693 &   3.4051 f
  occ_int2/p_abuf18 (net)      4   5.3351 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25906/A (NBUFFX4_LVT)
                                            0.0000   0.0585   0.9500   0.0000   0.0000 &   3.4052 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25906/Y (NBUFFX4_LVT)
                                                     0.0405   0.9500            0.0970 &   3.5022 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   1.4520 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_722933157/A (NBUFFX8_LVT)
                                            0.0000   0.0405   0.9500   0.0000   0.0000 &   3.5022 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_722933157/Y (NBUFFX8_LVT)
                                                     0.0786   0.9500            0.1115 &   3.6136 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  30.4474 
  sd_CK (out)                              -0.0082   0.0793   0.9500  -0.0020   0.0061 &   3.6197 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0295     3.6493
  clock uncertainty                                                            -0.1000     3.5493
  output external delay                                                        -0.7500     2.7993
  data required time                                                                       2.7993
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7993
  data arrival time                                                                       -3.1352
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3359

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0322 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0322 

  slack (with derating applied) (VIOLATED)                                     -0.3359 
  clock reconvergence pessimism (due to derating)                              -0.0207 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3244 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_30_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[30]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0457                     0.0123 &   0.0123 r
  sdram_clk (net)              2   5.1554 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0456   1.0000   0.0000   0.0002 &   0.0125 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0448   1.0000            0.1817 &   0.1942 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   1.1508 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0448   1.0000   0.0000   0.0000 &   0.1942 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.1101   1.0000            0.1502 &   0.3445 r
  occ_int2/p_abuf18 (net)      4   7.1221 
  occ_int2/cts_buf_639632302/A (NBUFFX16_LVT)
                                            0.0000   0.1101   1.0000   0.0000   0.0001 &   0.3445 r
  occ_int2/cts_buf_639632302/Y (NBUFFX16_LVT)        0.0792   1.0000            0.1367 &   0.4812 r
  occ_int2/p_abuf9 (net)       2  32.7332 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0804   1.0000   0.0000   0.0077 &   0.4889 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0649   1.0000            0.2354 &   0.7243 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts6 (net)
                               1   2.4466 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_610132007/A (NBUFFX16_LVT)
                                            0.0000   0.0649   1.0000   0.0000   0.0000 &   0.7244 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_610132007/Y (NBUFFX16_LVT)
                                                     0.0615   1.0000            0.1106 &   0.8349 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3921093 (net)
                               4  26.4567 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_609632002/A (NBUFFX16_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0021 &   0.8370 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_609632002/Y (NBUFFX16_LVT)
                                                     0.0796   1.0000            0.1205 &   0.9575 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3721091 (net)
                              11  43.8041 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_608031986/A (NBUFFX16_LVT)
                                            0.0000   0.0796   1.0000   0.0000   0.0013 &   0.9588 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_608031986/Y (NBUFFX16_LVT)
                                                     0.1090   1.0000            0.1494 &   1.1082 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf114 (net)
                              65  73.3136 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_30_/CLK (DFFARX1_HVT)
                                            0.0000   0.1090   1.0000   0.0000   0.0009 &   1.1092 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_30_/Q (DFFARX1_HVT)
                                                     0.3815   1.0000            1.4713 &   2.5804 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[30] (net)
                               2   6.7788 
  I_SDRAM_TOP/I_SDRAM_IF/U13009/A4 (AO22X1_RVT)
                                            0.0547   0.3815   1.0000   0.0378   0.0380 &   2.6184 r
  I_SDRAM_TOP/I_SDRAM_IF/U13009/Y (AO22X1_RVT)       0.1011   1.0000            0.3740 &   2.9925 r
  I_SDRAM_TOP/I_SDRAM_IF/n11084 (net)
                               1   1.3524 
  I_SDRAM_TOP/I_SDRAM_IF/U839/A (NBUFFX2_LVT)
                                            0.0000   0.1011   1.0000   0.0000   0.0000 &   2.9925 r
  I_SDRAM_TOP/I_SDRAM_IF/U839/Y (NBUFFX2_LVT)        0.1127   1.0000            0.1337 &   3.1261 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[30] (net)
                               1  12.0467 
  sd_DQ_out[30] (out)                       0.0000   0.1127   1.0000   0.0000   0.0003 &   3.1264 r
  sd_DQ_out[30] (net)          1 
  data arrival time                                                                        3.1264

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock SDRAM_CLK (source latency)                                              0.0000     3.0000
  sdram_clk (in)                                     0.0470                     0.0121 &   3.0121 f
  sdram_clk (net)              2   4.6670 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0002 &   3.0123 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0551   0.9500            0.2235 &   3.2358 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9823 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0551   0.9500   0.0000   0.0000 &   3.2358 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0585   0.9500            0.1693 &   3.4051 f
  occ_int2/p_abuf18 (net)      4   5.3351 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25906/A (NBUFFX4_LVT)
                                            0.0000   0.0585   0.9500   0.0000   0.0000 &   3.4052 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25906/Y (NBUFFX4_LVT)
                                                     0.0405   0.9500            0.0970 &   3.5022 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   1.4520 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_722933157/A (NBUFFX8_LVT)
                                            0.0000   0.0405   0.9500   0.0000   0.0000 &   3.5022 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_722933157/Y (NBUFFX8_LVT)
                                                     0.0786   0.9500            0.1115 &   3.6136 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  30.4474 
  sd_CK (out)                              -0.0082   0.0793   0.9500  -0.0020   0.0061 &   3.6197 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0295     3.6493
  clock uncertainty                                                            -0.1000     3.5493
  output external delay                                                        -0.7500     2.7993
  data required time                                                                       2.7993
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7993
  data arrival time                                                                       -3.1264
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3272

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0322 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0322 

  slack (with derating applied) (VIOLATED)                                     -0.3272 
  clock reconvergence pessimism (due to derating)                              -0.0207 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3157 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_10_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[10]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0457                     0.0123 &   0.0123 r
  sdram_clk (net)              2   5.1554 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0456   1.0000   0.0000   0.0002 &   0.0125 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0448   1.0000            0.1817 &   0.1942 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   1.1508 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0448   1.0000   0.0000   0.0000 &   0.1942 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.1101   1.0000            0.1502 &   0.3445 r
  occ_int2/p_abuf18 (net)      4   7.1221 
  occ_int2/cts_buf_639632302/A (NBUFFX16_LVT)
                                            0.0000   0.1101   1.0000   0.0000   0.0001 &   0.3445 r
  occ_int2/cts_buf_639632302/Y (NBUFFX16_LVT)        0.0792   1.0000            0.1367 &   0.4812 r
  occ_int2/p_abuf9 (net)       2  32.7332 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0804   1.0000   0.0000   0.0077 &   0.4889 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0649   1.0000            0.2354 &   0.7243 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts6 (net)
                               1   2.4466 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_610132007/A (NBUFFX16_LVT)
                                            0.0000   0.0649   1.0000   0.0000   0.0000 &   0.7244 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_610132007/Y (NBUFFX16_LVT)
                                                     0.0615   1.0000            0.1106 &   0.8349 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3921093 (net)
                               4  26.4567 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33205/A (NBUFFX8_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0017 &   0.8367 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33205/Y (NBUFFX8_LVT)
                                                     0.1015   1.0000            0.1289 &   0.9656 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts0 (net)
                               8  33.1863 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_608231988/A (NBUFFX8_LVT)
                                            0.0000   0.1016   1.0000   0.0000   0.0016 &   0.9672 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_608231988/Y (NBUFFX8_LVT)
                                                     0.1218   1.0000            0.1603 &   1.1275 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_2821082 (net)
                              39  42.1447 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_10_/CLK (DFFARX1_HVT)
                                            0.0000   0.1222   1.0000   0.0000   0.0023 &   1.1298 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_10_/Q (DFFARX1_HVT)
                                                     0.3098   1.0000            1.4358 &   2.5656 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[10] (net)
                               2   4.6023 
  I_SDRAM_TOP/I_SDRAM_IF/U13029/A4 (AO22X1_RVT)
                                            0.0587   0.3098   1.0000   0.0416   0.0417 &   2.6073 r
  I_SDRAM_TOP/I_SDRAM_IF/U13029/Y (AO22X1_RVT)       0.1155   1.0000            0.3500 &   2.9573 r
  I_SDRAM_TOP/I_SDRAM_IF/n11076 (net)
                               1   1.9376 
  I_SDRAM_TOP/I_SDRAM_IF/U802/A (NBUFFX2_LVT)
                                            0.0339   0.1155   1.0000   0.0244   0.0244 &   2.9817 r
  I_SDRAM_TOP/I_SDRAM_IF/U802/Y (NBUFFX2_LVT)        0.1109   1.0000            0.1368 &   3.1185 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[10] (net)
                               1  11.6933 
  sd_DQ_out[10] (out)                       0.0000   0.1109   1.0000   0.0000   0.0003 &   3.1188 r
  sd_DQ_out[10] (net)          1 
  data arrival time                                                                        3.1188

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock SDRAM_CLK (source latency)                                              0.0000     3.0000
  sdram_clk (in)                                     0.0470                     0.0121 &   3.0121 f
  sdram_clk (net)              2   4.6670 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0002 &   3.0123 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0551   0.9500            0.2235 &   3.2358 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9823 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0551   0.9500   0.0000   0.0000 &   3.2358 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0585   0.9500            0.1693 &   3.4051 f
  occ_int2/p_abuf18 (net)      4   5.3351 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25906/A (NBUFFX4_LVT)
                                            0.0000   0.0585   0.9500   0.0000   0.0000 &   3.4052 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25906/Y (NBUFFX4_LVT)
                                                     0.0405   0.9500            0.0970 &   3.5022 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   1.4520 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_722933157/A (NBUFFX8_LVT)
                                            0.0000   0.0405   0.9500   0.0000   0.0000 &   3.5022 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_722933157/Y (NBUFFX8_LVT)
                                                     0.0786   0.9500            0.1115 &   3.6136 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  30.4474 
  sd_CK (out)                              -0.0082   0.0793   0.9500  -0.0020   0.0061 &   3.6197 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0295     3.6493
  clock uncertainty                                                            -0.1000     3.5493
  output external delay                                                        -0.7500     2.7993
  data required time                                                                       2.7993
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7993
  data arrival time                                                                       -3.1188
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3195

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0322 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0322 

  slack (with derating applied) (VIOLATED)                                     -0.3195 
  clock reconvergence pessimism (due to derating)                              -0.0207 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3080 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_2_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[2]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0457                     0.0123 &   0.0123 r
  sdram_clk (net)              2   5.1554 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0456   1.0000   0.0000   0.0002 &   0.0125 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0448   1.0000            0.1817 &   0.1942 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   1.1508 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0448   1.0000   0.0000   0.0000 &   0.1942 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.1101   1.0000            0.1502 &   0.3445 r
  occ_int2/p_abuf18 (net)      4   7.1221 
  occ_int2/cts_buf_639632302/A (NBUFFX16_LVT)
                                            0.0000   0.1101   1.0000   0.0000   0.0001 &   0.3445 r
  occ_int2/cts_buf_639632302/Y (NBUFFX16_LVT)        0.0792   1.0000            0.1367 &   0.4812 r
  occ_int2/p_abuf9 (net)       2  32.7332 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0804   1.0000   0.0000   0.0077 &   0.4889 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0649   1.0000            0.2354 &   0.7243 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts6 (net)
                               1   2.4466 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_610132007/A (NBUFFX16_LVT)
                                            0.0000   0.0649   1.0000   0.0000   0.0000 &   0.7244 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_610132007/Y (NBUFFX16_LVT)
                                                     0.0615   1.0000            0.1106 &   0.8349 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3921093 (net)
                               4  26.4567 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33205/A (NBUFFX8_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0017 &   0.8367 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33205/Y (NBUFFX8_LVT)
                                                     0.1015   1.0000            0.1289 &   0.9656 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts0 (net)
                               8  33.1863 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_608231988/A (NBUFFX8_LVT)
                                            0.0000   0.1016   1.0000   0.0000   0.0016 &   0.9672 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_608231988/Y (NBUFFX8_LVT)
                                                     0.1218   1.0000            0.1603 &   1.1275 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_2821082 (net)
                              39  42.1447 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_2_/CLK (DFFARX1_HVT)
                                            0.0000   0.1221   1.0000   0.0000   0.0018 &   1.1293 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_2_/Q (DFFARX1_HVT)
                                                     0.2667   1.0000            1.4051 &   2.5344 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[2] (net)
                               2   3.2769 
  I_SDRAM_TOP/I_SDRAM_IF/U13037/A4 (AO22X1_RVT)
                                            0.0471   0.2667   1.0000   0.0337   0.0338 &   2.5682 r
  I_SDRAM_TOP/I_SDRAM_IF/U13037/Y (AO22X1_RVT)       0.1329   1.0000            0.3401 &   2.9083 r
  I_SDRAM_TOP/I_SDRAM_IF/n11060 (net)
                               1   2.6557 
  I_SDRAM_TOP/I_SDRAM_IF/U585/A (NBUFFX2_LVT)
                                            0.0252   0.1329   1.0000   0.0181   0.0181 &   2.9264 r
  I_SDRAM_TOP/I_SDRAM_IF/U585/Y (NBUFFX2_LVT)        0.1093   1.0000            0.1401 &   3.0664 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[2] (net)
                               1  11.3148 
  sd_DQ_out[2] (out)                        0.0000   0.1093   1.0000   0.0000   0.0002 &   3.0666 r
  sd_DQ_out[2] (net)           1 
  data arrival time                                                                        3.0666

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock SDRAM_CLK (source latency)                                              0.0000     3.0000
  sdram_clk (in)                                     0.0470                     0.0121 &   3.0121 f
  sdram_clk (net)              2   4.6670 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0002 &   3.0123 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0551   0.9500            0.2235 &   3.2358 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9823 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0551   0.9500   0.0000   0.0000 &   3.2358 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0585   0.9500            0.1693 &   3.4051 f
  occ_int2/p_abuf18 (net)      4   5.3351 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25906/A (NBUFFX4_LVT)
                                            0.0000   0.0585   0.9500   0.0000   0.0000 &   3.4052 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25906/Y (NBUFFX4_LVT)
                                                     0.0405   0.9500            0.0970 &   3.5022 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   1.4520 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_722933157/A (NBUFFX8_LVT)
                                            0.0000   0.0405   0.9500   0.0000   0.0000 &   3.5022 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_722933157/Y (NBUFFX8_LVT)
                                                     0.0786   0.9500            0.1115 &   3.6136 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  30.4474 
  sd_CK (out)                              -0.0082   0.0793   0.9500  -0.0020   0.0061 &   3.6197 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0295     3.6493
  clock uncertainty                                                            -0.1000     3.5493
  output external delay                                                        -0.7500     2.7993
  data required time                                                                       2.7993
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7993
  data arrival time                                                                       -3.0666
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2674

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0322 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0322 

  slack (with derating applied) (VIOLATED)                                     -0.2674 
  clock reconvergence pessimism (due to derating)                              -0.0207 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2559 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_8_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[8]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0457                     0.0123 &   0.0123 r
  sdram_clk (net)              2   5.1554 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0456   1.0000   0.0000   0.0002 &   0.0125 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0448   1.0000            0.1817 &   0.1942 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   1.1508 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0448   1.0000   0.0000   0.0000 &   0.1942 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.1101   1.0000            0.1502 &   0.3445 r
  occ_int2/p_abuf18 (net)      4   7.1221 
  occ_int2/cts_buf_639632302/A (NBUFFX16_LVT)
                                            0.0000   0.1101   1.0000   0.0000   0.0001 &   0.3445 r
  occ_int2/cts_buf_639632302/Y (NBUFFX16_LVT)        0.0792   1.0000            0.1367 &   0.4812 r
  occ_int2/p_abuf9 (net)       2  32.7332 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0804   1.0000   0.0000   0.0077 &   0.4889 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0649   1.0000            0.2354 &   0.7243 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts6 (net)
                               1   2.4466 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_610132007/A (NBUFFX16_LVT)
                                            0.0000   0.0649   1.0000   0.0000   0.0000 &   0.7244 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_610132007/Y (NBUFFX16_LVT)
                                                     0.0615   1.0000            0.1106 &   0.8349 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3921093 (net)
                               4  26.4567 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33205/A (NBUFFX8_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0017 &   0.8367 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33205/Y (NBUFFX8_LVT)
                                                     0.1015   1.0000            0.1289 &   0.9656 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts0 (net)
                               8  33.1863 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_608231988/A (NBUFFX8_LVT)
                                            0.0000   0.1016   1.0000   0.0000   0.0016 &   0.9672 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_608231988/Y (NBUFFX8_LVT)
                                                     0.1218   1.0000            0.1603 &   1.1275 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_2821082 (net)
                              39  42.1447 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_8_/CLK (DFFARX1_HVT)
                                            0.0000   0.1221   1.0000   0.0000   0.0022 &   1.1297 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_8_/Q (DFFARX1_HVT)
                                                     0.2863   1.0000            1.4204 &   2.5501 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[8] (net)
                               2   3.8852 
  I_SDRAM_TOP/I_SDRAM_IF/U13031/A4 (AO22X1_RVT)
                                            0.0415   0.2863   1.0000   0.0286   0.0287 &   2.5788 r
  I_SDRAM_TOP/I_SDRAM_IF/U13031/Y (AO22X1_RVT)       0.1145   1.0000            0.3362 &   2.9150 r
  I_SDRAM_TOP/I_SDRAM_IF/n11088 (net)
                               1   1.8086 
  I_SDRAM_TOP/I_SDRAM_IF/U857/A (NBUFFX2_LVT)
                                            0.0098   0.1145   1.0000   0.0068   0.0068 &   2.9218 r
  I_SDRAM_TOP/I_SDRAM_IF/U857/Y (NBUFFX2_LVT)        0.1142   1.0000            0.1385 &   3.0602 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[8] (net)
                               1  12.1686 
  sd_DQ_out[8] (out)                        0.0000   0.1142   1.0000   0.0000   0.0003 &   3.0606 r
  sd_DQ_out[8] (net)           1 
  data arrival time                                                                        3.0606

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock SDRAM_CLK (source latency)                                              0.0000     3.0000
  sdram_clk (in)                                     0.0470                     0.0121 &   3.0121 f
  sdram_clk (net)              2   4.6670 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0002 &   3.0123 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0551   0.9500            0.2235 &   3.2358 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9823 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0551   0.9500   0.0000   0.0000 &   3.2358 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0585   0.9500            0.1693 &   3.4051 f
  occ_int2/p_abuf18 (net)      4   5.3351 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25906/A (NBUFFX4_LVT)
                                            0.0000   0.0585   0.9500   0.0000   0.0000 &   3.4052 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25906/Y (NBUFFX4_LVT)
                                                     0.0405   0.9500            0.0970 &   3.5022 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   1.4520 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_722933157/A (NBUFFX8_LVT)
                                            0.0000   0.0405   0.9500   0.0000   0.0000 &   3.5022 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_722933157/Y (NBUFFX8_LVT)
                                                     0.0786   0.9500            0.1115 &   3.6136 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  30.4474 
  sd_CK (out)                              -0.0082   0.0793   0.9500  -0.0020   0.0061 &   3.6197 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0295     3.6493
  clock uncertainty                                                            -0.1000     3.5493
  output external delay                                                        -0.7500     2.7993
  data required time                                                                       2.7993
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7993
  data arrival time                                                                       -3.0606
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2613

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0322 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0322 

  slack (with derating applied) (VIOLATED)                                     -0.2613 
  clock reconvergence pessimism (due to derating)                              -0.0207 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2498 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_3_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[3]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0457                     0.0123 &   0.0123 r
  sdram_clk (net)              2   5.1554 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0456   1.0000   0.0000   0.0002 &   0.0125 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0448   1.0000            0.1817 &   0.1942 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   1.1508 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0448   1.0000   0.0000   0.0000 &   0.1942 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.1101   1.0000            0.1502 &   0.3445 r
  occ_int2/p_abuf18 (net)      4   7.1221 
  occ_int2/cts_buf_639632302/A (NBUFFX16_LVT)
                                            0.0000   0.1101   1.0000   0.0000   0.0001 &   0.3445 r
  occ_int2/cts_buf_639632302/Y (NBUFFX16_LVT)        0.0792   1.0000            0.1367 &   0.4812 r
  occ_int2/p_abuf9 (net)       2  32.7332 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0804   1.0000   0.0000   0.0077 &   0.4889 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0649   1.0000            0.2354 &   0.7243 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts6 (net)
                               1   2.4466 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_610132007/A (NBUFFX16_LVT)
                                            0.0000   0.0649   1.0000   0.0000   0.0000 &   0.7244 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_610132007/Y (NBUFFX16_LVT)
                                                     0.0615   1.0000            0.1106 &   0.8349 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3921093 (net)
                               4  26.4567 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33205/A (NBUFFX8_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0017 &   0.8367 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33205/Y (NBUFFX8_LVT)
                                                     0.1015   1.0000            0.1289 &   0.9656 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts0 (net)
                               8  33.1863 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_608231988/A (NBUFFX8_LVT)
                                            0.0000   0.1016   1.0000   0.0000   0.0016 &   0.9672 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_608231988/Y (NBUFFX8_LVT)
                                                     0.1218   1.0000            0.1603 &   1.1275 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_2821082 (net)
                              39  42.1447 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_3_/CLK (DFFARX1_HVT)
                                            0.0000   0.1221   1.0000   0.0000   0.0022 &   1.1297 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_3_/Q (DFFARX1_HVT)
                                                     0.2555   1.0000            1.3963 &   2.5260 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[3] (net)
                               2   2.9270 
  I_SDRAM_TOP/I_SDRAM_IF/U13036/A4 (AO22X1_RVT)
                                            0.0391   0.2555   1.0000   0.0278   0.0278 &   2.5538 r
  I_SDRAM_TOP/I_SDRAM_IF/U13036/Y (AO22X1_RVT)       0.1263   1.0000            0.3304 &   2.8842 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[3] (net)
                               1   2.3800 
  ZBUF_4_inst_54089/A (NBUFFX2_LVT)         0.0348   0.1263   1.0000   0.0251   0.0251 &   2.9093 r
  ZBUF_4_inst_54089/Y (NBUFFX2_LVT)                  0.1196   1.0000            0.1450 &   3.0544 r
  sd_DQ_out[3] (net)           1  12.8450 
  sd_DQ_out[3] (out)                        0.0000   0.1196   1.0000   0.0000   0.0004 &   3.0548 r
  data arrival time                                                                        3.0548

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock SDRAM_CLK (source latency)                                              0.0000     3.0000
  sdram_clk (in)                                     0.0470                     0.0121 &   3.0121 f
  sdram_clk (net)              2   4.6670 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0002 &   3.0123 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0551   0.9500            0.2235 &   3.2358 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9823 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0551   0.9500   0.0000   0.0000 &   3.2358 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0585   0.9500            0.1693 &   3.4051 f
  occ_int2/p_abuf18 (net)      4   5.3351 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25906/A (NBUFFX4_LVT)
                                            0.0000   0.0585   0.9500   0.0000   0.0000 &   3.4052 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25906/Y (NBUFFX4_LVT)
                                                     0.0405   0.9500            0.0970 &   3.5022 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   1.4520 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_722933157/A (NBUFFX8_LVT)
                                            0.0000   0.0405   0.9500   0.0000   0.0000 &   3.5022 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_722933157/Y (NBUFFX8_LVT)
                                                     0.0786   0.9500            0.1115 &   3.6136 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  30.4474 
  sd_CK (out)                              -0.0082   0.0793   0.9500  -0.0020   0.0061 &   3.6197 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0295     3.6493
  clock uncertainty                                                            -0.1000     3.5493
  output external delay                                                        -0.7500     2.7993
  data required time                                                                       2.7993
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7993
  data arrival time                                                                       -3.0548
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2555

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0322 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0322 

  slack (with derating applied) (VIOLATED)                                     -0.2555 
  clock reconvergence pessimism (due to derating)                              -0.0207 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2440 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_16_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[16]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0457                     0.0123 &   0.0123 r
  sdram_clk (net)              2   5.1554 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0456   1.0000   0.0000   0.0002 &   0.0125 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0448   1.0000            0.1817 &   0.1942 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   1.1508 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0448   1.0000   0.0000   0.0000 &   0.1942 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.1101   1.0000            0.1502 &   0.3445 r
  occ_int2/p_abuf18 (net)      4   7.1221 
  occ_int2/cts_buf_639632302/A (NBUFFX16_LVT)
                                            0.0000   0.1101   1.0000   0.0000   0.0001 &   0.3445 r
  occ_int2/cts_buf_639632302/Y (NBUFFX16_LVT)        0.0792   1.0000            0.1367 &   0.4812 r
  occ_int2/p_abuf9 (net)       2  32.7332 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0804   1.0000   0.0000   0.0077 &   0.4889 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0649   1.0000            0.2354 &   0.7243 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts6 (net)
                               1   2.4466 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_610132007/A (NBUFFX16_LVT)
                                            0.0000   0.0649   1.0000   0.0000   0.0000 &   0.7244 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_610132007/Y (NBUFFX16_LVT)
                                                     0.0615   1.0000            0.1106 &   0.8349 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3921093 (net)
                               4  26.4567 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33205/A (NBUFFX8_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0017 &   0.8367 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33205/Y (NBUFFX8_LVT)
                                                     0.1015   1.0000            0.1289 &   0.9656 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts0 (net)
                               8  33.1863 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_608231988/A (NBUFFX8_LVT)
                                            0.0000   0.1016   1.0000   0.0000   0.0016 &   0.9672 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_608231988/Y (NBUFFX8_LVT)
                                                     0.1218   1.0000            0.1603 &   1.1275 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_2821082 (net)
                              39  42.1447 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_16_/CLK (DFFARX1_HVT)
                                            0.0000   0.1220   1.0000   0.0000   0.0024 &   1.1298 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_16_/Q (DFFARX1_HVT)
                                                     0.2604   1.0000            1.4001 &   2.5299 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[16] (net)
                               2   3.0806 
  I_SDRAM_TOP/I_SDRAM_IF/U13023/A4 (AO22X1_RVT)
                                            0.0858   0.2604   1.0000   0.0588   0.0589 &   2.5888 r
  I_SDRAM_TOP/I_SDRAM_IF/U13023/Y (AO22X1_RVT)       0.1168   1.0000            0.3253 &   2.9141 r
  I_SDRAM_TOP/I_SDRAM_IF/n11085 (net)
                               1   1.9035 
  I_SDRAM_TOP/I_SDRAM_IF/U854/A (NBUFFX2_LVT)
                                            0.0000   0.1168   1.0000   0.0000   0.0000 &   2.9142 r
  I_SDRAM_TOP/I_SDRAM_IF/U854/Y (NBUFFX2_LVT)        0.1160   1.0000            0.1402 &   3.0543 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[16] (net)
                               1  12.4081 
  sd_DQ_out[16] (out)                       0.0000   0.1160   1.0000   0.0000   0.0004 &   3.0547 r
  sd_DQ_out[16] (net)          1 
  data arrival time                                                                        3.0547

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock SDRAM_CLK (source latency)                                              0.0000     3.0000
  sdram_clk (in)                                     0.0470                     0.0121 &   3.0121 f
  sdram_clk (net)              2   4.6670 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0002 &   3.0123 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0551   0.9500            0.2235 &   3.2358 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9823 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0551   0.9500   0.0000   0.0000 &   3.2358 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0585   0.9500            0.1693 &   3.4051 f
  occ_int2/p_abuf18 (net)      4   5.3351 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25906/A (NBUFFX4_LVT)
                                            0.0000   0.0585   0.9500   0.0000   0.0000 &   3.4052 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25906/Y (NBUFFX4_LVT)
                                                     0.0405   0.9500            0.0970 &   3.5022 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   1.4520 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_722933157/A (NBUFFX8_LVT)
                                            0.0000   0.0405   0.9500   0.0000   0.0000 &   3.5022 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_722933157/Y (NBUFFX8_LVT)
                                                     0.0786   0.9500            0.1115 &   3.6136 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  30.4474 
  sd_CK (out)                              -0.0082   0.0793   0.9500  -0.0020   0.0061 &   3.6197 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0295     3.6493
  clock uncertainty                                                            -0.1000     3.5493
  output external delay                                                        -0.7500     2.7993
  data required time                                                                       2.7993
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7993
  data arrival time                                                                       -3.0547
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2555

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0322 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0322 

  slack (with derating applied) (VIOLATED)                                     -0.2555 
  clock reconvergence pessimism (due to derating)                              -0.0207 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2440 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[0]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0457                     0.0123 &   0.0123 r
  sdram_clk (net)              2   5.1554 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0456   1.0000   0.0000   0.0002 &   0.0125 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0448   1.0000            0.1817 &   0.1942 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   1.1508 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0448   1.0000   0.0000   0.0000 &   0.1942 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.1101   1.0000            0.1502 &   0.3445 r
  occ_int2/p_abuf18 (net)      4   7.1221 
  occ_int2/cts_buf_639632302/A (NBUFFX16_LVT)
                                            0.0000   0.1101   1.0000   0.0000   0.0001 &   0.3445 r
  occ_int2/cts_buf_639632302/Y (NBUFFX16_LVT)        0.0792   1.0000            0.1367 &   0.4812 r
  occ_int2/p_abuf9 (net)       2  32.7332 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0804   1.0000   0.0000   0.0077 &   0.4889 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0649   1.0000            0.2354 &   0.7243 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts6 (net)
                               1   2.4466 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_610132007/A (NBUFFX16_LVT)
                                            0.0000   0.0649   1.0000   0.0000   0.0000 &   0.7244 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_610132007/Y (NBUFFX16_LVT)
                                                     0.0615   1.0000            0.1106 &   0.8349 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3921093 (net)
                               4  26.4567 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33205/A (NBUFFX8_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0017 &   0.8367 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33205/Y (NBUFFX8_LVT)
                                                     0.1015   1.0000            0.1289 &   0.9656 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts0 (net)
                               8  33.1863 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_608231988/A (NBUFFX8_LVT)
                                            0.0000   0.1016   1.0000   0.0000   0.0016 &   0.9672 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_608231988/Y (NBUFFX8_LVT)
                                                     0.1218   1.0000            0.1603 &   1.1275 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_2821082 (net)
                              39  42.1447 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_0_/CLK (DFFARX1_HVT)
                                            0.0000   0.1219   1.0000   0.0000   0.0021 &   1.1296 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_0_/Q (DFFARX1_HVT)
                                                     0.2432   1.0000            1.3866 &   2.5162 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[0] (net)
                               2   2.5459 
  I_SDRAM_TOP/I_SDRAM_IF/U13039/A4 (AO22X1_RVT)
                                            0.0542   0.2432   1.0000   0.0383   0.0384 &   2.5545 r
  I_SDRAM_TOP/I_SDRAM_IF/U13039/Y (AO22X1_RVT)       0.1308   1.0000            0.3259 &   2.8805 r
  I_SDRAM_TOP/I_SDRAM_IF/n11078 (net)
                               1   2.5563 
  I_SDRAM_TOP/I_SDRAM_IF/U809/A (NBUFFX2_LVT)
                                            0.0445   0.1308   1.0000   0.0314   0.0315 &   2.9119 r
  I_SDRAM_TOP/I_SDRAM_IF/U809/Y (NBUFFX2_LVT)        0.1133   1.0000            0.1421 &   3.0541 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[0] (net)
                               1  11.9022 
  sd_DQ_out[0] (out)                        0.0000   0.1133   1.0000   0.0000   0.0003 &   3.0544 r
  sd_DQ_out[0] (net)           1 
  data arrival time                                                                        3.0544

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock SDRAM_CLK (source latency)                                              0.0000     3.0000
  sdram_clk (in)                                     0.0470                     0.0121 &   3.0121 f
  sdram_clk (net)              2   4.6670 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0002 &   3.0123 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0551   0.9500            0.2235 &   3.2358 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9823 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0551   0.9500   0.0000   0.0000 &   3.2358 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0585   0.9500            0.1693 &   3.4051 f
  occ_int2/p_abuf18 (net)      4   5.3351 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25906/A (NBUFFX4_LVT)
                                            0.0000   0.0585   0.9500   0.0000   0.0000 &   3.4052 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25906/Y (NBUFFX4_LVT)
                                                     0.0405   0.9500            0.0970 &   3.5022 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   1.4520 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_722933157/A (NBUFFX8_LVT)
                                            0.0000   0.0405   0.9500   0.0000   0.0000 &   3.5022 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_722933157/Y (NBUFFX8_LVT)
                                                     0.0786   0.9500            0.1115 &   3.6136 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  30.4474 
  sd_CK (out)                              -0.0082   0.0793   0.9500  -0.0020   0.0061 &   3.6197 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0295     3.6493
  clock uncertainty                                                            -0.1000     3.5493
  output external delay                                                        -0.7500     2.7993
  data required time                                                                       2.7993
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7993
  data arrival time                                                                       -3.0544
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2551

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0322 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0322 

  slack (with derating applied) (VIOLATED)                                     -0.2551 
  clock reconvergence pessimism (due to derating)                              -0.0207 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2436 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_28_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[28]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0457                     0.0123 &   0.0123 r
  sdram_clk (net)              2   5.1554 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0456   1.0000   0.0000   0.0002 &   0.0125 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0448   1.0000            0.1817 &   0.1942 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   1.1508 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0448   1.0000   0.0000   0.0000 &   0.1942 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.1101   1.0000            0.1502 &   0.3445 r
  occ_int2/p_abuf18 (net)      4   7.1221 
  occ_int2/cts_buf_639632302/A (NBUFFX16_LVT)
                                            0.0000   0.1101   1.0000   0.0000   0.0001 &   0.3445 r
  occ_int2/cts_buf_639632302/Y (NBUFFX16_LVT)        0.0792   1.0000            0.1367 &   0.4812 r
  occ_int2/p_abuf9 (net)       2  32.7332 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0804   1.0000   0.0000   0.0077 &   0.4889 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0649   1.0000            0.2354 &   0.7243 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts6 (net)
                               1   2.4466 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_610132007/A (NBUFFX16_LVT)
                                            0.0000   0.0649   1.0000   0.0000   0.0000 &   0.7244 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_610132007/Y (NBUFFX16_LVT)
                                                     0.0615   1.0000            0.1106 &   0.8349 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3921093 (net)
                               4  26.4567 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33205/A (NBUFFX8_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0017 &   0.8367 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33205/Y (NBUFFX8_LVT)
                                                     0.1015   1.0000            0.1289 &   0.9656 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts0 (net)
                               8  33.1863 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_608231988/A (NBUFFX8_LVT)
                                            0.0000   0.1016   1.0000   0.0000   0.0016 &   0.9672 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_608231988/Y (NBUFFX8_LVT)
                                                     0.1218   1.0000            0.1603 &   1.1275 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_2821082 (net)
                              39  42.1447 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_28_/CLK (DFFARX1_HVT)
                                            0.0000   0.1220   1.0000   0.0000   0.0022 &   1.1297 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_28_/Q (DFFARX1_HVT)
                                                     0.2574   1.0000            1.3978 &   2.5275 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[28] (net)
                               2   2.9876 
  I_SDRAM_TOP/I_SDRAM_IF/U13011/A4 (AO22X1_RVT)
                                            0.0748   0.2574   1.0000   0.0532   0.0532 &   2.5807 r
  I_SDRAM_TOP/I_SDRAM_IF/U13011/Y (AO22X1_RVT)       0.1052   1.0000            0.3170 &   2.8977 r
  I_SDRAM_TOP/I_SDRAM_IF/n11091 (net)
                               1   1.5251 
  I_SDRAM_TOP/I_SDRAM_IF/U908/A (NBUFFX2_LVT)
                                            0.0152   0.1052   1.0000   0.0104   0.0105 &   2.9082 r
  I_SDRAM_TOP/I_SDRAM_IF/U908/Y (NBUFFX2_LVT)        0.1101   1.0000            0.1333 &   3.0415 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[28] (net)
                               1  11.6609 
  sd_DQ_out[28] (out)                       0.0000   0.1101   1.0000   0.0000   0.0003 &   3.0418 r
  sd_DQ_out[28] (net)          1 
  data arrival time                                                                        3.0418

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock SDRAM_CLK (source latency)                                              0.0000     3.0000
  sdram_clk (in)                                     0.0470                     0.0121 &   3.0121 f
  sdram_clk (net)              2   4.6670 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0002 &   3.0123 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0551   0.9500            0.2235 &   3.2358 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9823 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0551   0.9500   0.0000   0.0000 &   3.2358 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0585   0.9500            0.1693 &   3.4051 f
  occ_int2/p_abuf18 (net)      4   5.3351 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25906/A (NBUFFX4_LVT)
                                            0.0000   0.0585   0.9500   0.0000   0.0000 &   3.4052 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25906/Y (NBUFFX4_LVT)
                                                     0.0405   0.9500            0.0970 &   3.5022 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   1.4520 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_722933157/A (NBUFFX8_LVT)
                                            0.0000   0.0405   0.9500   0.0000   0.0000 &   3.5022 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_722933157/Y (NBUFFX8_LVT)
                                                     0.0786   0.9500            0.1115 &   3.6136 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  30.4474 
  sd_CK (out)                              -0.0082   0.0793   0.9500  -0.0020   0.0061 &   3.6197 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0295     3.6493
  clock uncertainty                                                            -0.1000     3.5493
  output external delay                                                        -0.7500     2.7993
  data required time                                                                       2.7993
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7993
  data arrival time                                                                       -3.0418
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2425

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0322 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0322 

  slack (with derating applied) (VIOLATED)                                     -0.2425 
  clock reconvergence pessimism (due to derating)                              -0.0207 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2310 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_7_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[7]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0457                     0.0123 &   0.0123 r
  sdram_clk (net)              2   5.1554 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0456   1.0000   0.0000   0.0002 &   0.0125 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0448   1.0000            0.1817 &   0.1942 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   1.1508 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0448   1.0000   0.0000   0.0000 &   0.1942 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.1101   1.0000            0.1502 &   0.3445 r
  occ_int2/p_abuf18 (net)      4   7.1221 
  occ_int2/cts_buf_639632302/A (NBUFFX16_LVT)
                                            0.0000   0.1101   1.0000   0.0000   0.0001 &   0.3445 r
  occ_int2/cts_buf_639632302/Y (NBUFFX16_LVT)        0.0792   1.0000            0.1367 &   0.4812 r
  occ_int2/p_abuf9 (net)       2  32.7332 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0804   1.0000   0.0000   0.0077 &   0.4889 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0649   1.0000            0.2354 &   0.7243 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts6 (net)
                               1   2.4466 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_610132007/A (NBUFFX16_LVT)
                                            0.0000   0.0649   1.0000   0.0000   0.0000 &   0.7244 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_610132007/Y (NBUFFX16_LVT)
                                                     0.0615   1.0000            0.1106 &   0.8349 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3921093 (net)
                               4  26.4567 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33205/A (NBUFFX8_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0017 &   0.8367 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33205/Y (NBUFFX8_LVT)
                                                     0.1015   1.0000            0.1289 &   0.9656 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts0 (net)
                               8  33.1863 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_608231988/A (NBUFFX8_LVT)
                                            0.0000   0.1016   1.0000   0.0000   0.0016 &   0.9672 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_608231988/Y (NBUFFX8_LVT)
                                                     0.1218   1.0000            0.1603 &   1.1275 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_2821082 (net)
                              39  42.1447 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_7_/CLK (DFFARX1_HVT)
                                            0.0000   0.1219   1.0000   0.0000   0.0021 &   1.1295 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_7_/Q (DFFARX1_HVT)
                                                     0.2408   1.0000            1.3846 &   2.5142 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[7] (net)
                               2   2.4697 
  I_SDRAM_TOP/I_SDRAM_IF/U13032/A4 (AO22X1_RVT)
                                            0.0657   0.2408   1.0000   0.0470   0.0470 &   2.5612 r
  I_SDRAM_TOP/I_SDRAM_IF/U13032/Y (AO22X1_RVT)       0.1169   1.0000            0.3144 &   2.8756 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[7] (net)
                               1   1.9072 
  ZBUF_4_inst_54083/A (NBUFFX2_LVT)         0.0194   0.1169   1.0000   0.0139   0.0139 &   2.8895 r
  ZBUF_4_inst_54083/Y (NBUFFX2_LVT)                  0.1236   1.0000            0.1448 &   3.0343 r
  sd_DQ_out[7] (net)           1  13.4895 
  sd_DQ_out[7] (out)                        0.0000   0.1236   1.0000   0.0000   0.0006 &   3.0349 r
  data arrival time                                                                        3.0349

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock SDRAM_CLK (source latency)                                              0.0000     3.0000
  sdram_clk (in)                                     0.0470                     0.0121 &   3.0121 f
  sdram_clk (net)              2   4.6670 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0002 &   3.0123 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0551   0.9500            0.2235 &   3.2358 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9823 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0551   0.9500   0.0000   0.0000 &   3.2358 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0585   0.9500            0.1693 &   3.4051 f
  occ_int2/p_abuf18 (net)      4   5.3351 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25906/A (NBUFFX4_LVT)
                                            0.0000   0.0585   0.9500   0.0000   0.0000 &   3.4052 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25906/Y (NBUFFX4_LVT)
                                                     0.0405   0.9500            0.0970 &   3.5022 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   1.4520 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_722933157/A (NBUFFX8_LVT)
                                            0.0000   0.0405   0.9500   0.0000   0.0000 &   3.5022 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_722933157/Y (NBUFFX8_LVT)
                                                     0.0786   0.9500            0.1115 &   3.6136 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  30.4474 
  sd_CK (out)                              -0.0082   0.0793   0.9500  -0.0020   0.0061 &   3.6197 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0295     3.6493
  clock uncertainty                                                            -0.1000     3.5493
  output external delay                                                        -0.7500     2.7993
  data required time                                                                       2.7993
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7993
  data arrival time                                                                       -3.0349
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2356

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0322 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0322 

  slack (with derating applied) (VIOLATED)                                     -0.2356 
  clock reconvergence pessimism (due to derating)                              -0.0207 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2241 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_5_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[5]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0457                     0.0123 &   0.0123 r
  sdram_clk (net)              2   5.1554 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0456   1.0000   0.0000   0.0002 &   0.0125 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0448   1.0000            0.1817 &   0.1942 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   1.1508 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0448   1.0000   0.0000   0.0000 &   0.1942 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.1101   1.0000            0.1502 &   0.3445 r
  occ_int2/p_abuf18 (net)      4   7.1221 
  occ_int2/cts_buf_639632302/A (NBUFFX16_LVT)
                                            0.0000   0.1101   1.0000   0.0000   0.0001 &   0.3445 r
  occ_int2/cts_buf_639632302/Y (NBUFFX16_LVT)        0.0792   1.0000            0.1367 &   0.4812 r
  occ_int2/p_abuf9 (net)       2  32.7332 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0804   1.0000   0.0000   0.0077 &   0.4889 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0649   1.0000            0.2354 &   0.7243 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts6 (net)
                               1   2.4466 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_610132007/A (NBUFFX16_LVT)
                                            0.0000   0.0649   1.0000   0.0000   0.0000 &   0.7244 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_610132007/Y (NBUFFX16_LVT)
                                                     0.0615   1.0000            0.1106 &   0.8349 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3921093 (net)
                               4  26.4567 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33205/A (NBUFFX8_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0017 &   0.8367 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33205/Y (NBUFFX8_LVT)
                                                     0.1015   1.0000            0.1289 &   0.9656 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts0 (net)
                               8  33.1863 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_608631992/A (NBUFFX16_LVT)
                                            0.0000   0.1017   1.0000   0.0000   0.0027 &   0.9683 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_608631992/Y (NBUFFX16_LVT)
                                                     0.1020   1.0000            0.1553 &   1.1235 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf153 (net)
                              58  64.9472 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_5_/CLK (DFFARX1_HVT)
                                            0.0000   0.1021   1.0000   0.0000   0.0025 &   1.1260 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_5_/Q (DFFARX1_HVT)
                                                     0.2516   1.0000            1.3788 &   2.5048 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[5] (net)
                               2   2.8082 
  I_SDRAM_TOP/I_SDRAM_IF/U13034/A4 (AO22X1_RVT)
                                            0.0202   0.2516   1.0000   0.0140   0.0140 &   2.5189 r
  I_SDRAM_TOP/I_SDRAM_IF/U13034/Y (AO22X1_RVT)       0.1393   1.0000            0.3362 &   2.8550 r
  I_SDRAM_TOP/I_SDRAM_IF/n11063 (net)
                               1   2.9101 
  I_SDRAM_TOP/I_SDRAM_IF/U751/A (NBUFFX2_LVT)
                                            0.0418   0.1393   1.0000   0.0296   0.0296 &   2.8847 r
  I_SDRAM_TOP/I_SDRAM_IF/U751/Y (NBUFFX2_LVT)        0.1203   1.0000            0.1477 &   3.0323 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[5] (net)
                               1  12.8230 
  sd_DQ_out[5] (out)                        0.0000   0.1203   1.0000   0.0000   0.0004 &   3.0328 r
  sd_DQ_out[5] (net)           1 
  data arrival time                                                                        3.0328

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock SDRAM_CLK (source latency)                                              0.0000     3.0000
  sdram_clk (in)                                     0.0470                     0.0121 &   3.0121 f
  sdram_clk (net)              2   4.6670 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0002 &   3.0123 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0551   0.9500            0.2235 &   3.2358 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9823 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0551   0.9500   0.0000   0.0000 &   3.2358 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0585   0.9500            0.1693 &   3.4051 f
  occ_int2/p_abuf18 (net)      4   5.3351 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25906/A (NBUFFX4_LVT)
                                            0.0000   0.0585   0.9500   0.0000   0.0000 &   3.4052 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25906/Y (NBUFFX4_LVT)
                                                     0.0405   0.9500            0.0970 &   3.5022 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   1.4520 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_722933157/A (NBUFFX8_LVT)
                                            0.0000   0.0405   0.9500   0.0000   0.0000 &   3.5022 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_722933157/Y (NBUFFX8_LVT)
                                                     0.0786   0.9500            0.1115 &   3.6136 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  30.4474 
  sd_CK (out)                              -0.0082   0.0793   0.9500  -0.0020   0.0061 &   3.6197 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0295     3.6493
  clock uncertainty                                                            -0.1000     3.5493
  output external delay                                                        -0.7500     2.7993
  data required time                                                                       2.7993
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7993
  data arrival time                                                                       -3.0328
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2335

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0322 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0322 

  slack (with derating applied) (VIOLATED)                                     -0.2335 
  clock reconvergence pessimism (due to derating)                              -0.0207 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2220 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_4_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[4]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0457                     0.0123 &   0.0123 r
  sdram_clk (net)              2   5.1554 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0456   1.0000   0.0000   0.0002 &   0.0125 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0448   1.0000            0.1817 &   0.1942 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   1.1508 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0448   1.0000   0.0000   0.0000 &   0.1942 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.1101   1.0000            0.1502 &   0.3445 r
  occ_int2/p_abuf18 (net)      4   7.1221 
  occ_int2/cts_buf_639632302/A (NBUFFX16_LVT)
                                            0.0000   0.1101   1.0000   0.0000   0.0001 &   0.3445 r
  occ_int2/cts_buf_639632302/Y (NBUFFX16_LVT)        0.0792   1.0000            0.1367 &   0.4812 r
  occ_int2/p_abuf9 (net)       2  32.7332 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0804   1.0000   0.0000   0.0077 &   0.4889 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0649   1.0000            0.2354 &   0.7243 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts6 (net)
                               1   2.4466 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_610132007/A (NBUFFX16_LVT)
                                            0.0000   0.0649   1.0000   0.0000   0.0000 &   0.7244 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_610132007/Y (NBUFFX16_LVT)
                                                     0.0615   1.0000            0.1106 &   0.8349 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3921093 (net)
                               4  26.4567 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33205/A (NBUFFX8_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0017 &   0.8367 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33205/Y (NBUFFX8_LVT)
                                                     0.1015   1.0000            0.1289 &   0.9656 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts0 (net)
                               8  33.1863 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_608231988/A (NBUFFX8_LVT)
                                            0.0000   0.1016   1.0000   0.0000   0.0016 &   0.9672 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_608231988/Y (NBUFFX8_LVT)
                                                     0.1218   1.0000            0.1603 &   1.1275 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_2821082 (net)
                              39  42.1447 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_4_/CLK (DFFARX1_HVT)
                                            0.0000   0.1221   1.0000   0.0000   0.0022 &   1.1297 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_4_/Q (DFFARX1_HVT)
                                                     0.2376   1.0000            1.3823 &   2.5120 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[4] (net)
                               2   2.3698 
  I_SDRAM_TOP/I_SDRAM_IF/U13035/A4 (AO22X1_RVT)
                                            0.0458   0.2376   1.0000   0.0329   0.0329 &   2.5449 r
  I_SDRAM_TOP/I_SDRAM_IF/U13035/Y (AO22X1_RVT)       0.1261   1.0000            0.3199 &   2.8647 r
  I_SDRAM_TOP/I_SDRAM_IF/n11079 (net)
                               1   2.3719 
  I_SDRAM_TOP/I_SDRAM_IF/U826/A (NBUFFX2_LVT)
                                            0.0396   0.1261   1.0000   0.0286   0.0286 &   2.8934 r
  I_SDRAM_TOP/I_SDRAM_IF/U826/Y (NBUFFX2_LVT)        0.1089   1.0000            0.1386 &   3.0319 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[4] (net)
                               1  11.3265 
  sd_DQ_out[4] (out)                        0.0000   0.1089   1.0000   0.0000   0.0002 &   3.0321 r
  sd_DQ_out[4] (net)           1 
  data arrival time                                                                        3.0321

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock SDRAM_CLK (source latency)                                              0.0000     3.0000
  sdram_clk (in)                                     0.0470                     0.0121 &   3.0121 f
  sdram_clk (net)              2   4.6670 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0002 &   3.0123 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0551   0.9500            0.2235 &   3.2358 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9823 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0551   0.9500   0.0000   0.0000 &   3.2358 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0585   0.9500            0.1693 &   3.4051 f
  occ_int2/p_abuf18 (net)      4   5.3351 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25906/A (NBUFFX4_LVT)
                                            0.0000   0.0585   0.9500   0.0000   0.0000 &   3.4052 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25906/Y (NBUFFX4_LVT)
                                                     0.0405   0.9500            0.0970 &   3.5022 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   1.4520 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_722933157/A (NBUFFX8_LVT)
                                            0.0000   0.0405   0.9500   0.0000   0.0000 &   3.5022 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_722933157/Y (NBUFFX8_LVT)
                                                     0.0786   0.9500            0.1115 &   3.6136 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  30.4474 
  sd_CK (out)                              -0.0082   0.0793   0.9500  -0.0020   0.0061 &   3.6197 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0295     3.6493
  clock uncertainty                                                            -0.1000     3.5493
  output external delay                                                        -0.7500     2.7993
  data required time                                                                       2.7993
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7993
  data arrival time                                                                       -3.0321
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2329

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0322 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0322 

  slack (with derating applied) (VIOLATED)                                     -0.2329 
  clock reconvergence pessimism (due to derating)                              -0.0207 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2214 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_6_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[6]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0457                     0.0123 &   0.0123 r
  sdram_clk (net)              2   5.1554 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0456   1.0000   0.0000   0.0002 &   0.0125 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0448   1.0000            0.1817 &   0.1942 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   1.1508 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0448   1.0000   0.0000   0.0000 &   0.1942 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.1101   1.0000            0.1502 &   0.3445 r
  occ_int2/p_abuf18 (net)      4   7.1221 
  occ_int2/cts_buf_639632302/A (NBUFFX16_LVT)
                                            0.0000   0.1101   1.0000   0.0000   0.0001 &   0.3445 r
  occ_int2/cts_buf_639632302/Y (NBUFFX16_LVT)        0.0792   1.0000            0.1367 &   0.4812 r
  occ_int2/p_abuf9 (net)       2  32.7332 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0804   1.0000   0.0000   0.0077 &   0.4889 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0649   1.0000            0.2354 &   0.7243 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts6 (net)
                               1   2.4466 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_610132007/A (NBUFFX16_LVT)
                                            0.0000   0.0649   1.0000   0.0000   0.0000 &   0.7244 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_610132007/Y (NBUFFX16_LVT)
                                                     0.0615   1.0000            0.1106 &   0.8349 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3921093 (net)
                               4  26.4567 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33205/A (NBUFFX8_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0017 &   0.8367 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33205/Y (NBUFFX8_LVT)
                                                     0.1015   1.0000            0.1289 &   0.9656 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts0 (net)
                               8  33.1863 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_608231988/A (NBUFFX8_LVT)
                                            0.0000   0.1016   1.0000   0.0000   0.0016 &   0.9672 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_608231988/Y (NBUFFX8_LVT)
                                                     0.1218   1.0000            0.1603 &   1.1275 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_2821082 (net)
                              39  42.1447 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_6_/CLK (DFFARX1_HVT)
                                            0.0000   0.1222   1.0000   0.0000   0.0024 &   1.1298 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_6_/Q (DFFARX1_HVT)
                                                     0.2515   1.0000            1.3932 &   2.5231 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[6] (net)
                               2   2.8029 
  I_SDRAM_TOP/I_SDRAM_IF/U13033/A4 (AO22X1_RVT)
                                            0.0850   0.2515   1.0000   0.0595   0.0595 &   2.5826 r
  I_SDRAM_TOP/I_SDRAM_IF/U13033/Y (AO22X1_RVT)       0.1018   1.0000            0.3111 &   2.8937 r
  I_SDRAM_TOP/I_SDRAM_IF/n11072 (net)
                               1   1.3790 
  I_SDRAM_TOP/I_SDRAM_IF/U775/A (NBUFFX2_LVT)
                                            0.0072   0.1018   1.0000   0.0050   0.0050 &   2.8987 r
  I_SDRAM_TOP/I_SDRAM_IF/U775/Y (NBUFFX2_LVT)        0.1108   1.0000            0.1328 &   3.0315 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[6] (net)
                               1  11.7843 
  sd_DQ_out[6] (out)                        0.0000   0.1108   1.0000   0.0000   0.0003 &   3.0317 r
  sd_DQ_out[6] (net)           1 
  data arrival time                                                                        3.0317

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock SDRAM_CLK (source latency)                                              0.0000     3.0000
  sdram_clk (in)                                     0.0470                     0.0121 &   3.0121 f
  sdram_clk (net)              2   4.6670 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0002 &   3.0123 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0551   0.9500            0.2235 &   3.2358 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9823 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0551   0.9500   0.0000   0.0000 &   3.2358 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0585   0.9500            0.1693 &   3.4051 f
  occ_int2/p_abuf18 (net)      4   5.3351 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25906/A (NBUFFX4_LVT)
                                            0.0000   0.0585   0.9500   0.0000   0.0000 &   3.4052 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25906/Y (NBUFFX4_LVT)
                                                     0.0405   0.9500            0.0970 &   3.5022 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   1.4520 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_722933157/A (NBUFFX8_LVT)
                                            0.0000   0.0405   0.9500   0.0000   0.0000 &   3.5022 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_722933157/Y (NBUFFX8_LVT)
                                                     0.0786   0.9500            0.1115 &   3.6136 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  30.4474 
  sd_CK (out)                              -0.0082   0.0793   0.9500  -0.0020   0.0061 &   3.6197 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0295     3.6493
  clock uncertainty                                                            -0.1000     3.5493
  output external delay                                                        -0.7500     2.7993
  data required time                                                                       2.7993
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7993
  data arrival time                                                                       -3.0317
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2325

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0322 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0322 

  slack (with derating applied) (VIOLATED)                                     -0.2325 
  clock reconvergence pessimism (due to derating)                              -0.0207 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2210 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_1_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[1]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0457                     0.0123 &   0.0123 r
  sdram_clk (net)              2   5.1554 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0456   1.0000   0.0000   0.0002 &   0.0125 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0448   1.0000            0.1817 &   0.1942 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   1.1508 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0448   1.0000   0.0000   0.0000 &   0.1942 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.1101   1.0000            0.1502 &   0.3445 r
  occ_int2/p_abuf18 (net)      4   7.1221 
  occ_int2/cts_buf_639632302/A (NBUFFX16_LVT)
                                            0.0000   0.1101   1.0000   0.0000   0.0001 &   0.3445 r
  occ_int2/cts_buf_639632302/Y (NBUFFX16_LVT)        0.0792   1.0000            0.1367 &   0.4812 r
  occ_int2/p_abuf9 (net)       2  32.7332 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0804   1.0000   0.0000   0.0077 &   0.4889 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0649   1.0000            0.2354 &   0.7243 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts6 (net)
                               1   2.4466 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_610132007/A (NBUFFX16_LVT)
                                            0.0000   0.0649   1.0000   0.0000   0.0000 &   0.7244 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_610132007/Y (NBUFFX16_LVT)
                                                     0.0615   1.0000            0.1106 &   0.8349 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3921093 (net)
                               4  26.4567 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33205/A (NBUFFX8_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0017 &   0.8367 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33205/Y (NBUFFX8_LVT)
                                                     0.1015   1.0000            0.1289 &   0.9656 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts0 (net)
                               8  33.1863 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_608231988/A (NBUFFX8_LVT)
                                            0.0000   0.1016   1.0000   0.0000   0.0016 &   0.9672 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_608231988/Y (NBUFFX8_LVT)
                                                     0.1218   1.0000            0.1603 &   1.1275 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_2821082 (net)
                              39  42.1447 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_1_/CLK (DFFARX1_HVT)
                                            0.0000   0.1219   1.0000   0.0000   0.0022 &   1.1297 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_1_/Q (DFFARX1_HVT)
                                                     0.2405   1.0000            1.3844 &   2.5141 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[1] (net)
                               2   2.4596 
  I_SDRAM_TOP/I_SDRAM_IF/U13038/A4 (AO22X1_RVT)
                                            0.0527   0.2405   1.0000   0.0379   0.0379 &   2.5520 r
  I_SDRAM_TOP/I_SDRAM_IF/U13038/Y (AO22X1_RVT)       0.1073   1.0000            0.3089 &   2.8609 r
  I_SDRAM_TOP/I_SDRAM_IF/n11062 (net)
                               1   1.6115 
  I_SDRAM_TOP/I_SDRAM_IF/U742/A (NBUFFX2_LVT)
                                            0.0384   0.1073   1.0000   0.0273   0.0273 &   2.8883 r
  I_SDRAM_TOP/I_SDRAM_IF/U742/Y (NBUFFX2_LVT)        0.1227   1.0000            0.1414 &   3.0297 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[1] (net)
                               1  13.4189 
  sd_DQ_out[1] (out)                        0.0000   0.1227   1.0000   0.0000   0.0005 &   3.0303 r
  sd_DQ_out[1] (net)           1 
  data arrival time                                                                        3.0303

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock SDRAM_CLK (source latency)                                              0.0000     3.0000
  sdram_clk (in)                                     0.0470                     0.0121 &   3.0121 f
  sdram_clk (net)              2   4.6670 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0002 &   3.0123 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0551   0.9500            0.2235 &   3.2358 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9823 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0551   0.9500   0.0000   0.0000 &   3.2358 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0585   0.9500            0.1693 &   3.4051 f
  occ_int2/p_abuf18 (net)      4   5.3351 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25906/A (NBUFFX4_LVT)
                                            0.0000   0.0585   0.9500   0.0000   0.0000 &   3.4052 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25906/Y (NBUFFX4_LVT)
                                                     0.0405   0.9500            0.0970 &   3.5022 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   1.4520 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_722933157/A (NBUFFX8_LVT)
                                            0.0000   0.0405   0.9500   0.0000   0.0000 &   3.5022 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_722933157/Y (NBUFFX8_LVT)
                                                     0.0786   0.9500            0.1115 &   3.6136 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  30.4474 
  sd_CK (out)                              -0.0082   0.0793   0.9500  -0.0020   0.0061 &   3.6197 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0295     3.6493
  clock uncertainty                                                            -0.1000     3.5493
  output external delay                                                        -0.7500     2.7993
  data required time                                                                       2.7993
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7993
  data arrival time                                                                       -3.0303
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2310

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0322 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0322 

  slack (with derating applied) (VIOLATED)                                     -0.2310 
  clock reconvergence pessimism (due to derating)                              -0.0207 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2195 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_17_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[17]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0457                     0.0123 &   0.0123 r
  sdram_clk (net)              2   5.1554 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0456   1.0000   0.0000   0.0002 &   0.0125 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0448   1.0000            0.1817 &   0.1942 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   1.1508 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0448   1.0000   0.0000   0.0000 &   0.1942 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.1101   1.0000            0.1502 &   0.3445 r
  occ_int2/p_abuf18 (net)      4   7.1221 
  occ_int2/cts_buf_639632302/A (NBUFFX16_LVT)
                                            0.0000   0.1101   1.0000   0.0000   0.0001 &   0.3445 r
  occ_int2/cts_buf_639632302/Y (NBUFFX16_LVT)        0.0792   1.0000            0.1367 &   0.4812 r
  occ_int2/p_abuf9 (net)       2  32.7332 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0804   1.0000   0.0000   0.0077 &   0.4889 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0649   1.0000            0.2354 &   0.7243 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts6 (net)
                               1   2.4466 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_610132007/A (NBUFFX16_LVT)
                                            0.0000   0.0649   1.0000   0.0000   0.0000 &   0.7244 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_610132007/Y (NBUFFX16_LVT)
                                                     0.0615   1.0000            0.1106 &   0.8349 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3921093 (net)
                               4  26.4567 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33205/A (NBUFFX8_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0017 &   0.8367 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33205/Y (NBUFFX8_LVT)
                                                     0.1015   1.0000            0.1289 &   0.9656 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts0 (net)
                               8  33.1863 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_608631992/A (NBUFFX16_LVT)
                                            0.0000   0.1017   1.0000   0.0000   0.0027 &   0.9683 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_608631992/Y (NBUFFX16_LVT)
                                                     0.1020   1.0000            0.1553 &   1.1235 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf153 (net)
                              58  64.9472 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_17_/CLK (DFFARX1_HVT)
                                            0.0000   0.1021   1.0000   0.0000   0.0025 &   1.1261 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_17_/Q (DFFARX1_HVT)
                                                     0.2502   1.0000            1.3777 &   2.5038 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[17] (net)
                               2   2.7645 
  I_SDRAM_TOP/I_SDRAM_IF/U13022/A4 (AO22X1_RVT)
                                            0.0531   0.2502   1.0000   0.0375   0.0375 &   2.5413 r
  I_SDRAM_TOP/I_SDRAM_IF/U13022/Y (AO22X1_RVT)       0.1155   1.0000            0.3206 &   2.8618 r
  I_SDRAM_TOP/I_SDRAM_IF/n11048 (net)
                               1   1.9446 
  I_SDRAM_TOP/I_SDRAM_IF/U330/A (NBUFFX2_LVT)
                                            0.0306   0.1155   1.0000   0.0220   0.0220 &   2.8839 r
  I_SDRAM_TOP/I_SDRAM_IF/U330/Y (NBUFFX2_LVT)        0.1159   1.0000            0.1398 &   3.0237 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[17] (net)
                               1  12.4023 
  sd_DQ_out[17] (out)                       0.0000   0.1159   1.0000   0.0000   0.0004 &   3.0240 r
  sd_DQ_out[17] (net)          1 
  data arrival time                                                                        3.0240

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock SDRAM_CLK (source latency)                                              0.0000     3.0000
  sdram_clk (in)                                     0.0470                     0.0121 &   3.0121 f
  sdram_clk (net)              2   4.6670 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0002 &   3.0123 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0551   0.9500            0.2235 &   3.2358 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9823 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0551   0.9500   0.0000   0.0000 &   3.2358 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0585   0.9500            0.1693 &   3.4051 f
  occ_int2/p_abuf18 (net)      4   5.3351 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25906/A (NBUFFX4_LVT)
                                            0.0000   0.0585   0.9500   0.0000   0.0000 &   3.4052 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25906/Y (NBUFFX4_LVT)
                                                     0.0405   0.9500            0.0970 &   3.5022 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   1.4520 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_722933157/A (NBUFFX8_LVT)
                                            0.0000   0.0405   0.9500   0.0000   0.0000 &   3.5022 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_722933157/Y (NBUFFX8_LVT)
                                                     0.0786   0.9500            0.1115 &   3.6136 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  30.4474 
  sd_CK (out)                              -0.0082   0.0793   0.9500  -0.0020   0.0061 &   3.6197 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0295     3.6493
  clock uncertainty                                                            -0.1000     3.5493
  output external delay                                                        -0.7500     2.7993
  data required time                                                                       2.7993
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7993
  data arrival time                                                                       -3.0240
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2248

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0322 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0322 

  slack (with derating applied) (VIOLATED)                                     -0.2248 
  clock reconvergence pessimism (due to derating)                              -0.0207 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2133 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_12_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[12]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0457                     0.0123 &   0.0123 r
  sdram_clk (net)              2   5.1554 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0456   1.0000   0.0000   0.0002 &   0.0125 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0448   1.0000            0.1817 &   0.1942 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   1.1508 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0448   1.0000   0.0000   0.0000 &   0.1942 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.1101   1.0000            0.1502 &   0.3445 r
  occ_int2/p_abuf18 (net)      4   7.1221 
  occ_int2/cts_buf_639632302/A (NBUFFX16_LVT)
                                            0.0000   0.1101   1.0000   0.0000   0.0001 &   0.3445 r
  occ_int2/cts_buf_639632302/Y (NBUFFX16_LVT)        0.0792   1.0000            0.1367 &   0.4812 r
  occ_int2/p_abuf9 (net)       2  32.7332 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0804   1.0000   0.0000   0.0077 &   0.4889 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0649   1.0000            0.2354 &   0.7243 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts6 (net)
                               1   2.4466 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_610132007/A (NBUFFX16_LVT)
                                            0.0000   0.0649   1.0000   0.0000   0.0000 &   0.7244 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_610132007/Y (NBUFFX16_LVT)
                                                     0.0615   1.0000            0.1106 &   0.8349 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3921093 (net)
                               4  26.4567 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33205/A (NBUFFX8_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0017 &   0.8367 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33205/Y (NBUFFX8_LVT)
                                                     0.1015   1.0000            0.1289 &   0.9656 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts0 (net)
                               8  33.1863 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_608231988/A (NBUFFX8_LVT)
                                            0.0000   0.1016   1.0000   0.0000   0.0016 &   0.9672 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_608231988/Y (NBUFFX8_LVT)
                                                     0.1218   1.0000            0.1603 &   1.1275 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_2821082 (net)
                              39  42.1447 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_12_/CLK (DFFARX1_HVT)
                                            0.0000   0.1220   1.0000   0.0000   0.0023 &   1.1298 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_12_/Q (DFFARX1_HVT)
                                                     0.2500   1.0000            1.3919 &   2.5217 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[12] (net)
                               2   2.7565 
  I_SDRAM_TOP/I_SDRAM_IF/U13027/A4 (AO22X1_RVT)
                                            0.0329   0.2500   1.0000   0.0230   0.0231 &   2.5448 r
  I_SDRAM_TOP/I_SDRAM_IF/U13027/Y (AO22X1_RVT)       0.1254   1.0000            0.3254 &   2.8702 r
  I_SDRAM_TOP/I_SDRAM_IF/n11087 (net)
                               1   2.2655 
  I_SDRAM_TOP/I_SDRAM_IF/U859/A (NBUFFX2_LVT)
                                            0.0064   0.1254   1.0000   0.0045   0.0045 &   2.8747 r
  I_SDRAM_TOP/I_SDRAM_IF/U859/Y (NBUFFX2_LVT)        0.1104   1.0000            0.1392 &   3.0139 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[12] (net)
                               1  11.5405 
  sd_DQ_out[12] (out)                       0.0000   0.1104   1.0000   0.0000   0.0002 &   3.0142 r
  sd_DQ_out[12] (net)          1 
  data arrival time                                                                        3.0142

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock SDRAM_CLK (source latency)                                              0.0000     3.0000
  sdram_clk (in)                                     0.0470                     0.0121 &   3.0121 f
  sdram_clk (net)              2   4.6670 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0002 &   3.0123 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0551   0.9500            0.2235 &   3.2358 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9823 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0551   0.9500   0.0000   0.0000 &   3.2358 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0585   0.9500            0.1693 &   3.4051 f
  occ_int2/p_abuf18 (net)      4   5.3351 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25906/A (NBUFFX4_LVT)
                                            0.0000   0.0585   0.9500   0.0000   0.0000 &   3.4052 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25906/Y (NBUFFX4_LVT)
                                                     0.0405   0.9500            0.0970 &   3.5022 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   1.4520 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_722933157/A (NBUFFX8_LVT)
                                            0.0000   0.0405   0.9500   0.0000   0.0000 &   3.5022 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_722933157/Y (NBUFFX8_LVT)
                                                     0.0786   0.9500            0.1115 &   3.6136 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  30.4474 
  sd_CK (out)                              -0.0082   0.0793   0.9500  -0.0020   0.0061 &   3.6197 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0295     3.6493
  clock uncertainty                                                            -0.1000     3.5493
  output external delay                                                        -0.7500     2.7993
  data required time                                                                       2.7993
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7993
  data arrival time                                                                       -3.0142
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2149

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0322 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0322 

  slack (with derating applied) (VIOLATED)                                     -0.2149 
  clock reconvergence pessimism (due to derating)                              -0.0207 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2034 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_24_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[24]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0457                     0.0123 &   0.0123 r
  sdram_clk (net)              2   5.1554 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0456   1.0000   0.0000   0.0002 &   0.0125 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0448   1.0000            0.1817 &   0.1942 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   1.1508 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0448   1.0000   0.0000   0.0000 &   0.1942 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.1101   1.0000            0.1502 &   0.3445 r
  occ_int2/p_abuf18 (net)      4   7.1221 
  occ_int2/cts_buf_639632302/A (NBUFFX16_LVT)
                                            0.0000   0.1101   1.0000   0.0000   0.0001 &   0.3445 r
  occ_int2/cts_buf_639632302/Y (NBUFFX16_LVT)        0.0792   1.0000            0.1367 &   0.4812 r
  occ_int2/p_abuf9 (net)       2  32.7332 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0804   1.0000   0.0000   0.0077 &   0.4889 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0649   1.0000            0.2354 &   0.7243 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts6 (net)
                               1   2.4466 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_610132007/A (NBUFFX16_LVT)
                                            0.0000   0.0649   1.0000   0.0000   0.0000 &   0.7244 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_610132007/Y (NBUFFX16_LVT)
                                                     0.0615   1.0000            0.1106 &   0.8349 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3921093 (net)
                               4  26.4567 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33205/A (NBUFFX8_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0017 &   0.8367 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33205/Y (NBUFFX8_LVT)
                                                     0.1015   1.0000            0.1289 &   0.9656 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts0 (net)
                               8  33.1863 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_608231988/A (NBUFFX8_LVT)
                                            0.0000   0.1016   1.0000   0.0000   0.0016 &   0.9672 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_608231988/Y (NBUFFX8_LVT)
                                                     0.1218   1.0000            0.1603 &   1.1275 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_2821082 (net)
                              39  42.1447 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_24_/CLK (DFFARX1_HVT)
                                            0.0000   0.1219   1.0000   0.0000   0.0022 &   1.1297 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_24_/Q (DFFARX1_HVT)
                                                     0.2594   1.0000            1.3993 &   2.5289 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[24] (net)
                               2   3.0497 
  I_SDRAM_TOP/I_SDRAM_IF/U13015/A4 (AO22X1_RVT)
                                            0.0369   0.2594   1.0000   0.0261   0.0261 &   2.5551 r
  I_SDRAM_TOP/I_SDRAM_IF/U13015/Y (AO22X1_RVT)       0.1042   1.0000            0.3158 &   2.8709 r
  I_SDRAM_TOP/I_SDRAM_IF/n11092 (net)
                               1   1.4023 
  I_SDRAM_TOP/I_SDRAM_IF/U881/A (NBUFFX2_LVT)
                                            0.0054   0.1042   1.0000   0.0038   0.0038 &   2.8746 r
  I_SDRAM_TOP/I_SDRAM_IF/U881/Y (NBUFFX2_LVT)        0.1159   1.0000            0.1365 &   3.0111 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[24] (net)
                               1  12.4764 
  sd_DQ_out[24] (out)                       0.0000   0.1159   1.0000   0.0000   0.0004 &   3.0115 r
  sd_DQ_out[24] (net)          1 
  data arrival time                                                                        3.0115

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock SDRAM_CLK (source latency)                                              0.0000     3.0000
  sdram_clk (in)                                     0.0470                     0.0121 &   3.0121 f
  sdram_clk (net)              2   4.6670 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0002 &   3.0123 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0551   0.9500            0.2235 &   3.2358 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9823 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0551   0.9500   0.0000   0.0000 &   3.2358 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0585   0.9500            0.1693 &   3.4051 f
  occ_int2/p_abuf18 (net)      4   5.3351 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25906/A (NBUFFX4_LVT)
                                            0.0000   0.0585   0.9500   0.0000   0.0000 &   3.4052 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25906/Y (NBUFFX4_LVT)
                                                     0.0405   0.9500            0.0970 &   3.5022 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   1.4520 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_722933157/A (NBUFFX8_LVT)
                                            0.0000   0.0405   0.9500   0.0000   0.0000 &   3.5022 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_722933157/Y (NBUFFX8_LVT)
                                                     0.0786   0.9500            0.1115 &   3.6136 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  30.4474 
  sd_CK (out)                              -0.0082   0.0793   0.9500  -0.0020   0.0061 &   3.6197 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0295     3.6493
  clock uncertainty                                                            -0.1000     3.5493
  output external delay                                                        -0.7500     2.7993
  data required time                                                                       2.7993
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7993
  data arrival time                                                                       -3.0115
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2123

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0322 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0322 

  slack (with derating applied) (VIOLATED)                                     -0.2123 
  clock reconvergence pessimism (due to derating)                              -0.0207 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2008 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_14_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[14]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0457                     0.0123 &   0.0123 r
  sdram_clk (net)              2   5.1554 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0456   1.0000   0.0000   0.0002 &   0.0125 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0448   1.0000            0.1817 &   0.1942 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   1.1508 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0448   1.0000   0.0000   0.0000 &   0.1942 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.1101   1.0000            0.1502 &   0.3445 r
  occ_int2/p_abuf18 (net)      4   7.1221 
  occ_int2/cts_buf_639632302/A (NBUFFX16_LVT)
                                            0.0000   0.1101   1.0000   0.0000   0.0001 &   0.3445 r
  occ_int2/cts_buf_639632302/Y (NBUFFX16_LVT)        0.0792   1.0000            0.1367 &   0.4812 r
  occ_int2/p_abuf9 (net)       2  32.7332 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0804   1.0000   0.0000   0.0077 &   0.4889 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0649   1.0000            0.2354 &   0.7243 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts6 (net)
                               1   2.4466 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_610132007/A (NBUFFX16_LVT)
                                            0.0000   0.0649   1.0000   0.0000   0.0000 &   0.7244 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_610132007/Y (NBUFFX16_LVT)
                                                     0.0615   1.0000            0.1106 &   0.8349 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3921093 (net)
                               4  26.4567 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33205/A (NBUFFX8_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0017 &   0.8367 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33205/Y (NBUFFX8_LVT)
                                                     0.1015   1.0000            0.1289 &   0.9656 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts0 (net)
                               8  33.1863 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_608231988/A (NBUFFX8_LVT)
                                            0.0000   0.1016   1.0000   0.0000   0.0016 &   0.9672 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_608231988/Y (NBUFFX8_LVT)
                                                     0.1218   1.0000            0.1603 &   1.1275 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_2821082 (net)
                              39  42.1447 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_14_/CLK (DFFARX1_HVT)
                                            0.0000   0.1222   1.0000   0.0000   0.0024 &   1.1299 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_14_/Q (DFFARX1_HVT)
                                                     0.2576   1.0000            1.3981 &   2.5279 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[14] (net)
                               2   2.9940 
  I_SDRAM_TOP/I_SDRAM_IF/U13025/A4 (AO22X1_RVT)
                                            0.0407   0.2576   1.0000   0.0290   0.0290 &   2.5569 r
  I_SDRAM_TOP/I_SDRAM_IF/U13025/Y (AO22X1_RVT)       0.0943   1.0000            0.3090 &   2.8660 r
  I_SDRAM_TOP/I_SDRAM_IF/n11074 (net)
                               1   1.0763 
  I_SDRAM_TOP/I_SDRAM_IF/U794/A (NBUFFX2_LVT)
                                            0.0000   0.0943   1.0000   0.0000   0.0000 &   2.8660 r
  I_SDRAM_TOP/I_SDRAM_IF/U794/Y (NBUFFX2_LVT)        0.1142   1.0000            0.1326 &   2.9986 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[14] (net)
                               1  12.3188 
  sd_DQ_out[14] (out)                       0.0000   0.1142   1.0000   0.0000   0.0004 &   2.9990 r
  sd_DQ_out[14] (net)          1 
  data arrival time                                                                        2.9990

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock SDRAM_CLK (source latency)                                              0.0000     3.0000
  sdram_clk (in)                                     0.0470                     0.0121 &   3.0121 f
  sdram_clk (net)              2   4.6670 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0002 &   3.0123 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0551   0.9500            0.2235 &   3.2358 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9823 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0551   0.9500   0.0000   0.0000 &   3.2358 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0585   0.9500            0.1693 &   3.4051 f
  occ_int2/p_abuf18 (net)      4   5.3351 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25906/A (NBUFFX4_LVT)
                                            0.0000   0.0585   0.9500   0.0000   0.0000 &   3.4052 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25906/Y (NBUFFX4_LVT)
                                                     0.0405   0.9500            0.0970 &   3.5022 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   1.4520 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_722933157/A (NBUFFX8_LVT)
                                            0.0000   0.0405   0.9500   0.0000   0.0000 &   3.5022 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_722933157/Y (NBUFFX8_LVT)
                                                     0.0786   0.9500            0.1115 &   3.6136 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  30.4474 
  sd_CK (out)                              -0.0082   0.0793   0.9500  -0.0020   0.0061 &   3.6197 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0295     3.6493
  clock uncertainty                                                            -0.1000     3.5493
  output external delay                                                        -0.7500     2.7993
  data required time                                                                       2.7993
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7993
  data arrival time                                                                       -2.9990
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1997

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0322 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0322 

  slack (with derating applied) (VIOLATED)                                     -0.1997 
  clock reconvergence pessimism (due to derating)                              -0.0207 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1882 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_25_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[25]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0457                     0.0123 &   0.0123 r
  sdram_clk (net)              2   5.1554 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0456   1.0000   0.0000   0.0002 &   0.0125 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0448   1.0000            0.1817 &   0.1942 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   1.1508 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0448   1.0000   0.0000   0.0000 &   0.1942 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.1101   1.0000            0.1502 &   0.3445 r
  occ_int2/p_abuf18 (net)      4   7.1221 
  occ_int2/cts_buf_639632302/A (NBUFFX16_LVT)
                                            0.0000   0.1101   1.0000   0.0000   0.0001 &   0.3445 r
  occ_int2/cts_buf_639632302/Y (NBUFFX16_LVT)        0.0792   1.0000            0.1367 &   0.4812 r
  occ_int2/p_abuf9 (net)       2  32.7332 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0804   1.0000   0.0000   0.0077 &   0.4889 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0649   1.0000            0.2354 &   0.7243 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts6 (net)
                               1   2.4466 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_610132007/A (NBUFFX16_LVT)
                                            0.0000   0.0649   1.0000   0.0000   0.0000 &   0.7244 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_610132007/Y (NBUFFX16_LVT)
                                                     0.0615   1.0000            0.1106 &   0.8349 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3921093 (net)
                               4  26.4567 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33205/A (NBUFFX8_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0017 &   0.8367 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33205/Y (NBUFFX8_LVT)
                                                     0.1015   1.0000            0.1289 &   0.9656 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts0 (net)
                               8  33.1863 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_608631992/A (NBUFFX16_LVT)
                                            0.0000   0.1017   1.0000   0.0000   0.0027 &   0.9683 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_608631992/Y (NBUFFX16_LVT)
                                                     0.1020   1.0000            0.1553 &   1.1235 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf153 (net)
                              58  64.9472 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_25_/CLK (DFFARX1_HVT)
                                            0.0000   0.1021   1.0000   0.0000   0.0026 &   1.1261 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_25_/Q (DFFARX1_HVT)
                                                     0.2417   1.0000            1.3710 &   2.4972 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[25] (net)
                               2   2.4980 
  I_SDRAM_TOP/I_SDRAM_IF/U13014/A4 (AO22X1_RVT)
                                            0.0375   0.2417   1.0000   0.0261   0.0261 &   2.5232 r
  I_SDRAM_TOP/I_SDRAM_IF/U13014/Y (AO22X1_RVT)       0.1285   1.0000            0.3239 &   2.8472 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[25] (net)
                               1   2.4841 
  ZBUF_4_inst_54085/A (NBUFFX2_LVT)         0.0000   0.1285   1.0000   0.0000   0.0001 &   2.8472 r
  ZBUF_4_inst_54085/Y (NBUFFX2_LVT)                  0.1231   1.0000            0.1478 &   2.9950 r
  sd_DQ_out[25] (net)          1  13.3344 
  sd_DQ_out[25] (out)                       0.0000   0.1231   1.0000   0.0000   0.0005 &   2.9955 r
  data arrival time                                                                        2.9955

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock SDRAM_CLK (source latency)                                              0.0000     3.0000
  sdram_clk (in)                                     0.0470                     0.0121 &   3.0121 f
  sdram_clk (net)              2   4.6670 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0002 &   3.0123 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0551   0.9500            0.2235 &   3.2358 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9823 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0551   0.9500   0.0000   0.0000 &   3.2358 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0585   0.9500            0.1693 &   3.4051 f
  occ_int2/p_abuf18 (net)      4   5.3351 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25906/A (NBUFFX4_LVT)
                                            0.0000   0.0585   0.9500   0.0000   0.0000 &   3.4052 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25906/Y (NBUFFX4_LVT)
                                                     0.0405   0.9500            0.0970 &   3.5022 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   1.4520 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_722933157/A (NBUFFX8_LVT)
                                            0.0000   0.0405   0.9500   0.0000   0.0000 &   3.5022 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_722933157/Y (NBUFFX8_LVT)
                                                     0.0786   0.9500            0.1115 &   3.6136 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  30.4474 
  sd_CK (out)                              -0.0082   0.0793   0.9500  -0.0020   0.0061 &   3.6197 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0295     3.6493
  clock uncertainty                                                            -0.1000     3.5493
  output external delay                                                        -0.7500     2.7993
  data required time                                                                       2.7993
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7993
  data arrival time                                                                       -2.9955
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1962

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0322 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0322 

  slack (with derating applied) (VIOLATED)                                     -0.1962 
  clock reconvergence pessimism (due to derating)                              -0.0207 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1847 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_29_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[29]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0457                     0.0123 &   0.0123 r
  sdram_clk (net)              2   5.1554 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0456   1.0000   0.0000   0.0002 &   0.0125 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0448   1.0000            0.1817 &   0.1942 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   1.1508 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0448   1.0000   0.0000   0.0000 &   0.1942 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.1101   1.0000            0.1502 &   0.3445 r
  occ_int2/p_abuf18 (net)      4   7.1221 
  occ_int2/cts_buf_639632302/A (NBUFFX16_LVT)
                                            0.0000   0.1101   1.0000   0.0000   0.0001 &   0.3445 r
  occ_int2/cts_buf_639632302/Y (NBUFFX16_LVT)        0.0792   1.0000            0.1367 &   0.4812 r
  occ_int2/p_abuf9 (net)       2  32.7332 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0804   1.0000   0.0000   0.0077 &   0.4889 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0649   1.0000            0.2354 &   0.7243 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts6 (net)
                               1   2.4466 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_610132007/A (NBUFFX16_LVT)
                                            0.0000   0.0649   1.0000   0.0000   0.0000 &   0.7244 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_610132007/Y (NBUFFX16_LVT)
                                                     0.0615   1.0000            0.1106 &   0.8349 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3921093 (net)
                               4  26.4567 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33205/A (NBUFFX8_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0017 &   0.8367 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33205/Y (NBUFFX8_LVT)
                                                     0.1015   1.0000            0.1289 &   0.9656 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts0 (net)
                               8  33.1863 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_608631992/A (NBUFFX16_LVT)
                                            0.0000   0.1017   1.0000   0.0000   0.0027 &   0.9683 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_608631992/Y (NBUFFX16_LVT)
                                                     0.1020   1.0000            0.1553 &   1.1235 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf153 (net)
                              58  64.9472 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_29_/CLK (DFFARX1_HVT)
                                            0.0000   0.1021   1.0000   0.0000   0.0025 &   1.1261 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_29_/Q (DFFARX1_HVT)
                                                     0.2265   1.0000            1.3592 &   2.4853 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[29] (net)
                               2   2.0257 
  I_SDRAM_TOP/I_SDRAM_IF/U13010/A4 (AO22X1_RVT)
                                            0.0498   0.2265   1.0000   0.0358   0.0358 &   2.5211 r
  I_SDRAM_TOP/I_SDRAM_IF/U13010/Y (AO22X1_RVT)       0.1296   1.0000            0.3154 &   2.8365 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[29] (net)
                               1   2.5003 
  ZBUF_4_inst_54087/A (NBUFFX2_LVT)         0.0106   0.1296   1.0000   0.0073   0.0074 &   2.8439 r
  ZBUF_4_inst_54087/Y (NBUFFX2_LVT)                  0.1157   1.0000            0.1434 &   2.9873 r
  sd_DQ_out[29] (net)          1  12.2671 
  sd_DQ_out[29] (out)                       0.0000   0.1157   1.0000   0.0000   0.0003 &   2.9876 r
  data arrival time                                                                        2.9876

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock SDRAM_CLK (source latency)                                              0.0000     3.0000
  sdram_clk (in)                                     0.0470                     0.0121 &   3.0121 f
  sdram_clk (net)              2   4.6670 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0002 &   3.0123 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0551   0.9500            0.2235 &   3.2358 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9823 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0551   0.9500   0.0000   0.0000 &   3.2358 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0585   0.9500            0.1693 &   3.4051 f
  occ_int2/p_abuf18 (net)      4   5.3351 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25906/A (NBUFFX4_LVT)
                                            0.0000   0.0585   0.9500   0.0000   0.0000 &   3.4052 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25906/Y (NBUFFX4_LVT)
                                                     0.0405   0.9500            0.0970 &   3.5022 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   1.4520 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_722933157/A (NBUFFX8_LVT)
                                            0.0000   0.0405   0.9500   0.0000   0.0000 &   3.5022 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_722933157/Y (NBUFFX8_LVT)
                                                     0.0786   0.9500            0.1115 &   3.6136 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  30.4474 
  sd_CK (out)                              -0.0082   0.0793   0.9500  -0.0020   0.0061 &   3.6197 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0295     3.6493
  clock uncertainty                                                            -0.1000     3.5493
  output external delay                                                        -0.7500     2.7993
  data required time                                                                       2.7993
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7993
  data arrival time                                                                       -2.9876
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1884

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0322 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0322 

  slack (with derating applied) (VIOLATED)                                     -0.1884 
  clock reconvergence pessimism (due to derating)                              -0.0207 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1769 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_21_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[21]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0457                     0.0123 &   0.0123 r
  sdram_clk (net)              2   5.1554 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0456   1.0000   0.0000   0.0002 &   0.0125 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0448   1.0000            0.1817 &   0.1942 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   1.1508 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0448   1.0000   0.0000   0.0000 &   0.1942 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.1101   1.0000            0.1502 &   0.3445 r
  occ_int2/p_abuf18 (net)      4   7.1221 
  occ_int2/cts_buf_639632302/A (NBUFFX16_LVT)
                                            0.0000   0.1101   1.0000   0.0000   0.0001 &   0.3445 r
  occ_int2/cts_buf_639632302/Y (NBUFFX16_LVT)        0.0792   1.0000            0.1367 &   0.4812 r
  occ_int2/p_abuf9 (net)       2  32.7332 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0804   1.0000   0.0000   0.0077 &   0.4889 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0649   1.0000            0.2354 &   0.7243 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts6 (net)
                               1   2.4466 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_610132007/A (NBUFFX16_LVT)
                                            0.0000   0.0649   1.0000   0.0000   0.0000 &   0.7244 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_610132007/Y (NBUFFX16_LVT)
                                                     0.0615   1.0000            0.1106 &   0.8349 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3921093 (net)
                               4  26.4567 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33205/A (NBUFFX8_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0017 &   0.8367 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33205/Y (NBUFFX8_LVT)
                                                     0.1015   1.0000            0.1289 &   0.9656 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts0 (net)
                               8  33.1863 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_608631992/A (NBUFFX16_LVT)
                                            0.0000   0.1017   1.0000   0.0000   0.0027 &   0.9683 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_608631992/Y (NBUFFX16_LVT)
                                                     0.1020   1.0000            0.1553 &   1.1235 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf153 (net)
                              58  64.9472 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_21_/CLK (DFFARX1_HVT)
                                            0.0000   0.1021   1.0000   0.0000   0.0025 &   1.1260 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_21_/Q (DFFARX1_HVT)
                                                     0.2257   1.0000            1.3586 &   2.4846 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[21] (net)
                               2   2.0009 
  I_SDRAM_TOP/I_SDRAM_IF/U13018/A4 (AO22X1_RVT)
                                            0.0267   0.2257   1.0000   0.0185   0.0185 &   2.5031 r
  I_SDRAM_TOP/I_SDRAM_IF/U13018/Y (AO22X1_RVT)       0.1314   1.0000            0.3162 &   2.8193 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[21] (net)
                               1   2.5834 
  ZBUF_4_inst_54084/A (NBUFFX2_LVT)         0.0118   0.1314   1.0000   0.0079   0.0080 &   2.8273 r
  ZBUF_4_inst_54084/Y (NBUFFX2_LVT)                  0.1236   1.0000            0.1485 &   2.9758 r
  sd_DQ_out[21] (net)          1  13.3774 
  sd_DQ_out[21] (out)                       0.0000   0.1236   1.0000   0.0000   0.0005 &   2.9763 r
  data arrival time                                                                        2.9763

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock SDRAM_CLK (source latency)                                              0.0000     3.0000
  sdram_clk (in)                                     0.0470                     0.0121 &   3.0121 f
  sdram_clk (net)              2   4.6670 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0002 &   3.0123 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0551   0.9500            0.2235 &   3.2358 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9823 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0551   0.9500   0.0000   0.0000 &   3.2358 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0585   0.9500            0.1693 &   3.4051 f
  occ_int2/p_abuf18 (net)      4   5.3351 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25906/A (NBUFFX4_LVT)
                                            0.0000   0.0585   0.9500   0.0000   0.0000 &   3.4052 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25906/Y (NBUFFX4_LVT)
                                                     0.0405   0.9500            0.0970 &   3.5022 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   1.4520 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_722933157/A (NBUFFX8_LVT)
                                            0.0000   0.0405   0.9500   0.0000   0.0000 &   3.5022 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_722933157/Y (NBUFFX8_LVT)
                                                     0.0786   0.9500            0.1115 &   3.6136 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  30.4474 
  sd_CK (out)                              -0.0082   0.0793   0.9500  -0.0020   0.0061 &   3.6197 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0295     3.6493
  clock uncertainty                                                            -0.1000     3.5493
  output external delay                                                        -0.7500     2.7993
  data required time                                                                       2.7993
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7993
  data arrival time                                                                       -2.9763
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1770

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0322 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0322 

  slack (with derating applied) (VIOLATED)                                     -0.1770 
  clock reconvergence pessimism (due to derating)                              -0.0207 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1655 



  Startpoint: occ_int2/U_clk_control_i_0/U_cycle_ctr_i/count_int_reg[0]
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: occ_int2/U_clk_control_i_0/pipeline_or_tree_l_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/U_clk_control_i_0/cts_dlydt_32859/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0397                     0.0096 &   0.0096 r
  sys_2x_clk (net)             2   3.9458 
  cts_dlydt_32850/A (NBUFFX2_LVT)           0.0029   0.0396   1.0000   0.0020   0.0021 &   0.0117 r
  cts_dlydt_32850/Y (NBUFFX2_LVT)                    0.0742   1.0000            0.0900 &   0.1017 r
  cts2 (net)                   1   7.0806 
  cto_buf_33514/A (NBUFFX16_LVT)            0.0156   0.0742   1.0000   0.0112   0.0115 &   0.1132 r
  cto_buf_33514/Y (NBUFFX16_LVT)                     0.0444   1.0000            0.1028 &   0.2160 r
  cts3 (net)                   1  10.0776 
  cts_dlydt_32849/A (NBUFFX16_LVT)          0.0000   0.0444   1.0000   0.0000   0.0007 &   0.2167 r
  cts_dlydt_32849/Y (NBUFFX16_LVT)                   0.0483   1.0000            0.0913 &   0.3080 r
  cts1 (net)                   2  15.3709 
  occ_int2/U_clk_control_i_0/cts_dlydt_32860/A (NBUFFX4_LVT)
                                            0.0000   0.0484   1.0000   0.0000   0.0010 &   0.3090 r
  occ_int2/U_clk_control_i_0/cts_dlydt_32860/Y (NBUFFX4_LVT)
                                                     0.1171   1.0000            0.1315 &   0.4405 r
  occ_int2/U_clk_control_i_0/cts1 (net)
                               1  18.4604 
  occ_int2/U_clk_control_i_0/cts_dlydt_32863/A (NBUFFX2_LVT)
                                            0.0371   0.1172   1.0000   0.0272   0.0306 &   0.4711 r
  occ_int2/U_clk_control_i_0/cts_dlydt_32863/Y (NBUFFX2_LVT)
                                                     0.1134   1.0000            0.1388 &   0.6099 r
  occ_int2/U_clk_control_i_0/cts2 (net)
                               1  12.0868 
  occ_int2/U_clk_control_i_0/cts_dlydt_32866/A (NBUFFX2_LVT)
                                            0.0000   0.1134   1.0000   0.0000   0.0010 &   0.6109 r
  occ_int2/U_clk_control_i_0/cts_dlydt_32866/Y (NBUFFX2_LVT)
                                                     0.0956   1.0000            0.1270 &   0.7378 r
  occ_int2/U_clk_control_i_0/cts4 (net)
                               1   9.5917 
  occ_int2/U_clk_control_i_0/cts_dlydt_32868/A (NBUFFX2_LVT)
                                            0.0073   0.0956   1.0000   0.0051   0.0057 &   0.7436 r
  occ_int2/U_clk_control_i_0/cts_dlydt_32868/Y (NBUFFX2_LVT)
                                                     0.0957   1.0000            0.1220 &   0.8656 r
  occ_int2/U_clk_control_i_0/cts6 (net)
                               1   9.7614 
  occ_int2/U_clk_control_i_0/cts_dlydt_32867/A (NBUFFX2_LVT)
                                            0.0000   0.0957   1.0000   0.0000   0.0007 &   0.8663 r
  occ_int2/U_clk_control_i_0/cts_dlydt_32867/Y (NBUFFX2_LVT)
                                                     0.1185   1.0000            0.1356 &   1.0019 r
  occ_int2/U_clk_control_i_0/cts5 (net)
                               1  12.9583 
  occ_int2/U_clk_control_i_0/cts_dlydt_32865/A (NBUFFX4_LVT)
                                            0.0142   0.1185   1.0000   0.0107   0.0118 &   1.0137 r
  occ_int2/U_clk_control_i_0/cts_dlydt_32865/Y (NBUFFX4_LVT)
                                                     0.1217   1.0000            0.1693 &   1.1830 r
  occ_int2/U_clk_control_i_0/cts3 (net)
                               1  19.0642 
  occ_int2/U_clk_control_i_0/cts_dlydt_32859/A (NBUFFX4_LVT)
                                            0.0206   0.1219   1.0000   0.0145   0.0183 &   1.2013 r
  occ_int2/U_clk_control_i_0/cts_dlydt_32859/Y (NBUFFX4_LVT)
                                                     0.0784   1.0000            0.1469 &   1.3482 r
  occ_int2/U_clk_control_i_0/cts0 (net)
                               8   9.6259 
  occ_int2/U_clk_control_i_0/U_cycle_ctr_i/count_int_reg[0]/CLK (DFFARX1_LVT)
                                            0.0000   0.0784   1.0000   0.0000   0.0007 &   1.3488 r
  occ_int2/U_clk_control_i_0/U_cycle_ctr_i/count_int_reg[0]/Q (DFFARX1_LVT)
                                                     0.0927   1.0000            0.3157 &   1.6646 r
  occ_int2/U_clk_control_i_0/U_cycle_ctr_i/count[0] (net)
                               4   4.5102 
  occ_int2/U_clk_control_i_0/U_decode_i/U13/A (INVX0_HVT)
                                            0.0000   0.0927   1.0000   0.0000   0.0000 &   1.6646 r
  occ_int2/U_clk_control_i_0/U_decode_i/U13/Y (INVX0_HVT)
                                                     0.1329   1.0000            0.1405 &   1.8050 f
  occ_int2/U_clk_control_i_0/U_decode_i/n7 (net)
                               1   1.6023 
  occ_int2/U_clk_control_i_0/U_decode_i/U9/A2 (AND2X1_HVT)
                                            0.0334   0.1329   1.0000   0.0236   0.0237 &   1.8287 f
  occ_int2/U_clk_control_i_0/U_decode_i/U9/Y (AND2X1_HVT)
                                                     0.1675   1.0000            0.3646 &   2.1933 f
  occ_int2/U_clk_control_i_0/U_decode_i/B[2] (net)
                               1   1.3629 
  occ_int2/U_clk_control_i_0/U10/A1 (AND2X1_HVT)
                                            0.0056   0.1675   1.0000   0.0039   0.0039 &   2.1972 f
  occ_int2/U_clk_control_i_0/U10/Y (AND2X1_HVT)      0.1479   1.0000            0.3563 &   2.5535 f
  occ_int2/U_clk_control_i_0/n8 (net)
                               1   0.7760 
  occ_int2/U_clk_control_i_0/U_or_tree_i/U2/A2 (OR2X1_HVT)
                                            0.0159   0.1479   1.0000   0.0110   0.0110 &   2.5645 f
  occ_int2/U_clk_control_i_0/U_or_tree_i/U2/Y (OR2X1_HVT)
                                                     0.1785   1.0000            0.4414 &   3.0059 f
  occ_int2/U_clk_control_i_0/U_or_tree_i/b (net)
                               1   1.8981 
  occ_int2/U_clk_control_i_0/pipeline_or_tree_l_reg/D (DFFARX1_HVT)
                                            0.0431   0.1785   1.0000   0.0305   0.0306 &   3.0365 f
  data arrival time                                                                        3.0365

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0378                     0.0083 &   2.4083 r
  sys_2x_clk (net)             2   3.5897 
  cts_dlydt_32850/A (NBUFFX2_LVT)          -0.0026   0.0378   0.9500  -0.0020  -0.0019 &   2.4063 r
  cts_dlydt_32850/Y (NBUFFX2_LVT)                    0.0691   0.9500            0.0817 &   2.4881 r
  cts2 (net)                   1   6.3665 
  cto_buf_33514/A (NBUFFX16_LVT)           -0.0139   0.0691   0.9500  -0.0132  -0.0136 &   2.4745 r
  cto_buf_33514/Y (NBUFFX16_LVT)                     0.0433   0.9500            0.0946 &   2.5691 r
  cts3 (net)                   1   9.3635 
  cts_dlydt_32849/A (NBUFFX16_LVT)          0.0000   0.0433   0.9500   0.0000   0.0006 &   2.5697 r
  cts_dlydt_32849/Y (NBUFFX16_LVT)                   0.0476   0.9500            0.0855 &   2.6552 r
  cts1 (net)                   2  14.6359 
  occ_int2/U_clk_control_i_0/cts_dlydt_32860/A (NBUFFX4_LVT)
                                            0.0000   0.0477   0.9500   0.0000   0.0009 &   2.6561 r
  occ_int2/U_clk_control_i_0/cts_dlydt_32860/Y (NBUFFX4_LVT)
                                                     0.1164   0.9500            0.1242 &   2.7803 r
  occ_int2/U_clk_control_i_0/cts1 (net)
                               1  18.3110 
  occ_int2/U_clk_control_i_0/cts_dlydt_32863/A (NBUFFX2_LVT)
                                           -0.0320   0.1165   0.9500  -0.0275  -0.0257 &   2.7547 r
  occ_int2/U_clk_control_i_0/cts_dlydt_32863/Y (NBUFFX2_LVT)
                                                     0.1123   0.9500            0.1310 &   2.8857 r
  occ_int2/U_clk_control_i_0/cts2 (net)
                               1  11.9374 
  occ_int2/U_clk_control_i_0/cts_dlydt_32866/A (NBUFFX2_LVT)
                                            0.0000   0.1123   0.9500   0.0000   0.0009 &   2.8866 r
  occ_int2/U_clk_control_i_0/cts_dlydt_32866/Y (NBUFFX2_LVT)
                                                     0.0944   0.9500            0.1197 &   3.0063 r
  occ_int2/U_clk_control_i_0/cts4 (net)
                               1   9.4423 
  occ_int2/U_clk_control_i_0/cts_dlydt_32868/A (NBUFFX2_LVT)
                                           -0.0096   0.0944   0.9500  -0.0060  -0.0056 &   3.0006 r
  occ_int2/U_clk_control_i_0/cts_dlydt_32868/Y (NBUFFX2_LVT)
                                                     0.0945   0.9500            0.1150 &   3.1156 r
  occ_int2/U_clk_control_i_0/cts6 (net)
                               1   9.6119 
  occ_int2/U_clk_control_i_0/cts_dlydt_32867/A (NBUFFX2_LVT)
                                            0.0000   0.0945   0.9500   0.0000   0.0007 &   3.1163 r
  occ_int2/U_clk_control_i_0/cts_dlydt_32867/Y (NBUFFX2_LVT)
                                                     0.1167   0.9500            0.1275 &   3.2438 r
  occ_int2/U_clk_control_i_0/cts5 (net)
                               1  12.7177 
  occ_int2/U_clk_control_i_0/cts_dlydt_32865/A (NBUFFX4_LVT)
                                           -0.0313   0.1168   0.9500  -0.0286  -0.0290 &   3.2148 r
  occ_int2/U_clk_control_i_0/cts_dlydt_32865/Y (NBUFFX4_LVT)
                                                     0.1206   0.9500            0.1594 &   3.3742 r
  occ_int2/U_clk_control_i_0/cts3 (net)
                               1  18.8237 
  occ_int2/U_clk_control_i_0/cts_dlydt_32859/A (NBUFFX4_LVT)
                                           -0.0189   0.1207   0.9500  -0.0161  -0.0134 &   3.3608 r
  occ_int2/U_clk_control_i_0/cts_dlydt_32859/Y (NBUFFX4_LVT)
                                                     0.0731   0.9500            0.1358 &   3.4966 r
  occ_int2/U_clk_control_i_0/cts0 (net)
                               8   8.3805 
  occ_int2/U_clk_control_i_0/pipeline_or_tree_l_reg/CLK (DFFARX1_HVT)
                                            0.0000   0.0731   0.9500   0.0000   0.0006 &   3.4971 r
  clock reconvergence pessimism                                                 0.0830     3.5801
  clock uncertainty                                                            -0.1000     3.4801
  library setup time                                          1.0000           -0.6149     2.8652
  data required time                                                                       2.8652
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.8652
  data arrival time                                                                       -3.0365
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1712

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0671 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0671 

  slack (with derating applied) (VIOLATED)                                     -0.1712 
  clock reconvergence pessimism (due to derating)                              -0.0671 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1712 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_9_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[9]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0457                     0.0123 &   0.0123 r
  sdram_clk (net)              2   5.1554 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0456   1.0000   0.0000   0.0002 &   0.0125 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0448   1.0000            0.1817 &   0.1942 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   1.1508 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0448   1.0000   0.0000   0.0000 &   0.1942 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.1101   1.0000            0.1502 &   0.3445 r
  occ_int2/p_abuf18 (net)      4   7.1221 
  occ_int2/cts_buf_639632302/A (NBUFFX16_LVT)
                                            0.0000   0.1101   1.0000   0.0000   0.0001 &   0.3445 r
  occ_int2/cts_buf_639632302/Y (NBUFFX16_LVT)        0.0792   1.0000            0.1367 &   0.4812 r
  occ_int2/p_abuf9 (net)       2  32.7332 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0804   1.0000   0.0000   0.0077 &   0.4889 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0649   1.0000            0.2354 &   0.7243 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts6 (net)
                               1   2.4466 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_610132007/A (NBUFFX16_LVT)
                                            0.0000   0.0649   1.0000   0.0000   0.0000 &   0.7244 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_610132007/Y (NBUFFX16_LVT)
                                                     0.0615   1.0000            0.1106 &   0.8349 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3921093 (net)
                               4  26.4567 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33205/A (NBUFFX8_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0017 &   0.8367 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33205/Y (NBUFFX8_LVT)
                                                     0.1015   1.0000            0.1289 &   0.9656 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts0 (net)
                               8  33.1863 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_608631992/A (NBUFFX16_LVT)
                                            0.0000   0.1017   1.0000   0.0000   0.0027 &   0.9683 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_608631992/Y (NBUFFX16_LVT)
                                                     0.1020   1.0000            0.1553 &   1.1235 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf153 (net)
                              58  64.9472 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_9_/CLK (DFFARX1_HVT)
                                            0.0000   0.1021   1.0000   0.0000   0.0026 &   1.1261 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_9_/Q (DFFARX1_HVT)
                                                     0.2389   1.0000            1.3688 &   2.4950 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[9] (net)
                               2   2.4105 
  I_SDRAM_TOP/I_SDRAM_IF/U13030/A4 (AO22X1_RVT)
                                            0.0209   0.2389   1.0000   0.0145   0.0145 &   2.5094 r
  I_SDRAM_TOP/I_SDRAM_IF/U13030/Y (AO22X1_RVT)       0.1217   1.0000            0.3178 &   2.8272 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[9] (net)
                               1   2.1866 
  ZBUF_4_inst_54090/A (NBUFFX2_LVT)         0.0000   0.1217   1.0000   0.0000   0.0000 &   2.8272 r
  ZBUF_4_inst_54090/Y (NBUFFX2_LVT)                  0.1174   1.0000            0.1424 &   2.9696 r
  sd_DQ_out[9] (net)           1  12.5659 
  sd_DQ_out[9] (out)                        0.0000   0.1174   1.0000   0.0000   0.0004 &   2.9701 r
  data arrival time                                                                        2.9701

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock SDRAM_CLK (source latency)                                              0.0000     3.0000
  sdram_clk (in)                                     0.0470                     0.0121 &   3.0121 f
  sdram_clk (net)              2   4.6670 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0002 &   3.0123 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0551   0.9500            0.2235 &   3.2358 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9823 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0551   0.9500   0.0000   0.0000 &   3.2358 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0585   0.9500            0.1693 &   3.4051 f
  occ_int2/p_abuf18 (net)      4   5.3351 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25906/A (NBUFFX4_LVT)
                                            0.0000   0.0585   0.9500   0.0000   0.0000 &   3.4052 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25906/Y (NBUFFX4_LVT)
                                                     0.0405   0.9500            0.0970 &   3.5022 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   1.4520 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_722933157/A (NBUFFX8_LVT)
                                            0.0000   0.0405   0.9500   0.0000   0.0000 &   3.5022 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_722933157/Y (NBUFFX8_LVT)
                                                     0.0786   0.9500            0.1115 &   3.6136 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  30.4474 
  sd_CK (out)                              -0.0082   0.0793   0.9500  -0.0020   0.0061 &   3.6197 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0295     3.6493
  clock uncertainty                                                            -0.1000     3.5493
  output external delay                                                        -0.7500     2.7993
  data required time                                                                       2.7993
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7993
  data arrival time                                                                       -2.9701
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1708

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0322 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0322 

  slack (with derating applied) (VIOLATED)                                     -0.1708 
  clock reconvergence pessimism (due to derating)                              -0.0207 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1593 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_13_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[13]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0457                     0.0123 &   0.0123 r
  sdram_clk (net)              2   5.1554 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0456   1.0000   0.0000   0.0002 &   0.0125 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0448   1.0000            0.1817 &   0.1942 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   1.1508 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0448   1.0000   0.0000   0.0000 &   0.1942 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.1101   1.0000            0.1502 &   0.3445 r
  occ_int2/p_abuf18 (net)      4   7.1221 
  occ_int2/cts_buf_639632302/A (NBUFFX16_LVT)
                                            0.0000   0.1101   1.0000   0.0000   0.0001 &   0.3445 r
  occ_int2/cts_buf_639632302/Y (NBUFFX16_LVT)        0.0792   1.0000            0.1367 &   0.4812 r
  occ_int2/p_abuf9 (net)       2  32.7332 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0804   1.0000   0.0000   0.0077 &   0.4889 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0649   1.0000            0.2354 &   0.7243 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts6 (net)
                               1   2.4466 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_610132007/A (NBUFFX16_LVT)
                                            0.0000   0.0649   1.0000   0.0000   0.0000 &   0.7244 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_610132007/Y (NBUFFX16_LVT)
                                                     0.0615   1.0000            0.1106 &   0.8349 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3921093 (net)
                               4  26.4567 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33205/A (NBUFFX8_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0017 &   0.8367 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33205/Y (NBUFFX8_LVT)
                                                     0.1015   1.0000            0.1289 &   0.9656 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts0 (net)
                               8  33.1863 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_608631992/A (NBUFFX16_LVT)
                                            0.0000   0.1017   1.0000   0.0000   0.0027 &   0.9683 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_608631992/Y (NBUFFX16_LVT)
                                                     0.1020   1.0000            0.1553 &   1.1235 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf153 (net)
                              58  64.9472 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_13_/CLK (DFFARX1_HVT)
                                            0.0000   0.1021   1.0000   0.0000   0.0025 &   1.1261 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_13_/Q (DFFARX1_HVT)
                                                     0.2267   1.0000            1.3593 &   2.4854 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[13] (net)
                               2   2.0298 
  I_SDRAM_TOP/I_SDRAM_IF/U13026/A4 (AO22X1_RVT)
                                            0.0274   0.2267   1.0000   0.0191   0.0191 &   2.5044 r
  I_SDRAM_TOP/I_SDRAM_IF/U13026/Y (AO22X1_RVT)       0.1309   1.0000            0.3163 &   2.8208 r
  I_SDRAM_TOP/I_SDRAM_IF/n11070 (net)
                               1   2.5564 
  I_SDRAM_TOP/I_SDRAM_IF/U761/A (NBUFFX2_LVT)
                                            0.0000   0.1309   1.0000   0.0000   0.0000 &   2.8208 r
  I_SDRAM_TOP/I_SDRAM_IF/U761/Y (NBUFFX2_LVT)        0.1197   1.0000            0.1461 &   2.9669 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[13] (net)
                               1  12.8274 
  sd_DQ_out[13] (out)                       0.0000   0.1197   1.0000   0.0000   0.0004 &   2.9673 r
  sd_DQ_out[13] (net)          1 
  data arrival time                                                                        2.9673

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock SDRAM_CLK (source latency)                                              0.0000     3.0000
  sdram_clk (in)                                     0.0470                     0.0121 &   3.0121 f
  sdram_clk (net)              2   4.6670 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0002 &   3.0123 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0551   0.9500            0.2235 &   3.2358 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9823 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0551   0.9500   0.0000   0.0000 &   3.2358 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0585   0.9500            0.1693 &   3.4051 f
  occ_int2/p_abuf18 (net)      4   5.3351 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25906/A (NBUFFX4_LVT)
                                            0.0000   0.0585   0.9500   0.0000   0.0000 &   3.4052 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25906/Y (NBUFFX4_LVT)
                                                     0.0405   0.9500            0.0970 &   3.5022 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   1.4520 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_722933157/A (NBUFFX8_LVT)
                                            0.0000   0.0405   0.9500   0.0000   0.0000 &   3.5022 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_722933157/Y (NBUFFX8_LVT)
                                                     0.0786   0.9500            0.1115 &   3.6136 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  30.4474 
  sd_CK (out)                              -0.0082   0.0793   0.9500  -0.0020   0.0061 &   3.6197 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0295     3.6493
  clock uncertainty                                                            -0.1000     3.5493
  output external delay                                                        -0.7500     2.7993
  data required time                                                                       2.7993
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7993
  data arrival time                                                                       -2.9673
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1681

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0322 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0322 

  slack (with derating applied) (VIOLATED)                                     -0.1681 
  clock reconvergence pessimism (due to derating)                              -0.0207 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1566 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_15_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[15]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0457                     0.0123 &   0.0123 r
  sdram_clk (net)              2   5.1554 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0456   1.0000   0.0000   0.0002 &   0.0125 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0448   1.0000            0.1817 &   0.1942 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   1.1508 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0448   1.0000   0.0000   0.0000 &   0.1942 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.1101   1.0000            0.1502 &   0.3445 r
  occ_int2/p_abuf18 (net)      4   7.1221 
  occ_int2/cts_buf_639632302/A (NBUFFX16_LVT)
                                            0.0000   0.1101   1.0000   0.0000   0.0001 &   0.3445 r
  occ_int2/cts_buf_639632302/Y (NBUFFX16_LVT)        0.0792   1.0000            0.1367 &   0.4812 r
  occ_int2/p_abuf9 (net)       2  32.7332 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0804   1.0000   0.0000   0.0077 &   0.4889 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0649   1.0000            0.2354 &   0.7243 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts6 (net)
                               1   2.4466 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_610132007/A (NBUFFX16_LVT)
                                            0.0000   0.0649   1.0000   0.0000   0.0000 &   0.7244 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_610132007/Y (NBUFFX16_LVT)
                                                     0.0615   1.0000            0.1106 &   0.8349 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3921093 (net)
                               4  26.4567 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33205/A (NBUFFX8_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0017 &   0.8367 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33205/Y (NBUFFX8_LVT)
                                                     0.1015   1.0000            0.1289 &   0.9656 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts0 (net)
                               8  33.1863 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33211/A (NBUFFX8_LVT)
                                            0.0000   0.1016   1.0000   0.0000   0.0016 &   0.9672 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33211/Y (NBUFFX8_LVT)
                                                     0.1181   1.0000            0.1598 &   1.1270 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf131 (net)
                              38  41.2498 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_15_/CLK (DFFARX1_HVT)
                                            0.0000   0.1183   1.0000   0.0000   0.0006 &   1.1276 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_15_/Q (DFFARX1_HVT)
                                                     0.3518   1.0000            1.4594 &   2.5871 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[15] (net)
                               2   5.8792 
  I_SDRAM_TOP/I_SDRAM_IF/U13024/A4 (AO22X1_LVT)
                                            0.0478   0.3518   1.0000   0.0336   0.0337 &   2.6208 r
  I_SDRAM_TOP/I_SDRAM_IF/U13024/Y (AO22X1_LVT)       0.1073   1.0000            0.1981 &   2.8189 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[15] (net)
                               1   4.8026 
  ZBUF_4_inst_54114/A (NBUFFX2_LVT)         0.0056   0.1073   1.0000   0.0039   0.0041 &   2.8229 r
  ZBUF_4_inst_54114/Y (NBUFFX2_LVT)                  0.1216   1.0000            0.1408 &   2.9637 r
  sd_DQ_out[15] (net)          1  13.2627 
  sd_DQ_out[15] (out)                       0.0000   0.1216   1.0000   0.0000   0.0005 &   2.9642 r
  data arrival time                                                                        2.9642

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock SDRAM_CLK (source latency)                                              0.0000     3.0000
  sdram_clk (in)                                     0.0470                     0.0121 &   3.0121 f
  sdram_clk (net)              2   4.6670 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0002 &   3.0123 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0551   0.9500            0.2235 &   3.2358 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9823 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0551   0.9500   0.0000   0.0000 &   3.2358 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0585   0.9500            0.1693 &   3.4051 f
  occ_int2/p_abuf18 (net)      4   5.3351 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25906/A (NBUFFX4_LVT)
                                            0.0000   0.0585   0.9500   0.0000   0.0000 &   3.4052 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25906/Y (NBUFFX4_LVT)
                                                     0.0405   0.9500            0.0970 &   3.5022 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   1.4520 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_722933157/A (NBUFFX8_LVT)
                                            0.0000   0.0405   0.9500   0.0000   0.0000 &   3.5022 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_722933157/Y (NBUFFX8_LVT)
                                                     0.0786   0.9500            0.1115 &   3.6136 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  30.4474 
  sd_CK (out)                              -0.0082   0.0793   0.9500  -0.0020   0.0061 &   3.6197 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0295     3.6493
  clock uncertainty                                                            -0.1000     3.5493
  output external delay                                                        -0.7500     2.7993
  data required time                                                                       2.7993
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7993
  data arrival time                                                                       -2.9642
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1650

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0322 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0322 

  slack (with derating applied) (VIOLATED)                                     -0.1650 
  clock reconvergence pessimism (due to derating)                              -0.0207 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1535 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_31_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[31]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0457                     0.0123 &   0.0123 r
  sdram_clk (net)              2   5.1554 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0456   1.0000   0.0000   0.0002 &   0.0125 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0448   1.0000            0.1817 &   0.1942 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   1.1508 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0448   1.0000   0.0000   0.0000 &   0.1942 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.1101   1.0000            0.1502 &   0.3445 r
  occ_int2/p_abuf18 (net)      4   7.1221 
  occ_int2/cts_buf_639632302/A (NBUFFX16_LVT)
                                            0.0000   0.1101   1.0000   0.0000   0.0001 &   0.3445 r
  occ_int2/cts_buf_639632302/Y (NBUFFX16_LVT)        0.0792   1.0000            0.1367 &   0.4812 r
  occ_int2/p_abuf9 (net)       2  32.7332 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0804   1.0000   0.0000   0.0077 &   0.4889 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0649   1.0000            0.2354 &   0.7243 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts6 (net)
                               1   2.4466 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_610132007/A (NBUFFX16_LVT)
                                            0.0000   0.0649   1.0000   0.0000   0.0000 &   0.7244 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_610132007/Y (NBUFFX16_LVT)
                                                     0.0615   1.0000            0.1106 &   0.8349 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3921093 (net)
                               4  26.4567 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_609632002/A (NBUFFX16_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0021 &   0.8370 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_609632002/Y (NBUFFX16_LVT)
                                                     0.0796   1.0000            0.1205 &   0.9575 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3721091 (net)
                              11  43.8041 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_608031986/A (NBUFFX16_LVT)
                                            0.0000   0.0796   1.0000   0.0000   0.0013 &   0.9588 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_608031986/Y (NBUFFX16_LVT)
                                                     0.1090   1.0000            0.1494 &   1.1082 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf114 (net)
                              65  73.3136 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_31_/CLK (DFFARX1_HVT)
                                            0.0000   0.1090   1.0000   0.0000   0.0005 &   1.1087 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_31_/Q (DFFARX1_HVT)
                                                     0.3009   1.0000            1.4206 &   2.5293 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[31] (net)
                               2   4.3350 
  I_SDRAM_TOP/I_SDRAM_IF/U13008/A4 (AO22X1_LVT)
                                            0.0384   0.3009   1.0000   0.0268   0.0269 &   2.5562 r
  I_SDRAM_TOP/I_SDRAM_IF/U13008/Y (AO22X1_LVT)       0.0999   1.0000            0.1895 &   2.7458 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[31] (net)
                               1   4.4504 
  ZBUF_4_inst_54082/A (NBUFFX4_RVT)         0.0000   0.0999   1.0000   0.0000   0.0002 &   2.7459 r
  ZBUF_4_inst_54082/Y (NBUFFX4_RVT)                  0.1457   1.0000            0.2014 &   2.9474 r
  sd_DQ_out[31] (net)          1  15.3241 
  sd_DQ_out[31] (out)                       0.0174   0.1457   1.0000   0.0121   0.0130 &   2.9603 r
  data arrival time                                                                        2.9603

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock SDRAM_CLK (source latency)                                              0.0000     3.0000
  sdram_clk (in)                                     0.0470                     0.0121 &   3.0121 f
  sdram_clk (net)              2   4.6670 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0002 &   3.0123 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0551   0.9500            0.2235 &   3.2358 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9823 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0551   0.9500   0.0000   0.0000 &   3.2358 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0585   0.9500            0.1693 &   3.4051 f
  occ_int2/p_abuf18 (net)      4   5.3351 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25906/A (NBUFFX4_LVT)
                                            0.0000   0.0585   0.9500   0.0000   0.0000 &   3.4052 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25906/Y (NBUFFX4_LVT)
                                                     0.0405   0.9500            0.0970 &   3.5022 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   1.4520 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_722933157/A (NBUFFX8_LVT)
                                            0.0000   0.0405   0.9500   0.0000   0.0000 &   3.5022 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_722933157/Y (NBUFFX8_LVT)
                                                     0.0786   0.9500            0.1115 &   3.6136 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  30.4474 
  sd_CK (out)                              -0.0082   0.0793   0.9500  -0.0020   0.0061 &   3.6197 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0295     3.6493
  clock uncertainty                                                            -0.1000     3.5493
  output external delay                                                        -0.7500     2.7993
  data required time                                                                       2.7993
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7993
  data arrival time                                                                       -2.9603
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1611

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0322 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0322 

  slack (with derating applied) (VIOLATED)                                     -0.1611 
  clock reconvergence pessimism (due to derating)                              -0.0207 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1496 



  Startpoint: occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: occ_int2/U_clk_control_i_0/U_cycle_ctr_i/tercnt_n_reg_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/U_clk_control_i_0/cts_dlydt_32859/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0397                     0.0096 &   0.0096 r
  sys_2x_clk (net)             2   3.9458 
  cts_dlydt_32850/A (NBUFFX2_LVT)           0.0029   0.0396   1.0000   0.0020   0.0021 &   0.0117 r
  cts_dlydt_32850/Y (NBUFFX2_LVT)                    0.0742   1.0000            0.0900 &   0.1017 r
  cts2 (net)                   1   7.0806 
  cto_buf_33514/A (NBUFFX16_LVT)            0.0156   0.0742   1.0000   0.0112   0.0115 &   0.1132 r
  cto_buf_33514/Y (NBUFFX16_LVT)                     0.0444   1.0000            0.1028 &   0.2160 r
  cts3 (net)                   1  10.0776 
  cts_dlydt_32849/A (NBUFFX16_LVT)          0.0000   0.0444   1.0000   0.0000   0.0007 &   0.2167 r
  cts_dlydt_32849/Y (NBUFFX16_LVT)                   0.0483   1.0000            0.0913 &   0.3080 r
  cts1 (net)                   2  15.3709 
  occ_int2/U_clk_control_i_0/cts_dlydt_32860/A (NBUFFX4_LVT)
                                            0.0000   0.0484   1.0000   0.0000   0.0010 &   0.3090 r
  occ_int2/U_clk_control_i_0/cts_dlydt_32860/Y (NBUFFX4_LVT)
                                                     0.1171   1.0000            0.1315 &   0.4405 r
  occ_int2/U_clk_control_i_0/cts1 (net)
                               1  18.4604 
  occ_int2/U_clk_control_i_0/cts_dlydt_32863/A (NBUFFX2_LVT)
                                            0.0371   0.1172   1.0000   0.0272   0.0306 &   0.4711 r
  occ_int2/U_clk_control_i_0/cts_dlydt_32863/Y (NBUFFX2_LVT)
                                                     0.1134   1.0000            0.1388 &   0.6099 r
  occ_int2/U_clk_control_i_0/cts2 (net)
                               1  12.0868 
  occ_int2/U_clk_control_i_0/cts_dlydt_32866/A (NBUFFX2_LVT)
                                            0.0000   0.1134   1.0000   0.0000   0.0010 &   0.6109 r
  occ_int2/U_clk_control_i_0/cts_dlydt_32866/Y (NBUFFX2_LVT)
                                                     0.0956   1.0000            0.1270 &   0.7378 r
  occ_int2/U_clk_control_i_0/cts4 (net)
                               1   9.5917 
  occ_int2/U_clk_control_i_0/cts_dlydt_32868/A (NBUFFX2_LVT)
                                            0.0073   0.0956   1.0000   0.0051   0.0057 &   0.7436 r
  occ_int2/U_clk_control_i_0/cts_dlydt_32868/Y (NBUFFX2_LVT)
                                                     0.0957   1.0000            0.1220 &   0.8656 r
  occ_int2/U_clk_control_i_0/cts6 (net)
                               1   9.7614 
  occ_int2/U_clk_control_i_0/cts_dlydt_32867/A (NBUFFX2_LVT)
                                            0.0000   0.0957   1.0000   0.0000   0.0007 &   0.8663 r
  occ_int2/U_clk_control_i_0/cts_dlydt_32867/Y (NBUFFX2_LVT)
                                                     0.1185   1.0000            0.1356 &   1.0019 r
  occ_int2/U_clk_control_i_0/cts5 (net)
                               1  12.9583 
  occ_int2/U_clk_control_i_0/cts_dlydt_32865/A (NBUFFX4_LVT)
                                            0.0142   0.1185   1.0000   0.0107   0.0118 &   1.0137 r
  occ_int2/U_clk_control_i_0/cts_dlydt_32865/Y (NBUFFX4_LVT)
                                                     0.1217   1.0000            0.1693 &   1.1830 r
  occ_int2/U_clk_control_i_0/cts3 (net)
                               1  19.0642 
  occ_int2/U_clk_control_i_0/cts_dlydt_32859/A (NBUFFX4_LVT)
                                            0.0206   0.1219   1.0000   0.0145   0.0183 &   1.2013 r
  occ_int2/U_clk_control_i_0/cts_dlydt_32859/Y (NBUFFX4_LVT)
                                                     0.0784   1.0000            0.1469 &   1.3482 r
  occ_int2/U_clk_control_i_0/cts0 (net)
                               8   9.6259 
  occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK (DFFARX1_HVT)
                                            0.0000   0.0784   1.0000   0.0000   0.0007 &   1.3488 r
  occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/Q (DFFARX1_HVT)
                                                     0.2426   1.0000            1.3546 &   2.7034 r
  occ_int2/U_clk_control_i_0/n18 (net)
                               2   2.5261 
  occ_int2/U_clk_control_i_0/U_cycle_ctr_i/U10/A2 (AND2X1_HVT)
                                            0.0324   0.2426   1.0000   0.0227   0.0227 &   2.7262 r
  occ_int2/U_clk_control_i_0/U_cycle_ctr_i/U10/Y (AND2X1_HVT)
                                                     0.1931   1.0000            0.5241 &   3.2502 r
  occ_int2/U_clk_control_i_0/U_cycle_ctr_i/n9 (net)
                               2   1.9377 
  occ_int2/U_clk_control_i_0/U_cycle_ctr_i/U9/A2 (AND2X1_RVT)
                                            0.0083   0.1931   1.0000   0.0058   0.0058 &   3.2560 r
  occ_int2/U_clk_control_i_0/U_cycle_ctr_i/U9/Y (AND2X1_RVT)
                                                     0.0859   1.0000            0.2315 &   3.4875 r
  occ_int2/U_clk_control_i_0/U_cycle_ctr_i/n5 (net)
                               1   0.8622 
  occ_int2/U_clk_control_i_0/U_cycle_ctr_i/tercnt_n_reg_reg/D (DFFARX1_LVT)
                                            0.0000   0.0859   1.0000   0.0000   0.0000 &   3.4875 r
  data arrival time                                                                        3.4875

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0378                     0.0083 &   2.4083 r
  sys_2x_clk (net)             2   3.5897 
  cts_dlydt_32850/A (NBUFFX2_LVT)          -0.0026   0.0378   0.9500  -0.0020  -0.0019 &   2.4063 r
  cts_dlydt_32850/Y (NBUFFX2_LVT)                    0.0691   0.9500            0.0817 &   2.4881 r
  cts2 (net)                   1   6.3665 
  cto_buf_33514/A (NBUFFX16_LVT)           -0.0139   0.0691   0.9500  -0.0132  -0.0136 &   2.4745 r
  cto_buf_33514/Y (NBUFFX16_LVT)                     0.0433   0.9500            0.0946 &   2.5691 r
  cts3 (net)                   1   9.3635 
  cts_dlydt_32849/A (NBUFFX16_LVT)          0.0000   0.0433   0.9500   0.0000   0.0006 &   2.5697 r
  cts_dlydt_32849/Y (NBUFFX16_LVT)                   0.0476   0.9500            0.0855 &   2.6552 r
  cts1 (net)                   2  14.6359 
  occ_int2/U_clk_control_i_0/cts_dlydt_32860/A (NBUFFX4_LVT)
                                            0.0000   0.0477   0.9500   0.0000   0.0009 &   2.6561 r
  occ_int2/U_clk_control_i_0/cts_dlydt_32860/Y (NBUFFX4_LVT)
                                                     0.1164   0.9500            0.1242 &   2.7803 r
  occ_int2/U_clk_control_i_0/cts1 (net)
                               1  18.3110 
  occ_int2/U_clk_control_i_0/cts_dlydt_32863/A (NBUFFX2_LVT)
                                           -0.0320   0.1165   0.9500  -0.0275  -0.0257 &   2.7547 r
  occ_int2/U_clk_control_i_0/cts_dlydt_32863/Y (NBUFFX2_LVT)
                                                     0.1123   0.9500            0.1310 &   2.8857 r
  occ_int2/U_clk_control_i_0/cts2 (net)
                               1  11.9374 
  occ_int2/U_clk_control_i_0/cts_dlydt_32866/A (NBUFFX2_LVT)
                                            0.0000   0.1123   0.9500   0.0000   0.0009 &   2.8866 r
  occ_int2/U_clk_control_i_0/cts_dlydt_32866/Y (NBUFFX2_LVT)
                                                     0.0944   0.9500            0.1197 &   3.0063 r
  occ_int2/U_clk_control_i_0/cts4 (net)
                               1   9.4423 
  occ_int2/U_clk_control_i_0/cts_dlydt_32868/A (NBUFFX2_LVT)
                                           -0.0096   0.0944   0.9500  -0.0060  -0.0056 &   3.0006 r
  occ_int2/U_clk_control_i_0/cts_dlydt_32868/Y (NBUFFX2_LVT)
                                                     0.0945   0.9500            0.1150 &   3.1156 r
  occ_int2/U_clk_control_i_0/cts6 (net)
                               1   9.6119 
  occ_int2/U_clk_control_i_0/cts_dlydt_32867/A (NBUFFX2_LVT)
                                            0.0000   0.0945   0.9500   0.0000   0.0007 &   3.1163 r
  occ_int2/U_clk_control_i_0/cts_dlydt_32867/Y (NBUFFX2_LVT)
                                                     0.1167   0.9500            0.1275 &   3.2438 r
  occ_int2/U_clk_control_i_0/cts5 (net)
                               1  12.7177 
  occ_int2/U_clk_control_i_0/cts_dlydt_32865/A (NBUFFX4_LVT)
                                           -0.0313   0.1168   0.9500  -0.0286  -0.0290 &   3.2148 r
  occ_int2/U_clk_control_i_0/cts_dlydt_32865/Y (NBUFFX4_LVT)
                                                     0.1206   0.9500            0.1594 &   3.3742 r
  occ_int2/U_clk_control_i_0/cts3 (net)
                               1  18.8237 
  occ_int2/U_clk_control_i_0/cts_dlydt_32859/A (NBUFFX4_LVT)
                                           -0.0189   0.1207   0.9500  -0.0161  -0.0134 &   3.3608 r
  occ_int2/U_clk_control_i_0/cts_dlydt_32859/Y (NBUFFX4_LVT)
                                                     0.0731   0.9500            0.1358 &   3.4966 r
  occ_int2/U_clk_control_i_0/cts0 (net)
                               8   8.3805 
  occ_int2/U_clk_control_i_0/U_cycle_ctr_i/tercnt_n_reg_reg/CLK (DFFARX1_LVT)
                                            0.0000   0.0731   0.9500   0.0000   0.0006 &   3.4971 r
  clock reconvergence pessimism                                                 0.0830     3.5801
  clock uncertainty                                                            -0.1000     3.4801
  library setup time                                          1.0000           -0.0937     3.3865
  data required time                                                                       3.3865
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3865
  data arrival time                                                                       -3.4875
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1011

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0671 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0671 

  slack (with derating applied) (VIOLATED)                                     -0.1011 
  clock reconvergence pessimism (due to derating)                              -0.0671 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1010 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_11_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[11]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0457                     0.0123 &   0.0123 r
  sdram_clk (net)              2   5.1554 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0456   1.0000   0.0000   0.0002 &   0.0125 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0448   1.0000            0.1817 &   0.1942 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   1.1508 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0448   1.0000   0.0000   0.0000 &   0.1942 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.1101   1.0000            0.1502 &   0.3445 r
  occ_int2/p_abuf18 (net)      4   7.1221 
  occ_int2/cts_buf_639632302/A (NBUFFX16_LVT)
                                            0.0000   0.1101   1.0000   0.0000   0.0001 &   0.3445 r
  occ_int2/cts_buf_639632302/Y (NBUFFX16_LVT)        0.0792   1.0000            0.1367 &   0.4812 r
  occ_int2/p_abuf9 (net)       2  32.7332 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0804   1.0000   0.0000   0.0077 &   0.4889 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0649   1.0000            0.2354 &   0.7243 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts6 (net)
                               1   2.4466 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_610132007/A (NBUFFX16_LVT)
                                            0.0000   0.0649   1.0000   0.0000   0.0000 &   0.7244 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_610132007/Y (NBUFFX16_LVT)
                                                     0.0615   1.0000            0.1106 &   0.8349 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3921093 (net)
                               4  26.4567 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33205/A (NBUFFX8_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0017 &   0.8367 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33205/Y (NBUFFX8_LVT)
                                                     0.1015   1.0000            0.1289 &   0.9656 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts0 (net)
                               8  33.1863 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33211/A (NBUFFX8_LVT)
                                            0.0000   0.1016   1.0000   0.0000   0.0016 &   0.9672 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33211/Y (NBUFFX8_LVT)
                                                     0.1181   1.0000            0.1598 &   1.1270 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf131 (net)
                              38  41.2498 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_11_/CLK (DFFARX1_HVT)
                                            0.0000   0.1183   1.0000   0.0000   0.0007 &   1.1277 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_11_/Q (DFFARX1_HVT)
                                                     0.2701   1.0000            1.4050 &   2.5327 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[11] (net)
                               2   3.3823 
  I_SDRAM_TOP/I_SDRAM_IF/U13028/A4 (AO22X1_LVT)
                                            0.0562   0.2701   1.0000   0.0382   0.0383 &   2.5709 r
  I_SDRAM_TOP/I_SDRAM_IF/U13028/Y (AO22X1_LVT)       0.0981   1.0000            0.1860 &   2.7569 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[11] (net)
                               1   4.4149 
  ZBUF_4_inst_54086/A (NBUFFX2_LVT)         0.0049   0.0981   1.0000   0.0034   0.0035 &   2.7604 r
  ZBUF_4_inst_54086/Y (NBUFFX2_LVT)                  0.1229   1.0000            0.1389 &   2.8993 r
  sd_DQ_out[11] (net)          1  13.5042 
  sd_DQ_out[11] (out)                       0.0000   0.1229   1.0000   0.0000   0.0005 &   2.8999 r
  data arrival time                                                                        2.8999

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock SDRAM_CLK (source latency)                                              0.0000     3.0000
  sdram_clk (in)                                     0.0470                     0.0121 &   3.0121 f
  sdram_clk (net)              2   4.6670 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0002 &   3.0123 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0551   0.9500            0.2235 &   3.2358 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9823 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0551   0.9500   0.0000   0.0000 &   3.2358 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0585   0.9500            0.1693 &   3.4051 f
  occ_int2/p_abuf18 (net)      4   5.3351 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25906/A (NBUFFX4_LVT)
                                            0.0000   0.0585   0.9500   0.0000   0.0000 &   3.4052 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25906/Y (NBUFFX4_LVT)
                                                     0.0405   0.9500            0.0970 &   3.5022 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   1.4520 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_722933157/A (NBUFFX8_LVT)
                                            0.0000   0.0405   0.9500   0.0000   0.0000 &   3.5022 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_722933157/Y (NBUFFX8_LVT)
                                                     0.0786   0.9500            0.1115 &   3.6136 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  30.4474 
  sd_CK (out)                              -0.0082   0.0793   0.9500  -0.0020   0.0061 &   3.6197 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0295     3.6493
  clock uncertainty                                                            -0.1000     3.5493
  output external delay                                                        -0.7500     2.7993
  data required time                                                                       2.7993
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7993
  data arrival time                                                                       -2.8999
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1006

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0322 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0322 

  slack (with derating applied) (VIOLATED)                                     -0.1006 
  clock reconvergence pessimism (due to derating)                              -0.0207 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0891 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_19_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[19]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0457                     0.0123 &   0.0123 r
  sdram_clk (net)              2   5.1554 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0456   1.0000   0.0000   0.0002 &   0.0125 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0448   1.0000            0.1817 &   0.1942 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   1.1508 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0448   1.0000   0.0000   0.0000 &   0.1942 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.1101   1.0000            0.1502 &   0.3445 r
  occ_int2/p_abuf18 (net)      4   7.1221 
  occ_int2/cts_buf_639632302/A (NBUFFX16_LVT)
                                            0.0000   0.1101   1.0000   0.0000   0.0001 &   0.3445 r
  occ_int2/cts_buf_639632302/Y (NBUFFX16_LVT)        0.0792   1.0000            0.1367 &   0.4812 r
  occ_int2/p_abuf9 (net)       2  32.7332 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0804   1.0000   0.0000   0.0077 &   0.4889 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0649   1.0000            0.2354 &   0.7243 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts6 (net)
                               1   2.4466 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_610132007/A (NBUFFX16_LVT)
                                            0.0000   0.0649   1.0000   0.0000   0.0000 &   0.7244 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_610132007/Y (NBUFFX16_LVT)
                                                     0.0615   1.0000            0.1106 &   0.8349 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3921093 (net)
                               4  26.4567 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33205/A (NBUFFX8_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0017 &   0.8367 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33205/Y (NBUFFX8_LVT)
                                                     0.1015   1.0000            0.1289 &   0.9656 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts0 (net)
                               8  33.1863 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33211/A (NBUFFX8_LVT)
                                            0.0000   0.1016   1.0000   0.0000   0.0016 &   0.9672 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33211/Y (NBUFFX8_LVT)
                                                     0.1181   1.0000            0.1598 &   1.1270 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf131 (net)
                              38  41.2498 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_19_/CLK (DFFARX1_HVT)
                                            0.0000   0.1183   1.0000   0.0000   0.0006 &   1.1277 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_19_/Q (DFFARX1_HVT)
                                                     0.2599   1.0000            1.3970 &   2.5246 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[19] (net)
                               2   3.0647 
  I_SDRAM_TOP/I_SDRAM_IF/U13020/A4 (AO22X1_LVT)
                                            0.0237   0.2599   1.0000   0.0164   0.0165 &   2.5411 r
  I_SDRAM_TOP/I_SDRAM_IF/U13020/Y (AO22X1_LVT)       0.1165   1.0000            0.1914 &   2.7325 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[19] (net)
                               1   5.1514 
  ZBUF_4_inst_54088/A (NBUFFX2_LVT)         0.0192   0.1165   1.0000   0.0130   0.0131 &   2.7457 r
  ZBUF_4_inst_54088/Y (NBUFFX2_LVT)                  0.1211   1.0000            0.1431 &   2.8888 r
  sd_DQ_out[19] (net)          1  13.1270 
  sd_DQ_out[19] (out)                       0.0000   0.1211   1.0000   0.0000   0.0005 &   2.8893 r
  data arrival time                                                                        2.8893

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock SDRAM_CLK (source latency)                                              0.0000     3.0000
  sdram_clk (in)                                     0.0470                     0.0121 &   3.0121 f
  sdram_clk (net)              2   4.6670 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0002 &   3.0123 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0551   0.9500            0.2235 &   3.2358 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9823 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0551   0.9500   0.0000   0.0000 &   3.2358 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0585   0.9500            0.1693 &   3.4051 f
  occ_int2/p_abuf18 (net)      4   5.3351 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25906/A (NBUFFX4_LVT)
                                            0.0000   0.0585   0.9500   0.0000   0.0000 &   3.4052 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25906/Y (NBUFFX4_LVT)
                                                     0.0405   0.9500            0.0970 &   3.5022 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   1.4520 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_722933157/A (NBUFFX8_LVT)
                                            0.0000   0.0405   0.9500   0.0000   0.0000 &   3.5022 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_722933157/Y (NBUFFX8_LVT)
                                                     0.0786   0.9500            0.1115 &   3.6136 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  30.4474 
  sd_CK (out)                              -0.0082   0.0793   0.9500  -0.0020   0.0061 &   3.6197 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0295     3.6493
  clock uncertainty                                                            -0.1000     3.5493
  output external delay                                                        -0.7500     2.7993
  data required time                                                                       2.7993
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7993
  data arrival time                                                                       -2.8893
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0900

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0322 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0322 

  slack (with derating applied) (VIOLATED)                                     -0.0900 
  clock reconvergence pessimism (due to derating)                              -0.0207 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0785 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_23_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[23]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0457                     0.0123 &   0.0123 r
  sdram_clk (net)              2   5.1554 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0456   1.0000   0.0000   0.0002 &   0.0125 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0448   1.0000            0.1817 &   0.1942 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   1.1508 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0448   1.0000   0.0000   0.0000 &   0.1942 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.1101   1.0000            0.1502 &   0.3445 r
  occ_int2/p_abuf18 (net)      4   7.1221 
  occ_int2/cts_buf_639632302/A (NBUFFX16_LVT)
                                            0.0000   0.1101   1.0000   0.0000   0.0001 &   0.3445 r
  occ_int2/cts_buf_639632302/Y (NBUFFX16_LVT)        0.0792   1.0000            0.1367 &   0.4812 r
  occ_int2/p_abuf9 (net)       2  32.7332 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0804   1.0000   0.0000   0.0077 &   0.4889 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0649   1.0000            0.2354 &   0.7243 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts6 (net)
                               1   2.4466 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_610132007/A (NBUFFX16_LVT)
                                            0.0000   0.0649   1.0000   0.0000   0.0000 &   0.7244 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_610132007/Y (NBUFFX16_LVT)
                                                     0.0615   1.0000            0.1106 &   0.8349 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3921093 (net)
                               4  26.4567 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33205/A (NBUFFX8_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0017 &   0.8367 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33205/Y (NBUFFX8_LVT)
                                                     0.1015   1.0000            0.1289 &   0.9656 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts0 (net)
                               8  33.1863 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33211/A (NBUFFX8_LVT)
                                            0.0000   0.1016   1.0000   0.0000   0.0016 &   0.9672 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33211/Y (NBUFFX8_LVT)
                                                     0.1181   1.0000            0.1598 &   1.1270 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf131 (net)
                              38  41.2498 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_23_/CLK (DFFARX1_HVT)
                                            0.0000   0.1183   1.0000   0.0000   0.0007 &   1.1277 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_23_/Q (DFFARX1_HVT)
                                                     0.2385   1.0000            1.3803 &   2.5080 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[23] (net)
                               2   2.3995 
  I_SDRAM_TOP/I_SDRAM_IF/U13016/A4 (AO22X1_LVT)
                                            0.0334   0.2385   1.0000   0.0235   0.0235 &   2.5315 r
  I_SDRAM_TOP/I_SDRAM_IF/U13016/Y (AO22X1_LVT)       0.1171   1.0000            0.1936 &   2.7252 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[23] (net)
                               1   5.8799 
  ZBUF_4_inst_54091/A (NBUFFX2_LVT)         0.0126   0.1171   1.0000   0.0087   0.0090 &   2.7341 r
  ZBUF_4_inst_54091/Y (NBUFFX2_LVT)                  0.1272   1.0000            0.1470 &   2.8811 r
  sd_DQ_out[23] (net)          1  14.0055 
  sd_DQ_out[23] (out)                       0.0000   0.1273   1.0000   0.0000   0.0007 &   2.8818 r
  data arrival time                                                                        2.8818

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock SDRAM_CLK (source latency)                                              0.0000     3.0000
  sdram_clk (in)                                     0.0470                     0.0121 &   3.0121 f
  sdram_clk (net)              2   4.6670 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0002 &   3.0123 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0551   0.9500            0.2235 &   3.2358 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9823 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0551   0.9500   0.0000   0.0000 &   3.2358 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0585   0.9500            0.1693 &   3.4051 f
  occ_int2/p_abuf18 (net)      4   5.3351 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25906/A (NBUFFX4_LVT)
                                            0.0000   0.0585   0.9500   0.0000   0.0000 &   3.4052 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25906/Y (NBUFFX4_LVT)
                                                     0.0405   0.9500            0.0970 &   3.5022 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   1.4520 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_722933157/A (NBUFFX8_LVT)
                                            0.0000   0.0405   0.9500   0.0000   0.0000 &   3.5022 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_722933157/Y (NBUFFX8_LVT)
                                                     0.0786   0.9500            0.1115 &   3.6136 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  30.4474 
  sd_CK (out)                              -0.0082   0.0793   0.9500  -0.0020   0.0061 &   3.6197 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0295     3.6493
  clock uncertainty                                                            -0.1000     3.5493
  output external delay                                                        -0.7500     2.7993
  data required time                                                                       2.7993
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7993
  data arrival time                                                                       -2.8818
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0825

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0322 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0322 

  slack (with derating applied) (VIOLATED)                                     -0.0825 
  clock reconvergence pessimism (due to derating)                              -0.0207 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0710 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_22_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[22]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0457                     0.0123 &   0.0123 r
  sdram_clk (net)              2   5.1554 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0456   1.0000   0.0000   0.0002 &   0.0125 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0448   1.0000            0.1817 &   0.1942 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   1.1508 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0448   1.0000   0.0000   0.0000 &   0.1942 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.1101   1.0000            0.1502 &   0.3445 r
  occ_int2/p_abuf18 (net)      4   7.1221 
  occ_int2/cts_buf_639632302/A (NBUFFX16_LVT)
                                            0.0000   0.1101   1.0000   0.0000   0.0001 &   0.3445 r
  occ_int2/cts_buf_639632302/Y (NBUFFX16_LVT)        0.0792   1.0000            0.1367 &   0.4812 r
  occ_int2/p_abuf9 (net)       2  32.7332 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0804   1.0000   0.0000   0.0077 &   0.4889 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0649   1.0000            0.2354 &   0.7243 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts6 (net)
                               1   2.4466 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_610132007/A (NBUFFX16_LVT)
                                            0.0000   0.0649   1.0000   0.0000   0.0000 &   0.7244 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_610132007/Y (NBUFFX16_LVT)
                                                     0.0615   1.0000            0.1106 &   0.8349 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3921093 (net)
                               4  26.4567 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33205/A (NBUFFX8_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0017 &   0.8367 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33205/Y (NBUFFX8_LVT)
                                                     0.1015   1.0000            0.1289 &   0.9656 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts0 (net)
                               8  33.1863 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33211/A (NBUFFX8_LVT)
                                            0.0000   0.1016   1.0000   0.0000   0.0016 &   0.9672 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33211/Y (NBUFFX8_LVT)
                                                     0.1181   1.0000            0.1598 &   1.1270 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf131 (net)
                              38  41.2498 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_22_/CLK (DFFARX1_HVT)
                                            0.0000   0.1183   1.0000   0.0000   0.0007 &   1.1277 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_22_/Q (DFFARX1_HVT)
                                                     0.2836   1.0000            1.4155 &   2.5432 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[22] (net)
                               2   3.8015 
  I_SDRAM_TOP/I_SDRAM_IF/U13017/A4 (AO22X1_LVT)
                                            0.0305   0.2836   1.0000   0.0211   0.0212 &   2.5644 r
  I_SDRAM_TOP/I_SDRAM_IF/U13017/Y (AO22X1_LVT)       0.0914   1.0000            0.1823 &   2.7468 r
  I_SDRAM_TOP/I_SDRAM_IF/n11082 (net)
                               1   3.8706 
  I_SDRAM_TOP/I_SDRAM_IF/U831/A (NBUFFX2_LVT)
                                            0.0085   0.0914   1.0000   0.0059   0.0060 &   2.7528 r
  I_SDRAM_TOP/I_SDRAM_IF/U831/Y (NBUFFX2_LVT)        0.1080   1.0000            0.1281 &   2.8809 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[22] (net)
                               1  11.4605 
  sd_DQ_out[22] (out)                       0.0000   0.1080   1.0000   0.0000   0.0002 &   2.8811 r
  sd_DQ_out[22] (net)          1 
  data arrival time                                                                        2.8811

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock SDRAM_CLK (source latency)                                              0.0000     3.0000
  sdram_clk (in)                                     0.0470                     0.0121 &   3.0121 f
  sdram_clk (net)              2   4.6670 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0002 &   3.0123 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0551   0.9500            0.2235 &   3.2358 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9823 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0551   0.9500   0.0000   0.0000 &   3.2358 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0585   0.9500            0.1693 &   3.4051 f
  occ_int2/p_abuf18 (net)      4   5.3351 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25906/A (NBUFFX4_LVT)
                                            0.0000   0.0585   0.9500   0.0000   0.0000 &   3.4052 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25906/Y (NBUFFX4_LVT)
                                                     0.0405   0.9500            0.0970 &   3.5022 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   1.4520 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_722933157/A (NBUFFX8_LVT)
                                            0.0000   0.0405   0.9500   0.0000   0.0000 &   3.5022 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_722933157/Y (NBUFFX8_LVT)
                                                     0.0786   0.9500            0.1115 &   3.6136 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  30.4474 
  sd_CK (out)                              -0.0082   0.0793   0.9500  -0.0020   0.0061 &   3.6197 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0295     3.6493
  clock uncertainty                                                            -0.1000     3.5493
  output external delay                                                        -0.7500     2.7993
  data required time                                                                       2.7993
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7993
  data arrival time                                                                       -2.8811
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0818

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0322 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0322 

  slack (with derating applied) (VIOLATED)                                     -0.0818 
  clock reconvergence pessimism (due to derating)                              -0.0207 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0703 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_18_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[18]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0457                     0.0123 &   0.0123 r
  sdram_clk (net)              2   5.1554 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0456   1.0000   0.0000   0.0002 &   0.0125 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0448   1.0000            0.1817 &   0.1942 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   1.1508 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0448   1.0000   0.0000   0.0000 &   0.1942 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.1101   1.0000            0.1502 &   0.3445 r
  occ_int2/p_abuf18 (net)      4   7.1221 
  occ_int2/cts_buf_639632302/A (NBUFFX16_LVT)
                                            0.0000   0.1101   1.0000   0.0000   0.0001 &   0.3445 r
  occ_int2/cts_buf_639632302/Y (NBUFFX16_LVT)        0.0792   1.0000            0.1367 &   0.4812 r
  occ_int2/p_abuf9 (net)       2  32.7332 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0804   1.0000   0.0000   0.0077 &   0.4889 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0649   1.0000            0.2354 &   0.7243 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts6 (net)
                               1   2.4466 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_610132007/A (NBUFFX16_LVT)
                                            0.0000   0.0649   1.0000   0.0000   0.0000 &   0.7244 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_610132007/Y (NBUFFX16_LVT)
                                                     0.0615   1.0000            0.1106 &   0.8349 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3921093 (net)
                               4  26.4567 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33205/A (NBUFFX8_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0017 &   0.8367 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33205/Y (NBUFFX8_LVT)
                                                     0.1015   1.0000            0.1289 &   0.9656 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts0 (net)
                               8  33.1863 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_608231988/A (NBUFFX8_LVT)
                                            0.0000   0.1016   1.0000   0.0000   0.0016 &   0.9672 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_608231988/Y (NBUFFX8_LVT)
                                                     0.1218   1.0000            0.1603 &   1.1275 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_2821082 (net)
                              39  42.1447 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_18_/CLK (DFFARX1_HVT)
                                            0.0000   0.1221   1.0000   0.0000   0.0018 &   1.1293 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_18_/Q (DFFARX1_HVT)
                                                     0.2397   1.0000            1.3839 &   2.5132 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[18] (net)
                               2   2.4362 
  I_SDRAM_TOP/I_SDRAM_IF/U13021/A4 (AO22X1_LVT)
                                            0.0221   0.2397   1.0000   0.0153   0.0153 &   2.5286 r
  I_SDRAM_TOP/I_SDRAM_IF/U13021/Y (AO22X1_LVT)       0.0910   1.0000            0.1765 &   2.7050 r
  I_SDRAM_TOP/I_SDRAM_IF/n11083 (net)
                               1   3.9175 
  I_SDRAM_TOP/I_SDRAM_IF/U842/A (NBUFFX2_LVT)
                                            0.0127   0.0910   1.0000   0.0090   0.0091 &   2.7141 r
  I_SDRAM_TOP/I_SDRAM_IF/U842/Y (NBUFFX2_LVT)        0.1101   1.0000            0.1292 &   2.8433 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[18] (net)
                               1  11.7609 
  sd_DQ_out[18] (out)                       0.0000   0.1101   1.0000   0.0000   0.0003 &   2.8436 r
  sd_DQ_out[18] (net)          1 
  data arrival time                                                                        2.8436

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock SDRAM_CLK (source latency)                                              0.0000     3.0000
  sdram_clk (in)                                     0.0470                     0.0121 &   3.0121 f
  sdram_clk (net)              2   4.6670 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0002 &   3.0123 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0551   0.9500            0.2235 &   3.2358 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9823 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0551   0.9500   0.0000   0.0000 &   3.2358 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0585   0.9500            0.1693 &   3.4051 f
  occ_int2/p_abuf18 (net)      4   5.3351 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25906/A (NBUFFX4_LVT)
                                            0.0000   0.0585   0.9500   0.0000   0.0000 &   3.4052 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25906/Y (NBUFFX4_LVT)
                                                     0.0405   0.9500            0.0970 &   3.5022 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   1.4520 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_722933157/A (NBUFFX8_LVT)
                                            0.0000   0.0405   0.9500   0.0000   0.0000 &   3.5022 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_722933157/Y (NBUFFX8_LVT)
                                                     0.0786   0.9500            0.1115 &   3.6136 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  30.4474 
  sd_CK (out)                              -0.0082   0.0793   0.9500  -0.0020   0.0061 &   3.6197 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0295     3.6493
  clock uncertainty                                                            -0.1000     3.5493
  output external delay                                                        -0.7500     2.7993
  data required time                                                                       2.7993
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7993
  data arrival time                                                                       -2.8436
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0444

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0322 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0322 

  slack (with derating applied) (VIOLATED)                                     -0.0444 
  clock reconvergence pessimism (due to derating)                              -0.0207 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0328 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_27_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[27]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0457                     0.0123 &   0.0123 r
  sdram_clk (net)              2   5.1554 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0456   1.0000   0.0000   0.0002 &   0.0125 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0448   1.0000            0.1817 &   0.1942 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   1.1508 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0448   1.0000   0.0000   0.0000 &   0.1942 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.1101   1.0000            0.1502 &   0.3445 r
  occ_int2/p_abuf18 (net)      4   7.1221 
  occ_int2/cts_buf_639632302/A (NBUFFX16_LVT)
                                            0.0000   0.1101   1.0000   0.0000   0.0001 &   0.3445 r
  occ_int2/cts_buf_639632302/Y (NBUFFX16_LVT)        0.0792   1.0000            0.1367 &   0.4812 r
  occ_int2/p_abuf9 (net)       2  32.7332 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0804   1.0000   0.0000   0.0077 &   0.4889 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0649   1.0000            0.2354 &   0.7243 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts6 (net)
                               1   2.4466 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_610132007/A (NBUFFX16_LVT)
                                            0.0000   0.0649   1.0000   0.0000   0.0000 &   0.7244 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_610132007/Y (NBUFFX16_LVT)
                                                     0.0615   1.0000            0.1106 &   0.8349 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3921093 (net)
                               4  26.4567 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33205/A (NBUFFX8_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0017 &   0.8367 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33205/Y (NBUFFX8_LVT)
                                                     0.1015   1.0000            0.1289 &   0.9656 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts0 (net)
                               8  33.1863 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33211/A (NBUFFX8_LVT)
                                            0.0000   0.1016   1.0000   0.0000   0.0016 &   0.9672 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln33211/Y (NBUFFX8_LVT)
                                                     0.1181   1.0000            0.1598 &   1.1270 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf131 (net)
                              38  41.2498 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_27_/CLK (DFFARX1_HVT)
                                            0.0000   0.1183   1.0000   0.0000   0.0007 &   1.1277 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_27_/Q (DFFARX1_HVT)
                                                     0.2260   1.0000            1.3705 &   2.4982 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[27] (net)
                               2   2.0104 
  I_SDRAM_TOP/I_SDRAM_IF/U13012/A4 (AO22X1_LVT)
                                            0.0154   0.2260   1.0000   0.0108   0.0108 &   2.5090 r
  I_SDRAM_TOP/I_SDRAM_IF/U13012/Y (AO22X1_LVT)       0.0872   1.0000            0.1711 &   2.6801 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[27] (net)
                               1   3.6751 
  ZBUF_4_inst_54092/A (NBUFFX2_LVT)         0.0122   0.0872   1.0000   0.0086   0.0087 &   2.6887 r
  ZBUF_4_inst_54092/Y (NBUFFX2_LVT)                  0.1157   1.0000            0.1315 &   2.8202 r
  sd_DQ_out[27] (net)          1  12.5783 
  sd_DQ_out[27] (out)                       0.0000   0.1158   1.0000   0.0000   0.0004 &   2.8206 r
  data arrival time                                                                        2.8206

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock SDRAM_CLK (source latency)                                              0.0000     3.0000
  sdram_clk (in)                                     0.0470                     0.0121 &   3.0121 f
  sdram_clk (net)              2   4.6670 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0469   0.9500   0.0000   0.0002 &   3.0123 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0551   0.9500            0.2235 &   3.2358 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.9823 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0551   0.9500   0.0000   0.0000 &   3.2358 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0585   0.9500            0.1693 &   3.4051 f
  occ_int2/p_abuf18 (net)      4   5.3351 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25906/A (NBUFFX4_LVT)
                                            0.0000   0.0585   0.9500   0.0000   0.0000 &   3.4052 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25906/Y (NBUFFX4_LVT)
                                                     0.0405   0.9500            0.0970 &   3.5022 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   1.4520 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_722933157/A (NBUFFX8_LVT)
                                            0.0000   0.0405   0.9500   0.0000   0.0000 &   3.5022 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_722933157/Y (NBUFFX8_LVT)
                                                     0.0786   0.9500            0.1115 &   3.6136 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2  30.4474 
  sd_CK (out)                              -0.0082   0.0793   0.9500  -0.0020   0.0061 &   3.6197 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0295     3.6493
  clock uncertainty                                                            -0.1000     3.5493
  output external delay                                                        -0.7500     2.7993
  data required time                                                                       2.7993
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7993
  data arrival time                                                                       -2.8206
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0214

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0322 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0322 

  slack (with derating applied) (VIOLATED)                                     -0.0214 
  clock reconvergence pessimism (due to derating)                              -0.0207 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0099 



1
