Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Tue Aug 28 11:42:46 2018
| Host         : USL09013W running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file stopwatch_test_timing_summary_routed.rpt -pb stopwatch_test_timing_summary_routed.pb -rpx stopwatch_test_timing_summary_routed.rpx -warn_on_violation
| Design       : stopwatch_test
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.311        0.000                      0                  116        0.208        0.000                      0                  116        4.500        0.000                       0                    60  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.311        0.000                      0                  116        0.208        0.000                      0                  116        4.500        0.000                       0                    60  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.311ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.311ns  (required time - arrival time)
  Source:                 timer_unit/ms_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/d1_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.187ns  (logic 0.828ns (19.774%)  route 3.359ns (80.226%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.708     5.311    timer_unit/CLK
    SLICE_X0Y77          FDRE                                         r  timer_unit/ms_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  timer_unit/ms_reg_reg[9]/Q
                         net (fo=2, routed)           0.869     6.636    timer_unit/ms_reg_reg[9]
    SLICE_X1Y76          LUT4 (Prop_lut4_I2_O)        0.124     6.760 f  timer_unit/ms_reg[0]_i_8/O
                         net (fo=1, routed)           0.433     7.193    timer_unit/ms_reg[0]_i_8_n_0
    SLICE_X1Y76          LUT5 (Prop_lut5_I4_O)        0.124     7.317 r  timer_unit/ms_reg[0]_i_4/O
                         net (fo=9, routed)           1.418     8.736    timer_unit/ms_reg[0]_i_4_n_0
    SLICE_X3Y81          LUT5 (Prop_lut5_I3_O)        0.124     8.860 r  timer_unit/d1_reg[3]_i_1/O
                         net (fo=4, routed)           0.638     9.498    timer_unit/d1_reg[3]_i_1_n_0
    SLICE_X5Y80          FDRE                                         r  timer_unit/d1_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.592    15.015    timer_unit/CLK
    SLICE_X5Y80          FDRE                                         r  timer_unit/d1_reg_reg[2]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X5Y80          FDRE (Setup_fdre_C_R)       -0.429    14.809    timer_unit/d1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                          -9.498    
  -------------------------------------------------------------------
                         slack                                  5.311    

Slack (MET) :             5.311ns  (required time - arrival time)
  Source:                 timer_unit/ms_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/d1_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.187ns  (logic 0.828ns (19.774%)  route 3.359ns (80.226%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.708     5.311    timer_unit/CLK
    SLICE_X0Y77          FDRE                                         r  timer_unit/ms_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  timer_unit/ms_reg_reg[9]/Q
                         net (fo=2, routed)           0.869     6.636    timer_unit/ms_reg_reg[9]
    SLICE_X1Y76          LUT4 (Prop_lut4_I2_O)        0.124     6.760 f  timer_unit/ms_reg[0]_i_8/O
                         net (fo=1, routed)           0.433     7.193    timer_unit/ms_reg[0]_i_8_n_0
    SLICE_X1Y76          LUT5 (Prop_lut5_I4_O)        0.124     7.317 r  timer_unit/ms_reg[0]_i_4/O
                         net (fo=9, routed)           1.418     8.736    timer_unit/ms_reg[0]_i_4_n_0
    SLICE_X3Y81          LUT5 (Prop_lut5_I3_O)        0.124     8.860 r  timer_unit/d1_reg[3]_i_1/O
                         net (fo=4, routed)           0.638     9.498    timer_unit/d1_reg[3]_i_1_n_0
    SLICE_X5Y80          FDRE                                         r  timer_unit/d1_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.592    15.015    timer_unit/CLK
    SLICE_X5Y80          FDRE                                         r  timer_unit/d1_reg_reg[3]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X5Y80          FDRE (Setup_fdre_C_R)       -0.429    14.809    timer_unit/d1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                          -9.498    
  -------------------------------------------------------------------
                         slack                                  5.311    

Slack (MET) :             5.385ns  (required time - arrival time)
  Source:                 timer_unit/d2_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/d3_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.013ns  (logic 0.828ns (20.632%)  route 3.185ns (79.368%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.713     5.316    timer_unit/CLK
    SLICE_X3Y80          FDRE                                         r  timer_unit/d2_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  timer_unit/d2_reg_reg[3]/Q
                         net (fo=3, routed)           1.058     6.830    timer_unit/d2[3]
    SLICE_X3Y80          LUT4 (Prop_lut4_I2_O)        0.124     6.954 r  timer_unit/d3_reg[3]_i_5/O
                         net (fo=3, routed)           0.790     7.743    timer_unit/d3_reg[3]_i_5_n_0
    SLICE_X4Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.867 f  timer_unit/d3_reg[3]_i_4/O
                         net (fo=1, routed)           0.806     8.673    timer_unit/d3_reg[3]_i_4_n_0
    SLICE_X3Y80          LUT6 (Prop_lut6_I2_O)        0.124     8.797 r  timer_unit/d3_reg[3]_i_1/O
                         net (fo=4, routed)           0.531     9.329    timer_unit/d3_reg[3]_i_1_n_0
    SLICE_X6Y80          FDRE                                         r  timer_unit/d3_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.592    15.015    timer_unit/CLK
    SLICE_X6Y80          FDRE                                         r  timer_unit/d3_reg_reg[0]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X6Y80          FDRE (Setup_fdre_C_R)       -0.524    14.714    timer_unit/d3_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.714    
                         arrival time                          -9.329    
  -------------------------------------------------------------------
                         slack                                  5.385    

Slack (MET) :             5.410ns  (required time - arrival time)
  Source:                 timer_unit/ms_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/d0_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.090ns  (logic 0.828ns (20.247%)  route 3.262ns (79.753%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.708     5.311    timer_unit/CLK
    SLICE_X0Y77          FDRE                                         r  timer_unit/ms_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  timer_unit/ms_reg_reg[9]/Q
                         net (fo=2, routed)           0.869     6.636    timer_unit/ms_reg_reg[9]
    SLICE_X1Y76          LUT4 (Prop_lut4_I2_O)        0.124     6.760 f  timer_unit/ms_reg[0]_i_8/O
                         net (fo=1, routed)           0.433     7.193    timer_unit/ms_reg[0]_i_8_n_0
    SLICE_X1Y76          LUT5 (Prop_lut5_I4_O)        0.124     7.317 r  timer_unit/ms_reg[0]_i_4/O
                         net (fo=9, routed)           1.419     8.737    timer_unit/ms_reg[0]_i_4_n_0
    SLICE_X3Y81          LUT5 (Prop_lut5_I3_O)        0.124     8.861 r  timer_unit/d0_reg[3]_i_1/O
                         net (fo=4, routed)           0.540     9.400    timer_unit/d0_reg[3]_i_1_n_0
    SLICE_X4Y81          FDRE                                         r  timer_unit/d0_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.593    15.016    timer_unit/CLK
    SLICE_X4Y81          FDRE                                         r  timer_unit/d0_reg_reg[0]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X4Y81          FDRE (Setup_fdre_C_R)       -0.429    14.810    timer_unit/d0_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.810    
                         arrival time                          -9.400    
  -------------------------------------------------------------------
                         slack                                  5.410    

Slack (MET) :             5.410ns  (required time - arrival time)
  Source:                 timer_unit/ms_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/d0_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.090ns  (logic 0.828ns (20.247%)  route 3.262ns (79.753%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.708     5.311    timer_unit/CLK
    SLICE_X0Y77          FDRE                                         r  timer_unit/ms_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  timer_unit/ms_reg_reg[9]/Q
                         net (fo=2, routed)           0.869     6.636    timer_unit/ms_reg_reg[9]
    SLICE_X1Y76          LUT4 (Prop_lut4_I2_O)        0.124     6.760 f  timer_unit/ms_reg[0]_i_8/O
                         net (fo=1, routed)           0.433     7.193    timer_unit/ms_reg[0]_i_8_n_0
    SLICE_X1Y76          LUT5 (Prop_lut5_I4_O)        0.124     7.317 r  timer_unit/ms_reg[0]_i_4/O
                         net (fo=9, routed)           1.419     8.737    timer_unit/ms_reg[0]_i_4_n_0
    SLICE_X3Y81          LUT5 (Prop_lut5_I3_O)        0.124     8.861 r  timer_unit/d0_reg[3]_i_1/O
                         net (fo=4, routed)           0.540     9.400    timer_unit/d0_reg[3]_i_1_n_0
    SLICE_X4Y81          FDRE                                         r  timer_unit/d0_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.593    15.016    timer_unit/CLK
    SLICE_X4Y81          FDRE                                         r  timer_unit/d0_reg_reg[1]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X4Y81          FDRE (Setup_fdre_C_R)       -0.429    14.810    timer_unit/d0_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.810    
                         arrival time                          -9.400    
  -------------------------------------------------------------------
                         slack                                  5.410    

Slack (MET) :             5.410ns  (required time - arrival time)
  Source:                 timer_unit/ms_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/d0_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.090ns  (logic 0.828ns (20.247%)  route 3.262ns (79.753%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.708     5.311    timer_unit/CLK
    SLICE_X0Y77          FDRE                                         r  timer_unit/ms_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  timer_unit/ms_reg_reg[9]/Q
                         net (fo=2, routed)           0.869     6.636    timer_unit/ms_reg_reg[9]
    SLICE_X1Y76          LUT4 (Prop_lut4_I2_O)        0.124     6.760 f  timer_unit/ms_reg[0]_i_8/O
                         net (fo=1, routed)           0.433     7.193    timer_unit/ms_reg[0]_i_8_n_0
    SLICE_X1Y76          LUT5 (Prop_lut5_I4_O)        0.124     7.317 r  timer_unit/ms_reg[0]_i_4/O
                         net (fo=9, routed)           1.419     8.737    timer_unit/ms_reg[0]_i_4_n_0
    SLICE_X3Y81          LUT5 (Prop_lut5_I3_O)        0.124     8.861 r  timer_unit/d0_reg[3]_i_1/O
                         net (fo=4, routed)           0.540     9.400    timer_unit/d0_reg[3]_i_1_n_0
    SLICE_X4Y81          FDRE                                         r  timer_unit/d0_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.593    15.016    timer_unit/CLK
    SLICE_X4Y81          FDRE                                         r  timer_unit/d0_reg_reg[2]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X4Y81          FDRE (Setup_fdre_C_R)       -0.429    14.810    timer_unit/d0_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.810    
                         arrival time                          -9.400    
  -------------------------------------------------------------------
                         slack                                  5.410    

Slack (MET) :             5.410ns  (required time - arrival time)
  Source:                 timer_unit/ms_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/d0_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.090ns  (logic 0.828ns (20.247%)  route 3.262ns (79.753%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.708     5.311    timer_unit/CLK
    SLICE_X0Y77          FDRE                                         r  timer_unit/ms_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  timer_unit/ms_reg_reg[9]/Q
                         net (fo=2, routed)           0.869     6.636    timer_unit/ms_reg_reg[9]
    SLICE_X1Y76          LUT4 (Prop_lut4_I2_O)        0.124     6.760 f  timer_unit/ms_reg[0]_i_8/O
                         net (fo=1, routed)           0.433     7.193    timer_unit/ms_reg[0]_i_8_n_0
    SLICE_X1Y76          LUT5 (Prop_lut5_I4_O)        0.124     7.317 r  timer_unit/ms_reg[0]_i_4/O
                         net (fo=9, routed)           1.419     8.737    timer_unit/ms_reg[0]_i_4_n_0
    SLICE_X3Y81          LUT5 (Prop_lut5_I3_O)        0.124     8.861 r  timer_unit/d0_reg[3]_i_1/O
                         net (fo=4, routed)           0.540     9.400    timer_unit/d0_reg[3]_i_1_n_0
    SLICE_X4Y81          FDRE                                         r  timer_unit/d0_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.593    15.016    timer_unit/CLK
    SLICE_X4Y81          FDRE                                         r  timer_unit/d0_reg_reg[3]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X4Y81          FDRE (Setup_fdre_C_R)       -0.429    14.810    timer_unit/d0_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.810    
                         arrival time                          -9.400    
  -------------------------------------------------------------------
                         slack                                  5.410    

Slack (MET) :             5.419ns  (required time - arrival time)
  Source:                 timer_unit/d2_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/d2_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.000ns  (logic 1.064ns (26.602%)  route 2.936ns (73.398%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.713     5.316    timer_unit/CLK
    SLICE_X3Y80          FDRE                                         r  timer_unit/d2_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  timer_unit/d2_reg_reg[3]/Q
                         net (fo=3, routed)           1.058     6.830    timer_unit/d2[3]
    SLICE_X3Y80          LUT4 (Prop_lut4_I2_O)        0.124     6.954 r  timer_unit/d3_reg[3]_i_5/O
                         net (fo=3, routed)           0.665     7.619    timer_unit/d3_reg[3]_i_5_n_0
    SLICE_X5Y80          LUT5 (Prop_lut5_I4_O)        0.152     7.771 f  timer_unit/d2_reg[3]_i_4/O
                         net (fo=1, routed)           0.583     8.354    timer_unit/d2_reg[3]_i_4_n_0
    SLICE_X3Y80          LUT6 (Prop_lut6_I1_O)        0.332     8.686 r  timer_unit/d2_reg[3]_i_1/O
                         net (fo=4, routed)           0.629     9.315    timer_unit/d2_reg[3]_i_1_n_0
    SLICE_X2Y80          FDRE                                         r  timer_unit/d2_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.594    15.017    timer_unit/CLK
    SLICE_X2Y80          FDRE                                         r  timer_unit/d2_reg_reg[0]/C
                         clock pessimism              0.277    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X2Y80          FDRE (Setup_fdre_C_R)       -0.524    14.734    timer_unit/d2_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                          -9.315    
  -------------------------------------------------------------------
                         slack                                  5.419    

Slack (MET) :             5.436ns  (required time - arrival time)
  Source:                 timer_unit/d2_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/d3_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.828ns (20.406%)  route 3.230ns (79.594%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.713     5.316    timer_unit/CLK
    SLICE_X3Y80          FDRE                                         r  timer_unit/d2_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  timer_unit/d2_reg_reg[3]/Q
                         net (fo=3, routed)           1.058     6.830    timer_unit/d2[3]
    SLICE_X3Y80          LUT4 (Prop_lut4_I2_O)        0.124     6.954 r  timer_unit/d3_reg[3]_i_5/O
                         net (fo=3, routed)           0.790     7.743    timer_unit/d3_reg[3]_i_5_n_0
    SLICE_X4Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.867 f  timer_unit/d3_reg[3]_i_4/O
                         net (fo=1, routed)           0.806     8.673    timer_unit/d3_reg[3]_i_4_n_0
    SLICE_X3Y80          LUT6 (Prop_lut6_I2_O)        0.124     8.797 r  timer_unit/d3_reg[3]_i_1/O
                         net (fo=4, routed)           0.576     9.373    timer_unit/d3_reg[3]_i_1_n_0
    SLICE_X4Y80          FDRE                                         r  timer_unit/d3_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.592    15.015    timer_unit/CLK
    SLICE_X4Y80          FDRE                                         r  timer_unit/d3_reg_reg[1]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X4Y80          FDRE (Setup_fdre_C_R)       -0.429    14.809    timer_unit/d3_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                          -9.373    
  -------------------------------------------------------------------
                         slack                                  5.436    

Slack (MET) :             5.436ns  (required time - arrival time)
  Source:                 timer_unit/d2_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/d3_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.828ns (20.406%)  route 3.230ns (79.594%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.713     5.316    timer_unit/CLK
    SLICE_X3Y80          FDRE                                         r  timer_unit/d2_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  timer_unit/d2_reg_reg[3]/Q
                         net (fo=3, routed)           1.058     6.830    timer_unit/d2[3]
    SLICE_X3Y80          LUT4 (Prop_lut4_I2_O)        0.124     6.954 r  timer_unit/d3_reg[3]_i_5/O
                         net (fo=3, routed)           0.790     7.743    timer_unit/d3_reg[3]_i_5_n_0
    SLICE_X4Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.867 f  timer_unit/d3_reg[3]_i_4/O
                         net (fo=1, routed)           0.806     8.673    timer_unit/d3_reg[3]_i_4_n_0
    SLICE_X3Y80          LUT6 (Prop_lut6_I2_O)        0.124     8.797 r  timer_unit/d3_reg[3]_i_1/O
                         net (fo=4, routed)           0.576     9.373    timer_unit/d3_reg[3]_i_1_n_0
    SLICE_X4Y80          FDRE                                         r  timer_unit/d3_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.592    15.015    timer_unit/CLK
    SLICE_X4Y80          FDRE                                         r  timer_unit/d3_reg_reg[2]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X4Y80          FDRE (Setup_fdre_C_R)       -0.429    14.809    timer_unit/d3_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                          -9.373    
  -------------------------------------------------------------------
                         slack                                  5.436    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 timer_unit/d2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/d2_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.212ns (64.546%)  route 0.116ns (35.454%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.596     1.515    timer_unit/CLK
    SLICE_X2Y80          FDRE                                         r  timer_unit/d2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.164     1.679 r  timer_unit/d2_reg_reg[0]/Q
                         net (fo=6, routed)           0.116     1.796    timer_unit/d2[0]
    SLICE_X3Y80          LUT3 (Prop_lut3_I0_O)        0.048     1.844 r  timer_unit/d2_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.844    timer_unit/p_0_in__1[2]
    SLICE_X3Y80          FDRE                                         r  timer_unit/d2_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.867     2.032    timer_unit/CLK
    SLICE_X3Y80          FDRE                                         r  timer_unit/d2_reg_reg[2]/C
                         clock pessimism             -0.503     1.528    
    SLICE_X3Y80          FDRE (Hold_fdre_C_D)         0.107     1.635    timer_unit/d2_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 timer_unit/d2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/d2_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.213ns (64.458%)  route 0.117ns (35.542%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.596     1.515    timer_unit/CLK
    SLICE_X2Y80          FDRE                                         r  timer_unit/d2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.164     1.679 r  timer_unit/d2_reg_reg[0]/Q
                         net (fo=6, routed)           0.117     1.797    timer_unit/d2[0]
    SLICE_X3Y80          LUT4 (Prop_lut4_I1_O)        0.049     1.846 r  timer_unit/d2_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     1.846    timer_unit/p_0_in__1[3]
    SLICE_X3Y80          FDRE                                         r  timer_unit/d2_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.867     2.032    timer_unit/CLK
    SLICE_X3Y80          FDRE                                         r  timer_unit/d2_reg_reg[3]/C
                         clock pessimism             -0.503     1.528    
    SLICE_X3Y80          FDRE (Hold_fdre_C_D)         0.104     1.632    timer_unit/d2_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 timer_unit/d2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/d2_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.596     1.515    timer_unit/CLK
    SLICE_X2Y80          FDRE                                         r  timer_unit/d2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.164     1.679 r  timer_unit/d2_reg_reg[0]/Q
                         net (fo=6, routed)           0.116     1.796    timer_unit/d2[0]
    SLICE_X3Y80          LUT2 (Prop_lut2_I0_O)        0.045     1.841 r  timer_unit/d2_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.841    timer_unit/p_0_in__1[1]
    SLICE_X3Y80          FDRE                                         r  timer_unit/d2_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.867     2.032    timer_unit/CLK
    SLICE_X3Y80          FDRE                                         r  timer_unit/d2_reg_reg[1]/C
                         clock pessimism             -0.503     1.528    
    SLICE_X3Y80          FDRE (Hold_fdre_C_D)         0.091     1.619    timer_unit/d2_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 timer_unit/d1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/d1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.189ns (54.770%)  route 0.156ns (45.230%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.594     1.513    timer_unit/CLK
    SLICE_X5Y79          FDRE                                         r  timer_unit/d1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  timer_unit/d1_reg_reg[0]/Q
                         net (fo=7, routed)           0.156     1.810    timer_unit/d1[0]
    SLICE_X5Y80          LUT4 (Prop_lut4_I1_O)        0.048     1.858 r  timer_unit/d1_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     1.858    timer_unit/p_0_in__0__0[3]
    SLICE_X5Y80          FDRE                                         r  timer_unit/d1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.864     2.029    timer_unit/CLK
    SLICE_X5Y80          FDRE                                         r  timer_unit/d1_reg_reg[3]/C
                         clock pessimism             -0.500     1.528    
    SLICE_X5Y80          FDRE (Hold_fdre_C_D)         0.107     1.635    timer_unit/d1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 timer_unit/d1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/d1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.373%)  route 0.156ns (45.627%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.594     1.513    timer_unit/CLK
    SLICE_X5Y79          FDRE                                         r  timer_unit/d1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  timer_unit/d1_reg_reg[0]/Q
                         net (fo=7, routed)           0.156     1.810    timer_unit/d1[0]
    SLICE_X5Y80          LUT3 (Prop_lut3_I0_O)        0.045     1.855 r  timer_unit/d1_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.855    timer_unit/p_0_in__0__0[2]
    SLICE_X5Y80          FDRE                                         r  timer_unit/d1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.864     2.029    timer_unit/CLK
    SLICE_X5Y80          FDRE                                         r  timer_unit/d1_reg_reg[2]/C
                         clock pessimism             -0.500     1.528    
    SLICE_X5Y80          FDRE (Hold_fdre_C_D)         0.091     1.619    timer_unit/d1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 timer_unit/d0_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/d0_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.184ns (49.737%)  route 0.186ns (50.263%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.596     1.515    timer_unit/CLK
    SLICE_X4Y81          FDRE                                         r  timer_unit/d0_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  timer_unit/d0_reg_reg[0]/Q
                         net (fo=7, routed)           0.186     1.842    timer_unit/d0[0]
    SLICE_X4Y81          LUT4 (Prop_lut4_I1_O)        0.043     1.885 r  timer_unit/d0_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     1.885    timer_unit/p_0_in__0[3]
    SLICE_X4Y81          FDRE                                         r  timer_unit/d0_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.865     2.030    timer_unit/CLK
    SLICE_X4Y81          FDRE                                         r  timer_unit/d0_reg_reg[3]/C
                         clock pessimism             -0.514     1.515    
    SLICE_X4Y81          FDRE (Hold_fdre_C_D)         0.107     1.622    timer_unit/d0_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 timer_unit/d3_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/d3_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.595     1.514    timer_unit/CLK
    SLICE_X6Y80          FDRE                                         r  timer_unit/d3_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.164     1.678 f  timer_unit/d3_reg_reg[0]/Q
                         net (fo=6, routed)           0.175     1.854    timer_unit/d3[0]
    SLICE_X6Y80          LUT1 (Prop_lut1_I0_O)        0.045     1.899 r  timer_unit/d3_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.899    timer_unit/p_0_in__2[0]
    SLICE_X6Y80          FDRE                                         r  timer_unit/d3_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.864     2.029    timer_unit/CLK
    SLICE_X6Y80          FDRE                                         r  timer_unit/d3_reg_reg[0]/C
                         clock pessimism             -0.514     1.514    
    SLICE_X6Y80          FDRE (Hold_fdre_C_D)         0.120     1.634    timer_unit/d3_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 disp_unit/q_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/q_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.593     1.512    disp_unit/CLK
    SLICE_X4Y78          FDRE                                         r  disp_unit/q_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  disp_unit/q_reg_reg[14]/Q
                         net (fo=1, routed)           0.121     1.775    disp_unit/q_reg_reg_n_0_[14]
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.886 r  disp_unit/q_reg_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.886    disp_unit/q_reg_reg[12]_i_1_n_5
    SLICE_X4Y78          FDRE                                         r  disp_unit/q_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.862     2.027    disp_unit/CLK
    SLICE_X4Y78          FDRE                                         r  disp_unit/q_reg_reg[14]/C
                         clock pessimism             -0.514     1.512    
    SLICE_X4Y78          FDRE (Hold_fdre_C_D)         0.105     1.617    disp_unit/q_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 disp_unit/q_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/q_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.593     1.512    disp_unit/CLK
    SLICE_X4Y77          FDRE                                         r  disp_unit/q_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  disp_unit/q_reg_reg[10]/Q
                         net (fo=1, routed)           0.121     1.775    disp_unit/q_reg_reg_n_0_[10]
    SLICE_X4Y77          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.886 r  disp_unit/q_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.886    disp_unit/q_reg_reg[8]_i_1_n_5
    SLICE_X4Y77          FDRE                                         r  disp_unit/q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.861     2.026    disp_unit/CLK
    SLICE_X4Y77          FDRE                                         r  disp_unit/q_reg_reg[10]/C
                         clock pessimism             -0.513     1.512    
    SLICE_X4Y77          FDRE (Hold_fdre_C_D)         0.105     1.617    disp_unit/q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 disp_unit/q_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/q_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.591     1.510    disp_unit/CLK
    SLICE_X4Y76          FDRE                                         r  disp_unit/q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  disp_unit/q_reg_reg[6]/Q
                         net (fo=1, routed)           0.121     1.773    disp_unit/q_reg_reg_n_0_[6]
    SLICE_X4Y76          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.884 r  disp_unit/q_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.884    disp_unit/q_reg_reg[4]_i_1_n_5
    SLICE_X4Y76          FDRE                                         r  disp_unit/q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.859     2.024    disp_unit/CLK
    SLICE_X4Y76          FDRE                                         r  disp_unit/q_reg_reg[6]/C
                         clock pessimism             -0.513     1.510    
    SLICE_X4Y76          FDRE (Hold_fdre_C_D)         0.105     1.615    disp_unit/q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y75     disp_unit/q_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y77     disp_unit/q_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y77     disp_unit/q_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y78     disp_unit/q_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y78     disp_unit/q_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y78     disp_unit/q_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y78     disp_unit/q_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y79     disp_unit/q_reg_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y79     disp_unit/q_reg_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     disp_unit/q_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     disp_unit/q_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     disp_unit/q_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     disp_unit/q_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y75     disp_unit/q_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y75     disp_unit/q_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y75     disp_unit/q_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y75     disp_unit/q_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y75     disp_unit/q_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y75     disp_unit/q_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y75     disp_unit/q_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y77     disp_unit/q_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y77     disp_unit/q_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y78     disp_unit/q_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y78     disp_unit/q_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y78     disp_unit/q_reg_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y78     disp_unit/q_reg_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y78     disp_unit/q_reg_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y78     disp_unit/q_reg_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y78     disp_unit/q_reg_reg[15]/C



