5 18 101 3 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (sbit_sel2.1.vcd) 2 -o (sbit_sel2.1.cdd) 2 -v (sbit_sel2.1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 sbit_sel2.1.v 9 30 1
2 1 3d 14 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 11 107000a 1 0 4 1 4 17 0 f 0 0 0 0
1 b 2 12 107000a 1 0 0 0 1 17 0 1 0 0 0 0
4 1 14 8 1 0 0 1
3 1 main.$u0 "main.$u0" 0 sbit_sel2.1.v 0 19 1
2 2 0 15 8000b 1 61008 0 0 4 16 f 0
2 3 1 15 10001 0 1410 0 0 4 1 a
2 4 37 15 1000b 1 1a 2 3
2 5 0 16 f0012 1 21008 0 0 1 16 1 0
2 6 1 16 80008 0 1410 0 0 1 1 b
2 7 37 16 80012 1 1a 5 6
2 8 0 17 8000b 1 21004 0 0 1 16 0 0
2 9 0 17 30003 1 1404 0 0 32 48 0 0
2 10 23 17 10004 0 1410 0 9 1 18 0 1 0 0 0 0 a
2 11 37 17 1000b 1 6 8 10
2 12 0 18 110011 1 1004 0 0 32 48 0 0
2 13 23 18 f0012 1 1000 0 12 1 18 0 1 0 0 0 0 a
2 14 1 18 80008 0 1410 0 0 1 1 b
2 15 37 18 80012 1 12 13 14
4 4 15 1 11 7 7 4
4 7 16 8 0 11 11 4
4 11 17 1 0 15 15 4
4 15 18 8 0 0 0 4
3 1 main.$u1 "main.$u1" 0 sbit_sel2.1.v 0 28 1
