// Seed: 470433206
module module_0 (
    output id_0,
    output logic id_1,
    output logic id_2,
    output id_3,
    input id_4
);
endmodule
module module_1;
  assign id_2 = 1;
endmodule
`timescale 1 ps / 1ps
