##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for ADC_SAR_Seq_IntClock
		4.2::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. ADC_SAR_Seq_IntClock:R)
		5.3::Critical Path Report for (ADC_SAR_Seq_IntClock:R vs. CyBUS_CLK:R)
		5.4::Critical Path Report for (ADC_SAR_Seq_IntClock:R vs. ADC_SAR_Seq_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: ADC_SAR_Seq_IntClock          | Frequency: 31.18 MHz   | Target: 1.00 MHz   | 
Clock: ADC_SAR_Seq_IntClock(routed)  | N/A                    | Target: 1.00 MHz   | 
Clock: CyBUS_CLK                     | Frequency: 132.95 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                         | N/A                    | Target: 0.00 MHz   | 
Clock: CyIMO                         | N/A                    | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                  | N/A                    | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                     | N/A                    | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock          Capture Clock         Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------------  --------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
ADC_SAR_Seq_IntClock  ADC_SAR_Seq_IntClock  1e+006           967927      N/A              N/A         N/A              N/A         N/A              N/A         
ADC_SAR_Seq_IntClock  CyBUS_CLK             41666.7          34145       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             ADC_SAR_Seq_IntClock  41666.7          34622       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             CyBUS_CLK             41666.7          34220       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name   Clock to Out  Clock Name:Phase  
----------  ------------  ----------------  
LED(0)_PAD  28744         CyBUS_CLK:R       
LED(1)_PAD  27889         CyBUS_CLK:R       
LED(2)_PAD  28391         CyBUS_CLK:R       
LED(3)_PAD  27562         CyBUS_CLK:R       


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for ADC_SAR_Seq_IntClock
**************************************************
Clock: ADC_SAR_Seq_IntClock
Frequency: 31.18 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 967927p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28563
-------------------------------------   ----- 
End-of-path arrival time (ps)           28563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q               macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5650   6900  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2298  12548  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  15898  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_0         macrocell12  12665  28563  967927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0           macrocell12         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 132.95 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_153/q
Path End       : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34145p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4011
-------------------------------------   ---- 
End-of-path arrival time (ps)           4011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_153/clock_0                                            macrocell74         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_153/q                                      macrocell74   1250   1250  34145  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell75   2761   4011  34145  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell75         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:Sync:genblk1[0]:INST\/out
Path End       : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34220p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3937
-------------------------------------   ---- 
End-of-path arrival time (ps)           3937
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:Sync:genblk1[0]:INST\/clock                    synccell            0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq:Sync:genblk1[0]:INST\/out         synccell      1020   1020  34220  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell75   2917   3937  34220  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell75         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. ADC_SAR_Seq_IntClock:R)
**********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_153/main_0
Capture Clock  : Net_153/clock_0
Path slack     : 34622p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#24 vs. ADC_SAR_Seq_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3535
-------------------------------------   ---- 
End-of-path arrival time (ps)           3535
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell75   1250   1250  34622  RISE       1
Net_153/main_0                            macrocell74   2285   3535  34622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_153/clock_0                                            macrocell74         0      0  RISE       1


5.3::Critical Path Report for (ADC_SAR_Seq_IntClock:R vs. CyBUS_CLK:R)
**********************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_153/q
Path End       : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34145p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4011
-------------------------------------   ---- 
End-of-path arrival time (ps)           4011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_153/clock_0                                            macrocell74         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_153/q                                      macrocell74   1250   1250  34145  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell75   2761   4011  34145  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell75         0      0  RISE       1


5.4::Critical Path Report for (ADC_SAR_Seq_IntClock:R vs. ADC_SAR_Seq_IntClock:R)
*********************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 967927p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28563
-------------------------------------   ----- 
End-of-path arrival time (ps)           28563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q               macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5650   6900  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2298  12548  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  15898  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_0         macrocell12  12665  28563  967927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0           macrocell12         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_153/q
Path End       : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34145p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4011
-------------------------------------   ---- 
End-of-path arrival time (ps)           4011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_153/clock_0                                            macrocell74         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_153/q                                      macrocell74   1250   1250  34145  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell75   2761   4011  34145  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell75         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:Sync:genblk1[0]:INST\/out
Path End       : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34220p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3937
-------------------------------------   ---- 
End-of-path arrival time (ps)           3937
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:Sync:genblk1[0]:INST\/clock                    synccell            0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq:Sync:genblk1[0]:INST\/out         synccell      1020   1020  34220  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell75   2917   3937  34220  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell75         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_153/main_0
Capture Clock  : Net_153/clock_0
Path slack     : 34622p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#24 vs. ADC_SAR_Seq_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3535
-------------------------------------   ---- 
End-of-path arrival time (ps)           3535
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell75   1250   1250  34622  RISE       1
Net_153/main_0                            macrocell74   2285   3535  34622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_153/clock_0                                            macrocell74         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_SAR_Seq:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \ADC_SAR_Seq:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 34622p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#24 vs. ADC_SAR_Seq_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3535
-------------------------------------   ---- 
End-of-path arrival time (ps)           3535
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell75   1250   1250  34622  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:nrq_reg\/main_0     macrocell76   2285   3535  34622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:nrq_reg\/clock_0                     macrocell76         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34624p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3532
-------------------------------------   ---- 
End-of-path arrival time (ps)           3532
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell75   1250   1250  34624  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell75   2282   3532  34624  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell75         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 967927p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28563
-------------------------------------   ----- 
End-of-path arrival time (ps)           28563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q               macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5650   6900  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2298  12548  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  15898  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_0         macrocell12  12665  28563  967927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0           macrocell12         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 967927p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28563
-------------------------------------   ----- 
End-of-path arrival time (ps)           28563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q               macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5650   6900  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2298  12548  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  15898  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_0        macrocell40  12665  28563  967927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0          macrocell40         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 967927p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28563
-------------------------------------   ----- 
End-of-path arrival time (ps)           28563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q               macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5650   6900  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2298  12548  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  15898  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_0        macrocell52  12665  28563  967927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0          macrocell52         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 967927p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28563
-------------------------------------   ----- 
End-of-path arrival time (ps)           28563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q               macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5650   6900  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2298  12548  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  15898  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_0        macrocell60  12665  28563  967927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0          macrocell60         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 968452p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28038
-------------------------------------   ----- 
End-of-path arrival time (ps)           28038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q               macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5650   6900  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2298  12548  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  15898  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_0         macrocell14  12141  28038  968452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0           macrocell14         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 968452p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28038
-------------------------------------   ----- 
End-of-path arrival time (ps)           28038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q               macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5650   6900  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2298  12548  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  15898  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_0        macrocell46  12141  28038  968452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0          macrocell46         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 968452p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28038
-------------------------------------   ----- 
End-of-path arrival time (ps)           28038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q               macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5650   6900  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2298  12548  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  15898  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_0        macrocell58  12141  28038  968452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0          macrocell58         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 969221p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27269
-------------------------------------   ----- 
End-of-path arrival time (ps)           27269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q               macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5650   6900  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2298  12548  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  15898  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_0        macrocell33  11372  27269  969221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0          macrocell33         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 969221p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27269
-------------------------------------   ----- 
End-of-path arrival time (ps)           27269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q               macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5650   6900  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2298  12548  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  15898  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_0        macrocell37  11372  27269  969221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0          macrocell37         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 969221p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27269
-------------------------------------   ----- 
End-of-path arrival time (ps)           27269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q               macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5650   6900  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2298  12548  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  15898  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_0        macrocell53  11372  27269  969221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0          macrocell53         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 969221p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27269
-------------------------------------   ----- 
End-of-path arrival time (ps)           27269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q               macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5650   6900  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2298  12548  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  15898  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_0        macrocell67  11372  27269  969221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0          macrocell67         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 969744p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26746
-------------------------------------   ----- 
End-of-path arrival time (ps)           26746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q               macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5650   6900  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2298  12548  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  15898  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_0         macrocell13  10848  26746  969744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0           macrocell13         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 969744p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26746
-------------------------------------   ----- 
End-of-path arrival time (ps)           26746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q               macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5650   6900  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2298  12548  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  15898  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_0        macrocell21  10848  26746  969744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0          macrocell21         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 969744p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26746
-------------------------------------   ----- 
End-of-path arrival time (ps)           26746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q               macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5650   6900  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2298  12548  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  15898  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_0        macrocell70  10848  26746  969744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0          macrocell70         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 970129p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26361
-------------------------------------   ----- 
End-of-path arrival time (ps)           26361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q               macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5650   6900  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2298  12548  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  15898  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_0        macrocell28  10463  26361  970129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0          macrocell28         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 970129p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26361
-------------------------------------   ----- 
End-of-path arrival time (ps)           26361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q               macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5650   6900  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2298  12548  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  15898  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_0        macrocell32  10463  26361  970129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0          macrocell32         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 970129p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26361
-------------------------------------   ----- 
End-of-path arrival time (ps)           26361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q               macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5650   6900  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2298  12548  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  15898  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_0        macrocell54  10463  26361  970129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0          macrocell54         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 970129p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26361
-------------------------------------   ----- 
End-of-path arrival time (ps)           26361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q               macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5650   6900  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2298  12548  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  15898  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_0        macrocell69  10463  26361  970129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0          macrocell69         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 970683p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25807
-------------------------------------   ----- 
End-of-path arrival time (ps)           25807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q               macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5650   6900  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2298  12548  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  15898  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_0        macrocell22   9909  25807  970683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0          macrocell22         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 970683p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25807
-------------------------------------   ----- 
End-of-path arrival time (ps)           25807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q               macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5650   6900  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2298  12548  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  15898  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_0        macrocell45   9909  25807  970683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0          macrocell45         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 970683p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25807
-------------------------------------   ----- 
End-of-path arrival time (ps)           25807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q               macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5650   6900  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2298  12548  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  15898  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_0        macrocell57   9909  25807  970683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0          macrocell57         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 970683p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25807
-------------------------------------   ----- 
End-of-path arrival time (ps)           25807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q               macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5650   6900  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2298  12548  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  15898  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_0        macrocell73   9909  25807  970683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0          macrocell73         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 971507p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24983
-------------------------------------   ----- 
End-of-path arrival time (ps)           24983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q               macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5650   6900  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2298  12548  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  15898  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_0        macrocell44   9085  24983  971507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0          macrocell44         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 971507p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24983
-------------------------------------   ----- 
End-of-path arrival time (ps)           24983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q               macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5650   6900  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2298  12548  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  15898  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_0        macrocell56   9085  24983  971507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0          macrocell56         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 971507p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24983
-------------------------------------   ----- 
End-of-path arrival time (ps)           24983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q               macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5650   6900  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2298  12548  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  15898  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_0        macrocell72   9085  24983  971507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0          macrocell72         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 972058p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24432
-------------------------------------   ----- 
End-of-path arrival time (ps)           24432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q               macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5650   6900  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2298  12548  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  15898  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_0         macrocell11   8534  24432  972058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0           macrocell11         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 972058p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24432
-------------------------------------   ----- 
End-of-path arrival time (ps)           24432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q               macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5650   6900  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2298  12548  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  15898  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_0        macrocell38   8534  24432  972058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0          macrocell38         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 972058p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24432
-------------------------------------   ----- 
End-of-path arrival time (ps)           24432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q               macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5650   6900  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2298  12548  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  15898  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_0        macrocell62   8534  24432  972058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0          macrocell62         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 973492p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22998
-------------------------------------   ----- 
End-of-path arrival time (ps)           22998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q               macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5650   6900  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2298  12548  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  15898  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_0        macrocell31   7100  22998  973492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0          macrocell31         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 973492p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22998
-------------------------------------   ----- 
End-of-path arrival time (ps)           22998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q               macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5650   6900  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2298  12548  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  15898  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_0        macrocell39   7100  22998  973492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0          macrocell39         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 973492p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22998
-------------------------------------   ----- 
End-of-path arrival time (ps)           22998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q               macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5650   6900  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2298  12548  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  15898  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_0        macrocell55   7100  22998  973492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0          macrocell55         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 973492p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22998
-------------------------------------   ----- 
End-of-path arrival time (ps)           22998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q               macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5650   6900  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2298  12548  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  15898  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_0        macrocell59   7100  22998  973492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0          macrocell59         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 973541p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22949
-------------------------------------   ----- 
End-of-path arrival time (ps)           22949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q               macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5650   6900  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2298  12548  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  15898  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_0         macrocell15   7051  22949  973541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0           macrocell15         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 973541p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22949
-------------------------------------   ----- 
End-of-path arrival time (ps)           22949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q               macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5650   6900  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2298  12548  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  15898  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_0        macrocell35   7051  22949  973541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0          macrocell35         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 973541p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22949
-------------------------------------   ----- 
End-of-path arrival time (ps)           22949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q               macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5650   6900  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2298  12548  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  15898  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_0        macrocell42   7051  22949  973541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0          macrocell42         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 973541p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22949
-------------------------------------   ----- 
End-of-path arrival time (ps)           22949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q               macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5650   6900  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2298  12548  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  15898  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_0        macrocell66   7051  22949  973541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0          macrocell66         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 974044p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22446
-------------------------------------   ----- 
End-of-path arrival time (ps)           22446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q               macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5650   6900  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2298  12548  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  15898  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_0         macrocell10   6548  22446  974044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0           macrocell10         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 974044p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22446
-------------------------------------   ----- 
End-of-path arrival time (ps)           22446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q               macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5650   6900  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2298  12548  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  15898  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_0        macrocell41   6548  22446  974044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0          macrocell41         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 974085p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22405
-------------------------------------   ----- 
End-of-path arrival time (ps)           22405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q               macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5650   6900  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2298  12548  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  15898  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_0        macrocell24   6507  22405  974085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0          macrocell24         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 974085p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22405
-------------------------------------   ----- 
End-of-path arrival time (ps)           22405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q               macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5650   6900  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2298  12548  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  15898  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_0        macrocell30   6507  22405  974085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0          macrocell30         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 974881p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21609
-------------------------------------   ----- 
End-of-path arrival time (ps)           21609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q               macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5650   6900  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2298  12548  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  15898  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_0         macrocell17   5711  21609  974881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0           macrocell17         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 974881p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21609
-------------------------------------   ----- 
End-of-path arrival time (ps)           21609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q               macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5650   6900  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2298  12548  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  15898  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_0        macrocell20   5711  21609  974881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0          macrocell20         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 974881p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21609
-------------------------------------   ----- 
End-of-path arrival time (ps)           21609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q               macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5650   6900  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2298  12548  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  15898  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_0        macrocell23   5711  21609  974881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0          macrocell23         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 975448p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21042
-------------------------------------   ----- 
End-of-path arrival time (ps)           21042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q               macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5650   6900  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2298  12548  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  15898  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_0         macrocell18   5144  21042  975448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0           macrocell18         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 975448p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21042
-------------------------------------   ----- 
End-of-path arrival time (ps)           21042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q               macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5650   6900  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2298  12548  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  15898  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_0        macrocell43   5144  21042  975448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0          macrocell43         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 975846p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20644
-------------------------------------   ----- 
End-of-path arrival time (ps)           20644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q               macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5650   6900  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2298  12548  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  15898  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_0        macrocell51   4746  20644  975846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0          macrocell51         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 975846p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20644
-------------------------------------   ----- 
End-of-path arrival time (ps)           20644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q               macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5650   6900  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2298  12548  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  15898  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_0        macrocell68   4746  20644  975846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0          macrocell68         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 975846p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20644
-------------------------------------   ----- 
End-of-path arrival time (ps)           20644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q               macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5650   6900  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2298  12548  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  15898  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_0        macrocell71   4746  20644  975846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0          macrocell71         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 975856p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20634
-------------------------------------   ----- 
End-of-path arrival time (ps)           20634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q               macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5650   6900  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2298  12548  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  15898  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_0        macrocell49   4737  20634  975856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0          macrocell49         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 976554p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19936
-------------------------------------   ----- 
End-of-path arrival time (ps)           19936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q               macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5650   6900  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2298  12548  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  15898  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_0        macrocell61   4038  19936  976554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0          macrocell61         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 976554p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19936
-------------------------------------   ----- 
End-of-path arrival time (ps)           19936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q               macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5650   6900  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2298  12548  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  15898  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_0        macrocell64   4038  19936  976554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0          macrocell64         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 976567p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19923
-------------------------------------   ----- 
End-of-path arrival time (ps)           19923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q               macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5650   6900  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2298  12548  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  15898  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_0         macrocell16   4025  19923  976567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0           macrocell16         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 976567p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19923
-------------------------------------   ----- 
End-of-path arrival time (ps)           19923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q               macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5650   6900  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2298  12548  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  15898  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_0        macrocell29   4025  19923  976567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0          macrocell29         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 976567p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19923
-------------------------------------   ----- 
End-of-path arrival time (ps)           19923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q               macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5650   6900  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2298  12548  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  15898  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_0        macrocell50   4025  19923  976567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0          macrocell50         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 977486p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19004
-------------------------------------   ----- 
End-of-path arrival time (ps)           19004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q               macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5650   6900  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2298  12548  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  15898  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_0        macrocell25   3106  19004  977486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0          macrocell25         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 977486p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19004
-------------------------------------   ----- 
End-of-path arrival time (ps)           19004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q               macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5650   6900  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2298  12548  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  15898  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_0        macrocell27   3106  19004  977486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0          macrocell27         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 977486p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19004
-------------------------------------   ----- 
End-of-path arrival time (ps)           19004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q               macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5650   6900  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2298  12548  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  15898  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_0        macrocell47   3106  19004  977486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0          macrocell47         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 977486p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19004
-------------------------------------   ----- 
End-of-path arrival time (ps)           19004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q               macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5650   6900  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2298  12548  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  15898  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_0        macrocell63   3106  19004  977486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0          macrocell63         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 977486p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19004
-------------------------------------   ----- 
End-of-path arrival time (ps)           19004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q               macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5650   6900  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2298  12548  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  15898  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_0         macrocell19   3106  19004  977486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0           macrocell19         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 977486p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19004
-------------------------------------   ----- 
End-of-path arrival time (ps)           19004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q               macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5650   6900  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2298  12548  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  15898  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_0        macrocell34   3106  19004  977486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0          macrocell34         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 977486p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19004
-------------------------------------   ----- 
End-of-path arrival time (ps)           19004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q               macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5650   6900  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2298  12548  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  15898  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_0        macrocell65   3106  19004  977486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0          macrocell65         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 977634p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18856
-------------------------------------   ----- 
End-of-path arrival time (ps)           18856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q               macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5650   6900  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2298  12548  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  15898  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_0        macrocell26   2958  18856  977634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0          macrocell26         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 977634p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18856
-------------------------------------   ----- 
End-of-path arrival time (ps)           18856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q               macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5650   6900  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2298  12548  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  15898  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_0        macrocell36   2958  18856  977634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0          macrocell36         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 977634p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18856
-------------------------------------   ----- 
End-of-path arrival time (ps)           18856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q               macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5650   6900  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2298  12548  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  15898  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_0        macrocell48   2958  18856  977634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0          macrocell48         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 983544p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12946
-------------------------------------   ----- 
End-of-path arrival time (ps)           12946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q        macrocell5    1250   1250  968070  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell12  11696  12946  983544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0           macrocell12         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 983544p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12946
-------------------------------------   ----- 
End-of-path arrival time (ps)           12946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  968070  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell40  11696  12946  983544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0          macrocell40         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 983544p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12946
-------------------------------------   ----- 
End-of-path arrival time (ps)           12946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  968070  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell52  11696  12946  983544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0          macrocell52         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 983544p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12946
-------------------------------------   ----- 
End-of-path arrival time (ps)           12946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  968070  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell60  11696  12946  983544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0          macrocell60         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 983570p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12920
-------------------------------------   ----- 
End-of-path arrival time (ps)           12920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  968070  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell33  11670  12920  983570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0          macrocell33         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 983570p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12920
-------------------------------------   ----- 
End-of-path arrival time (ps)           12920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  968070  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell37  11670  12920  983570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0          macrocell37         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 983570p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12920
-------------------------------------   ----- 
End-of-path arrival time (ps)           12920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  968070  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell53  11670  12920  983570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0          macrocell53         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 983570p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12920
-------------------------------------   ----- 
End-of-path arrival time (ps)           12920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  968070  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell67  11670  12920  983570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0          macrocell67         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 984066p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12424
-------------------------------------   ----- 
End-of-path arrival time (ps)           12424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q        macrocell5    1250   1250  968070  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell13  11174  12424  984066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0           macrocell13         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 984066p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12424
-------------------------------------   ----- 
End-of-path arrival time (ps)           12424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  968070  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell21  11174  12424  984066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0          macrocell21         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 984066p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12424
-------------------------------------   ----- 
End-of-path arrival time (ps)           12424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  968070  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell70  11174  12424  984066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0          macrocell70         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 984103p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12387
-------------------------------------   ----- 
End-of-path arrival time (ps)           12387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q        macrocell5    1250   1250  968070  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell14  11137  12387  984103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0           macrocell14         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 984103p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12387
-------------------------------------   ----- 
End-of-path arrival time (ps)           12387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  968070  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell46  11137  12387  984103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0          macrocell46         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 984103p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12387
-------------------------------------   ----- 
End-of-path arrival time (ps)           12387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  968070  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell58  11137  12387  984103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0          macrocell58         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 984674p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11816
-------------------------------------   ----- 
End-of-path arrival time (ps)           11816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell4          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q        macrocell4    1250   1250  968577  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell10  10566  11816  984674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0           macrocell10         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 984674p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11816
-------------------------------------   ----- 
End-of-path arrival time (ps)           11816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell4          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  968577  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell41  10566  11816  984674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0          macrocell41         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 984678p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11812
-------------------------------------   ----- 
End-of-path arrival time (ps)           11812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell4          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q        macrocell4    1250   1250  968577  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell15  10562  11812  984678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0           macrocell15         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 984678p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11812
-------------------------------------   ----- 
End-of-path arrival time (ps)           11812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell4          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  968577  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell35  10562  11812  984678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0          macrocell35         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 984678p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11812
-------------------------------------   ----- 
End-of-path arrival time (ps)           11812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell4          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  968577  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell42  10562  11812  984678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0          macrocell42         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 984678p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11812
-------------------------------------   ----- 
End-of-path arrival time (ps)           11812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell4          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  968577  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell66  10562  11812  984678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0          macrocell66         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 985158p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11332
-------------------------------------   ----- 
End-of-path arrival time (ps)           11332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  968489  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell24  10082  11332  985158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0          macrocell24         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 985158p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11332
-------------------------------------   ----- 
End-of-path arrival time (ps)           11332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  968489  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell30  10082  11332  985158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0          macrocell30         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 985174p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11316
-------------------------------------   ----- 
End-of-path arrival time (ps)           11316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q        macrocell7    1250   1250  968489  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell15  10066  11316  985174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0           macrocell15         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 985174p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11316
-------------------------------------   ----- 
End-of-path arrival time (ps)           11316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  968489  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell35  10066  11316  985174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0          macrocell35         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 985174p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11316
-------------------------------------   ----- 
End-of-path arrival time (ps)           11316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  968489  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell42  10066  11316  985174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0          macrocell42         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 985174p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11316
-------------------------------------   ----- 
End-of-path arrival time (ps)           11316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  968489  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell66  10066  11316  985174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0          macrocell66         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 985260p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11230
-------------------------------------   ----- 
End-of-path arrival time (ps)           11230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell4          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  968577  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell31   9980  11230  985260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0          macrocell31         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 985260p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11230
-------------------------------------   ----- 
End-of-path arrival time (ps)           11230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell4          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  968577  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell39   9980  11230  985260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0          macrocell39         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 985260p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11230
-------------------------------------   ----- 
End-of-path arrival time (ps)           11230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell4          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  968577  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell55   9980  11230  985260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0          macrocell55         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 985260p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11230
-------------------------------------   ----- 
End-of-path arrival time (ps)           11230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell4          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  968577  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell59   9980  11230  985260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0          macrocell59         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 985262p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11228
-------------------------------------   ----- 
End-of-path arrival time (ps)           11228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell61   9978  11228  985262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0          macrocell61         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 985262p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11228
-------------------------------------   ----- 
End-of-path arrival time (ps)           11228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell64   9978  11228  985262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0          macrocell64         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 985557p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10933
-------------------------------------   ----- 
End-of-path arrival time (ps)           10933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  968070  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell28   9683  10933  985557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0          macrocell28         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 985557p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10933
-------------------------------------   ----- 
End-of-path arrival time (ps)           10933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  968070  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell32   9683  10933  985557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0          macrocell32         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 985557p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10933
-------------------------------------   ----- 
End-of-path arrival time (ps)           10933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  968070  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell54   9683  10933  985557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0          macrocell54         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 985557p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10933
-------------------------------------   ----- 
End-of-path arrival time (ps)           10933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  968070  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell69   9683  10933  985557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0          macrocell69         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 985708p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10782
-------------------------------------   ----- 
End-of-path arrival time (ps)           10782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q        macrocell7    1250   1250  968489  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell10   9532  10782  985708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0           macrocell10         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 985708p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10782
-------------------------------------   ----- 
End-of-path arrival time (ps)           10782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  968489  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell41   9532  10782  985708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0          macrocell41         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 985732p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10758
-------------------------------------   ----- 
End-of-path arrival time (ps)           10758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  968489  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell31   9508  10758  985732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0          macrocell31         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 985732p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10758
-------------------------------------   ----- 
End-of-path arrival time (ps)           10758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  968489  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell39   9508  10758  985732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0          macrocell39         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 985732p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10758
-------------------------------------   ----- 
End-of-path arrival time (ps)           10758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  968489  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell55   9508  10758  985732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0          macrocell55         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 985732p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10758
-------------------------------------   ----- 
End-of-path arrival time (ps)           10758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  968489  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell59   9508  10758  985732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0          macrocell59         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 985841p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -4060
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            995940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10099
-------------------------------------   ----- 
End-of-path arrival time (ps)           10099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/control_1      controlcell1   1210   1210  985841  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:cnt_enable\/main_1      macrocell3     2651   3861  985841  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:cnt_enable\/q           macrocell3     3350   7211  985841  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/enable  count7cell     2888  10099  985841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 986107p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10383
-------------------------------------   ----- 
End-of-path arrival time (ps)           10383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q        macrocell5    1250   1250  968070  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell11   9133  10383  986107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0           macrocell11         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 986107p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10383
-------------------------------------   ----- 
End-of-path arrival time (ps)           10383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  968070  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell38   9133  10383  986107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0          macrocell38         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 986107p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10383
-------------------------------------   ----- 
End-of-path arrival time (ps)           10383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  968070  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell62   9133  10383  986107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0          macrocell62         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 986129p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10361
-------------------------------------   ----- 
End-of-path arrival time (ps)           10361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell4          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  968577  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell24   9111  10361  986129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0          macrocell24         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 986129p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10361
-------------------------------------   ----- 
End-of-path arrival time (ps)           10361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell4          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  968577  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell30   9111  10361  986129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0          macrocell30         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 986182p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10308
-------------------------------------   ----- 
End-of-path arrival time (ps)           10308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q        macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell15   9058  10308  986182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0           macrocell15         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 986182p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10308
-------------------------------------   ----- 
End-of-path arrival time (ps)           10308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell35   9058  10308  986182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0          macrocell35         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 986182p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10308
-------------------------------------   ----- 
End-of-path arrival time (ps)           10308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell42   9058  10308  986182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0          macrocell42         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 986182p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10308
-------------------------------------   ----- 
End-of-path arrival time (ps)           10308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell66   9058  10308  986182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0          macrocell66         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 986192p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10298
-------------------------------------   ----- 
End-of-path arrival time (ps)           10298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q        macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell10   9048  10298  986192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0           macrocell10         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 986192p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10298
-------------------------------------   ----- 
End-of-path arrival time (ps)           10298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell41   9048  10298  986192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0          macrocell41         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 986217p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10273
-------------------------------------   ----- 
End-of-path arrival time (ps)           10273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q        macrocell5    1250   1250  968070  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell16   9023  10273  986217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0           macrocell16         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 986217p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10273
-------------------------------------   ----- 
End-of-path arrival time (ps)           10273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  968070  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell29   9023  10273  986217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0          macrocell29         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 986217p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10273
-------------------------------------   ----- 
End-of-path arrival time (ps)           10273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  968070  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell50   9023  10273  986217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0          macrocell50         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 986554p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9936
-------------------------------------   ---- 
End-of-path arrival time (ps)           9936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  968070  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell44   8686   9936  986554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0          macrocell44         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 986554p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9936
-------------------------------------   ---- 
End-of-path arrival time (ps)           9936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  968070  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell56   8686   9936  986554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0          macrocell56         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 986554p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9936
-------------------------------------   ---- 
End-of-path arrival time (ps)           9936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  968070  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell72   8686   9936  986554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0          macrocell72         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 986557p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9933
-------------------------------------   ---- 
End-of-path arrival time (ps)           9933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  968070  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell22   8683   9933  986557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0          macrocell22         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 986557p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9933
-------------------------------------   ---- 
End-of-path arrival time (ps)           9933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  968070  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell45   8683   9933  986557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0          macrocell45         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 986557p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9933
-------------------------------------   ---- 
End-of-path arrival time (ps)           9933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  968070  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell57   8683   9933  986557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0          macrocell57         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 986557p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9933
-------------------------------------   ---- 
End-of-path arrival time (ps)           9933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  968070  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell73   8683   9933  986557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0          macrocell73         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 986771p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9719
-------------------------------------   ---- 
End-of-path arrival time (ps)           9719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  968070  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell61   8469   9719  986771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0          macrocell61         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 986771p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9719
-------------------------------------   ---- 
End-of-path arrival time (ps)           9719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  968070  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell64   8469   9719  986771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0          macrocell64         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 986872p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9618
-------------------------------------   ---- 
End-of-path arrival time (ps)           9618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell31   8368   9618  986872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0          macrocell31         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 986872p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9618
-------------------------------------   ---- 
End-of-path arrival time (ps)           9618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell39   8368   9618  986872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0          macrocell39         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 986872p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9618
-------------------------------------   ---- 
End-of-path arrival time (ps)           9618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell55   8368   9618  986872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0          macrocell55         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 986872p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9618
-------------------------------------   ---- 
End-of-path arrival time (ps)           9618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell59   8368   9618  986872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0          macrocell59         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 986882p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9608
-------------------------------------   ---- 
End-of-path arrival time (ps)           9608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q        macrocell6    1250   1250  969543  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell12   8358   9608  986882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0           macrocell12         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 986882p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9608
-------------------------------------   ---- 
End-of-path arrival time (ps)           9608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  969543  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell40   8358   9608  986882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0          macrocell40         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 986882p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9608
-------------------------------------   ---- 
End-of-path arrival time (ps)           9608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  969543  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell52   8358   9608  986882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0          macrocell52         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 986882p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9608
-------------------------------------   ---- 
End-of-path arrival time (ps)           9608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  969543  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell60   8358   9608  986882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0          macrocell60         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 986886p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9604
-------------------------------------   ---- 
End-of-path arrival time (ps)           9604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q        macrocell6    1250   1250  969543  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell13   8354   9604  986886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0           macrocell13         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 986886p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9604
-------------------------------------   ---- 
End-of-path arrival time (ps)           9604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  969543  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell21   8354   9604  986886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0          macrocell21         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 986886p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9604
-------------------------------------   ---- 
End-of-path arrival time (ps)           9604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  969543  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell70   8354   9604  986886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0          macrocell70         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 986904p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9586
-------------------------------------   ---- 
End-of-path arrival time (ps)           9586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q        macrocell6    1250   1250  969543  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell14   8336   9586  986904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0           macrocell14         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 986904p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9586
-------------------------------------   ---- 
End-of-path arrival time (ps)           9586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  969543  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell46   8336   9586  986904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0          macrocell46         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 986904p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9586
-------------------------------------   ---- 
End-of-path arrival time (ps)           9586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  969543  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell58   8336   9586  986904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0          macrocell58         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 986907p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9583
-------------------------------------   ---- 
End-of-path arrival time (ps)           9583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  969543  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell33   8333   9583  986907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0          macrocell33         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 986907p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9583
-------------------------------------   ---- 
End-of-path arrival time (ps)           9583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  969543  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell37   8333   9583  986907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0          macrocell37         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 986907p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9583
-------------------------------------   ---- 
End-of-path arrival time (ps)           9583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  969543  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell53   8333   9583  986907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0          macrocell53         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 986907p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9583
-------------------------------------   ---- 
End-of-path arrival time (ps)           9583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  969543  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell67   8333   9583  986907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0          macrocell67         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 987015p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9475
-------------------------------------   ---- 
End-of-path arrival time (ps)           9475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell4          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q        macrocell4    1250   1250  968577  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell12   8225   9475  987015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0           macrocell12         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 987015p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9475
-------------------------------------   ---- 
End-of-path arrival time (ps)           9475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell4          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  968577  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell40   8225   9475  987015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0          macrocell40         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 987015p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9475
-------------------------------------   ---- 
End-of-path arrival time (ps)           9475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell4          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  968577  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell52   8225   9475  987015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0          macrocell52         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 987015p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9475
-------------------------------------   ---- 
End-of-path arrival time (ps)           9475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell4          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  968577  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell60   8225   9475  987015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0          macrocell60         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 987027p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9463
-------------------------------------   ---- 
End-of-path arrival time (ps)           9463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell4          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q        macrocell4    1250   1250  968577  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell14   8213   9463  987027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0           macrocell14         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 987027p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9463
-------------------------------------   ---- 
End-of-path arrival time (ps)           9463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell4          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  968577  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell46   8213   9463  987027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0          macrocell46         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 987027p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9463
-------------------------------------   ---- 
End-of-path arrival time (ps)           9463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell4          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  968577  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell58   8213   9463  987027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0          macrocell58         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 987103p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9387
-------------------------------------   ---- 
End-of-path arrival time (ps)           9387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q        macrocell5    1250   1250  968070  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell17   8137   9387  987103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0           macrocell17         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 987103p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9387
-------------------------------------   ---- 
End-of-path arrival time (ps)           9387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  968070  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell20   8137   9387  987103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0          macrocell20         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 987103p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9387
-------------------------------------   ---- 
End-of-path arrival time (ps)           9387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  968070  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell23   8137   9387  987103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0          macrocell23         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 987113p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9377
-------------------------------------   ---- 
End-of-path arrival time (ps)           9377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  968070  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell49   8127   9377  987113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0          macrocell49         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 987503p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8987
-------------------------------------   ---- 
End-of-path arrival time (ps)           8987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell24   7737   8987  987503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0          macrocell24         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 987503p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8987
-------------------------------------   ---- 
End-of-path arrival time (ps)           8987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell30   7737   8987  987503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0          macrocell30         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 987544p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8946
-------------------------------------   ---- 
End-of-path arrival time (ps)           8946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell4          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  968577  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell33   7696   8946  987544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0          macrocell33         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 987544p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8946
-------------------------------------   ---- 
End-of-path arrival time (ps)           8946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell4          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  968577  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell37   7696   8946  987544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0          macrocell37         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 987544p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8946
-------------------------------------   ---- 
End-of-path arrival time (ps)           8946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell4          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  968577  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell53   7696   8946  987544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0          macrocell53         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 987544p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8946
-------------------------------------   ---- 
End-of-path arrival time (ps)           8946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell4          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  968577  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell67   7696   8946  987544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0          macrocell67         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 987814p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8676
-------------------------------------   ---- 
End-of-path arrival time (ps)           8676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q        macrocell5    1250   1250  968070  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell18   7426   8676  987814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0           macrocell18         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 987814p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8676
-------------------------------------   ---- 
End-of-path arrival time (ps)           8676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  968070  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell43   7426   8676  987814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0          macrocell43         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 988008p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8482
-------------------------------------   ---- 
End-of-path arrival time (ps)           8482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  968277  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell31   7232   8482  988008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0          macrocell31         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 988008p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8482
-------------------------------------   ---- 
End-of-path arrival time (ps)           8482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  968277  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell39   7232   8482  988008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0          macrocell39         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 988008p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8482
-------------------------------------   ---- 
End-of-path arrival time (ps)           8482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  968277  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell55   7232   8482  988008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0          macrocell55         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 988008p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8482
-------------------------------------   ---- 
End-of-path arrival time (ps)           8482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  968277  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell59   7232   8482  988008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0          macrocell59         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 988012p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8478
-------------------------------------   ---- 
End-of-path arrival time (ps)           8478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q        macrocell8    1250   1250  968277  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell10   7228   8478  988012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0           macrocell10         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 988012p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8478
-------------------------------------   ---- 
End-of-path arrival time (ps)           8478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  968277  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell41   7228   8478  988012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0          macrocell41         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 988037p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8453
-------------------------------------   ---- 
End-of-path arrival time (ps)           8453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q        macrocell8    1250   1250  968277  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell15   7203   8453  988037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0           macrocell15         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 988037p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8453
-------------------------------------   ---- 
End-of-path arrival time (ps)           8453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  968277  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell35   7203   8453  988037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0          macrocell35         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 988037p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8453
-------------------------------------   ---- 
End-of-path arrival time (ps)           8453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  968277  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell42   7203   8453  988037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0          macrocell42         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 988037p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8453
-------------------------------------   ---- 
End-of-path arrival time (ps)           8453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  968277  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell66   7203   8453  988037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0          macrocell66         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 988041p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8449
-------------------------------------   ---- 
End-of-path arrival time (ps)           8449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  968277  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell24   7199   8449  988041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0          macrocell24         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 988041p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8449
-------------------------------------   ---- 
End-of-path arrival time (ps)           8449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  968277  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell30   7199   8449  988041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0          macrocell30         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 988165p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8325
-------------------------------------   ---- 
End-of-path arrival time (ps)           8325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell4          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  968577  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell61   7075   8325  988165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0          macrocell61         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 988165p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8325
-------------------------------------   ---- 
End-of-path arrival time (ps)           8325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell4          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  968577  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell64   7075   8325  988165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0          macrocell64         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 988185p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8305
-------------------------------------   ---- 
End-of-path arrival time (ps)           8305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell4          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q        macrocell4    1250   1250  968577  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell16   7055   8305  988185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0           macrocell16         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 988185p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8305
-------------------------------------   ---- 
End-of-path arrival time (ps)           8305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell4          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  968577  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell29   7055   8305  988185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0          macrocell29         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 988185p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8305
-------------------------------------   ---- 
End-of-path arrival time (ps)           8305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell4          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  968577  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell50   7055   8305  988185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0          macrocell50         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 988232p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8258
-------------------------------------   ---- 
End-of-path arrival time (ps)           8258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  968489  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell61   7008   8258  988232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0          macrocell61         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 988232p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8258
-------------------------------------   ---- 
End-of-path arrival time (ps)           8258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  968489  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell64   7008   8258  988232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0          macrocell64         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 988298p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8192
-------------------------------------   ---- 
End-of-path arrival time (ps)           8192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  969543  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell28   6942   8192  988298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0          macrocell28         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 988298p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8192
-------------------------------------   ---- 
End-of-path arrival time (ps)           8192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  969543  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell32   6942   8192  988298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0          macrocell32         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 988298p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8192
-------------------------------------   ---- 
End-of-path arrival time (ps)           8192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  969543  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell54   6942   8192  988298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0          macrocell54         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 988298p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8192
-------------------------------------   ---- 
End-of-path arrival time (ps)           8192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  969543  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell69   6942   8192  988298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0          macrocell69         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 988301p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8189
-------------------------------------   ---- 
End-of-path arrival time (ps)           8189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q        macrocell6    1250   1250  969543  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell11   6939   8189  988301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0           macrocell11         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 988301p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8189
-------------------------------------   ---- 
End-of-path arrival time (ps)           8189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  969543  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell38   6939   8189  988301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0          macrocell38         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 988301p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8189
-------------------------------------   ---- 
End-of-path arrival time (ps)           8189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  969543  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell62   6939   8189  988301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0          macrocell62         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 988302p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8188
-------------------------------------   ---- 
End-of-path arrival time (ps)           8188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell4          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q        macrocell4    1250   1250  968577  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell13   6938   8188  988302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0           macrocell13         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 988302p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8188
-------------------------------------   ---- 
End-of-path arrival time (ps)           8188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell4          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  968577  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell21   6938   8188  988302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0          macrocell21         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 988302p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8188
-------------------------------------   ---- 
End-of-path arrival time (ps)           8188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell4          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  968577  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell70   6938   8188  988302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0          macrocell70         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 988322p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8168
-------------------------------------   ---- 
End-of-path arrival time (ps)           8168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  969543  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell22   6918   8168  988322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0          macrocell22         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 988322p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8168
-------------------------------------   ---- 
End-of-path arrival time (ps)           8168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  969543  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell45   6918   8168  988322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0          macrocell45         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 988322p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8168
-------------------------------------   ---- 
End-of-path arrival time (ps)           8168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  969543  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell57   6918   8168  988322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0          macrocell57         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 988322p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8168
-------------------------------------   ---- 
End-of-path arrival time (ps)           8168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  969543  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell73   6918   8168  988322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0          macrocell73         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 988324p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8166
-------------------------------------   ---- 
End-of-path arrival time (ps)           8166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell4          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q        macrocell4    1250   1250  968577  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell18   6916   8166  988324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0           macrocell18         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 988324p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8166
-------------------------------------   ---- 
End-of-path arrival time (ps)           8166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell4          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  968577  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell43   6916   8166  988324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0          macrocell43         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 988325p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8165
-------------------------------------   ---- 
End-of-path arrival time (ps)           8165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  969543  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell44   6915   8165  988325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0          macrocell44         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 988325p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8165
-------------------------------------   ---- 
End-of-path arrival time (ps)           8165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  969543  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell56   6915   8165  988325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0          macrocell56         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 988325p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8165
-------------------------------------   ---- 
End-of-path arrival time (ps)           8165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  969543  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell72   6915   8165  988325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0          macrocell72         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 988343p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8147
-------------------------------------   ---- 
End-of-path arrival time (ps)           8147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  968070  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell51   6897   8147  988343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0          macrocell51         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 988343p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8147
-------------------------------------   ---- 
End-of-path arrival time (ps)           8147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  968070  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell68   6897   8147  988343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0          macrocell68         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 988343p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8147
-------------------------------------   ---- 
End-of-path arrival time (ps)           8147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  968070  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell71   6897   8147  988343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0          macrocell71         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 988407p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8083
-------------------------------------   ---- 
End-of-path arrival time (ps)           8083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q        macrocell7    1250   1250  968489  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell12   6833   8083  988407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0           macrocell12         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 988407p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8083
-------------------------------------   ---- 
End-of-path arrival time (ps)           8083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  968489  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell40   6833   8083  988407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0          macrocell40         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 988407p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8083
-------------------------------------   ---- 
End-of-path arrival time (ps)           8083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  968489  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell52   6833   8083  988407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0          macrocell52         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 988407p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8083
-------------------------------------   ---- 
End-of-path arrival time (ps)           8083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  968489  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell60   6833   8083  988407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0          macrocell60         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 988448p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8042
-------------------------------------   ---- 
End-of-path arrival time (ps)           8042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  968277  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell61   6792   8042  988448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0          macrocell61         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 988448p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8042
-------------------------------------   ---- 
End-of-path arrival time (ps)           8042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  968277  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell64   6792   8042  988448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0          macrocell64         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 988567p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7923
-------------------------------------   ---- 
End-of-path arrival time (ps)           7923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  968070  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell26   6673   7923  988567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0          macrocell26         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 988567p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7923
-------------------------------------   ---- 
End-of-path arrival time (ps)           7923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  968070  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell36   6673   7923  988567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0          macrocell36         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 988567p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7923
-------------------------------------   ---- 
End-of-path arrival time (ps)           7923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  968070  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell48   6673   7923  988567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0          macrocell48         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 988571p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7919
-------------------------------------   ---- 
End-of-path arrival time (ps)           7919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  968070  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell25   6669   7919  988571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0          macrocell25         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 988571p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7919
-------------------------------------   ---- 
End-of-path arrival time (ps)           7919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  968070  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell27   6669   7919  988571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0          macrocell27         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 988571p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7919
-------------------------------------   ---- 
End-of-path arrival time (ps)           7919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  968070  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell47   6669   7919  988571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0          macrocell47         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 988571p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7919
-------------------------------------   ---- 
End-of-path arrival time (ps)           7919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  968070  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell63   6669   7919  988571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0          macrocell63         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 988825p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7665
-------------------------------------   ---- 
End-of-path arrival time (ps)           7665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q        macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell12   6415   7665  988825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0           macrocell12         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 988825p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7665
-------------------------------------   ---- 
End-of-path arrival time (ps)           7665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell40   6415   7665  988825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0          macrocell40         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 988825p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7665
-------------------------------------   ---- 
End-of-path arrival time (ps)           7665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell52   6415   7665  988825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0          macrocell52         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 988825p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7665
-------------------------------------   ---- 
End-of-path arrival time (ps)           7665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell60   6415   7665  988825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0          macrocell60         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 988829p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7661
-------------------------------------   ---- 
End-of-path arrival time (ps)           7661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q        macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell13   6411   7661  988829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0           macrocell13         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 988829p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7661
-------------------------------------   ---- 
End-of-path arrival time (ps)           7661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell21   6411   7661  988829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0          macrocell21         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 988829p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7661
-------------------------------------   ---- 
End-of-path arrival time (ps)           7661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell70   6411   7661  988829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0          macrocell70         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 988849p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7641
-------------------------------------   ---- 
End-of-path arrival time (ps)           7641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q        macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell14   6391   7641  988849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0           macrocell14         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 988849p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7641
-------------------------------------   ---- 
End-of-path arrival time (ps)           7641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell46   6391   7641  988849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0          macrocell46         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 988849p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7641
-------------------------------------   ---- 
End-of-path arrival time (ps)           7641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell58   6391   7641  988849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0          macrocell58         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 988852p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7638
-------------------------------------   ---- 
End-of-path arrival time (ps)           7638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell33   6388   7638  988852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0          macrocell33         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 988852p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7638
-------------------------------------   ---- 
End-of-path arrival time (ps)           7638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell37   6388   7638  988852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0          macrocell37         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 988852p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7638
-------------------------------------   ---- 
End-of-path arrival time (ps)           7638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell53   6388   7638  988852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0          macrocell53         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 988852p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7638
-------------------------------------   ---- 
End-of-path arrival time (ps)           7638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell67   6388   7638  988852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0          macrocell67         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 988869p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7621
-------------------------------------   ---- 
End-of-path arrival time (ps)           7621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell26   6371   7621  988869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0          macrocell26         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 988869p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7621
-------------------------------------   ---- 
End-of-path arrival time (ps)           7621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell36   6371   7621  988869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0          macrocell36         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 988869p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7621
-------------------------------------   ---- 
End-of-path arrival time (ps)           7621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell48   6371   7621  988869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0          macrocell48         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 988887p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7603
-------------------------------------   ---- 
End-of-path arrival time (ps)           7603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q        macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell19   6353   7603  988887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0           macrocell19         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 988887p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7603
-------------------------------------   ---- 
End-of-path arrival time (ps)           7603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell34   6353   7603  988887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0          macrocell34         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 988887p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7603
-------------------------------------   ---- 
End-of-path arrival time (ps)           7603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell65   6353   7603  988887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0          macrocell65         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 988932p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7558
-------------------------------------   ---- 
End-of-path arrival time (ps)           7558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q        macrocell7    1250   1250  968489  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell14   6308   7558  988932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0           macrocell14         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 988932p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7558
-------------------------------------   ---- 
End-of-path arrival time (ps)           7558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  968489  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell46   6308   7558  988932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0          macrocell46         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 988932p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7558
-------------------------------------   ---- 
End-of-path arrival time (ps)           7558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  968489  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell58   6308   7558  988932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0          macrocell58         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 989144p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7346
-------------------------------------   ---- 
End-of-path arrival time (ps)           7346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  968489  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell25   6096   7346  989144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0          macrocell25         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 989144p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7346
-------------------------------------   ---- 
End-of-path arrival time (ps)           7346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  968489  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell27   6096   7346  989144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0          macrocell27         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 989144p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7346
-------------------------------------   ---- 
End-of-path arrival time (ps)           7346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  968489  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell47   6096   7346  989144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0          macrocell47         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 989144p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7346
-------------------------------------   ---- 
End-of-path arrival time (ps)           7346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  968489  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell63   6096   7346  989144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0          macrocell63         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 989184p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7306
-------------------------------------   ---- 
End-of-path arrival time (ps)           7306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q        macrocell5    1250   1250  968070  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell19   6056   7306  989184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0           macrocell19         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 989184p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7306
-------------------------------------   ---- 
End-of-path arrival time (ps)           7306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  968070  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell34   6056   7306  989184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0          macrocell34         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 989184p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7306
-------------------------------------   ---- 
End-of-path arrival time (ps)           7306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  968070  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell65   6056   7306  989184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0          macrocell65         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 989195p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7295
-------------------------------------   ---- 
End-of-path arrival time (ps)           7295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q        macrocell8    1250   1250  968277  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell12   6045   7295  989195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0           macrocell12         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 989195p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7295
-------------------------------------   ---- 
End-of-path arrival time (ps)           7295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  968277  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell40   6045   7295  989195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0          macrocell40         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 989195p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7295
-------------------------------------   ---- 
End-of-path arrival time (ps)           7295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  968277  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell52   6045   7295  989195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0          macrocell52         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 989195p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7295
-------------------------------------   ---- 
End-of-path arrival time (ps)           7295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  968277  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell60   6045   7295  989195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0          macrocell60         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 989197p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7293
-------------------------------------   ---- 
End-of-path arrival time (ps)           7293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q        macrocell8    1250   1250  968277  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell13   6043   7293  989197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0           macrocell13         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 989197p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7293
-------------------------------------   ---- 
End-of-path arrival time (ps)           7293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  968277  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell21   6043   7293  989197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0          macrocell21         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 989197p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7293
-------------------------------------   ---- 
End-of-path arrival time (ps)           7293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  968277  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell70   6043   7293  989197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0          macrocell70         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 989215p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7275
-------------------------------------   ---- 
End-of-path arrival time (ps)           7275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q        macrocell8    1250   1250  968277  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell14   6025   7275  989215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0           macrocell14         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 989215p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7275
-------------------------------------   ---- 
End-of-path arrival time (ps)           7275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  968277  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell46   6025   7275  989215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0          macrocell46         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 989215p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7275
-------------------------------------   ---- 
End-of-path arrival time (ps)           7275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  968277  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell58   6025   7275  989215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0          macrocell58         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 989215p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7275
-------------------------------------   ---- 
End-of-path arrival time (ps)           7275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q        macrocell7    1250   1250  968489  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell16   6025   7275  989215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0           macrocell16         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 989215p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7275
-------------------------------------   ---- 
End-of-path arrival time (ps)           7275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  968489  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell29   6025   7275  989215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0          macrocell29         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 989215p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7275
-------------------------------------   ---- 
End-of-path arrival time (ps)           7275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  968489  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell50   6025   7275  989215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0          macrocell50         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 989217p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7273
-------------------------------------   ---- 
End-of-path arrival time (ps)           7273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q        macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell16   6023   7273  989217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0           macrocell16         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 989217p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7273
-------------------------------------   ---- 
End-of-path arrival time (ps)           7273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell29   6023   7273  989217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0          macrocell29         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 989217p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7273
-------------------------------------   ---- 
End-of-path arrival time (ps)           7273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell50   6023   7273  989217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0          macrocell50         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 989217p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7273
-------------------------------------   ---- 
End-of-path arrival time (ps)           7273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  968277  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell33   6023   7273  989217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0          macrocell33         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 989217p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7273
-------------------------------------   ---- 
End-of-path arrival time (ps)           7273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  968277  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell37   6023   7273  989217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0          macrocell37         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 989217p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7273
-------------------------------------   ---- 
End-of-path arrival time (ps)           7273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  968277  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell53   6023   7273  989217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0          macrocell53         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 989217p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7273
-------------------------------------   ---- 
End-of-path arrival time (ps)           7273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  968277  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell67   6023   7273  989217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0          macrocell67         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 989244p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7246
-------------------------------------   ---- 
End-of-path arrival time (ps)           7246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell4          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  968577  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell25   5996   7246  989244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0          macrocell25         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 989244p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7246
-------------------------------------   ---- 
End-of-path arrival time (ps)           7246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell4          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  968577  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell27   5996   7246  989244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0          macrocell27         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 989244p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7246
-------------------------------------   ---- 
End-of-path arrival time (ps)           7246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell4          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  968577  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell47   5996   7246  989244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0          macrocell47         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 989244p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7246
-------------------------------------   ---- 
End-of-path arrival time (ps)           7246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell4          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  968577  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell63   5996   7246  989244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0          macrocell63         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 989310p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7180
-------------------------------------   ---- 
End-of-path arrival time (ps)           7180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q        macrocell7    1250   1250  968489  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell13   5930   7180  989310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0           macrocell13         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 989310p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7180
-------------------------------------   ---- 
End-of-path arrival time (ps)           7180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  968489  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell21   5930   7180  989310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0          macrocell21         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 989310p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7180
-------------------------------------   ---- 
End-of-path arrival time (ps)           7180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  968489  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell70   5930   7180  989310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0          macrocell70         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 989317p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7173
-------------------------------------   ---- 
End-of-path arrival time (ps)           7173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  968489  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell33   5923   7173  989317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0          macrocell33         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 989317p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7173
-------------------------------------   ---- 
End-of-path arrival time (ps)           7173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  968489  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell37   5923   7173  989317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0          macrocell37         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 989317p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7173
-------------------------------------   ---- 
End-of-path arrival time (ps)           7173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  968489  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell53   5923   7173  989317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0          macrocell53         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 989317p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7173
-------------------------------------   ---- 
End-of-path arrival time (ps)           7173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  968489  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell67   5923   7173  989317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0          macrocell67         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 989368p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7122
-------------------------------------   ---- 
End-of-path arrival time (ps)           7122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  968277  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell26   5872   7122  989368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0          macrocell26         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 989368p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7122
-------------------------------------   ---- 
End-of-path arrival time (ps)           7122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  968277  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell36   5872   7122  989368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0          macrocell36         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 989368p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7122
-------------------------------------   ---- 
End-of-path arrival time (ps)           7122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  968277  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell48   5872   7122  989368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0          macrocell48         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 989392p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7098
-------------------------------------   ---- 
End-of-path arrival time (ps)           7098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell4          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  968577  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell22   5848   7098  989392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0          macrocell22         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 989392p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7098
-------------------------------------   ---- 
End-of-path arrival time (ps)           7098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell4          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  968577  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell45   5848   7098  989392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0          macrocell45         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 989392p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7098
-------------------------------------   ---- 
End-of-path arrival time (ps)           7098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell4          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  968577  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell57   5848   7098  989392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0          macrocell57         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 989392p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7098
-------------------------------------   ---- 
End-of-path arrival time (ps)           7098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell4          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  968577  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell73   5848   7098  989392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0          macrocell73         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 989432p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7058
-------------------------------------   ---- 
End-of-path arrival time (ps)           7058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q        macrocell8    1250   1250  968277  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell16   5808   7058  989432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0           macrocell16         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 989432p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7058
-------------------------------------   ---- 
End-of-path arrival time (ps)           7058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  968277  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell29   5808   7058  989432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0          macrocell29         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 989432p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7058
-------------------------------------   ---- 
End-of-path arrival time (ps)           7058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  968277  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell50   5808   7058  989432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0          macrocell50         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 989705p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6785
-------------------------------------   ---- 
End-of-path arrival time (ps)           6785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  968489  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell26   5535   6785  989705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0          macrocell26         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 989705p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6785
-------------------------------------   ---- 
End-of-path arrival time (ps)           6785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  968489  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell36   5535   6785  989705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0          macrocell36         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 989705p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6785
-------------------------------------   ---- 
End-of-path arrival time (ps)           6785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  968489  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell48   5535   6785  989705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0          macrocell48         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 989751p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6739
-------------------------------------   ---- 
End-of-path arrival time (ps)           6739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q        macrocell6    1250   1250  969543  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell17   5489   6739  989751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0           macrocell17         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 989751p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6739
-------------------------------------   ---- 
End-of-path arrival time (ps)           6739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  969543  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell20   5489   6739  989751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0          macrocell20         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 989751p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6739
-------------------------------------   ---- 
End-of-path arrival time (ps)           6739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  969543  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell23   5489   6739  989751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0          macrocell23         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 989754p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6736
-------------------------------------   ---- 
End-of-path arrival time (ps)           6736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  969543  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell51   5486   6736  989754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0          macrocell51         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 989754p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6736
-------------------------------------   ---- 
End-of-path arrival time (ps)           6736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  969543  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell68   5486   6736  989754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0          macrocell68         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 989754p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6736
-------------------------------------   ---- 
End-of-path arrival time (ps)           6736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  969543  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell71   5486   6736  989754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0          macrocell71         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 989775p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6715
-------------------------------------   ---- 
End-of-path arrival time (ps)           6715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q        macrocell6    1250   1250  969543  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell18   5465   6715  989775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0           macrocell18         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 989775p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6715
-------------------------------------   ---- 
End-of-path arrival time (ps)           6715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  969543  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell43   5465   6715  989775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0          macrocell43         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 989777p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6713
-------------------------------------   ---- 
End-of-path arrival time (ps)           6713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  969543  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell49   5463   6713  989777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0          macrocell49         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 989787p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6703
-------------------------------------   ---- 
End-of-path arrival time (ps)           6703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell4          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  968577  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell26   5453   6703  989787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0          macrocell26         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 989787p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6703
-------------------------------------   ---- 
End-of-path arrival time (ps)           6703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell4          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  968577  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell36   5453   6703  989787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0          macrocell36         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 989787p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6703
-------------------------------------   ---- 
End-of-path arrival time (ps)           6703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell4          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  968577  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell48   5453   6703  989787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0          macrocell48         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 989942p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6548
-------------------------------------   ---- 
End-of-path arrival time (ps)           6548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell4          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  968577  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell44   5298   6548  989942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0          macrocell44         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 989942p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6548
-------------------------------------   ---- 
End-of-path arrival time (ps)           6548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell4          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  968577  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell56   5298   6548  989942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0          macrocell56         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 989942p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6548
-------------------------------------   ---- 
End-of-path arrival time (ps)           6548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell4          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  968577  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell72   5298   6548  989942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0          macrocell72         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 990029p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -5360
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            994640

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4611
-------------------------------------   ---- 
End-of-path arrival time (ps)           4611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/control_1    controlcell1   1210   1210  985841  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/load  count7cell     3401   4611  990029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 990106p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6384
-------------------------------------   ---- 
End-of-path arrival time (ps)           6384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell25   5134   6384  990106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0          macrocell25         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 990106p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6384
-------------------------------------   ---- 
End-of-path arrival time (ps)           6384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell27   5134   6384  990106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0          macrocell27         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 990106p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6384
-------------------------------------   ---- 
End-of-path arrival time (ps)           6384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell47   5134   6384  990106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0          macrocell47         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 990106p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6384
-------------------------------------   ---- 
End-of-path arrival time (ps)           6384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell63   5134   6384  990106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0          macrocell63         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 990150p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6340
-------------------------------------   ---- 
End-of-path arrival time (ps)           6340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q        macrocell7    1250   1250  968489  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell19   5090   6340  990150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0           macrocell19         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 990150p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6340
-------------------------------------   ---- 
End-of-path arrival time (ps)           6340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  968489  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell34   5090   6340  990150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0          macrocell34         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 990150p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6340
-------------------------------------   ---- 
End-of-path arrival time (ps)           6340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  968489  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell65   5090   6340  990150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0          macrocell65         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 990241p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6249
-------------------------------------   ---- 
End-of-path arrival time (ps)           6249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell28   4999   6249  990241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0          macrocell28         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 990241p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6249
-------------------------------------   ---- 
End-of-path arrival time (ps)           6249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell32   4999   6249  990241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0          macrocell32         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 990241p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6249
-------------------------------------   ---- 
End-of-path arrival time (ps)           6249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell54   4999   6249  990241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0          macrocell54         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 990241p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6249
-------------------------------------   ---- 
End-of-path arrival time (ps)           6249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell69   4999   6249  990241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0          macrocell69         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 990243p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6247
-------------------------------------   ---- 
End-of-path arrival time (ps)           6247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell4          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q        macrocell4    1250   1250  968577  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell19   4997   6247  990243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0           macrocell19         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 990243p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6247
-------------------------------------   ---- 
End-of-path arrival time (ps)           6247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell4          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  968577  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell34   4997   6247  990243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0          macrocell34         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 990243p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6247
-------------------------------------   ---- 
End-of-path arrival time (ps)           6247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell4          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  968577  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell65   4997   6247  990243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0          macrocell65         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 990245p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6245
-------------------------------------   ---- 
End-of-path arrival time (ps)           6245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q        macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell11   4995   6245  990245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0           macrocell11         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 990245p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6245
-------------------------------------   ---- 
End-of-path arrival time (ps)           6245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell38   4995   6245  990245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0          macrocell38         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 990245p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6245
-------------------------------------   ---- 
End-of-path arrival time (ps)           6245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell62   4995   6245  990245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0          macrocell62         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 990267p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6223
-------------------------------------   ---- 
End-of-path arrival time (ps)           6223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell22   4973   6223  990267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0          macrocell22         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 990267p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6223
-------------------------------------   ---- 
End-of-path arrival time (ps)           6223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell45   4973   6223  990267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0          macrocell45         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 990267p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6223
-------------------------------------   ---- 
End-of-path arrival time (ps)           6223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell57   4973   6223  990267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0          macrocell57         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 990267p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6223
-------------------------------------   ---- 
End-of-path arrival time (ps)           6223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell73   4973   6223  990267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0          macrocell73         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 990270p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6220
-------------------------------------   ---- 
End-of-path arrival time (ps)           6220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell44   4970   6220  990270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0          macrocell44         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 990270p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6220
-------------------------------------   ---- 
End-of-path arrival time (ps)           6220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell56   4970   6220  990270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0          macrocell56         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 990270p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6220
-------------------------------------   ---- 
End-of-path arrival time (ps)           6220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell72   4970   6220  990270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0          macrocell72         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 990325p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6165
-------------------------------------   ---- 
End-of-path arrival time (ps)           6165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  968277  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell25   4915   6165  990325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0          macrocell25         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 990325p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6165
-------------------------------------   ---- 
End-of-path arrival time (ps)           6165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  968277  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell27   4915   6165  990325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0          macrocell27         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 990325p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6165
-------------------------------------   ---- 
End-of-path arrival time (ps)           6165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  968277  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell47   4915   6165  990325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0          macrocell47         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 990325p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6165
-------------------------------------   ---- 
End-of-path arrival time (ps)           6165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  968277  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell63   4915   6165  990325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0          macrocell63         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 990340p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6150
-------------------------------------   ---- 
End-of-path arrival time (ps)           6150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell4          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q        macrocell4    1250   1250  968577  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell11   4900   6150  990340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0           macrocell11         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 990340p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6150
-------------------------------------   ---- 
End-of-path arrival time (ps)           6150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell4          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  968577  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell38   4900   6150  990340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0          macrocell38         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 990340p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6150
-------------------------------------   ---- 
End-of-path arrival time (ps)           6150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell4          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  968577  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell62   4900   6150  990340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0          macrocell62         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 990345p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6145
-------------------------------------   ---- 
End-of-path arrival time (ps)           6145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q        macrocell8    1250   1250  968277  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell19   4895   6145  990345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0           macrocell19         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 990345p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6145
-------------------------------------   ---- 
End-of-path arrival time (ps)           6145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  968277  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell34   4895   6145  990345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0          macrocell34         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 990345p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6145
-------------------------------------   ---- 
End-of-path arrival time (ps)           6145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  968277  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell65   4895   6145  990345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0          macrocell65         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 990611p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5879
-------------------------------------   ---- 
End-of-path arrival time (ps)           5879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  968277  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell28   4629   5879  990611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0          macrocell28         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 990611p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5879
-------------------------------------   ---- 
End-of-path arrival time (ps)           5879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  968277  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell32   4629   5879  990611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0          macrocell32         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 990611p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5879
-------------------------------------   ---- 
End-of-path arrival time (ps)           5879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  968277  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell54   4629   5879  990611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0          macrocell54         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 990611p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5879
-------------------------------------   ---- 
End-of-path arrival time (ps)           5879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  968277  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell69   4629   5879  990611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0          macrocell69         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 990613p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5877
-------------------------------------   ---- 
End-of-path arrival time (ps)           5877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q        macrocell8    1250   1250  968277  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell11   4627   5877  990613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0           macrocell11         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 990613p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5877
-------------------------------------   ---- 
End-of-path arrival time (ps)           5877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  968277  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell38   4627   5877  990613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0          macrocell38         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 990613p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5877
-------------------------------------   ---- 
End-of-path arrival time (ps)           5877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  968277  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell62   4627   5877  990613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0          macrocell62         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 990633p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5857
-------------------------------------   ---- 
End-of-path arrival time (ps)           5857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  968277  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell22   4607   5857  990633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0          macrocell22         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 990633p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5857
-------------------------------------   ---- 
End-of-path arrival time (ps)           5857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  968277  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell45   4607   5857  990633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0          macrocell45         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 990633p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5857
-------------------------------------   ---- 
End-of-path arrival time (ps)           5857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  968277  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell57   4607   5857  990633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0          macrocell57         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 990633p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5857
-------------------------------------   ---- 
End-of-path arrival time (ps)           5857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  968277  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell73   4607   5857  990633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0          macrocell73         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 990635p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5855
-------------------------------------   ---- 
End-of-path arrival time (ps)           5855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  968277  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell44   4605   5855  990635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0          macrocell44         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 990635p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5855
-------------------------------------   ---- 
End-of-path arrival time (ps)           5855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  968277  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell56   4605   5855  990635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0          macrocell56         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 990635p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5855
-------------------------------------   ---- 
End-of-path arrival time (ps)           5855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  968277  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell72   4605   5855  990635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0          macrocell72         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 990759p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5731
-------------------------------------   ---- 
End-of-path arrival time (ps)           5731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  968489  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell28   4481   5731  990759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0          macrocell28         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 990759p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5731
-------------------------------------   ---- 
End-of-path arrival time (ps)           5731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  968489  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell32   4481   5731  990759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0          macrocell32         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 990759p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5731
-------------------------------------   ---- 
End-of-path arrival time (ps)           5731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  968489  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell54   4481   5731  990759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0          macrocell54         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 990759p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5731
-------------------------------------   ---- 
End-of-path arrival time (ps)           5731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  968489  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell69   4481   5731  990759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0          macrocell69         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 990772p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5718
-------------------------------------   ---- 
End-of-path arrival time (ps)           5718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  968489  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell44   4468   5718  990772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0          macrocell44         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 990772p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5718
-------------------------------------   ---- 
End-of-path arrival time (ps)           5718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  968489  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell56   4468   5718  990772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0          macrocell56         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 990772p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5718
-------------------------------------   ---- 
End-of-path arrival time (ps)           5718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  968489  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell72   4468   5718  990772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0          macrocell72         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 990824p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5666
-------------------------------------   ---- 
End-of-path arrival time (ps)           5666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1940   1940  970067  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell4    3726   5666  990824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell4          0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 991014p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5476
-------------------------------------   ---- 
End-of-path arrival time (ps)           5476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  970264  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell7    3536   5476  991014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell7          0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 991022p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5468
-------------------------------------   ---- 
End-of-path arrival time (ps)           5468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell4          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  968577  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell28   4218   5468  991022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0          macrocell28         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 991022p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5468
-------------------------------------   ---- 
End-of-path arrival time (ps)           5468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell4          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  968577  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell32   4218   5468  991022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0          macrocell32         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 991022p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5468
-------------------------------------   ---- 
End-of-path arrival time (ps)           5468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell4          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  968577  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell54   4218   5468  991022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0          macrocell54         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 991022p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5468
-------------------------------------   ---- 
End-of-path arrival time (ps)           5468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell4          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  968577  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell69   4218   5468  991022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0          macrocell69         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 991032p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5458
-------------------------------------   ---- 
End-of-path arrival time (ps)           5458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q        macrocell7    1250   1250  968489  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell11   4208   5458  991032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0           macrocell11         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 991032p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5458
-------------------------------------   ---- 
End-of-path arrival time (ps)           5458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  968489  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell38   4208   5458  991032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0          macrocell38         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 991032p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5458
-------------------------------------   ---- 
End-of-path arrival time (ps)           5458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  968489  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell62   4208   5458  991032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0          macrocell62         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 991043p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5447
-------------------------------------   ---- 
End-of-path arrival time (ps)           5447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  968489  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell22   4197   5447  991043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0          macrocell22         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 991043p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5447
-------------------------------------   ---- 
End-of-path arrival time (ps)           5447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  968489  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell45   4197   5447  991043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0          macrocell45         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 991043p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5447
-------------------------------------   ---- 
End-of-path arrival time (ps)           5447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  968489  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell57   4197   5447  991043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0          macrocell57         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 991043p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5447
-------------------------------------   ---- 
End-of-path arrival time (ps)           5447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  968489  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell73   4197   5447  991043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0          macrocell73         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 991051p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5439
-------------------------------------   ---- 
End-of-path arrival time (ps)           5439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  970250  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell5    3499   5439  991051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell5          0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 991075p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5415
-------------------------------------   ---- 
End-of-path arrival time (ps)           5415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  970265  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell6    3475   5415  991075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell6          0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 991136p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5354
-------------------------------------   ---- 
End-of-path arrival time (ps)           5354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  970259  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell9    3414   5354  991136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 991203p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5287
-------------------------------------   ---- 
End-of-path arrival time (ps)           5287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q        macrocell6    1250   1250  969543  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell19   4037   5287  991203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0           macrocell19         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 991203p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5287
-------------------------------------   ---- 
End-of-path arrival time (ps)           5287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  969543  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell34   4037   5287  991203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0          macrocell34         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 991203p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5287
-------------------------------------   ---- 
End-of-path arrival time (ps)           5287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  969543  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell65   4037   5287  991203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0          macrocell65         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 991227p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5263
-------------------------------------   ---- 
End-of-path arrival time (ps)           5263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  969543  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell25   4013   5263  991227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0          macrocell25         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 991227p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5263
-------------------------------------   ---- 
End-of-path arrival time (ps)           5263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  969543  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell27   4013   5263  991227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0          macrocell27         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 991227p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5263
-------------------------------------   ---- 
End-of-path arrival time (ps)           5263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  969543  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell47   4013   5263  991227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0          macrocell47         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 991227p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5263
-------------------------------------   ---- 
End-of-path arrival time (ps)           5263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  969543  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell63   4013   5263  991227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0          macrocell63         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 991230p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5260
-------------------------------------   ---- 
End-of-path arrival time (ps)           5260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  969543  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell26   4010   5260  991230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0          macrocell26         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 991230p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5260
-------------------------------------   ---- 
End-of-path arrival time (ps)           5260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  969543  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell36   4010   5260  991230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0          macrocell36         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 991230p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5260
-------------------------------------   ---- 
End-of-path arrival time (ps)           5260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  969543  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell48   4010   5260  991230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0          macrocell48         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 991239p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5251
-------------------------------------   ---- 
End-of-path arrival time (ps)           5251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  969543  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell31   4001   5251  991239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0          macrocell31         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 991239p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5251
-------------------------------------   ---- 
End-of-path arrival time (ps)           5251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  969543  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell39   4001   5251  991239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0          macrocell39         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 991239p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5251
-------------------------------------   ---- 
End-of-path arrival time (ps)           5251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  969543  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell55   4001   5251  991239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0          macrocell55         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 991239p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5251
-------------------------------------   ---- 
End-of-path arrival time (ps)           5251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  969543  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell59   4001   5251  991239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0          macrocell59         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 991243p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5247
-------------------------------------   ---- 
End-of-path arrival time (ps)           5247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q        macrocell6    1250   1250  969543  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell10   3997   5247  991243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0           macrocell10         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 991243p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5247
-------------------------------------   ---- 
End-of-path arrival time (ps)           5247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  969543  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell41   3997   5247  991243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0          macrocell41         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 991270p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5220
-------------------------------------   ---- 
End-of-path arrival time (ps)           5220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q        macrocell6    1250   1250  969543  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell15   3970   5220  991270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0           macrocell15         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 991270p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5220
-------------------------------------   ---- 
End-of-path arrival time (ps)           5220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  969543  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell35   3970   5220  991270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0          macrocell35         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 991270p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5220
-------------------------------------   ---- 
End-of-path arrival time (ps)           5220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  969543  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell42   3970   5220  991270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0          macrocell42         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 991270p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5220
-------------------------------------   ---- 
End-of-path arrival time (ps)           5220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  969543  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell66   3970   5220  991270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0          macrocell66         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 991275p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5215
-------------------------------------   ---- 
End-of-path arrival time (ps)           5215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  969543  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell24   3965   5215  991275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0          macrocell24         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 991275p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5215
-------------------------------------   ---- 
End-of-path arrival time (ps)           5215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  969543  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell30   3965   5215  991275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0          macrocell30         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 991314p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5176
-------------------------------------   ---- 
End-of-path arrival time (ps)           5176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  970576  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell8    3236   5176  991314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell8          0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 991693p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4797
-------------------------------------   ---- 
End-of-path arrival time (ps)           4797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q        macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell17   3547   4797  991693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0           macrocell17         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 991693p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4797
-------------------------------------   ---- 
End-of-path arrival time (ps)           4797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell20   3547   4797  991693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0          macrocell20         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 991693p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4797
-------------------------------------   ---- 
End-of-path arrival time (ps)           4797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell23   3547   4797  991693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0          macrocell23         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 991697p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4793
-------------------------------------   ---- 
End-of-path arrival time (ps)           4793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell51   3543   4793  991697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0          macrocell51         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 991697p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4793
-------------------------------------   ---- 
End-of-path arrival time (ps)           4793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell68   3543   4793  991697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0          macrocell68         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 991697p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4793
-------------------------------------   ---- 
End-of-path arrival time (ps)           4793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell71   3543   4793  991697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0          macrocell71         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 991815p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4675
-------------------------------------   ---- 
End-of-path arrival time (ps)           4675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q        macrocell5    1250   1250  968070  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell10   3425   4675  991815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0           macrocell10         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 991815p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4675
-------------------------------------   ---- 
End-of-path arrival time (ps)           4675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  968070  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell41   3425   4675  991815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0          macrocell41         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 991817p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4673
-------------------------------------   ---- 
End-of-path arrival time (ps)           4673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell49   3423   4673  991817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0          macrocell49         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 991817p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4673
-------------------------------------   ---- 
End-of-path arrival time (ps)           4673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  968070  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell31   3423   4673  991817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0          macrocell31         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 991817p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4673
-------------------------------------   ---- 
End-of-path arrival time (ps)           4673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  968070  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell39   3423   4673  991817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0          macrocell39         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 991817p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4673
-------------------------------------   ---- 
End-of-path arrival time (ps)           4673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  968070  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell55   3423   4673  991817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0          macrocell55         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 991817p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4673
-------------------------------------   ---- 
End-of-path arrival time (ps)           4673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  968070  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell59   3423   4673  991817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0          macrocell59         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 991830p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4660
-------------------------------------   ---- 
End-of-path arrival time (ps)           4660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q        macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell18   3410   4660  991830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0           macrocell18         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 991830p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4660
-------------------------------------   ---- 
End-of-path arrival time (ps)           4660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell9          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell9    1250   1250  967927  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell43   3410   4660  991830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0          macrocell43         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 991832p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4658
-------------------------------------   ---- 
End-of-path arrival time (ps)           4658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  968070  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell24   3408   4658  991832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0          macrocell24         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 991832p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4658
-------------------------------------   ---- 
End-of-path arrival time (ps)           4658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  968070  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell30   3408   4658  991832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0          macrocell30         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 991834p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4656
-------------------------------------   ---- 
End-of-path arrival time (ps)           4656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q        macrocell5    1250   1250  968070  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell15   3406   4656  991834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0           macrocell15         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 991834p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4656
-------------------------------------   ---- 
End-of-path arrival time (ps)           4656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  968070  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell35   3406   4656  991834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0          macrocell35         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 991834p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4656
-------------------------------------   ---- 
End-of-path arrival time (ps)           4656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  968070  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell42   3406   4656  991834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0          macrocell42         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 991834p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4656
-------------------------------------   ---- 
End-of-path arrival time (ps)           4656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell5          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell5    1250   1250  968070  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell66   3406   4656  991834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0          macrocell66         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 991859p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4631
-------------------------------------   ---- 
End-of-path arrival time (ps)           4631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q        macrocell7    1250   1250  968489  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell17   3381   4631  991859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0           macrocell17         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 991859p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4631
-------------------------------------   ---- 
End-of-path arrival time (ps)           4631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  968489  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell20   3381   4631  991859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0          macrocell20         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 991859p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4631
-------------------------------------   ---- 
End-of-path arrival time (ps)           4631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  968489  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell23   3381   4631  991859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0          macrocell23         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 991860p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4630
-------------------------------------   ---- 
End-of-path arrival time (ps)           4630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  968489  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell51   3380   4630  991860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0          macrocell51         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 991860p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4630
-------------------------------------   ---- 
End-of-path arrival time (ps)           4630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  968489  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell68   3380   4630  991860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0          macrocell68         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 991860p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4630
-------------------------------------   ---- 
End-of-path arrival time (ps)           4630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  968489  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell71   3380   4630  991860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0          macrocell71         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 991865p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4625
-------------------------------------   ---- 
End-of-path arrival time (ps)           4625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  968489  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell49   3375   4625  991865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0          macrocell49         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 991949p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4541
-------------------------------------   ---- 
End-of-path arrival time (ps)           4541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell4          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q        macrocell4    1250   1250  968577  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell17   3291   4541  991949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0           macrocell17         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 991949p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4541
-------------------------------------   ---- 
End-of-path arrival time (ps)           4541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell4          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  968577  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell20   3291   4541  991949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0          macrocell20         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 991949p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4541
-------------------------------------   ---- 
End-of-path arrival time (ps)           4541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell4          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  968577  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell23   3291   4541  991949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0          macrocell23         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 991961p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4529
-------------------------------------   ---- 
End-of-path arrival time (ps)           4529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell4          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  968577  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell51   3279   4529  991961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0          macrocell51         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 991961p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4529
-------------------------------------   ---- 
End-of-path arrival time (ps)           4529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell4          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  968577  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell68   3279   4529  991961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0          macrocell68         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 991961p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4529
-------------------------------------   ---- 
End-of-path arrival time (ps)           4529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell4          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  968577  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell71   3279   4529  991961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0          macrocell71         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 991974p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4516
-------------------------------------   ---- 
End-of-path arrival time (ps)           4516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell4          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell4    1250   1250  968577  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell49   3266   4516  991974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0          macrocell49         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 992052p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4438
-------------------------------------   ---- 
End-of-path arrival time (ps)           4438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q        macrocell8    1250   1250  968277  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell18   3188   4438  992052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0           macrocell18         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 992052p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4438
-------------------------------------   ---- 
End-of-path arrival time (ps)           4438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  968277  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell43   3188   4438  992052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0          macrocell43         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 992055p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4435
-------------------------------------   ---- 
End-of-path arrival time (ps)           4435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  968277  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell49   3185   4435  992055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0          macrocell49         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 992063p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q        macrocell8    1250   1250  968277  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell17   3177   4427  992063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0           macrocell17         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 992063p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  968277  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell20   3177   4427  992063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0          macrocell20         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 992063p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  968277  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell23   3177   4427  992063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0          macrocell23         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 992066p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4424
-------------------------------------   ---- 
End-of-path arrival time (ps)           4424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  968277  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell51   3174   4424  992066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0          macrocell51         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 992066p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4424
-------------------------------------   ---- 
End-of-path arrival time (ps)           4424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  968277  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell68   3174   4424  992066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0          macrocell68         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 992066p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4424
-------------------------------------   ---- 
End-of-path arrival time (ps)           4424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell8          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell8    1250   1250  968277  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell71   3174   4424  992066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0          macrocell71         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 992126p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4364
-------------------------------------   ---- 
End-of-path arrival time (ps)           4364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q        macrocell7    1250   1250  968489  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell18   3114   4364  992126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0           macrocell18         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 992126p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4364
-------------------------------------   ---- 
End-of-path arrival time (ps)           4364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell7          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell7    1250   1250  968489  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell43   3114   4364  992126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0          macrocell43         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 992652p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  969543  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell61   2588   3838  992652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0          macrocell61         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 992652p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  969543  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell64   2588   3838  992652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0          macrocell64         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 992659p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q        macrocell6    1250   1250  969543  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell16   2581   3831  992659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0           macrocell16         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 992659p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  969543  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell29   2581   3831  992659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0          macrocell29         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 992659p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell6    1250   1250  969543  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell50   2581   3831  992659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0          macrocell50         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:nrq_reg\/q
Path End       : Net_153/main_1
Capture Clock  : Net_153/clock_0
Path slack     : 992945p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:nrq_reg\/clock_0                     macrocell76         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:nrq_reg\/q  macrocell76   1250   1250  992945  RISE       1
Net_153/main_1                    macrocell74   2295   3545  992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_153/clock_0                                            macrocell74         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 993191p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -2100
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4709
-------------------------------------   ---- 
End-of-path arrival time (ps)           4709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/control_0      controlcell1   1210   1210  993191  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     3499   4709  993191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_153/clk_en
Capture Clock  : Net_153/clock_0
Path slack     : 994088p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -2100
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3812
-------------------------------------   ---- 
End-of-path arrival time (ps)           3812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  993191  RISE       1
Net_153/clk_en                            macrocell74    2602   3812  994088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_153/clock_0                                            macrocell74         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_SAR_Seq:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \ADC_SAR_Seq:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 994088p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -2100
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3812
-------------------------------------   ---- 
End-of-path arrival time (ps)           3812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  993191  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:nrq_reg\/clk_en     macrocell76    2602   3812  994088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:nrq_reg\/clock_0                     macrocell76         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_SAR_Seq:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \ADC_SAR_Seq:bSAR_SEQ:EOCSts\/clock
Path slack     : 994089p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                               -2100
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3811
-------------------------------------   ---- 
End-of-path arrival time (ps)           3811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  993191  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:EOCSts\/clk_en      statuscell1    2601   3811  994089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:EOCSts\/clock                        statuscell1         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_153/q
Path End       : \ADC_SAR_Seq:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \ADC_SAR_Seq:bSAR_SEQ:EOCSts\/clock
Path slack     : 995456p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   1000000
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_153/clock_0                                            macrocell74         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
Net_153/q                               macrocell74   1250   1250  995456  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:EOCSts\/status_0  statuscell1   2794   4044  995456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:EOCSts\/clock                        statuscell1         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

