Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/tapatil/CSE240C/SA1/ChampSim-master/ipc1_public/server_023.champsimtrace.xz
L1I D-JOLT instruction prefetcher has been constructed!
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000000 cycles: 3498605 heartbeat IPC: 2.85828 cumulative IPC: 2.85828 (Simulation time: 0 hr 0 min 33 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 6996804 heartbeat IPC: 2.85861 cumulative IPC: 2.85845 (Simulation time: 0 hr 1 min 5 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 10488354 heartbeat IPC: 2.86406 cumulative IPC: 2.86032 (Simulation time: 0 hr 1 min 38 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 13985801 heartbeat IPC: 2.85923 cumulative IPC: 2.86004 (Simulation time: 0 hr 2 min 12 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 17484948 heartbeat IPC: 2.85784 cumulative IPC: 2.8596 (Simulation time: 0 hr 2 min 46 sec) 

Warmup complete CPU 0 instructions: 50000001 cycles: 17484948 (Simulation time: 0 hr 2 min 46 sec) 

Heartbeat CPU 0 instructions: 60000002 cycles: 24219068 heartbeat IPC: 1.48498 cumulative IPC: 1.48498 (Simulation time: 0 hr 3 min 23 sec) 
Heartbeat CPU 0 instructions: 70000002 cycles: 31170077 heartbeat IPC: 1.43864 cumulative IPC: 1.46144 (Simulation time: 0 hr 3 min 58 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 38031198 heartbeat IPC: 1.45749 cumulative IPC: 1.46012 (Simulation time: 0 hr 4 min 33 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 44935049 heartbeat IPC: 1.44847 cumulative IPC: 1.45719 (Simulation time: 0 hr 5 min 5 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 51770823 heartbeat IPC: 1.46289 cumulative IPC: 1.45833 (Simulation time: 0 hr 5 min 40 sec) 
Finished CPU 0 instructions: 50000000 cycles: 34285875 cumulative IPC: 1.45833 (Simulation time: 0 hr 5 min 40 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.45833 instructions: 50000000 cycles: 34285875
L1D TOTAL     ACCESS:   19334133  HIT:   17867311  MISS:    1466822
L1D LOAD      ACCESS:    6835900  HIT:    6174969  MISS:     660931
L1D RFO       ACCESS:    5983459  HIT:    5722432  MISS:     261027
L1D PREFETCH  ACCESS:    6514774  HIT:    5969910  MISS:     544864
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    6887634  ISSUED:    6765639  USEFUL:     130266  USELESS:     414605
L1D AVERAGE MISS LATENCY: 25.0026 cycles
L1I TOTAL     ACCESS:   15445116  HIT:   12489922  MISS:    2955194
L1I LOAD      ACCESS:    9449521  HIT:    9402438  MISS:      47083
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    5995595  HIT:    3087484  MISS:    2908111
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:    6343336  ISSUED:    6258286  USEFUL:    2411192  USELESS:     496929
L1I AVERAGE MISS LATENCY: 19.5907 cycles
L2C TOTAL     ACCESS:    6172521  HIT:    5381004  MISS:     791517
L2C LOAD      ACCESS:     643899  HIT:     503740  MISS:     140159
L2C RFO       ACCESS:     259400  HIT:     177234  MISS:      82166
L2C PREFETCH  ACCESS:    4769952  HIT:    4204863  MISS:     565089
L2C WRITEBACK ACCESS:     499270  HIT:     495167  MISS:       4103
L2C PREFETCH  REQUESTED:    4253485  ISSUED:    4247222  USEFUL:      13197  USELESS:     552018
L2C AVERAGE MISS LATENCY: 40.2773 cycles
LLC TOTAL     ACCESS:    2093220  HIT:    2042601  MISS:      50619
LLC LOAD      ACCESS:     140021  HIT:     133890  MISS:       6131
LLC RFO       ACCESS:      82162  HIT:      64197  MISS:      17965
LLC PREFETCH  ACCESS:    1727848  HIT:    1701578  MISS:      26270
LLC WRITEBACK ACCESS:     143189  HIT:     142936  MISS:        253
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:       2283  USELESS:      23500
LLC AVERAGE MISS LATENCY: 182.509 cycles
Major fault: 0 Minor fault: 2776
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      15160  ROW_BUFFER_MISS:      35196
 DBUS_CONGESTED:      31356
 WQ ROW_BUFFER_HIT:       2364  ROW_BUFFER_MISS:      19446  FULL:          0

 AVG_CONGESTED_CYCLE: 6

CPU 0 Branch Prediction Accuracy: 99.6798% MPKI: 0.58608 Average ROB Occupancy at Mispredict: 147.233

Branch types
NOT_BRANCH: 40848356 81.6967%
BRANCH_DIRECT_JUMP: 548373 1.09675%
BRANCH_INDIRECT: 189802 0.379604%
BRANCH_CONDITIONAL: 6372773 12.7455%
BRANCH_DIRECT_CALL: 862207 1.72441%
BRANCH_INDIRECT_CALL: 158149 0.316298%
BRANCH_RETURN: 1020345 2.04069%
BRANCH_OTHER: 0 0%

