[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/RiscV/slpp_all/surelog.log".
[WRN:CM0010] Command line argument "-full64" ignored.
[WRN:CM0010] Command line argument "-notice" ignored.
[WRN:CM0010] Command line argument "-line" ignored.
[NTE:CM0009] Command line argument "+lint=all,noVCDE,noUI" ignored.
[NTE:CM0009] Command line argument "+v2k" ignored.
[WRN:CM0010] Command line argument "-quiet" ignored.
[WRN:CM0005] Include path "${SURELOG_DIR}/third_party/tests/RiscV/include" does not exist.
[NTE:PP0105] ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh:42:1: Multiply defined macro "MEM_TYPE_WIDTH",
             ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh:33:9: previous definition.
[NTE:PP0105] ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh:33:1: Multiply defined macro "MEM_TYPE_WIDTH",
             ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh:42:9: previous definition.
[INF:CM0029] Using global timescale: "1ns/10ps".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v:4:1: Compile module "work@vscale_PC_mux".
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v:4:1: Compile module "work@vscale_alu".
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v:6:1: Compile module "work@vscale_core".
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v:6:1: Compile module "work@vscale_csr_file".
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v:7:1: Compile module "work@vscale_ctrl".
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v:3:1: Compile module "work@vscale_dp_hasti_sram".
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v:3:1: Compile module "work@vscale_hasti_bridge".
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v:4:1: Compile module "work@vscale_hex_tb".
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_imm_gen.v:4:1: Compile module "work@vscale_imm_gen".
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v:5:1: Compile module "work@vscale_mul_div".
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v:8:1: Compile module "work@vscale_pipeline".
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v:3:1: Compile module "work@vscale_regfile".
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v:5:1: Compile module "work@vscale_sim_top".
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_a_mux.v:4:1: Compile module "work@vscale_src_a_mux".
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_b_mux.v:4:1: Compile module "work@vscale_src_b_mux".
[INF:CP0302] Compile class "builtin::mailbox".
[INF:CP0302] Compile class "builtin::process".
[INF:CP0302] Compile class "builtin::semaphore".
[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v:12:52: Implicit port type (wire) for "PC_PIF".
[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v:9:52: Implicit port type (wire) for "imem_haddr",
there are 22 more instances of this message.
[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v:14:38: Implicit port type (wire) for "illegal_access",
there are 6 more instances of this message.
[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v:19:55: Implicit port type (wire) for "bypass_rs1",
there are 3 more instances of this message.
[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v:14:60: Implicit port type (wire) for "p0_hrdata",
there are 5 more instances of this message.
[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v:4:60: Implicit port type (wire) for "haddr",
there are 10 more instances of this message.
[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v:9:53: Implicit port type (wire) for "req_ready",
there are 2 more instances of this message.
[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v:13:51: Implicit port type (wire) for "imem_addr",
there are 8 more instances of this message.
[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v:6:51: Implicit port type (wire) for "rd1",
there are 1 more instances of this message.
[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v:9:52: Implicit port type (wire) for "htif_pcr_req_ready",
there are 2 more instances of this message.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Always                                                40
ArrayTypespec                                          3
Assignment                                           420
Begin                                                192
BitSelect                                             33
CaseItem                                             171
CaseStmt                                              24
ClassDefn                                              8
ClassTypespec                                          8
Constant                                            1823
ContAssign                                           116
DelayControl                                           2
Design                                                 1
EnumConst                                              5
EnumTypespec                                           1
EventControl                                          39
ForStmt                                                3
FuncCall                                               4
Function                                              12
HierPath                                               1
IODecl                                                19
Identifier                                            72
IfElse                                                38
IfStmt                                                41
IndexedPartSelect                                     32
Initial                                                3
IntTypespec                                            9
IntegerTypespec                                        4
LogicTypespec                                        560
Module                                                16
ModuleTypespec                                        15
Net                                                  508
Operation                                            773
Package                                                1
ParamAssign                                           11
Parameter                                             11
PartSelect                                            30
Port                                                 487
PreprocMacroDefinition                              1605
PreprocMacroInstance                                 702
Range                                                382
RefModule                                             15
RefObj                                              1372
RefTypespec                                          576
SourceFile                                            55
SysFuncCall                                           22
Task                                                   9
TypedefTypespec                                        1
UnsupportedTypespec                                    1
VarSelect                                              1
------------------------------------------------------------
Total:                                             10277
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/RiscV/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (vscale_hex_tb.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:vscale_hex_tb.v
  |vpiIncludes:
  \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
    |vpiParent:
    \_SourceFile: (vscale_hex_tb.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v
    |vpiName:vscale_ctrl_constants.vh
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_A_SEL_WIDTH), line:1:1, endln:1:26
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_A_SEL_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:25
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_A_RS1), line:2:1, endln:2:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_A_RS1
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_A_PC), line:3:1, endln:3:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_A_PC
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_A_ZERO), line:4:1, endln:4:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_A_ZERO
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_B_SEL_WIDTH), line:6:1, endln:6:26
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_B_SEL_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:25
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_B_RS2), line:7:1, endln:7:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_B_RS2
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_B_IMM), line:8:1, endln:8:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_B_IMM
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_B_FOUR), line:9:1, endln:9:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_B_FOUR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_B_ZERO), line:10:1, endln:10:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_B_ZERO
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_SRC_SEL_WIDTH), line:12:1, endln:12:27
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:PC_SRC_SEL_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_PLUS_FOUR), line:13:1, endln:13:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:PC_PLUS_FOUR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_BRANCH_TARGET), line:14:1, endln:14:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:PC_BRANCH_TARGET
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_JAL_TARGET), line:15:1, endln:15:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:PC_JAL_TARGET
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_JALR_TARGET), line:16:1, endln:16:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:PC_JALR_TARGET
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_REPLAY), line:17:1, endln:17:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:PC_REPLAY
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_HANDLER), line:18:1, endln:18:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:PC_HANDLER
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_EPC), line:19:1, endln:19:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:PC_EPC
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (IMM_TYPE_WIDTH), line:21:1, endln:21:25
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:IMM_TYPE_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (IMM_I), line:22:1, endln:22:33
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:IMM_I
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:15
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (IMM_S), line:23:1, endln:23:33
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:IMM_S
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:15
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (IMM_U), line:24:1, endln:24:33
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:IMM_U
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:15
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (IMM_J), line:25:1, endln:25:33
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:IMM_J
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:15
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (WB_SRC_SEL_WIDTH), line:27:1, endln:27:27
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:WB_SRC_SEL_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (WB_SRC_ALU), line:28:1, endln:28:41
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:WB_SRC_ALU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (WB_SRC_MEM), line:29:1, endln:29:41
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:WB_SRC_MEM
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (WB_SRC_CSR), line:30:1, endln:30:41
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:WB_SRC_CSR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (WB_SRC_MD), line:31:1, endln:31:41
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:WB_SRC_MD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_WIDTH), line:33:1, endln:33:25
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LB), line:34:1, endln:34:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_LB
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LH), line:35:1, endln:35:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_LH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LW), line:36:1, endln:36:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_LW
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LD), line:37:1, endln:37:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_LD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LBU), line:38:1, endln:38:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_LBU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LHU), line:39:1, endln:39:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_LHU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LWU), line:40:1, endln:40:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_LWU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_WIDTH), line:42:1, endln:42:25
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_SB), line:43:1, endln:43:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_SB
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_SH), line:44:1, endln:44:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_SH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_SW), line:45:1, endln:45:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_SW
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_SD), line:46:1, endln:46:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_SD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HTIF_PCR_WIDTH), line:48:1, endln:48:26
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:HTIF_PCR_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
  |vpiIncludes:
  \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
    |vpiParent:
    \_SourceFile: (vscale_hex_tb.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v
    |vpiName:vscale_csr_addr_map.vh
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_WIDTH), line:1:1, endln:1:30
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_COUNTER_WIDTH), line:2:1, endln:2:30
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_COUNTER_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_CYCLE), line:4:1, endln:4:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_CYCLE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_TIME), line:5:1, endln:5:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_TIME
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_INSTRET), line:6:1, endln:6:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_INSTRET
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_CYCLEH), line:7:1, endln:7:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_CYCLEH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_TIMEH), line:8:1, endln:8:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_TIMEH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_INSTRETH), line:9:1, endln:9:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_INSTRETH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MCPUID), line:10:1, endln:10:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_MCPUID
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MIMPID), line:11:1, endln:11:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_MIMPID
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MHARTID), line:12:1, endln:12:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_MHARTID
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MSTATUS), line:13:1, endln:13:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_MSTATUS
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MTVEC), line:14:1, endln:14:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_MTVEC
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MTDELEG), line:15:1, endln:15:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_MTDELEG
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MIE), line:16:1, endln:16:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_MIE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MTIMECMP), line:17:1, endln:17:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_MTIMECMP
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MTIME), line:18:1, endln:18:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_MTIME
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MTIMEH), line:19:1, endln:19:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_MTIMEH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MSCRATCH), line:20:1, endln:20:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_MSCRATCH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MEPC), line:21:1, endln:21:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_MEPC
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MCAUSE), line:22:1, endln:22:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_MCAUSE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MBADADDR), line:23:1, endln:23:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_MBADADDR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MIP), line:24:1, endln:24:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_MIP
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_CYCLEW), line:25:1, endln:25:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_CYCLEW
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_TIMEW), line:26:1, endln:26:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_TIMEW
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_INSTRETW), line:27:1, endln:27:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_INSTRETW
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_CYCLEHW), line:28:1, endln:28:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_CYCLEHW
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_TIMEHW), line:29:1, endln:29:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_TIMEHW
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_INSTRETHW), line:30:1, endln:30:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_INSTRETHW
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_TO_HOST), line:32:1, endln:32:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_TO_HOST
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_FROM_HOST), line:33:1, endln:33:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_FROM_HOST
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_CMD_WIDTH), line:35:1, endln:35:24
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_CMD_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_IDLE), line:36:1, endln:36:24
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_IDLE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_READ), line:37:1, endln:37:24
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_READ
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_WRITE), line:38:1, endln:38:24
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_WRITE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_SET), line:39:1, endln:39:24
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_SET
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_CLEAR), line:40:1, endln:40:24
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_CLEAR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_WIDTH), line:42:1, endln:42:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:ECODE_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:42
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_INST_ADDR_MISALIGNED), line:43:1, endln:43:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:ECODE_INST_ADDR_MISALIGNED
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:42
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_INST_ADDR_FAULT), line:44:1, endln:44:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:ECODE_INST_ADDR_FAULT
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:42
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_ILLEGAL_INST), line:45:1, endln:45:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:ECODE_ILLEGAL_INST
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:42
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_BREAKPOINT), line:46:1, endln:46:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:ECODE_BREAKPOINT
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:42
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_LOAD_ADDR_MISALIGNED), line:47:1, endln:47:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:ECODE_LOAD_ADDR_MISALIGNED
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:42
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_LOAD_ACCESS_FAULT), line:48:1, endln:48:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:ECODE_LOAD_ACCESS_FAULT
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:42
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_STORE_AMO_ADDR_MISALIGNED), line:49:1, endln:49:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:ECODE_STORE_AMO_ADDR_MISALIGNED
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:42
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_STORE_AMO_ACCESS_FAULT), line:50:1, endln:50:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:ECODE_STORE_AMO_ACCESS_FAULT
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:42
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_ECALL_FROM_U), line:51:1, endln:51:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:ECODE_ECALL_FROM_U
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:42
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_ECALL_FROM_S), line:52:1, endln:52:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:ECODE_ECALL_FROM_S
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:42
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_ECALL_FROM_H), line:53:1, endln:53:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:ECODE_ECALL_FROM_H
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:41
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_ECALL_FROM_M), line:54:1, endln:54:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:ECODE_ECALL_FROM_M
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:41
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ICODE_SOFTWARE), line:56:1, endln:56:25
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:ICODE_SOFTWARE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ICODE_TIMER), line:57:1, endln:57:25
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:ICODE_TIMER
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PRV_WIDTH), line:59:1, endln:59:24
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:PRV_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PRV_U), line:60:1, endln:60:24
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:PRV_U
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PRV_S), line:61:1, endln:61:24
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:PRV_S
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PRV_H), line:62:1, endln:62:24
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:PRV_H
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PRV_M), line:63:1, endln:63:24
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:PRV_M
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HTIF_PCR_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v, line:12:10, endln:12:25
    |vpiParent:
    \_SourceFile: (vscale_hex_tb.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v
    |vpiName:HTIF_PCR_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HTIF_PCR_WIDTH), line:48:1, endln:48:26
    |vpiSectionStartLine:48
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:48
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:123
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:123
    |vpiSourceEndColumn:12
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_ADDR_TO_HOST), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v, line:29:42, endln:29:59
    |vpiParent:
    \_SourceFile: (vscale_hex_tb.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v
    |vpiName:CSR_ADDR_TO_HOST
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_TO_HOST), line:32:1, endln:32:35
    |vpiSectionStartLine:32
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:32
    |vpiSectionEndColumn:35
    |vpiSourceStartLine:140
    |vpiSourceStartColumn:42
    |vpiSourceEndLine:140
    |vpiSourceEndColumn:49
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HTIF_PCR_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v, line:30:42, endln:30:57
    |vpiParent:
    \_SourceFile: (vscale_hex_tb.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v
    |vpiName:HTIF_PCR_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HTIF_PCR_WIDTH), line:48:1, endln:48:26
    |vpiSectionStartLine:48
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:48
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:141
    |vpiSourceStartColumn:42
    |vpiSourceEndLine:141
    |vpiSourceEndColumn:44
|vpiSourceFiles:
\_SourceFile: (vscale_sim_top.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:vscale_sim_top.v
  |vpiIncludes:
  \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
    |vpiParent:
    \_SourceFile: (vscale_sim_top.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v
    |vpiName:vscale_ctrl_constants.vh
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_A_SEL_WIDTH), line:1:1, endln:1:26
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_A_SEL_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:25
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_A_RS1), line:2:1, endln:2:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_A_RS1
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_A_PC), line:3:1, endln:3:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_A_PC
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_A_ZERO), line:4:1, endln:4:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_A_ZERO
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_B_SEL_WIDTH), line:6:1, endln:6:26
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_B_SEL_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:25
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_B_RS2), line:7:1, endln:7:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_B_RS2
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_B_IMM), line:8:1, endln:8:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_B_IMM
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_B_FOUR), line:9:1, endln:9:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_B_FOUR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_B_ZERO), line:10:1, endln:10:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_B_ZERO
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_SRC_SEL_WIDTH), line:12:1, endln:12:27
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:PC_SRC_SEL_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_PLUS_FOUR), line:13:1, endln:13:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:PC_PLUS_FOUR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_BRANCH_TARGET), line:14:1, endln:14:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:PC_BRANCH_TARGET
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_JAL_TARGET), line:15:1, endln:15:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:PC_JAL_TARGET
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_JALR_TARGET), line:16:1, endln:16:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:PC_JALR_TARGET
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_REPLAY), line:17:1, endln:17:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:PC_REPLAY
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_HANDLER), line:18:1, endln:18:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:PC_HANDLER
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_EPC), line:19:1, endln:19:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:PC_EPC
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (IMM_TYPE_WIDTH), line:21:1, endln:21:25
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:IMM_TYPE_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (IMM_I), line:22:1, endln:22:33
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:IMM_I
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:15
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (IMM_S), line:23:1, endln:23:33
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:IMM_S
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:15
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (IMM_U), line:24:1, endln:24:33
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:IMM_U
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:15
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (IMM_J), line:25:1, endln:25:33
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:IMM_J
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:15
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (WB_SRC_SEL_WIDTH), line:27:1, endln:27:27
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:WB_SRC_SEL_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (WB_SRC_ALU), line:28:1, endln:28:41
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:WB_SRC_ALU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (WB_SRC_MEM), line:29:1, endln:29:41
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:WB_SRC_MEM
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (WB_SRC_CSR), line:30:1, endln:30:41
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:WB_SRC_CSR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (WB_SRC_MD), line:31:1, endln:31:41
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:WB_SRC_MD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_WIDTH), line:33:1, endln:33:25
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LB), line:34:1, endln:34:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_LB
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LH), line:35:1, endln:35:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_LH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LW), line:36:1, endln:36:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_LW
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LD), line:37:1, endln:37:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_LD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LBU), line:38:1, endln:38:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_LBU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LHU), line:39:1, endln:39:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_LHU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LWU), line:40:1, endln:40:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_LWU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_WIDTH), line:42:1, endln:42:25
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_SB), line:43:1, endln:43:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_SB
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_SH), line:44:1, endln:44:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_SH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_SW), line:45:1, endln:45:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_SW
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_SD), line:46:1, endln:46:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_SD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HTIF_PCR_WIDTH), line:48:1, endln:48:26
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:HTIF_PCR_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
  |vpiIncludes:
  \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
    |vpiParent:
    \_SourceFile: (vscale_sim_top.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v
    |vpiName:vscale_csr_addr_map.vh
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_WIDTH), line:1:1, endln:1:30
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_COUNTER_WIDTH), line:2:1, endln:2:30
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_COUNTER_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_CYCLE), line:4:1, endln:4:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_CYCLE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_TIME), line:5:1, endln:5:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_TIME
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_INSTRET), line:6:1, endln:6:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_INSTRET
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_CYCLEH), line:7:1, endln:7:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_CYCLEH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_TIMEH), line:8:1, endln:8:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_TIMEH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_INSTRETH), line:9:1, endln:9:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_INSTRETH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MCPUID), line:10:1, endln:10:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_MCPUID
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MIMPID), line:11:1, endln:11:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_MIMPID
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MHARTID), line:12:1, endln:12:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_MHARTID
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MSTATUS), line:13:1, endln:13:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_MSTATUS
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MTVEC), line:14:1, endln:14:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_MTVEC
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MTDELEG), line:15:1, endln:15:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_MTDELEG
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MIE), line:16:1, endln:16:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_MIE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MTIMECMP), line:17:1, endln:17:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_MTIMECMP
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MTIME), line:18:1, endln:18:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_MTIME
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MTIMEH), line:19:1, endln:19:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_MTIMEH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MSCRATCH), line:20:1, endln:20:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_MSCRATCH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MEPC), line:21:1, endln:21:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_MEPC
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MCAUSE), line:22:1, endln:22:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_MCAUSE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MBADADDR), line:23:1, endln:23:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_MBADADDR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MIP), line:24:1, endln:24:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_MIP
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_CYCLEW), line:25:1, endln:25:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_CYCLEW
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_TIMEW), line:26:1, endln:26:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_TIMEW
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_INSTRETW), line:27:1, endln:27:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_INSTRETW
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_CYCLEHW), line:28:1, endln:28:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_CYCLEHW
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_TIMEHW), line:29:1, endln:29:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_TIMEHW
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_INSTRETHW), line:30:1, endln:30:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_INSTRETHW
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_TO_HOST), line:32:1, endln:32:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_TO_HOST
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_FROM_HOST), line:33:1, endln:33:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_FROM_HOST
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_CMD_WIDTH), line:35:1, endln:35:24
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_CMD_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_IDLE), line:36:1, endln:36:24
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_IDLE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_READ), line:37:1, endln:37:24
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_READ
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_WRITE), line:38:1, endln:38:24
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_WRITE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_SET), line:39:1, endln:39:24
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_SET
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_CLEAR), line:40:1, endln:40:24
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_CLEAR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_WIDTH), line:42:1, endln:42:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:ECODE_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:42
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_INST_ADDR_MISALIGNED), line:43:1, endln:43:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:ECODE_INST_ADDR_MISALIGNED
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:42
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_INST_ADDR_FAULT), line:44:1, endln:44:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:ECODE_INST_ADDR_FAULT
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:42
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_ILLEGAL_INST), line:45:1, endln:45:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:ECODE_ILLEGAL_INST
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:42
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_BREAKPOINT), line:46:1, endln:46:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:ECODE_BREAKPOINT
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:42
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_LOAD_ADDR_MISALIGNED), line:47:1, endln:47:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:ECODE_LOAD_ADDR_MISALIGNED
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:42
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_LOAD_ACCESS_FAULT), line:48:1, endln:48:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:ECODE_LOAD_ACCESS_FAULT
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:42
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_STORE_AMO_ADDR_MISALIGNED), line:49:1, endln:49:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:ECODE_STORE_AMO_ADDR_MISALIGNED
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:42
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_STORE_AMO_ACCESS_FAULT), line:50:1, endln:50:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:ECODE_STORE_AMO_ACCESS_FAULT
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:42
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_ECALL_FROM_U), line:51:1, endln:51:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:ECODE_ECALL_FROM_U
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:42
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_ECALL_FROM_S), line:52:1, endln:52:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:ECODE_ECALL_FROM_S
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:42
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_ECALL_FROM_H), line:53:1, endln:53:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:ECODE_ECALL_FROM_H
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:41
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_ECALL_FROM_M), line:54:1, endln:54:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:ECODE_ECALL_FROM_M
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:41
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ICODE_SOFTWARE), line:56:1, endln:56:25
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:ICODE_SOFTWARE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ICODE_TIMER), line:57:1, endln:57:25
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:ICODE_TIMER
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PRV_WIDTH), line:59:1, endln:59:24
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:PRV_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PRV_U), line:60:1, endln:60:24
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:PRV_U
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PRV_S), line:61:1, endln:61:24
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:PRV_S
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PRV_H), line:62:1, endln:62:24
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:PRV_H
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PRV_M), line:63:1, endln:63:24
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:PRV_M
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
  |vpiIncludes:
  \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:3:1, endln:3:37
    |vpiParent:
    \_SourceFile: (vscale_sim_top.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v
    |vpiName:vscale_hasti_constants.vh
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_BUS_WIDTH), line:1:1, endln:1:28
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:3:1, endln:3:37
      |vpiName:HASTI_BUS_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_BUS_NBYTES), line:2:1, endln:2:28
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:3:1, endln:3:37
      |vpiName:HASTI_BUS_NBYTES
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:27
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_ADDR_WIDTH), line:3:1, endln:3:28
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:3:1, endln:3:37
      |vpiName:HASTI_ADDR_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_TRANS_WIDTH), line:5:1, endln:5:28
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:3:1, endln:3:37
      |vpiName:HASTI_TRANS_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:27
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_TRANS_IDLE), line:6:1, endln:6:49
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:3:1, endln:3:37
      |vpiName:HASTI_TRANS_IDLE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_TRANS_BUSY), line:7:1, endln:7:49
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:3:1, endln:3:37
      |vpiName:HASTI_TRANS_BUSY
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_TRANS_NONSEQ), line:8:1, endln:8:49
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:3:1, endln:3:37
      |vpiName:HASTI_TRANS_NONSEQ
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_TRANS_SEQ), line:9:1, endln:9:49
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:3:1, endln:3:37
      |vpiName:HASTI_TRANS_SEQ
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_PROT_WIDTH), line:11:1, endln:11:27
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:3:1, endln:3:37
      |vpiName:HASTI_PROT_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_NO_PROT), line:12:1, endln:12:43
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:3:1, endln:3:37
      |vpiName:HASTI_NO_PROT
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_BURST_WIDTH), line:14:1, endln:14:28
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:3:1, endln:3:37
      |vpiName:HASTI_BURST_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:27
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_BURST_SINGLE), line:15:1, endln:15:49
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:3:1, endln:3:37
      |vpiName:HASTI_BURST_SINGLE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_MASTER_NO_LOCK), line:17:1, endln:17:34
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:3:1, endln:3:37
      |vpiName:HASTI_MASTER_NO_LOCK
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:30
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_RESP_WIDTH), line:19:1, endln:19:27
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:3:1, endln:3:37
      |vpiName:HASTI_RESP_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_RESP_OKAY), line:20:1, endln:20:46
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:3:1, endln:3:37
      |vpiName:HASTI_RESP_OKAY
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_RESP_ERROR), line:21:1, endln:21:46
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:3:1, endln:3:37
      |vpiName:HASTI_RESP_ERROR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_SIZE_WIDTH), line:23:1, endln:23:27
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:3:1, endln:3:37
      |vpiName:HASTI_SIZE_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_SIZE_BYTE), line:24:1, endln:24:49
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:3:1, endln:3:37
      |vpiName:HASTI_SIZE_BYTE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_SIZE_HALFWORD), line:25:1, endln:25:49
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:3:1, endln:3:37
      |vpiName:HASTI_SIZE_HALFWORD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_SIZE_WORD), line:26:1, endln:26:49
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:3:1, endln:3:37
      |vpiName:HASTI_SIZE_WORD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_ADDR_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:11:30, endln:11:45
    |vpiParent:
    \_SourceFile: (vscale_sim_top.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v
    |vpiName:CSR_ADDR_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_WIDTH), line:1:1, endln:1:30
    |vpiSectionStartLine:1
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:1
    |vpiSectionEndColumn:30
    |vpiSourceStartLine:148
    |vpiSourceStartColumn:30
    |vpiSourceEndLine:148
    |vpiSourceEndColumn:32
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HTIF_PCR_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:12:30, endln:12:45
    |vpiParent:
    \_SourceFile: (vscale_sim_top.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v
    |vpiName:HTIF_PCR_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HTIF_PCR_WIDTH), line:48:1, endln:48:26
    |vpiSectionStartLine:48
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:48
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:149
    |vpiSourceStartColumn:30
    |vpiSourceEndLine:149
    |vpiSourceEndColumn:32
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HTIF_PCR_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:15:31, endln:15:46
    |vpiParent:
    \_SourceFile: (vscale_sim_top.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v
    |vpiName:HTIF_PCR_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HTIF_PCR_WIDTH), line:48:1, endln:48:26
    |vpiSectionStartLine:48
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:48
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:152
    |vpiSourceStartColumn:31
    |vpiSourceEndLine:152
    |vpiSourceEndColumn:33
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_ADDR_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:20:10, endln:20:27
    |vpiParent:
    \_SourceFile: (vscale_sim_top.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v
    |vpiName:HASTI_ADDR_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_ADDR_WIDTH), line:3:1, endln:3:28
    |vpiSectionStartLine:3
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:3
    |vpiSectionEndColumn:28
    |vpiSourceStartLine:157
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:157
    |vpiSourceEndColumn:12
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_SIZE_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:22:10, endln:22:27
    |vpiParent:
    \_SourceFile: (vscale_sim_top.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v
    |vpiName:HASTI_SIZE_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_SIZE_WIDTH), line:23:1, endln:23:27
    |vpiSectionStartLine:23
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:23
    |vpiSectionEndColumn:27
    |vpiSourceStartLine:159
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:159
    |vpiSourceEndColumn:11
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_BURST_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:23:10, endln:23:28
    |vpiParent:
    \_SourceFile: (vscale_sim_top.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v
    |vpiName:HASTI_BURST_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_BURST_WIDTH), line:14:1, endln:14:28
    |vpiSectionStartLine:14
    |vpiSectionStartColumn:27
    |vpiSectionEndLine:14
    |vpiSectionEndColumn:28
    |vpiSourceStartLine:160
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:160
    |vpiSourceEndColumn:11
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_PROT_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:25:10, endln:25:27
    |vpiParent:
    \_SourceFile: (vscale_sim_top.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v
    |vpiName:HASTI_PROT_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_PROT_WIDTH), line:11:1, endln:11:27
    |vpiSectionStartLine:11
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:11
    |vpiSectionEndColumn:27
    |vpiSourceStartLine:162
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:162
    |vpiSourceEndColumn:11
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_TRANS_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:26:10, endln:26:28
    |vpiParent:
    \_SourceFile: (vscale_sim_top.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v
    |vpiName:HASTI_TRANS_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_TRANS_WIDTH), line:5:1, endln:5:28
    |vpiSectionStartLine:5
    |vpiSectionStartColumn:27
    |vpiSectionEndLine:5
    |vpiSectionEndColumn:28
    |vpiSourceStartLine:163
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:163
    |vpiSourceEndColumn:11
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_BUS_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:27:10, endln:27:26
    |vpiParent:
    \_SourceFile: (vscale_sim_top.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v
    |vpiName:HASTI_BUS_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_BUS_WIDTH), line:1:1, endln:1:28
    |vpiSectionStartLine:1
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:1
    |vpiSectionEndColumn:28
    |vpiSourceStartLine:164
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:164
    |vpiSourceEndColumn:12
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_BUS_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:28:10, endln:28:26
    |vpiParent:
    \_SourceFile: (vscale_sim_top.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v
    |vpiName:HASTI_BUS_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_BUS_WIDTH), line:1:1, endln:1:28
    |vpiSectionStartLine:1
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:1
    |vpiSectionEndColumn:28
    |vpiSourceStartLine:165
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:165
    |vpiSourceEndColumn:12
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_RESP_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:30:10, endln:30:27
    |vpiParent:
    \_SourceFile: (vscale_sim_top.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v
    |vpiName:HASTI_RESP_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_RESP_WIDTH), line:19:1, endln:19:27
    |vpiSectionStartLine:19
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:19
    |vpiSectionEndColumn:27
    |vpiSourceStartLine:167
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:167
    |vpiSourceEndColumn:11
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_ADDR_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:32:10, endln:32:27
    |vpiParent:
    \_SourceFile: (vscale_sim_top.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v
    |vpiName:HASTI_ADDR_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_ADDR_WIDTH), line:3:1, endln:3:28
    |vpiSectionStartLine:3
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:3
    |vpiSectionEndColumn:28
    |vpiSourceStartLine:169
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:169
    |vpiSourceEndColumn:12
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_SIZE_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:34:10, endln:34:27
    |vpiParent:
    \_SourceFile: (vscale_sim_top.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v
    |vpiName:HASTI_SIZE_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_SIZE_WIDTH), line:23:1, endln:23:27
    |vpiSectionStartLine:23
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:23
    |vpiSectionEndColumn:27
    |vpiSourceStartLine:171
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:171
    |vpiSourceEndColumn:11
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_BURST_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:35:10, endln:35:28
    |vpiParent:
    \_SourceFile: (vscale_sim_top.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v
    |vpiName:HASTI_BURST_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_BURST_WIDTH), line:14:1, endln:14:28
    |vpiSectionStartLine:14
    |vpiSectionStartColumn:27
    |vpiSectionEndLine:14
    |vpiSectionEndColumn:28
    |vpiSourceStartLine:172
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:172
    |vpiSourceEndColumn:11
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_PROT_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:37:10, endln:37:27
    |vpiParent:
    \_SourceFile: (vscale_sim_top.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v
    |vpiName:HASTI_PROT_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_PROT_WIDTH), line:11:1, endln:11:27
    |vpiSectionStartLine:11
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:11
    |vpiSectionEndColumn:27
    |vpiSourceStartLine:174
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:174
    |vpiSourceEndColumn:11
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_TRANS_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:38:10, endln:38:28
    |vpiParent:
    \_SourceFile: (vscale_sim_top.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v
    |vpiName:HASTI_TRANS_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_TRANS_WIDTH), line:5:1, endln:5:28
    |vpiSectionStartLine:5
    |vpiSectionStartColumn:27
    |vpiSectionEndLine:5
    |vpiSectionEndColumn:28
    |vpiSourceStartLine:175
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:175
    |vpiSourceEndColumn:11
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_BUS_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:39:10, endln:39:26
    |vpiParent:
    \_SourceFile: (vscale_sim_top.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v
    |vpiName:HASTI_BUS_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_BUS_WIDTH), line:1:1, endln:1:28
    |vpiSectionStartLine:1
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:1
    |vpiSectionEndColumn:28
    |vpiSourceStartLine:176
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:176
    |vpiSourceEndColumn:12
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_BUS_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:40:10, endln:40:26
    |vpiParent:
    \_SourceFile: (vscale_sim_top.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v
    |vpiName:HASTI_BUS_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_BUS_WIDTH), line:1:1, endln:1:28
    |vpiSectionStartLine:1
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:1
    |vpiSectionEndColumn:28
    |vpiSourceStartLine:177
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:177
    |vpiSourceEndColumn:12
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_RESP_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:42:10, endln:42:27
    |vpiParent:
    \_SourceFile: (vscale_sim_top.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v
    |vpiName:HASTI_RESP_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_RESP_WIDTH), line:19:1, endln:19:27
    |vpiSectionStartLine:19
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:19
    |vpiSectionEndColumn:27
    |vpiSourceStartLine:179
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:179
    |vpiSourceEndColumn:11
|vpiSourceFiles:
\_SourceFile: (vscale_dp_hasti_sram.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:vscale_dp_hasti_sram.v
  |vpiIncludes:
  \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:1:1, endln:1:37
    |vpiParent:
    \_SourceFile: (vscale_dp_hasti_sram.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v
    |vpiName:vscale_hasti_constants.vh
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_BUS_WIDTH), line:1:1, endln:1:28
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:1:1, endln:1:37
      |vpiName:HASTI_BUS_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_BUS_NBYTES), line:2:1, endln:2:28
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:1:1, endln:1:37
      |vpiName:HASTI_BUS_NBYTES
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:27
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_ADDR_WIDTH), line:3:1, endln:3:28
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:1:1, endln:1:37
      |vpiName:HASTI_ADDR_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_TRANS_WIDTH), line:5:1, endln:5:28
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:1:1, endln:1:37
      |vpiName:HASTI_TRANS_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:27
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_TRANS_IDLE), line:6:1, endln:6:49
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:1:1, endln:1:37
      |vpiName:HASTI_TRANS_IDLE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_TRANS_BUSY), line:7:1, endln:7:49
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:1:1, endln:1:37
      |vpiName:HASTI_TRANS_BUSY
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_TRANS_NONSEQ), line:8:1, endln:8:49
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:1:1, endln:1:37
      |vpiName:HASTI_TRANS_NONSEQ
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_TRANS_SEQ), line:9:1, endln:9:49
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:1:1, endln:1:37
      |vpiName:HASTI_TRANS_SEQ
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_PROT_WIDTH), line:11:1, endln:11:27
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:1:1, endln:1:37
      |vpiName:HASTI_PROT_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_NO_PROT), line:12:1, endln:12:43
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:1:1, endln:1:37
      |vpiName:HASTI_NO_PROT
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_BURST_WIDTH), line:14:1, endln:14:28
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:1:1, endln:1:37
      |vpiName:HASTI_BURST_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:27
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_BURST_SINGLE), line:15:1, endln:15:49
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:1:1, endln:1:37
      |vpiName:HASTI_BURST_SINGLE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_MASTER_NO_LOCK), line:17:1, endln:17:34
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:1:1, endln:1:37
      |vpiName:HASTI_MASTER_NO_LOCK
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:30
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_RESP_WIDTH), line:19:1, endln:19:27
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:1:1, endln:1:37
      |vpiName:HASTI_RESP_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_RESP_OKAY), line:20:1, endln:20:46
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:1:1, endln:1:37
      |vpiName:HASTI_RESP_OKAY
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_RESP_ERROR), line:21:1, endln:21:46
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:1:1, endln:1:37
      |vpiName:HASTI_RESP_ERROR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_SIZE_WIDTH), line:23:1, endln:23:27
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:1:1, endln:1:37
      |vpiName:HASTI_SIZE_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_SIZE_BYTE), line:24:1, endln:24:49
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:1:1, endln:1:37
      |vpiName:HASTI_SIZE_BYTE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_SIZE_HALFWORD), line:25:1, endln:25:49
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:1:1, endln:1:37
      |vpiName:HASTI_SIZE_HALFWORD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_SIZE_WORD), line:26:1, endln:26:49
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:1:1, endln:1:37
      |vpiName:HASTI_SIZE_WORD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_ADDR_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:6:36, endln:6:53
    |vpiParent:
    \_SourceFile: (vscale_dp_hasti_sram.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v
    |vpiName:HASTI_ADDR_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_ADDR_WIDTH), line:3:1, endln:3:28
    |vpiSectionStartLine:3
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:3
    |vpiSectionEndColumn:28
    |vpiSourceStartLine:32
    |vpiSourceStartColumn:36
    |vpiSourceEndLine:32
    |vpiSourceEndColumn:38
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_SIZE_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:8:36, endln:8:53
    |vpiParent:
    \_SourceFile: (vscale_dp_hasti_sram.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v
    |vpiName:HASTI_SIZE_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_SIZE_WIDTH), line:23:1, endln:23:27
    |vpiSectionStartLine:23
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:23
    |vpiSectionEndColumn:27
    |vpiSourceStartLine:34
    |vpiSourceStartColumn:36
    |vpiSourceEndLine:34
    |vpiSourceEndColumn:37
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_BURST_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:9:36, endln:9:54
    |vpiParent:
    \_SourceFile: (vscale_dp_hasti_sram.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v
    |vpiName:HASTI_BURST_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_BURST_WIDTH), line:14:1, endln:14:28
    |vpiSectionStartLine:14
    |vpiSectionStartColumn:27
    |vpiSectionEndLine:14
    |vpiSectionEndColumn:28
    |vpiSourceStartLine:35
    |vpiSourceStartColumn:36
    |vpiSourceEndLine:35
    |vpiSourceEndColumn:37
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_PROT_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:11:36, endln:11:53
    |vpiParent:
    \_SourceFile: (vscale_dp_hasti_sram.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v
    |vpiName:HASTI_PROT_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_PROT_WIDTH), line:11:1, endln:11:27
    |vpiSectionStartLine:11
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:11
    |vpiSectionEndColumn:27
    |vpiSourceStartLine:37
    |vpiSourceStartColumn:36
    |vpiSourceEndLine:37
    |vpiSourceEndColumn:37
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_TRANS_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:12:36, endln:12:54
    |vpiParent:
    \_SourceFile: (vscale_dp_hasti_sram.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v
    |vpiName:HASTI_TRANS_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_TRANS_WIDTH), line:5:1, endln:5:28
    |vpiSectionStartLine:5
    |vpiSectionStartColumn:27
    |vpiSectionEndLine:5
    |vpiSectionEndColumn:28
    |vpiSourceStartLine:38
    |vpiSourceStartColumn:36
    |vpiSourceEndLine:38
    |vpiSourceEndColumn:37
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_BUS_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:13:36, endln:13:52
    |vpiParent:
    \_SourceFile: (vscale_dp_hasti_sram.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v
    |vpiName:HASTI_BUS_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_BUS_WIDTH), line:1:1, endln:1:28
    |vpiSectionStartLine:1
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:1
    |vpiSectionEndColumn:28
    |vpiSourceStartLine:39
    |vpiSourceStartColumn:36
    |vpiSourceEndLine:39
    |vpiSourceEndColumn:38
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_BUS_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:14:37, endln:14:53
    |vpiParent:
    \_SourceFile: (vscale_dp_hasti_sram.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v
    |vpiName:HASTI_BUS_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_BUS_WIDTH), line:1:1, endln:1:28
    |vpiSectionStartLine:1
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:1
    |vpiSectionEndColumn:28
    |vpiSourceStartLine:40
    |vpiSourceStartColumn:37
    |vpiSourceEndLine:40
    |vpiSourceEndColumn:39
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_ADDR_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:17:36, endln:17:53
    |vpiParent:
    \_SourceFile: (vscale_dp_hasti_sram.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v
    |vpiName:HASTI_ADDR_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_ADDR_WIDTH), line:3:1, endln:3:28
    |vpiSectionStartLine:3
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:3
    |vpiSectionEndColumn:28
    |vpiSourceStartLine:43
    |vpiSourceStartColumn:36
    |vpiSourceEndLine:43
    |vpiSourceEndColumn:38
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_SIZE_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:19:36, endln:19:53
    |vpiParent:
    \_SourceFile: (vscale_dp_hasti_sram.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v
    |vpiName:HASTI_SIZE_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_SIZE_WIDTH), line:23:1, endln:23:27
    |vpiSectionStartLine:23
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:23
    |vpiSectionEndColumn:27
    |vpiSourceStartLine:45
    |vpiSourceStartColumn:36
    |vpiSourceEndLine:45
    |vpiSourceEndColumn:37
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_BURST_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:20:36, endln:20:54
    |vpiParent:
    \_SourceFile: (vscale_dp_hasti_sram.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v
    |vpiName:HASTI_BURST_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_BURST_WIDTH), line:14:1, endln:14:28
    |vpiSectionStartLine:14
    |vpiSectionStartColumn:27
    |vpiSectionEndLine:14
    |vpiSectionEndColumn:28
    |vpiSourceStartLine:46
    |vpiSourceStartColumn:36
    |vpiSourceEndLine:46
    |vpiSourceEndColumn:37
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_PROT_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:22:36, endln:22:53
    |vpiParent:
    \_SourceFile: (vscale_dp_hasti_sram.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v
    |vpiName:HASTI_PROT_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_PROT_WIDTH), line:11:1, endln:11:27
    |vpiSectionStartLine:11
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:11
    |vpiSectionEndColumn:27
    |vpiSourceStartLine:48
    |vpiSourceStartColumn:36
    |vpiSourceEndLine:48
    |vpiSourceEndColumn:37
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_TRANS_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:23:36, endln:23:54
    |vpiParent:
    \_SourceFile: (vscale_dp_hasti_sram.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v
    |vpiName:HASTI_TRANS_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_TRANS_WIDTH), line:5:1, endln:5:28
    |vpiSectionStartLine:5
    |vpiSectionStartColumn:27
    |vpiSectionEndLine:5
    |vpiSectionEndColumn:28
    |vpiSourceStartLine:49
    |vpiSourceStartColumn:36
    |vpiSourceEndLine:49
    |vpiSourceEndColumn:37
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_BUS_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:24:36, endln:24:52
    |vpiParent:
    \_SourceFile: (vscale_dp_hasti_sram.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v
    |vpiName:HASTI_BUS_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_BUS_WIDTH), line:1:1, endln:1:28
    |vpiSectionStartLine:1
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:1
    |vpiSectionEndColumn:28
    |vpiSourceStartLine:50
    |vpiSourceStartColumn:36
    |vpiSourceEndLine:50
    |vpiSourceEndColumn:38
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_BUS_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:25:37, endln:25:53
    |vpiParent:
    \_SourceFile: (vscale_dp_hasti_sram.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v
    |vpiName:HASTI_BUS_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_BUS_WIDTH), line:1:1, endln:1:28
    |vpiSectionStartLine:1
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:1
    |vpiSectionEndColumn:28
    |vpiSourceStartLine:51
    |vpiSourceStartColumn:37
    |vpiSourceEndLine:51
    |vpiSourceEndColumn:39
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_BUS_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:35:9, endln:35:25
    |vpiParent:
    \_SourceFile: (vscale_dp_hasti_sram.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v
    |vpiName:HASTI_BUS_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_BUS_WIDTH), line:1:1, endln:1:28
    |vpiSectionStartLine:1
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:1
    |vpiSectionEndColumn:28
    |vpiSourceStartLine:61
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:61
    |vpiSourceEndColumn:11
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_ADDR_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:40:9, endln:40:26
    |vpiParent:
    \_SourceFile: (vscale_dp_hasti_sram.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v
    |vpiName:HASTI_ADDR_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_ADDR_WIDTH), line:3:1, endln:3:28
    |vpiSectionStartLine:3
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:3
    |vpiSectionEndColumn:28
    |vpiSourceStartLine:66
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:66
    |vpiSourceEndColumn:11
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_BUS_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:41:9, endln:41:25
    |vpiParent:
    \_SourceFile: (vscale_dp_hasti_sram.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v
    |vpiName:HASTI_BUS_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_BUS_WIDTH), line:1:1, endln:1:28
    |vpiSectionStartLine:1
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:1
    |vpiSectionEndColumn:28
    |vpiSourceStartLine:67
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:67
    |vpiSourceEndColumn:11
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_SIZE_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:43:9, endln:43:26
    |vpiParent:
    \_SourceFile: (vscale_dp_hasti_sram.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v
    |vpiName:HASTI_SIZE_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_SIZE_WIDTH), line:23:1, endln:23:27
    |vpiSectionStartLine:23
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:23
    |vpiSectionEndColumn:27
    |vpiSourceStartLine:69
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:69
    |vpiSourceEndColumn:10
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_BUS_NBYTES), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:46:10, endln:46:27
    |vpiParent:
    \_SourceFile: (vscale_dp_hasti_sram.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v
    |vpiName:HASTI_BUS_NBYTES
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_BUS_NBYTES), line:2:1, endln:2:28
    |vpiSectionStartLine:2
    |vpiSectionStartColumn:27
    |vpiSectionEndLine:2
    |vpiSectionEndColumn:28
    |vpiSourceStartLine:72
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:72
    |vpiSourceEndColumn:11
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_BUS_NBYTES), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:46:93, endln:46:110
    |vpiParent:
    \_SourceFile: (vscale_dp_hasti_sram.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v
    |vpiName:HASTI_BUS_NBYTES
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_BUS_NBYTES), line:2:1, endln:2:28
    |vpiSectionStartLine:2
    |vpiSectionStartColumn:27
    |vpiSectionEndLine:2
    |vpiSectionEndColumn:28
    |vpiSourceStartLine:72
    |vpiSourceStartColumn:77
    |vpiSourceEndLine:72
    |vpiSourceEndColumn:78
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_BUS_NBYTES), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:46:134, endln:46:151
    |vpiParent:
    \_SourceFile: (vscale_dp_hasti_sram.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v
    |vpiName:HASTI_BUS_NBYTES
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_BUS_NBYTES), line:2:1, endln:2:28
    |vpiSectionStartLine:2
    |vpiSectionStartColumn:27
    |vpiSectionEndLine:2
    |vpiSectionEndColumn:28
    |vpiSourceStartLine:72
    |vpiSourceStartColumn:102
    |vpiSourceEndLine:72
    |vpiSourceEndColumn:103
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_BUS_NBYTES), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:46:157, endln:46:174
    |vpiParent:
    \_SourceFile: (vscale_dp_hasti_sram.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v
    |vpiName:HASTI_BUS_NBYTES
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_BUS_NBYTES), line:2:1, endln:2:28
    |vpiSectionStartLine:2
    |vpiSectionStartColumn:27
    |vpiSectionEndLine:2
    |vpiSectionEndColumn:28
    |vpiSourceStartLine:72
    |vpiSourceStartColumn:109
    |vpiSourceEndLine:72
    |vpiSourceEndColumn:110
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_BUS_NBYTES), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:47:10, endln:47:27
    |vpiParent:
    \_SourceFile: (vscale_dp_hasti_sram.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v
    |vpiName:HASTI_BUS_NBYTES
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_BUS_NBYTES), line:2:1, endln:2:28
    |vpiSectionStartLine:2
    |vpiSectionStartColumn:27
    |vpiSectionEndLine:2
    |vpiSectionEndColumn:28
    |vpiSourceStartLine:73
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:73
    |vpiSourceEndColumn:11
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_BUS_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:48:10, endln:48:26
    |vpiParent:
    \_SourceFile: (vscale_dp_hasti_sram.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v
    |vpiName:HASTI_BUS_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_BUS_WIDTH), line:1:1, endln:1:28
    |vpiSectionStartLine:1
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:1
    |vpiSectionEndColumn:28
    |vpiSourceStartLine:74
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:74
    |vpiSourceEndColumn:12
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_ADDR_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:49:10, endln:49:27
    |vpiParent:
    \_SourceFile: (vscale_dp_hasti_sram.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v
    |vpiName:HASTI_ADDR_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_ADDR_WIDTH), line:3:1, endln:3:28
    |vpiSectionStartLine:3
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:3
    |vpiSectionEndColumn:28
    |vpiSourceStartLine:75
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:75
    |vpiSourceEndColumn:12
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_ADDR_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:51:10, endln:51:27
    |vpiParent:
    \_SourceFile: (vscale_dp_hasti_sram.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v
    |vpiName:HASTI_ADDR_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_ADDR_WIDTH), line:3:1, endln:3:28
    |vpiSectionStartLine:3
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:3
    |vpiSectionEndColumn:28
    |vpiSourceStartLine:77
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:77
    |vpiSourceEndColumn:12
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_TRANS_NONSEQ), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:52:83, endln:52:102
    |vpiParent:
    \_SourceFile: (vscale_dp_hasti_sram.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v
    |vpiName:HASTI_TRANS_NONSEQ
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_TRANS_NONSEQ), line:8:1, endln:8:49
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (HASTI_TRANS_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:8:28, endln:8:46
      |vpiParent:
      \_PreprocMacroInstance: (HASTI_TRANS_NONSEQ), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:52:83, endln:52:102
      |vpiName:HASTI_TRANS_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (HASTI_TRANS_WIDTH), line:5:1, endln:5:28
      |vpiSectionStartLine:5
      |vpiSectionStartColumn:27
      |vpiSectionEndLine:5
      |vpiSectionEndColumn:28
      |vpiSourceStartLine:78
      |vpiSourceStartColumn:83
      |vpiSourceEndLine:78
      |vpiSourceEndColumn:84
    |vpiSectionStartLine:8
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:8
    |vpiSectionEndColumn:32
    |vpiSourceStartLine:78
    |vpiSourceStartColumn:83
    |vpiSourceEndLine:78
    |vpiSourceEndColumn:87
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_ADDR_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:54:9, endln:54:26
    |vpiParent:
    \_SourceFile: (vscale_dp_hasti_sram.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v
    |vpiName:HASTI_ADDR_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_ADDR_WIDTH), line:3:1, endln:3:28
    |vpiSectionStartLine:3
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:3
    |vpiSectionEndColumn:28
    |vpiSourceStartLine:80
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:80
    |vpiSourceEndColumn:11
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_TRANS_NONSEQ), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:70:27, endln:70:46
    |vpiParent:
    \_SourceFile: (vscale_dp_hasti_sram.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v
    |vpiName:HASTI_TRANS_NONSEQ
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_TRANS_NONSEQ), line:8:1, endln:8:49
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (HASTI_TRANS_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:8:28, endln:8:46
      |vpiParent:
      \_PreprocMacroInstance: (HASTI_TRANS_NONSEQ), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:70:27, endln:70:46
      |vpiName:HASTI_TRANS_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (HASTI_TRANS_WIDTH), line:5:1, endln:5:28
      |vpiSectionStartLine:5
      |vpiSectionStartColumn:27
      |vpiSectionEndLine:5
      |vpiSectionEndColumn:28
      |vpiSourceStartLine:96
      |vpiSourceStartColumn:27
      |vpiSourceEndLine:96
      |vpiSourceEndColumn:28
    |vpiSectionStartLine:8
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:8
    |vpiSectionEndColumn:32
    |vpiSourceStartLine:96
    |vpiSourceStartColumn:27
    |vpiSourceEndLine:96
    |vpiSourceEndColumn:31
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_BUS_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:86:10, endln:86:26
    |vpiParent:
    \_SourceFile: (vscale_dp_hasti_sram.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v
    |vpiName:HASTI_BUS_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_BUS_WIDTH), line:1:1, endln:1:28
    |vpiSectionStartLine:1
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:1
    |vpiSectionEndColumn:28
    |vpiSourceStartLine:112
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:112
    |vpiSourceEndColumn:12
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_BUS_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:87:10, endln:87:26
    |vpiParent:
    \_SourceFile: (vscale_dp_hasti_sram.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v
    |vpiName:HASTI_BUS_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_BUS_WIDTH), line:1:1, endln:1:28
    |vpiSectionStartLine:1
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:1
    |vpiSectionEndColumn:28
    |vpiSourceStartLine:113
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:113
    |vpiSourceEndColumn:12
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_RESP_OKAY), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:90:22, endln:90:38
    |vpiParent:
    \_SourceFile: (vscale_dp_hasti_sram.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v
    |vpiName:HASTI_RESP_OKAY
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_RESP_OKAY), line:20:1, endln:20:46
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (HASTI_RESP_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:20:26, endln:20:43
      |vpiParent:
      \_PreprocMacroInstance: (HASTI_RESP_OKAY), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:90:22, endln:90:38
      |vpiName:HASTI_RESP_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (HASTI_RESP_WIDTH), line:19:1, endln:19:27
      |vpiSectionStartLine:19
      |vpiSectionStartColumn:26
      |vpiSectionEndLine:19
      |vpiSectionEndColumn:27
      |vpiSourceStartLine:116
      |vpiSourceStartColumn:22
      |vpiSourceEndLine:116
      |vpiSourceEndColumn:23
    |vpiSectionStartLine:20
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:20
    |vpiSectionEndColumn:30
    |vpiSourceStartLine:116
    |vpiSourceStartColumn:22
    |vpiSourceEndLine:116
    |vpiSourceEndColumn:26
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_ADDR_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:96:10, endln:96:27
    |vpiParent:
    \_SourceFile: (vscale_dp_hasti_sram.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v
    |vpiName:HASTI_ADDR_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_ADDR_WIDTH), line:3:1, endln:3:28
    |vpiSectionStartLine:3
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:3
    |vpiSectionEndColumn:28
    |vpiSourceStartLine:122
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:122
    |vpiSourceEndColumn:12
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_TRANS_NONSEQ), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:97:56, endln:97:75
    |vpiParent:
    \_SourceFile: (vscale_dp_hasti_sram.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v
    |vpiName:HASTI_TRANS_NONSEQ
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_TRANS_NONSEQ), line:8:1, endln:8:49
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (HASTI_TRANS_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:8:28, endln:8:46
      |vpiParent:
      \_PreprocMacroInstance: (HASTI_TRANS_NONSEQ), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:97:56, endln:97:75
      |vpiName:HASTI_TRANS_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (HASTI_TRANS_WIDTH), line:5:1, endln:5:28
      |vpiSectionStartLine:5
      |vpiSectionStartColumn:27
      |vpiSectionEndLine:5
      |vpiSectionEndColumn:28
      |vpiSourceStartLine:123
      |vpiSourceStartColumn:56
      |vpiSourceEndLine:123
      |vpiSourceEndColumn:57
    |vpiSectionStartLine:8
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:8
    |vpiSectionEndColumn:32
    |vpiSourceStartLine:123
    |vpiSourceStartColumn:56
    |vpiSourceEndLine:123
    |vpiSourceEndColumn:60
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_ADDR_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:99:9, endln:99:26
    |vpiParent:
    \_SourceFile: (vscale_dp_hasti_sram.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v
    |vpiName:HASTI_ADDR_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_ADDR_WIDTH), line:3:1, endln:3:28
    |vpiSectionStartLine:3
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:3
    |vpiSectionEndColumn:28
    |vpiSourceStartLine:125
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:125
    |vpiSourceEndColumn:11
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_TRANS_NONSEQ), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:106:27, endln:106:46
    |vpiParent:
    \_SourceFile: (vscale_dp_hasti_sram.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v
    |vpiName:HASTI_TRANS_NONSEQ
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_TRANS_NONSEQ), line:8:1, endln:8:49
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (HASTI_TRANS_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:8:28, endln:8:46
      |vpiParent:
      \_PreprocMacroInstance: (HASTI_TRANS_NONSEQ), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:106:27, endln:106:46
      |vpiName:HASTI_TRANS_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (HASTI_TRANS_WIDTH), line:5:1, endln:5:28
      |vpiSectionStartLine:5
      |vpiSectionStartColumn:27
      |vpiSectionEndLine:5
      |vpiSectionEndColumn:28
      |vpiSourceStartLine:132
      |vpiSourceStartColumn:27
      |vpiSourceEndLine:132
      |vpiSourceEndColumn:28
    |vpiSectionStartLine:8
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:8
    |vpiSectionEndColumn:32
    |vpiSourceStartLine:132
    |vpiSourceStartColumn:27
    |vpiSourceEndLine:132
    |vpiSourceEndColumn:31
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_BUS_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:115:10, endln:115:26
    |vpiParent:
    \_SourceFile: (vscale_dp_hasti_sram.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v
    |vpiName:HASTI_BUS_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_BUS_WIDTH), line:1:1, endln:1:28
    |vpiSectionStartLine:1
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:1
    |vpiSectionEndColumn:28
    |vpiSourceStartLine:141
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:141
    |vpiSourceEndColumn:12
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_BUS_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:116:10, endln:116:26
    |vpiParent:
    \_SourceFile: (vscale_dp_hasti_sram.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v
    |vpiName:HASTI_BUS_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_BUS_WIDTH), line:1:1, endln:1:28
    |vpiSectionStartLine:1
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:1
    |vpiSectionEndColumn:28
    |vpiSourceStartLine:142
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:142
    |vpiSourceEndColumn:12
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_RESP_OKAY), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:119:22, endln:119:38
    |vpiParent:
    \_SourceFile: (vscale_dp_hasti_sram.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v
    |vpiName:HASTI_RESP_OKAY
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_RESP_OKAY), line:20:1, endln:20:46
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (HASTI_RESP_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:20:26, endln:20:43
      |vpiParent:
      \_PreprocMacroInstance: (HASTI_RESP_OKAY), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:119:22, endln:119:38
      |vpiName:HASTI_RESP_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (HASTI_RESP_WIDTH), line:19:1, endln:19:27
      |vpiSectionStartLine:19
      |vpiSectionStartColumn:26
      |vpiSectionEndLine:19
      |vpiSectionEndColumn:27
      |vpiSourceStartLine:145
      |vpiSourceStartColumn:22
      |vpiSourceEndLine:145
      |vpiSourceEndColumn:23
    |vpiSectionStartLine:20
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:20
    |vpiSectionEndColumn:30
    |vpiSourceStartLine:145
    |vpiSourceStartColumn:22
    |vpiSourceEndLine:145
    |vpiSourceEndColumn:26
|vpiSourceFiles:
\_SourceFile: (vscale_core.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:vscale_core.v
  |vpiIncludes:
  \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:1:1, endln:1:37
    |vpiParent:
    \_SourceFile: (vscale_core.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v
    |vpiName:vscale_hasti_constants.vh
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_BUS_WIDTH), line:1:1, endln:1:28
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:1:1, endln:1:37
      |vpiName:HASTI_BUS_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_BUS_NBYTES), line:2:1, endln:2:28
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:1:1, endln:1:37
      |vpiName:HASTI_BUS_NBYTES
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:27
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_ADDR_WIDTH), line:3:1, endln:3:28
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:1:1, endln:1:37
      |vpiName:HASTI_ADDR_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_TRANS_WIDTH), line:5:1, endln:5:28
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:1:1, endln:1:37
      |vpiName:HASTI_TRANS_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:27
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_TRANS_IDLE), line:6:1, endln:6:49
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:1:1, endln:1:37
      |vpiName:HASTI_TRANS_IDLE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_TRANS_BUSY), line:7:1, endln:7:49
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:1:1, endln:1:37
      |vpiName:HASTI_TRANS_BUSY
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_TRANS_NONSEQ), line:8:1, endln:8:49
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:1:1, endln:1:37
      |vpiName:HASTI_TRANS_NONSEQ
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_TRANS_SEQ), line:9:1, endln:9:49
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:1:1, endln:1:37
      |vpiName:HASTI_TRANS_SEQ
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_PROT_WIDTH), line:11:1, endln:11:27
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:1:1, endln:1:37
      |vpiName:HASTI_PROT_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_NO_PROT), line:12:1, endln:12:43
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:1:1, endln:1:37
      |vpiName:HASTI_NO_PROT
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_BURST_WIDTH), line:14:1, endln:14:28
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:1:1, endln:1:37
      |vpiName:HASTI_BURST_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:27
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_BURST_SINGLE), line:15:1, endln:15:49
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:1:1, endln:1:37
      |vpiName:HASTI_BURST_SINGLE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_MASTER_NO_LOCK), line:17:1, endln:17:34
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:1:1, endln:1:37
      |vpiName:HASTI_MASTER_NO_LOCK
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:30
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_RESP_WIDTH), line:19:1, endln:19:27
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:1:1, endln:1:37
      |vpiName:HASTI_RESP_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_RESP_OKAY), line:20:1, endln:20:46
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:1:1, endln:1:37
      |vpiName:HASTI_RESP_OKAY
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_RESP_ERROR), line:21:1, endln:21:46
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:1:1, endln:1:37
      |vpiName:HASTI_RESP_ERROR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_SIZE_WIDTH), line:23:1, endln:23:27
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:1:1, endln:1:37
      |vpiName:HASTI_SIZE_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_SIZE_BYTE), line:24:1, endln:24:49
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:1:1, endln:1:37
      |vpiName:HASTI_SIZE_BYTE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_SIZE_HALFWORD), line:25:1, endln:25:49
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:1:1, endln:1:37
      |vpiName:HASTI_SIZE_HALFWORD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_SIZE_WORD), line:26:1, endln:26:49
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:1:1, endln:1:37
      |vpiName:HASTI_SIZE_WORD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
  |vpiIncludes:
  \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
    |vpiParent:
    \_SourceFile: (vscale_core.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v
    |vpiName:vscale_ctrl_constants.vh
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_A_SEL_WIDTH), line:1:1, endln:1:26
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:SRC_A_SEL_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:25
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_A_RS1), line:2:1, endln:2:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:SRC_A_RS1
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_A_PC), line:3:1, endln:3:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:SRC_A_PC
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_A_ZERO), line:4:1, endln:4:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:SRC_A_ZERO
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_B_SEL_WIDTH), line:6:1, endln:6:26
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:SRC_B_SEL_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:25
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_B_RS2), line:7:1, endln:7:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:SRC_B_RS2
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_B_IMM), line:8:1, endln:8:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:SRC_B_IMM
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_B_FOUR), line:9:1, endln:9:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:SRC_B_FOUR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_B_ZERO), line:10:1, endln:10:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:SRC_B_ZERO
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_SRC_SEL_WIDTH), line:12:1, endln:12:27
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:PC_SRC_SEL_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_PLUS_FOUR), line:13:1, endln:13:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:PC_PLUS_FOUR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_BRANCH_TARGET), line:14:1, endln:14:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:PC_BRANCH_TARGET
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_JAL_TARGET), line:15:1, endln:15:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:PC_JAL_TARGET
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_JALR_TARGET), line:16:1, endln:16:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:PC_JALR_TARGET
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_REPLAY), line:17:1, endln:17:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:PC_REPLAY
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_HANDLER), line:18:1, endln:18:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:PC_HANDLER
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_EPC), line:19:1, endln:19:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:PC_EPC
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (IMM_TYPE_WIDTH), line:21:1, endln:21:25
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:IMM_TYPE_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (IMM_I), line:22:1, endln:22:33
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:IMM_I
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:15
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (IMM_S), line:23:1, endln:23:33
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:IMM_S
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:15
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (IMM_U), line:24:1, endln:24:33
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:IMM_U
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:15
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (IMM_J), line:25:1, endln:25:33
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:IMM_J
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:15
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (WB_SRC_SEL_WIDTH), line:27:1, endln:27:27
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:WB_SRC_SEL_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (WB_SRC_ALU), line:28:1, endln:28:41
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:WB_SRC_ALU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (WB_SRC_MEM), line:29:1, endln:29:41
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:WB_SRC_MEM
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (WB_SRC_CSR), line:30:1, endln:30:41
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:WB_SRC_CSR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (WB_SRC_MD), line:31:1, endln:31:41
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:WB_SRC_MD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_WIDTH), line:33:1, endln:33:25
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:MEM_TYPE_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LB), line:34:1, endln:34:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:MEM_TYPE_LB
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LH), line:35:1, endln:35:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:MEM_TYPE_LH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LW), line:36:1, endln:36:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:MEM_TYPE_LW
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LD), line:37:1, endln:37:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:MEM_TYPE_LD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LBU), line:38:1, endln:38:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:MEM_TYPE_LBU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LHU), line:39:1, endln:39:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:MEM_TYPE_LHU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LWU), line:40:1, endln:40:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:MEM_TYPE_LWU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_WIDTH), line:42:1, endln:42:25
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:MEM_TYPE_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_SB), line:43:1, endln:43:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:MEM_TYPE_SB
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_SH), line:44:1, endln:44:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:MEM_TYPE_SH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_SW), line:45:1, endln:45:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:MEM_TYPE_SW
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_SD), line:46:1, endln:46:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:MEM_TYPE_SD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HTIF_PCR_WIDTH), line:48:1, endln:48:26
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:HTIF_PCR_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
  |vpiIncludes:
  \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:3:1, endln:3:34
    |vpiParent:
    \_SourceFile: (vscale_core.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v
    |vpiName:vscale_csr_addr_map.vh
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_WIDTH), line:1:1, endln:1:30
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:3:1, endln:3:34
      |vpiName:CSR_ADDR_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_COUNTER_WIDTH), line:2:1, endln:2:30
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:3:1, endln:3:34
      |vpiName:CSR_COUNTER_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_CYCLE), line:4:1, endln:4:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:3:1, endln:3:34
      |vpiName:CSR_ADDR_CYCLE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_TIME), line:5:1, endln:5:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:3:1, endln:3:34
      |vpiName:CSR_ADDR_TIME
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_INSTRET), line:6:1, endln:6:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:3:1, endln:3:34
      |vpiName:CSR_ADDR_INSTRET
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_CYCLEH), line:7:1, endln:7:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:3:1, endln:3:34
      |vpiName:CSR_ADDR_CYCLEH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_TIMEH), line:8:1, endln:8:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:3:1, endln:3:34
      |vpiName:CSR_ADDR_TIMEH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_INSTRETH), line:9:1, endln:9:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:3:1, endln:3:34
      |vpiName:CSR_ADDR_INSTRETH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MCPUID), line:10:1, endln:10:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:3:1, endln:3:34
      |vpiName:CSR_ADDR_MCPUID
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MIMPID), line:11:1, endln:11:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:3:1, endln:3:34
      |vpiName:CSR_ADDR_MIMPID
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MHARTID), line:12:1, endln:12:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:3:1, endln:3:34
      |vpiName:CSR_ADDR_MHARTID
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MSTATUS), line:13:1, endln:13:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:3:1, endln:3:34
      |vpiName:CSR_ADDR_MSTATUS
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MTVEC), line:14:1, endln:14:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:3:1, endln:3:34
      |vpiName:CSR_ADDR_MTVEC
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MTDELEG), line:15:1, endln:15:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:3:1, endln:3:34
      |vpiName:CSR_ADDR_MTDELEG
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MIE), line:16:1, endln:16:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:3:1, endln:3:34
      |vpiName:CSR_ADDR_MIE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MTIMECMP), line:17:1, endln:17:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:3:1, endln:3:34
      |vpiName:CSR_ADDR_MTIMECMP
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MTIME), line:18:1, endln:18:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:3:1, endln:3:34
      |vpiName:CSR_ADDR_MTIME
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MTIMEH), line:19:1, endln:19:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:3:1, endln:3:34
      |vpiName:CSR_ADDR_MTIMEH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MSCRATCH), line:20:1, endln:20:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:3:1, endln:3:34
      |vpiName:CSR_ADDR_MSCRATCH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MEPC), line:21:1, endln:21:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:3:1, endln:3:34
      |vpiName:CSR_ADDR_MEPC
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MCAUSE), line:22:1, endln:22:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:3:1, endln:3:34
      |vpiName:CSR_ADDR_MCAUSE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MBADADDR), line:23:1, endln:23:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:3:1, endln:3:34
      |vpiName:CSR_ADDR_MBADADDR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MIP), line:24:1, endln:24:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:3:1, endln:3:34
      |vpiName:CSR_ADDR_MIP
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_CYCLEW), line:25:1, endln:25:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:3:1, endln:3:34
      |vpiName:CSR_ADDR_CYCLEW
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_TIMEW), line:26:1, endln:26:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:3:1, endln:3:34
      |vpiName:CSR_ADDR_TIMEW
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_INSTRETW), line:27:1, endln:27:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:3:1, endln:3:34
      |vpiName:CSR_ADDR_INSTRETW
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_CYCLEHW), line:28:1, endln:28:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:3:1, endln:3:34
      |vpiName:CSR_ADDR_CYCLEHW
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_TIMEHW), line:29:1, endln:29:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:3:1, endln:3:34
      |vpiName:CSR_ADDR_TIMEHW
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_INSTRETHW), line:30:1, endln:30:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:3:1, endln:3:34
      |vpiName:CSR_ADDR_INSTRETHW
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_TO_HOST), line:32:1, endln:32:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:3:1, endln:3:34
      |vpiName:CSR_ADDR_TO_HOST
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_FROM_HOST), line:33:1, endln:33:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:3:1, endln:3:34
      |vpiName:CSR_ADDR_FROM_HOST
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_CMD_WIDTH), line:35:1, endln:35:24
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:3:1, endln:3:34
      |vpiName:CSR_CMD_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_IDLE), line:36:1, endln:36:24
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:3:1, endln:3:34
      |vpiName:CSR_IDLE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_READ), line:37:1, endln:37:24
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:3:1, endln:3:34
      |vpiName:CSR_READ
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_WRITE), line:38:1, endln:38:24
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:3:1, endln:3:34
      |vpiName:CSR_WRITE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_SET), line:39:1, endln:39:24
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:3:1, endln:3:34
      |vpiName:CSR_SET
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_CLEAR), line:40:1, endln:40:24
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:3:1, endln:3:34
      |vpiName:CSR_CLEAR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_WIDTH), line:42:1, endln:42:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:3:1, endln:3:34
      |vpiName:ECODE_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:42
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_INST_ADDR_MISALIGNED), line:43:1, endln:43:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:3:1, endln:3:34
      |vpiName:ECODE_INST_ADDR_MISALIGNED
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:42
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_INST_ADDR_FAULT), line:44:1, endln:44:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:3:1, endln:3:34
      |vpiName:ECODE_INST_ADDR_FAULT
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:42
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_ILLEGAL_INST), line:45:1, endln:45:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:3:1, endln:3:34
      |vpiName:ECODE_ILLEGAL_INST
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:42
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_BREAKPOINT), line:46:1, endln:46:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:3:1, endln:3:34
      |vpiName:ECODE_BREAKPOINT
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:42
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_LOAD_ADDR_MISALIGNED), line:47:1, endln:47:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:3:1, endln:3:34
      |vpiName:ECODE_LOAD_ADDR_MISALIGNED
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:42
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_LOAD_ACCESS_FAULT), line:48:1, endln:48:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:3:1, endln:3:34
      |vpiName:ECODE_LOAD_ACCESS_FAULT
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:42
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_STORE_AMO_ADDR_MISALIGNED), line:49:1, endln:49:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:3:1, endln:3:34
      |vpiName:ECODE_STORE_AMO_ADDR_MISALIGNED
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:42
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_STORE_AMO_ACCESS_FAULT), line:50:1, endln:50:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:3:1, endln:3:34
      |vpiName:ECODE_STORE_AMO_ACCESS_FAULT
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:42
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_ECALL_FROM_U), line:51:1, endln:51:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:3:1, endln:3:34
      |vpiName:ECODE_ECALL_FROM_U
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:42
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_ECALL_FROM_S), line:52:1, endln:52:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:3:1, endln:3:34
      |vpiName:ECODE_ECALL_FROM_S
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:42
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_ECALL_FROM_H), line:53:1, endln:53:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:3:1, endln:3:34
      |vpiName:ECODE_ECALL_FROM_H
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:41
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_ECALL_FROM_M), line:54:1, endln:54:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:3:1, endln:3:34
      |vpiName:ECODE_ECALL_FROM_M
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:41
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ICODE_SOFTWARE), line:56:1, endln:56:25
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:3:1, endln:3:34
      |vpiName:ICODE_SOFTWARE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ICODE_TIMER), line:57:1, endln:57:25
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:3:1, endln:3:34
      |vpiName:ICODE_TIMER
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PRV_WIDTH), line:59:1, endln:59:24
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:3:1, endln:3:34
      |vpiName:PRV_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PRV_U), line:60:1, endln:60:24
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:3:1, endln:3:34
      |vpiName:PRV_U
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PRV_S), line:61:1, endln:61:24
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:3:1, endln:3:34
      |vpiName:PRV_S
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PRV_H), line:62:1, endln:62:24
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:3:1, endln:3:34
      |vpiName:PRV_H
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PRV_M), line:63:1, endln:63:24
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:3:1, endln:3:34
      |vpiName:PRV_M
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
  |vpiIncludes:
  \_SourceFile: (vscale_platform_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_platform_constants.vh, line:4:1, endln:4:40
    |vpiParent:
    \_SourceFile: (vscale_core.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v
    |vpiName:vscale_platform_constants.vh
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (N_EXT_INTS), line:1:1, endln:1:22
      |vpiParent:
      \_SourceFile: (vscale_platform_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_platform_constants.vh, line:4:1, endln:4:40
      |vpiName:N_EXT_INTS
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (N_EXT_INTS), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:8:13, endln:8:24
    |vpiParent:
    \_SourceFile: (vscale_core.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v
    |vpiName:N_EXT_INTS
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (N_EXT_INTS), line:1:1, endln:1:22
    |vpiSectionStartLine:1
    |vpiSectionStartColumn:20
    |vpiSectionEndLine:1
    |vpiSectionEndColumn:27
    |vpiSourceStartLine:145
    |vpiSourceStartColumn:13
    |vpiSourceEndLine:145
    |vpiSourceEndColumn:20
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_ADDR_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:9:28, endln:9:45
    |vpiParent:
    \_SourceFile: (vscale_core.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v
    |vpiName:HASTI_ADDR_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_ADDR_WIDTH), line:3:1, endln:3:28
    |vpiSectionStartLine:3
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:3
    |vpiSectionEndColumn:28
    |vpiSourceStartLine:146
    |vpiSourceStartColumn:28
    |vpiSourceEndLine:146
    |vpiSourceEndColumn:30
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_SIZE_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:11:28, endln:11:45
    |vpiParent:
    \_SourceFile: (vscale_core.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v
    |vpiName:HASTI_SIZE_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_SIZE_WIDTH), line:23:1, endln:23:27
    |vpiSectionStartLine:23
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:23
    |vpiSectionEndColumn:27
    |vpiSourceStartLine:148
    |vpiSourceStartColumn:28
    |vpiSourceEndLine:148
    |vpiSourceEndColumn:29
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_BURST_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:12:28, endln:12:46
    |vpiParent:
    \_SourceFile: (vscale_core.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v
    |vpiName:HASTI_BURST_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_BURST_WIDTH), line:14:1, endln:14:28
    |vpiSectionStartLine:14
    |vpiSectionStartColumn:27
    |vpiSectionEndLine:14
    |vpiSectionEndColumn:28
    |vpiSourceStartLine:149
    |vpiSourceStartColumn:28
    |vpiSourceEndLine:149
    |vpiSourceEndColumn:29
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_PROT_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:14:28, endln:14:45
    |vpiParent:
    \_SourceFile: (vscale_core.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v
    |vpiName:HASTI_PROT_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_PROT_WIDTH), line:11:1, endln:11:27
    |vpiSectionStartLine:11
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:11
    |vpiSectionEndColumn:27
    |vpiSourceStartLine:151
    |vpiSourceStartColumn:28
    |vpiSourceEndLine:151
    |vpiSourceEndColumn:29
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_TRANS_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:15:28, endln:15:46
    |vpiParent:
    \_SourceFile: (vscale_core.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v
    |vpiName:HASTI_TRANS_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_TRANS_WIDTH), line:5:1, endln:5:28
    |vpiSectionStartLine:5
    |vpiSectionStartColumn:27
    |vpiSectionEndLine:5
    |vpiSectionEndColumn:28
    |vpiSourceStartLine:152
    |vpiSourceStartColumn:28
    |vpiSourceEndLine:152
    |vpiSourceEndColumn:29
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_BUS_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:16:28, endln:16:44
    |vpiParent:
    \_SourceFile: (vscale_core.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v
    |vpiName:HASTI_BUS_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_BUS_WIDTH), line:1:1, endln:1:28
    |vpiSectionStartLine:1
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:1
    |vpiSectionEndColumn:28
    |vpiSourceStartLine:153
    |vpiSourceStartColumn:28
    |vpiSourceEndLine:153
    |vpiSourceEndColumn:30
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_BUS_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:17:27, endln:17:43
    |vpiParent:
    \_SourceFile: (vscale_core.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v
    |vpiName:HASTI_BUS_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_BUS_WIDTH), line:1:1, endln:1:28
    |vpiSectionStartLine:1
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:1
    |vpiSectionEndColumn:28
    |vpiSourceStartLine:154
    |vpiSourceStartColumn:27
    |vpiSourceEndLine:154
    |vpiSourceEndColumn:29
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_RESP_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:19:27, endln:19:44
    |vpiParent:
    \_SourceFile: (vscale_core.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v
    |vpiName:HASTI_RESP_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_RESP_WIDTH), line:19:1, endln:19:27
    |vpiSectionStartLine:19
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:19
    |vpiSectionEndColumn:27
    |vpiSourceStartLine:156
    |vpiSourceStartColumn:27
    |vpiSourceEndLine:156
    |vpiSourceEndColumn:28
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_ADDR_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:20:28, endln:20:45
    |vpiParent:
    \_SourceFile: (vscale_core.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v
    |vpiName:HASTI_ADDR_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_ADDR_WIDTH), line:3:1, endln:3:28
    |vpiSectionStartLine:3
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:3
    |vpiSectionEndColumn:28
    |vpiSourceStartLine:157
    |vpiSourceStartColumn:28
    |vpiSourceEndLine:157
    |vpiSourceEndColumn:30
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_SIZE_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:22:28, endln:22:45
    |vpiParent:
    \_SourceFile: (vscale_core.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v
    |vpiName:HASTI_SIZE_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_SIZE_WIDTH), line:23:1, endln:23:27
    |vpiSectionStartLine:23
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:23
    |vpiSectionEndColumn:27
    |vpiSourceStartLine:159
    |vpiSourceStartColumn:28
    |vpiSourceEndLine:159
    |vpiSourceEndColumn:29
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_BURST_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:23:28, endln:23:46
    |vpiParent:
    \_SourceFile: (vscale_core.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v
    |vpiName:HASTI_BURST_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_BURST_WIDTH), line:14:1, endln:14:28
    |vpiSectionStartLine:14
    |vpiSectionStartColumn:27
    |vpiSectionEndLine:14
    |vpiSectionEndColumn:28
    |vpiSourceStartLine:160
    |vpiSourceStartColumn:28
    |vpiSourceEndLine:160
    |vpiSourceEndColumn:29
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_PROT_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:25:28, endln:25:45
    |vpiParent:
    \_SourceFile: (vscale_core.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v
    |vpiName:HASTI_PROT_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_PROT_WIDTH), line:11:1, endln:11:27
    |vpiSectionStartLine:11
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:11
    |vpiSectionEndColumn:27
    |vpiSourceStartLine:162
    |vpiSourceStartColumn:28
    |vpiSourceEndLine:162
    |vpiSourceEndColumn:29
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_TRANS_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:26:28, endln:26:46
    |vpiParent:
    \_SourceFile: (vscale_core.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v
    |vpiName:HASTI_TRANS_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_TRANS_WIDTH), line:5:1, endln:5:28
    |vpiSectionStartLine:5
    |vpiSectionStartColumn:27
    |vpiSectionEndLine:5
    |vpiSectionEndColumn:28
    |vpiSourceStartLine:163
    |vpiSourceStartColumn:28
    |vpiSourceEndLine:163
    |vpiSourceEndColumn:29
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_BUS_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:27:28, endln:27:44
    |vpiParent:
    \_SourceFile: (vscale_core.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v
    |vpiName:HASTI_BUS_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_BUS_WIDTH), line:1:1, endln:1:28
    |vpiSectionStartLine:1
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:1
    |vpiSectionEndColumn:28
    |vpiSourceStartLine:164
    |vpiSourceStartColumn:28
    |vpiSourceEndLine:164
    |vpiSourceEndColumn:30
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_BUS_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:28:27, endln:28:43
    |vpiParent:
    \_SourceFile: (vscale_core.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v
    |vpiName:HASTI_BUS_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_BUS_WIDTH), line:1:1, endln:1:28
    |vpiSectionStartLine:1
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:1
    |vpiSectionEndColumn:28
    |vpiSourceStartLine:165
    |vpiSourceStartColumn:27
    |vpiSourceEndLine:165
    |vpiSourceEndColumn:29
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_RESP_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:30:27, endln:30:44
    |vpiParent:
    \_SourceFile: (vscale_core.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v
    |vpiName:HASTI_RESP_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_RESP_WIDTH), line:19:1, endln:19:27
    |vpiSectionStartLine:19
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:19
    |vpiSectionEndColumn:27
    |vpiSourceStartLine:167
    |vpiSourceStartColumn:27
    |vpiSourceEndLine:167
    |vpiSourceEndColumn:28
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_ADDR_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:36:27, endln:36:42
    |vpiParent:
    \_SourceFile: (vscale_core.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v
    |vpiName:CSR_ADDR_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_WIDTH), line:1:1, endln:1:30
    |vpiSectionStartLine:1
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:1
    |vpiSectionEndColumn:30
    |vpiSourceStartLine:173
    |vpiSourceStartColumn:27
    |vpiSourceEndLine:173
    |vpiSourceEndColumn:29
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HTIF_PCR_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:37:27, endln:37:42
    |vpiParent:
    \_SourceFile: (vscale_core.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v
    |vpiName:HTIF_PCR_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HTIF_PCR_WIDTH), line:48:1, endln:48:26
    |vpiSectionStartLine:48
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:48
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:174
    |vpiSourceStartColumn:27
    |vpiSourceEndLine:174
    |vpiSourceEndColumn:29
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HTIF_PCR_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:40:28, endln:40:43
    |vpiParent:
    \_SourceFile: (vscale_core.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v
    |vpiName:HTIF_PCR_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HTIF_PCR_WIDTH), line:48:1, endln:48:26
    |vpiSectionStartLine:48
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:48
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:177
    |vpiSourceStartColumn:28
    |vpiSourceEndLine:177
    |vpiSourceEndColumn:30
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_ADDR_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:51:10, endln:51:27
    |vpiParent:
    \_SourceFile: (vscale_core.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v
    |vpiName:HASTI_ADDR_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_ADDR_WIDTH), line:3:1, endln:3:28
    |vpiSectionStartLine:3
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:3
    |vpiSectionEndColumn:28
    |vpiSourceStartLine:188
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:188
    |vpiSourceEndColumn:12
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_BUS_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:52:10, endln:52:26
    |vpiParent:
    \_SourceFile: (vscale_core.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v
    |vpiName:HASTI_BUS_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_BUS_WIDTH), line:1:1, endln:1:28
    |vpiSectionStartLine:1
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:1
    |vpiSectionEndColumn:28
    |vpiSourceStartLine:189
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:189
    |vpiSourceEndColumn:12
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_SIZE_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:57:10, endln:57:27
    |vpiParent:
    \_SourceFile: (vscale_core.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v
    |vpiName:HASTI_SIZE_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_SIZE_WIDTH), line:23:1, endln:23:27
    |vpiSectionStartLine:23
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:23
    |vpiSectionEndColumn:27
    |vpiSourceStartLine:194
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:194
    |vpiSourceEndColumn:11
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_ADDR_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:58:10, endln:58:27
    |vpiParent:
    \_SourceFile: (vscale_core.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v
    |vpiName:HASTI_ADDR_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_ADDR_WIDTH), line:3:1, endln:3:28
    |vpiSectionStartLine:3
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:3
    |vpiSectionEndColumn:28
    |vpiSourceStartLine:195
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:195
    |vpiSourceEndColumn:12
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_BUS_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:59:10, endln:59:26
    |vpiParent:
    \_SourceFile: (vscale_core.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v
    |vpiName:HASTI_BUS_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_BUS_WIDTH), line:1:1, endln:1:28
    |vpiSectionStartLine:1
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:1
    |vpiSectionEndColumn:28
    |vpiSourceStartLine:196
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:196
    |vpiSourceEndColumn:12
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_BUS_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:60:10, endln:60:26
    |vpiParent:
    \_SourceFile: (vscale_core.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v
    |vpiName:HASTI_BUS_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_BUS_WIDTH), line:1:1, endln:1:28
    |vpiSectionStartLine:1
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:1
    |vpiSectionEndColumn:28
    |vpiSourceStartLine:197
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:197
    |vpiSourceEndColumn:12
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_SIZE_WORD), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:82:51, endln:82:67
    |vpiParent:
    \_SourceFile: (vscale_core.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v
    |vpiName:HASTI_SIZE_WORD
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_SIZE_WORD), line:26:1, endln:26:49
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (HASTI_SIZE_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:26:29, endln:26:46
      |vpiParent:
      \_PreprocMacroInstance: (HASTI_SIZE_WORD), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:82:51, endln:82:67
      |vpiName:HASTI_SIZE_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (HASTI_SIZE_WIDTH), line:23:1, endln:23:27
      |vpiSectionStartLine:23
      |vpiSectionStartColumn:26
      |vpiSectionEndLine:23
      |vpiSectionEndColumn:27
      |vpiSourceStartLine:219
      |vpiSourceStartColumn:51
      |vpiSourceEndLine:219
      |vpiSourceEndColumn:52
    |vpiSectionStartLine:26
    |vpiSectionStartColumn:29
    |vpiSectionEndLine:26
    |vpiSectionEndColumn:33
    |vpiSourceStartLine:219
    |vpiSourceStartColumn:51
    |vpiSourceEndLine:219
    |vpiSourceEndColumn:55
|vpiSourceFiles:
\_SourceFile: (vscale_hasti_bridge.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:vscale_hasti_bridge.v
  |vpiIncludes:
  \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:1:1, endln:1:37
    |vpiParent:
    \_SourceFile: (vscale_hasti_bridge.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v
    |vpiName:vscale_hasti_constants.vh
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_BUS_WIDTH), line:1:1, endln:1:28
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:1:1, endln:1:37
      |vpiName:HASTI_BUS_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_BUS_NBYTES), line:2:1, endln:2:28
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:1:1, endln:1:37
      |vpiName:HASTI_BUS_NBYTES
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:27
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_ADDR_WIDTH), line:3:1, endln:3:28
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:1:1, endln:1:37
      |vpiName:HASTI_ADDR_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_TRANS_WIDTH), line:5:1, endln:5:28
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:1:1, endln:1:37
      |vpiName:HASTI_TRANS_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:27
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_TRANS_IDLE), line:6:1, endln:6:49
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:1:1, endln:1:37
      |vpiName:HASTI_TRANS_IDLE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_TRANS_BUSY), line:7:1, endln:7:49
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:1:1, endln:1:37
      |vpiName:HASTI_TRANS_BUSY
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_TRANS_NONSEQ), line:8:1, endln:8:49
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:1:1, endln:1:37
      |vpiName:HASTI_TRANS_NONSEQ
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_TRANS_SEQ), line:9:1, endln:9:49
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:1:1, endln:1:37
      |vpiName:HASTI_TRANS_SEQ
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_PROT_WIDTH), line:11:1, endln:11:27
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:1:1, endln:1:37
      |vpiName:HASTI_PROT_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_NO_PROT), line:12:1, endln:12:43
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:1:1, endln:1:37
      |vpiName:HASTI_NO_PROT
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_BURST_WIDTH), line:14:1, endln:14:28
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:1:1, endln:1:37
      |vpiName:HASTI_BURST_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:27
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_BURST_SINGLE), line:15:1, endln:15:49
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:1:1, endln:1:37
      |vpiName:HASTI_BURST_SINGLE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_MASTER_NO_LOCK), line:17:1, endln:17:34
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:1:1, endln:1:37
      |vpiName:HASTI_MASTER_NO_LOCK
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:30
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_RESP_WIDTH), line:19:1, endln:19:27
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:1:1, endln:1:37
      |vpiName:HASTI_RESP_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_RESP_OKAY), line:20:1, endln:20:46
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:1:1, endln:1:37
      |vpiName:HASTI_RESP_OKAY
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_RESP_ERROR), line:21:1, endln:21:46
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:1:1, endln:1:37
      |vpiName:HASTI_RESP_ERROR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_SIZE_WIDTH), line:23:1, endln:23:27
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:1:1, endln:1:37
      |vpiName:HASTI_SIZE_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_SIZE_BYTE), line:24:1, endln:24:49
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:1:1, endln:1:37
      |vpiName:HASTI_SIZE_BYTE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_SIZE_HALFWORD), line:25:1, endln:25:49
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:1:1, endln:1:37
      |vpiName:HASTI_SIZE_HALFWORD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_SIZE_WORD), line:26:1, endln:26:49
      |vpiParent:
      \_SourceFile: (vscale_hasti_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:1:1, endln:1:37
      |vpiName:HASTI_SIZE_WORD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_ADDR_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:4:36, endln:4:53
    |vpiParent:
    \_SourceFile: (vscale_hasti_bridge.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v
    |vpiName:HASTI_ADDR_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_ADDR_WIDTH), line:3:1, endln:3:28
    |vpiSectionStartLine:3
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:3
    |vpiSectionEndColumn:28
    |vpiSourceStartLine:30
    |vpiSourceStartColumn:36
    |vpiSourceEndLine:30
    |vpiSourceEndColumn:38
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_SIZE_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:6:36, endln:6:53
    |vpiParent:
    \_SourceFile: (vscale_hasti_bridge.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v
    |vpiName:HASTI_SIZE_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_SIZE_WIDTH), line:23:1, endln:23:27
    |vpiSectionStartLine:23
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:23
    |vpiSectionEndColumn:27
    |vpiSourceStartLine:32
    |vpiSourceStartColumn:36
    |vpiSourceEndLine:32
    |vpiSourceEndColumn:37
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_BURST_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:7:36, endln:7:54
    |vpiParent:
    \_SourceFile: (vscale_hasti_bridge.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v
    |vpiName:HASTI_BURST_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_BURST_WIDTH), line:14:1, endln:14:28
    |vpiSectionStartLine:14
    |vpiSectionStartColumn:27
    |vpiSectionEndLine:14
    |vpiSectionEndColumn:28
    |vpiSourceStartLine:33
    |vpiSourceStartColumn:36
    |vpiSourceEndLine:33
    |vpiSourceEndColumn:37
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_PROT_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:9:36, endln:9:53
    |vpiParent:
    \_SourceFile: (vscale_hasti_bridge.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v
    |vpiName:HASTI_PROT_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_PROT_WIDTH), line:11:1, endln:11:27
    |vpiSectionStartLine:11
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:11
    |vpiSectionEndColumn:27
    |vpiSourceStartLine:35
    |vpiSourceStartColumn:36
    |vpiSourceEndLine:35
    |vpiSourceEndColumn:37
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_TRANS_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:10:36, endln:10:54
    |vpiParent:
    \_SourceFile: (vscale_hasti_bridge.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v
    |vpiName:HASTI_TRANS_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_TRANS_WIDTH), line:5:1, endln:5:28
    |vpiSectionStartLine:5
    |vpiSectionStartColumn:27
    |vpiSectionEndLine:5
    |vpiSectionEndColumn:28
    |vpiSourceStartLine:36
    |vpiSourceStartColumn:36
    |vpiSourceEndLine:36
    |vpiSourceEndColumn:37
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_BUS_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:11:36, endln:11:52
    |vpiParent:
    \_SourceFile: (vscale_hasti_bridge.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v
    |vpiName:HASTI_BUS_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_BUS_WIDTH), line:1:1, endln:1:28
    |vpiSectionStartLine:1
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:1
    |vpiSectionEndColumn:28
    |vpiSourceStartLine:37
    |vpiSourceStartColumn:36
    |vpiSourceEndLine:37
    |vpiSourceEndColumn:38
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_BUS_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:12:35, endln:12:51
    |vpiParent:
    \_SourceFile: (vscale_hasti_bridge.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v
    |vpiName:HASTI_BUS_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_BUS_WIDTH), line:1:1, endln:1:28
    |vpiSectionStartLine:1
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:1
    |vpiSectionEndColumn:28
    |vpiSourceStartLine:38
    |vpiSourceStartColumn:35
    |vpiSourceEndLine:38
    |vpiSourceEndColumn:37
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_RESP_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:14:35, endln:14:52
    |vpiParent:
    \_SourceFile: (vscale_hasti_bridge.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v
    |vpiName:HASTI_RESP_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_RESP_WIDTH), line:19:1, endln:19:27
    |vpiSectionStartLine:19
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:19
    |vpiSectionEndColumn:27
    |vpiSourceStartLine:40
    |vpiSourceStartColumn:35
    |vpiSourceEndLine:40
    |vpiSourceEndColumn:36
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_SIZE_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:17:35, endln:17:52
    |vpiParent:
    \_SourceFile: (vscale_hasti_bridge.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v
    |vpiName:HASTI_SIZE_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_SIZE_WIDTH), line:23:1, endln:23:27
    |vpiSectionStartLine:23
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:23
    |vpiSectionEndColumn:27
    |vpiSourceStartLine:43
    |vpiSourceStartColumn:35
    |vpiSourceEndLine:43
    |vpiSourceEndColumn:36
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_ADDR_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:18:35, endln:18:52
    |vpiParent:
    \_SourceFile: (vscale_hasti_bridge.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v
    |vpiName:HASTI_ADDR_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_ADDR_WIDTH), line:3:1, endln:3:28
    |vpiSectionStartLine:3
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:3
    |vpiSectionEndColumn:28
    |vpiSourceStartLine:44
    |vpiSourceStartColumn:35
    |vpiSourceEndLine:44
    |vpiSourceEndColumn:37
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_BUS_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:19:35, endln:19:51
    |vpiParent:
    \_SourceFile: (vscale_hasti_bridge.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v
    |vpiName:HASTI_BUS_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_BUS_WIDTH), line:1:1, endln:1:28
    |vpiSectionStartLine:1
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:1
    |vpiSectionEndColumn:28
    |vpiSourceStartLine:45
    |vpiSourceStartColumn:35
    |vpiSourceEndLine:45
    |vpiSourceEndColumn:37
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_BUS_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:20:36, endln:20:52
    |vpiParent:
    \_SourceFile: (vscale_hasti_bridge.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v
    |vpiName:HASTI_BUS_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_BUS_WIDTH), line:1:1, endln:1:28
    |vpiSectionStartLine:1
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:1
    |vpiSectionEndColumn:28
    |vpiSourceStartLine:46
    |vpiSourceStartColumn:36
    |vpiSourceEndLine:46
    |vpiSourceEndColumn:38
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_BURST_SINGLE), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:29:20, endln:29:39
    |vpiParent:
    \_SourceFile: (vscale_hasti_bridge.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v
    |vpiName:HASTI_BURST_SINGLE
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_BURST_SINGLE), line:15:1, endln:15:49
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (HASTI_BURST_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:15:28, endln:15:46
      |vpiParent:
      \_PreprocMacroInstance: (HASTI_BURST_SINGLE), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:29:20, endln:29:39
      |vpiName:HASTI_BURST_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (HASTI_BURST_WIDTH), line:14:1, endln:14:28
      |vpiSectionStartLine:14
      |vpiSectionStartColumn:27
      |vpiSectionEndLine:14
      |vpiSectionEndColumn:28
      |vpiSourceStartLine:55
      |vpiSourceStartColumn:20
      |vpiSourceEndLine:55
      |vpiSourceEndColumn:21
    |vpiSectionStartLine:15
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:15
    |vpiSectionEndColumn:32
    |vpiSourceStartLine:55
    |vpiSourceStartColumn:20
    |vpiSourceEndLine:55
    |vpiSourceEndColumn:24
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_MASTER_NO_LOCK), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:30:23, endln:30:44
    |vpiParent:
    \_SourceFile: (vscale_hasti_bridge.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v
    |vpiName:HASTI_MASTER_NO_LOCK
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_MASTER_NO_LOCK), line:17:1, endln:17:34
    |vpiSectionStartLine:17
    |vpiSectionStartColumn:30
    |vpiSectionEndLine:17
    |vpiSectionEndColumn:34
    |vpiSourceStartLine:56
    |vpiSourceStartColumn:23
    |vpiSourceEndLine:56
    |vpiSourceEndColumn:27
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_NO_PROT), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:31:19, endln:31:33
    |vpiParent:
    \_SourceFile: (vscale_hasti_bridge.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v
    |vpiName:HASTI_NO_PROT
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_NO_PROT), line:12:1, endln:12:43
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (HASTI_PROT_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:12:23, endln:12:40
      |vpiParent:
      \_PreprocMacroInstance: (HASTI_NO_PROT), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:31:19, endln:31:33
      |vpiName:HASTI_PROT_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (HASTI_PROT_WIDTH), line:11:1, endln:11:27
      |vpiSectionStartLine:11
      |vpiSectionStartColumn:26
      |vpiSectionEndLine:11
      |vpiSectionEndColumn:27
      |vpiSourceStartLine:57
      |vpiSourceStartColumn:19
      |vpiSourceEndLine:57
      |vpiSourceEndColumn:20
    |vpiSectionStartLine:12
    |vpiSectionStartColumn:23
    |vpiSectionEndLine:12
    |vpiSectionEndColumn:27
    |vpiSourceStartLine:57
    |vpiSourceStartColumn:19
    |vpiSourceEndLine:57
    |vpiSourceEndColumn:23
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_TRANS_NONSEQ), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:32:34, endln:32:53
    |vpiParent:
    \_SourceFile: (vscale_hasti_bridge.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v
    |vpiName:HASTI_TRANS_NONSEQ
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_TRANS_NONSEQ), line:8:1, endln:8:49
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (HASTI_TRANS_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:8:28, endln:8:46
      |vpiParent:
      \_PreprocMacroInstance: (HASTI_TRANS_NONSEQ), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:32:34, endln:32:53
      |vpiName:HASTI_TRANS_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (HASTI_TRANS_WIDTH), line:5:1, endln:5:28
      |vpiSectionStartLine:5
      |vpiSectionStartColumn:27
      |vpiSectionEndLine:5
      |vpiSectionEndColumn:28
      |vpiSourceStartLine:58
      |vpiSourceStartColumn:34
      |vpiSourceEndLine:58
      |vpiSourceEndColumn:35
    |vpiSectionStartLine:8
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:8
    |vpiSectionEndColumn:32
    |vpiSourceStartLine:58
    |vpiSourceStartColumn:34
    |vpiSourceEndLine:58
    |vpiSourceEndColumn:38
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_TRANS_IDLE), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:32:56, endln:32:73
    |vpiParent:
    \_SourceFile: (vscale_hasti_bridge.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v
    |vpiName:HASTI_TRANS_IDLE
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_TRANS_IDLE), line:6:1, endln:6:49
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (HASTI_TRANS_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:6:28, endln:6:46
      |vpiParent:
      \_PreprocMacroInstance: (HASTI_TRANS_IDLE), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:32:56, endln:32:73
      |vpiName:HASTI_TRANS_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (HASTI_TRANS_WIDTH), line:5:1, endln:5:28
      |vpiSectionStartLine:5
      |vpiSectionStartColumn:27
      |vpiSectionEndLine:5
      |vpiSectionEndColumn:28
      |vpiSourceStartLine:58
      |vpiSourceStartColumn:41
      |vpiSourceEndLine:58
      |vpiSourceEndColumn:42
    |vpiSectionStartLine:6
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:6
    |vpiSectionEndColumn:32
    |vpiSourceStartLine:58
    |vpiSourceStartColumn:41
    |vpiSourceEndLine:58
    |vpiSourceEndColumn:45
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HASTI_RESP_ERROR), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:36:36, endln:36:53
    |vpiParent:
    \_SourceFile: (vscale_hasti_bridge.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v
    |vpiName:HASTI_RESP_ERROR
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HASTI_RESP_ERROR), line:21:1, endln:21:46
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (HASTI_RESP_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_constants.vh, line:21:26, endln:21:43
      |vpiParent:
      \_PreprocMacroInstance: (HASTI_RESP_ERROR), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:36:36, endln:36:53
      |vpiName:HASTI_RESP_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (HASTI_RESP_WIDTH), line:19:1, endln:19:27
      |vpiSectionStartLine:19
      |vpiSectionStartColumn:26
      |vpiSectionEndLine:19
      |vpiSectionEndColumn:27
      |vpiSourceStartLine:62
      |vpiSourceStartColumn:36
      |vpiSourceEndLine:62
      |vpiSourceEndColumn:37
    |vpiSectionStartLine:21
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:21
    |vpiSectionEndColumn:30
    |vpiSourceStartLine:62
    |vpiSourceStartColumn:36
    |vpiSourceEndLine:62
    |vpiSourceEndColumn:40
|vpiSourceFiles:
\_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:vscale_pipeline.v
  |vpiIncludes:
  \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:vscale_ctrl_constants.vh
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_A_SEL_WIDTH), line:1:1, endln:1:26
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_A_SEL_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:25
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_A_RS1), line:2:1, endln:2:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_A_RS1
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_A_PC), line:3:1, endln:3:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_A_PC
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_A_ZERO), line:4:1, endln:4:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_A_ZERO
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_B_SEL_WIDTH), line:6:1, endln:6:26
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_B_SEL_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:25
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_B_RS2), line:7:1, endln:7:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_B_RS2
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_B_IMM), line:8:1, endln:8:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_B_IMM
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_B_FOUR), line:9:1, endln:9:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_B_FOUR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_B_ZERO), line:10:1, endln:10:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_B_ZERO
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_SRC_SEL_WIDTH), line:12:1, endln:12:27
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:PC_SRC_SEL_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_PLUS_FOUR), line:13:1, endln:13:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:PC_PLUS_FOUR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_BRANCH_TARGET), line:14:1, endln:14:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:PC_BRANCH_TARGET
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_JAL_TARGET), line:15:1, endln:15:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:PC_JAL_TARGET
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_JALR_TARGET), line:16:1, endln:16:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:PC_JALR_TARGET
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_REPLAY), line:17:1, endln:17:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:PC_REPLAY
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_HANDLER), line:18:1, endln:18:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:PC_HANDLER
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_EPC), line:19:1, endln:19:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:PC_EPC
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (IMM_TYPE_WIDTH), line:21:1, endln:21:25
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:IMM_TYPE_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (IMM_I), line:22:1, endln:22:33
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:IMM_I
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:15
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (IMM_S), line:23:1, endln:23:33
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:IMM_S
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:15
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (IMM_U), line:24:1, endln:24:33
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:IMM_U
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:15
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (IMM_J), line:25:1, endln:25:33
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:IMM_J
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:15
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (WB_SRC_SEL_WIDTH), line:27:1, endln:27:27
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:WB_SRC_SEL_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (WB_SRC_ALU), line:28:1, endln:28:41
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:WB_SRC_ALU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (WB_SRC_MEM), line:29:1, endln:29:41
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:WB_SRC_MEM
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (WB_SRC_CSR), line:30:1, endln:30:41
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:WB_SRC_CSR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (WB_SRC_MD), line:31:1, endln:31:41
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:WB_SRC_MD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_WIDTH), line:33:1, endln:33:25
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LB), line:34:1, endln:34:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_LB
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LH), line:35:1, endln:35:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_LH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LW), line:36:1, endln:36:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_LW
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LD), line:37:1, endln:37:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_LD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LBU), line:38:1, endln:38:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_LBU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LHU), line:39:1, endln:39:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_LHU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LWU), line:40:1, endln:40:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_LWU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_WIDTH), line:42:1, endln:42:25
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_SB), line:43:1, endln:43:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_SB
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_SH), line:44:1, endln:44:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_SH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_SW), line:45:1, endln:45:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_SW
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_SD), line:46:1, endln:46:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_SD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HTIF_PCR_WIDTH), line:48:1, endln:48:26
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:HTIF_PCR_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
  |vpiIncludes:
  \_SourceFile: (vscale_alu_ops.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:2:1, endln:2:29
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:vscale_alu_ops.vh
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_WIDTH), line:1:1, endln:1:23
      |vpiParent:
      \_SourceFile: (vscale_alu_ops.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:2:1, endln:2:29
      |vpiName:ALU_OP_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_ADD), line:3:1, endln:3:37
      |vpiParent:
      \_SourceFile: (vscale_alu_ops.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:2:1, endln:2:29
      |vpiName:ALU_OP_ADD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_SLL), line:4:1, endln:4:37
      |vpiParent:
      \_SourceFile: (vscale_alu_ops.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:2:1, endln:2:29
      |vpiName:ALU_OP_SLL
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_XOR), line:5:1, endln:5:37
      |vpiParent:
      \_SourceFile: (vscale_alu_ops.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:2:1, endln:2:29
      |vpiName:ALU_OP_XOR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_OR), line:6:1, endln:6:37
      |vpiParent:
      \_SourceFile: (vscale_alu_ops.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:2:1, endln:2:29
      |vpiName:ALU_OP_OR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_AND), line:7:1, endln:7:37
      |vpiParent:
      \_SourceFile: (vscale_alu_ops.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:2:1, endln:2:29
      |vpiName:ALU_OP_AND
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_SRL), line:8:1, endln:8:37
      |vpiParent:
      \_SourceFile: (vscale_alu_ops.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:2:1, endln:2:29
      |vpiName:ALU_OP_SRL
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_SEQ), line:9:1, endln:9:37
      |vpiParent:
      \_SourceFile: (vscale_alu_ops.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:2:1, endln:2:29
      |vpiName:ALU_OP_SEQ
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_SNE), line:10:1, endln:10:37
      |vpiParent:
      \_SourceFile: (vscale_alu_ops.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:2:1, endln:2:29
      |vpiName:ALU_OP_SNE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_SUB), line:11:1, endln:11:38
      |vpiParent:
      \_SourceFile: (vscale_alu_ops.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:2:1, endln:2:29
      |vpiName:ALU_OP_SUB
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_SRA), line:12:1, endln:12:38
      |vpiParent:
      \_SourceFile: (vscale_alu_ops.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:2:1, endln:2:29
      |vpiName:ALU_OP_SRA
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_SLT), line:13:1, endln:13:38
      |vpiParent:
      \_SourceFile: (vscale_alu_ops.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:2:1, endln:2:29
      |vpiName:ALU_OP_SLT
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_SGE), line:14:1, endln:14:38
      |vpiParent:
      \_SourceFile: (vscale_alu_ops.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:2:1, endln:2:29
      |vpiName:ALU_OP_SGE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_SLTU), line:15:1, endln:15:38
      |vpiParent:
      \_SourceFile: (vscale_alu_ops.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:2:1, endln:2:29
      |vpiName:ALU_OP_SLTU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_SGEU), line:16:1, endln:16:38
      |vpiParent:
      \_SourceFile: (vscale_alu_ops.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:2:1, endln:2:29
      |vpiName:ALU_OP_SGEU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
  |vpiIncludes:
  \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:rv32_opcodes.vh
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (INST_WIDTH), line:2:1, endln:2:26
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:INST_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (REG_ADDR_WIDTH), line:3:1, endln:3:26
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:REG_ADDR_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:25
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:XPR_LEN
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (DOUBLE_XPR_LEN), line:5:1, endln:5:26
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:DOUBLE_XPR_LEN
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (LOG2_XPR_LEN), line:6:1, endln:6:26
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:LOG2_XPR_LEN
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:25
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SHAMT_WIDTH), line:7:1, endln:7:26
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:SHAMT_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:25
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV_NOP), line:9:1, endln:9:36
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV_NOP
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:16
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_LOAD), line:13:1, endln:13:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_LOAD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_STORE), line:14:1, endln:14:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_STORE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_MADD), line:15:1, endln:15:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_MADD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_BRANCH), line:16:1, endln:16:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_BRANCH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_LOAD_FP), line:18:1, endln:18:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_LOAD_FP
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_STORE_FP), line:19:1, endln:19:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_STORE_FP
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_MSUB), line:20:1, endln:20:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_MSUB
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_JALR), line:21:1, endln:21:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_JALR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_CUSTOM_0), line:23:1, endln:23:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_CUSTOM_0
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_CUSTOM_1), line:24:1, endln:24:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_CUSTOM_1
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_NMSUB), line:25:1, endln:25:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_NMSUB
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_MISC_MEM), line:28:1, endln:28:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_MISC_MEM
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_AMO), line:29:1, endln:29:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_AMO
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_NMADD), line:30:1, endln:30:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_NMADD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_JAL), line:31:1, endln:31:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_JAL
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_OP_IMM), line:33:1, endln:33:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_OP_IMM
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_OP), line:34:1, endln:34:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_OP
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_OP_FP), line:35:1, endln:35:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_OP_FP
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_SYSTEM), line:36:1, endln:36:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_SYSTEM
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_AUIPC), line:38:1, endln:38:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_AUIPC
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_LUI), line:39:1, endln:39:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_LUI
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_CUSTOM_2), line:45:1, endln:45:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_CUSTOM_2
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_CUSTOM_3), line:46:1, endln:46:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_CUSTOM_3
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_ADD_SUB), line:50:1, endln:50:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_ADD_SUB
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_SLL), line:51:1, endln:51:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_SLL
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_SLT), line:52:1, endln:52:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_SLT
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_SLTU), line:53:1, endln:53:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_SLTU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_XOR), line:54:1, endln:54:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_XOR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_SRA_SRL), line:55:1, endln:55:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_SRA_SRL
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_OR), line:56:1, endln:56:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_OR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_AND), line:57:1, endln:57:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_AND
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_BEQ), line:61:1, endln:61:27
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_BEQ
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_BNE), line:62:1, endln:62:27
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_BNE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_BLT), line:63:1, endln:63:27
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_BLT
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_BGE), line:64:1, endln:64:27
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_BGE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_BLTU), line:65:1, endln:65:27
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_BLTU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_BGEU), line:66:1, endln:66:27
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_BGEU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_FENCE), line:69:1, endln:69:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_FENCE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_FENCE_I), line:70:1, endln:70:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_FENCE_I
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_PRIV), line:74:1, endln:74:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_PRIV
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_CSRRW), line:75:1, endln:75:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_CSRRW
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_CSRRS), line:76:1, endln:76:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_CSRRS
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_CSRRC), line:77:1, endln:77:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_CSRRC
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_CSRRWI), line:78:1, endln:78:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_CSRRWI
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_CSRRSI), line:79:1, endln:79:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_CSRRSI
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_CSRRCI), line:80:1, endln:80:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_CSRRCI
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT12_ECALL), line:84:1, endln:84:45
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT12_ECALL
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT12_EBREAK), line:85:1, endln:85:45
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT12_EBREAK
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT12_ERET), line:86:1, endln:86:45
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT12_ERET
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT12_WFI), line:87:1, endln:87:45
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT12_WFI
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT7_MUL_DIV), line:90:1, endln:90:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT7_MUL_DIV
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_MUL), line:92:1, endln:92:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_MUL
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_MULH), line:93:1, endln:93:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_MULH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_MULHSU), line:94:1, endln:94:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_MULHSU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_MULHU), line:95:1, endln:95:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_MULHU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_DIV), line:96:1, endln:96:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_DIV
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_DIVU), line:97:1, endln:97:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_DIVU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_REM), line:98:1, endln:98:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_REM
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_REMU), line:99:1, endln:99:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_REMU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
  |vpiIncludes:
  \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:vscale_csr_addr_map.vh
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_WIDTH), line:1:1, endln:1:30
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_ADDR_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_COUNTER_WIDTH), line:2:1, endln:2:30
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_COUNTER_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_CYCLE), line:4:1, endln:4:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_ADDR_CYCLE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_TIME), line:5:1, endln:5:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_ADDR_TIME
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_INSTRET), line:6:1, endln:6:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_ADDR_INSTRET
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_CYCLEH), line:7:1, endln:7:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_ADDR_CYCLEH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_TIMEH), line:8:1, endln:8:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_ADDR_TIMEH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_INSTRETH), line:9:1, endln:9:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_ADDR_INSTRETH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MCPUID), line:10:1, endln:10:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_ADDR_MCPUID
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MIMPID), line:11:1, endln:11:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_ADDR_MIMPID
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MHARTID), line:12:1, endln:12:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_ADDR_MHARTID
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MSTATUS), line:13:1, endln:13:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_ADDR_MSTATUS
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MTVEC), line:14:1, endln:14:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_ADDR_MTVEC
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MTDELEG), line:15:1, endln:15:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_ADDR_MTDELEG
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MIE), line:16:1, endln:16:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_ADDR_MIE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MTIMECMP), line:17:1, endln:17:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_ADDR_MTIMECMP
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MTIME), line:18:1, endln:18:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_ADDR_MTIME
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MTIMEH), line:19:1, endln:19:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_ADDR_MTIMEH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MSCRATCH), line:20:1, endln:20:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_ADDR_MSCRATCH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MEPC), line:21:1, endln:21:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_ADDR_MEPC
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MCAUSE), line:22:1, endln:22:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_ADDR_MCAUSE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MBADADDR), line:23:1, endln:23:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_ADDR_MBADADDR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MIP), line:24:1, endln:24:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_ADDR_MIP
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_CYCLEW), line:25:1, endln:25:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_ADDR_CYCLEW
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_TIMEW), line:26:1, endln:26:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_ADDR_TIMEW
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_INSTRETW), line:27:1, endln:27:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_ADDR_INSTRETW
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_CYCLEHW), line:28:1, endln:28:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_ADDR_CYCLEHW
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_TIMEHW), line:29:1, endln:29:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_ADDR_TIMEHW
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_INSTRETHW), line:30:1, endln:30:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_ADDR_INSTRETHW
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_TO_HOST), line:32:1, endln:32:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_ADDR_TO_HOST
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_FROM_HOST), line:33:1, endln:33:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_ADDR_FROM_HOST
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_CMD_WIDTH), line:35:1, endln:35:24
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_CMD_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_IDLE), line:36:1, endln:36:24
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_IDLE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_READ), line:37:1, endln:37:24
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_READ
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_WRITE), line:38:1, endln:38:24
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_WRITE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_SET), line:39:1, endln:39:24
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_SET
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_CLEAR), line:40:1, endln:40:24
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_CLEAR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_WIDTH), line:42:1, endln:42:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:ECODE_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:42
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_INST_ADDR_MISALIGNED), line:43:1, endln:43:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:ECODE_INST_ADDR_MISALIGNED
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:42
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_INST_ADDR_FAULT), line:44:1, endln:44:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:ECODE_INST_ADDR_FAULT
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:42
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_ILLEGAL_INST), line:45:1, endln:45:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:ECODE_ILLEGAL_INST
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:42
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_BREAKPOINT), line:46:1, endln:46:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:ECODE_BREAKPOINT
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:42
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_LOAD_ADDR_MISALIGNED), line:47:1, endln:47:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:ECODE_LOAD_ADDR_MISALIGNED
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:42
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_LOAD_ACCESS_FAULT), line:48:1, endln:48:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:ECODE_LOAD_ACCESS_FAULT
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:42
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_STORE_AMO_ADDR_MISALIGNED), line:49:1, endln:49:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:ECODE_STORE_AMO_ADDR_MISALIGNED
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:42
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_STORE_AMO_ACCESS_FAULT), line:50:1, endln:50:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:ECODE_STORE_AMO_ACCESS_FAULT
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:42
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_ECALL_FROM_U), line:51:1, endln:51:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:ECODE_ECALL_FROM_U
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:42
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_ECALL_FROM_S), line:52:1, endln:52:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:ECODE_ECALL_FROM_S
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:42
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_ECALL_FROM_H), line:53:1, endln:53:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:ECODE_ECALL_FROM_H
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:41
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_ECALL_FROM_M), line:54:1, endln:54:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:ECODE_ECALL_FROM_M
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:41
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ICODE_SOFTWARE), line:56:1, endln:56:25
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:ICODE_SOFTWARE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ICODE_TIMER), line:57:1, endln:57:25
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:ICODE_TIMER
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PRV_WIDTH), line:59:1, endln:59:24
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:PRV_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PRV_U), line:60:1, endln:60:24
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:PRV_U
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PRV_S), line:61:1, endln:61:24
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:PRV_S
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PRV_H), line:62:1, endln:62:24
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:PRV_H
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PRV_M), line:63:1, endln:63:24
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:PRV_M
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
  |vpiIncludes:
  \_SourceFile: (vscale_md_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_md_constants.vh, line:5:1, endln:5:34
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:vscale_md_constants.vh
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MD_OP_WIDTH), line:1:1, endln:1:22
      |vpiParent:
      \_SourceFile: (vscale_md_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_md_constants.vh, line:5:1, endln:5:34
      |vpiName:MD_OP_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MD_OP_MUL), line:2:1, endln:2:34
      |vpiParent:
      \_SourceFile: (vscale_md_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_md_constants.vh, line:5:1, endln:5:34
      |vpiName:MD_OP_MUL
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:19
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MD_OP_DIV), line:3:1, endln:3:34
      |vpiParent:
      \_SourceFile: (vscale_md_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_md_constants.vh, line:5:1, endln:5:34
      |vpiName:MD_OP_DIV
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:19
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MD_OP_REM), line:4:1, endln:4:34
      |vpiParent:
      \_SourceFile: (vscale_md_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_md_constants.vh, line:5:1, endln:5:34
      |vpiName:MD_OP_REM
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:19
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MD_OUT_SEL_WIDTH), line:6:1, endln:6:27
      |vpiParent:
      \_SourceFile: (vscale_md_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_md_constants.vh, line:5:1, endln:5:34
      |vpiName:MD_OUT_SEL_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MD_OUT_LO), line:7:1, endln:7:40
      |vpiParent:
      \_SourceFile: (vscale_md_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_md_constants.vh, line:5:1, endln:5:34
      |vpiName:MD_OUT_LO
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MD_OUT_HI), line:8:1, endln:8:40
      |vpiParent:
      \_SourceFile: (vscale_md_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_md_constants.vh, line:5:1, endln:5:34
      |vpiName:MD_OUT_HI
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MD_OUT_REM), line:9:1, endln:9:40
      |vpiParent:
      \_SourceFile: (vscale_md_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_md_constants.vh, line:5:1, endln:5:34
      |vpiName:MD_OUT_REM
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
  |vpiIncludes:
  \_SourceFile: (vscale_platform_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_platform_constants.vh, line:6:1, endln:6:40
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:vscale_platform_constants.vh
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (N_EXT_INTS), line:1:1, endln:1:22
      |vpiParent:
      \_SourceFile: (vscale_platform_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_platform_constants.vh, line:6:1, endln:6:40
      |vpiName:N_EXT_INTS
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (N_EXT_INTS), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:10:17, endln:10:28
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:N_EXT_INTS
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (N_EXT_INTS), line:1:1, endln:1:22
    |vpiSectionStartLine:1
    |vpiSectionStartColumn:20
    |vpiSectionEndLine:1
    |vpiSectionEndColumn:27
    |vpiSourceStartLine:246
    |vpiSourceStartColumn:17
    |vpiSourceEndLine:246
    |vpiSourceEndColumn:24
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:13:32, endln:13:40
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:249
    |vpiSourceStartColumn:32
    |vpiSourceEndLine:249
    |vpiSourceEndColumn:34
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:14:31, endln:14:39
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:250
    |vpiSourceStartColumn:31
    |vpiSourceEndLine:250
    |vpiSourceEndColumn:33
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (MEM_TYPE_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:19:32, endln:19:47
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:MEM_TYPE_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_WIDTH), line:42:1, endln:42:25
    |vpiSectionStartLine:42
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:42
    |vpiSectionEndColumn:25
    |vpiSourceStartLine:255
    |vpiSourceStartColumn:32
    |vpiSourceEndLine:255
    |vpiSourceEndColumn:33
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:20:32, endln:20:40
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:256
    |vpiSourceStartColumn:32
    |vpiSourceEndLine:256
    |vpiSourceEndColumn:34
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:21:32, endln:21:40
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:257
    |vpiSourceStartColumn:32
    |vpiSourceEndLine:257
    |vpiSourceEndColumn:34
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:22:31, endln:22:39
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:258
    |vpiSourceStartColumn:31
    |vpiSourceEndLine:258
    |vpiSourceEndColumn:33
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_ADDR_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:28:31, endln:28:46
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:CSR_ADDR_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_WIDTH), line:1:1, endln:1:30
    |vpiSectionStartLine:1
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:1
    |vpiSectionEndColumn:30
    |vpiSourceStartLine:264
    |vpiSourceStartColumn:31
    |vpiSourceEndLine:264
    |vpiSourceEndColumn:33
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HTIF_PCR_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:29:31, endln:29:46
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:HTIF_PCR_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HTIF_PCR_WIDTH), line:48:1, endln:48:26
    |vpiSectionStartLine:48
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:48
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:265
    |vpiSourceStartColumn:31
    |vpiSourceEndLine:265
    |vpiSourceEndColumn:33
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HTIF_PCR_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:32:32, endln:32:47
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:HTIF_PCR_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HTIF_PCR_WIDTH), line:48:1, endln:48:26
    |vpiSectionStartLine:48
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:48
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:268
    |vpiSourceStartColumn:32
    |vpiSourceEndLine:268
    |vpiSourceEndColumn:34
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:35:14, endln:35:22
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:271
    |vpiSourceStartColumn:14
    |vpiSourceEndLine:271
    |vpiSourceEndColumn:16
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:36:14, endln:36:22
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:272
    |vpiSourceStartColumn:14
    |vpiSourceEndLine:272
    |vpiSourceEndColumn:16
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:37:14, endln:37:22
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:273
    |vpiSourceStartColumn:14
    |vpiSourceEndLine:273
    |vpiSourceEndColumn:16
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (MEM_TYPE_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:38:14, endln:38:29
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:MEM_TYPE_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_WIDTH), line:42:1, endln:42:25
    |vpiSectionStartLine:42
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:42
    |vpiSectionEndColumn:25
    |vpiSourceStartLine:274
    |vpiSourceStartColumn:14
    |vpiSourceEndLine:274
    |vpiSourceEndColumn:15
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (MEM_TYPE_SB), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:41:12, endln:41:24
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:MEM_TYPE_SB
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_SB), line:43:1, endln:43:40
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (MEM_TYPE_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:43:22, endln:43:37
      |vpiParent:
      \_PreprocMacroInstance: (MEM_TYPE_SB), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:41:12, endln:41:24
      |vpiName:MEM_TYPE_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (MEM_TYPE_WIDTH), line:42:1, endln:42:25
      |vpiSectionStartLine:42
      |vpiSectionStartColumn:24
      |vpiSectionEndLine:42
      |vpiSectionEndColumn:25
      |vpiSourceStartLine:277
      |vpiSourceStartColumn:12
      |vpiSourceEndLine:277
      |vpiSourceEndColumn:13
    |vpiSectionStartLine:43
    |vpiSectionStartColumn:22
    |vpiSectionEndLine:43
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:277
    |vpiSourceStartColumn:12
    |vpiSourceEndLine:277
    |vpiSourceEndColumn:16
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (MEM_TYPE_SH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:42:12, endln:42:24
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:MEM_TYPE_SH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_SH), line:44:1, endln:44:40
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (MEM_TYPE_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:44:22, endln:44:37
      |vpiParent:
      \_PreprocMacroInstance: (MEM_TYPE_SH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:42:12, endln:42:24
      |vpiName:MEM_TYPE_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (MEM_TYPE_WIDTH), line:42:1, endln:42:25
      |vpiSectionStartLine:42
      |vpiSectionStartColumn:24
      |vpiSectionEndLine:42
      |vpiSectionEndColumn:25
      |vpiSourceStartLine:278
      |vpiSourceStartColumn:12
      |vpiSourceEndLine:278
      |vpiSourceEndColumn:13
    |vpiSectionStartLine:44
    |vpiSectionStartColumn:22
    |vpiSectionEndLine:44
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:278
    |vpiSourceStartColumn:12
    |vpiSourceEndLine:278
    |vpiSourceEndColumn:16
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:48:14, endln:48:22
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:284
    |vpiSourceStartColumn:14
    |vpiSourceEndLine:284
    |vpiSourceEndColumn:16
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:49:14, endln:49:22
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:285
    |vpiSourceStartColumn:14
    |vpiSourceEndLine:285
    |vpiSourceEndColumn:16
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:50:14, endln:50:22
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:286
    |vpiSourceStartColumn:14
    |vpiSourceEndLine:286
    |vpiSourceEndColumn:16
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (MEM_TYPE_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:51:14, endln:51:29
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:MEM_TYPE_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_WIDTH), line:42:1, endln:42:25
    |vpiSectionStartLine:42
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:42
    |vpiSectionEndColumn:25
    |vpiSourceStartLine:287
    |vpiSourceStartColumn:14
    |vpiSourceEndLine:287
    |vpiSourceEndColumn:15
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:52:12, endln:52:20
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:288
    |vpiSourceStartColumn:12
    |vpiSourceEndLine:288
    |vpiSourceEndColumn:14
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:53:12, endln:53:20
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:289
    |vpiSourceStartColumn:12
    |vpiSourceEndLine:289
    |vpiSourceEndColumn:14
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:54:12, endln:54:20
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:290
    |vpiSourceStartColumn:12
    |vpiSourceEndLine:290
    |vpiSourceEndColumn:14
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (MEM_TYPE_LB), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:60:12, endln:60:24
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:MEM_TYPE_LB
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LB), line:34:1, endln:34:40
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (MEM_TYPE_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:34:22, endln:34:37
      |vpiParent:
      \_PreprocMacroInstance: (MEM_TYPE_LB), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:60:12, endln:60:24
      |vpiName:MEM_TYPE_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (MEM_TYPE_WIDTH), line:42:1, endln:42:25
      |vpiSectionStartLine:42
      |vpiSectionStartColumn:24
      |vpiSectionEndLine:42
      |vpiSectionEndColumn:25
      |vpiSourceStartLine:296
      |vpiSourceStartColumn:12
      |vpiSourceEndLine:296
      |vpiSourceEndColumn:13
    |vpiSectionStartLine:34
    |vpiSectionStartColumn:22
    |vpiSectionEndLine:34
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:296
    |vpiSourceStartColumn:12
    |vpiSourceEndLine:296
    |vpiSourceEndColumn:16
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:60:55, endln:60:63
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:296
    |vpiSourceStartColumn:47
    |vpiSourceEndLine:296
    |vpiSourceEndColumn:49
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (MEM_TYPE_LH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:61:12, endln:61:24
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:MEM_TYPE_LH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LH), line:35:1, endln:35:40
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (MEM_TYPE_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:35:22, endln:35:37
      |vpiParent:
      \_PreprocMacroInstance: (MEM_TYPE_LH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:61:12, endln:61:24
      |vpiName:MEM_TYPE_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (MEM_TYPE_WIDTH), line:42:1, endln:42:25
      |vpiSectionStartLine:42
      |vpiSectionStartColumn:24
      |vpiSectionEndLine:42
      |vpiSectionEndColumn:25
      |vpiSourceStartLine:297
      |vpiSourceStartColumn:12
      |vpiSourceEndLine:297
      |vpiSourceEndColumn:13
    |vpiSectionStartLine:35
    |vpiSectionStartColumn:22
    |vpiSectionEndLine:35
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:297
    |vpiSourceStartColumn:12
    |vpiSourceEndLine:297
    |vpiSourceEndColumn:16
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:61:55, endln:61:63
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:297
    |vpiSourceStartColumn:47
    |vpiSourceEndLine:297
    |vpiSourceEndColumn:49
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (MEM_TYPE_LBU), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:62:12, endln:62:25
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:MEM_TYPE_LBU
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LBU), line:38:1, endln:38:40
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (MEM_TYPE_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:38:22, endln:38:37
      |vpiParent:
      \_PreprocMacroInstance: (MEM_TYPE_LBU), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:62:12, endln:62:25
      |vpiName:MEM_TYPE_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (MEM_TYPE_WIDTH), line:42:1, endln:42:25
      |vpiSectionStartLine:42
      |vpiSectionStartColumn:24
      |vpiSectionEndLine:42
      |vpiSectionEndColumn:25
      |vpiSourceStartLine:298
      |vpiSourceStartColumn:12
      |vpiSourceEndLine:298
      |vpiSourceEndColumn:13
    |vpiSectionStartLine:38
    |vpiSectionStartColumn:22
    |vpiSectionEndLine:38
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:298
    |vpiSourceStartColumn:12
    |vpiSourceEndLine:298
    |vpiSourceEndColumn:16
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:62:56, endln:62:64
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:298
    |vpiSourceStartColumn:47
    |vpiSourceEndLine:298
    |vpiSourceEndColumn:49
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (MEM_TYPE_LHU), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:63:12, endln:63:25
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:MEM_TYPE_LHU
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LHU), line:39:1, endln:39:40
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (MEM_TYPE_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:39:22, endln:39:37
      |vpiParent:
      \_PreprocMacroInstance: (MEM_TYPE_LHU), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:63:12, endln:63:25
      |vpiName:MEM_TYPE_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (MEM_TYPE_WIDTH), line:42:1, endln:42:25
      |vpiSectionStartLine:42
      |vpiSectionStartColumn:24
      |vpiSectionEndLine:42
      |vpiSectionEndColumn:25
      |vpiSourceStartLine:299
      |vpiSourceStartColumn:12
      |vpiSourceEndLine:299
      |vpiSourceEndColumn:13
    |vpiSectionStartLine:39
    |vpiSectionStartColumn:22
    |vpiSectionEndLine:39
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:299
    |vpiSourceStartColumn:12
    |vpiSourceEndLine:299
    |vpiSourceEndColumn:16
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:63:56, endln:63:64
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:299
    |vpiSourceStartColumn:47
    |vpiSourceEndLine:299
    |vpiSourceEndColumn:49
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (PC_SRC_SEL_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:69:10, endln:69:27
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:PC_SRC_SEL_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_SRC_SEL_WIDTH), line:12:1, endln:12:27
    |vpiSectionStartLine:12
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:12
    |vpiSectionEndColumn:27
    |vpiSourceStartLine:305
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:305
    |vpiSourceEndColumn:11
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:70:10, endln:70:18
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:306
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:306
    |vpiSourceEndColumn:12
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:73:9, endln:73:17
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:309
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:309
    |vpiSourceEndColumn:11
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:79:9, endln:79:17
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:315
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:315
    |vpiSourceEndColumn:11
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (INST_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:80:9, endln:80:20
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:INST_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (INST_WIDTH), line:2:1, endln:2:26
    |vpiSectionStartLine:2
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:2
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:316
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:316
    |vpiSourceEndColumn:11
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (IMM_TYPE_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:84:10, endln:84:25
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:IMM_TYPE_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (IMM_TYPE_WIDTH), line:21:1, endln:21:25
    |vpiSectionStartLine:21
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:21
    |vpiSectionEndColumn:25
    |vpiSourceStartLine:320
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:320
    |vpiSourceEndColumn:11
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:85:10, endln:85:18
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:321
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:321
    |vpiSourceEndColumn:12
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (SRC_A_SEL_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:86:10, endln:86:26
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:SRC_A_SEL_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_A_SEL_WIDTH), line:1:1, endln:1:26
    |vpiSectionStartLine:1
    |vpiSectionStartColumn:25
    |vpiSectionEndLine:1
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:322
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:322
    |vpiSourceEndColumn:11
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (SRC_B_SEL_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:87:10, endln:87:26
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:SRC_B_SEL_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_B_SEL_WIDTH), line:6:1, endln:6:26
    |vpiSectionStartLine:6
    |vpiSectionStartColumn:25
    |vpiSectionEndLine:6
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:323
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:323
    |vpiSourceEndColumn:11
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (REG_ADDR_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:88:10, endln:88:25
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:REG_ADDR_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (REG_ADDR_WIDTH), line:3:1, endln:3:26
    |vpiSectionStartLine:3
    |vpiSectionStartColumn:25
    |vpiSectionEndLine:3
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:324
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:324
    |vpiSourceEndColumn:11
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:89:10, endln:89:18
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:325
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:325
    |vpiSourceEndColumn:12
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:90:10, endln:90:18
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:326
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:326
    |vpiSourceEndColumn:12
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (REG_ADDR_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:91:10, endln:91:25
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:REG_ADDR_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (REG_ADDR_WIDTH), line:3:1, endln:3:26
    |vpiSectionStartLine:3
    |vpiSectionStartColumn:25
    |vpiSectionEndLine:3
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:327
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:327
    |vpiSourceEndColumn:11
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:92:10, endln:92:18
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:328
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:328
    |vpiSourceEndColumn:12
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:93:10, endln:93:18
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:329
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:329
    |vpiSourceEndColumn:12
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ALU_OP_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:94:10, endln:94:23
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:ALU_OP_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_WIDTH), line:1:1, endln:1:23
    |vpiSectionStartLine:1
    |vpiSectionStartColumn:22
    |vpiSectionEndLine:1
    |vpiSectionEndColumn:23
    |vpiSourceStartLine:330
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:330
    |vpiSourceEndColumn:11
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:95:10, endln:95:18
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:331
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:331
    |vpiSourceEndColumn:12
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:96:10, endln:96:18
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:332
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:332
    |vpiSourceEndColumn:12
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:97:10, endln:97:18
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:333
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:333
    |vpiSourceEndColumn:12
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (MEM_TYPE_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:101:10, endln:101:25
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:MEM_TYPE_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_WIDTH), line:42:1, endln:42:25
    |vpiSectionStartLine:42
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:42
    |vpiSectionEndColumn:25
    |vpiSourceStartLine:337
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:337
    |vpiSourceEndColumn:11
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (MD_OUT_SEL_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:107:10, endln:107:27
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:MD_OUT_SEL_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MD_OUT_SEL_WIDTH), line:6:1, endln:6:27
    |vpiSectionStartLine:6
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:6
    |vpiSectionEndColumn:27
    |vpiSourceStartLine:343
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:343
    |vpiSourceEndColumn:11
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (MD_OP_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:108:10, endln:108:22
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:MD_OP_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MD_OP_WIDTH), line:1:1, endln:1:22
    |vpiSectionStartLine:1
    |vpiSectionStartColumn:21
    |vpiSectionEndLine:1
    |vpiSectionEndColumn:22
    |vpiSourceStartLine:344
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:344
    |vpiSourceEndColumn:11
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:110:10, endln:110:18
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:346
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:346
    |vpiSourceEndColumn:12
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:112:9, endln:112:17
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:348
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:348
    |vpiSourceEndColumn:11
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:113:9, endln:113:17
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:349
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:349
    |vpiSourceEndColumn:11
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:114:9, endln:114:17
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:350
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:350
    |vpiSourceEndColumn:11
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:115:9, endln:115:17
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:351
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:351
    |vpiSourceEndColumn:11
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:119:9, endln:119:17
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:355
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:355
    |vpiSourceEndColumn:11
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:120:10, endln:120:18
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:356
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:356
    |vpiSourceEndColumn:12
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:121:9, endln:121:17
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:357
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:357
    |vpiSourceEndColumn:11
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (REG_ADDR_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:122:10, endln:122:25
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:REG_ADDR_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (REG_ADDR_WIDTH), line:3:1, endln:3:26
    |vpiSectionStartLine:3
    |vpiSectionStartColumn:25
    |vpiSectionEndLine:3
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:358
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:358
    |vpiSourceEndColumn:11
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (WB_SRC_SEL_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:124:10, endln:124:27
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:WB_SRC_SEL_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (WB_SRC_SEL_WIDTH), line:27:1, endln:27:27
    |vpiSectionStartLine:27
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:27
    |vpiSectionEndColumn:27
    |vpiSourceStartLine:360
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:360
    |vpiSourceEndColumn:11
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (MEM_TYPE_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:125:9, endln:125:24
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:MEM_TYPE_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_WIDTH), line:42:1, endln:42:25
    |vpiSectionStartLine:42
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:42
    |vpiSectionEndColumn:25
    |vpiSourceStartLine:361
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:361
    |vpiSourceEndColumn:10
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_ADDR_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:128:10, endln:128:25
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:CSR_ADDR_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_WIDTH), line:1:1, endln:1:30
    |vpiSectionStartLine:1
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:1
    |vpiSectionEndColumn:30
    |vpiSourceStartLine:364
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:364
    |vpiSourceEndColumn:12
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_CMD_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:129:10, endln:129:24
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:CSR_CMD_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_CMD_WIDTH), line:35:1, endln:35:24
    |vpiSectionStartLine:35
    |vpiSectionStartColumn:23
    |vpiSectionEndLine:35
    |vpiSectionEndColumn:24
    |vpiSourceStartLine:365
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:365
    |vpiSourceEndColumn:11
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (PRV_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:131:10, endln:131:20
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:PRV_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PRV_WIDTH), line:59:1, endln:59:24
    |vpiSectionStartLine:59
    |vpiSectionStartColumn:23
    |vpiSectionEndLine:59
    |vpiSectionEndColumn:24
    |vpiSourceStartLine:367
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:367
    |vpiSourceEndColumn:11
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:135:10, endln:135:18
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:371
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:371
    |vpiSourceEndColumn:12
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:136:10, endln:136:18
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:372
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:372
    |vpiSourceEndColumn:12
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ECODE_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:139:10, endln:139:22
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:ECODE_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_WIDTH), line:42:1, endln:42:43
    |vpiSectionStartLine:42
    |vpiSectionStartColumn:42
    |vpiSectionEndLine:42
    |vpiSectionEndColumn:43
    |vpiSourceStartLine:375
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:375
    |vpiSourceEndColumn:11
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:140:10, endln:140:18
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:376
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:376
    |vpiSourceEndColumn:12
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:142:10, endln:142:18
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:378
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:378
    |vpiSourceEndColumn:12
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:208:19, endln:208:27
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:444
    |vpiSourceStartColumn:19
    |vpiSourceEndLine:444
    |vpiSourceEndColumn:21
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (RV_NOP), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:217:21, endln:217:28
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:RV_NOP
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV_NOP), line:9:1, endln:9:36
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (INST_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:9:16, endln:9:27
      |vpiParent:
      \_PreprocMacroInstance: (RV_NOP), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:217:21, endln:217:28
      |vpiName:INST_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (INST_WIDTH), line:2:1, endln:2:26
      |vpiSectionStartLine:2
      |vpiSectionStartColumn:24
      |vpiSectionEndLine:2
      |vpiSectionEndColumn:26
      |vpiSourceStartLine:453
      |vpiSourceStartColumn:21
      |vpiSourceEndLine:453
      |vpiSourceEndColumn:23
    |vpiSectionStartLine:9
    |vpiSectionStartColumn:16
    |vpiSectionEndLine:9
    |vpiSectionEndColumn:27
    |vpiSourceStartLine:453
    |vpiSourceStartColumn:21
    |vpiSourceEndLine:453
    |vpiSourceEndColumn:32
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (RV_NOP), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:220:24, endln:220:31
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:RV_NOP
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV_NOP), line:9:1, endln:9:36
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (INST_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:9:16, endln:9:27
      |vpiParent:
      \_PreprocMacroInstance: (RV_NOP), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:220:24, endln:220:31
      |vpiName:INST_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (INST_WIDTH), line:2:1, endln:2:26
      |vpiSectionStartLine:2
      |vpiSectionStartColumn:24
      |vpiSectionEndLine:2
      |vpiSectionEndColumn:26
      |vpiSourceStartLine:456
      |vpiSourceStartColumn:24
      |vpiSourceEndLine:456
      |vpiSourceEndColumn:26
    |vpiSectionStartLine:9
    |vpiSectionStartColumn:16
    |vpiSectionEndLine:9
    |vpiSectionEndColumn:27
    |vpiSourceStartLine:456
    |vpiSourceStartColumn:24
    |vpiSourceEndLine:456
    |vpiSourceEndColumn:35
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (WB_SRC_CSR), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:312:9, endln:312:20
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:WB_SRC_CSR
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (WB_SRC_CSR), line:30:1, endln:30:41
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (WB_SRC_SEL_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:30:21, endln:30:38
      |vpiParent:
      \_PreprocMacroInstance: (WB_SRC_CSR), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:312:9, endln:312:20
      |vpiName:WB_SRC_SEL_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (WB_SRC_SEL_WIDTH), line:27:1, endln:27:27
      |vpiSectionStartLine:27
      |vpiSectionStartColumn:26
      |vpiSectionEndLine:27
      |vpiSectionEndColumn:27
      |vpiSourceStartLine:548
      |vpiSourceStartColumn:9
      |vpiSourceEndLine:548
      |vpiSourceEndColumn:10
    |vpiSectionStartLine:30
    |vpiSectionStartColumn:21
    |vpiSectionEndLine:30
    |vpiSectionEndColumn:25
    |vpiSourceStartLine:548
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:548
    |vpiSourceEndColumn:13
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (WB_SRC_MD), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:313:9, endln:313:19
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:WB_SRC_MD
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (WB_SRC_MD), line:31:1, endln:31:41
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (WB_SRC_SEL_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:31:21, endln:31:38
      |vpiParent:
      \_PreprocMacroInstance: (WB_SRC_MD), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:313:9, endln:313:19
      |vpiName:WB_SRC_SEL_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (WB_SRC_SEL_WIDTH), line:27:1, endln:27:27
      |vpiSectionStartLine:27
      |vpiSectionStartColumn:26
      |vpiSectionEndLine:27
      |vpiSectionEndColumn:27
      |vpiSourceStartLine:549
      |vpiSourceStartColumn:9
      |vpiSourceEndLine:549
      |vpiSourceEndColumn:10
    |vpiSectionStartLine:31
    |vpiSectionStartColumn:21
    |vpiSectionEndLine:31
    |vpiSectionEndColumn:25
    |vpiSourceStartLine:549
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:549
    |vpiSourceEndColumn:13
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (WB_SRC_ALU), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:322:9, endln:322:20
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:WB_SRC_ALU
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (WB_SRC_ALU), line:28:1, endln:28:41
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (WB_SRC_SEL_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:28:21, endln:28:38
      |vpiParent:
      \_PreprocMacroInstance: (WB_SRC_ALU), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:322:9, endln:322:20
      |vpiName:WB_SRC_SEL_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (WB_SRC_SEL_WIDTH), line:27:1, endln:27:27
      |vpiSectionStartLine:27
      |vpiSectionStartColumn:26
      |vpiSectionEndLine:27
      |vpiSectionEndColumn:27
      |vpiSourceStartLine:558
      |vpiSourceStartColumn:9
      |vpiSourceEndLine:558
      |vpiSourceEndColumn:10
    |vpiSectionStartLine:28
    |vpiSectionStartColumn:21
    |vpiSectionEndLine:28
    |vpiSectionEndColumn:25
    |vpiSourceStartLine:558
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:558
    |vpiSourceEndColumn:13
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (WB_SRC_MEM), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:323:9, endln:323:20
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:WB_SRC_MEM
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (WB_SRC_MEM), line:29:1, endln:29:41
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (WB_SRC_SEL_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:29:21, endln:29:38
      |vpiParent:
      \_PreprocMacroInstance: (WB_SRC_MEM), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:323:9, endln:323:20
      |vpiName:WB_SRC_SEL_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (WB_SRC_SEL_WIDTH), line:27:1, endln:27:27
      |vpiSectionStartLine:27
      |vpiSectionStartColumn:26
      |vpiSectionEndLine:27
      |vpiSectionEndColumn:27
      |vpiSourceStartLine:559
      |vpiSourceStartColumn:9
      |vpiSourceEndLine:559
      |vpiSourceEndColumn:10
    |vpiSectionStartLine:29
    |vpiSectionStartColumn:21
    |vpiSectionEndLine:29
    |vpiSectionEndColumn:25
    |vpiSourceStartLine:559
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:559
    |vpiSourceEndColumn:13
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (WB_SRC_CSR), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:324:9, endln:324:20
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:WB_SRC_CSR
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (WB_SRC_CSR), line:30:1, endln:30:41
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (WB_SRC_SEL_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:30:21, endln:30:38
      |vpiParent:
      \_PreprocMacroInstance: (WB_SRC_CSR), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:324:9, endln:324:20
      |vpiName:WB_SRC_SEL_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (WB_SRC_SEL_WIDTH), line:27:1, endln:27:27
      |vpiSectionStartLine:27
      |vpiSectionStartColumn:26
      |vpiSectionEndLine:27
      |vpiSectionEndColumn:27
      |vpiSourceStartLine:560
      |vpiSourceStartColumn:9
      |vpiSourceEndLine:560
      |vpiSourceEndColumn:10
    |vpiSectionStartLine:30
    |vpiSectionStartColumn:21
    |vpiSectionEndLine:30
    |vpiSectionEndColumn:25
    |vpiSourceStartLine:560
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:560
    |vpiSourceEndColumn:13
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (WB_SRC_MD), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:325:9, endln:325:19
    |vpiParent:
    \_SourceFile: (vscale_pipeline.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v
    |vpiName:WB_SRC_MD
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (WB_SRC_MD), line:31:1, endln:31:41
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (WB_SRC_SEL_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:31:21, endln:31:38
      |vpiParent:
      \_PreprocMacroInstance: (WB_SRC_MD), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:325:9, endln:325:19
      |vpiName:WB_SRC_SEL_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (WB_SRC_SEL_WIDTH), line:27:1, endln:27:27
      |vpiSectionStartLine:27
      |vpiSectionStartColumn:26
      |vpiSectionEndLine:27
      |vpiSectionEndColumn:27
      |vpiSourceStartLine:561
      |vpiSourceStartColumn:9
      |vpiSourceEndLine:561
      |vpiSourceEndColumn:10
    |vpiSectionStartLine:31
    |vpiSectionStartColumn:21
    |vpiSectionEndLine:31
    |vpiSectionEndColumn:25
    |vpiSourceStartLine:561
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:561
    |vpiSourceEndColumn:13
|vpiSourceFiles:
\_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:vscale_ctrl.v
  |vpiIncludes:
  \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:vscale_ctrl_constants.vh
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_A_SEL_WIDTH), line:1:1, endln:1:26
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_A_SEL_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:25
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_A_RS1), line:2:1, endln:2:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_A_RS1
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_A_PC), line:3:1, endln:3:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_A_PC
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_A_ZERO), line:4:1, endln:4:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_A_ZERO
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_B_SEL_WIDTH), line:6:1, endln:6:26
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_B_SEL_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:25
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_B_RS2), line:7:1, endln:7:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_B_RS2
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_B_IMM), line:8:1, endln:8:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_B_IMM
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_B_FOUR), line:9:1, endln:9:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_B_FOUR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_B_ZERO), line:10:1, endln:10:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_B_ZERO
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_SRC_SEL_WIDTH), line:12:1, endln:12:27
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:PC_SRC_SEL_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_PLUS_FOUR), line:13:1, endln:13:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:PC_PLUS_FOUR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_BRANCH_TARGET), line:14:1, endln:14:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:PC_BRANCH_TARGET
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_JAL_TARGET), line:15:1, endln:15:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:PC_JAL_TARGET
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_JALR_TARGET), line:16:1, endln:16:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:PC_JALR_TARGET
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_REPLAY), line:17:1, endln:17:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:PC_REPLAY
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_HANDLER), line:18:1, endln:18:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:PC_HANDLER
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_EPC), line:19:1, endln:19:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:PC_EPC
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (IMM_TYPE_WIDTH), line:21:1, endln:21:25
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:IMM_TYPE_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (IMM_I), line:22:1, endln:22:33
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:IMM_I
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:15
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (IMM_S), line:23:1, endln:23:33
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:IMM_S
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:15
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (IMM_U), line:24:1, endln:24:33
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:IMM_U
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:15
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (IMM_J), line:25:1, endln:25:33
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:IMM_J
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:15
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (WB_SRC_SEL_WIDTH), line:27:1, endln:27:27
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:WB_SRC_SEL_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (WB_SRC_ALU), line:28:1, endln:28:41
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:WB_SRC_ALU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (WB_SRC_MEM), line:29:1, endln:29:41
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:WB_SRC_MEM
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (WB_SRC_CSR), line:30:1, endln:30:41
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:WB_SRC_CSR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (WB_SRC_MD), line:31:1, endln:31:41
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:WB_SRC_MD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_WIDTH), line:33:1, endln:33:25
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LB), line:34:1, endln:34:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_LB
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LH), line:35:1, endln:35:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_LH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LW), line:36:1, endln:36:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_LW
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LD), line:37:1, endln:37:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_LD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LBU), line:38:1, endln:38:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_LBU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LHU), line:39:1, endln:39:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_LHU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LWU), line:40:1, endln:40:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_LWU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_WIDTH), line:42:1, endln:42:25
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_SB), line:43:1, endln:43:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_SB
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_SH), line:44:1, endln:44:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_SH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_SW), line:45:1, endln:45:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_SW
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_SD), line:46:1, endln:46:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_SD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HTIF_PCR_WIDTH), line:48:1, endln:48:26
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:HTIF_PCR_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
  |vpiIncludes:
  \_SourceFile: (vscale_alu_ops.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:2:1, endln:2:29
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:vscale_alu_ops.vh
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_WIDTH), line:1:1, endln:1:23
      |vpiParent:
      \_SourceFile: (vscale_alu_ops.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:2:1, endln:2:29
      |vpiName:ALU_OP_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_ADD), line:3:1, endln:3:37
      |vpiParent:
      \_SourceFile: (vscale_alu_ops.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:2:1, endln:2:29
      |vpiName:ALU_OP_ADD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_SLL), line:4:1, endln:4:37
      |vpiParent:
      \_SourceFile: (vscale_alu_ops.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:2:1, endln:2:29
      |vpiName:ALU_OP_SLL
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_XOR), line:5:1, endln:5:37
      |vpiParent:
      \_SourceFile: (vscale_alu_ops.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:2:1, endln:2:29
      |vpiName:ALU_OP_XOR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_OR), line:6:1, endln:6:37
      |vpiParent:
      \_SourceFile: (vscale_alu_ops.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:2:1, endln:2:29
      |vpiName:ALU_OP_OR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_AND), line:7:1, endln:7:37
      |vpiParent:
      \_SourceFile: (vscale_alu_ops.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:2:1, endln:2:29
      |vpiName:ALU_OP_AND
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_SRL), line:8:1, endln:8:37
      |vpiParent:
      \_SourceFile: (vscale_alu_ops.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:2:1, endln:2:29
      |vpiName:ALU_OP_SRL
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_SEQ), line:9:1, endln:9:37
      |vpiParent:
      \_SourceFile: (vscale_alu_ops.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:2:1, endln:2:29
      |vpiName:ALU_OP_SEQ
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_SNE), line:10:1, endln:10:37
      |vpiParent:
      \_SourceFile: (vscale_alu_ops.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:2:1, endln:2:29
      |vpiName:ALU_OP_SNE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_SUB), line:11:1, endln:11:38
      |vpiParent:
      \_SourceFile: (vscale_alu_ops.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:2:1, endln:2:29
      |vpiName:ALU_OP_SUB
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_SRA), line:12:1, endln:12:38
      |vpiParent:
      \_SourceFile: (vscale_alu_ops.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:2:1, endln:2:29
      |vpiName:ALU_OP_SRA
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_SLT), line:13:1, endln:13:38
      |vpiParent:
      \_SourceFile: (vscale_alu_ops.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:2:1, endln:2:29
      |vpiName:ALU_OP_SLT
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_SGE), line:14:1, endln:14:38
      |vpiParent:
      \_SourceFile: (vscale_alu_ops.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:2:1, endln:2:29
      |vpiName:ALU_OP_SGE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_SLTU), line:15:1, endln:15:38
      |vpiParent:
      \_SourceFile: (vscale_alu_ops.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:2:1, endln:2:29
      |vpiName:ALU_OP_SLTU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_SGEU), line:16:1, endln:16:38
      |vpiParent:
      \_SourceFile: (vscale_alu_ops.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:2:1, endln:2:29
      |vpiName:ALU_OP_SGEU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
  |vpiIncludes:
  \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:rv32_opcodes.vh
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (INST_WIDTH), line:2:1, endln:2:26
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:INST_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (REG_ADDR_WIDTH), line:3:1, endln:3:26
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:REG_ADDR_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:25
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:XPR_LEN
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (DOUBLE_XPR_LEN), line:5:1, endln:5:26
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:DOUBLE_XPR_LEN
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (LOG2_XPR_LEN), line:6:1, endln:6:26
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:LOG2_XPR_LEN
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:25
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SHAMT_WIDTH), line:7:1, endln:7:26
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:SHAMT_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:25
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV_NOP), line:9:1, endln:9:36
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV_NOP
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:16
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_LOAD), line:13:1, endln:13:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_LOAD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_STORE), line:14:1, endln:14:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_STORE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_MADD), line:15:1, endln:15:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_MADD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_BRANCH), line:16:1, endln:16:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_BRANCH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_LOAD_FP), line:18:1, endln:18:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_LOAD_FP
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_STORE_FP), line:19:1, endln:19:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_STORE_FP
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_MSUB), line:20:1, endln:20:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_MSUB
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_JALR), line:21:1, endln:21:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_JALR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_CUSTOM_0), line:23:1, endln:23:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_CUSTOM_0
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_CUSTOM_1), line:24:1, endln:24:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_CUSTOM_1
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_NMSUB), line:25:1, endln:25:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_NMSUB
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_MISC_MEM), line:28:1, endln:28:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_MISC_MEM
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_AMO), line:29:1, endln:29:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_AMO
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_NMADD), line:30:1, endln:30:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_NMADD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_JAL), line:31:1, endln:31:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_JAL
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_OP_IMM), line:33:1, endln:33:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_OP_IMM
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_OP), line:34:1, endln:34:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_OP
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_OP_FP), line:35:1, endln:35:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_OP_FP
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_SYSTEM), line:36:1, endln:36:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_SYSTEM
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_AUIPC), line:38:1, endln:38:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_AUIPC
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_LUI), line:39:1, endln:39:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_LUI
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_CUSTOM_2), line:45:1, endln:45:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_CUSTOM_2
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_CUSTOM_3), line:46:1, endln:46:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_CUSTOM_3
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_ADD_SUB), line:50:1, endln:50:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_ADD_SUB
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_SLL), line:51:1, endln:51:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_SLL
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_SLT), line:52:1, endln:52:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_SLT
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_SLTU), line:53:1, endln:53:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_SLTU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_XOR), line:54:1, endln:54:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_XOR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_SRA_SRL), line:55:1, endln:55:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_SRA_SRL
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_OR), line:56:1, endln:56:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_OR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_AND), line:57:1, endln:57:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_AND
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_BEQ), line:61:1, endln:61:27
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_BEQ
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_BNE), line:62:1, endln:62:27
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_BNE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_BLT), line:63:1, endln:63:27
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_BLT
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_BGE), line:64:1, endln:64:27
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_BGE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_BLTU), line:65:1, endln:65:27
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_BLTU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_BGEU), line:66:1, endln:66:27
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_BGEU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_FENCE), line:69:1, endln:69:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_FENCE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_FENCE_I), line:70:1, endln:70:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_FENCE_I
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_PRIV), line:74:1, endln:74:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_PRIV
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_CSRRW), line:75:1, endln:75:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_CSRRW
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_CSRRS), line:76:1, endln:76:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_CSRRS
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_CSRRC), line:77:1, endln:77:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_CSRRC
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_CSRRWI), line:78:1, endln:78:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_CSRRWI
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_CSRRSI), line:79:1, endln:79:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_CSRRSI
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_CSRRCI), line:80:1, endln:80:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_CSRRCI
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT12_ECALL), line:84:1, endln:84:45
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT12_ECALL
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT12_EBREAK), line:85:1, endln:85:45
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT12_EBREAK
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT12_ERET), line:86:1, endln:86:45
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT12_ERET
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT12_WFI), line:87:1, endln:87:45
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT12_WFI
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT7_MUL_DIV), line:90:1, endln:90:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT7_MUL_DIV
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_MUL), line:92:1, endln:92:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_MUL
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_MULH), line:93:1, endln:93:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_MULH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_MULHSU), line:94:1, endln:94:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_MULHSU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_MULHU), line:95:1, endln:95:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_MULHU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_DIV), line:96:1, endln:96:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_DIV
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_DIVU), line:97:1, endln:97:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_DIVU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_REM), line:98:1, endln:98:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_REM
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_REMU), line:99:1, endln:99:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_REMU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
  |vpiIncludes:
  \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:vscale_csr_addr_map.vh
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_WIDTH), line:1:1, endln:1:30
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_ADDR_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_COUNTER_WIDTH), line:2:1, endln:2:30
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_COUNTER_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_CYCLE), line:4:1, endln:4:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_ADDR_CYCLE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_TIME), line:5:1, endln:5:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_ADDR_TIME
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_INSTRET), line:6:1, endln:6:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_ADDR_INSTRET
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_CYCLEH), line:7:1, endln:7:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_ADDR_CYCLEH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_TIMEH), line:8:1, endln:8:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_ADDR_TIMEH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_INSTRETH), line:9:1, endln:9:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_ADDR_INSTRETH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MCPUID), line:10:1, endln:10:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_ADDR_MCPUID
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MIMPID), line:11:1, endln:11:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_ADDR_MIMPID
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MHARTID), line:12:1, endln:12:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_ADDR_MHARTID
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MSTATUS), line:13:1, endln:13:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_ADDR_MSTATUS
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MTVEC), line:14:1, endln:14:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_ADDR_MTVEC
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MTDELEG), line:15:1, endln:15:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_ADDR_MTDELEG
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MIE), line:16:1, endln:16:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_ADDR_MIE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MTIMECMP), line:17:1, endln:17:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_ADDR_MTIMECMP
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MTIME), line:18:1, endln:18:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_ADDR_MTIME
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MTIMEH), line:19:1, endln:19:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_ADDR_MTIMEH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MSCRATCH), line:20:1, endln:20:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_ADDR_MSCRATCH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MEPC), line:21:1, endln:21:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_ADDR_MEPC
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MCAUSE), line:22:1, endln:22:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_ADDR_MCAUSE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MBADADDR), line:23:1, endln:23:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_ADDR_MBADADDR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MIP), line:24:1, endln:24:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_ADDR_MIP
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_CYCLEW), line:25:1, endln:25:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_ADDR_CYCLEW
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_TIMEW), line:26:1, endln:26:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_ADDR_TIMEW
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_INSTRETW), line:27:1, endln:27:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_ADDR_INSTRETW
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_CYCLEHW), line:28:1, endln:28:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_ADDR_CYCLEHW
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_TIMEHW), line:29:1, endln:29:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_ADDR_TIMEHW
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_INSTRETHW), line:30:1, endln:30:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_ADDR_INSTRETHW
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_TO_HOST), line:32:1, endln:32:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_ADDR_TO_HOST
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_FROM_HOST), line:33:1, endln:33:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_ADDR_FROM_HOST
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_CMD_WIDTH), line:35:1, endln:35:24
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_CMD_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_IDLE), line:36:1, endln:36:24
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_IDLE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_READ), line:37:1, endln:37:24
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_READ
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_WRITE), line:38:1, endln:38:24
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_WRITE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_SET), line:39:1, endln:39:24
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_SET
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_CLEAR), line:40:1, endln:40:24
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:CSR_CLEAR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_WIDTH), line:42:1, endln:42:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:ECODE_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:42
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_INST_ADDR_MISALIGNED), line:43:1, endln:43:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:ECODE_INST_ADDR_MISALIGNED
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:42
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_INST_ADDR_FAULT), line:44:1, endln:44:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:ECODE_INST_ADDR_FAULT
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:42
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_ILLEGAL_INST), line:45:1, endln:45:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:ECODE_ILLEGAL_INST
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:42
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_BREAKPOINT), line:46:1, endln:46:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:ECODE_BREAKPOINT
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:42
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_LOAD_ADDR_MISALIGNED), line:47:1, endln:47:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:ECODE_LOAD_ADDR_MISALIGNED
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:42
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_LOAD_ACCESS_FAULT), line:48:1, endln:48:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:ECODE_LOAD_ACCESS_FAULT
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:42
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_STORE_AMO_ADDR_MISALIGNED), line:49:1, endln:49:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:ECODE_STORE_AMO_ADDR_MISALIGNED
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:42
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_STORE_AMO_ACCESS_FAULT), line:50:1, endln:50:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:ECODE_STORE_AMO_ACCESS_FAULT
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:42
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_ECALL_FROM_U), line:51:1, endln:51:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:ECODE_ECALL_FROM_U
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:42
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_ECALL_FROM_S), line:52:1, endln:52:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:ECODE_ECALL_FROM_S
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:42
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_ECALL_FROM_H), line:53:1, endln:53:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:ECODE_ECALL_FROM_H
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:41
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_ECALL_FROM_M), line:54:1, endln:54:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:ECODE_ECALL_FROM_M
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:41
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ICODE_SOFTWARE), line:56:1, endln:56:25
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:ICODE_SOFTWARE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ICODE_TIMER), line:57:1, endln:57:25
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:ICODE_TIMER
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PRV_WIDTH), line:59:1, endln:59:24
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:PRV_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PRV_U), line:60:1, endln:60:24
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:PRV_U
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PRV_S), line:61:1, endln:61:24
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:PRV_S
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PRV_H), line:62:1, endln:62:24
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:PRV_H
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PRV_M), line:63:1, endln:63:24
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:4:1, endln:4:34
      |vpiName:PRV_M
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
  |vpiIncludes:
  \_SourceFile: (vscale_md_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_md_constants.vh, line:5:1, endln:5:34
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:vscale_md_constants.vh
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MD_OP_WIDTH), line:1:1, endln:1:22
      |vpiParent:
      \_SourceFile: (vscale_md_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_md_constants.vh, line:5:1, endln:5:34
      |vpiName:MD_OP_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MD_OP_MUL), line:2:1, endln:2:34
      |vpiParent:
      \_SourceFile: (vscale_md_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_md_constants.vh, line:5:1, endln:5:34
      |vpiName:MD_OP_MUL
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:19
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MD_OP_DIV), line:3:1, endln:3:34
      |vpiParent:
      \_SourceFile: (vscale_md_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_md_constants.vh, line:5:1, endln:5:34
      |vpiName:MD_OP_DIV
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:19
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MD_OP_REM), line:4:1, endln:4:34
      |vpiParent:
      \_SourceFile: (vscale_md_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_md_constants.vh, line:5:1, endln:5:34
      |vpiName:MD_OP_REM
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:19
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MD_OUT_SEL_WIDTH), line:6:1, endln:6:27
      |vpiParent:
      \_SourceFile: (vscale_md_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_md_constants.vh, line:5:1, endln:5:34
      |vpiName:MD_OUT_SEL_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MD_OUT_LO), line:7:1, endln:7:40
      |vpiParent:
      \_SourceFile: (vscale_md_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_md_constants.vh, line:5:1, endln:5:34
      |vpiName:MD_OUT_LO
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MD_OUT_HI), line:8:1, endln:8:40
      |vpiParent:
      \_SourceFile: (vscale_md_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_md_constants.vh, line:5:1, endln:5:34
      |vpiName:MD_OUT_HI
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MD_OUT_REM), line:9:1, endln:9:40
      |vpiParent:
      \_SourceFile: (vscale_md_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_md_constants.vh, line:5:1, endln:5:34
      |vpiName:MD_OUT_REM
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (INST_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:10:27, endln:10:38
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:INST_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (INST_WIDTH), line:2:1, endln:2:26
    |vpiSectionStartLine:2
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:2
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:246
    |vpiSourceStartColumn:27
    |vpiSourceEndLine:246
    |vpiSourceEndColumn:29
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (PRV_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:16:27, endln:16:37
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:PRV_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PRV_WIDTH), line:59:1, endln:59:24
    |vpiSectionStartLine:59
    |vpiSectionStartColumn:23
    |vpiSectionEndLine:59
    |vpiSectionEndColumn:24
    |vpiSourceStartLine:252
    |vpiSourceStartColumn:27
    |vpiSourceEndLine:252
    |vpiSourceEndColumn:28
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (PC_SRC_SEL_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:17:32, endln:17:49
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:PC_SRC_SEL_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_SRC_SEL_WIDTH), line:12:1, endln:12:27
    |vpiSectionStartLine:12
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:12
    |vpiSectionEndColumn:27
    |vpiSourceStartLine:253
    |vpiSourceStartColumn:32
    |vpiSourceEndLine:253
    |vpiSourceEndColumn:33
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (IMM_TYPE_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:18:32, endln:18:47
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:IMM_TYPE_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (IMM_TYPE_WIDTH), line:21:1, endln:21:25
    |vpiSectionStartLine:21
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:21
    |vpiSectionEndColumn:25
    |vpiSourceStartLine:254
    |vpiSourceStartColumn:32
    |vpiSourceEndLine:254
    |vpiSourceEndColumn:33
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (SRC_A_SEL_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:21:32, endln:21:48
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:SRC_A_SEL_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_A_SEL_WIDTH), line:1:1, endln:1:26
    |vpiSectionStartLine:1
    |vpiSectionStartColumn:25
    |vpiSectionEndLine:1
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:257
    |vpiSourceStartColumn:32
    |vpiSourceEndLine:257
    |vpiSourceEndColumn:33
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (SRC_B_SEL_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:22:32, endln:22:48
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:SRC_B_SEL_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_B_SEL_WIDTH), line:6:1, endln:6:26
    |vpiSectionStartLine:6
    |vpiSectionStartColumn:25
    |vpiSectionEndLine:6
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:258
    |vpiSourceStartColumn:32
    |vpiSourceEndLine:258
    |vpiSourceEndColumn:33
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ALU_OP_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:23:32, endln:23:45
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:ALU_OP_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_WIDTH), line:1:1, endln:1:23
    |vpiSectionStartLine:1
    |vpiSectionStartColumn:22
    |vpiSectionEndLine:1
    |vpiSectionEndColumn:23
    |vpiSourceStartLine:259
    |vpiSourceStartColumn:32
    |vpiSourceEndLine:259
    |vpiSourceEndColumn:33
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (MEM_TYPE_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:27:33, endln:27:48
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:MEM_TYPE_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_WIDTH), line:42:1, endln:42:25
    |vpiSectionStartLine:42
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:42
    |vpiSectionEndColumn:25
    |vpiSourceStartLine:263
    |vpiSourceStartColumn:33
    |vpiSourceEndLine:263
    |vpiSourceEndColumn:34
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (MD_OP_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:32:32, endln:32:44
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:MD_OP_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MD_OP_WIDTH), line:1:1, endln:1:22
    |vpiSectionStartLine:1
    |vpiSectionStartColumn:21
    |vpiSectionEndLine:1
    |vpiSectionEndColumn:22
    |vpiSourceStartLine:268
    |vpiSourceStartColumn:32
    |vpiSourceEndLine:268
    |vpiSourceEndColumn:33
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (MD_OUT_SEL_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:33:32, endln:33:49
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:MD_OUT_SEL_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MD_OUT_SEL_WIDTH), line:6:1, endln:6:27
    |vpiSectionStartLine:6
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:6
    |vpiSectionEndColumn:27
    |vpiSourceStartLine:269
    |vpiSourceStartColumn:32
    |vpiSourceEndLine:269
    |vpiSourceEndColumn:33
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_CMD_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:36:28, endln:36:42
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:CSR_CMD_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_CMD_WIDTH), line:35:1, endln:35:24
    |vpiSectionStartLine:35
    |vpiSectionStartColumn:23
    |vpiSectionEndLine:35
    |vpiSectionEndColumn:24
    |vpiSourceStartLine:272
    |vpiSourceStartColumn:28
    |vpiSourceEndLine:272
    |vpiSourceEndColumn:29
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (REG_ADDR_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:42:32, endln:42:47
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:REG_ADDR_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (REG_ADDR_WIDTH), line:3:1, endln:3:26
    |vpiSectionStartLine:3
    |vpiSectionStartColumn:25
    |vpiSectionEndLine:3
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:278
    |vpiSourceStartColumn:32
    |vpiSourceEndLine:278
    |vpiSourceEndColumn:33
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (WB_SRC_SEL_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:43:32, endln:43:49
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:WB_SRC_SEL_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (WB_SRC_SEL_WIDTH), line:27:1, endln:27:27
    |vpiSectionStartLine:27
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:27
    |vpiSectionEndColumn:27
    |vpiSourceStartLine:279
    |vpiSourceStartColumn:32
    |vpiSourceEndLine:279
    |vpiSourceEndColumn:33
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ECODE_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:51:33, endln:51:45
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:ECODE_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_WIDTH), line:42:1, endln:42:43
    |vpiSectionStartLine:42
    |vpiSectionStartColumn:42
    |vpiSectionEndLine:42
    |vpiSectionEndColumn:43
    |vpiSourceStartLine:287
    |vpiSourceStartColumn:33
    |vpiSourceEndLine:287
    |vpiSourceEndColumn:34
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (REG_ADDR_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:70:10, endln:70:25
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:REG_ADDR_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (REG_ADDR_WIDTH), line:3:1, endln:3:26
    |vpiSectionStartLine:3
    |vpiSectionStartColumn:25
    |vpiSectionEndLine:3
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:306
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:306
    |vpiSourceEndColumn:11
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (REG_ADDR_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:71:10, endln:71:25
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:REG_ADDR_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (REG_ADDR_WIDTH), line:3:1, endln:3:26
    |vpiSectionStartLine:3
    |vpiSectionStartColumn:25
    |vpiSectionEndLine:3
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:307
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:307
    |vpiSourceEndColumn:11
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (REG_ADDR_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:72:10, endln:72:25
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:REG_ADDR_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (REG_ADDR_WIDTH), line:3:1, endln:3:26
    |vpiSectionStartLine:3
    |vpiSectionStartColumn:25
    |vpiSectionEndLine:3
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:308
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:308
    |vpiSourceEndColumn:11
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ALU_OP_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:78:10, endln:78:23
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:ALU_OP_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_WIDTH), line:1:1, endln:1:23
    |vpiSectionStartLine:1
    |vpiSectionStartColumn:22
    |vpiSectionEndLine:1
    |vpiSectionEndColumn:23
    |vpiSourceStartLine:314
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:314
    |vpiSourceEndColumn:11
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ALU_OP_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:79:10, endln:79:23
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:ALU_OP_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_WIDTH), line:1:1, endln:1:23
    |vpiSectionStartLine:1
    |vpiSectionStartColumn:22
    |vpiSectionEndLine:1
    |vpiSectionEndColumn:23
    |vpiSourceStartLine:315
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:315
    |vpiSourceEndColumn:11
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ALU_OP_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:80:9, endln:80:22
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:ALU_OP_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_WIDTH), line:1:1, endln:1:23
    |vpiSectionStartLine:1
    |vpiSectionStartColumn:22
    |vpiSectionEndLine:1
    |vpiSectionEndColumn:23
    |vpiSourceStartLine:316
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:316
    |vpiSourceEndColumn:10
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (WB_SRC_SEL_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:92:9, endln:92:26
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:WB_SRC_SEL_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (WB_SRC_SEL_WIDTH), line:27:1, endln:27:27
    |vpiSectionStartLine:27
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:27
    |vpiSectionEndColumn:27
    |vpiSourceStartLine:328
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:328
    |vpiSourceEndColumn:10
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ECODE_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:95:9, endln:95:21
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:ECODE_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_WIDTH), line:42:1, endln:42:43
    |vpiSectionStartLine:42
    |vpiSectionStartColumn:42
    |vpiSectionEndLine:42
    |vpiSectionEndColumn:43
    |vpiSourceStartLine:331
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:331
    |vpiSourceEndColumn:10
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_CMD_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:101:9, endln:101:23
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:CSR_CMD_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_CMD_WIDTH), line:35:1, endln:35:24
    |vpiSectionStartLine:35
    |vpiSectionStartColumn:23
    |vpiSectionEndLine:35
    |vpiSectionEndColumn:24
    |vpiSourceStartLine:337
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:337
    |vpiSourceEndColumn:10
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ECODE_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:106:9, endln:106:21
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:ECODE_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_WIDTH), line:42:1, endln:42:43
    |vpiSectionStartLine:42
    |vpiSectionStartColumn:42
    |vpiSectionEndLine:42
    |vpiSectionEndColumn:43
    |vpiSourceStartLine:342
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:342
    |vpiSourceEndColumn:10
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ECODE_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:115:9, endln:115:21
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:ECODE_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_WIDTH), line:42:1, endln:42:43
    |vpiSectionStartLine:42
    |vpiSectionStartColumn:42
    |vpiSectionEndLine:42
    |vpiSectionEndColumn:43
    |vpiSourceStartLine:351
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:351
    |vpiSourceEndColumn:10
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ECODE_INST_ADDR_MISALIGNED), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:173:20, endln:173:47
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:ECODE_INST_ADDR_MISALIGNED
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_INST_ADDR_MISALIGNED), line:43:1, endln:43:43
    |vpiSectionStartLine:43
    |vpiSectionStartColumn:42
    |vpiSectionEndLine:43
    |vpiSectionEndColumn:43
    |vpiSourceStartLine:409
    |vpiSourceStartColumn:20
    |vpiSourceEndLine:409
    |vpiSourceEndColumn:21
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ECODE_INST_ADDR_MISALIGNED), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:175:23, endln:175:50
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:ECODE_INST_ADDR_MISALIGNED
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_INST_ADDR_MISALIGNED), line:43:1, endln:43:43
    |vpiSectionStartLine:43
    |vpiSectionStartColumn:42
    |vpiSectionEndLine:43
    |vpiSectionEndColumn:43
    |vpiSourceStartLine:411
    |vpiSourceStartColumn:23
    |vpiSourceEndLine:411
    |vpiSourceEndColumn:24
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ECODE_ILLEGAL_INST), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:177:23, endln:177:42
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:ECODE_ILLEGAL_INST
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_ILLEGAL_INST), line:45:1, endln:45:43
    |vpiSectionStartLine:45
    |vpiSectionStartColumn:42
    |vpiSectionEndLine:45
    |vpiSectionEndColumn:43
    |vpiSourceStartLine:413
    |vpiSourceStartColumn:23
    |vpiSourceEndLine:413
    |vpiSourceEndColumn:24
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ECODE_ILLEGAL_INST), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:179:23, endln:179:42
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:ECODE_ILLEGAL_INST
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_ILLEGAL_INST), line:45:1, endln:45:43
    |vpiSectionStartLine:45
    |vpiSectionStartColumn:42
    |vpiSectionEndLine:45
    |vpiSectionEndColumn:43
    |vpiSourceStartLine:415
    |vpiSourceStartColumn:23
    |vpiSourceEndLine:415
    |vpiSourceEndColumn:24
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ECODE_BREAKPOINT), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:181:23, endln:181:40
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:ECODE_BREAKPOINT
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_BREAKPOINT), line:46:1, endln:46:43
    |vpiSectionStartLine:46
    |vpiSectionStartColumn:42
    |vpiSectionEndLine:46
    |vpiSectionEndColumn:43
    |vpiSourceStartLine:417
    |vpiSourceStartColumn:23
    |vpiSourceEndLine:417
    |vpiSourceEndColumn:24
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ECODE_ECALL_FROM_U), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:183:23, endln:183:42
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:ECODE_ECALL_FROM_U
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_ECALL_FROM_U), line:51:1, endln:51:43
    |vpiSectionStartLine:51
    |vpiSectionStartColumn:42
    |vpiSectionEndLine:51
    |vpiSectionEndColumn:43
    |vpiSourceStartLine:419
    |vpiSourceStartColumn:23
    |vpiSourceEndLine:419
    |vpiSourceEndColumn:24
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_IDLE), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:204:26, endln:204:35
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:CSR_IDLE
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_IDLE), line:36:1, endln:36:24
    |vpiSectionStartLine:36
    |vpiSectionStartColumn:23
    |vpiSectionEndLine:36
    |vpiSectionEndColumn:24
    |vpiSourceStartLine:440
    |vpiSourceStartColumn:26
    |vpiSourceEndLine:440
    |vpiSourceEndColumn:27
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (IMM_I), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:215:18, endln:215:24
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:IMM_I
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (IMM_I), line:22:1, endln:22:33
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (IMM_TYPE_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:22:15, endln:22:30
      |vpiParent:
      \_PreprocMacroInstance: (IMM_I), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:215:18, endln:215:24
      |vpiName:IMM_TYPE_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (IMM_TYPE_WIDTH), line:21:1, endln:21:25
      |vpiSectionStartLine:21
      |vpiSectionStartColumn:24
      |vpiSectionEndLine:21
      |vpiSectionEndColumn:25
      |vpiSourceStartLine:451
      |vpiSourceStartColumn:18
      |vpiSourceEndLine:451
      |vpiSourceEndColumn:19
    |vpiSectionStartLine:22
    |vpiSectionStartColumn:15
    |vpiSectionEndLine:22
    |vpiSectionEndColumn:19
    |vpiSourceStartLine:451
    |vpiSourceStartColumn:18
    |vpiSourceEndLine:451
    |vpiSourceEndColumn:22
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (SRC_A_RS1), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:216:19, endln:216:29
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:SRC_A_RS1
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_A_RS1), line:2:1, endln:2:39
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (SRC_A_SEL_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:20, endln:2:36
      |vpiParent:
      \_PreprocMacroInstance: (SRC_A_RS1), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:216:19, endln:216:29
      |vpiName:SRC_A_SEL_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (SRC_A_SEL_WIDTH), line:1:1, endln:1:26
      |vpiSectionStartLine:1
      |vpiSectionStartColumn:25
      |vpiSectionEndLine:1
      |vpiSectionEndColumn:26
      |vpiSourceStartLine:452
      |vpiSourceStartColumn:19
      |vpiSourceEndLine:452
      |vpiSourceEndColumn:20
    |vpiSectionStartLine:2
    |vpiSectionStartColumn:20
    |vpiSectionEndLine:2
    |vpiSectionEndColumn:24
    |vpiSourceStartLine:452
    |vpiSourceStartColumn:19
    |vpiSourceEndLine:452
    |vpiSourceEndColumn:23
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (SRC_B_IMM), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:217:19, endln:217:29
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:SRC_B_IMM
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_B_IMM), line:8:1, endln:8:39
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (SRC_B_SEL_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:8:20, endln:8:36
      |vpiParent:
      \_PreprocMacroInstance: (SRC_B_IMM), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:217:19, endln:217:29
      |vpiName:SRC_B_SEL_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (SRC_B_SEL_WIDTH), line:6:1, endln:6:26
      |vpiSectionStartLine:6
      |vpiSectionStartColumn:25
      |vpiSectionEndLine:6
      |vpiSectionEndColumn:26
      |vpiSourceStartLine:453
      |vpiSourceStartColumn:19
      |vpiSourceEndLine:453
      |vpiSourceEndColumn:20
    |vpiSectionStartLine:8
    |vpiSectionStartColumn:20
    |vpiSectionEndLine:8
    |vpiSectionEndColumn:24
    |vpiSourceStartLine:453
    |vpiSourceStartColumn:19
    |vpiSourceEndLine:453
    |vpiSourceEndColumn:23
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ALU_OP_ADD), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:218:16, endln:218:27
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:ALU_OP_ADD
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_ADD), line:3:1, endln:3:37
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (ALU_OP_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:3:21, endln:3:34
      |vpiParent:
      \_PreprocMacroInstance: (ALU_OP_ADD), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:218:16, endln:218:27
      |vpiName:ALU_OP_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (ALU_OP_WIDTH), line:1:1, endln:1:23
      |vpiSectionStartLine:1
      |vpiSectionStartColumn:22
      |vpiSectionEndLine:1
      |vpiSectionEndColumn:23
      |vpiSourceStartLine:454
      |vpiSourceStartColumn:16
      |vpiSourceEndLine:454
      |vpiSourceEndColumn:17
    |vpiSectionStartLine:3
    |vpiSectionStartColumn:21
    |vpiSectionEndLine:3
    |vpiSectionEndColumn:25
    |vpiSourceStartLine:454
    |vpiSourceStartColumn:16
    |vpiSourceEndLine:454
    |vpiSourceEndColumn:20
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (WB_SRC_ALU), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:222:23, endln:222:34
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:WB_SRC_ALU
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (WB_SRC_ALU), line:28:1, endln:28:41
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (WB_SRC_SEL_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:28:21, endln:28:38
      |vpiParent:
      \_PreprocMacroInstance: (WB_SRC_ALU), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:222:23, endln:222:34
      |vpiName:WB_SRC_SEL_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (WB_SRC_SEL_WIDTH), line:27:1, endln:27:27
      |vpiSectionStartLine:27
      |vpiSectionStartColumn:26
      |vpiSectionEndLine:27
      |vpiSectionEndColumn:27
      |vpiSourceStartLine:458
      |vpiSourceStartColumn:23
      |vpiSourceEndLine:458
      |vpiSourceEndColumn:24
    |vpiSectionStartLine:28
    |vpiSectionStartColumn:21
    |vpiSectionEndLine:28
    |vpiSectionEndColumn:25
    |vpiSourceStartLine:458
    |vpiSourceStartColumn:23
    |vpiSourceEndLine:458
    |vpiSourceEndColumn:27
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (RV32_LOAD), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:226:9, endln:226:19
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:RV32_LOAD
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_LOAD), line:13:1, endln:13:33
    |vpiSectionStartLine:13
    |vpiSectionStartColumn:23
    |vpiSectionEndLine:13
    |vpiSectionEndColumn:33
    |vpiSourceStartLine:462
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:462
    |vpiSourceEndColumn:19
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (WB_SRC_MEM), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:229:28, endln:229:39
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:WB_SRC_MEM
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (WB_SRC_MEM), line:29:1, endln:29:41
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (WB_SRC_SEL_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:29:21, endln:29:38
      |vpiParent:
      \_PreprocMacroInstance: (WB_SRC_MEM), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:229:28, endln:229:39
      |vpiName:WB_SRC_SEL_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (WB_SRC_SEL_WIDTH), line:27:1, endln:27:27
      |vpiSectionStartLine:27
      |vpiSectionStartColumn:26
      |vpiSectionEndLine:27
      |vpiSectionEndColumn:27
      |vpiSourceStartLine:465
      |vpiSourceStartColumn:28
      |vpiSourceEndLine:465
      |vpiSourceEndColumn:29
    |vpiSectionStartLine:29
    |vpiSectionStartColumn:21
    |vpiSectionEndLine:29
    |vpiSectionEndColumn:25
    |vpiSourceStartLine:465
    |vpiSourceStartColumn:28
    |vpiSourceEndLine:465
    |vpiSourceEndColumn:32
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (RV32_STORE), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:231:9, endln:231:20
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:RV32_STORE
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_STORE), line:14:1, endln:14:33
    |vpiSectionStartLine:14
    |vpiSectionStartColumn:23
    |vpiSectionEndLine:14
    |vpiSectionEndColumn:33
    |vpiSourceStartLine:467
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:467
    |vpiSourceEndColumn:19
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (IMM_S), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:233:23, endln:233:29
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:IMM_S
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (IMM_S), line:23:1, endln:23:33
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (IMM_TYPE_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:23:15, endln:23:30
      |vpiParent:
      \_PreprocMacroInstance: (IMM_S), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:233:23, endln:233:29
      |vpiName:IMM_TYPE_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (IMM_TYPE_WIDTH), line:21:1, endln:21:25
      |vpiSectionStartLine:21
      |vpiSectionStartColumn:24
      |vpiSectionEndLine:21
      |vpiSectionEndColumn:25
      |vpiSourceStartLine:469
      |vpiSourceStartColumn:23
      |vpiSourceEndLine:469
      |vpiSourceEndColumn:24
    |vpiSectionStartLine:23
    |vpiSectionStartColumn:15
    |vpiSectionEndLine:23
    |vpiSectionEndColumn:19
    |vpiSourceStartLine:469
    |vpiSourceStartColumn:23
    |vpiSourceEndLine:469
    |vpiSourceEndColumn:27
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (RV32_BRANCH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:237:9, endln:237:21
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:RV32_BRANCH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_BRANCH), line:16:1, endln:16:33
    |vpiSectionStartLine:16
    |vpiSectionStartColumn:23
    |vpiSectionEndLine:16
    |vpiSectionEndColumn:33
    |vpiSourceStartLine:473
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:473
    |vpiSourceEndColumn:19
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (SRC_B_RS2), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:240:24, endln:240:34
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:SRC_B_RS2
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_B_RS2), line:7:1, endln:7:39
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (SRC_B_SEL_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:7:20, endln:7:36
      |vpiParent:
      \_PreprocMacroInstance: (SRC_B_RS2), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:240:24, endln:240:34
      |vpiName:SRC_B_SEL_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (SRC_B_SEL_WIDTH), line:6:1, endln:6:26
      |vpiSectionStartLine:6
      |vpiSectionStartColumn:25
      |vpiSectionEndLine:6
      |vpiSectionEndColumn:26
      |vpiSourceStartLine:476
      |vpiSourceStartColumn:24
      |vpiSourceEndLine:476
      |vpiSourceEndColumn:25
    |vpiSectionStartLine:7
    |vpiSectionStartColumn:20
    |vpiSectionEndLine:7
    |vpiSectionEndColumn:24
    |vpiSourceStartLine:476
    |vpiSourceStartColumn:24
    |vpiSourceEndLine:476
    |vpiSourceEndColumn:28
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (RV32_FUNCT3_BEQ), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:242:14, endln:242:30
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:RV32_FUNCT3_BEQ
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_BEQ), line:61:1, endln:61:27
    |vpiSectionStartLine:61
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:61
    |vpiSectionEndColumn:27
    |vpiSourceStartLine:478
    |vpiSourceStartColumn:14
    |vpiSourceEndLine:478
    |vpiSourceEndColumn:15
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ALU_OP_SEQ), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:242:42, endln:242:53
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:ALU_OP_SEQ
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_SEQ), line:9:1, endln:9:37
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (ALU_OP_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:9:21, endln:9:34
      |vpiParent:
      \_PreprocMacroInstance: (ALU_OP_SEQ), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:242:42, endln:242:53
      |vpiName:ALU_OP_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (ALU_OP_WIDTH), line:1:1, endln:1:23
      |vpiSectionStartLine:1
      |vpiSectionStartColumn:22
      |vpiSectionEndLine:1
      |vpiSectionEndColumn:23
      |vpiSourceStartLine:478
      |vpiSourceStartColumn:27
      |vpiSourceEndLine:478
      |vpiSourceEndColumn:28
    |vpiSectionStartLine:9
    |vpiSectionStartColumn:21
    |vpiSectionEndLine:9
    |vpiSectionEndColumn:25
    |vpiSourceStartLine:478
    |vpiSourceStartColumn:27
    |vpiSourceEndLine:478
    |vpiSourceEndColumn:31
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (RV32_FUNCT3_BNE), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:243:14, endln:243:30
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:RV32_FUNCT3_BNE
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_BNE), line:62:1, endln:62:27
    |vpiSectionStartLine:62
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:62
    |vpiSectionEndColumn:27
    |vpiSourceStartLine:479
    |vpiSourceStartColumn:14
    |vpiSourceEndLine:479
    |vpiSourceEndColumn:15
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ALU_OP_SNE), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:243:42, endln:243:53
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:ALU_OP_SNE
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_SNE), line:10:1, endln:10:37
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (ALU_OP_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:10:21, endln:10:34
      |vpiParent:
      \_PreprocMacroInstance: (ALU_OP_SNE), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:243:42, endln:243:53
      |vpiName:ALU_OP_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (ALU_OP_WIDTH), line:1:1, endln:1:23
      |vpiSectionStartLine:1
      |vpiSectionStartColumn:22
      |vpiSectionEndLine:1
      |vpiSectionEndColumn:23
      |vpiSourceStartLine:479
      |vpiSourceStartColumn:27
      |vpiSourceEndLine:479
      |vpiSourceEndColumn:28
    |vpiSectionStartLine:10
    |vpiSectionStartColumn:21
    |vpiSectionEndLine:10
    |vpiSectionEndColumn:25
    |vpiSourceStartLine:479
    |vpiSourceStartColumn:27
    |vpiSourceEndLine:479
    |vpiSourceEndColumn:31
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (RV32_FUNCT3_BLT), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:244:14, endln:244:30
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:RV32_FUNCT3_BLT
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_BLT), line:63:1, endln:63:27
    |vpiSectionStartLine:63
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:63
    |vpiSectionEndColumn:27
    |vpiSourceStartLine:480
    |vpiSourceStartColumn:14
    |vpiSourceEndLine:480
    |vpiSourceEndColumn:15
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ALU_OP_SLT), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:244:42, endln:244:53
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:ALU_OP_SLT
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_SLT), line:13:1, endln:13:38
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (ALU_OP_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:13:21, endln:13:34
      |vpiParent:
      \_PreprocMacroInstance: (ALU_OP_SLT), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:244:42, endln:244:53
      |vpiName:ALU_OP_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (ALU_OP_WIDTH), line:1:1, endln:1:23
      |vpiSectionStartLine:1
      |vpiSectionStartColumn:22
      |vpiSectionEndLine:1
      |vpiSectionEndColumn:23
      |vpiSourceStartLine:480
      |vpiSourceStartColumn:27
      |vpiSourceEndLine:480
      |vpiSourceEndColumn:28
    |vpiSectionStartLine:13
    |vpiSectionStartColumn:21
    |vpiSectionEndLine:13
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:480
    |vpiSourceStartColumn:27
    |vpiSourceEndLine:480
    |vpiSourceEndColumn:32
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (RV32_FUNCT3_BLTU), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:245:14, endln:245:31
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:RV32_FUNCT3_BLTU
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_BLTU), line:65:1, endln:65:27
    |vpiSectionStartLine:65
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:65
    |vpiSectionEndColumn:27
    |vpiSourceStartLine:481
    |vpiSourceStartColumn:14
    |vpiSourceEndLine:481
    |vpiSourceEndColumn:15
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ALU_OP_SLTU), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:245:43, endln:245:55
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:ALU_OP_SLTU
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_SLTU), line:15:1, endln:15:38
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (ALU_OP_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:15:21, endln:15:34
      |vpiParent:
      \_PreprocMacroInstance: (ALU_OP_SLTU), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:245:43, endln:245:55
      |vpiName:ALU_OP_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (ALU_OP_WIDTH), line:1:1, endln:1:23
      |vpiSectionStartLine:1
      |vpiSectionStartColumn:22
      |vpiSectionEndLine:1
      |vpiSectionEndColumn:23
      |vpiSourceStartLine:481
      |vpiSourceStartColumn:27
      |vpiSourceEndLine:481
      |vpiSourceEndColumn:28
    |vpiSectionStartLine:15
    |vpiSectionStartColumn:21
    |vpiSectionEndLine:15
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:481
    |vpiSourceStartColumn:27
    |vpiSourceEndLine:481
    |vpiSourceEndColumn:32
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (RV32_FUNCT3_BGE), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:246:14, endln:246:30
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:RV32_FUNCT3_BGE
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_BGE), line:64:1, endln:64:27
    |vpiSectionStartLine:64
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:64
    |vpiSectionEndColumn:27
    |vpiSourceStartLine:482
    |vpiSourceStartColumn:14
    |vpiSourceEndLine:482
    |vpiSourceEndColumn:15
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ALU_OP_SGE), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:246:42, endln:246:53
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:ALU_OP_SGE
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_SGE), line:14:1, endln:14:38
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (ALU_OP_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:14:21, endln:14:34
      |vpiParent:
      \_PreprocMacroInstance: (ALU_OP_SGE), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:246:42, endln:246:53
      |vpiName:ALU_OP_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (ALU_OP_WIDTH), line:1:1, endln:1:23
      |vpiSectionStartLine:1
      |vpiSectionStartColumn:22
      |vpiSectionEndLine:1
      |vpiSectionEndColumn:23
      |vpiSourceStartLine:482
      |vpiSourceStartColumn:27
      |vpiSourceEndLine:482
      |vpiSourceEndColumn:28
    |vpiSectionStartLine:14
    |vpiSectionStartColumn:21
    |vpiSectionEndLine:14
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:482
    |vpiSourceStartColumn:27
    |vpiSourceEndLine:482
    |vpiSourceEndColumn:32
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (RV32_FUNCT3_BGEU), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:247:14, endln:247:31
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:RV32_FUNCT3_BGEU
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_BGEU), line:66:1, endln:66:27
    |vpiSectionStartLine:66
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:66
    |vpiSectionEndColumn:27
    |vpiSourceStartLine:483
    |vpiSourceStartColumn:14
    |vpiSourceEndLine:483
    |vpiSourceEndColumn:15
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ALU_OP_SGEU), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:247:43, endln:247:55
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:ALU_OP_SGEU
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_SGEU), line:16:1, endln:16:38
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (ALU_OP_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:16:21, endln:16:34
      |vpiParent:
      \_PreprocMacroInstance: (ALU_OP_SGEU), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:247:43, endln:247:55
      |vpiName:ALU_OP_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (ALU_OP_WIDTH), line:1:1, endln:1:23
      |vpiSectionStartLine:1
      |vpiSectionStartColumn:22
      |vpiSectionEndLine:1
      |vpiSectionEndColumn:23
      |vpiSourceStartLine:483
      |vpiSourceStartColumn:27
      |vpiSourceEndLine:483
      |vpiSourceEndColumn:28
    |vpiSectionStartLine:16
    |vpiSectionStartColumn:21
    |vpiSectionEndLine:16
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:483
    |vpiSourceStartColumn:27
    |vpiSourceEndLine:483
    |vpiSourceEndColumn:32
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (RV32_JAL), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:251:9, endln:251:18
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:RV32_JAL
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_JAL), line:31:1, endln:31:33
    |vpiSectionStartLine:31
    |vpiSectionStartColumn:23
    |vpiSectionEndLine:31
    |vpiSectionEndColumn:33
    |vpiSourceStartLine:487
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:487
    |vpiSourceEndColumn:19
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (SRC_A_PC), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:254:24, endln:254:33
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:SRC_A_PC
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_A_PC), line:3:1, endln:3:39
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (SRC_A_SEL_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:3:20, endln:3:36
      |vpiParent:
      \_PreprocMacroInstance: (SRC_A_PC), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:254:24, endln:254:33
      |vpiName:SRC_A_SEL_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (SRC_A_SEL_WIDTH), line:1:1, endln:1:26
      |vpiSectionStartLine:1
      |vpiSectionStartColumn:25
      |vpiSectionEndLine:1
      |vpiSectionEndColumn:26
      |vpiSourceStartLine:490
      |vpiSourceStartColumn:24
      |vpiSourceEndLine:490
      |vpiSourceEndColumn:25
    |vpiSectionStartLine:3
    |vpiSectionStartColumn:20
    |vpiSectionEndLine:3
    |vpiSectionEndColumn:24
    |vpiSourceStartLine:490
    |vpiSourceStartColumn:24
    |vpiSourceEndLine:490
    |vpiSourceEndColumn:28
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (SRC_B_FOUR), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:255:24, endln:255:35
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:SRC_B_FOUR
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_B_FOUR), line:9:1, endln:9:39
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (SRC_B_SEL_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:9:20, endln:9:36
      |vpiParent:
      \_PreprocMacroInstance: (SRC_B_FOUR), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:255:24, endln:255:35
      |vpiName:SRC_B_SEL_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (SRC_B_SEL_WIDTH), line:6:1, endln:6:26
      |vpiSectionStartLine:6
      |vpiSectionStartColumn:25
      |vpiSectionEndLine:6
      |vpiSectionEndColumn:26
      |vpiSourceStartLine:491
      |vpiSourceStartColumn:24
      |vpiSourceEndLine:491
      |vpiSourceEndColumn:25
    |vpiSectionStartLine:9
    |vpiSectionStartColumn:20
    |vpiSectionEndLine:9
    |vpiSectionEndColumn:24
    |vpiSourceStartLine:491
    |vpiSourceStartColumn:24
    |vpiSourceEndLine:491
    |vpiSourceEndColumn:28
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (RV32_JALR), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:258:9, endln:258:19
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:RV32_JALR
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_JALR), line:21:1, endln:21:33
    |vpiSectionStartLine:21
    |vpiSectionStartColumn:23
    |vpiSectionEndLine:21
    |vpiSectionEndColumn:33
    |vpiSourceStartLine:494
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:494
    |vpiSourceEndColumn:19
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (SRC_A_PC), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:261:24, endln:261:33
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:SRC_A_PC
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_A_PC), line:3:1, endln:3:39
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (SRC_A_SEL_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:3:20, endln:3:36
      |vpiParent:
      \_PreprocMacroInstance: (SRC_A_PC), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:261:24, endln:261:33
      |vpiName:SRC_A_SEL_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (SRC_A_SEL_WIDTH), line:1:1, endln:1:26
      |vpiSectionStartLine:1
      |vpiSectionStartColumn:25
      |vpiSectionEndLine:1
      |vpiSectionEndColumn:26
      |vpiSourceStartLine:497
      |vpiSourceStartColumn:24
      |vpiSourceEndLine:497
      |vpiSourceEndColumn:25
    |vpiSectionStartLine:3
    |vpiSectionStartColumn:20
    |vpiSectionEndLine:3
    |vpiSectionEndColumn:24
    |vpiSourceStartLine:497
    |vpiSourceStartColumn:24
    |vpiSourceEndLine:497
    |vpiSourceEndColumn:28
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (SRC_B_FOUR), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:262:24, endln:262:35
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:SRC_B_FOUR
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_B_FOUR), line:9:1, endln:9:39
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (SRC_B_SEL_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:9:20, endln:9:36
      |vpiParent:
      \_PreprocMacroInstance: (SRC_B_FOUR), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:262:24, endln:262:35
      |vpiName:SRC_B_SEL_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (SRC_B_SEL_WIDTH), line:6:1, endln:6:26
      |vpiSectionStartLine:6
      |vpiSectionStartColumn:25
      |vpiSectionEndLine:6
      |vpiSectionEndColumn:26
      |vpiSourceStartLine:498
      |vpiSourceStartColumn:24
      |vpiSourceEndLine:498
      |vpiSourceEndColumn:25
    |vpiSectionStartLine:9
    |vpiSectionStartColumn:20
    |vpiSectionEndLine:9
    |vpiSectionEndColumn:24
    |vpiSourceStartLine:498
    |vpiSourceStartColumn:24
    |vpiSourceEndLine:498
    |vpiSourceEndColumn:28
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (RV32_MISC_MEM), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:265:9, endln:265:23
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:RV32_MISC_MEM
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_MISC_MEM), line:28:1, endln:28:33
    |vpiSectionStartLine:28
    |vpiSectionStartColumn:23
    |vpiSectionEndLine:28
    |vpiSectionEndColumn:33
    |vpiSourceStartLine:501
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:501
    |vpiSourceEndColumn:19
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (RV32_FUNCT3_FENCE), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:267:14, endln:267:32
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:RV32_FUNCT3_FENCE
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_FENCE), line:69:1, endln:69:30
    |vpiSectionStartLine:69
    |vpiSectionStartColumn:29
    |vpiSectionEndLine:69
    |vpiSectionEndColumn:30
    |vpiSourceStartLine:503
    |vpiSourceStartColumn:14
    |vpiSourceEndLine:503
    |vpiSourceEndColumn:15
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (RV32_FUNCT3_FENCE_I), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:273:14, endln:273:34
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:RV32_FUNCT3_FENCE_I
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_FENCE_I), line:70:1, endln:70:30
    |vpiSectionStartLine:70
    |vpiSectionStartColumn:29
    |vpiSectionEndLine:70
    |vpiSectionEndColumn:30
    |vpiSourceStartLine:509
    |vpiSourceStartColumn:14
    |vpiSourceEndLine:509
    |vpiSourceEndColumn:15
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (RV32_OP_IMM), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:282:9, endln:282:21
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:RV32_OP_IMM
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_OP_IMM), line:33:1, endln:33:33
    |vpiSectionStartLine:33
    |vpiSectionStartColumn:23
    |vpiSectionEndLine:33
    |vpiSectionEndColumn:33
    |vpiSourceStartLine:518
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:518
    |vpiSourceEndColumn:19
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (RV32_OP), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:286:9, endln:286:17
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:RV32_OP
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_OP), line:34:1, endln:34:33
    |vpiSectionStartLine:34
    |vpiSectionStartColumn:23
    |vpiSectionEndLine:34
    |vpiSectionEndColumn:33
    |vpiSourceStartLine:522
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:522
    |vpiSourceEndColumn:19
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (SRC_B_RS2), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:288:24, endln:288:34
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:SRC_B_RS2
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_B_RS2), line:7:1, endln:7:39
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (SRC_B_SEL_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:7:20, endln:7:36
      |vpiParent:
      \_PreprocMacroInstance: (SRC_B_RS2), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:288:24, endln:288:34
      |vpiName:SRC_B_SEL_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (SRC_B_SEL_WIDTH), line:6:1, endln:6:26
      |vpiSectionStartLine:6
      |vpiSectionStartColumn:25
      |vpiSectionEndLine:6
      |vpiSectionEndColumn:26
      |vpiSourceStartLine:524
      |vpiSourceStartColumn:24
      |vpiSourceEndLine:524
      |vpiSourceEndColumn:25
    |vpiSectionStartLine:7
    |vpiSectionStartColumn:20
    |vpiSectionEndLine:7
    |vpiSectionEndColumn:24
    |vpiSourceStartLine:524
    |vpiSourceStartColumn:24
    |vpiSourceEndLine:524
    |vpiSourceEndColumn:28
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (RV32_FUNCT7_MUL_DIV), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:291:26, endln:291:46
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:RV32_FUNCT7_MUL_DIV
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT7_MUL_DIV), line:90:1, endln:90:33
    |vpiSectionStartLine:90
    |vpiSectionStartColumn:29
    |vpiSectionEndLine:90
    |vpiSectionEndColumn:33
    |vpiSourceStartLine:527
    |vpiSourceStartColumn:26
    |vpiSourceEndLine:527
    |vpiSourceEndColumn:30
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (WB_SRC_MD), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:293:31, endln:293:41
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:WB_SRC_MD
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (WB_SRC_MD), line:31:1, endln:31:41
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (WB_SRC_SEL_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:31:21, endln:31:38
      |vpiParent:
      \_PreprocMacroInstance: (WB_SRC_MD), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:293:31, endln:293:41
      |vpiName:WB_SRC_SEL_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (WB_SRC_SEL_WIDTH), line:27:1, endln:27:27
      |vpiSectionStartLine:27
      |vpiSectionStartColumn:26
      |vpiSectionEndLine:27
      |vpiSectionEndColumn:27
      |vpiSourceStartLine:529
      |vpiSourceStartColumn:31
      |vpiSourceEndLine:529
      |vpiSourceEndColumn:32
    |vpiSectionStartLine:31
    |vpiSectionStartColumn:21
    |vpiSectionEndLine:31
    |vpiSectionEndColumn:25
    |vpiSourceStartLine:529
    |vpiSourceStartColumn:31
    |vpiSourceEndLine:529
    |vpiSourceEndColumn:35
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (RV32_SYSTEM), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:296:9, endln:296:21
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:RV32_SYSTEM
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_SYSTEM), line:36:1, endln:36:33
    |vpiSectionStartLine:36
    |vpiSectionStartColumn:23
    |vpiSectionEndLine:36
    |vpiSectionEndColumn:33
    |vpiSourceStartLine:532
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:532
    |vpiSourceEndColumn:19
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (WB_SRC_CSR), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:297:28, endln:297:39
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:WB_SRC_CSR
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (WB_SRC_CSR), line:30:1, endln:30:41
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (WB_SRC_SEL_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:30:21, endln:30:38
      |vpiParent:
      \_PreprocMacroInstance: (WB_SRC_CSR), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:297:28, endln:297:39
      |vpiName:WB_SRC_SEL_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (WB_SRC_SEL_WIDTH), line:27:1, endln:27:27
      |vpiSectionStartLine:27
      |vpiSectionStartColumn:26
      |vpiSectionEndLine:27
      |vpiSectionEndColumn:27
      |vpiSourceStartLine:533
      |vpiSourceStartColumn:28
      |vpiSourceEndLine:533
      |vpiSourceEndColumn:29
    |vpiSectionStartLine:30
    |vpiSectionStartColumn:21
    |vpiSectionEndLine:30
    |vpiSectionEndColumn:25
    |vpiSourceStartLine:533
    |vpiSourceStartColumn:28
    |vpiSourceEndLine:533
    |vpiSourceEndColumn:32
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (RV32_FUNCT3_PRIV), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:298:44, endln:298:61
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:RV32_FUNCT3_PRIV
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_PRIV), line:74:1, endln:74:29
    |vpiSectionStartLine:74
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:74
    |vpiSectionEndColumn:29
    |vpiSourceStartLine:534
    |vpiSourceStartColumn:44
    |vpiSourceEndLine:534
    |vpiSourceEndColumn:45
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (RV32_FUNCT3_PRIV), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:300:14, endln:300:31
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:RV32_FUNCT3_PRIV
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_PRIV), line:74:1, endln:74:29
    |vpiSectionStartLine:74
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:74
    |vpiSectionEndColumn:29
    |vpiSourceStartLine:536
    |vpiSourceStartColumn:14
    |vpiSourceEndLine:536
    |vpiSourceEndColumn:15
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (RV32_FUNCT12_ECALL), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:303:22, endln:303:41
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:RV32_FUNCT12_ECALL
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT12_ECALL), line:84:1, endln:84:45
    |vpiSectionStartLine:84
    |vpiSectionStartColumn:29
    |vpiSectionEndLine:84
    |vpiSectionEndColumn:45
    |vpiSourceStartLine:539
    |vpiSourceStartColumn:22
    |vpiSourceEndLine:539
    |vpiSourceEndColumn:38
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (RV32_FUNCT12_EBREAK), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:304:22, endln:304:42
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:RV32_FUNCT12_EBREAK
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT12_EBREAK), line:85:1, endln:85:45
    |vpiSectionStartLine:85
    |vpiSectionStartColumn:29
    |vpiSectionEndLine:85
    |vpiSectionEndColumn:45
    |vpiSourceStartLine:540
    |vpiSourceStartColumn:22
    |vpiSourceEndLine:540
    |vpiSourceEndColumn:38
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (RV32_FUNCT12_ERET), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:305:22, endln:305:40
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:RV32_FUNCT12_ERET
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT12_ERET), line:86:1, endln:86:45
    |vpiSectionStartLine:86
    |vpiSectionStartColumn:29
    |vpiSectionEndLine:86
    |vpiSectionEndColumn:45
    |vpiSourceStartLine:541
    |vpiSourceStartColumn:22
    |vpiSourceEndLine:541
    |vpiSourceEndColumn:38
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (RV32_FUNCT12_WFI), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:311:8, endln:311:25
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:RV32_FUNCT12_WFI
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT12_WFI), line:87:1, endln:87:45
    |vpiSectionStartLine:87
    |vpiSectionStartColumn:29
    |vpiSectionEndLine:87
    |vpiSectionEndColumn:45
    |vpiSourceStartLine:547
    |vpiSourceStartColumn:8
    |vpiSourceEndLine:547
    |vpiSourceEndColumn:24
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (RV32_FUNCT3_CSRRW), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:316:14, endln:316:32
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:RV32_FUNCT3_CSRRW
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_CSRRW), line:75:1, endln:75:29
    |vpiSectionStartLine:75
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:75
    |vpiSectionEndColumn:29
    |vpiSourceStartLine:552
    |vpiSourceStartColumn:14
    |vpiSourceEndLine:552
    |vpiSourceEndColumn:15
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_READ), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:316:72, endln:316:81
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:CSR_READ
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_READ), line:37:1, endln:37:24
    |vpiSectionStartLine:37
    |vpiSectionStartColumn:23
    |vpiSectionEndLine:37
    |vpiSectionEndColumn:24
    |vpiSourceStartLine:552
    |vpiSourceStartColumn:55
    |vpiSourceEndLine:552
    |vpiSourceEndColumn:56
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_WRITE), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:316:84, endln:316:94
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:CSR_WRITE
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_WRITE), line:38:1, endln:38:24
    |vpiSectionStartLine:38
    |vpiSectionStartColumn:23
    |vpiSectionEndLine:38
    |vpiSectionEndColumn:24
    |vpiSourceStartLine:552
    |vpiSourceStartColumn:59
    |vpiSourceEndLine:552
    |vpiSourceEndColumn:60
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (RV32_FUNCT3_CSRRS), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:317:14, endln:317:32
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:RV32_FUNCT3_CSRRS
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_CSRRS), line:76:1, endln:76:29
    |vpiSectionStartLine:76
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:76
    |vpiSectionEndColumn:29
    |vpiSourceStartLine:553
    |vpiSourceStartColumn:14
    |vpiSourceEndLine:553
    |vpiSourceEndColumn:15
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_READ), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:317:72, endln:317:81
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:CSR_READ
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_READ), line:37:1, endln:37:24
    |vpiSectionStartLine:37
    |vpiSectionStartColumn:23
    |vpiSectionEndLine:37
    |vpiSectionEndColumn:24
    |vpiSourceStartLine:553
    |vpiSourceStartColumn:55
    |vpiSourceEndLine:553
    |vpiSourceEndColumn:56
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_SET), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:317:84, endln:317:92
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:CSR_SET
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_SET), line:39:1, endln:39:24
    |vpiSectionStartLine:39
    |vpiSectionStartColumn:23
    |vpiSectionEndLine:39
    |vpiSectionEndColumn:24
    |vpiSourceStartLine:553
    |vpiSourceStartColumn:59
    |vpiSourceEndLine:553
    |vpiSourceEndColumn:60
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (RV32_FUNCT3_CSRRC), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:318:14, endln:318:32
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:RV32_FUNCT3_CSRRC
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_CSRRC), line:77:1, endln:77:29
    |vpiSectionStartLine:77
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:77
    |vpiSectionEndColumn:29
    |vpiSourceStartLine:554
    |vpiSourceStartColumn:14
    |vpiSourceEndLine:554
    |vpiSourceEndColumn:15
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_READ), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:318:72, endln:318:81
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:CSR_READ
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_READ), line:37:1, endln:37:24
    |vpiSectionStartLine:37
    |vpiSectionStartColumn:23
    |vpiSectionEndLine:37
    |vpiSectionEndColumn:24
    |vpiSourceStartLine:554
    |vpiSourceStartColumn:55
    |vpiSourceEndLine:554
    |vpiSourceEndColumn:56
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_CLEAR), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:318:84, endln:318:94
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:CSR_CLEAR
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_CLEAR), line:40:1, endln:40:24
    |vpiSectionStartLine:40
    |vpiSectionStartColumn:23
    |vpiSectionEndLine:40
    |vpiSectionEndColumn:24
    |vpiSourceStartLine:554
    |vpiSourceStartColumn:59
    |vpiSourceEndLine:554
    |vpiSourceEndColumn:60
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (RV32_FUNCT3_CSRRWI), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:319:14, endln:319:33
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:RV32_FUNCT3_CSRRWI
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_CSRRWI), line:78:1, endln:78:29
    |vpiSectionStartLine:78
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:78
    |vpiSectionEndColumn:29
    |vpiSourceStartLine:555
    |vpiSourceStartColumn:14
    |vpiSourceEndLine:555
    |vpiSourceEndColumn:15
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_READ), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:319:73, endln:319:82
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:CSR_READ
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_READ), line:37:1, endln:37:24
    |vpiSectionStartLine:37
    |vpiSectionStartColumn:23
    |vpiSectionEndLine:37
    |vpiSectionEndColumn:24
    |vpiSourceStartLine:555
    |vpiSourceStartColumn:55
    |vpiSourceEndLine:555
    |vpiSourceEndColumn:56
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_WRITE), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:319:85, endln:319:95
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:CSR_WRITE
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_WRITE), line:38:1, endln:38:24
    |vpiSectionStartLine:38
    |vpiSectionStartColumn:23
    |vpiSectionEndLine:38
    |vpiSectionEndColumn:24
    |vpiSourceStartLine:555
    |vpiSourceStartColumn:59
    |vpiSourceEndLine:555
    |vpiSourceEndColumn:60
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (RV32_FUNCT3_CSRRSI), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:320:14, endln:320:33
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:RV32_FUNCT3_CSRRSI
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_CSRRSI), line:79:1, endln:79:29
    |vpiSectionStartLine:79
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:79
    |vpiSectionEndColumn:29
    |vpiSourceStartLine:556
    |vpiSourceStartColumn:14
    |vpiSourceEndLine:556
    |vpiSourceEndColumn:15
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_READ), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:320:73, endln:320:82
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:CSR_READ
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_READ), line:37:1, endln:37:24
    |vpiSectionStartLine:37
    |vpiSectionStartColumn:23
    |vpiSectionEndLine:37
    |vpiSectionEndColumn:24
    |vpiSourceStartLine:556
    |vpiSourceStartColumn:55
    |vpiSourceEndLine:556
    |vpiSourceEndColumn:56
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_SET), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:320:85, endln:320:93
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:CSR_SET
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_SET), line:39:1, endln:39:24
    |vpiSectionStartLine:39
    |vpiSectionStartColumn:23
    |vpiSectionEndLine:39
    |vpiSectionEndColumn:24
    |vpiSourceStartLine:556
    |vpiSourceStartColumn:59
    |vpiSourceEndLine:556
    |vpiSourceEndColumn:60
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (RV32_FUNCT3_CSRRCI), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:321:14, endln:321:33
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:RV32_FUNCT3_CSRRCI
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_CSRRCI), line:80:1, endln:80:29
    |vpiSectionStartLine:80
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:80
    |vpiSectionEndColumn:29
    |vpiSourceStartLine:557
    |vpiSourceStartColumn:14
    |vpiSourceEndLine:557
    |vpiSourceEndColumn:15
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_READ), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:321:73, endln:321:82
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:CSR_READ
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_READ), line:37:1, endln:37:24
    |vpiSectionStartLine:37
    |vpiSectionStartColumn:23
    |vpiSectionEndLine:37
    |vpiSectionEndColumn:24
    |vpiSourceStartLine:557
    |vpiSourceStartColumn:55
    |vpiSourceEndLine:557
    |vpiSourceEndColumn:56
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_CLEAR), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:321:85, endln:321:95
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:CSR_CLEAR
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_CLEAR), line:40:1, endln:40:24
    |vpiSectionStartLine:40
    |vpiSectionStartColumn:23
    |vpiSectionEndLine:40
    |vpiSectionEndColumn:24
    |vpiSourceStartLine:557
    |vpiSourceStartColumn:59
    |vpiSourceEndLine:557
    |vpiSourceEndColumn:60
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (RV32_AUIPC), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:325:9, endln:325:20
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:RV32_AUIPC
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_AUIPC), line:38:1, endln:38:33
    |vpiSectionStartLine:38
    |vpiSectionStartColumn:23
    |vpiSectionEndLine:38
    |vpiSectionEndColumn:33
    |vpiSourceStartLine:561
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:561
    |vpiSourceEndColumn:19
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (SRC_A_PC), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:327:24, endln:327:33
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:SRC_A_PC
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_A_PC), line:3:1, endln:3:39
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (SRC_A_SEL_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:3:20, endln:3:36
      |vpiParent:
      \_PreprocMacroInstance: (SRC_A_PC), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:327:24, endln:327:33
      |vpiName:SRC_A_SEL_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (SRC_A_SEL_WIDTH), line:1:1, endln:1:26
      |vpiSectionStartLine:1
      |vpiSectionStartColumn:25
      |vpiSectionEndLine:1
      |vpiSectionEndColumn:26
      |vpiSourceStartLine:563
      |vpiSourceStartColumn:24
      |vpiSourceEndLine:563
      |vpiSourceEndColumn:25
    |vpiSectionStartLine:3
    |vpiSectionStartColumn:20
    |vpiSectionEndLine:3
    |vpiSectionEndColumn:24
    |vpiSourceStartLine:563
    |vpiSourceStartColumn:24
    |vpiSourceEndLine:563
    |vpiSourceEndColumn:28
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (IMM_U), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:328:23, endln:328:29
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:IMM_U
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (IMM_U), line:24:1, endln:24:33
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (IMM_TYPE_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:24:15, endln:24:30
      |vpiParent:
      \_PreprocMacroInstance: (IMM_U), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:328:23, endln:328:29
      |vpiName:IMM_TYPE_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (IMM_TYPE_WIDTH), line:21:1, endln:21:25
      |vpiSectionStartLine:21
      |vpiSectionStartColumn:24
      |vpiSectionEndLine:21
      |vpiSectionEndColumn:25
      |vpiSourceStartLine:564
      |vpiSourceStartColumn:23
      |vpiSourceEndLine:564
      |vpiSourceEndColumn:24
    |vpiSectionStartLine:24
    |vpiSectionStartColumn:15
    |vpiSectionEndLine:24
    |vpiSectionEndColumn:19
    |vpiSourceStartLine:564
    |vpiSourceStartColumn:23
    |vpiSourceEndLine:564
    |vpiSourceEndColumn:27
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (RV32_LUI), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:331:9, endln:331:18
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:RV32_LUI
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_LUI), line:39:1, endln:39:33
    |vpiSectionStartLine:39
    |vpiSectionStartColumn:23
    |vpiSectionEndLine:39
    |vpiSectionEndColumn:33
    |vpiSourceStartLine:567
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:567
    |vpiSourceEndColumn:19
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (SRC_A_ZERO), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:333:24, endln:333:35
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:SRC_A_ZERO
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_A_ZERO), line:4:1, endln:4:39
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (SRC_A_SEL_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:4:20, endln:4:36
      |vpiParent:
      \_PreprocMacroInstance: (SRC_A_ZERO), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:333:24, endln:333:35
      |vpiName:SRC_A_SEL_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (SRC_A_SEL_WIDTH), line:1:1, endln:1:26
      |vpiSectionStartLine:1
      |vpiSectionStartColumn:25
      |vpiSectionEndLine:1
      |vpiSectionEndColumn:26
      |vpiSourceStartLine:569
      |vpiSourceStartColumn:24
      |vpiSourceEndLine:569
      |vpiSourceEndColumn:25
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:20
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:24
    |vpiSourceStartLine:569
    |vpiSourceStartColumn:24
    |vpiSourceEndLine:569
    |vpiSourceEndColumn:28
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (IMM_U), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:334:23, endln:334:29
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:IMM_U
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (IMM_U), line:24:1, endln:24:33
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (IMM_TYPE_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:24:15, endln:24:30
      |vpiParent:
      \_PreprocMacroInstance: (IMM_U), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:334:23, endln:334:29
      |vpiName:IMM_TYPE_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (IMM_TYPE_WIDTH), line:21:1, endln:21:25
      |vpiSectionStartLine:21
      |vpiSectionStartColumn:24
      |vpiSectionEndLine:21
      |vpiSectionEndColumn:25
      |vpiSourceStartLine:570
      |vpiSourceStartColumn:23
      |vpiSourceEndLine:570
      |vpiSourceEndColumn:24
    |vpiSectionStartLine:24
    |vpiSectionStartColumn:15
    |vpiSectionEndLine:24
    |vpiSectionEndColumn:19
    |vpiSourceStartLine:570
    |vpiSourceStartColumn:23
    |vpiSourceEndLine:570
    |vpiSourceEndColumn:27
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (RV32_OP), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:343:36, endln:343:44
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:RV32_OP
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_OP), line:34:1, endln:34:33
    |vpiSectionStartLine:34
    |vpiSectionStartColumn:23
    |vpiSectionEndLine:34
    |vpiSectionEndColumn:33
    |vpiSourceStartLine:579
    |vpiSourceStartColumn:36
    |vpiSourceEndLine:579
    |vpiSourceEndColumn:46
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ALU_OP_SUB), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:343:64, endln:343:75
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:ALU_OP_SUB
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_SUB), line:11:1, endln:11:38
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (ALU_OP_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:11:21, endln:11:34
      |vpiParent:
      \_PreprocMacroInstance: (ALU_OP_SUB), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:343:64, endln:343:75
      |vpiName:ALU_OP_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (ALU_OP_WIDTH), line:1:1, endln:1:23
      |vpiSectionStartLine:1
      |vpiSectionStartColumn:22
      |vpiSectionEndLine:1
      |vpiSectionEndColumn:23
      |vpiSourceStartLine:579
      |vpiSourceStartColumn:66
      |vpiSourceEndLine:579
      |vpiSourceEndColumn:67
    |vpiSectionStartLine:11
    |vpiSectionStartColumn:21
    |vpiSectionEndLine:11
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:579
    |vpiSourceStartColumn:66
    |vpiSourceEndLine:579
    |vpiSourceEndColumn:71
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ALU_OP_ADD), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:343:78, endln:343:89
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:ALU_OP_ADD
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_ADD), line:3:1, endln:3:37
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (ALU_OP_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:3:21, endln:3:34
      |vpiParent:
      \_PreprocMacroInstance: (ALU_OP_ADD), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:343:78, endln:343:89
      |vpiName:ALU_OP_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (ALU_OP_WIDTH), line:1:1, endln:1:23
      |vpiSectionStartLine:1
      |vpiSectionStartColumn:22
      |vpiSectionEndLine:1
      |vpiSectionEndColumn:23
      |vpiSourceStartLine:579
      |vpiSourceStartColumn:74
      |vpiSourceEndLine:579
      |vpiSourceEndColumn:75
    |vpiSectionStartLine:3
    |vpiSectionStartColumn:21
    |vpiSectionEndLine:3
    |vpiSectionEndColumn:25
    |vpiSourceStartLine:579
    |vpiSourceStartColumn:74
    |vpiSourceEndLine:579
    |vpiSourceEndColumn:78
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ALU_OP_SRA), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:344:38, endln:344:49
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:ALU_OP_SRA
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_SRA), line:12:1, endln:12:38
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (ALU_OP_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:12:21, endln:12:34
      |vpiParent:
      \_PreprocMacroInstance: (ALU_OP_SRA), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:344:38, endln:344:49
      |vpiName:ALU_OP_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (ALU_OP_WIDTH), line:1:1, endln:1:23
      |vpiSectionStartLine:1
      |vpiSectionStartColumn:22
      |vpiSectionEndLine:1
      |vpiSectionEndColumn:23
      |vpiSourceStartLine:580
      |vpiSourceStartColumn:38
      |vpiSourceEndLine:580
      |vpiSourceEndColumn:39
    |vpiSectionStartLine:12
    |vpiSectionStartColumn:21
    |vpiSectionEndLine:12
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:580
    |vpiSourceStartColumn:38
    |vpiSourceEndLine:580
    |vpiSourceEndColumn:43
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ALU_OP_SRL), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:344:52, endln:344:63
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:ALU_OP_SRL
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_SRL), line:8:1, endln:8:37
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (ALU_OP_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:8:21, endln:8:34
      |vpiParent:
      \_PreprocMacroInstance: (ALU_OP_SRL), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:344:52, endln:344:63
      |vpiName:ALU_OP_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (ALU_OP_WIDTH), line:1:1, endln:1:23
      |vpiSectionStartLine:1
      |vpiSectionStartColumn:22
      |vpiSectionEndLine:1
      |vpiSectionEndColumn:23
      |vpiSourceStartLine:580
      |vpiSourceStartColumn:46
      |vpiSourceEndLine:580
      |vpiSourceEndColumn:47
    |vpiSectionStartLine:8
    |vpiSectionStartColumn:21
    |vpiSectionEndLine:8
    |vpiSectionEndColumn:25
    |vpiSourceStartLine:580
    |vpiSourceStartColumn:46
    |vpiSourceEndLine:580
    |vpiSourceEndColumn:50
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (MD_OP_MUL), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:349:19, endln:349:29
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:MD_OP_MUL
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MD_OP_MUL), line:2:1, endln:2:34
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (MD_OP_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_md_constants.vh, line:2:19, endln:2:31
      |vpiParent:
      \_PreprocMacroInstance: (MD_OP_MUL), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:349:19, endln:349:29
      |vpiName:MD_OP_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (MD_OP_WIDTH), line:1:1, endln:1:22
      |vpiSectionStartLine:1
      |vpiSectionStartColumn:21
      |vpiSectionEndLine:1
      |vpiSectionEndColumn:22
      |vpiSourceStartLine:585
      |vpiSourceStartColumn:19
      |vpiSourceEndLine:585
      |vpiSourceEndColumn:20
    |vpiSectionStartLine:2
    |vpiSectionStartColumn:19
    |vpiSectionEndLine:2
    |vpiSectionEndColumn:23
    |vpiSourceStartLine:585
    |vpiSourceStartColumn:19
    |vpiSourceEndLine:585
    |vpiSourceEndColumn:23
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (MD_OUT_LO), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:352:24, endln:352:34
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:MD_OUT_LO
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MD_OUT_LO), line:7:1, endln:7:40
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (MD_OUT_SEL_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_md_constants.vh, line:7:20, endln:7:37
      |vpiParent:
      \_PreprocMacroInstance: (MD_OUT_LO), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:352:24, endln:352:34
      |vpiName:MD_OUT_SEL_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (MD_OUT_SEL_WIDTH), line:6:1, endln:6:27
      |vpiSectionStartLine:6
      |vpiSectionStartColumn:26
      |vpiSectionEndLine:6
      |vpiSectionEndColumn:27
      |vpiSourceStartLine:588
      |vpiSourceStartColumn:24
      |vpiSourceEndLine:588
      |vpiSourceEndColumn:25
    |vpiSectionStartLine:7
    |vpiSectionStartColumn:20
    |vpiSectionEndLine:7
    |vpiSectionEndColumn:24
    |vpiSourceStartLine:588
    |vpiSourceStartColumn:24
    |vpiSourceEndLine:588
    |vpiSourceEndColumn:28
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (RV32_FUNCT3_MUL), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:354:9, endln:354:25
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:RV32_FUNCT3_MUL
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_MUL), line:92:1, endln:92:32
    |vpiSectionStartLine:92
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:92
    |vpiSectionEndColumn:32
    |vpiSourceStartLine:590
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:590
    |vpiSourceEndColumn:13
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (RV32_FUNCT3_MULH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:356:9, endln:356:26
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:RV32_FUNCT3_MULH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_MULH), line:93:1, endln:93:32
    |vpiSectionStartLine:93
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:93
    |vpiSectionEndColumn:32
    |vpiSourceStartLine:592
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:592
    |vpiSourceEndColumn:13
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (MD_OUT_HI), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:359:29, endln:359:39
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:MD_OUT_HI
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MD_OUT_HI), line:8:1, endln:8:40
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (MD_OUT_SEL_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_md_constants.vh, line:8:20, endln:8:37
      |vpiParent:
      \_PreprocMacroInstance: (MD_OUT_HI), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:359:29, endln:359:39
      |vpiName:MD_OUT_SEL_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (MD_OUT_SEL_WIDTH), line:6:1, endln:6:27
      |vpiSectionStartLine:6
      |vpiSectionStartColumn:26
      |vpiSectionEndLine:6
      |vpiSectionEndColumn:27
      |vpiSourceStartLine:595
      |vpiSourceStartColumn:29
      |vpiSourceEndLine:595
      |vpiSourceEndColumn:30
    |vpiSectionStartLine:8
    |vpiSectionStartColumn:20
    |vpiSectionEndLine:8
    |vpiSectionEndColumn:24
    |vpiSourceStartLine:595
    |vpiSourceStartColumn:29
    |vpiSourceEndLine:595
    |vpiSourceEndColumn:33
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (RV32_FUNCT3_MULHSU), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:361:9, endln:361:28
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:RV32_FUNCT3_MULHSU
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_MULHSU), line:94:1, endln:94:32
    |vpiSectionStartLine:94
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:94
    |vpiSectionEndColumn:32
    |vpiSourceStartLine:597
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:597
    |vpiSourceEndColumn:13
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (MD_OUT_HI), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:363:29, endln:363:39
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:MD_OUT_HI
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MD_OUT_HI), line:8:1, endln:8:40
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (MD_OUT_SEL_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_md_constants.vh, line:8:20, endln:8:37
      |vpiParent:
      \_PreprocMacroInstance: (MD_OUT_HI), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:363:29, endln:363:39
      |vpiName:MD_OUT_SEL_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (MD_OUT_SEL_WIDTH), line:6:1, endln:6:27
      |vpiSectionStartLine:6
      |vpiSectionStartColumn:26
      |vpiSectionEndLine:6
      |vpiSectionEndColumn:27
      |vpiSourceStartLine:599
      |vpiSourceStartColumn:29
      |vpiSourceEndLine:599
      |vpiSourceEndColumn:30
    |vpiSectionStartLine:8
    |vpiSectionStartColumn:20
    |vpiSectionEndLine:8
    |vpiSectionEndColumn:24
    |vpiSourceStartLine:599
    |vpiSourceStartColumn:29
    |vpiSourceEndLine:599
    |vpiSourceEndColumn:33
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (RV32_FUNCT3_MULHU), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:365:9, endln:365:27
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:RV32_FUNCT3_MULHU
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_MULHU), line:95:1, endln:95:32
    |vpiSectionStartLine:95
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:95
    |vpiSectionEndColumn:32
    |vpiSourceStartLine:601
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:601
    |vpiSourceEndColumn:13
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (MD_OUT_HI), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:366:29, endln:366:39
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:MD_OUT_HI
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MD_OUT_HI), line:8:1, endln:8:40
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (MD_OUT_SEL_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_md_constants.vh, line:8:20, endln:8:37
      |vpiParent:
      \_PreprocMacroInstance: (MD_OUT_HI), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:366:29, endln:366:39
      |vpiName:MD_OUT_SEL_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (MD_OUT_SEL_WIDTH), line:6:1, endln:6:27
      |vpiSectionStartLine:6
      |vpiSectionStartColumn:26
      |vpiSectionEndLine:6
      |vpiSectionEndColumn:27
      |vpiSourceStartLine:602
      |vpiSourceStartColumn:29
      |vpiSourceEndLine:602
      |vpiSourceEndColumn:30
    |vpiSectionStartLine:8
    |vpiSectionStartColumn:20
    |vpiSectionEndLine:8
    |vpiSectionEndColumn:24
    |vpiSourceStartLine:602
    |vpiSourceStartColumn:29
    |vpiSourceEndLine:602
    |vpiSourceEndColumn:33
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (RV32_FUNCT3_DIV), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:368:9, endln:368:25
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:RV32_FUNCT3_DIV
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_DIV), line:96:1, endln:96:32
    |vpiSectionStartLine:96
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:96
    |vpiSectionEndColumn:32
    |vpiSourceStartLine:604
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:604
    |vpiSourceEndColumn:13
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (MD_OP_DIV), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:369:24, endln:369:34
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:MD_OP_DIV
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MD_OP_DIV), line:3:1, endln:3:34
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (MD_OP_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_md_constants.vh, line:3:19, endln:3:31
      |vpiParent:
      \_PreprocMacroInstance: (MD_OP_DIV), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:369:24, endln:369:34
      |vpiName:MD_OP_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (MD_OP_WIDTH), line:1:1, endln:1:22
      |vpiSectionStartLine:1
      |vpiSectionStartColumn:21
      |vpiSectionEndLine:1
      |vpiSectionEndColumn:22
      |vpiSourceStartLine:605
      |vpiSourceStartColumn:24
      |vpiSourceEndLine:605
      |vpiSourceEndColumn:25
    |vpiSectionStartLine:3
    |vpiSectionStartColumn:19
    |vpiSectionEndLine:3
    |vpiSectionEndColumn:23
    |vpiSourceStartLine:605
    |vpiSourceStartColumn:24
    |vpiSourceEndLine:605
    |vpiSourceEndColumn:28
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (RV32_FUNCT3_DIVU), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:373:9, endln:373:26
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:RV32_FUNCT3_DIVU
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_DIVU), line:97:1, endln:97:32
    |vpiSectionStartLine:97
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:97
    |vpiSectionEndColumn:32
    |vpiSourceStartLine:609
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:609
    |vpiSourceEndColumn:13
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (MD_OP_DIV), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:374:24, endln:374:34
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:MD_OP_DIV
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MD_OP_DIV), line:3:1, endln:3:34
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (MD_OP_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_md_constants.vh, line:3:19, endln:3:31
      |vpiParent:
      \_PreprocMacroInstance: (MD_OP_DIV), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:374:24, endln:374:34
      |vpiName:MD_OP_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (MD_OP_WIDTH), line:1:1, endln:1:22
      |vpiSectionStartLine:1
      |vpiSectionStartColumn:21
      |vpiSectionEndLine:1
      |vpiSectionEndColumn:22
      |vpiSourceStartLine:610
      |vpiSourceStartColumn:24
      |vpiSourceEndLine:610
      |vpiSourceEndColumn:25
    |vpiSectionStartLine:3
    |vpiSectionStartColumn:19
    |vpiSectionEndLine:3
    |vpiSectionEndColumn:23
    |vpiSourceStartLine:610
    |vpiSourceStartColumn:24
    |vpiSourceEndLine:610
    |vpiSourceEndColumn:28
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (RV32_FUNCT3_REM), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:376:9, endln:376:25
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:RV32_FUNCT3_REM
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_REM), line:98:1, endln:98:32
    |vpiSectionStartLine:98
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:98
    |vpiSectionEndColumn:32
    |vpiSourceStartLine:612
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:612
    |vpiSourceEndColumn:13
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (MD_OP_REM), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:377:24, endln:377:34
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:MD_OP_REM
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MD_OP_REM), line:4:1, endln:4:34
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (MD_OP_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_md_constants.vh, line:4:19, endln:4:31
      |vpiParent:
      \_PreprocMacroInstance: (MD_OP_REM), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:377:24, endln:377:34
      |vpiName:MD_OP_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (MD_OP_WIDTH), line:1:1, endln:1:22
      |vpiSectionStartLine:1
      |vpiSectionStartColumn:21
      |vpiSectionEndLine:1
      |vpiSectionEndColumn:22
      |vpiSourceStartLine:613
      |vpiSourceStartColumn:24
      |vpiSourceEndLine:613
      |vpiSourceEndColumn:25
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:19
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:23
    |vpiSourceStartLine:613
    |vpiSourceStartColumn:24
    |vpiSourceEndLine:613
    |vpiSourceEndColumn:28
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (MD_OUT_REM), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:380:29, endln:380:40
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:MD_OUT_REM
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MD_OUT_REM), line:9:1, endln:9:40
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (MD_OUT_SEL_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_md_constants.vh, line:9:20, endln:9:37
      |vpiParent:
      \_PreprocMacroInstance: (MD_OUT_REM), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:380:29, endln:380:40
      |vpiName:MD_OUT_SEL_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (MD_OUT_SEL_WIDTH), line:6:1, endln:6:27
      |vpiSectionStartLine:6
      |vpiSectionStartColumn:26
      |vpiSectionEndLine:6
      |vpiSectionEndColumn:27
      |vpiSourceStartLine:616
      |vpiSourceStartColumn:29
      |vpiSourceEndLine:616
      |vpiSourceEndColumn:30
    |vpiSectionStartLine:9
    |vpiSectionStartColumn:20
    |vpiSectionEndLine:9
    |vpiSectionEndColumn:24
    |vpiSourceStartLine:616
    |vpiSourceStartColumn:29
    |vpiSourceEndLine:616
    |vpiSourceEndColumn:33
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (RV32_FUNCT3_REMU), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:382:9, endln:382:26
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:RV32_FUNCT3_REMU
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_REMU), line:99:1, endln:99:32
    |vpiSectionStartLine:99
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:99
    |vpiSectionEndColumn:32
    |vpiSourceStartLine:618
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:618
    |vpiSourceEndColumn:13
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (MD_OP_REM), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:383:24, endln:383:34
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:MD_OP_REM
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MD_OP_REM), line:4:1, endln:4:34
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (MD_OP_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_md_constants.vh, line:4:19, endln:4:31
      |vpiParent:
      \_PreprocMacroInstance: (MD_OP_REM), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:383:24, endln:383:34
      |vpiName:MD_OP_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (MD_OP_WIDTH), line:1:1, endln:1:22
      |vpiSectionStartLine:1
      |vpiSectionStartColumn:21
      |vpiSectionEndLine:1
      |vpiSectionEndColumn:22
      |vpiSourceStartLine:619
      |vpiSourceStartColumn:24
      |vpiSourceEndLine:619
      |vpiSourceEndColumn:25
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:19
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:23
    |vpiSourceStartLine:619
    |vpiSourceStartColumn:24
    |vpiSourceEndLine:619
    |vpiSourceEndColumn:28
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (MD_OUT_REM), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:384:29, endln:384:40
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:MD_OUT_REM
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MD_OUT_REM), line:9:1, endln:9:40
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (MD_OUT_SEL_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_md_constants.vh, line:9:20, endln:9:37
      |vpiParent:
      \_PreprocMacroInstance: (MD_OUT_REM), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:384:29, endln:384:40
      |vpiName:MD_OUT_SEL_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (MD_OUT_SEL_WIDTH), line:6:1, endln:6:27
      |vpiSectionStartLine:6
      |vpiSectionStartColumn:26
      |vpiSectionEndLine:6
      |vpiSectionEndColumn:27
      |vpiSourceStartLine:620
      |vpiSourceStartColumn:29
      |vpiSourceEndLine:620
      |vpiSourceEndColumn:30
    |vpiSectionStartLine:9
    |vpiSectionStartColumn:20
    |vpiSectionEndLine:9
    |vpiSectionEndColumn:24
    |vpiSourceStartLine:620
    |vpiSourceStartColumn:29
    |vpiSourceEndLine:620
    |vpiSourceEndColumn:33
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (RV32_FUNCT3_ADD_SUB), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:391:9, endln:391:29
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:RV32_FUNCT3_ADD_SUB
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_ADD_SUB), line:50:1, endln:50:30
    |vpiSectionStartLine:50
    |vpiSectionStartColumn:29
    |vpiSectionEndLine:50
    |vpiSectionEndColumn:30
    |vpiSourceStartLine:627
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:627
    |vpiSourceEndColumn:10
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (RV32_FUNCT3_SLL), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:392:9, endln:392:25
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:RV32_FUNCT3_SLL
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_SLL), line:51:1, endln:51:30
    |vpiSectionStartLine:51
    |vpiSectionStartColumn:29
    |vpiSectionEndLine:51
    |vpiSectionEndColumn:30
    |vpiSourceStartLine:628
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:628
    |vpiSourceEndColumn:10
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ALU_OP_SLL), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:392:43, endln:392:54
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:ALU_OP_SLL
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_SLL), line:4:1, endln:4:37
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (ALU_OP_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:4:21, endln:4:34
      |vpiParent:
      \_PreprocMacroInstance: (ALU_OP_SLL), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:392:43, endln:392:54
      |vpiName:ALU_OP_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (ALU_OP_WIDTH), line:1:1, endln:1:23
      |vpiSectionStartLine:1
      |vpiSectionStartColumn:22
      |vpiSectionEndLine:1
      |vpiSectionEndColumn:23
      |vpiSourceStartLine:628
      |vpiSourceStartColumn:28
      |vpiSourceEndLine:628
      |vpiSourceEndColumn:29
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:21
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:25
    |vpiSourceStartLine:628
    |vpiSourceStartColumn:28
    |vpiSourceEndLine:628
    |vpiSourceEndColumn:32
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (RV32_FUNCT3_SLT), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:393:9, endln:393:25
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:RV32_FUNCT3_SLT
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_SLT), line:52:1, endln:52:30
    |vpiSectionStartLine:52
    |vpiSectionStartColumn:29
    |vpiSectionEndLine:52
    |vpiSectionEndColumn:30
    |vpiSourceStartLine:629
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:629
    |vpiSourceEndColumn:10
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ALU_OP_SLT), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:393:43, endln:393:54
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:ALU_OP_SLT
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_SLT), line:13:1, endln:13:38
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (ALU_OP_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:13:21, endln:13:34
      |vpiParent:
      \_PreprocMacroInstance: (ALU_OP_SLT), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:393:43, endln:393:54
      |vpiName:ALU_OP_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (ALU_OP_WIDTH), line:1:1, endln:1:23
      |vpiSectionStartLine:1
      |vpiSectionStartColumn:22
      |vpiSectionEndLine:1
      |vpiSectionEndColumn:23
      |vpiSourceStartLine:629
      |vpiSourceStartColumn:28
      |vpiSourceEndLine:629
      |vpiSourceEndColumn:29
    |vpiSectionStartLine:13
    |vpiSectionStartColumn:21
    |vpiSectionEndLine:13
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:629
    |vpiSourceStartColumn:28
    |vpiSourceEndLine:629
    |vpiSourceEndColumn:33
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (RV32_FUNCT3_SLTU), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:394:9, endln:394:26
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:RV32_FUNCT3_SLTU
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_SLTU), line:53:1, endln:53:30
    |vpiSectionStartLine:53
    |vpiSectionStartColumn:29
    |vpiSectionEndLine:53
    |vpiSectionEndColumn:30
    |vpiSourceStartLine:630
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:630
    |vpiSourceEndColumn:10
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ALU_OP_SLTU), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:394:44, endln:394:56
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:ALU_OP_SLTU
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_SLTU), line:15:1, endln:15:38
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (ALU_OP_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:15:21, endln:15:34
      |vpiParent:
      \_PreprocMacroInstance: (ALU_OP_SLTU), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:394:44, endln:394:56
      |vpiName:ALU_OP_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (ALU_OP_WIDTH), line:1:1, endln:1:23
      |vpiSectionStartLine:1
      |vpiSectionStartColumn:22
      |vpiSectionEndLine:1
      |vpiSectionEndColumn:23
      |vpiSourceStartLine:630
      |vpiSourceStartColumn:28
      |vpiSourceEndLine:630
      |vpiSourceEndColumn:29
    |vpiSectionStartLine:15
    |vpiSectionStartColumn:21
    |vpiSectionEndLine:15
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:630
    |vpiSourceStartColumn:28
    |vpiSourceEndLine:630
    |vpiSourceEndColumn:33
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (RV32_FUNCT3_XOR), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:395:9, endln:395:25
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:RV32_FUNCT3_XOR
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_XOR), line:54:1, endln:54:30
    |vpiSectionStartLine:54
    |vpiSectionStartColumn:29
    |vpiSectionEndLine:54
    |vpiSectionEndColumn:30
    |vpiSourceStartLine:631
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:631
    |vpiSourceEndColumn:10
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ALU_OP_XOR), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:395:43, endln:395:54
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:ALU_OP_XOR
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_XOR), line:5:1, endln:5:37
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (ALU_OP_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:5:21, endln:5:34
      |vpiParent:
      \_PreprocMacroInstance: (ALU_OP_XOR), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:395:43, endln:395:54
      |vpiName:ALU_OP_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (ALU_OP_WIDTH), line:1:1, endln:1:23
      |vpiSectionStartLine:1
      |vpiSectionStartColumn:22
      |vpiSectionEndLine:1
      |vpiSectionEndColumn:23
      |vpiSourceStartLine:631
      |vpiSourceStartColumn:28
      |vpiSourceEndLine:631
      |vpiSourceEndColumn:29
    |vpiSectionStartLine:5
    |vpiSectionStartColumn:21
    |vpiSectionEndLine:5
    |vpiSectionEndColumn:25
    |vpiSourceStartLine:631
    |vpiSourceStartColumn:28
    |vpiSourceEndLine:631
    |vpiSourceEndColumn:32
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (RV32_FUNCT3_SRA_SRL), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:396:9, endln:396:29
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:RV32_FUNCT3_SRA_SRL
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_SRA_SRL), line:55:1, endln:55:30
    |vpiSectionStartLine:55
    |vpiSectionStartColumn:29
    |vpiSectionEndLine:55
    |vpiSectionEndColumn:30
    |vpiSourceStartLine:632
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:632
    |vpiSourceEndColumn:10
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (RV32_FUNCT3_OR), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:397:9, endln:397:24
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:RV32_FUNCT3_OR
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_OR), line:56:1, endln:56:30
    |vpiSectionStartLine:56
    |vpiSectionStartColumn:29
    |vpiSectionEndLine:56
    |vpiSectionEndColumn:30
    |vpiSourceStartLine:633
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:633
    |vpiSourceEndColumn:10
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ALU_OP_OR), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:397:42, endln:397:52
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:ALU_OP_OR
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_OR), line:6:1, endln:6:37
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (ALU_OP_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:6:21, endln:6:34
      |vpiParent:
      \_PreprocMacroInstance: (ALU_OP_OR), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:397:42, endln:397:52
      |vpiName:ALU_OP_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (ALU_OP_WIDTH), line:1:1, endln:1:23
      |vpiSectionStartLine:1
      |vpiSectionStartColumn:22
      |vpiSectionEndLine:1
      |vpiSectionEndColumn:23
      |vpiSourceStartLine:633
      |vpiSourceStartColumn:28
      |vpiSourceEndLine:633
      |vpiSourceEndColumn:29
    |vpiSectionStartLine:6
    |vpiSectionStartColumn:21
    |vpiSectionEndLine:6
    |vpiSectionEndColumn:25
    |vpiSourceStartLine:633
    |vpiSourceStartColumn:28
    |vpiSourceEndLine:633
    |vpiSourceEndColumn:32
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (RV32_FUNCT3_AND), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:398:9, endln:398:25
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:RV32_FUNCT3_AND
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_AND), line:57:1, endln:57:30
    |vpiSectionStartLine:57
    |vpiSectionStartColumn:29
    |vpiSectionEndLine:57
    |vpiSectionEndColumn:30
    |vpiSourceStartLine:634
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:634
    |vpiSourceEndColumn:10
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ALU_OP_AND), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:398:43, endln:398:54
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:ALU_OP_AND
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_AND), line:7:1, endln:7:37
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (ALU_OP_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:7:21, endln:7:34
      |vpiParent:
      \_PreprocMacroInstance: (ALU_OP_AND), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:398:43, endln:398:54
      |vpiName:ALU_OP_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (ALU_OP_WIDTH), line:1:1, endln:1:23
      |vpiSectionStartLine:1
      |vpiSectionStartColumn:22
      |vpiSectionEndLine:1
      |vpiSectionEndColumn:23
      |vpiSourceStartLine:634
      |vpiSourceStartColumn:28
      |vpiSourceEndLine:634
      |vpiSourceEndColumn:29
    |vpiSectionStartLine:7
    |vpiSectionStartColumn:21
    |vpiSectionEndLine:7
    |vpiSectionEndColumn:25
    |vpiSourceStartLine:634
    |vpiSourceStartColumn:28
    |vpiSourceEndLine:634
    |vpiSourceEndColumn:32
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ALU_OP_ADD), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:399:34, endln:399:45
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:ALU_OP_ADD
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_ADD), line:3:1, endln:3:37
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (ALU_OP_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:3:21, endln:3:34
      |vpiParent:
      \_PreprocMacroInstance: (ALU_OP_ADD), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:399:34, endln:399:45
      |vpiName:ALU_OP_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (ALU_OP_WIDTH), line:1:1, endln:1:23
      |vpiSectionStartLine:1
      |vpiSectionStartColumn:22
      |vpiSectionEndLine:1
      |vpiSectionEndColumn:23
      |vpiSourceStartLine:635
      |vpiSourceStartColumn:34
      |vpiSourceEndLine:635
      |vpiSourceEndColumn:35
    |vpiSectionStartLine:3
    |vpiSectionStartColumn:21
    |vpiSectionEndLine:3
    |vpiSectionEndColumn:25
    |vpiSourceStartLine:635
    |vpiSourceStartColumn:34
    |vpiSourceEndLine:635
    |vpiSourceEndColumn:38
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_IDLE), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:412:33, endln:412:42
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:CSR_IDLE
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_IDLE), line:36:1, endln:36:24
    |vpiSectionStartLine:36
    |vpiSectionStartColumn:23
    |vpiSectionEndLine:36
    |vpiSectionEndColumn:24
    |vpiSourceStartLine:648
    |vpiSourceStartColumn:33
    |vpiSourceEndLine:648
    |vpiSourceEndColumn:34
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (PC_HANDLER), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:417:23, endln:417:34
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:PC_HANDLER
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_HANDLER), line:18:1, endln:18:46
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (PC_SRC_SEL_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:18:26, endln:18:43
      |vpiParent:
      \_PreprocMacroInstance: (PC_HANDLER), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:417:23, endln:417:34
      |vpiName:PC_SRC_SEL_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (PC_SRC_SEL_WIDTH), line:12:1, endln:12:27
      |vpiSectionStartLine:12
      |vpiSectionStartColumn:26
      |vpiSectionEndLine:12
      |vpiSectionEndColumn:27
      |vpiSourceStartLine:653
      |vpiSourceStartColumn:23
      |vpiSourceEndLine:653
      |vpiSourceEndColumn:24
    |vpiSectionStartLine:18
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:18
    |vpiSectionEndColumn:30
    |vpiSourceStartLine:653
    |vpiSourceStartColumn:23
    |vpiSourceEndLine:653
    |vpiSourceEndColumn:27
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (PC_REPLAY), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:419:23, endln:419:33
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:PC_REPLAY
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_REPLAY), line:17:1, endln:17:46
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (PC_SRC_SEL_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:17:26, endln:17:43
      |vpiParent:
      \_PreprocMacroInstance: (PC_REPLAY), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:419:23, endln:419:33
      |vpiName:PC_SRC_SEL_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (PC_SRC_SEL_WIDTH), line:12:1, endln:12:27
      |vpiSectionStartLine:12
      |vpiSectionStartColumn:26
      |vpiSectionEndLine:12
      |vpiSectionEndColumn:27
      |vpiSourceStartLine:655
      |vpiSourceStartColumn:23
      |vpiSourceEndLine:655
      |vpiSourceEndColumn:24
    |vpiSectionStartLine:17
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:17
    |vpiSectionEndColumn:30
    |vpiSourceStartLine:655
    |vpiSourceStartColumn:23
    |vpiSourceEndLine:655
    |vpiSourceEndColumn:27
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (PC_EPC), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:421:23, endln:421:30
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:PC_EPC
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_EPC), line:19:1, endln:19:46
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (PC_SRC_SEL_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:19:26, endln:19:43
      |vpiParent:
      \_PreprocMacroInstance: (PC_EPC), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:421:23, endln:421:30
      |vpiName:PC_SRC_SEL_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (PC_SRC_SEL_WIDTH), line:12:1, endln:12:27
      |vpiSectionStartLine:12
      |vpiSectionStartColumn:26
      |vpiSectionEndLine:12
      |vpiSectionEndColumn:27
      |vpiSourceStartLine:657
      |vpiSourceStartColumn:23
      |vpiSourceEndLine:657
      |vpiSourceEndColumn:24
    |vpiSectionStartLine:19
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:19
    |vpiSectionEndColumn:30
    |vpiSourceStartLine:657
    |vpiSourceStartColumn:23
    |vpiSourceEndLine:657
    |vpiSourceEndColumn:27
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (PC_BRANCH_TARGET), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:423:23, endln:423:40
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:PC_BRANCH_TARGET
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_BRANCH_TARGET), line:14:1, endln:14:46
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (PC_SRC_SEL_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:14:26, endln:14:43
      |vpiParent:
      \_PreprocMacroInstance: (PC_BRANCH_TARGET), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:423:23, endln:423:40
      |vpiName:PC_SRC_SEL_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (PC_SRC_SEL_WIDTH), line:12:1, endln:12:27
      |vpiSectionStartLine:12
      |vpiSectionStartColumn:26
      |vpiSectionEndLine:12
      |vpiSectionEndColumn:27
      |vpiSourceStartLine:659
      |vpiSourceStartColumn:23
      |vpiSourceEndLine:659
      |vpiSourceEndColumn:24
    |vpiSectionStartLine:14
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:14
    |vpiSectionEndColumn:30
    |vpiSourceStartLine:659
    |vpiSourceStartColumn:23
    |vpiSourceEndLine:659
    |vpiSourceEndColumn:27
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (PC_JAL_TARGET), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:425:23, endln:425:37
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:PC_JAL_TARGET
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_JAL_TARGET), line:15:1, endln:15:46
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (PC_SRC_SEL_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:15:26, endln:15:43
      |vpiParent:
      \_PreprocMacroInstance: (PC_JAL_TARGET), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:425:23, endln:425:37
      |vpiName:PC_SRC_SEL_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (PC_SRC_SEL_WIDTH), line:12:1, endln:12:27
      |vpiSectionStartLine:12
      |vpiSectionStartColumn:26
      |vpiSectionEndLine:12
      |vpiSectionEndColumn:27
      |vpiSourceStartLine:661
      |vpiSourceStartColumn:23
      |vpiSourceEndLine:661
      |vpiSourceEndColumn:24
    |vpiSectionStartLine:15
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:15
    |vpiSectionEndColumn:30
    |vpiSourceStartLine:661
    |vpiSourceStartColumn:23
    |vpiSourceEndLine:661
    |vpiSourceEndColumn:27
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (PC_JALR_TARGET), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:427:23, endln:427:38
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:PC_JALR_TARGET
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_JALR_TARGET), line:16:1, endln:16:46
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (PC_SRC_SEL_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:16:26, endln:16:43
      |vpiParent:
      \_PreprocMacroInstance: (PC_JALR_TARGET), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:427:23, endln:427:38
      |vpiName:PC_SRC_SEL_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (PC_SRC_SEL_WIDTH), line:12:1, endln:12:27
      |vpiSectionStartLine:12
      |vpiSectionStartColumn:26
      |vpiSectionEndLine:12
      |vpiSectionEndColumn:27
      |vpiSourceStartLine:663
      |vpiSourceStartColumn:23
      |vpiSourceEndLine:663
      |vpiSourceEndColumn:24
    |vpiSectionStartLine:16
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:16
    |vpiSectionEndColumn:30
    |vpiSourceStartLine:663
    |vpiSourceStartColumn:23
    |vpiSourceEndLine:663
    |vpiSourceEndColumn:27
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (PC_PLUS_FOUR), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:429:23, endln:429:36
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:PC_PLUS_FOUR
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_PLUS_FOUR), line:13:1, endln:13:46
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (PC_SRC_SEL_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:13:26, endln:13:43
      |vpiParent:
      \_PreprocMacroInstance: (PC_PLUS_FOUR), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:429:23, endln:429:36
      |vpiName:PC_SRC_SEL_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (PC_SRC_SEL_WIDTH), line:12:1, endln:12:27
      |vpiSectionStartLine:12
      |vpiSectionStartColumn:26
      |vpiSectionEndLine:12
      |vpiSectionEndColumn:27
      |vpiSourceStartLine:665
      |vpiSourceStartColumn:23
      |vpiSourceEndLine:665
      |vpiSourceEndColumn:24
    |vpiSectionStartLine:13
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:13
    |vpiSectionEndColumn:30
    |vpiSourceStartLine:665
    |vpiSourceStartColumn:23
    |vpiSourceEndLine:665
    |vpiSourceEndColumn:27
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ECODE_LOAD_ADDR_MISALIGNED), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:474:26, endln:474:53
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:ECODE_LOAD_ADDR_MISALIGNED
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_LOAD_ADDR_MISALIGNED), line:47:1, endln:47:43
    |vpiSectionStartLine:47
    |vpiSectionStartColumn:42
    |vpiSectionEndLine:47
    |vpiSectionEndColumn:43
    |vpiSourceStartLine:710
    |vpiSourceStartColumn:26
    |vpiSourceEndLine:710
    |vpiSourceEndColumn:27
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ECODE_STORE_AMO_ADDR_MISALIGNED), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:475:26, endln:475:58
    |vpiParent:
    \_SourceFile: (vscale_ctrl.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v
    |vpiName:ECODE_STORE_AMO_ADDR_MISALIGNED
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_STORE_AMO_ADDR_MISALIGNED), line:49:1, endln:49:43
    |vpiSectionStartLine:49
    |vpiSectionStartColumn:42
    |vpiSectionEndLine:49
    |vpiSectionEndColumn:43
    |vpiSourceStartLine:711
    |vpiSourceStartColumn:26
    |vpiSourceEndLine:711
    |vpiSourceEndColumn:27
|vpiSourceFiles:
\_SourceFile: (vscale_regfile.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:vscale_regfile.v
  |vpiIncludes:
  \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
    |vpiParent:
    \_SourceFile: (vscale_regfile.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v
    |vpiName:rv32_opcodes.vh
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (INST_WIDTH), line:2:1, endln:2:26
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:INST_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (REG_ADDR_WIDTH), line:3:1, endln:3:26
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:REG_ADDR_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:25
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:XPR_LEN
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (DOUBLE_XPR_LEN), line:5:1, endln:5:26
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:DOUBLE_XPR_LEN
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (LOG2_XPR_LEN), line:6:1, endln:6:26
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:LOG2_XPR_LEN
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:25
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SHAMT_WIDTH), line:7:1, endln:7:26
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:SHAMT_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:25
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV_NOP), line:9:1, endln:9:36
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV_NOP
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:16
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_LOAD), line:13:1, endln:13:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_LOAD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_STORE), line:14:1, endln:14:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_STORE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_MADD), line:15:1, endln:15:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_MADD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_BRANCH), line:16:1, endln:16:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_BRANCH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_LOAD_FP), line:18:1, endln:18:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_LOAD_FP
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_STORE_FP), line:19:1, endln:19:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_STORE_FP
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_MSUB), line:20:1, endln:20:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_MSUB
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_JALR), line:21:1, endln:21:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_JALR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_CUSTOM_0), line:23:1, endln:23:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_CUSTOM_0
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_CUSTOM_1), line:24:1, endln:24:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_CUSTOM_1
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_NMSUB), line:25:1, endln:25:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_NMSUB
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_MISC_MEM), line:28:1, endln:28:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_MISC_MEM
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_AMO), line:29:1, endln:29:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_AMO
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_NMADD), line:30:1, endln:30:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_NMADD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_JAL), line:31:1, endln:31:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_JAL
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_OP_IMM), line:33:1, endln:33:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_OP_IMM
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_OP), line:34:1, endln:34:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_OP
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_OP_FP), line:35:1, endln:35:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_OP_FP
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_SYSTEM), line:36:1, endln:36:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_SYSTEM
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_AUIPC), line:38:1, endln:38:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_AUIPC
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_LUI), line:39:1, endln:39:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_LUI
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_CUSTOM_2), line:45:1, endln:45:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_CUSTOM_2
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_CUSTOM_3), line:46:1, endln:46:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_CUSTOM_3
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_ADD_SUB), line:50:1, endln:50:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT3_ADD_SUB
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_SLL), line:51:1, endln:51:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT3_SLL
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_SLT), line:52:1, endln:52:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT3_SLT
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_SLTU), line:53:1, endln:53:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT3_SLTU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_XOR), line:54:1, endln:54:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT3_XOR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_SRA_SRL), line:55:1, endln:55:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT3_SRA_SRL
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_OR), line:56:1, endln:56:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT3_OR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_AND), line:57:1, endln:57:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT3_AND
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_BEQ), line:61:1, endln:61:27
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT3_BEQ
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_BNE), line:62:1, endln:62:27
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT3_BNE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_BLT), line:63:1, endln:63:27
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT3_BLT
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_BGE), line:64:1, endln:64:27
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT3_BGE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_BLTU), line:65:1, endln:65:27
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT3_BLTU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_BGEU), line:66:1, endln:66:27
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT3_BGEU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_FENCE), line:69:1, endln:69:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT3_FENCE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_FENCE_I), line:70:1, endln:70:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT3_FENCE_I
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_PRIV), line:74:1, endln:74:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT3_PRIV
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_CSRRW), line:75:1, endln:75:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT3_CSRRW
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_CSRRS), line:76:1, endln:76:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT3_CSRRS
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_CSRRC), line:77:1, endln:77:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT3_CSRRC
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_CSRRWI), line:78:1, endln:78:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT3_CSRRWI
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_CSRRSI), line:79:1, endln:79:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT3_CSRRSI
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_CSRRCI), line:80:1, endln:80:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT3_CSRRCI
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT12_ECALL), line:84:1, endln:84:45
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT12_ECALL
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT12_EBREAK), line:85:1, endln:85:45
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT12_EBREAK
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT12_ERET), line:86:1, endln:86:45
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT12_ERET
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT12_WFI), line:87:1, endln:87:45
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT12_WFI
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT7_MUL_DIV), line:90:1, endln:90:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT7_MUL_DIV
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_MUL), line:92:1, endln:92:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT3_MUL
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_MULH), line:93:1, endln:93:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT3_MULH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_MULHSU), line:94:1, endln:94:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT3_MULHSU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_MULHU), line:95:1, endln:95:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT3_MULHU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_DIV), line:96:1, endln:96:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT3_DIV
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_DIVU), line:97:1, endln:97:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT3_DIVU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_REM), line:98:1, endln:98:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT3_REM
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_REMU), line:99:1, endln:99:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT3_REMU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (REG_ADDR_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v, line:5:30, endln:5:45
    |vpiParent:
    \_SourceFile: (vscale_regfile.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v
    |vpiName:REG_ADDR_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (REG_ADDR_WIDTH), line:3:1, endln:3:26
    |vpiSectionStartLine:3
    |vpiSectionStartColumn:25
    |vpiSectionEndLine:3
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:104
    |vpiSourceStartColumn:30
    |vpiSourceEndLine:104
    |vpiSourceEndColumn:31
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v, line:6:31, endln:6:39
    |vpiParent:
    \_SourceFile: (vscale_regfile.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:105
    |vpiSourceStartColumn:31
    |vpiSourceEndLine:105
    |vpiSourceEndColumn:33
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (REG_ADDR_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v, line:7:30, endln:7:45
    |vpiParent:
    \_SourceFile: (vscale_regfile.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v
    |vpiName:REG_ADDR_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (REG_ADDR_WIDTH), line:3:1, endln:3:26
    |vpiSectionStartLine:3
    |vpiSectionStartColumn:25
    |vpiSectionEndLine:3
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:106
    |vpiSourceStartColumn:30
    |vpiSourceEndLine:106
    |vpiSourceEndColumn:31
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v, line:8:31, endln:8:39
    |vpiParent:
    \_SourceFile: (vscale_regfile.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:107
    |vpiSourceStartColumn:31
    |vpiSourceEndLine:107
    |vpiSourceEndColumn:33
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (REG_ADDR_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v, line:10:30, endln:10:45
    |vpiParent:
    \_SourceFile: (vscale_regfile.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v
    |vpiName:REG_ADDR_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (REG_ADDR_WIDTH), line:3:1, endln:3:26
    |vpiSectionStartLine:3
    |vpiSectionStartColumn:25
    |vpiSectionEndLine:3
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:109
    |vpiSourceStartColumn:30
    |vpiSourceEndLine:109
    |vpiSourceEndColumn:31
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v, line:11:30, endln:11:38
    |vpiParent:
    \_SourceFile: (vscale_regfile.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:110
    |vpiSourceStartColumn:30
    |vpiSourceEndLine:110
    |vpiSourceEndColumn:32
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v, line:14:9, endln:14:17
    |vpiParent:
    \_SourceFile: (vscale_regfile.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:113
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:113
    |vpiSourceEndColumn:11
|vpiSourceFiles:
\_SourceFile: (vscale_src_a_mux.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_a_mux.v
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:vscale_src_a_mux.v
  |vpiIncludes:
  \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
    |vpiParent:
    \_SourceFile: (vscale_src_a_mux.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_a_mux.v
    |vpiName:vscale_ctrl_constants.vh
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_A_SEL_WIDTH), line:1:1, endln:1:26
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_A_SEL_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:25
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_A_RS1), line:2:1, endln:2:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_A_RS1
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_A_PC), line:3:1, endln:3:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_A_PC
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_A_ZERO), line:4:1, endln:4:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_A_ZERO
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_B_SEL_WIDTH), line:6:1, endln:6:26
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_B_SEL_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:25
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_B_RS2), line:7:1, endln:7:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_B_RS2
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_B_IMM), line:8:1, endln:8:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_B_IMM
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_B_FOUR), line:9:1, endln:9:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_B_FOUR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_B_ZERO), line:10:1, endln:10:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_B_ZERO
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_SRC_SEL_WIDTH), line:12:1, endln:12:27
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:PC_SRC_SEL_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_PLUS_FOUR), line:13:1, endln:13:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:PC_PLUS_FOUR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_BRANCH_TARGET), line:14:1, endln:14:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:PC_BRANCH_TARGET
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_JAL_TARGET), line:15:1, endln:15:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:PC_JAL_TARGET
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_JALR_TARGET), line:16:1, endln:16:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:PC_JALR_TARGET
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_REPLAY), line:17:1, endln:17:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:PC_REPLAY
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_HANDLER), line:18:1, endln:18:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:PC_HANDLER
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_EPC), line:19:1, endln:19:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:PC_EPC
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (IMM_TYPE_WIDTH), line:21:1, endln:21:25
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:IMM_TYPE_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (IMM_I), line:22:1, endln:22:33
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:IMM_I
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:15
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (IMM_S), line:23:1, endln:23:33
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:IMM_S
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:15
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (IMM_U), line:24:1, endln:24:33
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:IMM_U
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:15
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (IMM_J), line:25:1, endln:25:33
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:IMM_J
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:15
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (WB_SRC_SEL_WIDTH), line:27:1, endln:27:27
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:WB_SRC_SEL_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (WB_SRC_ALU), line:28:1, endln:28:41
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:WB_SRC_ALU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (WB_SRC_MEM), line:29:1, endln:29:41
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:WB_SRC_MEM
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (WB_SRC_CSR), line:30:1, endln:30:41
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:WB_SRC_CSR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (WB_SRC_MD), line:31:1, endln:31:41
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:WB_SRC_MD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_WIDTH), line:33:1, endln:33:25
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LB), line:34:1, endln:34:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_LB
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LH), line:35:1, endln:35:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_LH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LW), line:36:1, endln:36:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_LW
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LD), line:37:1, endln:37:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_LD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LBU), line:38:1, endln:38:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_LBU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LHU), line:39:1, endln:39:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_LHU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LWU), line:40:1, endln:40:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_LWU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_WIDTH), line:42:1, endln:42:25
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_SB), line:43:1, endln:43:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_SB
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_SH), line:44:1, endln:44:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_SH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_SW), line:45:1, endln:45:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_SW
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_SD), line:46:1, endln:46:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_SD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HTIF_PCR_WIDTH), line:48:1, endln:48:26
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:HTIF_PCR_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
  |vpiIncludes:
  \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
    |vpiParent:
    \_SourceFile: (vscale_src_a_mux.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_a_mux.v
    |vpiName:rv32_opcodes.vh
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (INST_WIDTH), line:2:1, endln:2:26
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:INST_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (REG_ADDR_WIDTH), line:3:1, endln:3:26
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:REG_ADDR_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:25
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:XPR_LEN
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (DOUBLE_XPR_LEN), line:5:1, endln:5:26
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:DOUBLE_XPR_LEN
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (LOG2_XPR_LEN), line:6:1, endln:6:26
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:LOG2_XPR_LEN
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:25
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SHAMT_WIDTH), line:7:1, endln:7:26
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:SHAMT_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:25
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV_NOP), line:9:1, endln:9:36
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV_NOP
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:16
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_LOAD), line:13:1, endln:13:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_LOAD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_STORE), line:14:1, endln:14:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_STORE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_MADD), line:15:1, endln:15:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_MADD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_BRANCH), line:16:1, endln:16:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_BRANCH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_LOAD_FP), line:18:1, endln:18:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_LOAD_FP
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_STORE_FP), line:19:1, endln:19:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_STORE_FP
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_MSUB), line:20:1, endln:20:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_MSUB
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_JALR), line:21:1, endln:21:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_JALR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_CUSTOM_0), line:23:1, endln:23:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_CUSTOM_0
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_CUSTOM_1), line:24:1, endln:24:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_CUSTOM_1
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_NMSUB), line:25:1, endln:25:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_NMSUB
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_MISC_MEM), line:28:1, endln:28:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_MISC_MEM
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_AMO), line:29:1, endln:29:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_AMO
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_NMADD), line:30:1, endln:30:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_NMADD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_JAL), line:31:1, endln:31:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_JAL
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_OP_IMM), line:33:1, endln:33:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_OP_IMM
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_OP), line:34:1, endln:34:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_OP
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_OP_FP), line:35:1, endln:35:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_OP_FP
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_SYSTEM), line:36:1, endln:36:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_SYSTEM
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_AUIPC), line:38:1, endln:38:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_AUIPC
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_LUI), line:39:1, endln:39:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_LUI
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_CUSTOM_2), line:45:1, endln:45:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_CUSTOM_2
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_CUSTOM_3), line:46:1, endln:46:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_CUSTOM_3
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_ADD_SUB), line:50:1, endln:50:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_ADD_SUB
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_SLL), line:51:1, endln:51:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_SLL
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_SLT), line:52:1, endln:52:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_SLT
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_SLTU), line:53:1, endln:53:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_SLTU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_XOR), line:54:1, endln:54:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_XOR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_SRA_SRL), line:55:1, endln:55:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_SRA_SRL
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_OR), line:56:1, endln:56:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_OR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_AND), line:57:1, endln:57:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_AND
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_BEQ), line:61:1, endln:61:27
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_BEQ
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_BNE), line:62:1, endln:62:27
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_BNE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_BLT), line:63:1, endln:63:27
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_BLT
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_BGE), line:64:1, endln:64:27
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_BGE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_BLTU), line:65:1, endln:65:27
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_BLTU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_BGEU), line:66:1, endln:66:27
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_BGEU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_FENCE), line:69:1, endln:69:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_FENCE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_FENCE_I), line:70:1, endln:70:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_FENCE_I
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_PRIV), line:74:1, endln:74:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_PRIV
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_CSRRW), line:75:1, endln:75:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_CSRRW
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_CSRRS), line:76:1, endln:76:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_CSRRS
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_CSRRC), line:77:1, endln:77:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_CSRRC
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_CSRRWI), line:78:1, endln:78:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_CSRRWI
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_CSRRSI), line:79:1, endln:79:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_CSRRSI
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_CSRRCI), line:80:1, endln:80:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_CSRRCI
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT12_ECALL), line:84:1, endln:84:45
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT12_ECALL
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT12_EBREAK), line:85:1, endln:85:45
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT12_EBREAK
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT12_ERET), line:86:1, endln:86:45
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT12_ERET
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT12_WFI), line:87:1, endln:87:45
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT12_WFI
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT7_MUL_DIV), line:90:1, endln:90:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT7_MUL_DIV
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_MUL), line:92:1, endln:92:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_MUL
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_MULH), line:93:1, endln:93:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_MULH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_MULHSU), line:94:1, endln:94:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_MULHSU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_MULHU), line:95:1, endln:95:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_MULHU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_DIV), line:96:1, endln:96:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_DIV
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_DIVU), line:97:1, endln:97:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_DIVU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_REM), line:98:1, endln:98:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_REM
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_REMU), line:99:1, endln:99:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_REMU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (SRC_A_SEL_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_a_mux.v, line:5:32, endln:5:48
    |vpiParent:
    \_SourceFile: (vscale_src_a_mux.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_a_mux.v
    |vpiName:SRC_A_SEL_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_A_SEL_WIDTH), line:1:1, endln:1:26
    |vpiSectionStartLine:1
    |vpiSectionStartColumn:25
    |vpiSectionEndLine:1
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:152
    |vpiSourceStartColumn:32
    |vpiSourceEndLine:152
    |vpiSourceEndColumn:33
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_a_mux.v, line:6:32, endln:6:40
    |vpiParent:
    \_SourceFile: (vscale_src_a_mux.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_a_mux.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:153
    |vpiSourceStartColumn:32
    |vpiSourceEndLine:153
    |vpiSourceEndColumn:34
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_a_mux.v, line:7:32, endln:7:40
    |vpiParent:
    \_SourceFile: (vscale_src_a_mux.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_a_mux.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:154
    |vpiSourceStartColumn:32
    |vpiSourceEndLine:154
    |vpiSourceEndColumn:34
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_a_mux.v, line:8:37, endln:8:45
    |vpiParent:
    \_SourceFile: (vscale_src_a_mux.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_a_mux.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:155
    |vpiSourceStartColumn:37
    |vpiSourceEndLine:155
    |vpiSourceEndColumn:39
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (SRC_A_RS1), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_a_mux.v, line:14:9, endln:14:19
    |vpiParent:
    \_SourceFile: (vscale_src_a_mux.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_a_mux.v
    |vpiName:SRC_A_RS1
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_A_RS1), line:2:1, endln:2:39
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (SRC_A_SEL_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:20, endln:2:36
      |vpiParent:
      \_PreprocMacroInstance: (SRC_A_RS1), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_a_mux.v, line:14:9, endln:14:19
      |vpiName:SRC_A_SEL_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (SRC_A_SEL_WIDTH), line:1:1, endln:1:26
      |vpiSectionStartLine:1
      |vpiSectionStartColumn:25
      |vpiSectionEndLine:1
      |vpiSectionEndColumn:26
      |vpiSourceStartLine:161
      |vpiSourceStartColumn:9
      |vpiSourceEndLine:161
      |vpiSourceEndColumn:10
    |vpiSectionStartLine:2
    |vpiSectionStartColumn:20
    |vpiSectionEndLine:2
    |vpiSectionEndColumn:24
    |vpiSourceStartLine:161
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:161
    |vpiSourceEndColumn:13
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (SRC_A_PC), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_a_mux.v, line:15:9, endln:15:18
    |vpiParent:
    \_SourceFile: (vscale_src_a_mux.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_a_mux.v
    |vpiName:SRC_A_PC
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_A_PC), line:3:1, endln:3:39
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (SRC_A_SEL_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:3:20, endln:3:36
      |vpiParent:
      \_PreprocMacroInstance: (SRC_A_PC), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_a_mux.v, line:15:9, endln:15:18
      |vpiName:SRC_A_SEL_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (SRC_A_SEL_WIDTH), line:1:1, endln:1:26
      |vpiSectionStartLine:1
      |vpiSectionStartColumn:25
      |vpiSectionEndLine:1
      |vpiSectionEndColumn:26
      |vpiSourceStartLine:162
      |vpiSourceStartColumn:9
      |vpiSourceEndLine:162
      |vpiSourceEndColumn:10
    |vpiSectionStartLine:3
    |vpiSectionStartColumn:20
    |vpiSectionEndLine:3
    |vpiSectionEndColumn:24
    |vpiSourceStartLine:162
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:162
    |vpiSourceEndColumn:13
|vpiSourceFiles:
\_SourceFile: (vscale_src_b_mux.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_b_mux.v
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:vscale_src_b_mux.v
  |vpiIncludes:
  \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
    |vpiParent:
    \_SourceFile: (vscale_src_b_mux.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_b_mux.v
    |vpiName:vscale_ctrl_constants.vh
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_A_SEL_WIDTH), line:1:1, endln:1:26
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_A_SEL_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:25
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_A_RS1), line:2:1, endln:2:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_A_RS1
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_A_PC), line:3:1, endln:3:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_A_PC
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_A_ZERO), line:4:1, endln:4:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_A_ZERO
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_B_SEL_WIDTH), line:6:1, endln:6:26
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_B_SEL_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:25
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_B_RS2), line:7:1, endln:7:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_B_RS2
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_B_IMM), line:8:1, endln:8:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_B_IMM
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_B_FOUR), line:9:1, endln:9:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_B_FOUR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_B_ZERO), line:10:1, endln:10:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_B_ZERO
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_SRC_SEL_WIDTH), line:12:1, endln:12:27
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:PC_SRC_SEL_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_PLUS_FOUR), line:13:1, endln:13:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:PC_PLUS_FOUR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_BRANCH_TARGET), line:14:1, endln:14:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:PC_BRANCH_TARGET
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_JAL_TARGET), line:15:1, endln:15:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:PC_JAL_TARGET
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_JALR_TARGET), line:16:1, endln:16:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:PC_JALR_TARGET
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_REPLAY), line:17:1, endln:17:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:PC_REPLAY
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_HANDLER), line:18:1, endln:18:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:PC_HANDLER
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_EPC), line:19:1, endln:19:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:PC_EPC
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (IMM_TYPE_WIDTH), line:21:1, endln:21:25
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:IMM_TYPE_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (IMM_I), line:22:1, endln:22:33
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:IMM_I
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:15
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (IMM_S), line:23:1, endln:23:33
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:IMM_S
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:15
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (IMM_U), line:24:1, endln:24:33
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:IMM_U
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:15
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (IMM_J), line:25:1, endln:25:33
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:IMM_J
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:15
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (WB_SRC_SEL_WIDTH), line:27:1, endln:27:27
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:WB_SRC_SEL_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (WB_SRC_ALU), line:28:1, endln:28:41
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:WB_SRC_ALU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (WB_SRC_MEM), line:29:1, endln:29:41
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:WB_SRC_MEM
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (WB_SRC_CSR), line:30:1, endln:30:41
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:WB_SRC_CSR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (WB_SRC_MD), line:31:1, endln:31:41
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:WB_SRC_MD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_WIDTH), line:33:1, endln:33:25
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LB), line:34:1, endln:34:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_LB
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LH), line:35:1, endln:35:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_LH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LW), line:36:1, endln:36:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_LW
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LD), line:37:1, endln:37:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_LD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LBU), line:38:1, endln:38:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_LBU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LHU), line:39:1, endln:39:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_LHU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LWU), line:40:1, endln:40:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_LWU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_WIDTH), line:42:1, endln:42:25
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_SB), line:43:1, endln:43:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_SB
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_SH), line:44:1, endln:44:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_SH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_SW), line:45:1, endln:45:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_SW
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_SD), line:46:1, endln:46:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_SD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HTIF_PCR_WIDTH), line:48:1, endln:48:26
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:HTIF_PCR_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
  |vpiIncludes:
  \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
    |vpiParent:
    \_SourceFile: (vscale_src_b_mux.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_b_mux.v
    |vpiName:rv32_opcodes.vh
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (INST_WIDTH), line:2:1, endln:2:26
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:INST_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (REG_ADDR_WIDTH), line:3:1, endln:3:26
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:REG_ADDR_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:25
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:XPR_LEN
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (DOUBLE_XPR_LEN), line:5:1, endln:5:26
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:DOUBLE_XPR_LEN
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (LOG2_XPR_LEN), line:6:1, endln:6:26
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:LOG2_XPR_LEN
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:25
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SHAMT_WIDTH), line:7:1, endln:7:26
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:SHAMT_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:25
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV_NOP), line:9:1, endln:9:36
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV_NOP
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:16
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_LOAD), line:13:1, endln:13:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_LOAD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_STORE), line:14:1, endln:14:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_STORE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_MADD), line:15:1, endln:15:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_MADD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_BRANCH), line:16:1, endln:16:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_BRANCH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_LOAD_FP), line:18:1, endln:18:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_LOAD_FP
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_STORE_FP), line:19:1, endln:19:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_STORE_FP
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_MSUB), line:20:1, endln:20:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_MSUB
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_JALR), line:21:1, endln:21:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_JALR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_CUSTOM_0), line:23:1, endln:23:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_CUSTOM_0
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_CUSTOM_1), line:24:1, endln:24:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_CUSTOM_1
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_NMSUB), line:25:1, endln:25:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_NMSUB
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_MISC_MEM), line:28:1, endln:28:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_MISC_MEM
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_AMO), line:29:1, endln:29:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_AMO
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_NMADD), line:30:1, endln:30:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_NMADD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_JAL), line:31:1, endln:31:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_JAL
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_OP_IMM), line:33:1, endln:33:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_OP_IMM
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_OP), line:34:1, endln:34:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_OP
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_OP_FP), line:35:1, endln:35:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_OP_FP
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_SYSTEM), line:36:1, endln:36:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_SYSTEM
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_AUIPC), line:38:1, endln:38:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_AUIPC
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_LUI), line:39:1, endln:39:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_LUI
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_CUSTOM_2), line:45:1, endln:45:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_CUSTOM_2
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_CUSTOM_3), line:46:1, endln:46:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_CUSTOM_3
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_ADD_SUB), line:50:1, endln:50:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_ADD_SUB
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_SLL), line:51:1, endln:51:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_SLL
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_SLT), line:52:1, endln:52:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_SLT
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_SLTU), line:53:1, endln:53:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_SLTU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_XOR), line:54:1, endln:54:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_XOR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_SRA_SRL), line:55:1, endln:55:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_SRA_SRL
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_OR), line:56:1, endln:56:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_OR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_AND), line:57:1, endln:57:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_AND
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_BEQ), line:61:1, endln:61:27
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_BEQ
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_BNE), line:62:1, endln:62:27
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_BNE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_BLT), line:63:1, endln:63:27
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_BLT
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_BGE), line:64:1, endln:64:27
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_BGE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_BLTU), line:65:1, endln:65:27
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_BLTU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_BGEU), line:66:1, endln:66:27
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_BGEU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_FENCE), line:69:1, endln:69:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_FENCE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_FENCE_I), line:70:1, endln:70:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_FENCE_I
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_PRIV), line:74:1, endln:74:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_PRIV
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_CSRRW), line:75:1, endln:75:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_CSRRW
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_CSRRS), line:76:1, endln:76:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_CSRRS
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_CSRRC), line:77:1, endln:77:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_CSRRC
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_CSRRWI), line:78:1, endln:78:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_CSRRWI
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_CSRRSI), line:79:1, endln:79:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_CSRRSI
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_CSRRCI), line:80:1, endln:80:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_CSRRCI
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT12_ECALL), line:84:1, endln:84:45
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT12_ECALL
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT12_EBREAK), line:85:1, endln:85:45
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT12_EBREAK
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT12_ERET), line:86:1, endln:86:45
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT12_ERET
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT12_WFI), line:87:1, endln:87:45
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT12_WFI
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT7_MUL_DIV), line:90:1, endln:90:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT7_MUL_DIV
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_MUL), line:92:1, endln:92:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_MUL
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_MULH), line:93:1, endln:93:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_MULH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_MULHSU), line:94:1, endln:94:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_MULHSU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_MULHU), line:95:1, endln:95:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_MULHU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_DIV), line:96:1, endln:96:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_DIV
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_DIVU), line:97:1, endln:97:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_DIVU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_REM), line:98:1, endln:98:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_REM
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_REMU), line:99:1, endln:99:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_REMU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (SRC_B_SEL_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_b_mux.v, line:5:32, endln:5:48
    |vpiParent:
    \_SourceFile: (vscale_src_b_mux.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_b_mux.v
    |vpiName:SRC_B_SEL_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_B_SEL_WIDTH), line:6:1, endln:6:26
    |vpiSectionStartLine:6
    |vpiSectionStartColumn:25
    |vpiSectionEndLine:6
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:152
    |vpiSourceStartColumn:32
    |vpiSourceEndLine:152
    |vpiSourceEndColumn:33
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_b_mux.v, line:6:32, endln:6:40
    |vpiParent:
    \_SourceFile: (vscale_src_b_mux.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_b_mux.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:153
    |vpiSourceStartColumn:32
    |vpiSourceEndLine:153
    |vpiSourceEndColumn:34
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_b_mux.v, line:7:32, endln:7:40
    |vpiParent:
    \_SourceFile: (vscale_src_b_mux.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_b_mux.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:154
    |vpiSourceStartColumn:32
    |vpiSourceEndLine:154
    |vpiSourceEndColumn:34
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_b_mux.v, line:8:37, endln:8:45
    |vpiParent:
    \_SourceFile: (vscale_src_b_mux.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_b_mux.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:155
    |vpiSourceStartColumn:37
    |vpiSourceEndLine:155
    |vpiSourceEndColumn:39
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (SRC_B_RS2), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_b_mux.v, line:14:9, endln:14:19
    |vpiParent:
    \_SourceFile: (vscale_src_b_mux.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_b_mux.v
    |vpiName:SRC_B_RS2
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_B_RS2), line:7:1, endln:7:39
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (SRC_B_SEL_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:7:20, endln:7:36
      |vpiParent:
      \_PreprocMacroInstance: (SRC_B_RS2), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_b_mux.v, line:14:9, endln:14:19
      |vpiName:SRC_B_SEL_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (SRC_B_SEL_WIDTH), line:6:1, endln:6:26
      |vpiSectionStartLine:6
      |vpiSectionStartColumn:25
      |vpiSectionEndLine:6
      |vpiSectionEndColumn:26
      |vpiSourceStartLine:161
      |vpiSourceStartColumn:9
      |vpiSourceEndLine:161
      |vpiSourceEndColumn:10
    |vpiSectionStartLine:7
    |vpiSectionStartColumn:20
    |vpiSectionEndLine:7
    |vpiSectionEndColumn:24
    |vpiSourceStartLine:161
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:161
    |vpiSourceEndColumn:13
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (SRC_B_IMM), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_b_mux.v, line:15:9, endln:15:19
    |vpiParent:
    \_SourceFile: (vscale_src_b_mux.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_b_mux.v
    |vpiName:SRC_B_IMM
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_B_IMM), line:8:1, endln:8:39
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (SRC_B_SEL_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:8:20, endln:8:36
      |vpiParent:
      \_PreprocMacroInstance: (SRC_B_IMM), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_b_mux.v, line:15:9, endln:15:19
      |vpiName:SRC_B_SEL_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (SRC_B_SEL_WIDTH), line:6:1, endln:6:26
      |vpiSectionStartLine:6
      |vpiSectionStartColumn:25
      |vpiSectionEndLine:6
      |vpiSectionEndColumn:26
      |vpiSourceStartLine:162
      |vpiSourceStartColumn:9
      |vpiSourceEndLine:162
      |vpiSourceEndColumn:10
    |vpiSectionStartLine:8
    |vpiSectionStartColumn:20
    |vpiSectionEndLine:8
    |vpiSectionEndColumn:24
    |vpiSourceStartLine:162
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:162
    |vpiSourceEndColumn:13
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (SRC_B_FOUR), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_b_mux.v, line:16:9, endln:16:20
    |vpiParent:
    \_SourceFile: (vscale_src_b_mux.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_b_mux.v
    |vpiName:SRC_B_FOUR
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_B_FOUR), line:9:1, endln:9:39
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (SRC_B_SEL_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:9:20, endln:9:36
      |vpiParent:
      \_PreprocMacroInstance: (SRC_B_FOUR), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_b_mux.v, line:16:9, endln:16:20
      |vpiName:SRC_B_SEL_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (SRC_B_SEL_WIDTH), line:6:1, endln:6:26
      |vpiSectionStartLine:6
      |vpiSectionStartColumn:25
      |vpiSectionEndLine:6
      |vpiSectionEndColumn:26
      |vpiSourceStartLine:163
      |vpiSourceStartColumn:9
      |vpiSourceEndLine:163
      |vpiSourceEndColumn:10
    |vpiSectionStartLine:9
    |vpiSectionStartColumn:20
    |vpiSectionEndLine:9
    |vpiSectionEndColumn:24
    |vpiSourceStartLine:163
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:163
    |vpiSourceEndColumn:13
|vpiSourceFiles:
\_SourceFile: (vscale_imm_gen.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_imm_gen.v
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:vscale_imm_gen.v
  |vpiIncludes:
  \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
    |vpiParent:
    \_SourceFile: (vscale_imm_gen.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_imm_gen.v
    |vpiName:vscale_ctrl_constants.vh
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_A_SEL_WIDTH), line:1:1, endln:1:26
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_A_SEL_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:25
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_A_RS1), line:2:1, endln:2:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_A_RS1
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_A_PC), line:3:1, endln:3:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_A_PC
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_A_ZERO), line:4:1, endln:4:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_A_ZERO
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_B_SEL_WIDTH), line:6:1, endln:6:26
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_B_SEL_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:25
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_B_RS2), line:7:1, endln:7:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_B_RS2
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_B_IMM), line:8:1, endln:8:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_B_IMM
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_B_FOUR), line:9:1, endln:9:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_B_FOUR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_B_ZERO), line:10:1, endln:10:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_B_ZERO
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_SRC_SEL_WIDTH), line:12:1, endln:12:27
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:PC_SRC_SEL_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_PLUS_FOUR), line:13:1, endln:13:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:PC_PLUS_FOUR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_BRANCH_TARGET), line:14:1, endln:14:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:PC_BRANCH_TARGET
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_JAL_TARGET), line:15:1, endln:15:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:PC_JAL_TARGET
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_JALR_TARGET), line:16:1, endln:16:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:PC_JALR_TARGET
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_REPLAY), line:17:1, endln:17:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:PC_REPLAY
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_HANDLER), line:18:1, endln:18:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:PC_HANDLER
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_EPC), line:19:1, endln:19:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:PC_EPC
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (IMM_TYPE_WIDTH), line:21:1, endln:21:25
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:IMM_TYPE_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (IMM_I), line:22:1, endln:22:33
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:IMM_I
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:15
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (IMM_S), line:23:1, endln:23:33
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:IMM_S
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:15
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (IMM_U), line:24:1, endln:24:33
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:IMM_U
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:15
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (IMM_J), line:25:1, endln:25:33
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:IMM_J
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:15
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (WB_SRC_SEL_WIDTH), line:27:1, endln:27:27
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:WB_SRC_SEL_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (WB_SRC_ALU), line:28:1, endln:28:41
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:WB_SRC_ALU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (WB_SRC_MEM), line:29:1, endln:29:41
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:WB_SRC_MEM
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (WB_SRC_CSR), line:30:1, endln:30:41
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:WB_SRC_CSR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (WB_SRC_MD), line:31:1, endln:31:41
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:WB_SRC_MD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_WIDTH), line:33:1, endln:33:25
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LB), line:34:1, endln:34:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_LB
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LH), line:35:1, endln:35:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_LH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LW), line:36:1, endln:36:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_LW
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LD), line:37:1, endln:37:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_LD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LBU), line:38:1, endln:38:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_LBU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LHU), line:39:1, endln:39:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_LHU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LWU), line:40:1, endln:40:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_LWU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_WIDTH), line:42:1, endln:42:25
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_SB), line:43:1, endln:43:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_SB
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_SH), line:44:1, endln:44:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_SH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_SW), line:45:1, endln:45:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_SW
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_SD), line:46:1, endln:46:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_SD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HTIF_PCR_WIDTH), line:48:1, endln:48:26
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:HTIF_PCR_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
  |vpiIncludes:
  \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
    |vpiParent:
    \_SourceFile: (vscale_imm_gen.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_imm_gen.v
    |vpiName:rv32_opcodes.vh
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (INST_WIDTH), line:2:1, endln:2:26
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:INST_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (REG_ADDR_WIDTH), line:3:1, endln:3:26
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:REG_ADDR_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:25
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:XPR_LEN
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (DOUBLE_XPR_LEN), line:5:1, endln:5:26
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:DOUBLE_XPR_LEN
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (LOG2_XPR_LEN), line:6:1, endln:6:26
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:LOG2_XPR_LEN
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:25
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SHAMT_WIDTH), line:7:1, endln:7:26
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:SHAMT_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:25
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV_NOP), line:9:1, endln:9:36
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV_NOP
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:16
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_LOAD), line:13:1, endln:13:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_LOAD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_STORE), line:14:1, endln:14:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_STORE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_MADD), line:15:1, endln:15:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_MADD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_BRANCH), line:16:1, endln:16:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_BRANCH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_LOAD_FP), line:18:1, endln:18:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_LOAD_FP
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_STORE_FP), line:19:1, endln:19:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_STORE_FP
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_MSUB), line:20:1, endln:20:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_MSUB
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_JALR), line:21:1, endln:21:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_JALR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_CUSTOM_0), line:23:1, endln:23:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_CUSTOM_0
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_CUSTOM_1), line:24:1, endln:24:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_CUSTOM_1
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_NMSUB), line:25:1, endln:25:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_NMSUB
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_MISC_MEM), line:28:1, endln:28:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_MISC_MEM
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_AMO), line:29:1, endln:29:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_AMO
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_NMADD), line:30:1, endln:30:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_NMADD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_JAL), line:31:1, endln:31:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_JAL
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_OP_IMM), line:33:1, endln:33:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_OP_IMM
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_OP), line:34:1, endln:34:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_OP
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_OP_FP), line:35:1, endln:35:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_OP_FP
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_SYSTEM), line:36:1, endln:36:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_SYSTEM
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_AUIPC), line:38:1, endln:38:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_AUIPC
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_LUI), line:39:1, endln:39:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_LUI
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_CUSTOM_2), line:45:1, endln:45:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_CUSTOM_2
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_CUSTOM_3), line:46:1, endln:46:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_CUSTOM_3
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_ADD_SUB), line:50:1, endln:50:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_ADD_SUB
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_SLL), line:51:1, endln:51:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_SLL
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_SLT), line:52:1, endln:52:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_SLT
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_SLTU), line:53:1, endln:53:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_SLTU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_XOR), line:54:1, endln:54:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_XOR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_SRA_SRL), line:55:1, endln:55:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_SRA_SRL
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_OR), line:56:1, endln:56:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_OR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_AND), line:57:1, endln:57:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_AND
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_BEQ), line:61:1, endln:61:27
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_BEQ
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_BNE), line:62:1, endln:62:27
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_BNE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_BLT), line:63:1, endln:63:27
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_BLT
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_BGE), line:64:1, endln:64:27
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_BGE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_BLTU), line:65:1, endln:65:27
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_BLTU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_BGEU), line:66:1, endln:66:27
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_BGEU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_FENCE), line:69:1, endln:69:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_FENCE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_FENCE_I), line:70:1, endln:70:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_FENCE_I
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_PRIV), line:74:1, endln:74:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_PRIV
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_CSRRW), line:75:1, endln:75:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_CSRRW
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_CSRRS), line:76:1, endln:76:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_CSRRS
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_CSRRC), line:77:1, endln:77:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_CSRRC
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_CSRRWI), line:78:1, endln:78:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_CSRRWI
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_CSRRSI), line:79:1, endln:79:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_CSRRSI
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_CSRRCI), line:80:1, endln:80:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_CSRRCI
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT12_ECALL), line:84:1, endln:84:45
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT12_ECALL
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT12_EBREAK), line:85:1, endln:85:45
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT12_EBREAK
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT12_ERET), line:86:1, endln:86:45
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT12_ERET
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT12_WFI), line:87:1, endln:87:45
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT12_WFI
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT7_MUL_DIV), line:90:1, endln:90:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT7_MUL_DIV
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_MUL), line:92:1, endln:92:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_MUL
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_MULH), line:93:1, endln:93:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_MULH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_MULHSU), line:94:1, endln:94:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_MULHSU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_MULHU), line:95:1, endln:95:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_MULHU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_DIV), line:96:1, endln:96:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_DIV
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_DIVU), line:97:1, endln:97:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_DIVU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_REM), line:98:1, endln:98:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_REM
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_REMU), line:99:1, endln:99:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_REMU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_imm_gen.v, line:5:30, endln:5:38
    |vpiParent:
    \_SourceFile: (vscale_imm_gen.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_imm_gen.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:152
    |vpiSourceStartColumn:30
    |vpiSourceEndLine:152
    |vpiSourceEndColumn:32
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (IMM_TYPE_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_imm_gen.v, line:6:30, endln:6:45
    |vpiParent:
    \_SourceFile: (vscale_imm_gen.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_imm_gen.v
    |vpiName:IMM_TYPE_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (IMM_TYPE_WIDTH), line:21:1, endln:21:25
    |vpiSectionStartLine:21
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:21
    |vpiSectionEndColumn:25
    |vpiSourceStartLine:153
    |vpiSourceStartColumn:30
    |vpiSourceEndLine:153
    |vpiSourceEndColumn:31
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_imm_gen.v, line:7:35, endln:7:43
    |vpiParent:
    \_SourceFile: (vscale_imm_gen.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_imm_gen.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:154
    |vpiSourceStartColumn:35
    |vpiSourceEndLine:154
    |vpiSourceEndColumn:37
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (IMM_I), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_imm_gen.v, line:12:9, endln:12:15
    |vpiParent:
    \_SourceFile: (vscale_imm_gen.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_imm_gen.v
    |vpiName:IMM_I
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (IMM_I), line:22:1, endln:22:33
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (IMM_TYPE_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:22:15, endln:22:30
      |vpiParent:
      \_PreprocMacroInstance: (IMM_I), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_imm_gen.v, line:12:9, endln:12:15
      |vpiName:IMM_TYPE_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (IMM_TYPE_WIDTH), line:21:1, endln:21:25
      |vpiSectionStartLine:21
      |vpiSectionStartColumn:24
      |vpiSectionEndLine:21
      |vpiSectionEndColumn:25
      |vpiSourceStartLine:159
      |vpiSourceStartColumn:9
      |vpiSourceEndLine:159
      |vpiSourceEndColumn:10
    |vpiSectionStartLine:22
    |vpiSectionStartColumn:15
    |vpiSectionEndLine:22
    |vpiSectionEndColumn:19
    |vpiSourceStartLine:159
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:159
    |vpiSourceEndColumn:13
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (IMM_S), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_imm_gen.v, line:13:9, endln:13:15
    |vpiParent:
    \_SourceFile: (vscale_imm_gen.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_imm_gen.v
    |vpiName:IMM_S
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (IMM_S), line:23:1, endln:23:33
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (IMM_TYPE_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:23:15, endln:23:30
      |vpiParent:
      \_PreprocMacroInstance: (IMM_S), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_imm_gen.v, line:13:9, endln:13:15
      |vpiName:IMM_TYPE_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (IMM_TYPE_WIDTH), line:21:1, endln:21:25
      |vpiSectionStartLine:21
      |vpiSectionStartColumn:24
      |vpiSectionEndLine:21
      |vpiSectionEndColumn:25
      |vpiSourceStartLine:160
      |vpiSourceStartColumn:9
      |vpiSourceEndLine:160
      |vpiSourceEndColumn:10
    |vpiSectionStartLine:23
    |vpiSectionStartColumn:15
    |vpiSectionEndLine:23
    |vpiSectionEndColumn:19
    |vpiSourceStartLine:160
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:160
    |vpiSourceEndColumn:13
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (IMM_U), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_imm_gen.v, line:14:9, endln:14:15
    |vpiParent:
    \_SourceFile: (vscale_imm_gen.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_imm_gen.v
    |vpiName:IMM_U
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (IMM_U), line:24:1, endln:24:33
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (IMM_TYPE_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:24:15, endln:24:30
      |vpiParent:
      \_PreprocMacroInstance: (IMM_U), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_imm_gen.v, line:14:9, endln:14:15
      |vpiName:IMM_TYPE_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (IMM_TYPE_WIDTH), line:21:1, endln:21:25
      |vpiSectionStartLine:21
      |vpiSectionStartColumn:24
      |vpiSectionEndLine:21
      |vpiSectionEndColumn:25
      |vpiSourceStartLine:161
      |vpiSourceStartColumn:9
      |vpiSourceEndLine:161
      |vpiSourceEndColumn:10
    |vpiSectionStartLine:24
    |vpiSectionStartColumn:15
    |vpiSectionEndLine:24
    |vpiSectionEndColumn:19
    |vpiSourceStartLine:161
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:161
    |vpiSourceEndColumn:13
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (IMM_J), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_imm_gen.v, line:15:9, endln:15:15
    |vpiParent:
    \_SourceFile: (vscale_imm_gen.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_imm_gen.v
    |vpiName:IMM_J
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (IMM_J), line:25:1, endln:25:33
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (IMM_TYPE_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:25:15, endln:25:30
      |vpiParent:
      \_PreprocMacroInstance: (IMM_J), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_imm_gen.v, line:15:9, endln:15:15
      |vpiName:IMM_TYPE_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (IMM_TYPE_WIDTH), line:21:1, endln:21:25
      |vpiSectionStartLine:21
      |vpiSectionStartColumn:24
      |vpiSectionEndLine:21
      |vpiSectionEndColumn:25
      |vpiSourceStartLine:162
      |vpiSourceStartColumn:9
      |vpiSourceEndLine:162
      |vpiSourceEndColumn:10
    |vpiSectionStartLine:25
    |vpiSectionStartColumn:15
    |vpiSectionEndLine:25
    |vpiSectionEndColumn:19
    |vpiSourceStartLine:162
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:162
    |vpiSourceEndColumn:13
|vpiSourceFiles:
\_SourceFile: (vscale_alu.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:vscale_alu.v
  |vpiIncludes:
  \_SourceFile: (vscale_alu_ops.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:1:1, endln:1:29
    |vpiParent:
    \_SourceFile: (vscale_alu.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v
    |vpiName:vscale_alu_ops.vh
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_WIDTH), line:1:1, endln:1:23
      |vpiParent:
      \_SourceFile: (vscale_alu_ops.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:1:1, endln:1:29
      |vpiName:ALU_OP_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_ADD), line:3:1, endln:3:37
      |vpiParent:
      \_SourceFile: (vscale_alu_ops.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:1:1, endln:1:29
      |vpiName:ALU_OP_ADD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_SLL), line:4:1, endln:4:37
      |vpiParent:
      \_SourceFile: (vscale_alu_ops.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:1:1, endln:1:29
      |vpiName:ALU_OP_SLL
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_XOR), line:5:1, endln:5:37
      |vpiParent:
      \_SourceFile: (vscale_alu_ops.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:1:1, endln:1:29
      |vpiName:ALU_OP_XOR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_OR), line:6:1, endln:6:37
      |vpiParent:
      \_SourceFile: (vscale_alu_ops.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:1:1, endln:1:29
      |vpiName:ALU_OP_OR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_AND), line:7:1, endln:7:37
      |vpiParent:
      \_SourceFile: (vscale_alu_ops.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:1:1, endln:1:29
      |vpiName:ALU_OP_AND
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_SRL), line:8:1, endln:8:37
      |vpiParent:
      \_SourceFile: (vscale_alu_ops.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:1:1, endln:1:29
      |vpiName:ALU_OP_SRL
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_SEQ), line:9:1, endln:9:37
      |vpiParent:
      \_SourceFile: (vscale_alu_ops.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:1:1, endln:1:29
      |vpiName:ALU_OP_SEQ
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_SNE), line:10:1, endln:10:37
      |vpiParent:
      \_SourceFile: (vscale_alu_ops.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:1:1, endln:1:29
      |vpiName:ALU_OP_SNE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_SUB), line:11:1, endln:11:38
      |vpiParent:
      \_SourceFile: (vscale_alu_ops.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:1:1, endln:1:29
      |vpiName:ALU_OP_SUB
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_SRA), line:12:1, endln:12:38
      |vpiParent:
      \_SourceFile: (vscale_alu_ops.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:1:1, endln:1:29
      |vpiName:ALU_OP_SRA
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_SLT), line:13:1, endln:13:38
      |vpiParent:
      \_SourceFile: (vscale_alu_ops.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:1:1, endln:1:29
      |vpiName:ALU_OP_SLT
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_SGE), line:14:1, endln:14:38
      |vpiParent:
      \_SourceFile: (vscale_alu_ops.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:1:1, endln:1:29
      |vpiName:ALU_OP_SGE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_SLTU), line:15:1, endln:15:38
      |vpiParent:
      \_SourceFile: (vscale_alu_ops.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:1:1, endln:1:29
      |vpiName:ALU_OP_SLTU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_SGEU), line:16:1, endln:16:38
      |vpiParent:
      \_SourceFile: (vscale_alu_ops.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:1:1, endln:1:29
      |vpiName:ALU_OP_SGEU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
  |vpiIncludes:
  \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
    |vpiParent:
    \_SourceFile: (vscale_alu.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v
    |vpiName:rv32_opcodes.vh
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (INST_WIDTH), line:2:1, endln:2:26
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:INST_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (REG_ADDR_WIDTH), line:3:1, endln:3:26
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:REG_ADDR_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:25
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:XPR_LEN
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (DOUBLE_XPR_LEN), line:5:1, endln:5:26
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:DOUBLE_XPR_LEN
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (LOG2_XPR_LEN), line:6:1, endln:6:26
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:LOG2_XPR_LEN
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:25
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SHAMT_WIDTH), line:7:1, endln:7:26
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:SHAMT_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:25
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV_NOP), line:9:1, endln:9:36
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV_NOP
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:16
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_LOAD), line:13:1, endln:13:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_LOAD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_STORE), line:14:1, endln:14:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_STORE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_MADD), line:15:1, endln:15:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_MADD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_BRANCH), line:16:1, endln:16:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_BRANCH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_LOAD_FP), line:18:1, endln:18:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_LOAD_FP
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_STORE_FP), line:19:1, endln:19:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_STORE_FP
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_MSUB), line:20:1, endln:20:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_MSUB
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_JALR), line:21:1, endln:21:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_JALR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_CUSTOM_0), line:23:1, endln:23:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_CUSTOM_0
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_CUSTOM_1), line:24:1, endln:24:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_CUSTOM_1
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_NMSUB), line:25:1, endln:25:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_NMSUB
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_MISC_MEM), line:28:1, endln:28:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_MISC_MEM
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_AMO), line:29:1, endln:29:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_AMO
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_NMADD), line:30:1, endln:30:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_NMADD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_JAL), line:31:1, endln:31:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_JAL
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_OP_IMM), line:33:1, endln:33:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_OP_IMM
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_OP), line:34:1, endln:34:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_OP
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_OP_FP), line:35:1, endln:35:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_OP_FP
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_SYSTEM), line:36:1, endln:36:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_SYSTEM
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_AUIPC), line:38:1, endln:38:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_AUIPC
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_LUI), line:39:1, endln:39:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_LUI
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_CUSTOM_2), line:45:1, endln:45:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_CUSTOM_2
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_CUSTOM_3), line:46:1, endln:46:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_CUSTOM_3
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_ADD_SUB), line:50:1, endln:50:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_ADD_SUB
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_SLL), line:51:1, endln:51:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_SLL
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_SLT), line:52:1, endln:52:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_SLT
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_SLTU), line:53:1, endln:53:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_SLTU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_XOR), line:54:1, endln:54:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_XOR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_SRA_SRL), line:55:1, endln:55:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_SRA_SRL
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_OR), line:56:1, endln:56:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_OR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_AND), line:57:1, endln:57:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_AND
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_BEQ), line:61:1, endln:61:27
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_BEQ
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_BNE), line:62:1, endln:62:27
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_BNE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_BLT), line:63:1, endln:63:27
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_BLT
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_BGE), line:64:1, endln:64:27
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_BGE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_BLTU), line:65:1, endln:65:27
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_BLTU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_BGEU), line:66:1, endln:66:27
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_BGEU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_FENCE), line:69:1, endln:69:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_FENCE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_FENCE_I), line:70:1, endln:70:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_FENCE_I
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_PRIV), line:74:1, endln:74:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_PRIV
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_CSRRW), line:75:1, endln:75:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_CSRRW
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_CSRRS), line:76:1, endln:76:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_CSRRS
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_CSRRC), line:77:1, endln:77:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_CSRRC
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_CSRRWI), line:78:1, endln:78:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_CSRRWI
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_CSRRSI), line:79:1, endln:79:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_CSRRSI
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_CSRRCI), line:80:1, endln:80:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_CSRRCI
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT12_ECALL), line:84:1, endln:84:45
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT12_ECALL
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT12_EBREAK), line:85:1, endln:85:45
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT12_EBREAK
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT12_ERET), line:86:1, endln:86:45
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT12_ERET
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT12_WFI), line:87:1, endln:87:45
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT12_WFI
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT7_MUL_DIV), line:90:1, endln:90:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT7_MUL_DIV
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_MUL), line:92:1, endln:92:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_MUL
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_MULH), line:93:1, endln:93:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_MULH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_MULHSU), line:94:1, endln:94:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_MULHSU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_MULHU), line:95:1, endln:95:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_MULHU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_DIV), line:96:1, endln:96:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_DIV
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_DIVU), line:97:1, endln:97:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_DIVU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_REM), line:98:1, endln:98:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_REM
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_REMU), line:99:1, endln:99:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_REMU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ALU_OP_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v, line:5:26, endln:5:39
    |vpiParent:
    \_SourceFile: (vscale_alu.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v
    |vpiName:ALU_OP_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_WIDTH), line:1:1, endln:1:23
    |vpiSectionStartLine:1
    |vpiSectionStartColumn:22
    |vpiSectionEndLine:1
    |vpiSectionEndColumn:23
    |vpiSourceStartLine:120
    |vpiSourceStartColumn:26
    |vpiSourceEndLine:120
    |vpiSourceEndColumn:27
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v, line:6:26, endln:6:34
    |vpiParent:
    \_SourceFile: (vscale_alu.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:121
    |vpiSourceStartColumn:26
    |vpiSourceEndLine:121
    |vpiSourceEndColumn:28
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v, line:7:26, endln:7:34
    |vpiParent:
    \_SourceFile: (vscale_alu.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:122
    |vpiSourceStartColumn:26
    |vpiSourceEndLine:122
    |vpiSourceEndColumn:28
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v, line:8:31, endln:8:39
    |vpiParent:
    \_SourceFile: (vscale_alu.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:123
    |vpiSourceStartColumn:31
    |vpiSourceEndLine:123
    |vpiSourceEndColumn:33
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (SHAMT_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v, line:11:10, endln:11:22
    |vpiParent:
    \_SourceFile: (vscale_alu.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v
    |vpiName:SHAMT_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SHAMT_WIDTH), line:7:1, endln:7:26
    |vpiSectionStartLine:7
    |vpiSectionStartColumn:25
    |vpiSectionEndLine:7
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:126
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:126
    |vpiSourceEndColumn:11
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (SHAMT_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v, line:13:23, endln:13:35
    |vpiParent:
    \_SourceFile: (vscale_alu.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v
    |vpiName:SHAMT_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SHAMT_WIDTH), line:7:1, endln:7:26
    |vpiSectionStartLine:7
    |vpiSectionStartColumn:25
    |vpiSectionEndLine:7
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:128
    |vpiSourceStartColumn:23
    |vpiSourceEndLine:128
    |vpiSourceEndColumn:24
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ALU_OP_ADD), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v, line:17:9, endln:17:20
    |vpiParent:
    \_SourceFile: (vscale_alu.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v
    |vpiName:ALU_OP_ADD
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_ADD), line:3:1, endln:3:37
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (ALU_OP_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:3:21, endln:3:34
      |vpiParent:
      \_PreprocMacroInstance: (ALU_OP_ADD), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v, line:17:9, endln:17:20
      |vpiName:ALU_OP_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (ALU_OP_WIDTH), line:1:1, endln:1:23
      |vpiSectionStartLine:1
      |vpiSectionStartColumn:22
      |vpiSectionEndLine:1
      |vpiSectionEndColumn:23
      |vpiSourceStartLine:132
      |vpiSourceStartColumn:9
      |vpiSourceEndLine:132
      |vpiSourceEndColumn:10
    |vpiSectionStartLine:3
    |vpiSectionStartColumn:21
    |vpiSectionEndLine:3
    |vpiSectionEndColumn:25
    |vpiSourceStartLine:132
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:132
    |vpiSourceEndColumn:13
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ALU_OP_SLL), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v, line:18:9, endln:18:20
    |vpiParent:
    \_SourceFile: (vscale_alu.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v
    |vpiName:ALU_OP_SLL
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_SLL), line:4:1, endln:4:37
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (ALU_OP_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:4:21, endln:4:34
      |vpiParent:
      \_PreprocMacroInstance: (ALU_OP_SLL), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v, line:18:9, endln:18:20
      |vpiName:ALU_OP_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (ALU_OP_WIDTH), line:1:1, endln:1:23
      |vpiSectionStartLine:1
      |vpiSectionStartColumn:22
      |vpiSectionEndLine:1
      |vpiSectionEndColumn:23
      |vpiSourceStartLine:133
      |vpiSourceStartColumn:9
      |vpiSourceEndLine:133
      |vpiSourceEndColumn:10
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:21
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:25
    |vpiSourceStartLine:133
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:133
    |vpiSourceEndColumn:13
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ALU_OP_XOR), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v, line:19:9, endln:19:20
    |vpiParent:
    \_SourceFile: (vscale_alu.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v
    |vpiName:ALU_OP_XOR
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_XOR), line:5:1, endln:5:37
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (ALU_OP_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:5:21, endln:5:34
      |vpiParent:
      \_PreprocMacroInstance: (ALU_OP_XOR), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v, line:19:9, endln:19:20
      |vpiName:ALU_OP_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (ALU_OP_WIDTH), line:1:1, endln:1:23
      |vpiSectionStartLine:1
      |vpiSectionStartColumn:22
      |vpiSectionEndLine:1
      |vpiSectionEndColumn:23
      |vpiSourceStartLine:134
      |vpiSourceStartColumn:9
      |vpiSourceEndLine:134
      |vpiSourceEndColumn:10
    |vpiSectionStartLine:5
    |vpiSectionStartColumn:21
    |vpiSectionEndLine:5
    |vpiSectionEndColumn:25
    |vpiSourceStartLine:134
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:134
    |vpiSourceEndColumn:13
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ALU_OP_OR), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v, line:20:9, endln:20:19
    |vpiParent:
    \_SourceFile: (vscale_alu.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v
    |vpiName:ALU_OP_OR
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_OR), line:6:1, endln:6:37
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (ALU_OP_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:6:21, endln:6:34
      |vpiParent:
      \_PreprocMacroInstance: (ALU_OP_OR), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v, line:20:9, endln:20:19
      |vpiName:ALU_OP_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (ALU_OP_WIDTH), line:1:1, endln:1:23
      |vpiSectionStartLine:1
      |vpiSectionStartColumn:22
      |vpiSectionEndLine:1
      |vpiSectionEndColumn:23
      |vpiSourceStartLine:135
      |vpiSourceStartColumn:9
      |vpiSourceEndLine:135
      |vpiSourceEndColumn:10
    |vpiSectionStartLine:6
    |vpiSectionStartColumn:21
    |vpiSectionEndLine:6
    |vpiSectionEndColumn:25
    |vpiSourceStartLine:135
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:135
    |vpiSourceEndColumn:13
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ALU_OP_AND), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v, line:21:9, endln:21:20
    |vpiParent:
    \_SourceFile: (vscale_alu.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v
    |vpiName:ALU_OP_AND
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_AND), line:7:1, endln:7:37
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (ALU_OP_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:7:21, endln:7:34
      |vpiParent:
      \_PreprocMacroInstance: (ALU_OP_AND), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v, line:21:9, endln:21:20
      |vpiName:ALU_OP_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (ALU_OP_WIDTH), line:1:1, endln:1:23
      |vpiSectionStartLine:1
      |vpiSectionStartColumn:22
      |vpiSectionEndLine:1
      |vpiSectionEndColumn:23
      |vpiSourceStartLine:136
      |vpiSourceStartColumn:9
      |vpiSourceEndLine:136
      |vpiSourceEndColumn:10
    |vpiSectionStartLine:7
    |vpiSectionStartColumn:21
    |vpiSectionEndLine:7
    |vpiSectionEndColumn:25
    |vpiSourceStartLine:136
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:136
    |vpiSourceEndColumn:13
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ALU_OP_SRL), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v, line:22:9, endln:22:20
    |vpiParent:
    \_SourceFile: (vscale_alu.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v
    |vpiName:ALU_OP_SRL
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_SRL), line:8:1, endln:8:37
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (ALU_OP_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:8:21, endln:8:34
      |vpiParent:
      \_PreprocMacroInstance: (ALU_OP_SRL), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v, line:22:9, endln:22:20
      |vpiName:ALU_OP_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (ALU_OP_WIDTH), line:1:1, endln:1:23
      |vpiSectionStartLine:1
      |vpiSectionStartColumn:22
      |vpiSectionEndLine:1
      |vpiSectionEndColumn:23
      |vpiSourceStartLine:137
      |vpiSourceStartColumn:9
      |vpiSourceEndLine:137
      |vpiSourceEndColumn:10
    |vpiSectionStartLine:8
    |vpiSectionStartColumn:21
    |vpiSectionEndLine:8
    |vpiSectionEndColumn:25
    |vpiSourceStartLine:137
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:137
    |vpiSourceEndColumn:13
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ALU_OP_SEQ), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v, line:23:9, endln:23:20
    |vpiParent:
    \_SourceFile: (vscale_alu.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v
    |vpiName:ALU_OP_SEQ
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_SEQ), line:9:1, endln:9:37
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (ALU_OP_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:9:21, endln:9:34
      |vpiParent:
      \_PreprocMacroInstance: (ALU_OP_SEQ), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v, line:23:9, endln:23:20
      |vpiName:ALU_OP_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (ALU_OP_WIDTH), line:1:1, endln:1:23
      |vpiSectionStartLine:1
      |vpiSectionStartColumn:22
      |vpiSectionEndLine:1
      |vpiSectionEndColumn:23
      |vpiSourceStartLine:138
      |vpiSourceStartColumn:9
      |vpiSourceEndLine:138
      |vpiSourceEndColumn:10
    |vpiSectionStartLine:9
    |vpiSectionStartColumn:21
    |vpiSectionEndLine:9
    |vpiSectionEndColumn:25
    |vpiSourceStartLine:138
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:138
    |vpiSourceEndColumn:13
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ALU_OP_SNE), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v, line:24:9, endln:24:20
    |vpiParent:
    \_SourceFile: (vscale_alu.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v
    |vpiName:ALU_OP_SNE
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_SNE), line:10:1, endln:10:37
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (ALU_OP_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:10:21, endln:10:34
      |vpiParent:
      \_PreprocMacroInstance: (ALU_OP_SNE), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v, line:24:9, endln:24:20
      |vpiName:ALU_OP_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (ALU_OP_WIDTH), line:1:1, endln:1:23
      |vpiSectionStartLine:1
      |vpiSectionStartColumn:22
      |vpiSectionEndLine:1
      |vpiSectionEndColumn:23
      |vpiSourceStartLine:139
      |vpiSourceStartColumn:9
      |vpiSourceEndLine:139
      |vpiSourceEndColumn:10
    |vpiSectionStartLine:10
    |vpiSectionStartColumn:21
    |vpiSectionEndLine:10
    |vpiSectionEndColumn:25
    |vpiSourceStartLine:139
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:139
    |vpiSourceEndColumn:13
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ALU_OP_SUB), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v, line:25:9, endln:25:20
    |vpiParent:
    \_SourceFile: (vscale_alu.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v
    |vpiName:ALU_OP_SUB
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_SUB), line:11:1, endln:11:38
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (ALU_OP_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:11:21, endln:11:34
      |vpiParent:
      \_PreprocMacroInstance: (ALU_OP_SUB), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v, line:25:9, endln:25:20
      |vpiName:ALU_OP_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (ALU_OP_WIDTH), line:1:1, endln:1:23
      |vpiSectionStartLine:1
      |vpiSectionStartColumn:22
      |vpiSectionEndLine:1
      |vpiSectionEndColumn:23
      |vpiSourceStartLine:140
      |vpiSourceStartColumn:9
      |vpiSourceEndLine:140
      |vpiSourceEndColumn:10
    |vpiSectionStartLine:11
    |vpiSectionStartColumn:21
    |vpiSectionEndLine:11
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:140
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:140
    |vpiSourceEndColumn:14
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ALU_OP_SRA), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v, line:26:9, endln:26:20
    |vpiParent:
    \_SourceFile: (vscale_alu.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v
    |vpiName:ALU_OP_SRA
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_SRA), line:12:1, endln:12:38
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (ALU_OP_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:12:21, endln:12:34
      |vpiParent:
      \_PreprocMacroInstance: (ALU_OP_SRA), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v, line:26:9, endln:26:20
      |vpiName:ALU_OP_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (ALU_OP_WIDTH), line:1:1, endln:1:23
      |vpiSectionStartLine:1
      |vpiSectionStartColumn:22
      |vpiSectionEndLine:1
      |vpiSectionEndColumn:23
      |vpiSourceStartLine:141
      |vpiSourceStartColumn:9
      |vpiSourceEndLine:141
      |vpiSourceEndColumn:10
    |vpiSectionStartLine:12
    |vpiSectionStartColumn:21
    |vpiSectionEndLine:12
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:141
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:141
    |vpiSourceEndColumn:14
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ALU_OP_SLT), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v, line:27:9, endln:27:20
    |vpiParent:
    \_SourceFile: (vscale_alu.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v
    |vpiName:ALU_OP_SLT
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_SLT), line:13:1, endln:13:38
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (ALU_OP_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:13:21, endln:13:34
      |vpiParent:
      \_PreprocMacroInstance: (ALU_OP_SLT), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v, line:27:9, endln:27:20
      |vpiName:ALU_OP_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (ALU_OP_WIDTH), line:1:1, endln:1:23
      |vpiSectionStartLine:1
      |vpiSectionStartColumn:22
      |vpiSectionEndLine:1
      |vpiSectionEndColumn:23
      |vpiSourceStartLine:142
      |vpiSourceStartColumn:9
      |vpiSourceEndLine:142
      |vpiSourceEndColumn:10
    |vpiSectionStartLine:13
    |vpiSectionStartColumn:21
    |vpiSectionEndLine:13
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:142
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:142
    |vpiSourceEndColumn:14
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ALU_OP_SGE), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v, line:28:9, endln:28:20
    |vpiParent:
    \_SourceFile: (vscale_alu.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v
    |vpiName:ALU_OP_SGE
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_SGE), line:14:1, endln:14:38
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (ALU_OP_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:14:21, endln:14:34
      |vpiParent:
      \_PreprocMacroInstance: (ALU_OP_SGE), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v, line:28:9, endln:28:20
      |vpiName:ALU_OP_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (ALU_OP_WIDTH), line:1:1, endln:1:23
      |vpiSectionStartLine:1
      |vpiSectionStartColumn:22
      |vpiSectionEndLine:1
      |vpiSectionEndColumn:23
      |vpiSourceStartLine:143
      |vpiSourceStartColumn:9
      |vpiSourceEndLine:143
      |vpiSourceEndColumn:10
    |vpiSectionStartLine:14
    |vpiSectionStartColumn:21
    |vpiSectionEndLine:14
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:143
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:143
    |vpiSourceEndColumn:14
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ALU_OP_SLTU), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v, line:29:9, endln:29:21
    |vpiParent:
    \_SourceFile: (vscale_alu.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v
    |vpiName:ALU_OP_SLTU
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_SLTU), line:15:1, endln:15:38
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (ALU_OP_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:15:21, endln:15:34
      |vpiParent:
      \_PreprocMacroInstance: (ALU_OP_SLTU), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v, line:29:9, endln:29:21
      |vpiName:ALU_OP_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (ALU_OP_WIDTH), line:1:1, endln:1:23
      |vpiSectionStartLine:1
      |vpiSectionStartColumn:22
      |vpiSectionEndLine:1
      |vpiSectionEndColumn:23
      |vpiSourceStartLine:144
      |vpiSourceStartColumn:9
      |vpiSourceEndLine:144
      |vpiSourceEndColumn:10
    |vpiSectionStartLine:15
    |vpiSectionStartColumn:21
    |vpiSectionEndLine:15
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:144
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:144
    |vpiSourceEndColumn:14
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ALU_OP_SGEU), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v, line:30:9, endln:30:21
    |vpiParent:
    \_SourceFile: (vscale_alu.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v
    |vpiName:ALU_OP_SGEU
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ALU_OP_SGEU), line:16:1, endln:16:38
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (ALU_OP_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu_ops.vh, line:16:21, endln:16:34
      |vpiParent:
      \_PreprocMacroInstance: (ALU_OP_SGEU), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v, line:30:9, endln:30:21
      |vpiName:ALU_OP_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (ALU_OP_WIDTH), line:1:1, endln:1:23
      |vpiSectionStartLine:1
      |vpiSectionStartColumn:22
      |vpiSectionEndLine:1
      |vpiSectionEndColumn:23
      |vpiSourceStartLine:145
      |vpiSourceStartColumn:9
      |vpiSourceEndLine:145
      |vpiSourceEndColumn:10
    |vpiSectionStartLine:16
    |vpiSectionStartColumn:21
    |vpiSectionEndLine:16
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:145
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:145
    |vpiSourceEndColumn:14
|vpiSourceFiles:
\_SourceFile: (vscale_mul_div.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:vscale_mul_div.v
  |vpiIncludes:
  \_SourceFile: (vscale_md_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_md_constants.vh, line:1:1, endln:1:34
    |vpiParent:
    \_SourceFile: (vscale_mul_div.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v
    |vpiName:vscale_md_constants.vh
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MD_OP_WIDTH), line:1:1, endln:1:22
      |vpiParent:
      \_SourceFile: (vscale_md_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_md_constants.vh, line:1:1, endln:1:34
      |vpiName:MD_OP_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MD_OP_MUL), line:2:1, endln:2:34
      |vpiParent:
      \_SourceFile: (vscale_md_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_md_constants.vh, line:1:1, endln:1:34
      |vpiName:MD_OP_MUL
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:19
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MD_OP_DIV), line:3:1, endln:3:34
      |vpiParent:
      \_SourceFile: (vscale_md_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_md_constants.vh, line:1:1, endln:1:34
      |vpiName:MD_OP_DIV
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:19
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MD_OP_REM), line:4:1, endln:4:34
      |vpiParent:
      \_SourceFile: (vscale_md_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_md_constants.vh, line:1:1, endln:1:34
      |vpiName:MD_OP_REM
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:19
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MD_OUT_SEL_WIDTH), line:6:1, endln:6:27
      |vpiParent:
      \_SourceFile: (vscale_md_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_md_constants.vh, line:1:1, endln:1:34
      |vpiName:MD_OUT_SEL_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MD_OUT_LO), line:7:1, endln:7:40
      |vpiParent:
      \_SourceFile: (vscale_md_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_md_constants.vh, line:1:1, endln:1:34
      |vpiName:MD_OUT_LO
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MD_OUT_HI), line:8:1, endln:8:40
      |vpiParent:
      \_SourceFile: (vscale_md_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_md_constants.vh, line:1:1, endln:1:34
      |vpiName:MD_OUT_HI
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MD_OUT_REM), line:9:1, endln:9:40
      |vpiParent:
      \_SourceFile: (vscale_md_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_md_constants.vh, line:1:1, endln:1:34
      |vpiName:MD_OUT_REM
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
  |vpiIncludes:
  \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
    |vpiParent:
    \_SourceFile: (vscale_mul_div.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v
    |vpiName:vscale_ctrl_constants.vh
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_A_SEL_WIDTH), line:1:1, endln:1:26
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:SRC_A_SEL_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:25
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_A_RS1), line:2:1, endln:2:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:SRC_A_RS1
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_A_PC), line:3:1, endln:3:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:SRC_A_PC
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_A_ZERO), line:4:1, endln:4:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:SRC_A_ZERO
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_B_SEL_WIDTH), line:6:1, endln:6:26
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:SRC_B_SEL_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:25
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_B_RS2), line:7:1, endln:7:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:SRC_B_RS2
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_B_IMM), line:8:1, endln:8:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:SRC_B_IMM
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_B_FOUR), line:9:1, endln:9:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:SRC_B_FOUR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_B_ZERO), line:10:1, endln:10:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:SRC_B_ZERO
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_SRC_SEL_WIDTH), line:12:1, endln:12:27
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:PC_SRC_SEL_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_PLUS_FOUR), line:13:1, endln:13:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:PC_PLUS_FOUR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_BRANCH_TARGET), line:14:1, endln:14:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:PC_BRANCH_TARGET
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_JAL_TARGET), line:15:1, endln:15:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:PC_JAL_TARGET
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_JALR_TARGET), line:16:1, endln:16:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:PC_JALR_TARGET
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_REPLAY), line:17:1, endln:17:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:PC_REPLAY
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_HANDLER), line:18:1, endln:18:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:PC_HANDLER
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_EPC), line:19:1, endln:19:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:PC_EPC
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (IMM_TYPE_WIDTH), line:21:1, endln:21:25
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:IMM_TYPE_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (IMM_I), line:22:1, endln:22:33
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:IMM_I
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:15
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (IMM_S), line:23:1, endln:23:33
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:IMM_S
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:15
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (IMM_U), line:24:1, endln:24:33
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:IMM_U
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:15
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (IMM_J), line:25:1, endln:25:33
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:IMM_J
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:15
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (WB_SRC_SEL_WIDTH), line:27:1, endln:27:27
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:WB_SRC_SEL_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (WB_SRC_ALU), line:28:1, endln:28:41
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:WB_SRC_ALU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (WB_SRC_MEM), line:29:1, endln:29:41
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:WB_SRC_MEM
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (WB_SRC_CSR), line:30:1, endln:30:41
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:WB_SRC_CSR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (WB_SRC_MD), line:31:1, endln:31:41
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:WB_SRC_MD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_WIDTH), line:33:1, endln:33:25
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:MEM_TYPE_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LB), line:34:1, endln:34:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:MEM_TYPE_LB
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LH), line:35:1, endln:35:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:MEM_TYPE_LH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LW), line:36:1, endln:36:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:MEM_TYPE_LW
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LD), line:37:1, endln:37:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:MEM_TYPE_LD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LBU), line:38:1, endln:38:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:MEM_TYPE_LBU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LHU), line:39:1, endln:39:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:MEM_TYPE_LHU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LWU), line:40:1, endln:40:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:MEM_TYPE_LWU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_WIDTH), line:42:1, endln:42:25
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:MEM_TYPE_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_SB), line:43:1, endln:43:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:MEM_TYPE_SB
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_SH), line:44:1, endln:44:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:MEM_TYPE_SH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_SW), line:45:1, endln:45:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:MEM_TYPE_SW
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_SD), line:46:1, endln:46:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:MEM_TYPE_SD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HTIF_PCR_WIDTH), line:48:1, endln:48:26
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:2:1, endln:2:36
      |vpiName:HTIF_PCR_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
  |vpiIncludes:
  \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
    |vpiParent:
    \_SourceFile: (vscale_mul_div.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v
    |vpiName:rv32_opcodes.vh
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (INST_WIDTH), line:2:1, endln:2:26
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:INST_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (REG_ADDR_WIDTH), line:3:1, endln:3:26
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:REG_ADDR_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:25
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:XPR_LEN
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (DOUBLE_XPR_LEN), line:5:1, endln:5:26
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:DOUBLE_XPR_LEN
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (LOG2_XPR_LEN), line:6:1, endln:6:26
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:LOG2_XPR_LEN
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:25
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SHAMT_WIDTH), line:7:1, endln:7:26
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:SHAMT_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:25
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV_NOP), line:9:1, endln:9:36
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV_NOP
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:16
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_LOAD), line:13:1, endln:13:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_LOAD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_STORE), line:14:1, endln:14:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_STORE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_MADD), line:15:1, endln:15:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_MADD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_BRANCH), line:16:1, endln:16:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_BRANCH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_LOAD_FP), line:18:1, endln:18:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_LOAD_FP
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_STORE_FP), line:19:1, endln:19:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_STORE_FP
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_MSUB), line:20:1, endln:20:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_MSUB
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_JALR), line:21:1, endln:21:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_JALR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_CUSTOM_0), line:23:1, endln:23:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_CUSTOM_0
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_CUSTOM_1), line:24:1, endln:24:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_CUSTOM_1
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_NMSUB), line:25:1, endln:25:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_NMSUB
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_MISC_MEM), line:28:1, endln:28:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_MISC_MEM
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_AMO), line:29:1, endln:29:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_AMO
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_NMADD), line:30:1, endln:30:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_NMADD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_JAL), line:31:1, endln:31:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_JAL
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_OP_IMM), line:33:1, endln:33:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_OP_IMM
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_OP), line:34:1, endln:34:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_OP
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_OP_FP), line:35:1, endln:35:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_OP_FP
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_SYSTEM), line:36:1, endln:36:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_SYSTEM
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_AUIPC), line:38:1, endln:38:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_AUIPC
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_LUI), line:39:1, endln:39:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_LUI
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_CUSTOM_2), line:45:1, endln:45:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_CUSTOM_2
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_CUSTOM_3), line:46:1, endln:46:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_CUSTOM_3
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_ADD_SUB), line:50:1, endln:50:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_ADD_SUB
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_SLL), line:51:1, endln:51:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_SLL
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_SLT), line:52:1, endln:52:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_SLT
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_SLTU), line:53:1, endln:53:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_SLTU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_XOR), line:54:1, endln:54:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_XOR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_SRA_SRL), line:55:1, endln:55:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_SRA_SRL
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_OR), line:56:1, endln:56:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_OR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_AND), line:57:1, endln:57:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_AND
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_BEQ), line:61:1, endln:61:27
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_BEQ
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_BNE), line:62:1, endln:62:27
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_BNE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_BLT), line:63:1, endln:63:27
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_BLT
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_BGE), line:64:1, endln:64:27
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_BGE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_BLTU), line:65:1, endln:65:27
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_BLTU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_BGEU), line:66:1, endln:66:27
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_BGEU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_FENCE), line:69:1, endln:69:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_FENCE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_FENCE_I), line:70:1, endln:70:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_FENCE_I
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_PRIV), line:74:1, endln:74:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_PRIV
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_CSRRW), line:75:1, endln:75:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_CSRRW
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_CSRRS), line:76:1, endln:76:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_CSRRS
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_CSRRC), line:77:1, endln:77:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_CSRRC
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_CSRRWI), line:78:1, endln:78:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_CSRRWI
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_CSRRSI), line:79:1, endln:79:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_CSRRSI
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_CSRRCI), line:80:1, endln:80:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_CSRRCI
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT12_ECALL), line:84:1, endln:84:45
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT12_ECALL
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT12_EBREAK), line:85:1, endln:85:45
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT12_EBREAK
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT12_ERET), line:86:1, endln:86:45
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT12_ERET
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT12_WFI), line:87:1, endln:87:45
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT12_WFI
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT7_MUL_DIV), line:90:1, endln:90:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT7_MUL_DIV
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_MUL), line:92:1, endln:92:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_MUL
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_MULH), line:93:1, endln:93:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_MULH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_MULHSU), line:94:1, endln:94:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_MULHSU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_MULHU), line:95:1, endln:95:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_MULHU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_DIV), line:96:1, endln:96:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_DIV
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_DIVU), line:97:1, endln:97:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_DIVU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_REM), line:98:1, endln:98:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_REM
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_REMU), line:99:1, endln:99:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:3:1, endln:3:27
      |vpiName:RV32_FUNCT3_REMU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (MD_OP_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:12:30, endln:12:42
    |vpiParent:
    \_SourceFile: (vscale_mul_div.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v
    |vpiName:MD_OP_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MD_OP_WIDTH), line:1:1, endln:1:22
    |vpiSectionStartLine:1
    |vpiSectionStartColumn:21
    |vpiSectionEndLine:1
    |vpiSectionEndColumn:22
    |vpiSourceStartLine:169
    |vpiSourceStartColumn:30
    |vpiSourceEndLine:169
    |vpiSourceEndColumn:31
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (MD_OUT_SEL_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:13:30, endln:13:47
    |vpiParent:
    \_SourceFile: (vscale_mul_div.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v
    |vpiName:MD_OUT_SEL_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MD_OUT_SEL_WIDTH), line:6:1, endln:6:27
    |vpiSectionStartLine:6
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:6
    |vpiSectionEndColumn:27
    |vpiSourceStartLine:170
    |vpiSourceStartColumn:30
    |vpiSourceEndLine:170
    |vpiSourceEndColumn:31
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:14:30, endln:14:38
    |vpiParent:
    \_SourceFile: (vscale_mul_div.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:171
    |vpiSourceStartColumn:30
    |vpiSourceEndLine:171
    |vpiSourceEndColumn:32
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:15:30, endln:15:38
    |vpiParent:
    \_SourceFile: (vscale_mul_div.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:172
    |vpiSourceStartColumn:30
    |vpiSourceEndLine:172
    |vpiSourceEndColumn:32
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:17:31, endln:17:39
    |vpiParent:
    \_SourceFile: (vscale_mul_div.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:174
    |vpiSourceStartColumn:31
    |vpiSourceEndLine:174
    |vpiSourceEndColumn:33
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (MD_OP_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:28:9, endln:28:21
    |vpiParent:
    \_SourceFile: (vscale_mul_div.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v
    |vpiName:MD_OP_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MD_OP_WIDTH), line:1:1, endln:1:22
    |vpiSectionStartLine:1
    |vpiSectionStartColumn:21
    |vpiSectionEndLine:1
    |vpiSectionEndColumn:22
    |vpiSourceStartLine:185
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:185
    |vpiSourceEndColumn:10
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (MD_OUT_SEL_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:29:9, endln:29:26
    |vpiParent:
    \_SourceFile: (vscale_mul_div.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v
    |vpiName:MD_OUT_SEL_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MD_OUT_SEL_WIDTH), line:6:1, endln:6:27
    |vpiSectionStartLine:6
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:6
    |vpiSectionEndColumn:27
    |vpiSourceStartLine:186
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:186
    |vpiSourceEndColumn:10
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (DOUBLE_XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:31:9, endln:31:24
    |vpiParent:
    \_SourceFile: (vscale_mul_div.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v
    |vpiName:DOUBLE_XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (DOUBLE_XPR_LEN), line:5:1, endln:5:26
    |vpiSectionStartLine:5
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:5
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:188
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:188
    |vpiSourceEndColumn:11
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (DOUBLE_XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:32:9, endln:32:24
    |vpiParent:
    \_SourceFile: (vscale_mul_div.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v
    |vpiName:DOUBLE_XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (DOUBLE_XPR_LEN), line:5:1, endln:5:26
    |vpiSectionStartLine:5
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:5
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:189
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:189
    |vpiSourceEndColumn:11
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (LOG2_XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:33:9, endln:33:22
    |vpiParent:
    \_SourceFile: (vscale_mul_div.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v
    |vpiName:LOG2_XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (LOG2_XPR_LEN), line:6:1, endln:6:26
    |vpiSectionStartLine:6
    |vpiSectionStartColumn:25
    |vpiSectionEndLine:6
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:190
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:190
    |vpiSourceEndColumn:10
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (DOUBLE_XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:34:9, endln:34:24
    |vpiParent:
    \_SourceFile: (vscale_mul_div.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v
    |vpiName:DOUBLE_XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (DOUBLE_XPR_LEN), line:5:1, endln:5:26
    |vpiSectionStartLine:5
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:5
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:191
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:191
    |vpiSourceEndColumn:11
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:36:10, endln:36:18
    |vpiParent:
    \_SourceFile: (vscale_mul_div.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:193
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:193
    |vpiSourceEndColumn:12
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:38:10, endln:38:18
    |vpiParent:
    \_SourceFile: (vscale_mul_div.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:195
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:195
    |vpiSourceEndColumn:12
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (DOUBLE_XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:42:10, endln:42:25
    |vpiParent:
    \_SourceFile: (vscale_mul_div.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v
    |vpiName:DOUBLE_XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (DOUBLE_XPR_LEN), line:5:1, endln:5:26
    |vpiSectionStartLine:5
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:5
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:199
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:199
    |vpiSourceEndColumn:12
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (DOUBLE_XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:43:10, endln:43:25
    |vpiParent:
    \_SourceFile: (vscale_mul_div.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v
    |vpiName:DOUBLE_XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (DOUBLE_XPR_LEN), line:5:1, endln:5:26
    |vpiSectionStartLine:5
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:5
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:200
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:200
    |vpiSourceEndColumn:12
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:44:10, endln:44:18
    |vpiParent:
    \_SourceFile: (vscale_mul_div.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:201
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:201
    |vpiSourceEndColumn:12
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:46:14, endln:46:22
    |vpiParent:
    \_SourceFile: (vscale_mul_div.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:203
    |vpiSourceStartColumn:14
    |vpiSourceEndLine:203
    |vpiSourceEndColumn:16
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:47:14, endln:47:22
    |vpiParent:
    \_SourceFile: (vscale_mul_div.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:204
    |vpiSourceStartColumn:14
    |vpiSourceEndLine:204
    |vpiSourceEndColumn:16
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:50:28, endln:50:36
    |vpiParent:
    \_SourceFile: (vscale_mul_div.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:207
    |vpiSourceStartColumn:28
    |vpiSourceEndLine:207
    |vpiSourceEndColumn:30
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:56:32, endln:56:40
    |vpiParent:
    \_SourceFile: (vscale_mul_div.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:213
    |vpiSourceStartColumn:32
    |vpiSourceEndLine:213
    |vpiSourceEndColumn:34
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:59:51, endln:59:59
    |vpiParent:
    \_SourceFile: (vscale_mul_div.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:216
    |vpiSourceStartColumn:51
    |vpiSourceEndLine:216
    |vpiSourceEndColumn:53
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:61:51, endln:61:59
    |vpiParent:
    \_SourceFile: (vscale_mul_div.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:218
    |vpiSourceStartColumn:51
    |vpiSourceEndLine:218
    |vpiSourceEndColumn:53
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (MD_OUT_REM), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:64:38, endln:64:49
    |vpiParent:
    \_SourceFile: (vscale_mul_div.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v
    |vpiName:MD_OUT_REM
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MD_OUT_REM), line:9:1, endln:9:40
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (MD_OUT_SEL_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_md_constants.vh, line:9:20, endln:9:37
      |vpiParent:
      \_PreprocMacroInstance: (MD_OUT_REM), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:64:38, endln:64:49
      |vpiName:MD_OUT_SEL_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (MD_OUT_SEL_WIDTH), line:6:1, endln:6:27
      |vpiSectionStartLine:6
      |vpiSectionStartColumn:26
      |vpiSectionEndLine:6
      |vpiSectionEndColumn:27
      |vpiSourceStartLine:221
      |vpiSourceStartColumn:38
      |vpiSourceEndLine:221
      |vpiSourceEndColumn:39
    |vpiSectionStartLine:9
    |vpiSectionStartColumn:20
    |vpiSectionEndLine:9
    |vpiSectionEndColumn:24
    |vpiSourceStartLine:221
    |vpiSourceStartColumn:38
    |vpiSourceEndLine:221
    |vpiSourceEndColumn:42
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (MD_OUT_HI), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:66:38, endln:66:48
    |vpiParent:
    \_SourceFile: (vscale_mul_div.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v
    |vpiName:MD_OUT_HI
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MD_OUT_HI), line:8:1, endln:8:40
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (MD_OUT_SEL_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_md_constants.vh, line:8:20, endln:8:37
      |vpiParent:
      \_PreprocMacroInstance: (MD_OUT_HI), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:66:38, endln:66:48
      |vpiName:MD_OUT_SEL_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (MD_OUT_SEL_WIDTH), line:6:1, endln:6:27
      |vpiSectionStartLine:6
      |vpiSectionStartColumn:26
      |vpiSectionEndLine:6
      |vpiSectionEndColumn:27
      |vpiSourceStartLine:223
      |vpiSourceStartColumn:38
      |vpiSourceEndLine:223
      |vpiSourceEndColumn:39
    |vpiSectionStartLine:8
    |vpiSectionStartColumn:20
    |vpiSectionEndLine:8
    |vpiSectionEndColumn:24
    |vpiSourceStartLine:223
    |vpiSourceStartColumn:38
    |vpiSourceEndLine:223
    |vpiSourceEndColumn:42
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:66:73, endln:66:81
    |vpiParent:
    \_SourceFile: (vscale_mul_div.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:223
    |vpiSourceStartColumn:67
    |vpiSourceEndLine:223
    |vpiSourceEndColumn:69
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:66:83, endln:66:91
    |vpiParent:
    \_SourceFile: (vscale_mul_div.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:223
    |vpiSourceStartColumn:71
    |vpiSourceEndLine:223
    |vpiSourceEndColumn:73
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:66:119, endln:66:127
    |vpiParent:
    \_SourceFile: (vscale_mul_div.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:223
    |vpiSourceStartColumn:101
    |vpiSourceEndLine:223
    |vpiSourceEndColumn:103
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:91:21, endln:91:29
    |vpiParent:
    \_SourceFile: (vscale_mul_div.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:248
    |vpiSourceStartColumn:21
    |vpiSourceEndLine:248
    |vpiSourceEndColumn:23
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:92:30, endln:92:38
    |vpiParent:
    \_SourceFile: (vscale_mul_div.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:249
    |vpiSourceStartColumn:30
    |vpiSourceEndLine:249
    |vpiSourceEndColumn:32
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (MD_OP_REM), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:93:39, endln:93:49
    |vpiParent:
    \_SourceFile: (vscale_mul_div.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v
    |vpiName:MD_OP_REM
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MD_OP_REM), line:4:1, endln:4:34
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (MD_OP_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_md_constants.vh, line:4:19, endln:4:31
      |vpiParent:
      \_PreprocMacroInstance: (MD_OP_REM), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:93:39, endln:93:49
      |vpiName:MD_OP_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (MD_OP_WIDTH), line:1:1, endln:1:22
      |vpiSectionStartLine:1
      |vpiSectionStartColumn:21
      |vpiSectionEndLine:1
      |vpiSectionEndColumn:22
      |vpiSourceStartLine:250
      |vpiSourceStartColumn:39
      |vpiSourceEndLine:250
      |vpiSourceEndColumn:40
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:19
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:23
    |vpiSourceStartLine:250
    |vpiSourceStartColumn:39
    |vpiSourceEndLine:250
    |vpiSourceEndColumn:43
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:96:26, endln:96:34
    |vpiParent:
    \_SourceFile: (vscale_mul_div.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:253
    |vpiSourceStartColumn:26
    |vpiSourceEndLine:253
    |vpiSourceEndColumn:28
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (MD_OP_MUL), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:102:22, endln:102:32
    |vpiParent:
    \_SourceFile: (vscale_mul_div.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v
    |vpiName:MD_OP_MUL
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MD_OP_MUL), line:2:1, endln:2:34
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (MD_OP_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_md_constants.vh, line:2:19, endln:2:31
      |vpiParent:
      \_PreprocMacroInstance: (MD_OP_MUL), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:102:22, endln:102:32
      |vpiName:MD_OP_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (MD_OP_WIDTH), line:1:1, endln:1:22
      |vpiSectionStartLine:1
      |vpiSectionStartColumn:21
      |vpiSectionEndLine:1
      |vpiSectionEndColumn:22
      |vpiSourceStartLine:259
      |vpiSourceStartColumn:22
      |vpiSourceEndLine:259
      |vpiSourceEndColumn:23
    |vpiSectionStartLine:2
    |vpiSectionStartColumn:19
    |vpiSectionEndLine:2
    |vpiSectionEndColumn:23
    |vpiSourceStartLine:259
    |vpiSourceStartColumn:22
    |vpiSourceEndLine:259
    |vpiSourceEndColumn:26
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (DOUBLE_XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:110:29, endln:110:44
    |vpiParent:
    \_SourceFile: (vscale_mul_div.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v
    |vpiName:DOUBLE_XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (DOUBLE_XPR_LEN), line:5:1, endln:5:26
    |vpiSectionStartLine:5
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:5
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:267
    |vpiSourceStartColumn:29
    |vpiSourceEndLine:267
    |vpiSourceEndColumn:31
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:115:23, endln:115:31
    |vpiParent:
    \_SourceFile: (vscale_mul_div.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:272
    |vpiSourceStartColumn:23
    |vpiSourceEndLine:272
    |vpiSourceEndColumn:25
|vpiSourceFiles:
\_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:vscale_csr_file.v
  |vpiIncludes:
  \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:rv32_opcodes.vh
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (INST_WIDTH), line:2:1, endln:2:26
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:INST_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (REG_ADDR_WIDTH), line:3:1, endln:3:26
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:REG_ADDR_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:25
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:XPR_LEN
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (DOUBLE_XPR_LEN), line:5:1, endln:5:26
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:DOUBLE_XPR_LEN
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (LOG2_XPR_LEN), line:6:1, endln:6:26
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:LOG2_XPR_LEN
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:25
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SHAMT_WIDTH), line:7:1, endln:7:26
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:SHAMT_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:25
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV_NOP), line:9:1, endln:9:36
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV_NOP
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:16
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_LOAD), line:13:1, endln:13:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_LOAD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_STORE), line:14:1, endln:14:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_STORE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_MADD), line:15:1, endln:15:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_MADD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_BRANCH), line:16:1, endln:16:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_BRANCH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_LOAD_FP), line:18:1, endln:18:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_LOAD_FP
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_STORE_FP), line:19:1, endln:19:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_STORE_FP
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_MSUB), line:20:1, endln:20:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_MSUB
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_JALR), line:21:1, endln:21:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_JALR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_CUSTOM_0), line:23:1, endln:23:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_CUSTOM_0
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_CUSTOM_1), line:24:1, endln:24:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_CUSTOM_1
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_NMSUB), line:25:1, endln:25:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_NMSUB
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_MISC_MEM), line:28:1, endln:28:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_MISC_MEM
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_AMO), line:29:1, endln:29:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_AMO
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_NMADD), line:30:1, endln:30:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_NMADD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_JAL), line:31:1, endln:31:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_JAL
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_OP_IMM), line:33:1, endln:33:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_OP_IMM
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_OP), line:34:1, endln:34:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_OP
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_OP_FP), line:35:1, endln:35:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_OP_FP
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_SYSTEM), line:36:1, endln:36:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_SYSTEM
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_AUIPC), line:38:1, endln:38:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_AUIPC
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_LUI), line:39:1, endln:39:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_LUI
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_CUSTOM_2), line:45:1, endln:45:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_CUSTOM_2
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_CUSTOM_3), line:46:1, endln:46:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_CUSTOM_3
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_ADD_SUB), line:50:1, endln:50:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT3_ADD_SUB
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_SLL), line:51:1, endln:51:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT3_SLL
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_SLT), line:52:1, endln:52:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT3_SLT
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_SLTU), line:53:1, endln:53:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT3_SLTU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_XOR), line:54:1, endln:54:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT3_XOR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_SRA_SRL), line:55:1, endln:55:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT3_SRA_SRL
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_OR), line:56:1, endln:56:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT3_OR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_AND), line:57:1, endln:57:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT3_AND
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_BEQ), line:61:1, endln:61:27
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT3_BEQ
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_BNE), line:62:1, endln:62:27
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT3_BNE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_BLT), line:63:1, endln:63:27
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT3_BLT
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_BGE), line:64:1, endln:64:27
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT3_BGE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_BLTU), line:65:1, endln:65:27
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT3_BLTU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_BGEU), line:66:1, endln:66:27
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT3_BGEU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_FENCE), line:69:1, endln:69:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT3_FENCE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_FENCE_I), line:70:1, endln:70:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT3_FENCE_I
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_PRIV), line:74:1, endln:74:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT3_PRIV
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_CSRRW), line:75:1, endln:75:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT3_CSRRW
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_CSRRS), line:76:1, endln:76:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT3_CSRRS
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_CSRRC), line:77:1, endln:77:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT3_CSRRC
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_CSRRWI), line:78:1, endln:78:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT3_CSRRWI
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_CSRRSI), line:79:1, endln:79:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT3_CSRRSI
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_CSRRCI), line:80:1, endln:80:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT3_CSRRCI
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT12_ECALL), line:84:1, endln:84:45
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT12_ECALL
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT12_EBREAK), line:85:1, endln:85:45
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT12_EBREAK
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT12_ERET), line:86:1, endln:86:45
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT12_ERET
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT12_WFI), line:87:1, endln:87:45
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT12_WFI
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT7_MUL_DIV), line:90:1, endln:90:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT7_MUL_DIV
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_MUL), line:92:1, endln:92:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT3_MUL
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_MULH), line:93:1, endln:93:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT3_MULH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_MULHSU), line:94:1, endln:94:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT3_MULHSU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_MULHU), line:95:1, endln:95:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT3_MULHU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_DIV), line:96:1, endln:96:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT3_DIV
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_DIVU), line:97:1, endln:97:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT3_DIVU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_REM), line:98:1, endln:98:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT3_REM
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_REMU), line:99:1, endln:99:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:1:1, endln:1:27
      |vpiName:RV32_FUNCT3_REMU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
  |vpiIncludes:
  \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:vscale_csr_addr_map.vh
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_WIDTH), line:1:1, endln:1:30
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_COUNTER_WIDTH), line:2:1, endln:2:30
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_COUNTER_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_CYCLE), line:4:1, endln:4:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_CYCLE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_TIME), line:5:1, endln:5:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_TIME
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_INSTRET), line:6:1, endln:6:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_INSTRET
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_CYCLEH), line:7:1, endln:7:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_CYCLEH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_TIMEH), line:8:1, endln:8:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_TIMEH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_INSTRETH), line:9:1, endln:9:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_INSTRETH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MCPUID), line:10:1, endln:10:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_MCPUID
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MIMPID), line:11:1, endln:11:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_MIMPID
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MHARTID), line:12:1, endln:12:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_MHARTID
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MSTATUS), line:13:1, endln:13:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_MSTATUS
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MTVEC), line:14:1, endln:14:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_MTVEC
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MTDELEG), line:15:1, endln:15:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_MTDELEG
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MIE), line:16:1, endln:16:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_MIE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MTIMECMP), line:17:1, endln:17:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_MTIMECMP
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MTIME), line:18:1, endln:18:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_MTIME
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MTIMEH), line:19:1, endln:19:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_MTIMEH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MSCRATCH), line:20:1, endln:20:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_MSCRATCH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MEPC), line:21:1, endln:21:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_MEPC
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MCAUSE), line:22:1, endln:22:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_MCAUSE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MBADADDR), line:23:1, endln:23:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_MBADADDR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MIP), line:24:1, endln:24:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_MIP
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_CYCLEW), line:25:1, endln:25:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_CYCLEW
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_TIMEW), line:26:1, endln:26:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_TIMEW
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_INSTRETW), line:27:1, endln:27:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_INSTRETW
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_CYCLEHW), line:28:1, endln:28:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_CYCLEHW
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_TIMEHW), line:29:1, endln:29:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_TIMEHW
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_INSTRETHW), line:30:1, endln:30:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_INSTRETHW
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_TO_HOST), line:32:1, endln:32:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_TO_HOST
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_FROM_HOST), line:33:1, endln:33:35
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_ADDR_FROM_HOST
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_CMD_WIDTH), line:35:1, endln:35:24
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_CMD_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_IDLE), line:36:1, endln:36:24
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_IDLE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_READ), line:37:1, endln:37:24
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_READ
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_WRITE), line:38:1, endln:38:24
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_WRITE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_SET), line:39:1, endln:39:24
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_SET
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_CLEAR), line:40:1, endln:40:24
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:CSR_CLEAR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_WIDTH), line:42:1, endln:42:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:ECODE_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:42
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_INST_ADDR_MISALIGNED), line:43:1, endln:43:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:ECODE_INST_ADDR_MISALIGNED
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:42
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_INST_ADDR_FAULT), line:44:1, endln:44:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:ECODE_INST_ADDR_FAULT
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:42
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_ILLEGAL_INST), line:45:1, endln:45:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:ECODE_ILLEGAL_INST
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:42
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_BREAKPOINT), line:46:1, endln:46:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:ECODE_BREAKPOINT
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:42
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_LOAD_ADDR_MISALIGNED), line:47:1, endln:47:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:ECODE_LOAD_ADDR_MISALIGNED
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:42
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_LOAD_ACCESS_FAULT), line:48:1, endln:48:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:ECODE_LOAD_ACCESS_FAULT
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:42
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_STORE_AMO_ADDR_MISALIGNED), line:49:1, endln:49:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:ECODE_STORE_AMO_ADDR_MISALIGNED
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:42
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_STORE_AMO_ACCESS_FAULT), line:50:1, endln:50:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:ECODE_STORE_AMO_ACCESS_FAULT
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:42
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_ECALL_FROM_U), line:51:1, endln:51:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:ECODE_ECALL_FROM_U
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:42
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_ECALL_FROM_S), line:52:1, endln:52:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:ECODE_ECALL_FROM_S
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:42
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_ECALL_FROM_H), line:53:1, endln:53:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:ECODE_ECALL_FROM_H
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:41
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_ECALL_FROM_M), line:54:1, endln:54:43
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:ECODE_ECALL_FROM_M
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:41
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ICODE_SOFTWARE), line:56:1, endln:56:25
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:ICODE_SOFTWARE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ICODE_TIMER), line:57:1, endln:57:25
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:ICODE_TIMER
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PRV_WIDTH), line:59:1, endln:59:24
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:PRV_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PRV_U), line:60:1, endln:60:24
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:PRV_U
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PRV_S), line:61:1, endln:61:24
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:PRV_S
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PRV_H), line:62:1, endln:62:24
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:PRV_H
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PRV_M), line:63:1, endln:63:24
      |vpiParent:
      \_SourceFile: (vscale_csr_addr_map.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_addr_map.vh, line:2:1, endln:2:34
      |vpiName:PRV_M
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
  |vpiIncludes:
  \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:3:1, endln:3:36
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:vscale_ctrl_constants.vh
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_A_SEL_WIDTH), line:1:1, endln:1:26
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:3:1, endln:3:36
      |vpiName:SRC_A_SEL_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:25
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_A_RS1), line:2:1, endln:2:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:3:1, endln:3:36
      |vpiName:SRC_A_RS1
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_A_PC), line:3:1, endln:3:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:3:1, endln:3:36
      |vpiName:SRC_A_PC
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_A_ZERO), line:4:1, endln:4:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:3:1, endln:3:36
      |vpiName:SRC_A_ZERO
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_B_SEL_WIDTH), line:6:1, endln:6:26
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:3:1, endln:3:36
      |vpiName:SRC_B_SEL_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:25
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_B_RS2), line:7:1, endln:7:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:3:1, endln:3:36
      |vpiName:SRC_B_RS2
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_B_IMM), line:8:1, endln:8:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:3:1, endln:3:36
      |vpiName:SRC_B_IMM
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_B_FOUR), line:9:1, endln:9:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:3:1, endln:3:36
      |vpiName:SRC_B_FOUR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_B_ZERO), line:10:1, endln:10:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:3:1, endln:3:36
      |vpiName:SRC_B_ZERO
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_SRC_SEL_WIDTH), line:12:1, endln:12:27
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:3:1, endln:3:36
      |vpiName:PC_SRC_SEL_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_PLUS_FOUR), line:13:1, endln:13:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:3:1, endln:3:36
      |vpiName:PC_PLUS_FOUR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_BRANCH_TARGET), line:14:1, endln:14:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:3:1, endln:3:36
      |vpiName:PC_BRANCH_TARGET
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_JAL_TARGET), line:15:1, endln:15:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:3:1, endln:3:36
      |vpiName:PC_JAL_TARGET
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_JALR_TARGET), line:16:1, endln:16:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:3:1, endln:3:36
      |vpiName:PC_JALR_TARGET
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_REPLAY), line:17:1, endln:17:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:3:1, endln:3:36
      |vpiName:PC_REPLAY
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_HANDLER), line:18:1, endln:18:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:3:1, endln:3:36
      |vpiName:PC_HANDLER
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_EPC), line:19:1, endln:19:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:3:1, endln:3:36
      |vpiName:PC_EPC
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (IMM_TYPE_WIDTH), line:21:1, endln:21:25
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:3:1, endln:3:36
      |vpiName:IMM_TYPE_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (IMM_I), line:22:1, endln:22:33
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:3:1, endln:3:36
      |vpiName:IMM_I
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:15
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (IMM_S), line:23:1, endln:23:33
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:3:1, endln:3:36
      |vpiName:IMM_S
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:15
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (IMM_U), line:24:1, endln:24:33
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:3:1, endln:3:36
      |vpiName:IMM_U
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:15
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (IMM_J), line:25:1, endln:25:33
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:3:1, endln:3:36
      |vpiName:IMM_J
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:15
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (WB_SRC_SEL_WIDTH), line:27:1, endln:27:27
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:3:1, endln:3:36
      |vpiName:WB_SRC_SEL_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (WB_SRC_ALU), line:28:1, endln:28:41
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:3:1, endln:3:36
      |vpiName:WB_SRC_ALU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (WB_SRC_MEM), line:29:1, endln:29:41
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:3:1, endln:3:36
      |vpiName:WB_SRC_MEM
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (WB_SRC_CSR), line:30:1, endln:30:41
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:3:1, endln:3:36
      |vpiName:WB_SRC_CSR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (WB_SRC_MD), line:31:1, endln:31:41
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:3:1, endln:3:36
      |vpiName:WB_SRC_MD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_WIDTH), line:33:1, endln:33:25
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:3:1, endln:3:36
      |vpiName:MEM_TYPE_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LB), line:34:1, endln:34:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:3:1, endln:3:36
      |vpiName:MEM_TYPE_LB
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LH), line:35:1, endln:35:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:3:1, endln:3:36
      |vpiName:MEM_TYPE_LH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LW), line:36:1, endln:36:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:3:1, endln:3:36
      |vpiName:MEM_TYPE_LW
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LD), line:37:1, endln:37:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:3:1, endln:3:36
      |vpiName:MEM_TYPE_LD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LBU), line:38:1, endln:38:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:3:1, endln:3:36
      |vpiName:MEM_TYPE_LBU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LHU), line:39:1, endln:39:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:3:1, endln:3:36
      |vpiName:MEM_TYPE_LHU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LWU), line:40:1, endln:40:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:3:1, endln:3:36
      |vpiName:MEM_TYPE_LWU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_WIDTH), line:42:1, endln:42:25
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:3:1, endln:3:36
      |vpiName:MEM_TYPE_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_SB), line:43:1, endln:43:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:3:1, endln:3:36
      |vpiName:MEM_TYPE_SB
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_SH), line:44:1, endln:44:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:3:1, endln:3:36
      |vpiName:MEM_TYPE_SH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_SW), line:45:1, endln:45:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:3:1, endln:3:36
      |vpiName:MEM_TYPE_SW
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_SD), line:46:1, endln:46:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:3:1, endln:3:36
      |vpiName:MEM_TYPE_SD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HTIF_PCR_WIDTH), line:48:1, endln:48:26
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:3:1, endln:3:36
      |vpiName:HTIF_PCR_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
  |vpiIncludes:
  \_SourceFile: (vscale_platform_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_platform_constants.vh, line:4:1, endln:4:40
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:vscale_platform_constants.vh
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (N_EXT_INTS), line:1:1, endln:1:22
      |vpiParent:
      \_SourceFile: (vscale_platform_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_platform_constants.vh, line:4:1, endln:4:40
      |vpiName:N_EXT_INTS
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (N_EXT_INTS), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:8:17, endln:8:28
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:N_EXT_INTS
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (N_EXT_INTS), line:1:1, endln:1:22
    |vpiSectionStartLine:1
    |vpiSectionStartColumn:20
    |vpiSectionEndLine:1
    |vpiSectionEndColumn:27
    |vpiSourceStartLine:218
    |vpiSourceStartColumn:17
    |vpiSourceEndLine:218
    |vpiSourceEndColumn:24
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_ADDR_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:10:31, endln:10:46
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:CSR_ADDR_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_WIDTH), line:1:1, endln:1:30
    |vpiSectionStartLine:1
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:1
    |vpiSectionEndColumn:30
    |vpiSourceStartLine:220
    |vpiSourceStartColumn:31
    |vpiSourceEndLine:220
    |vpiSourceEndColumn:33
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_CMD_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:11:31, endln:11:45
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:CSR_CMD_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_CMD_WIDTH), line:35:1, endln:35:24
    |vpiSectionStartLine:35
    |vpiSectionStartColumn:23
    |vpiSectionEndLine:35
    |vpiSectionEndColumn:24
    |vpiSourceStartLine:221
    |vpiSourceStartColumn:31
    |vpiSourceEndLine:221
    |vpiSourceEndColumn:32
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:12:31, endln:12:39
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:222
    |vpiSourceStartColumn:31
    |vpiSourceEndLine:222
    |vpiSourceEndColumn:33
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (PRV_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:13:37, endln:13:47
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:PRV_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PRV_WIDTH), line:59:1, endln:59:24
    |vpiSectionStartLine:59
    |vpiSectionStartColumn:23
    |vpiSectionEndLine:59
    |vpiSectionEndColumn:24
    |vpiSourceStartLine:223
    |vpiSourceStartColumn:37
    |vpiSourceEndLine:223
    |vpiSourceEndColumn:38
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:15:36, endln:15:44
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:225
    |vpiSourceStartColumn:36
    |vpiSourceEndLine:225
    |vpiSourceEndColumn:38
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ECODE_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:18:31, endln:18:43
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:ECODE_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_WIDTH), line:42:1, endln:42:43
    |vpiSectionStartLine:42
    |vpiSectionStartColumn:42
    |vpiSectionEndLine:42
    |vpiSectionEndColumn:43
    |vpiSourceStartLine:228
    |vpiSourceStartColumn:31
    |vpiSourceEndLine:228
    |vpiSourceEndColumn:32
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:20:31, endln:20:39
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:230
    |vpiSourceStartColumn:31
    |vpiSourceEndLine:230
    |vpiSourceEndColumn:33
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:21:31, endln:21:39
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:231
    |vpiSourceStartColumn:31
    |vpiSourceEndLine:231
    |vpiSourceEndColumn:33
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:22:32, endln:22:40
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:232
    |vpiSourceStartColumn:32
    |vpiSourceEndLine:232
    |vpiSourceEndColumn:34
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:23:32, endln:23:40
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:233
    |vpiSourceStartColumn:32
    |vpiSourceEndLine:233
    |vpiSourceEndColumn:34
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_ADDR_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:30:31, endln:30:46
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:CSR_ADDR_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_WIDTH), line:1:1, endln:1:30
    |vpiSectionStartLine:1
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:1
    |vpiSectionEndColumn:30
    |vpiSourceStartLine:240
    |vpiSourceStartColumn:31
    |vpiSourceEndLine:240
    |vpiSourceEndColumn:33
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HTIF_PCR_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:31:31, endln:31:46
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:HTIF_PCR_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HTIF_PCR_WIDTH), line:48:1, endln:48:26
    |vpiSectionStartLine:48
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:48
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:241
    |vpiSourceStartColumn:31
    |vpiSourceEndLine:241
    |vpiSourceEndColumn:33
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HTIF_PCR_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:34:32, endln:34:47
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:HTIF_PCR_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HTIF_PCR_WIDTH), line:48:1, endln:48:26
    |vpiSectionStartLine:48
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:48
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:244
    |vpiSourceStartColumn:32
    |vpiSourceEndLine:244
    |vpiSourceEndColumn:34
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HTIF_PCR_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:40:9, endln:40:24
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:HTIF_PCR_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HTIF_PCR_WIDTH), line:48:1, endln:48:26
    |vpiSectionStartLine:48
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:48
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:250
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:250
    |vpiSourceEndColumn:11
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (HTIF_PCR_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:41:9, endln:41:24
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:HTIF_PCR_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HTIF_PCR_WIDTH), line:48:1, endln:48:26
    |vpiSectionStartLine:48
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:48
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:251
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:251
    |vpiSourceEndColumn:11
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_COUNTER_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:46:9, endln:46:27
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:CSR_COUNTER_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_COUNTER_WIDTH), line:2:1, endln:2:30
    |vpiSectionStartLine:2
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:2
    |vpiSectionEndColumn:30
    |vpiSourceStartLine:256
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:256
    |vpiSourceEndColumn:11
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_COUNTER_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:47:9, endln:47:27
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:CSR_COUNTER_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_COUNTER_WIDTH), line:2:1, endln:2:30
    |vpiSectionStartLine:2
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:2
    |vpiSectionEndColumn:30
    |vpiSourceStartLine:257
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:257
    |vpiSourceEndColumn:11
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_COUNTER_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:48:9, endln:48:27
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:CSR_COUNTER_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_COUNTER_WIDTH), line:2:1, endln:2:30
    |vpiSectionStartLine:2
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:2
    |vpiSectionEndColumn:30
    |vpiSourceStartLine:258
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:258
    |vpiSourceEndColumn:11
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:50:9, endln:50:17
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:260
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:260
    |vpiSourceEndColumn:11
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:51:9, endln:51:17
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:261
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:261
    |vpiSourceEndColumn:11
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:54:9, endln:54:17
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:264
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:264
    |vpiSourceEndColumn:11
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_COUNTER_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:55:9, endln:55:27
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:CSR_COUNTER_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_COUNTER_WIDTH), line:2:1, endln:2:30
    |vpiSectionStartLine:2
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:2
    |vpiSectionEndColumn:30
    |vpiSourceStartLine:265
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:265
    |vpiSourceEndColumn:11
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:56:9, endln:56:17
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:266
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:266
    |vpiSourceEndColumn:11
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:57:9, endln:57:17
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:267
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:267
    |vpiSourceEndColumn:11
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ECODE_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:58:9, endln:58:21
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:ECODE_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_WIDTH), line:42:1, endln:42:43
    |vpiSectionStartLine:42
    |vpiSectionStartColumn:42
    |vpiSectionEndLine:42
    |vpiSectionEndColumn:43
    |vpiSourceStartLine:268
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:268
    |vpiSourceEndColumn:10
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:60:9, endln:60:17
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:270
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:270
    |vpiSourceEndColumn:11
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:64:10, endln:64:18
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:274
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:274
    |vpiSourceEndColumn:12
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:65:10, endln:65:18
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:275
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:275
    |vpiSourceEndColumn:12
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:66:10, endln:66:18
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:276
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:276
    |vpiSourceEndColumn:12
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:67:10, endln:67:18
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:277
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:277
    |vpiSourceEndColumn:12
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:68:10, endln:68:18
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:278
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:278
    |vpiSourceEndColumn:12
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:69:10, endln:69:18
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:279
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:279
    |vpiSourceEndColumn:12
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:70:10, endln:70:18
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:280
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:280
    |vpiSourceEndColumn:12
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:72:9, endln:72:17
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:282
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:282
    |vpiSourceEndColumn:11
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:73:9, endln:73:17
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:283
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:283
    |vpiSourceEndColumn:11
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:83:9, endln:83:17
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:293
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:293
    |vpiSourceEndColumn:11
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ECODE_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:86:9, endln:86:21
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:ECODE_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_WIDTH), line:42:1, endln:42:43
    |vpiSectionStartLine:42
    |vpiSectionStartColumn:42
    |vpiSectionEndLine:42
    |vpiSectionEndColumn:43
    |vpiSourceStartLine:296
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:296
    |vpiSourceEndColumn:10
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:91:10, endln:91:18
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:301
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:301
    |vpiSourceEndColumn:12
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_SET), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:113:12, endln:113:20
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:CSR_SET
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_SET), line:39:1, endln:39:24
    |vpiSectionStartLine:39
    |vpiSectionStartColumn:23
    |vpiSectionEndLine:39
    |vpiSectionEndColumn:24
    |vpiSourceStartLine:323
    |vpiSourceStartColumn:12
    |vpiSourceEndLine:323
    |vpiSourceEndColumn:13
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_CLEAR), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:114:12, endln:114:22
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:CSR_CLEAR
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_CLEAR), line:40:1, endln:40:24
    |vpiSectionStartLine:40
    |vpiSectionStartColumn:23
    |vpiSectionEndLine:40
    |vpiSectionEndColumn:24
    |vpiSourceStartLine:324
    |vpiSourceStartColumn:12
    |vpiSourceEndLine:324
    |vpiSourceEndColumn:13
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ICODE_TIMER), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:125:24, endln:125:36
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:ICODE_TIMER
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ICODE_TIMER), line:57:1, endln:57:25
    |vpiSectionStartLine:57
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:57
    |vpiSectionEndColumn:25
    |vpiSourceStartLine:335
    |vpiSourceStartColumn:24
    |vpiSourceEndLine:335
    |vpiSourceEndColumn:25
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (PRV_U), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:127:9, endln:127:15
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:PRV_U
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PRV_U), line:60:1, endln:60:24
    |vpiSectionStartLine:60
    |vpiSectionStartColumn:23
    |vpiSectionEndLine:60
    |vpiSectionEndColumn:24
    |vpiSourceStartLine:337
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:337
    |vpiSourceEndColumn:10
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (PRV_M), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:128:9, endln:128:15
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:PRV_M
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PRV_M), line:63:1, endln:63:24
    |vpiSectionStartLine:63
    |vpiSectionStartColumn:23
    |vpiSectionEndLine:63
    |vpiSectionEndColumn:24
    |vpiSourceStartLine:338
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:338
    |vpiSourceEndColumn:10
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_ADDR_MSTATUS), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:171:44, endln:171:61
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:CSR_ADDR_MSTATUS
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MSTATUS), line:13:1, endln:13:35
    |vpiSectionStartLine:13
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:13
    |vpiSectionEndColumn:35
    |vpiSourceStartLine:381
    |vpiSourceStartColumn:44
    |vpiSourceEndLine:381
    |vpiSourceEndColumn:51
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:188:55, endln:188:63
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:398
    |vpiSourceStartColumn:55
    |vpiSourceEndLine:398
    |vpiSourceEndColumn:57
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_ADDR_MTIMECMP), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:197:38, endln:197:56
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:CSR_ADDR_MTIMECMP
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MTIMECMP), line:17:1, endln:17:35
    |vpiSectionStartLine:17
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:17
    |vpiSectionEndColumn:35
    |vpiSourceStartLine:407
    |vpiSourceStartColumn:38
    |vpiSourceEndLine:407
    |vpiSourceEndColumn:45
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_ADDR_MIP), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:199:38, endln:199:51
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:CSR_ADDR_MIP
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MIP), line:24:1, endln:24:35
    |vpiSectionStartLine:24
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:24
    |vpiSectionEndColumn:35
    |vpiSourceStartLine:409
    |vpiSourceStartColumn:38
    |vpiSourceEndLine:409
    |vpiSourceEndColumn:45
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_ADDR_MIE), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:211:44, endln:211:57
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:CSR_ADDR_MIE
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MIE), line:16:1, endln:16:35
    |vpiSectionStartLine:16
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:16
    |vpiSectionEndColumn:35
    |vpiSourceStartLine:421
    |vpiSourceStartColumn:44
    |vpiSourceEndLine:421
    |vpiSourceEndColumn:51
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:218:47, endln:218:55
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:428
    |vpiSourceStartColumn:47
    |vpiSourceEndLine:428
    |vpiSourceEndColumn:49
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_ADDR_MEPC), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:221:35, endln:221:49
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:CSR_ADDR_MEPC
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MEPC), line:21:1, endln:21:35
    |vpiSectionStartLine:21
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:21
    |vpiSectionEndColumn:35
    |vpiSourceStartLine:431
    |vpiSourceStartColumn:35
    |vpiSourceEndLine:431
    |vpiSourceEndColumn:42
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_ADDR_MCAUSE), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:229:44, endln:229:60
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:CSR_ADDR_MCAUSE
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MCAUSE), line:22:1, endln:22:35
    |vpiSectionStartLine:22
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:22
    |vpiSectionEndColumn:35
    |vpiSourceStartLine:439
    |vpiSourceStartColumn:44
    |vpiSourceEndLine:439
    |vpiSourceEndColumn:51
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ECODE_INST_ADDR_MISALIGNED), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:244:42, endln:244:69
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:ECODE_INST_ADDR_MISALIGNED
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_INST_ADDR_MISALIGNED), line:43:1, endln:43:43
    |vpiSectionStartLine:43
    |vpiSectionStartColumn:42
    |vpiSectionEndLine:43
    |vpiSectionEndColumn:43
    |vpiSourceStartLine:454
    |vpiSourceStartColumn:42
    |vpiSourceEndLine:454
    |vpiSourceEndColumn:43
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ECODE_INST_ADDR_MISALIGNED), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:245:28, endln:245:55
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:ECODE_INST_ADDR_MISALIGNED
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ECODE_INST_ADDR_MISALIGNED), line:43:1, endln:43:43
    |vpiSectionStartLine:43
    |vpiSectionStartColumn:42
    |vpiSectionEndLine:43
    |vpiSectionEndColumn:43
    |vpiSourceStartLine:455
    |vpiSourceStartColumn:28
    |vpiSourceEndLine:455
    |vpiSourceEndColumn:29
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_ADDR_MBADADDR), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:250:35, endln:250:53
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:CSR_ADDR_MBADADDR
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MBADADDR), line:23:1, endln:23:35
    |vpiSectionStartLine:23
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:23
    |vpiSectionEndColumn:35
    |vpiSourceStartLine:460
    |vpiSourceStartColumn:35
    |vpiSourceEndLine:460
    |vpiSourceEndColumn:42
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_ADDR_TO_HOST), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:256:9, endln:256:26
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:CSR_ADDR_TO_HOST
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_TO_HOST), line:32:1, endln:32:35
    |vpiSectionStartLine:32
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:32
    |vpiSectionEndColumn:35
    |vpiSourceStartLine:466
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:466
    |vpiSourceEndColumn:16
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_ADDR_FROM_HOST), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:257:9, endln:257:28
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:CSR_ADDR_FROM_HOST
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_FROM_HOST), line:33:1, endln:33:35
    |vpiSectionStartLine:33
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:33
    |vpiSectionEndColumn:35
    |vpiSourceStartLine:467
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:467
    |vpiSourceEndColumn:16
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_ADDR_CYCLE), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:264:9, endln:264:24
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:CSR_ADDR_CYCLE
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_CYCLE), line:4:1, endln:4:35
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:35
    |vpiSourceStartLine:474
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:474
    |vpiSourceEndColumn:16
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:264:59, endln:264:67
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:474
    |vpiSourceStartColumn:51
    |vpiSourceEndLine:474
    |vpiSourceEndColumn:53
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_ADDR_TIME), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:265:9, endln:265:23
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:CSR_ADDR_TIME
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_TIME), line:5:1, endln:5:35
    |vpiSectionStartLine:5
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:5
    |vpiSectionEndColumn:35
    |vpiSourceStartLine:475
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:475
    |vpiSourceEndColumn:16
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:265:58, endln:265:66
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:475
    |vpiSourceStartColumn:51
    |vpiSourceEndLine:475
    |vpiSourceEndColumn:53
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_ADDR_INSTRET), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:266:9, endln:266:26
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:CSR_ADDR_INSTRET
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_INSTRET), line:6:1, endln:6:35
    |vpiSectionStartLine:6
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:6
    |vpiSectionEndColumn:35
    |vpiSourceStartLine:476
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:476
    |vpiSourceEndColumn:16
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:266:61, endln:266:69
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:476
    |vpiSourceStartColumn:51
    |vpiSourceEndLine:476
    |vpiSourceEndColumn:53
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_ADDR_CYCLEH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:267:9, endln:267:25
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:CSR_ADDR_CYCLEH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_CYCLEH), line:7:1, endln:7:35
    |vpiSectionStartLine:7
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:7
    |vpiSectionEndColumn:35
    |vpiSourceStartLine:477
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:477
    |vpiSourceEndColumn:16
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:267:56, endln:267:64
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:477
    |vpiSourceStartColumn:47
    |vpiSourceEndLine:477
    |vpiSourceEndColumn:49
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:267:66, endln:267:74
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:477
    |vpiSourceStartColumn:51
    |vpiSourceEndLine:477
    |vpiSourceEndColumn:53
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_ADDR_TIMEH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:268:9, endln:268:24
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:CSR_ADDR_TIMEH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_TIMEH), line:8:1, endln:8:35
    |vpiSectionStartLine:8
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:8
    |vpiSectionEndColumn:35
    |vpiSourceStartLine:478
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:478
    |vpiSourceEndColumn:16
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:268:55, endln:268:63
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:478
    |vpiSourceStartColumn:47
    |vpiSourceEndLine:478
    |vpiSourceEndColumn:49
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:268:65, endln:268:73
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:478
    |vpiSourceStartColumn:51
    |vpiSourceEndLine:478
    |vpiSourceEndColumn:53
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_ADDR_INSTRETH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:269:9, endln:269:27
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:CSR_ADDR_INSTRETH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_INSTRETH), line:9:1, endln:9:35
    |vpiSectionStartLine:9
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:9
    |vpiSectionEndColumn:35
    |vpiSourceStartLine:479
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:479
    |vpiSourceEndColumn:16
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:269:58, endln:269:66
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:479
    |vpiSourceStartColumn:47
    |vpiSourceEndLine:479
    |vpiSourceEndColumn:49
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:269:68, endln:269:76
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:479
    |vpiSourceStartColumn:51
    |vpiSourceEndLine:479
    |vpiSourceEndColumn:53
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_ADDR_MCPUID), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:270:9, endln:270:25
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:CSR_ADDR_MCPUID
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MCPUID), line:10:1, endln:10:35
    |vpiSectionStartLine:10
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:10
    |vpiSectionEndColumn:35
    |vpiSourceStartLine:480
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:480
    |vpiSourceEndColumn:16
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_ADDR_MIMPID), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:271:9, endln:271:25
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:CSR_ADDR_MIMPID
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MIMPID), line:11:1, endln:11:35
    |vpiSectionStartLine:11
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:11
    |vpiSectionEndColumn:35
    |vpiSourceStartLine:481
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:481
    |vpiSourceEndColumn:16
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_ADDR_MHARTID), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:272:9, endln:272:26
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:CSR_ADDR_MHARTID
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MHARTID), line:12:1, endln:12:35
    |vpiSectionStartLine:12
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:12
    |vpiSectionEndColumn:35
    |vpiSourceStartLine:482
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:482
    |vpiSourceEndColumn:16
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_ADDR_MSTATUS), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:273:9, endln:273:26
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:CSR_ADDR_MSTATUS
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MSTATUS), line:13:1, endln:13:35
    |vpiSectionStartLine:13
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:13
    |vpiSectionEndColumn:35
    |vpiSourceStartLine:483
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:483
    |vpiSourceEndColumn:16
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_ADDR_MTVEC), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:274:9, endln:274:24
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:CSR_ADDR_MTVEC
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MTVEC), line:14:1, endln:14:35
    |vpiSectionStartLine:14
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:14
    |vpiSectionEndColumn:35
    |vpiSourceStartLine:484
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:484
    |vpiSourceEndColumn:16
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_ADDR_MTDELEG), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:275:9, endln:275:26
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:CSR_ADDR_MTDELEG
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MTDELEG), line:15:1, endln:15:35
    |vpiSectionStartLine:15
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:15
    |vpiSectionEndColumn:35
    |vpiSourceStartLine:485
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:485
    |vpiSourceEndColumn:16
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_ADDR_MIE), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:276:9, endln:276:22
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:CSR_ADDR_MIE
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MIE), line:16:1, endln:16:35
    |vpiSectionStartLine:16
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:16
    |vpiSectionEndColumn:35
    |vpiSourceStartLine:486
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:486
    |vpiSourceEndColumn:16
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_ADDR_MTIMECMP), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:277:9, endln:277:27
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:CSR_ADDR_MTIMECMP
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MTIMECMP), line:17:1, endln:17:35
    |vpiSectionStartLine:17
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:17
    |vpiSectionEndColumn:35
    |vpiSourceStartLine:487
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:487
    |vpiSourceEndColumn:16
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_ADDR_MTIME), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:278:9, endln:278:24
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:CSR_ADDR_MTIME
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MTIME), line:18:1, endln:18:35
    |vpiSectionStartLine:18
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:18
    |vpiSectionEndColumn:35
    |vpiSourceStartLine:488
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:488
    |vpiSourceEndColumn:16
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:278:59, endln:278:67
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:488
    |vpiSourceStartColumn:51
    |vpiSourceEndLine:488
    |vpiSourceEndColumn:53
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_ADDR_MTIMEH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:279:9, endln:279:25
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:CSR_ADDR_MTIMEH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MTIMEH), line:19:1, endln:19:35
    |vpiSectionStartLine:19
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:19
    |vpiSectionEndColumn:35
    |vpiSourceStartLine:489
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:489
    |vpiSourceEndColumn:16
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:279:56, endln:279:64
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:489
    |vpiSourceStartColumn:47
    |vpiSourceEndLine:489
    |vpiSourceEndColumn:49
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:279:66, endln:279:74
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:489
    |vpiSourceStartColumn:51
    |vpiSourceEndLine:489
    |vpiSourceEndColumn:53
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_ADDR_MSCRATCH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:280:9, endln:280:27
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:CSR_ADDR_MSCRATCH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MSCRATCH), line:20:1, endln:20:35
    |vpiSectionStartLine:20
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:20
    |vpiSectionEndColumn:35
    |vpiSourceStartLine:490
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:490
    |vpiSourceEndColumn:16
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_ADDR_MEPC), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:281:9, endln:281:23
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:CSR_ADDR_MEPC
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MEPC), line:21:1, endln:21:35
    |vpiSectionStartLine:21
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:21
    |vpiSectionEndColumn:35
    |vpiSourceStartLine:491
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:491
    |vpiSourceEndColumn:16
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_ADDR_MCAUSE), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:282:9, endln:282:25
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:CSR_ADDR_MCAUSE
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MCAUSE), line:22:1, endln:22:35
    |vpiSectionStartLine:22
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:22
    |vpiSectionEndColumn:35
    |vpiSourceStartLine:492
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:492
    |vpiSourceEndColumn:16
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_ADDR_MBADADDR), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:283:9, endln:283:27
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:CSR_ADDR_MBADADDR
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MBADADDR), line:23:1, endln:23:35
    |vpiSectionStartLine:23
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:23
    |vpiSectionEndColumn:35
    |vpiSourceStartLine:493
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:493
    |vpiSourceEndColumn:16
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_ADDR_MIP), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:284:9, endln:284:22
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:CSR_ADDR_MIP
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MIP), line:24:1, endln:24:35
    |vpiSectionStartLine:24
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:24
    |vpiSectionEndColumn:35
    |vpiSourceStartLine:494
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:494
    |vpiSourceEndColumn:16
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_ADDR_CYCLEW), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:285:9, endln:285:25
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:CSR_ADDR_CYCLEW
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_CYCLEW), line:25:1, endln:25:35
    |vpiSectionStartLine:25
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:25
    |vpiSectionEndColumn:35
    |vpiSourceStartLine:495
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:495
    |vpiSourceEndColumn:16
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:285:59, endln:285:67
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:495
    |vpiSourceStartColumn:50
    |vpiSourceEndLine:495
    |vpiSourceEndColumn:52
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_ADDR_TIMEW), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:286:9, endln:286:24
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:CSR_ADDR_TIMEW
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_TIMEW), line:26:1, endln:26:35
    |vpiSectionStartLine:26
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:26
    |vpiSectionEndColumn:35
    |vpiSourceStartLine:496
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:496
    |vpiSourceEndColumn:16
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:286:58, endln:286:66
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:496
    |vpiSourceStartColumn:50
    |vpiSourceEndLine:496
    |vpiSourceEndColumn:52
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_ADDR_INSTRETW), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:287:9, endln:287:27
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:CSR_ADDR_INSTRETW
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_INSTRETW), line:27:1, endln:27:35
    |vpiSectionStartLine:27
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:27
    |vpiSectionEndColumn:35
    |vpiSourceStartLine:497
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:497
    |vpiSourceEndColumn:16
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:287:61, endln:287:69
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:497
    |vpiSourceStartColumn:50
    |vpiSourceEndLine:497
    |vpiSourceEndColumn:52
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_ADDR_CYCLEHW), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:288:9, endln:288:26
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:CSR_ADDR_CYCLEHW
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_CYCLEHW), line:28:1, endln:28:35
    |vpiSectionStartLine:28
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:28
    |vpiSectionEndColumn:35
    |vpiSourceStartLine:498
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:498
    |vpiSourceEndColumn:16
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:288:56, endln:288:64
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:498
    |vpiSourceStartColumn:46
    |vpiSourceEndLine:498
    |vpiSourceEndColumn:48
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:288:66, endln:288:74
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:498
    |vpiSourceStartColumn:50
    |vpiSourceEndLine:498
    |vpiSourceEndColumn:52
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_ADDR_TIMEHW), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:289:9, endln:289:25
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:CSR_ADDR_TIMEHW
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_TIMEHW), line:29:1, endln:29:35
    |vpiSectionStartLine:29
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:29
    |vpiSectionEndColumn:35
    |vpiSourceStartLine:499
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:499
    |vpiSourceEndColumn:16
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:289:55, endln:289:63
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:499
    |vpiSourceStartColumn:46
    |vpiSourceEndLine:499
    |vpiSourceEndColumn:48
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:289:65, endln:289:73
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:499
    |vpiSourceStartColumn:50
    |vpiSourceEndLine:499
    |vpiSourceEndColumn:52
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_ADDR_INSTRETHW), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:290:9, endln:290:28
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:CSR_ADDR_INSTRETHW
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_INSTRETHW), line:30:1, endln:30:35
    |vpiSectionStartLine:30
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:30
    |vpiSectionEndColumn:35
    |vpiSourceStartLine:500
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:500
    |vpiSourceEndColumn:16
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:290:58, endln:290:66
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:500
    |vpiSourceStartColumn:46
    |vpiSourceEndLine:500
    |vpiSourceEndColumn:48
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:290:68, endln:290:76
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:500
    |vpiSourceStartColumn:50
    |vpiSourceEndLine:500
    |vpiSourceEndColumn:52
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_ADDR_TO_HOST), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:292:9, endln:292:26
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:CSR_ADDR_TO_HOST
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_TO_HOST), line:32:1, endln:32:35
    |vpiSectionStartLine:32
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:32
    |vpiSectionEndColumn:35
    |vpiSourceStartLine:502
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:502
    |vpiSourceEndColumn:16
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_ADDR_FROM_HOST), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:293:9, endln:293:28
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:CSR_ADDR_FROM_HOST
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_FROM_HOST), line:33:1, endln:33:35
    |vpiSectionStartLine:33
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:33
    |vpiSectionEndColumn:35
    |vpiSourceStartLine:503
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:503
    |vpiSourceEndColumn:16
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_ADDR_CYCLE), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:318:15, endln:318:30
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:CSR_ADDR_CYCLE
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_CYCLE), line:4:1, endln:4:35
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:35
    |vpiSourceStartLine:528
    |vpiSourceStartColumn:15
    |vpiSourceEndLine:528
    |vpiSourceEndColumn:22
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:318:51, endln:318:59
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:528
    |vpiSourceStartColumn:43
    |vpiSourceEndLine:528
    |vpiSourceEndColumn:45
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_ADDR_TIME), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:319:15, endln:319:29
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:CSR_ADDR_TIME
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_TIME), line:5:1, endln:5:35
    |vpiSectionStartLine:5
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:5
    |vpiSectionEndColumn:35
    |vpiSourceStartLine:529
    |vpiSourceStartColumn:15
    |vpiSourceEndLine:529
    |vpiSourceEndColumn:22
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:319:50, endln:319:58
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:529
    |vpiSourceStartColumn:43
    |vpiSourceEndLine:529
    |vpiSourceEndColumn:45
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_ADDR_INSTRET), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:320:15, endln:320:32
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:CSR_ADDR_INSTRET
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_INSTRET), line:6:1, endln:6:35
    |vpiSectionStartLine:6
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:6
    |vpiSectionEndColumn:35
    |vpiSourceStartLine:530
    |vpiSourceStartColumn:15
    |vpiSourceEndLine:530
    |vpiSourceEndColumn:22
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:320:53, endln:320:61
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:530
    |vpiSourceStartColumn:43
    |vpiSourceEndLine:530
    |vpiSourceEndColumn:45
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_ADDR_CYCLEH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:321:15, endln:321:31
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:CSR_ADDR_CYCLEH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_CYCLEH), line:7:1, endln:7:35
    |vpiSectionStartLine:7
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:7
    |vpiSectionEndColumn:35
    |vpiSourceStartLine:531
    |vpiSourceStartColumn:15
    |vpiSourceEndLine:531
    |vpiSourceEndColumn:22
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:321:48, endln:321:56
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:531
    |vpiSourceStartColumn:39
    |vpiSourceEndLine:531
    |vpiSourceEndColumn:41
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:321:58, endln:321:66
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:531
    |vpiSourceStartColumn:43
    |vpiSourceEndLine:531
    |vpiSourceEndColumn:45
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_ADDR_TIMEH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:322:15, endln:322:30
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:CSR_ADDR_TIMEH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_TIMEH), line:8:1, endln:8:35
    |vpiSectionStartLine:8
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:8
    |vpiSectionEndColumn:35
    |vpiSourceStartLine:532
    |vpiSourceStartColumn:15
    |vpiSourceEndLine:532
    |vpiSourceEndColumn:22
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:322:47, endln:322:55
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:532
    |vpiSourceStartColumn:39
    |vpiSourceEndLine:532
    |vpiSourceEndColumn:41
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:322:57, endln:322:65
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:532
    |vpiSourceStartColumn:43
    |vpiSourceEndLine:532
    |vpiSourceEndColumn:45
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_ADDR_INSTRETH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:323:15, endln:323:33
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:CSR_ADDR_INSTRETH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_INSTRETH), line:9:1, endln:9:35
    |vpiSectionStartLine:9
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:9
    |vpiSectionEndColumn:35
    |vpiSourceStartLine:533
    |vpiSourceStartColumn:15
    |vpiSourceEndLine:533
    |vpiSourceEndColumn:22
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:323:50, endln:323:58
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:533
    |vpiSourceStartColumn:39
    |vpiSourceEndLine:533
    |vpiSourceEndColumn:41
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:323:60, endln:323:68
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:533
    |vpiSourceStartColumn:43
    |vpiSourceEndLine:533
    |vpiSourceEndColumn:45
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_ADDR_MTVEC), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:328:15, endln:328:30
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:CSR_ADDR_MTVEC
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MTVEC), line:14:1, endln:14:35
    |vpiSectionStartLine:14
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:14
    |vpiSectionEndColumn:35
    |vpiSourceStartLine:538
    |vpiSourceStartColumn:15
    |vpiSourceEndLine:538
    |vpiSourceEndColumn:22
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_ADDR_MTIMECMP), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:331:15, endln:331:33
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:CSR_ADDR_MTIMECMP
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MTIMECMP), line:17:1, endln:17:35
    |vpiSectionStartLine:17
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:17
    |vpiSectionEndColumn:35
    |vpiSourceStartLine:541
    |vpiSourceStartColumn:15
    |vpiSourceEndLine:541
    |vpiSourceEndColumn:22
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_ADDR_MTIME), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:332:15, endln:332:30
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:CSR_ADDR_MTIME
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MTIME), line:18:1, endln:18:35
    |vpiSectionStartLine:18
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:18
    |vpiSectionEndColumn:35
    |vpiSourceStartLine:542
    |vpiSourceStartColumn:15
    |vpiSourceEndLine:542
    |vpiSourceEndColumn:22
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:332:51, endln:332:59
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:542
    |vpiSourceStartColumn:43
    |vpiSourceEndLine:542
    |vpiSourceEndColumn:45
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_ADDR_MTIMEH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:333:15, endln:333:31
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:CSR_ADDR_MTIMEH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MTIMEH), line:19:1, endln:19:35
    |vpiSectionStartLine:19
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:19
    |vpiSectionEndColumn:35
    |vpiSourceStartLine:543
    |vpiSourceStartColumn:15
    |vpiSourceEndLine:543
    |vpiSourceEndColumn:22
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:333:48, endln:333:56
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:543
    |vpiSourceStartColumn:39
    |vpiSourceEndLine:543
    |vpiSourceEndColumn:41
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:333:58, endln:333:66
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:543
    |vpiSourceStartColumn:43
    |vpiSourceEndLine:543
    |vpiSourceEndColumn:45
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_ADDR_MSCRATCH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:334:15, endln:334:33
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:CSR_ADDR_MSCRATCH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_MSCRATCH), line:20:1, endln:20:35
    |vpiSectionStartLine:20
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:20
    |vpiSectionEndColumn:35
    |vpiSourceStartLine:544
    |vpiSourceStartColumn:15
    |vpiSourceEndLine:544
    |vpiSourceEndColumn:22
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_ADDR_CYCLEW), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:339:15, endln:339:31
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:CSR_ADDR_CYCLEW
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_CYCLEW), line:25:1, endln:25:35
    |vpiSectionStartLine:25
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:25
    |vpiSectionEndColumn:35
    |vpiSourceStartLine:549
    |vpiSourceStartColumn:15
    |vpiSourceEndLine:549
    |vpiSourceEndColumn:22
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:339:51, endln:339:59
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:549
    |vpiSourceStartColumn:42
    |vpiSourceEndLine:549
    |vpiSourceEndColumn:44
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_ADDR_TIMEW), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:340:15, endln:340:30
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:CSR_ADDR_TIMEW
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_TIMEW), line:26:1, endln:26:35
    |vpiSectionStartLine:26
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:26
    |vpiSectionEndColumn:35
    |vpiSourceStartLine:550
    |vpiSourceStartColumn:15
    |vpiSourceEndLine:550
    |vpiSourceEndColumn:22
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:340:50, endln:340:58
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:550
    |vpiSourceStartColumn:42
    |vpiSourceEndLine:550
    |vpiSourceEndColumn:44
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_ADDR_INSTRETW), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:341:15, endln:341:33
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:CSR_ADDR_INSTRETW
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_INSTRETW), line:27:1, endln:27:35
    |vpiSectionStartLine:27
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:27
    |vpiSectionEndColumn:35
    |vpiSourceStartLine:551
    |vpiSourceStartColumn:15
    |vpiSourceEndLine:551
    |vpiSourceEndColumn:22
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:341:53, endln:341:61
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:551
    |vpiSourceStartColumn:42
    |vpiSourceEndLine:551
    |vpiSourceEndColumn:44
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_ADDR_CYCLEHW), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:342:15, endln:342:32
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:CSR_ADDR_CYCLEHW
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_CYCLEHW), line:28:1, endln:28:35
    |vpiSectionStartLine:28
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:28
    |vpiSectionEndColumn:35
    |vpiSourceStartLine:552
    |vpiSourceStartColumn:15
    |vpiSourceEndLine:552
    |vpiSourceEndColumn:22
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:342:48, endln:342:56
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:552
    |vpiSourceStartColumn:38
    |vpiSourceEndLine:552
    |vpiSourceEndColumn:40
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:342:58, endln:342:66
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:552
    |vpiSourceStartColumn:42
    |vpiSourceEndLine:552
    |vpiSourceEndColumn:44
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_ADDR_TIMEHW), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:343:15, endln:343:31
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:CSR_ADDR_TIMEHW
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_TIMEHW), line:29:1, endln:29:35
    |vpiSectionStartLine:29
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:29
    |vpiSectionEndColumn:35
    |vpiSourceStartLine:553
    |vpiSourceStartColumn:15
    |vpiSourceEndLine:553
    |vpiSourceEndColumn:22
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:343:47, endln:343:55
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:553
    |vpiSourceStartColumn:38
    |vpiSourceEndLine:553
    |vpiSourceEndColumn:40
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:343:57, endln:343:65
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:553
    |vpiSourceStartColumn:42
    |vpiSourceEndLine:553
    |vpiSourceEndColumn:44
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_ADDR_INSTRETHW), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:344:15, endln:344:34
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:CSR_ADDR_INSTRETHW
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_INSTRETHW), line:30:1, endln:30:35
    |vpiSectionStartLine:30
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:30
    |vpiSectionEndColumn:35
    |vpiSourceStartLine:554
    |vpiSourceStartColumn:15
    |vpiSourceEndLine:554
    |vpiSourceEndColumn:22
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:344:50, endln:344:58
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:554
    |vpiSourceStartColumn:38
    |vpiSourceEndLine:554
    |vpiSourceEndColumn:40
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:344:60, endln:344:68
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:554
    |vpiSourceStartColumn:42
    |vpiSourceEndLine:554
    |vpiSourceEndColumn:44
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_ADDR_TO_HOST), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:345:15, endln:345:32
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:CSR_ADDR_TO_HOST
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_TO_HOST), line:32:1, endln:32:35
    |vpiSectionStartLine:32
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:32
    |vpiSectionEndColumn:35
    |vpiSourceStartLine:555
    |vpiSourceStartColumn:15
    |vpiSourceEndLine:555
    |vpiSourceEndColumn:22
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_ADDR_FROM_HOST), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:346:15, endln:346:34
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:CSR_ADDR_FROM_HOST
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_FROM_HOST), line:33:1, endln:33:35
    |vpiSectionStartLine:33
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:33
    |vpiSectionEndColumn:35
    |vpiSourceStartLine:556
    |vpiSourceStartColumn:15
    |vpiSourceEndLine:556
    |vpiSourceEndColumn:22
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (CSR_ADDR_TO_HOST), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:350:48, endln:350:65
    |vpiParent:
    \_SourceFile: (vscale_csr_file.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v
    |vpiName:CSR_ADDR_TO_HOST
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (CSR_ADDR_TO_HOST), line:32:1, endln:32:35
    |vpiSectionStartLine:32
    |vpiSectionStartColumn:28
    |vpiSectionEndLine:32
    |vpiSectionEndColumn:35
    |vpiSourceStartLine:560
    |vpiSourceStartColumn:48
    |vpiSourceEndLine:560
    |vpiSourceEndColumn:55
|vpiSourceFiles:
\_SourceFile: (vscale_PC_mux.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:vscale_PC_mux.v
  |vpiIncludes:
  \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
    |vpiParent:
    \_SourceFile: (vscale_PC_mux.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v
    |vpiName:vscale_ctrl_constants.vh
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_A_SEL_WIDTH), line:1:1, endln:1:26
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_A_SEL_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:25
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_A_RS1), line:2:1, endln:2:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_A_RS1
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_A_PC), line:3:1, endln:3:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_A_PC
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_A_ZERO), line:4:1, endln:4:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_A_ZERO
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_B_SEL_WIDTH), line:6:1, endln:6:26
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_B_SEL_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:25
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_B_RS2), line:7:1, endln:7:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_B_RS2
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_B_IMM), line:8:1, endln:8:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_B_IMM
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_B_FOUR), line:9:1, endln:9:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_B_FOUR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SRC_B_ZERO), line:10:1, endln:10:39
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:SRC_B_ZERO
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:20
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_SRC_SEL_WIDTH), line:12:1, endln:12:27
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:PC_SRC_SEL_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_PLUS_FOUR), line:13:1, endln:13:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:PC_PLUS_FOUR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_BRANCH_TARGET), line:14:1, endln:14:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:PC_BRANCH_TARGET
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_JAL_TARGET), line:15:1, endln:15:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:PC_JAL_TARGET
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_JALR_TARGET), line:16:1, endln:16:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:PC_JALR_TARGET
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_REPLAY), line:17:1, endln:17:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:PC_REPLAY
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_HANDLER), line:18:1, endln:18:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:PC_HANDLER
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_EPC), line:19:1, endln:19:46
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:PC_EPC
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (IMM_TYPE_WIDTH), line:21:1, endln:21:25
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:IMM_TYPE_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (IMM_I), line:22:1, endln:22:33
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:IMM_I
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:15
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (IMM_S), line:23:1, endln:23:33
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:IMM_S
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:15
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (IMM_U), line:24:1, endln:24:33
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:IMM_U
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:15
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (IMM_J), line:25:1, endln:25:33
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:IMM_J
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:15
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (WB_SRC_SEL_WIDTH), line:27:1, endln:27:27
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:WB_SRC_SEL_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (WB_SRC_ALU), line:28:1, endln:28:41
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:WB_SRC_ALU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (WB_SRC_MEM), line:29:1, endln:29:41
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:WB_SRC_MEM
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (WB_SRC_CSR), line:30:1, endln:30:41
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:WB_SRC_CSR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (WB_SRC_MD), line:31:1, endln:31:41
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:WB_SRC_MD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:21
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_WIDTH), line:33:1, endln:33:25
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LB), line:34:1, endln:34:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_LB
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LH), line:35:1, endln:35:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_LH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LW), line:36:1, endln:36:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_LW
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LD), line:37:1, endln:37:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_LD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LBU), line:38:1, endln:38:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_LBU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LHU), line:39:1, endln:39:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_LHU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_LWU), line:40:1, endln:40:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_LWU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_WIDTH), line:42:1, endln:42:25
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_SB), line:43:1, endln:43:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_SB
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_SH), line:44:1, endln:44:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_SH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_SW), line:45:1, endln:45:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_SW
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (MEM_TYPE_SD), line:46:1, endln:46:40
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:MEM_TYPE_SD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:22
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (HTIF_PCR_WIDTH), line:48:1, endln:48:26
      |vpiParent:
      \_SourceFile: (vscale_ctrl_constants.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:1:1, endln:1:36
      |vpiName:HTIF_PCR_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
  |vpiIncludes:
  \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
    |vpiParent:
    \_SourceFile: (vscale_PC_mux.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v
    |vpiName:rv32_opcodes.vh
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (INST_WIDTH), line:2:1, endln:2:26
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:INST_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (REG_ADDR_WIDTH), line:3:1, endln:3:26
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:REG_ADDR_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:25
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:XPR_LEN
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (DOUBLE_XPR_LEN), line:5:1, endln:5:26
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:DOUBLE_XPR_LEN
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:24
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (LOG2_XPR_LEN), line:6:1, endln:6:26
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:LOG2_XPR_LEN
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:25
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (SHAMT_WIDTH), line:7:1, endln:7:26
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:SHAMT_WIDTH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:25
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV_NOP), line:9:1, endln:9:36
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV_NOP
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:16
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_LOAD), line:13:1, endln:13:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_LOAD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_STORE), line:14:1, endln:14:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_STORE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_MADD), line:15:1, endln:15:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_MADD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_BRANCH), line:16:1, endln:16:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_BRANCH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_LOAD_FP), line:18:1, endln:18:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_LOAD_FP
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_STORE_FP), line:19:1, endln:19:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_STORE_FP
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_MSUB), line:20:1, endln:20:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_MSUB
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_JALR), line:21:1, endln:21:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_JALR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_CUSTOM_0), line:23:1, endln:23:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_CUSTOM_0
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_CUSTOM_1), line:24:1, endln:24:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_CUSTOM_1
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_NMSUB), line:25:1, endln:25:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_NMSUB
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_MISC_MEM), line:28:1, endln:28:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_MISC_MEM
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_AMO), line:29:1, endln:29:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_AMO
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_NMADD), line:30:1, endln:30:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_NMADD
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_JAL), line:31:1, endln:31:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_JAL
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_OP_IMM), line:33:1, endln:33:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_OP_IMM
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_OP), line:34:1, endln:34:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_OP
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_OP_FP), line:35:1, endln:35:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_OP_FP
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_SYSTEM), line:36:1, endln:36:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_SYSTEM
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_AUIPC), line:38:1, endln:38:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_AUIPC
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_LUI), line:39:1, endln:39:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_LUI
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_CUSTOM_2), line:45:1, endln:45:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_CUSTOM_2
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_CUSTOM_3), line:46:1, endln:46:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_CUSTOM_3
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:23
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_ADD_SUB), line:50:1, endln:50:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_ADD_SUB
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_SLL), line:51:1, endln:51:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_SLL
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_SLT), line:52:1, endln:52:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_SLT
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_SLTU), line:53:1, endln:53:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_SLTU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_XOR), line:54:1, endln:54:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_XOR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_SRA_SRL), line:55:1, endln:55:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_SRA_SRL
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_OR), line:56:1, endln:56:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_OR
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_AND), line:57:1, endln:57:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_AND
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_BEQ), line:61:1, endln:61:27
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_BEQ
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_BNE), line:62:1, endln:62:27
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_BNE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_BLT), line:63:1, endln:63:27
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_BLT
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_BGE), line:64:1, endln:64:27
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_BGE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_BLTU), line:65:1, endln:65:27
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_BLTU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_BGEU), line:66:1, endln:66:27
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_BGEU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:26
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_FENCE), line:69:1, endln:69:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_FENCE
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_FENCE_I), line:70:1, endln:70:30
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_FENCE_I
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_PRIV), line:74:1, endln:74:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_PRIV
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_CSRRW), line:75:1, endln:75:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_CSRRW
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_CSRRS), line:76:1, endln:76:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_CSRRS
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_CSRRC), line:77:1, endln:77:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_CSRRC
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_CSRRWI), line:78:1, endln:78:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_CSRRWI
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_CSRRSI), line:79:1, endln:79:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_CSRRSI
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_CSRRCI), line:80:1, endln:80:29
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_CSRRCI
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT12_ECALL), line:84:1, endln:84:45
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT12_ECALL
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT12_EBREAK), line:85:1, endln:85:45
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT12_EBREAK
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT12_ERET), line:86:1, endln:86:45
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT12_ERET
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT12_WFI), line:87:1, endln:87:45
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT12_WFI
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT7_MUL_DIV), line:90:1, endln:90:33
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT7_MUL_DIV
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:29
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_MUL), line:92:1, endln:92:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_MUL
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_MULH), line:93:1, endln:93:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_MULH
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_MULHSU), line:94:1, endln:94:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_MULHSU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_MULHU), line:95:1, endln:95:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_MULHU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_DIV), line:96:1, endln:96:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_DIV
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_DIVU), line:97:1, endln:97:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_DIVU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_REM), line:98:1, endln:98:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_REM
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (RV32_FUNCT3_REMU), line:99:1, endln:99:32
      |vpiParent:
      \_SourceFile: (rv32_opcodes.vh), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/rv32_opcodes.vh, line:2:1, endln:2:27
      |vpiName:RV32_FUNCT3_REMU
      |vpiNameStartColumn:9
      |vpiBodyStartColumn:28
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (PC_SRC_SEL_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:5:29, endln:5:46
    |vpiParent:
    \_SourceFile: (vscale_PC_mux.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v
    |vpiName:PC_SRC_SEL_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_SRC_SEL_WIDTH), line:12:1, endln:12:27
    |vpiSectionStartLine:12
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:12
    |vpiSectionEndColumn:27
    |vpiSourceStartLine:152
    |vpiSourceStartColumn:29
    |vpiSourceEndLine:152
    |vpiSourceEndColumn:30
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (INST_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:6:29, endln:6:40
    |vpiParent:
    \_SourceFile: (vscale_PC_mux.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v
    |vpiName:INST_WIDTH
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (INST_WIDTH), line:2:1, endln:2:26
    |vpiSectionStartLine:2
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:2
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:153
    |vpiSourceStartColumn:29
    |vpiSourceEndLine:153
    |vpiSourceEndColumn:31
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:7:29, endln:7:37
    |vpiParent:
    \_SourceFile: (vscale_PC_mux.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:154
    |vpiSourceStartColumn:29
    |vpiSourceEndLine:154
    |vpiSourceEndColumn:31
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:8:29, endln:8:37
    |vpiParent:
    \_SourceFile: (vscale_PC_mux.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:155
    |vpiSourceStartColumn:29
    |vpiSourceEndLine:155
    |vpiSourceEndColumn:31
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:9:29, endln:9:37
    |vpiParent:
    \_SourceFile: (vscale_PC_mux.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:156
    |vpiSourceStartColumn:29
    |vpiSourceEndLine:156
    |vpiSourceEndColumn:31
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:10:29, endln:10:37
    |vpiParent:
    \_SourceFile: (vscale_PC_mux.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:157
    |vpiSourceStartColumn:29
    |vpiSourceEndLine:157
    |vpiSourceEndColumn:31
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:11:29, endln:11:37
    |vpiParent:
    \_SourceFile: (vscale_PC_mux.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:158
    |vpiSourceStartColumn:29
    |vpiSourceEndLine:158
    |vpiSourceEndColumn:31
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:12:30, endln:12:38
    |vpiParent:
    \_SourceFile: (vscale_PC_mux.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:159
    |vpiSourceStartColumn:30
    |vpiSourceEndLine:159
    |vpiSourceEndColumn:32
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:15:10, endln:15:18
    |vpiParent:
    \_SourceFile: (vscale_PC_mux.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:162
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:162
    |vpiSourceEndColumn:12
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:16:10, endln:16:18
    |vpiParent:
    \_SourceFile: (vscale_PC_mux.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:163
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:163
    |vpiSourceEndColumn:12
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:17:10, endln:17:18
    |vpiParent:
    \_SourceFile: (vscale_PC_mux.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:164
    |vpiSourceStartColumn:10
    |vpiSourceEndLine:164
    |vpiSourceEndColumn:12
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:19:9, endln:19:17
    |vpiParent:
    \_SourceFile: (vscale_PC_mux.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:166
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:166
    |vpiSourceEndColumn:11
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:20:9, endln:20:17
    |vpiParent:
    \_SourceFile: (vscale_PC_mux.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:167
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:167
    |vpiSourceEndColumn:11
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (PC_JAL_TARGET), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:24:9, endln:24:23
    |vpiParent:
    \_SourceFile: (vscale_PC_mux.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v
    |vpiName:PC_JAL_TARGET
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_JAL_TARGET), line:15:1, endln:15:46
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (PC_SRC_SEL_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:15:26, endln:15:43
      |vpiParent:
      \_PreprocMacroInstance: (PC_JAL_TARGET), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:24:9, endln:24:23
      |vpiName:PC_SRC_SEL_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (PC_SRC_SEL_WIDTH), line:12:1, endln:12:27
      |vpiSectionStartLine:12
      |vpiSectionStartColumn:26
      |vpiSectionEndLine:12
      |vpiSectionEndColumn:27
      |vpiSourceStartLine:171
      |vpiSourceStartColumn:9
      |vpiSourceEndLine:171
      |vpiSourceEndColumn:10
    |vpiSectionStartLine:15
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:15
    |vpiSectionEndColumn:30
    |vpiSourceStartLine:171
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:171
    |vpiSourceEndColumn:13
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (PC_JALR_TARGET), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:28:9, endln:28:24
    |vpiParent:
    \_SourceFile: (vscale_PC_mux.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v
    |vpiName:PC_JALR_TARGET
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_JALR_TARGET), line:16:1, endln:16:46
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (PC_SRC_SEL_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:16:26, endln:16:43
      |vpiParent:
      \_PreprocMacroInstance: (PC_JALR_TARGET), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:28:9, endln:28:24
      |vpiName:PC_SRC_SEL_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (PC_SRC_SEL_WIDTH), line:12:1, endln:12:27
      |vpiSectionStartLine:12
      |vpiSectionStartColumn:26
      |vpiSectionEndLine:12
      |vpiSectionEndColumn:27
      |vpiSourceStartLine:175
      |vpiSourceStartColumn:9
      |vpiSourceEndLine:175
      |vpiSourceEndColumn:10
    |vpiSectionStartLine:16
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:16
    |vpiSectionEndColumn:30
    |vpiSourceStartLine:175
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:175
    |vpiSourceEndColumn:13
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (PC_BRANCH_TARGET), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:32:9, endln:32:26
    |vpiParent:
    \_SourceFile: (vscale_PC_mux.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v
    |vpiName:PC_BRANCH_TARGET
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_BRANCH_TARGET), line:14:1, endln:14:46
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (PC_SRC_SEL_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:14:26, endln:14:43
      |vpiParent:
      \_PreprocMacroInstance: (PC_BRANCH_TARGET), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:32:9, endln:32:26
      |vpiName:PC_SRC_SEL_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (PC_SRC_SEL_WIDTH), line:12:1, endln:12:27
      |vpiSectionStartLine:12
      |vpiSectionStartColumn:26
      |vpiSectionEndLine:12
      |vpiSectionEndColumn:27
      |vpiSourceStartLine:179
      |vpiSourceStartColumn:9
      |vpiSourceEndLine:179
      |vpiSourceEndColumn:10
    |vpiSectionStartLine:14
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:14
    |vpiSectionEndColumn:30
    |vpiSourceStartLine:179
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:179
    |vpiSourceEndColumn:13
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (PC_REPLAY), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:36:9, endln:36:19
    |vpiParent:
    \_SourceFile: (vscale_PC_mux.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v
    |vpiName:PC_REPLAY
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_REPLAY), line:17:1, endln:17:46
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (PC_SRC_SEL_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:17:26, endln:17:43
      |vpiParent:
      \_PreprocMacroInstance: (PC_REPLAY), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:36:9, endln:36:19
      |vpiName:PC_SRC_SEL_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (PC_SRC_SEL_WIDTH), line:12:1, endln:12:27
      |vpiSectionStartLine:12
      |vpiSectionStartColumn:26
      |vpiSectionEndLine:12
      |vpiSectionEndColumn:27
      |vpiSourceStartLine:183
      |vpiSourceStartColumn:9
      |vpiSourceEndLine:183
      |vpiSourceEndColumn:10
    |vpiSectionStartLine:17
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:17
    |vpiSectionEndColumn:30
    |vpiSourceStartLine:183
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:183
    |vpiSourceEndColumn:13
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:38:21, endln:38:29
    |vpiParent:
    \_SourceFile: (vscale_PC_mux.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:185
    |vpiSourceStartColumn:21
    |vpiSourceEndLine:185
    |vpiSourceEndColumn:23
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (PC_HANDLER), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:40:9, endln:40:20
    |vpiParent:
    \_SourceFile: (vscale_PC_mux.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v
    |vpiName:PC_HANDLER
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_HANDLER), line:18:1, endln:18:46
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (PC_SRC_SEL_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:18:26, endln:18:43
      |vpiParent:
      \_PreprocMacroInstance: (PC_HANDLER), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:40:9, endln:40:20
      |vpiName:PC_SRC_SEL_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (PC_SRC_SEL_WIDTH), line:12:1, endln:12:27
      |vpiSectionStartLine:12
      |vpiSectionStartColumn:26
      |vpiSectionEndLine:12
      |vpiSectionEndColumn:27
      |vpiSourceStartLine:187
      |vpiSourceStartColumn:9
      |vpiSourceEndLine:187
      |vpiSourceEndColumn:10
    |vpiSectionStartLine:18
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:18
    |vpiSectionEndColumn:30
    |vpiSourceStartLine:187
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:187
    |vpiSourceEndColumn:13
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:42:21, endln:42:29
    |vpiParent:
    \_SourceFile: (vscale_PC_mux.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:189
    |vpiSourceStartColumn:21
    |vpiSourceEndLine:189
    |vpiSourceEndColumn:23
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (PC_EPC), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:44:9, endln:44:16
    |vpiParent:
    \_SourceFile: (vscale_PC_mux.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v
    |vpiName:PC_EPC
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (PC_EPC), line:19:1, endln:19:46
    |vpiPreprocMacroInstance:
    \_PreprocMacroInstance: (PC_SRC_SEL_WIDTH), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl_constants.vh, line:19:26, endln:19:43
      |vpiParent:
      \_PreprocMacroInstance: (PC_EPC), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:44:9, endln:44:16
      |vpiName:PC_SRC_SEL_WIDTH
      |vpiPreprocMacroDefinition:
      \_PreprocMacroDefinition: (PC_SRC_SEL_WIDTH), line:12:1, endln:12:27
      |vpiSectionStartLine:12
      |vpiSectionStartColumn:26
      |vpiSectionEndLine:12
      |vpiSectionEndColumn:27
      |vpiSourceStartLine:191
      |vpiSourceStartColumn:9
      |vpiSourceEndLine:191
      |vpiSourceEndColumn:10
    |vpiSectionStartLine:19
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:19
    |vpiSectionEndColumn:30
    |vpiSourceStartLine:191
    |vpiSourceStartColumn:9
    |vpiSourceEndLine:191
    |vpiSourceEndColumn:13
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:46:21, endln:46:29
    |vpiParent:
    \_SourceFile: (vscale_PC_mux.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:193
    |vpiSourceStartColumn:21
    |vpiSourceEndLine:193
    |vpiSourceEndColumn:23
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (XPR_LEN), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:50:21, endln:50:29
    |vpiParent:
    \_SourceFile: (vscale_PC_mux.v), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v
    |vpiName:XPR_LEN
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (XPR_LEN), line:4:1, endln:4:26
    |vpiSectionStartLine:4
    |vpiSectionStartColumn:24
    |vpiSectionEndLine:4
    |vpiSectionEndColumn:26
    |vpiSourceStartLine:197
    |vpiSourceStartColumn:21
    |vpiSourceEndLine:197
    |vpiSourceEndColumn:23
|vpiAllPackages:
\_Package: (builtin)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (builtin)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:builtin
  |vpiInternalScope:
  \_ClassDefn: (builtin::array)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (array)
      |vpiParent:
      \_ClassDefn: (builtin::array)
      |vpiName:array
    |vpiFullName:builtin::array
  |vpiInternalScope:
  \_ClassDefn: (builtin::queue)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (queue)
      |vpiParent:
      \_ClassDefn: (builtin::queue)
      |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiInternalScope:
  \_ClassDefn: (builtin::string)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (string)
      |vpiParent:
      \_ClassDefn: (builtin::string)
      |vpiName:string
    |vpiFullName:builtin::string
  |vpiInternalScope:
  \_ClassDefn: (builtin::system)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (system)
      |vpiParent:
      \_ClassDefn: (builtin::system)
      |vpiName:system
    |vpiFullName:builtin::system
  |vpiInternalScope:
  \_ClassDefn: (builtin::any_sverilog_class)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (any_sverilog_class)
      |vpiParent:
      \_ClassDefn: (builtin::any_sverilog_class)
      |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiInternalScope:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/third_party/tests/RiscV/builtin.sv, line:1:3, endln:27:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (mailbox)
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/third_party/tests/RiscV/builtin.sv, line:1:3, endln:27:11
      |vpiName:mailbox
    |vpiFullName:builtin::mailbox
    |vpiInternalScope:
    \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/third_party/tests/RiscV/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (new)
        |vpiParent:
        \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
        |vpiName:new
      |vpiFullName:builtin::mailbox::new
      |vpiTypespec:
      \_IntTypespec: , line:3:19, endln:3:22
        |vpiParent:
        \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:3:19, endln:3:22
      |vpiMethod:1
      |vpiIODecl:
      \_IODecl: (bound), line:3:23, endln:3:28
        |vpiParent:
        \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
        |vpiDirection:1
        |vpiName:bound
        |vpiExpr:
        \_Constant: , line:3:31, endln:3:32
          |vpiParent:
          \_IODecl: (bound), line:3:23, endln:3:28
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiTypespec:
        \_RefTypespec: (builtin::mailbox::new::bound), line:3:19, endln:3:22
          |vpiParent:
          \_IODecl: (bound), line:3:23, endln:3:28
          |vpiFullName:builtin::mailbox::new::bound
          |vpiActual:
          \_IntTypespec: , line:3:19, endln:3:22
    |vpiInternalScope:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/third_party/tests/RiscV/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (num)
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiName:num
      |vpiFullName:builtin::mailbox::num
      |vpiTypespec:
      \_IntTypespec: , line:6:14, endln:6:17
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:6:14, endln:6:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::num), line:6:14, endln:6:17
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiFullName:builtin::mailbox::num
        |vpiActual:
        \_IntTypespec: , line:6:14, endln:6:17
    |vpiInternalScope:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/third_party/tests/RiscV/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (put)
        |vpiParent:
        \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
        |vpiName:put
      |vpiFullName:builtin::mailbox::put
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:9:15, endln:9:22
        |vpiParent:
        \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/third_party/tests/RiscV/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (try_put)
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiName:try_put
      |vpiFullName:builtin::mailbox::try_put
      |vpiTypespec:
      \_LogicTypespec: 
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiImportTypespec:
      \_LogicTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_put)
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiFullName:builtin::mailbox::try_put
        |vpiActual:
        \_LogicTypespec: 
      |vpiIODecl:
      \_IODecl: (message), line:12:23, endln:12:30
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/third_party/tests/RiscV/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (get)
        |vpiParent:
        \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
        |vpiName:get
      |vpiFullName:builtin::mailbox::get
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:15:19, endln:15:26
        |vpiParent:
        \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/third_party/tests/RiscV/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (try_get)
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiName:try_get
      |vpiFullName:builtin::mailbox::try_get
      |vpiTypespec:
      \_IntTypespec: , line:18:14, endln:18:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:18:14, endln:18:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_get), line:18:14, endln:18:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiFullName:builtin::mailbox::try_get
        |vpiActual:
        \_IntTypespec: , line:18:14, endln:18:17
      |vpiIODecl:
      \_IODecl: (message), line:18:31, endln:18:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/third_party/tests/RiscV/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (peek)
        |vpiParent:
        \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
        |vpiName:peek
      |vpiFullName:builtin::mailbox::peek
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:21:20, endln:21:27
        |vpiParent:
        \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/third_party/tests/RiscV/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (try_peek)
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiName:try_peek
      |vpiFullName:builtin::mailbox::try_peek
      |vpiTypespec:
      \_IntTypespec: , line:24:14, endln:24:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:24:14, endln:24:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_peek), line:24:14, endln:24:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiFullName:builtin::mailbox::try_peek
        |vpiActual:
        \_IntTypespec: , line:24:14, endln:24:17
      |vpiIODecl:
      \_IODecl: (message), line:24:31, endln:24:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiDirection:6
        |vpiName:message
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
    |vpiMethod:
    \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
    |vpiMethod:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiMethod:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiMethod:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiMethod:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
  |vpiInternalScope:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/third_party/tests/RiscV/builtin.sv, line:30:3, endln:52:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (process)
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/third_party/tests/RiscV/builtin.sv, line:30:3, endln:52:11
      |vpiName:process
    |vpiFullName:builtin::process
    |vpiInternalScope:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/third_party/tests/RiscV/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (self)
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:self
      |vpiFullName:builtin::process::self
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::process::self::process), line:34:21, endln:34:28
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:process
        |vpiFullName:builtin::process::self::process
        |vpiActual:
        \_ClassTypespec: (process)
    |vpiInternalScope:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/third_party/tests/RiscV/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (status)
        |vpiParent:
        \_Function: (builtin::process::status), line:37:5, endln:38:16
        |vpiName:status
      |vpiFullName:builtin::process::status
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::process::status::state), line:37:14, endln:37:19
        |vpiParent:
        \_Function: (builtin::process::status), line:37:5, endln:38:16
        |vpiName:state
        |vpiFullName:builtin::process::status::state
        |vpiActual:
        \_TypedefTypespec: (state), line:32:68, endln:32:73
    |vpiInternalScope:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/third_party/tests/RiscV/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (kill)
        |vpiParent:
        \_Task: (builtin::process::kill), line:40:5, endln:41:12
        |vpiName:kill
      |vpiFullName:builtin::process::kill
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/third_party/tests/RiscV/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (await)
        |vpiParent:
        \_Task: (builtin::process::await), line:43:5, endln:44:12
        |vpiName:await
      |vpiFullName:builtin::process::await
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/third_party/tests/RiscV/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (suspend)
        |vpiParent:
        \_Task: (builtin::process::suspend), line:46:5, endln:47:12
        |vpiName:suspend
      |vpiFullName:builtin::process::suspend
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/third_party/tests/RiscV/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (resume)
        |vpiParent:
        \_Task: (builtin::process::resume), line:49:5, endln:50:12
        |vpiName:resume
      |vpiFullName:builtin::process::resume
      |vpiMethod:1
      |vpiVisibility:1
    |vpiTypespec:
    \_EnumTypespec: , line:32:13, endln:32:73
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/third_party/tests/RiscV/builtin.sv, line:30:3, endln:52:11
      |vpiEnumConst:
      \_EnumConst: (FINISHED), line:32:20, endln:32:28
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:FINISHED
        |INT:0
        |vpiDecompile:0
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (RUNNING), line:32:30, endln:32:37
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:RUNNING
        |INT:1
        |vpiDecompile:1
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (WAITING), line:32:39, endln:32:46
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:WAITING
        |INT:2
        |vpiDecompile:2
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (SUSPENDED), line:32:48, endln:32:57
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:SUSPENDED
        |INT:3
        |vpiDecompile:3
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (KILLED), line:32:59, endln:32:65
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:KILLED
        |INT:4
        |vpiDecompile:4
        |vpiSize:64
    |vpiTypespec:
    \_TypedefTypespec: (state), line:32:68, endln:32:73
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/third_party/tests/RiscV/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (state)
        |vpiParent:
        \_TypedefTypespec: (state), line:32:68, endln:32:73
        |vpiName:state
      |vpiTypedefAlias:
      \_RefTypespec: (builtin::process::state), line:32:13, endln:32:67
        |vpiParent:
        \_TypedefTypespec: (state), line:32:68, endln:32:73
        |vpiFullName:builtin::process::state
        |vpiActual:
        \_EnumTypespec: , line:32:13, endln:32:73
    |vpiImportTypespec:
    \_EnumTypespec: , line:32:13, endln:32:73
    |vpiImportTypespec:
    \_TypedefTypespec: (state), line:32:68, endln:32:73
    |vpiImportTypespec:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiImportTypespec:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiImportTypespec:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiImportTypespec:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiImportTypespec:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiImportTypespec:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
    |vpiMethod:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiMethod:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiMethod:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiMethod:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiMethod:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiMethod:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
  |vpiInternalScope:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/third_party/tests/RiscV/builtin.sv, line:55:3, endln:69:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (semaphore)
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/third_party/tests/RiscV/builtin.sv, line:55:3, endln:69:11
      |vpiName:semaphore
    |vpiFullName:builtin::semaphore
    |vpiInternalScope:
    \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/third_party/tests/RiscV/builtin.sv, line:55:3, endln:69:11
      |vpiName:
      \_Identifier: (new)
        |vpiParent:
        \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
        |vpiName:new
      |vpiFullName:builtin::semaphore::new
      |vpiTypespec:
      \_IntTypespec: , line:57:18, endln:57:21
        |vpiParent:
        \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:57:18, endln:57:21
      |vpiMethod:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:57:22, endln:57:30
        |vpiParent:
        \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:57:33, endln:57:34
          |vpiParent:
          \_IODecl: (keyCount), line:57:22, endln:57:30
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiTypespec:
        \_RefTypespec: (builtin::semaphore::new::keyCount), line:57:18, endln:57:21
          |vpiParent:
          \_IODecl: (keyCount), line:57:22, endln:57:30
          |vpiFullName:builtin::semaphore::new::keyCount
          |vpiActual:
          \_IntTypespec: , line:57:18, endln:57:21
    |vpiInternalScope:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/third_party/tests/RiscV/builtin.sv, line:55:3, endln:69:11
      |vpiName:
      \_Identifier: (put)
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiName:put
      |vpiFullName:builtin::semaphore::put
      |vpiTypespec:
      \_IntTypespec: , line:60:14, endln:60:17
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:60:14, endln:60:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:60:18, endln:60:26
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:60:29, endln:60:30
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypespec:
        \_RefTypespec: (builtin::semaphore::put::keyCount), line:60:14, endln:60:17
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiFullName:builtin::semaphore::put::keyCount
          |vpiActual:
          \_IntTypespec: , line:60:14, endln:60:17
    |vpiInternalScope:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/third_party/tests/RiscV/builtin.sv, line:55:3, endln:69:11
      |vpiName:
      \_Identifier: (get)
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiName:get
      |vpiFullName:builtin::semaphore::get
      |vpiTypespec:
      \_IntTypespec: , line:63:14, endln:63:17
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:63:14, endln:63:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:63:18, endln:63:26
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:63:29, endln:63:30
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypespec:
        \_RefTypespec: (builtin::semaphore::get::keyCount), line:63:14, endln:63:17
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiFullName:builtin::semaphore::get::keyCount
          |vpiActual:
          \_IntTypespec: , line:63:14, endln:63:17
    |vpiInternalScope:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/third_party/tests/RiscV/builtin.sv, line:55:3, endln:69:11
      |vpiName:
      \_Identifier: (try_get)
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiName:try_get
      |vpiFullName:builtin::semaphore::try_get
      |vpiTypespec:
      \_IntTypespec: , line:66:14, endln:66:17
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:66:14, endln:66:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::semaphore::try_get), line:66:14, endln:66:17
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiFullName:builtin::semaphore::try_get
        |vpiActual:
        \_IntTypespec: , line:66:14, endln:66:17
      |vpiIODecl:
      \_IODecl: (keyCount), line:66:30, endln:66:38
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:66:41, endln:66:42
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypespec:
        \_RefTypespec: (builtin::semaphore::try_get::keyCount), line:66:26, endln:66:29
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiFullName:builtin::semaphore::try_get::keyCount
          |vpiActual:
          \_IntTypespec: , line:66:14, endln:66:17
    |vpiImportTypespec:
    \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiImportTypespec:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
    |vpiMethod:
    \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
    |vpiMethod:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiMethod:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiMethod:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
  |vpiTypespec:
  \_ClassTypespec: (array)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:array
    |vpiClassDefn:
    \_ClassDefn: (builtin::array)
  |vpiTypespec:
  \_ClassTypespec: (queue)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:queue
    |vpiClassDefn:
    \_ClassDefn: (builtin::queue)
  |vpiTypespec:
  \_ClassTypespec: (string)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:string
    |vpiClassDefn:
    \_ClassDefn: (builtin::string)
  |vpiTypespec:
  \_ClassTypespec: (system)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:system
    |vpiClassDefn:
    \_ClassDefn: (builtin::system)
  |vpiTypespec:
  \_ClassTypespec: (any_sverilog_class)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:any_sverilog_class
    |vpiClassDefn:
    \_ClassDefn: (builtin::any_sverilog_class)
  |vpiTypespec:
  \_ClassTypespec: (mailbox)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:mailbox
    |vpiClassDefn:
    \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/third_party/tests/RiscV/builtin.sv, line:1:3, endln:27:11
  |vpiTypespec:
  \_ClassTypespec: (process)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:process
    |vpiClassDefn:
    \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/third_party/tests/RiscV/builtin.sv, line:30:3, endln:52:11
  |vpiTypespec:
  \_ClassTypespec: (semaphore)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:semaphore
    |vpiClassDefn:
    \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/third_party/tests/RiscV/builtin.sv, line:55:3, endln:69:11
  |vpiImportTypespec:
  \_ClassDefn: (builtin::array)
  |vpiImportTypespec:
  \_ClassTypespec: (array)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::queue)
  |vpiImportTypespec:
  \_ClassTypespec: (queue)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::string)
  |vpiImportTypespec:
  \_ClassTypespec: (string)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::system)
  |vpiImportTypespec:
  \_ClassTypespec: (system)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiImportTypespec:
  \_ClassTypespec: (any_sverilog_class)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/third_party/tests/RiscV/builtin.sv, line:1:3, endln:27:11
  |vpiImportTypespec:
  \_ClassTypespec: (mailbox)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/third_party/tests/RiscV/builtin.sv, line:30:3, endln:52:11
  |vpiImportTypespec:
  \_ClassTypespec: (process)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/third_party/tests/RiscV/builtin.sv, line:55:3, endln:69:11
  |vpiImportTypespec:
  \_ClassTypespec: (semaphore)
  |vpiClassDefn:
  \_ClassDefn: (builtin::array)
  |vpiClassDefn:
  \_ClassDefn: (builtin::queue)
  |vpiClassDefn:
  \_ClassDefn: (builtin::string)
  |vpiClassDefn:
  \_ClassDefn: (builtin::system)
  |vpiClassDefn:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiClassDefn:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/third_party/tests/RiscV/builtin.sv, line:1:3, endln:27:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/third_party/tests/RiscV/builtin.sv, line:30:3, endln:52:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/third_party/tests/RiscV/builtin.sv, line:55:3, endln:69:11
|vpiAllModules:
\_Module: work@vscale_PC_mux (work@vscale_PC_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:4:1, endln:58:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@vscale_PC_mux)
    |vpiParent:
    \_Module: work@vscale_PC_mux (work@vscale_PC_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:4:1, endln:58:10
    |vpiName:work@vscale_PC_mux
  |vpiTypespec:
  \_LogicTypespec: , line:5:28, endln:5:51
    |vpiParent:
    \_Module: work@vscale_PC_mux (work@vscale_PC_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:4:1, endln:58:10
    |vpiRange:
    \_Range: , line:5:28, endln:5:51
      |vpiParent:
      \_LogicTypespec: , line:5:28, endln:5:51
      |vpiLeftRange:
      \_Operation: , line:5:29, endln:5:48
        |vpiParent:
        \_Range: , line:5:28, endln:5:51
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:12:26, endln:12:27
          |vpiParent:
          \_Operation: , line:5:29, endln:5:48
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:5:47, endln:5:48
          |vpiParent:
          \_Operation: , line:5:29, endln:5:48
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:5:49, endln:5:50
        |vpiParent:
        \_Range: , line:5:28, endln:5:51
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:6:28, endln:6:45
    |vpiParent:
    \_Module: work@vscale_PC_mux (work@vscale_PC_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:4:1, endln:58:10
    |vpiRange:
    \_Range: , line:6:28, endln:6:45
      |vpiParent:
      \_LogicTypespec: , line:6:28, endln:6:45
      |vpiLeftRange:
      \_Operation: , line:6:29, endln:6:42
        |vpiParent:
        \_Range: , line:6:28, endln:6:45
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:2:24, endln:2:26
          |vpiParent:
          \_Operation: , line:6:29, endln:6:42
          |vpiDecompile:32
          |vpiSize:64
          |UINT:32
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:6:41, endln:6:42
          |vpiParent:
          \_Operation: , line:6:29, endln:6:42
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:6:43, endln:6:44
        |vpiParent:
        \_Range: , line:6:28, endln:6:45
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_LogicTypespec: , line:5:28, endln:5:51
  |vpiImportTypespec:
  \_Net: (work@vscale_PC_mux.PC_src_sel), line:5:52, endln:5:62
    |vpiParent:
    \_Module: work@vscale_PC_mux (work@vscale_PC_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:4:1, endln:58:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_PC_mux.PC_src_sel), line:5:28, endln:5:51
      |vpiParent:
      \_Net: (work@vscale_PC_mux.PC_src_sel), line:5:52, endln:5:62
      |vpiFullName:work@vscale_PC_mux.PC_src_sel
      |vpiActual:
      \_LogicTypespec: , line:5:28, endln:5:51
    |vpiName:PC_src_sel
    |vpiFullName:work@vscale_PC_mux.PC_src_sel
  |vpiImportTypespec:
  \_LogicTypespec: , line:6:28, endln:6:45
  |vpiImportTypespec:
  \_Net: (work@vscale_PC_mux.inst_DX), line:6:52, endln:6:59
    |vpiParent:
    \_Module: work@vscale_PC_mux (work@vscale_PC_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:4:1, endln:58:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_PC_mux.inst_DX), line:6:28, endln:6:45
      |vpiParent:
      \_Net: (work@vscale_PC_mux.inst_DX), line:6:52, endln:6:59
      |vpiFullName:work@vscale_PC_mux.inst_DX
      |vpiActual:
      \_LogicTypespec: , line:6:28, endln:6:45
    |vpiName:inst_DX
    |vpiFullName:work@vscale_PC_mux.inst_DX
  |vpiImportTypespec:
  \_Net: (work@vscale_PC_mux.rs1_data), line:7:52, endln:7:60
    |vpiParent:
    \_Module: work@vscale_PC_mux (work@vscale_PC_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:4:1, endln:58:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_PC_mux.rs1_data), line:7:28, endln:7:42
      |vpiParent:
      \_Net: (work@vscale_PC_mux.rs1_data), line:7:52, endln:7:60
      |vpiFullName:work@vscale_PC_mux.rs1_data
      |vpiActual:
      \_LogicTypespec: , line:6:28, endln:6:45
    |vpiName:rs1_data
    |vpiFullName:work@vscale_PC_mux.rs1_data
  |vpiImportTypespec:
  \_Net: (work@vscale_PC_mux.PC_IF), line:8:52, endln:8:57
    |vpiParent:
    \_Module: work@vscale_PC_mux (work@vscale_PC_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:4:1, endln:58:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_PC_mux.PC_IF), line:8:28, endln:8:42
      |vpiParent:
      \_Net: (work@vscale_PC_mux.PC_IF), line:8:52, endln:8:57
      |vpiFullName:work@vscale_PC_mux.PC_IF
      |vpiActual:
      \_LogicTypespec: , line:6:28, endln:6:45
    |vpiName:PC_IF
    |vpiFullName:work@vscale_PC_mux.PC_IF
  |vpiImportTypespec:
  \_Net: (work@vscale_PC_mux.PC_DX), line:9:52, endln:9:57
    |vpiParent:
    \_Module: work@vscale_PC_mux (work@vscale_PC_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:4:1, endln:58:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_PC_mux.PC_DX), line:9:28, endln:9:42
      |vpiParent:
      \_Net: (work@vscale_PC_mux.PC_DX), line:9:52, endln:9:57
      |vpiFullName:work@vscale_PC_mux.PC_DX
      |vpiActual:
      \_LogicTypespec: , line:6:28, endln:6:45
    |vpiName:PC_DX
    |vpiFullName:work@vscale_PC_mux.PC_DX
  |vpiImportTypespec:
  \_Net: (work@vscale_PC_mux.handler_PC), line:10:52, endln:10:62
    |vpiParent:
    \_Module: work@vscale_PC_mux (work@vscale_PC_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:4:1, endln:58:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_PC_mux.handler_PC), line:10:28, endln:10:42
      |vpiParent:
      \_Net: (work@vscale_PC_mux.handler_PC), line:10:52, endln:10:62
      |vpiFullName:work@vscale_PC_mux.handler_PC
      |vpiActual:
      \_LogicTypespec: , line:6:28, endln:6:45
    |vpiName:handler_PC
    |vpiFullName:work@vscale_PC_mux.handler_PC
  |vpiImportTypespec:
  \_Net: (work@vscale_PC_mux.epc), line:11:52, endln:11:55
    |vpiParent:
    \_Module: work@vscale_PC_mux (work@vscale_PC_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:4:1, endln:58:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_PC_mux.epc), line:11:28, endln:11:42
      |vpiParent:
      \_Net: (work@vscale_PC_mux.epc), line:11:52, endln:11:55
      |vpiFullName:work@vscale_PC_mux.epc
      |vpiActual:
      \_LogicTypespec: , line:6:28, endln:6:45
    |vpiName:epc
    |vpiFullName:work@vscale_PC_mux.epc
  |vpiImportTypespec:
  \_Net: (work@vscale_PC_mux.PC_PIF), line:12:52, endln:12:58
    |vpiParent:
    \_Module: work@vscale_PC_mux (work@vscale_PC_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:4:1, endln:58:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_PC_mux.PC_PIF), line:12:29, endln:12:43
      |vpiParent:
      \_Net: (work@vscale_PC_mux.PC_PIF), line:12:52, endln:12:58
      |vpiFullName:work@vscale_PC_mux.PC_PIF
      |vpiActual:
      \_LogicTypespec: , line:6:28, endln:6:45
    |vpiName:PC_PIF
    |vpiFullName:work@vscale_PC_mux.PC_PIF
  |vpiImportTypespec:
  \_Net: (work@vscale_PC_mux.imm_b), line:15:52, endln:15:57
    |vpiParent:
    \_Module: work@vscale_PC_mux (work@vscale_PC_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:4:1, endln:58:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_PC_mux.imm_b), line:15:4, endln:15:8
      |vpiParent:
      \_Net: (work@vscale_PC_mux.imm_b), line:15:52, endln:15:57
      |vpiFullName:work@vscale_PC_mux.imm_b
      |vpiActual:
      \_LogicTypespec: , line:6:28, endln:6:45
    |vpiName:imm_b
    |vpiFullName:work@vscale_PC_mux.imm_b
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_PC_mux.jal_offset), line:16:52, endln:16:62
    |vpiParent:
    \_Module: work@vscale_PC_mux (work@vscale_PC_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:4:1, endln:58:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_PC_mux.jal_offset), line:16:4, endln:16:8
      |vpiParent:
      \_Net: (work@vscale_PC_mux.jal_offset), line:16:52, endln:16:62
      |vpiFullName:work@vscale_PC_mux.jal_offset
      |vpiActual:
      \_LogicTypespec: , line:6:28, endln:6:45
    |vpiName:jal_offset
    |vpiFullName:work@vscale_PC_mux.jal_offset
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_PC_mux.jalr_offset), line:17:52, endln:17:63
    |vpiParent:
    \_Module: work@vscale_PC_mux (work@vscale_PC_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:4:1, endln:58:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_PC_mux.jalr_offset), line:17:4, endln:17:8
      |vpiParent:
      \_Net: (work@vscale_PC_mux.jalr_offset), line:17:52, endln:17:63
      |vpiFullName:work@vscale_PC_mux.jalr_offset
      |vpiActual:
      \_LogicTypespec: , line:6:28, endln:6:45
    |vpiName:jalr_offset
    |vpiFullName:work@vscale_PC_mux.jalr_offset
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_PC_mux.base), line:19:52, endln:19:56
    |vpiParent:
    \_Module: work@vscale_PC_mux (work@vscale_PC_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:4:1, endln:58:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_PC_mux.base), line:19:4, endln:19:22
      |vpiParent:
      \_Net: (work@vscale_PC_mux.base), line:19:52, endln:19:56
      |vpiFullName:work@vscale_PC_mux.base
      |vpiActual:
      \_LogicTypespec: , line:6:28, endln:6:45
    |vpiName:base
    |vpiFullName:work@vscale_PC_mux.base
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_PC_mux.offset), line:20:52, endln:20:58
    |vpiParent:
    \_Module: work@vscale_PC_mux (work@vscale_PC_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:4:1, endln:58:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_PC_mux.offset), line:20:4, endln:20:22
      |vpiParent:
      \_Net: (work@vscale_PC_mux.offset), line:20:52, endln:20:58
      |vpiFullName:work@vscale_PC_mux.offset
      |vpiActual:
      \_LogicTypespec: , line:6:28, endln:6:45
    |vpiName:offset
    |vpiFullName:work@vscale_PC_mux.offset
    |vpiNetType:48
  |vpiDefName:work@vscale_PC_mux
  |vpiNet:
  \_Net: (work@vscale_PC_mux.PC_src_sel), line:5:52, endln:5:62
  |vpiNet:
  \_Net: (work@vscale_PC_mux.inst_DX), line:6:52, endln:6:59
  |vpiNet:
  \_Net: (work@vscale_PC_mux.rs1_data), line:7:52, endln:7:60
  |vpiNet:
  \_Net: (work@vscale_PC_mux.PC_IF), line:8:52, endln:8:57
  |vpiNet:
  \_Net: (work@vscale_PC_mux.PC_DX), line:9:52, endln:9:57
  |vpiNet:
  \_Net: (work@vscale_PC_mux.handler_PC), line:10:52, endln:10:62
  |vpiNet:
  \_Net: (work@vscale_PC_mux.epc), line:11:52, endln:11:55
  |vpiNet:
  \_Net: (work@vscale_PC_mux.PC_PIF), line:12:52, endln:12:58
  |vpiNet:
  \_Net: (work@vscale_PC_mux.imm_b), line:15:52, endln:15:57
  |vpiNet:
  \_Net: (work@vscale_PC_mux.jal_offset), line:16:52, endln:16:62
  |vpiNet:
  \_Net: (work@vscale_PC_mux.jalr_offset), line:17:52, endln:17:63
  |vpiNet:
  \_Net: (work@vscale_PC_mux.base), line:19:52, endln:19:56
  |vpiNet:
  \_Net: (work@vscale_PC_mux.offset), line:20:52, endln:20:58
  |vpiPort:
  \_Port: (PC_src_sel), line:5:52, endln:5:62
    |vpiParent:
    \_Module: work@vscale_PC_mux (work@vscale_PC_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:4:1, endln:58:10
    |vpiName:PC_src_sel
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@vscale_PC_mux.PC_src_sel), line:5:28, endln:5:51
      |vpiParent:
      \_Port: (PC_src_sel), line:5:52, endln:5:62
      |vpiFullName:work@vscale_PC_mux.PC_src_sel
      |vpiActual:
      \_LogicTypespec: , line:5:28, endln:5:51
  |vpiPort:
  \_Port: (inst_DX), line:6:52, endln:6:59
    |vpiParent:
    \_Module: work@vscale_PC_mux (work@vscale_PC_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:4:1, endln:58:10
    |vpiName:inst_DX
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@vscale_PC_mux.inst_DX), line:6:28, endln:6:45
      |vpiParent:
      \_Port: (inst_DX), line:6:52, endln:6:59
      |vpiFullName:work@vscale_PC_mux.inst_DX
      |vpiActual:
      \_LogicTypespec: , line:6:28, endln:6:45
  |vpiPort:
  \_Port: (rs1_data), line:7:52, endln:7:60
    |vpiParent:
    \_Module: work@vscale_PC_mux (work@vscale_PC_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:4:1, endln:58:10
    |vpiName:rs1_data
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@vscale_PC_mux.rs1_data), line:7:28, endln:7:42
      |vpiParent:
      \_Port: (rs1_data), line:7:52, endln:7:60
      |vpiFullName:work@vscale_PC_mux.rs1_data
      |vpiActual:
      \_LogicTypespec: , line:6:28, endln:6:45
  |vpiPort:
  \_Port: (PC_IF), line:8:52, endln:8:57
    |vpiParent:
    \_Module: work@vscale_PC_mux (work@vscale_PC_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:4:1, endln:58:10
    |vpiName:PC_IF
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@vscale_PC_mux.PC_IF), line:8:28, endln:8:42
      |vpiParent:
      \_Port: (PC_IF), line:8:52, endln:8:57
      |vpiFullName:work@vscale_PC_mux.PC_IF
      |vpiActual:
      \_LogicTypespec: , line:6:28, endln:6:45
  |vpiPort:
  \_Port: (PC_DX), line:9:52, endln:9:57
    |vpiParent:
    \_Module: work@vscale_PC_mux (work@vscale_PC_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:4:1, endln:58:10
    |vpiName:PC_DX
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@vscale_PC_mux.PC_DX), line:9:28, endln:9:42
      |vpiParent:
      \_Port: (PC_DX), line:9:52, endln:9:57
      |vpiFullName:work@vscale_PC_mux.PC_DX
      |vpiActual:
      \_LogicTypespec: , line:6:28, endln:6:45
  |vpiPort:
  \_Port: (handler_PC), line:10:52, endln:10:62
    |vpiParent:
    \_Module: work@vscale_PC_mux (work@vscale_PC_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:4:1, endln:58:10
    |vpiName:handler_PC
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@vscale_PC_mux.handler_PC), line:10:28, endln:10:42
      |vpiParent:
      \_Port: (handler_PC), line:10:52, endln:10:62
      |vpiFullName:work@vscale_PC_mux.handler_PC
      |vpiActual:
      \_LogicTypespec: , line:6:28, endln:6:45
  |vpiPort:
  \_Port: (epc), line:11:52, endln:11:55
    |vpiParent:
    \_Module: work@vscale_PC_mux (work@vscale_PC_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:4:1, endln:58:10
    |vpiName:epc
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@vscale_PC_mux.epc), line:11:28, endln:11:42
      |vpiParent:
      \_Port: (epc), line:11:52, endln:11:55
      |vpiFullName:work@vscale_PC_mux.epc
      |vpiActual:
      \_LogicTypespec: , line:6:28, endln:6:45
  |vpiPort:
  \_Port: (PC_PIF), line:12:52, endln:12:58
    |vpiParent:
    \_Module: work@vscale_PC_mux (work@vscale_PC_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:4:1, endln:58:10
    |vpiName:PC_PIF
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_PC_mux.PC_PIF), line:12:29, endln:12:43
      |vpiParent:
      \_Port: (PC_PIF), line:12:52, endln:12:58
      |vpiFullName:work@vscale_PC_mux.PC_PIF
      |vpiActual:
      \_LogicTypespec: , line:6:28, endln:6:45
  |vpiProcess:
  \_Always: , line:22:4, endln:53:7
    |vpiParent:
    \_Module: work@vscale_PC_mux (work@vscale_PC_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:4:1, endln:58:10
    |vpiStmt:
    \_EventControl: , line:22:11, endln:22:15
      |vpiParent:
      \_Always: , line:22:4, endln:53:7
      |vpiStmt:
      \_Begin: (work@vscale_PC_mux), line:22:16, endln:53:7
        |vpiParent:
        \_EventControl: , line:22:11, endln:22:15
        |vpiFullName:work@vscale_PC_mux
        |vpiStmt:
        \_CaseStmt: , line:23:7, endln:52:14
          |vpiParent:
          \_Begin: (work@vscale_PC_mux), line:22:16, endln:53:7
          |vpiCaseType:1
          |vpiCondition:
          \_RefObj: (work@vscale_PC_mux.PC_src_sel), line:23:13, endln:23:23
            |vpiParent:
            \_CaseStmt: , line:23:7, endln:52:14
            |vpiName:PC_src_sel
            |vpiFullName:work@vscale_PC_mux.PC_src_sel
            |vpiActual:
            \_Net: (work@vscale_PC_mux.PC_src_sel), line:5:52, endln:5:62
          |vpiCaseItem:
          \_CaseItem: , line:24:9, endln:27:12
            |vpiParent:
            \_CaseStmt: , line:23:7, endln:52:14
            |vpiExpr:
            \_Constant: , line:15:26, endln:15:46
              |vpiParent:
              \_CaseItem: , line:24:9, endln:27:12
              |vpiDecompile:3'd2
              |vpiSize:3
              |DEC:2
              |vpiConstType:1
            |vpiStmt:
            \_Begin: (work@vscale_PC_mux), line:24:26, endln:27:12
              |vpiParent:
              \_CaseItem: , line:24:9, endln:27:12
              |vpiFullName:work@vscale_PC_mux
              |vpiStmt:
              \_Assignment: , line:25:12, endln:25:24
                |vpiParent:
                \_Begin: (work@vscale_PC_mux), line:24:26, endln:27:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_RefObj: (work@vscale_PC_mux.PC_DX), line:25:19, endln:25:24
                  |vpiParent:
                  \_Assignment: , line:25:12, endln:25:24
                  |vpiName:PC_DX
                  |vpiFullName:work@vscale_PC_mux.PC_DX
                  |vpiActual:
                  \_Net: (work@vscale_PC_mux.PC_DX), line:9:52, endln:9:57
                |vpiLhs:
                \_RefObj: (work@vscale_PC_mux.base), line:25:12, endln:25:16
                  |vpiParent:
                  \_Assignment: , line:25:12, endln:25:24
                  |vpiName:base
                  |vpiFullName:work@vscale_PC_mux.base
                  |vpiActual:
                  \_Net: (work@vscale_PC_mux.base), line:19:52, endln:19:56
              |vpiStmt:
              \_Assignment: , line:26:12, endln:26:31
                |vpiParent:
                \_Begin: (work@vscale_PC_mux), line:24:26, endln:27:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_RefObj: (work@vscale_PC_mux.jal_offset), line:26:21, endln:26:31
                  |vpiParent:
                  \_Assignment: , line:26:12, endln:26:31
                  |vpiName:jal_offset
                  |vpiFullName:work@vscale_PC_mux.jal_offset
                  |vpiActual:
                  \_Net: (work@vscale_PC_mux.jal_offset), line:16:52, endln:16:62
                |vpiLhs:
                \_RefObj: (work@vscale_PC_mux.offset), line:26:12, endln:26:18
                  |vpiParent:
                  \_Assignment: , line:26:12, endln:26:31
                  |vpiName:offset
                  |vpiFullName:work@vscale_PC_mux.offset
                  |vpiActual:
                  \_Net: (work@vscale_PC_mux.offset), line:20:52, endln:20:58
          |vpiCaseItem:
          \_CaseItem: , line:28:9, endln:31:12
            |vpiParent:
            \_CaseStmt: , line:23:7, endln:52:14
            |vpiExpr:
            \_Constant: , line:16:26, endln:16:46
              |vpiParent:
              \_CaseItem: , line:28:9, endln:31:12
              |vpiDecompile:3'd3
              |vpiSize:3
              |DEC:3
              |vpiConstType:1
            |vpiStmt:
            \_Begin: (work@vscale_PC_mux), line:28:27, endln:31:12
              |vpiParent:
              \_CaseItem: , line:28:9, endln:31:12
              |vpiFullName:work@vscale_PC_mux
              |vpiStmt:
              \_Assignment: , line:29:12, endln:29:27
                |vpiParent:
                \_Begin: (work@vscale_PC_mux), line:28:27, endln:31:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_RefObj: (work@vscale_PC_mux.rs1_data), line:29:19, endln:29:27
                  |vpiParent:
                  \_Assignment: , line:29:12, endln:29:27
                  |vpiName:rs1_data
                  |vpiFullName:work@vscale_PC_mux.rs1_data
                  |vpiActual:
                  \_Net: (work@vscale_PC_mux.rs1_data), line:7:52, endln:7:60
                |vpiLhs:
                \_RefObj: (work@vscale_PC_mux.base), line:29:12, endln:29:16
                  |vpiParent:
                  \_Assignment: , line:29:12, endln:29:27
                  |vpiName:base
                  |vpiFullName:work@vscale_PC_mux.base
                  |vpiActual:
                  \_Net: (work@vscale_PC_mux.base), line:19:52, endln:19:56
              |vpiStmt:
              \_Assignment: , line:30:12, endln:30:32
                |vpiParent:
                \_Begin: (work@vscale_PC_mux), line:28:27, endln:31:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_RefObj: (work@vscale_PC_mux.jalr_offset), line:30:21, endln:30:32
                  |vpiParent:
                  \_Assignment: , line:30:12, endln:30:32
                  |vpiName:jalr_offset
                  |vpiFullName:work@vscale_PC_mux.jalr_offset
                  |vpiActual:
                  \_Net: (work@vscale_PC_mux.jalr_offset), line:17:52, endln:17:63
                |vpiLhs:
                \_RefObj: (work@vscale_PC_mux.offset), line:30:12, endln:30:18
                  |vpiParent:
                  \_Assignment: , line:30:12, endln:30:32
                  |vpiName:offset
                  |vpiFullName:work@vscale_PC_mux.offset
                  |vpiActual:
                  \_Net: (work@vscale_PC_mux.offset), line:20:52, endln:20:58
          |vpiCaseItem:
          \_CaseItem: , line:32:9, endln:35:12
            |vpiParent:
            \_CaseStmt: , line:23:7, endln:52:14
            |vpiExpr:
            \_Constant: , line:14:26, endln:14:46
              |vpiParent:
              \_CaseItem: , line:32:9, endln:35:12
              |vpiDecompile:3'd1
              |vpiSize:3
              |DEC:1
              |vpiConstType:1
            |vpiStmt:
            \_Begin: (work@vscale_PC_mux), line:32:29, endln:35:12
              |vpiParent:
              \_CaseItem: , line:32:9, endln:35:12
              |vpiFullName:work@vscale_PC_mux
              |vpiStmt:
              \_Assignment: , line:33:12, endln:33:24
                |vpiParent:
                \_Begin: (work@vscale_PC_mux), line:32:29, endln:35:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_RefObj: (work@vscale_PC_mux.PC_DX), line:33:19, endln:33:24
                  |vpiParent:
                  \_Assignment: , line:33:12, endln:33:24
                  |vpiName:PC_DX
                  |vpiFullName:work@vscale_PC_mux.PC_DX
                  |vpiActual:
                  \_Net: (work@vscale_PC_mux.PC_DX), line:9:52, endln:9:57
                |vpiLhs:
                \_RefObj: (work@vscale_PC_mux.base), line:33:12, endln:33:16
                  |vpiParent:
                  \_Assignment: , line:33:12, endln:33:24
                  |vpiName:base
                  |vpiFullName:work@vscale_PC_mux.base
                  |vpiActual:
                  \_Net: (work@vscale_PC_mux.base), line:19:52, endln:19:56
              |vpiStmt:
              \_Assignment: , line:34:12, endln:34:26
                |vpiParent:
                \_Begin: (work@vscale_PC_mux), line:32:29, endln:35:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_RefObj: (work@vscale_PC_mux.imm_b), line:34:21, endln:34:26
                  |vpiParent:
                  \_Assignment: , line:34:12, endln:34:26
                  |vpiName:imm_b
                  |vpiFullName:work@vscale_PC_mux.imm_b
                  |vpiActual:
                  \_Net: (work@vscale_PC_mux.imm_b), line:15:52, endln:15:57
                |vpiLhs:
                \_RefObj: (work@vscale_PC_mux.offset), line:34:12, endln:34:18
                  |vpiParent:
                  \_Assignment: , line:34:12, endln:34:26
                  |vpiName:offset
                  |vpiFullName:work@vscale_PC_mux.offset
                  |vpiActual:
                  \_Net: (work@vscale_PC_mux.offset), line:20:52, endln:20:58
          |vpiCaseItem:
          \_CaseItem: , line:36:9, endln:39:12
            |vpiParent:
            \_CaseStmt: , line:23:7, endln:52:14
            |vpiExpr:
            \_Constant: , line:17:26, endln:17:46
              |vpiParent:
              \_CaseItem: , line:36:9, endln:39:12
              |vpiDecompile:3'd4
              |vpiSize:3
              |DEC:4
              |vpiConstType:1
            |vpiStmt:
            \_Begin: (work@vscale_PC_mux), line:36:22, endln:39:12
              |vpiParent:
              \_CaseItem: , line:36:9, endln:39:12
              |vpiFullName:work@vscale_PC_mux
              |vpiStmt:
              \_Assignment: , line:37:12, endln:37:24
                |vpiParent:
                \_Begin: (work@vscale_PC_mux), line:36:22, endln:39:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_RefObj: (work@vscale_PC_mux.PC_IF), line:37:19, endln:37:24
                  |vpiParent:
                  \_Assignment: , line:37:12, endln:37:24
                  |vpiName:PC_IF
                  |vpiFullName:work@vscale_PC_mux.PC_IF
                  |vpiActual:
                  \_Net: (work@vscale_PC_mux.PC_IF), line:8:52, endln:8:57
                |vpiLhs:
                \_RefObj: (work@vscale_PC_mux.base), line:37:12, endln:37:16
                  |vpiParent:
                  \_Assignment: , line:37:12, endln:37:24
                  |vpiName:base
                  |vpiFullName:work@vscale_PC_mux.base
                  |vpiActual:
                  \_Net: (work@vscale_PC_mux.base), line:19:52, endln:19:56
              |vpiStmt:
              \_Assignment: , line:38:12, endln:38:32
                |vpiParent:
                \_Begin: (work@vscale_PC_mux), line:36:22, endln:39:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:38:21, endln:38:32
                  |vpiParent:
                  \_Assignment: , line:38:12, endln:38:32
                  |vpiDecompile:32'h0
                  |vpiSize:32
                  |HEX:0
                  |vpiConstType:5
                |vpiLhs:
                \_RefObj: (work@vscale_PC_mux.offset), line:38:12, endln:38:18
                  |vpiParent:
                  \_Assignment: , line:38:12, endln:38:32
                  |vpiName:offset
                  |vpiFullName:work@vscale_PC_mux.offset
                  |vpiActual:
                  \_Net: (work@vscale_PC_mux.offset), line:20:52, endln:20:58
          |vpiCaseItem:
          \_CaseItem: , line:40:9, endln:43:12
            |vpiParent:
            \_CaseStmt: , line:23:7, endln:52:14
            |vpiExpr:
            \_Constant: , line:18:26, endln:18:46
              |vpiParent:
              \_CaseItem: , line:40:9, endln:43:12
              |vpiDecompile:3'd5
              |vpiSize:3
              |DEC:5
              |vpiConstType:1
            |vpiStmt:
            \_Begin: (work@vscale_PC_mux), line:40:23, endln:43:12
              |vpiParent:
              \_CaseItem: , line:40:9, endln:43:12
              |vpiFullName:work@vscale_PC_mux
              |vpiStmt:
              \_Assignment: , line:41:12, endln:41:29
                |vpiParent:
                \_Begin: (work@vscale_PC_mux), line:40:23, endln:43:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_RefObj: (work@vscale_PC_mux.handler_PC), line:41:19, endln:41:29
                  |vpiParent:
                  \_Assignment: , line:41:12, endln:41:29
                  |vpiName:handler_PC
                  |vpiFullName:work@vscale_PC_mux.handler_PC
                  |vpiActual:
                  \_Net: (work@vscale_PC_mux.handler_PC), line:10:52, endln:10:62
                |vpiLhs:
                \_RefObj: (work@vscale_PC_mux.base), line:41:12, endln:41:16
                  |vpiParent:
                  \_Assignment: , line:41:12, endln:41:29
                  |vpiName:base
                  |vpiFullName:work@vscale_PC_mux.base
                  |vpiActual:
                  \_Net: (work@vscale_PC_mux.base), line:19:52, endln:19:56
              |vpiStmt:
              \_Assignment: , line:42:12, endln:42:32
                |vpiParent:
                \_Begin: (work@vscale_PC_mux), line:40:23, endln:43:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:42:21, endln:42:32
                  |vpiParent:
                  \_Assignment: , line:42:12, endln:42:32
                  |vpiDecompile:32'h0
                  |vpiSize:32
                  |HEX:0
                  |vpiConstType:5
                |vpiLhs:
                \_RefObj: (work@vscale_PC_mux.offset), line:42:12, endln:42:18
                  |vpiParent:
                  \_Assignment: , line:42:12, endln:42:32
                  |vpiName:offset
                  |vpiFullName:work@vscale_PC_mux.offset
                  |vpiActual:
                  \_Net: (work@vscale_PC_mux.offset), line:20:52, endln:20:58
          |vpiCaseItem:
          \_CaseItem: , line:44:9, endln:47:12
            |vpiParent:
            \_CaseStmt: , line:23:7, endln:52:14
            |vpiExpr:
            \_Constant: , line:19:26, endln:19:46
              |vpiParent:
              \_CaseItem: , line:44:9, endln:47:12
              |vpiDecompile:3'd6
              |vpiSize:3
              |DEC:6
              |vpiConstType:1
            |vpiStmt:
            \_Begin: (work@vscale_PC_mux), line:44:19, endln:47:12
              |vpiParent:
              \_CaseItem: , line:44:9, endln:47:12
              |vpiFullName:work@vscale_PC_mux
              |vpiStmt:
              \_Assignment: , line:45:12, endln:45:22
                |vpiParent:
                \_Begin: (work@vscale_PC_mux), line:44:19, endln:47:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_RefObj: (work@vscale_PC_mux.epc), line:45:19, endln:45:22
                  |vpiParent:
                  \_Assignment: , line:45:12, endln:45:22
                  |vpiName:epc
                  |vpiFullName:work@vscale_PC_mux.epc
                  |vpiActual:
                  \_Net: (work@vscale_PC_mux.epc), line:11:52, endln:11:55
                |vpiLhs:
                \_RefObj: (work@vscale_PC_mux.base), line:45:12, endln:45:16
                  |vpiParent:
                  \_Assignment: , line:45:12, endln:45:22
                  |vpiName:base
                  |vpiFullName:work@vscale_PC_mux.base
                  |vpiActual:
                  \_Net: (work@vscale_PC_mux.base), line:19:52, endln:19:56
              |vpiStmt:
              \_Assignment: , line:46:12, endln:46:32
                |vpiParent:
                \_Begin: (work@vscale_PC_mux), line:44:19, endln:47:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:46:21, endln:46:32
                  |vpiParent:
                  \_Assignment: , line:46:12, endln:46:32
                  |vpiDecompile:32'h0
                  |vpiSize:32
                  |HEX:0
                  |vpiConstType:5
                |vpiLhs:
                \_RefObj: (work@vscale_PC_mux.offset), line:46:12, endln:46:18
                  |vpiParent:
                  \_Assignment: , line:46:12, endln:46:32
                  |vpiName:offset
                  |vpiFullName:work@vscale_PC_mux.offset
                  |vpiActual:
                  \_Net: (work@vscale_PC_mux.offset), line:20:52, endln:20:58
          |vpiCaseItem:
          \_CaseItem: , line:48:9, endln:51:12
            |vpiParent:
            \_CaseStmt: , line:23:7, endln:52:14
            |vpiStmt:
            \_Begin: (work@vscale_PC_mux), line:48:19, endln:51:12
              |vpiParent:
              \_CaseItem: , line:48:9, endln:51:12
              |vpiFullName:work@vscale_PC_mux
              |vpiStmt:
              \_Assignment: , line:49:12, endln:49:24
                |vpiParent:
                \_Begin: (work@vscale_PC_mux), line:48:19, endln:51:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_RefObj: (work@vscale_PC_mux.PC_IF), line:49:19, endln:49:24
                  |vpiParent:
                  \_Assignment: , line:49:12, endln:49:24
                  |vpiName:PC_IF
                  |vpiFullName:work@vscale_PC_mux.PC_IF
                  |vpiActual:
                  \_Net: (work@vscale_PC_mux.PC_IF), line:8:52, endln:8:57
                |vpiLhs:
                \_RefObj: (work@vscale_PC_mux.base), line:49:12, endln:49:16
                  |vpiParent:
                  \_Assignment: , line:49:12, endln:49:24
                  |vpiName:base
                  |vpiFullName:work@vscale_PC_mux.base
                  |vpiActual:
                  \_Net: (work@vscale_PC_mux.base), line:19:52, endln:19:56
              |vpiStmt:
              \_Assignment: , line:50:12, endln:50:32
                |vpiParent:
                \_Begin: (work@vscale_PC_mux), line:48:19, endln:51:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:50:21, endln:50:32
                  |vpiParent:
                  \_Assignment: , line:50:12, endln:50:32
                  |vpiDecompile:32'h4
                  |vpiSize:32
                  |HEX:4
                  |vpiConstType:5
                |vpiLhs:
                \_RefObj: (work@vscale_PC_mux.offset), line:50:12, endln:50:18
                  |vpiParent:
                  \_Assignment: , line:50:12, endln:50:32
                  |vpiName:offset
                  |vpiFullName:work@vscale_PC_mux.offset
                  |vpiActual:
                  \_Net: (work@vscale_PC_mux.offset), line:20:52, endln:20:58
    |vpiAlwaysType:1
  |vpiContAssign:
  \_ContAssign: , line:55:11, endln:55:33
    |vpiParent:
    \_Module: work@vscale_PC_mux (work@vscale_PC_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:4:1, endln:58:10
    |vpiRhs:
    \_Operation: , line:55:20, endln:55:33
      |vpiParent:
      \_ContAssign: , line:55:11, endln:55:33
      |vpiOpType:24
      |vpiOperand:
      \_RefObj: (work@vscale_PC_mux.base), line:55:20, endln:55:24
        |vpiParent:
        \_Operation: , line:55:20, endln:55:33
        |vpiName:base
        |vpiFullName:work@vscale_PC_mux.base
        |vpiActual:
        \_Net: (work@vscale_PC_mux.base), line:19:52, endln:19:56
      |vpiOperand:
      \_RefObj: (work@vscale_PC_mux.offset), line:55:27, endln:55:33
        |vpiParent:
        \_Operation: , line:55:20, endln:55:33
        |vpiName:offset
        |vpiFullName:work@vscale_PC_mux.offset
        |vpiActual:
        \_Net: (work@vscale_PC_mux.offset), line:20:52, endln:20:58
    |vpiLhs:
    \_RefObj: (work@vscale_PC_mux.PC_PIF), line:55:11, endln:55:17
      |vpiParent:
      \_ContAssign: , line:55:11, endln:55:33
      |vpiName:PC_PIF
      |vpiFullName:work@vscale_PC_mux.PC_PIF
      |vpiActual:
      \_Net: (work@vscale_PC_mux.PC_PIF), line:12:52, endln:12:58
|vpiAllModules:
\_Module: work@vscale_alu (work@vscale_alu), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v, line:4:1, endln:36:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@vscale_alu)
    |vpiParent:
    \_Module: work@vscale_alu (work@vscale_alu), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v, line:4:1, endln:36:10
    |vpiName:work@vscale_alu
  |vpiTypespec:
  \_LogicTypespec: , line:5:25, endln:5:44
    |vpiParent:
    \_Module: work@vscale_alu (work@vscale_alu), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v, line:4:1, endln:36:10
    |vpiRange:
    \_Range: , line:5:25, endln:5:44
      |vpiParent:
      \_LogicTypespec: , line:5:25, endln:5:44
      |vpiLeftRange:
      \_Operation: , line:5:26, endln:5:41
        |vpiParent:
        \_Range: , line:5:25, endln:5:44
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:1:22, endln:1:23
          |vpiParent:
          \_Operation: , line:5:26, endln:5:41
          |vpiDecompile:4
          |vpiSize:64
          |UINT:4
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:5:40, endln:5:41
          |vpiParent:
          \_Operation: , line:5:26, endln:5:41
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:5:42, endln:5:43
        |vpiParent:
        \_Range: , line:5:25, endln:5:44
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:6:25, endln:6:39
    |vpiParent:
    \_Module: work@vscale_alu (work@vscale_alu), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v, line:4:1, endln:36:10
    |vpiRange:
    \_Range: , line:6:25, endln:6:39
      |vpiParent:
      \_LogicTypespec: , line:6:25, endln:6:39
      |vpiLeftRange:
      \_Operation: , line:6:26, endln:6:36
        |vpiParent:
        \_Range: , line:6:25, endln:6:39
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:4:24, endln:4:26
          |vpiParent:
          \_Operation: , line:6:26, endln:6:36
          |vpiDecompile:32
          |vpiSize:64
          |UINT:32
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:6:35, endln:6:36
          |vpiParent:
          \_Operation: , line:6:26, endln:6:36
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:6:37, endln:6:38
        |vpiParent:
        \_Range: , line:6:25, endln:6:39
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:8:26, endln:8:29
    |vpiParent:
    \_Module: work@vscale_alu (work@vscale_alu), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v, line:4:1, endln:36:10
  |vpiTypespec:
  \_LogicTypespec: , line:11:4, endln:11:8
    |vpiParent:
    \_Module: work@vscale_alu (work@vscale_alu), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v, line:4:1, endln:36:10
    |vpiRange:
    \_Range: , line:11:9, endln:11:27
      |vpiParent:
      \_LogicTypespec: , line:11:4, endln:11:8
      |vpiLeftRange:
      \_Operation: , line:11:10, endln:11:24
        |vpiParent:
        \_Range: , line:11:9, endln:11:27
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:7:25, endln:7:26
          |vpiParent:
          \_Operation: , line:11:10, endln:11:24
          |vpiDecompile:5
          |vpiSize:64
          |UINT:5
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:11:23, endln:11:24
          |vpiParent:
          \_Operation: , line:11:10, endln:11:24
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:11:25, endln:11:26
        |vpiParent:
        \_Range: , line:11:9, endln:11:27
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_LogicTypespec: , line:5:25, endln:5:44
  |vpiImportTypespec:
  \_Net: (work@vscale_alu.op), line:5:45, endln:5:47
    |vpiParent:
    \_Module: work@vscale_alu (work@vscale_alu), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v, line:4:1, endln:36:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_alu.op), line:5:25, endln:5:44
      |vpiParent:
      \_Net: (work@vscale_alu.op), line:5:45, endln:5:47
      |vpiFullName:work@vscale_alu.op
      |vpiActual:
      \_LogicTypespec: , line:5:25, endln:5:44
    |vpiName:op
    |vpiFullName:work@vscale_alu.op
  |vpiImportTypespec:
  \_LogicTypespec: , line:6:25, endln:6:39
  |vpiImportTypespec:
  \_Net: (work@vscale_alu.in1), line:6:45, endln:6:48
    |vpiParent:
    \_Module: work@vscale_alu (work@vscale_alu), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v, line:4:1, endln:36:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_alu.in1), line:6:25, endln:6:39
      |vpiParent:
      \_Net: (work@vscale_alu.in1), line:6:45, endln:6:48
      |vpiFullName:work@vscale_alu.in1
      |vpiActual:
      \_LogicTypespec: , line:6:25, endln:6:39
    |vpiName:in1
    |vpiFullName:work@vscale_alu.in1
  |vpiImportTypespec:
  \_Net: (work@vscale_alu.in2), line:7:45, endln:7:48
    |vpiParent:
    \_Module: work@vscale_alu (work@vscale_alu), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v, line:4:1, endln:36:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_alu.in2), line:7:25, endln:7:39
      |vpiParent:
      \_Net: (work@vscale_alu.in2), line:7:45, endln:7:48
      |vpiFullName:work@vscale_alu.in2
      |vpiActual:
      \_LogicTypespec: , line:6:25, endln:6:39
    |vpiName:in2
    |vpiFullName:work@vscale_alu.in2
  |vpiImportTypespec:
  \_LogicTypespec: , line:8:26, endln:8:29
  |vpiImportTypespec:
  \_Net: (work@vscale_alu.out), line:8:45, endln:8:48
    |vpiParent:
    \_Module: work@vscale_alu (work@vscale_alu), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v, line:4:1, endln:36:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_alu.out), line:8:26, endln:8:29
      |vpiParent:
      \_Net: (work@vscale_alu.out), line:8:45, endln:8:48
      |vpiFullName:work@vscale_alu.out
      |vpiActual:
      \_LogicTypespec: , line:8:26, endln:8:29
    |vpiName:out
    |vpiFullName:work@vscale_alu.out
    |vpiNetType:48
  |vpiImportTypespec:
  \_LogicTypespec: , line:11:4, endln:11:8
  |vpiImportTypespec:
  \_Net: (work@vscale_alu.shamt), line:11:45, endln:11:50
    |vpiParent:
    \_Module: work@vscale_alu (work@vscale_alu), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v, line:4:1, endln:36:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_alu.shamt), line:11:4, endln:11:8
      |vpiParent:
      \_Net: (work@vscale_alu.shamt), line:11:45, endln:11:50
      |vpiFullName:work@vscale_alu.shamt
      |vpiActual:
      \_LogicTypespec: , line:11:4, endln:11:8
    |vpiName:shamt
    |vpiFullName:work@vscale_alu.shamt
    |vpiNetType:1
  |vpiDefName:work@vscale_alu
  |vpiNet:
  \_Net: (work@vscale_alu.op), line:5:45, endln:5:47
  |vpiNet:
  \_Net: (work@vscale_alu.in1), line:6:45, endln:6:48
  |vpiNet:
  \_Net: (work@vscale_alu.in2), line:7:45, endln:7:48
  |vpiNet:
  \_Net: (work@vscale_alu.out), line:8:45, endln:8:48
  |vpiNet:
  \_Net: (work@vscale_alu.shamt), line:11:45, endln:11:50
  |vpiPort:
  \_Port: (op), line:5:45, endln:5:47
    |vpiParent:
    \_Module: work@vscale_alu (work@vscale_alu), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v, line:4:1, endln:36:10
    |vpiName:op
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@vscale_alu.op), line:5:25, endln:5:44
      |vpiParent:
      \_Port: (op), line:5:45, endln:5:47
      |vpiFullName:work@vscale_alu.op
      |vpiActual:
      \_LogicTypespec: , line:5:25, endln:5:44
  |vpiPort:
  \_Port: (in1), line:6:45, endln:6:48
    |vpiParent:
    \_Module: work@vscale_alu (work@vscale_alu), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v, line:4:1, endln:36:10
    |vpiName:in1
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@vscale_alu.in1), line:6:25, endln:6:39
      |vpiParent:
      \_Port: (in1), line:6:45, endln:6:48
      |vpiFullName:work@vscale_alu.in1
      |vpiActual:
      \_LogicTypespec: , line:6:25, endln:6:39
  |vpiPort:
  \_Port: (in2), line:7:45, endln:7:48
    |vpiParent:
    \_Module: work@vscale_alu (work@vscale_alu), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v, line:4:1, endln:36:10
    |vpiName:in2
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@vscale_alu.in2), line:7:25, endln:7:39
      |vpiParent:
      \_Port: (in2), line:7:45, endln:7:48
      |vpiFullName:work@vscale_alu.in2
      |vpiActual:
      \_LogicTypespec: , line:6:25, endln:6:39
  |vpiPort:
  \_Port: (out), line:8:45, endln:8:48
    |vpiParent:
    \_Module: work@vscale_alu (work@vscale_alu), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v, line:4:1, endln:36:10
    |vpiName:out
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_alu.out), line:8:26, endln:8:29
      |vpiParent:
      \_Port: (out), line:8:45, endln:8:48
      |vpiFullName:work@vscale_alu.out
      |vpiActual:
      \_LogicTypespec: , line:8:26, endln:8:29
  |vpiProcess:
  \_Always: , line:15:4, endln:33:7
    |vpiParent:
    \_Module: work@vscale_alu (work@vscale_alu), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v, line:4:1, endln:36:10
    |vpiStmt:
    \_EventControl: , line:15:11, endln:15:15
      |vpiParent:
      \_Always: , line:15:4, endln:33:7
      |vpiStmt:
      \_Begin: (work@vscale_alu), line:15:16, endln:33:7
        |vpiParent:
        \_EventControl: , line:15:11, endln:15:15
        |vpiFullName:work@vscale_alu
        |vpiStmt:
        \_CaseStmt: , line:16:7, endln:32:14
          |vpiParent:
          \_Begin: (work@vscale_alu), line:15:16, endln:33:7
          |vpiCaseType:1
          |vpiCondition:
          \_RefObj: (work@vscale_alu.op), line:16:13, endln:16:15
            |vpiParent:
            \_CaseStmt: , line:16:7, endln:32:14
            |vpiName:op
            |vpiFullName:work@vscale_alu.op
            |vpiActual:
            \_Net: (work@vscale_alu.op), line:5:45, endln:5:47
          |vpiCaseItem:
          \_CaseItem: , line:17:9, endln:17:39
            |vpiParent:
            \_CaseStmt: , line:16:7, endln:32:14
            |vpiExpr:
            \_Constant: , line:3:21, endln:3:37
              |vpiParent:
              \_CaseItem: , line:17:9, endln:17:39
              |vpiDecompile:4'd0
              |vpiSize:4
              |DEC:0
              |vpiConstType:1
            |vpiStmt:
            \_Assignment: , line:17:23, endln:17:38
              |vpiParent:
              \_CaseItem: , line:17:9, endln:17:39
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_Operation: , line:17:29, endln:17:38
                |vpiParent:
                \_Assignment: , line:17:23, endln:17:38
                |vpiOpType:24
                |vpiOperand:
                \_RefObj: (work@vscale_alu.in1), line:17:29, endln:17:32
                  |vpiParent:
                  \_Operation: , line:17:29, endln:17:38
                  |vpiName:in1
                  |vpiFullName:work@vscale_alu.in1
                  |vpiActual:
                  \_Net: (work@vscale_alu.in1), line:6:45, endln:6:48
                |vpiOperand:
                \_RefObj: (work@vscale_alu.in2), line:17:35, endln:17:38
                  |vpiParent:
                  \_Operation: , line:17:29, endln:17:38
                  |vpiName:in2
                  |vpiFullName:work@vscale_alu.in2
                  |vpiActual:
                  \_Net: (work@vscale_alu.in2), line:7:45, endln:7:48
              |vpiLhs:
              \_RefObj: (work@vscale_alu.out), line:17:23, endln:17:26
                |vpiParent:
                \_Assignment: , line:17:23, endln:17:38
                |vpiName:out
                |vpiFullName:work@vscale_alu.out
                |vpiActual:
                \_Net: (work@vscale_alu.out), line:8:45, endln:8:48
          |vpiCaseItem:
          \_CaseItem: , line:18:9, endln:18:42
            |vpiParent:
            \_CaseStmt: , line:16:7, endln:32:14
            |vpiExpr:
            \_Constant: , line:4:21, endln:4:37
              |vpiParent:
              \_CaseItem: , line:18:9, endln:18:42
              |vpiDecompile:4'd1
              |vpiSize:4
              |DEC:1
              |vpiConstType:1
            |vpiStmt:
            \_Assignment: , line:18:23, endln:18:41
              |vpiParent:
              \_CaseItem: , line:18:9, endln:18:42
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_Operation: , line:18:29, endln:18:41
                |vpiParent:
                \_Assignment: , line:18:23, endln:18:41
                |vpiOpType:22
                |vpiOperand:
                \_RefObj: (work@vscale_alu.in1), line:18:29, endln:18:32
                  |vpiParent:
                  \_Operation: , line:18:29, endln:18:41
                  |vpiName:in1
                  |vpiFullName:work@vscale_alu.in1
                  |vpiActual:
                  \_Net: (work@vscale_alu.in1), line:6:45, endln:6:48
                |vpiOperand:
                \_RefObj: (work@vscale_alu.shamt), line:18:36, endln:18:41
                  |vpiParent:
                  \_Operation: , line:18:29, endln:18:41
                  |vpiName:shamt
                  |vpiFullName:work@vscale_alu.shamt
                  |vpiActual:
                  \_Net: (work@vscale_alu.shamt), line:11:45, endln:11:50
              |vpiLhs:
              \_RefObj: (work@vscale_alu.out), line:18:23, endln:18:26
                |vpiParent:
                \_Assignment: , line:18:23, endln:18:41
                |vpiName:out
                |vpiFullName:work@vscale_alu.out
                |vpiActual:
                \_Net: (work@vscale_alu.out), line:8:45, endln:8:48
          |vpiCaseItem:
          \_CaseItem: , line:19:9, endln:19:39
            |vpiParent:
            \_CaseStmt: , line:16:7, endln:32:14
            |vpiExpr:
            \_Constant: , line:5:21, endln:5:37
              |vpiParent:
              \_CaseItem: , line:19:9, endln:19:39
              |vpiDecompile:4'd4
              |vpiSize:4
              |DEC:4
              |vpiConstType:1
            |vpiStmt:
            \_Assignment: , line:19:23, endln:19:38
              |vpiParent:
              \_CaseItem: , line:19:9, endln:19:39
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_Operation: , line:19:29, endln:19:38
                |vpiParent:
                \_Assignment: , line:19:23, endln:19:38
                |vpiOpType:30
                |vpiOperand:
                \_RefObj: (work@vscale_alu.in1), line:19:29, endln:19:32
                  |vpiParent:
                  \_Operation: , line:19:29, endln:19:38
                  |vpiName:in1
                  |vpiFullName:work@vscale_alu.in1
                  |vpiActual:
                  \_Net: (work@vscale_alu.in1), line:6:45, endln:6:48
                |vpiOperand:
                \_RefObj: (work@vscale_alu.in2), line:19:35, endln:19:38
                  |vpiParent:
                  \_Operation: , line:19:29, endln:19:38
                  |vpiName:in2
                  |vpiFullName:work@vscale_alu.in2
                  |vpiActual:
                  \_Net: (work@vscale_alu.in2), line:7:45, endln:7:48
              |vpiLhs:
              \_RefObj: (work@vscale_alu.out), line:19:23, endln:19:26
                |vpiParent:
                \_Assignment: , line:19:23, endln:19:38
                |vpiName:out
                |vpiFullName:work@vscale_alu.out
                |vpiActual:
                \_Net: (work@vscale_alu.out), line:8:45, endln:8:48
          |vpiCaseItem:
          \_CaseItem: , line:20:9, endln:20:38
            |vpiParent:
            \_CaseStmt: , line:16:7, endln:32:14
            |vpiExpr:
            \_Constant: , line:6:21, endln:6:37
              |vpiParent:
              \_CaseItem: , line:20:9, endln:20:38
              |vpiDecompile:4'd6
              |vpiSize:4
              |DEC:6
              |vpiConstType:1
            |vpiStmt:
            \_Assignment: , line:20:22, endln:20:37
              |vpiParent:
              \_CaseItem: , line:20:9, endln:20:38
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_Operation: , line:20:28, endln:20:37
                |vpiParent:
                \_Assignment: , line:20:22, endln:20:37
                |vpiOpType:29
                |vpiOperand:
                \_RefObj: (work@vscale_alu.in1), line:20:28, endln:20:31
                  |vpiParent:
                  \_Operation: , line:20:28, endln:20:37
                  |vpiName:in1
                  |vpiFullName:work@vscale_alu.in1
                  |vpiActual:
                  \_Net: (work@vscale_alu.in1), line:6:45, endln:6:48
                |vpiOperand:
                \_RefObj: (work@vscale_alu.in2), line:20:34, endln:20:37
                  |vpiParent:
                  \_Operation: , line:20:28, endln:20:37
                  |vpiName:in2
                  |vpiFullName:work@vscale_alu.in2
                  |vpiActual:
                  \_Net: (work@vscale_alu.in2), line:7:45, endln:7:48
              |vpiLhs:
              \_RefObj: (work@vscale_alu.out), line:20:22, endln:20:25
                |vpiParent:
                \_Assignment: , line:20:22, endln:20:37
                |vpiName:out
                |vpiFullName:work@vscale_alu.out
                |vpiActual:
                \_Net: (work@vscale_alu.out), line:8:45, endln:8:48
          |vpiCaseItem:
          \_CaseItem: , line:21:9, endln:21:39
            |vpiParent:
            \_CaseStmt: , line:16:7, endln:32:14
            |vpiExpr:
            \_Constant: , line:7:21, endln:7:37
              |vpiParent:
              \_CaseItem: , line:21:9, endln:21:39
              |vpiDecompile:4'd7
              |vpiSize:4
              |DEC:7
              |vpiConstType:1
            |vpiStmt:
            \_Assignment: , line:21:23, endln:21:38
              |vpiParent:
              \_CaseItem: , line:21:9, endln:21:39
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_Operation: , line:21:29, endln:21:38
                |vpiParent:
                \_Assignment: , line:21:23, endln:21:38
                |vpiOpType:28
                |vpiOperand:
                \_RefObj: (work@vscale_alu.in1), line:21:29, endln:21:32
                  |vpiParent:
                  \_Operation: , line:21:29, endln:21:38
                  |vpiName:in1
                  |vpiFullName:work@vscale_alu.in1
                  |vpiActual:
                  \_Net: (work@vscale_alu.in1), line:6:45, endln:6:48
                |vpiOperand:
                \_RefObj: (work@vscale_alu.in2), line:21:35, endln:21:38
                  |vpiParent:
                  \_Operation: , line:21:29, endln:21:38
                  |vpiName:in2
                  |vpiFullName:work@vscale_alu.in2
                  |vpiActual:
                  \_Net: (work@vscale_alu.in2), line:7:45, endln:7:48
              |vpiLhs:
              \_RefObj: (work@vscale_alu.out), line:21:23, endln:21:26
                |vpiParent:
                \_Assignment: , line:21:23, endln:21:38
                |vpiName:out
                |vpiFullName:work@vscale_alu.out
                |vpiActual:
                \_Net: (work@vscale_alu.out), line:8:45, endln:8:48
          |vpiCaseItem:
          \_CaseItem: , line:22:9, endln:22:42
            |vpiParent:
            \_CaseStmt: , line:16:7, endln:32:14
            |vpiExpr:
            \_Constant: , line:8:21, endln:8:37
              |vpiParent:
              \_CaseItem: , line:22:9, endln:22:42
              |vpiDecompile:4'd5
              |vpiSize:4
              |DEC:5
              |vpiConstType:1
            |vpiStmt:
            \_Assignment: , line:22:23, endln:22:41
              |vpiParent:
              \_CaseItem: , line:22:9, endln:22:42
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_Operation: , line:22:29, endln:22:41
                |vpiParent:
                \_Assignment: , line:22:23, endln:22:41
                |vpiOpType:23
                |vpiOperand:
                \_RefObj: (work@vscale_alu.in1), line:22:29, endln:22:32
                  |vpiParent:
                  \_Operation: , line:22:29, endln:22:41
                  |vpiName:in1
                  |vpiFullName:work@vscale_alu.in1
                  |vpiActual:
                  \_Net: (work@vscale_alu.in1), line:6:45, endln:6:48
                |vpiOperand:
                \_RefObj: (work@vscale_alu.shamt), line:22:36, endln:22:41
                  |vpiParent:
                  \_Operation: , line:22:29, endln:22:41
                  |vpiName:shamt
                  |vpiFullName:work@vscale_alu.shamt
                  |vpiActual:
                  \_Net: (work@vscale_alu.shamt), line:11:45, endln:11:50
              |vpiLhs:
              \_RefObj: (work@vscale_alu.out), line:22:23, endln:22:26
                |vpiParent:
                \_Assignment: , line:22:23, endln:22:41
                |vpiName:out
                |vpiFullName:work@vscale_alu.out
                |vpiActual:
                \_Net: (work@vscale_alu.out), line:8:45, endln:8:48
          |vpiCaseItem:
          \_CaseItem: , line:23:9, endln:23:49
            |vpiParent:
            \_CaseStmt: , line:16:7, endln:32:14
            |vpiExpr:
            \_Constant: , line:9:21, endln:9:37
              |vpiParent:
              \_CaseItem: , line:23:9, endln:23:49
              |vpiDecompile:4'd8
              |vpiSize:4
              |DEC:8
              |vpiConstType:1
            |vpiStmt:
            \_Assignment: , line:23:23, endln:23:48
              |vpiParent:
              \_CaseItem: , line:23:9, endln:23:49
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_Operation: , line:23:29, endln:23:48
                |vpiParent:
                \_Assignment: , line:23:23, endln:23:48
                |vpiOpType:33
                |vpiOperand:
                \_Constant: , line:23:30, endln:23:35
                  |vpiParent:
                  \_Operation: , line:23:29, endln:23:48
                  |vpiDecompile:31'b0
                  |vpiSize:31
                  |BIN:0
                  |vpiConstType:3
                |vpiOperand:
                \_Operation: , line:23:37, endln:23:47
                  |vpiParent:
                  \_Operation: , line:23:29, endln:23:48
                  |vpiOpType:14
                  |vpiOperand:
                  \_RefObj: (work@vscale_alu.in1), line:23:37, endln:23:40
                    |vpiParent:
                    \_Operation: , line:23:37, endln:23:47
                    |vpiName:in1
                    |vpiFullName:work@vscale_alu.in1
                    |vpiActual:
                    \_Net: (work@vscale_alu.in1), line:6:45, endln:6:48
                  |vpiOperand:
                  \_RefObj: (work@vscale_alu.in2), line:23:44, endln:23:47
                    |vpiParent:
                    \_Operation: , line:23:37, endln:23:47
                    |vpiName:in2
                    |vpiFullName:work@vscale_alu.in2
                    |vpiActual:
                    \_Net: (work@vscale_alu.in2), line:7:45, endln:7:48
              |vpiLhs:
              \_RefObj: (work@vscale_alu.out), line:23:23, endln:23:26
                |vpiParent:
                \_Assignment: , line:23:23, endln:23:48
                |vpiName:out
                |vpiFullName:work@vscale_alu.out
                |vpiActual:
                \_Net: (work@vscale_alu.out), line:8:45, endln:8:48
          |vpiCaseItem:
          \_CaseItem: , line:24:9, endln:24:49
            |vpiParent:
            \_CaseStmt: , line:16:7, endln:32:14
            |vpiExpr:
            \_Constant: , line:10:21, endln:10:37
              |vpiParent:
              \_CaseItem: , line:24:9, endln:24:49
              |vpiDecompile:4'd9
              |vpiSize:4
              |DEC:9
              |vpiConstType:1
            |vpiStmt:
            \_Assignment: , line:24:23, endln:24:48
              |vpiParent:
              \_CaseItem: , line:24:9, endln:24:49
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_Operation: , line:24:29, endln:24:48
                |vpiParent:
                \_Assignment: , line:24:23, endln:24:48
                |vpiOpType:33
                |vpiOperand:
                \_Constant: , line:24:30, endln:24:35
                  |vpiParent:
                  \_Operation: , line:24:29, endln:24:48
                  |vpiDecompile:31'b0
                  |vpiSize:31
                  |BIN:0
                  |vpiConstType:3
                |vpiOperand:
                \_Operation: , line:24:37, endln:24:47
                  |vpiParent:
                  \_Operation: , line:24:29, endln:24:48
                  |vpiOpType:15
                  |vpiOperand:
                  \_RefObj: (work@vscale_alu.in1), line:24:37, endln:24:40
                    |vpiParent:
                    \_Operation: , line:24:37, endln:24:47
                    |vpiName:in1
                    |vpiFullName:work@vscale_alu.in1
                    |vpiActual:
                    \_Net: (work@vscale_alu.in1), line:6:45, endln:6:48
                  |vpiOperand:
                  \_RefObj: (work@vscale_alu.in2), line:24:44, endln:24:47
                    |vpiParent:
                    \_Operation: , line:24:37, endln:24:47
                    |vpiName:in2
                    |vpiFullName:work@vscale_alu.in2
                    |vpiActual:
                    \_Net: (work@vscale_alu.in2), line:7:45, endln:7:48
              |vpiLhs:
              \_RefObj: (work@vscale_alu.out), line:24:23, endln:24:26
                |vpiParent:
                \_Assignment: , line:24:23, endln:24:48
                |vpiName:out
                |vpiFullName:work@vscale_alu.out
                |vpiActual:
                \_Net: (work@vscale_alu.out), line:8:45, endln:8:48
          |vpiCaseItem:
          \_CaseItem: , line:25:9, endln:25:39
            |vpiParent:
            \_CaseStmt: , line:16:7, endln:32:14
            |vpiExpr:
            \_Constant: , line:11:21, endln:11:38
              |vpiParent:
              \_CaseItem: , line:25:9, endln:25:39
              |vpiDecompile:4'd10
              |vpiSize:4
              |DEC:10
              |vpiConstType:1
            |vpiStmt:
            \_Assignment: , line:25:23, endln:25:38
              |vpiParent:
              \_CaseItem: , line:25:9, endln:25:39
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_Operation: , line:25:29, endln:25:38
                |vpiParent:
                \_Assignment: , line:25:23, endln:25:38
                |vpiOpType:11
                |vpiOperand:
                \_RefObj: (work@vscale_alu.in1), line:25:29, endln:25:32
                  |vpiParent:
                  \_Operation: , line:25:29, endln:25:38
                  |vpiName:in1
                  |vpiFullName:work@vscale_alu.in1
                  |vpiActual:
                  \_Net: (work@vscale_alu.in1), line:6:45, endln:6:48
                |vpiOperand:
                \_RefObj: (work@vscale_alu.in2), line:25:35, endln:25:38
                  |vpiParent:
                  \_Operation: , line:25:29, endln:25:38
                  |vpiName:in2
                  |vpiFullName:work@vscale_alu.in2
                  |vpiActual:
                  \_Net: (work@vscale_alu.in2), line:7:45, endln:7:48
              |vpiLhs:
              \_RefObj: (work@vscale_alu.out), line:25:23, endln:25:26
                |vpiParent:
                \_Assignment: , line:25:23, endln:25:38
                |vpiName:out
                |vpiFullName:work@vscale_alu.out
                |vpiActual:
                \_Net: (work@vscale_alu.out), line:8:45, endln:8:48
          |vpiCaseItem:
          \_CaseItem: , line:26:9, endln:26:52
            |vpiParent:
            \_CaseStmt: , line:16:7, endln:32:14
            |vpiExpr:
            \_Constant: , line:12:21, endln:12:38
              |vpiParent:
              \_CaseItem: , line:26:9, endln:26:52
              |vpiDecompile:4'd11
              |vpiSize:4
              |DEC:11
              |vpiConstType:1
            |vpiStmt:
            \_Assignment: , line:26:23, endln:26:51
              |vpiParent:
              \_CaseItem: , line:26:9, endln:26:52
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_Operation: , line:26:29, endln:26:51
                |vpiParent:
                \_Assignment: , line:26:23, endln:26:51
                |vpiOpType:42
                |vpiOperand:
                \_SysFuncCall: ($signed), line:26:29, endln:26:41
                  |vpiParent:
                  \_Operation: , line:26:29, endln:26:51
                  |vpiArgument:
                  \_RefObj: (work@vscale_alu.in1), line:26:37, endln:26:40
                    |vpiParent:
                    \_SysFuncCall: ($signed), line:26:29, endln:26:41
                    |vpiName:in1
                    |vpiFullName:work@vscale_alu.in1
                    |vpiActual:
                    \_Net: (work@vscale_alu.in1), line:6:45, endln:6:48
                  |vpiName:
                  \_Identifier: ($signed)
                    |vpiParent:
                    \_SysFuncCall: ($signed), line:26:29, endln:26:41
                    |vpiName:$signed
                |vpiOperand:
                \_RefObj: (work@vscale_alu.shamt), line:26:46, endln:26:51
                  |vpiParent:
                  \_Operation: , line:26:29, endln:26:51
                  |vpiName:shamt
                  |vpiFullName:work@vscale_alu.shamt
                  |vpiActual:
                  \_Net: (work@vscale_alu.shamt), line:11:45, endln:11:50
              |vpiLhs:
              \_RefObj: (work@vscale_alu.out), line:26:23, endln:26:26
                |vpiParent:
                \_Assignment: , line:26:23, endln:26:51
                |vpiName:out
                |vpiFullName:work@vscale_alu.out
                |vpiActual:
                \_Net: (work@vscale_alu.out), line:8:45, endln:8:48
          |vpiCaseItem:
          \_CaseItem: , line:27:9, endln:27:66
            |vpiParent:
            \_CaseStmt: , line:16:7, endln:32:14
            |vpiExpr:
            \_Constant: , line:13:21, endln:13:38
              |vpiParent:
              \_CaseItem: , line:27:9, endln:27:66
              |vpiDecompile:4'd12
              |vpiSize:4
              |DEC:12
              |vpiConstType:1
            |vpiStmt:
            \_Assignment: , line:27:23, endln:27:65
              |vpiParent:
              \_CaseItem: , line:27:9, endln:27:66
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_Operation: , line:27:29, endln:27:65
                |vpiParent:
                \_Assignment: , line:27:23, endln:27:65
                |vpiOpType:33
                |vpiOperand:
                \_Constant: , line:27:30, endln:27:35
                  |vpiParent:
                  \_Operation: , line:27:29, endln:27:65
                  |vpiDecompile:31'b0
                  |vpiSize:31
                  |BIN:0
                  |vpiConstType:3
                |vpiOperand:
                \_Operation: , line:27:37, endln:27:64
                  |vpiParent:
                  \_Operation: , line:27:29, endln:27:65
                  |vpiOpType:20
                  |vpiOperand:
                  \_SysFuncCall: ($signed), line:27:37, endln:27:49
                    |vpiParent:
                    \_Operation: , line:27:37, endln:27:64
                    |vpiArgument:
                    \_RefObj: (work@vscale_alu.in1), line:27:45, endln:27:48
                      |vpiParent:
                      \_SysFuncCall: ($signed), line:27:37, endln:27:49
                      |vpiName:in1
                      |vpiFullName:work@vscale_alu.in1
                      |vpiActual:
                      \_Net: (work@vscale_alu.in1), line:6:45, endln:6:48
                    |vpiName:
                    \_Identifier: ($signed)
                      |vpiParent:
                      \_SysFuncCall: ($signed), line:27:37, endln:27:49
                      |vpiName:$signed
                  |vpiOperand:
                  \_SysFuncCall: ($signed), line:27:52, endln:27:64
                    |vpiParent:
                    \_Operation: , line:27:37, endln:27:64
                    |vpiArgument:
                    \_RefObj: (work@vscale_alu.in2), line:27:60, endln:27:63
                      |vpiParent:
                      \_SysFuncCall: ($signed), line:27:52, endln:27:64
                      |vpiName:in2
                      |vpiFullName:work@vscale_alu.in2
                      |vpiActual:
                      \_Net: (work@vscale_alu.in2), line:7:45, endln:7:48
                    |vpiName:
                    \_Identifier: ($signed)
                      |vpiParent:
                      \_SysFuncCall: ($signed), line:27:52, endln:27:64
                      |vpiName:$signed
              |vpiLhs:
              \_RefObj: (work@vscale_alu.out), line:27:23, endln:27:26
                |vpiParent:
                \_Assignment: , line:27:23, endln:27:65
                |vpiName:out
                |vpiFullName:work@vscale_alu.out
                |vpiActual:
                \_Net: (work@vscale_alu.out), line:8:45, endln:8:48
          |vpiCaseItem:
          \_CaseItem: , line:28:9, endln:28:67
            |vpiParent:
            \_CaseStmt: , line:16:7, endln:32:14
            |vpiExpr:
            \_Constant: , line:14:21, endln:14:38
              |vpiParent:
              \_CaseItem: , line:28:9, endln:28:67
              |vpiDecompile:4'd13
              |vpiSize:4
              |DEC:13
              |vpiConstType:1
            |vpiStmt:
            \_Assignment: , line:28:23, endln:28:66
              |vpiParent:
              \_CaseItem: , line:28:9, endln:28:67
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_Operation: , line:28:29, endln:28:66
                |vpiParent:
                \_Assignment: , line:28:23, endln:28:66
                |vpiOpType:33
                |vpiOperand:
                \_Constant: , line:28:30, endln:28:35
                  |vpiParent:
                  \_Operation: , line:28:29, endln:28:66
                  |vpiDecompile:31'b0
                  |vpiSize:31
                  |BIN:0
                  |vpiConstType:3
                |vpiOperand:
                \_Operation: , line:28:37, endln:28:65
                  |vpiParent:
                  \_Operation: , line:28:29, endln:28:66
                  |vpiOpType:19
                  |vpiOperand:
                  \_SysFuncCall: ($signed), line:28:37, endln:28:49
                    |vpiParent:
                    \_Operation: , line:28:37, endln:28:65
                    |vpiArgument:
                    \_RefObj: (work@vscale_alu.in1), line:28:45, endln:28:48
                      |vpiParent:
                      \_SysFuncCall: ($signed), line:28:37, endln:28:49
                      |vpiName:in1
                      |vpiFullName:work@vscale_alu.in1
                      |vpiActual:
                      \_Net: (work@vscale_alu.in1), line:6:45, endln:6:48
                    |vpiName:
                    \_Identifier: ($signed)
                      |vpiParent:
                      \_SysFuncCall: ($signed), line:28:37, endln:28:49
                      |vpiName:$signed
                  |vpiOperand:
                  \_SysFuncCall: ($signed), line:28:53, endln:28:65
                    |vpiParent:
                    \_Operation: , line:28:37, endln:28:65
                    |vpiArgument:
                    \_RefObj: (work@vscale_alu.in2), line:28:61, endln:28:64
                      |vpiParent:
                      \_SysFuncCall: ($signed), line:28:53, endln:28:65
                      |vpiName:in2
                      |vpiFullName:work@vscale_alu.in2
                      |vpiActual:
                      \_Net: (work@vscale_alu.in2), line:7:45, endln:7:48
                    |vpiName:
                    \_Identifier: ($signed)
                      |vpiParent:
                      \_SysFuncCall: ($signed), line:28:53, endln:28:65
                      |vpiName:$signed
              |vpiLhs:
              \_RefObj: (work@vscale_alu.out), line:28:23, endln:28:26
                |vpiParent:
                \_Assignment: , line:28:23, endln:28:66
                |vpiName:out
                |vpiFullName:work@vscale_alu.out
                |vpiActual:
                \_Net: (work@vscale_alu.out), line:8:45, endln:8:48
          |vpiCaseItem:
          \_CaseItem: , line:29:9, endln:29:49
            |vpiParent:
            \_CaseStmt: , line:16:7, endln:32:14
            |vpiExpr:
            \_Constant: , line:15:21, endln:15:38
              |vpiParent:
              \_CaseItem: , line:29:9, endln:29:49
              |vpiDecompile:4'd14
              |vpiSize:4
              |DEC:14
              |vpiConstType:1
            |vpiStmt:
            \_Assignment: , line:29:24, endln:29:48
              |vpiParent:
              \_CaseItem: , line:29:9, endln:29:49
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_Operation: , line:29:30, endln:29:48
                |vpiParent:
                \_Assignment: , line:29:24, endln:29:48
                |vpiOpType:33
                |vpiOperand:
                \_Constant: , line:29:31, endln:29:36
                  |vpiParent:
                  \_Operation: , line:29:30, endln:29:48
                  |vpiDecompile:31'b0
                  |vpiSize:31
                  |BIN:0
                  |vpiConstType:3
                |vpiOperand:
                \_Operation: , line:29:38, endln:29:47
                  |vpiParent:
                  \_Operation: , line:29:30, endln:29:48
                  |vpiOpType:20
                  |vpiOperand:
                  \_RefObj: (work@vscale_alu.in1), line:29:38, endln:29:41
                    |vpiParent:
                    \_Operation: , line:29:38, endln:29:47
                    |vpiName:in1
                    |vpiFullName:work@vscale_alu.in1
                    |vpiActual:
                    \_Net: (work@vscale_alu.in1), line:6:45, endln:6:48
                  |vpiOperand:
                  \_RefObj: (work@vscale_alu.in2), line:29:44, endln:29:47
                    |vpiParent:
                    \_Operation: , line:29:38, endln:29:47
                    |vpiName:in2
                    |vpiFullName:work@vscale_alu.in2
                    |vpiActual:
                    \_Net: (work@vscale_alu.in2), line:7:45, endln:7:48
              |vpiLhs:
              \_RefObj: (work@vscale_alu.out), line:29:24, endln:29:27
                |vpiParent:
                \_Assignment: , line:29:24, endln:29:48
                |vpiName:out
                |vpiFullName:work@vscale_alu.out
                |vpiActual:
                \_Net: (work@vscale_alu.out), line:8:45, endln:8:48
          |vpiCaseItem:
          \_CaseItem: , line:30:9, endln:30:50
            |vpiParent:
            \_CaseStmt: , line:16:7, endln:32:14
            |vpiExpr:
            \_Constant: , line:16:21, endln:16:38
              |vpiParent:
              \_CaseItem: , line:30:9, endln:30:50
              |vpiDecompile:4'd15
              |vpiSize:4
              |DEC:15
              |vpiConstType:1
            |vpiStmt:
            \_Assignment: , line:30:24, endln:30:49
              |vpiParent:
              \_CaseItem: , line:30:9, endln:30:50
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_Operation: , line:30:30, endln:30:49
                |vpiParent:
                \_Assignment: , line:30:24, endln:30:49
                |vpiOpType:33
                |vpiOperand:
                \_Constant: , line:30:31, endln:30:36
                  |vpiParent:
                  \_Operation: , line:30:30, endln:30:49
                  |vpiDecompile:31'b0
                  |vpiSize:31
                  |BIN:0
                  |vpiConstType:3
                |vpiOperand:
                \_Operation: , line:30:38, endln:30:48
                  |vpiParent:
                  \_Operation: , line:30:30, endln:30:49
                  |vpiOpType:19
                  |vpiOperand:
                  \_RefObj: (work@vscale_alu.in1), line:30:38, endln:30:41
                    |vpiParent:
                    \_Operation: , line:30:38, endln:30:48
                    |vpiName:in1
                    |vpiFullName:work@vscale_alu.in1
                    |vpiActual:
                    \_Net: (work@vscale_alu.in1), line:6:45, endln:6:48
                  |vpiOperand:
                  \_RefObj: (work@vscale_alu.in2), line:30:45, endln:30:48
                    |vpiParent:
                    \_Operation: , line:30:38, endln:30:48
                    |vpiName:in2
                    |vpiFullName:work@vscale_alu.in2
                    |vpiActual:
                    \_Net: (work@vscale_alu.in2), line:7:45, endln:7:48
              |vpiLhs:
              \_RefObj: (work@vscale_alu.out), line:30:24, endln:30:27
                |vpiParent:
                \_Assignment: , line:30:24, endln:30:49
                |vpiName:out
                |vpiFullName:work@vscale_alu.out
                |vpiActual:
                \_Net: (work@vscale_alu.out), line:8:45, endln:8:48
          |vpiCaseItem:
          \_CaseItem: , line:31:9, endln:31:27
            |vpiParent:
            \_CaseStmt: , line:16:7, endln:32:14
            |vpiStmt:
            \_Assignment: , line:31:19, endln:31:26
              |vpiParent:
              \_CaseItem: , line:31:9, endln:31:27
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_Constant: , line:31:25, endln:31:26
                |vpiParent:
                \_Assignment: , line:31:19, endln:31:26
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_RefObj: (work@vscale_alu.out), line:31:19, endln:31:22
                |vpiParent:
                \_Assignment: , line:31:19, endln:31:26
                |vpiName:out
                |vpiFullName:work@vscale_alu.out
                |vpiActual:
                \_Net: (work@vscale_alu.out), line:8:45, endln:8:48
    |vpiAlwaysType:1
  |vpiContAssign:
  \_ContAssign: , line:13:11, endln:13:40
    |vpiParent:
    \_Module: work@vscale_alu (work@vscale_alu), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v, line:4:1, endln:36:10
    |vpiRhs:
    \_PartSelect: in2 (work@vscale_alu.in2), line:13:19, endln:13:40
      |vpiParent:
      \_ContAssign: , line:13:11, endln:13:40
      |vpiName:in2
      |vpiFullName:work@vscale_alu.in2
      |vpiDefName:in2
      |vpiActual:
      \_Net: (work@vscale_alu.in2), line:7:45, endln:7:48
      |vpiConstantSelect:1
      |vpiLeftRange:
      \_Operation: , line:13:23, endln:13:37
        |vpiParent:
        \_PartSelect: in2 (work@vscale_alu.in2), line:13:19, endln:13:40
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:7:25, endln:7:26
          |vpiParent:
          \_Operation: , line:13:23, endln:13:37
          |vpiDecompile:5
          |vpiSize:64
          |UINT:5
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:13:36, endln:13:37
          |vpiParent:
          \_Operation: , line:13:23, endln:13:37
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:13:38, endln:13:39
        |vpiParent:
        \_PartSelect: in2 (work@vscale_alu.in2), line:13:19, endln:13:40
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiLhs:
    \_RefObj: (work@vscale_alu.shamt), line:13:11, endln:13:16
      |vpiParent:
      \_ContAssign: , line:13:11, endln:13:40
      |vpiName:shamt
      |vpiFullName:work@vscale_alu.shamt
      |vpiActual:
      \_Net: (work@vscale_alu.shamt), line:11:45, endln:11:50
|vpiAllModules:
\_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@vscale_core)
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:work@vscale_core
  |vpiTypespec:
  \_ModuleTypespec: (vscale_hasti_bridge)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:vscale_hasti_bridge
    |vpiModule:
    \_Module: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
  |vpiTypespec:
  \_ModuleTypespec: (vscale_pipeline)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:vscale_pipeline
    |vpiModule:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
  |vpiTypespec:
  \_LogicTypespec: , line:8:12, endln:8:29
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiRange:
    \_Range: , line:8:12, endln:8:29
      |vpiParent:
      \_LogicTypespec: , line:8:12, endln:8:29
      |vpiLeftRange:
      \_Operation: , line:8:13, endln:8:26
        |vpiParent:
        \_Range: , line:8:12, endln:8:29
        |vpiOpType:18
        |vpiOperand:
        \_Operation: , line:1:20, endln:1:26
          |vpiParent:
          \_Operation: , line:8:13, endln:8:26
          |vpiOpType:20
          |vpiOperand:
          \_Constant: , line:1:20, endln:1:22
            |vpiParent:
            \_Operation: , line:1:20, endln:1:26
            |vpiDecompile:24
            |vpiSize:64
            |UINT:24
            |vpiConstType:9
          |vpiOperand:
          \_RefObj: (work@vscale_core.EOF), line:1:23, endln:1:26
            |vpiParent:
            \_Operation: , line:1:20, endln:1:26
            |vpiName:EOF
            |vpiFullName:work@vscale_core.EOF
            |vpiActual:
            \_Net: (work@vscale_core.EOF), line:1:23, endln:1:26
        |vpiOperand:
        \_Operation: , line:8:24, endln:8:26
          |vpiParent:
          \_Operation: , line:8:13, endln:8:26
          |vpiOpType:1
          |vpiOperand:
          \_Constant: , line:8:25, endln:8:26
            |vpiParent:
            \_Operation: , line:8:24, endln:8:26
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:8:27, endln:8:28
        |vpiParent:
        \_Range: , line:8:12, endln:8:29
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:9:27, endln:9:50
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiRange:
    \_Range: , line:9:27, endln:9:50
      |vpiParent:
      \_LogicTypespec: , line:9:27, endln:9:50
      |vpiLeftRange:
      \_Operation: , line:9:28, endln:9:47
        |vpiParent:
        \_Range: , line:9:27, endln:9:50
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:3:26, endln:3:28
          |vpiParent:
          \_Operation: , line:9:28, endln:9:47
          |vpiDecompile:32
          |vpiSize:64
          |UINT:32
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:9:46, endln:9:47
          |vpiParent:
          \_Operation: , line:9:28, endln:9:47
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:9:48, endln:9:49
        |vpiParent:
        \_Range: , line:9:27, endln:9:50
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:11:27, endln:11:50
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiRange:
    \_Range: , line:11:27, endln:11:50
      |vpiParent:
      \_LogicTypespec: , line:11:27, endln:11:50
      |vpiLeftRange:
      \_Operation: , line:11:28, endln:11:47
        |vpiParent:
        \_Range: , line:11:27, endln:11:50
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:23:26, endln:23:27
          |vpiParent:
          \_Operation: , line:11:28, endln:11:47
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:11:46, endln:11:47
          |vpiParent:
          \_Operation: , line:11:28, endln:11:47
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:11:48, endln:11:49
        |vpiParent:
        \_Range: , line:11:27, endln:11:50
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:14:27, endln:14:50
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiRange:
    \_Range: , line:14:27, endln:14:50
      |vpiParent:
      \_LogicTypespec: , line:14:27, endln:14:50
      |vpiLeftRange:
      \_Operation: , line:14:28, endln:14:47
        |vpiParent:
        \_Range: , line:14:27, endln:14:50
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:11:26, endln:11:27
          |vpiParent:
          \_Operation: , line:14:28, endln:14:47
          |vpiDecompile:4
          |vpiSize:64
          |UINT:4
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:14:46, endln:14:47
          |vpiParent:
          \_Operation: , line:14:28, endln:14:47
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:14:48, endln:14:49
        |vpiParent:
        \_Range: , line:14:27, endln:14:50
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:15:27, endln:15:51
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiRange:
    \_Range: , line:15:27, endln:15:51
      |vpiParent:
      \_LogicTypespec: , line:15:27, endln:15:51
      |vpiLeftRange:
      \_Operation: , line:15:28, endln:15:48
        |vpiParent:
        \_Range: , line:15:27, endln:15:51
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:5:27, endln:5:28
          |vpiParent:
          \_Operation: , line:15:28, endln:15:48
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:15:47, endln:15:48
          |vpiParent:
          \_Operation: , line:15:28, endln:15:48
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:15:49, endln:15:50
        |vpiParent:
        \_Range: , line:15:27, endln:15:51
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:19:26, endln:19:49
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiRange:
    \_Range: , line:19:26, endln:19:49
      |vpiParent:
      \_LogicTypespec: , line:19:26, endln:19:49
      |vpiLeftRange:
      \_Operation: , line:19:27, endln:19:46
        |vpiParent:
        \_Range: , line:19:26, endln:19:49
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:19:26, endln:19:27
          |vpiParent:
          \_Operation: , line:19:27, endln:19:46
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:19:45, endln:19:46
          |vpiParent:
          \_Operation: , line:19:27, endln:19:46
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:19:47, endln:19:48
        |vpiParent:
        \_Range: , line:19:26, endln:19:49
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:36:26, endln:36:47
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiRange:
    \_Range: , line:36:26, endln:36:47
      |vpiParent:
      \_LogicTypespec: , line:36:26, endln:36:47
      |vpiLeftRange:
      \_Operation: , line:36:27, endln:36:44
        |vpiParent:
        \_Range: , line:36:26, endln:36:47
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:1:28, endln:1:30
          |vpiParent:
          \_Operation: , line:36:27, endln:36:44
          |vpiDecompile:12
          |vpiSize:64
          |UINT:12
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:36:43, endln:36:44
          |vpiParent:
          \_Operation: , line:36:27, endln:36:44
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:36:45, endln:36:46
        |vpiParent:
        \_Range: , line:36:26, endln:36:47
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:37:26, endln:37:47
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiRange:
    \_Range: , line:37:26, endln:37:47
      |vpiParent:
      \_LogicTypespec: , line:37:26, endln:37:47
      |vpiLeftRange:
      \_Operation: , line:37:27, endln:37:44
        |vpiParent:
        \_Range: , line:37:26, endln:37:47
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:48:24, endln:48:26
          |vpiParent:
          \_Operation: , line:37:27, endln:37:44
          |vpiDecompile:64
          |vpiSize:64
          |UINT:64
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:37:43, endln:37:44
          |vpiParent:
          \_Operation: , line:37:27, endln:37:44
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:37:45, endln:37:46
        |vpiParent:
        \_Range: , line:37:26, endln:37:47
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:50:4, endln:50:8
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
  |vpiImportTypespec:
  \_Net: (work@vscale_core.clk), line:7:32, endln:7:35
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:clk
    |vpiFullName:work@vscale_core.clk
  |vpiImportTypespec:
  \_LogicTypespec: , line:8:12, endln:8:29
  |vpiImportTypespec:
  \_Net: (work@vscale_core.ext_interrupts), line:8:34, endln:8:48
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_core.ext_interrupts), line:8:12, endln:8:29
      |vpiParent:
      \_Net: (work@vscale_core.ext_interrupts), line:8:34, endln:8:48
      |vpiFullName:work@vscale_core.ext_interrupts
      |vpiActual:
      \_LogicTypespec: , line:8:12, endln:8:29
    |vpiName:ext_interrupts
    |vpiFullName:work@vscale_core.ext_interrupts
  |vpiImportTypespec:
  \_LogicTypespec: , line:9:27, endln:9:50
  |vpiImportTypespec:
  \_Net: (work@vscale_core.imem_haddr), line:9:52, endln:9:62
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_core.imem_haddr), line:9:27, endln:9:50
      |vpiParent:
      \_Net: (work@vscale_core.imem_haddr), line:9:52, endln:9:62
      |vpiFullName:work@vscale_core.imem_haddr
      |vpiActual:
      \_LogicTypespec: , line:9:27, endln:9:50
    |vpiName:imem_haddr
    |vpiFullName:work@vscale_core.imem_haddr
  |vpiImportTypespec:
  \_Net: (work@vscale_core.imem_hwrite), line:10:33, endln:10:44
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:imem_hwrite
    |vpiFullName:work@vscale_core.imem_hwrite
  |vpiImportTypespec:
  \_LogicTypespec: , line:11:27, endln:11:50
  |vpiImportTypespec:
  \_Net: (work@vscale_core.imem_hsize), line:11:52, endln:11:62
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_core.imem_hsize), line:11:27, endln:11:50
      |vpiParent:
      \_Net: (work@vscale_core.imem_hsize), line:11:52, endln:11:62
      |vpiFullName:work@vscale_core.imem_hsize
      |vpiActual:
      \_LogicTypespec: , line:11:27, endln:11:50
    |vpiName:imem_hsize
    |vpiFullName:work@vscale_core.imem_hsize
  |vpiImportTypespec:
  \_Net: (work@vscale_core.imem_hburst), line:12:52, endln:12:63
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_core.imem_hburst), line:12:27, endln:12:51
      |vpiParent:
      \_Net: (work@vscale_core.imem_hburst), line:12:52, endln:12:63
      |vpiFullName:work@vscale_core.imem_hburst
      |vpiActual:
      \_LogicTypespec: , line:11:27, endln:11:50
    |vpiName:imem_hburst
    |vpiFullName:work@vscale_core.imem_hburst
  |vpiImportTypespec:
  \_Net: (work@vscale_core.imem_hmastlock), line:13:33, endln:13:47
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:imem_hmastlock
    |vpiFullName:work@vscale_core.imem_hmastlock
  |vpiImportTypespec:
  \_LogicTypespec: , line:14:27, endln:14:50
  |vpiImportTypespec:
  \_Net: (work@vscale_core.imem_hprot), line:14:52, endln:14:62
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_core.imem_hprot), line:14:27, endln:14:50
      |vpiParent:
      \_Net: (work@vscale_core.imem_hprot), line:14:52, endln:14:62
      |vpiFullName:work@vscale_core.imem_hprot
      |vpiActual:
      \_LogicTypespec: , line:14:27, endln:14:50
    |vpiName:imem_hprot
    |vpiFullName:work@vscale_core.imem_hprot
  |vpiImportTypespec:
  \_LogicTypespec: , line:15:27, endln:15:51
  |vpiImportTypespec:
  \_Net: (work@vscale_core.imem_htrans), line:15:52, endln:15:63
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_core.imem_htrans), line:15:27, endln:15:51
      |vpiParent:
      \_Net: (work@vscale_core.imem_htrans), line:15:52, endln:15:63
      |vpiFullName:work@vscale_core.imem_htrans
      |vpiActual:
      \_LogicTypespec: , line:15:27, endln:15:51
    |vpiName:imem_htrans
    |vpiFullName:work@vscale_core.imem_htrans
  |vpiImportTypespec:
  \_Net: (work@vscale_core.imem_hwdata), line:16:52, endln:16:63
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_core.imem_hwdata), line:16:27, endln:16:49
      |vpiParent:
      \_Net: (work@vscale_core.imem_hwdata), line:16:52, endln:16:63
      |vpiFullName:work@vscale_core.imem_hwdata
      |vpiActual:
      \_LogicTypespec: , line:9:27, endln:9:50
    |vpiName:imem_hwdata
    |vpiFullName:work@vscale_core.imem_hwdata
  |vpiImportTypespec:
  \_Net: (work@vscale_core.imem_hrdata), line:17:52, endln:17:63
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_core.imem_hrdata), line:17:26, endln:17:48
      |vpiParent:
      \_Net: (work@vscale_core.imem_hrdata), line:17:52, endln:17:63
      |vpiFullName:work@vscale_core.imem_hrdata
      |vpiActual:
      \_LogicTypespec: , line:9:27, endln:9:50
    |vpiName:imem_hrdata
    |vpiFullName:work@vscale_core.imem_hrdata
  |vpiImportTypespec:
  \_Net: (work@vscale_core.imem_hready), line:18:32, endln:18:43
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:imem_hready
    |vpiFullName:work@vscale_core.imem_hready
  |vpiImportTypespec:
  \_LogicTypespec: , line:19:26, endln:19:49
  |vpiImportTypespec:
  \_Net: (work@vscale_core.imem_hresp), line:19:52, endln:19:62
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_core.imem_hresp), line:19:26, endln:19:49
      |vpiParent:
      \_Net: (work@vscale_core.imem_hresp), line:19:52, endln:19:62
      |vpiFullName:work@vscale_core.imem_hresp
      |vpiActual:
      \_LogicTypespec: , line:19:26, endln:19:49
    |vpiName:imem_hresp
    |vpiFullName:work@vscale_core.imem_hresp
  |vpiImportTypespec:
  \_Net: (work@vscale_core.dmem_haddr), line:20:52, endln:20:62
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_core.dmem_haddr), line:20:27, endln:20:50
      |vpiParent:
      \_Net: (work@vscale_core.dmem_haddr), line:20:52, endln:20:62
      |vpiFullName:work@vscale_core.dmem_haddr
      |vpiActual:
      \_LogicTypespec: , line:9:27, endln:9:50
    |vpiName:dmem_haddr
    |vpiFullName:work@vscale_core.dmem_haddr
  |vpiImportTypespec:
  \_Net: (work@vscale_core.dmem_hwrite), line:21:33, endln:21:44
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:dmem_hwrite
    |vpiFullName:work@vscale_core.dmem_hwrite
  |vpiImportTypespec:
  \_Net: (work@vscale_core.dmem_hsize), line:22:52, endln:22:62
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_core.dmem_hsize), line:22:27, endln:22:50
      |vpiParent:
      \_Net: (work@vscale_core.dmem_hsize), line:22:52, endln:22:62
      |vpiFullName:work@vscale_core.dmem_hsize
      |vpiActual:
      \_LogicTypespec: , line:11:27, endln:11:50
    |vpiName:dmem_hsize
    |vpiFullName:work@vscale_core.dmem_hsize
  |vpiImportTypespec:
  \_Net: (work@vscale_core.dmem_hburst), line:23:52, endln:23:63
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_core.dmem_hburst), line:23:27, endln:23:51
      |vpiParent:
      \_Net: (work@vscale_core.dmem_hburst), line:23:52, endln:23:63
      |vpiFullName:work@vscale_core.dmem_hburst
      |vpiActual:
      \_LogicTypespec: , line:11:27, endln:11:50
    |vpiName:dmem_hburst
    |vpiFullName:work@vscale_core.dmem_hburst
  |vpiImportTypespec:
  \_Net: (work@vscale_core.dmem_hmastlock), line:24:33, endln:24:47
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:dmem_hmastlock
    |vpiFullName:work@vscale_core.dmem_hmastlock
  |vpiImportTypespec:
  \_Net: (work@vscale_core.dmem_hprot), line:25:52, endln:25:62
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_core.dmem_hprot), line:25:27, endln:25:50
      |vpiParent:
      \_Net: (work@vscale_core.dmem_hprot), line:25:52, endln:25:62
      |vpiFullName:work@vscale_core.dmem_hprot
      |vpiActual:
      \_LogicTypespec: , line:14:27, endln:14:50
    |vpiName:dmem_hprot
    |vpiFullName:work@vscale_core.dmem_hprot
  |vpiImportTypespec:
  \_Net: (work@vscale_core.dmem_htrans), line:26:52, endln:26:63
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_core.dmem_htrans), line:26:27, endln:26:51
      |vpiParent:
      \_Net: (work@vscale_core.dmem_htrans), line:26:52, endln:26:63
      |vpiFullName:work@vscale_core.dmem_htrans
      |vpiActual:
      \_LogicTypespec: , line:15:27, endln:15:51
    |vpiName:dmem_htrans
    |vpiFullName:work@vscale_core.dmem_htrans
  |vpiImportTypespec:
  \_Net: (work@vscale_core.dmem_hwdata), line:27:52, endln:27:63
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_core.dmem_hwdata), line:27:27, endln:27:49
      |vpiParent:
      \_Net: (work@vscale_core.dmem_hwdata), line:27:52, endln:27:63
      |vpiFullName:work@vscale_core.dmem_hwdata
      |vpiActual:
      \_LogicTypespec: , line:9:27, endln:9:50
    |vpiName:dmem_hwdata
    |vpiFullName:work@vscale_core.dmem_hwdata
  |vpiImportTypespec:
  \_Net: (work@vscale_core.dmem_hrdata), line:28:52, endln:28:63
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_core.dmem_hrdata), line:28:26, endln:28:48
      |vpiParent:
      \_Net: (work@vscale_core.dmem_hrdata), line:28:52, endln:28:63
      |vpiFullName:work@vscale_core.dmem_hrdata
      |vpiActual:
      \_LogicTypespec: , line:9:27, endln:9:50
    |vpiName:dmem_hrdata
    |vpiFullName:work@vscale_core.dmem_hrdata
  |vpiImportTypespec:
  \_Net: (work@vscale_core.dmem_hready), line:29:32, endln:29:43
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:dmem_hready
    |vpiFullName:work@vscale_core.dmem_hready
  |vpiImportTypespec:
  \_Net: (work@vscale_core.dmem_hresp), line:30:52, endln:30:62
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_core.dmem_hresp), line:30:26, endln:30:49
      |vpiParent:
      \_Net: (work@vscale_core.dmem_hresp), line:30:52, endln:30:62
      |vpiFullName:work@vscale_core.dmem_hresp
      |vpiActual:
      \_LogicTypespec: , line:19:26, endln:19:49
    |vpiName:dmem_hresp
    |vpiFullName:work@vscale_core.dmem_hresp
  |vpiImportTypespec:
  \_Net: (work@vscale_core.htif_reset), line:31:32, endln:31:42
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:htif_reset
    |vpiFullName:work@vscale_core.htif_reset
  |vpiImportTypespec:
  \_Net: (work@vscale_core.htif_id), line:32:32, endln:32:39
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:htif_id
    |vpiFullName:work@vscale_core.htif_id
  |vpiImportTypespec:
  \_Net: (work@vscale_core.htif_pcr_req_valid), line:33:32, endln:33:50
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:htif_pcr_req_valid
    |vpiFullName:work@vscale_core.htif_pcr_req_valid
  |vpiImportTypespec:
  \_Net: (work@vscale_core.htif_pcr_req_ready), line:34:33, endln:34:51
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:htif_pcr_req_ready
    |vpiFullName:work@vscale_core.htif_pcr_req_ready
  |vpiImportTypespec:
  \_Net: (work@vscale_core.htif_pcr_req_rw), line:35:32, endln:35:47
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:htif_pcr_req_rw
    |vpiFullName:work@vscale_core.htif_pcr_req_rw
  |vpiImportTypespec:
  \_LogicTypespec: , line:36:26, endln:36:47
  |vpiImportTypespec:
  \_Net: (work@vscale_core.htif_pcr_req_addr), line:36:52, endln:36:69
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_core.htif_pcr_req_addr), line:36:26, endln:36:47
      |vpiParent:
      \_Net: (work@vscale_core.htif_pcr_req_addr), line:36:52, endln:36:69
      |vpiFullName:work@vscale_core.htif_pcr_req_addr
      |vpiActual:
      \_LogicTypespec: , line:36:26, endln:36:47
    |vpiName:htif_pcr_req_addr
    |vpiFullName:work@vscale_core.htif_pcr_req_addr
  |vpiImportTypespec:
  \_LogicTypespec: , line:37:26, endln:37:47
  |vpiImportTypespec:
  \_Net: (work@vscale_core.htif_pcr_req_data), line:37:52, endln:37:69
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_core.htif_pcr_req_data), line:37:26, endln:37:47
      |vpiParent:
      \_Net: (work@vscale_core.htif_pcr_req_data), line:37:52, endln:37:69
      |vpiFullName:work@vscale_core.htif_pcr_req_data
      |vpiActual:
      \_LogicTypespec: , line:37:26, endln:37:47
    |vpiName:htif_pcr_req_data
    |vpiFullName:work@vscale_core.htif_pcr_req_data
  |vpiImportTypespec:
  \_Net: (work@vscale_core.htif_pcr_resp_valid), line:38:33, endln:38:52
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:htif_pcr_resp_valid
    |vpiFullName:work@vscale_core.htif_pcr_resp_valid
  |vpiImportTypespec:
  \_Net: (work@vscale_core.htif_pcr_resp_ready), line:39:32, endln:39:51
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:htif_pcr_resp_ready
    |vpiFullName:work@vscale_core.htif_pcr_resp_ready
  |vpiImportTypespec:
  \_Net: (work@vscale_core.htif_pcr_resp_data), line:40:52, endln:40:70
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_core.htif_pcr_resp_data), line:40:27, endln:40:48
      |vpiParent:
      \_Net: (work@vscale_core.htif_pcr_resp_data), line:40:52, endln:40:70
      |vpiFullName:work@vscale_core.htif_pcr_resp_data
      |vpiActual:
      \_LogicTypespec: , line:37:26, endln:37:47
    |vpiName:htif_pcr_resp_data
    |vpiFullName:work@vscale_core.htif_pcr_resp_data
  |vpiImportTypespec:
  \_Net: (work@vscale_core.htif_ipi_req_ready), line:41:32, endln:41:50
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:htif_ipi_req_ready
    |vpiFullName:work@vscale_core.htif_ipi_req_ready
  |vpiImportTypespec:
  \_Net: (work@vscale_core.htif_ipi_req_valid), line:42:33, endln:42:51
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:htif_ipi_req_valid
    |vpiFullName:work@vscale_core.htif_ipi_req_valid
  |vpiImportTypespec:
  \_Net: (work@vscale_core.htif_ipi_req_data), line:43:33, endln:43:50
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:htif_ipi_req_data
    |vpiFullName:work@vscale_core.htif_ipi_req_data
  |vpiImportTypespec:
  \_Net: (work@vscale_core.htif_ipi_resp_ready), line:44:33, endln:44:52
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:htif_ipi_resp_ready
    |vpiFullName:work@vscale_core.htif_ipi_resp_ready
  |vpiImportTypespec:
  \_Net: (work@vscale_core.htif_ipi_resp_valid), line:45:32, endln:45:51
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:htif_ipi_resp_valid
    |vpiFullName:work@vscale_core.htif_ipi_resp_valid
  |vpiImportTypespec:
  \_Net: (work@vscale_core.htif_ipi_resp_data), line:46:32, endln:46:50
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:htif_ipi_resp_data
    |vpiFullName:work@vscale_core.htif_ipi_resp_data
  |vpiImportTypespec:
  \_Net: (work@vscale_core.htif_debug_stats_pcr), line:47:33, endln:47:53
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:htif_debug_stats_pcr
    |vpiFullName:work@vscale_core.htif_debug_stats_pcr
  |vpiImportTypespec:
  \_LogicTypespec: , line:50:4, endln:50:8
  |vpiImportTypespec:
  \_Net: (work@vscale_core.imem_wait), line:50:52, endln:50:61
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_core.imem_wait), line:50:4, endln:50:8
      |vpiParent:
      \_Net: (work@vscale_core.imem_wait), line:50:52, endln:50:61
      |vpiFullName:work@vscale_core.imem_wait
      |vpiActual:
      \_LogicTypespec: , line:50:4, endln:50:8
    |vpiName:imem_wait
    |vpiFullName:work@vscale_core.imem_wait
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_core.imem_addr), line:51:52, endln:51:61
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_core.imem_addr), line:51:4, endln:51:8
      |vpiParent:
      \_Net: (work@vscale_core.imem_addr), line:51:52, endln:51:61
      |vpiFullName:work@vscale_core.imem_addr
      |vpiActual:
      \_LogicTypespec: , line:9:27, endln:9:50
    |vpiName:imem_addr
    |vpiFullName:work@vscale_core.imem_addr
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_core.imem_rdata), line:52:52, endln:52:62
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_core.imem_rdata), line:52:4, endln:52:8
      |vpiParent:
      \_Net: (work@vscale_core.imem_rdata), line:52:52, endln:52:62
      |vpiFullName:work@vscale_core.imem_rdata
      |vpiActual:
      \_LogicTypespec: , line:9:27, endln:9:50
    |vpiName:imem_rdata
    |vpiFullName:work@vscale_core.imem_rdata
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_core.imem_badmem_e), line:53:52, endln:53:65
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_core.imem_badmem_e), line:53:4, endln:53:8
      |vpiParent:
      \_Net: (work@vscale_core.imem_badmem_e), line:53:52, endln:53:65
      |vpiFullName:work@vscale_core.imem_badmem_e
      |vpiActual:
      \_LogicTypespec: , line:50:4, endln:50:8
    |vpiName:imem_badmem_e
    |vpiFullName:work@vscale_core.imem_badmem_e
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_core.dmem_wait), line:54:52, endln:54:61
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_core.dmem_wait), line:54:4, endln:54:8
      |vpiParent:
      \_Net: (work@vscale_core.dmem_wait), line:54:52, endln:54:61
      |vpiFullName:work@vscale_core.dmem_wait
      |vpiActual:
      \_LogicTypespec: , line:50:4, endln:50:8
    |vpiName:dmem_wait
    |vpiFullName:work@vscale_core.dmem_wait
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_core.dmem_en), line:55:52, endln:55:59
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_core.dmem_en), line:55:4, endln:55:8
      |vpiParent:
      \_Net: (work@vscale_core.dmem_en), line:55:52, endln:55:59
      |vpiFullName:work@vscale_core.dmem_en
      |vpiActual:
      \_LogicTypespec: , line:50:4, endln:50:8
    |vpiName:dmem_en
    |vpiFullName:work@vscale_core.dmem_en
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_core.dmem_wen), line:56:52, endln:56:60
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_core.dmem_wen), line:56:4, endln:56:8
      |vpiParent:
      \_Net: (work@vscale_core.dmem_wen), line:56:52, endln:56:60
      |vpiFullName:work@vscale_core.dmem_wen
      |vpiActual:
      \_LogicTypespec: , line:50:4, endln:50:8
    |vpiName:dmem_wen
    |vpiFullName:work@vscale_core.dmem_wen
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_core.dmem_size), line:57:52, endln:57:61
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_core.dmem_size), line:57:4, endln:57:8
      |vpiParent:
      \_Net: (work@vscale_core.dmem_size), line:57:52, endln:57:61
      |vpiFullName:work@vscale_core.dmem_size
      |vpiActual:
      \_LogicTypespec: , line:11:27, endln:11:50
    |vpiName:dmem_size
    |vpiFullName:work@vscale_core.dmem_size
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_core.dmem_addr), line:58:52, endln:58:61
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_core.dmem_addr), line:58:4, endln:58:8
      |vpiParent:
      \_Net: (work@vscale_core.dmem_addr), line:58:52, endln:58:61
      |vpiFullName:work@vscale_core.dmem_addr
      |vpiActual:
      \_LogicTypespec: , line:9:27, endln:9:50
    |vpiName:dmem_addr
    |vpiFullName:work@vscale_core.dmem_addr
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_core.dmem_wdata_delayed), line:59:52, endln:59:70
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_core.dmem_wdata_delayed), line:59:4, endln:59:8
      |vpiParent:
      \_Net: (work@vscale_core.dmem_wdata_delayed), line:59:52, endln:59:70
      |vpiFullName:work@vscale_core.dmem_wdata_delayed
      |vpiActual:
      \_LogicTypespec: , line:9:27, endln:9:50
    |vpiName:dmem_wdata_delayed
    |vpiFullName:work@vscale_core.dmem_wdata_delayed
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_core.dmem_rdata), line:60:52, endln:60:62
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_core.dmem_rdata), line:60:4, endln:60:8
      |vpiParent:
      \_Net: (work@vscale_core.dmem_rdata), line:60:52, endln:60:62
      |vpiFullName:work@vscale_core.dmem_rdata
      |vpiActual:
      \_LogicTypespec: , line:9:27, endln:9:50
    |vpiName:dmem_rdata
    |vpiFullName:work@vscale_core.dmem_rdata
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_core.dmem_badmem_e), line:61:52, endln:61:65
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_core.dmem_badmem_e), line:61:4, endln:61:8
      |vpiParent:
      \_Net: (work@vscale_core.dmem_badmem_e), line:61:52, endln:61:65
      |vpiFullName:work@vscale_core.dmem_badmem_e
      |vpiActual:
      \_LogicTypespec: , line:50:4, endln:50:8
    |vpiName:dmem_badmem_e
    |vpiFullName:work@vscale_core.dmem_badmem_e
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_core.EOF), line:1:23, endln:1:26
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:EOF
    |vpiFullName:work@vscale_core.EOF
    |vpiNetType:1
  |vpiDefName:work@vscale_core
  |vpiNet:
  \_Net: (work@vscale_core.clk), line:7:32, endln:7:35
  |vpiNet:
  \_Net: (work@vscale_core.ext_interrupts), line:8:34, endln:8:48
  |vpiNet:
  \_Net: (work@vscale_core.imem_haddr), line:9:52, endln:9:62
  |vpiNet:
  \_Net: (work@vscale_core.imem_hwrite), line:10:33, endln:10:44
  |vpiNet:
  \_Net: (work@vscale_core.imem_hsize), line:11:52, endln:11:62
  |vpiNet:
  \_Net: (work@vscale_core.imem_hburst), line:12:52, endln:12:63
  |vpiNet:
  \_Net: (work@vscale_core.imem_hmastlock), line:13:33, endln:13:47
  |vpiNet:
  \_Net: (work@vscale_core.imem_hprot), line:14:52, endln:14:62
  |vpiNet:
  \_Net: (work@vscale_core.imem_htrans), line:15:52, endln:15:63
  |vpiNet:
  \_Net: (work@vscale_core.imem_hwdata), line:16:52, endln:16:63
  |vpiNet:
  \_Net: (work@vscale_core.imem_hrdata), line:17:52, endln:17:63
  |vpiNet:
  \_Net: (work@vscale_core.imem_hready), line:18:32, endln:18:43
  |vpiNet:
  \_Net: (work@vscale_core.imem_hresp), line:19:52, endln:19:62
  |vpiNet:
  \_Net: (work@vscale_core.dmem_haddr), line:20:52, endln:20:62
  |vpiNet:
  \_Net: (work@vscale_core.dmem_hwrite), line:21:33, endln:21:44
  |vpiNet:
  \_Net: (work@vscale_core.dmem_hsize), line:22:52, endln:22:62
  |vpiNet:
  \_Net: (work@vscale_core.dmem_hburst), line:23:52, endln:23:63
  |vpiNet:
  \_Net: (work@vscale_core.dmem_hmastlock), line:24:33, endln:24:47
  |vpiNet:
  \_Net: (work@vscale_core.dmem_hprot), line:25:52, endln:25:62
  |vpiNet:
  \_Net: (work@vscale_core.dmem_htrans), line:26:52, endln:26:63
  |vpiNet:
  \_Net: (work@vscale_core.dmem_hwdata), line:27:52, endln:27:63
  |vpiNet:
  \_Net: (work@vscale_core.dmem_hrdata), line:28:52, endln:28:63
  |vpiNet:
  \_Net: (work@vscale_core.dmem_hready), line:29:32, endln:29:43
  |vpiNet:
  \_Net: (work@vscale_core.dmem_hresp), line:30:52, endln:30:62
  |vpiNet:
  \_Net: (work@vscale_core.htif_reset), line:31:32, endln:31:42
  |vpiNet:
  \_Net: (work@vscale_core.htif_id), line:32:32, endln:32:39
  |vpiNet:
  \_Net: (work@vscale_core.htif_pcr_req_valid), line:33:32, endln:33:50
  |vpiNet:
  \_Net: (work@vscale_core.htif_pcr_req_ready), line:34:33, endln:34:51
  |vpiNet:
  \_Net: (work@vscale_core.htif_pcr_req_rw), line:35:32, endln:35:47
  |vpiNet:
  \_Net: (work@vscale_core.htif_pcr_req_addr), line:36:52, endln:36:69
  |vpiNet:
  \_Net: (work@vscale_core.htif_pcr_req_data), line:37:52, endln:37:69
  |vpiNet:
  \_Net: (work@vscale_core.htif_pcr_resp_valid), line:38:33, endln:38:52
  |vpiNet:
  \_Net: (work@vscale_core.htif_pcr_resp_ready), line:39:32, endln:39:51
  |vpiNet:
  \_Net: (work@vscale_core.htif_pcr_resp_data), line:40:52, endln:40:70
  |vpiNet:
  \_Net: (work@vscale_core.htif_ipi_req_ready), line:41:32, endln:41:50
  |vpiNet:
  \_Net: (work@vscale_core.htif_ipi_req_valid), line:42:33, endln:42:51
  |vpiNet:
  \_Net: (work@vscale_core.htif_ipi_req_data), line:43:33, endln:43:50
  |vpiNet:
  \_Net: (work@vscale_core.htif_ipi_resp_ready), line:44:33, endln:44:52
  |vpiNet:
  \_Net: (work@vscale_core.htif_ipi_resp_valid), line:45:32, endln:45:51
  |vpiNet:
  \_Net: (work@vscale_core.htif_ipi_resp_data), line:46:32, endln:46:50
  |vpiNet:
  \_Net: (work@vscale_core.htif_debug_stats_pcr), line:47:33, endln:47:53
  |vpiNet:
  \_Net: (work@vscale_core.imem_wait), line:50:52, endln:50:61
  |vpiNet:
  \_Net: (work@vscale_core.imem_addr), line:51:52, endln:51:61
  |vpiNet:
  \_Net: (work@vscale_core.imem_rdata), line:52:52, endln:52:62
  |vpiNet:
  \_Net: (work@vscale_core.imem_badmem_e), line:53:52, endln:53:65
  |vpiNet:
  \_Net: (work@vscale_core.dmem_wait), line:54:52, endln:54:61
  |vpiNet:
  \_Net: (work@vscale_core.dmem_en), line:55:52, endln:55:59
  |vpiNet:
  \_Net: (work@vscale_core.dmem_wen), line:56:52, endln:56:60
  |vpiNet:
  \_Net: (work@vscale_core.dmem_size), line:57:52, endln:57:61
  |vpiNet:
  \_Net: (work@vscale_core.dmem_addr), line:58:52, endln:58:61
  |vpiNet:
  \_Net: (work@vscale_core.dmem_wdata_delayed), line:59:52, endln:59:70
  |vpiNet:
  \_Net: (work@vscale_core.dmem_rdata), line:60:52, endln:60:62
  |vpiNet:
  \_Net: (work@vscale_core.dmem_badmem_e), line:61:52, endln:61:65
  |vpiNet:
  \_Net: (work@vscale_core.EOF), line:1:23, endln:1:26
  |vpiPort:
  \_Port: (clk), line:7:32, endln:7:35
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:clk
    |vpiDirection:1
  |vpiPort:
  \_Port: (ext_interrupts), line:8:34, endln:8:48
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:ext_interrupts
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@vscale_core.ext_interrupts), line:8:12, endln:8:29
      |vpiParent:
      \_Port: (ext_interrupts), line:8:34, endln:8:48
      |vpiFullName:work@vscale_core.ext_interrupts
      |vpiActual:
      \_LogicTypespec: , line:8:12, endln:8:29
  |vpiPort:
  \_Port: (imem_haddr), line:9:52, endln:9:62
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:imem_haddr
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_core.imem_haddr), line:9:27, endln:9:50
      |vpiParent:
      \_Port: (imem_haddr), line:9:52, endln:9:62
      |vpiFullName:work@vscale_core.imem_haddr
      |vpiActual:
      \_LogicTypespec: , line:9:27, endln:9:50
  |vpiPort:
  \_Port: (imem_hwrite), line:10:33, endln:10:44
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:imem_hwrite
    |vpiDirection:2
  |vpiPort:
  \_Port: (imem_hsize), line:11:52, endln:11:62
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:imem_hsize
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_core.imem_hsize), line:11:27, endln:11:50
      |vpiParent:
      \_Port: (imem_hsize), line:11:52, endln:11:62
      |vpiFullName:work@vscale_core.imem_hsize
      |vpiActual:
      \_LogicTypespec: , line:11:27, endln:11:50
  |vpiPort:
  \_Port: (imem_hburst), line:12:52, endln:12:63
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:imem_hburst
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_core.imem_hburst), line:12:27, endln:12:51
      |vpiParent:
      \_Port: (imem_hburst), line:12:52, endln:12:63
      |vpiFullName:work@vscale_core.imem_hburst
      |vpiActual:
      \_LogicTypespec: , line:11:27, endln:11:50
  |vpiPort:
  \_Port: (imem_hmastlock), line:13:33, endln:13:47
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:imem_hmastlock
    |vpiDirection:2
  |vpiPort:
  \_Port: (imem_hprot), line:14:52, endln:14:62
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:imem_hprot
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_core.imem_hprot), line:14:27, endln:14:50
      |vpiParent:
      \_Port: (imem_hprot), line:14:52, endln:14:62
      |vpiFullName:work@vscale_core.imem_hprot
      |vpiActual:
      \_LogicTypespec: , line:14:27, endln:14:50
  |vpiPort:
  \_Port: (imem_htrans), line:15:52, endln:15:63
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:imem_htrans
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_core.imem_htrans), line:15:27, endln:15:51
      |vpiParent:
      \_Port: (imem_htrans), line:15:52, endln:15:63
      |vpiFullName:work@vscale_core.imem_htrans
      |vpiActual:
      \_LogicTypespec: , line:15:27, endln:15:51
  |vpiPort:
  \_Port: (imem_hwdata), line:16:52, endln:16:63
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:imem_hwdata
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_core.imem_hwdata), line:16:27, endln:16:49
      |vpiParent:
      \_Port: (imem_hwdata), line:16:52, endln:16:63
      |vpiFullName:work@vscale_core.imem_hwdata
      |vpiActual:
      \_LogicTypespec: , line:9:27, endln:9:50
  |vpiPort:
  \_Port: (imem_hrdata), line:17:52, endln:17:63
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:imem_hrdata
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@vscale_core.imem_hrdata), line:17:26, endln:17:48
      |vpiParent:
      \_Port: (imem_hrdata), line:17:52, endln:17:63
      |vpiFullName:work@vscale_core.imem_hrdata
      |vpiActual:
      \_LogicTypespec: , line:9:27, endln:9:50
  |vpiPort:
  \_Port: (imem_hready), line:18:32, endln:18:43
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:imem_hready
    |vpiDirection:1
  |vpiPort:
  \_Port: (imem_hresp), line:19:52, endln:19:62
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:imem_hresp
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@vscale_core.imem_hresp), line:19:26, endln:19:49
      |vpiParent:
      \_Port: (imem_hresp), line:19:52, endln:19:62
      |vpiFullName:work@vscale_core.imem_hresp
      |vpiActual:
      \_LogicTypespec: , line:19:26, endln:19:49
  |vpiPort:
  \_Port: (dmem_haddr), line:20:52, endln:20:62
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:dmem_haddr
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_core.dmem_haddr), line:20:27, endln:20:50
      |vpiParent:
      \_Port: (dmem_haddr), line:20:52, endln:20:62
      |vpiFullName:work@vscale_core.dmem_haddr
      |vpiActual:
      \_LogicTypespec: , line:9:27, endln:9:50
  |vpiPort:
  \_Port: (dmem_hwrite), line:21:33, endln:21:44
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:dmem_hwrite
    |vpiDirection:2
  |vpiPort:
  \_Port: (dmem_hsize), line:22:52, endln:22:62
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:dmem_hsize
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_core.dmem_hsize), line:22:27, endln:22:50
      |vpiParent:
      \_Port: (dmem_hsize), line:22:52, endln:22:62
      |vpiFullName:work@vscale_core.dmem_hsize
      |vpiActual:
      \_LogicTypespec: , line:11:27, endln:11:50
  |vpiPort:
  \_Port: (dmem_hburst), line:23:52, endln:23:63
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:dmem_hburst
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_core.dmem_hburst), line:23:27, endln:23:51
      |vpiParent:
      \_Port: (dmem_hburst), line:23:52, endln:23:63
      |vpiFullName:work@vscale_core.dmem_hburst
      |vpiActual:
      \_LogicTypespec: , line:11:27, endln:11:50
  |vpiPort:
  \_Port: (dmem_hmastlock), line:24:33, endln:24:47
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:dmem_hmastlock
    |vpiDirection:2
  |vpiPort:
  \_Port: (dmem_hprot), line:25:52, endln:25:62
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:dmem_hprot
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_core.dmem_hprot), line:25:27, endln:25:50
      |vpiParent:
      \_Port: (dmem_hprot), line:25:52, endln:25:62
      |vpiFullName:work@vscale_core.dmem_hprot
      |vpiActual:
      \_LogicTypespec: , line:14:27, endln:14:50
  |vpiPort:
  \_Port: (dmem_htrans), line:26:52, endln:26:63
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:dmem_htrans
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_core.dmem_htrans), line:26:27, endln:26:51
      |vpiParent:
      \_Port: (dmem_htrans), line:26:52, endln:26:63
      |vpiFullName:work@vscale_core.dmem_htrans
      |vpiActual:
      \_LogicTypespec: , line:15:27, endln:15:51
  |vpiPort:
  \_Port: (dmem_hwdata), line:27:52, endln:27:63
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:dmem_hwdata
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_core.dmem_hwdata), line:27:27, endln:27:49
      |vpiParent:
      \_Port: (dmem_hwdata), line:27:52, endln:27:63
      |vpiFullName:work@vscale_core.dmem_hwdata
      |vpiActual:
      \_LogicTypespec: , line:9:27, endln:9:50
  |vpiPort:
  \_Port: (dmem_hrdata), line:28:52, endln:28:63
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:dmem_hrdata
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@vscale_core.dmem_hrdata), line:28:26, endln:28:48
      |vpiParent:
      \_Port: (dmem_hrdata), line:28:52, endln:28:63
      |vpiFullName:work@vscale_core.dmem_hrdata
      |vpiActual:
      \_LogicTypespec: , line:9:27, endln:9:50
  |vpiPort:
  \_Port: (dmem_hready), line:29:32, endln:29:43
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:dmem_hready
    |vpiDirection:1
  |vpiPort:
  \_Port: (dmem_hresp), line:30:52, endln:30:62
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:dmem_hresp
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@vscale_core.dmem_hresp), line:30:26, endln:30:49
      |vpiParent:
      \_Port: (dmem_hresp), line:30:52, endln:30:62
      |vpiFullName:work@vscale_core.dmem_hresp
      |vpiActual:
      \_LogicTypespec: , line:19:26, endln:19:49
  |vpiPort:
  \_Port: (htif_reset), line:31:32, endln:31:42
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:htif_reset
    |vpiDirection:1
  |vpiPort:
  \_Port: (htif_id), line:32:32, endln:32:39
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:htif_id
    |vpiDirection:1
  |vpiPort:
  \_Port: (htif_pcr_req_valid), line:33:32, endln:33:50
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:htif_pcr_req_valid
    |vpiDirection:1
  |vpiPort:
  \_Port: (htif_pcr_req_ready), line:34:33, endln:34:51
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:htif_pcr_req_ready
    |vpiDirection:2
  |vpiPort:
  \_Port: (htif_pcr_req_rw), line:35:32, endln:35:47
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:htif_pcr_req_rw
    |vpiDirection:1
  |vpiPort:
  \_Port: (htif_pcr_req_addr), line:36:52, endln:36:69
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:htif_pcr_req_addr
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@vscale_core.htif_pcr_req_addr), line:36:26, endln:36:47
      |vpiParent:
      \_Port: (htif_pcr_req_addr), line:36:52, endln:36:69
      |vpiFullName:work@vscale_core.htif_pcr_req_addr
      |vpiActual:
      \_LogicTypespec: , line:36:26, endln:36:47
  |vpiPort:
  \_Port: (htif_pcr_req_data), line:37:52, endln:37:69
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:htif_pcr_req_data
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@vscale_core.htif_pcr_req_data), line:37:26, endln:37:47
      |vpiParent:
      \_Port: (htif_pcr_req_data), line:37:52, endln:37:69
      |vpiFullName:work@vscale_core.htif_pcr_req_data
      |vpiActual:
      \_LogicTypespec: , line:37:26, endln:37:47
  |vpiPort:
  \_Port: (htif_pcr_resp_valid), line:38:33, endln:38:52
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:htif_pcr_resp_valid
    |vpiDirection:2
  |vpiPort:
  \_Port: (htif_pcr_resp_ready), line:39:32, endln:39:51
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:htif_pcr_resp_ready
    |vpiDirection:1
  |vpiPort:
  \_Port: (htif_pcr_resp_data), line:40:52, endln:40:70
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:htif_pcr_resp_data
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_core.htif_pcr_resp_data), line:40:27, endln:40:48
      |vpiParent:
      \_Port: (htif_pcr_resp_data), line:40:52, endln:40:70
      |vpiFullName:work@vscale_core.htif_pcr_resp_data
      |vpiActual:
      \_LogicTypespec: , line:37:26, endln:37:47
  |vpiPort:
  \_Port: (htif_ipi_req_ready), line:41:32, endln:41:50
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:htif_ipi_req_ready
    |vpiDirection:1
  |vpiPort:
  \_Port: (htif_ipi_req_valid), line:42:33, endln:42:51
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:htif_ipi_req_valid
    |vpiDirection:2
  |vpiPort:
  \_Port: (htif_ipi_req_data), line:43:33, endln:43:50
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:htif_ipi_req_data
    |vpiDirection:2
  |vpiPort:
  \_Port: (htif_ipi_resp_ready), line:44:33, endln:44:52
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:htif_ipi_resp_ready
    |vpiDirection:2
  |vpiPort:
  \_Port: (htif_ipi_resp_valid), line:45:32, endln:45:51
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:htif_ipi_resp_valid
    |vpiDirection:1
  |vpiPort:
  \_Port: (htif_ipi_resp_data), line:46:32, endln:46:50
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:htif_ipi_resp_data
    |vpiDirection:1
  |vpiPort:
  \_Port: (htif_debug_stats_pcr), line:47:33, endln:47:53
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:htif_debug_stats_pcr
    |vpiDirection:2
  |vpiContAssign:
  \_ContAssign: , line:63:11, endln:63:36
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiRhs:
    \_Constant: , line:63:32, endln:63:36
      |vpiParent:
      \_ContAssign: , line:63:11, endln:63:36
      |vpiDecompile:1'b0
      |vpiSize:1
      |BIN:0
      |vpiConstType:3
    |vpiLhs:
    \_RefObj: (work@vscale_core.htif_ipi_req_valid), line:63:11, endln:63:29
      |vpiParent:
      \_ContAssign: , line:63:11, endln:63:36
      |vpiName:htif_ipi_req_valid
      |vpiFullName:work@vscale_core.htif_ipi_req_valid
      |vpiActual:
      \_Net: (work@vscale_core.htif_ipi_req_valid), line:42:33, endln:42:51
  |vpiContAssign:
  \_ContAssign: , line:64:11, endln:64:35
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiRhs:
    \_Constant: , line:64:31, endln:64:35
      |vpiParent:
      \_ContAssign: , line:64:11, endln:64:35
      |vpiDecompile:1'b0
      |vpiSize:1
      |BIN:0
      |vpiConstType:3
    |vpiLhs:
    \_RefObj: (work@vscale_core.htif_ipi_req_data), line:64:11, endln:64:28
      |vpiParent:
      \_ContAssign: , line:64:11, endln:64:35
      |vpiName:htif_ipi_req_data
      |vpiFullName:work@vscale_core.htif_ipi_req_data
      |vpiActual:
      \_Net: (work@vscale_core.htif_ipi_req_data), line:43:33, endln:43:50
  |vpiContAssign:
  \_ContAssign: , line:65:11, endln:65:37
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiRhs:
    \_Constant: , line:65:33, endln:65:37
      |vpiParent:
      \_ContAssign: , line:65:11, endln:65:37
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiConstType:3
    |vpiLhs:
    \_RefObj: (work@vscale_core.htif_ipi_resp_ready), line:65:11, endln:65:30
      |vpiParent:
      \_ContAssign: , line:65:11, endln:65:37
      |vpiName:htif_ipi_resp_ready
      |vpiFullName:work@vscale_core.htif_ipi_resp_ready
      |vpiActual:
      \_Net: (work@vscale_core.htif_ipi_resp_ready), line:44:33, endln:44:52
  |vpiContAssign:
  \_ContAssign: , line:66:11, endln:66:38
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiRhs:
    \_Constant: , line:66:34, endln:66:38
      |vpiParent:
      \_ContAssign: , line:66:11, endln:66:38
      |vpiDecompile:1'b0
      |vpiSize:1
      |BIN:0
      |vpiConstType:3
    |vpiLhs:
    \_RefObj: (work@vscale_core.htif_debug_stats_pcr), line:66:11, endln:66:31
      |vpiParent:
      \_ContAssign: , line:66:11, endln:66:38
      |vpiName:htif_debug_stats_pcr
      |vpiFullName:work@vscale_core.htif_debug_stats_pcr
      |vpiActual:
      \_Net: (work@vscale_core.htif_debug_stats_pcr), line:47:33, endln:47:53
  |vpiRefModule:
  \_RefModule: work@vscale_hasti_bridge (imem_bridge), line:68:4, endln:68:23
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:imem_bridge
    |vpiDefName:work@vscale_hasti_bridge
    |vpiActual:
    \_Module: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiPort:
    \_Port: (haddr), line:69:37, endln:69:42
      |vpiParent:
      \_RefModule: work@vscale_hasti_bridge (imem_bridge), line:68:4, endln:68:23
      |vpiName:haddr
      |vpiHighConn:
      \_RefObj: (work@vscale_core.imem_bridge.haddr.imem_haddr), line:69:43, endln:69:53
        |vpiParent:
        \_Port: (haddr), line:69:37, endln:69:42
        |vpiName:imem_haddr
        |vpiFullName:work@vscale_core.imem_bridge.haddr.imem_haddr
        |vpiActual:
        \_Net: (work@vscale_core.imem_haddr), line:9:52, endln:9:62
    |vpiPort:
    \_Port: (hwrite), line:70:37, endln:70:43
      |vpiParent:
      \_RefModule: work@vscale_hasti_bridge (imem_bridge), line:68:4, endln:68:23
      |vpiName:hwrite
      |vpiHighConn:
      \_RefObj: (work@vscale_core.imem_bridge.hwrite.imem_hwrite), line:70:44, endln:70:55
        |vpiParent:
        \_Port: (hwrite), line:70:37, endln:70:43
        |vpiName:imem_hwrite
        |vpiFullName:work@vscale_core.imem_bridge.hwrite.imem_hwrite
        |vpiActual:
        \_Net: (work@vscale_core.imem_hwrite), line:10:33, endln:10:44
    |vpiPort:
    \_Port: (hsize), line:71:37, endln:71:42
      |vpiParent:
      \_RefModule: work@vscale_hasti_bridge (imem_bridge), line:68:4, endln:68:23
      |vpiName:hsize
      |vpiHighConn:
      \_RefObj: (work@vscale_core.imem_bridge.hsize.imem_hsize), line:71:43, endln:71:53
        |vpiParent:
        \_Port: (hsize), line:71:37, endln:71:42
        |vpiName:imem_hsize
        |vpiFullName:work@vscale_core.imem_bridge.hsize.imem_hsize
        |vpiActual:
        \_Net: (work@vscale_core.imem_hsize), line:11:52, endln:11:62
    |vpiPort:
    \_Port: (hburst), line:72:37, endln:72:43
      |vpiParent:
      \_RefModule: work@vscale_hasti_bridge (imem_bridge), line:68:4, endln:68:23
      |vpiName:hburst
      |vpiHighConn:
      \_RefObj: (work@vscale_core.imem_bridge.hburst.imem_hburst), line:72:44, endln:72:55
        |vpiParent:
        \_Port: (hburst), line:72:37, endln:72:43
        |vpiName:imem_hburst
        |vpiFullName:work@vscale_core.imem_bridge.hburst.imem_hburst
        |vpiActual:
        \_Net: (work@vscale_core.imem_hburst), line:12:52, endln:12:63
    |vpiPort:
    \_Port: (hmastlock), line:73:37, endln:73:46
      |vpiParent:
      \_RefModule: work@vscale_hasti_bridge (imem_bridge), line:68:4, endln:68:23
      |vpiName:hmastlock
      |vpiHighConn:
      \_RefObj: (work@vscale_core.imem_bridge.hmastlock.imem_hmastlock), line:73:47, endln:73:61
        |vpiParent:
        \_Port: (hmastlock), line:73:37, endln:73:46
        |vpiName:imem_hmastlock
        |vpiFullName:work@vscale_core.imem_bridge.hmastlock.imem_hmastlock
        |vpiActual:
        \_Net: (work@vscale_core.imem_hmastlock), line:13:33, endln:13:47
    |vpiPort:
    \_Port: (hprot), line:74:37, endln:74:42
      |vpiParent:
      \_RefModule: work@vscale_hasti_bridge (imem_bridge), line:68:4, endln:68:23
      |vpiName:hprot
      |vpiHighConn:
      \_RefObj: (work@vscale_core.imem_bridge.hprot.imem_hprot), line:74:43, endln:74:53
        |vpiParent:
        \_Port: (hprot), line:74:37, endln:74:42
        |vpiName:imem_hprot
        |vpiFullName:work@vscale_core.imem_bridge.hprot.imem_hprot
        |vpiActual:
        \_Net: (work@vscale_core.imem_hprot), line:14:52, endln:14:62
    |vpiPort:
    \_Port: (htrans), line:75:37, endln:75:43
      |vpiParent:
      \_RefModule: work@vscale_hasti_bridge (imem_bridge), line:68:4, endln:68:23
      |vpiName:htrans
      |vpiHighConn:
      \_RefObj: (work@vscale_core.imem_bridge.htrans.imem_htrans), line:75:44, endln:75:55
        |vpiParent:
        \_Port: (htrans), line:75:37, endln:75:43
        |vpiName:imem_htrans
        |vpiFullName:work@vscale_core.imem_bridge.htrans.imem_htrans
        |vpiActual:
        \_Net: (work@vscale_core.imem_htrans), line:15:52, endln:15:63
    |vpiPort:
    \_Port: (hwdata), line:76:37, endln:76:43
      |vpiParent:
      \_RefModule: work@vscale_hasti_bridge (imem_bridge), line:68:4, endln:68:23
      |vpiName:hwdata
      |vpiHighConn:
      \_RefObj: (work@vscale_core.imem_bridge.hwdata.imem_hwdata), line:76:44, endln:76:55
        |vpiParent:
        \_Port: (hwdata), line:76:37, endln:76:43
        |vpiName:imem_hwdata
        |vpiFullName:work@vscale_core.imem_bridge.hwdata.imem_hwdata
        |vpiActual:
        \_Net: (work@vscale_core.imem_hwdata), line:16:52, endln:16:63
    |vpiPort:
    \_Port: (hrdata), line:77:37, endln:77:43
      |vpiParent:
      \_RefModule: work@vscale_hasti_bridge (imem_bridge), line:68:4, endln:68:23
      |vpiName:hrdata
      |vpiHighConn:
      \_RefObj: (work@vscale_core.imem_bridge.hrdata.imem_hrdata), line:77:44, endln:77:55
        |vpiParent:
        \_Port: (hrdata), line:77:37, endln:77:43
        |vpiName:imem_hrdata
        |vpiFullName:work@vscale_core.imem_bridge.hrdata.imem_hrdata
        |vpiActual:
        \_Net: (work@vscale_core.imem_hrdata), line:17:52, endln:17:63
    |vpiPort:
    \_Port: (hready), line:78:37, endln:78:43
      |vpiParent:
      \_RefModule: work@vscale_hasti_bridge (imem_bridge), line:68:4, endln:68:23
      |vpiName:hready
      |vpiHighConn:
      \_RefObj: (work@vscale_core.imem_bridge.hready.imem_hready), line:78:44, endln:78:55
        |vpiParent:
        \_Port: (hready), line:78:37, endln:78:43
        |vpiName:imem_hready
        |vpiFullName:work@vscale_core.imem_bridge.hready.imem_hready
        |vpiActual:
        \_Net: (work@vscale_core.imem_hready), line:18:32, endln:18:43
    |vpiPort:
    \_Port: (hresp), line:79:37, endln:79:42
      |vpiParent:
      \_RefModule: work@vscale_hasti_bridge (imem_bridge), line:68:4, endln:68:23
      |vpiName:hresp
      |vpiHighConn:
      \_RefObj: (work@vscale_core.imem_bridge.hresp.imem_hresp), line:79:43, endln:79:53
        |vpiParent:
        \_Port: (hresp), line:79:37, endln:79:42
        |vpiName:imem_hresp
        |vpiFullName:work@vscale_core.imem_bridge.hresp.imem_hresp
        |vpiActual:
        \_Net: (work@vscale_core.imem_hresp), line:19:52, endln:19:62
    |vpiPort:
    \_Port: (core_mem_en), line:80:37, endln:80:48
      |vpiParent:
      \_RefModule: work@vscale_hasti_bridge (imem_bridge), line:68:4, endln:68:23
      |vpiName:core_mem_en
      |vpiHighConn:
      \_Constant: , line:80:49, endln:80:53
        |vpiParent:
        \_Port: (core_mem_en), line:80:37, endln:80:48
        |vpiDecompile:1'b1
        |vpiSize:1
        |BIN:1
        |vpiConstType:3
    |vpiPort:
    \_Port: (core_mem_wen), line:81:37, endln:81:49
      |vpiParent:
      \_RefModule: work@vscale_hasti_bridge (imem_bridge), line:68:4, endln:68:23
      |vpiName:core_mem_wen
      |vpiHighConn:
      \_Constant: , line:81:50, endln:81:54
        |vpiParent:
        \_Port: (core_mem_wen), line:81:37, endln:81:49
        |vpiDecompile:1'b0
        |vpiSize:1
        |BIN:0
        |vpiConstType:3
    |vpiPort:
    \_Port: (core_mem_size), line:82:37, endln:82:50
      |vpiParent:
      \_RefModule: work@vscale_hasti_bridge (imem_bridge), line:68:4, endln:68:23
      |vpiName:core_mem_size
      |vpiHighConn:
      \_Constant: , line:26:29, endln:26:49
        |vpiParent:
        \_Port: (core_mem_size), line:82:37, endln:82:50
        |vpiDecompile:3'd2
        |vpiSize:3
        |DEC:2
        |vpiConstType:1
    |vpiPort:
    \_Port: (core_mem_addr), line:83:37, endln:83:50
      |vpiParent:
      \_RefModule: work@vscale_hasti_bridge (imem_bridge), line:68:4, endln:68:23
      |vpiName:core_mem_addr
      |vpiHighConn:
      \_RefObj: (work@vscale_core.imem_bridge.core_mem_addr.imem_addr), line:83:51, endln:83:60
        |vpiParent:
        \_Port: (core_mem_addr), line:83:37, endln:83:50
        |vpiName:imem_addr
        |vpiFullName:work@vscale_core.imem_bridge.core_mem_addr.imem_addr
        |vpiActual:
        \_Net: (work@vscale_core.imem_addr), line:51:52, endln:51:61
    |vpiPort:
    \_Port: (core_mem_wdata_delayed), line:84:37, endln:84:59
      |vpiParent:
      \_RefModule: work@vscale_hasti_bridge (imem_bridge), line:68:4, endln:68:23
      |vpiName:core_mem_wdata_delayed
      |vpiHighConn:
      \_Constant: , line:84:60, endln:84:65
        |vpiParent:
        \_Port: (core_mem_wdata_delayed), line:84:37, endln:84:59
        |vpiDecompile:32'b0
        |vpiSize:32
        |BIN:0
        |vpiConstType:3
    |vpiPort:
    \_Port: (core_mem_rdata), line:85:37, endln:85:51
      |vpiParent:
      \_RefModule: work@vscale_hasti_bridge (imem_bridge), line:68:4, endln:68:23
      |vpiName:core_mem_rdata
      |vpiHighConn:
      \_RefObj: (work@vscale_core.imem_bridge.core_mem_rdata.imem_rdata), line:85:52, endln:85:62
        |vpiParent:
        \_Port: (core_mem_rdata), line:85:37, endln:85:51
        |vpiName:imem_rdata
        |vpiFullName:work@vscale_core.imem_bridge.core_mem_rdata.imem_rdata
        |vpiActual:
        \_Net: (work@vscale_core.imem_rdata), line:52:52, endln:52:62
    |vpiPort:
    \_Port: (core_mem_wait), line:86:37, endln:86:50
      |vpiParent:
      \_RefModule: work@vscale_hasti_bridge (imem_bridge), line:68:4, endln:68:23
      |vpiName:core_mem_wait
      |vpiHighConn:
      \_RefObj: (work@vscale_core.imem_bridge.core_mem_wait.imem_wait), line:86:51, endln:86:60
        |vpiParent:
        \_Port: (core_mem_wait), line:86:37, endln:86:50
        |vpiName:imem_wait
        |vpiFullName:work@vscale_core.imem_bridge.core_mem_wait.imem_wait
        |vpiActual:
        \_Net: (work@vscale_core.imem_wait), line:50:52, endln:50:61
    |vpiPort:
    \_Port: (core_badmem_e), line:87:37, endln:87:50
      |vpiParent:
      \_RefModule: work@vscale_hasti_bridge (imem_bridge), line:68:4, endln:68:23
      |vpiName:core_badmem_e
      |vpiHighConn:
      \_RefObj: (work@vscale_core.imem_bridge.core_badmem_e.imem_badmem_e), line:87:51, endln:87:64
        |vpiParent:
        \_Port: (core_badmem_e), line:87:37, endln:87:50
        |vpiName:imem_badmem_e
        |vpiFullName:work@vscale_core.imem_bridge.core_badmem_e.imem_badmem_e
        |vpiActual:
        \_Net: (work@vscale_core.imem_badmem_e), line:53:52, endln:53:65
  |vpiRefModule:
  \_RefModule: work@vscale_hasti_bridge (dmem_bridge), line:90:4, endln:90:23
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:dmem_bridge
    |vpiDefName:work@vscale_hasti_bridge
    |vpiActual:
    \_Module: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiPort:
    \_Port: (haddr), line:91:37, endln:91:42
      |vpiParent:
      \_RefModule: work@vscale_hasti_bridge (dmem_bridge), line:90:4, endln:90:23
      |vpiName:haddr
      |vpiHighConn:
      \_RefObj: (work@vscale_core.dmem_bridge.haddr.dmem_haddr), line:91:43, endln:91:53
        |vpiParent:
        \_Port: (haddr), line:91:37, endln:91:42
        |vpiName:dmem_haddr
        |vpiFullName:work@vscale_core.dmem_bridge.haddr.dmem_haddr
        |vpiActual:
        \_Net: (work@vscale_core.dmem_haddr), line:20:52, endln:20:62
    |vpiPort:
    \_Port: (hwrite), line:92:37, endln:92:43
      |vpiParent:
      \_RefModule: work@vscale_hasti_bridge (dmem_bridge), line:90:4, endln:90:23
      |vpiName:hwrite
      |vpiHighConn:
      \_RefObj: (work@vscale_core.dmem_bridge.hwrite.dmem_hwrite), line:92:44, endln:92:55
        |vpiParent:
        \_Port: (hwrite), line:92:37, endln:92:43
        |vpiName:dmem_hwrite
        |vpiFullName:work@vscale_core.dmem_bridge.hwrite.dmem_hwrite
        |vpiActual:
        \_Net: (work@vscale_core.dmem_hwrite), line:21:33, endln:21:44
    |vpiPort:
    \_Port: (hsize), line:93:37, endln:93:42
      |vpiParent:
      \_RefModule: work@vscale_hasti_bridge (dmem_bridge), line:90:4, endln:90:23
      |vpiName:hsize
      |vpiHighConn:
      \_RefObj: (work@vscale_core.dmem_bridge.hsize.dmem_hsize), line:93:43, endln:93:53
        |vpiParent:
        \_Port: (hsize), line:93:37, endln:93:42
        |vpiName:dmem_hsize
        |vpiFullName:work@vscale_core.dmem_bridge.hsize.dmem_hsize
        |vpiActual:
        \_Net: (work@vscale_core.dmem_hsize), line:22:52, endln:22:62
    |vpiPort:
    \_Port: (hburst), line:94:37, endln:94:43
      |vpiParent:
      \_RefModule: work@vscale_hasti_bridge (dmem_bridge), line:90:4, endln:90:23
      |vpiName:hburst
      |vpiHighConn:
      \_RefObj: (work@vscale_core.dmem_bridge.hburst.dmem_hburst), line:94:44, endln:94:55
        |vpiParent:
        \_Port: (hburst), line:94:37, endln:94:43
        |vpiName:dmem_hburst
        |vpiFullName:work@vscale_core.dmem_bridge.hburst.dmem_hburst
        |vpiActual:
        \_Net: (work@vscale_core.dmem_hburst), line:23:52, endln:23:63
    |vpiPort:
    \_Port: (hmastlock), line:95:37, endln:95:46
      |vpiParent:
      \_RefModule: work@vscale_hasti_bridge (dmem_bridge), line:90:4, endln:90:23
      |vpiName:hmastlock
      |vpiHighConn:
      \_RefObj: (work@vscale_core.dmem_bridge.hmastlock.dmem_hmastlock), line:95:47, endln:95:61
        |vpiParent:
        \_Port: (hmastlock), line:95:37, endln:95:46
        |vpiName:dmem_hmastlock
        |vpiFullName:work@vscale_core.dmem_bridge.hmastlock.dmem_hmastlock
        |vpiActual:
        \_Net: (work@vscale_core.dmem_hmastlock), line:24:33, endln:24:47
    |vpiPort:
    \_Port: (hprot), line:96:37, endln:96:42
      |vpiParent:
      \_RefModule: work@vscale_hasti_bridge (dmem_bridge), line:90:4, endln:90:23
      |vpiName:hprot
      |vpiHighConn:
      \_RefObj: (work@vscale_core.dmem_bridge.hprot.dmem_hprot), line:96:43, endln:96:53
        |vpiParent:
        \_Port: (hprot), line:96:37, endln:96:42
        |vpiName:dmem_hprot
        |vpiFullName:work@vscale_core.dmem_bridge.hprot.dmem_hprot
        |vpiActual:
        \_Net: (work@vscale_core.dmem_hprot), line:25:52, endln:25:62
    |vpiPort:
    \_Port: (htrans), line:97:37, endln:97:43
      |vpiParent:
      \_RefModule: work@vscale_hasti_bridge (dmem_bridge), line:90:4, endln:90:23
      |vpiName:htrans
      |vpiHighConn:
      \_RefObj: (work@vscale_core.dmem_bridge.htrans.dmem_htrans), line:97:44, endln:97:55
        |vpiParent:
        \_Port: (htrans), line:97:37, endln:97:43
        |vpiName:dmem_htrans
        |vpiFullName:work@vscale_core.dmem_bridge.htrans.dmem_htrans
        |vpiActual:
        \_Net: (work@vscale_core.dmem_htrans), line:26:52, endln:26:63
    |vpiPort:
    \_Port: (hwdata), line:98:37, endln:98:43
      |vpiParent:
      \_RefModule: work@vscale_hasti_bridge (dmem_bridge), line:90:4, endln:90:23
      |vpiName:hwdata
      |vpiHighConn:
      \_RefObj: (work@vscale_core.dmem_bridge.hwdata.dmem_hwdata), line:98:44, endln:98:55
        |vpiParent:
        \_Port: (hwdata), line:98:37, endln:98:43
        |vpiName:dmem_hwdata
        |vpiFullName:work@vscale_core.dmem_bridge.hwdata.dmem_hwdata
        |vpiActual:
        \_Net: (work@vscale_core.dmem_hwdata), line:27:52, endln:27:63
    |vpiPort:
    \_Port: (hrdata), line:99:37, endln:99:43
      |vpiParent:
      \_RefModule: work@vscale_hasti_bridge (dmem_bridge), line:90:4, endln:90:23
      |vpiName:hrdata
      |vpiHighConn:
      \_RefObj: (work@vscale_core.dmem_bridge.hrdata.dmem_hrdata), line:99:44, endln:99:55
        |vpiParent:
        \_Port: (hrdata), line:99:37, endln:99:43
        |vpiName:dmem_hrdata
        |vpiFullName:work@vscale_core.dmem_bridge.hrdata.dmem_hrdata
        |vpiActual:
        \_Net: (work@vscale_core.dmem_hrdata), line:28:52, endln:28:63
    |vpiPort:
    \_Port: (hready), line:100:37, endln:100:43
      |vpiParent:
      \_RefModule: work@vscale_hasti_bridge (dmem_bridge), line:90:4, endln:90:23
      |vpiName:hready
      |vpiHighConn:
      \_RefObj: (work@vscale_core.dmem_bridge.hready.dmem_hready), line:100:44, endln:100:55
        |vpiParent:
        \_Port: (hready), line:100:37, endln:100:43
        |vpiName:dmem_hready
        |vpiFullName:work@vscale_core.dmem_bridge.hready.dmem_hready
        |vpiActual:
        \_Net: (work@vscale_core.dmem_hready), line:29:32, endln:29:43
    |vpiPort:
    \_Port: (hresp), line:101:37, endln:101:42
      |vpiParent:
      \_RefModule: work@vscale_hasti_bridge (dmem_bridge), line:90:4, endln:90:23
      |vpiName:hresp
      |vpiHighConn:
      \_RefObj: (work@vscale_core.dmem_bridge.hresp.dmem_hresp), line:101:43, endln:101:53
        |vpiParent:
        \_Port: (hresp), line:101:37, endln:101:42
        |vpiName:dmem_hresp
        |vpiFullName:work@vscale_core.dmem_bridge.hresp.dmem_hresp
        |vpiActual:
        \_Net: (work@vscale_core.dmem_hresp), line:30:52, endln:30:62
    |vpiPort:
    \_Port: (core_mem_en), line:102:37, endln:102:48
      |vpiParent:
      \_RefModule: work@vscale_hasti_bridge (dmem_bridge), line:90:4, endln:90:23
      |vpiName:core_mem_en
      |vpiHighConn:
      \_RefObj: (work@vscale_core.dmem_bridge.core_mem_en.dmem_en), line:102:49, endln:102:56
        |vpiParent:
        \_Port: (core_mem_en), line:102:37, endln:102:48
        |vpiName:dmem_en
        |vpiFullName:work@vscale_core.dmem_bridge.core_mem_en.dmem_en
        |vpiActual:
        \_Net: (work@vscale_core.dmem_en), line:55:52, endln:55:59
    |vpiPort:
    \_Port: (core_mem_wen), line:103:37, endln:103:49
      |vpiParent:
      \_RefModule: work@vscale_hasti_bridge (dmem_bridge), line:90:4, endln:90:23
      |vpiName:core_mem_wen
      |vpiHighConn:
      \_RefObj: (work@vscale_core.dmem_bridge.core_mem_wen.dmem_wen), line:103:50, endln:103:58
        |vpiParent:
        \_Port: (core_mem_wen), line:103:37, endln:103:49
        |vpiName:dmem_wen
        |vpiFullName:work@vscale_core.dmem_bridge.core_mem_wen.dmem_wen
        |vpiActual:
        \_Net: (work@vscale_core.dmem_wen), line:56:52, endln:56:60
    |vpiPort:
    \_Port: (core_mem_size), line:104:37, endln:104:50
      |vpiParent:
      \_RefModule: work@vscale_hasti_bridge (dmem_bridge), line:90:4, endln:90:23
      |vpiName:core_mem_size
      |vpiHighConn:
      \_RefObj: (work@vscale_core.dmem_bridge.core_mem_size.dmem_size), line:104:51, endln:104:60
        |vpiParent:
        \_Port: (core_mem_size), line:104:37, endln:104:50
        |vpiName:dmem_size
        |vpiFullName:work@vscale_core.dmem_bridge.core_mem_size.dmem_size
        |vpiActual:
        \_Net: (work@vscale_core.dmem_size), line:57:52, endln:57:61
    |vpiPort:
    \_Port: (core_mem_addr), line:105:37, endln:105:50
      |vpiParent:
      \_RefModule: work@vscale_hasti_bridge (dmem_bridge), line:90:4, endln:90:23
      |vpiName:core_mem_addr
      |vpiHighConn:
      \_RefObj: (work@vscale_core.dmem_bridge.core_mem_addr.dmem_addr), line:105:51, endln:105:60
        |vpiParent:
        \_Port: (core_mem_addr), line:105:37, endln:105:50
        |vpiName:dmem_addr
        |vpiFullName:work@vscale_core.dmem_bridge.core_mem_addr.dmem_addr
        |vpiActual:
        \_Net: (work@vscale_core.dmem_addr), line:58:52, endln:58:61
    |vpiPort:
    \_Port: (core_mem_wdata_delayed), line:106:37, endln:106:59
      |vpiParent:
      \_RefModule: work@vscale_hasti_bridge (dmem_bridge), line:90:4, endln:90:23
      |vpiName:core_mem_wdata_delayed
      |vpiHighConn:
      \_RefObj: (work@vscale_core.dmem_bridge.core_mem_wdata_delayed.dmem_wdata_delayed), line:106:60, endln:106:78
        |vpiParent:
        \_Port: (core_mem_wdata_delayed), line:106:37, endln:106:59
        |vpiName:dmem_wdata_delayed
        |vpiFullName:work@vscale_core.dmem_bridge.core_mem_wdata_delayed.dmem_wdata_delayed
        |vpiActual:
        \_Net: (work@vscale_core.dmem_wdata_delayed), line:59:52, endln:59:70
    |vpiPort:
    \_Port: (core_mem_rdata), line:107:37, endln:107:51
      |vpiParent:
      \_RefModule: work@vscale_hasti_bridge (dmem_bridge), line:90:4, endln:90:23
      |vpiName:core_mem_rdata
      |vpiHighConn:
      \_RefObj: (work@vscale_core.dmem_bridge.core_mem_rdata.dmem_rdata), line:107:52, endln:107:62
        |vpiParent:
        \_Port: (core_mem_rdata), line:107:37, endln:107:51
        |vpiName:dmem_rdata
        |vpiFullName:work@vscale_core.dmem_bridge.core_mem_rdata.dmem_rdata
        |vpiActual:
        \_Net: (work@vscale_core.dmem_rdata), line:60:52, endln:60:62
    |vpiPort:
    \_Port: (core_mem_wait), line:108:37, endln:108:50
      |vpiParent:
      \_RefModule: work@vscale_hasti_bridge (dmem_bridge), line:90:4, endln:90:23
      |vpiName:core_mem_wait
      |vpiHighConn:
      \_RefObj: (work@vscale_core.dmem_bridge.core_mem_wait.dmem_wait), line:108:51, endln:108:60
        |vpiParent:
        \_Port: (core_mem_wait), line:108:37, endln:108:50
        |vpiName:dmem_wait
        |vpiFullName:work@vscale_core.dmem_bridge.core_mem_wait.dmem_wait
        |vpiActual:
        \_Net: (work@vscale_core.dmem_wait), line:54:52, endln:54:61
    |vpiPort:
    \_Port: (core_badmem_e), line:109:37, endln:109:50
      |vpiParent:
      \_RefModule: work@vscale_hasti_bridge (dmem_bridge), line:90:4, endln:90:23
      |vpiName:core_badmem_e
      |vpiHighConn:
      \_RefObj: (work@vscale_core.dmem_bridge.core_badmem_e.dmem_badmem_e), line:109:51, endln:109:64
        |vpiParent:
        \_Port: (core_badmem_e), line:109:37, endln:109:50
        |vpiName:dmem_badmem_e
        |vpiFullName:work@vscale_core.dmem_bridge.core_badmem_e.dmem_badmem_e
        |vpiActual:
        \_Net: (work@vscale_core.dmem_badmem_e), line:61:52, endln:61:65
  |vpiRefModule:
  \_RefModule: work@vscale_pipeline (pipeline), line:113:4, endln:113:19
    |vpiParent:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiName:pipeline
    |vpiDefName:work@vscale_pipeline
    |vpiActual:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiPort:
    \_Port: (clk), line:114:30, endln:114:33
      |vpiParent:
      \_RefModule: work@vscale_pipeline (pipeline), line:113:4, endln:113:19
      |vpiName:clk
      |vpiHighConn:
      \_RefObj: (work@vscale_core.pipeline.clk.clk), line:114:34, endln:114:37
        |vpiParent:
        \_Port: (clk), line:114:30, endln:114:33
        |vpiName:clk
        |vpiFullName:work@vscale_core.pipeline.clk.clk
        |vpiActual:
        \_Net: (work@vscale_core.clk), line:7:32, endln:7:35
    |vpiPort:
    \_Port: (ext_interrupts), line:115:9, endln:115:23
      |vpiParent:
      \_RefModule: work@vscale_pipeline (pipeline), line:113:4, endln:113:19
      |vpiName:ext_interrupts
      |vpiHighConn:
      \_RefObj: (work@vscale_core.pipeline.ext_interrupts.ext_interrupts), line:115:24, endln:115:38
        |vpiParent:
        \_Port: (ext_interrupts), line:115:9, endln:115:23
        |vpiName:ext_interrupts
        |vpiFullName:work@vscale_core.pipeline.ext_interrupts.ext_interrupts
        |vpiActual:
        \_Net: (work@vscale_core.ext_interrupts), line:8:34, endln:8:48
    |vpiPort:
    \_Port: (reset), line:116:30, endln:116:35
      |vpiParent:
      \_RefModule: work@vscale_pipeline (pipeline), line:113:4, endln:113:19
      |vpiName:reset
      |vpiHighConn:
      \_RefObj: (work@vscale_core.pipeline.reset.htif_reset), line:116:36, endln:116:46
        |vpiParent:
        \_Port: (reset), line:116:30, endln:116:35
        |vpiName:htif_reset
        |vpiFullName:work@vscale_core.pipeline.reset.htif_reset
        |vpiActual:
        \_Net: (work@vscale_core.htif_reset), line:31:32, endln:31:42
    |vpiPort:
    \_Port: (imem_wait), line:117:30, endln:117:39
      |vpiParent:
      \_RefModule: work@vscale_pipeline (pipeline), line:113:4, endln:113:19
      |vpiName:imem_wait
      |vpiHighConn:
      \_RefObj: (work@vscale_core.pipeline.imem_wait.imem_wait), line:117:40, endln:117:49
        |vpiParent:
        \_Port: (imem_wait), line:117:30, endln:117:39
        |vpiName:imem_wait
        |vpiFullName:work@vscale_core.pipeline.imem_wait.imem_wait
        |vpiActual:
        \_Net: (work@vscale_core.imem_wait), line:50:52, endln:50:61
    |vpiPort:
    \_Port: (imem_addr), line:118:30, endln:118:39
      |vpiParent:
      \_RefModule: work@vscale_pipeline (pipeline), line:113:4, endln:113:19
      |vpiName:imem_addr
      |vpiHighConn:
      \_RefObj: (work@vscale_core.pipeline.imem_addr.imem_addr), line:118:40, endln:118:49
        |vpiParent:
        \_Port: (imem_addr), line:118:30, endln:118:39
        |vpiName:imem_addr
        |vpiFullName:work@vscale_core.pipeline.imem_addr.imem_addr
        |vpiActual:
        \_Net: (work@vscale_core.imem_addr), line:51:52, endln:51:61
    |vpiPort:
    \_Port: (imem_rdata), line:119:30, endln:119:40
      |vpiParent:
      \_RefModule: work@vscale_pipeline (pipeline), line:113:4, endln:113:19
      |vpiName:imem_rdata
      |vpiHighConn:
      \_RefObj: (work@vscale_core.pipeline.imem_rdata.imem_rdata), line:119:41, endln:119:51
        |vpiParent:
        \_Port: (imem_rdata), line:119:30, endln:119:40
        |vpiName:imem_rdata
        |vpiFullName:work@vscale_core.pipeline.imem_rdata.imem_rdata
        |vpiActual:
        \_Net: (work@vscale_core.imem_rdata), line:52:52, endln:52:62
    |vpiPort:
    \_Port: (imem_badmem_e), line:120:30, endln:120:43
      |vpiParent:
      \_RefModule: work@vscale_pipeline (pipeline), line:113:4, endln:113:19
      |vpiName:imem_badmem_e
      |vpiHighConn:
      \_RefObj: (work@vscale_core.pipeline.imem_badmem_e.imem_badmem_e), line:120:44, endln:120:57
        |vpiParent:
        \_Port: (imem_badmem_e), line:120:30, endln:120:43
        |vpiName:imem_badmem_e
        |vpiFullName:work@vscale_core.pipeline.imem_badmem_e.imem_badmem_e
        |vpiActual:
        \_Net: (work@vscale_core.imem_badmem_e), line:53:52, endln:53:65
    |vpiPort:
    \_Port: (dmem_wait), line:121:30, endln:121:39
      |vpiParent:
      \_RefModule: work@vscale_pipeline (pipeline), line:113:4, endln:113:19
      |vpiName:dmem_wait
      |vpiHighConn:
      \_RefObj: (work@vscale_core.pipeline.dmem_wait.dmem_wait), line:121:40, endln:121:49
        |vpiParent:
        \_Port: (dmem_wait), line:121:30, endln:121:39
        |vpiName:dmem_wait
        |vpiFullName:work@vscale_core.pipeline.dmem_wait.dmem_wait
        |vpiActual:
        \_Net: (work@vscale_core.dmem_wait), line:54:52, endln:54:61
    |vpiPort:
    \_Port: (dmem_en), line:122:30, endln:122:37
      |vpiParent:
      \_RefModule: work@vscale_pipeline (pipeline), line:113:4, endln:113:19
      |vpiName:dmem_en
      |vpiHighConn:
      \_RefObj: (work@vscale_core.pipeline.dmem_en.dmem_en), line:122:38, endln:122:45
        |vpiParent:
        \_Port: (dmem_en), line:122:30, endln:122:37
        |vpiName:dmem_en
        |vpiFullName:work@vscale_core.pipeline.dmem_en.dmem_en
        |vpiActual:
        \_Net: (work@vscale_core.dmem_en), line:55:52, endln:55:59
    |vpiPort:
    \_Port: (dmem_wen), line:123:30, endln:123:38
      |vpiParent:
      \_RefModule: work@vscale_pipeline (pipeline), line:113:4, endln:113:19
      |vpiName:dmem_wen
      |vpiHighConn:
      \_RefObj: (work@vscale_core.pipeline.dmem_wen.dmem_wen), line:123:39, endln:123:47
        |vpiParent:
        \_Port: (dmem_wen), line:123:30, endln:123:38
        |vpiName:dmem_wen
        |vpiFullName:work@vscale_core.pipeline.dmem_wen.dmem_wen
        |vpiActual:
        \_Net: (work@vscale_core.dmem_wen), line:56:52, endln:56:60
    |vpiPort:
    \_Port: (dmem_size), line:124:30, endln:124:39
      |vpiParent:
      \_RefModule: work@vscale_pipeline (pipeline), line:113:4, endln:113:19
      |vpiName:dmem_size
      |vpiHighConn:
      \_RefObj: (work@vscale_core.pipeline.dmem_size.dmem_size), line:124:40, endln:124:49
        |vpiParent:
        \_Port: (dmem_size), line:124:30, endln:124:39
        |vpiName:dmem_size
        |vpiFullName:work@vscale_core.pipeline.dmem_size.dmem_size
        |vpiActual:
        \_Net: (work@vscale_core.dmem_size), line:57:52, endln:57:61
    |vpiPort:
    \_Port: (dmem_addr), line:125:30, endln:125:39
      |vpiParent:
      \_RefModule: work@vscale_pipeline (pipeline), line:113:4, endln:113:19
      |vpiName:dmem_addr
      |vpiHighConn:
      \_RefObj: (work@vscale_core.pipeline.dmem_addr.dmem_addr), line:125:40, endln:125:49
        |vpiParent:
        \_Port: (dmem_addr), line:125:30, endln:125:39
        |vpiName:dmem_addr
        |vpiFullName:work@vscale_core.pipeline.dmem_addr.dmem_addr
        |vpiActual:
        \_Net: (work@vscale_core.dmem_addr), line:58:52, endln:58:61
    |vpiPort:
    \_Port: (dmem_wdata_delayed), line:126:30, endln:126:48
      |vpiParent:
      \_RefModule: work@vscale_pipeline (pipeline), line:113:4, endln:113:19
      |vpiName:dmem_wdata_delayed
      |vpiHighConn:
      \_RefObj: (work@vscale_core.pipeline.dmem_wdata_delayed.dmem_wdata_delayed), line:126:49, endln:126:67
        |vpiParent:
        \_Port: (dmem_wdata_delayed), line:126:30, endln:126:48
        |vpiName:dmem_wdata_delayed
        |vpiFullName:work@vscale_core.pipeline.dmem_wdata_delayed.dmem_wdata_delayed
        |vpiActual:
        \_Net: (work@vscale_core.dmem_wdata_delayed), line:59:52, endln:59:70
    |vpiPort:
    \_Port: (dmem_rdata), line:127:30, endln:127:40
      |vpiParent:
      \_RefModule: work@vscale_pipeline (pipeline), line:113:4, endln:113:19
      |vpiName:dmem_rdata
      |vpiHighConn:
      \_RefObj: (work@vscale_core.pipeline.dmem_rdata.dmem_rdata), line:127:41, endln:127:51
        |vpiParent:
        \_Port: (dmem_rdata), line:127:30, endln:127:40
        |vpiName:dmem_rdata
        |vpiFullName:work@vscale_core.pipeline.dmem_rdata.dmem_rdata
        |vpiActual:
        \_Net: (work@vscale_core.dmem_rdata), line:60:52, endln:60:62
    |vpiPort:
    \_Port: (dmem_badmem_e), line:128:30, endln:128:43
      |vpiParent:
      \_RefModule: work@vscale_pipeline (pipeline), line:113:4, endln:113:19
      |vpiName:dmem_badmem_e
      |vpiHighConn:
      \_RefObj: (work@vscale_core.pipeline.dmem_badmem_e.dmem_badmem_e), line:128:44, endln:128:57
        |vpiParent:
        \_Port: (dmem_badmem_e), line:128:30, endln:128:43
        |vpiName:dmem_badmem_e
        |vpiFullName:work@vscale_core.pipeline.dmem_badmem_e.dmem_badmem_e
        |vpiActual:
        \_Net: (work@vscale_core.dmem_badmem_e), line:61:52, endln:61:65
    |vpiPort:
    \_Port: (htif_reset), line:129:30, endln:129:40
      |vpiParent:
      \_RefModule: work@vscale_pipeline (pipeline), line:113:4, endln:113:19
      |vpiName:htif_reset
      |vpiHighConn:
      \_RefObj: (work@vscale_core.pipeline.htif_reset.htif_reset), line:129:41, endln:129:51
        |vpiParent:
        \_Port: (htif_reset), line:129:30, endln:129:40
        |vpiName:htif_reset
        |vpiFullName:work@vscale_core.pipeline.htif_reset.htif_reset
        |vpiActual:
        \_Net: (work@vscale_core.htif_reset), line:31:32, endln:31:42
    |vpiPort:
    \_Port: (htif_pcr_req_valid), line:130:30, endln:130:48
      |vpiParent:
      \_RefModule: work@vscale_pipeline (pipeline), line:113:4, endln:113:19
      |vpiName:htif_pcr_req_valid
      |vpiHighConn:
      \_RefObj: (work@vscale_core.pipeline.htif_pcr_req_valid.htif_pcr_req_valid), line:130:49, endln:130:67
        |vpiParent:
        \_Port: (htif_pcr_req_valid), line:130:30, endln:130:48
        |vpiName:htif_pcr_req_valid
        |vpiFullName:work@vscale_core.pipeline.htif_pcr_req_valid.htif_pcr_req_valid
        |vpiActual:
        \_Net: (work@vscale_core.htif_pcr_req_valid), line:33:32, endln:33:50
    |vpiPort:
    \_Port: (htif_pcr_req_ready), line:131:30, endln:131:48
      |vpiParent:
      \_RefModule: work@vscale_pipeline (pipeline), line:113:4, endln:113:19
      |vpiName:htif_pcr_req_ready
      |vpiHighConn:
      \_RefObj: (work@vscale_core.pipeline.htif_pcr_req_ready.htif_pcr_req_ready), line:131:49, endln:131:67
        |vpiParent:
        \_Port: (htif_pcr_req_ready), line:131:30, endln:131:48
        |vpiName:htif_pcr_req_ready
        |vpiFullName:work@vscale_core.pipeline.htif_pcr_req_ready.htif_pcr_req_ready
        |vpiActual:
        \_Net: (work@vscale_core.htif_pcr_req_ready), line:34:33, endln:34:51
    |vpiPort:
    \_Port: (htif_pcr_req_rw), line:132:30, endln:132:45
      |vpiParent:
      \_RefModule: work@vscale_pipeline (pipeline), line:113:4, endln:113:19
      |vpiName:htif_pcr_req_rw
      |vpiHighConn:
      \_RefObj: (work@vscale_core.pipeline.htif_pcr_req_rw.htif_pcr_req_rw), line:132:46, endln:132:61
        |vpiParent:
        \_Port: (htif_pcr_req_rw), line:132:30, endln:132:45
        |vpiName:htif_pcr_req_rw
        |vpiFullName:work@vscale_core.pipeline.htif_pcr_req_rw.htif_pcr_req_rw
        |vpiActual:
        \_Net: (work@vscale_core.htif_pcr_req_rw), line:35:32, endln:35:47
    |vpiPort:
    \_Port: (htif_pcr_req_addr), line:133:30, endln:133:47
      |vpiParent:
      \_RefModule: work@vscale_pipeline (pipeline), line:113:4, endln:113:19
      |vpiName:htif_pcr_req_addr
      |vpiHighConn:
      \_RefObj: (work@vscale_core.pipeline.htif_pcr_req_addr.htif_pcr_req_addr), line:133:48, endln:133:65
        |vpiParent:
        \_Port: (htif_pcr_req_addr), line:133:30, endln:133:47
        |vpiName:htif_pcr_req_addr
        |vpiFullName:work@vscale_core.pipeline.htif_pcr_req_addr.htif_pcr_req_addr
        |vpiActual:
        \_Net: (work@vscale_core.htif_pcr_req_addr), line:36:52, endln:36:69
    |vpiPort:
    \_Port: (htif_pcr_req_data), line:134:30, endln:134:47
      |vpiParent:
      \_RefModule: work@vscale_pipeline (pipeline), line:113:4, endln:113:19
      |vpiName:htif_pcr_req_data
      |vpiHighConn:
      \_RefObj: (work@vscale_core.pipeline.htif_pcr_req_data.htif_pcr_req_data), line:134:48, endln:134:65
        |vpiParent:
        \_Port: (htif_pcr_req_data), line:134:30, endln:134:47
        |vpiName:htif_pcr_req_data
        |vpiFullName:work@vscale_core.pipeline.htif_pcr_req_data.htif_pcr_req_data
        |vpiActual:
        \_Net: (work@vscale_core.htif_pcr_req_data), line:37:52, endln:37:69
    |vpiPort:
    \_Port: (htif_pcr_resp_valid), line:135:30, endln:135:49
      |vpiParent:
      \_RefModule: work@vscale_pipeline (pipeline), line:113:4, endln:113:19
      |vpiName:htif_pcr_resp_valid
      |vpiHighConn:
      \_RefObj: (work@vscale_core.pipeline.htif_pcr_resp_valid.htif_pcr_resp_valid), line:135:50, endln:135:69
        |vpiParent:
        \_Port: (htif_pcr_resp_valid), line:135:30, endln:135:49
        |vpiName:htif_pcr_resp_valid
        |vpiFullName:work@vscale_core.pipeline.htif_pcr_resp_valid.htif_pcr_resp_valid
        |vpiActual:
        \_Net: (work@vscale_core.htif_pcr_resp_valid), line:38:33, endln:38:52
    |vpiPort:
    \_Port: (htif_pcr_resp_ready), line:136:30, endln:136:49
      |vpiParent:
      \_RefModule: work@vscale_pipeline (pipeline), line:113:4, endln:113:19
      |vpiName:htif_pcr_resp_ready
      |vpiHighConn:
      \_RefObj: (work@vscale_core.pipeline.htif_pcr_resp_ready.htif_pcr_resp_ready), line:136:50, endln:136:69
        |vpiParent:
        \_Port: (htif_pcr_resp_ready), line:136:30, endln:136:49
        |vpiName:htif_pcr_resp_ready
        |vpiFullName:work@vscale_core.pipeline.htif_pcr_resp_ready.htif_pcr_resp_ready
        |vpiActual:
        \_Net: (work@vscale_core.htif_pcr_resp_ready), line:39:32, endln:39:51
    |vpiPort:
    \_Port: (htif_pcr_resp_data), line:137:30, endln:137:48
      |vpiParent:
      \_RefModule: work@vscale_pipeline (pipeline), line:113:4, endln:113:19
      |vpiName:htif_pcr_resp_data
      |vpiHighConn:
      \_RefObj: (work@vscale_core.pipeline.htif_pcr_resp_data.htif_pcr_resp_data), line:137:49, endln:137:67
        |vpiParent:
        \_Port: (htif_pcr_resp_data), line:137:30, endln:137:48
        |vpiName:htif_pcr_resp_data
        |vpiFullName:work@vscale_core.pipeline.htif_pcr_resp_data.htif_pcr_resp_data
        |vpiActual:
        \_Net: (work@vscale_core.htif_pcr_resp_data), line:40:52, endln:40:70
|vpiAllModules:
\_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@vscale_csr_file)
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:work@vscale_csr_file
  |vpiParameter:
  \_Parameter: (work@vscale_csr_file.HTIF_STATE_IDLE), line:37:15, endln:37:34
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |UINT:0
    |vpiLocalParam:1
    |vpiName:HTIF_STATE_IDLE
    |vpiFullName:work@vscale_csr_file.HTIF_STATE_IDLE
  |vpiParameter:
  \_Parameter: (work@vscale_csr_file.HTIF_STATE_WAIT), line:38:15, endln:38:34
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |UINT:1
    |vpiLocalParam:1
    |vpiName:HTIF_STATE_WAIT
    |vpiFullName:work@vscale_csr_file.HTIF_STATE_WAIT
  |vpiParamAssign:
  \_ParamAssign: , line:37:15, endln:37:34
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiRhs:
    \_Constant: , line:37:33, endln:37:34
      |vpiParent:
      \_ParamAssign: , line:37:15, endln:37:34
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@vscale_csr_file.HTIF_STATE_IDLE), line:37:15, endln:37:34
  |vpiParamAssign:
  \_ParamAssign: , line:38:15, endln:38:34
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiRhs:
    \_Constant: , line:38:33, endln:38:34
      |vpiParent:
      \_ParamAssign: , line:38:15, endln:38:34
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@vscale_csr_file.HTIF_STATE_WAIT), line:38:15, endln:38:34
  |vpiTypespec:
  \_LogicTypespec: , line:8:16, endln:8:33
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiRange:
    \_Range: , line:8:16, endln:8:33
      |vpiParent:
      \_LogicTypespec: , line:8:16, endln:8:33
      |vpiLeftRange:
      \_Operation: , line:8:17, endln:8:30
        |vpiParent:
        \_Range: , line:8:16, endln:8:33
        |vpiOpType:18
        |vpiOperand:
        \_Operation: , line:1:20, endln:1:26
          |vpiParent:
          \_Operation: , line:8:17, endln:8:30
          |vpiOpType:20
          |vpiOperand:
          \_Constant: , line:1:20, endln:1:22
            |vpiParent:
            \_Operation: , line:1:20, endln:1:26
            |vpiDecompile:24
            |vpiSize:64
            |UINT:24
            |vpiConstType:9
          |vpiOperand:
          \_RefObj: (work@vscale_csr_file.EOF), line:1:23, endln:1:26
            |vpiParent:
            \_Operation: , line:1:20, endln:1:26
            |vpiName:EOF
            |vpiFullName:work@vscale_csr_file.EOF
            |vpiActual:
            \_Net: (work@vscale_csr_file.EOF), line:1:23, endln:1:26
        |vpiOperand:
        \_Operation: , line:8:28, endln:8:30
          |vpiParent:
          \_Operation: , line:8:17, endln:8:30
          |vpiOpType:1
          |vpiOperand:
          \_Constant: , line:8:29, endln:8:30
            |vpiParent:
            \_Operation: , line:8:28, endln:8:30
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:8:31, endln:8:32
        |vpiParent:
        \_Range: , line:8:16, endln:8:33
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:10:30, endln:10:51
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiRange:
    \_Range: , line:10:30, endln:10:51
      |vpiParent:
      \_LogicTypespec: , line:10:30, endln:10:51
      |vpiLeftRange:
      \_Operation: , line:10:31, endln:10:48
        |vpiParent:
        \_Range: , line:10:30, endln:10:51
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:1:28, endln:1:30
          |vpiParent:
          \_Operation: , line:10:31, endln:10:48
          |vpiDecompile:12
          |vpiSize:64
          |UINT:12
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:10:47, endln:10:48
          |vpiParent:
          \_Operation: , line:10:31, endln:10:48
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:10:49, endln:10:50
        |vpiParent:
        \_Range: , line:10:30, endln:10:51
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:11:30, endln:11:50
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiRange:
    \_Range: , line:11:30, endln:11:50
      |vpiParent:
      \_LogicTypespec: , line:11:30, endln:11:50
      |vpiLeftRange:
      \_Operation: , line:11:31, endln:11:47
        |vpiParent:
        \_Range: , line:11:30, endln:11:50
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:35:23, endln:35:24
          |vpiParent:
          \_Operation: , line:11:31, endln:11:47
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:11:46, endln:11:47
          |vpiParent:
          \_Operation: , line:11:31, endln:11:47
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:11:48, endln:11:49
        |vpiParent:
        \_Range: , line:11:30, endln:11:50
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:12:30, endln:12:44
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiRange:
    \_Range: , line:12:30, endln:12:44
      |vpiParent:
      \_LogicTypespec: , line:12:30, endln:12:44
      |vpiLeftRange:
      \_Operation: , line:12:31, endln:12:41
        |vpiParent:
        \_Range: , line:12:30, endln:12:44
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:4:24, endln:4:26
          |vpiParent:
          \_Operation: , line:12:31, endln:12:41
          |vpiDecompile:32
          |vpiSize:64
          |UINT:32
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:12:40, endln:12:41
          |vpiParent:
          \_Operation: , line:12:31, endln:12:41
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:12:42, endln:12:43
        |vpiParent:
        \_Range: , line:12:30, endln:12:44
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:13:31, endln:13:35
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiRange:
    \_Range: , line:13:36, endln:13:52
      |vpiParent:
      \_LogicTypespec: , line:13:31, endln:13:35
      |vpiLeftRange:
      \_Operation: , line:13:37, endln:13:49
        |vpiParent:
        \_Range: , line:13:36, endln:13:52
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:59:23, endln:59:24
          |vpiParent:
          \_Operation: , line:13:37, endln:13:49
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:13:48, endln:13:49
          |vpiParent:
          \_Operation: , line:13:37, endln:13:49
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:13:50, endln:13:51
        |vpiParent:
        \_Range: , line:13:36, endln:13:52
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:15:31, endln:15:34
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
  |vpiTypespec:
  \_LogicTypespec: , line:18:30, endln:18:48
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiRange:
    \_Range: , line:18:30, endln:18:48
      |vpiParent:
      \_LogicTypespec: , line:18:30, endln:18:48
      |vpiLeftRange:
      \_Operation: , line:18:31, endln:18:45
        |vpiParent:
        \_Range: , line:18:30, endln:18:48
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:42:42, endln:42:43
          |vpiParent:
          \_Operation: , line:18:31, endln:18:45
          |vpiDecompile:4
          |vpiSize:64
          |UINT:4
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:18:44, endln:18:45
          |vpiParent:
          \_Operation: , line:18:31, endln:18:45
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:18:46, endln:18:47
        |vpiParent:
        \_Range: , line:18:30, endln:18:48
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:31:30, endln:31:51
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiRange:
    \_Range: , line:31:30, endln:31:51
      |vpiParent:
      \_LogicTypespec: , line:31:30, endln:31:51
      |vpiLeftRange:
      \_Operation: , line:31:31, endln:31:48
        |vpiParent:
        \_Range: , line:31:30, endln:31:51
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:48:24, endln:48:26
          |vpiParent:
          \_Operation: , line:31:31, endln:31:48
          |vpiDecompile:64
          |vpiSize:64
          |UINT:64
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:31:47, endln:31:48
          |vpiParent:
          \_Operation: , line:31:31, endln:31:48
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:31:49, endln:31:50
        |vpiParent:
        \_Range: , line:31:30, endln:31:51
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:46:4, endln:46:7
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiRange:
    \_Range: , line:46:8, endln:46:32
      |vpiParent:
      \_LogicTypespec: , line:46:4, endln:46:7
      |vpiLeftRange:
      \_Operation: , line:46:9, endln:46:29
        |vpiParent:
        \_Range: , line:46:8, endln:46:32
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:2:28, endln:2:30
          |vpiParent:
          \_Operation: , line:46:9, endln:46:29
          |vpiDecompile:64
          |vpiSize:64
          |UINT:64
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:46:28, endln:46:29
          |vpiParent:
          \_Operation: , line:46:9, endln:46:29
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:46:30, endln:46:31
        |vpiParent:
        \_Range: , line:46:8, endln:46:32
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:49:4, endln:49:7
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiRange:
    \_Range: , line:49:8, endln:49:13
      |vpiParent:
      \_LogicTypespec: , line:49:4, endln:49:7
      |vpiLeftRange:
      \_Constant: , line:49:9, endln:49:10
        |vpiParent:
        \_Range: , line:49:8, endln:49:13
        |vpiDecompile:5
        |vpiSize:64
        |UINT:5
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:49:11, endln:49:12
        |vpiParent:
        \_Range: , line:49:8, endln:49:13
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.clk), line:7:37, endln:7:40
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:clk
    |vpiFullName:work@vscale_csr_file.clk
  |vpiImportTypespec:
  \_LogicTypespec: , line:8:16, endln:8:33
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.ext_interrupts), line:8:39, endln:8:53
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.ext_interrupts), line:8:16, endln:8:33
      |vpiParent:
      \_Net: (work@vscale_csr_file.ext_interrupts), line:8:39, endln:8:53
      |vpiFullName:work@vscale_csr_file.ext_interrupts
      |vpiActual:
      \_LogicTypespec: , line:8:16, endln:8:33
    |vpiName:ext_interrupts
    |vpiFullName:work@vscale_csr_file.ext_interrupts
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.reset), line:9:37, endln:9:42
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:reset
    |vpiFullName:work@vscale_csr_file.reset
  |vpiImportTypespec:
  \_LogicTypespec: , line:10:30, endln:10:51
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.addr), line:10:53, endln:10:57
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.addr), line:10:30, endln:10:51
      |vpiParent:
      \_Net: (work@vscale_csr_file.addr), line:10:53, endln:10:57
      |vpiFullName:work@vscale_csr_file.addr
      |vpiActual:
      \_LogicTypespec: , line:10:30, endln:10:51
    |vpiName:addr
    |vpiFullName:work@vscale_csr_file.addr
  |vpiImportTypespec:
  \_LogicTypespec: , line:11:30, endln:11:50
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.cmd), line:11:53, endln:11:56
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.cmd), line:11:30, endln:11:50
      |vpiParent:
      \_Net: (work@vscale_csr_file.cmd), line:11:53, endln:11:56
      |vpiFullName:work@vscale_csr_file.cmd
      |vpiActual:
      \_LogicTypespec: , line:11:30, endln:11:50
    |vpiName:cmd
    |vpiFullName:work@vscale_csr_file.cmd
  |vpiImportTypespec:
  \_LogicTypespec: , line:12:30, endln:12:44
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.wdata), line:12:50, endln:12:55
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.wdata), line:12:30, endln:12:44
      |vpiParent:
      \_Net: (work@vscale_csr_file.wdata), line:12:50, endln:12:55
      |vpiFullName:work@vscale_csr_file.wdata
      |vpiActual:
      \_LogicTypespec: , line:12:30, endln:12:44
    |vpiName:wdata
    |vpiFullName:work@vscale_csr_file.wdata
  |vpiImportTypespec:
  \_LogicTypespec: , line:13:31, endln:13:35
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.prv), line:13:53, endln:13:56
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.prv), line:13:31, endln:13:35
      |vpiParent:
      \_Net: (work@vscale_csr_file.prv), line:13:53, endln:13:56
      |vpiFullName:work@vscale_csr_file.prv
      |vpiActual:
      \_LogicTypespec: , line:13:31, endln:13:35
    |vpiName:prv
    |vpiFullName:work@vscale_csr_file.prv
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.illegal_access), line:14:38, endln:14:52
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:illegal_access
    |vpiFullName:work@vscale_csr_file.illegal_access
  |vpiImportTypespec:
  \_LogicTypespec: , line:15:31, endln:15:34
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.rdata), line:15:53, endln:15:58
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.rdata), line:15:31, endln:15:34
      |vpiParent:
      \_Net: (work@vscale_csr_file.rdata), line:15:53, endln:15:58
      |vpiFullName:work@vscale_csr_file.rdata
      |vpiActual:
      \_LogicTypespec: , line:15:31, endln:15:34
    |vpiName:rdata
    |vpiFullName:work@vscale_csr_file.rdata
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.retire), line:16:37, endln:16:43
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:retire
    |vpiFullName:work@vscale_csr_file.retire
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.exception), line:17:37, endln:17:46
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:exception
    |vpiFullName:work@vscale_csr_file.exception
  |vpiImportTypespec:
  \_LogicTypespec: , line:18:30, endln:18:48
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.exception_code), line:18:53, endln:18:67
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.exception_code), line:18:30, endln:18:48
      |vpiParent:
      \_Net: (work@vscale_csr_file.exception_code), line:18:53, endln:18:67
      |vpiFullName:work@vscale_csr_file.exception_code
      |vpiActual:
      \_LogicTypespec: , line:18:30, endln:18:48
    |vpiName:exception_code
    |vpiFullName:work@vscale_csr_file.exception_code
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.eret), line:19:37, endln:19:41
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:eret
    |vpiFullName:work@vscale_csr_file.eret
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.exception_load_addr), line:20:50, endln:20:69
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.exception_load_addr), line:20:30, endln:20:44
      |vpiParent:
      \_Net: (work@vscale_csr_file.exception_load_addr), line:20:50, endln:20:69
      |vpiFullName:work@vscale_csr_file.exception_load_addr
      |vpiActual:
      \_LogicTypespec: , line:12:30, endln:12:44
    |vpiName:exception_load_addr
    |vpiFullName:work@vscale_csr_file.exception_load_addr
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.exception_PC), line:21:50, endln:21:62
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.exception_PC), line:21:30, endln:21:44
      |vpiParent:
      \_Net: (work@vscale_csr_file.exception_PC), line:21:50, endln:21:62
      |vpiFullName:work@vscale_csr_file.exception_PC
      |vpiActual:
      \_LogicTypespec: , line:12:30, endln:12:44
    |vpiName:exception_PC
    |vpiFullName:work@vscale_csr_file.exception_PC
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.handler_PC), line:22:51, endln:22:61
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.handler_PC), line:22:31, endln:22:45
      |vpiParent:
      \_Net: (work@vscale_csr_file.handler_PC), line:22:51, endln:22:61
      |vpiFullName:work@vscale_csr_file.handler_PC
      |vpiActual:
      \_LogicTypespec: , line:12:30, endln:12:44
    |vpiName:handler_PC
    |vpiFullName:work@vscale_csr_file.handler_PC
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.epc), line:23:51, endln:23:54
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.epc), line:23:31, endln:23:45
      |vpiParent:
      \_Net: (work@vscale_csr_file.epc), line:23:51, endln:23:54
      |vpiFullName:work@vscale_csr_file.epc
      |vpiActual:
      \_LogicTypespec: , line:12:30, endln:12:44
    |vpiName:epc
    |vpiFullName:work@vscale_csr_file.epc
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.interrupt_pending), line:24:24, endln:24:41
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:interrupt_pending
    |vpiFullName:work@vscale_csr_file.interrupt_pending
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.interrupt_taken), line:25:27, endln:25:42
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.interrupt_taken), line:25:17, endln:25:20
      |vpiParent:
      \_Net: (work@vscale_csr_file.interrupt_taken), line:25:27, endln:25:42
      |vpiFullName:work@vscale_csr_file.interrupt_taken
      |vpiActual:
      \_LogicTypespec: , line:15:31, endln:15:34
    |vpiName:interrupt_taken
    |vpiFullName:work@vscale_csr_file.interrupt_taken
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.htif_reset), line:26:37, endln:26:47
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:htif_reset
    |vpiFullName:work@vscale_csr_file.htif_reset
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.htif_pcr_req_valid), line:27:37, endln:27:55
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:htif_pcr_req_valid
    |vpiFullName:work@vscale_csr_file.htif_pcr_req_valid
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.htif_pcr_req_ready), line:28:38, endln:28:56
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:htif_pcr_req_ready
    |vpiFullName:work@vscale_csr_file.htif_pcr_req_ready
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.htif_pcr_req_rw), line:29:37, endln:29:52
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:htif_pcr_req_rw
    |vpiFullName:work@vscale_csr_file.htif_pcr_req_rw
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.htif_pcr_req_addr), line:30:53, endln:30:70
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.htif_pcr_req_addr), line:30:30, endln:30:51
      |vpiParent:
      \_Net: (work@vscale_csr_file.htif_pcr_req_addr), line:30:53, endln:30:70
      |vpiFullName:work@vscale_csr_file.htif_pcr_req_addr
      |vpiActual:
      \_LogicTypespec: , line:10:30, endln:10:51
    |vpiName:htif_pcr_req_addr
    |vpiFullName:work@vscale_csr_file.htif_pcr_req_addr
  |vpiImportTypespec:
  \_LogicTypespec: , line:31:30, endln:31:51
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.htif_pcr_req_data), line:31:53, endln:31:70
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.htif_pcr_req_data), line:31:30, endln:31:51
      |vpiParent:
      \_Net: (work@vscale_csr_file.htif_pcr_req_data), line:31:53, endln:31:70
      |vpiFullName:work@vscale_csr_file.htif_pcr_req_data
      |vpiActual:
      \_LogicTypespec: , line:31:30, endln:31:51
    |vpiName:htif_pcr_req_data
    |vpiFullName:work@vscale_csr_file.htif_pcr_req_data
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.htif_pcr_resp_valid), line:32:38, endln:32:57
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:htif_pcr_resp_valid
    |vpiFullName:work@vscale_csr_file.htif_pcr_resp_valid
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.htif_pcr_resp_ready), line:33:37, endln:33:56
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:htif_pcr_resp_ready
    |vpiFullName:work@vscale_csr_file.htif_pcr_resp_ready
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.htif_pcr_resp_data), line:34:53, endln:34:71
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.htif_pcr_resp_data), line:34:31, endln:34:52
      |vpiParent:
      \_Net: (work@vscale_csr_file.htif_pcr_resp_data), line:34:53, endln:34:71
      |vpiFullName:work@vscale_csr_file.htif_pcr_resp_data
      |vpiActual:
      \_LogicTypespec: , line:31:30, endln:31:51
    |vpiName:htif_pcr_resp_data
    |vpiFullName:work@vscale_csr_file.htif_pcr_resp_data
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.htif_rdata), line:40:53, endln:40:63
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.htif_rdata), line:40:4, endln:40:29
      |vpiParent:
      \_Net: (work@vscale_csr_file.htif_rdata), line:40:53, endln:40:63
      |vpiFullName:work@vscale_csr_file.htif_rdata
      |vpiActual:
      \_LogicTypespec: , line:31:30, endln:31:51
    |vpiName:htif_rdata
    |vpiFullName:work@vscale_csr_file.htif_rdata
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.htif_resp_data), line:41:53, endln:41:67
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.htif_resp_data), line:41:4, endln:41:29
      |vpiParent:
      \_Net: (work@vscale_csr_file.htif_resp_data), line:41:53, endln:41:67
      |vpiFullName:work@vscale_csr_file.htif_resp_data
      |vpiActual:
      \_LogicTypespec: , line:31:30, endln:31:51
    |vpiName:htif_resp_data
    |vpiFullName:work@vscale_csr_file.htif_resp_data
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.htif_state), line:42:53, endln:42:63
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.htif_state), line:42:4, endln:42:7
      |vpiParent:
      \_Net: (work@vscale_csr_file.htif_state), line:42:53, endln:42:63
      |vpiFullName:work@vscale_csr_file.htif_state
      |vpiActual:
      \_LogicTypespec: , line:15:31, endln:15:34
    |vpiName:htif_state
    |vpiFullName:work@vscale_csr_file.htif_state
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.htif_fire), line:43:53, endln:43:62
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.htif_fire), line:43:4, endln:43:7
      |vpiParent:
      \_Net: (work@vscale_csr_file.htif_fire), line:43:53, endln:43:62
      |vpiFullName:work@vscale_csr_file.htif_fire
      |vpiActual:
      \_LogicTypespec: , line:15:31, endln:15:34
    |vpiName:htif_fire
    |vpiFullName:work@vscale_csr_file.htif_fire
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.next_htif_state), line:44:53, endln:44:68
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.next_htif_state), line:44:4, endln:44:7
      |vpiParent:
      \_Net: (work@vscale_csr_file.next_htif_state), line:44:53, endln:44:68
      |vpiFullName:work@vscale_csr_file.next_htif_state
      |vpiActual:
      \_LogicTypespec: , line:15:31, endln:15:34
    |vpiName:next_htif_state
    |vpiFullName:work@vscale_csr_file.next_htif_state
    |vpiNetType:48
  |vpiImportTypespec:
  \_LogicTypespec: , line:46:4, endln:46:7
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.cycle_full), line:46:53, endln:46:63
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.cycle_full), line:46:4, endln:46:32
      |vpiParent:
      \_Net: (work@vscale_csr_file.cycle_full), line:46:53, endln:46:63
      |vpiFullName:work@vscale_csr_file.cycle_full
      |vpiActual:
      \_LogicTypespec: , line:46:4, endln:46:7
    |vpiName:cycle_full
    |vpiFullName:work@vscale_csr_file.cycle_full
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.time_full), line:47:53, endln:47:62
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.time_full), line:47:4, endln:47:32
      |vpiParent:
      \_Net: (work@vscale_csr_file.time_full), line:47:53, endln:47:62
      |vpiFullName:work@vscale_csr_file.time_full
      |vpiActual:
      \_LogicTypespec: , line:46:4, endln:46:7
    |vpiName:time_full
    |vpiFullName:work@vscale_csr_file.time_full
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.instret_full), line:48:53, endln:48:65
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.instret_full), line:48:4, endln:48:32
      |vpiParent:
      \_Net: (work@vscale_csr_file.instret_full), line:48:53, endln:48:65
      |vpiFullName:work@vscale_csr_file.instret_full
      |vpiActual:
      \_LogicTypespec: , line:46:4, endln:46:7
    |vpiName:instret_full
    |vpiFullName:work@vscale_csr_file.instret_full
    |vpiNetType:48
  |vpiImportTypespec:
  \_LogicTypespec: , line:49:4, endln:49:7
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.priv_stack), line:49:53, endln:49:63
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.priv_stack), line:49:4, endln:49:13
      |vpiParent:
      \_Net: (work@vscale_csr_file.priv_stack), line:49:53, endln:49:63
      |vpiFullName:work@vscale_csr_file.priv_stack
      |vpiActual:
      \_LogicTypespec: , line:49:4, endln:49:7
    |vpiName:priv_stack
    |vpiFullName:work@vscale_csr_file.priv_stack
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.mtvec), line:50:53, endln:50:58
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.mtvec), line:50:4, endln:50:22
      |vpiParent:
      \_Net: (work@vscale_csr_file.mtvec), line:50:53, endln:50:58
      |vpiFullName:work@vscale_csr_file.mtvec
      |vpiActual:
      \_LogicTypespec: , line:12:30, endln:12:44
    |vpiName:mtvec
    |vpiFullName:work@vscale_csr_file.mtvec
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.mie), line:51:31, endln:51:34
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.mie), line:51:4, endln:51:22
      |vpiParent:
      \_Net: (work@vscale_csr_file.mie), line:51:31, endln:51:34
      |vpiFullName:work@vscale_csr_file.mie
      |vpiActual:
      \_LogicTypespec: , line:12:30, endln:12:44
    |vpiName:mie
    |vpiFullName:work@vscale_csr_file.mie
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.mtip), line:52:53, endln:52:57
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.mtip), line:52:4, endln:52:7
      |vpiParent:
      \_Net: (work@vscale_csr_file.mtip), line:52:53, endln:52:57
      |vpiFullName:work@vscale_csr_file.mtip
      |vpiActual:
      \_LogicTypespec: , line:15:31, endln:15:34
    |vpiName:mtip
    |vpiFullName:work@vscale_csr_file.mtip
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.msip), line:53:53, endln:53:57
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.msip), line:53:4, endln:53:7
      |vpiParent:
      \_Net: (work@vscale_csr_file.msip), line:53:53, endln:53:57
      |vpiFullName:work@vscale_csr_file.msip
      |vpiActual:
      \_LogicTypespec: , line:15:31, endln:15:34
    |vpiName:msip
    |vpiFullName:work@vscale_csr_file.msip
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.mtimecmp), line:54:53, endln:54:61
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.mtimecmp), line:54:4, endln:54:22
      |vpiParent:
      \_Net: (work@vscale_csr_file.mtimecmp), line:54:53, endln:54:61
      |vpiFullName:work@vscale_csr_file.mtimecmp
      |vpiActual:
      \_LogicTypespec: , line:12:30, endln:12:44
    |vpiName:mtimecmp
    |vpiFullName:work@vscale_csr_file.mtimecmp
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.mtime_full), line:55:53, endln:55:63
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.mtime_full), line:55:4, endln:55:32
      |vpiParent:
      \_Net: (work@vscale_csr_file.mtime_full), line:55:53, endln:55:63
      |vpiFullName:work@vscale_csr_file.mtime_full
      |vpiActual:
      \_LogicTypespec: , line:46:4, endln:46:7
    |vpiName:mtime_full
    |vpiFullName:work@vscale_csr_file.mtime_full
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.mscratch), line:56:53, endln:56:61
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.mscratch), line:56:4, endln:56:22
      |vpiParent:
      \_Net: (work@vscale_csr_file.mscratch), line:56:53, endln:56:61
      |vpiFullName:work@vscale_csr_file.mscratch
      |vpiActual:
      \_LogicTypespec: , line:12:30, endln:12:44
    |vpiName:mscratch
    |vpiFullName:work@vscale_csr_file.mscratch
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.mepc), line:57:53, endln:57:57
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.mepc), line:57:4, endln:57:22
      |vpiParent:
      \_Net: (work@vscale_csr_file.mepc), line:57:53, endln:57:57
      |vpiFullName:work@vscale_csr_file.mepc
      |vpiActual:
      \_LogicTypespec: , line:12:30, endln:12:44
    |vpiName:mepc
    |vpiFullName:work@vscale_csr_file.mepc
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.mecode), line:58:53, endln:58:59
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.mecode), line:58:4, endln:58:26
      |vpiParent:
      \_Net: (work@vscale_csr_file.mecode), line:58:53, endln:58:59
      |vpiFullName:work@vscale_csr_file.mecode
      |vpiActual:
      \_LogicTypespec: , line:18:30, endln:18:48
    |vpiName:mecode
    |vpiFullName:work@vscale_csr_file.mecode
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.mint), line:59:53, endln:59:57
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.mint), line:59:4, endln:59:7
      |vpiParent:
      \_Net: (work@vscale_csr_file.mint), line:59:53, endln:59:57
      |vpiFullName:work@vscale_csr_file.mint
      |vpiActual:
      \_LogicTypespec: , line:15:31, endln:15:34
    |vpiName:mint
    |vpiFullName:work@vscale_csr_file.mint
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.mbadaddr), line:60:53, endln:60:61
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.mbadaddr), line:60:4, endln:60:22
      |vpiParent:
      \_Net: (work@vscale_csr_file.mbadaddr), line:60:53, endln:60:61
      |vpiFullName:work@vscale_csr_file.mbadaddr
      |vpiActual:
      \_LogicTypespec: , line:12:30, endln:12:44
    |vpiName:mbadaddr
    |vpiFullName:work@vscale_csr_file.mbadaddr
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.ie), line:62:53, endln:62:55
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.ie), line:62:4, endln:62:8
      |vpiParent:
      \_Net: (work@vscale_csr_file.ie), line:62:53, endln:62:55
      |vpiFullName:work@vscale_csr_file.ie
      |vpiActual:
      \_LogicTypespec: , line:15:31, endln:15:34
    |vpiName:ie
    |vpiFullName:work@vscale_csr_file.ie
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.mcpuid), line:64:53, endln:64:59
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.mcpuid), line:64:4, endln:64:8
      |vpiParent:
      \_Net: (work@vscale_csr_file.mcpuid), line:64:53, endln:64:59
      |vpiFullName:work@vscale_csr_file.mcpuid
      |vpiActual:
      \_LogicTypespec: , line:12:30, endln:12:44
    |vpiName:mcpuid
    |vpiFullName:work@vscale_csr_file.mcpuid
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.mimpid), line:65:53, endln:65:59
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.mimpid), line:65:4, endln:65:8
      |vpiParent:
      \_Net: (work@vscale_csr_file.mimpid), line:65:53, endln:65:59
      |vpiFullName:work@vscale_csr_file.mimpid
      |vpiActual:
      \_LogicTypespec: , line:12:30, endln:12:44
    |vpiName:mimpid
    |vpiFullName:work@vscale_csr_file.mimpid
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.mhartid), line:66:53, endln:66:60
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.mhartid), line:66:4, endln:66:8
      |vpiParent:
      \_Net: (work@vscale_csr_file.mhartid), line:66:53, endln:66:60
      |vpiFullName:work@vscale_csr_file.mhartid
      |vpiActual:
      \_LogicTypespec: , line:12:30, endln:12:44
    |vpiName:mhartid
    |vpiFullName:work@vscale_csr_file.mhartid
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.mstatus), line:67:53, endln:67:60
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.mstatus), line:67:4, endln:67:8
      |vpiParent:
      \_Net: (work@vscale_csr_file.mstatus), line:67:53, endln:67:60
      |vpiFullName:work@vscale_csr_file.mstatus
      |vpiActual:
      \_LogicTypespec: , line:12:30, endln:12:44
    |vpiName:mstatus
    |vpiFullName:work@vscale_csr_file.mstatus
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.mtdeleg), line:68:53, endln:68:60
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.mtdeleg), line:68:4, endln:68:8
      |vpiParent:
      \_Net: (work@vscale_csr_file.mtdeleg), line:68:53, endln:68:60
      |vpiFullName:work@vscale_csr_file.mtdeleg
      |vpiActual:
      \_LogicTypespec: , line:12:30, endln:12:44
    |vpiName:mtdeleg
    |vpiFullName:work@vscale_csr_file.mtdeleg
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.mip), line:69:53, endln:69:56
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.mip), line:69:4, endln:69:8
      |vpiParent:
      \_Net: (work@vscale_csr_file.mip), line:69:53, endln:69:56
      |vpiFullName:work@vscale_csr_file.mip
      |vpiActual:
      \_LogicTypespec: , line:12:30, endln:12:44
    |vpiName:mip
    |vpiFullName:work@vscale_csr_file.mip
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.mcause), line:70:53, endln:70:59
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.mcause), line:70:4, endln:70:8
      |vpiParent:
      \_Net: (work@vscale_csr_file.mcause), line:70:53, endln:70:59
      |vpiFullName:work@vscale_csr_file.mcause
      |vpiActual:
      \_LogicTypespec: , line:12:30, endln:12:44
    |vpiName:mcause
    |vpiFullName:work@vscale_csr_file.mcause
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.to_host), line:72:53, endln:72:60
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.to_host), line:72:4, endln:72:22
      |vpiParent:
      \_Net: (work@vscale_csr_file.to_host), line:72:53, endln:72:60
      |vpiFullName:work@vscale_csr_file.to_host
      |vpiActual:
      \_LogicTypespec: , line:12:30, endln:12:44
    |vpiName:to_host
    |vpiFullName:work@vscale_csr_file.to_host
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.from_host), line:73:53, endln:73:62
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.from_host), line:73:4, endln:73:22
      |vpiParent:
      \_Net: (work@vscale_csr_file.from_host), line:73:53, endln:73:62
      |vpiFullName:work@vscale_csr_file.from_host
      |vpiActual:
      \_LogicTypespec: , line:12:30, endln:12:44
    |vpiName:from_host
    |vpiFullName:work@vscale_csr_file.from_host
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.mtimer_expired), line:75:53, endln:75:67
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.mtimer_expired), line:75:4, endln:75:8
      |vpiParent:
      \_Net: (work@vscale_csr_file.mtimer_expired), line:75:53, endln:75:67
      |vpiFullName:work@vscale_csr_file.mtimer_expired
      |vpiActual:
      \_LogicTypespec: , line:15:31, endln:15:34
    |vpiName:mtimer_expired
    |vpiFullName:work@vscale_csr_file.mtimer_expired
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.host_wen), line:77:53, endln:77:61
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.host_wen), line:77:4, endln:77:8
      |vpiParent:
      \_Net: (work@vscale_csr_file.host_wen), line:77:53, endln:77:61
      |vpiFullName:work@vscale_csr_file.host_wen
      |vpiActual:
      \_LogicTypespec: , line:15:31, endln:15:34
    |vpiName:host_wen
    |vpiFullName:work@vscale_csr_file.host_wen
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.system_en), line:78:53, endln:78:62
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.system_en), line:78:4, endln:78:8
      |vpiParent:
      \_Net: (work@vscale_csr_file.system_en), line:78:53, endln:78:62
      |vpiFullName:work@vscale_csr_file.system_en
      |vpiActual:
      \_LogicTypespec: , line:15:31, endln:15:34
    |vpiName:system_en
    |vpiFullName:work@vscale_csr_file.system_en
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.system_wen), line:79:53, endln:79:63
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.system_wen), line:79:4, endln:79:8
      |vpiParent:
      \_Net: (work@vscale_csr_file.system_wen), line:79:53, endln:79:63
      |vpiFullName:work@vscale_csr_file.system_wen
      |vpiActual:
      \_LogicTypespec: , line:15:31, endln:15:34
    |vpiName:system_wen
    |vpiFullName:work@vscale_csr_file.system_wen
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.wen_internal), line:80:53, endln:80:65
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.wen_internal), line:80:4, endln:80:8
      |vpiParent:
      \_Net: (work@vscale_csr_file.wen_internal), line:80:53, endln:80:65
      |vpiFullName:work@vscale_csr_file.wen_internal
      |vpiActual:
      \_LogicTypespec: , line:15:31, endln:15:34
    |vpiName:wen_internal
    |vpiFullName:work@vscale_csr_file.wen_internal
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.illegal_region), line:81:53, endln:81:67
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.illegal_region), line:81:4, endln:81:8
      |vpiParent:
      \_Net: (work@vscale_csr_file.illegal_region), line:81:53, endln:81:67
      |vpiFullName:work@vscale_csr_file.illegal_region
      |vpiActual:
      \_LogicTypespec: , line:15:31, endln:15:34
    |vpiName:illegal_region
    |vpiFullName:work@vscale_csr_file.illegal_region
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.defined), line:82:53, endln:82:60
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.defined), line:82:4, endln:82:7
      |vpiParent:
      \_Net: (work@vscale_csr_file.defined), line:82:53, endln:82:60
      |vpiFullName:work@vscale_csr_file.defined
      |vpiActual:
      \_LogicTypespec: , line:15:31, endln:15:34
    |vpiName:defined
    |vpiFullName:work@vscale_csr_file.defined
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.wdata_internal), line:83:53, endln:83:67
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.wdata_internal), line:83:4, endln:83:22
      |vpiParent:
      \_Net: (work@vscale_csr_file.wdata_internal), line:83:53, endln:83:67
      |vpiFullName:work@vscale_csr_file.wdata_internal
      |vpiActual:
      \_LogicTypespec: , line:12:30, endln:12:44
    |vpiName:wdata_internal
    |vpiFullName:work@vscale_csr_file.wdata_internal
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.uinterrupt), line:84:53, endln:84:63
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.uinterrupt), line:84:4, endln:84:8
      |vpiParent:
      \_Net: (work@vscale_csr_file.uinterrupt), line:84:53, endln:84:63
      |vpiFullName:work@vscale_csr_file.uinterrupt
      |vpiActual:
      \_LogicTypespec: , line:15:31, endln:15:34
    |vpiName:uinterrupt
    |vpiFullName:work@vscale_csr_file.uinterrupt
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.minterrupt), line:85:53, endln:85:63
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.minterrupt), line:85:4, endln:85:8
      |vpiParent:
      \_Net: (work@vscale_csr_file.minterrupt), line:85:53, endln:85:63
      |vpiFullName:work@vscale_csr_file.minterrupt
      |vpiActual:
      \_LogicTypespec: , line:15:31, endln:15:34
    |vpiName:minterrupt
    |vpiFullName:work@vscale_csr_file.minterrupt
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.interrupt_code), line:86:53, endln:86:67
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.interrupt_code), line:86:4, endln:86:26
      |vpiParent:
      \_Net: (work@vscale_csr_file.interrupt_code), line:86:53, endln:86:67
      |vpiFullName:work@vscale_csr_file.interrupt_code
      |vpiActual:
      \_LogicTypespec: , line:18:30, endln:18:48
    |vpiName:interrupt_code
    |vpiFullName:work@vscale_csr_file.interrupt_code
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.code_imem), line:88:53, endln:88:62
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.code_imem), line:88:4, endln:88:8
      |vpiParent:
      \_Net: (work@vscale_csr_file.code_imem), line:88:53, endln:88:62
      |vpiFullName:work@vscale_csr_file.code_imem
      |vpiActual:
      \_LogicTypespec: , line:15:31, endln:15:34
    |vpiName:code_imem
    |vpiFullName:work@vscale_csr_file.code_imem
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.padded_prv), line:91:53, endln:91:63
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.padded_prv), line:91:4, endln:91:8
      |vpiParent:
      \_Net: (work@vscale_csr_file.padded_prv), line:91:53, endln:91:63
      |vpiFullName:work@vscale_csr_file.padded_prv
      |vpiActual:
      \_LogicTypespec: , line:12:30, endln:12:44
    |vpiName:padded_prv
    |vpiFullName:work@vscale_csr_file.padded_prv
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_csr_file.EOF), line:1:23, endln:1:26
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:EOF
    |vpiFullName:work@vscale_csr_file.EOF
    |vpiNetType:1
  |vpiDefName:work@vscale_csr_file
  |vpiNet:
  \_Net: (work@vscale_csr_file.clk), line:7:37, endln:7:40
  |vpiNet:
  \_Net: (work@vscale_csr_file.ext_interrupts), line:8:39, endln:8:53
  |vpiNet:
  \_Net: (work@vscale_csr_file.reset), line:9:37, endln:9:42
  |vpiNet:
  \_Net: (work@vscale_csr_file.addr), line:10:53, endln:10:57
  |vpiNet:
  \_Net: (work@vscale_csr_file.cmd), line:11:53, endln:11:56
  |vpiNet:
  \_Net: (work@vscale_csr_file.wdata), line:12:50, endln:12:55
  |vpiNet:
  \_Net: (work@vscale_csr_file.prv), line:13:53, endln:13:56
  |vpiNet:
  \_Net: (work@vscale_csr_file.illegal_access), line:14:38, endln:14:52
  |vpiNet:
  \_Net: (work@vscale_csr_file.rdata), line:15:53, endln:15:58
  |vpiNet:
  \_Net: (work@vscale_csr_file.retire), line:16:37, endln:16:43
  |vpiNet:
  \_Net: (work@vscale_csr_file.exception), line:17:37, endln:17:46
  |vpiNet:
  \_Net: (work@vscale_csr_file.exception_code), line:18:53, endln:18:67
  |vpiNet:
  \_Net: (work@vscale_csr_file.eret), line:19:37, endln:19:41
  |vpiNet:
  \_Net: (work@vscale_csr_file.exception_load_addr), line:20:50, endln:20:69
  |vpiNet:
  \_Net: (work@vscale_csr_file.exception_PC), line:21:50, endln:21:62
  |vpiNet:
  \_Net: (work@vscale_csr_file.handler_PC), line:22:51, endln:22:61
  |vpiNet:
  \_Net: (work@vscale_csr_file.epc), line:23:51, endln:23:54
  |vpiNet:
  \_Net: (work@vscale_csr_file.interrupt_pending), line:24:24, endln:24:41
  |vpiNet:
  \_Net: (work@vscale_csr_file.interrupt_taken), line:25:27, endln:25:42
  |vpiNet:
  \_Net: (work@vscale_csr_file.htif_reset), line:26:37, endln:26:47
  |vpiNet:
  \_Net: (work@vscale_csr_file.htif_pcr_req_valid), line:27:37, endln:27:55
  |vpiNet:
  \_Net: (work@vscale_csr_file.htif_pcr_req_ready), line:28:38, endln:28:56
  |vpiNet:
  \_Net: (work@vscale_csr_file.htif_pcr_req_rw), line:29:37, endln:29:52
  |vpiNet:
  \_Net: (work@vscale_csr_file.htif_pcr_req_addr), line:30:53, endln:30:70
  |vpiNet:
  \_Net: (work@vscale_csr_file.htif_pcr_req_data), line:31:53, endln:31:70
  |vpiNet:
  \_Net: (work@vscale_csr_file.htif_pcr_resp_valid), line:32:38, endln:32:57
  |vpiNet:
  \_Net: (work@vscale_csr_file.htif_pcr_resp_ready), line:33:37, endln:33:56
  |vpiNet:
  \_Net: (work@vscale_csr_file.htif_pcr_resp_data), line:34:53, endln:34:71
  |vpiNet:
  \_Net: (work@vscale_csr_file.htif_rdata), line:40:53, endln:40:63
  |vpiNet:
  \_Net: (work@vscale_csr_file.htif_resp_data), line:41:53, endln:41:67
  |vpiNet:
  \_Net: (work@vscale_csr_file.htif_state), line:42:53, endln:42:63
  |vpiNet:
  \_Net: (work@vscale_csr_file.htif_fire), line:43:53, endln:43:62
  |vpiNet:
  \_Net: (work@vscale_csr_file.next_htif_state), line:44:53, endln:44:68
  |vpiNet:
  \_Net: (work@vscale_csr_file.cycle_full), line:46:53, endln:46:63
  |vpiNet:
  \_Net: (work@vscale_csr_file.time_full), line:47:53, endln:47:62
  |vpiNet:
  \_Net: (work@vscale_csr_file.instret_full), line:48:53, endln:48:65
  |vpiNet:
  \_Net: (work@vscale_csr_file.priv_stack), line:49:53, endln:49:63
  |vpiNet:
  \_Net: (work@vscale_csr_file.mtvec), line:50:53, endln:50:58
  |vpiNet:
  \_Net: (work@vscale_csr_file.mie), line:51:31, endln:51:34
  |vpiNet:
  \_Net: (work@vscale_csr_file.mtip), line:52:53, endln:52:57
  |vpiNet:
  \_Net: (work@vscale_csr_file.msip), line:53:53, endln:53:57
  |vpiNet:
  \_Net: (work@vscale_csr_file.mtimecmp), line:54:53, endln:54:61
  |vpiNet:
  \_Net: (work@vscale_csr_file.mtime_full), line:55:53, endln:55:63
  |vpiNet:
  \_Net: (work@vscale_csr_file.mscratch), line:56:53, endln:56:61
  |vpiNet:
  \_Net: (work@vscale_csr_file.mepc), line:57:53, endln:57:57
  |vpiNet:
  \_Net: (work@vscale_csr_file.mecode), line:58:53, endln:58:59
  |vpiNet:
  \_Net: (work@vscale_csr_file.mint), line:59:53, endln:59:57
  |vpiNet:
  \_Net: (work@vscale_csr_file.mbadaddr), line:60:53, endln:60:61
  |vpiNet:
  \_Net: (work@vscale_csr_file.ie), line:62:53, endln:62:55
  |vpiNet:
  \_Net: (work@vscale_csr_file.mcpuid), line:64:53, endln:64:59
  |vpiNet:
  \_Net: (work@vscale_csr_file.mimpid), line:65:53, endln:65:59
  |vpiNet:
  \_Net: (work@vscale_csr_file.mhartid), line:66:53, endln:66:60
  |vpiNet:
  \_Net: (work@vscale_csr_file.mstatus), line:67:53, endln:67:60
  |vpiNet:
  \_Net: (work@vscale_csr_file.mtdeleg), line:68:53, endln:68:60
  |vpiNet:
  \_Net: (work@vscale_csr_file.mip), line:69:53, endln:69:56
  |vpiNet:
  \_Net: (work@vscale_csr_file.mcause), line:70:53, endln:70:59
  |vpiNet:
  \_Net: (work@vscale_csr_file.to_host), line:72:53, endln:72:60
  |vpiNet:
  \_Net: (work@vscale_csr_file.from_host), line:73:53, endln:73:62
  |vpiNet:
  \_Net: (work@vscale_csr_file.mtimer_expired), line:75:53, endln:75:67
  |vpiNet:
  \_Net: (work@vscale_csr_file.host_wen), line:77:53, endln:77:61
  |vpiNet:
  \_Net: (work@vscale_csr_file.system_en), line:78:53, endln:78:62
  |vpiNet:
  \_Net: (work@vscale_csr_file.system_wen), line:79:53, endln:79:63
  |vpiNet:
  \_Net: (work@vscale_csr_file.wen_internal), line:80:53, endln:80:65
  |vpiNet:
  \_Net: (work@vscale_csr_file.illegal_region), line:81:53, endln:81:67
  |vpiNet:
  \_Net: (work@vscale_csr_file.defined), line:82:53, endln:82:60
  |vpiNet:
  \_Net: (work@vscale_csr_file.wdata_internal), line:83:53, endln:83:67
  |vpiNet:
  \_Net: (work@vscale_csr_file.uinterrupt), line:84:53, endln:84:63
  |vpiNet:
  \_Net: (work@vscale_csr_file.minterrupt), line:85:53, endln:85:63
  |vpiNet:
  \_Net: (work@vscale_csr_file.interrupt_code), line:86:53, endln:86:67
  |vpiNet:
  \_Net: (work@vscale_csr_file.code_imem), line:88:53, endln:88:62
  |vpiNet:
  \_Net: (work@vscale_csr_file.padded_prv), line:91:53, endln:91:63
  |vpiNet:
  \_Net: (work@vscale_csr_file.EOF), line:1:23, endln:1:26
  |vpiPort:
  \_Port: (clk), line:7:37, endln:7:40
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:clk
    |vpiDirection:1
  |vpiPort:
  \_Port: (ext_interrupts), line:8:39, endln:8:53
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:ext_interrupts
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.ext_interrupts), line:8:16, endln:8:33
      |vpiParent:
      \_Port: (ext_interrupts), line:8:39, endln:8:53
      |vpiFullName:work@vscale_csr_file.ext_interrupts
      |vpiActual:
      \_LogicTypespec: , line:8:16, endln:8:33
  |vpiPort:
  \_Port: (reset), line:9:37, endln:9:42
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:reset
    |vpiDirection:1
  |vpiPort:
  \_Port: (addr), line:10:53, endln:10:57
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:addr
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.addr), line:10:30, endln:10:51
      |vpiParent:
      \_Port: (addr), line:10:53, endln:10:57
      |vpiFullName:work@vscale_csr_file.addr
      |vpiActual:
      \_LogicTypespec: , line:10:30, endln:10:51
  |vpiPort:
  \_Port: (cmd), line:11:53, endln:11:56
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:cmd
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.cmd), line:11:30, endln:11:50
      |vpiParent:
      \_Port: (cmd), line:11:53, endln:11:56
      |vpiFullName:work@vscale_csr_file.cmd
      |vpiActual:
      \_LogicTypespec: , line:11:30, endln:11:50
  |vpiPort:
  \_Port: (wdata), line:12:50, endln:12:55
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:wdata
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.wdata), line:12:30, endln:12:44
      |vpiParent:
      \_Port: (wdata), line:12:50, endln:12:55
      |vpiFullName:work@vscale_csr_file.wdata
      |vpiActual:
      \_LogicTypespec: , line:12:30, endln:12:44
  |vpiPort:
  \_Port: (prv), line:13:53, endln:13:56
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:prv
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.prv), line:13:31, endln:13:35
      |vpiParent:
      \_Port: (prv), line:13:53, endln:13:56
      |vpiFullName:work@vscale_csr_file.prv
      |vpiActual:
      \_LogicTypespec: , line:13:31, endln:13:35
  |vpiPort:
  \_Port: (illegal_access), line:14:38, endln:14:52
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:illegal_access
    |vpiDirection:2
  |vpiPort:
  \_Port: (rdata), line:15:53, endln:15:58
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:rdata
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.rdata), line:15:31, endln:15:34
      |vpiParent:
      \_Port: (rdata), line:15:53, endln:15:58
      |vpiFullName:work@vscale_csr_file.rdata
      |vpiActual:
      \_LogicTypespec: , line:15:31, endln:15:34
  |vpiPort:
  \_Port: (retire), line:16:37, endln:16:43
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:retire
    |vpiDirection:1
  |vpiPort:
  \_Port: (exception), line:17:37, endln:17:46
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:exception
    |vpiDirection:1
  |vpiPort:
  \_Port: (exception_code), line:18:53, endln:18:67
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:exception_code
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.exception_code), line:18:30, endln:18:48
      |vpiParent:
      \_Port: (exception_code), line:18:53, endln:18:67
      |vpiFullName:work@vscale_csr_file.exception_code
      |vpiActual:
      \_LogicTypespec: , line:18:30, endln:18:48
  |vpiPort:
  \_Port: (eret), line:19:37, endln:19:41
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:eret
    |vpiDirection:1
  |vpiPort:
  \_Port: (exception_load_addr), line:20:50, endln:20:69
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:exception_load_addr
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.exception_load_addr), line:20:30, endln:20:44
      |vpiParent:
      \_Port: (exception_load_addr), line:20:50, endln:20:69
      |vpiFullName:work@vscale_csr_file.exception_load_addr
      |vpiActual:
      \_LogicTypespec: , line:12:30, endln:12:44
  |vpiPort:
  \_Port: (exception_PC), line:21:50, endln:21:62
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:exception_PC
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.exception_PC), line:21:30, endln:21:44
      |vpiParent:
      \_Port: (exception_PC), line:21:50, endln:21:62
      |vpiFullName:work@vscale_csr_file.exception_PC
      |vpiActual:
      \_LogicTypespec: , line:12:30, endln:12:44
  |vpiPort:
  \_Port: (handler_PC), line:22:51, endln:22:61
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:handler_PC
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.handler_PC), line:22:31, endln:22:45
      |vpiParent:
      \_Port: (handler_PC), line:22:51, endln:22:61
      |vpiFullName:work@vscale_csr_file.handler_PC
      |vpiActual:
      \_LogicTypespec: , line:12:30, endln:12:44
  |vpiPort:
  \_Port: (epc), line:23:51, endln:23:54
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:epc
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.epc), line:23:31, endln:23:45
      |vpiParent:
      \_Port: (epc), line:23:51, endln:23:54
      |vpiFullName:work@vscale_csr_file.epc
      |vpiActual:
      \_LogicTypespec: , line:12:30, endln:12:44
  |vpiPort:
  \_Port: (interrupt_pending), line:24:24, endln:24:41
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:interrupt_pending
    |vpiDirection:2
  |vpiPort:
  \_Port: (interrupt_taken), line:25:27, endln:25:42
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:interrupt_taken
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.interrupt_taken), line:25:17, endln:25:20
      |vpiParent:
      \_Port: (interrupt_taken), line:25:27, endln:25:42
      |vpiFullName:work@vscale_csr_file.interrupt_taken
      |vpiActual:
      \_LogicTypespec: , line:15:31, endln:15:34
  |vpiPort:
  \_Port: (htif_reset), line:26:37, endln:26:47
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:htif_reset
    |vpiDirection:1
  |vpiPort:
  \_Port: (htif_pcr_req_valid), line:27:37, endln:27:55
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:htif_pcr_req_valid
    |vpiDirection:1
  |vpiPort:
  \_Port: (htif_pcr_req_ready), line:28:38, endln:28:56
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:htif_pcr_req_ready
    |vpiDirection:2
  |vpiPort:
  \_Port: (htif_pcr_req_rw), line:29:37, endln:29:52
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:htif_pcr_req_rw
    |vpiDirection:1
  |vpiPort:
  \_Port: (htif_pcr_req_addr), line:30:53, endln:30:70
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:htif_pcr_req_addr
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.htif_pcr_req_addr), line:30:30, endln:30:51
      |vpiParent:
      \_Port: (htif_pcr_req_addr), line:30:53, endln:30:70
      |vpiFullName:work@vscale_csr_file.htif_pcr_req_addr
      |vpiActual:
      \_LogicTypespec: , line:10:30, endln:10:51
  |vpiPort:
  \_Port: (htif_pcr_req_data), line:31:53, endln:31:70
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:htif_pcr_req_data
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.htif_pcr_req_data), line:31:30, endln:31:51
      |vpiParent:
      \_Port: (htif_pcr_req_data), line:31:53, endln:31:70
      |vpiFullName:work@vscale_csr_file.htif_pcr_req_data
      |vpiActual:
      \_LogicTypespec: , line:31:30, endln:31:51
  |vpiPort:
  \_Port: (htif_pcr_resp_valid), line:32:38, endln:32:57
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:htif_pcr_resp_valid
    |vpiDirection:2
  |vpiPort:
  \_Port: (htif_pcr_resp_ready), line:33:37, endln:33:56
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:htif_pcr_resp_ready
    |vpiDirection:1
  |vpiPort:
  \_Port: (htif_pcr_resp_data), line:34:53, endln:34:71
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiName:htif_pcr_resp_data
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_csr_file.htif_pcr_resp_data), line:34:31, endln:34:52
      |vpiParent:
      \_Port: (htif_pcr_resp_data), line:34:53, endln:34:71
      |vpiFullName:work@vscale_csr_file.htif_pcr_resp_data
      |vpiActual:
      \_LogicTypespec: , line:31:30, endln:31:51
  |vpiProcess:
  \_Always: , line:107:4, endln:118:7
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiStmt:
    \_EventControl: , line:107:11, endln:107:15
      |vpiParent:
      \_Always: , line:107:4, endln:118:7
      |vpiStmt:
      \_Begin: (work@vscale_csr_file), line:107:16, endln:118:7
        |vpiParent:
        \_EventControl: , line:107:11, endln:107:15
        |vpiFullName:work@vscale_csr_file
        |vpiStmt:
        \_Assignment: , line:108:7, endln:108:29
          |vpiParent:
          \_Begin: (work@vscale_csr_file), line:107:16, endln:118:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_RefObj: (work@vscale_csr_file.wdata), line:108:24, endln:108:29
            |vpiParent:
            \_Assignment: , line:108:7, endln:108:29
            |vpiName:wdata
            |vpiFullName:work@vscale_csr_file.wdata
            |vpiActual:
            \_Net: (work@vscale_csr_file.wdata), line:12:50, endln:12:55
          |vpiLhs:
          \_RefObj: (work@vscale_csr_file.wdata_internal), line:108:7, endln:108:21
            |vpiParent:
            \_Assignment: , line:108:7, endln:108:29
            |vpiName:wdata_internal
            |vpiFullName:work@vscale_csr_file.wdata_internal
            |vpiActual:
            \_Net: (work@vscale_csr_file.wdata_internal), line:83:53, endln:83:67
        |vpiStmt:
        \_IfElse: , line:109:7, endln:117:10
          |vpiParent:
          \_Begin: (work@vscale_csr_file), line:107:16, endln:118:7
          |vpiCondition:
          \_RefObj: (work@vscale_csr_file.host_wen), line:109:11, endln:109:19
            |vpiParent:
            \_IfElse: , line:109:7, endln:117:10
            |vpiName:host_wen
            |vpiFullName:work@vscale_csr_file.host_wen
            |vpiActual:
            \_Net: (work@vscale_csr_file.host_wen), line:77:53, endln:77:61
          |vpiStmt:
          \_Begin: (work@vscale_csr_file), line:109:21, endln:111:10
            |vpiParent:
            \_IfElse: , line:109:7, endln:117:10
            |vpiFullName:work@vscale_csr_file
            |vpiStmt:
            \_Assignment: , line:110:10, endln:110:44
              |vpiParent:
              \_Begin: (work@vscale_csr_file), line:109:21, endln:111:10
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_RefObj: (work@vscale_csr_file.htif_pcr_req_data), line:110:27, endln:110:44
                |vpiParent:
                \_Assignment: , line:110:10, endln:110:44
                |vpiName:htif_pcr_req_data
                |vpiFullName:work@vscale_csr_file.htif_pcr_req_data
                |vpiActual:
                \_Net: (work@vscale_csr_file.htif_pcr_req_data), line:31:53, endln:31:70
              |vpiLhs:
              \_RefObj: (work@vscale_csr_file.wdata_internal), line:110:10, endln:110:24
                |vpiParent:
                \_Assignment: , line:110:10, endln:110:44
                |vpiName:wdata_internal
                |vpiFullName:work@vscale_csr_file.wdata_internal
                |vpiActual:
                \_Net: (work@vscale_csr_file.wdata_internal), line:83:53, endln:83:67
          |vpiElseStmt:
          \_IfStmt: , line:111:16, endln:117:10
            |vpiParent:
            \_IfElse: , line:109:7, endln:117:10
            |vpiCondition:
            \_RefObj: (work@vscale_csr_file.system_wen), line:111:20, endln:111:30
              |vpiParent:
              \_IfStmt: , line:111:16, endln:117:10
              |vpiName:system_wen
              |vpiFullName:work@vscale_csr_file.system_wen
              |vpiActual:
              \_Net: (work@vscale_csr_file.system_wen), line:79:53, endln:79:63
            |vpiStmt:
            \_Begin: (work@vscale_csr_file), line:111:32, endln:117:10
              |vpiParent:
              \_IfStmt: , line:111:16, endln:117:10
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_CaseStmt: , line:112:10, endln:116:17
                |vpiParent:
                \_Begin: (work@vscale_csr_file), line:111:32, endln:117:10
                |vpiCaseType:1
                |vpiCondition:
                \_RefObj: (work@vscale_csr_file.cmd), line:112:16, endln:112:19
                  |vpiParent:
                  \_CaseStmt: , line:112:10, endln:116:17
                  |vpiName:cmd
                  |vpiFullName:work@vscale_csr_file.cmd
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.cmd), line:11:53, endln:11:56
                |vpiCaseItem:
                \_CaseItem: , line:113:12, endln:113:54
                  |vpiParent:
                  \_CaseStmt: , line:112:10, endln:116:17
                  |vpiExpr:
                  \_Constant: , line:39:23, endln:39:24
                    |vpiParent:
                    \_CaseItem: , line:113:12, endln:113:54
                    |vpiDecompile:6
                    |vpiSize:64
                    |UINT:6
                    |vpiConstType:9
                  |vpiStmt:
                  \_Assignment: , line:113:23, endln:113:53
                    |vpiParent:
                    \_CaseItem: , line:113:12, endln:113:54
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_Operation: , line:113:40, endln:113:53
                      |vpiParent:
                      \_Assignment: , line:113:23, endln:113:53
                      |vpiOpType:29
                      |vpiOperand:
                      \_RefObj: (work@vscale_csr_file.rdata), line:113:40, endln:113:45
                        |vpiParent:
                        \_Operation: , line:113:40, endln:113:53
                        |vpiName:rdata
                        |vpiFullName:work@vscale_csr_file.rdata
                        |vpiActual:
                        \_Net: (work@vscale_csr_file.rdata), line:15:53, endln:15:58
                      |vpiOperand:
                      \_RefObj: (work@vscale_csr_file.wdata), line:113:48, endln:113:53
                        |vpiParent:
                        \_Operation: , line:113:40, endln:113:53
                        |vpiName:wdata
                        |vpiFullName:work@vscale_csr_file.wdata
                        |vpiActual:
                        \_Net: (work@vscale_csr_file.wdata), line:12:50, endln:12:55
                    |vpiLhs:
                    \_RefObj: (work@vscale_csr_file.wdata_internal), line:113:23, endln:113:37
                      |vpiParent:
                      \_Assignment: , line:113:23, endln:113:53
                      |vpiName:wdata_internal
                      |vpiFullName:work@vscale_csr_file.wdata_internal
                      |vpiActual:
                      \_Net: (work@vscale_csr_file.wdata_internal), line:83:53, endln:83:67
                |vpiCaseItem:
                \_CaseItem: , line:114:12, endln:114:57
                  |vpiParent:
                  \_CaseStmt: , line:112:10, endln:116:17
                  |vpiExpr:
                  \_Constant: , line:40:23, endln:40:24
                    |vpiParent:
                    \_CaseItem: , line:114:12, endln:114:57
                    |vpiDecompile:7
                    |vpiSize:64
                    |UINT:7
                    |vpiConstType:9
                  |vpiStmt:
                  \_Assignment: , line:114:25, endln:114:56
                    |vpiParent:
                    \_CaseItem: , line:114:12, endln:114:57
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_Operation: , line:114:42, endln:114:56
                      |vpiParent:
                      \_Assignment: , line:114:25, endln:114:56
                      |vpiOpType:28
                      |vpiOperand:
                      \_RefObj: (work@vscale_csr_file.rdata), line:114:42, endln:114:47
                        |vpiParent:
                        \_Operation: , line:114:42, endln:114:56
                        |vpiName:rdata
                        |vpiFullName:work@vscale_csr_file.rdata
                        |vpiActual:
                        \_Net: (work@vscale_csr_file.rdata), line:15:53, endln:15:58
                      |vpiOperand:
                      \_Operation: , line:114:50, endln:114:56
                        |vpiParent:
                        \_Operation: , line:114:42, endln:114:56
                        |vpiOpType:4
                        |vpiOperand:
                        \_RefObj: (work@vscale_csr_file.wdata), line:114:51, endln:114:56
                          |vpiParent:
                          \_Operation: , line:114:50, endln:114:56
                          |vpiName:wdata
                          |vpiFullName:work@vscale_csr_file.wdata
                          |vpiActual:
                          \_Net: (work@vscale_csr_file.wdata), line:12:50, endln:12:55
                    |vpiLhs:
                    \_RefObj: (work@vscale_csr_file.wdata_internal), line:114:25, endln:114:39
                      |vpiParent:
                      \_Assignment: , line:114:25, endln:114:56
                      |vpiName:wdata_internal
                      |vpiFullName:work@vscale_csr_file.wdata_internal
                      |vpiActual:
                      \_Net: (work@vscale_csr_file.wdata_internal), line:83:53, endln:83:67
                |vpiCaseItem:
                \_CaseItem: , line:115:12, endln:115:45
                  |vpiParent:
                  \_CaseStmt: , line:112:10, endln:116:17
                  |vpiStmt:
                  \_Assignment: , line:115:22, endln:115:44
                    |vpiParent:
                    \_CaseItem: , line:115:12, endln:115:45
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_RefObj: (work@vscale_csr_file.wdata), line:115:39, endln:115:44
                      |vpiParent:
                      \_Assignment: , line:115:22, endln:115:44
                      |vpiName:wdata
                      |vpiFullName:work@vscale_csr_file.wdata
                      |vpiActual:
                      \_Net: (work@vscale_csr_file.wdata), line:12:50, endln:12:55
                    |vpiLhs:
                    \_RefObj: (work@vscale_csr_file.wdata_internal), line:115:22, endln:115:36
                      |vpiParent:
                      \_Assignment: , line:115:22, endln:115:44
                      |vpiName:wdata_internal
                      |vpiFullName:work@vscale_csr_file.wdata_internal
                      |vpiActual:
                      \_Net: (work@vscale_csr_file.wdata_internal), line:83:53, endln:83:67
    |vpiAlwaysType:1
  |vpiProcess:
  \_Always: , line:124:4, endln:131:7
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiStmt:
    \_EventControl: , line:124:11, endln:124:15
      |vpiParent:
      \_Always: , line:124:4, endln:131:7
      |vpiStmt:
      \_Begin: (work@vscale_csr_file), line:124:16, endln:131:7
        |vpiParent:
        \_EventControl: , line:124:11, endln:124:15
        |vpiFullName:work@vscale_csr_file
        |vpiStmt:
        \_Assignment: , line:125:7, endln:125:36
          |vpiParent:
          \_Begin: (work@vscale_csr_file), line:124:16, endln:131:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_Constant: , line:57:24, endln:57:25
            |vpiParent:
            \_Assignment: , line:125:7, endln:125:36
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiLhs:
          \_RefObj: (work@vscale_csr_file.interrupt_code), line:125:7, endln:125:21
            |vpiParent:
            \_Assignment: , line:125:7, endln:125:36
            |vpiName:interrupt_code
            |vpiFullName:work@vscale_csr_file.interrupt_code
            |vpiActual:
            \_Net: (work@vscale_csr_file.interrupt_code), line:86:53, endln:86:67
        |vpiStmt:
        \_CaseStmt: , line:126:7, endln:130:14
          |vpiParent:
          \_Begin: (work@vscale_csr_file), line:124:16, endln:131:7
          |vpiCaseType:1
          |vpiCondition:
          \_RefObj: (work@vscale_csr_file.prv), line:126:13, endln:126:16
            |vpiParent:
            \_CaseStmt: , line:126:7, endln:130:14
            |vpiName:prv
            |vpiFullName:work@vscale_csr_file.prv
            |vpiActual:
            \_Net: (work@vscale_csr_file.prv), line:13:53, endln:13:56
          |vpiCaseItem:
          \_CaseItem: , line:127:9, endln:127:69
            |vpiParent:
            \_CaseStmt: , line:126:7, endln:130:14
            |vpiExpr:
            \_Constant: , line:60:23, endln:60:24
              |vpiParent:
              \_CaseItem: , line:127:9, endln:127:69
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
            |vpiStmt:
            \_Assignment: , line:127:18, endln:127:68
              |vpiParent:
              \_CaseItem: , line:127:9, endln:127:69
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_Operation: , line:127:36, endln:127:68
                |vpiParent:
                \_Assignment: , line:127:18, endln:127:68
                |vpiOpType:27
                |vpiOperand:
                \_Operation: , line:127:37, endln:127:53
                  |vpiParent:
                  \_Operation: , line:127:36, endln:127:68
                  |vpiOpType:26
                  |vpiOperand:
                  \_RefObj: (work@vscale_csr_file.ie), line:127:37, endln:127:39
                    |vpiParent:
                    \_Operation: , line:127:37, endln:127:53
                    |vpiName:ie
                    |vpiFullName:work@vscale_csr_file.ie
                    |vpiActual:
                    \_Net: (work@vscale_csr_file.ie), line:62:53, endln:62:55
                  |vpiOperand:
                  \_RefObj: (work@vscale_csr_file.uinterrupt), line:127:43, endln:127:53
                    |vpiParent:
                    \_Operation: , line:127:37, endln:127:53
                    |vpiName:uinterrupt
                    |vpiFullName:work@vscale_csr_file.uinterrupt
                    |vpiActual:
                    \_Net: (work@vscale_csr_file.uinterrupt), line:84:53, endln:84:63
                |vpiOperand:
                \_RefObj: (work@vscale_csr_file.minterrupt), line:127:58, endln:127:68
                  |vpiParent:
                  \_Operation: , line:127:36, endln:127:68
                  |vpiName:minterrupt
                  |vpiFullName:work@vscale_csr_file.minterrupt
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.minterrupt), line:85:53, endln:85:63
              |vpiLhs:
              \_RefObj: (work@vscale_csr_file.interrupt_taken), line:127:18, endln:127:33
                |vpiParent:
                \_Assignment: , line:127:18, endln:127:68
                |vpiName:interrupt_taken
                |vpiFullName:work@vscale_csr_file.interrupt_taken
                |vpiActual:
                \_Net: (work@vscale_csr_file.interrupt_taken), line:25:27, endln:25:42
          |vpiCaseItem:
          \_CaseItem: , line:128:9, endln:128:55
            |vpiParent:
            \_CaseStmt: , line:126:7, endln:130:14
            |vpiExpr:
            \_Constant: , line:63:23, endln:63:24
              |vpiParent:
              \_CaseItem: , line:128:9, endln:128:55
              |vpiDecompile:3
              |vpiSize:64
              |UINT:3
              |vpiConstType:9
            |vpiStmt:
            \_Assignment: , line:128:18, endln:128:54
              |vpiParent:
              \_CaseItem: , line:128:9, endln:128:55
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_Operation: , line:128:37, endln:128:53
                |vpiParent:
                \_Assignment: , line:128:18, endln:128:54
                |vpiOpType:26
                |vpiOperand:
                \_RefObj: (work@vscale_csr_file.ie), line:128:37, endln:128:39
                  |vpiParent:
                  \_Operation: , line:128:37, endln:128:53
                  |vpiName:ie
                  |vpiFullName:work@vscale_csr_file.ie
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.ie), line:62:53, endln:62:55
                |vpiOperand:
                \_RefObj: (work@vscale_csr_file.minterrupt), line:128:43, endln:128:53
                  |vpiParent:
                  \_Operation: , line:128:37, endln:128:53
                  |vpiName:minterrupt
                  |vpiFullName:work@vscale_csr_file.minterrupt
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.minterrupt), line:85:53, endln:85:63
              |vpiLhs:
              \_RefObj: (work@vscale_csr_file.interrupt_taken), line:128:18, endln:128:33
                |vpiParent:
                \_Assignment: , line:128:18, endln:128:54
                |vpiName:interrupt_taken
                |vpiFullName:work@vscale_csr_file.interrupt_taken
                |vpiActual:
                \_Net: (work@vscale_csr_file.interrupt_taken), line:25:27, endln:25:42
          |vpiCaseItem:
          \_CaseItem: , line:129:9, endln:129:42
            |vpiParent:
            \_CaseStmt: , line:126:7, endln:130:14
            |vpiStmt:
            \_Assignment: , line:129:19, endln:129:41
              |vpiParent:
              \_CaseItem: , line:129:9, endln:129:42
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_Constant: , line:129:37, endln:129:41
                |vpiParent:
                \_Assignment: , line:129:19, endln:129:41
                |vpiDecompile:1'b1
                |vpiSize:1
                |BIN:1
                |vpiConstType:3
              |vpiLhs:
              \_RefObj: (work@vscale_csr_file.interrupt_taken), line:129:19, endln:129:34
                |vpiParent:
                \_Assignment: , line:129:19, endln:129:41
                |vpiName:interrupt_taken
                |vpiFullName:work@vscale_csr_file.interrupt_taken
                |vpiActual:
                \_Net: (work@vscale_csr_file.interrupt_taken), line:25:27, endln:25:42
    |vpiAlwaysType:1
  |vpiProcess:
  \_Always: , line:133:4, endln:140:7
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiStmt:
    \_EventControl: , line:133:11, endln:133:25
      |vpiParent:
      \_Always: , line:133:4, endln:140:7
      |vpiCondition:
      \_Operation: , line:133:13, endln:133:24
        |vpiParent:
        \_EventControl: , line:133:11, endln:133:25
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@vscale_csr_file.clk), line:133:21, endln:133:24
          |vpiParent:
          \_Operation: , line:133:13, endln:133:24
          |vpiName:clk
          |vpiFullName:work@vscale_csr_file.clk
          |vpiActual:
          \_Net: (work@vscale_csr_file.clk), line:7:37, endln:7:40
      |vpiStmt:
      \_Begin: (work@vscale_csr_file), line:133:26, endln:140:7
        |vpiParent:
        \_EventControl: , line:133:11, endln:133:25
        |vpiFullName:work@vscale_csr_file
        |vpiStmt:
        \_IfElse: , line:134:7, endln:137:39
          |vpiParent:
          \_Begin: (work@vscale_csr_file), line:133:26, endln:140:7
          |vpiCondition:
          \_RefObj: (work@vscale_csr_file.htif_reset), line:134:11, endln:134:21
            |vpiParent:
            \_IfElse: , line:134:7, endln:137:39
            |vpiName:htif_reset
            |vpiFullName:work@vscale_csr_file.htif_reset
            |vpiActual:
            \_Net: (work@vscale_csr_file.htif_reset), line:26:37, endln:26:47
          |vpiStmt:
          \_Assignment: , line:135:9, endln:135:38
            |vpiParent:
            \_IfElse: , line:134:7, endln:137:39
            |vpiOpType:82
            |vpiRhs:
            \_RefObj: (work@vscale_csr_file.HTIF_STATE_IDLE), line:135:23, endln:135:38
              |vpiParent:
              \_Assignment: , line:135:9, endln:135:38
              |vpiName:HTIF_STATE_IDLE
              |vpiFullName:work@vscale_csr_file.HTIF_STATE_IDLE
              |vpiActual:
              \_Parameter: (work@vscale_csr_file.HTIF_STATE_IDLE), line:37:15, endln:37:34
            |vpiLhs:
            \_RefObj: (work@vscale_csr_file.htif_state), line:135:9, endln:135:19
              |vpiParent:
              \_Assignment: , line:135:9, endln:135:38
              |vpiName:htif_state
              |vpiFullName:work@vscale_csr_file.htif_state
              |vpiActual:
              \_Net: (work@vscale_csr_file.htif_state), line:42:53, endln:42:63
          |vpiElseStmt:
          \_Assignment: , line:137:9, endln:137:38
            |vpiParent:
            \_IfElse: , line:134:7, endln:137:39
            |vpiOpType:82
            |vpiRhs:
            \_RefObj: (work@vscale_csr_file.next_htif_state), line:137:23, endln:137:38
              |vpiParent:
              \_Assignment: , line:137:9, endln:137:38
              |vpiName:next_htif_state
              |vpiFullName:work@vscale_csr_file.next_htif_state
              |vpiActual:
              \_Net: (work@vscale_csr_file.next_htif_state), line:44:53, endln:44:68
            |vpiLhs:
            \_RefObj: (work@vscale_csr_file.htif_state), line:137:9, endln:137:19
              |vpiParent:
              \_Assignment: , line:137:9, endln:137:38
              |vpiName:htif_state
              |vpiFullName:work@vscale_csr_file.htif_state
              |vpiActual:
              \_Net: (work@vscale_csr_file.htif_state), line:42:53, endln:42:63
        |vpiStmt:
        \_IfStmt: , line:138:7, endln:139:38
          |vpiParent:
          \_Begin: (work@vscale_csr_file), line:133:26, endln:140:7
          |vpiCondition:
          \_RefObj: (work@vscale_csr_file.htif_fire), line:138:11, endln:138:20
            |vpiParent:
            \_IfStmt: , line:138:7, endln:139:38
            |vpiName:htif_fire
            |vpiFullName:work@vscale_csr_file.htif_fire
            |vpiActual:
            \_Net: (work@vscale_csr_file.htif_fire), line:43:53, endln:43:62
          |vpiStmt:
          \_Assignment: , line:139:9, endln:139:37
            |vpiParent:
            \_IfStmt: , line:138:7, endln:139:38
            |vpiOpType:82
            |vpiRhs:
            \_RefObj: (work@vscale_csr_file.htif_rdata), line:139:27, endln:139:37
              |vpiParent:
              \_Assignment: , line:139:9, endln:139:37
              |vpiName:htif_rdata
              |vpiFullName:work@vscale_csr_file.htif_rdata
              |vpiActual:
              \_Net: (work@vscale_csr_file.htif_rdata), line:40:53, endln:40:63
            |vpiLhs:
            \_RefObj: (work@vscale_csr_file.htif_resp_data), line:139:9, endln:139:23
              |vpiParent:
              \_Assignment: , line:139:9, endln:139:37
              |vpiName:htif_resp_data
              |vpiFullName:work@vscale_csr_file.htif_resp_data
              |vpiActual:
              \_Net: (work@vscale_csr_file.htif_resp_data), line:41:53, endln:41:67
    |vpiAlwaysType:1
  |vpiProcess:
  \_Always: , line:142:4, endln:158:7
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiStmt:
    \_EventControl: , line:142:11, endln:142:15
      |vpiParent:
      \_Always: , line:142:4, endln:158:7
      |vpiStmt:
      \_Begin: (work@vscale_csr_file), line:142:16, endln:158:7
        |vpiParent:
        \_EventControl: , line:142:11, endln:142:15
        |vpiFullName:work@vscale_csr_file
        |vpiStmt:
        \_Assignment: , line:143:7, endln:143:23
          |vpiParent:
          \_Begin: (work@vscale_csr_file), line:142:16, endln:158:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_Constant: , line:143:19, endln:143:23
            |vpiParent:
            \_Assignment: , line:143:7, endln:143:23
            |vpiDecompile:1'b0
            |vpiSize:1
            |BIN:0
            |vpiConstType:3
          |vpiLhs:
          \_RefObj: (work@vscale_csr_file.htif_fire), line:143:7, endln:143:16
            |vpiParent:
            \_Assignment: , line:143:7, endln:143:23
            |vpiName:htif_fire
            |vpiFullName:work@vscale_csr_file.htif_fire
            |vpiActual:
            \_Net: (work@vscale_csr_file.htif_fire), line:43:53, endln:43:62
        |vpiStmt:
        \_Assignment: , line:144:7, endln:144:35
          |vpiParent:
          \_Begin: (work@vscale_csr_file), line:142:16, endln:158:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_RefObj: (work@vscale_csr_file.htif_state), line:144:25, endln:144:35
            |vpiParent:
            \_Assignment: , line:144:7, endln:144:35
            |vpiName:htif_state
            |vpiFullName:work@vscale_csr_file.htif_state
            |vpiActual:
            \_Net: (work@vscale_csr_file.htif_state), line:42:53, endln:42:63
          |vpiLhs:
          \_RefObj: (work@vscale_csr_file.next_htif_state), line:144:7, endln:144:22
            |vpiParent:
            \_Assignment: , line:144:7, endln:144:35
            |vpiName:next_htif_state
            |vpiFullName:work@vscale_csr_file.next_htif_state
            |vpiActual:
            \_Net: (work@vscale_csr_file.next_htif_state), line:44:53, endln:44:68
        |vpiStmt:
        \_CaseStmt: , line:145:7, endln:157:14
          |vpiParent:
          \_Begin: (work@vscale_csr_file), line:142:16, endln:158:7
          |vpiCaseType:1
          |vpiCondition:
          \_RefObj: (work@vscale_csr_file.htif_state), line:145:13, endln:145:23
            |vpiParent:
            \_CaseStmt: , line:145:7, endln:157:14
            |vpiName:htif_state
            |vpiFullName:work@vscale_csr_file.htif_state
            |vpiActual:
            \_Net: (work@vscale_csr_file.htif_state), line:42:53, endln:42:63
          |vpiCaseItem:
          \_CaseItem: , line:146:9, endln:151:12
            |vpiParent:
            \_CaseStmt: , line:145:7, endln:157:14
            |vpiExpr:
            \_RefObj: (work@vscale_csr_file.HTIF_STATE_IDLE), line:146:9, endln:146:24
              |vpiParent:
              \_CaseItem: , line:146:9, endln:151:12
              |vpiName:HTIF_STATE_IDLE
              |vpiFullName:work@vscale_csr_file.HTIF_STATE_IDLE
              |vpiActual:
              \_Parameter: (work@vscale_csr_file.HTIF_STATE_IDLE), line:37:15, endln:37:34
            |vpiStmt:
            \_Begin: (work@vscale_csr_file), line:146:27, endln:151:12
              |vpiParent:
              \_CaseItem: , line:146:9, endln:151:12
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_IfStmt: , line:147:12, endln:150:15
                |vpiParent:
                \_Begin: (work@vscale_csr_file), line:146:27, endln:151:12
                |vpiCondition:
                \_RefObj: (work@vscale_csr_file.htif_pcr_req_valid), line:147:16, endln:147:34
                  |vpiParent:
                  \_IfStmt: , line:147:12, endln:150:15
                  |vpiName:htif_pcr_req_valid
                  |vpiFullName:work@vscale_csr_file.htif_pcr_req_valid
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.htif_pcr_req_valid), line:27:37, endln:27:55
                |vpiStmt:
                \_Begin: (work@vscale_csr_file), line:147:36, endln:150:15
                  |vpiParent:
                  \_IfStmt: , line:147:12, endln:150:15
                  |vpiFullName:work@vscale_csr_file
                  |vpiStmt:
                  \_Assignment: , line:148:15, endln:148:31
                    |vpiParent:
                    \_Begin: (work@vscale_csr_file), line:147:36, endln:150:15
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_Constant: , line:148:27, endln:148:31
                      |vpiParent:
                      \_Assignment: , line:148:15, endln:148:31
                      |vpiDecompile:1'b1
                      |vpiSize:1
                      |BIN:1
                      |vpiConstType:3
                    |vpiLhs:
                    \_RefObj: (work@vscale_csr_file.htif_fire), line:148:15, endln:148:24
                      |vpiParent:
                      \_Assignment: , line:148:15, endln:148:31
                      |vpiName:htif_fire
                      |vpiFullName:work@vscale_csr_file.htif_fire
                      |vpiActual:
                      \_Net: (work@vscale_csr_file.htif_fire), line:43:53, endln:43:62
                  |vpiStmt:
                  \_Assignment: , line:149:15, endln:149:48
                    |vpiParent:
                    \_Begin: (work@vscale_csr_file), line:147:36, endln:150:15
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_RefObj: (work@vscale_csr_file.HTIF_STATE_WAIT), line:149:33, endln:149:48
                      |vpiParent:
                      \_Assignment: , line:149:15, endln:149:48
                      |vpiName:HTIF_STATE_WAIT
                      |vpiFullName:work@vscale_csr_file.HTIF_STATE_WAIT
                      |vpiActual:
                      \_Parameter: (work@vscale_csr_file.HTIF_STATE_WAIT), line:38:15, endln:38:34
                    |vpiLhs:
                    \_RefObj: (work@vscale_csr_file.next_htif_state), line:149:15, endln:149:30
                      |vpiParent:
                      \_Assignment: , line:149:15, endln:149:48
                      |vpiName:next_htif_state
                      |vpiFullName:work@vscale_csr_file.next_htif_state
                      |vpiActual:
                      \_Net: (work@vscale_csr_file.next_htif_state), line:44:53, endln:44:68
          |vpiCaseItem:
          \_CaseItem: , line:152:9, endln:156:12
            |vpiParent:
            \_CaseStmt: , line:145:7, endln:157:14
            |vpiExpr:
            \_RefObj: (work@vscale_csr_file.HTIF_STATE_WAIT), line:152:9, endln:152:24
              |vpiParent:
              \_CaseItem: , line:152:9, endln:156:12
              |vpiName:HTIF_STATE_WAIT
              |vpiFullName:work@vscale_csr_file.HTIF_STATE_WAIT
              |vpiActual:
              \_Parameter: (work@vscale_csr_file.HTIF_STATE_WAIT), line:38:15, endln:38:34
            |vpiStmt:
            \_Begin: (work@vscale_csr_file), line:152:27, endln:156:12
              |vpiParent:
              \_CaseItem: , line:152:9, endln:156:12
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_IfStmt: , line:153:12, endln:155:15
                |vpiParent:
                \_Begin: (work@vscale_csr_file), line:152:27, endln:156:12
                |vpiCondition:
                \_RefObj: (work@vscale_csr_file.htif_pcr_resp_ready), line:153:16, endln:153:35
                  |vpiParent:
                  \_IfStmt: , line:153:12, endln:155:15
                  |vpiName:htif_pcr_resp_ready
                  |vpiFullName:work@vscale_csr_file.htif_pcr_resp_ready
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.htif_pcr_resp_ready), line:33:37, endln:33:56
                |vpiStmt:
                \_Begin: (work@vscale_csr_file), line:153:37, endln:155:15
                  |vpiParent:
                  \_IfStmt: , line:153:12, endln:155:15
                  |vpiFullName:work@vscale_csr_file
                  |vpiStmt:
                  \_Assignment: , line:154:15, endln:154:48
                    |vpiParent:
                    \_Begin: (work@vscale_csr_file), line:153:37, endln:155:15
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_RefObj: (work@vscale_csr_file.HTIF_STATE_IDLE), line:154:33, endln:154:48
                      |vpiParent:
                      \_Assignment: , line:154:15, endln:154:48
                      |vpiName:HTIF_STATE_IDLE
                      |vpiFullName:work@vscale_csr_file.HTIF_STATE_IDLE
                      |vpiActual:
                      \_Parameter: (work@vscale_csr_file.HTIF_STATE_IDLE), line:37:15, endln:37:34
                    |vpiLhs:
                    \_RefObj: (work@vscale_csr_file.next_htif_state), line:154:15, endln:154:30
                      |vpiParent:
                      \_Assignment: , line:154:15, endln:154:48
                      |vpiName:next_htif_state
                      |vpiFullName:work@vscale_csr_file.next_htif_state
                      |vpiActual:
                      \_Net: (work@vscale_csr_file.next_htif_state), line:44:53, endln:44:68
    |vpiAlwaysType:1
  |vpiProcess:
  \_Always: , line:168:4, endln:179:7
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiStmt:
    \_EventControl: , line:168:11, endln:168:25
      |vpiParent:
      \_Always: , line:168:4, endln:179:7
      |vpiCondition:
      \_Operation: , line:168:13, endln:168:24
        |vpiParent:
        \_EventControl: , line:168:11, endln:168:25
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@vscale_csr_file.clk), line:168:21, endln:168:24
          |vpiParent:
          \_Operation: , line:168:13, endln:168:24
          |vpiName:clk
          |vpiFullName:work@vscale_csr_file.clk
          |vpiActual:
          \_Net: (work@vscale_csr_file.clk), line:7:37, endln:7:40
      |vpiStmt:
      \_Begin: (work@vscale_csr_file), line:168:26, endln:179:7
        |vpiParent:
        \_EventControl: , line:168:11, endln:168:25
        |vpiFullName:work@vscale_csr_file
        |vpiStmt:
        \_IfElse: , line:169:7, endln:178:10
          |vpiParent:
          \_Begin: (work@vscale_csr_file), line:168:26, endln:179:7
          |vpiCondition:
          \_RefObj: (work@vscale_csr_file.reset), line:169:11, endln:169:16
            |vpiParent:
            \_IfElse: , line:169:7, endln:178:10
            |vpiName:reset
            |vpiFullName:work@vscale_csr_file.reset
            |vpiActual:
            \_Net: (work@vscale_csr_file.reset), line:9:37, endln:9:42
          |vpiStmt:
          \_Begin: (work@vscale_csr_file), line:169:18, endln:171:10
            |vpiParent:
            \_IfElse: , line:169:7, endln:178:10
            |vpiFullName:work@vscale_csr_file
            |vpiStmt:
            \_Assignment: , line:170:10, endln:170:33
              |vpiParent:
              \_Begin: (work@vscale_csr_file), line:169:18, endln:171:10
              |vpiOpType:82
              |vpiRhs:
              \_Constant: , line:170:24, endln:170:33
                |vpiParent:
                \_Assignment: , line:170:10, endln:170:33
                |vpiDecompile:6'b000110
                |vpiSize:6
                |BIN:000110
                |vpiConstType:3
              |vpiLhs:
              \_RefObj: (work@vscale_csr_file.priv_stack), line:170:10, endln:170:20
                |vpiParent:
                \_Assignment: , line:170:10, endln:170:33
                |vpiName:priv_stack
                |vpiFullName:work@vscale_csr_file.priv_stack
                |vpiActual:
                \_Net: (work@vscale_csr_file.priv_stack), line:49:53, endln:49:63
          |vpiElseStmt:
          \_IfElse: , line:171:16, endln:178:10
            |vpiParent:
            \_IfElse: , line:169:7, endln:178:10
            |vpiCondition:
            \_Operation: , line:171:20, endln:171:61
              |vpiParent:
              \_IfElse: , line:171:16, endln:178:10
              |vpiOpType:26
              |vpiOperand:
              \_RefObj: (work@vscale_csr_file.wen_internal), line:171:20, endln:171:32
                |vpiParent:
                \_Operation: , line:171:20, endln:171:61
                |vpiName:wen_internal
                |vpiFullName:work@vscale_csr_file.wen_internal
                |vpiActual:
                \_Net: (work@vscale_csr_file.wen_internal), line:80:53, endln:80:65
              |vpiOperand:
              \_Operation: , line:171:36, endln:171:61
                |vpiParent:
                \_Operation: , line:171:20, endln:171:61
                |vpiOpType:14
                |vpiOperand:
                \_RefObj: (work@vscale_csr_file.addr), line:171:36, endln:171:40
                  |vpiParent:
                  \_Operation: , line:171:36, endln:171:61
                  |vpiName:addr
                  |vpiFullName:work@vscale_csr_file.addr
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.addr), line:10:53, endln:10:57
                |vpiOperand:
                \_Constant: , line:13:28, endln:13:35
                  |vpiParent:
                  \_Operation: , line:171:36, endln:171:61
                  |vpiDecompile:12'h300
                  |vpiSize:12
                  |HEX:300
                  |vpiConstType:5
            |vpiStmt:
            \_Begin: (work@vscale_csr_file), line:171:63, endln:173:10
              |vpiParent:
              \_IfElse: , line:171:16, endln:178:10
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_Assignment: , line:172:10, endln:172:43
                |vpiParent:
                \_Begin: (work@vscale_csr_file), line:171:63, endln:173:10
                |vpiOpType:82
                |vpiRhs:
                \_PartSelect: wdata_internal (work@vscale_csr_file.wdata_internal), line:172:24, endln:172:43
                  |vpiParent:
                  \_Assignment: , line:172:10, endln:172:43
                  |vpiName:wdata_internal
                  |vpiFullName:work@vscale_csr_file.wdata_internal
                  |vpiDefName:wdata_internal
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.wdata_internal), line:83:53, endln:83:67
                  |vpiConstantSelect:1
                  |vpiLeftRange:
                  \_Constant: , line:172:39, endln:172:40
                    |vpiParent:
                    \_PartSelect: wdata_internal (work@vscale_csr_file.wdata_internal), line:172:24, endln:172:43
                    |vpiDecompile:5
                    |vpiSize:64
                    |UINT:5
                    |vpiConstType:9
                  |vpiRightRange:
                  \_Constant: , line:172:41, endln:172:42
                    |vpiParent:
                    \_PartSelect: wdata_internal (work@vscale_csr_file.wdata_internal), line:172:24, endln:172:43
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
                |vpiLhs:
                \_RefObj: (work@vscale_csr_file.priv_stack), line:172:10, endln:172:20
                  |vpiParent:
                  \_Assignment: , line:172:10, endln:172:43
                  |vpiName:priv_stack
                  |vpiFullName:work@vscale_csr_file.priv_stack
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.priv_stack), line:49:53, endln:49:63
            |vpiElseStmt:
            \_IfElse: , line:173:16, endln:178:10
              |vpiParent:
              \_IfElse: , line:171:16, endln:178:10
              |vpiCondition:
              \_RefObj: (work@vscale_csr_file.exception), line:173:20, endln:173:29
                |vpiParent:
                \_IfElse: , line:173:16, endln:178:10
                |vpiName:exception
                |vpiFullName:work@vscale_csr_file.exception
                |vpiActual:
                \_Net: (work@vscale_csr_file.exception), line:17:37, endln:17:46
              |vpiStmt:
              \_Begin: (work@vscale_csr_file), line:173:31, endln:176:10
                |vpiParent:
                \_IfElse: , line:173:16, endln:178:10
                |vpiFullName:work@vscale_csr_file
                |vpiStmt:
                \_Assignment: , line:175:10, endln:175:52
                  |vpiParent:
                  \_Begin: (work@vscale_csr_file), line:173:31, endln:176:10
                  |vpiOpType:82
                  |vpiRhs:
                  \_Operation: , line:175:24, endln:175:52
                    |vpiParent:
                    \_Assignment: , line:175:10, endln:175:52
                    |vpiOpType:33
                    |vpiOperand:
                    \_PartSelect: priv_stack (work@vscale_csr_file.priv_stack), line:175:25, endln:175:40
                      |vpiParent:
                      \_Operation: , line:175:24, endln:175:52
                      |vpiName:priv_stack
                      |vpiFullName:work@vscale_csr_file.priv_stack
                      |vpiDefName:priv_stack
                      |vpiActual:
                      \_Net: (work@vscale_csr_file.priv_stack), line:49:53, endln:49:63
                      |vpiConstantSelect:1
                      |vpiLeftRange:
                      \_Constant: , line:175:36, endln:175:37
                        |vpiParent:
                        \_PartSelect: priv_stack (work@vscale_csr_file.priv_stack), line:175:25, endln:175:40
                        |vpiDecompile:2
                        |vpiSize:64
                        |UINT:2
                        |vpiConstType:9
                      |vpiRightRange:
                      \_Constant: , line:175:38, endln:175:39
                        |vpiParent:
                        \_PartSelect: priv_stack (work@vscale_csr_file.priv_stack), line:175:25, endln:175:40
                        |vpiDecompile:0
                        |vpiSize:64
                        |UINT:0
                        |vpiConstType:9
                    |vpiOperand:
                    \_Constant: , line:175:41, endln:175:46
                      |vpiParent:
                      \_Operation: , line:175:24, endln:175:52
                      |vpiDecompile:2'b11
                      |vpiSize:2
                      |BIN:11
                      |vpiConstType:3
                    |vpiOperand:
                    \_Constant: , line:175:47, endln:175:51
                      |vpiParent:
                      \_Operation: , line:175:24, endln:175:52
                      |vpiDecompile:1'b0
                      |vpiSize:1
                      |BIN:0
                      |vpiConstType:3
                  |vpiLhs:
                  \_RefObj: (work@vscale_csr_file.priv_stack), line:175:10, endln:175:20
                    |vpiParent:
                    \_Assignment: , line:175:10, endln:175:52
                    |vpiName:priv_stack
                    |vpiFullName:work@vscale_csr_file.priv_stack
                    |vpiActual:
                    \_Net: (work@vscale_csr_file.priv_stack), line:49:53, endln:49:63
              |vpiElseStmt:
              \_IfStmt: , line:176:16, endln:178:10
                |vpiParent:
                \_IfElse: , line:173:16, endln:178:10
                |vpiCondition:
                \_RefObj: (work@vscale_csr_file.eret), line:176:20, endln:176:24
                  |vpiParent:
                  \_IfStmt: , line:176:16, endln:178:10
                  |vpiName:eret
                  |vpiFullName:work@vscale_csr_file.eret
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.eret), line:19:37, endln:19:41
                |vpiStmt:
                \_Begin: (work@vscale_csr_file), line:176:26, endln:178:10
                  |vpiParent:
                  \_IfStmt: , line:176:16, endln:178:10
                  |vpiFullName:work@vscale_csr_file
                  |vpiStmt:
                  \_Assignment: , line:177:10, endln:177:52
                    |vpiParent:
                    \_Begin: (work@vscale_csr_file), line:176:26, endln:178:10
                    |vpiOpType:82
                    |vpiRhs:
                    \_Operation: , line:177:24, endln:177:52
                      |vpiParent:
                      \_Assignment: , line:177:10, endln:177:52
                      |vpiOpType:33
                      |vpiOperand:
                      \_Constant: , line:177:25, endln:177:30
                        |vpiParent:
                        \_Operation: , line:177:24, endln:177:52
                        |vpiDecompile:2'b00
                        |vpiSize:2
                        |BIN:00
                        |vpiConstType:3
                      |vpiOperand:
                      \_Constant: , line:177:31, endln:177:35
                        |vpiParent:
                        \_Operation: , line:177:24, endln:177:52
                        |vpiDecompile:1'b1
                        |vpiSize:1
                        |BIN:1
                        |vpiConstType:3
                      |vpiOperand:
                      \_PartSelect: priv_stack (work@vscale_csr_file.priv_stack), line:177:36, endln:177:51
                        |vpiParent:
                        \_Operation: , line:177:24, endln:177:52
                        |vpiName:priv_stack
                        |vpiFullName:work@vscale_csr_file.priv_stack
                        |vpiDefName:priv_stack
                        |vpiActual:
                        \_Net: (work@vscale_csr_file.priv_stack), line:49:53, endln:49:63
                        |vpiConstantSelect:1
                        |vpiLeftRange:
                        \_Constant: , line:177:47, endln:177:48
                          |vpiParent:
                          \_PartSelect: priv_stack (work@vscale_csr_file.priv_stack), line:177:36, endln:177:51
                          |vpiDecompile:5
                          |vpiSize:64
                          |UINT:5
                          |vpiConstType:9
                        |vpiRightRange:
                        \_Constant: , line:177:49, endln:177:50
                          |vpiParent:
                          \_PartSelect: priv_stack (work@vscale_csr_file.priv_stack), line:177:36, endln:177:51
                          |vpiDecompile:3
                          |vpiSize:64
                          |UINT:3
                          |vpiConstType:9
                    |vpiLhs:
                    \_RefObj: (work@vscale_csr_file.priv_stack), line:177:10, endln:177:20
                      |vpiParent:
                      \_Assignment: , line:177:10, endln:177:52
                      |vpiName:priv_stack
                      |vpiFullName:work@vscale_csr_file.priv_stack
                      |vpiActual:
                      \_Net: (work@vscale_csr_file.priv_stack), line:49:53, endln:49:63
    |vpiAlwaysType:1
  |vpiProcess:
  \_Always: , line:190:4, endln:204:7
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiStmt:
    \_EventControl: , line:190:11, endln:190:25
      |vpiParent:
      \_Always: , line:190:4, endln:204:7
      |vpiCondition:
      \_Operation: , line:190:13, endln:190:24
        |vpiParent:
        \_EventControl: , line:190:11, endln:190:25
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@vscale_csr_file.clk), line:190:21, endln:190:24
          |vpiParent:
          \_Operation: , line:190:13, endln:190:24
          |vpiName:clk
          |vpiFullName:work@vscale_csr_file.clk
          |vpiActual:
          \_Net: (work@vscale_csr_file.clk), line:7:37, endln:7:40
      |vpiStmt:
      \_Begin: (work@vscale_csr_file), line:190:26, endln:204:7
        |vpiParent:
        \_EventControl: , line:190:11, endln:190:25
        |vpiFullName:work@vscale_csr_file
        |vpiStmt:
        \_IfElse: , line:191:7, endln:203:10
          |vpiParent:
          \_Begin: (work@vscale_csr_file), line:190:26, endln:204:7
          |vpiCondition:
          \_RefObj: (work@vscale_csr_file.reset), line:191:11, endln:191:16
            |vpiParent:
            \_IfElse: , line:191:7, endln:203:10
            |vpiName:reset
            |vpiFullName:work@vscale_csr_file.reset
            |vpiActual:
            \_Net: (work@vscale_csr_file.reset), line:9:37, endln:9:42
          |vpiStmt:
          \_Begin: (work@vscale_csr_file), line:191:18, endln:194:10
            |vpiParent:
            \_IfElse: , line:191:7, endln:203:10
            |vpiFullName:work@vscale_csr_file
            |vpiStmt:
            \_Assignment: , line:192:10, endln:192:19
              |vpiParent:
              \_Begin: (work@vscale_csr_file), line:191:18, endln:194:10
              |vpiOpType:82
              |vpiRhs:
              \_Constant: , line:192:18, endln:192:19
                |vpiParent:
                \_Assignment: , line:192:10, endln:192:19
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_RefObj: (work@vscale_csr_file.mtip), line:192:10, endln:192:14
                |vpiParent:
                \_Assignment: , line:192:10, endln:192:19
                |vpiName:mtip
                |vpiFullName:work@vscale_csr_file.mtip
                |vpiActual:
                \_Net: (work@vscale_csr_file.mtip), line:52:53, endln:52:57
            |vpiStmt:
            \_Assignment: , line:193:10, endln:193:19
              |vpiParent:
              \_Begin: (work@vscale_csr_file), line:191:18, endln:194:10
              |vpiOpType:82
              |vpiRhs:
              \_Constant: , line:193:18, endln:193:19
                |vpiParent:
                \_Assignment: , line:193:10, endln:193:19
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_RefObj: (work@vscale_csr_file.msip), line:193:10, endln:193:14
                |vpiParent:
                \_Assignment: , line:193:10, endln:193:19
                |vpiName:msip
                |vpiFullName:work@vscale_csr_file.msip
                |vpiActual:
                \_Net: (work@vscale_csr_file.msip), line:53:53, endln:53:57
          |vpiElseStmt:
          \_Begin: (work@vscale_csr_file), line:194:16, endln:203:10
            |vpiParent:
            \_IfElse: , line:191:7, endln:203:10
            |vpiFullName:work@vscale_csr_file
            |vpiStmt:
            \_IfStmt: , line:195:10, endln:196:22
              |vpiParent:
              \_Begin: (work@vscale_csr_file), line:194:16, endln:203:10
              |vpiCondition:
              \_RefObj: (work@vscale_csr_file.mtimer_expired), line:195:14, endln:195:28
                |vpiParent:
                \_IfStmt: , line:195:10, endln:196:22
                |vpiName:mtimer_expired
                |vpiFullName:work@vscale_csr_file.mtimer_expired
                |vpiActual:
                \_Net: (work@vscale_csr_file.mtimer_expired), line:75:53, endln:75:67
              |vpiStmt:
              \_Assignment: , line:196:12, endln:196:21
                |vpiParent:
                \_IfStmt: , line:195:10, endln:196:22
                |vpiOpType:82
                |vpiRhs:
                \_Constant: , line:196:20, endln:196:21
                  |vpiParent:
                  \_Assignment: , line:196:12, endln:196:21
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
                |vpiLhs:
                \_RefObj: (work@vscale_csr_file.mtip), line:196:12, endln:196:16
                  |vpiParent:
                  \_Assignment: , line:196:12, endln:196:21
                  |vpiName:mtip
                  |vpiFullName:work@vscale_csr_file.mtip
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.mtip), line:52:53, endln:52:57
            |vpiStmt:
            \_IfStmt: , line:197:10, endln:198:22
              |vpiParent:
              \_Begin: (work@vscale_csr_file), line:194:16, endln:203:10
              |vpiCondition:
              \_Operation: , line:197:14, endln:197:56
                |vpiParent:
                \_IfStmt: , line:197:10, endln:198:22
                |vpiOpType:26
                |vpiOperand:
                \_RefObj: (work@vscale_csr_file.wen_internal), line:197:14, endln:197:26
                  |vpiParent:
                  \_Operation: , line:197:14, endln:197:56
                  |vpiName:wen_internal
                  |vpiFullName:work@vscale_csr_file.wen_internal
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.wen_internal), line:80:53, endln:80:65
                |vpiOperand:
                \_Operation: , line:197:30, endln:197:56
                  |vpiParent:
                  \_Operation: , line:197:14, endln:197:56
                  |vpiOpType:14
                  |vpiOperand:
                  \_RefObj: (work@vscale_csr_file.addr), line:197:30, endln:197:34
                    |vpiParent:
                    \_Operation: , line:197:30, endln:197:56
                    |vpiName:addr
                    |vpiFullName:work@vscale_csr_file.addr
                    |vpiActual:
                    \_Net: (work@vscale_csr_file.addr), line:10:53, endln:10:57
                  |vpiOperand:
                  \_Constant: , line:17:28, endln:17:35
                    |vpiParent:
                    \_Operation: , line:197:30, endln:197:56
                    |vpiDecompile:12'h321
                    |vpiSize:12
                    |HEX:321
                    |vpiConstType:5
              |vpiStmt:
              \_Assignment: , line:198:12, endln:198:21
                |vpiParent:
                \_IfStmt: , line:197:10, endln:198:22
                |vpiOpType:82
                |vpiRhs:
                \_Constant: , line:198:20, endln:198:21
                  |vpiParent:
                  \_Assignment: , line:198:12, endln:198:21
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiConstType:9
                |vpiLhs:
                \_RefObj: (work@vscale_csr_file.mtip), line:198:12, endln:198:16
                  |vpiParent:
                  \_Assignment: , line:198:12, endln:198:21
                  |vpiName:mtip
                  |vpiFullName:work@vscale_csr_file.mtip
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.mtip), line:52:53, endln:52:57
            |vpiStmt:
            \_IfStmt: , line:199:10, endln:202:13
              |vpiParent:
              \_Begin: (work@vscale_csr_file), line:194:16, endln:203:10
              |vpiCondition:
              \_Operation: , line:199:14, endln:199:51
                |vpiParent:
                \_IfStmt: , line:199:10, endln:202:13
                |vpiOpType:26
                |vpiOperand:
                \_RefObj: (work@vscale_csr_file.wen_internal), line:199:14, endln:199:26
                  |vpiParent:
                  \_Operation: , line:199:14, endln:199:51
                  |vpiName:wen_internal
                  |vpiFullName:work@vscale_csr_file.wen_internal
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.wen_internal), line:80:53, endln:80:65
                |vpiOperand:
                \_Operation: , line:199:30, endln:199:51
                  |vpiParent:
                  \_Operation: , line:199:14, endln:199:51
                  |vpiOpType:14
                  |vpiOperand:
                  \_RefObj: (work@vscale_csr_file.addr), line:199:30, endln:199:34
                    |vpiParent:
                    \_Operation: , line:199:30, endln:199:51
                    |vpiName:addr
                    |vpiFullName:work@vscale_csr_file.addr
                    |vpiActual:
                    \_Net: (work@vscale_csr_file.addr), line:10:53, endln:10:57
                  |vpiOperand:
                  \_Constant: , line:24:28, endln:24:35
                    |vpiParent:
                    \_Operation: , line:199:30, endln:199:51
                    |vpiDecompile:12'h344
                    |vpiSize:12
                    |HEX:344
                    |vpiConstType:5
              |vpiStmt:
              \_Begin: (work@vscale_csr_file), line:199:53, endln:202:13
                |vpiParent:
                \_IfStmt: , line:199:10, endln:202:13
                |vpiFullName:work@vscale_csr_file
                |vpiStmt:
                \_Assignment: , line:200:13, endln:200:38
                  |vpiParent:
                  \_Begin: (work@vscale_csr_file), line:199:53, endln:202:13
                  |vpiOpType:82
                  |vpiRhs:
                  \_BitSelect: (work@vscale_csr_file.wdata_internal), line:200:35, endln:200:38
                    |vpiParent:
                    \_Assignment: , line:200:13, endln:200:38
                    |vpiName:wdata_internal
                    |vpiFullName:work@vscale_csr_file.wdata_internal
                    |vpiActual:
                    \_Net: (work@vscale_csr_file.wdata_internal), line:83:53, endln:83:67
                    |vpiIndex:
                    \_Constant: , line:200:36, endln:200:37
                      |vpiParent:
                      \_BitSelect: (work@vscale_csr_file.wdata_internal), line:200:35, endln:200:38
                      |vpiDecompile:7
                      |vpiSize:64
                      |UINT:7
                      |vpiConstType:9
                  |vpiLhs:
                  \_RefObj: (work@vscale_csr_file.mtip), line:200:13, endln:200:17
                    |vpiParent:
                    \_Assignment: , line:200:13, endln:200:38
                    |vpiName:mtip
                    |vpiFullName:work@vscale_csr_file.mtip
                    |vpiActual:
                    \_Net: (work@vscale_csr_file.mtip), line:52:53, endln:52:57
                |vpiStmt:
                \_Assignment: , line:201:13, endln:201:38
                  |vpiParent:
                  \_Begin: (work@vscale_csr_file), line:199:53, endln:202:13
                  |vpiOpType:82
                  |vpiRhs:
                  \_BitSelect: (work@vscale_csr_file.wdata_internal), line:201:35, endln:201:38
                    |vpiParent:
                    \_Assignment: , line:201:13, endln:201:38
                    |vpiName:wdata_internal
                    |vpiFullName:work@vscale_csr_file.wdata_internal
                    |vpiActual:
                    \_Net: (work@vscale_csr_file.wdata_internal), line:83:53, endln:83:67
                    |vpiIndex:
                    \_Constant: , line:201:36, endln:201:37
                      |vpiParent:
                      \_BitSelect: (work@vscale_csr_file.wdata_internal), line:201:35, endln:201:38
                      |vpiDecompile:3
                      |vpiSize:64
                      |UINT:3
                      |vpiConstType:9
                  |vpiLhs:
                  \_RefObj: (work@vscale_csr_file.msip), line:201:13, endln:201:17
                    |vpiParent:
                    \_Assignment: , line:201:13, endln:201:38
                    |vpiName:msip
                    |vpiFullName:work@vscale_csr_file.msip
                    |vpiActual:
                    \_Net: (work@vscale_csr_file.msip), line:53:53, endln:53:57
    |vpiAlwaysType:1
  |vpiProcess:
  \_Always: , line:208:4, endln:214:7
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiStmt:
    \_EventControl: , line:208:11, endln:208:25
      |vpiParent:
      \_Always: , line:208:4, endln:214:7
      |vpiCondition:
      \_Operation: , line:208:13, endln:208:24
        |vpiParent:
        \_EventControl: , line:208:11, endln:208:25
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@vscale_csr_file.clk), line:208:21, endln:208:24
          |vpiParent:
          \_Operation: , line:208:13, endln:208:24
          |vpiName:clk
          |vpiFullName:work@vscale_csr_file.clk
          |vpiActual:
          \_Net: (work@vscale_csr_file.clk), line:7:37, endln:7:40
      |vpiStmt:
      \_Begin: (work@vscale_csr_file), line:208:26, endln:214:7
        |vpiParent:
        \_EventControl: , line:208:11, endln:208:25
        |vpiFullName:work@vscale_csr_file
        |vpiStmt:
        \_IfElse: , line:209:7, endln:213:10
          |vpiParent:
          \_Begin: (work@vscale_csr_file), line:208:26, endln:214:7
          |vpiCondition:
          \_RefObj: (work@vscale_csr_file.reset), line:209:11, endln:209:16
            |vpiParent:
            \_IfElse: , line:209:7, endln:213:10
            |vpiName:reset
            |vpiFullName:work@vscale_csr_file.reset
            |vpiActual:
            \_Net: (work@vscale_csr_file.reset), line:9:37, endln:9:42
          |vpiStmt:
          \_Begin: (work@vscale_csr_file), line:209:18, endln:211:10
            |vpiParent:
            \_IfElse: , line:209:7, endln:213:10
            |vpiFullName:work@vscale_csr_file
            |vpiStmt:
            \_Assignment: , line:210:10, endln:210:18
              |vpiParent:
              \_Begin: (work@vscale_csr_file), line:209:18, endln:211:10
              |vpiOpType:82
              |vpiRhs:
              \_Constant: , line:210:17, endln:210:18
                |vpiParent:
                \_Assignment: , line:210:10, endln:210:18
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_RefObj: (work@vscale_csr_file.mie), line:210:10, endln:210:13
                |vpiParent:
                \_Assignment: , line:210:10, endln:210:18
                |vpiName:mie
                |vpiFullName:work@vscale_csr_file.mie
                |vpiActual:
                \_Net: (work@vscale_csr_file.mie), line:51:31, endln:51:34
          |vpiElseStmt:
          \_IfStmt: , line:211:16, endln:213:10
            |vpiParent:
            \_IfElse: , line:209:7, endln:213:10
            |vpiCondition:
            \_Operation: , line:211:20, endln:211:57
              |vpiParent:
              \_IfStmt: , line:211:16, endln:213:10
              |vpiOpType:26
              |vpiOperand:
              \_RefObj: (work@vscale_csr_file.wen_internal), line:211:20, endln:211:32
                |vpiParent:
                \_Operation: , line:211:20, endln:211:57
                |vpiName:wen_internal
                |vpiFullName:work@vscale_csr_file.wen_internal
                |vpiActual:
                \_Net: (work@vscale_csr_file.wen_internal), line:80:53, endln:80:65
              |vpiOperand:
              \_Operation: , line:211:36, endln:211:57
                |vpiParent:
                \_Operation: , line:211:20, endln:211:57
                |vpiOpType:14
                |vpiOperand:
                \_RefObj: (work@vscale_csr_file.addr), line:211:36, endln:211:40
                  |vpiParent:
                  \_Operation: , line:211:36, endln:211:57
                  |vpiName:addr
                  |vpiFullName:work@vscale_csr_file.addr
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.addr), line:10:53, endln:10:57
                |vpiOperand:
                \_Constant: , line:16:28, endln:16:35
                  |vpiParent:
                  \_Operation: , line:211:36, endln:211:57
                  |vpiDecompile:12'h304
                  |vpiSize:12
                  |HEX:304
                  |vpiConstType:5
            |vpiStmt:
            \_Begin: (work@vscale_csr_file), line:211:59, endln:213:10
              |vpiParent:
              \_IfStmt: , line:211:16, endln:213:10
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_Assignment: , line:212:3, endln:212:24
                |vpiParent:
                \_Begin: (work@vscale_csr_file), line:211:59, endln:213:10
                |vpiOpType:82
                |vpiRhs:
                \_RefObj: (work@vscale_csr_file.wdata_internal), line:212:10, endln:212:24
                  |vpiParent:
                  \_Assignment: , line:212:3, endln:212:24
                  |vpiName:wdata_internal
                  |vpiFullName:work@vscale_csr_file.wdata_internal
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.wdata_internal), line:83:53, endln:83:67
                |vpiLhs:
                \_RefObj: (work@vscale_csr_file.mie), line:212:3, endln:212:6
                  |vpiParent:
                  \_Assignment: , line:212:3, endln:212:24
                  |vpiName:mie
                  |vpiFullName:work@vscale_csr_file.mie
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.mie), line:51:31, endln:51:34
    |vpiAlwaysType:1
  |vpiProcess:
  \_Always: , line:216:4, endln:223:7
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiStmt:
    \_EventControl: , line:216:11, endln:216:25
      |vpiParent:
      \_Always: , line:216:4, endln:223:7
      |vpiCondition:
      \_Operation: , line:216:13, endln:216:24
        |vpiParent:
        \_EventControl: , line:216:11, endln:216:25
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@vscale_csr_file.clk), line:216:21, endln:216:24
          |vpiParent:
          \_Operation: , line:216:13, endln:216:24
          |vpiName:clk
          |vpiFullName:work@vscale_csr_file.clk
          |vpiActual:
          \_Net: (work@vscale_csr_file.clk), line:7:37, endln:7:40
      |vpiStmt:
      \_Begin: (work@vscale_csr_file), line:216:26, endln:223:7
        |vpiParent:
        \_EventControl: , line:216:11, endln:216:25
        |vpiFullName:work@vscale_csr_file
        |vpiStmt:
        \_IfStmt: , line:217:7, endln:218:59
          |vpiParent:
          \_Begin: (work@vscale_csr_file), line:216:26, endln:223:7
          |vpiCondition:
          \_RefObj: (work@vscale_csr_file.interrupt_taken), line:217:11, endln:217:26
            |vpiParent:
            \_IfStmt: , line:217:7, endln:218:59
            |vpiName:interrupt_taken
            |vpiFullName:work@vscale_csr_file.interrupt_taken
            |vpiActual:
            \_Net: (work@vscale_csr_file.interrupt_taken), line:25:27, endln:25:42
          |vpiStmt:
          \_Assignment: , line:218:2, endln:218:58
            |vpiParent:
            \_IfStmt: , line:217:7, endln:218:59
            |vpiOpType:82
            |vpiRhs:
            \_Operation: , line:218:10, endln:218:58
              |vpiParent:
              \_Assignment: , line:218:2, endln:218:58
              |vpiOpType:24
              |vpiOperand:
              \_Operation: , line:218:11, endln:218:43
                |vpiParent:
                \_Operation: , line:218:10, endln:218:58
                |vpiOpType:28
                |vpiOperand:
                \_RefObj: (work@vscale_csr_file.exception_PC), line:218:11, endln:218:23
                  |vpiParent:
                  \_Operation: , line:218:11, endln:218:43
                  |vpiName:exception_PC
                  |vpiFullName:work@vscale_csr_file.exception_PC
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.exception_PC), line:21:50, endln:21:62
                |vpiOperand:
                \_Operation: , line:218:26, endln:218:43
                  |vpiParent:
                  \_Operation: , line:218:11, endln:218:43
                  |vpiOpType:33
                  |vpiOperand:
                  \_Operation: , line:218:27, endln:218:37
                    |vpiParent:
                    \_Operation: , line:218:26, endln:218:43
                    |vpiOpType:34
                    |vpiOperand:
                    \_Constant: , line:218:28, endln:218:30
                      |vpiParent:
                      \_Operation: , line:218:27, endln:218:37
                      |vpiDecompile:30
                      |vpiSize:64
                      |UINT:30
                      |vpiConstType:9
                    |vpiOperand:
                    \_Operation: , line:218:30, endln:218:36
                      |vpiParent:
                      \_Operation: , line:218:27, endln:218:37
                      |vpiOpType:33
                      |vpiOperand:
                      \_Constant: , line:218:31, endln:218:35
                        |vpiParent:
                        \_Operation: , line:218:30, endln:218:36
                        |vpiDecompile:1'b1
                        |vpiSize:1
                        |BIN:1
                        |vpiConstType:3
                  |vpiOperand:
                  \_Constant: , line:218:38, endln:218:42
                    |vpiParent:
                    \_Operation: , line:218:26, endln:218:43
                    |vpiDecompile:2'b0
                    |vpiSize:2
                    |BIN:0
                    |vpiConstType:3
              |vpiOperand:
              \_Constant: , line:218:47, endln:218:58
                |vpiParent:
                \_Operation: , line:218:10, endln:218:58
                |vpiDecompile:32'h4
                |vpiSize:32
                |HEX:4
                |vpiConstType:5
            |vpiLhs:
            \_RefObj: (work@vscale_csr_file.mepc), line:218:2, endln:218:6
              |vpiParent:
              \_Assignment: , line:218:2, endln:218:58
              |vpiName:mepc
              |vpiFullName:work@vscale_csr_file.mepc
              |vpiActual:
              \_Net: (work@vscale_csr_file.mepc), line:57:53, endln:57:57
        |vpiStmt:
        \_IfStmt: , line:219:7, endln:220:50
          |vpiParent:
          \_Begin: (work@vscale_csr_file), line:216:26, endln:223:7
          |vpiCondition:
          \_RefObj: (work@vscale_csr_file.exception), line:219:11, endln:219:20
            |vpiParent:
            \_IfStmt: , line:219:7, endln:220:50
            |vpiName:exception
            |vpiFullName:work@vscale_csr_file.exception
            |vpiActual:
            \_Net: (work@vscale_csr_file.exception), line:17:37, endln:17:46
          |vpiStmt:
          \_Assignment: , line:220:9, endln:220:49
            |vpiParent:
            \_IfStmt: , line:219:7, endln:220:50
            |vpiOpType:82
            |vpiRhs:
            \_Operation: , line:220:17, endln:220:49
              |vpiParent:
              \_Assignment: , line:220:9, endln:220:49
              |vpiOpType:28
              |vpiOperand:
              \_RefObj: (work@vscale_csr_file.exception_PC), line:220:17, endln:220:29
                |vpiParent:
                \_Operation: , line:220:17, endln:220:49
                |vpiName:exception_PC
                |vpiFullName:work@vscale_csr_file.exception_PC
                |vpiActual:
                \_Net: (work@vscale_csr_file.exception_PC), line:21:50, endln:21:62
              |vpiOperand:
              \_Operation: , line:220:32, endln:220:49
                |vpiParent:
                \_Operation: , line:220:17, endln:220:49
                |vpiOpType:33
                |vpiOperand:
                \_Operation: , line:220:33, endln:220:43
                  |vpiParent:
                  \_Operation: , line:220:32, endln:220:49
                  |vpiOpType:34
                  |vpiOperand:
                  \_Constant: , line:220:34, endln:220:36
                    |vpiParent:
                    \_Operation: , line:220:33, endln:220:43
                    |vpiDecompile:30
                    |vpiSize:64
                    |UINT:30
                    |vpiConstType:9
                  |vpiOperand:
                  \_Operation: , line:220:36, endln:220:42
                    |vpiParent:
                    \_Operation: , line:220:33, endln:220:43
                    |vpiOpType:33
                    |vpiOperand:
                    \_Constant: , line:220:37, endln:220:41
                      |vpiParent:
                      \_Operation: , line:220:36, endln:220:42
                      |vpiDecompile:1'b1
                      |vpiSize:1
                      |BIN:1
                      |vpiConstType:3
                |vpiOperand:
                \_Constant: , line:220:44, endln:220:48
                  |vpiParent:
                  \_Operation: , line:220:32, endln:220:49
                  |vpiDecompile:2'b0
                  |vpiSize:2
                  |BIN:0
                  |vpiConstType:3
            |vpiLhs:
            \_RefObj: (work@vscale_csr_file.mepc), line:220:9, endln:220:13
              |vpiParent:
              \_Assignment: , line:220:9, endln:220:49
              |vpiName:mepc
              |vpiFullName:work@vscale_csr_file.mepc
              |vpiActual:
              \_Net: (work@vscale_csr_file.mepc), line:57:53, endln:57:57
        |vpiStmt:
        \_IfStmt: , line:221:7, endln:222:52
          |vpiParent:
          \_Begin: (work@vscale_csr_file), line:216:26, endln:223:7
          |vpiCondition:
          \_Operation: , line:221:11, endln:221:49
            |vpiParent:
            \_IfStmt: , line:221:7, endln:222:52
            |vpiOpType:26
            |vpiOperand:
            \_RefObj: (work@vscale_csr_file.wen_internal), line:221:11, endln:221:23
              |vpiParent:
              \_Operation: , line:221:11, endln:221:49
              |vpiName:wen_internal
              |vpiFullName:work@vscale_csr_file.wen_internal
              |vpiActual:
              \_Net: (work@vscale_csr_file.wen_internal), line:80:53, endln:80:65
            |vpiOperand:
            \_Operation: , line:221:27, endln:221:49
              |vpiParent:
              \_Operation: , line:221:11, endln:221:49
              |vpiOpType:14
              |vpiOperand:
              \_RefObj: (work@vscale_csr_file.addr), line:221:27, endln:221:31
                |vpiParent:
                \_Operation: , line:221:27, endln:221:49
                |vpiName:addr
                |vpiFullName:work@vscale_csr_file.addr
                |vpiActual:
                \_Net: (work@vscale_csr_file.addr), line:10:53, endln:10:57
              |vpiOperand:
              \_Constant: , line:21:28, endln:21:35
                |vpiParent:
                \_Operation: , line:221:27, endln:221:49
                |vpiDecompile:12'h341
                |vpiSize:12
                |HEX:341
                |vpiConstType:5
          |vpiStmt:
          \_Assignment: , line:222:9, endln:222:51
            |vpiParent:
            \_IfStmt: , line:221:7, endln:222:52
            |vpiOpType:82
            |vpiRhs:
            \_Operation: , line:222:17, endln:222:51
              |vpiParent:
              \_Assignment: , line:222:9, endln:222:51
              |vpiOpType:28
              |vpiOperand:
              \_RefObj: (work@vscale_csr_file.wdata_internal), line:222:17, endln:222:31
                |vpiParent:
                \_Operation: , line:222:17, endln:222:51
                |vpiName:wdata_internal
                |vpiFullName:work@vscale_csr_file.wdata_internal
                |vpiActual:
                \_Net: (work@vscale_csr_file.wdata_internal), line:83:53, endln:83:67
              |vpiOperand:
              \_Operation: , line:222:34, endln:222:51
                |vpiParent:
                \_Operation: , line:222:17, endln:222:51
                |vpiOpType:33
                |vpiOperand:
                \_Operation: , line:222:35, endln:222:45
                  |vpiParent:
                  \_Operation: , line:222:34, endln:222:51
                  |vpiOpType:34
                  |vpiOperand:
                  \_Constant: , line:222:36, endln:222:38
                    |vpiParent:
                    \_Operation: , line:222:35, endln:222:45
                    |vpiDecompile:30
                    |vpiSize:64
                    |UINT:30
                    |vpiConstType:9
                  |vpiOperand:
                  \_Operation: , line:222:38, endln:222:44
                    |vpiParent:
                    \_Operation: , line:222:35, endln:222:45
                    |vpiOpType:33
                    |vpiOperand:
                    \_Constant: , line:222:39, endln:222:43
                      |vpiParent:
                      \_Operation: , line:222:38, endln:222:44
                      |vpiDecompile:1'b1
                      |vpiSize:1
                      |BIN:1
                      |vpiConstType:3
                |vpiOperand:
                \_Constant: , line:222:46, endln:222:50
                  |vpiParent:
                  \_Operation: , line:222:34, endln:222:51
                  |vpiDecompile:2'b0
                  |vpiSize:2
                  |BIN:0
                  |vpiConstType:3
            |vpiLhs:
            \_RefObj: (work@vscale_csr_file.mepc), line:222:9, endln:222:13
              |vpiParent:
              \_Assignment: , line:222:9, endln:222:51
              |vpiName:mepc
              |vpiFullName:work@vscale_csr_file.mepc
              |vpiActual:
              \_Net: (work@vscale_csr_file.mepc), line:57:53, endln:57:57
    |vpiAlwaysType:1
  |vpiProcess:
  \_Always: , line:225:4, endln:241:7
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiStmt:
    \_EventControl: , line:225:11, endln:225:25
      |vpiParent:
      \_Always: , line:225:4, endln:241:7
      |vpiCondition:
      \_Operation: , line:225:13, endln:225:24
        |vpiParent:
        \_EventControl: , line:225:11, endln:225:25
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@vscale_csr_file.clk), line:225:21, endln:225:24
          |vpiParent:
          \_Operation: , line:225:13, endln:225:24
          |vpiName:clk
          |vpiFullName:work@vscale_csr_file.clk
          |vpiActual:
          \_Net: (work@vscale_csr_file.clk), line:7:37, endln:7:40
      |vpiStmt:
      \_Begin: (work@vscale_csr_file), line:225:26, endln:241:7
        |vpiParent:
        \_EventControl: , line:225:11, endln:225:25
        |vpiFullName:work@vscale_csr_file
        |vpiStmt:
        \_IfElse: , line:226:7, endln:240:10
          |vpiParent:
          \_Begin: (work@vscale_csr_file), line:225:26, endln:241:7
          |vpiCondition:
          \_RefObj: (work@vscale_csr_file.reset), line:226:11, endln:226:16
            |vpiParent:
            \_IfElse: , line:226:7, endln:240:10
            |vpiName:reset
            |vpiFullName:work@vscale_csr_file.reset
            |vpiActual:
            \_Net: (work@vscale_csr_file.reset), line:9:37, endln:9:42
          |vpiStmt:
          \_Begin: (work@vscale_csr_file), line:226:18, endln:229:10
            |vpiParent:
            \_IfElse: , line:226:7, endln:240:10
            |vpiFullName:work@vscale_csr_file
            |vpiStmt:
            \_Assignment: , line:227:10, endln:227:21
              |vpiParent:
              \_Begin: (work@vscale_csr_file), line:226:18, endln:229:10
              |vpiOpType:82
              |vpiRhs:
              \_Constant: , line:227:20, endln:227:21
                |vpiParent:
                \_Assignment: , line:227:10, endln:227:21
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_RefObj: (work@vscale_csr_file.mecode), line:227:10, endln:227:16
                |vpiParent:
                \_Assignment: , line:227:10, endln:227:21
                |vpiName:mecode
                |vpiFullName:work@vscale_csr_file.mecode
                |vpiActual:
                \_Net: (work@vscale_csr_file.mecode), line:58:53, endln:58:59
            |vpiStmt:
            \_Assignment: , line:228:10, endln:228:19
              |vpiParent:
              \_Begin: (work@vscale_csr_file), line:226:18, endln:229:10
              |vpiOpType:82
              |vpiRhs:
              \_Constant: , line:228:18, endln:228:19
                |vpiParent:
                \_Assignment: , line:228:10, endln:228:19
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_RefObj: (work@vscale_csr_file.mint), line:228:10, endln:228:14
                |vpiParent:
                \_Assignment: , line:228:10, endln:228:19
                |vpiName:mint
                |vpiFullName:work@vscale_csr_file.mint
                |vpiActual:
                \_Net: (work@vscale_csr_file.mint), line:59:53, endln:59:57
          |vpiElseStmt:
          \_IfElse: , line:229:16, endln:240:10
            |vpiParent:
            \_IfElse: , line:226:7, endln:240:10
            |vpiCondition:
            \_Operation: , line:229:20, endln:229:60
              |vpiParent:
              \_IfElse: , line:229:16, endln:240:10
              |vpiOpType:26
              |vpiOperand:
              \_RefObj: (work@vscale_csr_file.wen_internal), line:229:20, endln:229:32
                |vpiParent:
                \_Operation: , line:229:20, endln:229:60
                |vpiName:wen_internal
                |vpiFullName:work@vscale_csr_file.wen_internal
                |vpiActual:
                \_Net: (work@vscale_csr_file.wen_internal), line:80:53, endln:80:65
              |vpiOperand:
              \_Operation: , line:229:36, endln:229:60
                |vpiParent:
                \_Operation: , line:229:20, endln:229:60
                |vpiOpType:14
                |vpiOperand:
                \_RefObj: (work@vscale_csr_file.addr), line:229:36, endln:229:40
                  |vpiParent:
                  \_Operation: , line:229:36, endln:229:60
                  |vpiName:addr
                  |vpiFullName:work@vscale_csr_file.addr
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.addr), line:10:53, endln:10:57
                |vpiOperand:
                \_Constant: , line:22:28, endln:22:35
                  |vpiParent:
                  \_Operation: , line:229:36, endln:229:60
                  |vpiDecompile:12'h342
                  |vpiSize:12
                  |HEX:342
                  |vpiConstType:5
            |vpiStmt:
            \_Begin: (work@vscale_csr_file), line:229:62, endln:232:10
              |vpiParent:
              \_IfElse: , line:229:16, endln:240:10
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_Assignment: , line:230:10, endln:230:39
                |vpiParent:
                \_Begin: (work@vscale_csr_file), line:229:62, endln:232:10
                |vpiOpType:82
                |vpiRhs:
                \_PartSelect: wdata_internal (work@vscale_csr_file.wdata_internal), line:230:20, endln:230:39
                  |vpiParent:
                  \_Assignment: , line:230:10, endln:230:39
                  |vpiName:wdata_internal
                  |vpiFullName:work@vscale_csr_file.wdata_internal
                  |vpiDefName:wdata_internal
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.wdata_internal), line:83:53, endln:83:67
                  |vpiConstantSelect:1
                  |vpiLeftRange:
                  \_Constant: , line:230:35, endln:230:36
                    |vpiParent:
                    \_PartSelect: wdata_internal (work@vscale_csr_file.wdata_internal), line:230:20, endln:230:39
                    |vpiDecompile:3
                    |vpiSize:64
                    |UINT:3
                    |vpiConstType:9
                  |vpiRightRange:
                  \_Constant: , line:230:37, endln:230:38
                    |vpiParent:
                    \_PartSelect: wdata_internal (work@vscale_csr_file.wdata_internal), line:230:20, endln:230:39
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
                |vpiLhs:
                \_RefObj: (work@vscale_csr_file.mecode), line:230:10, endln:230:16
                  |vpiParent:
                  \_Assignment: , line:230:10, endln:230:39
                  |vpiName:mecode
                  |vpiFullName:work@vscale_csr_file.mecode
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.mecode), line:58:53, endln:58:59
              |vpiStmt:
              \_Assignment: , line:231:10, endln:231:36
                |vpiParent:
                \_Begin: (work@vscale_csr_file), line:229:62, endln:232:10
                |vpiOpType:82
                |vpiRhs:
                \_BitSelect: (work@vscale_csr_file.wdata_internal), line:231:32, endln:231:36
                  |vpiParent:
                  \_Assignment: , line:231:10, endln:231:36
                  |vpiName:wdata_internal
                  |vpiFullName:work@vscale_csr_file.wdata_internal
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.wdata_internal), line:83:53, endln:83:67
                  |vpiIndex:
                  \_Constant: , line:231:33, endln:231:35
                    |vpiParent:
                    \_BitSelect: (work@vscale_csr_file.wdata_internal), line:231:32, endln:231:36
                    |vpiDecompile:31
                    |vpiSize:64
                    |UINT:31
                    |vpiConstType:9
                |vpiLhs:
                \_RefObj: (work@vscale_csr_file.mint), line:231:10, endln:231:14
                  |vpiParent:
                  \_Assignment: , line:231:10, endln:231:36
                  |vpiName:mint
                  |vpiFullName:work@vscale_csr_file.mint
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.mint), line:59:53, endln:59:57
            |vpiElseStmt:
            \_Begin: (work@vscale_csr_file), line:232:16, endln:240:10
              |vpiParent:
              \_IfElse: , line:229:16, endln:240:10
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_IfElse: , line:233:10, endln:239:13
                |vpiParent:
                \_Begin: (work@vscale_csr_file), line:232:16, endln:240:10
                |vpiCondition:
                \_RefObj: (work@vscale_csr_file.interrupt_taken), line:233:14, endln:233:29
                  |vpiParent:
                  \_IfElse: , line:233:10, endln:239:13
                  |vpiName:interrupt_taken
                  |vpiFullName:work@vscale_csr_file.interrupt_taken
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.interrupt_taken), line:25:27, endln:25:42
                |vpiStmt:
                \_Begin: (work@vscale_csr_file), line:233:31, endln:236:13
                  |vpiParent:
                  \_IfElse: , line:233:10, endln:239:13
                  |vpiFullName:work@vscale_csr_file
                  |vpiStmt:
                  \_Assignment: , line:234:13, endln:234:37
                    |vpiParent:
                    \_Begin: (work@vscale_csr_file), line:233:31, endln:236:13
                    |vpiOpType:82
                    |vpiRhs:
                    \_RefObj: (work@vscale_csr_file.interrupt_code), line:234:23, endln:234:37
                      |vpiParent:
                      \_Assignment: , line:234:13, endln:234:37
                      |vpiName:interrupt_code
                      |vpiFullName:work@vscale_csr_file.interrupt_code
                      |vpiActual:
                      \_Net: (work@vscale_csr_file.interrupt_code), line:86:53, endln:86:67
                    |vpiLhs:
                    \_RefObj: (work@vscale_csr_file.mecode), line:234:13, endln:234:19
                      |vpiParent:
                      \_Assignment: , line:234:13, endln:234:37
                      |vpiName:mecode
                      |vpiFullName:work@vscale_csr_file.mecode
                      |vpiActual:
                      \_Net: (work@vscale_csr_file.mecode), line:58:53, endln:58:59
                  |vpiStmt:
                  \_Assignment: , line:235:13, endln:235:25
                    |vpiParent:
                    \_Begin: (work@vscale_csr_file), line:233:31, endln:236:13
                    |vpiOpType:82
                    |vpiRhs:
                    \_Constant: , line:235:21, endln:235:25
                      |vpiParent:
                      \_Assignment: , line:235:13, endln:235:25
                      |vpiDecompile:1'b1
                      |vpiSize:1
                      |BIN:1
                      |vpiConstType:3
                    |vpiLhs:
                    \_RefObj: (work@vscale_csr_file.mint), line:235:13, endln:235:17
                      |vpiParent:
                      \_Assignment: , line:235:13, endln:235:25
                      |vpiName:mint
                      |vpiFullName:work@vscale_csr_file.mint
                      |vpiActual:
                      \_Net: (work@vscale_csr_file.mint), line:59:53, endln:59:57
                |vpiElseStmt:
                \_IfStmt: , line:236:19, endln:239:13
                  |vpiParent:
                  \_IfElse: , line:233:10, endln:239:13
                  |vpiCondition:
                  \_RefObj: (work@vscale_csr_file.exception), line:236:23, endln:236:32
                    |vpiParent:
                    \_IfStmt: , line:236:19, endln:239:13
                    |vpiName:exception
                    |vpiFullName:work@vscale_csr_file.exception
                    |vpiActual:
                    \_Net: (work@vscale_csr_file.exception), line:17:37, endln:17:46
                  |vpiStmt:
                  \_Begin: (work@vscale_csr_file), line:236:34, endln:239:13
                    |vpiParent:
                    \_IfStmt: , line:236:19, endln:239:13
                    |vpiFullName:work@vscale_csr_file
                    |vpiStmt:
                    \_Assignment: , line:237:13, endln:237:37
                      |vpiParent:
                      \_Begin: (work@vscale_csr_file), line:236:34, endln:239:13
                      |vpiOpType:82
                      |vpiRhs:
                      \_RefObj: (work@vscale_csr_file.exception_code), line:237:23, endln:237:37
                        |vpiParent:
                        \_Assignment: , line:237:13, endln:237:37
                        |vpiName:exception_code
                        |vpiFullName:work@vscale_csr_file.exception_code
                        |vpiActual:
                        \_Net: (work@vscale_csr_file.exception_code), line:18:53, endln:18:67
                      |vpiLhs:
                      \_RefObj: (work@vscale_csr_file.mecode), line:237:13, endln:237:19
                        |vpiParent:
                        \_Assignment: , line:237:13, endln:237:37
                        |vpiName:mecode
                        |vpiFullName:work@vscale_csr_file.mecode
                        |vpiActual:
                        \_Net: (work@vscale_csr_file.mecode), line:58:53, endln:58:59
                    |vpiStmt:
                    \_Assignment: , line:238:13, endln:238:25
                      |vpiParent:
                      \_Begin: (work@vscale_csr_file), line:236:34, endln:239:13
                      |vpiOpType:82
                      |vpiRhs:
                      \_Constant: , line:238:21, endln:238:25
                        |vpiParent:
                        \_Assignment: , line:238:13, endln:238:25
                        |vpiDecompile:1'b0
                        |vpiSize:1
                        |BIN:0
                        |vpiConstType:3
                      |vpiLhs:
                      \_RefObj: (work@vscale_csr_file.mint), line:238:13, endln:238:17
                        |vpiParent:
                        \_Assignment: , line:238:13, endln:238:25
                        |vpiName:mint
                        |vpiFullName:work@vscale_csr_file.mint
                        |vpiActual:
                        \_Net: (work@vscale_csr_file.mint), line:59:53, endln:59:57
    |vpiAlwaysType:1
  |vpiProcess:
  \_Always: , line:247:4, endln:252:7
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiStmt:
    \_EventControl: , line:247:11, endln:247:25
      |vpiParent:
      \_Always: , line:247:4, endln:252:7
      |vpiCondition:
      \_Operation: , line:247:13, endln:247:24
        |vpiParent:
        \_EventControl: , line:247:11, endln:247:25
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@vscale_csr_file.clk), line:247:21, endln:247:24
          |vpiParent:
          \_Operation: , line:247:13, endln:247:24
          |vpiName:clk
          |vpiFullName:work@vscale_csr_file.clk
          |vpiActual:
          \_Net: (work@vscale_csr_file.clk), line:7:37, endln:7:40
      |vpiStmt:
      \_Begin: (work@vscale_csr_file), line:247:26, endln:252:7
        |vpiParent:
        \_EventControl: , line:247:11, endln:247:25
        |vpiFullName:work@vscale_csr_file
        |vpiStmt:
        \_IfStmt: , line:248:7, endln:249:70
          |vpiParent:
          \_Begin: (work@vscale_csr_file), line:247:26, endln:252:7
          |vpiCondition:
          \_RefObj: (work@vscale_csr_file.exception), line:248:11, endln:248:20
            |vpiParent:
            \_IfStmt: , line:248:7, endln:249:70
            |vpiName:exception
            |vpiFullName:work@vscale_csr_file.exception
            |vpiActual:
            \_Net: (work@vscale_csr_file.exception), line:17:37, endln:17:46
          |vpiStmt:
          \_Assignment: , line:249:9, endln:249:69
            |vpiParent:
            \_IfStmt: , line:248:7, endln:249:70
            |vpiOpType:82
            |vpiRhs:
            \_Operation: , line:249:21, endln:249:69
              |vpiParent:
              \_Assignment: , line:249:9, endln:249:69
              |vpiOpType:32
              |vpiOperand:
              \_RefObj: (work@vscale_csr_file.code_imem), line:249:22, endln:249:31
                |vpiParent:
                \_Operation: , line:249:21, endln:249:69
                |vpiName:code_imem
                |vpiFullName:work@vscale_csr_file.code_imem
                |vpiActual:
                \_Net: (work@vscale_csr_file.code_imem), line:88:53, endln:88:62
              |vpiOperand:
              \_RefObj: (work@vscale_csr_file.exception_PC), line:249:35, endln:249:47
                |vpiParent:
                \_Operation: , line:249:21, endln:249:69
                |vpiName:exception_PC
                |vpiFullName:work@vscale_csr_file.exception_PC
                |vpiActual:
                \_Net: (work@vscale_csr_file.exception_PC), line:21:50, endln:21:62
              |vpiOperand:
              \_RefObj: (work@vscale_csr_file.exception_load_addr), line:249:50, endln:249:69
                |vpiParent:
                \_Operation: , line:249:21, endln:249:69
                |vpiName:exception_load_addr
                |vpiFullName:work@vscale_csr_file.exception_load_addr
                |vpiActual:
                \_Net: (work@vscale_csr_file.exception_load_addr), line:20:50, endln:20:69
            |vpiLhs:
            \_RefObj: (work@vscale_csr_file.mbadaddr), line:249:9, endln:249:17
              |vpiParent:
              \_Assignment: , line:249:9, endln:249:69
              |vpiName:mbadaddr
              |vpiFullName:work@vscale_csr_file.mbadaddr
              |vpiActual:
              \_Net: (work@vscale_csr_file.mbadaddr), line:60:53, endln:60:61
        |vpiStmt:
        \_IfStmt: , line:250:7, endln:251:36
          |vpiParent:
          \_Begin: (work@vscale_csr_file), line:247:26, endln:252:7
          |vpiCondition:
          \_Operation: , line:250:11, endln:250:53
            |vpiParent:
            \_IfStmt: , line:250:7, endln:251:36
            |vpiOpType:26
            |vpiOperand:
            \_RefObj: (work@vscale_csr_file.wen_internal), line:250:11, endln:250:23
              |vpiParent:
              \_Operation: , line:250:11, endln:250:53
              |vpiName:wen_internal
              |vpiFullName:work@vscale_csr_file.wen_internal
              |vpiActual:
              \_Net: (work@vscale_csr_file.wen_internal), line:80:53, endln:80:65
            |vpiOperand:
            \_Operation: , line:250:27, endln:250:53
              |vpiParent:
              \_Operation: , line:250:11, endln:250:53
              |vpiOpType:14
              |vpiOperand:
              \_RefObj: (work@vscale_csr_file.addr), line:250:27, endln:250:31
                |vpiParent:
                \_Operation: , line:250:27, endln:250:53
                |vpiName:addr
                |vpiFullName:work@vscale_csr_file.addr
                |vpiActual:
                \_Net: (work@vscale_csr_file.addr), line:10:53, endln:10:57
              |vpiOperand:
              \_Constant: , line:23:28, endln:23:35
                |vpiParent:
                \_Operation: , line:250:27, endln:250:53
                |vpiDecompile:12'h343
                |vpiSize:12
                |HEX:343
                |vpiConstType:5
          |vpiStmt:
          \_Assignment: , line:251:9, endln:251:35
            |vpiParent:
            \_IfStmt: , line:250:7, endln:251:36
            |vpiOpType:82
            |vpiRhs:
            \_RefObj: (work@vscale_csr_file.wdata_internal), line:251:21, endln:251:35
              |vpiParent:
              \_Assignment: , line:251:9, endln:251:35
              |vpiName:wdata_internal
              |vpiFullName:work@vscale_csr_file.wdata_internal
              |vpiActual:
              \_Net: (work@vscale_csr_file.wdata_internal), line:83:53, endln:83:67
            |vpiLhs:
            \_RefObj: (work@vscale_csr_file.mbadaddr), line:251:9, endln:251:17
              |vpiParent:
              \_Assignment: , line:251:9, endln:251:35
              |vpiName:mbadaddr
              |vpiFullName:work@vscale_csr_file.mbadaddr
              |vpiActual:
              \_Net: (work@vscale_csr_file.mbadaddr), line:60:53, endln:60:61
    |vpiAlwaysType:1
  |vpiProcess:
  \_Always: , line:254:4, endln:260:7
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiStmt:
    \_EventControl: , line:254:11, endln:254:15
      |vpiParent:
      \_Always: , line:254:4, endln:260:7
      |vpiStmt:
      \_Begin: (work@vscale_csr_file), line:254:16, endln:260:7
        |vpiParent:
        \_EventControl: , line:254:11, endln:254:15
        |vpiFullName:work@vscale_csr_file
        |vpiStmt:
        \_CaseStmt: , line:255:7, endln:259:14
          |vpiParent:
          \_Begin: (work@vscale_csr_file), line:254:16, endln:260:7
          |vpiCaseType:1
          |vpiCondition:
          \_RefObj: (work@vscale_csr_file.htif_pcr_req_addr), line:255:13, endln:255:30
            |vpiParent:
            \_CaseStmt: , line:255:7, endln:259:14
            |vpiName:htif_pcr_req_addr
            |vpiFullName:work@vscale_csr_file.htif_pcr_req_addr
            |vpiActual:
            \_Net: (work@vscale_csr_file.htif_pcr_req_addr), line:30:53, endln:30:70
          |vpiCaseItem:
          \_CaseItem: , line:256:9, endln:256:50
            |vpiParent:
            \_CaseStmt: , line:255:7, endln:259:14
            |vpiExpr:
            \_Constant: , line:32:28, endln:32:35
              |vpiParent:
              \_CaseItem: , line:256:9, endln:256:50
              |vpiDecompile:12'h780
              |vpiSize:12
              |HEX:780
              |vpiConstType:5
            |vpiStmt:
            \_Assignment: , line:256:29, endln:256:49
              |vpiParent:
              \_CaseItem: , line:256:9, endln:256:50
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_RefObj: (work@vscale_csr_file.to_host), line:256:42, endln:256:49
                |vpiParent:
                \_Assignment: , line:256:29, endln:256:49
                |vpiName:to_host
                |vpiFullName:work@vscale_csr_file.to_host
                |vpiActual:
                \_Net: (work@vscale_csr_file.to_host), line:72:53, endln:72:60
              |vpiLhs:
              \_RefObj: (work@vscale_csr_file.htif_rdata), line:256:29, endln:256:39
                |vpiParent:
                \_Assignment: , line:256:29, endln:256:49
                |vpiName:htif_rdata
                |vpiFullName:work@vscale_csr_file.htif_rdata
                |vpiActual:
                \_Net: (work@vscale_csr_file.htif_rdata), line:40:53, endln:40:63
          |vpiCaseItem:
          \_CaseItem: , line:257:9, endln:257:54
            |vpiParent:
            \_CaseStmt: , line:255:7, endln:259:14
            |vpiExpr:
            \_Constant: , line:33:28, endln:33:35
              |vpiParent:
              \_CaseItem: , line:257:9, endln:257:54
              |vpiDecompile:12'h781
              |vpiSize:12
              |HEX:781
              |vpiConstType:5
            |vpiStmt:
            \_Assignment: , line:257:31, endln:257:53
              |vpiParent:
              \_CaseItem: , line:257:9, endln:257:54
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_RefObj: (work@vscale_csr_file.from_host), line:257:44, endln:257:53
                |vpiParent:
                \_Assignment: , line:257:31, endln:257:53
                |vpiName:from_host
                |vpiFullName:work@vscale_csr_file.from_host
                |vpiActual:
                \_Net: (work@vscale_csr_file.from_host), line:73:53, endln:73:62
              |vpiLhs:
              \_RefObj: (work@vscale_csr_file.htif_rdata), line:257:31, endln:257:41
                |vpiParent:
                \_Assignment: , line:257:31, endln:257:53
                |vpiName:htif_rdata
                |vpiFullName:work@vscale_csr_file.htif_rdata
                |vpiActual:
                \_Net: (work@vscale_csr_file.htif_rdata), line:40:53, endln:40:63
          |vpiCaseItem:
          \_CaseItem: , line:258:9, endln:258:34
            |vpiParent:
            \_CaseStmt: , line:255:7, endln:259:14
            |vpiStmt:
            \_Assignment: , line:258:19, endln:258:33
              |vpiParent:
              \_CaseItem: , line:258:9, endln:258:34
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_Constant: , line:258:32, endln:258:33
                |vpiParent:
                \_Assignment: , line:258:19, endln:258:33
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_RefObj: (work@vscale_csr_file.htif_rdata), line:258:19, endln:258:29
                |vpiParent:
                \_Assignment: , line:258:19, endln:258:33
                |vpiName:htif_rdata
                |vpiFullName:work@vscale_csr_file.htif_rdata
                |vpiActual:
                \_Net: (work@vscale_csr_file.htif_rdata), line:40:53, endln:40:63
    |vpiAlwaysType:1
  |vpiProcess:
  \_Always: , line:262:4, endln:296:7
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiStmt:
    \_EventControl: , line:262:11, endln:262:15
      |vpiParent:
      \_Always: , line:262:4, endln:296:7
      |vpiStmt:
      \_Begin: (work@vscale_csr_file), line:262:16, endln:296:7
        |vpiParent:
        \_EventControl: , line:262:11, endln:262:15
        |vpiFullName:work@vscale_csr_file
        |vpiStmt:
        \_CaseStmt: , line:263:7, endln:295:14
          |vpiParent:
          \_Begin: (work@vscale_csr_file), line:262:16, endln:296:7
          |vpiCaseType:1
          |vpiCondition:
          \_RefObj: (work@vscale_csr_file.addr), line:263:13, endln:263:17
            |vpiParent:
            \_CaseStmt: , line:263:7, endln:295:14
            |vpiName:addr
            |vpiFullName:work@vscale_csr_file.addr
            |vpiActual:
            \_Net: (work@vscale_csr_file.addr), line:10:53, endln:10:57
          |vpiCaseItem:
          \_CaseItem: , line:264:9, endln:264:89
            |vpiParent:
            \_CaseStmt: , line:263:7, endln:295:14
            |vpiExpr:
            \_Constant: , line:4:28, endln:4:35
              |vpiParent:
              \_CaseItem: , line:264:9, endln:264:89
              |vpiDecompile:12'hC00
              |vpiSize:12
              |HEX:C00
              |vpiConstType:5
            |vpiStmt:
            \_Begin: (work@vscale_csr_file), line:264:31, endln:264:89
              |vpiParent:
              \_CaseItem: , line:264:9, endln:264:89
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_Assignment: , line:264:37, endln:264:68
                |vpiParent:
                \_Begin: (work@vscale_csr_file), line:264:31, endln:264:89
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_IndexedPartSelect: cycle_full (work@vscale_csr_file.cycle_full), line:264:56, endln:264:67
                  |vpiParent:
                  \_Assignment: , line:264:37, endln:264:68
                  |vpiName:cycle_full
                  |vpiFullName:work@vscale_csr_file.cycle_full
                  |vpiDefName:cycle_full
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.cycle_full), line:46:53, endln:46:63
                  |vpiConstantSelect:1
                  |vpiIndexedPartSelectType:1
                  |vpiBaseExpr:
                  \_Constant: , line:264:56, endln:264:57
                    |vpiParent:
                    \_IndexedPartSelect: cycle_full (work@vscale_csr_file.cycle_full), line:264:56, endln:264:67
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
                  |vpiWidthExpr:
                  \_Constant: , line:4:24, endln:4:26
                    |vpiParent:
                    \_IndexedPartSelect: cycle_full (work@vscale_csr_file.cycle_full), line:264:56, endln:264:67
                    |vpiDecompile:32
                    |vpiSize:64
                    |UINT:32
                    |vpiConstType:9
                |vpiLhs:
                \_RefObj: (work@vscale_csr_file.rdata), line:264:37, endln:264:42
                  |vpiParent:
                  \_Assignment: , line:264:37, endln:264:68
                  |vpiName:rdata
                  |vpiFullName:work@vscale_csr_file.rdata
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.rdata), line:15:53, endln:15:58
              |vpiStmt:
              \_Assignment: , line:264:70, endln:264:84
                |vpiParent:
                \_Begin: (work@vscale_csr_file), line:264:31, endln:264:89
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:264:80, endln:264:84
                  |vpiParent:
                  \_Assignment: , line:264:70, endln:264:84
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_RefObj: (work@vscale_csr_file.defined), line:264:70, endln:264:77
                  |vpiParent:
                  \_Assignment: , line:264:70, endln:264:84
                  |vpiName:defined
                  |vpiFullName:work@vscale_csr_file.defined
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.defined), line:82:53, endln:82:60
          |vpiCaseItem:
          \_CaseItem: , line:265:9, endln:265:88
            |vpiParent:
            \_CaseStmt: , line:263:7, endln:295:14
            |vpiExpr:
            \_Constant: , line:5:28, endln:5:35
              |vpiParent:
              \_CaseItem: , line:265:9, endln:265:88
              |vpiDecompile:12'hC01
              |vpiSize:12
              |HEX:C01
              |vpiConstType:5
            |vpiStmt:
            \_Begin: (work@vscale_csr_file), line:265:31, endln:265:88
              |vpiParent:
              \_CaseItem: , line:265:9, endln:265:88
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_Assignment: , line:265:37, endln:265:67
                |vpiParent:
                \_Begin: (work@vscale_csr_file), line:265:31, endln:265:88
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_IndexedPartSelect: time_full (work@vscale_csr_file.time_full), line:265:55, endln:265:66
                  |vpiParent:
                  \_Assignment: , line:265:37, endln:265:67
                  |vpiName:time_full
                  |vpiFullName:work@vscale_csr_file.time_full
                  |vpiDefName:time_full
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.time_full), line:47:53, endln:47:62
                  |vpiConstantSelect:1
                  |vpiIndexedPartSelectType:1
                  |vpiBaseExpr:
                  \_Constant: , line:265:55, endln:265:56
                    |vpiParent:
                    \_IndexedPartSelect: time_full (work@vscale_csr_file.time_full), line:265:55, endln:265:66
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
                  |vpiWidthExpr:
                  \_Constant: , line:4:24, endln:4:26
                    |vpiParent:
                    \_IndexedPartSelect: time_full (work@vscale_csr_file.time_full), line:265:55, endln:265:66
                    |vpiDecompile:32
                    |vpiSize:64
                    |UINT:32
                    |vpiConstType:9
                |vpiLhs:
                \_RefObj: (work@vscale_csr_file.rdata), line:265:37, endln:265:42
                  |vpiParent:
                  \_Assignment: , line:265:37, endln:265:67
                  |vpiName:rdata
                  |vpiFullName:work@vscale_csr_file.rdata
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.rdata), line:15:53, endln:15:58
              |vpiStmt:
              \_Assignment: , line:265:69, endln:265:83
                |vpiParent:
                \_Begin: (work@vscale_csr_file), line:265:31, endln:265:88
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:265:79, endln:265:83
                  |vpiParent:
                  \_Assignment: , line:265:69, endln:265:83
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_RefObj: (work@vscale_csr_file.defined), line:265:69, endln:265:76
                  |vpiParent:
                  \_Assignment: , line:265:69, endln:265:83
                  |vpiName:defined
                  |vpiFullName:work@vscale_csr_file.defined
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.defined), line:82:53, endln:82:60
          |vpiCaseItem:
          \_CaseItem: , line:266:9, endln:266:91
            |vpiParent:
            \_CaseStmt: , line:263:7, endln:295:14
            |vpiExpr:
            \_Constant: , line:6:28, endln:6:35
              |vpiParent:
              \_CaseItem: , line:266:9, endln:266:91
              |vpiDecompile:12'hC02
              |vpiSize:12
              |HEX:C02
              |vpiConstType:5
            |vpiStmt:
            \_Begin: (work@vscale_csr_file), line:266:31, endln:266:91
              |vpiParent:
              \_CaseItem: , line:266:9, endln:266:91
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_Assignment: , line:266:37, endln:266:70
                |vpiParent:
                \_Begin: (work@vscale_csr_file), line:266:31, endln:266:91
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_IndexedPartSelect: instret_full (work@vscale_csr_file.instret_full), line:266:58, endln:266:69
                  |vpiParent:
                  \_Assignment: , line:266:37, endln:266:70
                  |vpiName:instret_full
                  |vpiFullName:work@vscale_csr_file.instret_full
                  |vpiDefName:instret_full
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.instret_full), line:48:53, endln:48:65
                  |vpiConstantSelect:1
                  |vpiIndexedPartSelectType:1
                  |vpiBaseExpr:
                  \_Constant: , line:266:58, endln:266:59
                    |vpiParent:
                    \_IndexedPartSelect: instret_full (work@vscale_csr_file.instret_full), line:266:58, endln:266:69
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
                  |vpiWidthExpr:
                  \_Constant: , line:4:24, endln:4:26
                    |vpiParent:
                    \_IndexedPartSelect: instret_full (work@vscale_csr_file.instret_full), line:266:58, endln:266:69
                    |vpiDecompile:32
                    |vpiSize:64
                    |UINT:32
                    |vpiConstType:9
                |vpiLhs:
                \_RefObj: (work@vscale_csr_file.rdata), line:266:37, endln:266:42
                  |vpiParent:
                  \_Assignment: , line:266:37, endln:266:70
                  |vpiName:rdata
                  |vpiFullName:work@vscale_csr_file.rdata
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.rdata), line:15:53, endln:15:58
              |vpiStmt:
              \_Assignment: , line:266:72, endln:266:86
                |vpiParent:
                \_Begin: (work@vscale_csr_file), line:266:31, endln:266:91
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:266:82, endln:266:86
                  |vpiParent:
                  \_Assignment: , line:266:72, endln:266:86
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_RefObj: (work@vscale_csr_file.defined), line:266:72, endln:266:79
                  |vpiParent:
                  \_Assignment: , line:266:72, endln:266:86
                  |vpiName:defined
                  |vpiFullName:work@vscale_csr_file.defined
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.defined), line:82:53, endln:82:60
          |vpiCaseItem:
          \_CaseItem: , line:267:9, endln:267:96
            |vpiParent:
            \_CaseStmt: , line:263:7, endln:295:14
            |vpiExpr:
            \_Constant: , line:7:28, endln:7:35
              |vpiParent:
              \_CaseItem: , line:267:9, endln:267:96
              |vpiDecompile:12'hC80
              |vpiSize:12
              |HEX:C80
              |vpiConstType:5
            |vpiStmt:
            \_Begin: (work@vscale_csr_file), line:267:31, endln:267:96
              |vpiParent:
              \_CaseItem: , line:267:9, endln:267:96
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_Assignment: , line:267:37, endln:267:75
                |vpiParent:
                \_Begin: (work@vscale_csr_file), line:267:31, endln:267:96
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_IndexedPartSelect: cycle_full (work@vscale_csr_file.cycle_full), line:267:56, endln:267:74
                  |vpiParent:
                  \_Assignment: , line:267:37, endln:267:75
                  |vpiName:cycle_full
                  |vpiFullName:work@vscale_csr_file.cycle_full
                  |vpiDefName:cycle_full
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.cycle_full), line:46:53, endln:46:63
                  |vpiConstantSelect:1
                  |vpiIndexedPartSelectType:1
                  |vpiBaseExpr:
                  \_Constant: , line:4:24, endln:4:26
                    |vpiParent:
                    \_IndexedPartSelect: cycle_full (work@vscale_csr_file.cycle_full), line:267:56, endln:267:74
                    |vpiDecompile:32
                    |vpiSize:64
                    |UINT:32
                    |vpiConstType:9
                  |vpiWidthExpr:
                  \_Constant: , line:4:24, endln:4:26
                    |vpiParent:
                    \_IndexedPartSelect: cycle_full (work@vscale_csr_file.cycle_full), line:267:56, endln:267:74
                    |vpiDecompile:32
                    |vpiSize:64
                    |UINT:32
                    |vpiConstType:9
                |vpiLhs:
                \_RefObj: (work@vscale_csr_file.rdata), line:267:37, endln:267:42
                  |vpiParent:
                  \_Assignment: , line:267:37, endln:267:75
                  |vpiName:rdata
                  |vpiFullName:work@vscale_csr_file.rdata
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.rdata), line:15:53, endln:15:58
              |vpiStmt:
              \_Assignment: , line:267:77, endln:267:91
                |vpiParent:
                \_Begin: (work@vscale_csr_file), line:267:31, endln:267:96
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:267:87, endln:267:91
                  |vpiParent:
                  \_Assignment: , line:267:77, endln:267:91
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_RefObj: (work@vscale_csr_file.defined), line:267:77, endln:267:84
                  |vpiParent:
                  \_Assignment: , line:267:77, endln:267:91
                  |vpiName:defined
                  |vpiFullName:work@vscale_csr_file.defined
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.defined), line:82:53, endln:82:60
          |vpiCaseItem:
          \_CaseItem: , line:268:9, endln:268:95
            |vpiParent:
            \_CaseStmt: , line:263:7, endln:295:14
            |vpiExpr:
            \_Constant: , line:8:28, endln:8:35
              |vpiParent:
              \_CaseItem: , line:268:9, endln:268:95
              |vpiDecompile:12'hC81
              |vpiSize:12
              |HEX:C81
              |vpiConstType:5
            |vpiStmt:
            \_Begin: (work@vscale_csr_file), line:268:31, endln:268:95
              |vpiParent:
              \_CaseItem: , line:268:9, endln:268:95
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_Assignment: , line:268:37, endln:268:74
                |vpiParent:
                \_Begin: (work@vscale_csr_file), line:268:31, endln:268:95
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_IndexedPartSelect: time_full (work@vscale_csr_file.time_full), line:268:55, endln:268:73
                  |vpiParent:
                  \_Assignment: , line:268:37, endln:268:74
                  |vpiName:time_full
                  |vpiFullName:work@vscale_csr_file.time_full
                  |vpiDefName:time_full
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.time_full), line:47:53, endln:47:62
                  |vpiConstantSelect:1
                  |vpiIndexedPartSelectType:1
                  |vpiBaseExpr:
                  \_Constant: , line:4:24, endln:4:26
                    |vpiParent:
                    \_IndexedPartSelect: time_full (work@vscale_csr_file.time_full), line:268:55, endln:268:73
                    |vpiDecompile:32
                    |vpiSize:64
                    |UINT:32
                    |vpiConstType:9
                  |vpiWidthExpr:
                  \_Constant: , line:4:24, endln:4:26
                    |vpiParent:
                    \_IndexedPartSelect: time_full (work@vscale_csr_file.time_full), line:268:55, endln:268:73
                    |vpiDecompile:32
                    |vpiSize:64
                    |UINT:32
                    |vpiConstType:9
                |vpiLhs:
                \_RefObj: (work@vscale_csr_file.rdata), line:268:37, endln:268:42
                  |vpiParent:
                  \_Assignment: , line:268:37, endln:268:74
                  |vpiName:rdata
                  |vpiFullName:work@vscale_csr_file.rdata
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.rdata), line:15:53, endln:15:58
              |vpiStmt:
              \_Assignment: , line:268:76, endln:268:90
                |vpiParent:
                \_Begin: (work@vscale_csr_file), line:268:31, endln:268:95
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:268:86, endln:268:90
                  |vpiParent:
                  \_Assignment: , line:268:76, endln:268:90
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_RefObj: (work@vscale_csr_file.defined), line:268:76, endln:268:83
                  |vpiParent:
                  \_Assignment: , line:268:76, endln:268:90
                  |vpiName:defined
                  |vpiFullName:work@vscale_csr_file.defined
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.defined), line:82:53, endln:82:60
          |vpiCaseItem:
          \_CaseItem: , line:269:9, endln:269:98
            |vpiParent:
            \_CaseStmt: , line:263:7, endln:295:14
            |vpiExpr:
            \_Constant: , line:9:28, endln:9:35
              |vpiParent:
              \_CaseItem: , line:269:9, endln:269:98
              |vpiDecompile:12'hC82
              |vpiSize:12
              |HEX:C82
              |vpiConstType:5
            |vpiStmt:
            \_Begin: (work@vscale_csr_file), line:269:31, endln:269:98
              |vpiParent:
              \_CaseItem: , line:269:9, endln:269:98
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_Assignment: , line:269:37, endln:269:77
                |vpiParent:
                \_Begin: (work@vscale_csr_file), line:269:31, endln:269:98
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_IndexedPartSelect: instret_full (work@vscale_csr_file.instret_full), line:269:58, endln:269:76
                  |vpiParent:
                  \_Assignment: , line:269:37, endln:269:77
                  |vpiName:instret_full
                  |vpiFullName:work@vscale_csr_file.instret_full
                  |vpiDefName:instret_full
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.instret_full), line:48:53, endln:48:65
                  |vpiConstantSelect:1
                  |vpiIndexedPartSelectType:1
                  |vpiBaseExpr:
                  \_Constant: , line:4:24, endln:4:26
                    |vpiParent:
                    \_IndexedPartSelect: instret_full (work@vscale_csr_file.instret_full), line:269:58, endln:269:76
                    |vpiDecompile:32
                    |vpiSize:64
                    |UINT:32
                    |vpiConstType:9
                  |vpiWidthExpr:
                  \_Constant: , line:4:24, endln:4:26
                    |vpiParent:
                    \_IndexedPartSelect: instret_full (work@vscale_csr_file.instret_full), line:269:58, endln:269:76
                    |vpiDecompile:32
                    |vpiSize:64
                    |UINT:32
                    |vpiConstType:9
                |vpiLhs:
                \_RefObj: (work@vscale_csr_file.rdata), line:269:37, endln:269:42
                  |vpiParent:
                  \_Assignment: , line:269:37, endln:269:77
                  |vpiName:rdata
                  |vpiFullName:work@vscale_csr_file.rdata
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.rdata), line:15:53, endln:15:58
              |vpiStmt:
              \_Assignment: , line:269:79, endln:269:93
                |vpiParent:
                \_Begin: (work@vscale_csr_file), line:269:31, endln:269:98
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:269:89, endln:269:93
                  |vpiParent:
                  \_Assignment: , line:269:79, endln:269:93
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_RefObj: (work@vscale_csr_file.defined), line:269:79, endln:269:86
                  |vpiParent:
                  \_Assignment: , line:269:79, endln:269:93
                  |vpiName:defined
                  |vpiFullName:work@vscale_csr_file.defined
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.defined), line:82:53, endln:82:60
          |vpiCaseItem:
          \_CaseItem: , line:270:9, endln:270:72
            |vpiParent:
            \_CaseStmt: , line:263:7, endln:295:14
            |vpiExpr:
            \_Constant: , line:10:28, endln:10:35
              |vpiParent:
              \_CaseItem: , line:270:9, endln:270:72
              |vpiDecompile:12'hF00
              |vpiSize:12
              |HEX:F00
              |vpiConstType:5
            |vpiStmt:
            \_Begin: (work@vscale_csr_file), line:270:31, endln:270:72
              |vpiParent:
              \_CaseItem: , line:270:9, endln:270:72
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_Assignment: , line:270:37, endln:270:51
                |vpiParent:
                \_Begin: (work@vscale_csr_file), line:270:31, endln:270:72
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_RefObj: (work@vscale_csr_file.mcpuid), line:270:45, endln:270:51
                  |vpiParent:
                  \_Assignment: , line:270:37, endln:270:51
                  |vpiName:mcpuid
                  |vpiFullName:work@vscale_csr_file.mcpuid
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.mcpuid), line:64:53, endln:64:59
                |vpiLhs:
                \_RefObj: (work@vscale_csr_file.rdata), line:270:37, endln:270:42
                  |vpiParent:
                  \_Assignment: , line:270:37, endln:270:51
                  |vpiName:rdata
                  |vpiFullName:work@vscale_csr_file.rdata
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.rdata), line:15:53, endln:15:58
              |vpiStmt:
              \_Assignment: , line:270:53, endln:270:67
                |vpiParent:
                \_Begin: (work@vscale_csr_file), line:270:31, endln:270:72
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:270:63, endln:270:67
                  |vpiParent:
                  \_Assignment: , line:270:53, endln:270:67
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_RefObj: (work@vscale_csr_file.defined), line:270:53, endln:270:60
                  |vpiParent:
                  \_Assignment: , line:270:53, endln:270:67
                  |vpiName:defined
                  |vpiFullName:work@vscale_csr_file.defined
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.defined), line:82:53, endln:82:60
          |vpiCaseItem:
          \_CaseItem: , line:271:9, endln:271:72
            |vpiParent:
            \_CaseStmt: , line:263:7, endln:295:14
            |vpiExpr:
            \_Constant: , line:11:28, endln:11:35
              |vpiParent:
              \_CaseItem: , line:271:9, endln:271:72
              |vpiDecompile:12'hF01
              |vpiSize:12
              |HEX:F01
              |vpiConstType:5
            |vpiStmt:
            \_Begin: (work@vscale_csr_file), line:271:31, endln:271:72
              |vpiParent:
              \_CaseItem: , line:271:9, endln:271:72
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_Assignment: , line:271:37, endln:271:51
                |vpiParent:
                \_Begin: (work@vscale_csr_file), line:271:31, endln:271:72
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_RefObj: (work@vscale_csr_file.mimpid), line:271:45, endln:271:51
                  |vpiParent:
                  \_Assignment: , line:271:37, endln:271:51
                  |vpiName:mimpid
                  |vpiFullName:work@vscale_csr_file.mimpid
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.mimpid), line:65:53, endln:65:59
                |vpiLhs:
                \_RefObj: (work@vscale_csr_file.rdata), line:271:37, endln:271:42
                  |vpiParent:
                  \_Assignment: , line:271:37, endln:271:51
                  |vpiName:rdata
                  |vpiFullName:work@vscale_csr_file.rdata
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.rdata), line:15:53, endln:15:58
              |vpiStmt:
              \_Assignment: , line:271:53, endln:271:67
                |vpiParent:
                \_Begin: (work@vscale_csr_file), line:271:31, endln:271:72
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:271:63, endln:271:67
                  |vpiParent:
                  \_Assignment: , line:271:53, endln:271:67
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_RefObj: (work@vscale_csr_file.defined), line:271:53, endln:271:60
                  |vpiParent:
                  \_Assignment: , line:271:53, endln:271:67
                  |vpiName:defined
                  |vpiFullName:work@vscale_csr_file.defined
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.defined), line:82:53, endln:82:60
          |vpiCaseItem:
          \_CaseItem: , line:272:9, endln:272:73
            |vpiParent:
            \_CaseStmt: , line:263:7, endln:295:14
            |vpiExpr:
            \_Constant: , line:12:28, endln:12:35
              |vpiParent:
              \_CaseItem: , line:272:9, endln:272:73
              |vpiDecompile:12'hF10
              |vpiSize:12
              |HEX:F10
              |vpiConstType:5
            |vpiStmt:
            \_Begin: (work@vscale_csr_file), line:272:31, endln:272:73
              |vpiParent:
              \_CaseItem: , line:272:9, endln:272:73
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_Assignment: , line:272:37, endln:272:52
                |vpiParent:
                \_Begin: (work@vscale_csr_file), line:272:31, endln:272:73
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_RefObj: (work@vscale_csr_file.mhartid), line:272:45, endln:272:52
                  |vpiParent:
                  \_Assignment: , line:272:37, endln:272:52
                  |vpiName:mhartid
                  |vpiFullName:work@vscale_csr_file.mhartid
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.mhartid), line:66:53, endln:66:60
                |vpiLhs:
                \_RefObj: (work@vscale_csr_file.rdata), line:272:37, endln:272:42
                  |vpiParent:
                  \_Assignment: , line:272:37, endln:272:52
                  |vpiName:rdata
                  |vpiFullName:work@vscale_csr_file.rdata
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.rdata), line:15:53, endln:15:58
              |vpiStmt:
              \_Assignment: , line:272:54, endln:272:68
                |vpiParent:
                \_Begin: (work@vscale_csr_file), line:272:31, endln:272:73
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:272:64, endln:272:68
                  |vpiParent:
                  \_Assignment: , line:272:54, endln:272:68
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_RefObj: (work@vscale_csr_file.defined), line:272:54, endln:272:61
                  |vpiParent:
                  \_Assignment: , line:272:54, endln:272:68
                  |vpiName:defined
                  |vpiFullName:work@vscale_csr_file.defined
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.defined), line:82:53, endln:82:60
          |vpiCaseItem:
          \_CaseItem: , line:273:9, endln:273:73
            |vpiParent:
            \_CaseStmt: , line:263:7, endln:295:14
            |vpiExpr:
            \_Constant: , line:13:28, endln:13:35
              |vpiParent:
              \_CaseItem: , line:273:9, endln:273:73
              |vpiDecompile:12'h300
              |vpiSize:12
              |HEX:300
              |vpiConstType:5
            |vpiStmt:
            \_Begin: (work@vscale_csr_file), line:273:31, endln:273:73
              |vpiParent:
              \_CaseItem: , line:273:9, endln:273:73
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_Assignment: , line:273:37, endln:273:52
                |vpiParent:
                \_Begin: (work@vscale_csr_file), line:273:31, endln:273:73
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_RefObj: (work@vscale_csr_file.mstatus), line:273:45, endln:273:52
                  |vpiParent:
                  \_Assignment: , line:273:37, endln:273:52
                  |vpiName:mstatus
                  |vpiFullName:work@vscale_csr_file.mstatus
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.mstatus), line:67:53, endln:67:60
                |vpiLhs:
                \_RefObj: (work@vscale_csr_file.rdata), line:273:37, endln:273:42
                  |vpiParent:
                  \_Assignment: , line:273:37, endln:273:52
                  |vpiName:rdata
                  |vpiFullName:work@vscale_csr_file.rdata
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.rdata), line:15:53, endln:15:58
              |vpiStmt:
              \_Assignment: , line:273:54, endln:273:68
                |vpiParent:
                \_Begin: (work@vscale_csr_file), line:273:31, endln:273:73
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:273:64, endln:273:68
                  |vpiParent:
                  \_Assignment: , line:273:54, endln:273:68
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_RefObj: (work@vscale_csr_file.defined), line:273:54, endln:273:61
                  |vpiParent:
                  \_Assignment: , line:273:54, endln:273:68
                  |vpiName:defined
                  |vpiFullName:work@vscale_csr_file.defined
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.defined), line:82:53, endln:82:60
          |vpiCaseItem:
          \_CaseItem: , line:274:9, endln:274:71
            |vpiParent:
            \_CaseStmt: , line:263:7, endln:295:14
            |vpiExpr:
            \_Constant: , line:14:28, endln:14:35
              |vpiParent:
              \_CaseItem: , line:274:9, endln:274:71
              |vpiDecompile:12'h301
              |vpiSize:12
              |HEX:301
              |vpiConstType:5
            |vpiStmt:
            \_Begin: (work@vscale_csr_file), line:274:31, endln:274:71
              |vpiParent:
              \_CaseItem: , line:274:9, endln:274:71
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_Assignment: , line:274:37, endln:274:50
                |vpiParent:
                \_Begin: (work@vscale_csr_file), line:274:31, endln:274:71
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_RefObj: (work@vscale_csr_file.mtvec), line:274:45, endln:274:50
                  |vpiParent:
                  \_Assignment: , line:274:37, endln:274:50
                  |vpiName:mtvec
                  |vpiFullName:work@vscale_csr_file.mtvec
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.mtvec), line:50:53, endln:50:58
                |vpiLhs:
                \_RefObj: (work@vscale_csr_file.rdata), line:274:37, endln:274:42
                  |vpiParent:
                  \_Assignment: , line:274:37, endln:274:50
                  |vpiName:rdata
                  |vpiFullName:work@vscale_csr_file.rdata
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.rdata), line:15:53, endln:15:58
              |vpiStmt:
              \_Assignment: , line:274:52, endln:274:66
                |vpiParent:
                \_Begin: (work@vscale_csr_file), line:274:31, endln:274:71
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:274:62, endln:274:66
                  |vpiParent:
                  \_Assignment: , line:274:52, endln:274:66
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_RefObj: (work@vscale_csr_file.defined), line:274:52, endln:274:59
                  |vpiParent:
                  \_Assignment: , line:274:52, endln:274:66
                  |vpiName:defined
                  |vpiFullName:work@vscale_csr_file.defined
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.defined), line:82:53, endln:82:60
          |vpiCaseItem:
          \_CaseItem: , line:275:9, endln:275:73
            |vpiParent:
            \_CaseStmt: , line:263:7, endln:295:14
            |vpiExpr:
            \_Constant: , line:15:28, endln:15:35
              |vpiParent:
              \_CaseItem: , line:275:9, endln:275:73
              |vpiDecompile:12'h302
              |vpiSize:12
              |HEX:302
              |vpiConstType:5
            |vpiStmt:
            \_Begin: (work@vscale_csr_file), line:275:31, endln:275:73
              |vpiParent:
              \_CaseItem: , line:275:9, endln:275:73
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_Assignment: , line:275:37, endln:275:52
                |vpiParent:
                \_Begin: (work@vscale_csr_file), line:275:31, endln:275:73
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_RefObj: (work@vscale_csr_file.mtdeleg), line:275:45, endln:275:52
                  |vpiParent:
                  \_Assignment: , line:275:37, endln:275:52
                  |vpiName:mtdeleg
                  |vpiFullName:work@vscale_csr_file.mtdeleg
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.mtdeleg), line:68:53, endln:68:60
                |vpiLhs:
                \_RefObj: (work@vscale_csr_file.rdata), line:275:37, endln:275:42
                  |vpiParent:
                  \_Assignment: , line:275:37, endln:275:52
                  |vpiName:rdata
                  |vpiFullName:work@vscale_csr_file.rdata
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.rdata), line:15:53, endln:15:58
              |vpiStmt:
              \_Assignment: , line:275:54, endln:275:68
                |vpiParent:
                \_Begin: (work@vscale_csr_file), line:275:31, endln:275:73
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:275:64, endln:275:68
                  |vpiParent:
                  \_Assignment: , line:275:54, endln:275:68
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_RefObj: (work@vscale_csr_file.defined), line:275:54, endln:275:61
                  |vpiParent:
                  \_Assignment: , line:275:54, endln:275:68
                  |vpiName:defined
                  |vpiFullName:work@vscale_csr_file.defined
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.defined), line:82:53, endln:82:60
          |vpiCaseItem:
          \_CaseItem: , line:276:9, endln:276:69
            |vpiParent:
            \_CaseStmt: , line:263:7, endln:295:14
            |vpiExpr:
            \_Constant: , line:16:28, endln:16:35
              |vpiParent:
              \_CaseItem: , line:276:9, endln:276:69
              |vpiDecompile:12'h304
              |vpiSize:12
              |HEX:304
              |vpiConstType:5
            |vpiStmt:
            \_Begin: (work@vscale_csr_file), line:276:31, endln:276:69
              |vpiParent:
              \_CaseItem: , line:276:9, endln:276:69
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_Assignment: , line:276:37, endln:276:48
                |vpiParent:
                \_Begin: (work@vscale_csr_file), line:276:31, endln:276:69
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_RefObj: (work@vscale_csr_file.mie), line:276:45, endln:276:48
                  |vpiParent:
                  \_Assignment: , line:276:37, endln:276:48
                  |vpiName:mie
                  |vpiFullName:work@vscale_csr_file.mie
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.mie), line:51:31, endln:51:34
                |vpiLhs:
                \_RefObj: (work@vscale_csr_file.rdata), line:276:37, endln:276:42
                  |vpiParent:
                  \_Assignment: , line:276:37, endln:276:48
                  |vpiName:rdata
                  |vpiFullName:work@vscale_csr_file.rdata
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.rdata), line:15:53, endln:15:58
              |vpiStmt:
              \_Assignment: , line:276:50, endln:276:64
                |vpiParent:
                \_Begin: (work@vscale_csr_file), line:276:31, endln:276:69
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:276:60, endln:276:64
                  |vpiParent:
                  \_Assignment: , line:276:50, endln:276:64
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_RefObj: (work@vscale_csr_file.defined), line:276:50, endln:276:57
                  |vpiParent:
                  \_Assignment: , line:276:50, endln:276:64
                  |vpiName:defined
                  |vpiFullName:work@vscale_csr_file.defined
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.defined), line:82:53, endln:82:60
          |vpiCaseItem:
          \_CaseItem: , line:277:9, endln:277:74
            |vpiParent:
            \_CaseStmt: , line:263:7, endln:295:14
            |vpiExpr:
            \_Constant: , line:17:28, endln:17:35
              |vpiParent:
              \_CaseItem: , line:277:9, endln:277:74
              |vpiDecompile:12'h321
              |vpiSize:12
              |HEX:321
              |vpiConstType:5
            |vpiStmt:
            \_Begin: (work@vscale_csr_file), line:277:31, endln:277:74
              |vpiParent:
              \_CaseItem: , line:277:9, endln:277:74
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_Assignment: , line:277:37, endln:277:53
                |vpiParent:
                \_Begin: (work@vscale_csr_file), line:277:31, endln:277:74
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_RefObj: (work@vscale_csr_file.mtimecmp), line:277:45, endln:277:53
                  |vpiParent:
                  \_Assignment: , line:277:37, endln:277:53
                  |vpiName:mtimecmp
                  |vpiFullName:work@vscale_csr_file.mtimecmp
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.mtimecmp), line:54:53, endln:54:61
                |vpiLhs:
                \_RefObj: (work@vscale_csr_file.rdata), line:277:37, endln:277:42
                  |vpiParent:
                  \_Assignment: , line:277:37, endln:277:53
                  |vpiName:rdata
                  |vpiFullName:work@vscale_csr_file.rdata
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.rdata), line:15:53, endln:15:58
              |vpiStmt:
              \_Assignment: , line:277:55, endln:277:69
                |vpiParent:
                \_Begin: (work@vscale_csr_file), line:277:31, endln:277:74
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:277:65, endln:277:69
                  |vpiParent:
                  \_Assignment: , line:277:55, endln:277:69
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_RefObj: (work@vscale_csr_file.defined), line:277:55, endln:277:62
                  |vpiParent:
                  \_Assignment: , line:277:55, endln:277:69
                  |vpiName:defined
                  |vpiFullName:work@vscale_csr_file.defined
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.defined), line:82:53, endln:82:60
          |vpiCaseItem:
          \_CaseItem: , line:278:9, endln:278:89
            |vpiParent:
            \_CaseStmt: , line:263:7, endln:295:14
            |vpiExpr:
            \_Constant: , line:18:28, endln:18:35
              |vpiParent:
              \_CaseItem: , line:278:9, endln:278:89
              |vpiDecompile:12'h701
              |vpiSize:12
              |HEX:701
              |vpiConstType:5
            |vpiStmt:
            \_Begin: (work@vscale_csr_file), line:278:31, endln:278:89
              |vpiParent:
              \_CaseItem: , line:278:9, endln:278:89
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_Assignment: , line:278:37, endln:278:68
                |vpiParent:
                \_Begin: (work@vscale_csr_file), line:278:31, endln:278:89
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_IndexedPartSelect: mtime_full (work@vscale_csr_file.mtime_full), line:278:56, endln:278:67
                  |vpiParent:
                  \_Assignment: , line:278:37, endln:278:68
                  |vpiName:mtime_full
                  |vpiFullName:work@vscale_csr_file.mtime_full
                  |vpiDefName:mtime_full
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.mtime_full), line:55:53, endln:55:63
                  |vpiConstantSelect:1
                  |vpiIndexedPartSelectType:1
                  |vpiBaseExpr:
                  \_Constant: , line:278:56, endln:278:57
                    |vpiParent:
                    \_IndexedPartSelect: mtime_full (work@vscale_csr_file.mtime_full), line:278:56, endln:278:67
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
                  |vpiWidthExpr:
                  \_Constant: , line:4:24, endln:4:26
                    |vpiParent:
                    \_IndexedPartSelect: mtime_full (work@vscale_csr_file.mtime_full), line:278:56, endln:278:67
                    |vpiDecompile:32
                    |vpiSize:64
                    |UINT:32
                    |vpiConstType:9
                |vpiLhs:
                \_RefObj: (work@vscale_csr_file.rdata), line:278:37, endln:278:42
                  |vpiParent:
                  \_Assignment: , line:278:37, endln:278:68
                  |vpiName:rdata
                  |vpiFullName:work@vscale_csr_file.rdata
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.rdata), line:15:53, endln:15:58
              |vpiStmt:
              \_Assignment: , line:278:70, endln:278:84
                |vpiParent:
                \_Begin: (work@vscale_csr_file), line:278:31, endln:278:89
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:278:80, endln:278:84
                  |vpiParent:
                  \_Assignment: , line:278:70, endln:278:84
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_RefObj: (work@vscale_csr_file.defined), line:278:70, endln:278:77
                  |vpiParent:
                  \_Assignment: , line:278:70, endln:278:84
                  |vpiName:defined
                  |vpiFullName:work@vscale_csr_file.defined
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.defined), line:82:53, endln:82:60
          |vpiCaseItem:
          \_CaseItem: , line:279:9, endln:279:96
            |vpiParent:
            \_CaseStmt: , line:263:7, endln:295:14
            |vpiExpr:
            \_Constant: , line:19:28, endln:19:35
              |vpiParent:
              \_CaseItem: , line:279:9, endln:279:96
              |vpiDecompile:12'h741
              |vpiSize:12
              |HEX:741
              |vpiConstType:5
            |vpiStmt:
            \_Begin: (work@vscale_csr_file), line:279:31, endln:279:96
              |vpiParent:
              \_CaseItem: , line:279:9, endln:279:96
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_Assignment: , line:279:37, endln:279:75
                |vpiParent:
                \_Begin: (work@vscale_csr_file), line:279:31, endln:279:96
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_IndexedPartSelect: mtime_full (work@vscale_csr_file.mtime_full), line:279:56, endln:279:74
                  |vpiParent:
                  \_Assignment: , line:279:37, endln:279:75
                  |vpiName:mtime_full
                  |vpiFullName:work@vscale_csr_file.mtime_full
                  |vpiDefName:mtime_full
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.mtime_full), line:55:53, endln:55:63
                  |vpiConstantSelect:1
                  |vpiIndexedPartSelectType:1
                  |vpiBaseExpr:
                  \_Constant: , line:4:24, endln:4:26
                    |vpiParent:
                    \_IndexedPartSelect: mtime_full (work@vscale_csr_file.mtime_full), line:279:56, endln:279:74
                    |vpiDecompile:32
                    |vpiSize:64
                    |UINT:32
                    |vpiConstType:9
                  |vpiWidthExpr:
                  \_Constant: , line:4:24, endln:4:26
                    |vpiParent:
                    \_IndexedPartSelect: mtime_full (work@vscale_csr_file.mtime_full), line:279:56, endln:279:74
                    |vpiDecompile:32
                    |vpiSize:64
                    |UINT:32
                    |vpiConstType:9
                |vpiLhs:
                \_RefObj: (work@vscale_csr_file.rdata), line:279:37, endln:279:42
                  |vpiParent:
                  \_Assignment: , line:279:37, endln:279:75
                  |vpiName:rdata
                  |vpiFullName:work@vscale_csr_file.rdata
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.rdata), line:15:53, endln:15:58
              |vpiStmt:
              \_Assignment: , line:279:77, endln:279:91
                |vpiParent:
                \_Begin: (work@vscale_csr_file), line:279:31, endln:279:96
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:279:87, endln:279:91
                  |vpiParent:
                  \_Assignment: , line:279:77, endln:279:91
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_RefObj: (work@vscale_csr_file.defined), line:279:77, endln:279:84
                  |vpiParent:
                  \_Assignment: , line:279:77, endln:279:91
                  |vpiName:defined
                  |vpiFullName:work@vscale_csr_file.defined
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.defined), line:82:53, endln:82:60
          |vpiCaseItem:
          \_CaseItem: , line:280:9, endln:280:74
            |vpiParent:
            \_CaseStmt: , line:263:7, endln:295:14
            |vpiExpr:
            \_Constant: , line:20:28, endln:20:35
              |vpiParent:
              \_CaseItem: , line:280:9, endln:280:74
              |vpiDecompile:12'h340
              |vpiSize:12
              |HEX:340
              |vpiConstType:5
            |vpiStmt:
            \_Begin: (work@vscale_csr_file), line:280:31, endln:280:74
              |vpiParent:
              \_CaseItem: , line:280:9, endln:280:74
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_Assignment: , line:280:37, endln:280:53
                |vpiParent:
                \_Begin: (work@vscale_csr_file), line:280:31, endln:280:74
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_RefObj: (work@vscale_csr_file.mscratch), line:280:45, endln:280:53
                  |vpiParent:
                  \_Assignment: , line:280:37, endln:280:53
                  |vpiName:mscratch
                  |vpiFullName:work@vscale_csr_file.mscratch
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.mscratch), line:56:53, endln:56:61
                |vpiLhs:
                \_RefObj: (work@vscale_csr_file.rdata), line:280:37, endln:280:42
                  |vpiParent:
                  \_Assignment: , line:280:37, endln:280:53
                  |vpiName:rdata
                  |vpiFullName:work@vscale_csr_file.rdata
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.rdata), line:15:53, endln:15:58
              |vpiStmt:
              \_Assignment: , line:280:55, endln:280:69
                |vpiParent:
                \_Begin: (work@vscale_csr_file), line:280:31, endln:280:74
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:280:65, endln:280:69
                  |vpiParent:
                  \_Assignment: , line:280:55, endln:280:69
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_RefObj: (work@vscale_csr_file.defined), line:280:55, endln:280:62
                  |vpiParent:
                  \_Assignment: , line:280:55, endln:280:69
                  |vpiName:defined
                  |vpiFullName:work@vscale_csr_file.defined
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.defined), line:82:53, endln:82:60
          |vpiCaseItem:
          \_CaseItem: , line:281:9, endln:281:70
            |vpiParent:
            \_CaseStmt: , line:263:7, endln:295:14
            |vpiExpr:
            \_Constant: , line:21:28, endln:21:35
              |vpiParent:
              \_CaseItem: , line:281:9, endln:281:70
              |vpiDecompile:12'h341
              |vpiSize:12
              |HEX:341
              |vpiConstType:5
            |vpiStmt:
            \_Begin: (work@vscale_csr_file), line:281:31, endln:281:70
              |vpiParent:
              \_CaseItem: , line:281:9, endln:281:70
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_Assignment: , line:281:37, endln:281:49
                |vpiParent:
                \_Begin: (work@vscale_csr_file), line:281:31, endln:281:70
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_RefObj: (work@vscale_csr_file.mepc), line:281:45, endln:281:49
                  |vpiParent:
                  \_Assignment: , line:281:37, endln:281:49
                  |vpiName:mepc
                  |vpiFullName:work@vscale_csr_file.mepc
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.mepc), line:57:53, endln:57:57
                |vpiLhs:
                \_RefObj: (work@vscale_csr_file.rdata), line:281:37, endln:281:42
                  |vpiParent:
                  \_Assignment: , line:281:37, endln:281:49
                  |vpiName:rdata
                  |vpiFullName:work@vscale_csr_file.rdata
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.rdata), line:15:53, endln:15:58
              |vpiStmt:
              \_Assignment: , line:281:51, endln:281:65
                |vpiParent:
                \_Begin: (work@vscale_csr_file), line:281:31, endln:281:70
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:281:61, endln:281:65
                  |vpiParent:
                  \_Assignment: , line:281:51, endln:281:65
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_RefObj: (work@vscale_csr_file.defined), line:281:51, endln:281:58
                  |vpiParent:
                  \_Assignment: , line:281:51, endln:281:65
                  |vpiName:defined
                  |vpiFullName:work@vscale_csr_file.defined
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.defined), line:82:53, endln:82:60
          |vpiCaseItem:
          \_CaseItem: , line:282:9, endln:282:72
            |vpiParent:
            \_CaseStmt: , line:263:7, endln:295:14
            |vpiExpr:
            \_Constant: , line:22:28, endln:22:35
              |vpiParent:
              \_CaseItem: , line:282:9, endln:282:72
              |vpiDecompile:12'h342
              |vpiSize:12
              |HEX:342
              |vpiConstType:5
            |vpiStmt:
            \_Begin: (work@vscale_csr_file), line:282:31, endln:282:72
              |vpiParent:
              \_CaseItem: , line:282:9, endln:282:72
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_Assignment: , line:282:37, endln:282:51
                |vpiParent:
                \_Begin: (work@vscale_csr_file), line:282:31, endln:282:72
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_RefObj: (work@vscale_csr_file.mcause), line:282:45, endln:282:51
                  |vpiParent:
                  \_Assignment: , line:282:37, endln:282:51
                  |vpiName:mcause
                  |vpiFullName:work@vscale_csr_file.mcause
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.mcause), line:70:53, endln:70:59
                |vpiLhs:
                \_RefObj: (work@vscale_csr_file.rdata), line:282:37, endln:282:42
                  |vpiParent:
                  \_Assignment: , line:282:37, endln:282:51
                  |vpiName:rdata
                  |vpiFullName:work@vscale_csr_file.rdata
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.rdata), line:15:53, endln:15:58
              |vpiStmt:
              \_Assignment: , line:282:53, endln:282:67
                |vpiParent:
                \_Begin: (work@vscale_csr_file), line:282:31, endln:282:72
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:282:63, endln:282:67
                  |vpiParent:
                  \_Assignment: , line:282:53, endln:282:67
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_RefObj: (work@vscale_csr_file.defined), line:282:53, endln:282:60
                  |vpiParent:
                  \_Assignment: , line:282:53, endln:282:67
                  |vpiName:defined
                  |vpiFullName:work@vscale_csr_file.defined
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.defined), line:82:53, endln:82:60
          |vpiCaseItem:
          \_CaseItem: , line:283:9, endln:283:74
            |vpiParent:
            \_CaseStmt: , line:263:7, endln:295:14
            |vpiExpr:
            \_Constant: , line:23:28, endln:23:35
              |vpiParent:
              \_CaseItem: , line:283:9, endln:283:74
              |vpiDecompile:12'h343
              |vpiSize:12
              |HEX:343
              |vpiConstType:5
            |vpiStmt:
            \_Begin: (work@vscale_csr_file), line:283:31, endln:283:74
              |vpiParent:
              \_CaseItem: , line:283:9, endln:283:74
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_Assignment: , line:283:37, endln:283:53
                |vpiParent:
                \_Begin: (work@vscale_csr_file), line:283:31, endln:283:74
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_RefObj: (work@vscale_csr_file.mbadaddr), line:283:45, endln:283:53
                  |vpiParent:
                  \_Assignment: , line:283:37, endln:283:53
                  |vpiName:mbadaddr
                  |vpiFullName:work@vscale_csr_file.mbadaddr
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.mbadaddr), line:60:53, endln:60:61
                |vpiLhs:
                \_RefObj: (work@vscale_csr_file.rdata), line:283:37, endln:283:42
                  |vpiParent:
                  \_Assignment: , line:283:37, endln:283:53
                  |vpiName:rdata
                  |vpiFullName:work@vscale_csr_file.rdata
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.rdata), line:15:53, endln:15:58
              |vpiStmt:
              \_Assignment: , line:283:55, endln:283:69
                |vpiParent:
                \_Begin: (work@vscale_csr_file), line:283:31, endln:283:74
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:283:65, endln:283:69
                  |vpiParent:
                  \_Assignment: , line:283:55, endln:283:69
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_RefObj: (work@vscale_csr_file.defined), line:283:55, endln:283:62
                  |vpiParent:
                  \_Assignment: , line:283:55, endln:283:69
                  |vpiName:defined
                  |vpiFullName:work@vscale_csr_file.defined
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.defined), line:82:53, endln:82:60
          |vpiCaseItem:
          \_CaseItem: , line:284:9, endln:284:69
            |vpiParent:
            \_CaseStmt: , line:263:7, endln:295:14
            |vpiExpr:
            \_Constant: , line:24:28, endln:24:35
              |vpiParent:
              \_CaseItem: , line:284:9, endln:284:69
              |vpiDecompile:12'h344
              |vpiSize:12
              |HEX:344
              |vpiConstType:5
            |vpiStmt:
            \_Begin: (work@vscale_csr_file), line:284:31, endln:284:69
              |vpiParent:
              \_CaseItem: , line:284:9, endln:284:69
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_Assignment: , line:284:37, endln:284:48
                |vpiParent:
                \_Begin: (work@vscale_csr_file), line:284:31, endln:284:69
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_RefObj: (work@vscale_csr_file.mip), line:284:45, endln:284:48
                  |vpiParent:
                  \_Assignment: , line:284:37, endln:284:48
                  |vpiName:mip
                  |vpiFullName:work@vscale_csr_file.mip
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.mip), line:69:53, endln:69:56
                |vpiLhs:
                \_RefObj: (work@vscale_csr_file.rdata), line:284:37, endln:284:42
                  |vpiParent:
                  \_Assignment: , line:284:37, endln:284:48
                  |vpiName:rdata
                  |vpiFullName:work@vscale_csr_file.rdata
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.rdata), line:15:53, endln:15:58
              |vpiStmt:
              \_Assignment: , line:284:50, endln:284:64
                |vpiParent:
                \_Begin: (work@vscale_csr_file), line:284:31, endln:284:69
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:284:60, endln:284:64
                  |vpiParent:
                  \_Assignment: , line:284:50, endln:284:64
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_RefObj: (work@vscale_csr_file.defined), line:284:50, endln:284:57
                  |vpiParent:
                  \_Assignment: , line:284:50, endln:284:64
                  |vpiName:defined
                  |vpiFullName:work@vscale_csr_file.defined
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.defined), line:82:53, endln:82:60
          |vpiCaseItem:
          \_CaseItem: , line:285:9, endln:285:89
            |vpiParent:
            \_CaseStmt: , line:263:7, endln:295:14
            |vpiExpr:
            \_Constant: , line:25:28, endln:25:35
              |vpiParent:
              \_CaseItem: , line:285:9, endln:285:89
              |vpiDecompile:12'h900
              |vpiSize:12
              |HEX:900
              |vpiConstType:5
            |vpiStmt:
            \_Begin: (work@vscale_csr_file), line:285:31, endln:285:89
              |vpiParent:
              \_CaseItem: , line:285:9, endln:285:89
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_Assignment: , line:285:37, endln:285:68
                |vpiParent:
                \_Begin: (work@vscale_csr_file), line:285:31, endln:285:89
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_IndexedPartSelect: cycle_full (work@vscale_csr_file.cycle_full), line:285:56, endln:285:67
                  |vpiParent:
                  \_Assignment: , line:285:37, endln:285:68
                  |vpiName:cycle_full
                  |vpiFullName:work@vscale_csr_file.cycle_full
                  |vpiDefName:cycle_full
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.cycle_full), line:46:53, endln:46:63
                  |vpiConstantSelect:1
                  |vpiIndexedPartSelectType:1
                  |vpiBaseExpr:
                  \_Constant: , line:285:56, endln:285:57
                    |vpiParent:
                    \_IndexedPartSelect: cycle_full (work@vscale_csr_file.cycle_full), line:285:56, endln:285:67
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
                  |vpiWidthExpr:
                  \_Constant: , line:4:24, endln:4:26
                    |vpiParent:
                    \_IndexedPartSelect: cycle_full (work@vscale_csr_file.cycle_full), line:285:56, endln:285:67
                    |vpiDecompile:32
                    |vpiSize:64
                    |UINT:32
                    |vpiConstType:9
                |vpiLhs:
                \_RefObj: (work@vscale_csr_file.rdata), line:285:37, endln:285:42
                  |vpiParent:
                  \_Assignment: , line:285:37, endln:285:68
                  |vpiName:rdata
                  |vpiFullName:work@vscale_csr_file.rdata
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.rdata), line:15:53, endln:15:58
              |vpiStmt:
              \_Assignment: , line:285:70, endln:285:84
                |vpiParent:
                \_Begin: (work@vscale_csr_file), line:285:31, endln:285:89
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:285:80, endln:285:84
                  |vpiParent:
                  \_Assignment: , line:285:70, endln:285:84
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_RefObj: (work@vscale_csr_file.defined), line:285:70, endln:285:77
                  |vpiParent:
                  \_Assignment: , line:285:70, endln:285:84
                  |vpiName:defined
                  |vpiFullName:work@vscale_csr_file.defined
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.defined), line:82:53, endln:82:60
          |vpiCaseItem:
          \_CaseItem: , line:286:9, endln:286:88
            |vpiParent:
            \_CaseStmt: , line:263:7, endln:295:14
            |vpiExpr:
            \_Constant: , line:26:28, endln:26:35
              |vpiParent:
              \_CaseItem: , line:286:9, endln:286:88
              |vpiDecompile:12'h901
              |vpiSize:12
              |HEX:901
              |vpiConstType:5
            |vpiStmt:
            \_Begin: (work@vscale_csr_file), line:286:31, endln:286:88
              |vpiParent:
              \_CaseItem: , line:286:9, endln:286:88
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_Assignment: , line:286:37, endln:286:67
                |vpiParent:
                \_Begin: (work@vscale_csr_file), line:286:31, endln:286:88
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_IndexedPartSelect: time_full (work@vscale_csr_file.time_full), line:286:55, endln:286:66
                  |vpiParent:
                  \_Assignment: , line:286:37, endln:286:67
                  |vpiName:time_full
                  |vpiFullName:work@vscale_csr_file.time_full
                  |vpiDefName:time_full
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.time_full), line:47:53, endln:47:62
                  |vpiConstantSelect:1
                  |vpiIndexedPartSelectType:1
                  |vpiBaseExpr:
                  \_Constant: , line:286:55, endln:286:56
                    |vpiParent:
                    \_IndexedPartSelect: time_full (work@vscale_csr_file.time_full), line:286:55, endln:286:66
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
                  |vpiWidthExpr:
                  \_Constant: , line:4:24, endln:4:26
                    |vpiParent:
                    \_IndexedPartSelect: time_full (work@vscale_csr_file.time_full), line:286:55, endln:286:66
                    |vpiDecompile:32
                    |vpiSize:64
                    |UINT:32
                    |vpiConstType:9
                |vpiLhs:
                \_RefObj: (work@vscale_csr_file.rdata), line:286:37, endln:286:42
                  |vpiParent:
                  \_Assignment: , line:286:37, endln:286:67
                  |vpiName:rdata
                  |vpiFullName:work@vscale_csr_file.rdata
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.rdata), line:15:53, endln:15:58
              |vpiStmt:
              \_Assignment: , line:286:69, endln:286:83
                |vpiParent:
                \_Begin: (work@vscale_csr_file), line:286:31, endln:286:88
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:286:79, endln:286:83
                  |vpiParent:
                  \_Assignment: , line:286:69, endln:286:83
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_RefObj: (work@vscale_csr_file.defined), line:286:69, endln:286:76
                  |vpiParent:
                  \_Assignment: , line:286:69, endln:286:83
                  |vpiName:defined
                  |vpiFullName:work@vscale_csr_file.defined
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.defined), line:82:53, endln:82:60
          |vpiCaseItem:
          \_CaseItem: , line:287:9, endln:287:91
            |vpiParent:
            \_CaseStmt: , line:263:7, endln:295:14
            |vpiExpr:
            \_Constant: , line:27:28, endln:27:35
              |vpiParent:
              \_CaseItem: , line:287:9, endln:287:91
              |vpiDecompile:12'h902
              |vpiSize:12
              |HEX:902
              |vpiConstType:5
            |vpiStmt:
            \_Begin: (work@vscale_csr_file), line:287:31, endln:287:91
              |vpiParent:
              \_CaseItem: , line:287:9, endln:287:91
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_Assignment: , line:287:37, endln:287:70
                |vpiParent:
                \_Begin: (work@vscale_csr_file), line:287:31, endln:287:91
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_IndexedPartSelect: instret_full (work@vscale_csr_file.instret_full), line:287:58, endln:287:69
                  |vpiParent:
                  \_Assignment: , line:287:37, endln:287:70
                  |vpiName:instret_full
                  |vpiFullName:work@vscale_csr_file.instret_full
                  |vpiDefName:instret_full
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.instret_full), line:48:53, endln:48:65
                  |vpiConstantSelect:1
                  |vpiIndexedPartSelectType:1
                  |vpiBaseExpr:
                  \_Constant: , line:287:58, endln:287:59
                    |vpiParent:
                    \_IndexedPartSelect: instret_full (work@vscale_csr_file.instret_full), line:287:58, endln:287:69
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
                  |vpiWidthExpr:
                  \_Constant: , line:4:24, endln:4:26
                    |vpiParent:
                    \_IndexedPartSelect: instret_full (work@vscale_csr_file.instret_full), line:287:58, endln:287:69
                    |vpiDecompile:32
                    |vpiSize:64
                    |UINT:32
                    |vpiConstType:9
                |vpiLhs:
                \_RefObj: (work@vscale_csr_file.rdata), line:287:37, endln:287:42
                  |vpiParent:
                  \_Assignment: , line:287:37, endln:287:70
                  |vpiName:rdata
                  |vpiFullName:work@vscale_csr_file.rdata
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.rdata), line:15:53, endln:15:58
              |vpiStmt:
              \_Assignment: , line:287:72, endln:287:86
                |vpiParent:
                \_Begin: (work@vscale_csr_file), line:287:31, endln:287:91
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:287:82, endln:287:86
                  |vpiParent:
                  \_Assignment: , line:287:72, endln:287:86
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_RefObj: (work@vscale_csr_file.defined), line:287:72, endln:287:79
                  |vpiParent:
                  \_Assignment: , line:287:72, endln:287:86
                  |vpiName:defined
                  |vpiFullName:work@vscale_csr_file.defined
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.defined), line:82:53, endln:82:60
          |vpiCaseItem:
          \_CaseItem: , line:288:9, endln:288:96
            |vpiParent:
            \_CaseStmt: , line:263:7, endln:295:14
            |vpiExpr:
            \_Constant: , line:28:28, endln:28:35
              |vpiParent:
              \_CaseItem: , line:288:9, endln:288:96
              |vpiDecompile:12'h980
              |vpiSize:12
              |HEX:980
              |vpiConstType:5
            |vpiStmt:
            \_Begin: (work@vscale_csr_file), line:288:31, endln:288:96
              |vpiParent:
              \_CaseItem: , line:288:9, endln:288:96
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_Assignment: , line:288:37, endln:288:75
                |vpiParent:
                \_Begin: (work@vscale_csr_file), line:288:31, endln:288:96
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_IndexedPartSelect: cycle_full (work@vscale_csr_file.cycle_full), line:288:56, endln:288:74
                  |vpiParent:
                  \_Assignment: , line:288:37, endln:288:75
                  |vpiName:cycle_full
                  |vpiFullName:work@vscale_csr_file.cycle_full
                  |vpiDefName:cycle_full
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.cycle_full), line:46:53, endln:46:63
                  |vpiConstantSelect:1
                  |vpiIndexedPartSelectType:1
                  |vpiBaseExpr:
                  \_Constant: , line:4:24, endln:4:26
                    |vpiParent:
                    \_IndexedPartSelect: cycle_full (work@vscale_csr_file.cycle_full), line:288:56, endln:288:74
                    |vpiDecompile:32
                    |vpiSize:64
                    |UINT:32
                    |vpiConstType:9
                  |vpiWidthExpr:
                  \_Constant: , line:4:24, endln:4:26
                    |vpiParent:
                    \_IndexedPartSelect: cycle_full (work@vscale_csr_file.cycle_full), line:288:56, endln:288:74
                    |vpiDecompile:32
                    |vpiSize:64
                    |UINT:32
                    |vpiConstType:9
                |vpiLhs:
                \_RefObj: (work@vscale_csr_file.rdata), line:288:37, endln:288:42
                  |vpiParent:
                  \_Assignment: , line:288:37, endln:288:75
                  |vpiName:rdata
                  |vpiFullName:work@vscale_csr_file.rdata
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.rdata), line:15:53, endln:15:58
              |vpiStmt:
              \_Assignment: , line:288:77, endln:288:91
                |vpiParent:
                \_Begin: (work@vscale_csr_file), line:288:31, endln:288:96
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:288:87, endln:288:91
                  |vpiParent:
                  \_Assignment: , line:288:77, endln:288:91
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_RefObj: (work@vscale_csr_file.defined), line:288:77, endln:288:84
                  |vpiParent:
                  \_Assignment: , line:288:77, endln:288:91
                  |vpiName:defined
                  |vpiFullName:work@vscale_csr_file.defined
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.defined), line:82:53, endln:82:60
          |vpiCaseItem:
          \_CaseItem: , line:289:9, endln:289:95
            |vpiParent:
            \_CaseStmt: , line:263:7, endln:295:14
            |vpiExpr:
            \_Constant: , line:29:28, endln:29:35
              |vpiParent:
              \_CaseItem: , line:289:9, endln:289:95
              |vpiDecompile:12'h981
              |vpiSize:12
              |HEX:981
              |vpiConstType:5
            |vpiStmt:
            \_Begin: (work@vscale_csr_file), line:289:31, endln:289:95
              |vpiParent:
              \_CaseItem: , line:289:9, endln:289:95
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_Assignment: , line:289:37, endln:289:74
                |vpiParent:
                \_Begin: (work@vscale_csr_file), line:289:31, endln:289:95
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_IndexedPartSelect: time_full (work@vscale_csr_file.time_full), line:289:55, endln:289:73
                  |vpiParent:
                  \_Assignment: , line:289:37, endln:289:74
                  |vpiName:time_full
                  |vpiFullName:work@vscale_csr_file.time_full
                  |vpiDefName:time_full
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.time_full), line:47:53, endln:47:62
                  |vpiConstantSelect:1
                  |vpiIndexedPartSelectType:1
                  |vpiBaseExpr:
                  \_Constant: , line:4:24, endln:4:26
                    |vpiParent:
                    \_IndexedPartSelect: time_full (work@vscale_csr_file.time_full), line:289:55, endln:289:73
                    |vpiDecompile:32
                    |vpiSize:64
                    |UINT:32
                    |vpiConstType:9
                  |vpiWidthExpr:
                  \_Constant: , line:4:24, endln:4:26
                    |vpiParent:
                    \_IndexedPartSelect: time_full (work@vscale_csr_file.time_full), line:289:55, endln:289:73
                    |vpiDecompile:32
                    |vpiSize:64
                    |UINT:32
                    |vpiConstType:9
                |vpiLhs:
                \_RefObj: (work@vscale_csr_file.rdata), line:289:37, endln:289:42
                  |vpiParent:
                  \_Assignment: , line:289:37, endln:289:74
                  |vpiName:rdata
                  |vpiFullName:work@vscale_csr_file.rdata
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.rdata), line:15:53, endln:15:58
              |vpiStmt:
              \_Assignment: , line:289:76, endln:289:90
                |vpiParent:
                \_Begin: (work@vscale_csr_file), line:289:31, endln:289:95
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:289:86, endln:289:90
                  |vpiParent:
                  \_Assignment: , line:289:76, endln:289:90
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_RefObj: (work@vscale_csr_file.defined), line:289:76, endln:289:83
                  |vpiParent:
                  \_Assignment: , line:289:76, endln:289:90
                  |vpiName:defined
                  |vpiFullName:work@vscale_csr_file.defined
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.defined), line:82:53, endln:82:60
          |vpiCaseItem:
          \_CaseItem: , line:290:9, endln:290:98
            |vpiParent:
            \_CaseStmt: , line:263:7, endln:295:14
            |vpiExpr:
            \_Constant: , line:30:28, endln:30:35
              |vpiParent:
              \_CaseItem: , line:290:9, endln:290:98
              |vpiDecompile:12'h982
              |vpiSize:12
              |HEX:982
              |vpiConstType:5
            |vpiStmt:
            \_Begin: (work@vscale_csr_file), line:290:31, endln:290:98
              |vpiParent:
              \_CaseItem: , line:290:9, endln:290:98
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_Assignment: , line:290:37, endln:290:77
                |vpiParent:
                \_Begin: (work@vscale_csr_file), line:290:31, endln:290:98
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_IndexedPartSelect: instret_full (work@vscale_csr_file.instret_full), line:290:58, endln:290:76
                  |vpiParent:
                  \_Assignment: , line:290:37, endln:290:77
                  |vpiName:instret_full
                  |vpiFullName:work@vscale_csr_file.instret_full
                  |vpiDefName:instret_full
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.instret_full), line:48:53, endln:48:65
                  |vpiConstantSelect:1
                  |vpiIndexedPartSelectType:1
                  |vpiBaseExpr:
                  \_Constant: , line:4:24, endln:4:26
                    |vpiParent:
                    \_IndexedPartSelect: instret_full (work@vscale_csr_file.instret_full), line:290:58, endln:290:76
                    |vpiDecompile:32
                    |vpiSize:64
                    |UINT:32
                    |vpiConstType:9
                  |vpiWidthExpr:
                  \_Constant: , line:4:24, endln:4:26
                    |vpiParent:
                    \_IndexedPartSelect: instret_full (work@vscale_csr_file.instret_full), line:290:58, endln:290:76
                    |vpiDecompile:32
                    |vpiSize:64
                    |UINT:32
                    |vpiConstType:9
                |vpiLhs:
                \_RefObj: (work@vscale_csr_file.rdata), line:290:37, endln:290:42
                  |vpiParent:
                  \_Assignment: , line:290:37, endln:290:77
                  |vpiName:rdata
                  |vpiFullName:work@vscale_csr_file.rdata
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.rdata), line:15:53, endln:15:58
              |vpiStmt:
              \_Assignment: , line:290:79, endln:290:93
                |vpiParent:
                \_Begin: (work@vscale_csr_file), line:290:31, endln:290:98
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:290:89, endln:290:93
                  |vpiParent:
                  \_Assignment: , line:290:79, endln:290:93
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_RefObj: (work@vscale_csr_file.defined), line:290:79, endln:290:86
                  |vpiParent:
                  \_Assignment: , line:290:79, endln:290:93
                  |vpiName:defined
                  |vpiFullName:work@vscale_csr_file.defined
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.defined), line:82:53, endln:82:60
          |vpiCaseItem:
          \_CaseItem: , line:292:9, endln:292:71
            |vpiParent:
            \_CaseStmt: , line:263:7, endln:295:14
            |vpiExpr:
            \_Constant: , line:32:28, endln:32:35
              |vpiParent:
              \_CaseItem: , line:292:9, endln:292:71
              |vpiDecompile:12'h780
              |vpiSize:12
              |HEX:780
              |vpiConstType:5
            |vpiStmt:
            \_Begin: (work@vscale_csr_file), line:292:29, endln:292:71
              |vpiParent:
              \_CaseItem: , line:292:9, endln:292:71
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_Assignment: , line:292:35, endln:292:50
                |vpiParent:
                \_Begin: (work@vscale_csr_file), line:292:29, endln:292:71
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_RefObj: (work@vscale_csr_file.to_host), line:292:43, endln:292:50
                  |vpiParent:
                  \_Assignment: , line:292:35, endln:292:50
                  |vpiName:to_host
                  |vpiFullName:work@vscale_csr_file.to_host
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.to_host), line:72:53, endln:72:60
                |vpiLhs:
                \_RefObj: (work@vscale_csr_file.rdata), line:292:35, endln:292:40
                  |vpiParent:
                  \_Assignment: , line:292:35, endln:292:50
                  |vpiName:rdata
                  |vpiFullName:work@vscale_csr_file.rdata
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.rdata), line:15:53, endln:15:58
              |vpiStmt:
              \_Assignment: , line:292:52, endln:292:66
                |vpiParent:
                \_Begin: (work@vscale_csr_file), line:292:29, endln:292:71
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:292:62, endln:292:66
                  |vpiParent:
                  \_Assignment: , line:292:52, endln:292:66
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_RefObj: (work@vscale_csr_file.defined), line:292:52, endln:292:59
                  |vpiParent:
                  \_Assignment: , line:292:52, endln:292:66
                  |vpiName:defined
                  |vpiFullName:work@vscale_csr_file.defined
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.defined), line:82:53, endln:82:60
          |vpiCaseItem:
          \_CaseItem: , line:293:9, endln:293:75
            |vpiParent:
            \_CaseStmt: , line:263:7, endln:295:14
            |vpiExpr:
            \_Constant: , line:33:28, endln:33:35
              |vpiParent:
              \_CaseItem: , line:293:9, endln:293:75
              |vpiDecompile:12'h781
              |vpiSize:12
              |HEX:781
              |vpiConstType:5
            |vpiStmt:
            \_Begin: (work@vscale_csr_file), line:293:31, endln:293:75
              |vpiParent:
              \_CaseItem: , line:293:9, endln:293:75
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_Assignment: , line:293:37, endln:293:54
                |vpiParent:
                \_Begin: (work@vscale_csr_file), line:293:31, endln:293:75
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_RefObj: (work@vscale_csr_file.from_host), line:293:45, endln:293:54
                  |vpiParent:
                  \_Assignment: , line:293:37, endln:293:54
                  |vpiName:from_host
                  |vpiFullName:work@vscale_csr_file.from_host
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.from_host), line:73:53, endln:73:62
                |vpiLhs:
                \_RefObj: (work@vscale_csr_file.rdata), line:293:37, endln:293:42
                  |vpiParent:
                  \_Assignment: , line:293:37, endln:293:54
                  |vpiName:rdata
                  |vpiFullName:work@vscale_csr_file.rdata
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.rdata), line:15:53, endln:15:58
              |vpiStmt:
              \_Assignment: , line:293:56, endln:293:70
                |vpiParent:
                \_Begin: (work@vscale_csr_file), line:293:31, endln:293:75
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:293:66, endln:293:70
                  |vpiParent:
                  \_Assignment: , line:293:56, endln:293:70
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_RefObj: (work@vscale_csr_file.defined), line:293:56, endln:293:63
                  |vpiParent:
                  \_Assignment: , line:293:56, endln:293:70
                  |vpiName:defined
                  |vpiFullName:work@vscale_csr_file.defined
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.defined), line:82:53, endln:82:60
          |vpiCaseItem:
          \_CaseItem: , line:294:9, endln:294:55
            |vpiParent:
            \_CaseStmt: , line:263:7, endln:295:14
            |vpiStmt:
            \_Begin: (work@vscale_csr_file), line:294:19, endln:294:55
              |vpiParent:
              \_CaseItem: , line:294:9, endln:294:55
              |vpiFullName:work@vscale_csr_file
              |vpiStmt:
              \_Assignment: , line:294:25, endln:294:34
                |vpiParent:
                \_Begin: (work@vscale_csr_file), line:294:19, endln:294:55
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:294:33, endln:294:34
                  |vpiParent:
                  \_Assignment: , line:294:25, endln:294:34
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiConstType:9
                |vpiLhs:
                \_RefObj: (work@vscale_csr_file.rdata), line:294:25, endln:294:30
                  |vpiParent:
                  \_Assignment: , line:294:25, endln:294:34
                  |vpiName:rdata
                  |vpiFullName:work@vscale_csr_file.rdata
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.rdata), line:15:53, endln:15:58
              |vpiStmt:
              \_Assignment: , line:294:36, endln:294:50
                |vpiParent:
                \_Begin: (work@vscale_csr_file), line:294:19, endln:294:55
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:294:46, endln:294:50
                  |vpiParent:
                  \_Assignment: , line:294:36, endln:294:50
                  |vpiDecompile:1'b0
                  |vpiSize:1
                  |BIN:0
                  |vpiConstType:3
                |vpiLhs:
                \_RefObj: (work@vscale_csr_file.defined), line:294:36, endln:294:43
                  |vpiParent:
                  \_Assignment: , line:294:36, endln:294:50
                  |vpiName:defined
                  |vpiFullName:work@vscale_csr_file.defined
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.defined), line:82:53, endln:82:60
    |vpiAlwaysType:1
  |vpiProcess:
  \_Always: , line:299:4, endln:354:7
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiStmt:
    \_EventControl: , line:299:11, endln:299:25
      |vpiParent:
      \_Always: , line:299:4, endln:354:7
      |vpiCondition:
      \_Operation: , line:299:13, endln:299:24
        |vpiParent:
        \_EventControl: , line:299:11, endln:299:25
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@vscale_csr_file.clk), line:299:21, endln:299:24
          |vpiParent:
          \_Operation: , line:299:13, endln:299:24
          |vpiName:clk
          |vpiFullName:work@vscale_csr_file.clk
          |vpiActual:
          \_Net: (work@vscale_csr_file.clk), line:7:37, endln:7:40
      |vpiStmt:
      \_Begin: (work@vscale_csr_file), line:299:26, endln:354:7
        |vpiParent:
        \_EventControl: , line:299:11, endln:299:25
        |vpiFullName:work@vscale_csr_file
        |vpiStmt:
        \_IfElse: , line:300:7, endln:353:10
          |vpiParent:
          \_Begin: (work@vscale_csr_file), line:299:26, endln:354:7
          |vpiCondition:
          \_RefObj: (work@vscale_csr_file.reset), line:300:11, endln:300:16
            |vpiParent:
            \_IfElse: , line:300:7, endln:353:10
            |vpiName:reset
            |vpiFullName:work@vscale_csr_file.reset
            |vpiActual:
            \_Net: (work@vscale_csr_file.reset), line:9:37, endln:9:42
          |vpiStmt:
          \_Begin: (work@vscale_csr_file), line:300:18, endln:310:10
            |vpiParent:
            \_IfElse: , line:300:7, endln:353:10
            |vpiFullName:work@vscale_csr_file
            |vpiStmt:
            \_Assignment: , line:301:10, endln:301:25
              |vpiParent:
              \_Begin: (work@vscale_csr_file), line:300:18, endln:310:10
              |vpiOpType:82
              |vpiRhs:
              \_Constant: , line:301:24, endln:301:25
                |vpiParent:
                \_Assignment: , line:301:10, endln:301:25
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_RefObj: (work@vscale_csr_file.cycle_full), line:301:10, endln:301:20
                |vpiParent:
                \_Assignment: , line:301:10, endln:301:25
                |vpiName:cycle_full
                |vpiFullName:work@vscale_csr_file.cycle_full
                |vpiActual:
                \_Net: (work@vscale_csr_file.cycle_full), line:46:53, endln:46:63
            |vpiStmt:
            \_Assignment: , line:302:10, endln:302:24
              |vpiParent:
              \_Begin: (work@vscale_csr_file), line:300:18, endln:310:10
              |vpiOpType:82
              |vpiRhs:
              \_Constant: , line:302:23, endln:302:24
                |vpiParent:
                \_Assignment: , line:302:10, endln:302:24
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_RefObj: (work@vscale_csr_file.time_full), line:302:10, endln:302:19
                |vpiParent:
                \_Assignment: , line:302:10, endln:302:24
                |vpiName:time_full
                |vpiFullName:work@vscale_csr_file.time_full
                |vpiActual:
                \_Net: (work@vscale_csr_file.time_full), line:47:53, endln:47:62
            |vpiStmt:
            \_Assignment: , line:303:10, endln:303:27
              |vpiParent:
              \_Begin: (work@vscale_csr_file), line:300:18, endln:310:10
              |vpiOpType:82
              |vpiRhs:
              \_Constant: , line:303:26, endln:303:27
                |vpiParent:
                \_Assignment: , line:303:10, endln:303:27
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_RefObj: (work@vscale_csr_file.instret_full), line:303:10, endln:303:22
                |vpiParent:
                \_Assignment: , line:303:10, endln:303:27
                |vpiName:instret_full
                |vpiFullName:work@vscale_csr_file.instret_full
                |vpiActual:
                \_Net: (work@vscale_csr_file.instret_full), line:48:53, endln:48:65
            |vpiStmt:
            \_Assignment: , line:304:10, endln:304:25
              |vpiParent:
              \_Begin: (work@vscale_csr_file), line:300:18, endln:310:10
              |vpiOpType:82
              |vpiRhs:
              \_Constant: , line:304:24, endln:304:25
                |vpiParent:
                \_Assignment: , line:304:10, endln:304:25
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_RefObj: (work@vscale_csr_file.mtime_full), line:304:10, endln:304:20
                |vpiParent:
                \_Assignment: , line:304:10, endln:304:25
                |vpiName:mtime_full
                |vpiFullName:work@vscale_csr_file.mtime_full
                |vpiActual:
                \_Net: (work@vscale_csr_file.mtime_full), line:55:53, endln:55:63
            |vpiStmt:
            \_Assignment: , line:305:10, endln:305:22
              |vpiParent:
              \_Begin: (work@vscale_csr_file), line:300:18, endln:310:10
              |vpiOpType:82
              |vpiRhs:
              \_Constant: , line:305:21, endln:305:22
                |vpiParent:
                \_Assignment: , line:305:10, endln:305:22
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_RefObj: (work@vscale_csr_file.to_host), line:305:10, endln:305:17
                |vpiParent:
                \_Assignment: , line:305:10, endln:305:22
                |vpiName:to_host
                |vpiFullName:work@vscale_csr_file.to_host
                |vpiActual:
                \_Net: (work@vscale_csr_file.to_host), line:72:53, endln:72:60
            |vpiStmt:
            \_Assignment: , line:306:10, endln:306:24
              |vpiParent:
              \_Begin: (work@vscale_csr_file), line:300:18, endln:310:10
              |vpiOpType:82
              |vpiRhs:
              \_Constant: , line:306:23, endln:306:24
                |vpiParent:
                \_Assignment: , line:306:10, endln:306:24
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_RefObj: (work@vscale_csr_file.from_host), line:306:10, endln:306:19
                |vpiParent:
                \_Assignment: , line:306:10, endln:306:24
                |vpiName:from_host
                |vpiFullName:work@vscale_csr_file.from_host
                |vpiActual:
                \_Net: (work@vscale_csr_file.from_host), line:73:53, endln:73:62
            |vpiStmt:
            \_Assignment: , line:307:10, endln:307:24
              |vpiParent:
              \_Begin: (work@vscale_csr_file), line:300:18, endln:310:10
              |vpiOpType:82
              |vpiRhs:
              \_Constant: , line:307:19, endln:307:24
                |vpiParent:
                \_Assignment: , line:307:10, endln:307:24
                |vpiDecompile:'h100
                |vpiSize:-1
                |HEX:100
                |vpiConstType:5
              |vpiLhs:
              \_RefObj: (work@vscale_csr_file.mtvec), line:307:10, endln:307:15
                |vpiParent:
                \_Assignment: , line:307:10, endln:307:24
                |vpiName:mtvec
                |vpiFullName:work@vscale_csr_file.mtvec
                |vpiActual:
                \_Net: (work@vscale_csr_file.mtvec), line:50:53, endln:50:58
            |vpiStmt:
            \_Assignment: , line:308:10, endln:308:23
              |vpiParent:
              \_Begin: (work@vscale_csr_file), line:300:18, endln:310:10
              |vpiOpType:82
              |vpiRhs:
              \_Constant: , line:308:22, endln:308:23
                |vpiParent:
                \_Assignment: , line:308:10, endln:308:23
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_RefObj: (work@vscale_csr_file.mtimecmp), line:308:10, endln:308:18
                |vpiParent:
                \_Assignment: , line:308:10, endln:308:23
                |vpiName:mtimecmp
                |vpiFullName:work@vscale_csr_file.mtimecmp
                |vpiActual:
                \_Net: (work@vscale_csr_file.mtimecmp), line:54:53, endln:54:61
            |vpiStmt:
            \_Assignment: , line:309:10, endln:309:23
              |vpiParent:
              \_Begin: (work@vscale_csr_file), line:300:18, endln:310:10
              |vpiOpType:82
              |vpiRhs:
              \_Constant: , line:309:22, endln:309:23
                |vpiParent:
                \_Assignment: , line:309:10, endln:309:23
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_RefObj: (work@vscale_csr_file.mscratch), line:309:10, endln:309:18
                |vpiParent:
                \_Assignment: , line:309:10, endln:309:23
                |vpiName:mscratch
                |vpiFullName:work@vscale_csr_file.mscratch
                |vpiActual:
                \_Net: (work@vscale_csr_file.mscratch), line:56:53, endln:56:61
          |vpiElseStmt:
          \_Begin: (work@vscale_csr_file), line:310:16, endln:353:10
            |vpiParent:
            \_IfElse: , line:300:7, endln:353:10
            |vpiFullName:work@vscale_csr_file
            |vpiStmt:
            \_Assignment: , line:311:10, endln:311:38
              |vpiParent:
              \_Begin: (work@vscale_csr_file), line:310:16, endln:353:10
              |vpiOpType:82
              |vpiRhs:
              \_Operation: , line:311:24, endln:311:38
                |vpiParent:
                \_Assignment: , line:311:10, endln:311:38
                |vpiOpType:24
                |vpiOperand:
                \_RefObj: (work@vscale_csr_file.cycle_full), line:311:24, endln:311:34
                  |vpiParent:
                  \_Operation: , line:311:24, endln:311:38
                  |vpiName:cycle_full
                  |vpiFullName:work@vscale_csr_file.cycle_full
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.cycle_full), line:46:53, endln:46:63
                |vpiOperand:
                \_Constant: , line:311:37, endln:311:38
                  |vpiParent:
                  \_Operation: , line:311:24, endln:311:38
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
              |vpiLhs:
              \_RefObj: (work@vscale_csr_file.cycle_full), line:311:10, endln:311:20
                |vpiParent:
                \_Assignment: , line:311:10, endln:311:38
                |vpiName:cycle_full
                |vpiFullName:work@vscale_csr_file.cycle_full
                |vpiActual:
                \_Net: (work@vscale_csr_file.cycle_full), line:46:53, endln:46:63
            |vpiStmt:
            \_Assignment: , line:312:10, endln:312:36
              |vpiParent:
              \_Begin: (work@vscale_csr_file), line:310:16, endln:353:10
              |vpiOpType:82
              |vpiRhs:
              \_Operation: , line:312:23, endln:312:36
                |vpiParent:
                \_Assignment: , line:312:10, endln:312:36
                |vpiOpType:24
                |vpiOperand:
                \_RefObj: (work@vscale_csr_file.time_full), line:312:23, endln:312:32
                  |vpiParent:
                  \_Operation: , line:312:23, endln:312:36
                  |vpiName:time_full
                  |vpiFullName:work@vscale_csr_file.time_full
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.time_full), line:47:53, endln:47:62
                |vpiOperand:
                \_Constant: , line:312:35, endln:312:36
                  |vpiParent:
                  \_Operation: , line:312:23, endln:312:36
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
              |vpiLhs:
              \_RefObj: (work@vscale_csr_file.time_full), line:312:10, endln:312:19
                |vpiParent:
                \_Assignment: , line:312:10, endln:312:36
                |vpiName:time_full
                |vpiFullName:work@vscale_csr_file.time_full
                |vpiActual:
                \_Net: (work@vscale_csr_file.time_full), line:47:53, endln:47:62
            |vpiStmt:
            \_IfStmt: , line:313:10, endln:314:45
              |vpiParent:
              \_Begin: (work@vscale_csr_file), line:310:16, endln:353:10
              |vpiCondition:
              \_RefObj: (work@vscale_csr_file.retire), line:313:14, endln:313:20
                |vpiParent:
                \_IfStmt: , line:313:10, endln:314:45
                |vpiName:retire
                |vpiFullName:work@vscale_csr_file.retire
                |vpiActual:
                \_Net: (work@vscale_csr_file.retire), line:16:37, endln:16:43
              |vpiStmt:
              \_Assignment: , line:314:12, endln:314:44
                |vpiParent:
                \_IfStmt: , line:313:10, endln:314:45
                |vpiOpType:82
                |vpiRhs:
                \_Operation: , line:314:28, endln:314:44
                  |vpiParent:
                  \_Assignment: , line:314:12, endln:314:44
                  |vpiOpType:24
                  |vpiOperand:
                  \_RefObj: (work@vscale_csr_file.instret_full), line:314:28, endln:314:40
                    |vpiParent:
                    \_Operation: , line:314:28, endln:314:44
                    |vpiName:instret_full
                    |vpiFullName:work@vscale_csr_file.instret_full
                    |vpiActual:
                    \_Net: (work@vscale_csr_file.instret_full), line:48:53, endln:48:65
                  |vpiOperand:
                  \_Constant: , line:314:43, endln:314:44
                    |vpiParent:
                    \_Operation: , line:314:28, endln:314:44
                    |vpiDecompile:1
                    |vpiSize:64
                    |UINT:1
                    |vpiConstType:9
                |vpiLhs:
                \_RefObj: (work@vscale_csr_file.instret_full), line:314:12, endln:314:24
                  |vpiParent:
                  \_Assignment: , line:314:12, endln:314:44
                  |vpiName:instret_full
                  |vpiFullName:work@vscale_csr_file.instret_full
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.instret_full), line:48:53, endln:48:65
            |vpiStmt:
            \_Assignment: , line:315:10, endln:315:38
              |vpiParent:
              \_Begin: (work@vscale_csr_file), line:310:16, endln:353:10
              |vpiOpType:82
              |vpiRhs:
              \_Operation: , line:315:24, endln:315:38
                |vpiParent:
                \_Assignment: , line:315:10, endln:315:38
                |vpiOpType:24
                |vpiOperand:
                \_RefObj: (work@vscale_csr_file.mtime_full), line:315:24, endln:315:34
                  |vpiParent:
                  \_Operation: , line:315:24, endln:315:38
                  |vpiName:mtime_full
                  |vpiFullName:work@vscale_csr_file.mtime_full
                  |vpiActual:
                  \_Net: (work@vscale_csr_file.mtime_full), line:55:53, endln:55:63
                |vpiOperand:
                \_Constant: , line:315:37, endln:315:38
                  |vpiParent:
                  \_Operation: , line:315:24, endln:315:38
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
              |vpiLhs:
              \_RefObj: (work@vscale_csr_file.mtime_full), line:315:10, endln:315:20
                |vpiParent:
                \_Assignment: , line:315:10, endln:315:38
                |vpiName:mtime_full
                |vpiFullName:work@vscale_csr_file.mtime_full
                |vpiActual:
                \_Net: (work@vscale_csr_file.mtime_full), line:55:53, endln:55:63
            |vpiStmt:
            \_IfStmt: , line:316:10, endln:349:13
              |vpiParent:
              \_Begin: (work@vscale_csr_file), line:310:16, endln:353:10
              |vpiCondition:
              \_RefObj: (work@vscale_csr_file.wen_internal), line:316:14, endln:316:26
                |vpiParent:
                \_IfStmt: , line:316:10, endln:349:13
                |vpiName:wen_internal
                |vpiFullName:work@vscale_csr_file.wen_internal
                |vpiActual:
                \_Net: (work@vscale_csr_file.wen_internal), line:80:53, endln:80:65
              |vpiStmt:
              \_Begin: (work@vscale_csr_file), line:316:28, endln:349:13
                |vpiParent:
                \_IfStmt: , line:316:10, endln:349:13
                |vpiFullName:work@vscale_csr_file
                |vpiStmt:
                \_CaseStmt: , line:317:13, endln:348:20
                  |vpiParent:
                  \_Begin: (work@vscale_csr_file), line:316:28, endln:349:13
                  |vpiCaseType:1
                  |vpiCondition:
                  \_RefObj: (work@vscale_csr_file.addr), line:317:19, endln:317:23
                    |vpiParent:
                    \_CaseStmt: , line:317:13, endln:348:20
                    |vpiName:addr
                    |vpiFullName:work@vscale_csr_file.addr
                    |vpiActual:
                    \_Net: (work@vscale_csr_file.addr), line:10:53, endln:10:57
                  |vpiCaseItem:
                  \_CaseItem: , line:318:15, endln:318:79
                    |vpiParent:
                    \_CaseStmt: , line:317:13, endln:348:20
                    |vpiExpr:
                    \_Constant: , line:4:28, endln:4:35
                      |vpiParent:
                      \_CaseItem: , line:318:15, endln:318:79
                      |vpiDecompile:12'hC00
                      |vpiSize:12
                      |HEX:C00
                      |vpiConstType:5
                    |vpiStmt:
                    \_Assignment: , line:318:37, endln:318:78
                      |vpiParent:
                      \_CaseItem: , line:318:15, endln:318:79
                      |vpiOpType:82
                      |vpiRhs:
                      \_RefObj: (work@vscale_csr_file.wdata_internal), line:318:64, endln:318:78
                        |vpiParent:
                        \_Assignment: , line:318:37, endln:318:78
                        |vpiName:wdata_internal
                        |vpiFullName:work@vscale_csr_file.wdata_internal
                        |vpiActual:
                        \_Net: (work@vscale_csr_file.wdata_internal), line:83:53, endln:83:67
                      |vpiLhs:
                      \_IndexedPartSelect: cycle_full (work@vscale_csr_file.cycle_full), line:318:48, endln:318:59
                        |vpiParent:
                        \_Assignment: , line:318:37, endln:318:78
                        |vpiName:cycle_full
                        |vpiFullName:work@vscale_csr_file.cycle_full
                        |vpiDefName:cycle_full
                        |vpiActual:
                        \_Net: (work@vscale_csr_file.cycle_full), line:46:53, endln:46:63
                        |vpiConstantSelect:1
                        |vpiIndexedPartSelectType:1
                        |vpiBaseExpr:
                        \_Constant: , line:318:48, endln:318:49
                          |vpiParent:
                          \_IndexedPartSelect: cycle_full (work@vscale_csr_file.cycle_full), line:318:48, endln:318:59
                          |vpiDecompile:0
                          |vpiSize:64
                          |UINT:0
                          |vpiConstType:9
                        |vpiWidthExpr:
                        \_Constant: , line:4:24, endln:4:26
                          |vpiParent:
                          \_IndexedPartSelect: cycle_full (work@vscale_csr_file.cycle_full), line:318:48, endln:318:59
                          |vpiDecompile:32
                          |vpiSize:64
                          |UINT:32
                          |vpiConstType:9
                  |vpiCaseItem:
                  \_CaseItem: , line:319:15, endln:319:78
                    |vpiParent:
                    \_CaseStmt: , line:317:13, endln:348:20
                    |vpiExpr:
                    \_Constant: , line:5:28, endln:5:35
                      |vpiParent:
                      \_CaseItem: , line:319:15, endln:319:78
                      |vpiDecompile:12'hC01
                      |vpiSize:12
                      |HEX:C01
                      |vpiConstType:5
                    |vpiStmt:
                    \_Assignment: , line:319:37, endln:319:77
                      |vpiParent:
                      \_CaseItem: , line:319:15, endln:319:78
                      |vpiOpType:82
                      |vpiRhs:
                      \_RefObj: (work@vscale_csr_file.wdata_internal), line:319:63, endln:319:77
                        |vpiParent:
                        \_Assignment: , line:319:37, endln:319:77
                        |vpiName:wdata_internal
                        |vpiFullName:work@vscale_csr_file.wdata_internal
                        |vpiActual:
                        \_Net: (work@vscale_csr_file.wdata_internal), line:83:53, endln:83:67
                      |vpiLhs:
                      \_IndexedPartSelect: time_full (work@vscale_csr_file.time_full), line:319:47, endln:319:58
                        |vpiParent:
                        \_Assignment: , line:319:37, endln:319:77
                        |vpiName:time_full
                        |vpiFullName:work@vscale_csr_file.time_full
                        |vpiDefName:time_full
                        |vpiActual:
                        \_Net: (work@vscale_csr_file.time_full), line:47:53, endln:47:62
                        |vpiConstantSelect:1
                        |vpiIndexedPartSelectType:1
                        |vpiBaseExpr:
                        \_Constant: , line:319:47, endln:319:48
                          |vpiParent:
                          \_IndexedPartSelect: time_full (work@vscale_csr_file.time_full), line:319:47, endln:319:58
                          |vpiDecompile:0
                          |vpiSize:64
                          |UINT:0
                          |vpiConstType:9
                        |vpiWidthExpr:
                        \_Constant: , line:4:24, endln:4:26
                          |vpiParent:
                          \_IndexedPartSelect: time_full (work@vscale_csr_file.time_full), line:319:47, endln:319:58
                          |vpiDecompile:32
                          |vpiSize:64
                          |UINT:32
                          |vpiConstType:9
                  |vpiCaseItem:
                  \_CaseItem: , line:320:15, endln:320:81
                    |vpiParent:
                    \_CaseStmt: , line:317:13, endln:348:20
                    |vpiExpr:
                    \_Constant: , line:6:28, endln:6:35
                      |vpiParent:
                      \_CaseItem: , line:320:15, endln:320:81
                      |vpiDecompile:12'hC02
                      |vpiSize:12
                      |HEX:C02
                      |vpiConstType:5
                    |vpiStmt:
                    \_Assignment: , line:320:37, endln:320:80
                      |vpiParent:
                      \_CaseItem: , line:320:15, endln:320:81
                      |vpiOpType:82
                      |vpiRhs:
                      \_RefObj: (work@vscale_csr_file.wdata_internal), line:320:66, endln:320:80
                        |vpiParent:
                        \_Assignment: , line:320:37, endln:320:80
                        |vpiName:wdata_internal
                        |vpiFullName:work@vscale_csr_file.wdata_internal
                        |vpiActual:
                        \_Net: (work@vscale_csr_file.wdata_internal), line:83:53, endln:83:67
                      |vpiLhs:
                      \_IndexedPartSelect: instret_full (work@vscale_csr_file.instret_full), line:320:50, endln:320:61
                        |vpiParent:
                        \_Assignment: , line:320:37, endln:320:80
                        |vpiName:instret_full
                        |vpiFullName:work@vscale_csr_file.instret_full
                        |vpiDefName:instret_full
                        |vpiActual:
                        \_Net: (work@vscale_csr_file.instret_full), line:48:53, endln:48:65
                        |vpiConstantSelect:1
                        |vpiIndexedPartSelectType:1
                        |vpiBaseExpr:
                        \_Constant: , line:320:50, endln:320:51
                          |vpiParent:
                          \_IndexedPartSelect: instret_full (work@vscale_csr_file.instret_full), line:320:50, endln:320:61
                          |vpiDecompile:0
                          |vpiSize:64
                          |UINT:0
                          |vpiConstType:9
                        |vpiWidthExpr:
                        \_Constant: , line:4:24, endln:4:26
                          |vpiParent:
                          \_IndexedPartSelect: instret_full (work@vscale_csr_file.instret_full), line:320:50, endln:320:61
                          |vpiDecompile:32
                          |vpiSize:64
                          |UINT:32
                          |vpiConstType:9
                  |vpiCaseItem:
                  \_CaseItem: , line:321:15, endln:321:86
                    |vpiParent:
                    \_CaseStmt: , line:317:13, endln:348:20
                    |vpiExpr:
                    \_Constant: , line:7:28, endln:7:35
                      |vpiParent:
                      \_CaseItem: , line:321:15, endln:321:86
                      |vpiDecompile:12'hC80
                      |vpiSize:12
                      |HEX:C80
                      |vpiConstType:5
                    |vpiStmt:
                    \_Assignment: , line:321:37, endln:321:85
                      |vpiParent:
                      \_CaseItem: , line:321:15, endln:321:86
                      |vpiOpType:82
                      |vpiRhs:
                      \_RefObj: (work@vscale_csr_file.wdata_internal), line:321:71, endln:321:85
                        |vpiParent:
                        \_Assignment: , line:321:37, endln:321:85
                        |vpiName:wdata_internal
                        |vpiFullName:work@vscale_csr_file.wdata_internal
                        |vpiActual:
                        \_Net: (work@vscale_csr_file.wdata_internal), line:83:53, endln:83:67
                      |vpiLhs:
                      \_IndexedPartSelect: cycle_full (work@vscale_csr_file.cycle_full), line:321:48, endln:321:66
                        |vpiParent:
                        \_Assignment: , line:321:37, endln:321:85
                        |vpiName:cycle_full
                        |vpiFullName:work@vscale_csr_file.cycle_full
                        |vpiDefName:cycle_full
                        |vpiActual:
                        \_Net: (work@vscale_csr_file.cycle_full), line:46:53, endln:46:63
                        |vpiConstantSelect:1
                        |vpiIndexedPartSelectType:1
                        |vpiBaseExpr:
                        \_Constant: , line:4:24, endln:4:26
                          |vpiParent:
                          \_IndexedPartSelect: cycle_full (work@vscale_csr_file.cycle_full), line:321:48, endln:321:66
                          |vpiDecompile:32
                          |vpiSize:64
                          |UINT:32
                          |vpiConstType:9
                        |vpiWidthExpr:
                        \_Constant: , line:4:24, endln:4:26
                          |vpiParent:
                          \_IndexedPartSelect: cycle_full (work@vscale_csr_file.cycle_full), line:321:48, endln:321:66
                          |vpiDecompile:32
                          |vpiSize:64
                          |UINT:32
                          |vpiConstType:9
                  |vpiCaseItem:
                  \_CaseItem: , line:322:15, endln:322:85
                    |vpiParent:
                    \_CaseStmt: , line:317:13, endln:348:20
                    |vpiExpr:
                    \_Constant: , line:8:28, endln:8:35
                      |vpiParent:
                      \_CaseItem: , line:322:15, endln:322:85
                      |vpiDecompile:12'hC81
                      |vpiSize:12
                      |HEX:C81
                      |vpiConstType:5
                    |vpiStmt:
                    \_Assignment: , line:322:37, endln:322:84
                      |vpiParent:
                      \_CaseItem: , line:322:15, endln:322:85
                      |vpiOpType:82
                      |vpiRhs:
                      \_RefObj: (work@vscale_csr_file.wdata_internal), line:322:70, endln:322:84
                        |vpiParent:
                        \_Assignment: , line:322:37, endln:322:84
                        |vpiName:wdata_internal
                        |vpiFullName:work@vscale_csr_file.wdata_internal
                        |vpiActual:
                        \_Net: (work@vscale_csr_file.wdata_internal), line:83:53, endln:83:67
                      |vpiLhs:
                      \_IndexedPartSelect: time_full (work@vscale_csr_file.time_full), line:322:47, endln:322:65
                        |vpiParent:
                        \_Assignment: , line:322:37, endln:322:84
                        |vpiName:time_full
                        |vpiFullName:work@vscale_csr_file.time_full
                        |vpiDefName:time_full
                        |vpiActual:
                        \_Net: (work@vscale_csr_file.time_full), line:47:53, endln:47:62
                        |vpiConstantSelect:1
                        |vpiIndexedPartSelectType:1
                        |vpiBaseExpr:
                        \_Constant: , line:4:24, endln:4:26
                          |vpiParent:
                          \_IndexedPartSelect: time_full (work@vscale_csr_file.time_full), line:322:47, endln:322:65
                          |vpiDecompile:32
                          |vpiSize:64
                          |UINT:32
                          |vpiConstType:9
                        |vpiWidthExpr:
                        \_Constant: , line:4:24, endln:4:26
                          |vpiParent:
                          \_IndexedPartSelect: time_full (work@vscale_csr_file.time_full), line:322:47, endln:322:65
                          |vpiDecompile:32
                          |vpiSize:64
                          |UINT:32
                          |vpiConstType:9
                  |vpiCaseItem:
                  \_CaseItem: , line:323:15, endln:323:88
                    |vpiParent:
                    \_CaseStmt: , line:317:13, endln:348:20
                    |vpiExpr:
                    \_Constant: , line:9:28, endln:9:35
                      |vpiParent:
                      \_CaseItem: , line:323:15, endln:323:88
                      |vpiDecompile:12'hC82
                      |vpiSize:12
                      |HEX:C82
                      |vpiConstType:5
                    |vpiStmt:
                    \_Assignment: , line:323:37, endln:323:87
                      |vpiParent:
                      \_CaseItem: , line:323:15, endln:323:88
                      |vpiOpType:82
                      |vpiRhs:
                      \_RefObj: (work@vscale_csr_file.wdata_internal), line:323:73, endln:323:87
                        |vpiParent:
                        \_Assignment: , line:323:37, endln:323:87
                        |vpiName:wdata_internal
                        |vpiFullName:work@vscale_csr_file.wdata_internal
                        |vpiActual:
                        \_Net: (work@vscale_csr_file.wdata_internal), line:83:53, endln:83:67
                      |vpiLhs:
                      \_IndexedPartSelect: instret_full (work@vscale_csr_file.instret_full), line:323:50, endln:323:68
                        |vpiParent:
                        \_Assignment: , line:323:37, endln:323:87
                        |vpiName:instret_full
                        |vpiFullName:work@vscale_csr_file.instret_full
                        |vpiDefName:instret_full
                        |vpiActual:
                        \_Net: (work@vscale_csr_file.instret_full), line:48:53, endln:48:65
                        |vpiConstantSelect:1
                        |vpiIndexedPartSelectType:1
                        |vpiBaseExpr:
                        \_Constant: , line:4:24, endln:4:26
                          |vpiParent:
                          \_IndexedPartSelect: instret_full (work@vscale_csr_file.instret_full), line:323:50, endln:323:68
                          |vpiDecompile:32
                          |vpiSize:64
                          |UINT:32
                          |vpiConstType:9
                        |vpiWidthExpr:
                        \_Constant: , line:4:24, endln:4:26
                          |vpiParent:
                          \_IndexedPartSelect: instret_full (work@vscale_csr_file.instret_full), line:323:50, endln:323:68
                          |vpiDecompile:32
                          |vpiSize:64
                          |UINT:32
                          |vpiConstType:9
                  |vpiCaseItem:
                  \_CaseItem: , line:328:15, endln:328:81
                    |vpiParent:
                    \_CaseStmt: , line:317:13, endln:348:20
                    |vpiExpr:
                    \_Constant: , line:14:28, endln:14:35
                      |vpiParent:
                      \_CaseItem: , line:328:15, endln:328:81
                      |vpiDecompile:12'h301
                      |vpiSize:12
                      |HEX:301
                      |vpiConstType:5
                    |vpiStmt:
                    \_Assignment: , line:328:37, endln:328:80
                      |vpiParent:
                      \_CaseItem: , line:328:15, endln:328:81
                      |vpiOpType:82
                      |vpiRhs:
                      \_Operation: , line:328:46, endln:328:80
                        |vpiParent:
                        \_Assignment: , line:328:37, endln:328:80
                        |vpiOpType:28
                        |vpiOperand:
                        \_RefObj: (work@vscale_csr_file.wdata_internal), line:328:46, endln:328:60
                          |vpiParent:
                          \_Operation: , line:328:46, endln:328:80
                          |vpiName:wdata_internal
                          |vpiFullName:work@vscale_csr_file.wdata_internal
                          |vpiActual:
                          \_Net: (work@vscale_csr_file.wdata_internal), line:83:53, endln:83:67
                        |vpiOperand:
                        \_Operation: , line:328:63, endln:328:80
                          |vpiParent:
                          \_Operation: , line:328:46, endln:328:80
                          |vpiOpType:33
                          |vpiOperand:
                          \_Operation: , line:328:64, endln:328:74
                            |vpiParent:
                            \_Operation: , line:328:63, endln:328:80
                            |vpiOpType:34
                            |vpiOperand:
                            \_Constant: , line:328:65, endln:328:67
                              |vpiParent:
                              \_Operation: , line:328:64, endln:328:74
                              |vpiDecompile:30
                              |vpiSize:64
                              |UINT:30
                              |vpiConstType:9
                            |vpiOperand:
                            \_Operation: , line:328:67, endln:328:73
                              |vpiParent:
                              \_Operation: , line:328:64, endln:328:74
                              |vpiOpType:33
                              |vpiOperand:
                              \_Constant: , line:328:68, endln:328:72
                                |vpiParent:
                                \_Operation: , line:328:67, endln:328:73
                                |vpiDecompile:1'b1
                                |vpiSize:1
                                |BIN:1
                                |vpiConstType:3
                          |vpiOperand:
                          \_Constant: , line:328:75, endln:328:79
                            |vpiParent:
                            \_Operation: , line:328:63, endln:328:80
                            |vpiDecompile:2'b0
                            |vpiSize:2
                            |BIN:0
                            |vpiConstType:3
                      |vpiLhs:
                      \_RefObj: (work@vscale_csr_file.mtvec), line:328:37, endln:328:42
                        |vpiParent:
                        \_Assignment: , line:328:37, endln:328:80
                        |vpiName:mtvec
                        |vpiFullName:work@vscale_csr_file.mtvec
                        |vpiActual:
                        \_Net: (work@vscale_csr_file.mtvec), line:50:53, endln:50:58
                  |vpiCaseItem:
                  \_CaseItem: , line:331:15, endln:331:64
                    |vpiParent:
                    \_CaseStmt: , line:317:13, endln:348:20
                    |vpiExpr:
                    \_Constant: , line:17:28, endln:17:35
                      |vpiParent:
                      \_CaseItem: , line:331:15, endln:331:64
                      |vpiDecompile:12'h321
                      |vpiSize:12
                      |HEX:321
                      |vpiConstType:5
                    |vpiStmt:
                    \_Assignment: , line:331:37, endln:331:63
                      |vpiParent:
                      \_CaseItem: , line:331:15, endln:331:64
                      |vpiOpType:82
                      |vpiRhs:
                      \_RefObj: (work@vscale_csr_file.wdata_internal), line:331:49, endln:331:63
                        |vpiParent:
                        \_Assignment: , line:331:37, endln:331:63
                        |vpiName:wdata_internal
                        |vpiFullName:work@vscale_csr_file.wdata_internal
                        |vpiActual:
                        \_Net: (work@vscale_csr_file.wdata_internal), line:83:53, endln:83:67
                      |vpiLhs:
                      \_RefObj: (work@vscale_csr_file.mtimecmp), line:331:37, endln:331:45
                        |vpiParent:
                        \_Assignment: , line:331:37, endln:331:63
                        |vpiName:mtimecmp
                        |vpiFullName:work@vscale_csr_file.mtimecmp
                        |vpiActual:
                        \_Net: (work@vscale_csr_file.mtimecmp), line:54:53, endln:54:61
                  |vpiCaseItem:
                  \_CaseItem: , line:332:15, endln:332:79
                    |vpiParent:
                    \_CaseStmt: , line:317:13, endln:348:20
                    |vpiExpr:
                    \_Constant: , line:18:28, endln:18:35
                      |vpiParent:
                      \_CaseItem: , line:332:15, endln:332:79
                      |vpiDecompile:12'h701
                      |vpiSize:12
                      |HEX:701
                      |vpiConstType:5
                    |vpiStmt:
                    \_Assignment: , line:332:37, endln:332:78
                      |vpiParent:
                      \_CaseItem: , line:332:15, endln:332:79
                      |vpiOpType:82
                      |vpiRhs:
                      \_RefObj: (work@vscale_csr_file.wdata_internal), line:332:64, endln:332:78
                        |vpiParent:
                        \_Assignment: , line:332:37, endln:332:78
                        |vpiName:wdata_internal
                        |vpiFullName:work@vscale_csr_file.wdata_internal
                        |vpiActual:
                        \_Net: (work@vscale_csr_file.wdata_internal), line:83:53, endln:83:67
                      |vpiLhs:
                      \_IndexedPartSelect: mtime_full (work@vscale_csr_file.mtime_full), line:332:48, endln:332:59
                        |vpiParent:
                        \_Assignment: , line:332:37, endln:332:78
                        |vpiName:mtime_full
                        |vpiFullName:work@vscale_csr_file.mtime_full
                        |vpiDefName:mtime_full
                        |vpiActual:
                        \_Net: (work@vscale_csr_file.mtime_full), line:55:53, endln:55:63
                        |vpiConstantSelect:1
                        |vpiIndexedPartSelectType:1
                        |vpiBaseExpr:
                        \_Constant: , line:332:48, endln:332:49
                          |vpiParent:
                          \_IndexedPartSelect: mtime_full (work@vscale_csr_file.mtime_full), line:332:48, endln:332:59
                          |vpiDecompile:0
                          |vpiSize:64
                          |UINT:0
                          |vpiConstType:9
                        |vpiWidthExpr:
                        \_Constant: , line:4:24, endln:4:26
                          |vpiParent:
                          \_IndexedPartSelect: mtime_full (work@vscale_csr_file.mtime_full), line:332:48, endln:332:59
                          |vpiDecompile:32
                          |vpiSize:64
                          |UINT:32
                          |vpiConstType:9
                  |vpiCaseItem:
                  \_CaseItem: , line:333:15, endln:333:86
                    |vpiParent:
                    \_CaseStmt: , line:317:13, endln:348:20
                    |vpiExpr:
                    \_Constant: , line:19:28, endln:19:35
                      |vpiParent:
                      \_CaseItem: , line:333:15, endln:333:86
                      |vpiDecompile:12'h741
                      |vpiSize:12
                      |HEX:741
                      |vpiConstType:5
                    |vpiStmt:
                    \_Assignment: , line:333:37, endln:333:85
                      |vpiParent:
                      \_CaseItem: , line:333:15, endln:333:86
                      |vpiOpType:82
                      |vpiRhs:
                      \_RefObj: (work@vscale_csr_file.wdata_internal), line:333:71, endln:333:85
                        |vpiParent:
                        \_Assignment: , line:333:37, endln:333:85
                        |vpiName:wdata_internal
                        |vpiFullName:work@vscale_csr_file.wdata_internal
                        |vpiActual:
                        \_Net: (work@vscale_csr_file.wdata_internal), line:83:53, endln:83:67
                      |vpiLhs:
                      \_IndexedPartSelect: mtime_full (work@vscale_csr_file.mtime_full), line:333:48, endln:333:66
                        |vpiParent:
                        \_Assignment: , line:333:37, endln:333:85
                        |vpiName:mtime_full
                        |vpiFullName:work@vscale_csr_file.mtime_full
                        |vpiDefName:mtime_full
                        |vpiActual:
                        \_Net: (work@vscale_csr_file.mtime_full), line:55:53, endln:55:63
                        |vpiConstantSelect:1
                        |vpiIndexedPartSelectType:1
                        |vpiBaseExpr:
                        \_Constant: , line:4:24, endln:4:26
                          |vpiParent:
                          \_IndexedPartSelect: mtime_full (work@vscale_csr_file.mtime_full), line:333:48, endln:333:66
                          |vpiDecompile:32
                          |vpiSize:64
                          |UINT:32
                          |vpiConstType:9
                        |vpiWidthExpr:
                        \_Constant: , line:4:24, endln:4:26
                          |vpiParent:
                          \_IndexedPartSelect: mtime_full (work@vscale_csr_file.mtime_full), line:333:48, endln:333:66
                          |vpiDecompile:32
                          |vpiSize:64
                          |UINT:32
                          |vpiConstType:9
                  |vpiCaseItem:
                  \_CaseItem: , line:334:15, endln:334:64
                    |vpiParent:
                    \_CaseStmt: , line:317:13, endln:348:20
                    |vpiExpr:
                    \_Constant: , line:20:28, endln:20:35
                      |vpiParent:
                      \_CaseItem: , line:334:15, endln:334:64
                      |vpiDecompile:12'h340
                      |vpiSize:12
                      |HEX:340
                      |vpiConstType:5
                    |vpiStmt:
                    \_Assignment: , line:334:37, endln:334:63
                      |vpiParent:
                      \_CaseItem: , line:334:15, endln:334:64
                      |vpiOpType:82
                      |vpiRhs:
                      \_RefObj: (work@vscale_csr_file.wdata_internal), line:334:49, endln:334:63
                        |vpiParent:
                        \_Assignment: , line:334:37, endln:334:63
                        |vpiName:wdata_internal
                        |vpiFullName:work@vscale_csr_file.wdata_internal
                        |vpiActual:
                        \_Net: (work@vscale_csr_file.wdata_internal), line:83:53, endln:83:67
                      |vpiLhs:
                      \_RefObj: (work@vscale_csr_file.mscratch), line:334:37, endln:334:45
                        |vpiParent:
                        \_Assignment: , line:334:37, endln:334:63
                        |vpiName:mscratch
                        |vpiFullName:work@vscale_csr_file.mscratch
                        |vpiActual:
                        \_Net: (work@vscale_csr_file.mscratch), line:56:53, endln:56:61
                  |vpiCaseItem:
                  \_CaseItem: , line:339:15, endln:339:79
                    |vpiParent:
                    \_CaseStmt: , line:317:13, endln:348:20
                    |vpiExpr:
                    \_Constant: , line:25:28, endln:25:35
                      |vpiParent:
                      \_CaseItem: , line:339:15, endln:339:79
                      |vpiDecompile:12'h900
                      |vpiSize:12
                      |HEX:900
                      |vpiConstType:5
                    |vpiStmt:
                    \_Assignment: , line:339:37, endln:339:78
                      |vpiParent:
                      \_CaseItem: , line:339:15, endln:339:79
                      |vpiOpType:82
                      |vpiRhs:
                      \_RefObj: (work@vscale_csr_file.wdata_internal), line:339:64, endln:339:78
                        |vpiParent:
                        \_Assignment: , line:339:37, endln:339:78
                        |vpiName:wdata_internal
                        |vpiFullName:work@vscale_csr_file.wdata_internal
                        |vpiActual:
                        \_Net: (work@vscale_csr_file.wdata_internal), line:83:53, endln:83:67
                      |vpiLhs:
                      \_IndexedPartSelect: cycle_full (work@vscale_csr_file.cycle_full), line:339:48, endln:339:59
                        |vpiParent:
                        \_Assignment: , line:339:37, endln:339:78
                        |vpiName:cycle_full
                        |vpiFullName:work@vscale_csr_file.cycle_full
                        |vpiDefName:cycle_full
                        |vpiActual:
                        \_Net: (work@vscale_csr_file.cycle_full), line:46:53, endln:46:63
                        |vpiConstantSelect:1
                        |vpiIndexedPartSelectType:1
                        |vpiBaseExpr:
                        \_Constant: , line:339:48, endln:339:49
                          |vpiParent:
                          \_IndexedPartSelect: cycle_full (work@vscale_csr_file.cycle_full), line:339:48, endln:339:59
                          |vpiDecompile:0
                          |vpiSize:64
                          |UINT:0
                          |vpiConstType:9
                        |vpiWidthExpr:
                        \_Constant: , line:4:24, endln:4:26
                          |vpiParent:
                          \_IndexedPartSelect: cycle_full (work@vscale_csr_file.cycle_full), line:339:48, endln:339:59
                          |vpiDecompile:32
                          |vpiSize:64
                          |UINT:32
                          |vpiConstType:9
                  |vpiCaseItem:
                  \_CaseItem: , line:340:15, endln:340:78
                    |vpiParent:
                    \_CaseStmt: , line:317:13, endln:348:20
                    |vpiExpr:
                    \_Constant: , line:26:28, endln:26:35
                      |vpiParent:
                      \_CaseItem: , line:340:15, endln:340:78
                      |vpiDecompile:12'h901
                      |vpiSize:12
                      |HEX:901
                      |vpiConstType:5
                    |vpiStmt:
                    \_Assignment: , line:340:37, endln:340:77
                      |vpiParent:
                      \_CaseItem: , line:340:15, endln:340:78
                      |vpiOpType:82
                      |vpiRhs:
                      \_RefObj: (work@vscale_csr_file.wdata_internal), line:340:63, endln:340:77
                        |vpiParent:
                        \_Assignment: , line:340:37, endln:340:77
                        |vpiName:wdata_internal
                        |vpiFullName:work@vscale_csr_file.wdata_internal
                        |vpiActual:
                        \_Net: (work@vscale_csr_file.wdata_internal), line:83:53, endln:83:67
                      |vpiLhs:
                      \_IndexedPartSelect: time_full (work@vscale_csr_file.time_full), line:340:47, endln:340:58
                        |vpiParent:
                        \_Assignment: , line:340:37, endln:340:77
                        |vpiName:time_full
                        |vpiFullName:work@vscale_csr_file.time_full
                        |vpiDefName:time_full
                        |vpiActual:
                        \_Net: (work@vscale_csr_file.time_full), line:47:53, endln:47:62
                        |vpiConstantSelect:1
                        |vpiIndexedPartSelectType:1
                        |vpiBaseExpr:
                        \_Constant: , line:340:47, endln:340:48
                          |vpiParent:
                          \_IndexedPartSelect: time_full (work@vscale_csr_file.time_full), line:340:47, endln:340:58
                          |vpiDecompile:0
                          |vpiSize:64
                          |UINT:0
                          |vpiConstType:9
                        |vpiWidthExpr:
                        \_Constant: , line:4:24, endln:4:26
                          |vpiParent:
                          \_IndexedPartSelect: time_full (work@vscale_csr_file.time_full), line:340:47, endln:340:58
                          |vpiDecompile:32
                          |vpiSize:64
                          |UINT:32
                          |vpiConstType:9
                  |vpiCaseItem:
                  \_CaseItem: , line:341:15, endln:341:81
                    |vpiParent:
                    \_CaseStmt: , line:317:13, endln:348:20
                    |vpiExpr:
                    \_Constant: , line:27:28, endln:27:35
                      |vpiParent:
                      \_CaseItem: , line:341:15, endln:341:81
                      |vpiDecompile:12'h902
                      |vpiSize:12
                      |HEX:902
                      |vpiConstType:5
                    |vpiStmt:
                    \_Assignment: , line:341:37, endln:341:80
                      |vpiParent:
                      \_CaseItem: , line:341:15, endln:341:81
                      |vpiOpType:82
                      |vpiRhs:
                      \_RefObj: (work@vscale_csr_file.wdata_internal), line:341:66, endln:341:80
                        |vpiParent:
                        \_Assignment: , line:341:37, endln:341:80
                        |vpiName:wdata_internal
                        |vpiFullName:work@vscale_csr_file.wdata_internal
                        |vpiActual:
                        \_Net: (work@vscale_csr_file.wdata_internal), line:83:53, endln:83:67
                      |vpiLhs:
                      \_IndexedPartSelect: instret_full (work@vscale_csr_file.instret_full), line:341:50, endln:341:61
                        |vpiParent:
                        \_Assignment: , line:341:37, endln:341:80
                        |vpiName:instret_full
                        |vpiFullName:work@vscale_csr_file.instret_full
                        |vpiDefName:instret_full
                        |vpiActual:
                        \_Net: (work@vscale_csr_file.instret_full), line:48:53, endln:48:65
                        |vpiConstantSelect:1
                        |vpiIndexedPartSelectType:1
                        |vpiBaseExpr:
                        \_Constant: , line:341:50, endln:341:51
                          |vpiParent:
                          \_IndexedPartSelect: instret_full (work@vscale_csr_file.instret_full), line:341:50, endln:341:61
                          |vpiDecompile:0
                          |vpiSize:64
                          |UINT:0
                          |vpiConstType:9
                        |vpiWidthExpr:
                        \_Constant: , line:4:24, endln:4:26
                          |vpiParent:
                          \_IndexedPartSelect: instret_full (work@vscale_csr_file.instret_full), line:341:50, endln:341:61
                          |vpiDecompile:32
                          |vpiSize:64
                          |UINT:32
                          |vpiConstType:9
                  |vpiCaseItem:
                  \_CaseItem: , line:342:15, endln:342:86
                    |vpiParent:
                    \_CaseStmt: , line:317:13, endln:348:20
                    |vpiExpr:
                    \_Constant: , line:28:28, endln:28:35
                      |vpiParent:
                      \_CaseItem: , line:342:15, endln:342:86
                      |vpiDecompile:12'h980
                      |vpiSize:12
                      |HEX:980
                      |vpiConstType:5
                    |vpiStmt:
                    \_Assignment: , line:342:37, endln:342:85
                      |vpiParent:
                      \_CaseItem: , line:342:15, endln:342:86
                      |vpiOpType:82
                      |vpiRhs:
                      \_RefObj: (work@vscale_csr_file.wdata_internal), line:342:71, endln:342:85
                        |vpiParent:
                        \_Assignment: , line:342:37, endln:342:85
                        |vpiName:wdata_internal
                        |vpiFullName:work@vscale_csr_file.wdata_internal
                        |vpiActual:
                        \_Net: (work@vscale_csr_file.wdata_internal), line:83:53, endln:83:67
                      |vpiLhs:
                      \_IndexedPartSelect: cycle_full (work@vscale_csr_file.cycle_full), line:342:48, endln:342:66
                        |vpiParent:
                        \_Assignment: , line:342:37, endln:342:85
                        |vpiName:cycle_full
                        |vpiFullName:work@vscale_csr_file.cycle_full
                        |vpiDefName:cycle_full
                        |vpiActual:
                        \_Net: (work@vscale_csr_file.cycle_full), line:46:53, endln:46:63
                        |vpiConstantSelect:1
                        |vpiIndexedPartSelectType:1
                        |vpiBaseExpr:
                        \_Constant: , line:4:24, endln:4:26
                          |vpiParent:
                          \_IndexedPartSelect: cycle_full (work@vscale_csr_file.cycle_full), line:342:48, endln:342:66
                          |vpiDecompile:32
                          |vpiSize:64
                          |UINT:32
                          |vpiConstType:9
                        |vpiWidthExpr:
                        \_Constant: , line:4:24, endln:4:26
                          |vpiParent:
                          \_IndexedPartSelect: cycle_full (work@vscale_csr_file.cycle_full), line:342:48, endln:342:66
                          |vpiDecompile:32
                          |vpiSize:64
                          |UINT:32
                          |vpiConstType:9
                  |vpiCaseItem:
                  \_CaseItem: , line:343:15, endln:343:85
                    |vpiParent:
                    \_CaseStmt: , line:317:13, endln:348:20
                    |vpiExpr:
                    \_Constant: , line:29:28, endln:29:35
                      |vpiParent:
                      \_CaseItem: , line:343:15, endln:343:85
                      |vpiDecompile:12'h981
                      |vpiSize:12
                      |HEX:981
                      |vpiConstType:5
                    |vpiStmt:
                    \_Assignment: , line:343:37, endln:343:84
                      |vpiParent:
                      \_CaseItem: , line:343:15, endln:343:85
                      |vpiOpType:82
                      |vpiRhs:
                      \_RefObj: (work@vscale_csr_file.wdata_internal), line:343:70, endln:343:84
                        |vpiParent:
                        \_Assignment: , line:343:37, endln:343:84
                        |vpiName:wdata_internal
                        |vpiFullName:work@vscale_csr_file.wdata_internal
                        |vpiActual:
                        \_Net: (work@vscale_csr_file.wdata_internal), line:83:53, endln:83:67
                      |vpiLhs:
                      \_IndexedPartSelect: time_full (work@vscale_csr_file.time_full), line:343:47, endln:343:65
                        |vpiParent:
                        \_Assignment: , line:343:37, endln:343:84
                        |vpiName:time_full
                        |vpiFullName:work@vscale_csr_file.time_full
                        |vpiDefName:time_full
                        |vpiActual:
                        \_Net: (work@vscale_csr_file.time_full), line:47:53, endln:47:62
                        |vpiConstantSelect:1
                        |vpiIndexedPartSelectType:1
                        |vpiBaseExpr:
                        \_Constant: , line:4:24, endln:4:26
                          |vpiParent:
                          \_IndexedPartSelect: time_full (work@vscale_csr_file.time_full), line:343:47, endln:343:65
                          |vpiDecompile:32
                          |vpiSize:64
                          |UINT:32
                          |vpiConstType:9
                        |vpiWidthExpr:
                        \_Constant: , line:4:24, endln:4:26
                          |vpiParent:
                          \_IndexedPartSelect: time_full (work@vscale_csr_file.time_full), line:343:47, endln:343:65
                          |vpiDecompile:32
                          |vpiSize:64
                          |UINT:32
                          |vpiConstType:9
                  |vpiCaseItem:
                  \_CaseItem: , line:344:15, endln:344:88
                    |vpiParent:
                    \_CaseStmt: , line:317:13, endln:348:20
                    |vpiExpr:
                    \_Constant: , line:30:28, endln:30:35
                      |vpiParent:
                      \_CaseItem: , line:344:15, endln:344:88
                      |vpiDecompile:12'h982
                      |vpiSize:12
                      |HEX:982
                      |vpiConstType:5
                    |vpiStmt:
                    \_Assignment: , line:344:37, endln:344:87
                      |vpiParent:
                      \_CaseItem: , line:344:15, endln:344:88
                      |vpiOpType:82
                      |vpiRhs:
                      \_RefObj: (work@vscale_csr_file.wdata_internal), line:344:73, endln:344:87
                        |vpiParent:
                        \_Assignment: , line:344:37, endln:344:87
                        |vpiName:wdata_internal
                        |vpiFullName:work@vscale_csr_file.wdata_internal
                        |vpiActual:
                        \_Net: (work@vscale_csr_file.wdata_internal), line:83:53, endln:83:67
                      |vpiLhs:
                      \_IndexedPartSelect: instret_full (work@vscale_csr_file.instret_full), line:344:50, endln:344:68
                        |vpiParent:
                        \_Assignment: , line:344:37, endln:344:87
                        |vpiName:instret_full
                        |vpiFullName:work@vscale_csr_file.instret_full
                        |vpiDefName:instret_full
                        |vpiActual:
                        \_Net: (work@vscale_csr_file.instret_full), line:48:53, endln:48:65
                        |vpiConstantSelect:1
                        |vpiIndexedPartSelectType:1
                        |vpiBaseExpr:
                        \_Constant: , line:4:24, endln:4:26
                          |vpiParent:
                          \_IndexedPartSelect: instret_full (work@vscale_csr_file.instret_full), line:344:50, endln:344:68
                          |vpiDecompile:32
                          |vpiSize:64
                          |UINT:32
                          |vpiConstType:9
                        |vpiWidthExpr:
                        \_Constant: , line:4:24, endln:4:26
                          |vpiParent:
                          \_IndexedPartSelect: instret_full (work@vscale_csr_file.instret_full), line:344:50, endln:344:68
                          |vpiDecompile:32
                          |vpiSize:64
                          |UINT:32
                          |vpiConstType:9
                  |vpiCaseItem:
                  \_CaseItem: , line:345:15, endln:345:63
                    |vpiParent:
                    \_CaseStmt: , line:317:13, endln:348:20
                    |vpiExpr:
                    \_Constant: , line:32:28, endln:32:35
                      |vpiParent:
                      \_CaseItem: , line:345:15, endln:345:63
                      |vpiDecompile:12'h780
                      |vpiSize:12
                      |HEX:780
                      |vpiConstType:5
                    |vpiStmt:
                    \_Assignment: , line:345:37, endln:345:62
                      |vpiParent:
                      \_CaseItem: , line:345:15, endln:345:63
                      |vpiOpType:82
                      |vpiRhs:
                      \_RefObj: (work@vscale_csr_file.wdata_internal), line:345:48, endln:345:62
                        |vpiParent:
                        \_Assignment: , line:345:37, endln:345:62
                        |vpiName:wdata_internal
                        |vpiFullName:work@vscale_csr_file.wdata_internal
                        |vpiActual:
                        \_Net: (work@vscale_csr_file.wdata_internal), line:83:53, endln:83:67
                      |vpiLhs:
                      \_RefObj: (work@vscale_csr_file.to_host), line:345:37, endln:345:44
                        |vpiParent:
                        \_Assignment: , line:345:37, endln:345:62
                        |vpiName:to_host
                        |vpiFullName:work@vscale_csr_file.to_host
                        |vpiActual:
                        \_Net: (work@vscale_csr_file.to_host), line:72:53, endln:72:60
                  |vpiCaseItem:
                  \_CaseItem: , line:346:15, endln:346:65
                    |vpiParent:
                    \_CaseStmt: , line:317:13, endln:348:20
                    |vpiExpr:
                    \_Constant: , line:33:28, endln:33:35
                      |vpiParent:
                      \_CaseItem: , line:346:15, endln:346:65
                      |vpiDecompile:12'h781
                      |vpiSize:12
                      |HEX:781
                      |vpiConstType:5
                    |vpiStmt:
                    \_Assignment: , line:346:37, endln:346:64
                      |vpiParent:
                      \_CaseItem: , line:346:15, endln:346:65
                      |vpiOpType:82
                      |vpiRhs:
                      \_RefObj: (work@vscale_csr_file.wdata_internal), line:346:50, endln:346:64
                        |vpiParent:
                        \_Assignment: , line:346:37, endln:346:64
                        |vpiName:wdata_internal
                        |vpiFullName:work@vscale_csr_file.wdata_internal
                        |vpiActual:
                        \_Net: (work@vscale_csr_file.wdata_internal), line:83:53, endln:83:67
                      |vpiLhs:
                      \_RefObj: (work@vscale_csr_file.from_host), line:346:37, endln:346:46
                        |vpiParent:
                        \_Assignment: , line:346:37, endln:346:64
                        |vpiName:from_host
                        |vpiFullName:work@vscale_csr_file.from_host
                        |vpiActual:
                        \_Net: (work@vscale_csr_file.from_host), line:73:53, endln:73:62
                  |vpiCaseItem:
                  \_CaseItem: , line:347:15, endln:347:26
                    |vpiParent:
                    \_CaseStmt: , line:317:13, endln:348:20
            |vpiStmt:
            \_IfStmt: , line:350:10, endln:352:13
              |vpiParent:
              \_Begin: (work@vscale_csr_file), line:310:16, endln:353:10
              |vpiCondition:
              \_Operation: , line:350:14, endln:350:80
                |vpiParent:
                \_IfStmt: , line:350:10, endln:352:13
                |vpiOpType:26
                |vpiOperand:
                \_Operation: , line:350:14, endln:350:65
                  |vpiParent:
                  \_Operation: , line:350:14, endln:350:80
                  |vpiOpType:26
                  |vpiOperand:
                  \_RefObj: (work@vscale_csr_file.htif_fire), line:350:14, endln:350:23
                    |vpiParent:
                    \_Operation: , line:350:14, endln:350:65
                    |vpiName:htif_fire
                    |vpiFullName:work@vscale_csr_file.htif_fire
                    |vpiActual:
                    \_Net: (work@vscale_csr_file.htif_fire), line:43:53, endln:43:62
                  |vpiOperand:
                  \_Operation: , line:350:27, endln:350:65
                    |vpiParent:
                    \_Operation: , line:350:14, endln:350:65
                    |vpiOpType:14
                    |vpiOperand:
                    \_RefObj: (work@vscale_csr_file.htif_pcr_req_addr), line:350:27, endln:350:44
                      |vpiParent:
                      \_Operation: , line:350:27, endln:350:65
                      |vpiName:htif_pcr_req_addr
                      |vpiFullName:work@vscale_csr_file.htif_pcr_req_addr
                      |vpiActual:
                      \_Net: (work@vscale_csr_file.htif_pcr_req_addr), line:30:53, endln:30:70
                    |vpiOperand:
                    \_Constant: , line:32:28, endln:32:35
                      |vpiParent:
                      \_Operation: , line:350:27, endln:350:65
                      |vpiDecompile:12'h780
                      |vpiSize:12
                      |HEX:780
                      |vpiConstType:5
                |vpiOperand:
                \_Operation: , line:350:69, endln:350:80
                  |vpiParent:
                  \_Operation: , line:350:14, endln:350:80
                  |vpiOpType:3
                  |vpiOperand:
                  \_RefObj: (work@vscale_csr_file.system_wen), line:350:70, endln:350:80
                    |vpiParent:
                    \_Operation: , line:350:69, endln:350:80
                    |vpiName:system_wen
                    |vpiFullName:work@vscale_csr_file.system_wen
                    |vpiActual:
                    \_Net: (work@vscale_csr_file.system_wen), line:79:53, endln:79:63
              |vpiStmt:
              \_Begin: (work@vscale_csr_file), line:350:82, endln:352:13
                |vpiParent:
                \_IfStmt: , line:350:10, endln:352:13
                |vpiFullName:work@vscale_csr_file
                |vpiStmt:
                \_Assignment: , line:351:13, endln:351:25
                  |vpiParent:
                  \_Begin: (work@vscale_csr_file), line:350:82, endln:352:13
                  |vpiOpType:82
                  |vpiRhs:
                  \_Constant: , line:351:24, endln:351:25
                    |vpiParent:
                    \_Assignment: , line:351:13, endln:351:25
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
                  |vpiLhs:
                  \_RefObj: (work@vscale_csr_file.to_host), line:351:13, endln:351:20
                    |vpiParent:
                    \_Assignment: , line:351:13, endln:351:25
                    |vpiName:to_host
                    |vpiFullName:work@vscale_csr_file.to_host
                    |vpiActual:
                    \_Net: (work@vscale_csr_file.to_host), line:72:53, endln:72:60
    |vpiAlwaysType:1
  |vpiContAssign:
  \_ContAssign: , line:92:11, endln:92:49
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiRhs:
    \_Operation: , line:92:24, endln:92:49
      |vpiParent:
      \_ContAssign: , line:92:11, endln:92:49
      |vpiOpType:24
      |vpiOperand:
      \_RefObj: (work@vscale_csr_file.mtvec), line:92:24, endln:92:29
        |vpiParent:
        \_Operation: , line:92:24, endln:92:49
        |vpiName:mtvec
        |vpiFullName:work@vscale_csr_file.mtvec
        |vpiActual:
        \_Net: (work@vscale_csr_file.mtvec), line:50:53, endln:50:58
      |vpiOperand:
      \_Operation: , line:92:33, endln:92:48
        |vpiParent:
        \_Operation: , line:92:24, endln:92:49
        |vpiOpType:22
        |vpiOperand:
        \_RefObj: (work@vscale_csr_file.padded_prv), line:92:33, endln:92:43
          |vpiParent:
          \_Operation: , line:92:33, endln:92:48
          |vpiName:padded_prv
          |vpiFullName:work@vscale_csr_file.padded_prv
          |vpiActual:
          \_Net: (work@vscale_csr_file.padded_prv), line:91:53, endln:91:63
        |vpiOperand:
        \_Constant: , line:92:47, endln:92:48
          |vpiParent:
          \_Operation: , line:92:33, endln:92:48
          |vpiDecompile:5
          |vpiSize:64
          |UINT:5
          |vpiConstType:9
    |vpiLhs:
    \_RefObj: (work@vscale_csr_file.handler_PC), line:92:11, endln:92:21
      |vpiParent:
      \_ContAssign: , line:92:11, endln:92:49
      |vpiName:handler_PC
      |vpiFullName:work@vscale_csr_file.handler_PC
      |vpiActual:
      \_Net: (work@vscale_csr_file.handler_PC), line:22:51, endln:22:61
  |vpiContAssign:
  \_ContAssign: , line:94:11, endln:94:32
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiRhs:
    \_PartSelect: priv_stack (work@vscale_csr_file.priv_stack), line:94:17, endln:94:32
      |vpiParent:
      \_ContAssign: , line:94:11, endln:94:32
      |vpiName:priv_stack
      |vpiFullName:work@vscale_csr_file.priv_stack
      |vpiDefName:priv_stack
      |vpiActual:
      \_Net: (work@vscale_csr_file.priv_stack), line:49:53, endln:49:63
      |vpiConstantSelect:1
      |vpiLeftRange:
      \_Constant: , line:94:28, endln:94:29
        |vpiParent:
        \_PartSelect: priv_stack (work@vscale_csr_file.priv_stack), line:94:17, endln:94:32
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:94:30, endln:94:31
        |vpiParent:
        \_PartSelect: priv_stack (work@vscale_csr_file.priv_stack), line:94:17, endln:94:32
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiLhs:
    \_RefObj: (work@vscale_csr_file.prv), line:94:11, endln:94:14
      |vpiParent:
      \_ContAssign: , line:94:11, endln:94:32
      |vpiName:prv
      |vpiFullName:work@vscale_csr_file.prv
      |vpiActual:
      \_Net: (work@vscale_csr_file.prv), line:13:53, endln:13:56
  |vpiContAssign:
  \_ContAssign: , line:95:11, endln:95:29
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiRhs:
    \_BitSelect: (work@vscale_csr_file.priv_stack), line:95:26, endln:95:29
      |vpiParent:
      \_ContAssign: , line:95:11, endln:95:29
      |vpiName:priv_stack
      |vpiFullName:work@vscale_csr_file.priv_stack
      |vpiActual:
      \_Net: (work@vscale_csr_file.priv_stack), line:49:53, endln:49:63
      |vpiIndex:
      \_Constant: , line:95:27, endln:95:28
        |vpiParent:
        \_BitSelect: (work@vscale_csr_file.priv_stack), line:95:26, endln:95:29
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiLhs:
    \_RefObj: (work@vscale_csr_file.ie), line:95:11, endln:95:13
      |vpiParent:
      \_ContAssign: , line:95:11, endln:95:29
      |vpiName:ie
      |vpiFullName:work@vscale_csr_file.ie
      |vpiActual:
      \_Net: (work@vscale_csr_file.ie), line:62:53, endln:62:55
  |vpiContAssign:
  \_ContAssign: , line:97:11, endln:97:94
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiRhs:
    \_Operation: , line:97:22, endln:97:94
      |vpiParent:
      \_ContAssign: , line:97:11, endln:97:94
      |vpiOpType:26
      |vpiOperand:
      \_Operation: , line:97:22, endln:97:75
        |vpiParent:
        \_Operation: , line:97:22, endln:97:94
        |vpiOpType:26
        |vpiOperand:
        \_Operation: , line:97:23, endln:97:52
          |vpiParent:
          \_Operation: , line:97:22, endln:97:75
          |vpiOpType:14
          |vpiOperand:
          \_RefObj: (work@vscale_csr_file.htif_state), line:97:23, endln:97:33
            |vpiParent:
            \_Operation: , line:97:23, endln:97:52
            |vpiName:htif_state
            |vpiFullName:work@vscale_csr_file.htif_state
            |vpiActual:
            \_Net: (work@vscale_csr_file.htif_state), line:42:53, endln:42:63
          |vpiOperand:
          \_RefObj: (work@vscale_csr_file.HTIF_STATE_IDLE), line:97:37, endln:97:52
            |vpiParent:
            \_Operation: , line:97:23, endln:97:52
            |vpiName:HTIF_STATE_IDLE
            |vpiFullName:work@vscale_csr_file.HTIF_STATE_IDLE
            |vpiActual:
            \_Parameter: (work@vscale_csr_file.HTIF_STATE_IDLE), line:37:15, endln:37:34
        |vpiOperand:
        \_RefObj: (work@vscale_csr_file.htif_pcr_req_valid), line:97:57, endln:97:75
          |vpiParent:
          \_Operation: , line:97:22, endln:97:75
          |vpiName:htif_pcr_req_valid
          |vpiFullName:work@vscale_csr_file.htif_pcr_req_valid
          |vpiActual:
          \_Net: (work@vscale_csr_file.htif_pcr_req_valid), line:27:37, endln:27:55
      |vpiOperand:
      \_RefObj: (work@vscale_csr_file.htif_pcr_req_rw), line:97:79, endln:97:94
        |vpiParent:
        \_Operation: , line:97:22, endln:97:94
        |vpiName:htif_pcr_req_rw
        |vpiFullName:work@vscale_csr_file.htif_pcr_req_rw
        |vpiActual:
        \_Net: (work@vscale_csr_file.htif_pcr_req_rw), line:29:37, endln:29:52
    |vpiLhs:
    \_RefObj: (work@vscale_csr_file.host_wen), line:97:11, endln:97:19
      |vpiParent:
      \_ContAssign: , line:97:11, endln:97:94
      |vpiName:host_wen
      |vpiFullName:work@vscale_csr_file.host_wen
      |vpiActual:
      \_Net: (work@vscale_csr_file.host_wen), line:77:53, endln:77:61
  |vpiContAssign:
  \_ContAssign: , line:98:11, endln:98:29
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiRhs:
    \_BitSelect: (work@vscale_csr_file.cmd), line:98:26, endln:98:29
      |vpiParent:
      \_ContAssign: , line:98:11, endln:98:29
      |vpiName:cmd
      |vpiFullName:work@vscale_csr_file.cmd
      |vpiActual:
      \_Net: (work@vscale_csr_file.cmd), line:11:53, endln:11:56
      |vpiIndex:
      \_Constant: , line:98:27, endln:98:28
        |vpiParent:
        \_BitSelect: (work@vscale_csr_file.cmd), line:98:26, endln:98:29
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
    |vpiLhs:
    \_RefObj: (work@vscale_csr_file.system_en), line:98:11, endln:98:20
      |vpiParent:
      \_ContAssign: , line:98:11, endln:98:29
      |vpiName:system_en
      |vpiFullName:work@vscale_csr_file.system_en
      |vpiActual:
      \_Net: (work@vscale_csr_file.system_en), line:78:53, endln:78:62
  |vpiContAssign:
  \_ContAssign: , line:99:11, endln:99:40
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiRhs:
    \_Operation: , line:99:24, endln:99:40
      |vpiParent:
      \_ContAssign: , line:99:11, endln:99:40
      |vpiOpType:27
      |vpiOperand:
      \_BitSelect: (work@vscale_csr_file.cmd), line:99:27, endln:99:30
        |vpiParent:
        \_Operation: , line:99:24, endln:99:40
        |vpiName:cmd
        |vpiFullName:work@vscale_csr_file.cmd
        |vpiActual:
        \_Net: (work@vscale_csr_file.cmd), line:11:53, endln:11:56
        |vpiIndex:
        \_Constant: , line:99:28, endln:99:29
          |vpiParent:
          \_BitSelect: (work@vscale_csr_file.cmd), line:99:27, endln:99:30
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiOperand:
      \_BitSelect: (work@vscale_csr_file.cmd), line:99:37, endln:99:40
        |vpiParent:
        \_Operation: , line:99:24, endln:99:40
        |vpiName:cmd
        |vpiFullName:work@vscale_csr_file.cmd
        |vpiActual:
        \_Net: (work@vscale_csr_file.cmd), line:11:53, endln:11:56
        |vpiIndex:
        \_Constant: , line:99:38, endln:99:39
          |vpiParent:
          \_BitSelect: (work@vscale_csr_file.cmd), line:99:37, endln:99:40
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiLhs:
    \_RefObj: (work@vscale_csr_file.system_wen), line:99:11, endln:99:21
      |vpiParent:
      \_ContAssign: , line:99:11, endln:99:40
      |vpiName:system_wen
      |vpiFullName:work@vscale_csr_file.system_wen
      |vpiActual:
      \_Net: (work@vscale_csr_file.system_wen), line:79:53, endln:79:63
  |vpiContAssign:
  \_ContAssign: , line:100:11, endln:100:48
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiRhs:
    \_Operation: , line:100:26, endln:100:48
      |vpiParent:
      \_ContAssign: , line:100:11, endln:100:48
      |vpiOpType:27
      |vpiOperand:
      \_RefObj: (work@vscale_csr_file.host_wen), line:100:26, endln:100:34
        |vpiParent:
        \_Operation: , line:100:26, endln:100:48
        |vpiName:host_wen
        |vpiFullName:work@vscale_csr_file.host_wen
        |vpiActual:
        \_Net: (work@vscale_csr_file.host_wen), line:77:53, endln:77:61
      |vpiOperand:
      \_RefObj: (work@vscale_csr_file.system_wen), line:100:38, endln:100:48
        |vpiParent:
        \_Operation: , line:100:26, endln:100:48
        |vpiName:system_wen
        |vpiFullName:work@vscale_csr_file.system_wen
        |vpiActual:
        \_Net: (work@vscale_csr_file.system_wen), line:79:53, endln:79:63
    |vpiLhs:
    \_RefObj: (work@vscale_csr_file.wen_internal), line:100:11, endln:100:23
      |vpiParent:
      \_ContAssign: , line:100:11, endln:100:48
      |vpiName:wen_internal
      |vpiFullName:work@vscale_csr_file.wen_internal
      |vpiActual:
      \_Net: (work@vscale_csr_file.wen_internal), line:80:53, endln:80:65
  |vpiContAssign:
  \_ContAssign: , line:102:11, endln:103:39
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiRhs:
    \_Operation: , line:102:28, endln:103:39
      |vpiParent:
      \_ContAssign: , line:102:11, endln:103:39
      |vpiOpType:27
      |vpiOperand:
      \_Operation: , line:102:29, endln:102:65
        |vpiParent:
        \_Operation: , line:102:28, endln:103:39
        |vpiOpType:26
        |vpiOperand:
        \_RefObj: (work@vscale_csr_file.system_wen), line:102:29, endln:102:39
          |vpiParent:
          \_Operation: , line:102:29, endln:102:65
          |vpiName:system_wen
          |vpiFullName:work@vscale_csr_file.system_wen
          |vpiActual:
          \_Net: (work@vscale_csr_file.system_wen), line:79:53, endln:79:63
        |vpiOperand:
        \_Operation: , line:102:44, endln:102:64
          |vpiParent:
          \_Operation: , line:102:29, endln:102:65
          |vpiOpType:14
          |vpiOperand:
          \_PartSelect: addr (work@vscale_csr_file.addr), line:102:44, endln:102:55
            |vpiParent:
            \_Operation: , line:102:44, endln:102:64
            |vpiName:addr
            |vpiFullName:work@vscale_csr_file.addr
            |vpiDefName:addr
            |vpiActual:
            \_Net: (work@vscale_csr_file.addr), line:10:53, endln:10:57
            |vpiConstantSelect:1
            |vpiLeftRange:
            \_Constant: , line:102:49, endln:102:51
              |vpiParent:
              \_PartSelect: addr (work@vscale_csr_file.addr), line:102:44, endln:102:55
              |vpiDecompile:11
              |vpiSize:64
              |UINT:11
              |vpiConstType:9
            |vpiRightRange:
            \_Constant: , line:102:52, endln:102:54
              |vpiParent:
              \_PartSelect: addr (work@vscale_csr_file.addr), line:102:44, endln:102:55
              |vpiDecompile:10
              |vpiSize:64
              |UINT:10
              |vpiConstType:9
          |vpiOperand:
          \_Constant: , line:102:59, endln:102:64
            |vpiParent:
            \_Operation: , line:102:44, endln:102:64
            |vpiDecompile:2'b11
            |vpiSize:2
            |BIN:11
            |vpiConstType:3
      |vpiOperand:
      \_Operation: , line:103:10, endln:103:38
        |vpiParent:
        \_Operation: , line:102:28, endln:103:39
        |vpiOpType:26
        |vpiOperand:
        \_RefObj: (work@vscale_csr_file.system_en), line:103:10, endln:103:19
          |vpiParent:
          \_Operation: , line:103:10, endln:103:38
          |vpiName:system_en
          |vpiFullName:work@vscale_csr_file.system_en
          |vpiActual:
          \_Net: (work@vscale_csr_file.system_en), line:78:53, endln:78:62
        |vpiOperand:
        \_Operation: , line:103:23, endln:103:38
          |vpiParent:
          \_Operation: , line:103:10, endln:103:38
          |vpiOpType:18
          |vpiOperand:
          \_PartSelect: addr (work@vscale_csr_file.addr), line:103:23, endln:103:32
            |vpiParent:
            \_Operation: , line:103:23, endln:103:38
            |vpiName:addr
            |vpiFullName:work@vscale_csr_file.addr
            |vpiDefName:addr
            |vpiActual:
            \_Net: (work@vscale_csr_file.addr), line:10:53, endln:10:57
            |vpiConstantSelect:1
            |vpiLeftRange:
            \_Constant: , line:103:28, endln:103:29
              |vpiParent:
              \_PartSelect: addr (work@vscale_csr_file.addr), line:103:23, endln:103:32
              |vpiDecompile:9
              |vpiSize:64
              |UINT:9
              |vpiConstType:9
            |vpiRightRange:
            \_Constant: , line:103:30, endln:103:31
              |vpiParent:
              \_PartSelect: addr (work@vscale_csr_file.addr), line:103:23, endln:103:32
              |vpiDecompile:8
              |vpiSize:64
              |UINT:8
              |vpiConstType:9
          |vpiOperand:
          \_RefObj: (work@vscale_csr_file.prv), line:103:35, endln:103:38
            |vpiParent:
            \_Operation: , line:103:23, endln:103:38
            |vpiName:prv
            |vpiFullName:work@vscale_csr_file.prv
            |vpiActual:
            \_Net: (work@vscale_csr_file.prv), line:13:53, endln:13:56
    |vpiLhs:
    \_RefObj: (work@vscale_csr_file.illegal_region), line:102:11, endln:102:25
      |vpiParent:
      \_ContAssign: , line:102:11, endln:103:39
      |vpiName:illegal_region
      |vpiFullName:work@vscale_csr_file.illegal_region
      |vpiActual:
      \_Net: (work@vscale_csr_file.illegal_region), line:81:53, endln:81:67
  |vpiContAssign:
  \_ContAssign: , line:105:11, endln:105:69
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiRhs:
    \_Operation: , line:105:28, endln:105:69
      |vpiParent:
      \_ContAssign: , line:105:11, endln:105:69
      |vpiOpType:27
      |vpiOperand:
      \_RefObj: (work@vscale_csr_file.illegal_region), line:105:28, endln:105:42
        |vpiParent:
        \_Operation: , line:105:28, endln:105:69
        |vpiName:illegal_region
        |vpiFullName:work@vscale_csr_file.illegal_region
        |vpiActual:
        \_Net: (work@vscale_csr_file.illegal_region), line:81:53, endln:81:67
      |vpiOperand:
      \_Operation: , line:105:47, endln:105:68
        |vpiParent:
        \_Operation: , line:105:28, endln:105:69
        |vpiOpType:26
        |vpiOperand:
        \_RefObj: (work@vscale_csr_file.system_en), line:105:47, endln:105:56
          |vpiParent:
          \_Operation: , line:105:47, endln:105:68
          |vpiName:system_en
          |vpiFullName:work@vscale_csr_file.system_en
          |vpiActual:
          \_Net: (work@vscale_csr_file.system_en), line:78:53, endln:78:62
        |vpiOperand:
        \_Operation: , line:105:60, endln:105:68
          |vpiParent:
          \_Operation: , line:105:47, endln:105:68
          |vpiOpType:3
          |vpiOperand:
          \_RefObj: (work@vscale_csr_file.defined), line:105:61, endln:105:68
            |vpiParent:
            \_Operation: , line:105:60, endln:105:68
            |vpiName:defined
            |vpiFullName:work@vscale_csr_file.defined
            |vpiActual:
            \_Net: (work@vscale_csr_file.defined), line:82:53, endln:82:60
    |vpiLhs:
    \_RefObj: (work@vscale_csr_file.illegal_access), line:105:11, endln:105:25
      |vpiParent:
      \_ContAssign: , line:105:11, endln:105:69
      |vpiName:illegal_access
      |vpiFullName:work@vscale_csr_file.illegal_access
      |vpiActual:
      \_Net: (work@vscale_csr_file.illegal_access), line:14:38, endln:14:52
  |vpiContAssign:
  \_ContAssign: , line:120:11, endln:120:28
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiRhs:
    \_Constant: , line:120:24, endln:120:28
      |vpiParent:
      \_ContAssign: , line:120:11, endln:120:28
      |vpiDecompile:1'b0
      |vpiSize:1
      |BIN:0
      |vpiConstType:3
    |vpiLhs:
    \_RefObj: (work@vscale_csr_file.uinterrupt), line:120:11, endln:120:21
      |vpiParent:
      \_ContAssign: , line:120:11, endln:120:28
      |vpiName:uinterrupt
      |vpiFullName:work@vscale_csr_file.uinterrupt
      |vpiActual:
      \_Net: (work@vscale_csr_file.uinterrupt), line:84:53, endln:84:63
  |vpiContAssign:
  \_ContAssign: , line:121:11, endln:121:36
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiRhs:
    \_Operation: , line:121:24, endln:121:36
      |vpiParent:
      \_ContAssign: , line:121:11, endln:121:36
      |vpiOpType:7
      |vpiOperand:
      \_Operation: , line:121:26, endln:121:35
        |vpiParent:
        \_Operation: , line:121:24, endln:121:36
        |vpiOpType:28
        |vpiOperand:
        \_RefObj: (work@vscale_csr_file.mie), line:121:26, endln:121:29
          |vpiParent:
          \_Operation: , line:121:26, endln:121:35
          |vpiName:mie
          |vpiFullName:work@vscale_csr_file.mie
          |vpiActual:
          \_Net: (work@vscale_csr_file.mie), line:51:31, endln:51:34
        |vpiOperand:
        \_RefObj: (work@vscale_csr_file.mip), line:121:32, endln:121:35
          |vpiParent:
          \_Operation: , line:121:26, endln:121:35
          |vpiName:mip
          |vpiFullName:work@vscale_csr_file.mip
          |vpiActual:
          \_Net: (work@vscale_csr_file.mip), line:69:53, endln:69:56
    |vpiLhs:
    \_RefObj: (work@vscale_csr_file.minterrupt), line:121:11, endln:121:21
      |vpiParent:
      \_ContAssign: , line:121:11, endln:121:36
      |vpiName:minterrupt
      |vpiFullName:work@vscale_csr_file.minterrupt
      |vpiActual:
      \_Net: (work@vscale_csr_file.minterrupt), line:85:53, endln:85:63
  |vpiContAssign:
  \_ContAssign: , line:122:11, endln:122:35
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiRhs:
    \_Operation: , line:122:31, endln:122:35
      |vpiParent:
      \_ContAssign: , line:122:11, endln:122:35
      |vpiOpType:7
      |vpiOperand:
      \_RefObj: (work@vscale_csr_file.mip), line:122:32, endln:122:35
        |vpiParent:
        \_Operation: , line:122:31, endln:122:35
        |vpiName:mip
        |vpiFullName:work@vscale_csr_file.mip
        |vpiActual:
        \_Net: (work@vscale_csr_file.mip), line:69:53, endln:69:56
    |vpiLhs:
    \_RefObj: (work@vscale_csr_file.interrupt_pending), line:122:11, endln:122:28
      |vpiParent:
      \_ContAssign: , line:122:11, endln:122:35
      |vpiName:interrupt_pending
      |vpiFullName:work@vscale_csr_file.interrupt_pending
      |vpiActual:
      \_Net: (work@vscale_csr_file.interrupt_pending), line:24:24, endln:24:41
  |vpiContAssign:
  \_ContAssign: , line:160:11, endln:160:63
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiRhs:
    \_Operation: , line:160:33, endln:160:62
      |vpiParent:
      \_ContAssign: , line:160:11, endln:160:63
      |vpiOpType:14
      |vpiOperand:
      \_RefObj: (work@vscale_csr_file.htif_state), line:160:33, endln:160:43
        |vpiParent:
        \_Operation: , line:160:33, endln:160:62
        |vpiName:htif_state
        |vpiFullName:work@vscale_csr_file.htif_state
        |vpiActual:
        \_Net: (work@vscale_csr_file.htif_state), line:42:53, endln:42:63
      |vpiOperand:
      \_RefObj: (work@vscale_csr_file.HTIF_STATE_IDLE), line:160:47, endln:160:62
        |vpiParent:
        \_Operation: , line:160:33, endln:160:62
        |vpiName:HTIF_STATE_IDLE
        |vpiFullName:work@vscale_csr_file.HTIF_STATE_IDLE
        |vpiActual:
        \_Parameter: (work@vscale_csr_file.HTIF_STATE_IDLE), line:37:15, endln:37:34
    |vpiLhs:
    \_RefObj: (work@vscale_csr_file.htif_pcr_req_ready), line:160:11, endln:160:29
      |vpiParent:
      \_ContAssign: , line:160:11, endln:160:63
      |vpiName:htif_pcr_req_ready
      |vpiFullName:work@vscale_csr_file.htif_pcr_req_ready
      |vpiActual:
      \_Net: (work@vscale_csr_file.htif_pcr_req_ready), line:28:38, endln:28:56
  |vpiContAssign:
  \_ContAssign: , line:161:11, endln:161:64
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiRhs:
    \_Operation: , line:161:34, endln:161:63
      |vpiParent:
      \_ContAssign: , line:161:11, endln:161:64
      |vpiOpType:14
      |vpiOperand:
      \_RefObj: (work@vscale_csr_file.htif_state), line:161:34, endln:161:44
        |vpiParent:
        \_Operation: , line:161:34, endln:161:63
        |vpiName:htif_state
        |vpiFullName:work@vscale_csr_file.htif_state
        |vpiActual:
        \_Net: (work@vscale_csr_file.htif_state), line:42:53, endln:42:63
      |vpiOperand:
      \_RefObj: (work@vscale_csr_file.HTIF_STATE_WAIT), line:161:48, endln:161:63
        |vpiParent:
        \_Operation: , line:161:34, endln:161:63
        |vpiName:HTIF_STATE_WAIT
        |vpiFullName:work@vscale_csr_file.HTIF_STATE_WAIT
        |vpiActual:
        \_Parameter: (work@vscale_csr_file.HTIF_STATE_WAIT), line:38:15, endln:38:34
    |vpiLhs:
    \_RefObj: (work@vscale_csr_file.htif_pcr_resp_valid), line:161:11, endln:161:30
      |vpiParent:
      \_ContAssign: , line:161:11, endln:161:64
      |vpiName:htif_pcr_resp_valid
      |vpiFullName:work@vscale_csr_file.htif_pcr_resp_valid
      |vpiActual:
      \_Net: (work@vscale_csr_file.htif_pcr_resp_valid), line:32:38, endln:32:57
  |vpiContAssign:
  \_ContAssign: , line:162:11, endln:162:46
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiRhs:
    \_RefObj: (work@vscale_csr_file.htif_resp_data), line:162:32, endln:162:46
      |vpiParent:
      \_ContAssign: , line:162:11, endln:162:46
      |vpiName:htif_resp_data
      |vpiFullName:work@vscale_csr_file.htif_resp_data
      |vpiActual:
      \_Net: (work@vscale_csr_file.htif_resp_data), line:41:53, endln:41:67
    |vpiLhs:
    \_RefObj: (work@vscale_csr_file.htif_pcr_resp_data), line:162:11, endln:162:29
      |vpiParent:
      \_ContAssign: , line:162:11, endln:162:46
      |vpiName:htif_pcr_resp_data
      |vpiFullName:work@vscale_csr_file.htif_pcr_resp_data
      |vpiActual:
      \_Net: (work@vscale_csr_file.htif_pcr_resp_data), line:34:53, endln:34:71
  |vpiContAssign:
  \_ContAssign: , line:164:11, endln:164:40
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiRhs:
    \_Operation: , line:164:20, endln:164:40
      |vpiParent:
      \_ContAssign: , line:164:11, endln:164:40
      |vpiOpType:29
      |vpiOperand:
      \_Operation: , line:164:21, endln:164:28
        |vpiParent:
        \_Operation: , line:164:20, endln:164:40
        |vpiOpType:22
        |vpiOperand:
        \_Constant: , line:164:21, endln:164:22
          |vpiParent:
          \_Operation: , line:164:21, endln:164:28
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:164:26, endln:164:28
          |vpiParent:
          \_Operation: , line:164:21, endln:164:28
          |vpiDecompile:20
          |vpiSize:64
          |UINT:20
          |vpiConstType:9
      |vpiOperand:
      \_Operation: , line:164:33, endln:164:39
        |vpiParent:
        \_Operation: , line:164:20, endln:164:40
        |vpiOpType:22
        |vpiOperand:
        \_Constant: , line:164:33, endln:164:34
          |vpiParent:
          \_Operation: , line:164:33, endln:164:39
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:164:38, endln:164:39
          |vpiParent:
          \_Operation: , line:164:33, endln:164:39
          |vpiDecompile:8
          |vpiSize:64
          |UINT:8
          |vpiConstType:9
    |vpiLhs:
    \_RefObj: (work@vscale_csr_file.mcpuid), line:164:11, endln:164:17
      |vpiParent:
      \_ContAssign: , line:164:11, endln:164:40
      |vpiName:mcpuid
      |vpiFullName:work@vscale_csr_file.mcpuid
      |vpiActual:
      \_Net: (work@vscale_csr_file.mcpuid), line:64:53, endln:64:59
  |vpiContAssign:
  \_ContAssign: , line:165:11, endln:165:28
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiRhs:
    \_Constant: , line:165:20, endln:165:28
      |vpiParent:
      \_ContAssign: , line:165:11, endln:165:28
      |vpiDecompile:32'h8000
      |vpiSize:32
      |HEX:8000
      |vpiConstType:5
    |vpiLhs:
    \_RefObj: (work@vscale_csr_file.mimpid), line:165:11, endln:165:17
      |vpiParent:
      \_ContAssign: , line:165:11, endln:165:28
      |vpiName:mimpid
      |vpiFullName:work@vscale_csr_file.mimpid
      |vpiActual:
      \_Net: (work@vscale_csr_file.mimpid), line:65:53, endln:65:59
  |vpiContAssign:
  \_ContAssign: , line:166:11, endln:166:22
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiRhs:
    \_Constant: , line:166:21, endln:166:22
      |vpiParent:
      \_ContAssign: , line:166:11, endln:166:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiLhs:
    \_RefObj: (work@vscale_csr_file.mhartid), line:166:11, endln:166:18
      |vpiParent:
      \_ContAssign: , line:166:11, endln:166:22
      |vpiName:mhartid
      |vpiFullName:work@vscale_csr_file.mhartid
      |vpiActual:
      \_Net: (work@vscale_csr_file.mhartid), line:66:53, endln:66:60
  |vpiContAssign:
  \_ContAssign: , line:181:11, endln:181:21
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiRhs:
    \_RefObj: (work@vscale_csr_file.mepc), line:181:17, endln:181:21
      |vpiParent:
      \_ContAssign: , line:181:11, endln:181:21
      |vpiName:mepc
      |vpiFullName:work@vscale_csr_file.mepc
      |vpiActual:
      \_Net: (work@vscale_csr_file.mepc), line:57:53, endln:57:57
    |vpiLhs:
    \_RefObj: (work@vscale_csr_file.epc), line:181:11, endln:181:14
      |vpiParent:
      \_ContAssign: , line:181:11, endln:181:21
      |vpiName:epc
      |vpiFullName:work@vscale_csr_file.epc
      |vpiActual:
      \_Net: (work@vscale_csr_file.epc), line:23:51, endln:23:54
  |vpiContAssign:
  \_ContAssign: , line:184:11, endln:184:40
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiRhs:
    \_Operation: , line:184:21, endln:184:40
      |vpiParent:
      \_ContAssign: , line:184:11, endln:184:40
      |vpiOpType:33
      |vpiOperand:
      \_Constant: , line:184:22, endln:184:27
        |vpiParent:
        \_Operation: , line:184:21, endln:184:40
        |vpiDecompile:26'b0
        |vpiSize:26
        |BIN:0
        |vpiConstType:3
      |vpiOperand:
      \_RefObj: (work@vscale_csr_file.priv_stack), line:184:29, endln:184:39
        |vpiParent:
        \_Operation: , line:184:21, endln:184:40
        |vpiName:priv_stack
        |vpiFullName:work@vscale_csr_file.priv_stack
        |vpiActual:
        \_Net: (work@vscale_csr_file.priv_stack), line:49:53, endln:49:63
    |vpiLhs:
    \_RefObj: (work@vscale_csr_file.mstatus), line:184:11, endln:184:18
      |vpiParent:
      \_ContAssign: , line:184:11, endln:184:40
      |vpiName:mstatus
      |vpiFullName:work@vscale_csr_file.mstatus
      |vpiActual:
      \_Net: (work@vscale_csr_file.mstatus), line:67:53, endln:67:60
  |vpiContAssign:
  \_ContAssign: , line:186:11, endln:186:22
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiRhs:
    \_Constant: , line:186:21, endln:186:22
      |vpiParent:
      \_ContAssign: , line:186:11, endln:186:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiLhs:
    \_RefObj: (work@vscale_csr_file.mtdeleg), line:186:11, endln:186:18
      |vpiParent:
      \_ContAssign: , line:186:11, endln:186:22
      |vpiName:mtdeleg
      |vpiFullName:work@vscale_csr_file.mtdeleg
      |vpiActual:
      \_Net: (work@vscale_csr_file.mtdeleg), line:68:53, endln:68:60
  |vpiContAssign:
  \_ContAssign: , line:188:11, endln:188:65
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiRhs:
    \_Operation: , line:188:29, endln:188:64
      |vpiParent:
      \_ContAssign: , line:188:11, endln:188:65
      |vpiOpType:14
      |vpiOperand:
      \_RefObj: (work@vscale_csr_file.mtimecmp), line:188:29, endln:188:37
        |vpiParent:
        \_Operation: , line:188:29, endln:188:64
        |vpiName:mtimecmp
        |vpiFullName:work@vscale_csr_file.mtimecmp
        |vpiActual:
        \_Net: (work@vscale_csr_file.mtimecmp), line:54:53, endln:54:61
      |vpiOperand:
      \_IndexedPartSelect: mtime_full (work@vscale_csr_file.mtime_full), line:188:52, endln:188:63
        |vpiParent:
        \_Operation: , line:188:29, endln:188:64
        |vpiName:mtime_full
        |vpiFullName:work@vscale_csr_file.mtime_full
        |vpiDefName:mtime_full
        |vpiActual:
        \_Net: (work@vscale_csr_file.mtime_full), line:55:53, endln:55:63
        |vpiConstantSelect:1
        |vpiIndexedPartSelectType:1
        |vpiBaseExpr:
        \_Constant: , line:188:52, endln:188:53
          |vpiParent:
          \_IndexedPartSelect: mtime_full (work@vscale_csr_file.mtime_full), line:188:52, endln:188:63
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiWidthExpr:
        \_Constant: , line:4:24, endln:4:26
          |vpiParent:
          \_IndexedPartSelect: mtime_full (work@vscale_csr_file.mtime_full), line:188:52, endln:188:63
          |vpiDecompile:32
          |vpiSize:64
          |UINT:32
          |vpiConstType:9
    |vpiLhs:
    \_RefObj: (work@vscale_csr_file.mtimer_expired), line:188:11, endln:188:25
      |vpiParent:
      \_ContAssign: , line:188:11, endln:188:65
      |vpiName:mtimer_expired
      |vpiFullName:work@vscale_csr_file.mtimer_expired
      |vpiActual:
      \_Net: (work@vscale_csr_file.mtimer_expired), line:75:53, endln:75:67
  |vpiContAssign:
  \_ContAssign: , line:205:11, endln:205:53
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiRhs:
    \_Operation: , line:205:17, endln:205:53
      |vpiParent:
      \_ContAssign: , line:205:11, endln:205:53
      |vpiOpType:33
      |vpiOperand:
      \_RefObj: (work@vscale_csr_file.ext_interrupts), line:205:18, endln:205:32
        |vpiParent:
        \_Operation: , line:205:17, endln:205:53
        |vpiName:ext_interrupts
        |vpiFullName:work@vscale_csr_file.ext_interrupts
        |vpiActual:
        \_Net: (work@vscale_csr_file.ext_interrupts), line:8:39, endln:8:53
      |vpiOperand:
      \_RefObj: (work@vscale_csr_file.mtip), line:205:33, endln:205:37
        |vpiParent:
        \_Operation: , line:205:17, endln:205:53
        |vpiName:mtip
        |vpiFullName:work@vscale_csr_file.mtip
        |vpiActual:
        \_Net: (work@vscale_csr_file.mtip), line:52:53, endln:52:57
      |vpiOperand:
      \_Constant: , line:205:38, endln:205:42
        |vpiParent:
        \_Operation: , line:205:17, endln:205:53
        |vpiDecompile:3'b0
        |vpiSize:3
        |BIN:0
        |vpiConstType:3
      |vpiOperand:
      \_RefObj: (work@vscale_csr_file.msip), line:205:43, endln:205:47
        |vpiParent:
        \_Operation: , line:205:17, endln:205:53
        |vpiName:msip
        |vpiFullName:work@vscale_csr_file.msip
        |vpiActual:
        \_Net: (work@vscale_csr_file.msip), line:53:53, endln:53:57
      |vpiOperand:
      \_Constant: , line:205:48, endln:205:52
        |vpiParent:
        \_Operation: , line:205:17, endln:205:53
        |vpiDecompile:3'b0
        |vpiSize:3
        |BIN:0
        |vpiConstType:3
    |vpiLhs:
    \_RefObj: (work@vscale_csr_file.mip), line:205:11, endln:205:14
      |vpiParent:
      \_ContAssign: , line:205:11, endln:205:53
      |vpiName:mip
      |vpiFullName:work@vscale_csr_file.mip
      |vpiActual:
      \_Net: (work@vscale_csr_file.mip), line:69:53, endln:69:56
  |vpiContAssign:
  \_ContAssign: , line:242:11, endln:242:39
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiRhs:
    \_Operation: , line:242:20, endln:242:39
      |vpiParent:
      \_ContAssign: , line:242:11, endln:242:39
      |vpiOpType:33
      |vpiOperand:
      \_RefObj: (work@vscale_csr_file.mint), line:242:21, endln:242:25
        |vpiParent:
        \_Operation: , line:242:20, endln:242:39
        |vpiName:mint
        |vpiFullName:work@vscale_csr_file.mint
        |vpiActual:
        \_Net: (work@vscale_csr_file.mint), line:59:53, endln:59:57
      |vpiOperand:
      \_Constant: , line:242:26, endln:242:31
        |vpiParent:
        \_Operation: , line:242:20, endln:242:39
        |vpiDecompile:27'b0
        |vpiSize:27
        |BIN:0
        |vpiConstType:3
      |vpiOperand:
      \_RefObj: (work@vscale_csr_file.mecode), line:242:32, endln:242:38
        |vpiParent:
        \_Operation: , line:242:20, endln:242:39
        |vpiName:mecode
        |vpiFullName:work@vscale_csr_file.mecode
        |vpiActual:
        \_Net: (work@vscale_csr_file.mecode), line:58:53, endln:58:59
    |vpiLhs:
    \_RefObj: (work@vscale_csr_file.mcause), line:242:11, endln:242:17
      |vpiParent:
      \_ContAssign: , line:242:11, endln:242:39
      |vpiName:mcause
      |vpiFullName:work@vscale_csr_file.mcause
      |vpiActual:
      \_Net: (work@vscale_csr_file.mcause), line:70:53, endln:70:59
  |vpiContAssign:
  \_ContAssign: , line:244:11, endln:245:56
    |vpiParent:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiRhs:
    \_Operation: , line:244:23, endln:245:56
      |vpiParent:
      \_ContAssign: , line:244:11, endln:245:56
      |vpiOpType:27
      |vpiOperand:
      \_Operation: , line:244:24, endln:244:69
        |vpiParent:
        \_Operation: , line:244:23, endln:245:56
        |vpiOpType:14
        |vpiOperand:
        \_RefObj: (work@vscale_csr_file.exception_code), line:244:24, endln:244:38
          |vpiParent:
          \_Operation: , line:244:24, endln:244:69
          |vpiName:exception_code
          |vpiFullName:work@vscale_csr_file.exception_code
          |vpiActual:
          \_Net: (work@vscale_csr_file.exception_code), line:18:53, endln:18:67
        |vpiOperand:
        \_Constant: , line:43:42, endln:43:43
          |vpiParent:
          \_Operation: , line:244:24, endln:244:69
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiOperand:
      \_Operation: , line:245:10, endln:245:55
        |vpiParent:
        \_Operation: , line:244:23, endln:245:56
        |vpiOpType:14
        |vpiOperand:
        \_RefObj: (work@vscale_csr_file.exception_code), line:245:10, endln:245:24
          |vpiParent:
          \_Operation: , line:245:10, endln:245:55
          |vpiName:exception_code
          |vpiFullName:work@vscale_csr_file.exception_code
          |vpiActual:
          \_Net: (work@vscale_csr_file.exception_code), line:18:53, endln:18:67
        |vpiOperand:
        \_Constant: , line:43:42, endln:43:43
          |vpiParent:
          \_Operation: , line:245:10, endln:245:55
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiLhs:
    \_RefObj: (work@vscale_csr_file.code_imem), line:244:11, endln:244:20
      |vpiParent:
      \_ContAssign: , line:244:11, endln:245:56
      |vpiName:code_imem
      |vpiFullName:work@vscale_csr_file.code_imem
      |vpiActual:
      \_Net: (work@vscale_csr_file.code_imem), line:88:53, endln:88:62
|vpiAllModules:
\_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@vscale_ctrl)
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:work@vscale_ctrl
  |vpiTypespec:
  \_LogicTypespec: , line:10:26, endln:10:43
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRange:
    \_Range: , line:10:26, endln:10:43
      |vpiParent:
      \_LogicTypespec: , line:10:26, endln:10:43
      |vpiLeftRange:
      \_Operation: , line:10:27, endln:10:40
        |vpiParent:
        \_Range: , line:10:26, endln:10:43
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:2:24, endln:2:26
          |vpiParent:
          \_Operation: , line:10:27, endln:10:40
          |vpiDecompile:32
          |vpiSize:64
          |UINT:32
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:10:39, endln:10:40
          |vpiParent:
          \_Operation: , line:10:27, endln:10:40
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:10:41, endln:10:42
        |vpiParent:
        \_Range: , line:10:26, endln:10:43
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:16:26, endln:16:42
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRange:
    \_Range: , line:16:26, endln:16:42
      |vpiParent:
      \_LogicTypespec: , line:16:26, endln:16:42
      |vpiLeftRange:
      \_Operation: , line:16:27, endln:16:39
        |vpiParent:
        \_Range: , line:16:26, endln:16:42
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:59:23, endln:59:24
          |vpiParent:
          \_Operation: , line:16:27, endln:16:39
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:16:38, endln:16:39
          |vpiParent:
          \_Operation: , line:16:27, endln:16:39
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:16:40, endln:16:41
        |vpiParent:
        \_Range: , line:16:26, endln:16:42
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:17:27, endln:17:30
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
  |vpiTypespec:
  \_LogicTypespec: , line:26:27, endln:26:31
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRange:
    \_Range: , line:26:32, endln:26:37
      |vpiParent:
      \_LogicTypespec: , line:26:27, endln:26:31
      |vpiLeftRange:
      \_Constant: , line:26:33, endln:26:34
        |vpiParent:
        \_Range: , line:26:32, endln:26:37
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:26:35, endln:26:36
        |vpiParent:
        \_Range: , line:26:32, endln:26:37
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:27:27, endln:27:31
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRange:
    \_Range: , line:27:32, endln:27:53
      |vpiParent:
      \_LogicTypespec: , line:27:27, endln:27:31
      |vpiLeftRange:
      \_Operation: , line:27:33, endln:27:50
        |vpiParent:
        \_Range: , line:27:32, endln:27:53
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:42:24, endln:42:25
          |vpiParent:
          \_Operation: , line:27:33, endln:27:50
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:27:49, endln:27:50
          |vpiParent:
          \_Operation: , line:27:33, endln:27:50
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:27:51, endln:27:52
        |vpiParent:
        \_Range: , line:27:32, endln:27:53
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:36:27, endln:36:47
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRange:
    \_Range: , line:36:27, endln:36:47
      |vpiParent:
      \_LogicTypespec: , line:36:27, endln:36:47
      |vpiLeftRange:
      \_Operation: , line:36:28, endln:36:44
        |vpiParent:
        \_Range: , line:36:27, endln:36:47
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:35:23, endln:35:24
          |vpiParent:
          \_Operation: , line:36:28, endln:36:44
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:36:43, endln:36:44
          |vpiParent:
          \_Operation: , line:36:28, endln:36:44
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:36:45, endln:36:46
        |vpiParent:
        \_Range: , line:36:27, endln:36:47
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:51:27, endln:51:31
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRange:
    \_Range: , line:51:32, endln:51:50
      |vpiParent:
      \_LogicTypespec: , line:51:27, endln:51:31
      |vpiLeftRange:
      \_Operation: , line:51:33, endln:51:47
        |vpiParent:
        \_Range: , line:51:32, endln:51:50
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:42:42, endln:42:43
          |vpiParent:
          \_Operation: , line:51:33, endln:51:47
          |vpiDecompile:4
          |vpiSize:64
          |UINT:4
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:51:46, endln:51:47
          |vpiParent:
          \_Operation: , line:51:33, endln:51:47
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:51:48, endln:51:49
        |vpiParent:
        \_Range: , line:51:32, endln:51:50
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:66:4, endln:66:8
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRange:
    \_Range: , line:66:9, endln:66:14
      |vpiParent:
      \_LogicTypespec: , line:66:4, endln:66:8
      |vpiLeftRange:
      \_Constant: , line:66:10, endln:66:11
        |vpiParent:
        \_Range: , line:66:9, endln:66:14
        |vpiDecompile:6
        |vpiSize:64
        |UINT:6
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:66:12, endln:66:13
        |vpiParent:
        \_Range: , line:66:9, endln:66:14
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:68:4, endln:68:8
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRange:
    \_Range: , line:68:9, endln:68:15
      |vpiParent:
      \_LogicTypespec: , line:68:4, endln:68:8
      |vpiLeftRange:
      \_Constant: , line:68:10, endln:68:12
        |vpiParent:
        \_Range: , line:68:9, endln:68:15
        |vpiDecompile:11
        |vpiSize:64
        |UINT:11
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:68:13, endln:68:14
        |vpiParent:
        \_Range: , line:68:9, endln:68:15
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:70:4, endln:70:8
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRange:
    \_Range: , line:70:9, endln:70:30
      |vpiParent:
      \_LogicTypespec: , line:70:4, endln:70:8
      |vpiLeftRange:
      \_Operation: , line:70:10, endln:70:27
        |vpiParent:
        \_Range: , line:70:9, endln:70:30
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:3:25, endln:3:26
          |vpiParent:
          \_Operation: , line:70:10, endln:70:27
          |vpiDecompile:5
          |vpiSize:64
          |UINT:5
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:70:26, endln:70:27
          |vpiParent:
          \_Operation: , line:70:10, endln:70:27
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:70:28, endln:70:29
        |vpiParent:
        \_Range: , line:70:9, endln:70:30
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:78:4, endln:78:8
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRange:
    \_Range: , line:78:9, endln:78:28
      |vpiParent:
      \_LogicTypespec: , line:78:4, endln:78:8
      |vpiLeftRange:
      \_Operation: , line:78:10, endln:78:25
        |vpiParent:
        \_Range: , line:78:9, endln:78:28
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:1:22, endln:1:23
          |vpiParent:
          \_Operation: , line:78:10, endln:78:25
          |vpiDecompile:4
          |vpiSize:64
          |UINT:4
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:78:24, endln:78:25
          |vpiParent:
          \_Operation: , line:78:10, endln:78:25
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:78:26, endln:78:27
        |vpiParent:
        \_Range: , line:78:9, endln:78:28
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:92:4, endln:92:7
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRange:
    \_Range: , line:92:8, endln:92:31
      |vpiParent:
      \_LogicTypespec: , line:92:4, endln:92:7
      |vpiLeftRange:
      \_Operation: , line:92:9, endln:92:28
        |vpiParent:
        \_Range: , line:92:8, endln:92:31
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:27:26, endln:27:27
          |vpiParent:
          \_Operation: , line:92:9, endln:92:28
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:92:27, endln:92:28
          |vpiParent:
          \_Operation: , line:92:9, endln:92:28
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:92:29, endln:92:30
        |vpiParent:
        \_Range: , line:92:8, endln:92:31
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.clk), line:8:55, endln:8:58
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:clk
    |vpiFullName:work@vscale_ctrl.clk
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.reset), line:9:55, endln:9:60
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:reset
    |vpiFullName:work@vscale_ctrl.reset
  |vpiImportTypespec:
  \_LogicTypespec: , line:10:26, endln:10:43
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.inst_DX), line:10:55, endln:10:62
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.inst_DX), line:10:26, endln:10:43
      |vpiParent:
      \_Net: (work@vscale_ctrl.inst_DX), line:10:55, endln:10:62
      |vpiFullName:work@vscale_ctrl.inst_DX
      |vpiActual:
      \_LogicTypespec: , line:10:26, endln:10:43
    |vpiName:inst_DX
    |vpiFullName:work@vscale_ctrl.inst_DX
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.imem_wait), line:11:55, endln:11:64
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:imem_wait
    |vpiFullName:work@vscale_ctrl.imem_wait
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.imem_badmem_e), line:12:55, endln:12:68
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:imem_badmem_e
    |vpiFullName:work@vscale_ctrl.imem_badmem_e
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.dmem_wait), line:13:55, endln:13:64
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:dmem_wait
    |vpiFullName:work@vscale_ctrl.dmem_wait
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.dmem_badmem_e), line:14:55, endln:14:68
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:dmem_badmem_e
    |vpiFullName:work@vscale_ctrl.dmem_badmem_e
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.cmp_true), line:15:55, endln:15:63
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:cmp_true
    |vpiFullName:work@vscale_ctrl.cmp_true
  |vpiImportTypespec:
  \_LogicTypespec: , line:16:26, endln:16:42
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.prv), line:16:55, endln:16:58
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.prv), line:16:26, endln:16:42
      |vpiParent:
      \_Net: (work@vscale_ctrl.prv), line:16:55, endln:16:58
      |vpiFullName:work@vscale_ctrl.prv
      |vpiActual:
      \_LogicTypespec: , line:16:26, endln:16:42
    |vpiName:prv
    |vpiFullName:work@vscale_ctrl.prv
  |vpiImportTypespec:
  \_LogicTypespec: , line:17:27, endln:17:30
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.PC_src_sel), line:17:55, endln:17:65
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.PC_src_sel), line:17:27, endln:17:30
      |vpiParent:
      \_Net: (work@vscale_ctrl.PC_src_sel), line:17:55, endln:17:65
      |vpiFullName:work@vscale_ctrl.PC_src_sel
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:PC_src_sel
    |vpiFullName:work@vscale_ctrl.PC_src_sel
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.imm_type), line:18:55, endln:18:63
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.imm_type), line:18:27, endln:18:30
      |vpiParent:
      \_Net: (work@vscale_ctrl.imm_type), line:18:55, endln:18:63
      |vpiFullName:work@vscale_ctrl.imm_type
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:imm_type
    |vpiFullName:work@vscale_ctrl.imm_type
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.bypass_rs1), line:19:55, endln:19:65
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:bypass_rs1
    |vpiFullName:work@vscale_ctrl.bypass_rs1
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.bypass_rs2), line:20:55, endln:20:65
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:bypass_rs2
    |vpiFullName:work@vscale_ctrl.bypass_rs2
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.src_a_sel), line:21:55, endln:21:64
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.src_a_sel), line:21:27, endln:21:30
      |vpiParent:
      \_Net: (work@vscale_ctrl.src_a_sel), line:21:55, endln:21:64
      |vpiFullName:work@vscale_ctrl.src_a_sel
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:src_a_sel
    |vpiFullName:work@vscale_ctrl.src_a_sel
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.src_b_sel), line:22:55, endln:22:64
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.src_b_sel), line:22:27, endln:22:30
      |vpiParent:
      \_Net: (work@vscale_ctrl.src_b_sel), line:22:55, endln:22:64
      |vpiFullName:work@vscale_ctrl.src_b_sel
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:src_b_sel
    |vpiFullName:work@vscale_ctrl.src_b_sel
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.alu_op), line:23:55, endln:23:61
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.alu_op), line:23:27, endln:23:30
      |vpiParent:
      \_Net: (work@vscale_ctrl.alu_op), line:23:55, endln:23:61
      |vpiFullName:work@vscale_ctrl.alu_op
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:alu_op
    |vpiFullName:work@vscale_ctrl.alu_op
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.dmem_en), line:24:55, endln:24:62
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.dmem_en), line:24:27, endln:24:31
      |vpiParent:
      \_Net: (work@vscale_ctrl.dmem_en), line:24:55, endln:24:62
      |vpiFullName:work@vscale_ctrl.dmem_en
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:dmem_en
    |vpiFullName:work@vscale_ctrl.dmem_en
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.dmem_wen), line:25:55, endln:25:63
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.dmem_wen), line:25:27, endln:25:31
      |vpiParent:
      \_Net: (work@vscale_ctrl.dmem_wen), line:25:55, endln:25:63
      |vpiFullName:work@vscale_ctrl.dmem_wen
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:dmem_wen
    |vpiFullName:work@vscale_ctrl.dmem_wen
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: , line:26:27, endln:26:31
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.dmem_size), line:26:55, endln:26:64
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.dmem_size), line:26:27, endln:26:31
      |vpiParent:
      \_Net: (work@vscale_ctrl.dmem_size), line:26:55, endln:26:64
      |vpiFullName:work@vscale_ctrl.dmem_size
      |vpiActual:
      \_LogicTypespec: , line:26:27, endln:26:31
    |vpiName:dmem_size
    |vpiFullName:work@vscale_ctrl.dmem_size
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: , line:27:27, endln:27:31
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.dmem_type), line:27:55, endln:27:64
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.dmem_type), line:27:27, endln:27:31
      |vpiParent:
      \_Net: (work@vscale_ctrl.dmem_type), line:27:55, endln:27:64
      |vpiFullName:work@vscale_ctrl.dmem_type
      |vpiActual:
      \_LogicTypespec: , line:27:27, endln:27:31
    |vpiName:dmem_type
    |vpiFullName:work@vscale_ctrl.dmem_type
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.md_req_valid), line:28:55, endln:28:67
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:md_req_valid
    |vpiFullName:work@vscale_ctrl.md_req_valid
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.md_req_ready), line:29:55, endln:29:67
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:md_req_ready
    |vpiFullName:work@vscale_ctrl.md_req_ready
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.md_req_in_1_signed), line:30:55, endln:30:73
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.md_req_in_1_signed), line:30:27, endln:30:30
      |vpiParent:
      \_Net: (work@vscale_ctrl.md_req_in_1_signed), line:30:55, endln:30:73
      |vpiFullName:work@vscale_ctrl.md_req_in_1_signed
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:md_req_in_1_signed
    |vpiFullName:work@vscale_ctrl.md_req_in_1_signed
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.md_req_in_2_signed), line:31:55, endln:31:73
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.md_req_in_2_signed), line:31:27, endln:31:30
      |vpiParent:
      \_Net: (work@vscale_ctrl.md_req_in_2_signed), line:31:55, endln:31:73
      |vpiFullName:work@vscale_ctrl.md_req_in_2_signed
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:md_req_in_2_signed
    |vpiFullName:work@vscale_ctrl.md_req_in_2_signed
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.md_req_op), line:32:55, endln:32:64
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.md_req_op), line:32:27, endln:32:30
      |vpiParent:
      \_Net: (work@vscale_ctrl.md_req_op), line:32:55, endln:32:64
      |vpiFullName:work@vscale_ctrl.md_req_op
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:md_req_op
    |vpiFullName:work@vscale_ctrl.md_req_op
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.md_req_out_sel), line:33:55, endln:33:69
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.md_req_out_sel), line:33:27, endln:33:30
      |vpiParent:
      \_Net: (work@vscale_ctrl.md_req_out_sel), line:33:55, endln:33:69
      |vpiFullName:work@vscale_ctrl.md_req_out_sel
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:md_req_out_sel
    |vpiFullName:work@vscale_ctrl.md_req_out_sel
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.md_resp_valid), line:34:55, endln:34:68
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:md_resp_valid
    |vpiFullName:work@vscale_ctrl.md_resp_valid
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.eret), line:35:55, endln:35:59
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.eret), line:35:27, endln:35:31
      |vpiParent:
      \_Net: (work@vscale_ctrl.eret), line:35:55, endln:35:59
      |vpiFullName:work@vscale_ctrl.eret
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:eret
    |vpiFullName:work@vscale_ctrl.eret
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: , line:36:27, endln:36:47
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.csr_cmd), line:36:55, endln:36:62
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.csr_cmd), line:36:27, endln:36:47
      |vpiParent:
      \_Net: (work@vscale_ctrl.csr_cmd), line:36:55, endln:36:62
      |vpiFullName:work@vscale_ctrl.csr_cmd
      |vpiActual:
      \_LogicTypespec: , line:36:27, endln:36:47
    |vpiName:csr_cmd
    |vpiFullName:work@vscale_ctrl.csr_cmd
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.csr_imm_sel), line:37:55, endln:37:66
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.csr_imm_sel), line:37:27, endln:37:30
      |vpiParent:
      \_Net: (work@vscale_ctrl.csr_imm_sel), line:37:55, endln:37:66
      |vpiFullName:work@vscale_ctrl.csr_imm_sel
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:csr_imm_sel
    |vpiFullName:work@vscale_ctrl.csr_imm_sel
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.illegal_csr_access), line:38:55, endln:38:73
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:illegal_csr_access
    |vpiFullName:work@vscale_ctrl.illegal_csr_access
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.interrupt_pending), line:39:41, endln:39:58
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:interrupt_pending
    |vpiFullName:work@vscale_ctrl.interrupt_pending
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.interrupt_taken), line:40:41, endln:40:56
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:interrupt_taken
    |vpiFullName:work@vscale_ctrl.interrupt_taken
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.wr_reg_WB), line:41:55, endln:41:64
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.wr_reg_WB), line:41:27, endln:41:31
      |vpiParent:
      \_Net: (work@vscale_ctrl.wr_reg_WB), line:41:55, endln:41:64
      |vpiFullName:work@vscale_ctrl.wr_reg_WB
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:wr_reg_WB
    |vpiFullName:work@vscale_ctrl.wr_reg_WB
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.reg_to_wr_WB), line:42:55, endln:42:67
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.reg_to_wr_WB), line:42:27, endln:42:30
      |vpiParent:
      \_Net: (work@vscale_ctrl.reg_to_wr_WB), line:42:55, endln:42:67
      |vpiFullName:work@vscale_ctrl.reg_to_wr_WB
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:reg_to_wr_WB
    |vpiFullName:work@vscale_ctrl.reg_to_wr_WB
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.wb_src_sel_WB), line:43:55, endln:43:68
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.wb_src_sel_WB), line:43:27, endln:43:30
      |vpiParent:
      \_Net: (work@vscale_ctrl.wb_src_sel_WB), line:43:55, endln:43:68
      |vpiFullName:work@vscale_ctrl.wb_src_sel_WB
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:wb_src_sel_WB
    |vpiFullName:work@vscale_ctrl.wb_src_sel_WB
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.stall_IF), line:44:55, endln:44:63
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.stall_IF), line:44:27, endln:44:31
      |vpiParent:
      \_Net: (work@vscale_ctrl.stall_IF), line:44:55, endln:44:63
      |vpiFullName:work@vscale_ctrl.stall_IF
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:stall_IF
    |vpiFullName:work@vscale_ctrl.stall_IF
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.kill_IF), line:45:55, endln:45:62
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.kill_IF), line:45:27, endln:45:31
      |vpiParent:
      \_Net: (work@vscale_ctrl.kill_IF), line:45:55, endln:45:62
      |vpiFullName:work@vscale_ctrl.kill_IF
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:kill_IF
    |vpiFullName:work@vscale_ctrl.kill_IF
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.stall_DX), line:46:55, endln:46:63
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.stall_DX), line:46:27, endln:46:31
      |vpiParent:
      \_Net: (work@vscale_ctrl.stall_DX), line:46:55, endln:46:63
      |vpiFullName:work@vscale_ctrl.stall_DX
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:stall_DX
    |vpiFullName:work@vscale_ctrl.stall_DX
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.kill_DX), line:47:55, endln:47:62
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.kill_DX), line:47:27, endln:47:31
      |vpiParent:
      \_Net: (work@vscale_ctrl.kill_DX), line:47:55, endln:47:62
      |vpiFullName:work@vscale_ctrl.kill_DX
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:kill_DX
    |vpiFullName:work@vscale_ctrl.kill_DX
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.stall_WB), line:48:55, endln:48:63
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.stall_WB), line:48:27, endln:48:31
      |vpiParent:
      \_Net: (work@vscale_ctrl.stall_WB), line:48:55, endln:48:63
      |vpiFullName:work@vscale_ctrl.stall_WB
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:stall_WB
    |vpiFullName:work@vscale_ctrl.stall_WB
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.kill_WB), line:49:55, endln:49:62
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.kill_WB), line:49:27, endln:49:31
      |vpiParent:
      \_Net: (work@vscale_ctrl.kill_WB), line:49:55, endln:49:62
      |vpiFullName:work@vscale_ctrl.kill_WB
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:kill_WB
    |vpiFullName:work@vscale_ctrl.kill_WB
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.exception_WB), line:50:55, endln:50:67
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.exception_WB), line:50:27, endln:50:31
      |vpiParent:
      \_Net: (work@vscale_ctrl.exception_WB), line:50:55, endln:50:67
      |vpiFullName:work@vscale_ctrl.exception_WB
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:exception_WB
    |vpiFullName:work@vscale_ctrl.exception_WB
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: , line:51:27, endln:51:31
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.exception_code_WB), line:51:55, endln:51:72
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.exception_code_WB), line:51:27, endln:51:31
      |vpiParent:
      \_Net: (work@vscale_ctrl.exception_code_WB), line:51:55, endln:51:72
      |vpiFullName:work@vscale_ctrl.exception_code_WB
      |vpiActual:
      \_LogicTypespec: , line:51:27, endln:51:31
    |vpiName:exception_code_WB
    |vpiFullName:work@vscale_ctrl.exception_code_WB
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.retire_WB), line:52:55, endln:52:64
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.retire_WB), line:52:27, endln:52:31
      |vpiParent:
      \_Net: (work@vscale_ctrl.retire_WB), line:52:55, endln:52:64
      |vpiFullName:work@vscale_ctrl.retire_WB
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:retire_WB
    |vpiFullName:work@vscale_ctrl.retire_WB
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.replay_IF), line:56:55, endln:56:64
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.replay_IF), line:56:4, endln:56:7
      |vpiParent:
      \_Net: (work@vscale_ctrl.replay_IF), line:56:55, endln:56:64
      |vpiFullName:work@vscale_ctrl.replay_IF
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:replay_IF
    |vpiFullName:work@vscale_ctrl.replay_IF
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.ex_IF), line:59:55, endln:59:60
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.ex_IF), line:59:4, endln:59:8
      |vpiParent:
      \_Net: (work@vscale_ctrl.ex_IF), line:59:55, endln:59:60
      |vpiFullName:work@vscale_ctrl.ex_IF
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:ex_IF
    |vpiFullName:work@vscale_ctrl.ex_IF
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.had_ex_DX), line:62:55, endln:62:64
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.had_ex_DX), line:62:4, endln:62:7
      |vpiParent:
      \_Net: (work@vscale_ctrl.had_ex_DX), line:62:55, endln:62:64
      |vpiFullName:work@vscale_ctrl.had_ex_DX
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:had_ex_DX
    |vpiFullName:work@vscale_ctrl.had_ex_DX
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.prev_killed_DX), line:63:55, endln:63:69
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.prev_killed_DX), line:63:4, endln:63:7
      |vpiParent:
      \_Net: (work@vscale_ctrl.prev_killed_DX), line:63:55, endln:63:69
      |vpiFullName:work@vscale_ctrl.prev_killed_DX
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:prev_killed_DX
    |vpiFullName:work@vscale_ctrl.prev_killed_DX
    |vpiNetType:48
  |vpiImportTypespec:
  \_LogicTypespec: , line:66:4, endln:66:8
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.opcode), line:66:55, endln:66:61
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.opcode), line:66:4, endln:66:8
      |vpiParent:
      \_Net: (work@vscale_ctrl.opcode), line:66:55, endln:66:61
      |vpiFullName:work@vscale_ctrl.opcode
      |vpiActual:
      \_LogicTypespec: , line:66:4, endln:66:8
    |vpiName:opcode
    |vpiFullName:work@vscale_ctrl.opcode
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.funct7), line:67:55, endln:67:61
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.funct7), line:67:4, endln:67:8
      |vpiParent:
      \_Net: (work@vscale_ctrl.funct7), line:67:55, endln:67:61
      |vpiFullName:work@vscale_ctrl.funct7
      |vpiActual:
      \_LogicTypespec: , line:66:4, endln:66:8
    |vpiName:funct7
    |vpiFullName:work@vscale_ctrl.funct7
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: , line:68:4, endln:68:8
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.funct12), line:68:55, endln:68:62
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.funct12), line:68:4, endln:68:8
      |vpiParent:
      \_Net: (work@vscale_ctrl.funct12), line:68:55, endln:68:62
      |vpiFullName:work@vscale_ctrl.funct12
      |vpiActual:
      \_LogicTypespec: , line:68:4, endln:68:8
    |vpiName:funct12
    |vpiFullName:work@vscale_ctrl.funct12
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.funct3), line:69:55, endln:69:61
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.funct3), line:69:4, endln:69:8
      |vpiParent:
      \_Net: (work@vscale_ctrl.funct3), line:69:55, endln:69:61
      |vpiFullName:work@vscale_ctrl.funct3
      |vpiActual:
      \_LogicTypespec: , line:26:27, endln:26:31
    |vpiName:funct3
    |vpiFullName:work@vscale_ctrl.funct3
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: , line:70:4, endln:70:8
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.rs1_addr), line:70:55, endln:70:63
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.rs1_addr), line:70:4, endln:70:8
      |vpiParent:
      \_Net: (work@vscale_ctrl.rs1_addr), line:70:55, endln:70:63
      |vpiFullName:work@vscale_ctrl.rs1_addr
      |vpiActual:
      \_LogicTypespec: , line:70:4, endln:70:8
    |vpiName:rs1_addr
    |vpiFullName:work@vscale_ctrl.rs1_addr
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.rs2_addr), line:71:55, endln:71:63
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.rs2_addr), line:71:4, endln:71:8
      |vpiParent:
      \_Net: (work@vscale_ctrl.rs2_addr), line:71:55, endln:71:63
      |vpiFullName:work@vscale_ctrl.rs2_addr
      |vpiActual:
      \_LogicTypespec: , line:70:4, endln:70:8
    |vpiName:rs2_addr
    |vpiFullName:work@vscale_ctrl.rs2_addr
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.reg_to_wr_DX), line:72:55, endln:72:67
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.reg_to_wr_DX), line:72:4, endln:72:8
      |vpiParent:
      \_Net: (work@vscale_ctrl.reg_to_wr_DX), line:72:55, endln:72:67
      |vpiFullName:work@vscale_ctrl.reg_to_wr_DX
      |vpiActual:
      \_LogicTypespec: , line:70:4, endln:70:8
    |vpiName:reg_to_wr_DX
    |vpiFullName:work@vscale_ctrl.reg_to_wr_DX
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.illegal_instruction), line:73:55, endln:73:74
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.illegal_instruction), line:73:4, endln:73:7
      |vpiParent:
      \_Net: (work@vscale_ctrl.illegal_instruction), line:73:55, endln:73:74
      |vpiFullName:work@vscale_ctrl.illegal_instruction
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:illegal_instruction
    |vpiFullName:work@vscale_ctrl.illegal_instruction
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.ebreak), line:74:55, endln:74:61
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.ebreak), line:74:4, endln:74:7
      |vpiParent:
      \_Net: (work@vscale_ctrl.ebreak), line:74:55, endln:74:61
      |vpiFullName:work@vscale_ctrl.ebreak
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:ebreak
    |vpiFullName:work@vscale_ctrl.ebreak
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.ecall), line:75:55, endln:75:60
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.ecall), line:75:4, endln:75:7
      |vpiParent:
      \_Net: (work@vscale_ctrl.ecall), line:75:55, endln:75:60
      |vpiFullName:work@vscale_ctrl.ecall
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:ecall
    |vpiFullName:work@vscale_ctrl.ecall
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.eret_unkilled), line:76:55, endln:76:68
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.eret_unkilled), line:76:4, endln:76:7
      |vpiParent:
      \_Net: (work@vscale_ctrl.eret_unkilled), line:76:55, endln:76:68
      |vpiFullName:work@vscale_ctrl.eret_unkilled
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:eret_unkilled
    |vpiFullName:work@vscale_ctrl.eret_unkilled
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.fence_i), line:77:55, endln:77:62
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.fence_i), line:77:4, endln:77:7
      |vpiParent:
      \_Net: (work@vscale_ctrl.fence_i), line:77:55, endln:77:62
      |vpiFullName:work@vscale_ctrl.fence_i
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:fence_i
    |vpiFullName:work@vscale_ctrl.fence_i
    |vpiNetType:48
  |vpiImportTypespec:
  \_LogicTypespec: , line:78:4, endln:78:8
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.add_or_sub), line:78:55, endln:78:65
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.add_or_sub), line:78:4, endln:78:8
      |vpiParent:
      \_Net: (work@vscale_ctrl.add_or_sub), line:78:55, endln:78:65
      |vpiFullName:work@vscale_ctrl.add_or_sub
      |vpiActual:
      \_LogicTypespec: , line:78:4, endln:78:8
    |vpiName:add_or_sub
    |vpiFullName:work@vscale_ctrl.add_or_sub
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.srl_or_sra), line:79:55, endln:79:65
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.srl_or_sra), line:79:4, endln:79:8
      |vpiParent:
      \_Net: (work@vscale_ctrl.srl_or_sra), line:79:55, endln:79:65
      |vpiFullName:work@vscale_ctrl.srl_or_sra
      |vpiActual:
      \_LogicTypespec: , line:78:4, endln:78:8
    |vpiName:srl_or_sra
    |vpiFullName:work@vscale_ctrl.srl_or_sra
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.alu_op_arith), line:80:55, endln:80:67
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.alu_op_arith), line:80:4, endln:80:27
      |vpiParent:
      \_Net: (work@vscale_ctrl.alu_op_arith), line:80:55, endln:80:67
      |vpiFullName:work@vscale_ctrl.alu_op_arith
      |vpiActual:
      \_LogicTypespec: , line:78:4, endln:78:8
    |vpiName:alu_op_arith
    |vpiFullName:work@vscale_ctrl.alu_op_arith
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.branch_taken_unkilled), line:81:55, endln:81:76
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.branch_taken_unkilled), line:81:4, endln:81:7
      |vpiParent:
      \_Net: (work@vscale_ctrl.branch_taken_unkilled), line:81:55, endln:81:76
      |vpiFullName:work@vscale_ctrl.branch_taken_unkilled
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:branch_taken_unkilled
    |vpiFullName:work@vscale_ctrl.branch_taken_unkilled
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.branch_taken), line:82:55, endln:82:67
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.branch_taken), line:82:4, endln:82:8
      |vpiParent:
      \_Net: (work@vscale_ctrl.branch_taken), line:82:55, endln:82:67
      |vpiFullName:work@vscale_ctrl.branch_taken
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:branch_taken
    |vpiFullName:work@vscale_ctrl.branch_taken
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.dmem_en_unkilled), line:83:55, endln:83:71
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.dmem_en_unkilled), line:83:4, endln:83:7
      |vpiParent:
      \_Net: (work@vscale_ctrl.dmem_en_unkilled), line:83:55, endln:83:71
      |vpiFullName:work@vscale_ctrl.dmem_en_unkilled
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:dmem_en_unkilled
    |vpiFullName:work@vscale_ctrl.dmem_en_unkilled
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.dmem_wen_unkilled), line:84:55, endln:84:72
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.dmem_wen_unkilled), line:84:4, endln:84:7
      |vpiParent:
      \_Net: (work@vscale_ctrl.dmem_wen_unkilled), line:84:55, endln:84:72
      |vpiFullName:work@vscale_ctrl.dmem_wen_unkilled
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:dmem_wen_unkilled
    |vpiFullName:work@vscale_ctrl.dmem_wen_unkilled
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.jal_unkilled), line:85:55, endln:85:67
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.jal_unkilled), line:85:4, endln:85:7
      |vpiParent:
      \_Net: (work@vscale_ctrl.jal_unkilled), line:85:55, endln:85:67
      |vpiFullName:work@vscale_ctrl.jal_unkilled
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:jal_unkilled
    |vpiFullName:work@vscale_ctrl.jal_unkilled
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.jal), line:86:55, endln:86:58
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.jal), line:86:4, endln:86:8
      |vpiParent:
      \_Net: (work@vscale_ctrl.jal), line:86:55, endln:86:58
      |vpiFullName:work@vscale_ctrl.jal
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:jal
    |vpiFullName:work@vscale_ctrl.jal
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.jalr_unkilled), line:87:55, endln:87:68
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.jalr_unkilled), line:87:4, endln:87:7
      |vpiParent:
      \_Net: (work@vscale_ctrl.jalr_unkilled), line:87:55, endln:87:68
      |vpiFullName:work@vscale_ctrl.jalr_unkilled
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:jalr_unkilled
    |vpiFullName:work@vscale_ctrl.jalr_unkilled
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.jalr), line:88:55, endln:88:59
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.jalr), line:88:4, endln:88:8
      |vpiParent:
      \_Net: (work@vscale_ctrl.jalr), line:88:55, endln:88:59
      |vpiFullName:work@vscale_ctrl.jalr
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:jalr
    |vpiFullName:work@vscale_ctrl.jalr
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.redirect), line:89:55, endln:89:63
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.redirect), line:89:4, endln:89:8
      |vpiParent:
      \_Net: (work@vscale_ctrl.redirect), line:89:55, endln:89:63
      |vpiFullName:work@vscale_ctrl.redirect
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:redirect
    |vpiFullName:work@vscale_ctrl.redirect
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.wr_reg_unkilled_DX), line:90:55, endln:90:73
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.wr_reg_unkilled_DX), line:90:4, endln:90:7
      |vpiParent:
      \_Net: (work@vscale_ctrl.wr_reg_unkilled_DX), line:90:55, endln:90:73
      |vpiFullName:work@vscale_ctrl.wr_reg_unkilled_DX
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:wr_reg_unkilled_DX
    |vpiFullName:work@vscale_ctrl.wr_reg_unkilled_DX
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.wr_reg_DX), line:91:55, endln:91:64
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.wr_reg_DX), line:91:4, endln:91:8
      |vpiParent:
      \_Net: (work@vscale_ctrl.wr_reg_DX), line:91:55, endln:91:64
      |vpiFullName:work@vscale_ctrl.wr_reg_DX
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:wr_reg_DX
    |vpiFullName:work@vscale_ctrl.wr_reg_DX
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: , line:92:4, endln:92:7
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.wb_src_sel_DX), line:92:55, endln:92:68
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.wb_src_sel_DX), line:92:4, endln:92:31
      |vpiParent:
      \_Net: (work@vscale_ctrl.wb_src_sel_DX), line:92:55, endln:92:68
      |vpiFullName:work@vscale_ctrl.wb_src_sel_DX
      |vpiActual:
      \_LogicTypespec: , line:92:4, endln:92:7
    |vpiName:wb_src_sel_DX
    |vpiFullName:work@vscale_ctrl.wb_src_sel_DX
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.new_ex_DX), line:93:55, endln:93:64
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.new_ex_DX), line:93:4, endln:93:8
      |vpiParent:
      \_Net: (work@vscale_ctrl.new_ex_DX), line:93:55, endln:93:64
      |vpiFullName:work@vscale_ctrl.new_ex_DX
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:new_ex_DX
    |vpiFullName:work@vscale_ctrl.new_ex_DX
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.ex_DX), line:94:55, endln:94:60
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.ex_DX), line:94:4, endln:94:8
      |vpiParent:
      \_Net: (work@vscale_ctrl.ex_DX), line:94:55, endln:94:60
      |vpiFullName:work@vscale_ctrl.ex_DX
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:ex_DX
    |vpiFullName:work@vscale_ctrl.ex_DX
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.ex_code_DX), line:95:55, endln:95:65
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.ex_code_DX), line:95:4, endln:95:26
      |vpiParent:
      \_Net: (work@vscale_ctrl.ex_code_DX), line:95:55, endln:95:65
      |vpiFullName:work@vscale_ctrl.ex_code_DX
      |vpiActual:
      \_LogicTypespec: , line:51:27, endln:51:31
    |vpiName:ex_code_DX
    |vpiFullName:work@vscale_ctrl.ex_code_DX
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.killed_DX), line:96:55, endln:96:64
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.killed_DX), line:96:4, endln:96:8
      |vpiParent:
      \_Net: (work@vscale_ctrl.killed_DX), line:96:55, endln:96:64
      |vpiFullName:work@vscale_ctrl.killed_DX
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:killed_DX
    |vpiFullName:work@vscale_ctrl.killed_DX
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.uses_md_unkilled), line:97:55, endln:97:71
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.uses_md_unkilled), line:97:4, endln:97:7
      |vpiParent:
      \_Net: (work@vscale_ctrl.uses_md_unkilled), line:97:55, endln:97:71
      |vpiFullName:work@vscale_ctrl.uses_md_unkilled
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:uses_md_unkilled
    |vpiFullName:work@vscale_ctrl.uses_md_unkilled
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.uses_md), line:98:55, endln:98:62
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.uses_md), line:98:4, endln:98:8
      |vpiParent:
      \_Net: (work@vscale_ctrl.uses_md), line:98:55, endln:98:62
      |vpiFullName:work@vscale_ctrl.uses_md
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:uses_md
    |vpiFullName:work@vscale_ctrl.uses_md
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.wfi_unkilled_DX), line:99:20, endln:99:35
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.wfi_unkilled_DX), line:99:4, endln:99:7
      |vpiParent:
      \_Net: (work@vscale_ctrl.wfi_unkilled_DX), line:99:20, endln:99:35
      |vpiFullName:work@vscale_ctrl.wfi_unkilled_DX
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:wfi_unkilled_DX
    |vpiFullName:work@vscale_ctrl.wfi_unkilled_DX
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.wfi_DX), line:100:20, endln:100:26
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.wfi_DX), line:100:4, endln:100:8
      |vpiParent:
      \_Net: (work@vscale_ctrl.wfi_DX), line:100:20, endln:100:26
      |vpiFullName:work@vscale_ctrl.wfi_DX
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:wfi_DX
    |vpiFullName:work@vscale_ctrl.wfi_DX
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.csr_cmd_unkilled), line:101:55, endln:101:71
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.csr_cmd_unkilled), line:101:4, endln:101:28
      |vpiParent:
      \_Net: (work@vscale_ctrl.csr_cmd_unkilled), line:101:55, endln:101:71
      |vpiFullName:work@vscale_ctrl.csr_cmd_unkilled
      |vpiActual:
      \_LogicTypespec: , line:36:27, endln:36:47
    |vpiName:csr_cmd_unkilled
    |vpiFullName:work@vscale_ctrl.csr_cmd_unkilled
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.wr_reg_unkilled_WB), line:104:55, endln:104:73
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.wr_reg_unkilled_WB), line:104:4, endln:104:7
      |vpiParent:
      \_Net: (work@vscale_ctrl.wr_reg_unkilled_WB), line:104:55, endln:104:73
      |vpiFullName:work@vscale_ctrl.wr_reg_unkilled_WB
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:wr_reg_unkilled_WB
    |vpiFullName:work@vscale_ctrl.wr_reg_unkilled_WB
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.had_ex_WB), line:105:55, endln:105:64
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.had_ex_WB), line:105:4, endln:105:7
      |vpiParent:
      \_Net: (work@vscale_ctrl.had_ex_WB), line:105:55, endln:105:64
      |vpiFullName:work@vscale_ctrl.had_ex_WB
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:had_ex_WB
    |vpiFullName:work@vscale_ctrl.had_ex_WB
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.prev_ex_code_WB), line:106:55, endln:106:70
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.prev_ex_code_WB), line:106:4, endln:106:26
      |vpiParent:
      \_Net: (work@vscale_ctrl.prev_ex_code_WB), line:106:55, endln:106:70
      |vpiFullName:work@vscale_ctrl.prev_ex_code_WB
      |vpiActual:
      \_LogicTypespec: , line:51:27, endln:51:31
    |vpiName:prev_ex_code_WB
    |vpiFullName:work@vscale_ctrl.prev_ex_code_WB
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.store_in_WB), line:107:55, endln:107:66
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.store_in_WB), line:107:4, endln:107:7
      |vpiParent:
      \_Net: (work@vscale_ctrl.store_in_WB), line:107:55, endln:107:66
      |vpiFullName:work@vscale_ctrl.store_in_WB
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:store_in_WB
    |vpiFullName:work@vscale_ctrl.store_in_WB
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.dmem_en_WB), line:108:55, endln:108:65
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.dmem_en_WB), line:108:4, endln:108:7
      |vpiParent:
      \_Net: (work@vscale_ctrl.dmem_en_WB), line:108:55, endln:108:65
      |vpiFullName:work@vscale_ctrl.dmem_en_WB
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:dmem_en_WB
    |vpiFullName:work@vscale_ctrl.dmem_en_WB
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.prev_killed_WB), line:109:55, endln:109:69
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.prev_killed_WB), line:109:4, endln:109:7
      |vpiParent:
      \_Net: (work@vscale_ctrl.prev_killed_WB), line:109:55, endln:109:69
      |vpiFullName:work@vscale_ctrl.prev_killed_WB
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:prev_killed_WB
    |vpiFullName:work@vscale_ctrl.prev_killed_WB
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.uses_md_WB), line:110:55, endln:110:65
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.uses_md_WB), line:110:4, endln:110:7
      |vpiParent:
      \_Net: (work@vscale_ctrl.uses_md_WB), line:110:55, endln:110:65
      |vpiFullName:work@vscale_ctrl.uses_md_WB
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:uses_md_WB
    |vpiFullName:work@vscale_ctrl.uses_md_WB
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.wfi_unkilled_WB), line:111:20, endln:111:35
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.wfi_unkilled_WB), line:111:4, endln:111:7
      |vpiParent:
      \_Net: (work@vscale_ctrl.wfi_unkilled_WB), line:111:20, endln:111:35
      |vpiFullName:work@vscale_ctrl.wfi_unkilled_WB
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:wfi_unkilled_WB
    |vpiFullName:work@vscale_ctrl.wfi_unkilled_WB
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.ex_WB), line:114:55, endln:114:60
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.ex_WB), line:114:4, endln:114:8
      |vpiParent:
      \_Net: (work@vscale_ctrl.ex_WB), line:114:55, endln:114:60
      |vpiFullName:work@vscale_ctrl.ex_WB
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:ex_WB
    |vpiFullName:work@vscale_ctrl.ex_WB
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.ex_code_WB), line:115:55, endln:115:65
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.ex_code_WB), line:115:4, endln:115:26
      |vpiParent:
      \_Net: (work@vscale_ctrl.ex_code_WB), line:115:55, endln:115:65
      |vpiFullName:work@vscale_ctrl.ex_code_WB
      |vpiActual:
      \_LogicTypespec: , line:51:27, endln:51:31
    |vpiName:ex_code_WB
    |vpiFullName:work@vscale_ctrl.ex_code_WB
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.dmem_access_exception), line:116:55, endln:116:76
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.dmem_access_exception), line:116:4, endln:116:8
      |vpiParent:
      \_Net: (work@vscale_ctrl.dmem_access_exception), line:116:55, endln:116:76
      |vpiFullName:work@vscale_ctrl.dmem_access_exception
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:dmem_access_exception
    |vpiFullName:work@vscale_ctrl.dmem_access_exception
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.exception), line:117:55, endln:117:64
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.exception), line:117:4, endln:117:8
      |vpiParent:
      \_Net: (work@vscale_ctrl.exception), line:117:55, endln:117:64
      |vpiFullName:work@vscale_ctrl.exception
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:exception
    |vpiFullName:work@vscale_ctrl.exception
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.killed_WB), line:118:55, endln:118:64
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.killed_WB), line:118:4, endln:118:8
      |vpiParent:
      \_Net: (work@vscale_ctrl.killed_WB), line:118:55, endln:118:64
      |vpiFullName:work@vscale_ctrl.killed_WB
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:killed_WB
    |vpiFullName:work@vscale_ctrl.killed_WB
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.load_in_WB), line:119:55, endln:119:65
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.load_in_WB), line:119:4, endln:119:8
      |vpiParent:
      \_Net: (work@vscale_ctrl.load_in_WB), line:119:55, endln:119:65
      |vpiFullName:work@vscale_ctrl.load_in_WB
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:load_in_WB
    |vpiFullName:work@vscale_ctrl.load_in_WB
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.active_wfi_WB), line:120:20, endln:120:33
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.active_wfi_WB), line:120:4, endln:120:8
      |vpiParent:
      \_Net: (work@vscale_ctrl.active_wfi_WB), line:120:20, endln:120:33
      |vpiFullName:work@vscale_ctrl.active_wfi_WB
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:active_wfi_WB
    |vpiFullName:work@vscale_ctrl.active_wfi_WB
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.load_use), line:123:55, endln:123:63
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.load_use), line:123:4, endln:123:8
      |vpiParent:
      \_Net: (work@vscale_ctrl.load_use), line:123:55, endln:123:63
      |vpiFullName:work@vscale_ctrl.load_use
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:load_use
    |vpiFullName:work@vscale_ctrl.load_use
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.uses_rs1), line:124:55, endln:124:63
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.uses_rs1), line:124:4, endln:124:7
      |vpiParent:
      \_Net: (work@vscale_ctrl.uses_rs1), line:124:55, endln:124:63
      |vpiFullName:work@vscale_ctrl.uses_rs1
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:uses_rs1
    |vpiFullName:work@vscale_ctrl.uses_rs1
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.uses_rs2), line:125:55, endln:125:63
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.uses_rs2), line:125:4, endln:125:7
      |vpiParent:
      \_Net: (work@vscale_ctrl.uses_rs2), line:125:55, endln:125:63
      |vpiFullName:work@vscale_ctrl.uses_rs2
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:uses_rs2
    |vpiFullName:work@vscale_ctrl.uses_rs2
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.raw_rs1), line:126:55, endln:126:62
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.raw_rs1), line:126:4, endln:126:8
      |vpiParent:
      \_Net: (work@vscale_ctrl.raw_rs1), line:126:55, endln:126:62
      |vpiFullName:work@vscale_ctrl.raw_rs1
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:raw_rs1
    |vpiFullName:work@vscale_ctrl.raw_rs1
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.raw_rs2), line:127:55, endln:127:62
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.raw_rs2), line:127:4, endln:127:8
      |vpiParent:
      \_Net: (work@vscale_ctrl.raw_rs2), line:127:55, endln:127:62
      |vpiFullName:work@vscale_ctrl.raw_rs2
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:raw_rs2
    |vpiFullName:work@vscale_ctrl.raw_rs2
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_ctrl.raw_on_busy_md), line:128:55, endln:128:69
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.raw_on_busy_md), line:128:4, endln:128:8
      |vpiParent:
      \_Net: (work@vscale_ctrl.raw_on_busy_md), line:128:55, endln:128:69
      |vpiFullName:work@vscale_ctrl.raw_on_busy_md
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
    |vpiName:raw_on_busy_md
    |vpiFullName:work@vscale_ctrl.raw_on_busy_md
    |vpiNetType:1
  |vpiDefName:work@vscale_ctrl
  |vpiNet:
  \_Net: (work@vscale_ctrl.clk), line:8:55, endln:8:58
  |vpiNet:
  \_Net: (work@vscale_ctrl.reset), line:9:55, endln:9:60
  |vpiNet:
  \_Net: (work@vscale_ctrl.inst_DX), line:10:55, endln:10:62
  |vpiNet:
  \_Net: (work@vscale_ctrl.imem_wait), line:11:55, endln:11:64
  |vpiNet:
  \_Net: (work@vscale_ctrl.imem_badmem_e), line:12:55, endln:12:68
  |vpiNet:
  \_Net: (work@vscale_ctrl.dmem_wait), line:13:55, endln:13:64
  |vpiNet:
  \_Net: (work@vscale_ctrl.dmem_badmem_e), line:14:55, endln:14:68
  |vpiNet:
  \_Net: (work@vscale_ctrl.cmp_true), line:15:55, endln:15:63
  |vpiNet:
  \_Net: (work@vscale_ctrl.prv), line:16:55, endln:16:58
  |vpiNet:
  \_Net: (work@vscale_ctrl.PC_src_sel), line:17:55, endln:17:65
  |vpiNet:
  \_Net: (work@vscale_ctrl.imm_type), line:18:55, endln:18:63
  |vpiNet:
  \_Net: (work@vscale_ctrl.bypass_rs1), line:19:55, endln:19:65
  |vpiNet:
  \_Net: (work@vscale_ctrl.bypass_rs2), line:20:55, endln:20:65
  |vpiNet:
  \_Net: (work@vscale_ctrl.src_a_sel), line:21:55, endln:21:64
  |vpiNet:
  \_Net: (work@vscale_ctrl.src_b_sel), line:22:55, endln:22:64
  |vpiNet:
  \_Net: (work@vscale_ctrl.alu_op), line:23:55, endln:23:61
  |vpiNet:
  \_Net: (work@vscale_ctrl.dmem_en), line:24:55, endln:24:62
  |vpiNet:
  \_Net: (work@vscale_ctrl.dmem_wen), line:25:55, endln:25:63
  |vpiNet:
  \_Net: (work@vscale_ctrl.dmem_size), line:26:55, endln:26:64
  |vpiNet:
  \_Net: (work@vscale_ctrl.dmem_type), line:27:55, endln:27:64
  |vpiNet:
  \_Net: (work@vscale_ctrl.md_req_valid), line:28:55, endln:28:67
  |vpiNet:
  \_Net: (work@vscale_ctrl.md_req_ready), line:29:55, endln:29:67
  |vpiNet:
  \_Net: (work@vscale_ctrl.md_req_in_1_signed), line:30:55, endln:30:73
  |vpiNet:
  \_Net: (work@vscale_ctrl.md_req_in_2_signed), line:31:55, endln:31:73
  |vpiNet:
  \_Net: (work@vscale_ctrl.md_req_op), line:32:55, endln:32:64
  |vpiNet:
  \_Net: (work@vscale_ctrl.md_req_out_sel), line:33:55, endln:33:69
  |vpiNet:
  \_Net: (work@vscale_ctrl.md_resp_valid), line:34:55, endln:34:68
  |vpiNet:
  \_Net: (work@vscale_ctrl.eret), line:35:55, endln:35:59
  |vpiNet:
  \_Net: (work@vscale_ctrl.csr_cmd), line:36:55, endln:36:62
  |vpiNet:
  \_Net: (work@vscale_ctrl.csr_imm_sel), line:37:55, endln:37:66
  |vpiNet:
  \_Net: (work@vscale_ctrl.illegal_csr_access), line:38:55, endln:38:73
  |vpiNet:
  \_Net: (work@vscale_ctrl.interrupt_pending), line:39:41, endln:39:58
  |vpiNet:
  \_Net: (work@vscale_ctrl.interrupt_taken), line:40:41, endln:40:56
  |vpiNet:
  \_Net: (work@vscale_ctrl.wr_reg_WB), line:41:55, endln:41:64
  |vpiNet:
  \_Net: (work@vscale_ctrl.reg_to_wr_WB), line:42:55, endln:42:67
  |vpiNet:
  \_Net: (work@vscale_ctrl.wb_src_sel_WB), line:43:55, endln:43:68
  |vpiNet:
  \_Net: (work@vscale_ctrl.stall_IF), line:44:55, endln:44:63
  |vpiNet:
  \_Net: (work@vscale_ctrl.kill_IF), line:45:55, endln:45:62
  |vpiNet:
  \_Net: (work@vscale_ctrl.stall_DX), line:46:55, endln:46:63
  |vpiNet:
  \_Net: (work@vscale_ctrl.kill_DX), line:47:55, endln:47:62
  |vpiNet:
  \_Net: (work@vscale_ctrl.stall_WB), line:48:55, endln:48:63
  |vpiNet:
  \_Net: (work@vscale_ctrl.kill_WB), line:49:55, endln:49:62
  |vpiNet:
  \_Net: (work@vscale_ctrl.exception_WB), line:50:55, endln:50:67
  |vpiNet:
  \_Net: (work@vscale_ctrl.exception_code_WB), line:51:55, endln:51:72
  |vpiNet:
  \_Net: (work@vscale_ctrl.retire_WB), line:52:55, endln:52:64
  |vpiNet:
  \_Net: (work@vscale_ctrl.replay_IF), line:56:55, endln:56:64
  |vpiNet:
  \_Net: (work@vscale_ctrl.ex_IF), line:59:55, endln:59:60
  |vpiNet:
  \_Net: (work@vscale_ctrl.had_ex_DX), line:62:55, endln:62:64
  |vpiNet:
  \_Net: (work@vscale_ctrl.prev_killed_DX), line:63:55, endln:63:69
  |vpiNet:
  \_Net: (work@vscale_ctrl.opcode), line:66:55, endln:66:61
  |vpiNet:
  \_Net: (work@vscale_ctrl.funct7), line:67:55, endln:67:61
  |vpiNet:
  \_Net: (work@vscale_ctrl.funct12), line:68:55, endln:68:62
  |vpiNet:
  \_Net: (work@vscale_ctrl.funct3), line:69:55, endln:69:61
  |vpiNet:
  \_Net: (work@vscale_ctrl.rs1_addr), line:70:55, endln:70:63
  |vpiNet:
  \_Net: (work@vscale_ctrl.rs2_addr), line:71:55, endln:71:63
  |vpiNet:
  \_Net: (work@vscale_ctrl.reg_to_wr_DX), line:72:55, endln:72:67
  |vpiNet:
  \_Net: (work@vscale_ctrl.illegal_instruction), line:73:55, endln:73:74
  |vpiNet:
  \_Net: (work@vscale_ctrl.ebreak), line:74:55, endln:74:61
  |vpiNet:
  \_Net: (work@vscale_ctrl.ecall), line:75:55, endln:75:60
  |vpiNet:
  \_Net: (work@vscale_ctrl.eret_unkilled), line:76:55, endln:76:68
  |vpiNet:
  \_Net: (work@vscale_ctrl.fence_i), line:77:55, endln:77:62
  |vpiNet:
  \_Net: (work@vscale_ctrl.add_or_sub), line:78:55, endln:78:65
  |vpiNet:
  \_Net: (work@vscale_ctrl.srl_or_sra), line:79:55, endln:79:65
  |vpiNet:
  \_Net: (work@vscale_ctrl.alu_op_arith), line:80:55, endln:80:67
  |vpiNet:
  \_Net: (work@vscale_ctrl.branch_taken_unkilled), line:81:55, endln:81:76
  |vpiNet:
  \_Net: (work@vscale_ctrl.branch_taken), line:82:55, endln:82:67
  |vpiNet:
  \_Net: (work@vscale_ctrl.dmem_en_unkilled), line:83:55, endln:83:71
  |vpiNet:
  \_Net: (work@vscale_ctrl.dmem_wen_unkilled), line:84:55, endln:84:72
  |vpiNet:
  \_Net: (work@vscale_ctrl.jal_unkilled), line:85:55, endln:85:67
  |vpiNet:
  \_Net: (work@vscale_ctrl.jal), line:86:55, endln:86:58
  |vpiNet:
  \_Net: (work@vscale_ctrl.jalr_unkilled), line:87:55, endln:87:68
  |vpiNet:
  \_Net: (work@vscale_ctrl.jalr), line:88:55, endln:88:59
  |vpiNet:
  \_Net: (work@vscale_ctrl.redirect), line:89:55, endln:89:63
  |vpiNet:
  \_Net: (work@vscale_ctrl.wr_reg_unkilled_DX), line:90:55, endln:90:73
  |vpiNet:
  \_Net: (work@vscale_ctrl.wr_reg_DX), line:91:55, endln:91:64
  |vpiNet:
  \_Net: (work@vscale_ctrl.wb_src_sel_DX), line:92:55, endln:92:68
  |vpiNet:
  \_Net: (work@vscale_ctrl.new_ex_DX), line:93:55, endln:93:64
  |vpiNet:
  \_Net: (work@vscale_ctrl.ex_DX), line:94:55, endln:94:60
  |vpiNet:
  \_Net: (work@vscale_ctrl.ex_code_DX), line:95:55, endln:95:65
  |vpiNet:
  \_Net: (work@vscale_ctrl.killed_DX), line:96:55, endln:96:64
  |vpiNet:
  \_Net: (work@vscale_ctrl.uses_md_unkilled), line:97:55, endln:97:71
  |vpiNet:
  \_Net: (work@vscale_ctrl.uses_md), line:98:55, endln:98:62
  |vpiNet:
  \_Net: (work@vscale_ctrl.wfi_unkilled_DX), line:99:20, endln:99:35
  |vpiNet:
  \_Net: (work@vscale_ctrl.wfi_DX), line:100:20, endln:100:26
  |vpiNet:
  \_Net: (work@vscale_ctrl.csr_cmd_unkilled), line:101:55, endln:101:71
  |vpiNet:
  \_Net: (work@vscale_ctrl.wr_reg_unkilled_WB), line:104:55, endln:104:73
  |vpiNet:
  \_Net: (work@vscale_ctrl.had_ex_WB), line:105:55, endln:105:64
  |vpiNet:
  \_Net: (work@vscale_ctrl.prev_ex_code_WB), line:106:55, endln:106:70
  |vpiNet:
  \_Net: (work@vscale_ctrl.store_in_WB), line:107:55, endln:107:66
  |vpiNet:
  \_Net: (work@vscale_ctrl.dmem_en_WB), line:108:55, endln:108:65
  |vpiNet:
  \_Net: (work@vscale_ctrl.prev_killed_WB), line:109:55, endln:109:69
  |vpiNet:
  \_Net: (work@vscale_ctrl.uses_md_WB), line:110:55, endln:110:65
  |vpiNet:
  \_Net: (work@vscale_ctrl.wfi_unkilled_WB), line:111:20, endln:111:35
  |vpiNet:
  \_Net: (work@vscale_ctrl.ex_WB), line:114:55, endln:114:60
  |vpiNet:
  \_Net: (work@vscale_ctrl.ex_code_WB), line:115:55, endln:115:65
  |vpiNet:
  \_Net: (work@vscale_ctrl.dmem_access_exception), line:116:55, endln:116:76
  |vpiNet:
  \_Net: (work@vscale_ctrl.exception), line:117:55, endln:117:64
  |vpiNet:
  \_Net: (work@vscale_ctrl.killed_WB), line:118:55, endln:118:64
  |vpiNet:
  \_Net: (work@vscale_ctrl.load_in_WB), line:119:55, endln:119:65
  |vpiNet:
  \_Net: (work@vscale_ctrl.active_wfi_WB), line:120:20, endln:120:33
  |vpiNet:
  \_Net: (work@vscale_ctrl.load_use), line:123:55, endln:123:63
  |vpiNet:
  \_Net: (work@vscale_ctrl.uses_rs1), line:124:55, endln:124:63
  |vpiNet:
  \_Net: (work@vscale_ctrl.uses_rs2), line:125:55, endln:125:63
  |vpiNet:
  \_Net: (work@vscale_ctrl.raw_rs1), line:126:55, endln:126:62
  |vpiNet:
  \_Net: (work@vscale_ctrl.raw_rs2), line:127:55, endln:127:62
  |vpiNet:
  \_Net: (work@vscale_ctrl.raw_on_busy_md), line:128:55, endln:128:69
  |vpiPort:
  \_Port: (clk), line:8:55, endln:8:58
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:clk
    |vpiDirection:1
  |vpiPort:
  \_Port: (reset), line:9:55, endln:9:60
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:reset
    |vpiDirection:1
  |vpiPort:
  \_Port: (inst_DX), line:10:55, endln:10:62
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:inst_DX
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.inst_DX), line:10:26, endln:10:43
      |vpiParent:
      \_Port: (inst_DX), line:10:55, endln:10:62
      |vpiFullName:work@vscale_ctrl.inst_DX
      |vpiActual:
      \_LogicTypespec: , line:10:26, endln:10:43
  |vpiPort:
  \_Port: (imem_wait), line:11:55, endln:11:64
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:imem_wait
    |vpiDirection:1
  |vpiPort:
  \_Port: (imem_badmem_e), line:12:55, endln:12:68
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:imem_badmem_e
    |vpiDirection:1
  |vpiPort:
  \_Port: (dmem_wait), line:13:55, endln:13:64
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:dmem_wait
    |vpiDirection:1
  |vpiPort:
  \_Port: (dmem_badmem_e), line:14:55, endln:14:68
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:dmem_badmem_e
    |vpiDirection:1
  |vpiPort:
  \_Port: (cmp_true), line:15:55, endln:15:63
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:cmp_true
    |vpiDirection:1
  |vpiPort:
  \_Port: (prv), line:16:55, endln:16:58
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:prv
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.prv), line:16:26, endln:16:42
      |vpiParent:
      \_Port: (prv), line:16:55, endln:16:58
      |vpiFullName:work@vscale_ctrl.prv
      |vpiActual:
      \_LogicTypespec: , line:16:26, endln:16:42
  |vpiPort:
  \_Port: (PC_src_sel), line:17:55, endln:17:65
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:PC_src_sel
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.PC_src_sel), line:17:27, endln:17:30
      |vpiParent:
      \_Port: (PC_src_sel), line:17:55, endln:17:65
      |vpiFullName:work@vscale_ctrl.PC_src_sel
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
  |vpiPort:
  \_Port: (imm_type), line:18:55, endln:18:63
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:imm_type
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.imm_type), line:18:27, endln:18:30
      |vpiParent:
      \_Port: (imm_type), line:18:55, endln:18:63
      |vpiFullName:work@vscale_ctrl.imm_type
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
  |vpiPort:
  \_Port: (bypass_rs1), line:19:55, endln:19:65
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:bypass_rs1
    |vpiDirection:2
  |vpiPort:
  \_Port: (bypass_rs2), line:20:55, endln:20:65
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:bypass_rs2
    |vpiDirection:2
  |vpiPort:
  \_Port: (src_a_sel), line:21:55, endln:21:64
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:src_a_sel
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.src_a_sel), line:21:27, endln:21:30
      |vpiParent:
      \_Port: (src_a_sel), line:21:55, endln:21:64
      |vpiFullName:work@vscale_ctrl.src_a_sel
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
  |vpiPort:
  \_Port: (src_b_sel), line:22:55, endln:22:64
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:src_b_sel
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.src_b_sel), line:22:27, endln:22:30
      |vpiParent:
      \_Port: (src_b_sel), line:22:55, endln:22:64
      |vpiFullName:work@vscale_ctrl.src_b_sel
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
  |vpiPort:
  \_Port: (alu_op), line:23:55, endln:23:61
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:alu_op
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.alu_op), line:23:27, endln:23:30
      |vpiParent:
      \_Port: (alu_op), line:23:55, endln:23:61
      |vpiFullName:work@vscale_ctrl.alu_op
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
  |vpiPort:
  \_Port: (dmem_en), line:24:55, endln:24:62
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:dmem_en
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.dmem_en), line:24:27, endln:24:31
      |vpiParent:
      \_Port: (dmem_en), line:24:55, endln:24:62
      |vpiFullName:work@vscale_ctrl.dmem_en
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
  |vpiPort:
  \_Port: (dmem_wen), line:25:55, endln:25:63
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:dmem_wen
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.dmem_wen), line:25:27, endln:25:31
      |vpiParent:
      \_Port: (dmem_wen), line:25:55, endln:25:63
      |vpiFullName:work@vscale_ctrl.dmem_wen
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
  |vpiPort:
  \_Port: (dmem_size), line:26:55, endln:26:64
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:dmem_size
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.dmem_size), line:26:27, endln:26:31
      |vpiParent:
      \_Port: (dmem_size), line:26:55, endln:26:64
      |vpiFullName:work@vscale_ctrl.dmem_size
      |vpiActual:
      \_LogicTypespec: , line:26:27, endln:26:31
  |vpiPort:
  \_Port: (dmem_type), line:27:55, endln:27:64
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:dmem_type
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.dmem_type), line:27:27, endln:27:31
      |vpiParent:
      \_Port: (dmem_type), line:27:55, endln:27:64
      |vpiFullName:work@vscale_ctrl.dmem_type
      |vpiActual:
      \_LogicTypespec: , line:27:27, endln:27:31
  |vpiPort:
  \_Port: (md_req_valid), line:28:55, endln:28:67
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:md_req_valid
    |vpiDirection:2
  |vpiPort:
  \_Port: (md_req_ready), line:29:55, endln:29:67
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:md_req_ready
    |vpiDirection:1
  |vpiPort:
  \_Port: (md_req_in_1_signed), line:30:55, endln:30:73
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:md_req_in_1_signed
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.md_req_in_1_signed), line:30:27, endln:30:30
      |vpiParent:
      \_Port: (md_req_in_1_signed), line:30:55, endln:30:73
      |vpiFullName:work@vscale_ctrl.md_req_in_1_signed
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
  |vpiPort:
  \_Port: (md_req_in_2_signed), line:31:55, endln:31:73
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:md_req_in_2_signed
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.md_req_in_2_signed), line:31:27, endln:31:30
      |vpiParent:
      \_Port: (md_req_in_2_signed), line:31:55, endln:31:73
      |vpiFullName:work@vscale_ctrl.md_req_in_2_signed
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
  |vpiPort:
  \_Port: (md_req_op), line:32:55, endln:32:64
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:md_req_op
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.md_req_op), line:32:27, endln:32:30
      |vpiParent:
      \_Port: (md_req_op), line:32:55, endln:32:64
      |vpiFullName:work@vscale_ctrl.md_req_op
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
  |vpiPort:
  \_Port: (md_req_out_sel), line:33:55, endln:33:69
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:md_req_out_sel
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.md_req_out_sel), line:33:27, endln:33:30
      |vpiParent:
      \_Port: (md_req_out_sel), line:33:55, endln:33:69
      |vpiFullName:work@vscale_ctrl.md_req_out_sel
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
  |vpiPort:
  \_Port: (md_resp_valid), line:34:55, endln:34:68
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:md_resp_valid
    |vpiDirection:1
  |vpiPort:
  \_Port: (eret), line:35:55, endln:35:59
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:eret
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.eret), line:35:27, endln:35:31
      |vpiParent:
      \_Port: (eret), line:35:55, endln:35:59
      |vpiFullName:work@vscale_ctrl.eret
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
  |vpiPort:
  \_Port: (csr_cmd), line:36:55, endln:36:62
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:csr_cmd
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.csr_cmd), line:36:27, endln:36:47
      |vpiParent:
      \_Port: (csr_cmd), line:36:55, endln:36:62
      |vpiFullName:work@vscale_ctrl.csr_cmd
      |vpiActual:
      \_LogicTypespec: , line:36:27, endln:36:47
  |vpiPort:
  \_Port: (csr_imm_sel), line:37:55, endln:37:66
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:csr_imm_sel
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.csr_imm_sel), line:37:27, endln:37:30
      |vpiParent:
      \_Port: (csr_imm_sel), line:37:55, endln:37:66
      |vpiFullName:work@vscale_ctrl.csr_imm_sel
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
  |vpiPort:
  \_Port: (illegal_csr_access), line:38:55, endln:38:73
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:illegal_csr_access
    |vpiDirection:1
  |vpiPort:
  \_Port: (interrupt_pending), line:39:41, endln:39:58
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:interrupt_pending
    |vpiDirection:1
  |vpiPort:
  \_Port: (interrupt_taken), line:40:41, endln:40:56
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:interrupt_taken
    |vpiDirection:1
  |vpiPort:
  \_Port: (wr_reg_WB), line:41:55, endln:41:64
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:wr_reg_WB
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.wr_reg_WB), line:41:27, endln:41:31
      |vpiParent:
      \_Port: (wr_reg_WB), line:41:55, endln:41:64
      |vpiFullName:work@vscale_ctrl.wr_reg_WB
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
  |vpiPort:
  \_Port: (reg_to_wr_WB), line:42:55, endln:42:67
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:reg_to_wr_WB
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.reg_to_wr_WB), line:42:27, endln:42:30
      |vpiParent:
      \_Port: (reg_to_wr_WB), line:42:55, endln:42:67
      |vpiFullName:work@vscale_ctrl.reg_to_wr_WB
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
  |vpiPort:
  \_Port: (wb_src_sel_WB), line:43:55, endln:43:68
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:wb_src_sel_WB
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.wb_src_sel_WB), line:43:27, endln:43:30
      |vpiParent:
      \_Port: (wb_src_sel_WB), line:43:55, endln:43:68
      |vpiFullName:work@vscale_ctrl.wb_src_sel_WB
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
  |vpiPort:
  \_Port: (stall_IF), line:44:55, endln:44:63
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:stall_IF
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.stall_IF), line:44:27, endln:44:31
      |vpiParent:
      \_Port: (stall_IF), line:44:55, endln:44:63
      |vpiFullName:work@vscale_ctrl.stall_IF
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
  |vpiPort:
  \_Port: (kill_IF), line:45:55, endln:45:62
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:kill_IF
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.kill_IF), line:45:27, endln:45:31
      |vpiParent:
      \_Port: (kill_IF), line:45:55, endln:45:62
      |vpiFullName:work@vscale_ctrl.kill_IF
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
  |vpiPort:
  \_Port: (stall_DX), line:46:55, endln:46:63
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:stall_DX
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.stall_DX), line:46:27, endln:46:31
      |vpiParent:
      \_Port: (stall_DX), line:46:55, endln:46:63
      |vpiFullName:work@vscale_ctrl.stall_DX
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
  |vpiPort:
  \_Port: (kill_DX), line:47:55, endln:47:62
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:kill_DX
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.kill_DX), line:47:27, endln:47:31
      |vpiParent:
      \_Port: (kill_DX), line:47:55, endln:47:62
      |vpiFullName:work@vscale_ctrl.kill_DX
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
  |vpiPort:
  \_Port: (stall_WB), line:48:55, endln:48:63
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:stall_WB
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.stall_WB), line:48:27, endln:48:31
      |vpiParent:
      \_Port: (stall_WB), line:48:55, endln:48:63
      |vpiFullName:work@vscale_ctrl.stall_WB
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
  |vpiPort:
  \_Port: (kill_WB), line:49:55, endln:49:62
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:kill_WB
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.kill_WB), line:49:27, endln:49:31
      |vpiParent:
      \_Port: (kill_WB), line:49:55, endln:49:62
      |vpiFullName:work@vscale_ctrl.kill_WB
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
  |vpiPort:
  \_Port: (exception_WB), line:50:55, endln:50:67
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:exception_WB
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.exception_WB), line:50:27, endln:50:31
      |vpiParent:
      \_Port: (exception_WB), line:50:55, endln:50:67
      |vpiFullName:work@vscale_ctrl.exception_WB
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
  |vpiPort:
  \_Port: (exception_code_WB), line:51:55, endln:51:72
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:exception_code_WB
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.exception_code_WB), line:51:27, endln:51:31
      |vpiParent:
      \_Port: (exception_code_WB), line:51:55, endln:51:72
      |vpiFullName:work@vscale_ctrl.exception_code_WB
      |vpiActual:
      \_LogicTypespec: , line:51:27, endln:51:31
  |vpiPort:
  \_Port: (retire_WB), line:52:55, endln:52:64
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiName:retire_WB
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_ctrl.retire_WB), line:52:27, endln:52:31
      |vpiParent:
      \_Port: (retire_WB), line:52:55, endln:52:64
      |vpiFullName:work@vscale_ctrl.retire_WB
      |vpiActual:
      \_LogicTypespec: , line:17:27, endln:17:30
  |vpiProcess:
  \_Always: , line:132:4, endln:138:7
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiStmt:
    \_EventControl: , line:132:11, endln:132:25
      |vpiParent:
      \_Always: , line:132:4, endln:138:7
      |vpiCondition:
      \_Operation: , line:132:13, endln:132:24
        |vpiParent:
        \_EventControl: , line:132:11, endln:132:25
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@vscale_ctrl.clk), line:132:21, endln:132:24
          |vpiParent:
          \_Operation: , line:132:13, endln:132:24
          |vpiName:clk
          |vpiFullName:work@vscale_ctrl.clk
          |vpiActual:
          \_Net: (work@vscale_ctrl.clk), line:8:55, endln:8:58
      |vpiStmt:
      \_Begin: (work@vscale_ctrl), line:132:26, endln:138:7
        |vpiParent:
        \_EventControl: , line:132:11, endln:132:25
        |vpiFullName:work@vscale_ctrl
        |vpiStmt:
        \_IfElse: , line:133:7, endln:137:10
          |vpiParent:
          \_Begin: (work@vscale_ctrl), line:132:26, endln:138:7
          |vpiCondition:
          \_RefObj: (work@vscale_ctrl.reset), line:133:11, endln:133:16
            |vpiParent:
            \_IfElse: , line:133:7, endln:137:10
            |vpiName:reset
            |vpiFullName:work@vscale_ctrl.reset
            |vpiActual:
            \_Net: (work@vscale_ctrl.reset), line:9:55, endln:9:60
          |vpiStmt:
          \_Begin: (work@vscale_ctrl), line:133:18, endln:135:10
            |vpiParent:
            \_IfElse: , line:133:7, endln:137:10
            |vpiFullName:work@vscale_ctrl
            |vpiStmt:
            \_Assignment: , line:134:10, endln:134:27
              |vpiParent:
              \_Begin: (work@vscale_ctrl), line:133:18, endln:135:10
              |vpiOpType:82
              |vpiRhs:
              \_Constant: , line:134:23, endln:134:27
                |vpiParent:
                \_Assignment: , line:134:10, endln:134:27
                |vpiDecompile:1'b1
                |vpiSize:1
                |BIN:1
                |vpiConstType:3
              |vpiLhs:
              \_RefObj: (work@vscale_ctrl.replay_IF), line:134:10, endln:134:19
                |vpiParent:
                \_Assignment: , line:134:10, endln:134:27
                |vpiName:replay_IF
                |vpiFullName:work@vscale_ctrl.replay_IF
                |vpiActual:
                \_Net: (work@vscale_ctrl.replay_IF), line:56:55, endln:56:64
          |vpiElseStmt:
          \_Begin: (work@vscale_ctrl), line:135:16, endln:137:10
            |vpiParent:
            \_IfElse: , line:133:7, endln:137:10
            |vpiFullName:work@vscale_ctrl
            |vpiStmt:
            \_Assignment: , line:136:10, endln:136:74
              |vpiParent:
              \_Begin: (work@vscale_ctrl), line:135:16, endln:137:10
              |vpiOpType:82
              |vpiRhs:
              \_Operation: , line:136:23, endln:136:74
                |vpiParent:
                \_Assignment: , line:136:10, endln:136:74
                |vpiOpType:27
                |vpiOperand:
                \_Operation: , line:136:24, endln:136:45
                  |vpiParent:
                  \_Operation: , line:136:23, endln:136:74
                  |vpiOpType:26
                  |vpiOperand:
                  \_RefObj: (work@vscale_ctrl.redirect), line:136:24, endln:136:32
                    |vpiParent:
                    \_Operation: , line:136:24, endln:136:45
                    |vpiName:redirect
                    |vpiFullName:work@vscale_ctrl.redirect
                    |vpiActual:
                    \_Net: (work@vscale_ctrl.redirect), line:89:55, endln:89:63
                  |vpiOperand:
                  \_RefObj: (work@vscale_ctrl.imem_wait), line:136:36, endln:136:45
                    |vpiParent:
                    \_Operation: , line:136:24, endln:136:45
                    |vpiName:imem_wait
                    |vpiFullName:work@vscale_ctrl.imem_wait
                    |vpiActual:
                    \_Net: (work@vscale_ctrl.imem_wait), line:11:55, endln:11:64
                |vpiOperand:
                \_Operation: , line:136:51, endln:136:73
                  |vpiParent:
                  \_Operation: , line:136:23, endln:136:74
                  |vpiOpType:26
                  |vpiOperand:
                  \_RefObj: (work@vscale_ctrl.fence_i), line:136:51, endln:136:58
                    |vpiParent:
                    \_Operation: , line:136:51, endln:136:73
                    |vpiName:fence_i
                    |vpiFullName:work@vscale_ctrl.fence_i
                    |vpiActual:
                    \_Net: (work@vscale_ctrl.fence_i), line:77:55, endln:77:62
                  |vpiOperand:
                  \_RefObj: (work@vscale_ctrl.store_in_WB), line:136:62, endln:136:73
                    |vpiParent:
                    \_Operation: , line:136:51, endln:136:73
                    |vpiName:store_in_WB
                    |vpiFullName:work@vscale_ctrl.store_in_WB
                    |vpiActual:
                    \_Net: (work@vscale_ctrl.store_in_WB), line:107:55, endln:107:66
              |vpiLhs:
              \_RefObj: (work@vscale_ctrl.replay_IF), line:136:10, endln:136:19
                |vpiParent:
                \_Assignment: , line:136:10, endln:136:74
                |vpiName:replay_IF
                |vpiFullName:work@vscale_ctrl.replay_IF
                |vpiActual:
                \_Net: (work@vscale_ctrl.replay_IF), line:56:55, endln:56:64
    |vpiAlwaysType:1
  |vpiProcess:
  \_Always: , line:148:4, endln:156:7
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiStmt:
    \_EventControl: , line:148:11, endln:148:25
      |vpiParent:
      \_Always: , line:148:4, endln:156:7
      |vpiCondition:
      \_Operation: , line:148:13, endln:148:24
        |vpiParent:
        \_EventControl: , line:148:11, endln:148:25
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@vscale_ctrl.clk), line:148:21, endln:148:24
          |vpiParent:
          \_Operation: , line:148:13, endln:148:24
          |vpiName:clk
          |vpiFullName:work@vscale_ctrl.clk
          |vpiActual:
          \_Net: (work@vscale_ctrl.clk), line:8:55, endln:8:58
      |vpiStmt:
      \_Begin: (work@vscale_ctrl), line:148:26, endln:156:7
        |vpiParent:
        \_EventControl: , line:148:11, endln:148:25
        |vpiFullName:work@vscale_ctrl
        |vpiStmt:
        \_IfElse: , line:149:7, endln:155:10
          |vpiParent:
          \_Begin: (work@vscale_ctrl), line:148:26, endln:156:7
          |vpiCondition:
          \_RefObj: (work@vscale_ctrl.reset), line:149:11, endln:149:16
            |vpiParent:
            \_IfElse: , line:149:7, endln:155:10
            |vpiName:reset
            |vpiFullName:work@vscale_ctrl.reset
            |vpiActual:
            \_Net: (work@vscale_ctrl.reset), line:9:55, endln:9:60
          |vpiStmt:
          \_Begin: (work@vscale_ctrl), line:149:18, endln:152:10
            |vpiParent:
            \_IfElse: , line:149:7, endln:155:10
            |vpiFullName:work@vscale_ctrl
            |vpiStmt:
            \_Assignment: , line:150:10, endln:150:24
              |vpiParent:
              \_Begin: (work@vscale_ctrl), line:149:18, endln:152:10
              |vpiOpType:82
              |vpiRhs:
              \_Constant: , line:150:23, endln:150:24
                |vpiParent:
                \_Assignment: , line:150:10, endln:150:24
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_RefObj: (work@vscale_ctrl.had_ex_DX), line:150:10, endln:150:19
                |vpiParent:
                \_Assignment: , line:150:10, endln:150:24
                |vpiName:had_ex_DX
                |vpiFullName:work@vscale_ctrl.had_ex_DX
                |vpiActual:
                \_Net: (work@vscale_ctrl.had_ex_DX), line:62:55, endln:62:64
            |vpiStmt:
            \_Assignment: , line:151:10, endln:151:29
              |vpiParent:
              \_Begin: (work@vscale_ctrl), line:149:18, endln:152:10
              |vpiOpType:82
              |vpiRhs:
              \_Constant: , line:151:28, endln:151:29
                |vpiParent:
                \_Assignment: , line:151:10, endln:151:29
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_RefObj: (work@vscale_ctrl.prev_killed_DX), line:151:10, endln:151:24
                |vpiParent:
                \_Assignment: , line:151:10, endln:151:29
                |vpiName:prev_killed_DX
                |vpiFullName:work@vscale_ctrl.prev_killed_DX
                |vpiActual:
                \_Net: (work@vscale_ctrl.prev_killed_DX), line:63:55, endln:63:69
          |vpiElseStmt:
          \_IfStmt: , line:152:16, endln:155:10
            |vpiParent:
            \_IfElse: , line:149:7, endln:155:10
            |vpiCondition:
            \_Operation: , line:152:20, endln:152:29
              |vpiParent:
              \_IfStmt: , line:152:16, endln:155:10
              |vpiOpType:3
              |vpiOperand:
              \_RefObj: (work@vscale_ctrl.stall_DX), line:152:21, endln:152:29
                |vpiParent:
                \_Operation: , line:152:20, endln:152:29
                |vpiName:stall_DX
                |vpiFullName:work@vscale_ctrl.stall_DX
                |vpiActual:
                \_Net: (work@vscale_ctrl.stall_DX), line:46:55, endln:46:63
            |vpiStmt:
            \_Begin: (work@vscale_ctrl), line:152:31, endln:155:10
              |vpiParent:
              \_IfStmt: , line:152:16, endln:155:10
              |vpiFullName:work@vscale_ctrl
              |vpiStmt:
              \_Assignment: , line:153:10, endln:153:28
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:152:31, endln:155:10
                |vpiOpType:82
                |vpiRhs:
                \_RefObj: (work@vscale_ctrl.ex_IF), line:153:23, endln:153:28
                  |vpiParent:
                  \_Assignment: , line:153:10, endln:153:28
                  |vpiName:ex_IF
                  |vpiFullName:work@vscale_ctrl.ex_IF
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.ex_IF), line:59:55, endln:59:60
                |vpiLhs:
                \_RefObj: (work@vscale_ctrl.had_ex_DX), line:153:10, endln:153:19
                  |vpiParent:
                  \_Assignment: , line:153:10, endln:153:28
                  |vpiName:had_ex_DX
                  |vpiFullName:work@vscale_ctrl.had_ex_DX
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.had_ex_DX), line:62:55, endln:62:64
              |vpiStmt:
              \_Assignment: , line:154:10, endln:154:35
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:152:31, endln:155:10
                |vpiOpType:82
                |vpiRhs:
                \_RefObj: (work@vscale_ctrl.kill_IF), line:154:28, endln:154:35
                  |vpiParent:
                  \_Assignment: , line:154:10, endln:154:35
                  |vpiName:kill_IF
                  |vpiFullName:work@vscale_ctrl.kill_IF
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.kill_IF), line:45:55, endln:45:62
                |vpiLhs:
                \_RefObj: (work@vscale_ctrl.prev_killed_DX), line:154:10, endln:154:24
                  |vpiParent:
                  \_Assignment: , line:154:10, endln:154:35
                  |vpiName:prev_killed_DX
                  |vpiFullName:work@vscale_ctrl.prev_killed_DX
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.prev_killed_DX), line:63:55, endln:63:69
    |vpiAlwaysType:1
  |vpiProcess:
  \_Always: , line:172:4, endln:185:7
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiStmt:
    \_EventControl: , line:172:11, endln:172:15
      |vpiParent:
      \_Always: , line:172:4, endln:185:7
      |vpiStmt:
      \_Begin: (work@vscale_ctrl), line:172:16, endln:185:7
        |vpiParent:
        \_EventControl: , line:172:11, endln:172:15
        |vpiFullName:work@vscale_ctrl
        |vpiStmt:
        \_Assignment: , line:173:7, endln:173:47
          |vpiParent:
          \_Begin: (work@vscale_ctrl), line:172:16, endln:185:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_Constant: , line:43:42, endln:43:43
            |vpiParent:
            \_Assignment: , line:173:7, endln:173:47
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_RefObj: (work@vscale_ctrl.ex_code_DX), line:173:7, endln:173:17
            |vpiParent:
            \_Assignment: , line:173:7, endln:173:47
            |vpiName:ex_code_DX
            |vpiFullName:work@vscale_ctrl.ex_code_DX
            |vpiActual:
            \_Net: (work@vscale_ctrl.ex_code_DX), line:95:55, endln:95:65
        |vpiStmt:
        \_IfElse: , line:174:7, endln:184:10
          |vpiParent:
          \_Begin: (work@vscale_ctrl), line:172:16, endln:185:7
          |vpiCondition:
          \_RefObj: (work@vscale_ctrl.had_ex_DX), line:174:11, endln:174:20
            |vpiParent:
            \_IfElse: , line:174:7, endln:184:10
            |vpiName:had_ex_DX
            |vpiFullName:work@vscale_ctrl.had_ex_DX
            |vpiActual:
            \_Net: (work@vscale_ctrl.had_ex_DX), line:62:55, endln:62:64
          |vpiStmt:
          \_Begin: (work@vscale_ctrl), line:174:22, endln:176:10
            |vpiParent:
            \_IfElse: , line:174:7, endln:184:10
            |vpiFullName:work@vscale_ctrl
            |vpiStmt:
            \_Assignment: , line:175:10, endln:175:50
              |vpiParent:
              \_Begin: (work@vscale_ctrl), line:174:22, endln:176:10
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_Constant: , line:43:42, endln:43:43
                |vpiParent:
                \_Assignment: , line:175:10, endln:175:50
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_RefObj: (work@vscale_ctrl.ex_code_DX), line:175:10, endln:175:20
                |vpiParent:
                \_Assignment: , line:175:10, endln:175:50
                |vpiName:ex_code_DX
                |vpiFullName:work@vscale_ctrl.ex_code_DX
                |vpiActual:
                \_Net: (work@vscale_ctrl.ex_code_DX), line:95:55, endln:95:65
          |vpiElseStmt:
          \_IfElse: , line:176:16, endln:184:10
            |vpiParent:
            \_IfElse: , line:174:7, endln:184:10
            |vpiCondition:
            \_RefObj: (work@vscale_ctrl.illegal_instruction), line:176:20, endln:176:39
              |vpiParent:
              \_IfElse: , line:176:16, endln:184:10
              |vpiName:illegal_instruction
              |vpiFullName:work@vscale_ctrl.illegal_instruction
              |vpiActual:
              \_Net: (work@vscale_ctrl.illegal_instruction), line:73:55, endln:73:74
            |vpiStmt:
            \_Begin: (work@vscale_ctrl), line:176:41, endln:178:10
              |vpiParent:
              \_IfElse: , line:176:16, endln:184:10
              |vpiFullName:work@vscale_ctrl
              |vpiStmt:
              \_Assignment: , line:177:10, endln:177:42
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:176:41, endln:178:10
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:45:42, endln:45:43
                  |vpiParent:
                  \_Assignment: , line:177:10, endln:177:42
                  |vpiDecompile:2
                  |vpiSize:64
                  |UINT:2
                  |vpiConstType:9
                |vpiLhs:
                \_RefObj: (work@vscale_ctrl.ex_code_DX), line:177:10, endln:177:20
                  |vpiParent:
                  \_Assignment: , line:177:10, endln:177:42
                  |vpiName:ex_code_DX
                  |vpiFullName:work@vscale_ctrl.ex_code_DX
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.ex_code_DX), line:95:55, endln:95:65
            |vpiElseStmt:
            \_IfElse: , line:178:16, endln:184:10
              |vpiParent:
              \_IfElse: , line:176:16, endln:184:10
              |vpiCondition:
              \_RefObj: (work@vscale_ctrl.illegal_csr_access), line:178:20, endln:178:38
                |vpiParent:
                \_IfElse: , line:178:16, endln:184:10
                |vpiName:illegal_csr_access
                |vpiFullName:work@vscale_ctrl.illegal_csr_access
                |vpiActual:
                \_Net: (work@vscale_ctrl.illegal_csr_access), line:38:55, endln:38:73
              |vpiStmt:
              \_Begin: (work@vscale_ctrl), line:178:40, endln:180:10
                |vpiParent:
                \_IfElse: , line:178:16, endln:184:10
                |vpiFullName:work@vscale_ctrl
                |vpiStmt:
                \_Assignment: , line:179:10, endln:179:42
                  |vpiParent:
                  \_Begin: (work@vscale_ctrl), line:178:40, endln:180:10
                  |vpiOpType:82
                  |vpiBlocking:1
                  |vpiRhs:
                  \_Constant: , line:45:42, endln:45:43
                    |vpiParent:
                    \_Assignment: , line:179:10, endln:179:42
                    |vpiDecompile:2
                    |vpiSize:64
                    |UINT:2
                    |vpiConstType:9
                  |vpiLhs:
                  \_RefObj: (work@vscale_ctrl.ex_code_DX), line:179:10, endln:179:20
                    |vpiParent:
                    \_Assignment: , line:179:10, endln:179:42
                    |vpiName:ex_code_DX
                    |vpiFullName:work@vscale_ctrl.ex_code_DX
                    |vpiActual:
                    \_Net: (work@vscale_ctrl.ex_code_DX), line:95:55, endln:95:65
              |vpiElseStmt:
              \_IfElse: , line:180:16, endln:184:10
                |vpiParent:
                \_IfElse: , line:178:16, endln:184:10
                |vpiCondition:
                \_RefObj: (work@vscale_ctrl.ebreak), line:180:20, endln:180:26
                  |vpiParent:
                  \_IfElse: , line:180:16, endln:184:10
                  |vpiName:ebreak
                  |vpiFullName:work@vscale_ctrl.ebreak
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.ebreak), line:74:55, endln:74:61
                |vpiStmt:
                \_Begin: (work@vscale_ctrl), line:180:28, endln:182:10
                  |vpiParent:
                  \_IfElse: , line:180:16, endln:184:10
                  |vpiFullName:work@vscale_ctrl
                  |vpiStmt:
                  \_Assignment: , line:181:10, endln:181:40
                    |vpiParent:
                    \_Begin: (work@vscale_ctrl), line:180:28, endln:182:10
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_Constant: , line:46:42, endln:46:43
                      |vpiParent:
                      \_Assignment: , line:181:10, endln:181:40
                      |vpiDecompile:3
                      |vpiSize:64
                      |UINT:3
                      |vpiConstType:9
                    |vpiLhs:
                    \_RefObj: (work@vscale_ctrl.ex_code_DX), line:181:10, endln:181:20
                      |vpiParent:
                      \_Assignment: , line:181:10, endln:181:40
                      |vpiName:ex_code_DX
                      |vpiFullName:work@vscale_ctrl.ex_code_DX
                      |vpiActual:
                      \_Net: (work@vscale_ctrl.ex_code_DX), line:95:55, endln:95:65
                |vpiElseStmt:
                \_IfStmt: , line:182:16, endln:184:10
                  |vpiParent:
                  \_IfElse: , line:180:16, endln:184:10
                  |vpiCondition:
                  \_RefObj: (work@vscale_ctrl.ecall), line:182:20, endln:182:25
                    |vpiParent:
                    \_IfStmt: , line:182:16, endln:184:10
                    |vpiName:ecall
                    |vpiFullName:work@vscale_ctrl.ecall
                    |vpiActual:
                    \_Net: (work@vscale_ctrl.ecall), line:75:55, endln:75:60
                  |vpiStmt:
                  \_Begin: (work@vscale_ctrl), line:182:27, endln:184:10
                    |vpiParent:
                    \_IfStmt: , line:182:16, endln:184:10
                    |vpiFullName:work@vscale_ctrl
                    |vpiStmt:
                    \_Assignment: , line:183:10, endln:183:48
                      |vpiParent:
                      \_Begin: (work@vscale_ctrl), line:182:27, endln:184:10
                      |vpiOpType:82
                      |vpiBlocking:1
                      |vpiRhs:
                      \_Operation: , line:183:23, endln:183:48
                        |vpiParent:
                        \_Assignment: , line:183:10, endln:183:48
                        |vpiOpType:24
                        |vpiOperand:
                        \_Constant: , line:51:42, endln:51:43
                          |vpiParent:
                          \_Operation: , line:183:23, endln:183:48
                          |vpiDecompile:8
                          |vpiSize:64
                          |UINT:8
                          |vpiConstType:9
                        |vpiOperand:
                        \_RefObj: (work@vscale_ctrl.prv), line:183:45, endln:183:48
                          |vpiParent:
                          \_Operation: , line:183:23, endln:183:48
                          |vpiName:prv
                          |vpiFullName:work@vscale_ctrl.prv
                          |vpiActual:
                          \_Net: (work@vscale_ctrl.prv), line:16:55, endln:16:58
                      |vpiLhs:
                      \_RefObj: (work@vscale_ctrl.ex_code_DX), line:183:10, endln:183:20
                        |vpiParent:
                        \_Assignment: , line:183:10, endln:183:48
                        |vpiName:ex_code_DX
                        |vpiFullName:work@vscale_ctrl.ex_code_DX
                        |vpiActual:
                        \_Net: (work@vscale_ctrl.ex_code_DX), line:95:55, endln:95:65
    |vpiAlwaysType:1
  |vpiProcess:
  \_Always: , line:202:4, endln:341:7
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiStmt:
    \_EventControl: , line:202:11, endln:202:15
      |vpiParent:
      \_Always: , line:202:4, endln:341:7
      |vpiStmt:
      \_Begin: (work@vscale_ctrl), line:202:16, endln:341:7
        |vpiParent:
        \_EventControl: , line:202:11, endln:202:15
        |vpiFullName:work@vscale_ctrl
        |vpiStmt:
        \_Assignment: , line:203:7, endln:203:33
          |vpiParent:
          \_Begin: (work@vscale_ctrl), line:202:16, endln:341:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_Constant: , line:203:29, endln:203:33
            |vpiParent:
            \_Assignment: , line:203:7, endln:203:33
            |vpiDecompile:1'b0
            |vpiSize:1
            |BIN:0
            |vpiConstType:3
          |vpiLhs:
          \_RefObj: (work@vscale_ctrl.illegal_instruction), line:203:7, endln:203:26
            |vpiParent:
            \_Assignment: , line:203:7, endln:203:33
            |vpiName:illegal_instruction
            |vpiFullName:work@vscale_ctrl.illegal_instruction
            |vpiActual:
            \_Net: (work@vscale_ctrl.illegal_instruction), line:73:55, endln:73:74
        |vpiStmt:
        \_Assignment: , line:204:7, endln:204:35
          |vpiParent:
          \_Begin: (work@vscale_ctrl), line:202:16, endln:341:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_Constant: , line:36:23, endln:36:24
            |vpiParent:
            \_Assignment: , line:204:7, endln:204:35
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_RefObj: (work@vscale_ctrl.csr_cmd_unkilled), line:204:7, endln:204:23
            |vpiParent:
            \_Assignment: , line:204:7, endln:204:35
            |vpiName:csr_cmd_unkilled
            |vpiFullName:work@vscale_ctrl.csr_cmd_unkilled
            |vpiActual:
            \_Net: (work@vscale_ctrl.csr_cmd_unkilled), line:101:55, endln:101:71
        |vpiStmt:
        \_Assignment: , line:205:7, endln:205:30
          |vpiParent:
          \_Begin: (work@vscale_ctrl), line:202:16, endln:341:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_BitSelect: (work@vscale_ctrl.funct3), line:205:27, endln:205:30
            |vpiParent:
            \_Assignment: , line:205:7, endln:205:30
            |vpiName:funct3
            |vpiFullName:work@vscale_ctrl.funct3
            |vpiActual:
            \_Net: (work@vscale_ctrl.funct3), line:69:55, endln:69:61
            |vpiIndex:
            \_Constant: , line:205:28, endln:205:29
              |vpiParent:
              \_BitSelect: (work@vscale_ctrl.funct3), line:205:27, endln:205:30
              |vpiDecompile:2
              |vpiSize:64
              |UINT:2
              |vpiConstType:9
          |vpiLhs:
          \_RefObj: (work@vscale_ctrl.csr_imm_sel), line:205:7, endln:205:18
            |vpiParent:
            \_Assignment: , line:205:7, endln:205:30
            |vpiName:csr_imm_sel
            |vpiFullName:work@vscale_ctrl.csr_imm_sel
            |vpiActual:
            \_Net: (work@vscale_ctrl.csr_imm_sel), line:37:55, endln:37:66
        |vpiStmt:
        \_Assignment: , line:206:7, endln:206:19
          |vpiParent:
          \_Begin: (work@vscale_ctrl), line:202:16, endln:341:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_Constant: , line:206:15, endln:206:19
            |vpiParent:
            \_Assignment: , line:206:7, endln:206:19
            |vpiDecompile:1'b0
            |vpiSize:1
            |BIN:0
            |vpiConstType:3
          |vpiLhs:
          \_RefObj: (work@vscale_ctrl.ecall), line:206:7, endln:206:12
            |vpiParent:
            \_Assignment: , line:206:7, endln:206:19
            |vpiName:ecall
            |vpiFullName:work@vscale_ctrl.ecall
            |vpiActual:
            \_Net: (work@vscale_ctrl.ecall), line:75:55, endln:75:60
        |vpiStmt:
        \_Assignment: , line:207:7, endln:207:20
          |vpiParent:
          \_Begin: (work@vscale_ctrl), line:202:16, endln:341:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_Constant: , line:207:16, endln:207:20
            |vpiParent:
            \_Assignment: , line:207:7, endln:207:20
            |vpiDecompile:1'b0
            |vpiSize:1
            |BIN:0
            |vpiConstType:3
          |vpiLhs:
          \_RefObj: (work@vscale_ctrl.ebreak), line:207:7, endln:207:13
            |vpiParent:
            \_Assignment: , line:207:7, endln:207:20
            |vpiName:ebreak
            |vpiFullName:work@vscale_ctrl.ebreak
            |vpiActual:
            \_Net: (work@vscale_ctrl.ebreak), line:74:55, endln:74:61
        |vpiStmt:
        \_Assignment: , line:208:7, endln:208:27
          |vpiParent:
          \_Begin: (work@vscale_ctrl), line:202:16, endln:341:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_Constant: , line:208:23, endln:208:27
            |vpiParent:
            \_Assignment: , line:208:7, endln:208:27
            |vpiDecompile:1'b0
            |vpiSize:1
            |BIN:0
            |vpiConstType:3
          |vpiLhs:
          \_RefObj: (work@vscale_ctrl.eret_unkilled), line:208:7, endln:208:20
            |vpiParent:
            \_Assignment: , line:208:7, endln:208:27
            |vpiName:eret_unkilled
            |vpiFullName:work@vscale_ctrl.eret_unkilled
            |vpiActual:
            \_Net: (work@vscale_ctrl.eret_unkilled), line:76:55, endln:76:68
        |vpiStmt:
        \_Assignment: , line:209:7, endln:209:21
          |vpiParent:
          \_Begin: (work@vscale_ctrl), line:202:16, endln:341:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_Constant: , line:209:17, endln:209:21
            |vpiParent:
            \_Assignment: , line:209:7, endln:209:21
            |vpiDecompile:1'b0
            |vpiSize:1
            |BIN:0
            |vpiConstType:3
          |vpiLhs:
          \_RefObj: (work@vscale_ctrl.fence_i), line:209:7, endln:209:14
            |vpiParent:
            \_Assignment: , line:209:7, endln:209:21
            |vpiName:fence_i
            |vpiFullName:work@vscale_ctrl.fence_i
            |vpiActual:
            \_Net: (work@vscale_ctrl.fence_i), line:77:55, endln:77:62
        |vpiStmt:
        \_Assignment: , line:210:7, endln:210:35
          |vpiParent:
          \_Begin: (work@vscale_ctrl), line:202:16, endln:341:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_Constant: , line:210:31, endln:210:35
            |vpiParent:
            \_Assignment: , line:210:7, endln:210:35
            |vpiDecompile:1'b0
            |vpiSize:1
            |BIN:0
            |vpiConstType:3
          |vpiLhs:
          \_RefObj: (work@vscale_ctrl.branch_taken_unkilled), line:210:7, endln:210:28
            |vpiParent:
            \_Assignment: , line:210:7, endln:210:35
            |vpiName:branch_taken_unkilled
            |vpiFullName:work@vscale_ctrl.branch_taken_unkilled
            |vpiActual:
            \_Net: (work@vscale_ctrl.branch_taken_unkilled), line:81:55, endln:81:76
        |vpiStmt:
        \_Assignment: , line:211:7, endln:211:26
          |vpiParent:
          \_Begin: (work@vscale_ctrl), line:202:16, endln:341:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_Constant: , line:211:22, endln:211:26
            |vpiParent:
            \_Assignment: , line:211:7, endln:211:26
            |vpiDecompile:1'b0
            |vpiSize:1
            |BIN:0
            |vpiConstType:3
          |vpiLhs:
          \_RefObj: (work@vscale_ctrl.jal_unkilled), line:211:7, endln:211:19
            |vpiParent:
            \_Assignment: , line:211:7, endln:211:26
            |vpiName:jal_unkilled
            |vpiFullName:work@vscale_ctrl.jal_unkilled
            |vpiActual:
            \_Net: (work@vscale_ctrl.jal_unkilled), line:85:55, endln:85:67
        |vpiStmt:
        \_Assignment: , line:212:7, endln:212:27
          |vpiParent:
          \_Begin: (work@vscale_ctrl), line:202:16, endln:341:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_Constant: , line:212:23, endln:212:27
            |vpiParent:
            \_Assignment: , line:212:7, endln:212:27
            |vpiDecompile:1'b0
            |vpiSize:1
            |BIN:0
            |vpiConstType:3
          |vpiLhs:
          \_RefObj: (work@vscale_ctrl.jalr_unkilled), line:212:7, endln:212:20
            |vpiParent:
            \_Assignment: , line:212:7, endln:212:27
            |vpiName:jalr_unkilled
            |vpiFullName:work@vscale_ctrl.jalr_unkilled
            |vpiActual:
            \_Net: (work@vscale_ctrl.jalr_unkilled), line:87:55, endln:87:68
        |vpiStmt:
        \_Assignment: , line:213:7, endln:213:22
          |vpiParent:
          \_Begin: (work@vscale_ctrl), line:202:16, endln:341:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_Constant: , line:213:18, endln:213:22
            |vpiParent:
            \_Assignment: , line:213:7, endln:213:22
            |vpiDecompile:1'b1
            |vpiSize:1
            |BIN:1
            |vpiConstType:3
          |vpiLhs:
          \_RefObj: (work@vscale_ctrl.uses_rs1), line:213:7, endln:213:15
            |vpiParent:
            \_Assignment: , line:213:7, endln:213:22
            |vpiName:uses_rs1
            |vpiFullName:work@vscale_ctrl.uses_rs1
            |vpiActual:
            \_Net: (work@vscale_ctrl.uses_rs1), line:124:55, endln:124:63
        |vpiStmt:
        \_Assignment: , line:214:7, endln:214:22
          |vpiParent:
          \_Begin: (work@vscale_ctrl), line:202:16, endln:341:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_Constant: , line:214:18, endln:214:22
            |vpiParent:
            \_Assignment: , line:214:7, endln:214:22
            |vpiDecompile:1'b0
            |vpiSize:1
            |BIN:0
            |vpiConstType:3
          |vpiLhs:
          \_RefObj: (work@vscale_ctrl.uses_rs2), line:214:7, endln:214:15
            |vpiParent:
            \_Assignment: , line:214:7, endln:214:22
            |vpiName:uses_rs2
            |vpiFullName:work@vscale_ctrl.uses_rs2
            |vpiActual:
            \_Net: (work@vscale_ctrl.uses_rs2), line:125:55, endln:125:63
        |vpiStmt:
        \_Assignment: , line:215:7, endln:215:24
          |vpiParent:
          \_Begin: (work@vscale_ctrl), line:202:16, endln:341:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_Constant: , line:22:15, endln:22:33
            |vpiParent:
            \_Assignment: , line:215:7, endln:215:24
            |vpiDecompile:2'd0
            |vpiSize:2
            |DEC:0
            |vpiConstType:1
          |vpiLhs:
          \_RefObj: (work@vscale_ctrl.imm_type), line:215:7, endln:215:15
            |vpiParent:
            \_Assignment: , line:215:7, endln:215:24
            |vpiName:imm_type
            |vpiFullName:work@vscale_ctrl.imm_type
            |vpiActual:
            \_Net: (work@vscale_ctrl.imm_type), line:18:55, endln:18:63
        |vpiStmt:
        \_Assignment: , line:216:7, endln:216:29
          |vpiParent:
          \_Begin: (work@vscale_ctrl), line:202:16, endln:341:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_Constant: , line:2:20, endln:2:39
            |vpiParent:
            \_Assignment: , line:216:7, endln:216:29
            |vpiDecompile:2'd0
            |vpiSize:2
            |DEC:0
            |vpiConstType:1
          |vpiLhs:
          \_RefObj: (work@vscale_ctrl.src_a_sel), line:216:7, endln:216:16
            |vpiParent:
            \_Assignment: , line:216:7, endln:216:29
            |vpiName:src_a_sel
            |vpiFullName:work@vscale_ctrl.src_a_sel
            |vpiActual:
            \_Net: (work@vscale_ctrl.src_a_sel), line:21:55, endln:21:64
        |vpiStmt:
        \_Assignment: , line:217:7, endln:217:29
          |vpiParent:
          \_Begin: (work@vscale_ctrl), line:202:16, endln:341:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_Constant: , line:8:20, endln:8:39
            |vpiParent:
            \_Assignment: , line:217:7, endln:217:29
            |vpiDecompile:2'd1
            |vpiSize:2
            |DEC:1
            |vpiConstType:1
          |vpiLhs:
          \_RefObj: (work@vscale_ctrl.src_b_sel), line:217:7, endln:217:16
            |vpiParent:
            \_Assignment: , line:217:7, endln:217:29
            |vpiName:src_b_sel
            |vpiFullName:work@vscale_ctrl.src_b_sel
            |vpiActual:
            \_Net: (work@vscale_ctrl.src_b_sel), line:22:55, endln:22:64
        |vpiStmt:
        \_Assignment: , line:218:7, endln:218:27
          |vpiParent:
          \_Begin: (work@vscale_ctrl), line:202:16, endln:341:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_Constant: , line:3:21, endln:3:37
            |vpiParent:
            \_Assignment: , line:218:7, endln:218:27
            |vpiDecompile:4'd0
            |vpiSize:4
            |DEC:0
            |vpiConstType:1
          |vpiLhs:
          \_RefObj: (work@vscale_ctrl.alu_op), line:218:7, endln:218:13
            |vpiParent:
            \_Assignment: , line:218:7, endln:218:27
            |vpiName:alu_op
            |vpiFullName:work@vscale_ctrl.alu_op
            |vpiActual:
            \_Net: (work@vscale_ctrl.alu_op), line:23:55, endln:23:61
        |vpiStmt:
        \_Assignment: , line:219:7, endln:219:30
          |vpiParent:
          \_Begin: (work@vscale_ctrl), line:202:16, endln:341:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_Constant: , line:219:26, endln:219:30
            |vpiParent:
            \_Assignment: , line:219:7, endln:219:30
            |vpiDecompile:1'b0
            |vpiSize:1
            |BIN:0
            |vpiConstType:3
          |vpiLhs:
          \_RefObj: (work@vscale_ctrl.dmem_en_unkilled), line:219:7, endln:219:23
            |vpiParent:
            \_Assignment: , line:219:7, endln:219:30
            |vpiName:dmem_en_unkilled
            |vpiFullName:work@vscale_ctrl.dmem_en_unkilled
            |vpiActual:
            \_Net: (work@vscale_ctrl.dmem_en_unkilled), line:83:55, endln:83:71
        |vpiStmt:
        \_Assignment: , line:220:7, endln:220:31
          |vpiParent:
          \_Begin: (work@vscale_ctrl), line:202:16, endln:341:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_Constant: , line:220:27, endln:220:31
            |vpiParent:
            \_Assignment: , line:220:7, endln:220:31
            |vpiDecompile:1'b0
            |vpiSize:1
            |BIN:0
            |vpiConstType:3
          |vpiLhs:
          \_RefObj: (work@vscale_ctrl.dmem_wen_unkilled), line:220:7, endln:220:24
            |vpiParent:
            \_Assignment: , line:220:7, endln:220:31
            |vpiName:dmem_wen_unkilled
            |vpiFullName:work@vscale_ctrl.dmem_wen_unkilled
            |vpiActual:
            \_Net: (work@vscale_ctrl.dmem_wen_unkilled), line:84:55, endln:84:72
        |vpiStmt:
        \_Assignment: , line:221:7, endln:221:32
          |vpiParent:
          \_Begin: (work@vscale_ctrl), line:202:16, endln:341:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_Constant: , line:221:28, endln:221:32
            |vpiParent:
            \_Assignment: , line:221:7, endln:221:32
            |vpiDecompile:1'b0
            |vpiSize:1
            |BIN:0
            |vpiConstType:3
          |vpiLhs:
          \_RefObj: (work@vscale_ctrl.wr_reg_unkilled_DX), line:221:7, endln:221:25
            |vpiParent:
            \_Assignment: , line:221:7, endln:221:32
            |vpiName:wr_reg_unkilled_DX
            |vpiFullName:work@vscale_ctrl.wr_reg_unkilled_DX
            |vpiActual:
            \_Net: (work@vscale_ctrl.wr_reg_unkilled_DX), line:90:55, endln:90:73
        |vpiStmt:
        \_Assignment: , line:222:7, endln:222:34
          |vpiParent:
          \_Begin: (work@vscale_ctrl), line:202:16, endln:341:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_Constant: , line:28:21, endln:28:41
            |vpiParent:
            \_Assignment: , line:222:7, endln:222:34
            |vpiDecompile:2'd0
            |vpiSize:2
            |DEC:0
            |vpiConstType:1
          |vpiLhs:
          \_RefObj: (work@vscale_ctrl.wb_src_sel_DX), line:222:7, endln:222:20
            |vpiParent:
            \_Assignment: , line:222:7, endln:222:34
            |vpiName:wb_src_sel_DX
            |vpiFullName:work@vscale_ctrl.wb_src_sel_DX
            |vpiActual:
            \_Net: (work@vscale_ctrl.wb_src_sel_DX), line:92:55, endln:92:68
        |vpiStmt:
        \_Assignment: , line:223:7, endln:223:30
          |vpiParent:
          \_Begin: (work@vscale_ctrl), line:202:16, endln:341:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_Constant: , line:223:26, endln:223:30
            |vpiParent:
            \_Assignment: , line:223:7, endln:223:30
            |vpiDecompile:1'b0
            |vpiSize:1
            |BIN:0
            |vpiConstType:3
          |vpiLhs:
          \_RefObj: (work@vscale_ctrl.uses_md_unkilled), line:223:7, endln:223:23
            |vpiParent:
            \_Assignment: , line:223:7, endln:223:30
            |vpiName:uses_md_unkilled
            |vpiFullName:work@vscale_ctrl.uses_md_unkilled
            |vpiActual:
            \_Net: (work@vscale_ctrl.uses_md_unkilled), line:97:55, endln:97:71
        |vpiStmt:
        \_Assignment: , line:224:7, endln:224:29
          |vpiParent:
          \_Begin: (work@vscale_ctrl), line:202:16, endln:341:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_Constant: , line:224:25, endln:224:29
            |vpiParent:
            \_Assignment: , line:224:7, endln:224:29
            |vpiDecompile:1'b0
            |vpiSize:1
            |BIN:0
            |vpiConstType:3
          |vpiLhs:
          \_RefObj: (work@vscale_ctrl.wfi_unkilled_DX), line:224:7, endln:224:22
            |vpiParent:
            \_Assignment: , line:224:7, endln:224:29
            |vpiName:wfi_unkilled_DX
            |vpiFullName:work@vscale_ctrl.wfi_unkilled_DX
            |vpiActual:
            \_Net: (work@vscale_ctrl.wfi_unkilled_DX), line:99:20, endln:99:35
        |vpiStmt:
        \_CaseStmt: , line:225:7, endln:340:14
          |vpiParent:
          \_Begin: (work@vscale_ctrl), line:202:16, endln:341:7
          |vpiCaseType:1
          |vpiCondition:
          \_RefObj: (work@vscale_ctrl.opcode), line:225:13, endln:225:19
            |vpiParent:
            \_CaseStmt: , line:225:7, endln:340:14
            |vpiName:opcode
            |vpiFullName:work@vscale_ctrl.opcode
            |vpiActual:
            \_Net: (work@vscale_ctrl.opcode), line:66:55, endln:66:61
          |vpiCaseItem:
          \_CaseItem: , line:226:9, endln:230:12
            |vpiParent:
            \_CaseStmt: , line:225:7, endln:340:14
            |vpiExpr:
            \_Constant: , line:13:23, endln:13:33
              |vpiParent:
              \_CaseItem: , line:226:9, endln:230:12
              |vpiDecompile:7'b0000011
              |vpiSize:7
              |BIN:0000011
              |vpiConstType:3
            |vpiStmt:
            \_Begin: (work@vscale_ctrl), line:226:22, endln:230:12
              |vpiParent:
              \_CaseItem: , line:226:9, endln:230:12
              |vpiFullName:work@vscale_ctrl
              |vpiStmt:
              \_Assignment: , line:227:12, endln:227:35
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:226:22, endln:230:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:227:31, endln:227:35
                  |vpiParent:
                  \_Assignment: , line:227:12, endln:227:35
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_RefObj: (work@vscale_ctrl.dmem_en_unkilled), line:227:12, endln:227:28
                  |vpiParent:
                  \_Assignment: , line:227:12, endln:227:35
                  |vpiName:dmem_en_unkilled
                  |vpiFullName:work@vscale_ctrl.dmem_en_unkilled
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.dmem_en_unkilled), line:83:55, endln:83:71
              |vpiStmt:
              \_Assignment: , line:228:12, endln:228:37
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:226:22, endln:230:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:228:33, endln:228:37
                  |vpiParent:
                  \_Assignment: , line:228:12, endln:228:37
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_RefObj: (work@vscale_ctrl.wr_reg_unkilled_DX), line:228:12, endln:228:30
                  |vpiParent:
                  \_Assignment: , line:228:12, endln:228:37
                  |vpiName:wr_reg_unkilled_DX
                  |vpiFullName:work@vscale_ctrl.wr_reg_unkilled_DX
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.wr_reg_unkilled_DX), line:90:55, endln:90:73
              |vpiStmt:
              \_Assignment: , line:229:12, endln:229:39
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:226:22, endln:230:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:29:21, endln:29:41
                  |vpiParent:
                  \_Assignment: , line:229:12, endln:229:39
                  |vpiDecompile:2'd1
                  |vpiSize:2
                  |DEC:1
                  |vpiConstType:1
                |vpiLhs:
                \_RefObj: (work@vscale_ctrl.wb_src_sel_DX), line:229:12, endln:229:25
                  |vpiParent:
                  \_Assignment: , line:229:12, endln:229:39
                  |vpiName:wb_src_sel_DX
                  |vpiFullName:work@vscale_ctrl.wb_src_sel_DX
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.wb_src_sel_DX), line:92:55, endln:92:68
          |vpiCaseItem:
          \_CaseItem: , line:231:9, endln:236:12
            |vpiParent:
            \_CaseStmt: , line:225:7, endln:340:14
            |vpiExpr:
            \_Constant: , line:14:23, endln:14:33
              |vpiParent:
              \_CaseItem: , line:231:9, endln:236:12
              |vpiDecompile:7'b0100011
              |vpiSize:7
              |BIN:0100011
              |vpiConstType:3
            |vpiStmt:
            \_Begin: (work@vscale_ctrl), line:231:23, endln:236:12
              |vpiParent:
              \_CaseItem: , line:231:9, endln:236:12
              |vpiFullName:work@vscale_ctrl
              |vpiStmt:
              \_Assignment: , line:232:12, endln:232:27
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:231:23, endln:236:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:232:23, endln:232:27
                  |vpiParent:
                  \_Assignment: , line:232:12, endln:232:27
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_RefObj: (work@vscale_ctrl.uses_rs2), line:232:12, endln:232:20
                  |vpiParent:
                  \_Assignment: , line:232:12, endln:232:27
                  |vpiName:uses_rs2
                  |vpiFullName:work@vscale_ctrl.uses_rs2
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.uses_rs2), line:125:55, endln:125:63
              |vpiStmt:
              \_Assignment: , line:233:12, endln:233:29
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:231:23, endln:236:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:23:15, endln:23:33
                  |vpiParent:
                  \_Assignment: , line:233:12, endln:233:29
                  |vpiDecompile:2'd1
                  |vpiSize:2
                  |DEC:1
                  |vpiConstType:1
                |vpiLhs:
                \_RefObj: (work@vscale_ctrl.imm_type), line:233:12, endln:233:20
                  |vpiParent:
                  \_Assignment: , line:233:12, endln:233:29
                  |vpiName:imm_type
                  |vpiFullName:work@vscale_ctrl.imm_type
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.imm_type), line:18:55, endln:18:63
              |vpiStmt:
              \_Assignment: , line:234:12, endln:234:35
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:231:23, endln:236:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:234:31, endln:234:35
                  |vpiParent:
                  \_Assignment: , line:234:12, endln:234:35
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_RefObj: (work@vscale_ctrl.dmem_en_unkilled), line:234:12, endln:234:28
                  |vpiParent:
                  \_Assignment: , line:234:12, endln:234:35
                  |vpiName:dmem_en_unkilled
                  |vpiFullName:work@vscale_ctrl.dmem_en_unkilled
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.dmem_en_unkilled), line:83:55, endln:83:71
              |vpiStmt:
              \_Assignment: , line:235:12, endln:235:36
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:231:23, endln:236:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:235:32, endln:235:36
                  |vpiParent:
                  \_Assignment: , line:235:12, endln:235:36
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_RefObj: (work@vscale_ctrl.dmem_wen_unkilled), line:235:12, endln:235:29
                  |vpiParent:
                  \_Assignment: , line:235:12, endln:235:36
                  |vpiName:dmem_wen_unkilled
                  |vpiFullName:work@vscale_ctrl.dmem_wen_unkilled
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.dmem_wen_unkilled), line:84:55, endln:84:72
          |vpiCaseItem:
          \_CaseItem: , line:237:9, endln:250:12
            |vpiParent:
            \_CaseStmt: , line:225:7, endln:340:14
            |vpiExpr:
            \_Constant: , line:16:23, endln:16:33
              |vpiParent:
              \_CaseItem: , line:237:9, endln:250:12
              |vpiDecompile:7'b1100011
              |vpiSize:7
              |BIN:1100011
              |vpiConstType:3
            |vpiStmt:
            \_Begin: (work@vscale_ctrl), line:237:24, endln:250:12
              |vpiParent:
              \_CaseItem: , line:237:9, endln:250:12
              |vpiFullName:work@vscale_ctrl
              |vpiStmt:
              \_Assignment: , line:238:12, endln:238:27
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:237:24, endln:250:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:238:23, endln:238:27
                  |vpiParent:
                  \_Assignment: , line:238:12, endln:238:27
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_RefObj: (work@vscale_ctrl.uses_rs2), line:238:12, endln:238:20
                  |vpiParent:
                  \_Assignment: , line:238:12, endln:238:27
                  |vpiName:uses_rs2
                  |vpiFullName:work@vscale_ctrl.uses_rs2
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.uses_rs2), line:125:55, endln:125:63
              |vpiStmt:
              \_Assignment: , line:239:12, endln:239:44
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:237:24, endln:250:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_RefObj: (work@vscale_ctrl.cmp_true), line:239:36, endln:239:44
                  |vpiParent:
                  \_Assignment: , line:239:12, endln:239:44
                  |vpiName:cmp_true
                  |vpiFullName:work@vscale_ctrl.cmp_true
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.cmp_true), line:15:55, endln:15:63
                |vpiLhs:
                \_RefObj: (work@vscale_ctrl.branch_taken_unkilled), line:239:12, endln:239:33
                  |vpiParent:
                  \_Assignment: , line:239:12, endln:239:44
                  |vpiName:branch_taken_unkilled
                  |vpiFullName:work@vscale_ctrl.branch_taken_unkilled
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.branch_taken_unkilled), line:81:55, endln:81:76
              |vpiStmt:
              \_Assignment: , line:240:12, endln:240:34
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:237:24, endln:250:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:7:20, endln:7:39
                  |vpiParent:
                  \_Assignment: , line:240:12, endln:240:34
                  |vpiDecompile:2'd0
                  |vpiSize:2
                  |DEC:0
                  |vpiConstType:1
                |vpiLhs:
                \_RefObj: (work@vscale_ctrl.src_b_sel), line:240:12, endln:240:21
                  |vpiParent:
                  \_Assignment: , line:240:12, endln:240:34
                  |vpiName:src_b_sel
                  |vpiFullName:work@vscale_ctrl.src_b_sel
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.src_b_sel), line:22:55, endln:22:64
              |vpiStmt:
              \_CaseStmt: , line:241:12, endln:249:19
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:237:24, endln:250:12
                |vpiCaseType:1
                |vpiCondition:
                \_RefObj: (work@vscale_ctrl.funct3), line:241:18, endln:241:24
                  |vpiParent:
                  \_CaseStmt: , line:241:12, endln:249:19
                  |vpiName:funct3
                  |vpiFullName:work@vscale_ctrl.funct3
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.funct3), line:69:55, endln:69:61
                |vpiCaseItem:
                \_CaseItem: , line:242:14, endln:242:54
                  |vpiParent:
                  \_CaseStmt: , line:241:12, endln:249:19
                  |vpiExpr:
                  \_Constant: , line:61:26, endln:61:27
                    |vpiParent:
                    \_CaseItem: , line:242:14, endln:242:54
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
                  |vpiStmt:
                  \_Assignment: , line:242:33, endln:242:53
                    |vpiParent:
                    \_CaseItem: , line:242:14, endln:242:54
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_Constant: , line:9:21, endln:9:37
                      |vpiParent:
                      \_Assignment: , line:242:33, endln:242:53
                      |vpiDecompile:4'd8
                      |vpiSize:4
                      |DEC:8
                      |vpiConstType:1
                    |vpiLhs:
                    \_RefObj: (work@vscale_ctrl.alu_op), line:242:33, endln:242:39
                      |vpiParent:
                      \_Assignment: , line:242:33, endln:242:53
                      |vpiName:alu_op
                      |vpiFullName:work@vscale_ctrl.alu_op
                      |vpiActual:
                      \_Net: (work@vscale_ctrl.alu_op), line:23:55, endln:23:61
                |vpiCaseItem:
                \_CaseItem: , line:243:14, endln:243:54
                  |vpiParent:
                  \_CaseStmt: , line:241:12, endln:249:19
                  |vpiExpr:
                  \_Constant: , line:62:26, endln:62:27
                    |vpiParent:
                    \_CaseItem: , line:243:14, endln:243:54
                    |vpiDecompile:1
                    |vpiSize:64
                    |UINT:1
                    |vpiConstType:9
                  |vpiStmt:
                  \_Assignment: , line:243:33, endln:243:53
                    |vpiParent:
                    \_CaseItem: , line:243:14, endln:243:54
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_Constant: , line:10:21, endln:10:37
                      |vpiParent:
                      \_Assignment: , line:243:33, endln:243:53
                      |vpiDecompile:4'd9
                      |vpiSize:4
                      |DEC:9
                      |vpiConstType:1
                    |vpiLhs:
                    \_RefObj: (work@vscale_ctrl.alu_op), line:243:33, endln:243:39
                      |vpiParent:
                      \_Assignment: , line:243:33, endln:243:53
                      |vpiName:alu_op
                      |vpiFullName:work@vscale_ctrl.alu_op
                      |vpiActual:
                      \_Net: (work@vscale_ctrl.alu_op), line:23:55, endln:23:61
                |vpiCaseItem:
                \_CaseItem: , line:244:14, endln:244:54
                  |vpiParent:
                  \_CaseStmt: , line:241:12, endln:249:19
                  |vpiExpr:
                  \_Constant: , line:63:26, endln:63:27
                    |vpiParent:
                    \_CaseItem: , line:244:14, endln:244:54
                    |vpiDecompile:4
                    |vpiSize:64
                    |UINT:4
                    |vpiConstType:9
                  |vpiStmt:
                  \_Assignment: , line:244:33, endln:244:53
                    |vpiParent:
                    \_CaseItem: , line:244:14, endln:244:54
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_Constant: , line:13:21, endln:13:38
                      |vpiParent:
                      \_Assignment: , line:244:33, endln:244:53
                      |vpiDecompile:4'd12
                      |vpiSize:4
                      |DEC:12
                      |vpiConstType:1
                    |vpiLhs:
                    \_RefObj: (work@vscale_ctrl.alu_op), line:244:33, endln:244:39
                      |vpiParent:
                      \_Assignment: , line:244:33, endln:244:53
                      |vpiName:alu_op
                      |vpiFullName:work@vscale_ctrl.alu_op
                      |vpiActual:
                      \_Net: (work@vscale_ctrl.alu_op), line:23:55, endln:23:61
                |vpiCaseItem:
                \_CaseItem: , line:245:14, endln:245:56
                  |vpiParent:
                  \_CaseStmt: , line:241:12, endln:249:19
                  |vpiExpr:
                  \_Constant: , line:65:26, endln:65:27
                    |vpiParent:
                    \_CaseItem: , line:245:14, endln:245:56
                    |vpiDecompile:6
                    |vpiSize:64
                    |UINT:6
                    |vpiConstType:9
                  |vpiStmt:
                  \_Assignment: , line:245:34, endln:245:55
                    |vpiParent:
                    \_CaseItem: , line:245:14, endln:245:56
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_Constant: , line:15:21, endln:15:38
                      |vpiParent:
                      \_Assignment: , line:245:34, endln:245:55
                      |vpiDecompile:4'd14
                      |vpiSize:4
                      |DEC:14
                      |vpiConstType:1
                    |vpiLhs:
                    \_RefObj: (work@vscale_ctrl.alu_op), line:245:34, endln:245:40
                      |vpiParent:
                      \_Assignment: , line:245:34, endln:245:55
                      |vpiName:alu_op
                      |vpiFullName:work@vscale_ctrl.alu_op
                      |vpiActual:
                      \_Net: (work@vscale_ctrl.alu_op), line:23:55, endln:23:61
                |vpiCaseItem:
                \_CaseItem: , line:246:14, endln:246:54
                  |vpiParent:
                  \_CaseStmt: , line:241:12, endln:249:19
                  |vpiExpr:
                  \_Constant: , line:64:26, endln:64:27
                    |vpiParent:
                    \_CaseItem: , line:246:14, endln:246:54
                    |vpiDecompile:5
                    |vpiSize:64
                    |UINT:5
                    |vpiConstType:9
                  |vpiStmt:
                  \_Assignment: , line:246:33, endln:246:53
                    |vpiParent:
                    \_CaseItem: , line:246:14, endln:246:54
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_Constant: , line:14:21, endln:14:38
                      |vpiParent:
                      \_Assignment: , line:246:33, endln:246:53
                      |vpiDecompile:4'd13
                      |vpiSize:4
                      |DEC:13
                      |vpiConstType:1
                    |vpiLhs:
                    \_RefObj: (work@vscale_ctrl.alu_op), line:246:33, endln:246:39
                      |vpiParent:
                      \_Assignment: , line:246:33, endln:246:53
                      |vpiName:alu_op
                      |vpiFullName:work@vscale_ctrl.alu_op
                      |vpiActual:
                      \_Net: (work@vscale_ctrl.alu_op), line:23:55, endln:23:61
                |vpiCaseItem:
                \_CaseItem: , line:247:14, endln:247:56
                  |vpiParent:
                  \_CaseStmt: , line:241:12, endln:249:19
                  |vpiExpr:
                  \_Constant: , line:66:26, endln:66:27
                    |vpiParent:
                    \_CaseItem: , line:247:14, endln:247:56
                    |vpiDecompile:7
                    |vpiSize:64
                    |UINT:7
                    |vpiConstType:9
                  |vpiStmt:
                  \_Assignment: , line:247:34, endln:247:55
                    |vpiParent:
                    \_CaseItem: , line:247:14, endln:247:56
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_Constant: , line:16:21, endln:16:38
                      |vpiParent:
                      \_Assignment: , line:247:34, endln:247:55
                      |vpiDecompile:4'd15
                      |vpiSize:4
                      |DEC:15
                      |vpiConstType:1
                    |vpiLhs:
                    \_RefObj: (work@vscale_ctrl.alu_op), line:247:34, endln:247:40
                      |vpiParent:
                      \_Assignment: , line:247:34, endln:247:55
                      |vpiName:alu_op
                      |vpiFullName:work@vscale_ctrl.alu_op
                      |vpiActual:
                      \_Net: (work@vscale_ctrl.alu_op), line:23:55, endln:23:61
                |vpiCaseItem:
                \_CaseItem: , line:248:14, endln:248:51
                  |vpiParent:
                  \_CaseStmt: , line:241:12, endln:249:19
                  |vpiStmt:
                  \_Assignment: , line:248:24, endln:248:50
                    |vpiParent:
                    \_CaseItem: , line:248:14, endln:248:51
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_Constant: , line:248:46, endln:248:50
                      |vpiParent:
                      \_Assignment: , line:248:24, endln:248:50
                      |vpiDecompile:1'b1
                      |vpiSize:1
                      |BIN:1
                      |vpiConstType:3
                    |vpiLhs:
                    \_RefObj: (work@vscale_ctrl.illegal_instruction), line:248:24, endln:248:43
                      |vpiParent:
                      \_Assignment: , line:248:24, endln:248:50
                      |vpiName:illegal_instruction
                      |vpiFullName:work@vscale_ctrl.illegal_instruction
                      |vpiActual:
                      \_Net: (work@vscale_ctrl.illegal_instruction), line:73:55, endln:73:74
          |vpiCaseItem:
          \_CaseItem: , line:251:9, endln:257:12
            |vpiParent:
            \_CaseStmt: , line:225:7, endln:340:14
            |vpiExpr:
            \_Constant: , line:31:23, endln:31:33
              |vpiParent:
              \_CaseItem: , line:251:9, endln:257:12
              |vpiDecompile:7'b1101111
              |vpiSize:7
              |BIN:1101111
              |vpiConstType:3
            |vpiStmt:
            \_Begin: (work@vscale_ctrl), line:251:21, endln:257:12
              |vpiParent:
              \_CaseItem: , line:251:9, endln:257:12
              |vpiFullName:work@vscale_ctrl
              |vpiStmt:
              \_Assignment: , line:252:12, endln:252:31
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:251:21, endln:257:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:252:27, endln:252:31
                  |vpiParent:
                  \_Assignment: , line:252:12, endln:252:31
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_RefObj: (work@vscale_ctrl.jal_unkilled), line:252:12, endln:252:24
                  |vpiParent:
                  \_Assignment: , line:252:12, endln:252:31
                  |vpiName:jal_unkilled
                  |vpiFullName:work@vscale_ctrl.jal_unkilled
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.jal_unkilled), line:85:55, endln:85:67
              |vpiStmt:
              \_Assignment: , line:253:12, endln:253:27
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:251:21, endln:257:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:253:23, endln:253:27
                  |vpiParent:
                  \_Assignment: , line:253:12, endln:253:27
                  |vpiDecompile:1'b0
                  |vpiSize:1
                  |BIN:0
                  |vpiConstType:3
                |vpiLhs:
                \_RefObj: (work@vscale_ctrl.uses_rs1), line:253:12, endln:253:20
                  |vpiParent:
                  \_Assignment: , line:253:12, endln:253:27
                  |vpiName:uses_rs1
                  |vpiFullName:work@vscale_ctrl.uses_rs1
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.uses_rs1), line:124:55, endln:124:63
              |vpiStmt:
              \_Assignment: , line:254:12, endln:254:33
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:251:21, endln:257:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:3:20, endln:3:39
                  |vpiParent:
                  \_Assignment: , line:254:12, endln:254:33
                  |vpiDecompile:2'd1
                  |vpiSize:2
                  |DEC:1
                  |vpiConstType:1
                |vpiLhs:
                \_RefObj: (work@vscale_ctrl.src_a_sel), line:254:12, endln:254:21
                  |vpiParent:
                  \_Assignment: , line:254:12, endln:254:33
                  |vpiName:src_a_sel
                  |vpiFullName:work@vscale_ctrl.src_a_sel
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.src_a_sel), line:21:55, endln:21:64
              |vpiStmt:
              \_Assignment: , line:255:12, endln:255:35
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:251:21, endln:257:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:9:20, endln:9:39
                  |vpiParent:
                  \_Assignment: , line:255:12, endln:255:35
                  |vpiDecompile:2'd2
                  |vpiSize:2
                  |DEC:2
                  |vpiConstType:1
                |vpiLhs:
                \_RefObj: (work@vscale_ctrl.src_b_sel), line:255:12, endln:255:21
                  |vpiParent:
                  \_Assignment: , line:255:12, endln:255:35
                  |vpiName:src_b_sel
                  |vpiFullName:work@vscale_ctrl.src_b_sel
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.src_b_sel), line:22:55, endln:22:64
              |vpiStmt:
              \_Assignment: , line:256:12, endln:256:37
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:251:21, endln:257:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:256:33, endln:256:37
                  |vpiParent:
                  \_Assignment: , line:256:12, endln:256:37
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_RefObj: (work@vscale_ctrl.wr_reg_unkilled_DX), line:256:12, endln:256:30
                  |vpiParent:
                  \_Assignment: , line:256:12, endln:256:37
                  |vpiName:wr_reg_unkilled_DX
                  |vpiFullName:work@vscale_ctrl.wr_reg_unkilled_DX
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.wr_reg_unkilled_DX), line:90:55, endln:90:73
          |vpiCaseItem:
          \_CaseItem: , line:258:9, endln:264:12
            |vpiParent:
            \_CaseStmt: , line:225:7, endln:340:14
            |vpiExpr:
            \_Constant: , line:21:23, endln:21:33
              |vpiParent:
              \_CaseItem: , line:258:9, endln:264:12
              |vpiDecompile:7'b1100111
              |vpiSize:7
              |BIN:1100111
              |vpiConstType:3
            |vpiStmt:
            \_Begin: (work@vscale_ctrl), line:258:22, endln:264:12
              |vpiParent:
              \_CaseItem: , line:258:9, endln:264:12
              |vpiFullName:work@vscale_ctrl
              |vpiStmt:
              \_Assignment: , line:259:12, endln:259:47
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:258:22, endln:264:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Operation: , line:259:35, endln:259:46
                  |vpiParent:
                  \_Assignment: , line:259:12, endln:259:47
                  |vpiOpType:15
                  |vpiOperand:
                  \_RefObj: (work@vscale_ctrl.funct3), line:259:35, endln:259:41
                    |vpiParent:
                    \_Operation: , line:259:35, endln:259:46
                    |vpiName:funct3
                    |vpiFullName:work@vscale_ctrl.funct3
                    |vpiActual:
                    \_Net: (work@vscale_ctrl.funct3), line:69:55, endln:69:61
                  |vpiOperand:
                  \_Constant: , line:259:45, endln:259:46
                    |vpiParent:
                    \_Operation: , line:259:35, endln:259:46
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
                |vpiLhs:
                \_RefObj: (work@vscale_ctrl.illegal_instruction), line:259:12, endln:259:31
                  |vpiParent:
                  \_Assignment: , line:259:12, endln:259:47
                  |vpiName:illegal_instruction
                  |vpiFullName:work@vscale_ctrl.illegal_instruction
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.illegal_instruction), line:73:55, endln:73:74
              |vpiStmt:
              \_Assignment: , line:260:12, endln:260:32
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:258:22, endln:264:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:260:28, endln:260:32
                  |vpiParent:
                  \_Assignment: , line:260:12, endln:260:32
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_RefObj: (work@vscale_ctrl.jalr_unkilled), line:260:12, endln:260:25
                  |vpiParent:
                  \_Assignment: , line:260:12, endln:260:32
                  |vpiName:jalr_unkilled
                  |vpiFullName:work@vscale_ctrl.jalr_unkilled
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.jalr_unkilled), line:87:55, endln:87:68
              |vpiStmt:
              \_Assignment: , line:261:12, endln:261:33
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:258:22, endln:264:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:3:20, endln:3:39
                  |vpiParent:
                  \_Assignment: , line:261:12, endln:261:33
                  |vpiDecompile:2'd1
                  |vpiSize:2
                  |DEC:1
                  |vpiConstType:1
                |vpiLhs:
                \_RefObj: (work@vscale_ctrl.src_a_sel), line:261:12, endln:261:21
                  |vpiParent:
                  \_Assignment: , line:261:12, endln:261:33
                  |vpiName:src_a_sel
                  |vpiFullName:work@vscale_ctrl.src_a_sel
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.src_a_sel), line:21:55, endln:21:64
              |vpiStmt:
              \_Assignment: , line:262:12, endln:262:35
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:258:22, endln:264:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:9:20, endln:9:39
                  |vpiParent:
                  \_Assignment: , line:262:12, endln:262:35
                  |vpiDecompile:2'd2
                  |vpiSize:2
                  |DEC:2
                  |vpiConstType:1
                |vpiLhs:
                \_RefObj: (work@vscale_ctrl.src_b_sel), line:262:12, endln:262:21
                  |vpiParent:
                  \_Assignment: , line:262:12, endln:262:35
                  |vpiName:src_b_sel
                  |vpiFullName:work@vscale_ctrl.src_b_sel
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.src_b_sel), line:22:55, endln:22:64
              |vpiStmt:
              \_Assignment: , line:263:12, endln:263:37
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:258:22, endln:264:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:263:33, endln:263:37
                  |vpiParent:
                  \_Assignment: , line:263:12, endln:263:37
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_RefObj: (work@vscale_ctrl.wr_reg_unkilled_DX), line:263:12, endln:263:30
                  |vpiParent:
                  \_Assignment: , line:263:12, endln:263:37
                  |vpiName:wr_reg_unkilled_DX
                  |vpiFullName:work@vscale_ctrl.wr_reg_unkilled_DX
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.wr_reg_unkilled_DX), line:90:55, endln:90:73
          |vpiCaseItem:
          \_CaseItem: , line:265:9, endln:281:12
            |vpiParent:
            \_CaseStmt: , line:225:7, endln:340:14
            |vpiExpr:
            \_Constant: , line:28:23, endln:28:33
              |vpiParent:
              \_CaseItem: , line:265:9, endln:281:12
              |vpiDecompile:7'b0001111
              |vpiSize:7
              |BIN:0001111
              |vpiConstType:3
            |vpiStmt:
            \_Begin: (work@vscale_ctrl), line:265:26, endln:281:12
              |vpiParent:
              \_CaseItem: , line:265:9, endln:281:12
              |vpiFullName:work@vscale_ctrl
              |vpiStmt:
              \_CaseStmt: , line:266:12, endln:280:19
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:265:26, endln:281:12
                |vpiCaseType:1
                |vpiCondition:
                \_RefObj: (work@vscale_ctrl.funct3), line:266:18, endln:266:24
                  |vpiParent:
                  \_CaseStmt: , line:266:12, endln:280:19
                  |vpiName:funct3
                  |vpiFullName:work@vscale_ctrl.funct3
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.funct3), line:69:55, endln:69:61
                |vpiCaseItem:
                \_CaseItem: , line:267:14, endln:272:17
                  |vpiParent:
                  \_CaseStmt: , line:266:12, endln:280:19
                  |vpiExpr:
                  \_Constant: , line:69:29, endln:69:30
                    |vpiParent:
                    \_CaseItem: , line:267:14, endln:272:17
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
                  |vpiStmt:
                  \_Begin: (work@vscale_ctrl), line:267:35, endln:272:17
                    |vpiParent:
                    \_CaseItem: , line:267:14, endln:272:17
                    |vpiFullName:work@vscale_ctrl
                    |vpiStmt:
                    \_IfElse: , line:268:17, endln:271:46
                      |vpiParent:
                      \_Begin: (work@vscale_ctrl), line:267:35, endln:272:17
                      |vpiCondition:
                      \_Operation: , line:268:21, endln:268:84
                        |vpiParent:
                        \_IfElse: , line:268:17, endln:271:46
                        |vpiOpType:26
                        |vpiOperand:
                        \_Operation: , line:268:21, endln:268:61
                          |vpiParent:
                          \_Operation: , line:268:21, endln:268:84
                          |vpiOpType:26
                          |vpiOperand:
                          \_Operation: , line:268:22, endln:268:41
                            |vpiParent:
                            \_Operation: , line:268:21, endln:268:61
                            |vpiOpType:14
                            |vpiOperand:
                            \_PartSelect: inst_DX (work@vscale_ctrl.inst_DX), line:268:22, endln:268:36
                              |vpiParent:
                              \_Operation: , line:268:22, endln:268:41
                              |vpiName:inst_DX
                              |vpiFullName:work@vscale_ctrl.inst_DX
                              |vpiDefName:inst_DX
                              |vpiActual:
                              \_Net: (work@vscale_ctrl.inst_DX), line:10:55, endln:10:62
                              |vpiConstantSelect:1
                              |vpiLeftRange:
                              \_Constant: , line:268:30, endln:268:32
                                |vpiParent:
                                \_PartSelect: inst_DX (work@vscale_ctrl.inst_DX), line:268:22, endln:268:36
                                |vpiDecompile:31
                                |vpiSize:64
                                |UINT:31
                                |vpiConstType:9
                              |vpiRightRange:
                              \_Constant: , line:268:33, endln:268:35
                                |vpiParent:
                                \_PartSelect: inst_DX (work@vscale_ctrl.inst_DX), line:268:22, endln:268:36
                                |vpiDecompile:28
                                |vpiSize:64
                                |UINT:28
                                |vpiConstType:9
                            |vpiOperand:
                            \_Constant: , line:268:40, endln:268:41
                              |vpiParent:
                              \_Operation: , line:268:22, endln:268:41
                              |vpiDecompile:0
                              |vpiSize:64
                              |UINT:0
                              |vpiConstType:9
                          |vpiOperand:
                          \_Operation: , line:268:47, endln:268:60
                            |vpiParent:
                            \_Operation: , line:268:21, endln:268:61
                            |vpiOpType:14
                            |vpiOperand:
                            \_RefObj: (work@vscale_ctrl.rs1_addr), line:268:47, endln:268:55
                              |vpiParent:
                              \_Operation: , line:268:47, endln:268:60
                              |vpiName:rs1_addr
                              |vpiFullName:work@vscale_ctrl.rs1_addr
                              |vpiActual:
                              \_Net: (work@vscale_ctrl.rs1_addr), line:70:55, endln:70:63
                            |vpiOperand:
                            \_Constant: , line:268:59, endln:268:60
                              |vpiParent:
                              \_Operation: , line:268:47, endln:268:60
                              |vpiDecompile:0
                              |vpiSize:64
                              |UINT:0
                              |vpiConstType:9
                        |vpiOperand:
                        \_Operation: , line:268:66, endln:268:83
                          |vpiParent:
                          \_Operation: , line:268:21, endln:268:84
                          |vpiOpType:14
                          |vpiOperand:
                          \_RefObj: (work@vscale_ctrl.reg_to_wr_DX), line:268:66, endln:268:78
                            |vpiParent:
                            \_Operation: , line:268:66, endln:268:83
                            |vpiName:reg_to_wr_DX
                            |vpiFullName:work@vscale_ctrl.reg_to_wr_DX
                            |vpiActual:
                            \_Net: (work@vscale_ctrl.reg_to_wr_DX), line:72:55, endln:72:67
                          |vpiOperand:
                          \_Constant: , line:268:82, endln:268:83
                            |vpiParent:
                            \_Operation: , line:268:66, endln:268:83
                            |vpiDecompile:0
                            |vpiSize:64
                            |UINT:0
                            |vpiConstType:9
                      |vpiElseStmt:
                      \_Assignment: , line:271:19, endln:271:45
                        |vpiParent:
                        \_IfElse: , line:268:17, endln:271:46
                        |vpiOpType:82
                        |vpiBlocking:1
                        |vpiRhs:
                        \_Constant: , line:271:41, endln:271:45
                          |vpiParent:
                          \_Assignment: , line:271:19, endln:271:45
                          |vpiDecompile:1'b1
                          |vpiSize:1
                          |BIN:1
                          |vpiConstType:3
                        |vpiLhs:
                        \_RefObj: (work@vscale_ctrl.illegal_instruction), line:271:19, endln:271:38
                          |vpiParent:
                          \_Assignment: , line:271:19, endln:271:45
                          |vpiName:illegal_instruction
                          |vpiFullName:work@vscale_ctrl.illegal_instruction
                          |vpiActual:
                          \_Net: (work@vscale_ctrl.illegal_instruction), line:73:55, endln:73:74
                |vpiCaseItem:
                \_CaseItem: , line:273:14, endln:278:17
                  |vpiParent:
                  \_CaseStmt: , line:266:12, endln:280:19
                  |vpiExpr:
                  \_Constant: , line:70:29, endln:70:30
                    |vpiParent:
                    \_CaseItem: , line:273:14, endln:278:17
                    |vpiDecompile:1
                    |vpiSize:64
                    |UINT:1
                    |vpiConstType:9
                  |vpiStmt:
                  \_Begin: (work@vscale_ctrl), line:273:37, endln:278:17
                    |vpiParent:
                    \_CaseItem: , line:273:14, endln:278:17
                    |vpiFullName:work@vscale_ctrl
                    |vpiStmt:
                    \_IfElse: , line:274:17, endln:277:46
                      |vpiParent:
                      \_Begin: (work@vscale_ctrl), line:273:37, endln:278:17
                      |vpiCondition:
                      \_Operation: , line:274:21, endln:274:84
                        |vpiParent:
                        \_IfElse: , line:274:17, endln:277:46
                        |vpiOpType:26
                        |vpiOperand:
                        \_Operation: , line:274:21, endln:274:61
                          |vpiParent:
                          \_Operation: , line:274:21, endln:274:84
                          |vpiOpType:26
                          |vpiOperand:
                          \_Operation: , line:274:22, endln:274:41
                            |vpiParent:
                            \_Operation: , line:274:21, endln:274:61
                            |vpiOpType:14
                            |vpiOperand:
                            \_PartSelect: inst_DX (work@vscale_ctrl.inst_DX), line:274:22, endln:274:36
                              |vpiParent:
                              \_Operation: , line:274:22, endln:274:41
                              |vpiName:inst_DX
                              |vpiFullName:work@vscale_ctrl.inst_DX
                              |vpiDefName:inst_DX
                              |vpiActual:
                              \_Net: (work@vscale_ctrl.inst_DX), line:10:55, endln:10:62
                              |vpiConstantSelect:1
                              |vpiLeftRange:
                              \_Constant: , line:274:30, endln:274:32
                                |vpiParent:
                                \_PartSelect: inst_DX (work@vscale_ctrl.inst_DX), line:274:22, endln:274:36
                                |vpiDecompile:31
                                |vpiSize:64
                                |UINT:31
                                |vpiConstType:9
                              |vpiRightRange:
                              \_Constant: , line:274:33, endln:274:35
                                |vpiParent:
                                \_PartSelect: inst_DX (work@vscale_ctrl.inst_DX), line:274:22, endln:274:36
                                |vpiDecompile:20
                                |vpiSize:64
                                |UINT:20
                                |vpiConstType:9
                            |vpiOperand:
                            \_Constant: , line:274:40, endln:274:41
                              |vpiParent:
                              \_Operation: , line:274:22, endln:274:41
                              |vpiDecompile:0
                              |vpiSize:64
                              |UINT:0
                              |vpiConstType:9
                          |vpiOperand:
                          \_Operation: , line:274:47, endln:274:60
                            |vpiParent:
                            \_Operation: , line:274:21, endln:274:61
                            |vpiOpType:14
                            |vpiOperand:
                            \_RefObj: (work@vscale_ctrl.rs1_addr), line:274:47, endln:274:55
                              |vpiParent:
                              \_Operation: , line:274:47, endln:274:60
                              |vpiName:rs1_addr
                              |vpiFullName:work@vscale_ctrl.rs1_addr
                              |vpiActual:
                              \_Net: (work@vscale_ctrl.rs1_addr), line:70:55, endln:70:63
                            |vpiOperand:
                            \_Constant: , line:274:59, endln:274:60
                              |vpiParent:
                              \_Operation: , line:274:47, endln:274:60
                              |vpiDecompile:0
                              |vpiSize:64
                              |UINT:0
                              |vpiConstType:9
                        |vpiOperand:
                        \_Operation: , line:274:66, endln:274:83
                          |vpiParent:
                          \_Operation: , line:274:21, endln:274:84
                          |vpiOpType:14
                          |vpiOperand:
                          \_RefObj: (work@vscale_ctrl.reg_to_wr_DX), line:274:66, endln:274:78
                            |vpiParent:
                            \_Operation: , line:274:66, endln:274:83
                            |vpiName:reg_to_wr_DX
                            |vpiFullName:work@vscale_ctrl.reg_to_wr_DX
                            |vpiActual:
                            \_Net: (work@vscale_ctrl.reg_to_wr_DX), line:72:55, endln:72:67
                          |vpiOperand:
                          \_Constant: , line:274:82, endln:274:83
                            |vpiParent:
                            \_Operation: , line:274:66, endln:274:83
                            |vpiDecompile:0
                            |vpiSize:64
                            |UINT:0
                            |vpiConstType:9
                      |vpiStmt:
                      \_Assignment: , line:275:19, endln:275:33
                        |vpiParent:
                        \_IfElse: , line:274:17, endln:277:46
                        |vpiOpType:82
                        |vpiBlocking:1
                        |vpiRhs:
                        \_Constant: , line:275:29, endln:275:33
                          |vpiParent:
                          \_Assignment: , line:275:19, endln:275:33
                          |vpiDecompile:1'b1
                          |vpiSize:1
                          |BIN:1
                          |vpiConstType:3
                        |vpiLhs:
                        \_RefObj: (work@vscale_ctrl.fence_i), line:275:19, endln:275:26
                          |vpiParent:
                          \_Assignment: , line:275:19, endln:275:33
                          |vpiName:fence_i
                          |vpiFullName:work@vscale_ctrl.fence_i
                          |vpiActual:
                          \_Net: (work@vscale_ctrl.fence_i), line:77:55, endln:77:62
                      |vpiElseStmt:
                      \_Assignment: , line:277:19, endln:277:45
                        |vpiParent:
                        \_IfElse: , line:274:17, endln:277:46
                        |vpiOpType:82
                        |vpiBlocking:1
                        |vpiRhs:
                        \_Constant: , line:277:41, endln:277:45
                          |vpiParent:
                          \_Assignment: , line:277:19, endln:277:45
                          |vpiDecompile:1'b1
                          |vpiSize:1
                          |BIN:1
                          |vpiConstType:3
                        |vpiLhs:
                        \_RefObj: (work@vscale_ctrl.illegal_instruction), line:277:19, endln:277:38
                          |vpiParent:
                          \_Assignment: , line:277:19, endln:277:45
                          |vpiName:illegal_instruction
                          |vpiFullName:work@vscale_ctrl.illegal_instruction
                          |vpiActual:
                          \_Net: (work@vscale_ctrl.illegal_instruction), line:73:55, endln:73:74
                |vpiCaseItem:
                \_CaseItem: , line:279:14, endln:279:51
                  |vpiParent:
                  \_CaseStmt: , line:266:12, endln:280:19
                  |vpiStmt:
                  \_Assignment: , line:279:24, endln:279:50
                    |vpiParent:
                    \_CaseItem: , line:279:14, endln:279:51
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_Constant: , line:279:46, endln:279:50
                      |vpiParent:
                      \_Assignment: , line:279:24, endln:279:50
                      |vpiDecompile:1'b1
                      |vpiSize:1
                      |BIN:1
                      |vpiConstType:3
                    |vpiLhs:
                    \_RefObj: (work@vscale_ctrl.illegal_instruction), line:279:24, endln:279:43
                      |vpiParent:
                      \_Assignment: , line:279:24, endln:279:50
                      |vpiName:illegal_instruction
                      |vpiFullName:work@vscale_ctrl.illegal_instruction
                      |vpiActual:
                      \_Net: (work@vscale_ctrl.illegal_instruction), line:73:55, endln:73:74
          |vpiCaseItem:
          \_CaseItem: , line:282:9, endln:285:12
            |vpiParent:
            \_CaseStmt: , line:225:7, endln:340:14
            |vpiExpr:
            \_Constant: , line:33:23, endln:33:33
              |vpiParent:
              \_CaseItem: , line:282:9, endln:285:12
              |vpiDecompile:7'b0010011
              |vpiSize:7
              |BIN:0010011
              |vpiConstType:3
            |vpiStmt:
            \_Begin: (work@vscale_ctrl), line:282:24, endln:285:12
              |vpiParent:
              \_CaseItem: , line:282:9, endln:285:12
              |vpiFullName:work@vscale_ctrl
              |vpiStmt:
              \_Assignment: , line:283:12, endln:283:33
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:282:24, endln:285:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_RefObj: (work@vscale_ctrl.alu_op_arith), line:283:21, endln:283:33
                  |vpiParent:
                  \_Assignment: , line:283:12, endln:283:33
                  |vpiName:alu_op_arith
                  |vpiFullName:work@vscale_ctrl.alu_op_arith
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.alu_op_arith), line:80:55, endln:80:67
                |vpiLhs:
                \_RefObj: (work@vscale_ctrl.alu_op), line:283:12, endln:283:18
                  |vpiParent:
                  \_Assignment: , line:283:12, endln:283:33
                  |vpiName:alu_op
                  |vpiFullName:work@vscale_ctrl.alu_op
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.alu_op), line:23:55, endln:23:61
              |vpiStmt:
              \_Assignment: , line:284:12, endln:284:37
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:282:24, endln:285:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:284:33, endln:284:37
                  |vpiParent:
                  \_Assignment: , line:284:12, endln:284:37
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_RefObj: (work@vscale_ctrl.wr_reg_unkilled_DX), line:284:12, endln:284:30
                  |vpiParent:
                  \_Assignment: , line:284:12, endln:284:37
                  |vpiName:wr_reg_unkilled_DX
                  |vpiFullName:work@vscale_ctrl.wr_reg_unkilled_DX
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.wr_reg_unkilled_DX), line:90:55, endln:90:73
          |vpiCaseItem:
          \_CaseItem: , line:286:9, endln:295:12
            |vpiParent:
            \_CaseStmt: , line:225:7, endln:340:14
            |vpiExpr:
            \_Constant: , line:34:23, endln:34:33
              |vpiParent:
              \_CaseItem: , line:286:9, endln:295:12
              |vpiDecompile:7'b0110011
              |vpiSize:7
              |BIN:0110011
              |vpiConstType:3
            |vpiStmt:
            \_Begin: (work@vscale_ctrl), line:286:21, endln:295:12
              |vpiParent:
              \_CaseItem: , line:286:9, endln:295:12
              |vpiFullName:work@vscale_ctrl
              |vpiStmt:
              \_Assignment: , line:287:12, endln:287:27
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:286:21, endln:295:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:287:23, endln:287:27
                  |vpiParent:
                  \_Assignment: , line:287:12, endln:287:27
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_RefObj: (work@vscale_ctrl.uses_rs2), line:287:12, endln:287:20
                  |vpiParent:
                  \_Assignment: , line:287:12, endln:287:27
                  |vpiName:uses_rs2
                  |vpiFullName:work@vscale_ctrl.uses_rs2
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.uses_rs2), line:125:55, endln:125:63
              |vpiStmt:
              \_Assignment: , line:288:12, endln:288:34
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:286:21, endln:295:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:7:20, endln:7:39
                  |vpiParent:
                  \_Assignment: , line:288:12, endln:288:34
                  |vpiDecompile:2'd0
                  |vpiSize:2
                  |DEC:0
                  |vpiConstType:1
                |vpiLhs:
                \_RefObj: (work@vscale_ctrl.src_b_sel), line:288:12, endln:288:21
                  |vpiParent:
                  \_Assignment: , line:288:12, endln:288:34
                  |vpiName:src_b_sel
                  |vpiFullName:work@vscale_ctrl.src_b_sel
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.src_b_sel), line:22:55, endln:22:64
              |vpiStmt:
              \_Assignment: , line:289:12, endln:289:33
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:286:21, endln:295:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_RefObj: (work@vscale_ctrl.alu_op_arith), line:289:21, endln:289:33
                  |vpiParent:
                  \_Assignment: , line:289:12, endln:289:33
                  |vpiName:alu_op_arith
                  |vpiFullName:work@vscale_ctrl.alu_op_arith
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.alu_op_arith), line:80:55, endln:80:67
                |vpiLhs:
                \_RefObj: (work@vscale_ctrl.alu_op), line:289:12, endln:289:18
                  |vpiParent:
                  \_Assignment: , line:289:12, endln:289:33
                  |vpiName:alu_op
                  |vpiFullName:work@vscale_ctrl.alu_op
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.alu_op), line:23:55, endln:23:61
              |vpiStmt:
              \_Assignment: , line:290:12, endln:290:37
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:286:21, endln:295:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:290:33, endln:290:37
                  |vpiParent:
                  \_Assignment: , line:290:12, endln:290:37
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_RefObj: (work@vscale_ctrl.wr_reg_unkilled_DX), line:290:12, endln:290:30
                  |vpiParent:
                  \_Assignment: , line:290:12, endln:290:37
                  |vpiName:wr_reg_unkilled_DX
                  |vpiFullName:work@vscale_ctrl.wr_reg_unkilled_DX
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.wr_reg_unkilled_DX), line:90:55, endln:90:73
              |vpiStmt:
              \_IfStmt: , line:291:12, endln:294:15
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:286:21, endln:295:12
                |vpiCondition:
                \_Operation: , line:291:16, endln:291:46
                  |vpiParent:
                  \_IfStmt: , line:291:12, endln:294:15
                  |vpiOpType:14
                  |vpiOperand:
                  \_RefObj: (work@vscale_ctrl.funct7), line:291:16, endln:291:22
                    |vpiParent:
                    \_Operation: , line:291:16, endln:291:46
                    |vpiName:funct7
                    |vpiFullName:work@vscale_ctrl.funct7
                    |vpiActual:
                    \_Net: (work@vscale_ctrl.funct7), line:67:55, endln:67:61
                  |vpiOperand:
                  \_Constant: , line:90:29, endln:90:33
                    |vpiParent:
                    \_Operation: , line:291:16, endln:291:46
                    |vpiDecompile:7'd1
                    |vpiSize:7
                    |DEC:1
                    |vpiConstType:1
                |vpiStmt:
                \_Begin: (work@vscale_ctrl), line:291:48, endln:294:15
                  |vpiParent:
                  \_IfStmt: , line:291:12, endln:294:15
                  |vpiFullName:work@vscale_ctrl
                  |vpiStmt:
                  \_Assignment: , line:292:15, endln:292:38
                    |vpiParent:
                    \_Begin: (work@vscale_ctrl), line:291:48, endln:294:15
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_Constant: , line:292:34, endln:292:38
                      |vpiParent:
                      \_Assignment: , line:292:15, endln:292:38
                      |vpiDecompile:1'b1
                      |vpiSize:1
                      |BIN:1
                      |vpiConstType:3
                    |vpiLhs:
                    \_RefObj: (work@vscale_ctrl.uses_md_unkilled), line:292:15, endln:292:31
                      |vpiParent:
                      \_Assignment: , line:292:15, endln:292:38
                      |vpiName:uses_md_unkilled
                      |vpiFullName:work@vscale_ctrl.uses_md_unkilled
                      |vpiActual:
                      \_Net: (work@vscale_ctrl.uses_md_unkilled), line:97:55, endln:97:71
                  |vpiStmt:
                  \_Assignment: , line:293:15, endln:293:41
                    |vpiParent:
                    \_Begin: (work@vscale_ctrl), line:291:48, endln:294:15
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_Constant: , line:31:21, endln:31:41
                      |vpiParent:
                      \_Assignment: , line:293:15, endln:293:41
                      |vpiDecompile:2'd3
                      |vpiSize:2
                      |DEC:3
                      |vpiConstType:1
                    |vpiLhs:
                    \_RefObj: (work@vscale_ctrl.wb_src_sel_DX), line:293:15, endln:293:28
                      |vpiParent:
                      \_Assignment: , line:293:15, endln:293:41
                      |vpiName:wb_src_sel_DX
                      |vpiFullName:work@vscale_ctrl.wb_src_sel_DX
                      |vpiActual:
                      \_Net: (work@vscale_ctrl.wb_src_sel_DX), line:92:55, endln:92:68
          |vpiCaseItem:
          \_CaseItem: , line:296:9, endln:324:12
            |vpiParent:
            \_CaseStmt: , line:225:7, endln:340:14
            |vpiExpr:
            \_Constant: , line:36:23, endln:36:33
              |vpiParent:
              \_CaseItem: , line:296:9, endln:324:12
              |vpiDecompile:7'b1110011
              |vpiSize:7
              |BIN:1110011
              |vpiConstType:3
            |vpiStmt:
            \_Begin: (work@vscale_ctrl), line:296:24, endln:324:12
              |vpiParent:
              \_CaseItem: , line:296:9, endln:324:12
              |vpiFullName:work@vscale_ctrl
              |vpiStmt:
              \_Assignment: , line:297:12, endln:297:39
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:296:24, endln:324:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:30:21, endln:30:41
                  |vpiParent:
                  \_Assignment: , line:297:12, endln:297:39
                  |vpiDecompile:2'd2
                  |vpiSize:2
                  |DEC:2
                  |vpiConstType:1
                |vpiLhs:
                \_RefObj: (work@vscale_ctrl.wb_src_sel_DX), line:297:12, endln:297:25
                  |vpiParent:
                  \_Assignment: , line:297:12, endln:297:39
                  |vpiName:wb_src_sel_DX
                  |vpiFullName:work@vscale_ctrl.wb_src_sel_DX
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.wb_src_sel_DX), line:92:55, endln:92:68
              |vpiStmt:
              \_Assignment: , line:298:12, endln:298:62
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:296:24, endln:324:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Operation: , line:298:34, endln:298:61
                  |vpiParent:
                  \_Assignment: , line:298:12, endln:298:62
                  |vpiOpType:15
                  |vpiOperand:
                  \_RefObj: (work@vscale_ctrl.funct3), line:298:34, endln:298:40
                    |vpiParent:
                    \_Operation: , line:298:34, endln:298:61
                    |vpiName:funct3
                    |vpiFullName:work@vscale_ctrl.funct3
                    |vpiActual:
                    \_Net: (work@vscale_ctrl.funct3), line:69:55, endln:69:61
                  |vpiOperand:
                  \_Constant: , line:74:28, endln:74:29
                    |vpiParent:
                    \_Operation: , line:298:34, endln:298:61
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
                |vpiLhs:
                \_RefObj: (work@vscale_ctrl.wr_reg_unkilled_DX), line:298:12, endln:298:30
                  |vpiParent:
                  \_Assignment: , line:298:12, endln:298:62
                  |vpiName:wr_reg_unkilled_DX
                  |vpiFullName:work@vscale_ctrl.wr_reg_unkilled_DX
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.wr_reg_unkilled_DX), line:90:55, endln:90:73
              |vpiStmt:
              \_CaseStmt: , line:299:12, endln:323:19
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:296:24, endln:324:12
                |vpiCaseType:1
                |vpiCondition:
                \_RefObj: (work@vscale_ctrl.funct3), line:299:18, endln:299:24
                  |vpiParent:
                  \_CaseStmt: , line:299:12, endln:323:19
                  |vpiName:funct3
                  |vpiFullName:work@vscale_ctrl.funct3
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.funct3), line:69:55, endln:69:61
                |vpiCaseItem:
                \_CaseItem: , line:300:14, endln:315:17
                  |vpiParent:
                  \_CaseStmt: , line:299:12, endln:323:19
                  |vpiExpr:
                  \_Constant: , line:74:28, endln:74:29
                    |vpiParent:
                    \_CaseItem: , line:300:14, endln:315:17
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
                  |vpiStmt:
                  \_Begin: (work@vscale_ctrl), line:300:34, endln:315:17
                    |vpiParent:
                    \_CaseItem: , line:300:14, endln:315:17
                    |vpiFullName:work@vscale_ctrl
                    |vpiStmt:
                    \_IfStmt: , line:301:17, endln:314:20
                      |vpiParent:
                      \_Begin: (work@vscale_ctrl), line:300:34, endln:315:17
                      |vpiCondition:
                      \_Operation: , line:301:21, endln:301:59
                        |vpiParent:
                        \_IfStmt: , line:301:17, endln:314:20
                        |vpiOpType:26
                        |vpiOperand:
                        \_Operation: , line:301:22, endln:301:35
                          |vpiParent:
                          \_Operation: , line:301:21, endln:301:59
                          |vpiOpType:14
                          |vpiOperand:
                          \_RefObj: (work@vscale_ctrl.rs1_addr), line:301:22, endln:301:30
                            |vpiParent:
                            \_Operation: , line:301:22, endln:301:35
                            |vpiName:rs1_addr
                            |vpiFullName:work@vscale_ctrl.rs1_addr
                            |vpiActual:
                            \_Net: (work@vscale_ctrl.rs1_addr), line:70:55, endln:70:63
                          |vpiOperand:
                          \_Constant: , line:301:34, endln:301:35
                            |vpiParent:
                            \_Operation: , line:301:22, endln:301:35
                            |vpiDecompile:0
                            |vpiSize:64
                            |UINT:0
                            |vpiConstType:9
                        |vpiOperand:
                        \_Operation: , line:301:41, endln:301:58
                          |vpiParent:
                          \_Operation: , line:301:21, endln:301:59
                          |vpiOpType:14
                          |vpiOperand:
                          \_RefObj: (work@vscale_ctrl.reg_to_wr_DX), line:301:41, endln:301:53
                            |vpiParent:
                            \_Operation: , line:301:41, endln:301:58
                            |vpiName:reg_to_wr_DX
                            |vpiFullName:work@vscale_ctrl.reg_to_wr_DX
                            |vpiActual:
                            \_Net: (work@vscale_ctrl.reg_to_wr_DX), line:72:55, endln:72:67
                          |vpiOperand:
                          \_Constant: , line:301:57, endln:301:58
                            |vpiParent:
                            \_Operation: , line:301:41, endln:301:58
                            |vpiDecompile:0
                            |vpiSize:64
                            |UINT:0
                            |vpiConstType:9
                      |vpiStmt:
                      \_Begin: (work@vscale_ctrl), line:301:61, endln:314:20
                        |vpiParent:
                        \_IfStmt: , line:301:17, endln:314:20
                        |vpiFullName:work@vscale_ctrl
                        |vpiStmt:
                        \_CaseStmt: , line:302:20, endln:313:27
                          |vpiParent:
                          \_Begin: (work@vscale_ctrl), line:301:61, endln:314:20
                          |vpiCaseType:1
                          |vpiCondition:
                          \_RefObj: (work@vscale_ctrl.funct12), line:302:26, endln:302:33
                            |vpiParent:
                            \_CaseStmt: , line:302:20, endln:313:27
                            |vpiName:funct12
                            |vpiFullName:work@vscale_ctrl.funct12
                            |vpiActual:
                            \_Net: (work@vscale_ctrl.funct12), line:68:55, endln:68:62
                          |vpiCaseItem:
                          \_CaseItem: , line:303:22, endln:303:57
                            |vpiParent:
                            \_CaseStmt: , line:302:20, endln:313:27
                            |vpiExpr:
                            \_Constant: , line:84:29, endln:84:45
                              |vpiParent:
                              \_CaseItem: , line:303:22, endln:303:57
                              |vpiDecompile:12'b000000000000
                              |vpiSize:12
                              |BIN:000000000000
                              |vpiConstType:3
                            |vpiStmt:
                            \_Assignment: , line:303:44, endln:303:56
                              |vpiParent:
                              \_CaseItem: , line:303:22, endln:303:57
                              |vpiOpType:82
                              |vpiBlocking:1
                              |vpiRhs:
                              \_Constant: , line:303:52, endln:303:56
                                |vpiParent:
                                \_Assignment: , line:303:44, endln:303:56
                                |vpiDecompile:1'b1
                                |vpiSize:1
                                |BIN:1
                                |vpiConstType:3
                              |vpiLhs:
                              \_RefObj: (work@vscale_ctrl.ecall), line:303:44, endln:303:49
                                |vpiParent:
                                \_Assignment: , line:303:44, endln:303:56
                                |vpiName:ecall
                                |vpiFullName:work@vscale_ctrl.ecall
                                |vpiActual:
                                \_Net: (work@vscale_ctrl.ecall), line:75:55, endln:75:60
                          |vpiCaseItem:
                          \_CaseItem: , line:304:22, endln:304:59
                            |vpiParent:
                            \_CaseStmt: , line:302:20, endln:313:27
                            |vpiExpr:
                            \_Constant: , line:85:29, endln:85:45
                              |vpiParent:
                              \_CaseItem: , line:304:22, endln:304:59
                              |vpiDecompile:12'b000000000001
                              |vpiSize:12
                              |BIN:000000000001
                              |vpiConstType:3
                            |vpiStmt:
                            \_Assignment: , line:304:45, endln:304:58
                              |vpiParent:
                              \_CaseItem: , line:304:22, endln:304:59
                              |vpiOpType:82
                              |vpiBlocking:1
                              |vpiRhs:
                              \_Constant: , line:304:54, endln:304:58
                                |vpiParent:
                                \_Assignment: , line:304:45, endln:304:58
                                |vpiDecompile:1'b1
                                |vpiSize:1
                                |BIN:1
                                |vpiConstType:3
                              |vpiLhs:
                              \_RefObj: (work@vscale_ctrl.ebreak), line:304:45, endln:304:51
                                |vpiParent:
                                \_Assignment: , line:304:45, endln:304:58
                                |vpiName:ebreak
                                |vpiFullName:work@vscale_ctrl.ebreak
                                |vpiActual:
                                \_Net: (work@vscale_ctrl.ebreak), line:74:55, endln:74:61
                          |vpiCaseItem:
                          \_CaseItem: , line:305:22, endln:310:25
                            |vpiParent:
                            \_CaseStmt: , line:302:20, endln:313:27
                            |vpiExpr:
                            \_Constant: , line:86:29, endln:86:45
                              |vpiParent:
                              \_CaseItem: , line:305:22, endln:310:25
                              |vpiDecompile:12'b000100000000
                              |vpiSize:12
                              |BIN:000100000000
                              |vpiConstType:3
                            |vpiStmt:
                            \_Begin: (work@vscale_ctrl), line:305:43, endln:310:25
                              |vpiParent:
                              \_CaseItem: , line:305:22, endln:310:25
                              |vpiFullName:work@vscale_ctrl
                              |vpiStmt:
                              \_IfElse: , line:306:25, endln:309:48
                                |vpiParent:
                                \_Begin: (work@vscale_ctrl), line:305:43, endln:310:25
                                |vpiCondition:
                                \_Operation: , line:306:29, endln:306:37
                                  |vpiParent:
                                  \_IfElse: , line:306:25, endln:309:48
                                  |vpiOpType:14
                                  |vpiOperand:
                                  \_RefObj: (work@vscale_ctrl.prv), line:306:29, endln:306:32
                                    |vpiParent:
                                    \_Operation: , line:306:29, endln:306:37
                                    |vpiName:prv
                                    |vpiFullName:work@vscale_ctrl.prv
                                    |vpiActual:
                                    \_Net: (work@vscale_ctrl.prv), line:16:55, endln:16:58
                                  |vpiOperand:
                                  \_Constant: , line:306:36, endln:306:37
                                    |vpiParent:
                                    \_Operation: , line:306:29, endln:306:37
                                    |vpiDecompile:0
                                    |vpiSize:64
                                    |UINT:0
                                    |vpiConstType:9
                                |vpiStmt:
                                \_Assignment: , line:307:27, endln:307:53
                                  |vpiParent:
                                  \_IfElse: , line:306:25, endln:309:48
                                  |vpiOpType:82
                                  |vpiBlocking:1
                                  |vpiRhs:
                                  \_Constant: , line:307:49, endln:307:53
                                    |vpiParent:
                                    \_Assignment: , line:307:27, endln:307:53
                                    |vpiDecompile:1'b1
                                    |vpiSize:1
                                    |BIN:1
                                    |vpiConstType:3
                                  |vpiLhs:
                                  \_RefObj: (work@vscale_ctrl.illegal_instruction), line:307:27, endln:307:46
                                    |vpiParent:
                                    \_Assignment: , line:307:27, endln:307:53
                                    |vpiName:illegal_instruction
                                    |vpiFullName:work@vscale_ctrl.illegal_instruction
                                    |vpiActual:
                                    \_Net: (work@vscale_ctrl.illegal_instruction), line:73:55, endln:73:74
                                |vpiElseStmt:
                                \_Assignment: , line:309:27, endln:309:47
                                  |vpiParent:
                                  \_IfElse: , line:306:25, endln:309:48
                                  |vpiOpType:82
                                  |vpiBlocking:1
                                  |vpiRhs:
                                  \_Constant: , line:309:43, endln:309:47
                                    |vpiParent:
                                    \_Assignment: , line:309:27, endln:309:47
                                    |vpiDecompile:1'b1
                                    |vpiSize:1
                                    |BIN:1
                                    |vpiConstType:3
                                  |vpiLhs:
                                  \_RefObj: (work@vscale_ctrl.eret_unkilled), line:309:27, endln:309:40
                                    |vpiParent:
                                    \_Assignment: , line:309:27, endln:309:47
                                    |vpiName:eret_unkilled
                                    |vpiFullName:work@vscale_ctrl.eret_unkilled
                                    |vpiActual:
                                    \_Net: (work@vscale_ctrl.eret_unkilled), line:76:55, endln:76:68
                          |vpiCaseItem:
                          \_CaseItem: , line:311:8, endln:311:51
                            |vpiParent:
                            \_CaseStmt: , line:302:20, endln:313:27
                            |vpiExpr:
                            \_Constant: , line:87:29, endln:87:45
                              |vpiParent:
                              \_CaseItem: , line:311:8, endln:311:51
                              |vpiDecompile:12'b000100000010
                              |vpiSize:12
                              |BIN:000100000010
                              |vpiConstType:3
                            |vpiStmt:
                            \_Assignment: , line:311:28, endln:311:50
                              |vpiParent:
                              \_CaseItem: , line:311:8, endln:311:51
                              |vpiOpType:82
                              |vpiBlocking:1
                              |vpiRhs:
                              \_Constant: , line:311:46, endln:311:50
                                |vpiParent:
                                \_Assignment: , line:311:28, endln:311:50
                                |vpiDecompile:1'b1
                                |vpiSize:1
                                |BIN:1
                                |vpiConstType:3
                              |vpiLhs:
                              \_RefObj: (work@vscale_ctrl.wfi_unkilled_DX), line:311:28, endln:311:43
                                |vpiParent:
                                \_Assignment: , line:311:28, endln:311:50
                                |vpiName:wfi_unkilled_DX
                                |vpiFullName:work@vscale_ctrl.wfi_unkilled_DX
                                |vpiActual:
                                \_Net: (work@vscale_ctrl.wfi_unkilled_DX), line:99:20, endln:99:35
                          |vpiCaseItem:
                          \_CaseItem: , line:312:22, endln:312:59
                            |vpiParent:
                            \_CaseStmt: , line:302:20, endln:313:27
                            |vpiStmt:
                            \_Assignment: , line:312:32, endln:312:58
                              |vpiParent:
                              \_CaseItem: , line:312:22, endln:312:59
                              |vpiOpType:82
                              |vpiBlocking:1
                              |vpiRhs:
                              \_Constant: , line:312:54, endln:312:58
                                |vpiParent:
                                \_Assignment: , line:312:32, endln:312:58
                                |vpiDecompile:1'b1
                                |vpiSize:1
                                |BIN:1
                                |vpiConstType:3
                              |vpiLhs:
                              \_RefObj: (work@vscale_ctrl.illegal_instruction), line:312:32, endln:312:51
                                |vpiParent:
                                \_Assignment: , line:312:32, endln:312:58
                                |vpiName:illegal_instruction
                                |vpiFullName:work@vscale_ctrl.illegal_instruction
                                |vpiActual:
                                \_Net: (work@vscale_ctrl.illegal_instruction), line:73:55, endln:73:74
                |vpiCaseItem:
                \_CaseItem: , line:316:14, endln:316:95
                  |vpiParent:
                  \_CaseStmt: , line:299:12, endln:323:19
                  |vpiExpr:
                  \_Constant: , line:75:28, endln:75:29
                    |vpiParent:
                    \_CaseItem: , line:316:14, endln:316:95
                    |vpiDecompile:1
                    |vpiSize:64
                    |UINT:1
                    |vpiConstType:9
                  |vpiStmt:
                  \_Assignment: , line:316:35, endln:316:94
                    |vpiParent:
                    \_CaseItem: , line:316:14, endln:316:95
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_Operation: , line:316:54, endln:316:94
                      |vpiParent:
                      \_Assignment: , line:316:35, endln:316:94
                      |vpiOpType:32
                      |vpiOperand:
                      \_Operation: , line:316:55, endln:316:68
                        |vpiParent:
                        \_Operation: , line:316:54, endln:316:94
                        |vpiOpType:14
                        |vpiOperand:
                        \_RefObj: (work@vscale_ctrl.rs1_addr), line:316:55, endln:316:63
                          |vpiParent:
                          \_Operation: , line:316:55, endln:316:68
                          |vpiName:rs1_addr
                          |vpiFullName:work@vscale_ctrl.rs1_addr
                          |vpiActual:
                          \_Net: (work@vscale_ctrl.rs1_addr), line:70:55, endln:70:63
                        |vpiOperand:
                        \_Constant: , line:316:67, endln:316:68
                          |vpiParent:
                          \_Operation: , line:316:55, endln:316:68
                          |vpiDecompile:0
                          |vpiSize:64
                          |UINT:0
                          |vpiConstType:9
                      |vpiOperand:
                      \_Constant: , line:37:23, endln:37:24
                        |vpiParent:
                        \_Operation: , line:316:54, endln:316:94
                        |vpiDecompile:4
                        |vpiSize:64
                        |UINT:4
                        |vpiConstType:9
                      |vpiOperand:
                      \_Constant: , line:38:23, endln:38:24
                        |vpiParent:
                        \_Operation: , line:316:54, endln:316:94
                        |vpiDecompile:5
                        |vpiSize:64
                        |UINT:5
                        |vpiConstType:9
                    |vpiLhs:
                    \_RefObj: (work@vscale_ctrl.csr_cmd_unkilled), line:316:35, endln:316:51
                      |vpiParent:
                      \_Assignment: , line:316:35, endln:316:94
                      |vpiName:csr_cmd_unkilled
                      |vpiFullName:work@vscale_ctrl.csr_cmd_unkilled
                      |vpiActual:
                      \_Net: (work@vscale_ctrl.csr_cmd_unkilled), line:101:55, endln:101:71
                |vpiCaseItem:
                \_CaseItem: , line:317:14, endln:317:93
                  |vpiParent:
                  \_CaseStmt: , line:299:12, endln:323:19
                  |vpiExpr:
                  \_Constant: , line:76:28, endln:76:29
                    |vpiParent:
                    \_CaseItem: , line:317:14, endln:317:93
                    |vpiDecompile:2
                    |vpiSize:64
                    |UINT:2
                    |vpiConstType:9
                  |vpiStmt:
                  \_Assignment: , line:317:35, endln:317:92
                    |vpiParent:
                    \_CaseItem: , line:317:14, endln:317:93
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_Operation: , line:317:54, endln:317:92
                      |vpiParent:
                      \_Assignment: , line:317:35, endln:317:92
                      |vpiOpType:32
                      |vpiOperand:
                      \_Operation: , line:317:55, endln:317:68
                        |vpiParent:
                        \_Operation: , line:317:54, endln:317:92
                        |vpiOpType:14
                        |vpiOperand:
                        \_RefObj: (work@vscale_ctrl.rs1_addr), line:317:55, endln:317:63
                          |vpiParent:
                          \_Operation: , line:317:55, endln:317:68
                          |vpiName:rs1_addr
                          |vpiFullName:work@vscale_ctrl.rs1_addr
                          |vpiActual:
                          \_Net: (work@vscale_ctrl.rs1_addr), line:70:55, endln:70:63
                        |vpiOperand:
                        \_Constant: , line:317:67, endln:317:68
                          |vpiParent:
                          \_Operation: , line:317:55, endln:317:68
                          |vpiDecompile:0
                          |vpiSize:64
                          |UINT:0
                          |vpiConstType:9
                      |vpiOperand:
                      \_Constant: , line:37:23, endln:37:24
                        |vpiParent:
                        \_Operation: , line:317:54, endln:317:92
                        |vpiDecompile:4
                        |vpiSize:64
                        |UINT:4
                        |vpiConstType:9
                      |vpiOperand:
                      \_Constant: , line:39:23, endln:39:24
                        |vpiParent:
                        \_Operation: , line:317:54, endln:317:92
                        |vpiDecompile:6
                        |vpiSize:64
                        |UINT:6
                        |vpiConstType:9
                    |vpiLhs:
                    \_RefObj: (work@vscale_ctrl.csr_cmd_unkilled), line:317:35, endln:317:51
                      |vpiParent:
                      \_Assignment: , line:317:35, endln:317:92
                      |vpiName:csr_cmd_unkilled
                      |vpiFullName:work@vscale_ctrl.csr_cmd_unkilled
                      |vpiActual:
                      \_Net: (work@vscale_ctrl.csr_cmd_unkilled), line:101:55, endln:101:71
                |vpiCaseItem:
                \_CaseItem: , line:318:14, endln:318:95
                  |vpiParent:
                  \_CaseStmt: , line:299:12, endln:323:19
                  |vpiExpr:
                  \_Constant: , line:77:28, endln:77:29
                    |vpiParent:
                    \_CaseItem: , line:318:14, endln:318:95
                    |vpiDecompile:3
                    |vpiSize:64
                    |UINT:3
                    |vpiConstType:9
                  |vpiStmt:
                  \_Assignment: , line:318:35, endln:318:94
                    |vpiParent:
                    \_CaseItem: , line:318:14, endln:318:95
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_Operation: , line:318:54, endln:318:94
                      |vpiParent:
                      \_Assignment: , line:318:35, endln:318:94
                      |vpiOpType:32
                      |vpiOperand:
                      \_Operation: , line:318:55, endln:318:68
                        |vpiParent:
                        \_Operation: , line:318:54, endln:318:94
                        |vpiOpType:14
                        |vpiOperand:
                        \_RefObj: (work@vscale_ctrl.rs1_addr), line:318:55, endln:318:63
                          |vpiParent:
                          \_Operation: , line:318:55, endln:318:68
                          |vpiName:rs1_addr
                          |vpiFullName:work@vscale_ctrl.rs1_addr
                          |vpiActual:
                          \_Net: (work@vscale_ctrl.rs1_addr), line:70:55, endln:70:63
                        |vpiOperand:
                        \_Constant: , line:318:67, endln:318:68
                          |vpiParent:
                          \_Operation: , line:318:55, endln:318:68
                          |vpiDecompile:0
                          |vpiSize:64
                          |UINT:0
                          |vpiConstType:9
                      |vpiOperand:
                      \_Constant: , line:37:23, endln:37:24
                        |vpiParent:
                        \_Operation: , line:318:54, endln:318:94
                        |vpiDecompile:4
                        |vpiSize:64
                        |UINT:4
                        |vpiConstType:9
                      |vpiOperand:
                      \_Constant: , line:40:23, endln:40:24
                        |vpiParent:
                        \_Operation: , line:318:54, endln:318:94
                        |vpiDecompile:7
                        |vpiSize:64
                        |UINT:7
                        |vpiConstType:9
                    |vpiLhs:
                    \_RefObj: (work@vscale_ctrl.csr_cmd_unkilled), line:318:35, endln:318:51
                      |vpiParent:
                      \_Assignment: , line:318:35, endln:318:94
                      |vpiName:csr_cmd_unkilled
                      |vpiFullName:work@vscale_ctrl.csr_cmd_unkilled
                      |vpiActual:
                      \_Net: (work@vscale_ctrl.csr_cmd_unkilled), line:101:55, endln:101:71
                |vpiCaseItem:
                \_CaseItem: , line:319:14, endln:319:96
                  |vpiParent:
                  \_CaseStmt: , line:299:12, endln:323:19
                  |vpiExpr:
                  \_Constant: , line:78:28, endln:78:29
                    |vpiParent:
                    \_CaseItem: , line:319:14, endln:319:96
                    |vpiDecompile:5
                    |vpiSize:64
                    |UINT:5
                    |vpiConstType:9
                  |vpiStmt:
                  \_Assignment: , line:319:36, endln:319:95
                    |vpiParent:
                    \_CaseItem: , line:319:14, endln:319:96
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_Operation: , line:319:55, endln:319:95
                      |vpiParent:
                      \_Assignment: , line:319:36, endln:319:95
                      |vpiOpType:32
                      |vpiOperand:
                      \_Operation: , line:319:56, endln:319:69
                        |vpiParent:
                        \_Operation: , line:319:55, endln:319:95
                        |vpiOpType:14
                        |vpiOperand:
                        \_RefObj: (work@vscale_ctrl.rs1_addr), line:319:56, endln:319:64
                          |vpiParent:
                          \_Operation: , line:319:56, endln:319:69
                          |vpiName:rs1_addr
                          |vpiFullName:work@vscale_ctrl.rs1_addr
                          |vpiActual:
                          \_Net: (work@vscale_ctrl.rs1_addr), line:70:55, endln:70:63
                        |vpiOperand:
                        \_Constant: , line:319:68, endln:319:69
                          |vpiParent:
                          \_Operation: , line:319:56, endln:319:69
                          |vpiDecompile:0
                          |vpiSize:64
                          |UINT:0
                          |vpiConstType:9
                      |vpiOperand:
                      \_Constant: , line:37:23, endln:37:24
                        |vpiParent:
                        \_Operation: , line:319:55, endln:319:95
                        |vpiDecompile:4
                        |vpiSize:64
                        |UINT:4
                        |vpiConstType:9
                      |vpiOperand:
                      \_Constant: , line:38:23, endln:38:24
                        |vpiParent:
                        \_Operation: , line:319:55, endln:319:95
                        |vpiDecompile:5
                        |vpiSize:64
                        |UINT:5
                        |vpiConstType:9
                    |vpiLhs:
                    \_RefObj: (work@vscale_ctrl.csr_cmd_unkilled), line:319:36, endln:319:52
                      |vpiParent:
                      \_Assignment: , line:319:36, endln:319:95
                      |vpiName:csr_cmd_unkilled
                      |vpiFullName:work@vscale_ctrl.csr_cmd_unkilled
                      |vpiActual:
                      \_Net: (work@vscale_ctrl.csr_cmd_unkilled), line:101:55, endln:101:71
                |vpiCaseItem:
                \_CaseItem: , line:320:14, endln:320:94
                  |vpiParent:
                  \_CaseStmt: , line:299:12, endln:323:19
                  |vpiExpr:
                  \_Constant: , line:79:28, endln:79:29
                    |vpiParent:
                    \_CaseItem: , line:320:14, endln:320:94
                    |vpiDecompile:6
                    |vpiSize:64
                    |UINT:6
                    |vpiConstType:9
                  |vpiStmt:
                  \_Assignment: , line:320:36, endln:320:93
                    |vpiParent:
                    \_CaseItem: , line:320:14, endln:320:94
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_Operation: , line:320:55, endln:320:93
                      |vpiParent:
                      \_Assignment: , line:320:36, endln:320:93
                      |vpiOpType:32
                      |vpiOperand:
                      \_Operation: , line:320:56, endln:320:69
                        |vpiParent:
                        \_Operation: , line:320:55, endln:320:93
                        |vpiOpType:14
                        |vpiOperand:
                        \_RefObj: (work@vscale_ctrl.rs1_addr), line:320:56, endln:320:64
                          |vpiParent:
                          \_Operation: , line:320:56, endln:320:69
                          |vpiName:rs1_addr
                          |vpiFullName:work@vscale_ctrl.rs1_addr
                          |vpiActual:
                          \_Net: (work@vscale_ctrl.rs1_addr), line:70:55, endln:70:63
                        |vpiOperand:
                        \_Constant: , line:320:68, endln:320:69
                          |vpiParent:
                          \_Operation: , line:320:56, endln:320:69
                          |vpiDecompile:0
                          |vpiSize:64
                          |UINT:0
                          |vpiConstType:9
                      |vpiOperand:
                      \_Constant: , line:37:23, endln:37:24
                        |vpiParent:
                        \_Operation: , line:320:55, endln:320:93
                        |vpiDecompile:4
                        |vpiSize:64
                        |UINT:4
                        |vpiConstType:9
                      |vpiOperand:
                      \_Constant: , line:39:23, endln:39:24
                        |vpiParent:
                        \_Operation: , line:320:55, endln:320:93
                        |vpiDecompile:6
                        |vpiSize:64
                        |UINT:6
                        |vpiConstType:9
                    |vpiLhs:
                    \_RefObj: (work@vscale_ctrl.csr_cmd_unkilled), line:320:36, endln:320:52
                      |vpiParent:
                      \_Assignment: , line:320:36, endln:320:93
                      |vpiName:csr_cmd_unkilled
                      |vpiFullName:work@vscale_ctrl.csr_cmd_unkilled
                      |vpiActual:
                      \_Net: (work@vscale_ctrl.csr_cmd_unkilled), line:101:55, endln:101:71
                |vpiCaseItem:
                \_CaseItem: , line:321:14, endln:321:96
                  |vpiParent:
                  \_CaseStmt: , line:299:12, endln:323:19
                  |vpiExpr:
                  \_Constant: , line:80:28, endln:80:29
                    |vpiParent:
                    \_CaseItem: , line:321:14, endln:321:96
                    |vpiDecompile:7
                    |vpiSize:64
                    |UINT:7
                    |vpiConstType:9
                  |vpiStmt:
                  \_Assignment: , line:321:36, endln:321:95
                    |vpiParent:
                    \_CaseItem: , line:321:14, endln:321:96
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_Operation: , line:321:55, endln:321:95
                      |vpiParent:
                      \_Assignment: , line:321:36, endln:321:95
                      |vpiOpType:32
                      |vpiOperand:
                      \_Operation: , line:321:56, endln:321:69
                        |vpiParent:
                        \_Operation: , line:321:55, endln:321:95
                        |vpiOpType:14
                        |vpiOperand:
                        \_RefObj: (work@vscale_ctrl.rs1_addr), line:321:56, endln:321:64
                          |vpiParent:
                          \_Operation: , line:321:56, endln:321:69
                          |vpiName:rs1_addr
                          |vpiFullName:work@vscale_ctrl.rs1_addr
                          |vpiActual:
                          \_Net: (work@vscale_ctrl.rs1_addr), line:70:55, endln:70:63
                        |vpiOperand:
                        \_Constant: , line:321:68, endln:321:69
                          |vpiParent:
                          \_Operation: , line:321:56, endln:321:69
                          |vpiDecompile:0
                          |vpiSize:64
                          |UINT:0
                          |vpiConstType:9
                      |vpiOperand:
                      \_Constant: , line:37:23, endln:37:24
                        |vpiParent:
                        \_Operation: , line:321:55, endln:321:95
                        |vpiDecompile:4
                        |vpiSize:64
                        |UINT:4
                        |vpiConstType:9
                      |vpiOperand:
                      \_Constant: , line:40:23, endln:40:24
                        |vpiParent:
                        \_Operation: , line:321:55, endln:321:95
                        |vpiDecompile:7
                        |vpiSize:64
                        |UINT:7
                        |vpiConstType:9
                    |vpiLhs:
                    \_RefObj: (work@vscale_ctrl.csr_cmd_unkilled), line:321:36, endln:321:52
                      |vpiParent:
                      \_Assignment: , line:321:36, endln:321:95
                      |vpiName:csr_cmd_unkilled
                      |vpiFullName:work@vscale_ctrl.csr_cmd_unkilled
                      |vpiActual:
                      \_Net: (work@vscale_ctrl.csr_cmd_unkilled), line:101:55, endln:101:71
                |vpiCaseItem:
                \_CaseItem: , line:322:14, endln:322:51
                  |vpiParent:
                  \_CaseStmt: , line:299:12, endln:323:19
                  |vpiStmt:
                  \_Assignment: , line:322:24, endln:322:50
                    |vpiParent:
                    \_CaseItem: , line:322:14, endln:322:51
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_Constant: , line:322:46, endln:322:50
                      |vpiParent:
                      \_Assignment: , line:322:24, endln:322:50
                      |vpiDecompile:1'b1
                      |vpiSize:1
                      |BIN:1
                      |vpiConstType:3
                    |vpiLhs:
                    \_RefObj: (work@vscale_ctrl.illegal_instruction), line:322:24, endln:322:43
                      |vpiParent:
                      \_Assignment: , line:322:24, endln:322:50
                      |vpiName:illegal_instruction
                      |vpiFullName:work@vscale_ctrl.illegal_instruction
                      |vpiActual:
                      \_Net: (work@vscale_ctrl.illegal_instruction), line:73:55, endln:73:74
          |vpiCaseItem:
          \_CaseItem: , line:325:9, endln:330:12
            |vpiParent:
            \_CaseStmt: , line:225:7, endln:340:14
            |vpiExpr:
            \_Constant: , line:38:23, endln:38:33
              |vpiParent:
              \_CaseItem: , line:325:9, endln:330:12
              |vpiDecompile:7'b0010111
              |vpiSize:7
              |BIN:0010111
              |vpiConstType:3
            |vpiStmt:
            \_Begin: (work@vscale_ctrl), line:325:23, endln:330:12
              |vpiParent:
              \_CaseItem: , line:325:9, endln:330:12
              |vpiFullName:work@vscale_ctrl
              |vpiStmt:
              \_Assignment: , line:326:12, endln:326:27
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:325:23, endln:330:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:326:23, endln:326:27
                  |vpiParent:
                  \_Assignment: , line:326:12, endln:326:27
                  |vpiDecompile:1'b0
                  |vpiSize:1
                  |BIN:0
                  |vpiConstType:3
                |vpiLhs:
                \_RefObj: (work@vscale_ctrl.uses_rs1), line:326:12, endln:326:20
                  |vpiParent:
                  \_Assignment: , line:326:12, endln:326:27
                  |vpiName:uses_rs1
                  |vpiFullName:work@vscale_ctrl.uses_rs1
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.uses_rs1), line:124:55, endln:124:63
              |vpiStmt:
              \_Assignment: , line:327:12, endln:327:33
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:325:23, endln:330:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:3:20, endln:3:39
                  |vpiParent:
                  \_Assignment: , line:327:12, endln:327:33
                  |vpiDecompile:2'd1
                  |vpiSize:2
                  |DEC:1
                  |vpiConstType:1
                |vpiLhs:
                \_RefObj: (work@vscale_ctrl.src_a_sel), line:327:12, endln:327:21
                  |vpiParent:
                  \_Assignment: , line:327:12, endln:327:33
                  |vpiName:src_a_sel
                  |vpiFullName:work@vscale_ctrl.src_a_sel
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.src_a_sel), line:21:55, endln:21:64
              |vpiStmt:
              \_Assignment: , line:328:12, endln:328:29
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:325:23, endln:330:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:24:15, endln:24:33
                  |vpiParent:
                  \_Assignment: , line:328:12, endln:328:29
                  |vpiDecompile:2'd2
                  |vpiSize:2
                  |DEC:2
                  |vpiConstType:1
                |vpiLhs:
                \_RefObj: (work@vscale_ctrl.imm_type), line:328:12, endln:328:20
                  |vpiParent:
                  \_Assignment: , line:328:12, endln:328:29
                  |vpiName:imm_type
                  |vpiFullName:work@vscale_ctrl.imm_type
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.imm_type), line:18:55, endln:18:63
              |vpiStmt:
              \_Assignment: , line:329:12, endln:329:37
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:325:23, endln:330:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:329:33, endln:329:37
                  |vpiParent:
                  \_Assignment: , line:329:12, endln:329:37
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_RefObj: (work@vscale_ctrl.wr_reg_unkilled_DX), line:329:12, endln:329:30
                  |vpiParent:
                  \_Assignment: , line:329:12, endln:329:37
                  |vpiName:wr_reg_unkilled_DX
                  |vpiFullName:work@vscale_ctrl.wr_reg_unkilled_DX
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.wr_reg_unkilled_DX), line:90:55, endln:90:73
          |vpiCaseItem:
          \_CaseItem: , line:331:9, endln:336:12
            |vpiParent:
            \_CaseStmt: , line:225:7, endln:340:14
            |vpiExpr:
            \_Constant: , line:39:23, endln:39:33
              |vpiParent:
              \_CaseItem: , line:331:9, endln:336:12
              |vpiDecompile:7'b0110111
              |vpiSize:7
              |BIN:0110111
              |vpiConstType:3
            |vpiStmt:
            \_Begin: (work@vscale_ctrl), line:331:21, endln:336:12
              |vpiParent:
              \_CaseItem: , line:331:9, endln:336:12
              |vpiFullName:work@vscale_ctrl
              |vpiStmt:
              \_Assignment: , line:332:12, endln:332:27
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:331:21, endln:336:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:332:23, endln:332:27
                  |vpiParent:
                  \_Assignment: , line:332:12, endln:332:27
                  |vpiDecompile:1'b0
                  |vpiSize:1
                  |BIN:0
                  |vpiConstType:3
                |vpiLhs:
                \_RefObj: (work@vscale_ctrl.uses_rs1), line:332:12, endln:332:20
                  |vpiParent:
                  \_Assignment: , line:332:12, endln:332:27
                  |vpiName:uses_rs1
                  |vpiFullName:work@vscale_ctrl.uses_rs1
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.uses_rs1), line:124:55, endln:124:63
              |vpiStmt:
              \_Assignment: , line:333:12, endln:333:35
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:331:21, endln:336:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:4:20, endln:4:39
                  |vpiParent:
                  \_Assignment: , line:333:12, endln:333:35
                  |vpiDecompile:2'd2
                  |vpiSize:2
                  |DEC:2
                  |vpiConstType:1
                |vpiLhs:
                \_RefObj: (work@vscale_ctrl.src_a_sel), line:333:12, endln:333:21
                  |vpiParent:
                  \_Assignment: , line:333:12, endln:333:35
                  |vpiName:src_a_sel
                  |vpiFullName:work@vscale_ctrl.src_a_sel
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.src_a_sel), line:21:55, endln:21:64
              |vpiStmt:
              \_Assignment: , line:334:12, endln:334:29
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:331:21, endln:336:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:24:15, endln:24:33
                  |vpiParent:
                  \_Assignment: , line:334:12, endln:334:29
                  |vpiDecompile:2'd2
                  |vpiSize:2
                  |DEC:2
                  |vpiConstType:1
                |vpiLhs:
                \_RefObj: (work@vscale_ctrl.imm_type), line:334:12, endln:334:20
                  |vpiParent:
                  \_Assignment: , line:334:12, endln:334:29
                  |vpiName:imm_type
                  |vpiFullName:work@vscale_ctrl.imm_type
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.imm_type), line:18:55, endln:18:63
              |vpiStmt:
              \_Assignment: , line:335:12, endln:335:37
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:331:21, endln:336:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:335:33, endln:335:37
                  |vpiParent:
                  \_Assignment: , line:335:12, endln:335:37
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_RefObj: (work@vscale_ctrl.wr_reg_unkilled_DX), line:335:12, endln:335:30
                  |vpiParent:
                  \_Assignment: , line:335:12, endln:335:37
                  |vpiName:wr_reg_unkilled_DX
                  |vpiFullName:work@vscale_ctrl.wr_reg_unkilled_DX
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.wr_reg_unkilled_DX), line:90:55, endln:90:73
          |vpiCaseItem:
          \_CaseItem: , line:337:9, endln:339:12
            |vpiParent:
            \_CaseStmt: , line:225:7, endln:340:14
            |vpiStmt:
            \_Begin: (work@vscale_ctrl), line:337:19, endln:339:12
              |vpiParent:
              \_CaseItem: , line:337:9, endln:339:12
              |vpiFullName:work@vscale_ctrl
              |vpiStmt:
              \_Assignment: , line:338:12, endln:338:38
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:337:19, endln:339:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:338:34, endln:338:38
                  |vpiParent:
                  \_Assignment: , line:338:12, endln:338:38
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_RefObj: (work@vscale_ctrl.illegal_instruction), line:338:12, endln:338:31
                  |vpiParent:
                  \_Assignment: , line:338:12, endln:338:38
                  |vpiName:illegal_instruction
                  |vpiFullName:work@vscale_ctrl.illegal_instruction
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.illegal_instruction), line:73:55, endln:73:74
    |vpiAlwaysType:1
  |vpiProcess:
  \_Always: , line:348:4, endln:387:7
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiStmt:
    \_EventControl: , line:348:11, endln:348:15
      |vpiParent:
      \_Always: , line:348:4, endln:387:7
      |vpiStmt:
      \_Begin: (work@vscale_ctrl), line:348:16, endln:387:7
        |vpiParent:
        \_EventControl: , line:348:11, endln:348:15
        |vpiFullName:work@vscale_ctrl
        |vpiStmt:
        \_Assignment: , line:349:7, endln:349:29
          |vpiParent:
          \_Begin: (work@vscale_ctrl), line:348:16, endln:387:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_Constant: , line:2:19, endln:2:34
            |vpiParent:
            \_Assignment: , line:349:7, endln:349:29
            |vpiDecompile:2'd0
            |vpiSize:2
            |DEC:0
            |vpiConstType:1
          |vpiLhs:
          \_RefObj: (work@vscale_ctrl.md_req_op), line:349:7, endln:349:16
            |vpiParent:
            \_Assignment: , line:349:7, endln:349:29
            |vpiName:md_req_op
            |vpiFullName:work@vscale_ctrl.md_req_op
            |vpiActual:
            \_Net: (work@vscale_ctrl.md_req_op), line:32:55, endln:32:64
        |vpiStmt:
        \_Assignment: , line:350:7, endln:350:29
          |vpiParent:
          \_Begin: (work@vscale_ctrl), line:348:16, endln:387:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_Constant: , line:350:28, endln:350:29
            |vpiParent:
            \_Assignment: , line:350:7, endln:350:29
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_RefObj: (work@vscale_ctrl.md_req_in_1_signed), line:350:7, endln:350:25
            |vpiParent:
            \_Assignment: , line:350:7, endln:350:29
            |vpiName:md_req_in_1_signed
            |vpiFullName:work@vscale_ctrl.md_req_in_1_signed
            |vpiActual:
            \_Net: (work@vscale_ctrl.md_req_in_1_signed), line:30:55, endln:30:73
        |vpiStmt:
        \_Assignment: , line:351:7, endln:351:29
          |vpiParent:
          \_Begin: (work@vscale_ctrl), line:348:16, endln:387:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_Constant: , line:351:28, endln:351:29
            |vpiParent:
            \_Assignment: , line:351:7, endln:351:29
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_RefObj: (work@vscale_ctrl.md_req_in_2_signed), line:351:7, endln:351:25
            |vpiParent:
            \_Assignment: , line:351:7, endln:351:29
            |vpiName:md_req_in_2_signed
            |vpiFullName:work@vscale_ctrl.md_req_in_2_signed
            |vpiActual:
            \_Net: (work@vscale_ctrl.md_req_in_2_signed), line:31:55, endln:31:73
        |vpiStmt:
        \_Assignment: , line:352:7, endln:352:34
          |vpiParent:
          \_Begin: (work@vscale_ctrl), line:348:16, endln:387:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_Constant: , line:7:20, endln:7:40
            |vpiParent:
            \_Assignment: , line:352:7, endln:352:34
            |vpiDecompile:2'd0
            |vpiSize:2
            |DEC:0
            |vpiConstType:1
          |vpiLhs:
          \_RefObj: (work@vscale_ctrl.md_req_out_sel), line:352:7, endln:352:21
            |vpiParent:
            \_Assignment: , line:352:7, endln:352:34
            |vpiName:md_req_out_sel
            |vpiFullName:work@vscale_ctrl.md_req_out_sel
            |vpiActual:
            \_Net: (work@vscale_ctrl.md_req_out_sel), line:33:55, endln:33:69
        |vpiStmt:
        \_CaseStmt: , line:353:7, endln:386:14
          |vpiParent:
          \_Begin: (work@vscale_ctrl), line:348:16, endln:387:7
          |vpiCaseType:1
          |vpiCondition:
          \_RefObj: (work@vscale_ctrl.funct3), line:353:13, endln:353:19
            |vpiParent:
            \_CaseStmt: , line:353:7, endln:386:14
            |vpiName:funct3
            |vpiFullName:work@vscale_ctrl.funct3
            |vpiActual:
            \_Net: (work@vscale_ctrl.funct3), line:69:55, endln:69:61
          |vpiCaseItem:
          \_CaseItem: , line:354:9, endln:355:12
            |vpiParent:
            \_CaseStmt: , line:353:7, endln:386:14
            |vpiExpr:
            \_Constant: , line:92:28, endln:92:32
              |vpiParent:
              \_CaseItem: , line:354:9, endln:355:12
              |vpiDecompile:3'd0
              |vpiSize:3
              |DEC:0
              |vpiConstType:1
            |vpiStmt:
            \_Begin: (work@vscale_ctrl), line:354:28, endln:355:12
              |vpiParent:
              \_CaseItem: , line:354:9, endln:355:12
              |vpiFullName:work@vscale_ctrl
          |vpiCaseItem:
          \_CaseItem: , line:356:9, endln:360:12
            |vpiParent:
            \_CaseStmt: , line:353:7, endln:386:14
            |vpiExpr:
            \_Constant: , line:93:28, endln:93:32
              |vpiParent:
              \_CaseItem: , line:356:9, endln:360:12
              |vpiDecompile:3'd1
              |vpiSize:3
              |DEC:1
              |vpiConstType:1
            |vpiStmt:
            \_Begin: (work@vscale_ctrl), line:356:29, endln:360:12
              |vpiParent:
              \_CaseItem: , line:356:9, endln:360:12
              |vpiFullName:work@vscale_ctrl
              |vpiStmt:
              \_Assignment: , line:357:12, endln:357:34
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:356:29, endln:360:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:357:33, endln:357:34
                  |vpiParent:
                  \_Assignment: , line:357:12, endln:357:34
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
                |vpiLhs:
                \_RefObj: (work@vscale_ctrl.md_req_in_1_signed), line:357:12, endln:357:30
                  |vpiParent:
                  \_Assignment: , line:357:12, endln:357:34
                  |vpiName:md_req_in_1_signed
                  |vpiFullName:work@vscale_ctrl.md_req_in_1_signed
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.md_req_in_1_signed), line:30:55, endln:30:73
              |vpiStmt:
              \_Assignment: , line:358:12, endln:358:34
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:356:29, endln:360:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:358:33, endln:358:34
                  |vpiParent:
                  \_Assignment: , line:358:12, endln:358:34
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
                |vpiLhs:
                \_RefObj: (work@vscale_ctrl.md_req_in_2_signed), line:358:12, endln:358:30
                  |vpiParent:
                  \_Assignment: , line:358:12, endln:358:34
                  |vpiName:md_req_in_2_signed
                  |vpiFullName:work@vscale_ctrl.md_req_in_2_signed
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.md_req_in_2_signed), line:31:55, endln:31:73
              |vpiStmt:
              \_Assignment: , line:359:12, endln:359:39
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:356:29, endln:360:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:8:20, endln:8:40
                  |vpiParent:
                  \_Assignment: , line:359:12, endln:359:39
                  |vpiDecompile:2'd1
                  |vpiSize:2
                  |DEC:1
                  |vpiConstType:1
                |vpiLhs:
                \_RefObj: (work@vscale_ctrl.md_req_out_sel), line:359:12, endln:359:26
                  |vpiParent:
                  \_Assignment: , line:359:12, endln:359:39
                  |vpiName:md_req_out_sel
                  |vpiFullName:work@vscale_ctrl.md_req_out_sel
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.md_req_out_sel), line:33:55, endln:33:69
          |vpiCaseItem:
          \_CaseItem: , line:361:9, endln:364:12
            |vpiParent:
            \_CaseStmt: , line:353:7, endln:386:14
            |vpiExpr:
            \_Constant: , line:94:28, endln:94:32
              |vpiParent:
              \_CaseItem: , line:361:9, endln:364:12
              |vpiDecompile:3'd2
              |vpiSize:3
              |DEC:2
              |vpiConstType:1
            |vpiStmt:
            \_Begin: (work@vscale_ctrl), line:361:31, endln:364:12
              |vpiParent:
              \_CaseItem: , line:361:9, endln:364:12
              |vpiFullName:work@vscale_ctrl
              |vpiStmt:
              \_Assignment: , line:362:12, endln:362:34
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:361:31, endln:364:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:362:33, endln:362:34
                  |vpiParent:
                  \_Assignment: , line:362:12, endln:362:34
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
                |vpiLhs:
                \_RefObj: (work@vscale_ctrl.md_req_in_1_signed), line:362:12, endln:362:30
                  |vpiParent:
                  \_Assignment: , line:362:12, endln:362:34
                  |vpiName:md_req_in_1_signed
                  |vpiFullName:work@vscale_ctrl.md_req_in_1_signed
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.md_req_in_1_signed), line:30:55, endln:30:73
              |vpiStmt:
              \_Assignment: , line:363:12, endln:363:39
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:361:31, endln:364:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:8:20, endln:8:40
                  |vpiParent:
                  \_Assignment: , line:363:12, endln:363:39
                  |vpiDecompile:2'd1
                  |vpiSize:2
                  |DEC:1
                  |vpiConstType:1
                |vpiLhs:
                \_RefObj: (work@vscale_ctrl.md_req_out_sel), line:363:12, endln:363:26
                  |vpiParent:
                  \_Assignment: , line:363:12, endln:363:39
                  |vpiName:md_req_out_sel
                  |vpiFullName:work@vscale_ctrl.md_req_out_sel
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.md_req_out_sel), line:33:55, endln:33:69
          |vpiCaseItem:
          \_CaseItem: , line:365:9, endln:367:12
            |vpiParent:
            \_CaseStmt: , line:353:7, endln:386:14
            |vpiExpr:
            \_Constant: , line:95:28, endln:95:32
              |vpiParent:
              \_CaseItem: , line:365:9, endln:367:12
              |vpiDecompile:3'd3
              |vpiSize:3
              |DEC:3
              |vpiConstType:1
            |vpiStmt:
            \_Begin: (work@vscale_ctrl), line:365:30, endln:367:12
              |vpiParent:
              \_CaseItem: , line:365:9, endln:367:12
              |vpiFullName:work@vscale_ctrl
              |vpiStmt:
              \_Assignment: , line:366:12, endln:366:39
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:365:30, endln:367:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:8:20, endln:8:40
                  |vpiParent:
                  \_Assignment: , line:366:12, endln:366:39
                  |vpiDecompile:2'd1
                  |vpiSize:2
                  |DEC:1
                  |vpiConstType:1
                |vpiLhs:
                \_RefObj: (work@vscale_ctrl.md_req_out_sel), line:366:12, endln:366:26
                  |vpiParent:
                  \_Assignment: , line:366:12, endln:366:39
                  |vpiName:md_req_out_sel
                  |vpiFullName:work@vscale_ctrl.md_req_out_sel
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.md_req_out_sel), line:33:55, endln:33:69
          |vpiCaseItem:
          \_CaseItem: , line:368:9, endln:372:12
            |vpiParent:
            \_CaseStmt: , line:353:7, endln:386:14
            |vpiExpr:
            \_Constant: , line:96:28, endln:96:32
              |vpiParent:
              \_CaseItem: , line:368:9, endln:372:12
              |vpiDecompile:3'd4
              |vpiSize:3
              |DEC:4
              |vpiConstType:1
            |vpiStmt:
            \_Begin: (work@vscale_ctrl), line:368:28, endln:372:12
              |vpiParent:
              \_CaseItem: , line:368:9, endln:372:12
              |vpiFullName:work@vscale_ctrl
              |vpiStmt:
              \_Assignment: , line:369:12, endln:369:34
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:368:28, endln:372:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:3:19, endln:3:34
                  |vpiParent:
                  \_Assignment: , line:369:12, endln:369:34
                  |vpiDecompile:2'd1
                  |vpiSize:2
                  |DEC:1
                  |vpiConstType:1
                |vpiLhs:
                \_RefObj: (work@vscale_ctrl.md_req_op), line:369:12, endln:369:21
                  |vpiParent:
                  \_Assignment: , line:369:12, endln:369:34
                  |vpiName:md_req_op
                  |vpiFullName:work@vscale_ctrl.md_req_op
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.md_req_op), line:32:55, endln:32:64
              |vpiStmt:
              \_Assignment: , line:370:12, endln:370:34
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:368:28, endln:372:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:370:33, endln:370:34
                  |vpiParent:
                  \_Assignment: , line:370:12, endln:370:34
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
                |vpiLhs:
                \_RefObj: (work@vscale_ctrl.md_req_in_1_signed), line:370:12, endln:370:30
                  |vpiParent:
                  \_Assignment: , line:370:12, endln:370:34
                  |vpiName:md_req_in_1_signed
                  |vpiFullName:work@vscale_ctrl.md_req_in_1_signed
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.md_req_in_1_signed), line:30:55, endln:30:73
              |vpiStmt:
              \_Assignment: , line:371:12, endln:371:34
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:368:28, endln:372:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:371:33, endln:371:34
                  |vpiParent:
                  \_Assignment: , line:371:12, endln:371:34
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
                |vpiLhs:
                \_RefObj: (work@vscale_ctrl.md_req_in_2_signed), line:371:12, endln:371:30
                  |vpiParent:
                  \_Assignment: , line:371:12, endln:371:34
                  |vpiName:md_req_in_2_signed
                  |vpiFullName:work@vscale_ctrl.md_req_in_2_signed
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.md_req_in_2_signed), line:31:55, endln:31:73
          |vpiCaseItem:
          \_CaseItem: , line:373:9, endln:375:12
            |vpiParent:
            \_CaseStmt: , line:353:7, endln:386:14
            |vpiExpr:
            \_Constant: , line:97:28, endln:97:32
              |vpiParent:
              \_CaseItem: , line:373:9, endln:375:12
              |vpiDecompile:3'd5
              |vpiSize:3
              |DEC:5
              |vpiConstType:1
            |vpiStmt:
            \_Begin: (work@vscale_ctrl), line:373:29, endln:375:12
              |vpiParent:
              \_CaseItem: , line:373:9, endln:375:12
              |vpiFullName:work@vscale_ctrl
              |vpiStmt:
              \_Assignment: , line:374:12, endln:374:34
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:373:29, endln:375:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:3:19, endln:3:34
                  |vpiParent:
                  \_Assignment: , line:374:12, endln:374:34
                  |vpiDecompile:2'd1
                  |vpiSize:2
                  |DEC:1
                  |vpiConstType:1
                |vpiLhs:
                \_RefObj: (work@vscale_ctrl.md_req_op), line:374:12, endln:374:21
                  |vpiParent:
                  \_Assignment: , line:374:12, endln:374:34
                  |vpiName:md_req_op
                  |vpiFullName:work@vscale_ctrl.md_req_op
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.md_req_op), line:32:55, endln:32:64
          |vpiCaseItem:
          \_CaseItem: , line:376:9, endln:381:12
            |vpiParent:
            \_CaseStmt: , line:353:7, endln:386:14
            |vpiExpr:
            \_Constant: , line:98:28, endln:98:32
              |vpiParent:
              \_CaseItem: , line:376:9, endln:381:12
              |vpiDecompile:3'd6
              |vpiSize:3
              |DEC:6
              |vpiConstType:1
            |vpiStmt:
            \_Begin: (work@vscale_ctrl), line:376:28, endln:381:12
              |vpiParent:
              \_CaseItem: , line:376:9, endln:381:12
              |vpiFullName:work@vscale_ctrl
              |vpiStmt:
              \_Assignment: , line:377:12, endln:377:34
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:376:28, endln:381:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:4:19, endln:4:34
                  |vpiParent:
                  \_Assignment: , line:377:12, endln:377:34
                  |vpiDecompile:2'd2
                  |vpiSize:2
                  |DEC:2
                  |vpiConstType:1
                |vpiLhs:
                \_RefObj: (work@vscale_ctrl.md_req_op), line:377:12, endln:377:21
                  |vpiParent:
                  \_Assignment: , line:377:12, endln:377:34
                  |vpiName:md_req_op
                  |vpiFullName:work@vscale_ctrl.md_req_op
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.md_req_op), line:32:55, endln:32:64
              |vpiStmt:
              \_Assignment: , line:378:12, endln:378:34
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:376:28, endln:381:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:378:33, endln:378:34
                  |vpiParent:
                  \_Assignment: , line:378:12, endln:378:34
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
                |vpiLhs:
                \_RefObj: (work@vscale_ctrl.md_req_in_1_signed), line:378:12, endln:378:30
                  |vpiParent:
                  \_Assignment: , line:378:12, endln:378:34
                  |vpiName:md_req_in_1_signed
                  |vpiFullName:work@vscale_ctrl.md_req_in_1_signed
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.md_req_in_1_signed), line:30:55, endln:30:73
              |vpiStmt:
              \_Assignment: , line:379:12, endln:379:34
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:376:28, endln:381:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:379:33, endln:379:34
                  |vpiParent:
                  \_Assignment: , line:379:12, endln:379:34
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
                |vpiLhs:
                \_RefObj: (work@vscale_ctrl.md_req_in_2_signed), line:379:12, endln:379:30
                  |vpiParent:
                  \_Assignment: , line:379:12, endln:379:34
                  |vpiName:md_req_in_2_signed
                  |vpiFullName:work@vscale_ctrl.md_req_in_2_signed
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.md_req_in_2_signed), line:31:55, endln:31:73
              |vpiStmt:
              \_Assignment: , line:380:12, endln:380:40
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:376:28, endln:381:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:9:20, endln:9:40
                  |vpiParent:
                  \_Assignment: , line:380:12, endln:380:40
                  |vpiDecompile:2'd2
                  |vpiSize:2
                  |DEC:2
                  |vpiConstType:1
                |vpiLhs:
                \_RefObj: (work@vscale_ctrl.md_req_out_sel), line:380:12, endln:380:26
                  |vpiParent:
                  \_Assignment: , line:380:12, endln:380:40
                  |vpiName:md_req_out_sel
                  |vpiFullName:work@vscale_ctrl.md_req_out_sel
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.md_req_out_sel), line:33:55, endln:33:69
          |vpiCaseItem:
          \_CaseItem: , line:382:9, endln:385:12
            |vpiParent:
            \_CaseStmt: , line:353:7, endln:386:14
            |vpiExpr:
            \_Constant: , line:99:28, endln:99:32
              |vpiParent:
              \_CaseItem: , line:382:9, endln:385:12
              |vpiDecompile:3'd7
              |vpiSize:3
              |DEC:7
              |vpiConstType:1
            |vpiStmt:
            \_Begin: (work@vscale_ctrl), line:382:29, endln:385:12
              |vpiParent:
              \_CaseItem: , line:382:9, endln:385:12
              |vpiFullName:work@vscale_ctrl
              |vpiStmt:
              \_Assignment: , line:383:12, endln:383:34
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:382:29, endln:385:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:4:19, endln:4:34
                  |vpiParent:
                  \_Assignment: , line:383:12, endln:383:34
                  |vpiDecompile:2'd2
                  |vpiSize:2
                  |DEC:2
                  |vpiConstType:1
                |vpiLhs:
                \_RefObj: (work@vscale_ctrl.md_req_op), line:383:12, endln:383:21
                  |vpiParent:
                  \_Assignment: , line:383:12, endln:383:34
                  |vpiName:md_req_op
                  |vpiFullName:work@vscale_ctrl.md_req_op
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.md_req_op), line:32:55, endln:32:64
              |vpiStmt:
              \_Assignment: , line:384:12, endln:384:40
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:382:29, endln:385:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:9:20, endln:9:40
                  |vpiParent:
                  \_Assignment: , line:384:12, endln:384:40
                  |vpiDecompile:2'd2
                  |vpiSize:2
                  |DEC:2
                  |vpiConstType:1
                |vpiLhs:
                \_RefObj: (work@vscale_ctrl.md_req_out_sel), line:384:12, endln:384:26
                  |vpiParent:
                  \_Assignment: , line:384:12, endln:384:40
                  |vpiName:md_req_out_sel
                  |vpiFullName:work@vscale_ctrl.md_req_out_sel
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.md_req_out_sel), line:33:55, endln:33:69
    |vpiAlwaysType:1
  |vpiProcess:
  \_Always: , line:389:4, endln:401:7
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiStmt:
    \_EventControl: , line:389:11, endln:389:15
      |vpiParent:
      \_Always: , line:389:4, endln:401:7
      |vpiStmt:
      \_Begin: (work@vscale_ctrl), line:389:16, endln:401:7
        |vpiParent:
        \_EventControl: , line:389:11, endln:389:15
        |vpiFullName:work@vscale_ctrl
        |vpiStmt:
        \_CaseStmt: , line:390:7, endln:400:14
          |vpiParent:
          \_Begin: (work@vscale_ctrl), line:389:16, endln:401:7
          |vpiCaseType:1
          |vpiCondition:
          \_RefObj: (work@vscale_ctrl.funct3), line:390:13, endln:390:19
            |vpiParent:
            \_CaseStmt: , line:390:7, endln:400:14
            |vpiName:funct3
            |vpiFullName:work@vscale_ctrl.funct3
            |vpiActual:
            \_Net: (work@vscale_ctrl.funct3), line:69:55, endln:69:61
          |vpiCaseItem:
          \_CaseItem: , line:391:9, endln:391:58
            |vpiParent:
            \_CaseStmt: , line:390:7, endln:400:14
            |vpiExpr:
            \_Constant: , line:50:29, endln:50:30
              |vpiParent:
              \_CaseItem: , line:391:9, endln:391:58
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
            |vpiStmt:
            \_Assignment: , line:391:32, endln:391:57
              |vpiParent:
              \_CaseItem: , line:391:9, endln:391:58
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_RefObj: (work@vscale_ctrl.add_or_sub), line:391:47, endln:391:57
                |vpiParent:
                \_Assignment: , line:391:32, endln:391:57
                |vpiName:add_or_sub
                |vpiFullName:work@vscale_ctrl.add_or_sub
                |vpiActual:
                \_Net: (work@vscale_ctrl.add_or_sub), line:78:55, endln:78:65
              |vpiLhs:
              \_RefObj: (work@vscale_ctrl.alu_op_arith), line:391:32, endln:391:44
                |vpiParent:
                \_Assignment: , line:391:32, endln:391:57
                |vpiName:alu_op_arith
                |vpiFullName:work@vscale_ctrl.alu_op_arith
                |vpiActual:
                \_Net: (work@vscale_ctrl.alu_op_arith), line:80:55, endln:80:67
          |vpiCaseItem:
          \_CaseItem: , line:392:9, endln:392:55
            |vpiParent:
            \_CaseStmt: , line:390:7, endln:400:14
            |vpiExpr:
            \_Constant: , line:51:29, endln:51:30
              |vpiParent:
              \_CaseItem: , line:392:9, endln:392:55
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_Assignment: , line:392:28, endln:392:54
              |vpiParent:
              \_CaseItem: , line:392:9, endln:392:55
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_Constant: , line:4:21, endln:4:37
                |vpiParent:
                \_Assignment: , line:392:28, endln:392:54
                |vpiDecompile:4'd1
                |vpiSize:4
                |DEC:1
                |vpiConstType:1
              |vpiLhs:
              \_RefObj: (work@vscale_ctrl.alu_op_arith), line:392:28, endln:392:40
                |vpiParent:
                \_Assignment: , line:392:28, endln:392:54
                |vpiName:alu_op_arith
                |vpiFullName:work@vscale_ctrl.alu_op_arith
                |vpiActual:
                \_Net: (work@vscale_ctrl.alu_op_arith), line:80:55, endln:80:67
          |vpiCaseItem:
          \_CaseItem: , line:393:9, endln:393:55
            |vpiParent:
            \_CaseStmt: , line:390:7, endln:400:14
            |vpiExpr:
            \_Constant: , line:52:29, endln:52:30
              |vpiParent:
              \_CaseItem: , line:393:9, endln:393:55
              |vpiDecompile:2
              |vpiSize:64
              |UINT:2
              |vpiConstType:9
            |vpiStmt:
            \_Assignment: , line:393:28, endln:393:54
              |vpiParent:
              \_CaseItem: , line:393:9, endln:393:55
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_Constant: , line:13:21, endln:13:38
                |vpiParent:
                \_Assignment: , line:393:28, endln:393:54
                |vpiDecompile:4'd12
                |vpiSize:4
                |DEC:12
                |vpiConstType:1
              |vpiLhs:
              \_RefObj: (work@vscale_ctrl.alu_op_arith), line:393:28, endln:393:40
                |vpiParent:
                \_Assignment: , line:393:28, endln:393:54
                |vpiName:alu_op_arith
                |vpiFullName:work@vscale_ctrl.alu_op_arith
                |vpiActual:
                \_Net: (work@vscale_ctrl.alu_op_arith), line:80:55, endln:80:67
          |vpiCaseItem:
          \_CaseItem: , line:394:9, endln:394:57
            |vpiParent:
            \_CaseStmt: , line:390:7, endln:400:14
            |vpiExpr:
            \_Constant: , line:53:29, endln:53:30
              |vpiParent:
              \_CaseItem: , line:394:9, endln:394:57
              |vpiDecompile:3
              |vpiSize:64
              |UINT:3
              |vpiConstType:9
            |vpiStmt:
            \_Assignment: , line:394:29, endln:394:56
              |vpiParent:
              \_CaseItem: , line:394:9, endln:394:57
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_Constant: , line:15:21, endln:15:38
                |vpiParent:
                \_Assignment: , line:394:29, endln:394:56
                |vpiDecompile:4'd14
                |vpiSize:4
                |DEC:14
                |vpiConstType:1
              |vpiLhs:
              \_RefObj: (work@vscale_ctrl.alu_op_arith), line:394:29, endln:394:41
                |vpiParent:
                \_Assignment: , line:394:29, endln:394:56
                |vpiName:alu_op_arith
                |vpiFullName:work@vscale_ctrl.alu_op_arith
                |vpiActual:
                \_Net: (work@vscale_ctrl.alu_op_arith), line:80:55, endln:80:67
          |vpiCaseItem:
          \_CaseItem: , line:395:9, endln:395:55
            |vpiParent:
            \_CaseStmt: , line:390:7, endln:400:14
            |vpiExpr:
            \_Constant: , line:54:29, endln:54:30
              |vpiParent:
              \_CaseItem: , line:395:9, endln:395:55
              |vpiDecompile:4
              |vpiSize:64
              |UINT:4
              |vpiConstType:9
            |vpiStmt:
            \_Assignment: , line:395:28, endln:395:54
              |vpiParent:
              \_CaseItem: , line:395:9, endln:395:55
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_Constant: , line:5:21, endln:5:37
                |vpiParent:
                \_Assignment: , line:395:28, endln:395:54
                |vpiDecompile:4'd4
                |vpiSize:4
                |DEC:4
                |vpiConstType:1
              |vpiLhs:
              \_RefObj: (work@vscale_ctrl.alu_op_arith), line:395:28, endln:395:40
                |vpiParent:
                \_Assignment: , line:395:28, endln:395:54
                |vpiName:alu_op_arith
                |vpiFullName:work@vscale_ctrl.alu_op_arith
                |vpiActual:
                \_Net: (work@vscale_ctrl.alu_op_arith), line:80:55, endln:80:67
          |vpiCaseItem:
          \_CaseItem: , line:396:9, endln:396:58
            |vpiParent:
            \_CaseStmt: , line:390:7, endln:400:14
            |vpiExpr:
            \_Constant: , line:55:29, endln:55:30
              |vpiParent:
              \_CaseItem: , line:396:9, endln:396:58
              |vpiDecompile:5
              |vpiSize:64
              |UINT:5
              |vpiConstType:9
            |vpiStmt:
            \_Assignment: , line:396:32, endln:396:57
              |vpiParent:
              \_CaseItem: , line:396:9, endln:396:58
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_RefObj: (work@vscale_ctrl.srl_or_sra), line:396:47, endln:396:57
                |vpiParent:
                \_Assignment: , line:396:32, endln:396:57
                |vpiName:srl_or_sra
                |vpiFullName:work@vscale_ctrl.srl_or_sra
                |vpiActual:
                \_Net: (work@vscale_ctrl.srl_or_sra), line:79:55, endln:79:65
              |vpiLhs:
              \_RefObj: (work@vscale_ctrl.alu_op_arith), line:396:32, endln:396:44
                |vpiParent:
                \_Assignment: , line:396:32, endln:396:57
                |vpiName:alu_op_arith
                |vpiFullName:work@vscale_ctrl.alu_op_arith
                |vpiActual:
                \_Net: (work@vscale_ctrl.alu_op_arith), line:80:55, endln:80:67
          |vpiCaseItem:
          \_CaseItem: , line:397:9, endln:397:53
            |vpiParent:
            \_CaseStmt: , line:390:7, endln:400:14
            |vpiExpr:
            \_Constant: , line:56:29, endln:56:30
              |vpiParent:
              \_CaseItem: , line:397:9, endln:397:53
              |vpiDecompile:6
              |vpiSize:64
              |UINT:6
              |vpiConstType:9
            |vpiStmt:
            \_Assignment: , line:397:27, endln:397:52
              |vpiParent:
              \_CaseItem: , line:397:9, endln:397:53
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_Constant: , line:6:21, endln:6:37
                |vpiParent:
                \_Assignment: , line:397:27, endln:397:52
                |vpiDecompile:4'd6
                |vpiSize:4
                |DEC:6
                |vpiConstType:1
              |vpiLhs:
              \_RefObj: (work@vscale_ctrl.alu_op_arith), line:397:27, endln:397:39
                |vpiParent:
                \_Assignment: , line:397:27, endln:397:52
                |vpiName:alu_op_arith
                |vpiFullName:work@vscale_ctrl.alu_op_arith
                |vpiActual:
                \_Net: (work@vscale_ctrl.alu_op_arith), line:80:55, endln:80:67
          |vpiCaseItem:
          \_CaseItem: , line:398:9, endln:398:55
            |vpiParent:
            \_CaseStmt: , line:390:7, endln:400:14
            |vpiExpr:
            \_Constant: , line:57:29, endln:57:30
              |vpiParent:
              \_CaseItem: , line:398:9, endln:398:55
              |vpiDecompile:7
              |vpiSize:64
              |UINT:7
              |vpiConstType:9
            |vpiStmt:
            \_Assignment: , line:398:28, endln:398:54
              |vpiParent:
              \_CaseItem: , line:398:9, endln:398:55
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_Constant: , line:7:21, endln:7:37
                |vpiParent:
                \_Assignment: , line:398:28, endln:398:54
                |vpiDecompile:4'd7
                |vpiSize:4
                |DEC:7
                |vpiConstType:1
              |vpiLhs:
              \_RefObj: (work@vscale_ctrl.alu_op_arith), line:398:28, endln:398:40
                |vpiParent:
                \_Assignment: , line:398:28, endln:398:54
                |vpiName:alu_op_arith
                |vpiFullName:work@vscale_ctrl.alu_op_arith
                |vpiActual:
                \_Net: (work@vscale_ctrl.alu_op_arith), line:80:55, endln:80:67
          |vpiCaseItem:
          \_CaseItem: , line:399:9, endln:399:46
            |vpiParent:
            \_CaseStmt: , line:390:7, endln:400:14
            |vpiStmt:
            \_Assignment: , line:399:19, endln:399:45
              |vpiParent:
              \_CaseItem: , line:399:9, endln:399:46
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_Constant: , line:3:21, endln:3:37
                |vpiParent:
                \_Assignment: , line:399:19, endln:399:45
                |vpiDecompile:4'd0
                |vpiSize:4
                |DEC:0
                |vpiConstType:1
              |vpiLhs:
              \_RefObj: (work@vscale_ctrl.alu_op_arith), line:399:19, endln:399:31
                |vpiParent:
                \_Assignment: , line:399:19, endln:399:45
                |vpiName:alu_op_arith
                |vpiFullName:work@vscale_ctrl.alu_op_arith
                |vpiActual:
                \_Net: (work@vscale_ctrl.alu_op_arith), line:80:55, endln:80:67
    |vpiAlwaysType:1
  |vpiProcess:
  \_Always: , line:415:4, endln:431:7
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiStmt:
    \_EventControl: , line:415:11, endln:415:15
      |vpiParent:
      \_Always: , line:415:4, endln:431:7
      |vpiStmt:
      \_Begin: (work@vscale_ctrl), line:415:16, endln:431:7
        |vpiParent:
        \_EventControl: , line:415:11, endln:415:15
        |vpiFullName:work@vscale_ctrl
        |vpiStmt:
        \_IfElse: , line:416:7, endln:430:10
          |vpiParent:
          \_Begin: (work@vscale_ctrl), line:415:16, endln:431:7
          |vpiCondition:
          \_Operation: , line:416:11, endln:416:39
            |vpiParent:
            \_IfElse: , line:416:7, endln:430:10
            |vpiOpType:27
            |vpiOperand:
            \_RefObj: (work@vscale_ctrl.exception), line:416:11, endln:416:20
              |vpiParent:
              \_Operation: , line:416:11, endln:416:39
              |vpiName:exception
              |vpiFullName:work@vscale_ctrl.exception
              |vpiActual:
              \_Net: (work@vscale_ctrl.exception), line:117:55, endln:117:64
            |vpiOperand:
            \_RefObj: (work@vscale_ctrl.interrupt_taken), line:416:24, endln:416:39
              |vpiParent:
              \_Operation: , line:416:11, endln:416:39
              |vpiName:interrupt_taken
              |vpiFullName:work@vscale_ctrl.interrupt_taken
              |vpiActual:
              \_Net: (work@vscale_ctrl.interrupt_taken), line:40:41, endln:40:56
          |vpiStmt:
          \_Begin: (work@vscale_ctrl), line:416:41, endln:418:10
            |vpiParent:
            \_IfElse: , line:416:7, endln:430:10
            |vpiFullName:work@vscale_ctrl
            |vpiStmt:
            \_Assignment: , line:417:10, endln:417:34
              |vpiParent:
              \_Begin: (work@vscale_ctrl), line:416:41, endln:418:10
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_Constant: , line:18:26, endln:18:46
                |vpiParent:
                \_Assignment: , line:417:10, endln:417:34
                |vpiDecompile:3'd5
                |vpiSize:3
                |DEC:5
                |vpiConstType:1
              |vpiLhs:
              \_RefObj: (work@vscale_ctrl.PC_src_sel), line:417:10, endln:417:20
                |vpiParent:
                \_Assignment: , line:417:10, endln:417:34
                |vpiName:PC_src_sel
                |vpiFullName:work@vscale_ctrl.PC_src_sel
                |vpiActual:
                \_Net: (work@vscale_ctrl.PC_src_sel), line:17:55, endln:17:65
          |vpiElseStmt:
          \_IfElse: , line:418:16, endln:430:10
            |vpiParent:
            \_IfElse: , line:416:7, endln:430:10
            |vpiCondition:
            \_Operation: , line:418:20, endln:418:57
              |vpiParent:
              \_IfElse: , line:418:16, endln:430:10
              |vpiOpType:27
              |vpiOperand:
              \_RefObj: (work@vscale_ctrl.replay_IF), line:418:20, endln:418:29
                |vpiParent:
                \_Operation: , line:418:20, endln:418:57
                |vpiName:replay_IF
                |vpiFullName:work@vscale_ctrl.replay_IF
                |vpiActual:
                \_Net: (work@vscale_ctrl.replay_IF), line:56:55, endln:56:64
              |vpiOperand:
              \_Operation: , line:418:34, endln:418:56
                |vpiParent:
                \_Operation: , line:418:20, endln:418:57
                |vpiOpType:26
                |vpiOperand:
                \_RefObj: (work@vscale_ctrl.stall_IF), line:418:34, endln:418:42
                  |vpiParent:
                  \_Operation: , line:418:34, endln:418:56
                  |vpiName:stall_IF
                  |vpiFullName:work@vscale_ctrl.stall_IF
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.stall_IF), line:44:55, endln:44:63
                |vpiOperand:
                \_Operation: , line:418:46, endln:418:56
                  |vpiParent:
                  \_Operation: , line:418:34, endln:418:56
                  |vpiOpType:3
                  |vpiOperand:
                  \_RefObj: (work@vscale_ctrl.imem_wait), line:418:47, endln:418:56
                    |vpiParent:
                    \_Operation: , line:418:46, endln:418:56
                    |vpiName:imem_wait
                    |vpiFullName:work@vscale_ctrl.imem_wait
                    |vpiActual:
                    \_Net: (work@vscale_ctrl.imem_wait), line:11:55, endln:11:64
            |vpiStmt:
            \_Begin: (work@vscale_ctrl), line:418:59, endln:420:10
              |vpiParent:
              \_IfElse: , line:418:16, endln:430:10
              |vpiFullName:work@vscale_ctrl
              |vpiStmt:
              \_Assignment: , line:419:10, endln:419:33
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:418:59, endln:420:10
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_Constant: , line:17:26, endln:17:46
                  |vpiParent:
                  \_Assignment: , line:419:10, endln:419:33
                  |vpiDecompile:3'd4
                  |vpiSize:3
                  |DEC:4
                  |vpiConstType:1
                |vpiLhs:
                \_RefObj: (work@vscale_ctrl.PC_src_sel), line:419:10, endln:419:20
                  |vpiParent:
                  \_Assignment: , line:419:10, endln:419:33
                  |vpiName:PC_src_sel
                  |vpiFullName:work@vscale_ctrl.PC_src_sel
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.PC_src_sel), line:17:55, endln:17:65
            |vpiElseStmt:
            \_IfElse: , line:420:16, endln:430:10
              |vpiParent:
              \_IfElse: , line:418:16, endln:430:10
              |vpiCondition:
              \_RefObj: (work@vscale_ctrl.eret), line:420:20, endln:420:24
                |vpiParent:
                \_IfElse: , line:420:16, endln:430:10
                |vpiName:eret
                |vpiFullName:work@vscale_ctrl.eret
                |vpiActual:
                \_Net: (work@vscale_ctrl.eret), line:35:55, endln:35:59
              |vpiStmt:
              \_Begin: (work@vscale_ctrl), line:420:26, endln:422:10
                |vpiParent:
                \_IfElse: , line:420:16, endln:430:10
                |vpiFullName:work@vscale_ctrl
                |vpiStmt:
                \_Assignment: , line:421:10, endln:421:30
                  |vpiParent:
                  \_Begin: (work@vscale_ctrl), line:420:26, endln:422:10
                  |vpiOpType:82
                  |vpiBlocking:1
                  |vpiRhs:
                  \_Constant: , line:19:26, endln:19:46
                    |vpiParent:
                    \_Assignment: , line:421:10, endln:421:30
                    |vpiDecompile:3'd6
                    |vpiSize:3
                    |DEC:6
                    |vpiConstType:1
                  |vpiLhs:
                  \_RefObj: (work@vscale_ctrl.PC_src_sel), line:421:10, endln:421:20
                    |vpiParent:
                    \_Assignment: , line:421:10, endln:421:30
                    |vpiName:PC_src_sel
                    |vpiFullName:work@vscale_ctrl.PC_src_sel
                    |vpiActual:
                    \_Net: (work@vscale_ctrl.PC_src_sel), line:17:55, endln:17:65
              |vpiElseStmt:
              \_IfElse: , line:422:16, endln:430:10
                |vpiParent:
                \_IfElse: , line:420:16, endln:430:10
                |vpiCondition:
                \_RefObj: (work@vscale_ctrl.branch_taken), line:422:20, endln:422:32
                  |vpiParent:
                  \_IfElse: , line:422:16, endln:430:10
                  |vpiName:branch_taken
                  |vpiFullName:work@vscale_ctrl.branch_taken
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.branch_taken), line:82:55, endln:82:67
                |vpiStmt:
                \_Begin: (work@vscale_ctrl), line:422:34, endln:424:10
                  |vpiParent:
                  \_IfElse: , line:422:16, endln:430:10
                  |vpiFullName:work@vscale_ctrl
                  |vpiStmt:
                  \_Assignment: , line:423:10, endln:423:40
                    |vpiParent:
                    \_Begin: (work@vscale_ctrl), line:422:34, endln:424:10
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_Constant: , line:14:26, endln:14:46
                      |vpiParent:
                      \_Assignment: , line:423:10, endln:423:40
                      |vpiDecompile:3'd1
                      |vpiSize:3
                      |DEC:1
                      |vpiConstType:1
                    |vpiLhs:
                    \_RefObj: (work@vscale_ctrl.PC_src_sel), line:423:10, endln:423:20
                      |vpiParent:
                      \_Assignment: , line:423:10, endln:423:40
                      |vpiName:PC_src_sel
                      |vpiFullName:work@vscale_ctrl.PC_src_sel
                      |vpiActual:
                      \_Net: (work@vscale_ctrl.PC_src_sel), line:17:55, endln:17:65
                |vpiElseStmt:
                \_IfElse: , line:424:16, endln:430:10
                  |vpiParent:
                  \_IfElse: , line:422:16, endln:430:10
                  |vpiCondition:
                  \_RefObj: (work@vscale_ctrl.jal), line:424:20, endln:424:23
                    |vpiParent:
                    \_IfElse: , line:424:16, endln:430:10
                    |vpiName:jal
                    |vpiFullName:work@vscale_ctrl.jal
                    |vpiActual:
                    \_Net: (work@vscale_ctrl.jal), line:86:55, endln:86:58
                  |vpiStmt:
                  \_Begin: (work@vscale_ctrl), line:424:25, endln:426:10
                    |vpiParent:
                    \_IfElse: , line:424:16, endln:430:10
                    |vpiFullName:work@vscale_ctrl
                    |vpiStmt:
                    \_Assignment: , line:425:10, endln:425:37
                      |vpiParent:
                      \_Begin: (work@vscale_ctrl), line:424:25, endln:426:10
                      |vpiOpType:82
                      |vpiBlocking:1
                      |vpiRhs:
                      \_Constant: , line:15:26, endln:15:46
                        |vpiParent:
                        \_Assignment: , line:425:10, endln:425:37
                        |vpiDecompile:3'd2
                        |vpiSize:3
                        |DEC:2
                        |vpiConstType:1
                      |vpiLhs:
                      \_RefObj: (work@vscale_ctrl.PC_src_sel), line:425:10, endln:425:20
                        |vpiParent:
                        \_Assignment: , line:425:10, endln:425:37
                        |vpiName:PC_src_sel
                        |vpiFullName:work@vscale_ctrl.PC_src_sel
                        |vpiActual:
                        \_Net: (work@vscale_ctrl.PC_src_sel), line:17:55, endln:17:65
                  |vpiElseStmt:
                  \_IfElse: , line:426:16, endln:430:10
                    |vpiParent:
                    \_IfElse: , line:424:16, endln:430:10
                    |vpiCondition:
                    \_RefObj: (work@vscale_ctrl.jalr), line:426:20, endln:426:24
                      |vpiParent:
                      \_IfElse: , line:426:16, endln:430:10
                      |vpiName:jalr
                      |vpiFullName:work@vscale_ctrl.jalr
                      |vpiActual:
                      \_Net: (work@vscale_ctrl.jalr), line:88:55, endln:88:59
                    |vpiStmt:
                    \_Begin: (work@vscale_ctrl), line:426:26, endln:428:10
                      |vpiParent:
                      \_IfElse: , line:426:16, endln:430:10
                      |vpiFullName:work@vscale_ctrl
                      |vpiStmt:
                      \_Assignment: , line:427:10, endln:427:38
                        |vpiParent:
                        \_Begin: (work@vscale_ctrl), line:426:26, endln:428:10
                        |vpiOpType:82
                        |vpiBlocking:1
                        |vpiRhs:
                        \_Constant: , line:16:26, endln:16:46
                          |vpiParent:
                          \_Assignment: , line:427:10, endln:427:38
                          |vpiDecompile:3'd3
                          |vpiSize:3
                          |DEC:3
                          |vpiConstType:1
                        |vpiLhs:
                        \_RefObj: (work@vscale_ctrl.PC_src_sel), line:427:10, endln:427:20
                          |vpiParent:
                          \_Assignment: , line:427:10, endln:427:38
                          |vpiName:PC_src_sel
                          |vpiFullName:work@vscale_ctrl.PC_src_sel
                          |vpiActual:
                          \_Net: (work@vscale_ctrl.PC_src_sel), line:17:55, endln:17:65
                    |vpiElseStmt:
                    \_Begin: (work@vscale_ctrl), line:428:16, endln:430:10
                      |vpiParent:
                      \_IfElse: , line:426:16, endln:430:10
                      |vpiFullName:work@vscale_ctrl
                      |vpiStmt:
                      \_Assignment: , line:429:10, endln:429:36
                        |vpiParent:
                        \_Begin: (work@vscale_ctrl), line:428:16, endln:430:10
                        |vpiOpType:82
                        |vpiBlocking:1
                        |vpiRhs:
                        \_Constant: , line:13:26, endln:13:46
                          |vpiParent:
                          \_Assignment: , line:429:10, endln:429:36
                          |vpiDecompile:3'd0
                          |vpiSize:3
                          |DEC:0
                          |vpiConstType:1
                        |vpiLhs:
                        \_RefObj: (work@vscale_ctrl.PC_src_sel), line:429:10, endln:429:20
                          |vpiParent:
                          \_Assignment: , line:429:10, endln:429:36
                          |vpiName:PC_src_sel
                          |vpiFullName:work@vscale_ctrl.PC_src_sel
                          |vpiActual:
                          \_Net: (work@vscale_ctrl.PC_src_sel), line:17:55, endln:17:65
    |vpiAlwaysType:1
  |vpiProcess:
  \_Always: , line:435:4, endln:456:7
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiStmt:
    \_EventControl: , line:435:11, endln:435:25
      |vpiParent:
      \_Always: , line:435:4, endln:456:7
      |vpiCondition:
      \_Operation: , line:435:13, endln:435:24
        |vpiParent:
        \_EventControl: , line:435:11, endln:435:25
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@vscale_ctrl.clk), line:435:21, endln:435:24
          |vpiParent:
          \_Operation: , line:435:13, endln:435:24
          |vpiName:clk
          |vpiFullName:work@vscale_ctrl.clk
          |vpiActual:
          \_Net: (work@vscale_ctrl.clk), line:8:55, endln:8:58
      |vpiStmt:
      \_Begin: (work@vscale_ctrl), line:435:26, endln:456:7
        |vpiParent:
        \_EventControl: , line:435:11, endln:435:25
        |vpiFullName:work@vscale_ctrl
        |vpiStmt:
        \_IfElse: , line:436:7, endln:455:10
          |vpiParent:
          \_Begin: (work@vscale_ctrl), line:435:26, endln:456:7
          |vpiCondition:
          \_RefObj: (work@vscale_ctrl.reset), line:436:11, endln:436:16
            |vpiParent:
            \_IfElse: , line:436:7, endln:455:10
            |vpiName:reset
            |vpiFullName:work@vscale_ctrl.reset
            |vpiActual:
            \_Net: (work@vscale_ctrl.reset), line:9:55, endln:9:60
          |vpiStmt:
          \_Begin: (work@vscale_ctrl), line:436:18, endln:444:10
            |vpiParent:
            \_IfElse: , line:436:7, endln:455:10
            |vpiFullName:work@vscale_ctrl
            |vpiStmt:
            \_Assignment: , line:437:10, endln:437:29
              |vpiParent:
              \_Begin: (work@vscale_ctrl), line:436:18, endln:444:10
              |vpiOpType:82
              |vpiRhs:
              \_Constant: , line:437:28, endln:437:29
                |vpiParent:
                \_Assignment: , line:437:10, endln:437:29
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_RefObj: (work@vscale_ctrl.prev_killed_WB), line:437:10, endln:437:24
                |vpiParent:
                \_Assignment: , line:437:10, endln:437:29
                |vpiName:prev_killed_WB
                |vpiFullName:work@vscale_ctrl.prev_killed_WB
                |vpiActual:
                \_Net: (work@vscale_ctrl.prev_killed_WB), line:109:55, endln:109:69
            |vpiStmt:
            \_Assignment: , line:438:10, endln:438:24
              |vpiParent:
              \_Begin: (work@vscale_ctrl), line:436:18, endln:444:10
              |vpiOpType:82
              |vpiRhs:
              \_Constant: , line:438:23, endln:438:24
                |vpiParent:
                \_Assignment: , line:438:10, endln:438:24
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_RefObj: (work@vscale_ctrl.had_ex_WB), line:438:10, endln:438:19
                |vpiParent:
                \_Assignment: , line:438:10, endln:438:24
                |vpiName:had_ex_WB
                |vpiFullName:work@vscale_ctrl.had_ex_WB
                |vpiActual:
                \_Net: (work@vscale_ctrl.had_ex_WB), line:105:55, endln:105:64
            |vpiStmt:
            \_Assignment: , line:439:10, endln:439:33
              |vpiParent:
              \_Begin: (work@vscale_ctrl), line:436:18, endln:444:10
              |vpiOpType:82
              |vpiRhs:
              \_Constant: , line:439:32, endln:439:33
                |vpiParent:
                \_Assignment: , line:439:10, endln:439:33
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_RefObj: (work@vscale_ctrl.wr_reg_unkilled_WB), line:439:10, endln:439:28
                |vpiParent:
                \_Assignment: , line:439:10, endln:439:33
                |vpiName:wr_reg_unkilled_WB
                |vpiFullName:work@vscale_ctrl.wr_reg_unkilled_WB
                |vpiActual:
                \_Net: (work@vscale_ctrl.wr_reg_unkilled_WB), line:104:55, endln:104:73
            |vpiStmt:
            \_Assignment: , line:440:10, endln:440:26
              |vpiParent:
              \_Begin: (work@vscale_ctrl), line:436:18, endln:444:10
              |vpiOpType:82
              |vpiRhs:
              \_Constant: , line:440:25, endln:440:26
                |vpiParent:
                \_Assignment: , line:440:10, endln:440:26
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_RefObj: (work@vscale_ctrl.store_in_WB), line:440:10, endln:440:21
                |vpiParent:
                \_Assignment: , line:440:10, endln:440:26
                |vpiName:store_in_WB
                |vpiFullName:work@vscale_ctrl.store_in_WB
                |vpiActual:
                \_Net: (work@vscale_ctrl.store_in_WB), line:107:55, endln:107:66
            |vpiStmt:
            \_Assignment: , line:441:10, endln:441:25
              |vpiParent:
              \_Begin: (work@vscale_ctrl), line:436:18, endln:444:10
              |vpiOpType:82
              |vpiRhs:
              \_Constant: , line:441:24, endln:441:25
                |vpiParent:
                \_Assignment: , line:441:10, endln:441:25
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_RefObj: (work@vscale_ctrl.dmem_en_WB), line:441:10, endln:441:20
                |vpiParent:
                \_Assignment: , line:441:10, endln:441:25
                |vpiName:dmem_en_WB
                |vpiFullName:work@vscale_ctrl.dmem_en_WB
                |vpiActual:
                \_Net: (work@vscale_ctrl.dmem_en_WB), line:108:55, endln:108:65
            |vpiStmt:
            \_Assignment: , line:442:10, endln:442:25
              |vpiParent:
              \_Begin: (work@vscale_ctrl), line:436:18, endln:444:10
              |vpiOpType:82
              |vpiRhs:
              \_Constant: , line:442:24, endln:442:25
                |vpiParent:
                \_Assignment: , line:442:10, endln:442:25
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_RefObj: (work@vscale_ctrl.uses_md_WB), line:442:10, endln:442:20
                |vpiParent:
                \_Assignment: , line:442:10, endln:442:25
                |vpiName:uses_md_WB
                |vpiFullName:work@vscale_ctrl.uses_md_WB
                |vpiActual:
                \_Net: (work@vscale_ctrl.uses_md_WB), line:110:55, endln:110:65
            |vpiStmt:
            \_Assignment: , line:443:3, endln:443:23
              |vpiParent:
              \_Begin: (work@vscale_ctrl), line:436:18, endln:444:10
              |vpiOpType:82
              |vpiRhs:
              \_Constant: , line:443:22, endln:443:23
                |vpiParent:
                \_Assignment: , line:443:3, endln:443:23
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_RefObj: (work@vscale_ctrl.wfi_unkilled_WB), line:443:3, endln:443:18
                |vpiParent:
                \_Assignment: , line:443:3, endln:443:23
                |vpiName:wfi_unkilled_WB
                |vpiFullName:work@vscale_ctrl.wfi_unkilled_WB
                |vpiActual:
                \_Net: (work@vscale_ctrl.wfi_unkilled_WB), line:111:20, endln:111:35
          |vpiElseStmt:
          \_IfStmt: , line:444:16, endln:455:10
            |vpiParent:
            \_IfElse: , line:436:7, endln:455:10
            |vpiCondition:
            \_Operation: , line:444:20, endln:444:29
              |vpiParent:
              \_IfStmt: , line:444:16, endln:455:10
              |vpiOpType:3
              |vpiOperand:
              \_RefObj: (work@vscale_ctrl.stall_WB), line:444:21, endln:444:29
                |vpiParent:
                \_Operation: , line:444:20, endln:444:29
                |vpiName:stall_WB
                |vpiFullName:work@vscale_ctrl.stall_WB
                |vpiActual:
                \_Net: (work@vscale_ctrl.stall_WB), line:48:55, endln:48:63
            |vpiStmt:
            \_Begin: (work@vscale_ctrl), line:444:31, endln:455:10
              |vpiParent:
              \_IfStmt: , line:444:16, endln:455:10
              |vpiFullName:work@vscale_ctrl
              |vpiStmt:
              \_Assignment: , line:445:10, endln:445:37
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:444:31, endln:455:10
                |vpiOpType:82
                |vpiRhs:
                \_RefObj: (work@vscale_ctrl.killed_DX), line:445:28, endln:445:37
                  |vpiParent:
                  \_Assignment: , line:445:10, endln:445:37
                  |vpiName:killed_DX
                  |vpiFullName:work@vscale_ctrl.killed_DX
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.killed_DX), line:96:55, endln:96:64
                |vpiLhs:
                \_RefObj: (work@vscale_ctrl.prev_killed_WB), line:445:10, endln:445:24
                  |vpiParent:
                  \_Assignment: , line:445:10, endln:445:37
                  |vpiName:prev_killed_WB
                  |vpiFullName:work@vscale_ctrl.prev_killed_WB
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.prev_killed_WB), line:109:55, endln:109:69
              |vpiStmt:
              \_Assignment: , line:446:10, endln:446:28
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:444:31, endln:455:10
                |vpiOpType:82
                |vpiRhs:
                \_RefObj: (work@vscale_ctrl.ex_DX), line:446:23, endln:446:28
                  |vpiParent:
                  \_Assignment: , line:446:10, endln:446:28
                  |vpiName:ex_DX
                  |vpiFullName:work@vscale_ctrl.ex_DX
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.ex_DX), line:94:55, endln:94:60
                |vpiLhs:
                \_RefObj: (work@vscale_ctrl.had_ex_WB), line:446:10, endln:446:19
                  |vpiParent:
                  \_Assignment: , line:446:10, endln:446:28
                  |vpiName:had_ex_WB
                  |vpiFullName:work@vscale_ctrl.had_ex_WB
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.had_ex_WB), line:105:55, endln:105:64
              |vpiStmt:
              \_Assignment: , line:447:10, endln:447:41
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:444:31, endln:455:10
                |vpiOpType:82
                |vpiRhs:
                \_RefObj: (work@vscale_ctrl.wr_reg_DX), line:447:32, endln:447:41
                  |vpiParent:
                  \_Assignment: , line:447:10, endln:447:41
                  |vpiName:wr_reg_DX
                  |vpiFullName:work@vscale_ctrl.wr_reg_DX
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.wr_reg_DX), line:91:55, endln:91:64
                |vpiLhs:
                \_RefObj: (work@vscale_ctrl.wr_reg_unkilled_WB), line:447:10, endln:447:28
                  |vpiParent:
                  \_Assignment: , line:447:10, endln:447:41
                  |vpiName:wr_reg_unkilled_WB
                  |vpiFullName:work@vscale_ctrl.wr_reg_unkilled_WB
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.wr_reg_unkilled_WB), line:104:55, endln:104:73
              |vpiStmt:
              \_Assignment: , line:448:10, endln:448:40
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:444:31, endln:455:10
                |vpiOpType:82
                |vpiRhs:
                \_RefObj: (work@vscale_ctrl.wb_src_sel_DX), line:448:27, endln:448:40
                  |vpiParent:
                  \_Assignment: , line:448:10, endln:448:40
                  |vpiName:wb_src_sel_DX
                  |vpiFullName:work@vscale_ctrl.wb_src_sel_DX
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.wb_src_sel_DX), line:92:55, endln:92:68
                |vpiLhs:
                \_RefObj: (work@vscale_ctrl.wb_src_sel_WB), line:448:10, endln:448:23
                  |vpiParent:
                  \_Assignment: , line:448:10, endln:448:40
                  |vpiName:wb_src_sel_WB
                  |vpiFullName:work@vscale_ctrl.wb_src_sel_WB
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.wb_src_sel_WB), line:43:55, endln:43:68
              |vpiStmt:
              \_Assignment: , line:449:10, endln:449:39
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:444:31, endln:455:10
                |vpiOpType:82
                |vpiRhs:
                \_RefObj: (work@vscale_ctrl.ex_code_DX), line:449:29, endln:449:39
                  |vpiParent:
                  \_Assignment: , line:449:10, endln:449:39
                  |vpiName:ex_code_DX
                  |vpiFullName:work@vscale_ctrl.ex_code_DX
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.ex_code_DX), line:95:55, endln:95:65
                |vpiLhs:
                \_RefObj: (work@vscale_ctrl.prev_ex_code_WB), line:449:10, endln:449:25
                  |vpiParent:
                  \_Assignment: , line:449:10, endln:449:39
                  |vpiName:prev_ex_code_WB
                  |vpiFullName:work@vscale_ctrl.prev_ex_code_WB
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.prev_ex_code_WB), line:106:55, endln:106:70
              |vpiStmt:
              \_Assignment: , line:450:10, endln:450:38
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:444:31, endln:455:10
                |vpiOpType:82
                |vpiRhs:
                \_RefObj: (work@vscale_ctrl.reg_to_wr_DX), line:450:26, endln:450:38
                  |vpiParent:
                  \_Assignment: , line:450:10, endln:450:38
                  |vpiName:reg_to_wr_DX
                  |vpiFullName:work@vscale_ctrl.reg_to_wr_DX
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.reg_to_wr_DX), line:72:55, endln:72:67
                |vpiLhs:
                \_RefObj: (work@vscale_ctrl.reg_to_wr_WB), line:450:10, endln:450:22
                  |vpiParent:
                  \_Assignment: , line:450:10, endln:450:38
                  |vpiName:reg_to_wr_WB
                  |vpiFullName:work@vscale_ctrl.reg_to_wr_WB
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.reg_to_wr_WB), line:42:55, endln:42:67
              |vpiStmt:
              \_Assignment: , line:451:10, endln:451:33
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:444:31, endln:455:10
                |vpiOpType:82
                |vpiRhs:
                \_RefObj: (work@vscale_ctrl.dmem_wen), line:451:25, endln:451:33
                  |vpiParent:
                  \_Assignment: , line:451:10, endln:451:33
                  |vpiName:dmem_wen
                  |vpiFullName:work@vscale_ctrl.dmem_wen
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.dmem_wen), line:25:55, endln:25:63
                |vpiLhs:
                \_RefObj: (work@vscale_ctrl.store_in_WB), line:451:10, endln:451:21
                  |vpiParent:
                  \_Assignment: , line:451:10, endln:451:33
                  |vpiName:store_in_WB
                  |vpiFullName:work@vscale_ctrl.store_in_WB
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.store_in_WB), line:107:55, endln:107:66
              |vpiStmt:
              \_Assignment: , line:452:10, endln:452:31
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:444:31, endln:455:10
                |vpiOpType:82
                |vpiRhs:
                \_RefObj: (work@vscale_ctrl.dmem_en), line:452:24, endln:452:31
                  |vpiParent:
                  \_Assignment: , line:452:10, endln:452:31
                  |vpiName:dmem_en
                  |vpiFullName:work@vscale_ctrl.dmem_en
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.dmem_en), line:24:55, endln:24:62
                |vpiLhs:
                \_RefObj: (work@vscale_ctrl.dmem_en_WB), line:452:10, endln:452:20
                  |vpiParent:
                  \_Assignment: , line:452:10, endln:452:31
                  |vpiName:dmem_en_WB
                  |vpiFullName:work@vscale_ctrl.dmem_en_WB
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.dmem_en_WB), line:108:55, endln:108:65
              |vpiStmt:
              \_Assignment: , line:453:10, endln:453:31
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:444:31, endln:455:10
                |vpiOpType:82
                |vpiRhs:
                \_RefObj: (work@vscale_ctrl.uses_md), line:453:24, endln:453:31
                  |vpiParent:
                  \_Assignment: , line:453:10, endln:453:31
                  |vpiName:uses_md
                  |vpiFullName:work@vscale_ctrl.uses_md
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.uses_md), line:98:55, endln:98:62
                |vpiLhs:
                \_RefObj: (work@vscale_ctrl.uses_md_WB), line:453:10, endln:453:20
                  |vpiParent:
                  \_Assignment: , line:453:10, endln:453:31
                  |vpiName:uses_md_WB
                  |vpiFullName:work@vscale_ctrl.uses_md_WB
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.uses_md_WB), line:110:55, endln:110:65
              |vpiStmt:
              \_Assignment: , line:454:3, endln:454:28
                |vpiParent:
                \_Begin: (work@vscale_ctrl), line:444:31, endln:455:10
                |vpiOpType:82
                |vpiRhs:
                \_RefObj: (work@vscale_ctrl.wfi_DX), line:454:22, endln:454:28
                  |vpiParent:
                  \_Assignment: , line:454:3, endln:454:28
                  |vpiName:wfi_DX
                  |vpiFullName:work@vscale_ctrl.wfi_DX
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.wfi_DX), line:100:20, endln:100:26
                |vpiLhs:
                \_RefObj: (work@vscale_ctrl.wfi_unkilled_WB), line:454:3, endln:454:18
                  |vpiParent:
                  \_Assignment: , line:454:3, endln:454:28
                  |vpiName:wfi_unkilled_WB
                  |vpiFullName:work@vscale_ctrl.wfi_unkilled_WB
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.wfi_unkilled_WB), line:111:20, endln:111:35
    |vpiAlwaysType:1
  |vpiProcess:
  \_Always: , line:469:4, endln:478:7
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiStmt:
    \_EventControl: , line:469:11, endln:469:15
      |vpiParent:
      \_Always: , line:469:4, endln:478:7
      |vpiStmt:
      \_Begin: (work@vscale_ctrl), line:469:16, endln:478:7
        |vpiParent:
        \_EventControl: , line:469:11, endln:469:15
        |vpiFullName:work@vscale_ctrl
        |vpiStmt:
        \_Assignment: , line:470:7, endln:470:35
          |vpiParent:
          \_Begin: (work@vscale_ctrl), line:469:16, endln:478:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_RefObj: (work@vscale_ctrl.prev_ex_code_WB), line:470:20, endln:470:35
            |vpiParent:
            \_Assignment: , line:470:7, endln:470:35
            |vpiName:prev_ex_code_WB
            |vpiFullName:work@vscale_ctrl.prev_ex_code_WB
            |vpiActual:
            \_Net: (work@vscale_ctrl.prev_ex_code_WB), line:106:55, endln:106:70
          |vpiLhs:
          \_RefObj: (work@vscale_ctrl.ex_code_WB), line:470:7, endln:470:17
            |vpiParent:
            \_Assignment: , line:470:7, endln:470:35
            |vpiName:ex_code_WB
            |vpiFullName:work@vscale_ctrl.ex_code_WB
            |vpiActual:
            \_Net: (work@vscale_ctrl.ex_code_WB), line:115:55, endln:115:65
        |vpiStmt:
        \_IfStmt: , line:471:7, endln:477:10
          |vpiParent:
          \_Begin: (work@vscale_ctrl), line:469:16, endln:478:7
          |vpiCondition:
          \_Operation: , line:471:11, endln:471:21
            |vpiParent:
            \_IfStmt: , line:471:7, endln:477:10
            |vpiOpType:3
            |vpiOperand:
            \_RefObj: (work@vscale_ctrl.had_ex_WB), line:471:12, endln:471:21
              |vpiParent:
              \_Operation: , line:471:11, endln:471:21
              |vpiName:had_ex_WB
              |vpiFullName:work@vscale_ctrl.had_ex_WB
              |vpiActual:
              \_Net: (work@vscale_ctrl.had_ex_WB), line:105:55, endln:105:64
          |vpiStmt:
          \_Begin: (work@vscale_ctrl), line:471:23, endln:477:10
            |vpiParent:
            \_IfStmt: , line:471:7, endln:477:10
            |vpiFullName:work@vscale_ctrl
            |vpiStmt:
            \_IfStmt: , line:472:10, endln:476:13
              |vpiParent:
              \_Begin: (work@vscale_ctrl), line:471:23, endln:477:10
              |vpiCondition:
              \_RefObj: (work@vscale_ctrl.dmem_access_exception), line:472:14, endln:472:35
                |vpiParent:
                \_IfStmt: , line:472:10, endln:476:13
                |vpiName:dmem_access_exception
                |vpiFullName:work@vscale_ctrl.dmem_access_exception
                |vpiActual:
                \_Net: (work@vscale_ctrl.dmem_access_exception), line:116:55, endln:116:76
              |vpiStmt:
              \_Begin: (work@vscale_ctrl), line:472:37, endln:476:13
                |vpiParent:
                \_IfStmt: , line:472:10, endln:476:13
                |vpiFullName:work@vscale_ctrl
                |vpiStmt:
                \_Assignment: , line:473:13, endln:475:58
                  |vpiParent:
                  \_Begin: (work@vscale_ctrl), line:472:37, endln:476:13
                  |vpiOpType:82
                  |vpiBlocking:1
                  |vpiRhs:
                  \_Operation: , line:473:26, endln:475:58
                    |vpiParent:
                    \_Assignment: , line:473:13, endln:475:58
                    |vpiOpType:32
                    |vpiOperand:
                    \_RefObj: (work@vscale_ctrl.wr_reg_unkilled_WB), line:473:26, endln:473:44
                      |vpiParent:
                      \_Operation: , line:473:26, endln:475:58
                      |vpiName:wr_reg_unkilled_WB
                      |vpiFullName:work@vscale_ctrl.wr_reg_unkilled_WB
                      |vpiActual:
                      \_Net: (work@vscale_ctrl.wr_reg_unkilled_WB), line:104:55, endln:104:73
                    |vpiOperand:
                    \_Constant: , line:47:42, endln:47:43
                      |vpiParent:
                      \_Operation: , line:473:26, endln:475:58
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                    |vpiOperand:
                    \_Constant: , line:49:42, endln:49:43
                      |vpiParent:
                      \_Operation: , line:473:26, endln:475:58
                      |vpiDecompile:6
                      |vpiSize:64
                      |UINT:6
                      |vpiConstType:9
                  |vpiLhs:
                  \_RefObj: (work@vscale_ctrl.ex_code_WB), line:473:13, endln:473:23
                    |vpiParent:
                    \_Assignment: , line:473:13, endln:475:58
                    |vpiName:ex_code_WB
                    |vpiFullName:work@vscale_ctrl.ex_code_WB
                    |vpiActual:
                    \_Net: (work@vscale_ctrl.ex_code_WB), line:115:55, endln:115:65
    |vpiAlwaysType:1
  |vpiContAssign:
  \_ContAssign: , line:141:11, endln:141:100
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_Operation: , line:141:21, endln:141:100
      |vpiParent:
      \_ContAssign: , line:141:11, endln:141:100
      |vpiOpType:27
      |vpiOperand:
      \_Operation: , line:141:21, endln:141:81
        |vpiParent:
        \_Operation: , line:141:21, endln:141:100
        |vpiOpType:27
        |vpiOperand:
        \_Operation: , line:141:21, endln:141:68
          |vpiParent:
          \_Operation: , line:141:21, endln:141:81
          |vpiOpType:27
          |vpiOperand:
          \_Operation: , line:141:21, endln:141:56
            |vpiParent:
            \_Operation: , line:141:21, endln:141:68
            |vpiOpType:27
            |vpiOperand:
            \_Operation: , line:141:21, endln:141:47
              |vpiParent:
              \_Operation: , line:141:21, endln:141:56
              |vpiOpType:27
              |vpiOperand:
              \_Operation: , line:141:21, endln:141:38
                |vpiParent:
                \_Operation: , line:141:21, endln:141:47
                |vpiOpType:27
                |vpiOperand:
                \_RefObj: (work@vscale_ctrl.stall_IF), line:141:21, endln:141:29
                  |vpiParent:
                  \_Operation: , line:141:21, endln:141:38
                  |vpiName:stall_IF
                  |vpiFullName:work@vscale_ctrl.stall_IF
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.stall_IF), line:44:55, endln:44:63
                |vpiOperand:
                \_RefObj: (work@vscale_ctrl.ex_IF), line:141:33, endln:141:38
                  |vpiParent:
                  \_Operation: , line:141:21, endln:141:38
                  |vpiName:ex_IF
                  |vpiFullName:work@vscale_ctrl.ex_IF
                  |vpiActual:
                  \_Net: (work@vscale_ctrl.ex_IF), line:59:55, endln:59:60
              |vpiOperand:
              \_RefObj: (work@vscale_ctrl.ex_DX), line:141:42, endln:141:47
                |vpiParent:
                \_Operation: , line:141:21, endln:141:47
                |vpiName:ex_DX
                |vpiFullName:work@vscale_ctrl.ex_DX
                |vpiActual:
                \_Net: (work@vscale_ctrl.ex_DX), line:94:55, endln:94:60
            |vpiOperand:
            \_RefObj: (work@vscale_ctrl.ex_WB), line:141:51, endln:141:56
              |vpiParent:
              \_Operation: , line:141:21, endln:141:56
              |vpiName:ex_WB
              |vpiFullName:work@vscale_ctrl.ex_WB
              |vpiActual:
              \_Net: (work@vscale_ctrl.ex_WB), line:114:55, endln:114:60
          |vpiOperand:
          \_RefObj: (work@vscale_ctrl.redirect), line:141:60, endln:141:68
            |vpiParent:
            \_Operation: , line:141:21, endln:141:68
            |vpiName:redirect
            |vpiFullName:work@vscale_ctrl.redirect
            |vpiActual:
            \_Net: (work@vscale_ctrl.redirect), line:89:55, endln:89:63
        |vpiOperand:
        \_RefObj: (work@vscale_ctrl.replay_IF), line:141:72, endln:141:81
          |vpiParent:
          \_Operation: , line:141:21, endln:141:81
          |vpiName:replay_IF
          |vpiFullName:work@vscale_ctrl.replay_IF
          |vpiActual:
          \_Net: (work@vscale_ctrl.replay_IF), line:56:55, endln:56:64
      |vpiOperand:
      \_RefObj: (work@vscale_ctrl.interrupt_taken), line:141:85, endln:141:100
        |vpiParent:
        \_Operation: , line:141:21, endln:141:100
        |vpiName:interrupt_taken
        |vpiFullName:work@vscale_ctrl.interrupt_taken
        |vpiActual:
        \_Net: (work@vscale_ctrl.interrupt_taken), line:40:41, endln:40:56
    |vpiLhs:
    \_RefObj: (work@vscale_ctrl.kill_IF), line:141:11, endln:141:18
      |vpiParent:
      \_ContAssign: , line:141:11, endln:141:100
      |vpiName:kill_IF
      |vpiFullName:work@vscale_ctrl.kill_IF
      |vpiActual:
      \_Net: (work@vscale_ctrl.kill_IF), line:45:55, endln:45:62
  |vpiContAssign:
  \_ContAssign: , line:142:11, endln:143:79
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_Operation: , line:142:22, endln:143:79
      |vpiParent:
      \_ContAssign: , line:142:11, endln:143:79
      |vpiOpType:27
      |vpiOperand:
      \_RefObj: (work@vscale_ctrl.stall_DX), line:142:22, endln:142:30
        |vpiParent:
        \_Operation: , line:142:22, endln:143:79
        |vpiName:stall_DX
        |vpiFullName:work@vscale_ctrl.stall_DX
        |vpiActual:
        \_Net: (work@vscale_ctrl.stall_DX), line:46:55, endln:46:63
      |vpiOperand:
      \_Operation: , line:143:23, endln:143:78
        |vpiParent:
        \_Operation: , line:142:22, endln:143:79
        |vpiOpType:26
        |vpiOperand:
        \_Operation: , line:143:24, endln:143:46
          |vpiParent:
          \_Operation: , line:143:23, endln:143:78
          |vpiOpType:26
          |vpiOperand:
          \_RefObj: (work@vscale_ctrl.imem_wait), line:143:24, endln:143:33
            |vpiParent:
            \_Operation: , line:143:24, endln:143:46
            |vpiName:imem_wait
            |vpiFullName:work@vscale_ctrl.imem_wait
            |vpiActual:
            \_Net: (work@vscale_ctrl.imem_wait), line:11:55, endln:11:64
          |vpiOperand:
          \_Operation: , line:143:37, endln:143:46
            |vpiParent:
            \_Operation: , line:143:24, endln:143:46
            |vpiOpType:3
            |vpiOperand:
            \_RefObj: (work@vscale_ctrl.redirect), line:143:38, endln:143:46
              |vpiParent:
              \_Operation: , line:143:37, endln:143:46
              |vpiName:redirect
              |vpiFullName:work@vscale_ctrl.redirect
              |vpiActual:
              \_Net: (work@vscale_ctrl.redirect), line:89:55, endln:89:63
        |vpiOperand:
        \_Operation: , line:143:51, endln:143:78
          |vpiParent:
          \_Operation: , line:143:23, endln:143:78
          |vpiOpType:3
          |vpiOperand:
          \_Operation: , line:143:53, endln:143:77
            |vpiParent:
            \_Operation: , line:143:51, endln:143:78
            |vpiOpType:27
            |vpiOperand:
            \_RefObj: (work@vscale_ctrl.ex_WB), line:143:53, endln:143:58
              |vpiParent:
              \_Operation: , line:143:53, endln:143:77
              |vpiName:ex_WB
              |vpiFullName:work@vscale_ctrl.ex_WB
              |vpiActual:
              \_Net: (work@vscale_ctrl.ex_WB), line:114:55, endln:114:60
            |vpiOperand:
            \_RefObj: (work@vscale_ctrl.interrupt_taken), line:143:62, endln:143:77
              |vpiParent:
              \_Operation: , line:143:53, endln:143:77
              |vpiName:interrupt_taken
              |vpiFullName:work@vscale_ctrl.interrupt_taken
              |vpiActual:
              \_Net: (work@vscale_ctrl.interrupt_taken), line:40:41, endln:40:56
    |vpiLhs:
    \_RefObj: (work@vscale_ctrl.stall_IF), line:142:11, endln:142:19
      |vpiParent:
      \_ContAssign: , line:142:11, endln:143:79
      |vpiName:stall_IF
      |vpiFullName:work@vscale_ctrl.stall_IF
      |vpiActual:
      \_Net: (work@vscale_ctrl.stall_IF), line:44:55, endln:44:63
  |vpiContAssign:
  \_ContAssign: , line:144:11, endln:144:73
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_Operation: , line:144:19, endln:144:73
      |vpiParent:
      \_ContAssign: , line:144:11, endln:144:73
      |vpiOpType:26
      |vpiOperand:
      \_Operation: , line:144:19, endln:144:59
        |vpiParent:
        \_Operation: , line:144:19, endln:144:73
        |vpiOpType:26
        |vpiOperand:
        \_Operation: , line:144:19, endln:144:46
          |vpiParent:
          \_Operation: , line:144:19, endln:144:59
          |vpiOpType:26
          |vpiOperand:
          \_RefObj: (work@vscale_ctrl.imem_badmem_e), line:144:19, endln:144:32
            |vpiParent:
            \_Operation: , line:144:19, endln:144:46
            |vpiName:imem_badmem_e
            |vpiFullName:work@vscale_ctrl.imem_badmem_e
            |vpiActual:
            \_Net: (work@vscale_ctrl.imem_badmem_e), line:12:55, endln:12:68
          |vpiOperand:
          \_Operation: , line:144:36, endln:144:46
            |vpiParent:
            \_Operation: , line:144:19, endln:144:46
            |vpiOpType:3
            |vpiOperand:
            \_RefObj: (work@vscale_ctrl.imem_wait), line:144:37, endln:144:46
              |vpiParent:
              \_Operation: , line:144:36, endln:144:46
              |vpiName:imem_wait
              |vpiFullName:work@vscale_ctrl.imem_wait
              |vpiActual:
              \_Net: (work@vscale_ctrl.imem_wait), line:11:55, endln:11:64
        |vpiOperand:
        \_Operation: , line:144:50, endln:144:59
          |vpiParent:
          \_Operation: , line:144:19, endln:144:59
          |vpiOpType:3
          |vpiOperand:
          \_RefObj: (work@vscale_ctrl.redirect), line:144:51, endln:144:59
            |vpiParent:
            \_Operation: , line:144:50, endln:144:59
            |vpiName:redirect
            |vpiFullName:work@vscale_ctrl.redirect
            |vpiActual:
            \_Net: (work@vscale_ctrl.redirect), line:89:55, endln:89:63
      |vpiOperand:
      \_Operation: , line:144:63, endln:144:73
        |vpiParent:
        \_Operation: , line:144:19, endln:144:73
        |vpiOpType:3
        |vpiOperand:
        \_RefObj: (work@vscale_ctrl.replay_IF), line:144:64, endln:144:73
          |vpiParent:
          \_Operation: , line:144:63, endln:144:73
          |vpiName:replay_IF
          |vpiFullName:work@vscale_ctrl.replay_IF
          |vpiActual:
          \_Net: (work@vscale_ctrl.replay_IF), line:56:55, endln:56:64
    |vpiLhs:
    \_RefObj: (work@vscale_ctrl.ex_IF), line:144:11, endln:144:16
      |vpiParent:
      \_ContAssign: , line:144:11, endln:144:73
      |vpiName:ex_IF
      |vpiFullName:work@vscale_ctrl.ex_IF
      |vpiActual:
      \_Net: (work@vscale_ctrl.ex_IF), line:59:55, endln:59:60
  |vpiContAssign:
  \_ContAssign: , line:160:11, endln:160:66
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_Operation: , line:160:21, endln:160:66
      |vpiParent:
      \_ContAssign: , line:160:11, endln:160:66
      |vpiOpType:27
      |vpiOperand:
      \_Operation: , line:160:21, endln:160:47
        |vpiParent:
        \_Operation: , line:160:21, endln:160:66
        |vpiOpType:27
        |vpiOperand:
        \_Operation: , line:160:21, endln:160:38
          |vpiParent:
          \_Operation: , line:160:21, endln:160:47
          |vpiOpType:27
          |vpiOperand:
          \_RefObj: (work@vscale_ctrl.stall_DX), line:160:21, endln:160:29
            |vpiParent:
            \_Operation: , line:160:21, endln:160:38
            |vpiName:stall_DX
            |vpiFullName:work@vscale_ctrl.stall_DX
            |vpiActual:
            \_Net: (work@vscale_ctrl.stall_DX), line:46:55, endln:46:63
          |vpiOperand:
          \_RefObj: (work@vscale_ctrl.ex_DX), line:160:33, endln:160:38
            |vpiParent:
            \_Operation: , line:160:21, endln:160:38
            |vpiName:ex_DX
            |vpiFullName:work@vscale_ctrl.ex_DX
            |vpiActual:
            \_Net: (work@vscale_ctrl.ex_DX), line:94:55, endln:94:60
        |vpiOperand:
        \_RefObj: (work@vscale_ctrl.ex_WB), line:160:42, endln:160:47
          |vpiParent:
          \_Operation: , line:160:21, endln:160:47
          |vpiName:ex_WB
          |vpiFullName:work@vscale_ctrl.ex_WB
          |vpiActual:
          \_Net: (work@vscale_ctrl.ex_WB), line:114:55, endln:114:60
      |vpiOperand:
      \_RefObj: (work@vscale_ctrl.interrupt_taken), line:160:51, endln:160:66
        |vpiParent:
        \_Operation: , line:160:21, endln:160:66
        |vpiName:interrupt_taken
        |vpiFullName:work@vscale_ctrl.interrupt_taken
        |vpiActual:
        \_Net: (work@vscale_ctrl.interrupt_taken), line:40:41, endln:40:56
    |vpiLhs:
    \_RefObj: (work@vscale_ctrl.kill_DX), line:160:11, endln:160:18
      |vpiParent:
      \_ContAssign: , line:160:11, endln:160:66
      |vpiName:kill_DX
      |vpiFullName:work@vscale_ctrl.kill_DX
      |vpiActual:
      \_Net: (work@vscale_ctrl.kill_DX), line:47:55, endln:47:62
  |vpiContAssign:
  \_ContAssign: , line:161:11, endln:167:67
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_Operation: , line:161:22, endln:167:67
      |vpiParent:
      \_ContAssign: , line:161:11, endln:167:67
      |vpiOpType:27
      |vpiOperand:
      \_RefObj: (work@vscale_ctrl.stall_WB), line:161:22, endln:161:30
        |vpiParent:
        \_Operation: , line:161:22, endln:167:67
        |vpiName:stall_WB
        |vpiFullName:work@vscale_ctrl.stall_WB
        |vpiActual:
        \_Net: (work@vscale_ctrl.stall_WB), line:48:55, endln:48:63
      |vpiOperand:
      \_Operation: , line:162:23, endln:167:66
        |vpiParent:
        \_Operation: , line:161:22, endln:167:67
        |vpiOpType:26
        |vpiOperand:
        \_Operation: , line:163:25, endln:166:60
          |vpiParent:
          \_Operation: , line:162:23, endln:167:66
          |vpiOpType:27
          |vpiOperand:
          \_Operation: , line:163:25, endln:165:49
            |vpiParent:
            \_Operation: , line:163:25, endln:166:60
            |vpiOpType:27
            |vpiOperand:
            \_Operation: , line:163:25, endln:164:39
              |vpiParent:
              \_Operation: , line:163:25, endln:165:49
              |vpiOpType:27
              |vpiOperand:
              \_RefObj: (work@vscale_ctrl.load_use), line:163:25, endln:163:33
                |vpiParent:
                \_Operation: , line:163:25, endln:164:39
                |vpiName:load_use
                |vpiFullName:work@vscale_ctrl.load_use
                |vpiActual:
                \_Net: (work@vscale_ctrl.load_use), line:123:55, endln:123:63
              |vpiOperand:
              \_RefObj: (work@vscale_ctrl.raw_on_busy_md), line:164:25, endln:164:39
                |vpiParent:
                \_Operation: , line:163:25, endln:164:39
                |vpiName:raw_on_busy_md
                |vpiFullName:work@vscale_ctrl.raw_on_busy_md
                |vpiActual:
                \_Net: (work@vscale_ctrl.raw_on_busy_md), line:128:55, endln:128:69
            |vpiOperand:
            \_Operation: , line:165:26, endln:165:48
              |vpiParent:
              \_Operation: , line:163:25, endln:165:49
              |vpiOpType:26
              |vpiOperand:
              \_RefObj: (work@vscale_ctrl.fence_i), line:165:26, endln:165:33
                |vpiParent:
                \_Operation: , line:165:26, endln:165:48
                |vpiName:fence_i
                |vpiFullName:work@vscale_ctrl.fence_i
                |vpiActual:
                \_Net: (work@vscale_ctrl.fence_i), line:77:55, endln:77:62
              |vpiOperand:
              \_RefObj: (work@vscale_ctrl.store_in_WB), line:165:37, endln:165:48
                |vpiParent:
                \_Operation: , line:165:26, endln:165:48
                |vpiName:store_in_WB
                |vpiFullName:work@vscale_ctrl.store_in_WB
                |vpiActual:
                \_Net: (work@vscale_ctrl.store_in_WB), line:107:55, endln:107:66
          |vpiOperand:
          \_Operation: , line:166:26, endln:166:59
            |vpiParent:
            \_Operation: , line:163:25, endln:166:60
            |vpiOpType:26
            |vpiOperand:
            \_RefObj: (work@vscale_ctrl.uses_md_unkilled), line:166:26, endln:166:42
              |vpiParent:
              \_Operation: , line:166:26, endln:166:59
              |vpiName:uses_md_unkilled
              |vpiFullName:work@vscale_ctrl.uses_md_unkilled
              |vpiActual:
              \_Net: (work@vscale_ctrl.uses_md_unkilled), line:97:55, endln:97:71
            |vpiOperand:
            \_Operation: , line:166:46, endln:166:59
              |vpiParent:
              \_Operation: , line:166:26, endln:166:59
              |vpiOpType:3
              |vpiOperand:
              \_RefObj: (work@vscale_ctrl.md_req_ready), line:166:47, endln:166:59
                |vpiParent:
                \_Operation: , line:166:46, endln:166:59
                |vpiName:md_req_ready
                |vpiFullName:work@vscale_ctrl.md_req_ready
                |vpiActual:
                \_Net: (work@vscale_ctrl.md_req_ready), line:29:55, endln:29:67
        |vpiOperand:
        \_Operation: , line:167:30, endln:167:66
          |vpiParent:
          \_Operation: , line:162:23, endln:167:66
          |vpiOpType:3
          |vpiOperand:
          \_Operation: , line:167:32, endln:167:65
            |vpiParent:
            \_Operation: , line:167:30, endln:167:66
            |vpiOpType:27
            |vpiOperand:
            \_Operation: , line:167:32, endln:167:46
              |vpiParent:
              \_Operation: , line:167:32, endln:167:65
              |vpiOpType:27
              |vpiOperand:
              \_RefObj: (work@vscale_ctrl.ex_DX), line:167:32, endln:167:37
                |vpiParent:
                \_Operation: , line:167:32, endln:167:46
                |vpiName:ex_DX
                |vpiFullName:work@vscale_ctrl.ex_DX
                |vpiActual:
                \_Net: (work@vscale_ctrl.ex_DX), line:94:55, endln:94:60
              |vpiOperand:
              \_RefObj: (work@vscale_ctrl.ex_WB), line:167:41, endln:167:46
                |vpiParent:
                \_Operation: , line:167:32, endln:167:46
                |vpiName:ex_WB
                |vpiFullName:work@vscale_ctrl.ex_WB
                |vpiActual:
                \_Net: (work@vscale_ctrl.ex_WB), line:114:55, endln:114:60
            |vpiOperand:
            \_RefObj: (work@vscale_ctrl.interrupt_taken), line:167:50, endln:167:65
              |vpiParent:
              \_Operation: , line:167:32, endln:167:65
              |vpiName:interrupt_taken
              |vpiFullName:work@vscale_ctrl.interrupt_taken
              |vpiActual:
              \_Net: (work@vscale_ctrl.interrupt_taken), line:40:41, endln:40:56
    |vpiLhs:
    \_RefObj: (work@vscale_ctrl.stall_DX), line:161:11, endln:161:19
      |vpiParent:
      \_ContAssign: , line:161:11, endln:167:67
      |vpiName:stall_DX
      |vpiFullName:work@vscale_ctrl.stall_DX
      |vpiActual:
      \_Net: (work@vscale_ctrl.stall_DX), line:46:55, endln:46:63
  |vpiContAssign:
  \_ContAssign: , line:168:11, endln:168:83
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_Operation: , line:168:23, endln:168:83
      |vpiParent:
      \_ContAssign: , line:168:11, endln:168:83
      |vpiOpType:27
      |vpiOperand:
      \_Operation: , line:168:23, endln:168:61
        |vpiParent:
        \_Operation: , line:168:23, endln:168:83
        |vpiOpType:27
        |vpiOperand:
        \_Operation: , line:168:23, endln:168:38
          |vpiParent:
          \_Operation: , line:168:23, endln:168:61
          |vpiOpType:27
          |vpiOperand:
          \_RefObj: (work@vscale_ctrl.ebreak), line:168:23, endln:168:29
            |vpiParent:
            \_Operation: , line:168:23, endln:168:38
            |vpiName:ebreak
            |vpiFullName:work@vscale_ctrl.ebreak
            |vpiActual:
            \_Net: (work@vscale_ctrl.ebreak), line:74:55, endln:74:61
          |vpiOperand:
          \_RefObj: (work@vscale_ctrl.ecall), line:168:33, endln:168:38
            |vpiParent:
            \_Operation: , line:168:23, endln:168:38
            |vpiName:ecall
            |vpiFullName:work@vscale_ctrl.ecall
            |vpiActual:
            \_Net: (work@vscale_ctrl.ecall), line:75:55, endln:75:60
        |vpiOperand:
        \_RefObj: (work@vscale_ctrl.illegal_instruction), line:168:42, endln:168:61
          |vpiParent:
          \_Operation: , line:168:23, endln:168:61
          |vpiName:illegal_instruction
          |vpiFullName:work@vscale_ctrl.illegal_instruction
          |vpiActual:
          \_Net: (work@vscale_ctrl.illegal_instruction), line:73:55, endln:73:74
      |vpiOperand:
      \_RefObj: (work@vscale_ctrl.illegal_csr_access), line:168:65, endln:168:83
        |vpiParent:
        \_Operation: , line:168:23, endln:168:83
        |vpiName:illegal_csr_access
        |vpiFullName:work@vscale_ctrl.illegal_csr_access
        |vpiActual:
        \_Net: (work@vscale_ctrl.illegal_csr_access), line:38:55, endln:38:73
    |vpiLhs:
    \_RefObj: (work@vscale_ctrl.new_ex_DX), line:168:11, endln:168:20
      |vpiParent:
      \_ContAssign: , line:168:11, endln:168:83
      |vpiName:new_ex_DX
      |vpiFullName:work@vscale_ctrl.new_ex_DX
      |vpiActual:
      \_Net: (work@vscale_ctrl.new_ex_DX), line:93:55, endln:93:64
  |vpiContAssign:
  \_ContAssign: , line:169:11, endln:169:41
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_Operation: , line:169:19, endln:169:41
      |vpiParent:
      \_ContAssign: , line:169:11, endln:169:41
      |vpiOpType:27
      |vpiOperand:
      \_RefObj: (work@vscale_ctrl.had_ex_DX), line:169:19, endln:169:28
        |vpiParent:
        \_Operation: , line:169:19, endln:169:41
        |vpiName:had_ex_DX
        |vpiFullName:work@vscale_ctrl.had_ex_DX
        |vpiActual:
        \_Net: (work@vscale_ctrl.had_ex_DX), line:62:55, endln:62:64
      |vpiOperand:
      \_RefObj: (work@vscale_ctrl.new_ex_DX), line:169:32, endln:169:41
        |vpiParent:
        \_Operation: , line:169:19, endln:169:41
        |vpiName:new_ex_DX
        |vpiFullName:work@vscale_ctrl.new_ex_DX
        |vpiActual:
        \_Net: (work@vscale_ctrl.new_ex_DX), line:93:55, endln:93:64
    |vpiLhs:
    \_RefObj: (work@vscale_ctrl.ex_DX), line:169:11, endln:169:16
      |vpiParent:
      \_ContAssign: , line:169:11, endln:169:41
      |vpiName:ex_DX
      |vpiFullName:work@vscale_ctrl.ex_DX
      |vpiActual:
      \_Net: (work@vscale_ctrl.ex_DX), line:94:55, endln:94:60
  |vpiContAssign:
  \_ContAssign: , line:170:11, endln:170:48
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_Operation: , line:170:23, endln:170:48
      |vpiParent:
      \_ContAssign: , line:170:11, endln:170:48
      |vpiOpType:27
      |vpiOperand:
      \_RefObj: (work@vscale_ctrl.prev_killed_DX), line:170:23, endln:170:37
        |vpiParent:
        \_Operation: , line:170:23, endln:170:48
        |vpiName:prev_killed_DX
        |vpiFullName:work@vscale_ctrl.prev_killed_DX
        |vpiActual:
        \_Net: (work@vscale_ctrl.prev_killed_DX), line:63:55, endln:63:69
      |vpiOperand:
      \_RefObj: (work@vscale_ctrl.kill_DX), line:170:41, endln:170:48
        |vpiParent:
        \_Operation: , line:170:23, endln:170:48
        |vpiName:kill_DX
        |vpiFullName:work@vscale_ctrl.kill_DX
        |vpiActual:
        \_Net: (work@vscale_ctrl.kill_DX), line:47:55, endln:47:62
    |vpiLhs:
    \_RefObj: (work@vscale_ctrl.killed_DX), line:170:11, endln:170:20
      |vpiParent:
      \_ContAssign: , line:170:11, endln:170:48
      |vpiName:killed_DX
      |vpiFullName:work@vscale_ctrl.killed_DX
      |vpiActual:
      \_Net: (work@vscale_ctrl.killed_DX), line:96:55, endln:96:64
  |vpiContAssign:
  \_ContAssign: , line:199:11, endln:199:41
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_Operation: , line:199:23, endln:199:41
      |vpiParent:
      \_ContAssign: , line:199:11, endln:199:41
      |vpiOpType:33
      |vpiOperand:
      \_Constant: , line:199:24, endln:199:28
        |vpiParent:
        \_Operation: , line:199:23, endln:199:41
        |vpiDecompile:1'b0
        |vpiSize:1
        |BIN:0
        |vpiConstType:3
      |vpiOperand:
      \_PartSelect: funct3 (work@vscale_ctrl.funct3), line:199:29, endln:199:40
        |vpiParent:
        \_Operation: , line:199:23, endln:199:41
        |vpiName:funct3
        |vpiFullName:work@vscale_ctrl.funct3
        |vpiDefName:funct3
        |vpiActual:
        \_Net: (work@vscale_ctrl.funct3), line:69:55, endln:69:61
        |vpiConstantSelect:1
        |vpiLeftRange:
        \_Constant: , line:199:36, endln:199:37
          |vpiParent:
          \_PartSelect: funct3 (work@vscale_ctrl.funct3), line:199:29, endln:199:40
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_Constant: , line:199:38, endln:199:39
          |vpiParent:
          \_PartSelect: funct3 (work@vscale_ctrl.funct3), line:199:29, endln:199:40
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiLhs:
    \_RefObj: (work@vscale_ctrl.dmem_size), line:199:11, endln:199:20
      |vpiParent:
      \_ContAssign: , line:199:11, endln:199:41
      |vpiName:dmem_size
      |vpiFullName:work@vscale_ctrl.dmem_size
      |vpiActual:
      \_Net: (work@vscale_ctrl.dmem_size), line:26:55, endln:26:64
  |vpiContAssign:
  \_ContAssign: , line:200:11, endln:200:29
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_RefObj: (work@vscale_ctrl.funct3), line:200:23, endln:200:29
      |vpiParent:
      \_ContAssign: , line:200:11, endln:200:29
      |vpiName:funct3
      |vpiFullName:work@vscale_ctrl.funct3
      |vpiActual:
      \_Net: (work@vscale_ctrl.funct3), line:69:55, endln:69:61
    |vpiLhs:
    \_RefObj: (work@vscale_ctrl.dmem_type), line:200:11, endln:200:20
      |vpiParent:
      \_ContAssign: , line:200:11, endln:200:29
      |vpiName:dmem_type
      |vpiFullName:work@vscale_ctrl.dmem_type
      |vpiActual:
      \_Net: (work@vscale_ctrl.dmem_type), line:27:55, endln:27:64
  |vpiContAssign:
  \_ContAssign: , line:343:11, endln:343:89
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_Operation: , line:343:24, endln:343:89
      |vpiParent:
      \_ContAssign: , line:343:11, endln:343:89
      |vpiOpType:32
      |vpiOperand:
      \_Operation: , line:343:25, endln:343:60
        |vpiParent:
        \_Operation: , line:343:24, endln:343:89
        |vpiOpType:26
        |vpiOperand:
        \_Operation: , line:343:26, endln:343:44
          |vpiParent:
          \_Operation: , line:343:25, endln:343:60
          |vpiOpType:14
          |vpiOperand:
          \_RefObj: (work@vscale_ctrl.opcode), line:343:26, endln:343:32
            |vpiParent:
            \_Operation: , line:343:26, endln:343:44
            |vpiName:opcode
            |vpiFullName:work@vscale_ctrl.opcode
            |vpiActual:
            \_Net: (work@vscale_ctrl.opcode), line:66:55, endln:66:61
          |vpiOperand:
          \_Constant: , line:34:23, endln:34:33
            |vpiParent:
            \_Operation: , line:343:26, endln:343:44
            |vpiDecompile:7'b0110011
            |vpiSize:7
            |BIN:0110011
            |vpiConstType:3
        |vpiOperand:
        \_BitSelect: (work@vscale_ctrl.funct7), line:343:56, endln:343:59
          |vpiParent:
          \_Operation: , line:343:25, endln:343:60
          |vpiName:funct7
          |vpiFullName:work@vscale_ctrl.funct7
          |vpiActual:
          \_Net: (work@vscale_ctrl.funct7), line:67:55, endln:67:61
          |vpiIndex:
          \_Constant: , line:343:57, endln:343:58
            |vpiParent:
            \_BitSelect: (work@vscale_ctrl.funct7), line:343:56, endln:343:59
            |vpiDecompile:5
            |vpiSize:64
            |UINT:5
            |vpiConstType:9
      |vpiOperand:
      \_Constant: , line:11:21, endln:11:38
        |vpiParent:
        \_Operation: , line:343:24, endln:343:89
        |vpiDecompile:4'd10
        |vpiSize:4
        |DEC:10
        |vpiConstType:1
      |vpiOperand:
      \_Constant: , line:3:21, endln:3:37
        |vpiParent:
        \_Operation: , line:343:24, endln:343:89
        |vpiDecompile:4'd0
        |vpiSize:4
        |DEC:0
        |vpiConstType:1
    |vpiLhs:
    \_RefObj: (work@vscale_ctrl.add_or_sub), line:343:11, endln:343:21
      |vpiParent:
      \_ContAssign: , line:343:11, endln:343:89
      |vpiName:add_or_sub
      |vpiFullName:work@vscale_ctrl.add_or_sub
      |vpiActual:
      \_Net: (work@vscale_ctrl.add_or_sub), line:78:55, endln:78:65
  |vpiContAssign:
  \_ContAssign: , line:344:11, endln:344:63
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_Operation: , line:344:24, endln:344:63
      |vpiParent:
      \_ContAssign: , line:344:11, endln:344:63
      |vpiOpType:32
      |vpiOperand:
      \_BitSelect: (work@vscale_ctrl.funct7), line:344:31, endln:344:34
        |vpiParent:
        \_Operation: , line:344:24, endln:344:63
        |vpiName:funct7
        |vpiFullName:work@vscale_ctrl.funct7
        |vpiActual:
        \_Net: (work@vscale_ctrl.funct7), line:67:55, endln:67:61
        |vpiIndex:
        \_Constant: , line:344:32, endln:344:33
          |vpiParent:
          \_BitSelect: (work@vscale_ctrl.funct7), line:344:31, endln:344:34
          |vpiDecompile:5
          |vpiSize:64
          |UINT:5
          |vpiConstType:9
      |vpiOperand:
      \_Constant: , line:12:21, endln:12:38
        |vpiParent:
        \_Operation: , line:344:24, endln:344:63
        |vpiDecompile:4'd11
        |vpiSize:4
        |DEC:11
        |vpiConstType:1
      |vpiOperand:
      \_Constant: , line:8:21, endln:8:37
        |vpiParent:
        \_Operation: , line:344:24, endln:344:63
        |vpiDecompile:4'd5
        |vpiSize:4
        |DEC:5
        |vpiConstType:1
    |vpiLhs:
    \_RefObj: (work@vscale_ctrl.srl_or_sra), line:344:11, endln:344:21
      |vpiParent:
      \_ContAssign: , line:344:11, endln:344:63
      |vpiName:srl_or_sra
      |vpiFullName:work@vscale_ctrl.srl_or_sra
      |vpiActual:
      \_Net: (work@vscale_ctrl.srl_or_sra), line:79:55, endln:79:65
  |vpiContAssign:
  \_ContAssign: , line:346:11, endln:346:33
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_RefObj: (work@vscale_ctrl.uses_md), line:346:26, endln:346:33
      |vpiParent:
      \_ContAssign: , line:346:11, endln:346:33
      |vpiName:uses_md
      |vpiFullName:work@vscale_ctrl.uses_md
      |vpiActual:
      \_Net: (work@vscale_ctrl.uses_md), line:98:55, endln:98:62
    |vpiLhs:
    \_RefObj: (work@vscale_ctrl.md_req_valid), line:346:11, endln:346:23
      |vpiParent:
      \_ContAssign: , line:346:11, endln:346:33
      |vpiName:md_req_valid
      |vpiFullName:work@vscale_ctrl.md_req_valid
      |vpiActual:
      \_Net: (work@vscale_ctrl.md_req_valid), line:28:55, endln:28:67
  |vpiContAssign:
  \_ContAssign: , line:403:11, endln:403:59
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_Operation: , line:403:26, endln:403:59
      |vpiParent:
      \_ContAssign: , line:403:11, endln:403:59
      |vpiOpType:26
      |vpiOperand:
      \_RefObj: (work@vscale_ctrl.branch_taken_unkilled), line:403:26, endln:403:47
        |vpiParent:
        \_Operation: , line:403:26, endln:403:59
        |vpiName:branch_taken_unkilled
        |vpiFullName:work@vscale_ctrl.branch_taken_unkilled
        |vpiActual:
        \_Net: (work@vscale_ctrl.branch_taken_unkilled), line:81:55, endln:81:76
      |vpiOperand:
      \_Operation: , line:403:51, endln:403:59
        |vpiParent:
        \_Operation: , line:403:26, endln:403:59
        |vpiOpType:3
        |vpiOperand:
        \_RefObj: (work@vscale_ctrl.kill_DX), line:403:52, endln:403:59
          |vpiParent:
          \_Operation: , line:403:51, endln:403:59
          |vpiName:kill_DX
          |vpiFullName:work@vscale_ctrl.kill_DX
          |vpiActual:
          \_Net: (work@vscale_ctrl.kill_DX), line:47:55, endln:47:62
    |vpiLhs:
    \_RefObj: (work@vscale_ctrl.branch_taken), line:403:11, endln:403:23
      |vpiParent:
      \_ContAssign: , line:403:11, endln:403:59
      |vpiName:branch_taken
      |vpiFullName:work@vscale_ctrl.branch_taken
      |vpiActual:
      \_Net: (work@vscale_ctrl.branch_taken), line:82:55, endln:82:67
  |vpiContAssign:
  \_ContAssign: , line:404:11, endln:404:41
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_Operation: , line:404:17, endln:404:41
      |vpiParent:
      \_ContAssign: , line:404:11, endln:404:41
      |vpiOpType:26
      |vpiOperand:
      \_RefObj: (work@vscale_ctrl.jal_unkilled), line:404:17, endln:404:29
        |vpiParent:
        \_Operation: , line:404:17, endln:404:41
        |vpiName:jal_unkilled
        |vpiFullName:work@vscale_ctrl.jal_unkilled
        |vpiActual:
        \_Net: (work@vscale_ctrl.jal_unkilled), line:85:55, endln:85:67
      |vpiOperand:
      \_Operation: , line:404:33, endln:404:41
        |vpiParent:
        \_Operation: , line:404:17, endln:404:41
        |vpiOpType:3
        |vpiOperand:
        \_RefObj: (work@vscale_ctrl.kill_DX), line:404:34, endln:404:41
          |vpiParent:
          \_Operation: , line:404:33, endln:404:41
          |vpiName:kill_DX
          |vpiFullName:work@vscale_ctrl.kill_DX
          |vpiActual:
          \_Net: (work@vscale_ctrl.kill_DX), line:47:55, endln:47:62
    |vpiLhs:
    \_RefObj: (work@vscale_ctrl.jal), line:404:11, endln:404:14
      |vpiParent:
      \_ContAssign: , line:404:11, endln:404:41
      |vpiName:jal
      |vpiFullName:work@vscale_ctrl.jal
      |vpiActual:
      \_Net: (work@vscale_ctrl.jal), line:86:55, endln:86:58
  |vpiContAssign:
  \_ContAssign: , line:405:11, endln:405:43
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_Operation: , line:405:18, endln:405:43
      |vpiParent:
      \_ContAssign: , line:405:11, endln:405:43
      |vpiOpType:26
      |vpiOperand:
      \_RefObj: (work@vscale_ctrl.jalr_unkilled), line:405:18, endln:405:31
        |vpiParent:
        \_Operation: , line:405:18, endln:405:43
        |vpiName:jalr_unkilled
        |vpiFullName:work@vscale_ctrl.jalr_unkilled
        |vpiActual:
        \_Net: (work@vscale_ctrl.jalr_unkilled), line:87:55, endln:87:68
      |vpiOperand:
      \_Operation: , line:405:35, endln:405:43
        |vpiParent:
        \_Operation: , line:405:18, endln:405:43
        |vpiOpType:3
        |vpiOperand:
        \_RefObj: (work@vscale_ctrl.kill_DX), line:405:36, endln:405:43
          |vpiParent:
          \_Operation: , line:405:35, endln:405:43
          |vpiName:kill_DX
          |vpiFullName:work@vscale_ctrl.kill_DX
          |vpiActual:
          \_Net: (work@vscale_ctrl.kill_DX), line:47:55, endln:47:62
    |vpiLhs:
    \_RefObj: (work@vscale_ctrl.jalr), line:405:11, endln:405:15
      |vpiParent:
      \_ContAssign: , line:405:11, endln:405:43
      |vpiName:jalr
      |vpiFullName:work@vscale_ctrl.jalr
      |vpiActual:
      \_Net: (work@vscale_ctrl.jalr), line:88:55, endln:88:59
  |vpiContAssign:
  \_ContAssign: , line:406:11, endln:406:43
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_Operation: , line:406:18, endln:406:43
      |vpiParent:
      \_ContAssign: , line:406:11, endln:406:43
      |vpiOpType:26
      |vpiOperand:
      \_RefObj: (work@vscale_ctrl.eret_unkilled), line:406:18, endln:406:31
        |vpiParent:
        \_Operation: , line:406:18, endln:406:43
        |vpiName:eret_unkilled
        |vpiFullName:work@vscale_ctrl.eret_unkilled
        |vpiActual:
        \_Net: (work@vscale_ctrl.eret_unkilled), line:76:55, endln:76:68
      |vpiOperand:
      \_Operation: , line:406:35, endln:406:43
        |vpiParent:
        \_Operation: , line:406:18, endln:406:43
        |vpiOpType:3
        |vpiOperand:
        \_RefObj: (work@vscale_ctrl.kill_DX), line:406:36, endln:406:43
          |vpiParent:
          \_Operation: , line:406:35, endln:406:43
          |vpiName:kill_DX
          |vpiFullName:work@vscale_ctrl.kill_DX
          |vpiActual:
          \_Net: (work@vscale_ctrl.kill_DX), line:47:55, endln:47:62
    |vpiLhs:
    \_RefObj: (work@vscale_ctrl.eret), line:406:11, endln:406:15
      |vpiParent:
      \_ContAssign: , line:406:11, endln:406:43
      |vpiName:eret
      |vpiFullName:work@vscale_ctrl.eret
      |vpiActual:
      \_Net: (work@vscale_ctrl.eret), line:35:55, endln:35:59
  |vpiContAssign:
  \_ContAssign: , line:407:11, endln:407:49
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_Operation: , line:407:21, endln:407:49
      |vpiParent:
      \_ContAssign: , line:407:11, endln:407:49
      |vpiOpType:26
      |vpiOperand:
      \_RefObj: (work@vscale_ctrl.dmem_en_unkilled), line:407:21, endln:407:37
        |vpiParent:
        \_Operation: , line:407:21, endln:407:49
        |vpiName:dmem_en_unkilled
        |vpiFullName:work@vscale_ctrl.dmem_en_unkilled
        |vpiActual:
        \_Net: (work@vscale_ctrl.dmem_en_unkilled), line:83:55, endln:83:71
      |vpiOperand:
      \_Operation: , line:407:41, endln:407:49
        |vpiParent:
        \_Operation: , line:407:21, endln:407:49
        |vpiOpType:3
        |vpiOperand:
        \_RefObj: (work@vscale_ctrl.kill_DX), line:407:42, endln:407:49
          |vpiParent:
          \_Operation: , line:407:41, endln:407:49
          |vpiName:kill_DX
          |vpiFullName:work@vscale_ctrl.kill_DX
          |vpiActual:
          \_Net: (work@vscale_ctrl.kill_DX), line:47:55, endln:47:62
    |vpiLhs:
    \_RefObj: (work@vscale_ctrl.dmem_en), line:407:11, endln:407:18
      |vpiParent:
      \_ContAssign: , line:407:11, endln:407:49
      |vpiName:dmem_en
      |vpiFullName:work@vscale_ctrl.dmem_en
      |vpiActual:
      \_Net: (work@vscale_ctrl.dmem_en), line:24:55, endln:24:62
  |vpiContAssign:
  \_ContAssign: , line:408:11, endln:408:51
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_Operation: , line:408:22, endln:408:51
      |vpiParent:
      \_ContAssign: , line:408:11, endln:408:51
      |vpiOpType:26
      |vpiOperand:
      \_RefObj: (work@vscale_ctrl.dmem_wen_unkilled), line:408:22, endln:408:39
        |vpiParent:
        \_Operation: , line:408:22, endln:408:51
        |vpiName:dmem_wen_unkilled
        |vpiFullName:work@vscale_ctrl.dmem_wen_unkilled
        |vpiActual:
        \_Net: (work@vscale_ctrl.dmem_wen_unkilled), line:84:55, endln:84:72
      |vpiOperand:
      \_Operation: , line:408:43, endln:408:51
        |vpiParent:
        \_Operation: , line:408:22, endln:408:51
        |vpiOpType:3
        |vpiOperand:
        \_RefObj: (work@vscale_ctrl.kill_DX), line:408:44, endln:408:51
          |vpiParent:
          \_Operation: , line:408:43, endln:408:51
          |vpiName:kill_DX
          |vpiFullName:work@vscale_ctrl.kill_DX
          |vpiActual:
          \_Net: (work@vscale_ctrl.kill_DX), line:47:55, endln:47:62
    |vpiLhs:
    \_RefObj: (work@vscale_ctrl.dmem_wen), line:408:11, endln:408:19
      |vpiParent:
      \_ContAssign: , line:408:11, endln:408:51
      |vpiName:dmem_wen
      |vpiFullName:work@vscale_ctrl.dmem_wen
      |vpiActual:
      \_Net: (work@vscale_ctrl.dmem_wen), line:25:55, endln:25:63
  |vpiContAssign:
  \_ContAssign: , line:409:11, endln:409:53
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_Operation: , line:409:23, endln:409:53
      |vpiParent:
      \_ContAssign: , line:409:11, endln:409:53
      |vpiOpType:26
      |vpiOperand:
      \_RefObj: (work@vscale_ctrl.wr_reg_unkilled_DX), line:409:23, endln:409:41
        |vpiParent:
        \_Operation: , line:409:23, endln:409:53
        |vpiName:wr_reg_unkilled_DX
        |vpiFullName:work@vscale_ctrl.wr_reg_unkilled_DX
        |vpiActual:
        \_Net: (work@vscale_ctrl.wr_reg_unkilled_DX), line:90:55, endln:90:73
      |vpiOperand:
      \_Operation: , line:409:45, endln:409:53
        |vpiParent:
        \_Operation: , line:409:23, endln:409:53
        |vpiOpType:3
        |vpiOperand:
        \_RefObj: (work@vscale_ctrl.kill_DX), line:409:46, endln:409:53
          |vpiParent:
          \_Operation: , line:409:45, endln:409:53
          |vpiName:kill_DX
          |vpiFullName:work@vscale_ctrl.kill_DX
          |vpiActual:
          \_Net: (work@vscale_ctrl.kill_DX), line:47:55, endln:47:62
    |vpiLhs:
    \_RefObj: (work@vscale_ctrl.wr_reg_DX), line:409:11, endln:409:20
      |vpiParent:
      \_ContAssign: , line:409:11, endln:409:53
      |vpiName:wr_reg_DX
      |vpiFullName:work@vscale_ctrl.wr_reg_DX
      |vpiActual:
      \_Net: (work@vscale_ctrl.wr_reg_DX), line:91:55, endln:91:64
  |vpiContAssign:
  \_ContAssign: , line:410:11, endln:410:49
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_Operation: , line:410:21, endln:410:49
      |vpiParent:
      \_ContAssign: , line:410:11, endln:410:49
      |vpiOpType:26
      |vpiOperand:
      \_RefObj: (work@vscale_ctrl.uses_md_unkilled), line:410:21, endln:410:37
        |vpiParent:
        \_Operation: , line:410:21, endln:410:49
        |vpiName:uses_md_unkilled
        |vpiFullName:work@vscale_ctrl.uses_md_unkilled
        |vpiActual:
        \_Net: (work@vscale_ctrl.uses_md_unkilled), line:97:55, endln:97:71
      |vpiOperand:
      \_Operation: , line:410:41, endln:410:49
        |vpiParent:
        \_Operation: , line:410:21, endln:410:49
        |vpiOpType:3
        |vpiOperand:
        \_RefObj: (work@vscale_ctrl.kill_DX), line:410:42, endln:410:49
          |vpiParent:
          \_Operation: , line:410:41, endln:410:49
          |vpiName:kill_DX
          |vpiFullName:work@vscale_ctrl.kill_DX
          |vpiActual:
          \_Net: (work@vscale_ctrl.kill_DX), line:47:55, endln:47:62
    |vpiLhs:
    \_RefObj: (work@vscale_ctrl.uses_md), line:410:11, endln:410:18
      |vpiParent:
      \_ContAssign: , line:410:11, endln:410:49
      |vpiName:uses_md
      |vpiFullName:work@vscale_ctrl.uses_md
      |vpiActual:
      \_Net: (work@vscale_ctrl.uses_md), line:98:55, endln:98:62
  |vpiContAssign:
  \_ContAssign: , line:411:11, endln:411:47
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_Operation: , line:411:20, endln:411:47
      |vpiParent:
      \_ContAssign: , line:411:11, endln:411:47
      |vpiOpType:26
      |vpiOperand:
      \_RefObj: (work@vscale_ctrl.wfi_unkilled_DX), line:411:20, endln:411:35
        |vpiParent:
        \_Operation: , line:411:20, endln:411:47
        |vpiName:wfi_unkilled_DX
        |vpiFullName:work@vscale_ctrl.wfi_unkilled_DX
        |vpiActual:
        \_Net: (work@vscale_ctrl.wfi_unkilled_DX), line:99:20, endln:99:35
      |vpiOperand:
      \_Operation: , line:411:39, endln:411:47
        |vpiParent:
        \_Operation: , line:411:20, endln:411:47
        |vpiOpType:3
        |vpiOperand:
        \_RefObj: (work@vscale_ctrl.kill_DX), line:411:40, endln:411:47
          |vpiParent:
          \_Operation: , line:411:39, endln:411:47
          |vpiName:kill_DX
          |vpiFullName:work@vscale_ctrl.kill_DX
          |vpiActual:
          \_Net: (work@vscale_ctrl.kill_DX), line:47:55, endln:47:62
    |vpiLhs:
    \_RefObj: (work@vscale_ctrl.wfi_DX), line:411:11, endln:411:17
      |vpiParent:
      \_ContAssign: , line:411:11, endln:411:47
      |vpiName:wfi_DX
      |vpiFullName:work@vscale_ctrl.wfi_DX
      |vpiActual:
      \_Net: (work@vscale_ctrl.wfi_DX), line:100:20, endln:100:26
  |vpiContAssign:
  \_ContAssign: , line:412:11, endln:412:61
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_Operation: , line:412:21, endln:412:61
      |vpiParent:
      \_ContAssign: , line:412:11, endln:412:61
      |vpiOpType:32
      |vpiOperand:
      \_RefObj: (work@vscale_ctrl.kill_DX), line:412:22, endln:412:29
        |vpiParent:
        \_Operation: , line:412:21, endln:412:61
        |vpiName:kill_DX
        |vpiFullName:work@vscale_ctrl.kill_DX
        |vpiActual:
        \_Net: (work@vscale_ctrl.kill_DX), line:47:55, endln:47:62
      |vpiOperand:
      \_Constant: , line:36:23, endln:36:24
        |vpiParent:
        \_Operation: , line:412:21, endln:412:61
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiOperand:
      \_RefObj: (work@vscale_ctrl.csr_cmd_unkilled), line:412:45, endln:412:61
        |vpiParent:
        \_Operation: , line:412:21, endln:412:61
        |vpiName:csr_cmd_unkilled
        |vpiFullName:work@vscale_ctrl.csr_cmd_unkilled
        |vpiActual:
        \_Net: (work@vscale_ctrl.csr_cmd_unkilled), line:101:55, endln:101:71
    |vpiLhs:
    \_RefObj: (work@vscale_ctrl.csr_cmd), line:412:11, endln:412:18
      |vpiParent:
      \_ContAssign: , line:412:11, endln:412:61
      |vpiName:csr_cmd
      |vpiFullName:work@vscale_ctrl.csr_cmd
      |vpiActual:
      \_Net: (work@vscale_ctrl.csr_cmd), line:36:55, endln:36:62
  |vpiContAssign:
  \_ContAssign: , line:413:11, endln:413:57
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_Operation: , line:413:22, endln:413:57
      |vpiParent:
      \_ContAssign: , line:413:11, endln:413:57
      |vpiOpType:27
      |vpiOperand:
      \_Operation: , line:413:22, endln:413:49
        |vpiParent:
        \_Operation: , line:413:22, endln:413:57
        |vpiOpType:27
        |vpiOperand:
        \_Operation: , line:413:22, endln:413:41
          |vpiParent:
          \_Operation: , line:413:22, endln:413:49
          |vpiOpType:27
          |vpiOperand:
          \_RefObj: (work@vscale_ctrl.branch_taken), line:413:22, endln:413:34
            |vpiParent:
            \_Operation: , line:413:22, endln:413:41
            |vpiName:branch_taken
            |vpiFullName:work@vscale_ctrl.branch_taken
            |vpiActual:
            \_Net: (work@vscale_ctrl.branch_taken), line:82:55, endln:82:67
          |vpiOperand:
          \_RefObj: (work@vscale_ctrl.jal), line:413:38, endln:413:41
            |vpiParent:
            \_Operation: , line:413:22, endln:413:41
            |vpiName:jal
            |vpiFullName:work@vscale_ctrl.jal
            |vpiActual:
            \_Net: (work@vscale_ctrl.jal), line:86:55, endln:86:58
        |vpiOperand:
        \_RefObj: (work@vscale_ctrl.jalr), line:413:45, endln:413:49
          |vpiParent:
          \_Operation: , line:413:22, endln:413:49
          |vpiName:jalr
          |vpiFullName:work@vscale_ctrl.jalr
          |vpiActual:
          \_Net: (work@vscale_ctrl.jalr), line:88:55, endln:88:59
      |vpiOperand:
      \_RefObj: (work@vscale_ctrl.eret), line:413:53, endln:413:57
        |vpiParent:
        \_Operation: , line:413:22, endln:413:57
        |vpiName:eret
        |vpiFullName:work@vscale_ctrl.eret
        |vpiActual:
        \_Net: (work@vscale_ctrl.eret), line:35:55, endln:35:59
    |vpiLhs:
    \_RefObj: (work@vscale_ctrl.redirect), line:413:11, endln:413:19
      |vpiParent:
      \_ContAssign: , line:413:11, endln:413:57
      |vpiName:redirect
      |vpiFullName:work@vscale_ctrl.redirect
      |vpiActual:
      \_Net: (work@vscale_ctrl.redirect), line:89:55, endln:89:63
  |vpiContAssign:
  \_ContAssign: , line:460:11, endln:461:48
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_Operation: , line:460:27, endln:461:48
      |vpiParent:
      \_ContAssign: , line:460:11, endln:461:48
      |vpiOpType:26
      |vpiOperand:
      \_Operation: , line:460:27, endln:460:61
        |vpiParent:
        \_Operation: , line:460:27, endln:461:48
        |vpiOpType:26
        |vpiOperand:
        \_Operation: , line:460:27, endln:460:42
          |vpiParent:
          \_Operation: , line:460:27, endln:460:61
          |vpiOpType:3
          |vpiOperand:
          \_RefObj: (work@vscale_ctrl.prev_killed_WB), line:460:28, endln:460:42
            |vpiParent:
            \_Operation: , line:460:27, endln:460:42
            |vpiName:prev_killed_WB
            |vpiFullName:work@vscale_ctrl.prev_killed_WB
            |vpiActual:
            \_Net: (work@vscale_ctrl.prev_killed_WB), line:109:55, endln:109:69
        |vpiOperand:
        \_RefObj: (work@vscale_ctrl.wfi_unkilled_WB), line:460:46, endln:460:61
          |vpiParent:
          \_Operation: , line:460:27, endln:460:61
          |vpiName:wfi_unkilled_WB
          |vpiFullName:work@vscale_ctrl.wfi_unkilled_WB
          |vpiActual:
          \_Net: (work@vscale_ctrl.wfi_unkilled_WB), line:111:20, endln:111:35
      |vpiOperand:
      \_Operation: , line:461:9, endln:461:48
        |vpiParent:
        \_Operation: , line:460:27, endln:461:48
        |vpiOpType:3
        |vpiOperand:
        \_Operation: , line:461:11, endln:461:47
          |vpiParent:
          \_Operation: , line:461:9, endln:461:48
          |vpiOpType:27
          |vpiOperand:
          \_RefObj: (work@vscale_ctrl.interrupt_taken), line:461:11, endln:461:26
            |vpiParent:
            \_Operation: , line:461:11, endln:461:47
            |vpiName:interrupt_taken
            |vpiFullName:work@vscale_ctrl.interrupt_taken
            |vpiActual:
            \_Net: (work@vscale_ctrl.interrupt_taken), line:40:41, endln:40:56
          |vpiOperand:
          \_RefObj: (work@vscale_ctrl.interrupt_pending), line:461:30, endln:461:47
            |vpiParent:
            \_Operation: , line:461:11, endln:461:47
            |vpiName:interrupt_pending
            |vpiFullName:work@vscale_ctrl.interrupt_pending
            |vpiActual:
            \_Net: (work@vscale_ctrl.interrupt_pending), line:39:41, endln:39:58
    |vpiLhs:
    \_RefObj: (work@vscale_ctrl.active_wfi_WB), line:460:11, endln:460:24
      |vpiParent:
      \_ContAssign: , line:460:11, endln:461:48
      |vpiName:active_wfi_WB
      |vpiFullName:work@vscale_ctrl.active_wfi_WB
      |vpiActual:
      \_Net: (work@vscale_ctrl.active_wfi_WB), line:120:20, endln:120:33
  |vpiContAssign:
  \_ContAssign: , line:463:11, endln:463:38
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_Operation: , line:463:21, endln:463:38
      |vpiParent:
      \_ContAssign: , line:463:11, endln:463:38
      |vpiOpType:27
      |vpiOperand:
      \_RefObj: (work@vscale_ctrl.stall_WB), line:463:21, endln:463:29
        |vpiParent:
        \_Operation: , line:463:21, endln:463:38
        |vpiName:stall_WB
        |vpiFullName:work@vscale_ctrl.stall_WB
        |vpiActual:
        \_Net: (work@vscale_ctrl.stall_WB), line:48:55, endln:48:63
      |vpiOperand:
      \_RefObj: (work@vscale_ctrl.ex_WB), line:463:33, endln:463:38
        |vpiParent:
        \_Operation: , line:463:21, endln:463:38
        |vpiName:ex_WB
        |vpiFullName:work@vscale_ctrl.ex_WB
        |vpiActual:
        \_Net: (work@vscale_ctrl.ex_WB), line:114:55, endln:114:60
    |vpiLhs:
    \_RefObj: (work@vscale_ctrl.kill_WB), line:463:11, endln:463:18
      |vpiParent:
      \_ContAssign: , line:463:11, endln:463:38
      |vpiName:kill_WB
      |vpiFullName:work@vscale_ctrl.kill_WB
      |vpiActual:
      \_Net: (work@vscale_ctrl.kill_WB), line:49:55, endln:49:62
  |vpiContAssign:
  \_ContAssign: , line:464:11, endln:464:114
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_Operation: , line:464:22, endln:464:114
      |vpiParent:
      \_ContAssign: , line:464:11, endln:464:114
      |vpiOpType:26
      |vpiOperand:
      \_Operation: , line:464:23, endln:464:99
        |vpiParent:
        \_Operation: , line:464:22, endln:464:114
        |vpiOpType:27
        |vpiOperand:
        \_Operation: , line:464:23, endln:464:82
          |vpiParent:
          \_Operation: , line:464:23, endln:464:99
          |vpiOpType:27
          |vpiOperand:
          \_Operation: , line:464:24, endln:464:47
            |vpiParent:
            \_Operation: , line:464:23, endln:464:82
            |vpiOpType:26
            |vpiOperand:
            \_RefObj: (work@vscale_ctrl.dmem_wait), line:464:24, endln:464:33
              |vpiParent:
              \_Operation: , line:464:24, endln:464:47
              |vpiName:dmem_wait
              |vpiFullName:work@vscale_ctrl.dmem_wait
              |vpiActual:
              \_Net: (work@vscale_ctrl.dmem_wait), line:13:55, endln:13:64
            |vpiOperand:
            \_RefObj: (work@vscale_ctrl.dmem_en_WB), line:464:37, endln:464:47
              |vpiParent:
              \_Operation: , line:464:24, endln:464:47
              |vpiName:dmem_en_WB
              |vpiFullName:work@vscale_ctrl.dmem_en_WB
              |vpiActual:
              \_Net: (work@vscale_ctrl.dmem_en_WB), line:108:55, endln:108:65
          |vpiOperand:
          \_Operation: , line:464:53, endln:464:81
            |vpiParent:
            \_Operation: , line:464:23, endln:464:82
            |vpiOpType:26
            |vpiOperand:
            \_RefObj: (work@vscale_ctrl.uses_md_WB), line:464:53, endln:464:63
              |vpiParent:
              \_Operation: , line:464:53, endln:464:81
              |vpiName:uses_md_WB
              |vpiFullName:work@vscale_ctrl.uses_md_WB
              |vpiActual:
              \_Net: (work@vscale_ctrl.uses_md_WB), line:110:55, endln:110:65
            |vpiOperand:
            \_Operation: , line:464:67, endln:464:81
              |vpiParent:
              \_Operation: , line:464:53, endln:464:81
              |vpiOpType:3
              |vpiOperand:
              \_RefObj: (work@vscale_ctrl.md_resp_valid), line:464:68, endln:464:81
                |vpiParent:
                \_Operation: , line:464:67, endln:464:81
                |vpiName:md_resp_valid
                |vpiFullName:work@vscale_ctrl.md_resp_valid
                |vpiActual:
                \_Net: (work@vscale_ctrl.md_resp_valid), line:34:55, endln:34:68
        |vpiOperand:
        \_RefObj: (work@vscale_ctrl.active_wfi_WB), line:464:86, endln:464:99
          |vpiParent:
          \_Operation: , line:464:23, endln:464:99
          |vpiName:active_wfi_WB
          |vpiFullName:work@vscale_ctrl.active_wfi_WB
          |vpiActual:
          \_Net: (work@vscale_ctrl.active_wfi_WB), line:120:20, endln:120:33
      |vpiOperand:
      \_Operation: , line:464:104, endln:464:114
        |vpiParent:
        \_Operation: , line:464:22, endln:464:114
        |vpiOpType:3
        |vpiOperand:
        \_RefObj: (work@vscale_ctrl.exception), line:464:105, endln:464:114
          |vpiParent:
          \_Operation: , line:464:104, endln:464:114
          |vpiName:exception
          |vpiFullName:work@vscale_ctrl.exception
          |vpiActual:
          \_Net: (work@vscale_ctrl.exception), line:117:55, endln:117:64
    |vpiLhs:
    \_RefObj: (work@vscale_ctrl.stall_WB), line:464:11, endln:464:19
      |vpiParent:
      \_ContAssign: , line:464:11, endln:464:114
      |vpiName:stall_WB
      |vpiFullName:work@vscale_ctrl.stall_WB
      |vpiActual:
      \_Net: (work@vscale_ctrl.stall_WB), line:48:55, endln:48:63
  |vpiContAssign:
  \_ContAssign: , line:465:11, endln:465:48
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_RefObj: (work@vscale_ctrl.dmem_badmem_e), line:465:35, endln:465:48
      |vpiParent:
      \_ContAssign: , line:465:11, endln:465:48
      |vpiName:dmem_badmem_e
      |vpiFullName:work@vscale_ctrl.dmem_badmem_e
      |vpiActual:
      \_Net: (work@vscale_ctrl.dmem_badmem_e), line:14:55, endln:14:68
    |vpiLhs:
    \_RefObj: (work@vscale_ctrl.dmem_access_exception), line:465:11, endln:465:32
      |vpiParent:
      \_ContAssign: , line:465:11, endln:465:48
      |vpiName:dmem_access_exception
      |vpiFullName:work@vscale_ctrl.dmem_access_exception
      |vpiActual:
      \_Net: (work@vscale_ctrl.dmem_access_exception), line:116:55, endln:116:76
  |vpiContAssign:
  \_ContAssign: , line:466:11, endln:466:53
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_Operation: , line:466:19, endln:466:53
      |vpiParent:
      \_ContAssign: , line:466:11, endln:466:53
      |vpiOpType:27
      |vpiOperand:
      \_RefObj: (work@vscale_ctrl.had_ex_WB), line:466:19, endln:466:28
        |vpiParent:
        \_Operation: , line:466:19, endln:466:53
        |vpiName:had_ex_WB
        |vpiFullName:work@vscale_ctrl.had_ex_WB
        |vpiActual:
        \_Net: (work@vscale_ctrl.had_ex_WB), line:105:55, endln:105:64
      |vpiOperand:
      \_RefObj: (work@vscale_ctrl.dmem_access_exception), line:466:32, endln:466:53
        |vpiParent:
        \_Operation: , line:466:19, endln:466:53
        |vpiName:dmem_access_exception
        |vpiFullName:work@vscale_ctrl.dmem_access_exception
        |vpiActual:
        \_Net: (work@vscale_ctrl.dmem_access_exception), line:116:55, endln:116:76
    |vpiLhs:
    \_RefObj: (work@vscale_ctrl.ex_WB), line:466:11, endln:466:16
      |vpiParent:
      \_ContAssign: , line:466:11, endln:466:53
      |vpiName:ex_WB
      |vpiFullName:work@vscale_ctrl.ex_WB
      |vpiActual:
      \_Net: (work@vscale_ctrl.ex_WB), line:114:55, endln:114:60
  |vpiContAssign:
  \_ContAssign: , line:467:11, endln:467:48
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_Operation: , line:467:23, endln:467:48
      |vpiParent:
      \_ContAssign: , line:467:11, endln:467:48
      |vpiOpType:27
      |vpiOperand:
      \_RefObj: (work@vscale_ctrl.prev_killed_WB), line:467:23, endln:467:37
        |vpiParent:
        \_Operation: , line:467:23, endln:467:48
        |vpiName:prev_killed_WB
        |vpiFullName:work@vscale_ctrl.prev_killed_WB
        |vpiActual:
        \_Net: (work@vscale_ctrl.prev_killed_WB), line:109:55, endln:109:69
      |vpiOperand:
      \_RefObj: (work@vscale_ctrl.kill_WB), line:467:41, endln:467:48
        |vpiParent:
        \_Operation: , line:467:23, endln:467:48
        |vpiName:kill_WB
        |vpiFullName:work@vscale_ctrl.kill_WB
        |vpiActual:
        \_Net: (work@vscale_ctrl.kill_WB), line:49:55, endln:49:62
    |vpiLhs:
    \_RefObj: (work@vscale_ctrl.killed_WB), line:467:11, endln:467:20
      |vpiParent:
      \_ContAssign: , line:467:11, endln:467:48
      |vpiName:killed_WB
      |vpiFullName:work@vscale_ctrl.killed_WB
      |vpiActual:
      \_Net: (work@vscale_ctrl.killed_WB), line:118:55, endln:118:64
  |vpiContAssign:
  \_ContAssign: , line:480:11, endln:480:31
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_RefObj: (work@vscale_ctrl.ex_WB), line:480:26, endln:480:31
      |vpiParent:
      \_ContAssign: , line:480:11, endln:480:31
      |vpiName:ex_WB
      |vpiFullName:work@vscale_ctrl.ex_WB
      |vpiActual:
      \_Net: (work@vscale_ctrl.ex_WB), line:114:55, endln:114:60
    |vpiLhs:
    \_RefObj: (work@vscale_ctrl.exception_WB), line:480:11, endln:480:23
      |vpiParent:
      \_ContAssign: , line:480:11, endln:480:31
      |vpiName:exception_WB
      |vpiFullName:work@vscale_ctrl.exception_WB
      |vpiActual:
      \_Net: (work@vscale_ctrl.exception_WB), line:50:55, endln:50:67
  |vpiContAssign:
  \_ContAssign: , line:481:11, endln:481:41
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_RefObj: (work@vscale_ctrl.ex_code_WB), line:481:31, endln:481:41
      |vpiParent:
      \_ContAssign: , line:481:11, endln:481:41
      |vpiName:ex_code_WB
      |vpiFullName:work@vscale_ctrl.ex_code_WB
      |vpiActual:
      \_Net: (work@vscale_ctrl.ex_code_WB), line:115:55, endln:115:65
    |vpiLhs:
    \_RefObj: (work@vscale_ctrl.exception_code_WB), line:481:11, endln:481:28
      |vpiParent:
      \_ContAssign: , line:481:11, endln:481:41
      |vpiName:exception_code_WB
      |vpiFullName:work@vscale_ctrl.exception_code_WB
      |vpiActual:
      \_Net: (work@vscale_ctrl.exception_code_WB), line:51:55, endln:51:72
  |vpiContAssign:
  \_ContAssign: , line:482:11, endln:482:53
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_Operation: , line:482:23, endln:482:53
      |vpiParent:
      \_ContAssign: , line:482:11, endln:482:53
      |vpiOpType:26
      |vpiOperand:
      \_RefObj: (work@vscale_ctrl.wr_reg_unkilled_WB), line:482:23, endln:482:41
        |vpiParent:
        \_Operation: , line:482:23, endln:482:53
        |vpiName:wr_reg_unkilled_WB
        |vpiFullName:work@vscale_ctrl.wr_reg_unkilled_WB
        |vpiActual:
        \_Net: (work@vscale_ctrl.wr_reg_unkilled_WB), line:104:55, endln:104:73
      |vpiOperand:
      \_Operation: , line:482:45, endln:482:53
        |vpiParent:
        \_Operation: , line:482:23, endln:482:53
        |vpiOpType:3
        |vpiOperand:
        \_RefObj: (work@vscale_ctrl.kill_WB), line:482:46, endln:482:53
          |vpiParent:
          \_Operation: , line:482:45, endln:482:53
          |vpiName:kill_WB
          |vpiFullName:work@vscale_ctrl.kill_WB
          |vpiActual:
          \_Net: (work@vscale_ctrl.kill_WB), line:49:55, endln:49:62
    |vpiLhs:
    \_RefObj: (work@vscale_ctrl.wr_reg_WB), line:482:11, endln:482:20
      |vpiParent:
      \_ContAssign: , line:482:11, endln:482:53
      |vpiName:wr_reg_WB
      |vpiFullName:work@vscale_ctrl.wr_reg_WB
      |vpiActual:
      \_Net: (work@vscale_ctrl.wr_reg_WB), line:41:55, endln:41:64
  |vpiContAssign:
  \_ContAssign: , line:483:11, endln:483:46
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_Operation: , line:483:23, endln:483:46
      |vpiParent:
      \_ContAssign: , line:483:11, endln:483:46
      |vpiOpType:3
      |vpiOperand:
      \_Operation: , line:483:25, endln:483:45
        |vpiParent:
        \_Operation: , line:483:23, endln:483:46
        |vpiOpType:27
        |vpiOperand:
        \_RefObj: (work@vscale_ctrl.kill_WB), line:483:25, endln:483:32
          |vpiParent:
          \_Operation: , line:483:25, endln:483:45
          |vpiName:kill_WB
          |vpiFullName:work@vscale_ctrl.kill_WB
          |vpiActual:
          \_Net: (work@vscale_ctrl.kill_WB), line:49:55, endln:49:62
        |vpiOperand:
        \_RefObj: (work@vscale_ctrl.killed_WB), line:483:36, endln:483:45
          |vpiParent:
          \_Operation: , line:483:25, endln:483:45
          |vpiName:killed_WB
          |vpiFullName:work@vscale_ctrl.killed_WB
          |vpiActual:
          \_Net: (work@vscale_ctrl.killed_WB), line:118:55, endln:118:64
    |vpiLhs:
    \_RefObj: (work@vscale_ctrl.retire_WB), line:483:11, endln:483:20
      |vpiParent:
      \_ContAssign: , line:483:11, endln:483:46
      |vpiName:retire_WB
      |vpiFullName:work@vscale_ctrl.retire_WB
      |vpiActual:
      \_Net: (work@vscale_ctrl.retire_WB), line:52:55, endln:52:64
  |vpiContAssign:
  \_ContAssign: , line:487:11, endln:487:50
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_Operation: , line:487:24, endln:487:50
      |vpiParent:
      \_ContAssign: , line:487:11, endln:487:50
      |vpiOpType:26
      |vpiOperand:
      \_RefObj: (work@vscale_ctrl.dmem_en_WB), line:487:24, endln:487:34
        |vpiParent:
        \_Operation: , line:487:24, endln:487:50
        |vpiName:dmem_en_WB
        |vpiFullName:work@vscale_ctrl.dmem_en_WB
        |vpiActual:
        \_Net: (work@vscale_ctrl.dmem_en_WB), line:108:55, endln:108:65
      |vpiOperand:
      \_Operation: , line:487:38, endln:487:50
        |vpiParent:
        \_Operation: , line:487:24, endln:487:50
        |vpiOpType:3
        |vpiOperand:
        \_RefObj: (work@vscale_ctrl.store_in_WB), line:487:39, endln:487:50
          |vpiParent:
          \_Operation: , line:487:38, endln:487:50
          |vpiName:store_in_WB
          |vpiFullName:work@vscale_ctrl.store_in_WB
          |vpiActual:
          \_Net: (work@vscale_ctrl.store_in_WB), line:107:55, endln:107:66
    |vpiLhs:
    \_RefObj: (work@vscale_ctrl.load_in_WB), line:487:11, endln:487:21
      |vpiParent:
      \_ContAssign: , line:487:11, endln:487:50
      |vpiName:load_in_WB
      |vpiFullName:work@vscale_ctrl.load_in_WB
      |vpiActual:
      \_Net: (work@vscale_ctrl.load_in_WB), line:119:55, endln:119:65
  |vpiContAssign:
  \_ContAssign: , line:489:11, endln:490:36
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_Operation: , line:489:21, endln:490:36
      |vpiParent:
      \_ContAssign: , line:489:11, endln:490:36
      |vpiOpType:26
      |vpiOperand:
      \_Operation: , line:489:21, endln:490:24
        |vpiParent:
        \_Operation: , line:489:21, endln:490:36
        |vpiOpType:26
        |vpiOperand:
        \_Operation: , line:489:21, endln:489:60
          |vpiParent:
          \_Operation: , line:489:21, endln:490:24
          |vpiOpType:26
          |vpiOperand:
          \_RefObj: (work@vscale_ctrl.wr_reg_WB), line:489:21, endln:489:30
            |vpiParent:
            \_Operation: , line:489:21, endln:489:60
            |vpiName:wr_reg_WB
            |vpiFullName:work@vscale_ctrl.wr_reg_WB
            |vpiActual:
            \_Net: (work@vscale_ctrl.wr_reg_WB), line:41:55, endln:41:64
          |vpiOperand:
          \_Operation: , line:489:35, endln:489:59
            |vpiParent:
            \_Operation: , line:489:21, endln:489:60
            |vpiOpType:14
            |vpiOperand:
            \_RefObj: (work@vscale_ctrl.rs1_addr), line:489:35, endln:489:43
              |vpiParent:
              \_Operation: , line:489:35, endln:489:59
              |vpiName:rs1_addr
              |vpiFullName:work@vscale_ctrl.rs1_addr
              |vpiActual:
              \_Net: (work@vscale_ctrl.rs1_addr), line:70:55, endln:70:63
            |vpiOperand:
            \_RefObj: (work@vscale_ctrl.reg_to_wr_WB), line:489:47, endln:489:59
              |vpiParent:
              \_Operation: , line:489:35, endln:489:59
              |vpiName:reg_to_wr_WB
              |vpiFullName:work@vscale_ctrl.reg_to_wr_WB
              |vpiActual:
              \_Net: (work@vscale_ctrl.reg_to_wr_WB), line:42:55, endln:42:67
        |vpiOperand:
        \_Operation: , line:490:10, endln:490:23
          |vpiParent:
          \_Operation: , line:489:21, endln:490:24
          |vpiOpType:15
          |vpiOperand:
          \_RefObj: (work@vscale_ctrl.rs1_addr), line:490:10, endln:490:18
            |vpiParent:
            \_Operation: , line:490:10, endln:490:23
            |vpiName:rs1_addr
            |vpiFullName:work@vscale_ctrl.rs1_addr
            |vpiActual:
            \_Net: (work@vscale_ctrl.rs1_addr), line:70:55, endln:70:63
          |vpiOperand:
          \_Constant: , line:490:22, endln:490:23
            |vpiParent:
            \_Operation: , line:490:10, endln:490:23
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiOperand:
      \_RefObj: (work@vscale_ctrl.uses_rs1), line:490:28, endln:490:36
        |vpiParent:
        \_Operation: , line:489:21, endln:490:36
        |vpiName:uses_rs1
        |vpiFullName:work@vscale_ctrl.uses_rs1
        |vpiActual:
        \_Net: (work@vscale_ctrl.uses_rs1), line:124:55, endln:124:63
    |vpiLhs:
    \_RefObj: (work@vscale_ctrl.raw_rs1), line:489:11, endln:489:18
      |vpiParent:
      \_ContAssign: , line:489:11, endln:490:36
      |vpiName:raw_rs1
      |vpiFullName:work@vscale_ctrl.raw_rs1
      |vpiActual:
      \_Net: (work@vscale_ctrl.raw_rs1), line:126:55, endln:126:62
  |vpiContAssign:
  \_ContAssign: , line:491:11, endln:491:46
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_Operation: , line:491:24, endln:491:46
      |vpiParent:
      \_ContAssign: , line:491:11, endln:491:46
      |vpiOpType:26
      |vpiOperand:
      \_Operation: , line:491:24, endln:491:35
        |vpiParent:
        \_Operation: , line:491:24, endln:491:46
        |vpiOpType:3
        |vpiOperand:
        \_RefObj: (work@vscale_ctrl.load_in_WB), line:491:25, endln:491:35
          |vpiParent:
          \_Operation: , line:491:24, endln:491:35
          |vpiName:load_in_WB
          |vpiFullName:work@vscale_ctrl.load_in_WB
          |vpiActual:
          \_Net: (work@vscale_ctrl.load_in_WB), line:119:55, endln:119:65
      |vpiOperand:
      \_RefObj: (work@vscale_ctrl.raw_rs1), line:491:39, endln:491:46
        |vpiParent:
        \_Operation: , line:491:24, endln:491:46
        |vpiName:raw_rs1
        |vpiFullName:work@vscale_ctrl.raw_rs1
        |vpiActual:
        \_Net: (work@vscale_ctrl.raw_rs1), line:126:55, endln:126:62
    |vpiLhs:
    \_RefObj: (work@vscale_ctrl.bypass_rs1), line:491:11, endln:491:21
      |vpiParent:
      \_ContAssign: , line:491:11, endln:491:46
      |vpiName:bypass_rs1
      |vpiFullName:work@vscale_ctrl.bypass_rs1
      |vpiActual:
      \_Net: (work@vscale_ctrl.bypass_rs1), line:19:55, endln:19:65
  |vpiContAssign:
  \_ContAssign: , line:493:11, endln:494:36
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_Operation: , line:493:21, endln:494:36
      |vpiParent:
      \_ContAssign: , line:493:11, endln:494:36
      |vpiOpType:26
      |vpiOperand:
      \_Operation: , line:493:21, endln:494:24
        |vpiParent:
        \_Operation: , line:493:21, endln:494:36
        |vpiOpType:26
        |vpiOperand:
        \_Operation: , line:493:21, endln:493:60
          |vpiParent:
          \_Operation: , line:493:21, endln:494:24
          |vpiOpType:26
          |vpiOperand:
          \_RefObj: (work@vscale_ctrl.wr_reg_WB), line:493:21, endln:493:30
            |vpiParent:
            \_Operation: , line:493:21, endln:493:60
            |vpiName:wr_reg_WB
            |vpiFullName:work@vscale_ctrl.wr_reg_WB
            |vpiActual:
            \_Net: (work@vscale_ctrl.wr_reg_WB), line:41:55, endln:41:64
          |vpiOperand:
          \_Operation: , line:493:35, endln:493:59
            |vpiParent:
            \_Operation: , line:493:21, endln:493:60
            |vpiOpType:14
            |vpiOperand:
            \_RefObj: (work@vscale_ctrl.rs2_addr), line:493:35, endln:493:43
              |vpiParent:
              \_Operation: , line:493:35, endln:493:59
              |vpiName:rs2_addr
              |vpiFullName:work@vscale_ctrl.rs2_addr
              |vpiActual:
              \_Net: (work@vscale_ctrl.rs2_addr), line:71:55, endln:71:63
            |vpiOperand:
            \_RefObj: (work@vscale_ctrl.reg_to_wr_WB), line:493:47, endln:493:59
              |vpiParent:
              \_Operation: , line:493:35, endln:493:59
              |vpiName:reg_to_wr_WB
              |vpiFullName:work@vscale_ctrl.reg_to_wr_WB
              |vpiActual:
              \_Net: (work@vscale_ctrl.reg_to_wr_WB), line:42:55, endln:42:67
        |vpiOperand:
        \_Operation: , line:494:10, endln:494:23
          |vpiParent:
          \_Operation: , line:493:21, endln:494:24
          |vpiOpType:15
          |vpiOperand:
          \_RefObj: (work@vscale_ctrl.rs2_addr), line:494:10, endln:494:18
            |vpiParent:
            \_Operation: , line:494:10, endln:494:23
            |vpiName:rs2_addr
            |vpiFullName:work@vscale_ctrl.rs2_addr
            |vpiActual:
            \_Net: (work@vscale_ctrl.rs2_addr), line:71:55, endln:71:63
          |vpiOperand:
          \_Constant: , line:494:22, endln:494:23
            |vpiParent:
            \_Operation: , line:494:10, endln:494:23
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiOperand:
      \_RefObj: (work@vscale_ctrl.uses_rs2), line:494:28, endln:494:36
        |vpiParent:
        \_Operation: , line:493:21, endln:494:36
        |vpiName:uses_rs2
        |vpiFullName:work@vscale_ctrl.uses_rs2
        |vpiActual:
        \_Net: (work@vscale_ctrl.uses_rs2), line:125:55, endln:125:63
    |vpiLhs:
    \_RefObj: (work@vscale_ctrl.raw_rs2), line:493:11, endln:493:18
      |vpiParent:
      \_ContAssign: , line:493:11, endln:494:36
      |vpiName:raw_rs2
      |vpiFullName:work@vscale_ctrl.raw_rs2
      |vpiActual:
      \_Net: (work@vscale_ctrl.raw_rs2), line:127:55, endln:127:62
  |vpiContAssign:
  \_ContAssign: , line:495:11, endln:495:46
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_Operation: , line:495:24, endln:495:46
      |vpiParent:
      \_ContAssign: , line:495:11, endln:495:46
      |vpiOpType:26
      |vpiOperand:
      \_Operation: , line:495:24, endln:495:35
        |vpiParent:
        \_Operation: , line:495:24, endln:495:46
        |vpiOpType:3
        |vpiOperand:
        \_RefObj: (work@vscale_ctrl.load_in_WB), line:495:25, endln:495:35
          |vpiParent:
          \_Operation: , line:495:24, endln:495:35
          |vpiName:load_in_WB
          |vpiFullName:work@vscale_ctrl.load_in_WB
          |vpiActual:
          \_Net: (work@vscale_ctrl.load_in_WB), line:119:55, endln:119:65
      |vpiOperand:
      \_RefObj: (work@vscale_ctrl.raw_rs2), line:495:39, endln:495:46
        |vpiParent:
        \_Operation: , line:495:24, endln:495:46
        |vpiName:raw_rs2
        |vpiFullName:work@vscale_ctrl.raw_rs2
        |vpiActual:
        \_Net: (work@vscale_ctrl.raw_rs2), line:127:55, endln:127:62
    |vpiLhs:
    \_RefObj: (work@vscale_ctrl.bypass_rs2), line:495:11, endln:495:21
      |vpiParent:
      \_ContAssign: , line:495:11, endln:495:46
      |vpiName:bypass_rs2
      |vpiFullName:work@vscale_ctrl.bypass_rs2
      |vpiActual:
      \_Net: (work@vscale_ctrl.bypass_rs2), line:20:55, endln:20:65
  |vpiContAssign:
  \_ContAssign: , line:497:11, endln:497:80
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_Operation: , line:497:28, endln:497:80
      |vpiParent:
      \_ContAssign: , line:497:11, endln:497:80
      |vpiOpType:26
      |vpiOperand:
      \_Operation: , line:497:28, endln:497:62
        |vpiParent:
        \_Operation: , line:497:28, endln:497:80
        |vpiOpType:26
        |vpiOperand:
        \_RefObj: (work@vscale_ctrl.uses_md_WB), line:497:28, endln:497:38
          |vpiParent:
          \_Operation: , line:497:28, endln:497:62
          |vpiName:uses_md_WB
          |vpiFullName:work@vscale_ctrl.uses_md_WB
          |vpiActual:
          \_Net: (work@vscale_ctrl.uses_md_WB), line:110:55, endln:110:65
        |vpiOperand:
        \_Operation: , line:497:43, endln:497:61
          |vpiParent:
          \_Operation: , line:497:28, endln:497:62
          |vpiOpType:27
          |vpiOperand:
          \_RefObj: (work@vscale_ctrl.raw_rs1), line:497:43, endln:497:50
            |vpiParent:
            \_Operation: , line:497:43, endln:497:61
            |vpiName:raw_rs1
            |vpiFullName:work@vscale_ctrl.raw_rs1
            |vpiActual:
            \_Net: (work@vscale_ctrl.raw_rs1), line:126:55, endln:126:62
          |vpiOperand:
          \_RefObj: (work@vscale_ctrl.raw_rs2), line:497:54, endln:497:61
            |vpiParent:
            \_Operation: , line:497:43, endln:497:61
            |vpiName:raw_rs2
            |vpiFullName:work@vscale_ctrl.raw_rs2
            |vpiActual:
            \_Net: (work@vscale_ctrl.raw_rs2), line:127:55, endln:127:62
      |vpiOperand:
      \_Operation: , line:497:66, endln:497:80
        |vpiParent:
        \_Operation: , line:497:28, endln:497:80
        |vpiOpType:3
        |vpiOperand:
        \_RefObj: (work@vscale_ctrl.md_resp_valid), line:497:67, endln:497:80
          |vpiParent:
          \_Operation: , line:497:66, endln:497:80
          |vpiName:md_resp_valid
          |vpiFullName:work@vscale_ctrl.md_resp_valid
          |vpiActual:
          \_Net: (work@vscale_ctrl.md_resp_valid), line:34:55, endln:34:68
    |vpiLhs:
    \_RefObj: (work@vscale_ctrl.raw_on_busy_md), line:497:11, endln:497:25
      |vpiParent:
      \_ContAssign: , line:497:11, endln:497:80
      |vpiName:raw_on_busy_md
      |vpiFullName:work@vscale_ctrl.raw_on_busy_md
      |vpiActual:
      \_Net: (work@vscale_ctrl.raw_on_busy_md), line:128:55, endln:128:69
  |vpiContAssign:
  \_ContAssign: , line:498:11, endln:498:56
    |vpiParent:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiRhs:
    \_Operation: , line:498:22, endln:498:56
      |vpiParent:
      \_ContAssign: , line:498:11, endln:498:56
      |vpiOpType:26
      |vpiOperand:
      \_RefObj: (work@vscale_ctrl.load_in_WB), line:498:22, endln:498:32
        |vpiParent:
        \_Operation: , line:498:22, endln:498:56
        |vpiName:load_in_WB
        |vpiFullName:work@vscale_ctrl.load_in_WB
        |vpiActual:
        \_Net: (work@vscale_ctrl.load_in_WB), line:119:55, endln:119:65
      |vpiOperand:
      \_Operation: , line:498:37, endln:498:55
        |vpiParent:
        \_Operation: , line:498:22, endln:498:56
        |vpiOpType:27
        |vpiOperand:
        \_RefObj: (work@vscale_ctrl.raw_rs1), line:498:37, endln:498:44
          |vpiParent:
          \_Operation: , line:498:37, endln:498:55
          |vpiName:raw_rs1
          |vpiFullName:work@vscale_ctrl.raw_rs1
          |vpiActual:
          \_Net: (work@vscale_ctrl.raw_rs1), line:126:55, endln:126:62
        |vpiOperand:
        \_RefObj: (work@vscale_ctrl.raw_rs2), line:498:48, endln:498:55
          |vpiParent:
          \_Operation: , line:498:37, endln:498:55
          |vpiName:raw_rs2
          |vpiFullName:work@vscale_ctrl.raw_rs2
          |vpiActual:
          \_Net: (work@vscale_ctrl.raw_rs2), line:127:55, endln:127:62
    |vpiLhs:
    \_RefObj: (work@vscale_ctrl.load_use), line:498:11, endln:498:19
      |vpiParent:
      \_ContAssign: , line:498:11, endln:498:56
      |vpiName:load_use
      |vpiFullName:work@vscale_ctrl.load_use
      |vpiActual:
      \_Net: (work@vscale_ctrl.load_use), line:123:55, endln:123:63
|vpiAllModules:
\_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@vscale_dp_hasti_sram)
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:work@vscale_dp_hasti_sram
  |vpiParameter:
  \_Parameter: (work@vscale_dp_hasti_sram.nwords), line:30:14, endln:30:28
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |UINT:65536
    |vpiName:nwords
    |vpiFullName:work@vscale_dp_hasti_sram.nwords
  |vpiParameter:
  \_Parameter: (work@vscale_dp_hasti_sram.s_w1), line:32:15, endln:32:23
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |UINT:0
    |vpiLocalParam:1
    |vpiName:s_w1
    |vpiFullName:work@vscale_dp_hasti_sram.s_w1
  |vpiParameter:
  \_Parameter: (work@vscale_dp_hasti_sram.s_w2), line:33:15, endln:33:23
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |UINT:1
    |vpiLocalParam:1
    |vpiName:s_w2
    |vpiFullName:work@vscale_dp_hasti_sram.s_w2
  |vpiParamAssign:
  \_ParamAssign: , line:30:14, endln:30:28
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiRhs:
    \_Constant: , line:30:23, endln:30:28
      |vpiParent:
      \_ParamAssign: , line:30:14, endln:30:28
      |vpiDecompile:65536
      |vpiSize:64
      |UINT:65536
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@vscale_dp_hasti_sram.nwords), line:30:14, endln:30:28
  |vpiParamAssign:
  \_ParamAssign: , line:32:15, endln:32:23
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiRhs:
    \_Constant: , line:32:22, endln:32:23
      |vpiParent:
      \_ParamAssign: , line:32:15, endln:32:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@vscale_dp_hasti_sram.s_w1), line:32:15, endln:32:23
  |vpiParamAssign:
  \_ParamAssign: , line:33:15, endln:33:23
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiRhs:
    \_Constant: , line:33:22, endln:33:23
      |vpiParent:
      \_ParamAssign: , line:33:15, endln:33:23
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@vscale_dp_hasti_sram.s_w2), line:33:15, endln:33:23
  |vpiTypespec:
  \_LogicTypespec: , line:6:35, endln:6:58
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiRange:
    \_Range: , line:6:35, endln:6:58
      |vpiParent:
      \_LogicTypespec: , line:6:35, endln:6:58
      |vpiLeftRange:
      \_Operation: , line:6:36, endln:6:55
        |vpiParent:
        \_Range: , line:6:35, endln:6:58
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:3:26, endln:3:28
          |vpiParent:
          \_Operation: , line:6:36, endln:6:55
          |vpiDecompile:32
          |vpiSize:64
          |UINT:32
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:6:54, endln:6:55
          |vpiParent:
          \_Operation: , line:6:36, endln:6:55
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:6:56, endln:6:57
        |vpiParent:
        \_Range: , line:6:35, endln:6:58
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:8:35, endln:8:58
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiRange:
    \_Range: , line:8:35, endln:8:58
      |vpiParent:
      \_LogicTypespec: , line:8:35, endln:8:58
      |vpiLeftRange:
      \_Operation: , line:8:36, endln:8:55
        |vpiParent:
        \_Range: , line:8:35, endln:8:58
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:23:26, endln:23:27
          |vpiParent:
          \_Operation: , line:8:36, endln:8:55
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:8:54, endln:8:55
          |vpiParent:
          \_Operation: , line:8:36, endln:8:55
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:8:56, endln:8:57
        |vpiParent:
        \_Range: , line:8:35, endln:8:58
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:11:35, endln:11:58
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiRange:
    \_Range: , line:11:35, endln:11:58
      |vpiParent:
      \_LogicTypespec: , line:11:35, endln:11:58
      |vpiLeftRange:
      \_Operation: , line:11:36, endln:11:55
        |vpiParent:
        \_Range: , line:11:35, endln:11:58
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:11:26, endln:11:27
          |vpiParent:
          \_Operation: , line:11:36, endln:11:55
          |vpiDecompile:4
          |vpiSize:64
          |UINT:4
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:11:54, endln:11:55
          |vpiParent:
          \_Operation: , line:11:36, endln:11:55
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:11:56, endln:11:57
        |vpiParent:
        \_Range: , line:11:35, endln:11:58
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:12:35, endln:12:59
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiRange:
    \_Range: , line:12:35, endln:12:59
      |vpiParent:
      \_LogicTypespec: , line:12:35, endln:12:59
      |vpiLeftRange:
      \_Operation: , line:12:36, endln:12:56
        |vpiParent:
        \_Range: , line:12:35, endln:12:59
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:5:27, endln:5:28
          |vpiParent:
          \_Operation: , line:12:36, endln:12:56
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:12:55, endln:12:56
          |vpiParent:
          \_Operation: , line:12:36, endln:12:56
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:12:57, endln:12:58
        |vpiParent:
        \_Range: , line:12:35, endln:12:59
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_ArrayTypespec: , line:35:4, endln:35:76
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:35:64, endln:35:76
      |vpiParent:
      \_ArrayTypespec: , line:35:4, endln:35:76
      |vpiLeftRange:
      \_Operation: , line:35:65, endln:35:73
        |vpiParent:
        \_Range: , line:35:64, endln:35:76
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@vscale_dp_hasti_sram.nwords), line:35:65, endln:35:71
          |vpiParent:
          \_Operation: , line:35:65, endln:35:73
          |vpiName:nwords
          |vpiFullName:work@vscale_dp_hasti_sram.nwords
          |vpiActual:
          \_Parameter: (work@vscale_dp_hasti_sram.nwords), line:30:14, endln:30:28
        |vpiOperand:
        \_Constant: , line:35:72, endln:35:73
          |vpiParent:
          \_Operation: , line:35:65, endln:35:73
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:35:74, endln:35:75
        |vpiParent:
        \_Range: , line:35:64, endln:35:76
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@vscale_dp_hasti_sram), line:35:4, endln:35:30
      |vpiParent:
      \_ArrayTypespec: , line:35:4, endln:35:76
      |vpiFullName:work@vscale_dp_hasti_sram
      |vpiActual:
      \_LogicTypespec: , line:6:35, endln:6:58
  |vpiTypespec:
  \_LogicTypespec: , line:42:4, endln:42:7
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
  |vpiImportTypespec:
  \_Net: (work@vscale_dp_hasti_sram.hclk), line:4:60, endln:4:64
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:hclk
    |vpiFullName:work@vscale_dp_hasti_sram.hclk
  |vpiImportTypespec:
  \_Net: (work@vscale_dp_hasti_sram.hresetn), line:5:60, endln:5:67
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:hresetn
    |vpiFullName:work@vscale_dp_hasti_sram.hresetn
  |vpiImportTypespec:
  \_LogicTypespec: , line:6:35, endln:6:58
  |vpiImportTypespec:
  \_Net: (work@vscale_dp_hasti_sram.p0_haddr), line:6:60, endln:6:68
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_dp_hasti_sram.p0_haddr), line:6:35, endln:6:58
      |vpiParent:
      \_Net: (work@vscale_dp_hasti_sram.p0_haddr), line:6:60, endln:6:68
      |vpiFullName:work@vscale_dp_hasti_sram.p0_haddr
      |vpiActual:
      \_LogicTypespec: , line:6:35, endln:6:58
    |vpiName:p0_haddr
    |vpiFullName:work@vscale_dp_hasti_sram.p0_haddr
  |vpiImportTypespec:
  \_Net: (work@vscale_dp_hasti_sram.p0_hwrite), line:7:60, endln:7:69
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p0_hwrite
    |vpiFullName:work@vscale_dp_hasti_sram.p0_hwrite
  |vpiImportTypespec:
  \_LogicTypespec: , line:8:35, endln:8:58
  |vpiImportTypespec:
  \_Net: (work@vscale_dp_hasti_sram.p0_hsize), line:8:60, endln:8:68
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_dp_hasti_sram.p0_hsize), line:8:35, endln:8:58
      |vpiParent:
      \_Net: (work@vscale_dp_hasti_sram.p0_hsize), line:8:60, endln:8:68
      |vpiFullName:work@vscale_dp_hasti_sram.p0_hsize
      |vpiActual:
      \_LogicTypespec: , line:8:35, endln:8:58
    |vpiName:p0_hsize
    |vpiFullName:work@vscale_dp_hasti_sram.p0_hsize
  |vpiImportTypespec:
  \_Net: (work@vscale_dp_hasti_sram.p0_hburst), line:9:60, endln:9:69
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_dp_hasti_sram.p0_hburst), line:9:35, endln:9:59
      |vpiParent:
      \_Net: (work@vscale_dp_hasti_sram.p0_hburst), line:9:60, endln:9:69
      |vpiFullName:work@vscale_dp_hasti_sram.p0_hburst
      |vpiActual:
      \_LogicTypespec: , line:8:35, endln:8:58
    |vpiName:p0_hburst
    |vpiFullName:work@vscale_dp_hasti_sram.p0_hburst
  |vpiImportTypespec:
  \_Net: (work@vscale_dp_hasti_sram.p0_hmastlock), line:10:60, endln:10:72
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p0_hmastlock
    |vpiFullName:work@vscale_dp_hasti_sram.p0_hmastlock
  |vpiImportTypespec:
  \_LogicTypespec: , line:11:35, endln:11:58
  |vpiImportTypespec:
  \_Net: (work@vscale_dp_hasti_sram.p0_hprot), line:11:60, endln:11:68
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_dp_hasti_sram.p0_hprot), line:11:35, endln:11:58
      |vpiParent:
      \_Net: (work@vscale_dp_hasti_sram.p0_hprot), line:11:60, endln:11:68
      |vpiFullName:work@vscale_dp_hasti_sram.p0_hprot
      |vpiActual:
      \_LogicTypespec: , line:11:35, endln:11:58
    |vpiName:p0_hprot
    |vpiFullName:work@vscale_dp_hasti_sram.p0_hprot
  |vpiImportTypespec:
  \_LogicTypespec: , line:12:35, endln:12:59
  |vpiImportTypespec:
  \_Net: (work@vscale_dp_hasti_sram.p0_htrans), line:12:60, endln:12:69
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_dp_hasti_sram.p0_htrans), line:12:35, endln:12:59
      |vpiParent:
      \_Net: (work@vscale_dp_hasti_sram.p0_htrans), line:12:60, endln:12:69
      |vpiFullName:work@vscale_dp_hasti_sram.p0_htrans
      |vpiActual:
      \_LogicTypespec: , line:12:35, endln:12:59
    |vpiName:p0_htrans
    |vpiFullName:work@vscale_dp_hasti_sram.p0_htrans
  |vpiImportTypespec:
  \_Net: (work@vscale_dp_hasti_sram.p0_hwdata), line:13:60, endln:13:69
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_dp_hasti_sram.p0_hwdata), line:13:35, endln:13:57
      |vpiParent:
      \_Net: (work@vscale_dp_hasti_sram.p0_hwdata), line:13:60, endln:13:69
      |vpiFullName:work@vscale_dp_hasti_sram.p0_hwdata
      |vpiActual:
      \_LogicTypespec: , line:6:35, endln:6:58
    |vpiName:p0_hwdata
    |vpiFullName:work@vscale_dp_hasti_sram.p0_hwdata
  |vpiImportTypespec:
  \_Net: (work@vscale_dp_hasti_sram.p0_hrdata), line:14:60, endln:14:69
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_dp_hasti_sram.p0_hrdata), line:14:36, endln:14:58
      |vpiParent:
      \_Net: (work@vscale_dp_hasti_sram.p0_hrdata), line:14:60, endln:14:69
      |vpiFullName:work@vscale_dp_hasti_sram.p0_hrdata
      |vpiActual:
      \_LogicTypespec: , line:6:35, endln:6:58
    |vpiName:p0_hrdata
    |vpiFullName:work@vscale_dp_hasti_sram.p0_hrdata
  |vpiImportTypespec:
  \_Net: (work@vscale_dp_hasti_sram.p0_hready), line:15:60, endln:15:69
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p0_hready
    |vpiFullName:work@vscale_dp_hasti_sram.p0_hready
  |vpiImportTypespec:
  \_Net: (work@vscale_dp_hasti_sram.p0_hresp), line:16:60, endln:16:68
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p0_hresp
    |vpiFullName:work@vscale_dp_hasti_sram.p0_hresp
  |vpiImportTypespec:
  \_Net: (work@vscale_dp_hasti_sram.p1_haddr), line:17:60, endln:17:68
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_dp_hasti_sram.p1_haddr), line:17:35, endln:17:58
      |vpiParent:
      \_Net: (work@vscale_dp_hasti_sram.p1_haddr), line:17:60, endln:17:68
      |vpiFullName:work@vscale_dp_hasti_sram.p1_haddr
      |vpiActual:
      \_LogicTypespec: , line:6:35, endln:6:58
    |vpiName:p1_haddr
    |vpiFullName:work@vscale_dp_hasti_sram.p1_haddr
  |vpiImportTypespec:
  \_Net: (work@vscale_dp_hasti_sram.p1_hwrite), line:18:60, endln:18:69
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p1_hwrite
    |vpiFullName:work@vscale_dp_hasti_sram.p1_hwrite
  |vpiImportTypespec:
  \_Net: (work@vscale_dp_hasti_sram.p1_hsize), line:19:60, endln:19:68
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_dp_hasti_sram.p1_hsize), line:19:35, endln:19:58
      |vpiParent:
      \_Net: (work@vscale_dp_hasti_sram.p1_hsize), line:19:60, endln:19:68
      |vpiFullName:work@vscale_dp_hasti_sram.p1_hsize
      |vpiActual:
      \_LogicTypespec: , line:8:35, endln:8:58
    |vpiName:p1_hsize
    |vpiFullName:work@vscale_dp_hasti_sram.p1_hsize
  |vpiImportTypespec:
  \_Net: (work@vscale_dp_hasti_sram.p1_hburst), line:20:60, endln:20:69
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_dp_hasti_sram.p1_hburst), line:20:35, endln:20:59
      |vpiParent:
      \_Net: (work@vscale_dp_hasti_sram.p1_hburst), line:20:60, endln:20:69
      |vpiFullName:work@vscale_dp_hasti_sram.p1_hburst
      |vpiActual:
      \_LogicTypespec: , line:8:35, endln:8:58
    |vpiName:p1_hburst
    |vpiFullName:work@vscale_dp_hasti_sram.p1_hburst
  |vpiImportTypespec:
  \_Net: (work@vscale_dp_hasti_sram.p1_hmastlock), line:21:60, endln:21:72
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p1_hmastlock
    |vpiFullName:work@vscale_dp_hasti_sram.p1_hmastlock
  |vpiImportTypespec:
  \_Net: (work@vscale_dp_hasti_sram.p1_hprot), line:22:60, endln:22:68
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_dp_hasti_sram.p1_hprot), line:22:35, endln:22:58
      |vpiParent:
      \_Net: (work@vscale_dp_hasti_sram.p1_hprot), line:22:60, endln:22:68
      |vpiFullName:work@vscale_dp_hasti_sram.p1_hprot
      |vpiActual:
      \_LogicTypespec: , line:11:35, endln:11:58
    |vpiName:p1_hprot
    |vpiFullName:work@vscale_dp_hasti_sram.p1_hprot
  |vpiImportTypespec:
  \_Net: (work@vscale_dp_hasti_sram.p1_htrans), line:23:60, endln:23:69
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_dp_hasti_sram.p1_htrans), line:23:35, endln:23:59
      |vpiParent:
      \_Net: (work@vscale_dp_hasti_sram.p1_htrans), line:23:60, endln:23:69
      |vpiFullName:work@vscale_dp_hasti_sram.p1_htrans
      |vpiActual:
      \_LogicTypespec: , line:12:35, endln:12:59
    |vpiName:p1_htrans
    |vpiFullName:work@vscale_dp_hasti_sram.p1_htrans
  |vpiImportTypespec:
  \_Net: (work@vscale_dp_hasti_sram.p1_hwdata), line:24:60, endln:24:69
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_dp_hasti_sram.p1_hwdata), line:24:35, endln:24:57
      |vpiParent:
      \_Net: (work@vscale_dp_hasti_sram.p1_hwdata), line:24:60, endln:24:69
      |vpiFullName:work@vscale_dp_hasti_sram.p1_hwdata
      |vpiActual:
      \_LogicTypespec: , line:6:35, endln:6:58
    |vpiName:p1_hwdata
    |vpiFullName:work@vscale_dp_hasti_sram.p1_hwdata
  |vpiImportTypespec:
  \_Net: (work@vscale_dp_hasti_sram.p1_hrdata), line:25:60, endln:25:69
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_dp_hasti_sram.p1_hrdata), line:25:36, endln:25:58
      |vpiParent:
      \_Net: (work@vscale_dp_hasti_sram.p1_hrdata), line:25:60, endln:25:69
      |vpiFullName:work@vscale_dp_hasti_sram.p1_hrdata
      |vpiActual:
      \_LogicTypespec: , line:6:35, endln:6:58
    |vpiName:p1_hrdata
    |vpiFullName:work@vscale_dp_hasti_sram.p1_hrdata
  |vpiImportTypespec:
  \_Net: (work@vscale_dp_hasti_sram.p1_hready), line:26:60, endln:26:69
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p1_hready
    |vpiFullName:work@vscale_dp_hasti_sram.p1_hready
  |vpiImportTypespec:
  \_Net: (work@vscale_dp_hasti_sram.p1_hresp), line:27:60, endln:27:68
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p1_hresp
    |vpiFullName:work@vscale_dp_hasti_sram.p1_hresp
  |vpiImportTypespec:
  \_ArrayTypespec: , line:35:4, endln:35:76
  |vpiImportTypespec:
  \_Net: (work@vscale_dp_hasti_sram.mem), line:35:60, endln:35:63
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_dp_hasti_sram.mem), line:35:4, endln:35:30
      |vpiParent:
      \_Net: (work@vscale_dp_hasti_sram.mem), line:35:60, endln:35:63
      |vpiFullName:work@vscale_dp_hasti_sram.mem
      |vpiActual:
      \_ArrayTypespec: , line:35:4, endln:35:76
    |vpiName:mem
    |vpiFullName:work@vscale_dp_hasti_sram.mem
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_dp_hasti_sram.p0_waddr), line:40:60, endln:40:68
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_dp_hasti_sram.p0_waddr), line:40:4, endln:40:31
      |vpiParent:
      \_Net: (work@vscale_dp_hasti_sram.p0_waddr), line:40:60, endln:40:68
      |vpiFullName:work@vscale_dp_hasti_sram.p0_waddr
      |vpiActual:
      \_LogicTypespec: , line:6:35, endln:6:58
    |vpiName:p0_waddr
    |vpiFullName:work@vscale_dp_hasti_sram.p0_waddr
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_dp_hasti_sram.p0_wdata), line:41:60, endln:41:68
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_dp_hasti_sram.p0_wdata), line:41:4, endln:41:30
      |vpiParent:
      \_Net: (work@vscale_dp_hasti_sram.p0_wdata), line:41:60, endln:41:68
      |vpiFullName:work@vscale_dp_hasti_sram.p0_wdata
      |vpiActual:
      \_LogicTypespec: , line:6:35, endln:6:58
    |vpiName:p0_wdata
    |vpiFullName:work@vscale_dp_hasti_sram.p0_wdata
    |vpiNetType:48
  |vpiImportTypespec:
  \_LogicTypespec: , line:42:4, endln:42:7
  |vpiImportTypespec:
  \_Net: (work@vscale_dp_hasti_sram.p0_wvalid), line:42:60, endln:42:69
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_dp_hasti_sram.p0_wvalid), line:42:4, endln:42:7
      |vpiParent:
      \_Net: (work@vscale_dp_hasti_sram.p0_wvalid), line:42:60, endln:42:69
      |vpiFullName:work@vscale_dp_hasti_sram.p0_wvalid
      |vpiActual:
      \_LogicTypespec: , line:42:4, endln:42:7
    |vpiName:p0_wvalid
    |vpiFullName:work@vscale_dp_hasti_sram.p0_wvalid
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_dp_hasti_sram.p0_wsize), line:43:60, endln:43:68
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_dp_hasti_sram.p0_wsize), line:43:4, endln:43:31
      |vpiParent:
      \_Net: (work@vscale_dp_hasti_sram.p0_wsize), line:43:60, endln:43:68
      |vpiFullName:work@vscale_dp_hasti_sram.p0_wsize
      |vpiActual:
      \_LogicTypespec: , line:8:35, endln:8:58
    |vpiName:p0_wsize
    |vpiFullName:work@vscale_dp_hasti_sram.p0_wsize
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_dp_hasti_sram.p0_state), line:44:60, endln:44:68
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_dp_hasti_sram.p0_state), line:44:4, endln:44:7
      |vpiParent:
      \_Net: (work@vscale_dp_hasti_sram.p0_state), line:44:60, endln:44:68
      |vpiFullName:work@vscale_dp_hasti_sram.p0_state
      |vpiActual:
      \_LogicTypespec: , line:42:4, endln:42:7
    |vpiName:p0_state
    |vpiFullName:work@vscale_dp_hasti_sram.p0_state
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_dp_hasti_sram.p0_wmask_lut), line:46:60, endln:46:72
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_dp_hasti_sram.p0_wmask_lut), line:46:4, endln:46:8
      |vpiParent:
      \_Net: (work@vscale_dp_hasti_sram.p0_wmask_lut), line:46:60, endln:46:72
      |vpiFullName:work@vscale_dp_hasti_sram.p0_wmask_lut
      |vpiActual:
      \_LogicTypespec: , line:11:35, endln:11:58
    |vpiName:p0_wmask_lut
    |vpiFullName:work@vscale_dp_hasti_sram.p0_wmask_lut
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_dp_hasti_sram.p0_wmask_shift), line:47:60, endln:47:74
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_dp_hasti_sram.p0_wmask_shift), line:47:4, endln:47:8
      |vpiParent:
      \_Net: (work@vscale_dp_hasti_sram.p0_wmask_shift), line:47:60, endln:47:74
      |vpiFullName:work@vscale_dp_hasti_sram.p0_wmask_shift
      |vpiActual:
      \_LogicTypespec: , line:11:35, endln:11:58
    |vpiName:p0_wmask_shift
    |vpiFullName:work@vscale_dp_hasti_sram.p0_wmask_shift
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_dp_hasti_sram.p0_wmask), line:48:60, endln:48:68
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_dp_hasti_sram.p0_wmask), line:48:4, endln:48:8
      |vpiParent:
      \_Net: (work@vscale_dp_hasti_sram.p0_wmask), line:48:60, endln:48:68
      |vpiFullName:work@vscale_dp_hasti_sram.p0_wmask
      |vpiActual:
      \_LogicTypespec: , line:6:35, endln:6:58
    |vpiName:p0_wmask
    |vpiFullName:work@vscale_dp_hasti_sram.p0_wmask
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_dp_hasti_sram.p0_word_waddr), line:49:60, endln:49:73
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_dp_hasti_sram.p0_word_waddr), line:49:4, endln:49:8
      |vpiParent:
      \_Net: (work@vscale_dp_hasti_sram.p0_word_waddr), line:49:60, endln:49:73
      |vpiFullName:work@vscale_dp_hasti_sram.p0_word_waddr
      |vpiActual:
      \_LogicTypespec: , line:6:35, endln:6:58
    |vpiName:p0_word_waddr
    |vpiFullName:work@vscale_dp_hasti_sram.p0_word_waddr
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_dp_hasti_sram.p0_raddr), line:51:60, endln:51:68
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_dp_hasti_sram.p0_raddr), line:51:4, endln:51:8
      |vpiParent:
      \_Net: (work@vscale_dp_hasti_sram.p0_raddr), line:51:60, endln:51:68
      |vpiFullName:work@vscale_dp_hasti_sram.p0_raddr
      |vpiActual:
      \_LogicTypespec: , line:6:35, endln:6:58
    |vpiName:p0_raddr
    |vpiFullName:work@vscale_dp_hasti_sram.p0_raddr
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_dp_hasti_sram.p0_ren), line:52:60, endln:52:66
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_dp_hasti_sram.p0_ren), line:52:4, endln:52:8
      |vpiParent:
      \_Net: (work@vscale_dp_hasti_sram.p0_ren), line:52:60, endln:52:66
      |vpiFullName:work@vscale_dp_hasti_sram.p0_ren
      |vpiActual:
      \_LogicTypespec: , line:42:4, endln:42:7
    |vpiName:p0_ren
    |vpiFullName:work@vscale_dp_hasti_sram.p0_ren
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_dp_hasti_sram.p0_bypass), line:53:60, endln:53:69
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_dp_hasti_sram.p0_bypass), line:53:4, endln:53:7
      |vpiParent:
      \_Net: (work@vscale_dp_hasti_sram.p0_bypass), line:53:60, endln:53:69
      |vpiFullName:work@vscale_dp_hasti_sram.p0_bypass
      |vpiActual:
      \_LogicTypespec: , line:42:4, endln:42:7
    |vpiName:p0_bypass
    |vpiFullName:work@vscale_dp_hasti_sram.p0_bypass
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_dp_hasti_sram.p0_reg_raddr), line:54:60, endln:54:72
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_dp_hasti_sram.p0_reg_raddr), line:54:4, endln:54:31
      |vpiParent:
      \_Net: (work@vscale_dp_hasti_sram.p0_reg_raddr), line:54:60, endln:54:72
      |vpiFullName:work@vscale_dp_hasti_sram.p0_reg_raddr
      |vpiActual:
      \_LogicTypespec: , line:6:35, endln:6:58
    |vpiName:p0_reg_raddr
    |vpiFullName:work@vscale_dp_hasti_sram.p0_reg_raddr
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_dp_hasti_sram.p0_rdata), line:86:32, endln:86:40
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_dp_hasti_sram.p0_rdata), line:86:4, endln:86:8
      |vpiParent:
      \_Net: (work@vscale_dp_hasti_sram.p0_rdata), line:86:32, endln:86:40
      |vpiFullName:work@vscale_dp_hasti_sram.p0_rdata
      |vpiActual:
      \_LogicTypespec: , line:6:35, endln:6:58
    |vpiName:p0_rdata
    |vpiFullName:work@vscale_dp_hasti_sram.p0_rdata
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_dp_hasti_sram.p0_rmask), line:87:32, endln:87:40
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_dp_hasti_sram.p0_rmask), line:87:4, endln:87:8
      |vpiParent:
      \_Net: (work@vscale_dp_hasti_sram.p0_rmask), line:87:32, endln:87:40
      |vpiFullName:work@vscale_dp_hasti_sram.p0_rmask
      |vpiActual:
      \_LogicTypespec: , line:6:35, endln:6:58
    |vpiName:p0_rmask
    |vpiFullName:work@vscale_dp_hasti_sram.p0_rmask
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_dp_hasti_sram.p1_raddr), line:96:33, endln:96:41
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_dp_hasti_sram.p1_raddr), line:96:4, endln:96:8
      |vpiParent:
      \_Net: (work@vscale_dp_hasti_sram.p1_raddr), line:96:33, endln:96:41
      |vpiFullName:work@vscale_dp_hasti_sram.p1_raddr
      |vpiActual:
      \_LogicTypespec: , line:6:35, endln:6:58
    |vpiName:p1_raddr
    |vpiFullName:work@vscale_dp_hasti_sram.p1_raddr
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_dp_hasti_sram.p1_ren), line:97:33, endln:97:39
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_dp_hasti_sram.p1_ren), line:97:4, endln:97:8
      |vpiParent:
      \_Net: (work@vscale_dp_hasti_sram.p1_ren), line:97:33, endln:97:39
      |vpiFullName:work@vscale_dp_hasti_sram.p1_ren
      |vpiActual:
      \_LogicTypespec: , line:42:4, endln:42:7
    |vpiName:p1_ren
    |vpiFullName:work@vscale_dp_hasti_sram.p1_ren
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_dp_hasti_sram.p1_bypass), line:98:33, endln:98:42
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_dp_hasti_sram.p1_bypass), line:98:4, endln:98:7
      |vpiParent:
      \_Net: (work@vscale_dp_hasti_sram.p1_bypass), line:98:33, endln:98:42
      |vpiFullName:work@vscale_dp_hasti_sram.p1_bypass
      |vpiActual:
      \_LogicTypespec: , line:42:4, endln:42:7
    |vpiName:p1_bypass
    |vpiFullName:work@vscale_dp_hasti_sram.p1_bypass
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_dp_hasti_sram.p1_reg_raddr), line:99:33, endln:99:45
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_dp_hasti_sram.p1_reg_raddr), line:99:4, endln:99:31
      |vpiParent:
      \_Net: (work@vscale_dp_hasti_sram.p1_reg_raddr), line:99:33, endln:99:45
      |vpiFullName:work@vscale_dp_hasti_sram.p1_reg_raddr
      |vpiActual:
      \_LogicTypespec: , line:6:35, endln:6:58
    |vpiName:p1_reg_raddr
    |vpiFullName:work@vscale_dp_hasti_sram.p1_reg_raddr
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_dp_hasti_sram.p1_rdata), line:115:32, endln:115:40
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_dp_hasti_sram.p1_rdata), line:115:4, endln:115:8
      |vpiParent:
      \_Net: (work@vscale_dp_hasti_sram.p1_rdata), line:115:32, endln:115:40
      |vpiFullName:work@vscale_dp_hasti_sram.p1_rdata
      |vpiActual:
      \_LogicTypespec: , line:6:35, endln:6:58
    |vpiName:p1_rdata
    |vpiFullName:work@vscale_dp_hasti_sram.p1_rdata
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_dp_hasti_sram.p1_rmask), line:116:32, endln:116:40
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_dp_hasti_sram.p1_rmask), line:116:4, endln:116:8
      |vpiParent:
      \_Net: (work@vscale_dp_hasti_sram.p1_rmask), line:116:32, endln:116:40
      |vpiFullName:work@vscale_dp_hasti_sram.p1_rmask
      |vpiActual:
      \_LogicTypespec: , line:6:35, endln:6:58
    |vpiName:p1_rmask
    |vpiFullName:work@vscale_dp_hasti_sram.p1_rmask
    |vpiNetType:1
  |vpiDefName:work@vscale_dp_hasti_sram
  |vpiNet:
  \_Net: (work@vscale_dp_hasti_sram.hclk), line:4:60, endln:4:64
  |vpiNet:
  \_Net: (work@vscale_dp_hasti_sram.hresetn), line:5:60, endln:5:67
  |vpiNet:
  \_Net: (work@vscale_dp_hasti_sram.p0_haddr), line:6:60, endln:6:68
  |vpiNet:
  \_Net: (work@vscale_dp_hasti_sram.p0_hwrite), line:7:60, endln:7:69
  |vpiNet:
  \_Net: (work@vscale_dp_hasti_sram.p0_hsize), line:8:60, endln:8:68
  |vpiNet:
  \_Net: (work@vscale_dp_hasti_sram.p0_hburst), line:9:60, endln:9:69
  |vpiNet:
  \_Net: (work@vscale_dp_hasti_sram.p0_hmastlock), line:10:60, endln:10:72
  |vpiNet:
  \_Net: (work@vscale_dp_hasti_sram.p0_hprot), line:11:60, endln:11:68
  |vpiNet:
  \_Net: (work@vscale_dp_hasti_sram.p0_htrans), line:12:60, endln:12:69
  |vpiNet:
  \_Net: (work@vscale_dp_hasti_sram.p0_hwdata), line:13:60, endln:13:69
  |vpiNet:
  \_Net: (work@vscale_dp_hasti_sram.p0_hrdata), line:14:60, endln:14:69
  |vpiNet:
  \_Net: (work@vscale_dp_hasti_sram.p0_hready), line:15:60, endln:15:69
  |vpiNet:
  \_Net: (work@vscale_dp_hasti_sram.p0_hresp), line:16:60, endln:16:68
  |vpiNet:
  \_Net: (work@vscale_dp_hasti_sram.p1_haddr), line:17:60, endln:17:68
  |vpiNet:
  \_Net: (work@vscale_dp_hasti_sram.p1_hwrite), line:18:60, endln:18:69
  |vpiNet:
  \_Net: (work@vscale_dp_hasti_sram.p1_hsize), line:19:60, endln:19:68
  |vpiNet:
  \_Net: (work@vscale_dp_hasti_sram.p1_hburst), line:20:60, endln:20:69
  |vpiNet:
  \_Net: (work@vscale_dp_hasti_sram.p1_hmastlock), line:21:60, endln:21:72
  |vpiNet:
  \_Net: (work@vscale_dp_hasti_sram.p1_hprot), line:22:60, endln:22:68
  |vpiNet:
  \_Net: (work@vscale_dp_hasti_sram.p1_htrans), line:23:60, endln:23:69
  |vpiNet:
  \_Net: (work@vscale_dp_hasti_sram.p1_hwdata), line:24:60, endln:24:69
  |vpiNet:
  \_Net: (work@vscale_dp_hasti_sram.p1_hrdata), line:25:60, endln:25:69
  |vpiNet:
  \_Net: (work@vscale_dp_hasti_sram.p1_hready), line:26:60, endln:26:69
  |vpiNet:
  \_Net: (work@vscale_dp_hasti_sram.p1_hresp), line:27:60, endln:27:68
  |vpiNet:
  \_Net: (work@vscale_dp_hasti_sram.mem), line:35:60, endln:35:63
  |vpiNet:
  \_Net: (work@vscale_dp_hasti_sram.p0_waddr), line:40:60, endln:40:68
  |vpiNet:
  \_Net: (work@vscale_dp_hasti_sram.p0_wdata), line:41:60, endln:41:68
  |vpiNet:
  \_Net: (work@vscale_dp_hasti_sram.p0_wvalid), line:42:60, endln:42:69
  |vpiNet:
  \_Net: (work@vscale_dp_hasti_sram.p0_wsize), line:43:60, endln:43:68
  |vpiNet:
  \_Net: (work@vscale_dp_hasti_sram.p0_state), line:44:60, endln:44:68
  |vpiNet:
  \_Net: (work@vscale_dp_hasti_sram.p0_wmask_lut), line:46:60, endln:46:72
  |vpiNet:
  \_Net: (work@vscale_dp_hasti_sram.p0_wmask_shift), line:47:60, endln:47:74
  |vpiNet:
  \_Net: (work@vscale_dp_hasti_sram.p0_wmask), line:48:60, endln:48:68
  |vpiNet:
  \_Net: (work@vscale_dp_hasti_sram.p0_word_waddr), line:49:60, endln:49:73
  |vpiNet:
  \_Net: (work@vscale_dp_hasti_sram.p0_raddr), line:51:60, endln:51:68
  |vpiNet:
  \_Net: (work@vscale_dp_hasti_sram.p0_ren), line:52:60, endln:52:66
  |vpiNet:
  \_Net: (work@vscale_dp_hasti_sram.p0_bypass), line:53:60, endln:53:69
  |vpiNet:
  \_Net: (work@vscale_dp_hasti_sram.p0_reg_raddr), line:54:60, endln:54:72
  |vpiNet:
  \_Net: (work@vscale_dp_hasti_sram.p0_rdata), line:86:32, endln:86:40
  |vpiNet:
  \_Net: (work@vscale_dp_hasti_sram.p0_rmask), line:87:32, endln:87:40
  |vpiNet:
  \_Net: (work@vscale_dp_hasti_sram.p1_raddr), line:96:33, endln:96:41
  |vpiNet:
  \_Net: (work@vscale_dp_hasti_sram.p1_ren), line:97:33, endln:97:39
  |vpiNet:
  \_Net: (work@vscale_dp_hasti_sram.p1_bypass), line:98:33, endln:98:42
  |vpiNet:
  \_Net: (work@vscale_dp_hasti_sram.p1_reg_raddr), line:99:33, endln:99:45
  |vpiNet:
  \_Net: (work@vscale_dp_hasti_sram.p1_rdata), line:115:32, endln:115:40
  |vpiNet:
  \_Net: (work@vscale_dp_hasti_sram.p1_rmask), line:116:32, endln:116:40
  |vpiPort:
  \_Port: (hclk), line:4:60, endln:4:64
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:hclk
    |vpiDirection:1
  |vpiPort:
  \_Port: (hresetn), line:5:60, endln:5:67
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:hresetn
    |vpiDirection:1
  |vpiPort:
  \_Port: (p0_haddr), line:6:60, endln:6:68
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p0_haddr
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@vscale_dp_hasti_sram.p0_haddr), line:6:35, endln:6:58
      |vpiParent:
      \_Port: (p0_haddr), line:6:60, endln:6:68
      |vpiFullName:work@vscale_dp_hasti_sram.p0_haddr
      |vpiActual:
      \_LogicTypespec: , line:6:35, endln:6:58
  |vpiPort:
  \_Port: (p0_hwrite), line:7:60, endln:7:69
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p0_hwrite
    |vpiDirection:1
  |vpiPort:
  \_Port: (p0_hsize), line:8:60, endln:8:68
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p0_hsize
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@vscale_dp_hasti_sram.p0_hsize), line:8:35, endln:8:58
      |vpiParent:
      \_Port: (p0_hsize), line:8:60, endln:8:68
      |vpiFullName:work@vscale_dp_hasti_sram.p0_hsize
      |vpiActual:
      \_LogicTypespec: , line:8:35, endln:8:58
  |vpiPort:
  \_Port: (p0_hburst), line:9:60, endln:9:69
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p0_hburst
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@vscale_dp_hasti_sram.p0_hburst), line:9:35, endln:9:59
      |vpiParent:
      \_Port: (p0_hburst), line:9:60, endln:9:69
      |vpiFullName:work@vscale_dp_hasti_sram.p0_hburst
      |vpiActual:
      \_LogicTypespec: , line:8:35, endln:8:58
  |vpiPort:
  \_Port: (p0_hmastlock), line:10:60, endln:10:72
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p0_hmastlock
    |vpiDirection:1
  |vpiPort:
  \_Port: (p0_hprot), line:11:60, endln:11:68
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p0_hprot
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@vscale_dp_hasti_sram.p0_hprot), line:11:35, endln:11:58
      |vpiParent:
      \_Port: (p0_hprot), line:11:60, endln:11:68
      |vpiFullName:work@vscale_dp_hasti_sram.p0_hprot
      |vpiActual:
      \_LogicTypespec: , line:11:35, endln:11:58
  |vpiPort:
  \_Port: (p0_htrans), line:12:60, endln:12:69
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p0_htrans
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@vscale_dp_hasti_sram.p0_htrans), line:12:35, endln:12:59
      |vpiParent:
      \_Port: (p0_htrans), line:12:60, endln:12:69
      |vpiFullName:work@vscale_dp_hasti_sram.p0_htrans
      |vpiActual:
      \_LogicTypespec: , line:12:35, endln:12:59
  |vpiPort:
  \_Port: (p0_hwdata), line:13:60, endln:13:69
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p0_hwdata
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@vscale_dp_hasti_sram.p0_hwdata), line:13:35, endln:13:57
      |vpiParent:
      \_Port: (p0_hwdata), line:13:60, endln:13:69
      |vpiFullName:work@vscale_dp_hasti_sram.p0_hwdata
      |vpiActual:
      \_LogicTypespec: , line:6:35, endln:6:58
  |vpiPort:
  \_Port: (p0_hrdata), line:14:60, endln:14:69
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p0_hrdata
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_dp_hasti_sram.p0_hrdata), line:14:36, endln:14:58
      |vpiParent:
      \_Port: (p0_hrdata), line:14:60, endln:14:69
      |vpiFullName:work@vscale_dp_hasti_sram.p0_hrdata
      |vpiActual:
      \_LogicTypespec: , line:6:35, endln:6:58
  |vpiPort:
  \_Port: (p0_hready), line:15:60, endln:15:69
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p0_hready
    |vpiDirection:2
  |vpiPort:
  \_Port: (p0_hresp), line:16:60, endln:16:68
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p0_hresp
    |vpiDirection:2
  |vpiPort:
  \_Port: (p1_haddr), line:17:60, endln:17:68
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p1_haddr
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@vscale_dp_hasti_sram.p1_haddr), line:17:35, endln:17:58
      |vpiParent:
      \_Port: (p1_haddr), line:17:60, endln:17:68
      |vpiFullName:work@vscale_dp_hasti_sram.p1_haddr
      |vpiActual:
      \_LogicTypespec: , line:6:35, endln:6:58
  |vpiPort:
  \_Port: (p1_hwrite), line:18:60, endln:18:69
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p1_hwrite
    |vpiDirection:1
  |vpiPort:
  \_Port: (p1_hsize), line:19:60, endln:19:68
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p1_hsize
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@vscale_dp_hasti_sram.p1_hsize), line:19:35, endln:19:58
      |vpiParent:
      \_Port: (p1_hsize), line:19:60, endln:19:68
      |vpiFullName:work@vscale_dp_hasti_sram.p1_hsize
      |vpiActual:
      \_LogicTypespec: , line:8:35, endln:8:58
  |vpiPort:
  \_Port: (p1_hburst), line:20:60, endln:20:69
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p1_hburst
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@vscale_dp_hasti_sram.p1_hburst), line:20:35, endln:20:59
      |vpiParent:
      \_Port: (p1_hburst), line:20:60, endln:20:69
      |vpiFullName:work@vscale_dp_hasti_sram.p1_hburst
      |vpiActual:
      \_LogicTypespec: , line:8:35, endln:8:58
  |vpiPort:
  \_Port: (p1_hmastlock), line:21:60, endln:21:72
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p1_hmastlock
    |vpiDirection:1
  |vpiPort:
  \_Port: (p1_hprot), line:22:60, endln:22:68
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p1_hprot
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@vscale_dp_hasti_sram.p1_hprot), line:22:35, endln:22:58
      |vpiParent:
      \_Port: (p1_hprot), line:22:60, endln:22:68
      |vpiFullName:work@vscale_dp_hasti_sram.p1_hprot
      |vpiActual:
      \_LogicTypespec: , line:11:35, endln:11:58
  |vpiPort:
  \_Port: (p1_htrans), line:23:60, endln:23:69
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p1_htrans
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@vscale_dp_hasti_sram.p1_htrans), line:23:35, endln:23:59
      |vpiParent:
      \_Port: (p1_htrans), line:23:60, endln:23:69
      |vpiFullName:work@vscale_dp_hasti_sram.p1_htrans
      |vpiActual:
      \_LogicTypespec: , line:12:35, endln:12:59
  |vpiPort:
  \_Port: (p1_hwdata), line:24:60, endln:24:69
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p1_hwdata
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@vscale_dp_hasti_sram.p1_hwdata), line:24:35, endln:24:57
      |vpiParent:
      \_Port: (p1_hwdata), line:24:60, endln:24:69
      |vpiFullName:work@vscale_dp_hasti_sram.p1_hwdata
      |vpiActual:
      \_LogicTypespec: , line:6:35, endln:6:58
  |vpiPort:
  \_Port: (p1_hrdata), line:25:60, endln:25:69
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p1_hrdata
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_dp_hasti_sram.p1_hrdata), line:25:36, endln:25:58
      |vpiParent:
      \_Port: (p1_hrdata), line:25:60, endln:25:69
      |vpiFullName:work@vscale_dp_hasti_sram.p1_hrdata
      |vpiActual:
      \_LogicTypespec: , line:6:35, endln:6:58
  |vpiPort:
  \_Port: (p1_hready), line:26:60, endln:26:69
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p1_hready
    |vpiDirection:2
  |vpiPort:
  \_Port: (p1_hresp), line:27:60, endln:27:68
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiName:p1_hresp
    |vpiDirection:2
  |vpiProcess:
  \_Always: , line:56:4, endln:84:7
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiStmt:
    \_EventControl: , line:56:11, endln:56:26
      |vpiParent:
      \_Always: , line:56:4, endln:84:7
      |vpiCondition:
      \_Operation: , line:56:13, endln:56:25
        |vpiParent:
        \_EventControl: , line:56:11, endln:56:26
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@vscale_dp_hasti_sram.hclk), line:56:21, endln:56:25
          |vpiParent:
          \_Operation: , line:56:13, endln:56:25
          |vpiName:hclk
          |vpiFullName:work@vscale_dp_hasti_sram.hclk
          |vpiActual:
          \_Net: (work@vscale_dp_hasti_sram.hclk), line:4:60, endln:4:64
      |vpiStmt:
      \_Begin: (work@vscale_dp_hasti_sram), line:56:27, endln:84:7
        |vpiParent:
        \_EventControl: , line:56:11, endln:56:26
        |vpiFullName:work@vscale_dp_hasti_sram
        |vpiStmt:
        \_Assignment: , line:57:7, endln:57:31
          |vpiParent:
          \_Begin: (work@vscale_dp_hasti_sram), line:56:27, endln:84:7
          |vpiOpType:82
          |vpiRhs:
          \_RefObj: (work@vscale_dp_hasti_sram.p0_raddr), line:57:23, endln:57:31
            |vpiParent:
            \_Assignment: , line:57:7, endln:57:31
            |vpiName:p0_raddr
            |vpiFullName:work@vscale_dp_hasti_sram.p0_raddr
            |vpiActual:
            \_Net: (work@vscale_dp_hasti_sram.p0_raddr), line:51:60, endln:51:68
          |vpiLhs:
          \_RefObj: (work@vscale_dp_hasti_sram.p0_reg_raddr), line:57:7, endln:57:19
            |vpiParent:
            \_Assignment: , line:57:7, endln:57:31
            |vpiName:p0_reg_raddr
            |vpiFullName:work@vscale_dp_hasti_sram.p0_reg_raddr
            |vpiActual:
            \_Net: (work@vscale_dp_hasti_sram.p0_reg_raddr), line:54:60, endln:54:72
        |vpiStmt:
        \_IfElse: , line:58:7, endln:83:10
          |vpiParent:
          \_Begin: (work@vscale_dp_hasti_sram), line:56:27, endln:84:7
          |vpiCondition:
          \_Operation: , line:58:11, endln:58:19
            |vpiParent:
            \_IfElse: , line:58:7, endln:83:10
            |vpiOpType:3
            |vpiOperand:
            \_RefObj: (work@vscale_dp_hasti_sram.hresetn), line:58:12, endln:58:19
              |vpiParent:
              \_Operation: , line:58:11, endln:58:19
              |vpiName:hresetn
              |vpiFullName:work@vscale_dp_hasti_sram.hresetn
              |vpiActual:
              \_Net: (work@vscale_dp_hasti_sram.hresetn), line:5:60, endln:5:67
          |vpiStmt:
          \_Begin: (work@vscale_dp_hasti_sram), line:58:21, endln:65:10
            |vpiParent:
            \_IfElse: , line:58:7, endln:83:10
            |vpiFullName:work@vscale_dp_hasti_sram
            |vpiStmt:
            \_Assignment: , line:59:10, endln:59:26
              |vpiParent:
              \_Begin: (work@vscale_dp_hasti_sram), line:58:21, endln:65:10
              |vpiOpType:82
              |vpiRhs:
              \_RefObj: (work@vscale_dp_hasti_sram.s_w1), line:59:22, endln:59:26
                |vpiParent:
                \_Assignment: , line:59:10, endln:59:26
                |vpiName:s_w1
                |vpiFullName:work@vscale_dp_hasti_sram.s_w1
                |vpiActual:
                \_Parameter: (work@vscale_dp_hasti_sram.s_w1), line:32:15, endln:32:23
              |vpiLhs:
              \_RefObj: (work@vscale_dp_hasti_sram.p0_state), line:59:10, endln:59:18
                |vpiParent:
                \_Assignment: , line:59:10, endln:59:26
                |vpiName:p0_state
                |vpiFullName:work@vscale_dp_hasti_sram.p0_state
                |vpiActual:
                \_Net: (work@vscale_dp_hasti_sram.p0_state), line:44:60, endln:44:68
            |vpiStmt:
            \_Assignment: , line:60:10, endln:60:27
              |vpiParent:
              \_Begin: (work@vscale_dp_hasti_sram), line:58:21, endln:65:10
              |vpiOpType:82
              |vpiRhs:
              \_Constant: , line:60:23, endln:60:27
                |vpiParent:
                \_Assignment: , line:60:10, endln:60:27
                |vpiDecompile:1'b0
                |vpiSize:1
                |BIN:0
                |vpiConstType:3
              |vpiLhs:
              \_RefObj: (work@vscale_dp_hasti_sram.p0_wvalid), line:60:10, endln:60:19
                |vpiParent:
                \_Assignment: , line:60:10, endln:60:27
                |vpiName:p0_wvalid
                |vpiFullName:work@vscale_dp_hasti_sram.p0_wvalid
                |vpiActual:
                \_Net: (work@vscale_dp_hasti_sram.p0_wvalid), line:42:60, endln:42:69
            |vpiStmt:
            \_Assignment: , line:61:10, endln:61:27
              |vpiParent:
              \_Begin: (work@vscale_dp_hasti_sram), line:58:21, endln:65:10
              |vpiOpType:82
              |vpiRhs:
              \_Constant: , line:61:23, endln:61:27
                |vpiParent:
                \_Assignment: , line:61:10, endln:61:27
                |vpiDecompile:1'b0
                |vpiSize:1
                |BIN:0
                |vpiConstType:3
              |vpiLhs:
              \_RefObj: (work@vscale_dp_hasti_sram.p0_bypass), line:61:10, endln:61:19
                |vpiParent:
                \_Assignment: , line:61:10, endln:61:27
                |vpiName:p0_bypass
                |vpiFullName:work@vscale_dp_hasti_sram.p0_bypass
                |vpiActual:
                \_Net: (work@vscale_dp_hasti_sram.p0_bypass), line:53:60, endln:53:69
            |vpiStmt:
            \_Assignment: , line:62:10, endln:62:23
              |vpiParent:
              \_Begin: (work@vscale_dp_hasti_sram), line:58:21, endln:65:10
              |vpiOpType:82
              |vpiRhs:
              \_Constant: , line:62:22, endln:62:23
                |vpiParent:
                \_Assignment: , line:62:10, endln:62:23
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_RefObj: (work@vscale_dp_hasti_sram.p0_waddr), line:62:10, endln:62:18
                |vpiParent:
                \_Assignment: , line:62:10, endln:62:23
                |vpiName:p0_waddr
                |vpiFullName:work@vscale_dp_hasti_sram.p0_waddr
                |vpiActual:
                \_Net: (work@vscale_dp_hasti_sram.p0_waddr), line:40:60, endln:40:68
            |vpiStmt:
            \_Assignment: , line:63:10, endln:63:23
              |vpiParent:
              \_Begin: (work@vscale_dp_hasti_sram), line:58:21, endln:65:10
              |vpiOpType:82
              |vpiRhs:
              \_Constant: , line:63:22, endln:63:23
                |vpiParent:
                \_Assignment: , line:63:10, endln:63:23
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_RefObj: (work@vscale_dp_hasti_sram.p0_wdata), line:63:10, endln:63:18
                |vpiParent:
                \_Assignment: , line:63:10, endln:63:23
                |vpiName:p0_wdata
                |vpiFullName:work@vscale_dp_hasti_sram.p0_wdata
                |vpiActual:
                \_Net: (work@vscale_dp_hasti_sram.p0_wdata), line:41:60, endln:41:68
            |vpiStmt:
            \_Assignment: , line:64:10, endln:64:27
              |vpiParent:
              \_Begin: (work@vscale_dp_hasti_sram), line:58:21, endln:65:10
              |vpiOpType:82
              |vpiRhs:
              \_Constant: , line:64:26, endln:64:27
                |vpiParent:
                \_Assignment: , line:64:10, endln:64:27
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_RefObj: (work@vscale_dp_hasti_sram.p0_reg_raddr), line:64:10, endln:64:22
                |vpiParent:
                \_Assignment: , line:64:10, endln:64:27
                |vpiName:p0_reg_raddr
                |vpiFullName:work@vscale_dp_hasti_sram.p0_reg_raddr
                |vpiActual:
                \_Net: (work@vscale_dp_hasti_sram.p0_reg_raddr), line:54:60, endln:54:72
          |vpiElseStmt:
          \_Begin: (work@vscale_dp_hasti_sram), line:65:16, endln:83:10
            |vpiParent:
            \_IfElse: , line:58:7, endln:83:10
            |vpiFullName:work@vscale_dp_hasti_sram
            |vpiStmt:
            \_IfStmt: , line:66:10, endln:69:13
              |vpiParent:
              \_Begin: (work@vscale_dp_hasti_sram), line:65:16, endln:83:10
              |vpiCondition:
              \_Operation: , line:66:14, endln:66:30
                |vpiParent:
                \_IfStmt: , line:66:10, endln:69:13
                |vpiOpType:14
                |vpiOperand:
                \_RefObj: (work@vscale_dp_hasti_sram.p0_state), line:66:14, endln:66:22
                  |vpiParent:
                  \_Operation: , line:66:14, endln:66:30
                  |vpiName:p0_state
                  |vpiFullName:work@vscale_dp_hasti_sram.p0_state
                  |vpiActual:
                  \_Net: (work@vscale_dp_hasti_sram.p0_state), line:44:60, endln:44:68
                |vpiOperand:
                \_RefObj: (work@vscale_dp_hasti_sram.s_w2), line:66:26, endln:66:30
                  |vpiParent:
                  \_Operation: , line:66:14, endln:66:30
                  |vpiName:s_w2
                  |vpiFullName:work@vscale_dp_hasti_sram.s_w2
                  |vpiActual:
                  \_Parameter: (work@vscale_dp_hasti_sram.s_w2), line:33:15, endln:33:23
              |vpiStmt:
              \_Begin: (work@vscale_dp_hasti_sram), line:66:32, endln:69:13
                |vpiParent:
                \_IfStmt: , line:66:10, endln:69:13
                |vpiFullName:work@vscale_dp_hasti_sram
                |vpiStmt:
                \_Assignment: , line:67:13, endln:67:34
                  |vpiParent:
                  \_Begin: (work@vscale_dp_hasti_sram), line:66:32, endln:69:13
                  |vpiOpType:82
                  |vpiRhs:
                  \_RefObj: (work@vscale_dp_hasti_sram.p0_hwdata), line:67:25, endln:67:34
                    |vpiParent:
                    \_Assignment: , line:67:13, endln:67:34
                    |vpiName:p0_hwdata
                    |vpiFullName:work@vscale_dp_hasti_sram.p0_hwdata
                    |vpiActual:
                    \_Net: (work@vscale_dp_hasti_sram.p0_hwdata), line:13:60, endln:13:69
                  |vpiLhs:
                  \_RefObj: (work@vscale_dp_hasti_sram.p0_wdata), line:67:13, endln:67:21
                    |vpiParent:
                    \_Assignment: , line:67:13, endln:67:34
                    |vpiName:p0_wdata
                    |vpiFullName:work@vscale_dp_hasti_sram.p0_wdata
                    |vpiActual:
                    \_Net: (work@vscale_dp_hasti_sram.p0_wdata), line:41:60, endln:41:68
                |vpiStmt:
                \_Assignment: , line:68:13, endln:68:29
                  |vpiParent:
                  \_Begin: (work@vscale_dp_hasti_sram), line:66:32, endln:69:13
                  |vpiOpType:82
                  |vpiRhs:
                  \_RefObj: (work@vscale_dp_hasti_sram.s_w1), line:68:25, endln:68:29
                    |vpiParent:
                    \_Assignment: , line:68:13, endln:68:29
                    |vpiName:s_w1
                    |vpiFullName:work@vscale_dp_hasti_sram.s_w1
                    |vpiActual:
                    \_Parameter: (work@vscale_dp_hasti_sram.s_w1), line:32:15, endln:32:23
                  |vpiLhs:
                  \_RefObj: (work@vscale_dp_hasti_sram.p0_state), line:68:13, endln:68:21
                    |vpiParent:
                    \_Assignment: , line:68:13, endln:68:29
                    |vpiName:p0_state
                    |vpiFullName:work@vscale_dp_hasti_sram.p0_state
                    |vpiActual:
                    \_Net: (work@vscale_dp_hasti_sram.p0_state), line:44:60, endln:44:68
            |vpiStmt:
            \_IfStmt: , line:70:10, endln:82:13
              |vpiParent:
              \_Begin: (work@vscale_dp_hasti_sram), line:65:16, endln:83:10
              |vpiCondition:
              \_Operation: , line:70:14, endln:70:46
                |vpiParent:
                \_IfStmt: , line:70:10, endln:82:13
                |vpiOpType:14
                |vpiOperand:
                \_RefObj: (work@vscale_dp_hasti_sram.p0_htrans), line:70:14, endln:70:23
                  |vpiParent:
                  \_Operation: , line:70:14, endln:70:46
                  |vpiName:p0_htrans
                  |vpiFullName:work@vscale_dp_hasti_sram.p0_htrans
                  |vpiActual:
                  \_Net: (work@vscale_dp_hasti_sram.p0_htrans), line:12:60, endln:12:69
                |vpiOperand:
                \_Constant: , line:8:28, endln:8:49
                  |vpiParent:
                  \_Operation: , line:70:14, endln:70:46
                  |vpiDecompile:2'd2
                  |vpiSize:2
                  |DEC:2
                  |vpiConstType:1
              |vpiStmt:
              \_Begin: (work@vscale_dp_hasti_sram), line:70:48, endln:82:13
                |vpiParent:
                \_IfStmt: , line:70:10, endln:82:13
                |vpiFullName:work@vscale_dp_hasti_sram
                |vpiStmt:
                \_IfElse: , line:71:13, endln:81:16
                  |vpiParent:
                  \_Begin: (work@vscale_dp_hasti_sram), line:70:48, endln:82:13
                  |vpiCondition:
                  \_RefObj: (work@vscale_dp_hasti_sram.p0_hwrite), line:71:17, endln:71:26
                    |vpiParent:
                    \_IfElse: , line:71:13, endln:81:16
                    |vpiName:p0_hwrite
                    |vpiFullName:work@vscale_dp_hasti_sram.p0_hwrite
                    |vpiActual:
                    \_Net: (work@vscale_dp_hasti_sram.p0_hwrite), line:7:60, endln:7:69
                  |vpiStmt:
                  \_Begin: (work@vscale_dp_hasti_sram), line:71:28, endln:79:16
                    |vpiParent:
                    \_IfElse: , line:71:13, endln:81:16
                    |vpiFullName:work@vscale_dp_hasti_sram
                    |vpiStmt:
                    \_Assignment: , line:72:16, endln:72:36
                      |vpiParent:
                      \_Begin: (work@vscale_dp_hasti_sram), line:71:28, endln:79:16
                      |vpiOpType:82
                      |vpiRhs:
                      \_RefObj: (work@vscale_dp_hasti_sram.p0_haddr), line:72:28, endln:72:36
                        |vpiParent:
                        \_Assignment: , line:72:16, endln:72:36
                        |vpiName:p0_haddr
                        |vpiFullName:work@vscale_dp_hasti_sram.p0_haddr
                        |vpiActual:
                        \_Net: (work@vscale_dp_hasti_sram.p0_haddr), line:6:60, endln:6:68
                      |vpiLhs:
                      \_RefObj: (work@vscale_dp_hasti_sram.p0_waddr), line:72:16, endln:72:24
                        |vpiParent:
                        \_Assignment: , line:72:16, endln:72:36
                        |vpiName:p0_waddr
                        |vpiFullName:work@vscale_dp_hasti_sram.p0_waddr
                        |vpiActual:
                        \_Net: (work@vscale_dp_hasti_sram.p0_waddr), line:40:60, endln:40:68
                    |vpiStmt:
                    \_Assignment: , line:73:16, endln:73:36
                      |vpiParent:
                      \_Begin: (work@vscale_dp_hasti_sram), line:71:28, endln:79:16
                      |vpiOpType:82
                      |vpiRhs:
                      \_RefObj: (work@vscale_dp_hasti_sram.p0_hsize), line:73:28, endln:73:36
                        |vpiParent:
                        \_Assignment: , line:73:16, endln:73:36
                        |vpiName:p0_hsize
                        |vpiFullName:work@vscale_dp_hasti_sram.p0_hsize
                        |vpiActual:
                        \_Net: (work@vscale_dp_hasti_sram.p0_hsize), line:8:60, endln:8:68
                      |vpiLhs:
                      \_RefObj: (work@vscale_dp_hasti_sram.p0_wsize), line:73:16, endln:73:24
                        |vpiParent:
                        \_Assignment: , line:73:16, endln:73:36
                        |vpiName:p0_wsize
                        |vpiFullName:work@vscale_dp_hasti_sram.p0_wsize
                        |vpiActual:
                        \_Net: (work@vscale_dp_hasti_sram.p0_wsize), line:43:60, endln:43:68
                    |vpiStmt:
                    \_Assignment: , line:74:16, endln:74:33
                      |vpiParent:
                      \_Begin: (work@vscale_dp_hasti_sram), line:71:28, endln:79:16
                      |vpiOpType:82
                      |vpiRhs:
                      \_Constant: , line:74:29, endln:74:33
                        |vpiParent:
                        \_Assignment: , line:74:16, endln:74:33
                        |vpiDecompile:1'b1
                        |vpiSize:1
                        |BIN:1
                        |vpiConstType:3
                      |vpiLhs:
                      \_RefObj: (work@vscale_dp_hasti_sram.p0_wvalid), line:74:16, endln:74:25
                        |vpiParent:
                        \_Assignment: , line:74:16, endln:74:33
                        |vpiName:p0_wvalid
                        |vpiFullName:work@vscale_dp_hasti_sram.p0_wvalid
                        |vpiActual:
                        \_Net: (work@vscale_dp_hasti_sram.p0_wvalid), line:42:60, endln:42:69
                    |vpiStmt:
                    \_IfStmt: , line:75:16, endln:77:19
                      |vpiParent:
                      \_Begin: (work@vscale_dp_hasti_sram), line:71:28, endln:79:16
                      |vpiCondition:
                      \_RefObj: (work@vscale_dp_hasti_sram.p0_wvalid), line:75:20, endln:75:29
                        |vpiParent:
                        \_IfStmt: , line:75:16, endln:77:19
                        |vpiName:p0_wvalid
                        |vpiFullName:work@vscale_dp_hasti_sram.p0_wvalid
                        |vpiActual:
                        \_Net: (work@vscale_dp_hasti_sram.p0_wvalid), line:42:60, endln:42:69
                      |vpiStmt:
                      \_Begin: (work@vscale_dp_hasti_sram), line:75:31, endln:77:19
                        |vpiParent:
                        \_IfStmt: , line:75:16, endln:77:19
                        |vpiFullName:work@vscale_dp_hasti_sram
                        |vpiStmt:
                        \_Assignment: , line:76:19, endln:76:97
                          |vpiParent:
                          \_Begin: (work@vscale_dp_hasti_sram), line:75:31, endln:77:19
                          |vpiOpType:82
                          |vpiRhs:
                          \_Operation: , line:76:41, endln:76:97
                            |vpiParent:
                            \_Assignment: , line:76:19, endln:76:97
                            |vpiOpType:29
                            |vpiOperand:
                            \_Operation: , line:76:42, endln:76:72
                              |vpiParent:
                              \_Operation: , line:76:41, endln:76:97
                              |vpiOpType:28
                              |vpiOperand:
                              \_BitSelect: (work@vscale_dp_hasti_sram.mem), line:76:45, endln:76:60
                                |vpiParent:
                                \_Operation: , line:76:42, endln:76:72
                                |vpiName:mem
                                |vpiFullName:work@vscale_dp_hasti_sram.mem
                                |vpiActual:
                                \_Net: (work@vscale_dp_hasti_sram.mem), line:35:60, endln:35:63
                                |vpiIndex:
                                \_RefObj: (work@vscale_dp_hasti_sram.p0_word_waddr), line:76:46, endln:76:59
                                  |vpiParent:
                                  \_BitSelect: (work@vscale_dp_hasti_sram.mem), line:76:45, endln:76:60
                                  |vpiName:p0_word_waddr
                                  |vpiFullName:work@vscale_dp_hasti_sram.p0_word_waddr
                                  |vpiActual:
                                  \_Net: (work@vscale_dp_hasti_sram.p0_word_waddr), line:49:60, endln:49:73
                              |vpiOperand:
                              \_Operation: , line:76:63, endln:76:72
                                |vpiParent:
                                \_Operation: , line:76:42, endln:76:72
                                |vpiOpType:4
                                |vpiOperand:
                                \_RefObj: (work@vscale_dp_hasti_sram.p0_wmask), line:76:64, endln:76:72
                                  |vpiParent:
                                  \_Operation: , line:76:63, endln:76:72
                                  |vpiName:p0_wmask
                                  |vpiFullName:work@vscale_dp_hasti_sram.p0_wmask
                                  |vpiActual:
                                  \_Net: (work@vscale_dp_hasti_sram.p0_wmask), line:48:60, endln:48:68
                            |vpiOperand:
                            \_Operation: , line:76:77, endln:76:96
                              |vpiParent:
                              \_Operation: , line:76:41, endln:76:97
                              |vpiOpType:28
                              |vpiOperand:
                              \_RefObj: (work@vscale_dp_hasti_sram.p0_wdata), line:76:77, endln:76:85
                                |vpiParent:
                                \_Operation: , line:76:77, endln:76:96
                                |vpiName:p0_wdata
                                |vpiFullName:work@vscale_dp_hasti_sram.p0_wdata
                                |vpiActual:
                                \_Net: (work@vscale_dp_hasti_sram.p0_wdata), line:41:60, endln:41:68
                              |vpiOperand:
                              \_RefObj: (work@vscale_dp_hasti_sram.p0_wmask), line:76:88, endln:76:96
                                |vpiParent:
                                \_Operation: , line:76:77, endln:76:96
                                |vpiName:p0_wmask
                                |vpiFullName:work@vscale_dp_hasti_sram.p0_wmask
                                |vpiActual:
                                \_Net: (work@vscale_dp_hasti_sram.p0_wmask), line:48:60, endln:48:68
                          |vpiLhs:
                          \_BitSelect: (work@vscale_dp_hasti_sram.mem), line:76:22, endln:76:37
                            |vpiParent:
                            \_Assignment: , line:76:19, endln:76:97
                            |vpiName:mem
                            |vpiFullName:work@vscale_dp_hasti_sram.mem
                            |vpiActual:
                            \_Net: (work@vscale_dp_hasti_sram.mem), line:35:60, endln:35:63
                            |vpiIndex:
                            \_RefObj: (work@vscale_dp_hasti_sram.p0_word_waddr), line:76:23, endln:76:36
                              |vpiParent:
                              \_BitSelect: (work@vscale_dp_hasti_sram.mem), line:76:22, endln:76:37
                              |vpiName:p0_word_waddr
                              |vpiFullName:work@vscale_dp_hasti_sram.p0_word_waddr
                              |vpiActual:
                              \_Net: (work@vscale_dp_hasti_sram.p0_word_waddr), line:49:60, endln:49:73
                    |vpiStmt:
                    \_Assignment: , line:78:16, endln:78:32
                      |vpiParent:
                      \_Begin: (work@vscale_dp_hasti_sram), line:71:28, endln:79:16
                      |vpiOpType:82
                      |vpiRhs:
                      \_RefObj: (work@vscale_dp_hasti_sram.s_w2), line:78:28, endln:78:32
                        |vpiParent:
                        \_Assignment: , line:78:16, endln:78:32
                        |vpiName:s_w2
                        |vpiFullName:work@vscale_dp_hasti_sram.s_w2
                        |vpiActual:
                        \_Parameter: (work@vscale_dp_hasti_sram.s_w2), line:33:15, endln:33:23
                      |vpiLhs:
                      \_RefObj: (work@vscale_dp_hasti_sram.p0_state), line:78:16, endln:78:24
                        |vpiParent:
                        \_Assignment: , line:78:16, endln:78:32
                        |vpiName:p0_state
                        |vpiFullName:work@vscale_dp_hasti_sram.p0_state
                        |vpiActual:
                        \_Net: (work@vscale_dp_hasti_sram.p0_state), line:44:60, endln:44:68
                  |vpiElseStmt:
                  \_Begin: (work@vscale_dp_hasti_sram), line:79:22, endln:81:16
                    |vpiParent:
                    \_IfElse: , line:71:13, endln:81:16
                    |vpiFullName:work@vscale_dp_hasti_sram
                    |vpiStmt:
                    \_Assignment: , line:80:16, endln:80:67
                      |vpiParent:
                      \_Begin: (work@vscale_dp_hasti_sram), line:79:22, endln:81:16
                      |vpiOpType:82
                      |vpiRhs:
                      \_Operation: , line:80:29, endln:80:67
                        |vpiParent:
                        \_Assignment: , line:80:16, endln:80:67
                        |vpiOpType:26
                        |vpiOperand:
                        \_RefObj: (work@vscale_dp_hasti_sram.p0_wvalid), line:80:29, endln:80:38
                          |vpiParent:
                          \_Operation: , line:80:29, endln:80:67
                          |vpiName:p0_wvalid
                          |vpiFullName:work@vscale_dp_hasti_sram.p0_wvalid
                          |vpiActual:
                          \_Net: (work@vscale_dp_hasti_sram.p0_wvalid), line:42:60, endln:42:69
                        |vpiOperand:
                        \_Operation: , line:80:42, endln:80:67
                          |vpiParent:
                          \_Operation: , line:80:29, endln:80:67
                          |vpiOpType:14
                          |vpiOperand:
                          \_RefObj: (work@vscale_dp_hasti_sram.p0_word_waddr), line:80:42, endln:80:55
                            |vpiParent:
                            \_Operation: , line:80:42, endln:80:67
                            |vpiName:p0_word_waddr
                            |vpiFullName:work@vscale_dp_hasti_sram.p0_word_waddr
                            |vpiActual:
                            \_Net: (work@vscale_dp_hasti_sram.p0_word_waddr), line:49:60, endln:49:73
                          |vpiOperand:
                          \_RefObj: (work@vscale_dp_hasti_sram.p0_raddr), line:80:59, endln:80:67
                            |vpiParent:
                            \_Operation: , line:80:42, endln:80:67
                            |vpiName:p0_raddr
                            |vpiFullName:work@vscale_dp_hasti_sram.p0_raddr
                            |vpiActual:
                            \_Net: (work@vscale_dp_hasti_sram.p0_raddr), line:51:60, endln:51:68
                      |vpiLhs:
                      \_RefObj: (work@vscale_dp_hasti_sram.p0_bypass), line:80:16, endln:80:25
                        |vpiParent:
                        \_Assignment: , line:80:16, endln:80:67
                        |vpiName:p0_bypass
                        |vpiFullName:work@vscale_dp_hasti_sram.p0_bypass
                        |vpiActual:
                        \_Net: (work@vscale_dp_hasti_sram.p0_bypass), line:53:60, endln:53:69
    |vpiAlwaysType:1
  |vpiProcess:
  \_Always: , line:101:4, endln:113:7
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiStmt:
    \_EventControl: , line:101:11, endln:101:26
      |vpiParent:
      \_Always: , line:101:4, endln:113:7
      |vpiCondition:
      \_Operation: , line:101:13, endln:101:25
        |vpiParent:
        \_EventControl: , line:101:11, endln:101:26
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@vscale_dp_hasti_sram.hclk), line:101:21, endln:101:25
          |vpiParent:
          \_Operation: , line:101:13, endln:101:25
          |vpiName:hclk
          |vpiFullName:work@vscale_dp_hasti_sram.hclk
          |vpiActual:
          \_Net: (work@vscale_dp_hasti_sram.hclk), line:4:60, endln:4:64
      |vpiStmt:
      \_Begin: (work@vscale_dp_hasti_sram), line:101:27, endln:113:7
        |vpiParent:
        \_EventControl: , line:101:11, endln:101:26
        |vpiFullName:work@vscale_dp_hasti_sram
        |vpiStmt:
        \_Assignment: , line:102:7, endln:102:31
          |vpiParent:
          \_Begin: (work@vscale_dp_hasti_sram), line:101:27, endln:113:7
          |vpiOpType:82
          |vpiRhs:
          \_RefObj: (work@vscale_dp_hasti_sram.p1_raddr), line:102:23, endln:102:31
            |vpiParent:
            \_Assignment: , line:102:7, endln:102:31
            |vpiName:p1_raddr
            |vpiFullName:work@vscale_dp_hasti_sram.p1_raddr
            |vpiActual:
            \_Net: (work@vscale_dp_hasti_sram.p1_raddr), line:96:33, endln:96:41
          |vpiLhs:
          \_RefObj: (work@vscale_dp_hasti_sram.p1_reg_raddr), line:102:7, endln:102:19
            |vpiParent:
            \_Assignment: , line:102:7, endln:102:31
            |vpiName:p1_reg_raddr
            |vpiFullName:work@vscale_dp_hasti_sram.p1_reg_raddr
            |vpiActual:
            \_Net: (work@vscale_dp_hasti_sram.p1_reg_raddr), line:99:33, endln:99:45
        |vpiStmt:
        \_IfElse: , line:103:7, endln:112:10
          |vpiParent:
          \_Begin: (work@vscale_dp_hasti_sram), line:101:27, endln:113:7
          |vpiCondition:
          \_Operation: , line:103:11, endln:103:19
            |vpiParent:
            \_IfElse: , line:103:7, endln:112:10
            |vpiOpType:3
            |vpiOperand:
            \_RefObj: (work@vscale_dp_hasti_sram.hresetn), line:103:12, endln:103:19
              |vpiParent:
              \_Operation: , line:103:11, endln:103:19
              |vpiName:hresetn
              |vpiFullName:work@vscale_dp_hasti_sram.hresetn
              |vpiActual:
              \_Net: (work@vscale_dp_hasti_sram.hresetn), line:5:60, endln:5:67
          |vpiStmt:
          \_Begin: (work@vscale_dp_hasti_sram), line:103:21, endln:105:10
            |vpiParent:
            \_IfElse: , line:103:7, endln:112:10
            |vpiFullName:work@vscale_dp_hasti_sram
            |vpiStmt:
            \_Assignment: , line:104:10, endln:104:24
              |vpiParent:
              \_Begin: (work@vscale_dp_hasti_sram), line:103:21, endln:105:10
              |vpiOpType:82
              |vpiRhs:
              \_Constant: , line:104:23, endln:104:24
                |vpiParent:
                \_Assignment: , line:104:10, endln:104:24
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_RefObj: (work@vscale_dp_hasti_sram.p1_bypass), line:104:10, endln:104:19
                |vpiParent:
                \_Assignment: , line:104:10, endln:104:24
                |vpiName:p1_bypass
                |vpiFullName:work@vscale_dp_hasti_sram.p1_bypass
                |vpiActual:
                \_Net: (work@vscale_dp_hasti_sram.p1_bypass), line:98:33, endln:98:42
          |vpiElseStmt:
          \_Begin: (work@vscale_dp_hasti_sram), line:105:16, endln:112:10
            |vpiParent:
            \_IfElse: , line:103:7, endln:112:10
            |vpiFullName:work@vscale_dp_hasti_sram
            |vpiStmt:
            \_IfStmt: , line:106:10, endln:111:13
              |vpiParent:
              \_Begin: (work@vscale_dp_hasti_sram), line:105:16, endln:112:10
              |vpiCondition:
              \_Operation: , line:106:14, endln:106:46
                |vpiParent:
                \_IfStmt: , line:106:10, endln:111:13
                |vpiOpType:14
                |vpiOperand:
                \_RefObj: (work@vscale_dp_hasti_sram.p1_htrans), line:106:14, endln:106:23
                  |vpiParent:
                  \_Operation: , line:106:14, endln:106:46
                  |vpiName:p1_htrans
                  |vpiFullName:work@vscale_dp_hasti_sram.p1_htrans
                  |vpiActual:
                  \_Net: (work@vscale_dp_hasti_sram.p1_htrans), line:23:60, endln:23:69
                |vpiOperand:
                \_Constant: , line:8:28, endln:8:49
                  |vpiParent:
                  \_Operation: , line:106:14, endln:106:46
                  |vpiDecompile:2'd2
                  |vpiSize:2
                  |DEC:2
                  |vpiConstType:1
              |vpiStmt:
              \_Begin: (work@vscale_dp_hasti_sram), line:106:48, endln:111:13
                |vpiParent:
                \_IfStmt: , line:106:10, endln:111:13
                |vpiFullName:work@vscale_dp_hasti_sram
                |vpiStmt:
                \_IfElse: , line:107:13, endln:110:16
                  |vpiParent:
                  \_Begin: (work@vscale_dp_hasti_sram), line:106:48, endln:111:13
                  |vpiCondition:
                  \_RefObj: (work@vscale_dp_hasti_sram.p1_hwrite), line:107:17, endln:107:26
                    |vpiParent:
                    \_IfElse: , line:107:13, endln:110:16
                    |vpiName:p1_hwrite
                    |vpiFullName:work@vscale_dp_hasti_sram.p1_hwrite
                    |vpiActual:
                    \_Net: (work@vscale_dp_hasti_sram.p1_hwrite), line:18:60, endln:18:69
                  |vpiStmt:
                  \_Begin: (work@vscale_dp_hasti_sram), line:107:28, endln:108:16
                    |vpiParent:
                    \_IfElse: , line:107:13, endln:110:16
                    |vpiFullName:work@vscale_dp_hasti_sram
                  |vpiElseStmt:
                  \_Begin: (work@vscale_dp_hasti_sram), line:108:22, endln:110:16
                    |vpiParent:
                    \_IfElse: , line:107:13, endln:110:16
                    |vpiFullName:work@vscale_dp_hasti_sram
                    |vpiStmt:
                    \_Assignment: , line:109:16, endln:109:67
                      |vpiParent:
                      \_Begin: (work@vscale_dp_hasti_sram), line:108:22, endln:110:16
                      |vpiOpType:82
                      |vpiRhs:
                      \_Operation: , line:109:29, endln:109:67
                        |vpiParent:
                        \_Assignment: , line:109:16, endln:109:67
                        |vpiOpType:26
                        |vpiOperand:
                        \_RefObj: (work@vscale_dp_hasti_sram.p0_wvalid), line:109:29, endln:109:38
                          |vpiParent:
                          \_Operation: , line:109:29, endln:109:67
                          |vpiName:p0_wvalid
                          |vpiFullName:work@vscale_dp_hasti_sram.p0_wvalid
                          |vpiActual:
                          \_Net: (work@vscale_dp_hasti_sram.p0_wvalid), line:42:60, endln:42:69
                        |vpiOperand:
                        \_Operation: , line:109:42, endln:109:67
                          |vpiParent:
                          \_Operation: , line:109:29, endln:109:67
                          |vpiOpType:14
                          |vpiOperand:
                          \_RefObj: (work@vscale_dp_hasti_sram.p0_word_waddr), line:109:42, endln:109:55
                            |vpiParent:
                            \_Operation: , line:109:42, endln:109:67
                            |vpiName:p0_word_waddr
                            |vpiFullName:work@vscale_dp_hasti_sram.p0_word_waddr
                            |vpiActual:
                            \_Net: (work@vscale_dp_hasti_sram.p0_word_waddr), line:49:60, endln:49:73
                          |vpiOperand:
                          \_RefObj: (work@vscale_dp_hasti_sram.p1_raddr), line:109:59, endln:109:67
                            |vpiParent:
                            \_Operation: , line:109:42, endln:109:67
                            |vpiName:p1_raddr
                            |vpiFullName:work@vscale_dp_hasti_sram.p1_raddr
                            |vpiActual:
                            \_Net: (work@vscale_dp_hasti_sram.p1_raddr), line:96:33, endln:96:41
                      |vpiLhs:
                      \_RefObj: (work@vscale_dp_hasti_sram.p1_bypass), line:109:16, endln:109:25
                        |vpiParent:
                        \_Assignment: , line:109:16, endln:109:67
                        |vpiName:p1_bypass
                        |vpiFullName:work@vscale_dp_hasti_sram.p1_bypass
                        |vpiActual:
                        \_Net: (work@vscale_dp_hasti_sram.p1_bypass), line:98:33, endln:98:42
    |vpiAlwaysType:1
  |vpiContAssign:
  \_ContAssign: , line:88:11, endln:88:69
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiRhs:
    \_Operation: , line:88:23, endln:88:69
      |vpiParent:
      \_ContAssign: , line:88:11, endln:88:69
      |vpiOpType:29
      |vpiOperand:
      \_Operation: , line:88:24, endln:88:43
        |vpiParent:
        \_Operation: , line:88:23, endln:88:69
        |vpiOpType:28
        |vpiOperand:
        \_RefObj: (work@vscale_dp_hasti_sram.p0_wdata), line:88:24, endln:88:32
          |vpiParent:
          \_Operation: , line:88:24, endln:88:43
          |vpiName:p0_wdata
          |vpiFullName:work@vscale_dp_hasti_sram.p0_wdata
          |vpiActual:
          \_Net: (work@vscale_dp_hasti_sram.p0_wdata), line:41:60, endln:41:68
        |vpiOperand:
        \_RefObj: (work@vscale_dp_hasti_sram.p0_rmask), line:88:35, endln:88:43
          |vpiParent:
          \_Operation: , line:88:24, endln:88:43
          |vpiName:p0_rmask
          |vpiFullName:work@vscale_dp_hasti_sram.p0_rmask
          |vpiActual:
          \_Net: (work@vscale_dp_hasti_sram.p0_rmask), line:87:32, endln:87:40
      |vpiOperand:
      \_Operation: , line:88:48, endln:88:68
        |vpiParent:
        \_Operation: , line:88:23, endln:88:69
        |vpiOpType:28
        |vpiOperand:
        \_RefObj: (work@vscale_dp_hasti_sram.p0_rdata), line:88:48, endln:88:56
          |vpiParent:
          \_Operation: , line:88:48, endln:88:68
          |vpiName:p0_rdata
          |vpiFullName:work@vscale_dp_hasti_sram.p0_rdata
          |vpiActual:
          \_Net: (work@vscale_dp_hasti_sram.p0_rdata), line:86:32, endln:86:40
        |vpiOperand:
        \_Operation: , line:88:59, endln:88:68
          |vpiParent:
          \_Operation: , line:88:48, endln:88:68
          |vpiOpType:4
          |vpiOperand:
          \_RefObj: (work@vscale_dp_hasti_sram.p0_rmask), line:88:60, endln:88:68
            |vpiParent:
            \_Operation: , line:88:59, endln:88:68
            |vpiName:p0_rmask
            |vpiFullName:work@vscale_dp_hasti_sram.p0_rmask
            |vpiActual:
            \_Net: (work@vscale_dp_hasti_sram.p0_rmask), line:87:32, endln:87:40
    |vpiLhs:
    \_RefObj: (work@vscale_dp_hasti_sram.p0_hrdata), line:88:11, endln:88:20
      |vpiParent:
      \_ContAssign: , line:88:11, endln:88:69
      |vpiName:p0_hrdata
      |vpiFullName:work@vscale_dp_hasti_sram.p0_hrdata
      |vpiActual:
      \_Net: (work@vscale_dp_hasti_sram.p0_hrdata), line:14:60, endln:14:69
  |vpiContAssign:
  \_ContAssign: , line:89:11, endln:89:27
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiRhs:
    \_Constant: , line:89:23, endln:89:27
      |vpiParent:
      \_ContAssign: , line:89:11, endln:89:27
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiConstType:3
    |vpiLhs:
    \_RefObj: (work@vscale_dp_hasti_sram.p0_hready), line:89:11, endln:89:20
      |vpiParent:
      \_ContAssign: , line:89:11, endln:89:27
      |vpiName:p0_hready
      |vpiFullName:work@vscale_dp_hasti_sram.p0_hready
      |vpiActual:
      \_Net: (work@vscale_dp_hasti_sram.p0_hready), line:15:60, endln:15:69
  |vpiContAssign:
  \_ContAssign: , line:90:11, endln:90:38
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiRhs:
    \_Constant: , line:20:26, endln:20:46
      |vpiParent:
      \_ContAssign: , line:90:11, endln:90:38
      |vpiDecompile:1'd0
      |vpiSize:1
      |DEC:0
      |vpiConstType:1
    |vpiLhs:
    \_RefObj: (work@vscale_dp_hasti_sram.p0_hresp), line:90:11, endln:90:19
      |vpiParent:
      \_ContAssign: , line:90:11, endln:90:38
      |vpiName:p0_hresp
      |vpiFullName:work@vscale_dp_hasti_sram.p0_hresp
      |vpiActual:
      \_Net: (work@vscale_dp_hasti_sram.p0_hresp), line:16:60, endln:16:68
  |vpiContAssign:
  \_ContAssign: , line:117:11, endln:117:69
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiRhs:
    \_Operation: , line:117:23, endln:117:69
      |vpiParent:
      \_ContAssign: , line:117:11, endln:117:69
      |vpiOpType:29
      |vpiOperand:
      \_Operation: , line:117:24, endln:117:43
        |vpiParent:
        \_Operation: , line:117:23, endln:117:69
        |vpiOpType:28
        |vpiOperand:
        \_RefObj: (work@vscale_dp_hasti_sram.p0_wdata), line:117:24, endln:117:32
          |vpiParent:
          \_Operation: , line:117:24, endln:117:43
          |vpiName:p0_wdata
          |vpiFullName:work@vscale_dp_hasti_sram.p0_wdata
          |vpiActual:
          \_Net: (work@vscale_dp_hasti_sram.p0_wdata), line:41:60, endln:41:68
        |vpiOperand:
        \_RefObj: (work@vscale_dp_hasti_sram.p1_rmask), line:117:35, endln:117:43
          |vpiParent:
          \_Operation: , line:117:24, endln:117:43
          |vpiName:p1_rmask
          |vpiFullName:work@vscale_dp_hasti_sram.p1_rmask
          |vpiActual:
          \_Net: (work@vscale_dp_hasti_sram.p1_rmask), line:116:32, endln:116:40
      |vpiOperand:
      \_Operation: , line:117:48, endln:117:68
        |vpiParent:
        \_Operation: , line:117:23, endln:117:69
        |vpiOpType:28
        |vpiOperand:
        \_RefObj: (work@vscale_dp_hasti_sram.p1_rdata), line:117:48, endln:117:56
          |vpiParent:
          \_Operation: , line:117:48, endln:117:68
          |vpiName:p1_rdata
          |vpiFullName:work@vscale_dp_hasti_sram.p1_rdata
          |vpiActual:
          \_Net: (work@vscale_dp_hasti_sram.p1_rdata), line:115:32, endln:115:40
        |vpiOperand:
        \_Operation: , line:117:59, endln:117:68
          |vpiParent:
          \_Operation: , line:117:48, endln:117:68
          |vpiOpType:4
          |vpiOperand:
          \_RefObj: (work@vscale_dp_hasti_sram.p1_rmask), line:117:60, endln:117:68
            |vpiParent:
            \_Operation: , line:117:59, endln:117:68
            |vpiName:p1_rmask
            |vpiFullName:work@vscale_dp_hasti_sram.p1_rmask
            |vpiActual:
            \_Net: (work@vscale_dp_hasti_sram.p1_rmask), line:116:32, endln:116:40
    |vpiLhs:
    \_RefObj: (work@vscale_dp_hasti_sram.p1_hrdata), line:117:11, endln:117:20
      |vpiParent:
      \_ContAssign: , line:117:11, endln:117:69
      |vpiName:p1_hrdata
      |vpiFullName:work@vscale_dp_hasti_sram.p1_hrdata
      |vpiActual:
      \_Net: (work@vscale_dp_hasti_sram.p1_hrdata), line:25:60, endln:25:69
  |vpiContAssign:
  \_ContAssign: , line:118:11, endln:118:27
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiRhs:
    \_Constant: , line:118:23, endln:118:27
      |vpiParent:
      \_ContAssign: , line:118:11, endln:118:27
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiConstType:3
    |vpiLhs:
    \_RefObj: (work@vscale_dp_hasti_sram.p1_hready), line:118:11, endln:118:20
      |vpiParent:
      \_ContAssign: , line:118:11, endln:118:27
      |vpiName:p1_hready
      |vpiFullName:work@vscale_dp_hasti_sram.p1_hready
      |vpiActual:
      \_Net: (work@vscale_dp_hasti_sram.p1_hready), line:26:60, endln:26:69
  |vpiContAssign:
  \_ContAssign: , line:119:11, endln:119:38
    |vpiParent:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiRhs:
    \_Constant: , line:20:26, endln:20:46
      |vpiParent:
      \_ContAssign: , line:119:11, endln:119:38
      |vpiDecompile:1'd0
      |vpiSize:1
      |DEC:0
      |vpiConstType:1
    |vpiLhs:
    \_RefObj: (work@vscale_dp_hasti_sram.p1_hresp), line:119:11, endln:119:19
      |vpiParent:
      \_ContAssign: , line:119:11, endln:119:38
      |vpiName:p1_hresp
      |vpiFullName:work@vscale_dp_hasti_sram.p1_hresp
      |vpiActual:
      \_Net: (work@vscale_dp_hasti_sram.p1_hresp), line:27:60, endln:27:68
|vpiAllModules:
\_Module: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@vscale_hasti_bridge)
    |vpiParent:
    \_Module: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiName:work@vscale_hasti_bridge
  |vpiTypespec:
  \_LogicTypespec: , line:4:35, endln:4:58
    |vpiParent:
    \_Module: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiRange:
    \_Range: , line:4:35, endln:4:58
      |vpiParent:
      \_LogicTypespec: , line:4:35, endln:4:58
      |vpiLeftRange:
      \_Operation: , line:4:36, endln:4:55
        |vpiParent:
        \_Range: , line:4:35, endln:4:58
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:3:26, endln:3:28
          |vpiParent:
          \_Operation: , line:4:36, endln:4:55
          |vpiDecompile:32
          |vpiSize:64
          |UINT:32
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:4:54, endln:4:55
          |vpiParent:
          \_Operation: , line:4:36, endln:4:55
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:4:56, endln:4:57
        |vpiParent:
        \_Range: , line:4:35, endln:4:58
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:6:35, endln:6:58
    |vpiParent:
    \_Module: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiRange:
    \_Range: , line:6:35, endln:6:58
      |vpiParent:
      \_LogicTypespec: , line:6:35, endln:6:58
      |vpiLeftRange:
      \_Operation: , line:6:36, endln:6:55
        |vpiParent:
        \_Range: , line:6:35, endln:6:58
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:23:26, endln:23:27
          |vpiParent:
          \_Operation: , line:6:36, endln:6:55
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:6:54, endln:6:55
          |vpiParent:
          \_Operation: , line:6:36, endln:6:55
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:6:56, endln:6:57
        |vpiParent:
        \_Range: , line:6:35, endln:6:58
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:9:35, endln:9:58
    |vpiParent:
    \_Module: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiRange:
    \_Range: , line:9:35, endln:9:58
      |vpiParent:
      \_LogicTypespec: , line:9:35, endln:9:58
      |vpiLeftRange:
      \_Operation: , line:9:36, endln:9:55
        |vpiParent:
        \_Range: , line:9:35, endln:9:58
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:11:26, endln:11:27
          |vpiParent:
          \_Operation: , line:9:36, endln:9:55
          |vpiDecompile:4
          |vpiSize:64
          |UINT:4
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:9:54, endln:9:55
          |vpiParent:
          \_Operation: , line:9:36, endln:9:55
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:9:56, endln:9:57
        |vpiParent:
        \_Range: , line:9:35, endln:9:58
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:10:35, endln:10:59
    |vpiParent:
    \_Module: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiRange:
    \_Range: , line:10:35, endln:10:59
      |vpiParent:
      \_LogicTypespec: , line:10:35, endln:10:59
      |vpiLeftRange:
      \_Operation: , line:10:36, endln:10:56
        |vpiParent:
        \_Range: , line:10:35, endln:10:59
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:5:27, endln:5:28
          |vpiParent:
          \_Operation: , line:10:36, endln:10:56
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:10:55, endln:10:56
          |vpiParent:
          \_Operation: , line:10:36, endln:10:56
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:10:57, endln:10:58
        |vpiParent:
        \_Range: , line:10:35, endln:10:59
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:14:34, endln:14:57
    |vpiParent:
    \_Module: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiRange:
    \_Range: , line:14:34, endln:14:57
      |vpiParent:
      \_LogicTypespec: , line:14:34, endln:14:57
      |vpiLeftRange:
      \_Operation: , line:14:35, endln:14:54
        |vpiParent:
        \_Range: , line:14:34, endln:14:57
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:19:26, endln:19:27
          |vpiParent:
          \_Operation: , line:14:35, endln:14:54
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:14:53, endln:14:54
          |vpiParent:
          \_Operation: , line:14:35, endln:14:54
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:14:55, endln:14:56
        |vpiParent:
        \_Range: , line:14:34, endln:14:57
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_LogicTypespec: , line:4:35, endln:4:58
  |vpiImportTypespec:
  \_Net: (work@vscale_hasti_bridge.haddr), line:4:60, endln:4:65
    |vpiParent:
    \_Module: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_hasti_bridge.haddr), line:4:35, endln:4:58
      |vpiParent:
      \_Net: (work@vscale_hasti_bridge.haddr), line:4:60, endln:4:65
      |vpiFullName:work@vscale_hasti_bridge.haddr
      |vpiActual:
      \_LogicTypespec: , line:4:35, endln:4:58
    |vpiName:haddr
    |vpiFullName:work@vscale_hasti_bridge.haddr
  |vpiImportTypespec:
  \_Net: (work@vscale_hasti_bridge.hwrite), line:5:60, endln:5:66
    |vpiParent:
    \_Module: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiName:hwrite
    |vpiFullName:work@vscale_hasti_bridge.hwrite
  |vpiImportTypespec:
  \_LogicTypespec: , line:6:35, endln:6:58
  |vpiImportTypespec:
  \_Net: (work@vscale_hasti_bridge.hsize), line:6:60, endln:6:65
    |vpiParent:
    \_Module: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_hasti_bridge.hsize), line:6:35, endln:6:58
      |vpiParent:
      \_Net: (work@vscale_hasti_bridge.hsize), line:6:60, endln:6:65
      |vpiFullName:work@vscale_hasti_bridge.hsize
      |vpiActual:
      \_LogicTypespec: , line:6:35, endln:6:58
    |vpiName:hsize
    |vpiFullName:work@vscale_hasti_bridge.hsize
  |vpiImportTypespec:
  \_Net: (work@vscale_hasti_bridge.hburst), line:7:60, endln:7:66
    |vpiParent:
    \_Module: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_hasti_bridge.hburst), line:7:35, endln:7:59
      |vpiParent:
      \_Net: (work@vscale_hasti_bridge.hburst), line:7:60, endln:7:66
      |vpiFullName:work@vscale_hasti_bridge.hburst
      |vpiActual:
      \_LogicTypespec: , line:6:35, endln:6:58
    |vpiName:hburst
    |vpiFullName:work@vscale_hasti_bridge.hburst
  |vpiImportTypespec:
  \_Net: (work@vscale_hasti_bridge.hmastlock), line:8:60, endln:8:69
    |vpiParent:
    \_Module: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiName:hmastlock
    |vpiFullName:work@vscale_hasti_bridge.hmastlock
  |vpiImportTypespec:
  \_LogicTypespec: , line:9:35, endln:9:58
  |vpiImportTypespec:
  \_Net: (work@vscale_hasti_bridge.hprot), line:9:60, endln:9:65
    |vpiParent:
    \_Module: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_hasti_bridge.hprot), line:9:35, endln:9:58
      |vpiParent:
      \_Net: (work@vscale_hasti_bridge.hprot), line:9:60, endln:9:65
      |vpiFullName:work@vscale_hasti_bridge.hprot
      |vpiActual:
      \_LogicTypespec: , line:9:35, endln:9:58
    |vpiName:hprot
    |vpiFullName:work@vscale_hasti_bridge.hprot
  |vpiImportTypespec:
  \_LogicTypespec: , line:10:35, endln:10:59
  |vpiImportTypespec:
  \_Net: (work@vscale_hasti_bridge.htrans), line:10:60, endln:10:66
    |vpiParent:
    \_Module: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_hasti_bridge.htrans), line:10:35, endln:10:59
      |vpiParent:
      \_Net: (work@vscale_hasti_bridge.htrans), line:10:60, endln:10:66
      |vpiFullName:work@vscale_hasti_bridge.htrans
      |vpiActual:
      \_LogicTypespec: , line:10:35, endln:10:59
    |vpiName:htrans
    |vpiFullName:work@vscale_hasti_bridge.htrans
  |vpiImportTypespec:
  \_Net: (work@vscale_hasti_bridge.hwdata), line:11:60, endln:11:66
    |vpiParent:
    \_Module: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_hasti_bridge.hwdata), line:11:35, endln:11:57
      |vpiParent:
      \_Net: (work@vscale_hasti_bridge.hwdata), line:11:60, endln:11:66
      |vpiFullName:work@vscale_hasti_bridge.hwdata
      |vpiActual:
      \_LogicTypespec: , line:4:35, endln:4:58
    |vpiName:hwdata
    |vpiFullName:work@vscale_hasti_bridge.hwdata
  |vpiImportTypespec:
  \_Net: (work@vscale_hasti_bridge.hrdata), line:12:60, endln:12:66
    |vpiParent:
    \_Module: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_hasti_bridge.hrdata), line:12:34, endln:12:56
      |vpiParent:
      \_Net: (work@vscale_hasti_bridge.hrdata), line:12:60, endln:12:66
      |vpiFullName:work@vscale_hasti_bridge.hrdata
      |vpiActual:
      \_LogicTypespec: , line:4:35, endln:4:58
    |vpiName:hrdata
    |vpiFullName:work@vscale_hasti_bridge.hrdata
  |vpiImportTypespec:
  \_Net: (work@vscale_hasti_bridge.hready), line:13:60, endln:13:66
    |vpiParent:
    \_Module: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiName:hready
    |vpiFullName:work@vscale_hasti_bridge.hready
  |vpiImportTypespec:
  \_LogicTypespec: , line:14:34, endln:14:57
  |vpiImportTypespec:
  \_Net: (work@vscale_hasti_bridge.hresp), line:14:60, endln:14:65
    |vpiParent:
    \_Module: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_hasti_bridge.hresp), line:14:34, endln:14:57
      |vpiParent:
      \_Net: (work@vscale_hasti_bridge.hresp), line:14:60, endln:14:65
      |vpiFullName:work@vscale_hasti_bridge.hresp
      |vpiActual:
      \_LogicTypespec: , line:14:34, endln:14:57
    |vpiName:hresp
    |vpiFullName:work@vscale_hasti_bridge.hresp
  |vpiImportTypespec:
  \_Net: (work@vscale_hasti_bridge.core_mem_en), line:15:60, endln:15:71
    |vpiParent:
    \_Module: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiName:core_mem_en
    |vpiFullName:work@vscale_hasti_bridge.core_mem_en
  |vpiImportTypespec:
  \_Net: (work@vscale_hasti_bridge.core_mem_wen), line:16:60, endln:16:72
    |vpiParent:
    \_Module: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiName:core_mem_wen
    |vpiFullName:work@vscale_hasti_bridge.core_mem_wen
  |vpiImportTypespec:
  \_Net: (work@vscale_hasti_bridge.core_mem_size), line:17:60, endln:17:73
    |vpiParent:
    \_Module: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_hasti_bridge.core_mem_size), line:17:34, endln:17:57
      |vpiParent:
      \_Net: (work@vscale_hasti_bridge.core_mem_size), line:17:60, endln:17:73
      |vpiFullName:work@vscale_hasti_bridge.core_mem_size
      |vpiActual:
      \_LogicTypespec: , line:6:35, endln:6:58
    |vpiName:core_mem_size
    |vpiFullName:work@vscale_hasti_bridge.core_mem_size
  |vpiImportTypespec:
  \_Net: (work@vscale_hasti_bridge.core_mem_addr), line:18:60, endln:18:73
    |vpiParent:
    \_Module: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_hasti_bridge.core_mem_addr), line:18:34, endln:18:57
      |vpiParent:
      \_Net: (work@vscale_hasti_bridge.core_mem_addr), line:18:60, endln:18:73
      |vpiFullName:work@vscale_hasti_bridge.core_mem_addr
      |vpiActual:
      \_LogicTypespec: , line:4:35, endln:4:58
    |vpiName:core_mem_addr
    |vpiFullName:work@vscale_hasti_bridge.core_mem_addr
  |vpiImportTypespec:
  \_Net: (work@vscale_hasti_bridge.core_mem_wdata_delayed), line:19:60, endln:19:82
    |vpiParent:
    \_Module: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_hasti_bridge.core_mem_wdata_delayed), line:19:34, endln:19:56
      |vpiParent:
      \_Net: (work@vscale_hasti_bridge.core_mem_wdata_delayed), line:19:60, endln:19:82
      |vpiFullName:work@vscale_hasti_bridge.core_mem_wdata_delayed
      |vpiActual:
      \_LogicTypespec: , line:4:35, endln:4:58
    |vpiName:core_mem_wdata_delayed
    |vpiFullName:work@vscale_hasti_bridge.core_mem_wdata_delayed
  |vpiImportTypespec:
  \_Net: (work@vscale_hasti_bridge.core_mem_rdata), line:20:60, endln:20:74
    |vpiParent:
    \_Module: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_hasti_bridge.core_mem_rdata), line:20:35, endln:20:57
      |vpiParent:
      \_Net: (work@vscale_hasti_bridge.core_mem_rdata), line:20:60, endln:20:74
      |vpiFullName:work@vscale_hasti_bridge.core_mem_rdata
      |vpiActual:
      \_LogicTypespec: , line:4:35, endln:4:58
    |vpiName:core_mem_rdata
    |vpiFullName:work@vscale_hasti_bridge.core_mem_rdata
  |vpiImportTypespec:
  \_Net: (work@vscale_hasti_bridge.core_mem_wait), line:21:60, endln:21:73
    |vpiParent:
    \_Module: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiName:core_mem_wait
    |vpiFullName:work@vscale_hasti_bridge.core_mem_wait
  |vpiImportTypespec:
  \_Net: (work@vscale_hasti_bridge.core_badmem_e), line:22:60, endln:22:73
    |vpiParent:
    \_Module: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiName:core_badmem_e
    |vpiFullName:work@vscale_hasti_bridge.core_badmem_e
  |vpiDefName:work@vscale_hasti_bridge
  |vpiNet:
  \_Net: (work@vscale_hasti_bridge.haddr), line:4:60, endln:4:65
  |vpiNet:
  \_Net: (work@vscale_hasti_bridge.hwrite), line:5:60, endln:5:66
  |vpiNet:
  \_Net: (work@vscale_hasti_bridge.hsize), line:6:60, endln:6:65
  |vpiNet:
  \_Net: (work@vscale_hasti_bridge.hburst), line:7:60, endln:7:66
  |vpiNet:
  \_Net: (work@vscale_hasti_bridge.hmastlock), line:8:60, endln:8:69
  |vpiNet:
  \_Net: (work@vscale_hasti_bridge.hprot), line:9:60, endln:9:65
  |vpiNet:
  \_Net: (work@vscale_hasti_bridge.htrans), line:10:60, endln:10:66
  |vpiNet:
  \_Net: (work@vscale_hasti_bridge.hwdata), line:11:60, endln:11:66
  |vpiNet:
  \_Net: (work@vscale_hasti_bridge.hrdata), line:12:60, endln:12:66
  |vpiNet:
  \_Net: (work@vscale_hasti_bridge.hready), line:13:60, endln:13:66
  |vpiNet:
  \_Net: (work@vscale_hasti_bridge.hresp), line:14:60, endln:14:65
  |vpiNet:
  \_Net: (work@vscale_hasti_bridge.core_mem_en), line:15:60, endln:15:71
  |vpiNet:
  \_Net: (work@vscale_hasti_bridge.core_mem_wen), line:16:60, endln:16:72
  |vpiNet:
  \_Net: (work@vscale_hasti_bridge.core_mem_size), line:17:60, endln:17:73
  |vpiNet:
  \_Net: (work@vscale_hasti_bridge.core_mem_addr), line:18:60, endln:18:73
  |vpiNet:
  \_Net: (work@vscale_hasti_bridge.core_mem_wdata_delayed), line:19:60, endln:19:82
  |vpiNet:
  \_Net: (work@vscale_hasti_bridge.core_mem_rdata), line:20:60, endln:20:74
  |vpiNet:
  \_Net: (work@vscale_hasti_bridge.core_mem_wait), line:21:60, endln:21:73
  |vpiNet:
  \_Net: (work@vscale_hasti_bridge.core_badmem_e), line:22:60, endln:22:73
  |vpiPort:
  \_Port: (haddr), line:4:60, endln:4:65
    |vpiParent:
    \_Module: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiName:haddr
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_hasti_bridge.haddr), line:4:35, endln:4:58
      |vpiParent:
      \_Port: (haddr), line:4:60, endln:4:65
      |vpiFullName:work@vscale_hasti_bridge.haddr
      |vpiActual:
      \_LogicTypespec: , line:4:35, endln:4:58
  |vpiPort:
  \_Port: (hwrite), line:5:60, endln:5:66
    |vpiParent:
    \_Module: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiName:hwrite
    |vpiDirection:2
  |vpiPort:
  \_Port: (hsize), line:6:60, endln:6:65
    |vpiParent:
    \_Module: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiName:hsize
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_hasti_bridge.hsize), line:6:35, endln:6:58
      |vpiParent:
      \_Port: (hsize), line:6:60, endln:6:65
      |vpiFullName:work@vscale_hasti_bridge.hsize
      |vpiActual:
      \_LogicTypespec: , line:6:35, endln:6:58
  |vpiPort:
  \_Port: (hburst), line:7:60, endln:7:66
    |vpiParent:
    \_Module: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiName:hburst
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_hasti_bridge.hburst), line:7:35, endln:7:59
      |vpiParent:
      \_Port: (hburst), line:7:60, endln:7:66
      |vpiFullName:work@vscale_hasti_bridge.hburst
      |vpiActual:
      \_LogicTypespec: , line:6:35, endln:6:58
  |vpiPort:
  \_Port: (hmastlock), line:8:60, endln:8:69
    |vpiParent:
    \_Module: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiName:hmastlock
    |vpiDirection:2
  |vpiPort:
  \_Port: (hprot), line:9:60, endln:9:65
    |vpiParent:
    \_Module: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiName:hprot
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_hasti_bridge.hprot), line:9:35, endln:9:58
      |vpiParent:
      \_Port: (hprot), line:9:60, endln:9:65
      |vpiFullName:work@vscale_hasti_bridge.hprot
      |vpiActual:
      \_LogicTypespec: , line:9:35, endln:9:58
  |vpiPort:
  \_Port: (htrans), line:10:60, endln:10:66
    |vpiParent:
    \_Module: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiName:htrans
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_hasti_bridge.htrans), line:10:35, endln:10:59
      |vpiParent:
      \_Port: (htrans), line:10:60, endln:10:66
      |vpiFullName:work@vscale_hasti_bridge.htrans
      |vpiActual:
      \_LogicTypespec: , line:10:35, endln:10:59
  |vpiPort:
  \_Port: (hwdata), line:11:60, endln:11:66
    |vpiParent:
    \_Module: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiName:hwdata
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_hasti_bridge.hwdata), line:11:35, endln:11:57
      |vpiParent:
      \_Port: (hwdata), line:11:60, endln:11:66
      |vpiFullName:work@vscale_hasti_bridge.hwdata
      |vpiActual:
      \_LogicTypespec: , line:4:35, endln:4:58
  |vpiPort:
  \_Port: (hrdata), line:12:60, endln:12:66
    |vpiParent:
    \_Module: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiName:hrdata
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@vscale_hasti_bridge.hrdata), line:12:34, endln:12:56
      |vpiParent:
      \_Port: (hrdata), line:12:60, endln:12:66
      |vpiFullName:work@vscale_hasti_bridge.hrdata
      |vpiActual:
      \_LogicTypespec: , line:4:35, endln:4:58
  |vpiPort:
  \_Port: (hready), line:13:60, endln:13:66
    |vpiParent:
    \_Module: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiName:hready
    |vpiDirection:1
  |vpiPort:
  \_Port: (hresp), line:14:60, endln:14:65
    |vpiParent:
    \_Module: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiName:hresp
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@vscale_hasti_bridge.hresp), line:14:34, endln:14:57
      |vpiParent:
      \_Port: (hresp), line:14:60, endln:14:65
      |vpiFullName:work@vscale_hasti_bridge.hresp
      |vpiActual:
      \_LogicTypespec: , line:14:34, endln:14:57
  |vpiPort:
  \_Port: (core_mem_en), line:15:60, endln:15:71
    |vpiParent:
    \_Module: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiName:core_mem_en
    |vpiDirection:1
  |vpiPort:
  \_Port: (core_mem_wen), line:16:60, endln:16:72
    |vpiParent:
    \_Module: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiName:core_mem_wen
    |vpiDirection:1
  |vpiPort:
  \_Port: (core_mem_size), line:17:60, endln:17:73
    |vpiParent:
    \_Module: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiName:core_mem_size
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@vscale_hasti_bridge.core_mem_size), line:17:34, endln:17:57
      |vpiParent:
      \_Port: (core_mem_size), line:17:60, endln:17:73
      |vpiFullName:work@vscale_hasti_bridge.core_mem_size
      |vpiActual:
      \_LogicTypespec: , line:6:35, endln:6:58
  |vpiPort:
  \_Port: (core_mem_addr), line:18:60, endln:18:73
    |vpiParent:
    \_Module: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiName:core_mem_addr
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@vscale_hasti_bridge.core_mem_addr), line:18:34, endln:18:57
      |vpiParent:
      \_Port: (core_mem_addr), line:18:60, endln:18:73
      |vpiFullName:work@vscale_hasti_bridge.core_mem_addr
      |vpiActual:
      \_LogicTypespec: , line:4:35, endln:4:58
  |vpiPort:
  \_Port: (core_mem_wdata_delayed), line:19:60, endln:19:82
    |vpiParent:
    \_Module: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiName:core_mem_wdata_delayed
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@vscale_hasti_bridge.core_mem_wdata_delayed), line:19:34, endln:19:56
      |vpiParent:
      \_Port: (core_mem_wdata_delayed), line:19:60, endln:19:82
      |vpiFullName:work@vscale_hasti_bridge.core_mem_wdata_delayed
      |vpiActual:
      \_LogicTypespec: , line:4:35, endln:4:58
  |vpiPort:
  \_Port: (core_mem_rdata), line:20:60, endln:20:74
    |vpiParent:
    \_Module: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiName:core_mem_rdata
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_hasti_bridge.core_mem_rdata), line:20:35, endln:20:57
      |vpiParent:
      \_Port: (core_mem_rdata), line:20:60, endln:20:74
      |vpiFullName:work@vscale_hasti_bridge.core_mem_rdata
      |vpiActual:
      \_LogicTypespec: , line:4:35, endln:4:58
  |vpiPort:
  \_Port: (core_mem_wait), line:21:60, endln:21:73
    |vpiParent:
    \_Module: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiName:core_mem_wait
    |vpiDirection:2
  |vpiPort:
  \_Port: (core_badmem_e), line:22:60, endln:22:73
    |vpiParent:
    \_Module: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiName:core_badmem_e
    |vpiDirection:2
  |vpiContAssign:
  \_ContAssign: , line:26:11, endln:26:32
    |vpiParent:
    \_Module: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiRhs:
    \_RefObj: (work@vscale_hasti_bridge.core_mem_addr), line:26:19, endln:26:32
      |vpiParent:
      \_ContAssign: , line:26:11, endln:26:32
      |vpiName:core_mem_addr
      |vpiFullName:work@vscale_hasti_bridge.core_mem_addr
      |vpiActual:
      \_Net: (work@vscale_hasti_bridge.core_mem_addr), line:18:60, endln:18:73
    |vpiLhs:
    \_RefObj: (work@vscale_hasti_bridge.haddr), line:26:11, endln:26:16
      |vpiParent:
      \_ContAssign: , line:26:11, endln:26:32
      |vpiName:haddr
      |vpiFullName:work@vscale_hasti_bridge.haddr
      |vpiActual:
      \_Net: (work@vscale_hasti_bridge.haddr), line:4:60, endln:4:65
  |vpiContAssign:
  \_ContAssign: , line:27:11, endln:27:47
    |vpiParent:
    \_Module: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiRhs:
    \_Operation: , line:27:20, endln:27:47
      |vpiParent:
      \_ContAssign: , line:27:11, endln:27:47
      |vpiOpType:26
      |vpiOperand:
      \_RefObj: (work@vscale_hasti_bridge.core_mem_en), line:27:20, endln:27:31
        |vpiParent:
        \_Operation: , line:27:20, endln:27:47
        |vpiName:core_mem_en
        |vpiFullName:work@vscale_hasti_bridge.core_mem_en
        |vpiActual:
        \_Net: (work@vscale_hasti_bridge.core_mem_en), line:15:60, endln:15:71
      |vpiOperand:
      \_RefObj: (work@vscale_hasti_bridge.core_mem_wen), line:27:35, endln:27:47
        |vpiParent:
        \_Operation: , line:27:20, endln:27:47
        |vpiName:core_mem_wen
        |vpiFullName:work@vscale_hasti_bridge.core_mem_wen
        |vpiActual:
        \_Net: (work@vscale_hasti_bridge.core_mem_wen), line:16:60, endln:16:72
    |vpiLhs:
    \_RefObj: (work@vscale_hasti_bridge.hwrite), line:27:11, endln:27:17
      |vpiParent:
      \_ContAssign: , line:27:11, endln:27:47
      |vpiName:hwrite
      |vpiFullName:work@vscale_hasti_bridge.hwrite
      |vpiActual:
      \_Net: (work@vscale_hasti_bridge.hwrite), line:5:60, endln:5:66
  |vpiContAssign:
  \_ContAssign: , line:28:11, endln:28:32
    |vpiParent:
    \_Module: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiRhs:
    \_RefObj: (work@vscale_hasti_bridge.core_mem_size), line:28:19, endln:28:32
      |vpiParent:
      \_ContAssign: , line:28:11, endln:28:32
      |vpiName:core_mem_size
      |vpiFullName:work@vscale_hasti_bridge.core_mem_size
      |vpiActual:
      \_Net: (work@vscale_hasti_bridge.core_mem_size), line:17:60, endln:17:73
    |vpiLhs:
    \_RefObj: (work@vscale_hasti_bridge.hsize), line:28:11, endln:28:16
      |vpiParent:
      \_ContAssign: , line:28:11, endln:28:32
      |vpiName:hsize
      |vpiFullName:work@vscale_hasti_bridge.hsize
      |vpiActual:
      \_Net: (work@vscale_hasti_bridge.hsize), line:6:60, endln:6:65
  |vpiContAssign:
  \_ContAssign: , line:29:11, endln:29:39
    |vpiParent:
    \_Module: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiRhs:
    \_Constant: , line:15:28, endln:15:49
      |vpiParent:
      \_ContAssign: , line:29:11, endln:29:39
      |vpiDecompile:3'd0
      |vpiSize:3
      |DEC:0
      |vpiConstType:1
    |vpiLhs:
    \_RefObj: (work@vscale_hasti_bridge.hburst), line:29:11, endln:29:17
      |vpiParent:
      \_ContAssign: , line:29:11, endln:29:39
      |vpiName:hburst
      |vpiFullName:work@vscale_hasti_bridge.hburst
      |vpiActual:
      \_Net: (work@vscale_hasti_bridge.hburst), line:7:60, endln:7:66
  |vpiContAssign:
  \_ContAssign: , line:30:11, endln:30:44
    |vpiParent:
    \_Module: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiRhs:
    \_Constant: , line:17:30, endln:17:34
      |vpiParent:
      \_ContAssign: , line:30:11, endln:30:44
      |vpiDecompile:1'b0
      |vpiSize:1
      |BIN:0
      |vpiConstType:3
    |vpiLhs:
    \_RefObj: (work@vscale_hasti_bridge.hmastlock), line:30:11, endln:30:20
      |vpiParent:
      \_ContAssign: , line:30:11, endln:30:44
      |vpiName:hmastlock
      |vpiFullName:work@vscale_hasti_bridge.hmastlock
      |vpiActual:
      \_Net: (work@vscale_hasti_bridge.hmastlock), line:8:60, endln:8:69
  |vpiContAssign:
  \_ContAssign: , line:31:11, endln:31:33
    |vpiParent:
    \_Module: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiRhs:
    \_Constant: , line:12:23, endln:12:43
      |vpiParent:
      \_ContAssign: , line:31:11, endln:31:33
      |vpiDecompile:4'd0
      |vpiSize:4
      |DEC:0
      |vpiConstType:1
    |vpiLhs:
    \_RefObj: (work@vscale_hasti_bridge.hprot), line:31:11, endln:31:16
      |vpiParent:
      \_ContAssign: , line:31:11, endln:31:33
      |vpiName:hprot
      |vpiFullName:work@vscale_hasti_bridge.hprot
      |vpiActual:
      \_Net: (work@vscale_hasti_bridge.hprot), line:9:60, endln:9:65
  |vpiContAssign:
  \_ContAssign: , line:32:11, endln:32:73
    |vpiParent:
    \_Module: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiRhs:
    \_Operation: , line:32:20, endln:32:73
      |vpiParent:
      \_ContAssign: , line:32:11, endln:32:73
      |vpiOpType:32
      |vpiOperand:
      \_RefObj: (work@vscale_hasti_bridge.core_mem_en), line:32:20, endln:32:31
        |vpiParent:
        \_Operation: , line:32:20, endln:32:73
        |vpiName:core_mem_en
        |vpiFullName:work@vscale_hasti_bridge.core_mem_en
        |vpiActual:
        \_Net: (work@vscale_hasti_bridge.core_mem_en), line:15:60, endln:15:71
      |vpiOperand:
      \_Constant: , line:8:28, endln:8:49
        |vpiParent:
        \_Operation: , line:32:20, endln:32:73
        |vpiDecompile:2'd2
        |vpiSize:2
        |DEC:2
        |vpiConstType:1
      |vpiOperand:
      \_Constant: , line:6:28, endln:6:49
        |vpiParent:
        \_Operation: , line:32:20, endln:32:73
        |vpiDecompile:2'd0
        |vpiSize:2
        |DEC:0
        |vpiConstType:1
    |vpiLhs:
    \_RefObj: (work@vscale_hasti_bridge.htrans), line:32:11, endln:32:17
      |vpiParent:
      \_ContAssign: , line:32:11, endln:32:73
      |vpiName:htrans
      |vpiFullName:work@vscale_hasti_bridge.htrans
      |vpiActual:
      \_Net: (work@vscale_hasti_bridge.htrans), line:10:60, endln:10:66
  |vpiContAssign:
  \_ContAssign: , line:33:11, endln:33:42
    |vpiParent:
    \_Module: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiRhs:
    \_RefObj: (work@vscale_hasti_bridge.core_mem_wdata_delayed), line:33:20, endln:33:42
      |vpiParent:
      \_ContAssign: , line:33:11, endln:33:42
      |vpiName:core_mem_wdata_delayed
      |vpiFullName:work@vscale_hasti_bridge.core_mem_wdata_delayed
      |vpiActual:
      \_Net: (work@vscale_hasti_bridge.core_mem_wdata_delayed), line:19:60, endln:19:82
    |vpiLhs:
    \_RefObj: (work@vscale_hasti_bridge.hwdata), line:33:11, endln:33:17
      |vpiParent:
      \_ContAssign: , line:33:11, endln:33:42
      |vpiName:hwdata
      |vpiFullName:work@vscale_hasti_bridge.hwdata
      |vpiActual:
      \_Net: (work@vscale_hasti_bridge.hwdata), line:11:60, endln:11:66
  |vpiContAssign:
  \_ContAssign: , line:34:11, endln:34:34
    |vpiParent:
    \_Module: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiRhs:
    \_RefObj: (work@vscale_hasti_bridge.hrdata), line:34:28, endln:34:34
      |vpiParent:
      \_ContAssign: , line:34:11, endln:34:34
      |vpiName:hrdata
      |vpiFullName:work@vscale_hasti_bridge.hrdata
      |vpiActual:
      \_Net: (work@vscale_hasti_bridge.hrdata), line:12:60, endln:12:66
    |vpiLhs:
    \_RefObj: (work@vscale_hasti_bridge.core_mem_rdata), line:34:11, endln:34:25
      |vpiParent:
      \_ContAssign: , line:34:11, endln:34:34
      |vpiName:core_mem_rdata
      |vpiFullName:work@vscale_hasti_bridge.core_mem_rdata
      |vpiActual:
      \_Net: (work@vscale_hasti_bridge.core_mem_rdata), line:20:60, endln:20:74
  |vpiContAssign:
  \_ContAssign: , line:35:11, endln:35:34
    |vpiParent:
    \_Module: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiRhs:
    \_Operation: , line:35:27, endln:35:34
      |vpiParent:
      \_ContAssign: , line:35:11, endln:35:34
      |vpiOpType:4
      |vpiOperand:
      \_RefObj: (work@vscale_hasti_bridge.hready), line:35:28, endln:35:34
        |vpiParent:
        \_Operation: , line:35:27, endln:35:34
        |vpiName:hready
        |vpiFullName:work@vscale_hasti_bridge.hready
        |vpiActual:
        \_Net: (work@vscale_hasti_bridge.hready), line:13:60, endln:13:66
    |vpiLhs:
    \_RefObj: (work@vscale_hasti_bridge.core_mem_wait), line:35:11, endln:35:24
      |vpiParent:
      \_ContAssign: , line:35:11, endln:35:34
      |vpiName:core_mem_wait
      |vpiFullName:work@vscale_hasti_bridge.core_mem_wait
      |vpiActual:
      \_Net: (work@vscale_hasti_bridge.core_mem_wait), line:21:60, endln:21:73
  |vpiContAssign:
  \_ContAssign: , line:36:11, endln:36:53
    |vpiParent:
    \_Module: work@vscale_hasti_bridge (work@vscale_hasti_bridge), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_hasti_bridge.v, line:3:1, endln:38:10
    |vpiRhs:
    \_Operation: , line:36:27, endln:36:53
      |vpiParent:
      \_ContAssign: , line:36:11, endln:36:53
      |vpiOpType:14
      |vpiOperand:
      \_RefObj: (work@vscale_hasti_bridge.hresp), line:36:27, endln:36:32
        |vpiParent:
        \_Operation: , line:36:27, endln:36:53
        |vpiName:hresp
        |vpiFullName:work@vscale_hasti_bridge.hresp
        |vpiActual:
        \_Net: (work@vscale_hasti_bridge.hresp), line:14:60, endln:14:65
      |vpiOperand:
      \_Constant: , line:21:26, endln:21:46
        |vpiParent:
        \_Operation: , line:36:27, endln:36:53
        |vpiDecompile:1'd1
        |vpiSize:1
        |DEC:1
        |vpiConstType:1
    |vpiLhs:
    \_RefObj: (work@vscale_hasti_bridge.core_badmem_e), line:36:11, endln:36:24
      |vpiParent:
      \_ContAssign: , line:36:11, endln:36:53
      |vpiName:core_badmem_e
      |vpiFullName:work@vscale_hasti_bridge.core_badmem_e
      |vpiActual:
      \_Net: (work@vscale_hasti_bridge.core_badmem_e), line:22:60, endln:22:73
|vpiAllModules:
\_Module: work@vscale_hex_tb (work@vscale_hex_tb), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v, line:4:1, endln:90:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@vscale_hex_tb)
    |vpiParent:
    \_Module: work@vscale_hex_tb (work@vscale_hex_tb), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v, line:4:1, endln:90:10
    |vpiName:work@vscale_hex_tb
  |vpiParameter:
  \_Parameter: (work@vscale_hex_tb.hexfile_words), line:6:15, endln:6:35
    |vpiParent:
    \_Module: work@vscale_hex_tb (work@vscale_hex_tb), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v, line:4:1, endln:90:10
    |UINT:8192
    |vpiLocalParam:1
    |vpiName:hexfile_words
    |vpiFullName:work@vscale_hex_tb.hexfile_words
  |vpiParamAssign:
  \_ParamAssign: , line:6:15, endln:6:35
    |vpiParent:
    \_Module: work@vscale_hex_tb (work@vscale_hex_tb), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v, line:4:1, endln:90:10
    |vpiRhs:
    \_Constant: , line:6:31, endln:6:35
      |vpiParent:
      \_ParamAssign: , line:6:15, endln:6:35
      |vpiDecompile:8192
      |vpiSize:64
      |UINT:8192
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@vscale_hex_tb.hexfile_words), line:6:15, endln:6:35
  |vpiTypespec:
  \_ModuleTypespec: (vscale_sim_top)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:vscale_sim_top
    |vpiModule:
    \_Module: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
  |vpiTypespec:
  \_LogicTypespec: , line:8:4, endln:8:7
    |vpiParent:
    \_Module: work@vscale_hex_tb (work@vscale_hex_tb), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v, line:4:1, endln:90:10
  |vpiTypespec:
  \_LogicTypespec: , line:12:4, endln:12:8
    |vpiParent:
    \_Module: work@vscale_hex_tb (work@vscale_hex_tb), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v, line:4:1, endln:90:10
    |vpiRange:
    \_Range: , line:12:9, endln:12:30
      |vpiParent:
      \_LogicTypespec: , line:12:4, endln:12:8
      |vpiLeftRange:
      \_Operation: , line:12:10, endln:12:27
        |vpiParent:
        \_Range: , line:12:9, endln:12:30
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:48:24, endln:48:26
          |vpiParent:
          \_Operation: , line:12:10, endln:12:27
          |vpiDecompile:64
          |vpiSize:64
          |UINT:64
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:12:26, endln:12:27
          |vpiParent:
          \_Operation: , line:12:10, endln:12:27
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:12:28, endln:12:29
        |vpiParent:
        \_Range: , line:12:9, endln:12:30
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:14:4, endln:14:7
    |vpiParent:
    \_Module: work@vscale_hex_tb (work@vscale_hex_tb), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v, line:4:1, endln:90:10
    |vpiRange:
    \_Range: , line:14:8, endln:14:15
      |vpiParent:
      \_LogicTypespec: , line:14:4, endln:14:7
      |vpiLeftRange:
      \_Constant: , line:14:9, endln:14:12
        |vpiParent:
        \_Range: , line:14:8, endln:14:15
        |vpiDecompile:255
        |vpiSize:64
        |UINT:255
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:14:13, endln:14:14
        |vpiParent:
        \_Range: , line:14:8, endln:14:15
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:15:4, endln:15:7
    |vpiParent:
    \_Module: work@vscale_hex_tb (work@vscale_hex_tb), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v, line:4:1, endln:90:10
    |vpiRange:
    \_Range: , line:15:8, endln:15:16
      |vpiParent:
      \_LogicTypespec: , line:15:4, endln:15:7
      |vpiLeftRange:
      \_Constant: , line:15:9, endln:15:13
        |vpiParent:
        \_Range: , line:15:8, endln:15:16
        |vpiDecompile:1023
        |vpiSize:64
        |UINT:1023
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:15:14, endln:15:15
        |vpiParent:
        \_Range: , line:15:8, endln:15:16
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:17:4, endln:17:7
    |vpiParent:
    \_Module: work@vscale_hex_tb (work@vscale_hex_tb), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v, line:4:1, endln:90:10
    |vpiRange:
    \_Range: , line:17:8, endln:17:16
      |vpiParent:
      \_LogicTypespec: , line:17:4, endln:17:7
      |vpiLeftRange:
      \_Constant: , line:17:11, endln:17:13
        |vpiParent:
        \_Range: , line:17:8, endln:17:16
        |vpiDecompile:63
        |vpiSize:64
        |UINT:63
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:17:14, endln:17:15
        |vpiParent:
        \_Range: , line:17:8, endln:17:16
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_IntegerTypespec: , line:19:4, endln:19:11
    |vpiParent:
    \_Module: work@vscale_hex_tb (work@vscale_hex_tb), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v, line:4:1, endln:90:10
    |vpiSigned:1
  |vpiTypespec:
  \_LogicTypespec: , line:21:4, endln:21:7
    |vpiParent:
    \_Module: work@vscale_hex_tb (work@vscale_hex_tb), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v, line:4:1, endln:90:10
    |vpiRange:
    \_Range: , line:21:8, endln:21:15
      |vpiParent:
      \_LogicTypespec: , line:21:4, endln:21:7
      |vpiLeftRange:
      \_Constant: , line:21:9, endln:21:12
        |vpiParent:
        \_Range: , line:21:8, endln:21:15
        |vpiDecompile:127
        |vpiSize:64
        |UINT:127
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:21:13, endln:21:14
        |vpiParent:
        \_Range: , line:21:8, endln:21:15
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_ArrayTypespec: , line:21:4, endln:21:58
    |vpiParent:
    \_Module: work@vscale_hex_tb (work@vscale_hex_tb), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v, line:4:1, endln:90:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:21:39, endln:21:58
      |vpiParent:
      \_ArrayTypespec: , line:21:4, endln:21:58
      |vpiLeftRange:
      \_Operation: , line:21:40, endln:21:55
        |vpiParent:
        \_Range: , line:21:39, endln:21:58
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@vscale_hex_tb.hexfile_words), line:21:40, endln:21:53
          |vpiParent:
          \_Operation: , line:21:40, endln:21:55
          |vpiName:hexfile_words
          |vpiFullName:work@vscale_hex_tb.hexfile_words
          |vpiActual:
          \_Parameter: (work@vscale_hex_tb.hexfile_words), line:6:15, endln:6:35
        |vpiOperand:
        \_Constant: , line:21:54, endln:21:55
          |vpiParent:
          \_Operation: , line:21:40, endln:21:55
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:21:56, endln:21:57
        |vpiParent:
        \_Range: , line:21:39, endln:21:58
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@vscale_hex_tb), line:21:4, endln:21:15
      |vpiParent:
      \_ArrayTypespec: , line:21:4, endln:21:58
      |vpiFullName:work@vscale_hex_tb
      |vpiActual:
      \_LogicTypespec: , line:21:4, endln:21:7
  |vpiImportTypespec:
  \_LogicTypespec: , line:8:4, endln:8:7
  |vpiImportTypespec:
  \_Net: (work@vscale_hex_tb.clk), line:8:8, endln:8:11
    |vpiParent:
    \_Module: work@vscale_hex_tb (work@vscale_hex_tb), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v, line:4:1, endln:90:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_hex_tb.clk), line:8:4, endln:8:7
      |vpiParent:
      \_Net: (work@vscale_hex_tb.clk), line:8:8, endln:8:11
      |vpiFullName:work@vscale_hex_tb.clk
      |vpiActual:
      \_LogicTypespec: , line:8:4, endln:8:7
    |vpiName:clk
    |vpiFullName:work@vscale_hex_tb.clk
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_hex_tb.reset), line:9:8, endln:9:13
    |vpiParent:
    \_Module: work@vscale_hex_tb (work@vscale_hex_tb), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v, line:4:1, endln:90:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_hex_tb.reset), line:9:4, endln:9:7
      |vpiParent:
      \_Net: (work@vscale_hex_tb.reset), line:9:8, endln:9:13
      |vpiFullName:work@vscale_hex_tb.reset
      |vpiActual:
      \_LogicTypespec: , line:8:4, endln:8:7
    |vpiName:reset
    |vpiFullName:work@vscale_hex_tb.reset
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_hex_tb.htif_pcr_resp_valid), line:11:9, endln:11:28
    |vpiParent:
    \_Module: work@vscale_hex_tb (work@vscale_hex_tb), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v, line:4:1, endln:90:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_hex_tb.htif_pcr_resp_valid), line:11:4, endln:11:8
      |vpiParent:
      \_Net: (work@vscale_hex_tb.htif_pcr_resp_valid), line:11:9, endln:11:28
      |vpiFullName:work@vscale_hex_tb.htif_pcr_resp_valid
      |vpiActual:
      \_LogicTypespec: , line:8:4, endln:8:7
    |vpiName:htif_pcr_resp_valid
    |vpiFullName:work@vscale_hex_tb.htif_pcr_resp_valid
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: , line:12:4, endln:12:8
  |vpiImportTypespec:
  \_Net: (work@vscale_hex_tb.htif_pcr_resp_data), line:12:31, endln:12:49
    |vpiParent:
    \_Module: work@vscale_hex_tb (work@vscale_hex_tb), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v, line:4:1, endln:90:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_hex_tb.htif_pcr_resp_data), line:12:4, endln:12:8
      |vpiParent:
      \_Net: (work@vscale_hex_tb.htif_pcr_resp_data), line:12:31, endln:12:49
      |vpiFullName:work@vscale_hex_tb.htif_pcr_resp_data
      |vpiActual:
      \_LogicTypespec: , line:12:4, endln:12:8
    |vpiName:htif_pcr_resp_data
    |vpiFullName:work@vscale_hex_tb.htif_pcr_resp_data
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: , line:14:4, endln:14:7
  |vpiImportTypespec:
  \_Net: (work@vscale_hex_tb.reason), line:14:31, endln:14:37
    |vpiParent:
    \_Module: work@vscale_hex_tb (work@vscale_hex_tb), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v, line:4:1, endln:90:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_hex_tb.reason), line:14:4, endln:14:15
      |vpiParent:
      \_Net: (work@vscale_hex_tb.reason), line:14:31, endln:14:37
      |vpiFullName:work@vscale_hex_tb.reason
      |vpiActual:
      \_LogicTypespec: , line:14:4, endln:14:7
    |vpiName:reason
    |vpiFullName:work@vscale_hex_tb.reason
    |vpiNetType:48
  |vpiImportTypespec:
  \_LogicTypespec: , line:15:4, endln:15:7
  |vpiImportTypespec:
  \_Net: (work@vscale_hex_tb.loadmem), line:15:31, endln:15:38
    |vpiParent:
    \_Module: work@vscale_hex_tb (work@vscale_hex_tb), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v, line:4:1, endln:90:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_hex_tb.loadmem), line:15:4, endln:15:16
      |vpiParent:
      \_Net: (work@vscale_hex_tb.loadmem), line:15:31, endln:15:38
      |vpiFullName:work@vscale_hex_tb.loadmem
      |vpiActual:
      \_LogicTypespec: , line:15:4, endln:15:7
    |vpiName:loadmem
    |vpiFullName:work@vscale_hex_tb.loadmem
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_hex_tb.vpdfile), line:16:31, endln:16:38
    |vpiParent:
    \_Module: work@vscale_hex_tb (work@vscale_hex_tb), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v, line:4:1, endln:90:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_hex_tb.vpdfile), line:16:4, endln:16:16
      |vpiParent:
      \_Net: (work@vscale_hex_tb.vpdfile), line:16:31, endln:16:38
      |vpiFullName:work@vscale_hex_tb.vpdfile
      |vpiActual:
      \_LogicTypespec: , line:15:4, endln:15:7
    |vpiName:vpdfile
    |vpiFullName:work@vscale_hex_tb.vpdfile
    |vpiNetType:48
  |vpiImportTypespec:
  \_LogicTypespec: , line:17:4, endln:17:7
  |vpiImportTypespec:
  \_Net: (work@vscale_hex_tb.max_cycles), line:17:31, endln:17:41
    |vpiParent:
    \_Module: work@vscale_hex_tb (work@vscale_hex_tb), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v, line:4:1, endln:90:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_hex_tb.max_cycles), line:17:4, endln:17:16
      |vpiParent:
      \_Net: (work@vscale_hex_tb.max_cycles), line:17:31, endln:17:41
      |vpiFullName:work@vscale_hex_tb.max_cycles
      |vpiActual:
      \_LogicTypespec: , line:17:4, endln:17:7
    |vpiName:max_cycles
    |vpiFullName:work@vscale_hex_tb.max_cycles
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_hex_tb.trace_count), line:18:31, endln:18:42
    |vpiParent:
    \_Module: work@vscale_hex_tb (work@vscale_hex_tb), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v, line:4:1, endln:90:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_hex_tb.trace_count), line:18:4, endln:18:16
      |vpiParent:
      \_Net: (work@vscale_hex_tb.trace_count), line:18:31, endln:18:42
      |vpiFullName:work@vscale_hex_tb.trace_count
      |vpiActual:
      \_LogicTypespec: , line:17:4, endln:17:7
    |vpiName:trace_count
    |vpiFullName:work@vscale_hex_tb.trace_count
    |vpiNetType:48
  |vpiImportTypespec:
  \_IntegerTypespec: , line:19:4, endln:19:11
  |vpiImportTypespec:
  \_Net: (work@vscale_hex_tb.stderr), line:19:31, endln:19:37
    |vpiParent:
    \_Module: work@vscale_hex_tb (work@vscale_hex_tb), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v, line:4:1, endln:90:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_hex_tb.stderr), line:19:4, endln:19:11
      |vpiParent:
      \_Net: (work@vscale_hex_tb.stderr), line:19:31, endln:19:37
      |vpiFullName:work@vscale_hex_tb.stderr
      |vpiActual:
      \_IntegerTypespec: , line:19:4, endln:19:11
    |vpiName:stderr
    |vpiFullName:work@vscale_hex_tb.stderr
  |vpiImportTypespec:
  \_LogicTypespec: , line:21:4, endln:21:7
  |vpiImportTypespec:
  \_ArrayTypespec: , line:21:4, endln:21:58
  |vpiImportTypespec:
  \_Net: (work@vscale_hex_tb.hexfile), line:21:31, endln:21:38
    |vpiParent:
    \_Module: work@vscale_hex_tb (work@vscale_hex_tb), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v, line:4:1, endln:90:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_hex_tb.hexfile), line:21:4, endln:21:15
      |vpiParent:
      \_Net: (work@vscale_hex_tb.hexfile), line:21:31, endln:21:38
      |vpiFullName:work@vscale_hex_tb.hexfile
      |vpiActual:
      \_ArrayTypespec: , line:21:4, endln:21:58
    |vpiName:hexfile
    |vpiFullName:work@vscale_hex_tb.hexfile
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_hex_tb.i), line:43:12, endln:43:13
    |vpiParent:
    \_Module: work@vscale_hex_tb (work@vscale_hex_tb), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v, line:4:1, endln:90:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_hex_tb.i), line:43:4, endln:43:11
      |vpiParent:
      \_Net: (work@vscale_hex_tb.i), line:43:12, endln:43:13
      |vpiFullName:work@vscale_hex_tb.i
      |vpiActual:
      \_IntegerTypespec: , line:19:4, endln:19:11
    |vpiName:i
    |vpiFullName:work@vscale_hex_tb.i
  |vpiImportTypespec:
  \_Net: (work@vscale_hex_tb.j), line:44:12, endln:44:13
    |vpiParent:
    \_Module: work@vscale_hex_tb (work@vscale_hex_tb), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v, line:4:1, endln:90:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_hex_tb.j), line:44:4, endln:44:11
      |vpiParent:
      \_Net: (work@vscale_hex_tb.j), line:44:12, endln:44:13
      |vpiFullName:work@vscale_hex_tb.j
      |vpiActual:
      \_IntegerTypespec: , line:19:4, endln:19:11
    |vpiName:j
    |vpiFullName:work@vscale_hex_tb.j
  |vpiDefName:work@vscale_hex_tb
  |vpiNet:
  \_Net: (work@vscale_hex_tb.clk), line:8:8, endln:8:11
  |vpiNet:
  \_Net: (work@vscale_hex_tb.reset), line:9:8, endln:9:13
  |vpiNet:
  \_Net: (work@vscale_hex_tb.htif_pcr_resp_valid), line:11:9, endln:11:28
  |vpiNet:
  \_Net: (work@vscale_hex_tb.htif_pcr_resp_data), line:12:31, endln:12:49
  |vpiNet:
  \_Net: (work@vscale_hex_tb.reason), line:14:31, endln:14:37
  |vpiNet:
  \_Net: (work@vscale_hex_tb.loadmem), line:15:31, endln:15:38
  |vpiNet:
  \_Net: (work@vscale_hex_tb.vpdfile), line:16:31, endln:16:38
  |vpiNet:
  \_Net: (work@vscale_hex_tb.max_cycles), line:17:31, endln:17:41
  |vpiNet:
  \_Net: (work@vscale_hex_tb.trace_count), line:18:31, endln:18:42
  |vpiNet:
  \_Net: (work@vscale_hex_tb.stderr), line:19:31, endln:19:37
  |vpiNet:
  \_Net: (work@vscale_hex_tb.hexfile), line:21:31, endln:21:38
  |vpiNet:
  \_Net: (work@vscale_hex_tb.i), line:43:12, endln:43:13
  |vpiNet:
  \_Net: (work@vscale_hex_tb.j), line:44:12, endln:44:13
  |vpiProcess:
  \_Initial: , line:36:4, endln:39:7
    |vpiParent:
    \_Module: work@vscale_hex_tb (work@vscale_hex_tb), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v, line:4:1, endln:90:10
    |vpiStmt:
    \_Begin: (work@vscale_hex_tb), line:36:12, endln:39:7
      |vpiParent:
      \_Initial: , line:36:4, endln:39:7
      |vpiFullName:work@vscale_hex_tb
      |vpiStmt:
      \_Assignment: , line:37:7, endln:37:14
        |vpiParent:
        \_Begin: (work@vscale_hex_tb), line:36:12, endln:39:7
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_Constant: , line:37:13, endln:37:14
          |vpiParent:
          \_Assignment: , line:37:7, endln:37:14
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_RefObj: (work@vscale_hex_tb.clk), line:37:7, endln:37:10
          |vpiParent:
          \_Assignment: , line:37:7, endln:37:14
          |vpiName:clk
          |vpiFullName:work@vscale_hex_tb.clk
          |vpiActual:
          \_Net: (work@vscale_hex_tb.clk), line:8:8, endln:8:11
      |vpiStmt:
      \_Assignment: , line:38:7, endln:38:16
        |vpiParent:
        \_Begin: (work@vscale_hex_tb), line:36:12, endln:39:7
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_Constant: , line:38:15, endln:38:16
          |vpiParent:
          \_Assignment: , line:38:7, endln:38:16
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiLhs:
        \_RefObj: (work@vscale_hex_tb.reset), line:38:7, endln:38:12
          |vpiParent:
          \_Assignment: , line:38:7, endln:38:16
          |vpiName:reset
          |vpiFullName:work@vscale_hex_tb.reset
          |vpiActual:
          \_Net: (work@vscale_hex_tb.reset), line:9:8, endln:9:13
  |vpiProcess:
  \_Always: , line:41:4, endln:41:25
    |vpiParent:
    \_Module: work@vscale_hex_tb (work@vscale_hex_tb), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v, line:4:1, endln:90:10
    |vpiStmt:
    \_DelayControl: , line:41:11, endln:41:24
      |vpiParent:
      \_Always: , line:41:4, endln:41:25
      |#5
      |vpiStmt:
      \_Assignment: , line:41:14, endln:41:24
        |vpiParent:
        \_DelayControl: , line:41:11, endln:41:24
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_Operation: , line:41:20, endln:41:24
          |vpiParent:
          \_Assignment: , line:41:14, endln:41:24
          |vpiOpType:3
          |vpiOperand:
          \_RefObj: (work@vscale_hex_tb.clk), line:41:21, endln:41:24
            |vpiParent:
            \_Operation: , line:41:20, endln:41:24
            |vpiName:clk
            |vpiFullName:work@vscale_hex_tb.clk
            |vpiActual:
            \_Net: (work@vscale_hex_tb.clk), line:8:8, endln:8:11
        |vpiLhs:
        \_RefObj: (work@vscale_hex_tb.clk), line:41:14, endln:41:17
          |vpiParent:
          \_Assignment: , line:41:14, endln:41:24
          |vpiName:clk
          |vpiFullName:work@vscale_hex_tb.clk
          |vpiActual:
          \_Net: (work@vscale_hex_tb.clk), line:8:8, endln:8:11
    |vpiAlwaysType:1
  |vpiProcess:
  \_Initial: , line:46:4, endln:62:7
    |vpiParent:
    \_Module: work@vscale_hex_tb (work@vscale_hex_tb), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v, line:4:1, endln:90:10
    |vpiStmt:
    \_Begin: (work@vscale_hex_tb), line:46:12, endln:62:7
      |vpiParent:
      \_Initial: , line:46:4, endln:62:7
      |vpiFullName:work@vscale_hex_tb
      |vpiStmt:
      \_SysFuncCall: ($value$plusargs), line:47:7, endln:47:51
        |vpiParent:
        \_Begin: (work@vscale_hex_tb), line:46:12, endln:62:7
        |vpiArgument:
        \_Constant: , line:47:23, endln:47:38
          |vpiParent:
          \_SysFuncCall: ($value$plusargs), line:47:7, endln:47:51
          |vpiDecompile:"max-cycles=%d"
          |vpiSize:104
          |STRING:max-cycles=%d
          |vpiConstType:6
        |vpiArgument:
        \_RefObj: (work@vscale_hex_tb.max_cycles), line:47:40, endln:47:50
          |vpiParent:
          \_SysFuncCall: ($value$plusargs), line:47:7, endln:47:51
          |vpiName:max_cycles
          |vpiFullName:work@vscale_hex_tb.max_cycles
          |vpiActual:
          \_Net: (work@vscale_hex_tb.max_cycles), line:17:31, endln:17:41
        |vpiName:
        \_Identifier: ($value$plusargs)
          |vpiParent:
          \_SysFuncCall: ($value$plusargs), line:47:7, endln:47:51
          |vpiName:$value$plusargs
      |vpiStmt:
      \_SysFuncCall: ($value$plusargs), line:48:7, endln:48:45
        |vpiParent:
        \_Begin: (work@vscale_hex_tb), line:46:12, endln:62:7
        |vpiArgument:
        \_Constant: , line:48:23, endln:48:35
          |vpiParent:
          \_SysFuncCall: ($value$plusargs), line:48:7, endln:48:45
          |vpiDecompile:"loadmem=%s"
          |vpiSize:80
          |STRING:loadmem=%s
          |vpiConstType:6
        |vpiArgument:
        \_RefObj: (work@vscale_hex_tb.loadmem), line:48:37, endln:48:44
          |vpiParent:
          \_SysFuncCall: ($value$plusargs), line:48:7, endln:48:45
          |vpiName:loadmem
          |vpiFullName:work@vscale_hex_tb.loadmem
          |vpiActual:
          \_Net: (work@vscale_hex_tb.loadmem), line:15:31, endln:15:38
        |vpiName:
        \_Identifier: ($value$plusargs)
          |vpiParent:
          \_SysFuncCall: ($value$plusargs), line:48:7, endln:48:45
          |vpiName:$value$plusargs
      |vpiStmt:
      \_SysFuncCall: ($value$plusargs), line:49:7, endln:49:45
        |vpiParent:
        \_Begin: (work@vscale_hex_tb), line:46:12, endln:62:7
        |vpiArgument:
        \_Constant: , line:49:23, endln:49:35
          |vpiParent:
          \_SysFuncCall: ($value$plusargs), line:49:7, endln:49:45
          |vpiDecompile:"vpdfile=%s"
          |vpiSize:80
          |STRING:vpdfile=%s
          |vpiConstType:6
        |vpiArgument:
        \_RefObj: (work@vscale_hex_tb.vpdfile), line:49:37, endln:49:44
          |vpiParent:
          \_SysFuncCall: ($value$plusargs), line:49:7, endln:49:45
          |vpiName:vpdfile
          |vpiFullName:work@vscale_hex_tb.vpdfile
          |vpiActual:
          \_Net: (work@vscale_hex_tb.vpdfile), line:16:31, endln:16:38
        |vpiName:
        \_Identifier: ($value$plusargs)
          |vpiParent:
          \_SysFuncCall: ($value$plusargs), line:49:7, endln:49:45
          |vpiName:$value$plusargs
      |vpiStmt:
      \_IfStmt: , line:50:7, endln:57:10
        |vpiParent:
        \_Begin: (work@vscale_hex_tb), line:46:12, endln:62:7
        |vpiCondition:
        \_RefObj: (work@vscale_hex_tb.loadmem), line:50:11, endln:50:18
          |vpiParent:
          \_IfStmt: , line:50:7, endln:57:10
          |vpiName:loadmem
          |vpiFullName:work@vscale_hex_tb.loadmem
          |vpiActual:
          \_Net: (work@vscale_hex_tb.loadmem), line:15:31, endln:15:38
        |vpiStmt:
        \_Begin: (work@vscale_hex_tb), line:50:20, endln:57:10
          |vpiParent:
          \_IfStmt: , line:50:7, endln:57:10
          |vpiFullName:work@vscale_hex_tb
          |vpiInternalScope:
          \_ForStmt: (work@vscale_hex_tb), line:52:10, endln:56:13
            |vpiParent:
            \_Begin: (work@vscale_hex_tb), line:50:20, endln:57:10
            |vpiFullName:work@vscale_hex_tb
            |vpiInternalScope:
            \_Begin: (work@vscale_hex_tb), line:52:52, endln:56:13
              |vpiParent:
              \_ForStmt: (work@vscale_hex_tb), line:52:10, endln:56:13
              |vpiFullName:work@vscale_hex_tb
              |vpiInternalScope:
              \_ForStmt: (work@vscale_hex_tb), line:53:13, endln:55:16
                |vpiParent:
                \_Begin: (work@vscale_hex_tb), line:52:52, endln:56:13
                |vpiFullName:work@vscale_hex_tb
                |vpiInternalScope:
                \_Begin: (work@vscale_hex_tb), line:53:43, endln:55:16
                  |vpiParent:
                  \_ForStmt: (work@vscale_hex_tb), line:53:13, endln:55:16
                  |vpiFullName:work@vscale_hex_tb
                  |vpiImportTypespec:
                  \_Net: (work@vscale_hex_tb.hasti_mem), line:54:20, endln:54:29
                    |vpiParent:
                    \_Begin: (work@vscale_hex_tb), line:53:43, endln:55:16
                    |vpiName:hasti_mem
                    |vpiFullName:work@vscale_hex_tb.hasti_mem
                    |vpiNetType:1
                  |vpiImportTypespec:
                  \_Net: (work@vscale_hex_tb.mem), line:54:33, endln:54:40
                    |vpiParent:
                    \_Begin: (work@vscale_hex_tb), line:53:43, endln:55:16
                    |vpiName:mem
                    |vpiFullName:work@vscale_hex_tb.mem
                    |vpiNetType:1
                  |vpiStmt:
                  \_Assignment: , line:54:16, endln:54:63
                    |vpiParent:
                    \_Begin: (work@vscale_hex_tb), line:53:43, endln:55:16
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_VarSelect: (work@vscale_hex_tb.hexfile), line:54:43, endln:54:63
                      |vpiParent:
                      \_Assignment: , line:54:16, endln:54:63
                      |vpiName:hexfile
                      |vpiFullName:work@vscale_hex_tb.hexfile
                      |vpiActual:
                      \_Net: (work@vscale_hex_tb.hexfile), line:21:31, endln:21:38
                      |vpiIndex:
                      \_RefObj: (work@vscale_hex_tb.hexfile.i), line:54:51, endln:54:52
                        |vpiParent:
                        \_VarSelect: (work@vscale_hex_tb.hexfile), line:54:43, endln:54:63
                        |vpiName:i
                        |vpiFullName:work@vscale_hex_tb.hexfile.i
                        |vpiActual:
                        \_Net: (work@vscale_hex_tb.i), line:43:12, endln:43:13
                      |vpiIndex:
                      \_IndexedPartSelect: hexfile (work@vscale_hex_tb.hexfile.hexfile), line:54:54, endln:54:62
                        |vpiParent:
                        \_VarSelect: (work@vscale_hex_tb.hexfile), line:54:43, endln:54:63
                        |vpiName:hexfile
                        |vpiFullName:work@vscale_hex_tb.hexfile.hexfile
                        |vpiDefName:hexfile
                        |vpiActual:
                        \_Net: (work@vscale_hex_tb.hexfile), line:21:31, endln:21:38
                        |vpiConstantSelect:1
                        |vpiIndexedPartSelectType:1
                        |vpiBaseExpr:
                        \_Operation: , line:54:54, endln:54:58
                          |vpiParent:
                          \_IndexedPartSelect: hexfile (work@vscale_hex_tb.hexfile.hexfile), line:54:54, endln:54:62
                          |vpiOpType:25
                          |vpiOperand:
                          \_Constant: , line:54:54, endln:54:56
                            |vpiParent:
                            \_Operation: , line:54:54, endln:54:58
                            |vpiDecompile:32
                            |vpiSize:64
                            |UINT:32
                            |vpiConstType:9
                          |vpiOperand:
                          \_RefObj: (work@vscale_hex_tb.hexfile.hexfile.j), line:54:57, endln:54:58
                            |vpiParent:
                            \_Operation: , line:54:54, endln:54:58
                            |vpiName:j
                            |vpiFullName:work@vscale_hex_tb.hexfile.hexfile.j
                            |vpiActual:
                            \_Net: (work@vscale_hex_tb.j), line:44:12, endln:44:13
                        |vpiWidthExpr:
                        \_Constant: , line:54:60, endln:54:62
                          |vpiParent:
                          \_IndexedPartSelect: hexfile (work@vscale_hex_tb.hexfile.hexfile), line:54:54, endln:54:62
                          |vpiDecompile:32
                          |vpiSize:64
                          |UINT:32
                          |vpiConstType:9
                    |vpiLhs:
                    \_HierPath: (DUT.hasti_mem.mem[4 * i + j]), line:54:19, endln:54:40
                      |vpiParent:
                      \_Assignment: , line:54:16, endln:54:63
                      |vpiActual:
                      \_RefObj: (DUT), line:54:19, endln:54:29
                        |vpiParent:
                        \_HierPath: (DUT.hasti_mem.mem[4 * i + j]), line:54:19, endln:54:40
                        |vpiName:DUT
                        |vpiActual:
                        \_RefModule: work@vscale_sim_top (DUT), line:23:4, endln:23:18
                      |vpiActual:
                      \_RefObj: (hasti_mem), line:54:20, endln:54:29
                        |vpiParent:
                        \_HierPath: (DUT.hasti_mem.mem[4 * i + j]), line:54:19, endln:54:40
                        |vpiName:hasti_mem
                        |vpiActual:
                        \_Net: (work@vscale_hex_tb.hasti_mem), line:54:20, endln:54:29
                      |vpiActual:
                      \_BitSelect: (work@vscale_hex_tb.DUT.hasti_mem.mem[4 * i + j].mem), line:54:33, endln:54:40
                        |vpiParent:
                        \_HierPath: (DUT.hasti_mem.mem[4 * i + j]), line:54:19, endln:54:40
                        |vpiName:mem
                        |vpiFullName:work@vscale_hex_tb.DUT.hasti_mem.mem[4 * i + j].mem
                        |vpiActual:
                        \_Net: (work@vscale_hex_tb.mem), line:54:33, endln:54:40
                        |vpiIndex:
                        \_Operation: , line:54:34, endln:54:39
                          |vpiParent:
                          \_BitSelect: (work@vscale_hex_tb.DUT.hasti_mem.mem[4 * i + j].mem), line:54:33, endln:54:40
                          |vpiOpType:24
                          |vpiOperand:
                          \_Operation: , line:54:34, endln:54:37
                            |vpiParent:
                            \_Operation: , line:54:34, endln:54:39
                            |vpiOpType:25
                            |vpiOperand:
                            \_Constant: , line:54:34, endln:54:35
                              |vpiParent:
                              \_Operation: , line:54:34, endln:54:37
                              |vpiDecompile:4
                              |vpiSize:64
                              |UINT:4
                              |vpiConstType:9
                            |vpiOperand:
                            \_RefObj: (work@vscale_hex_tb.DUT.hasti_mem.mem[4 * i + j].mem.i), line:54:36, endln:54:37
                              |vpiParent:
                              \_Operation: , line:54:34, endln:54:37
                              |vpiName:i
                              |vpiFullName:work@vscale_hex_tb.DUT.hasti_mem.mem[4 * i + j].mem.i
                              |vpiActual:
                              \_Net: (work@vscale_hex_tb.i), line:43:12, endln:43:13
                          |vpiOperand:
                          \_RefObj: (work@vscale_hex_tb.DUT.hasti_mem.mem[4 * i + j].mem.j), line:54:38, endln:54:39
                            |vpiParent:
                            \_Operation: , line:54:34, endln:54:39
                            |vpiName:j
                            |vpiFullName:work@vscale_hex_tb.DUT.hasti_mem.mem[4 * i + j].mem.j
                            |vpiActual:
                            \_Net: (work@vscale_hex_tb.j), line:44:12, endln:44:13
                      |vpiName:DUT.hasti_mem.mem[4 * i + j]
                |vpiForInitStmt:
                \_Assignment: , line:53:18, endln:53:23
                  |vpiParent:
                  \_ForStmt: (work@vscale_hex_tb), line:53:13, endln:55:16
                  |vpiRhs:
                  \_Constant: , line:53:22, endln:53:23
                    |vpiParent:
                    \_Assignment: , line:53:18, endln:53:23
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
                  |vpiLhs:
                  \_RefObj: (work@vscale_hex_tb.j), line:53:18, endln:53:19
                    |vpiParent:
                    \_Assignment: , line:53:18, endln:53:23
                    |vpiName:j
                    |vpiFullName:work@vscale_hex_tb.j
                    |vpiActual:
                    \_Net: (work@vscale_hex_tb.j), line:44:12, endln:44:13
                |vpiForIncStmt:
                \_Assignment: , line:53:32, endln:53:41
                  |vpiParent:
                  \_ForStmt: (work@vscale_hex_tb), line:53:13, endln:55:16
                  |vpiOpType:82
                  |vpiBlocking:1
                  |vpiRhs:
                  \_Operation: , line:53:36, endln:53:41
                    |vpiParent:
                    \_Assignment: , line:53:32, endln:53:41
                    |vpiOpType:24
                    |vpiOperand:
                    \_RefObj: (work@vscale_hex_tb.j), line:53:36, endln:53:37
                      |vpiParent:
                      \_Operation: , line:53:36, endln:53:41
                      |vpiName:j
                      |vpiFullName:work@vscale_hex_tb.j
                      |vpiActual:
                      \_Net: (work@vscale_hex_tb.j), line:44:12, endln:44:13
                    |vpiOperand:
                    \_Constant: , line:53:40, endln:53:41
                      |vpiParent:
                      \_Operation: , line:53:36, endln:53:41
                      |vpiDecompile:1
                      |vpiSize:64
                      |UINT:1
                      |vpiConstType:9
                  |vpiLhs:
                  \_RefObj: (work@vscale_hex_tb.j), line:53:32, endln:53:33
                    |vpiParent:
                    \_Assignment: , line:53:32, endln:53:41
                    |vpiName:j
                    |vpiFullName:work@vscale_hex_tb.j
                    |vpiActual:
                    \_Net: (work@vscale_hex_tb.j), line:44:12, endln:44:13
                |vpiCondition:
                \_Operation: , line:53:25, endln:53:30
                  |vpiParent:
                  \_ForStmt: (work@vscale_hex_tb), line:53:13, endln:55:16
                  |vpiOpType:20
                  |vpiOperand:
                  \_RefObj: (work@vscale_hex_tb.j), line:53:25, endln:53:26
                    |vpiParent:
                    \_Operation: , line:53:25, endln:53:30
                    |vpiName:j
                    |vpiFullName:work@vscale_hex_tb.j
                    |vpiActual:
                    \_Net: (work@vscale_hex_tb.j), line:44:12, endln:44:13
                  |vpiOperand:
                  \_Constant: , line:53:29, endln:53:30
                    |vpiParent:
                    \_Operation: , line:53:25, endln:53:30
                    |vpiDecompile:4
                    |vpiSize:64
                    |UINT:4
                    |vpiConstType:9
                |vpiStmt:
                \_Begin: (work@vscale_hex_tb), line:53:43, endln:55:16
              |vpiStmt:
              \_ForStmt: (work@vscale_hex_tb), line:53:13, endln:55:16
            |vpiForInitStmt:
            \_Assignment: , line:52:15, endln:52:20
              |vpiParent:
              \_ForStmt: (work@vscale_hex_tb), line:52:10, endln:56:13
              |vpiRhs:
              \_Constant: , line:52:19, endln:52:20
                |vpiParent:
                \_Assignment: , line:52:15, endln:52:20
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_RefObj: (work@vscale_hex_tb.i), line:52:15, endln:52:16
                |vpiParent:
                \_Assignment: , line:52:15, endln:52:20
                |vpiName:i
                |vpiFullName:work@vscale_hex_tb.i
                |vpiActual:
                \_Net: (work@vscale_hex_tb.i), line:43:12, endln:43:13
            |vpiForIncStmt:
            \_Assignment: , line:52:41, endln:52:50
              |vpiParent:
              \_ForStmt: (work@vscale_hex_tb), line:52:10, endln:56:13
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_Operation: , line:52:45, endln:52:50
                |vpiParent:
                \_Assignment: , line:52:41, endln:52:50
                |vpiOpType:24
                |vpiOperand:
                \_RefObj: (work@vscale_hex_tb.i), line:52:45, endln:52:46
                  |vpiParent:
                  \_Operation: , line:52:45, endln:52:50
                  |vpiName:i
                  |vpiFullName:work@vscale_hex_tb.i
                  |vpiActual:
                  \_Net: (work@vscale_hex_tb.i), line:43:12, endln:43:13
                |vpiOperand:
                \_Constant: , line:52:49, endln:52:50
                  |vpiParent:
                  \_Operation: , line:52:45, endln:52:50
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
              |vpiLhs:
              \_RefObj: (work@vscale_hex_tb.i), line:52:41, endln:52:42
                |vpiParent:
                \_Assignment: , line:52:41, endln:52:50
                |vpiName:i
                |vpiFullName:work@vscale_hex_tb.i
                |vpiActual:
                \_Net: (work@vscale_hex_tb.i), line:43:12, endln:43:13
            |vpiCondition:
            \_Operation: , line:52:22, endln:52:39
              |vpiParent:
              \_ForStmt: (work@vscale_hex_tb), line:52:10, endln:56:13
              |vpiOpType:20
              |vpiOperand:
              \_RefObj: (work@vscale_hex_tb.i), line:52:22, endln:52:23
                |vpiParent:
                \_Operation: , line:52:22, endln:52:39
                |vpiName:i
                |vpiFullName:work@vscale_hex_tb.i
                |vpiActual:
                \_Net: (work@vscale_hex_tb.i), line:43:12, endln:43:13
              |vpiOperand:
              \_RefObj: (work@vscale_hex_tb.hexfile_words), line:52:26, endln:52:39
                |vpiParent:
                \_Operation: , line:52:22, endln:52:39
                |vpiName:hexfile_words
                |vpiFullName:work@vscale_hex_tb.hexfile_words
                |vpiActual:
                \_Parameter: (work@vscale_hex_tb.hexfile_words), line:6:15, endln:6:35
            |vpiStmt:
            \_Begin: (work@vscale_hex_tb), line:52:52, endln:56:13
          |vpiStmt:
          \_SysFuncCall: ($readmemh), line:51:10, endln:51:37
            |vpiParent:
            \_Begin: (work@vscale_hex_tb), line:50:20, endln:57:10
            |vpiArgument:
            \_RefObj: (work@vscale_hex_tb.loadmem), line:51:20, endln:51:27
              |vpiParent:
              \_SysFuncCall: ($readmemh), line:51:10, endln:51:37
              |vpiName:loadmem
              |vpiFullName:work@vscale_hex_tb.loadmem
              |vpiActual:
              \_Net: (work@vscale_hex_tb.loadmem), line:15:31, endln:15:38
            |vpiArgument:
            \_RefObj: (work@vscale_hex_tb.hexfile), line:51:29, endln:51:36
              |vpiParent:
              \_SysFuncCall: ($readmemh), line:51:10, endln:51:37
              |vpiName:hexfile
              |vpiFullName:work@vscale_hex_tb.hexfile
              |vpiActual:
              \_Net: (work@vscale_hex_tb.hexfile), line:21:31, endln:21:38
            |vpiName:
            \_Identifier: ($readmemh)
              |vpiParent:
              \_SysFuncCall: ($readmemh), line:51:10, endln:51:37
              |vpiName:$readmemh
          |vpiStmt:
          \_ForStmt: (work@vscale_hex_tb), line:52:10, endln:56:13
      |vpiStmt:
      \_SysFuncCall: ($vcdplusfile), line:58:7, endln:58:28
        |vpiParent:
        \_Begin: (work@vscale_hex_tb), line:46:12, endln:62:7
        |vpiArgument:
        \_RefObj: (work@vscale_hex_tb.vpdfile), line:58:20, endln:58:27
          |vpiParent:
          \_SysFuncCall: ($vcdplusfile), line:58:7, endln:58:28
          |vpiName:vpdfile
          |vpiFullName:work@vscale_hex_tb.vpdfile
          |vpiActual:
          \_Net: (work@vscale_hex_tb.vpdfile), line:16:31, endln:16:38
        |vpiName:
        \_Identifier: ($vcdplusfile)
          |vpiParent:
          \_SysFuncCall: ($vcdplusfile), line:58:7, endln:58:28
          |vpiName:$vcdplusfile
      |vpiStmt:
      \_SysFuncCall: ($vcdpluson), line:59:7, endln:59:19
        |vpiParent:
        \_Begin: (work@vscale_hex_tb), line:46:12, endln:62:7
        |vpiName:
        \_Identifier: ($vcdpluson)
          |vpiParent:
          \_SysFuncCall: ($vcdpluson), line:59:7, endln:59:19
          |vpiName:$vcdpluson
      |vpiStmt:
      \_DelayControl: , line:61:7, endln:61:21
        |vpiParent:
        \_Begin: (work@vscale_hex_tb), line:46:12, endln:62:7
        |#100
        |vpiStmt:
        \_Assignment: , line:61:12, endln:61:21
          |vpiParent:
          \_DelayControl: , line:61:7, endln:61:21
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_Constant: , line:61:20, endln:61:21
            |vpiParent:
            \_Assignment: , line:61:12, endln:61:21
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_RefObj: (work@vscale_hex_tb.reset), line:61:12, endln:61:17
            |vpiParent:
            \_Assignment: , line:61:12, endln:61:21
            |vpiName:reset
            |vpiFullName:work@vscale_hex_tb.reset
            |vpiActual:
            \_Net: (work@vscale_hex_tb.reset), line:9:8, endln:9:13
  |vpiProcess:
  \_Always: , line:64:4, endln:88:7
    |vpiParent:
    \_Module: work@vscale_hex_tb (work@vscale_hex_tb), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v, line:4:1, endln:90:10
    |vpiStmt:
    \_EventControl: , line:64:11, endln:64:25
      |vpiParent:
      \_Always: , line:64:4, endln:88:7
      |vpiCondition:
      \_Operation: , line:64:13, endln:64:24
        |vpiParent:
        \_EventControl: , line:64:11, endln:64:25
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@vscale_hex_tb.clk), line:64:21, endln:64:24
          |vpiParent:
          \_Operation: , line:64:13, endln:64:24
          |vpiName:clk
          |vpiFullName:work@vscale_hex_tb.clk
          |vpiActual:
          \_Net: (work@vscale_hex_tb.clk), line:8:8, endln:8:11
      |vpiStmt:
      \_Begin: (work@vscale_hex_tb), line:64:26, endln:88:7
        |vpiParent:
        \_EventControl: , line:64:11, endln:64:25
        |vpiFullName:work@vscale_hex_tb
        |vpiStmt:
        \_Assignment: , line:65:7, endln:65:36
          |vpiParent:
          \_Begin: (work@vscale_hex_tb), line:64:26, endln:88:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_Operation: , line:65:21, endln:65:36
            |vpiParent:
            \_Assignment: , line:65:7, endln:65:36
            |vpiOpType:24
            |vpiOperand:
            \_RefObj: (work@vscale_hex_tb.trace_count), line:65:21, endln:65:32
              |vpiParent:
              \_Operation: , line:65:21, endln:65:36
              |vpiName:trace_count
              |vpiFullName:work@vscale_hex_tb.trace_count
              |vpiActual:
              \_Net: (work@vscale_hex_tb.trace_count), line:18:31, endln:18:42
            |vpiOperand:
            \_Constant: , line:65:35, endln:65:36
              |vpiParent:
              \_Operation: , line:65:21, endln:65:36
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiLhs:
          \_RefObj: (work@vscale_hex_tb.trace_count), line:65:7, endln:65:18
            |vpiParent:
            \_Assignment: , line:65:7, endln:65:36
            |vpiName:trace_count
            |vpiFullName:work@vscale_hex_tb.trace_count
            |vpiActual:
            \_Net: (work@vscale_hex_tb.trace_count), line:18:31, endln:18:42
        |vpiStmt:
        \_IfStmt: , line:67:7, endln:68:28
          |vpiParent:
          \_Begin: (work@vscale_hex_tb), line:64:26, endln:88:7
          |vpiCondition:
          \_Operation: , line:67:11, endln:67:53
            |vpiParent:
            \_IfStmt: , line:67:7, endln:68:28
            |vpiOpType:26
            |vpiOperand:
            \_Operation: , line:67:11, endln:67:25
              |vpiParent:
              \_Operation: , line:67:11, endln:67:53
              |vpiOpType:18
              |vpiOperand:
              \_RefObj: (work@vscale_hex_tb.max_cycles), line:67:11, endln:67:21
                |vpiParent:
                \_Operation: , line:67:11, endln:67:25
                |vpiName:max_cycles
                |vpiFullName:work@vscale_hex_tb.max_cycles
                |vpiActual:
                \_Net: (work@vscale_hex_tb.max_cycles), line:17:31, endln:17:41
              |vpiOperand:
              \_Constant: , line:67:24, endln:67:25
                |vpiParent:
                \_Operation: , line:67:11, endln:67:25
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
            |vpiOperand:
            \_Operation: , line:67:29, endln:67:53
              |vpiParent:
              \_Operation: , line:67:11, endln:67:53
              |vpiOpType:18
              |vpiOperand:
              \_RefObj: (work@vscale_hex_tb.trace_count), line:67:29, endln:67:40
                |vpiParent:
                \_Operation: , line:67:29, endln:67:53
                |vpiName:trace_count
                |vpiFullName:work@vscale_hex_tb.trace_count
                |vpiActual:
                \_Net: (work@vscale_hex_tb.trace_count), line:18:31, endln:18:42
              |vpiOperand:
              \_RefObj: (work@vscale_hex_tb.max_cycles), line:67:43, endln:67:53
                |vpiParent:
                \_Operation: , line:67:29, endln:67:53
                |vpiName:max_cycles
                |vpiFullName:work@vscale_hex_tb.max_cycles
                |vpiActual:
                \_Net: (work@vscale_hex_tb.max_cycles), line:17:31, endln:17:41
          |vpiStmt:
          \_Assignment: , line:68:9, endln:68:27
            |vpiParent:
            \_IfStmt: , line:67:7, endln:68:28
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_Constant: , line:68:18, endln:68:27
              |vpiParent:
              \_Assignment: , line:68:9, endln:68:27
              |vpiDecompile:"timeout"
              |vpiSize:56
              |STRING:timeout
              |vpiConstType:6
            |vpiLhs:
            \_RefObj: (work@vscale_hex_tb.reason), line:68:9, endln:68:15
              |vpiParent:
              \_Assignment: , line:68:9, endln:68:27
              |vpiName:reason
              |vpiFullName:work@vscale_hex_tb.reason
              |vpiActual:
              \_Net: (work@vscale_hex_tb.reason), line:14:31, endln:14:37
        |vpiStmt:
        \_IfStmt: , line:70:7, endln:80:10
          |vpiParent:
          \_Begin: (work@vscale_hex_tb), line:64:26, endln:88:7
          |vpiCondition:
          \_Operation: , line:70:11, endln:70:17
            |vpiParent:
            \_IfStmt: , line:70:7, endln:80:10
            |vpiOpType:3
            |vpiOperand:
            \_RefObj: (work@vscale_hex_tb.reset), line:70:12, endln:70:17
              |vpiParent:
              \_Operation: , line:70:11, endln:70:17
              |vpiName:reset
              |vpiFullName:work@vscale_hex_tb.reset
              |vpiActual:
              \_Net: (work@vscale_hex_tb.reset), line:9:8, endln:9:13
          |vpiStmt:
          \_Begin: (work@vscale_hex_tb), line:70:19, endln:80:10
            |vpiParent:
            \_IfStmt: , line:70:7, endln:80:10
            |vpiFullName:work@vscale_hex_tb
            |vpiStmt:
            \_IfStmt: , line:71:10, endln:79:13
              |vpiParent:
              \_Begin: (work@vscale_hex_tb), line:70:19, endln:80:10
              |vpiCondition:
              \_Operation: , line:71:14, endln:71:60
                |vpiParent:
                \_IfStmt: , line:71:10, endln:79:13
                |vpiOpType:26
                |vpiOperand:
                \_RefObj: (work@vscale_hex_tb.htif_pcr_resp_valid), line:71:14, endln:71:33
                  |vpiParent:
                  \_Operation: , line:71:14, endln:71:60
                  |vpiName:htif_pcr_resp_valid
                  |vpiFullName:work@vscale_hex_tb.htif_pcr_resp_valid
                  |vpiActual:
                  \_Net: (work@vscale_hex_tb.htif_pcr_resp_valid), line:11:9, endln:11:28
                |vpiOperand:
                \_Operation: , line:71:37, endln:71:60
                  |vpiParent:
                  \_Operation: , line:71:14, endln:71:60
                  |vpiOpType:15
                  |vpiOperand:
                  \_RefObj: (work@vscale_hex_tb.htif_pcr_resp_data), line:71:37, endln:71:55
                    |vpiParent:
                    \_Operation: , line:71:37, endln:71:60
                    |vpiName:htif_pcr_resp_data
                    |vpiFullName:work@vscale_hex_tb.htif_pcr_resp_data
                    |vpiActual:
                    \_Net: (work@vscale_hex_tb.htif_pcr_resp_data), line:12:31, endln:12:49
                  |vpiOperand:
                  \_Constant: , line:71:59, endln:71:60
                    |vpiParent:
                    \_Operation: , line:71:37, endln:71:60
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
              |vpiStmt:
              \_Begin: (work@vscale_hex_tb), line:71:62, endln:79:13
                |vpiParent:
                \_IfStmt: , line:71:10, endln:79:13
                |vpiFullName:work@vscale_hex_tb
                |vpiStmt:
                \_IfElse: , line:72:13, endln:78:16
                  |vpiParent:
                  \_Begin: (work@vscale_hex_tb), line:71:62, endln:79:13
                  |vpiCondition:
                  \_Operation: , line:72:17, endln:72:40
                    |vpiParent:
                    \_IfElse: , line:72:13, endln:78:16
                    |vpiOpType:14
                    |vpiOperand:
                    \_RefObj: (work@vscale_hex_tb.htif_pcr_resp_data), line:72:17, endln:72:35
                      |vpiParent:
                      \_Operation: , line:72:17, endln:72:40
                      |vpiName:htif_pcr_resp_data
                      |vpiFullName:work@vscale_hex_tb.htif_pcr_resp_data
                      |vpiActual:
                      \_Net: (work@vscale_hex_tb.htif_pcr_resp_data), line:12:31, endln:12:49
                    |vpiOperand:
                    \_Constant: , line:72:39, endln:72:40
                      |vpiParent:
                      \_Operation: , line:72:17, endln:72:40
                      |vpiDecompile:1
                      |vpiSize:64
                      |UINT:1
                      |vpiConstType:9
                  |vpiStmt:
                  \_Begin: (work@vscale_hex_tb), line:72:42, endln:75:16
                    |vpiParent:
                    \_IfElse: , line:72:13, endln:78:16
                    |vpiFullName:work@vscale_hex_tb
                    |vpiStmt:
                    \_SysFuncCall: ($vcdplusclose), line:73:16, endln:73:29
                      |vpiParent:
                      \_Begin: (work@vscale_hex_tb), line:72:42, endln:75:16
                      |vpiName:
                      \_Identifier: ($vcdplusclose)
                        |vpiParent:
                        \_SysFuncCall: ($vcdplusclose), line:73:16, endln:73:29
                        |vpiName:$vcdplusclose
                    |vpiStmt:
                    \_SysFuncCall: ($finish), line:74:16, endln:74:23
                      |vpiParent:
                      \_Begin: (work@vscale_hex_tb), line:72:42, endln:75:16
                      |vpiName:
                      \_Identifier: ($finish)
                        |vpiParent:
                        \_SysFuncCall: ($finish), line:74:16, endln:74:23
                        |vpiName:$finish
                  |vpiElseStmt:
                  \_Begin: (work@vscale_hex_tb), line:75:22, endln:78:16
                    |vpiParent:
                    \_IfElse: , line:72:13, endln:78:16
                    |vpiFullName:work@vscale_hex_tb
                    |vpiStmt:
                    \_SysFuncCall: ($vcdplusclose), line:76:16, endln:76:29
                      |vpiParent:
                      \_Begin: (work@vscale_hex_tb), line:75:22, endln:78:16
                      |vpiName:
                      \_Identifier: ($vcdplusclose)
                        |vpiParent:
                        \_SysFuncCall: ($vcdplusclose), line:76:16, endln:76:29
                        |vpiName:$vcdplusclose
                    |vpiStmt:
                    \_SysFuncCall: ($sformat), line:77:16, endln:77:72
                      |vpiParent:
                      \_Begin: (work@vscale_hex_tb), line:75:22, endln:78:16
                      |vpiArgument:
                      \_RefObj: (work@vscale_hex_tb.reason), line:77:25, endln:77:31
                        |vpiParent:
                        \_SysFuncCall: ($sformat), line:77:16, endln:77:72
                        |vpiName:reason
                        |vpiFullName:work@vscale_hex_tb.reason
                        |vpiActual:
                        \_Net: (work@vscale_hex_tb.reason), line:14:31, endln:14:37
                      |vpiArgument:
                      \_Constant: , line:77:33, endln:77:46
                        |vpiParent:
                        \_SysFuncCall: ($sformat), line:77:16, endln:77:72
                        |vpiDecompile:"tohost = %d"
                        |vpiSize:88
                        |STRING:tohost = %d
                        |vpiConstType:6
                      |vpiArgument:
                      \_Operation: , line:77:48, endln:77:71
                        |vpiParent:
                        \_SysFuncCall: ($sformat), line:77:16, endln:77:72
                        |vpiOpType:23
                        |vpiOperand:
                        \_RefObj: (work@vscale_hex_tb.htif_pcr_resp_data), line:77:48, endln:77:66
                          |vpiParent:
                          \_Operation: , line:77:48, endln:77:71
                          |vpiName:htif_pcr_resp_data
                          |vpiFullName:work@vscale_hex_tb.htif_pcr_resp_data
                          |vpiActual:
                          \_Net: (work@vscale_hex_tb.htif_pcr_resp_data), line:12:31, endln:12:49
                        |vpiOperand:
                        \_Constant: , line:77:70, endln:77:71
                          |vpiParent:
                          \_Operation: , line:77:48, endln:77:71
                          |vpiDecompile:1
                          |vpiSize:64
                          |UINT:1
                          |vpiConstType:9
                      |vpiName:
                      \_Identifier: ($sformat)
                        |vpiParent:
                        \_SysFuncCall: ($sformat), line:77:16, endln:77:72
                        |vpiName:$sformat
        |vpiStmt:
        \_IfStmt: , line:83:7, endln:87:10
          |vpiParent:
          \_Begin: (work@vscale_hex_tb), line:64:26, endln:88:7
          |vpiCondition:
          \_RefObj: (work@vscale_hex_tb.reason), line:83:11, endln:83:17
            |vpiParent:
            \_IfStmt: , line:83:7, endln:87:10
            |vpiName:reason
            |vpiFullName:work@vscale_hex_tb.reason
            |vpiActual:
            \_Net: (work@vscale_hex_tb.reason), line:14:31, endln:14:37
          |vpiStmt:
          \_Begin: (work@vscale_hex_tb), line:83:19, endln:87:10
            |vpiParent:
            \_IfStmt: , line:83:7, endln:87:10
            |vpiFullName:work@vscale_hex_tb
            |vpiStmt:
            \_SysFuncCall: ($fdisplay), line:84:10, endln:84:98
              |vpiParent:
              \_Begin: (work@vscale_hex_tb), line:83:19, endln:87:10
              |vpiArgument:
              \_RefObj: (work@vscale_hex_tb.stderr), line:84:20, endln:84:26
                |vpiParent:
                \_SysFuncCall: ($fdisplay), line:84:10, endln:84:98
                |vpiName:stderr
                |vpiFullName:work@vscale_hex_tb.stderr
                |vpiActual:
                \_Net: (work@vscale_hex_tb.stderr), line:19:31, endln:19:37
              |vpiArgument:
              \_Constant: , line:84:28, endln:84:76
                |vpiParent:
                \_SysFuncCall: ($fdisplay), line:84:10, endln:84:98
                |vpiDecompile:"*** FAILED *** (%s) after %d simulation cycles"
                |vpiSize:368
                |STRING:*** FAILED *** (%s) after %d simulation cycles
                |vpiConstType:6
              |vpiArgument:
              \_RefObj: (work@vscale_hex_tb.reason), line:84:78, endln:84:84
                |vpiParent:
                \_SysFuncCall: ($fdisplay), line:84:10, endln:84:98
                |vpiName:reason
                |vpiFullName:work@vscale_hex_tb.reason
                |vpiActual:
                \_Net: (work@vscale_hex_tb.reason), line:14:31, endln:14:37
              |vpiArgument:
              \_RefObj: (work@vscale_hex_tb.trace_count), line:84:86, endln:84:97
                |vpiParent:
                \_SysFuncCall: ($fdisplay), line:84:10, endln:84:98
                |vpiName:trace_count
                |vpiFullName:work@vscale_hex_tb.trace_count
                |vpiActual:
                \_Net: (work@vscale_hex_tb.trace_count), line:18:31, endln:18:42
              |vpiName:
              \_Identifier: ($fdisplay)
                |vpiParent:
                \_SysFuncCall: ($fdisplay), line:84:10, endln:84:98
                |vpiName:$fdisplay
            |vpiStmt:
            \_SysFuncCall: ($vcdplusclose), line:85:10, endln:85:23
              |vpiParent:
              \_Begin: (work@vscale_hex_tb), line:83:19, endln:87:10
              |vpiName:
              \_Identifier: ($vcdplusclose)
                |vpiParent:
                \_SysFuncCall: ($vcdplusclose), line:85:10, endln:85:23
                |vpiName:$vcdplusclose
            |vpiStmt:
            \_SysFuncCall: ($finish), line:86:10, endln:86:17
              |vpiParent:
              \_Begin: (work@vscale_hex_tb), line:83:19, endln:87:10
              |vpiName:
              \_Identifier: ($finish)
                |vpiParent:
                \_SysFuncCall: ($finish), line:86:10, endln:86:17
                |vpiName:$finish
    |vpiAlwaysType:1
  |vpiRefModule:
  \_RefModule: work@vscale_sim_top (DUT), line:23:4, endln:23:18
    |vpiParent:
    \_Module: work@vscale_hex_tb (work@vscale_hex_tb), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v, line:4:1, endln:90:10
    |vpiName:DUT
    |vpiDefName:work@vscale_sim_top
    |vpiActual:
    \_Module: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiPort:
    \_Port: (clk), line:24:24, endln:24:27
      |vpiParent:
      \_RefModule: work@vscale_sim_top (DUT), line:23:4, endln:23:18
      |vpiName:clk
      |vpiHighConn:
      \_RefObj: (work@vscale_hex_tb.DUT.clk.clk), line:24:28, endln:24:31
        |vpiParent:
        \_Port: (clk), line:24:24, endln:24:27
        |vpiName:clk
        |vpiFullName:work@vscale_hex_tb.DUT.clk.clk
        |vpiActual:
        \_Net: (work@vscale_hex_tb.clk), line:8:8, endln:8:11
    |vpiPort:
    \_Port: (reset), line:25:24, endln:25:29
      |vpiParent:
      \_RefModule: work@vscale_sim_top (DUT), line:23:4, endln:23:18
      |vpiName:reset
      |vpiHighConn:
      \_RefObj: (work@vscale_hex_tb.DUT.reset.reset), line:25:30, endln:25:35
        |vpiParent:
        \_Port: (reset), line:25:24, endln:25:29
        |vpiName:reset
        |vpiFullName:work@vscale_hex_tb.DUT.reset.reset
        |vpiActual:
        \_Net: (work@vscale_hex_tb.reset), line:9:8, endln:9:13
    |vpiPort:
    \_Port: (htif_pcr_req_valid), line:26:24, endln:26:42
      |vpiParent:
      \_RefModule: work@vscale_sim_top (DUT), line:23:4, endln:23:18
      |vpiName:htif_pcr_req_valid
      |vpiHighConn:
      \_Constant: , line:26:43, endln:26:47
        |vpiParent:
        \_Port: (htif_pcr_req_valid), line:26:24, endln:26:42
        |vpiDecompile:1'b1
        |vpiSize:1
        |BIN:1
        |vpiConstType:3
    |vpiPort:
    \_Port: (htif_pcr_req_ready), line:27:24, endln:27:42
      |vpiParent:
      \_RefModule: work@vscale_sim_top (DUT), line:23:4, endln:23:18
      |vpiName:htif_pcr_req_ready
      |vpiHighConn:
      \_Operation: , line:27:43, endln:27:44
        |vpiParent:
        \_Port: (htif_pcr_req_ready), line:27:24, endln:27:42
        |vpiOpType:36
    |vpiPort:
    \_Port: (htif_pcr_req_rw), line:28:24, endln:28:39
      |vpiParent:
      \_RefModule: work@vscale_sim_top (DUT), line:23:4, endln:23:18
      |vpiName:htif_pcr_req_rw
      |vpiHighConn:
      \_Constant: , line:28:40, endln:28:44
        |vpiParent:
        \_Port: (htif_pcr_req_rw), line:28:24, endln:28:39
        |vpiDecompile:1'b0
        |vpiSize:1
        |BIN:0
        |vpiConstType:3
    |vpiPort:
    \_Port: (htif_pcr_req_addr), line:29:24, endln:29:41
      |vpiParent:
      \_RefModule: work@vscale_sim_top (DUT), line:23:4, endln:23:18
      |vpiName:htif_pcr_req_addr
      |vpiHighConn:
      \_Constant: , line:32:28, endln:32:35
        |vpiParent:
        \_Port: (htif_pcr_req_addr), line:29:24, endln:29:41
        |vpiDecompile:12'h780
        |vpiSize:12
        |HEX:780
        |vpiConstType:5
    |vpiPort:
    \_Port: (htif_pcr_req_data), line:30:24, endln:30:41
      |vpiParent:
      \_RefModule: work@vscale_sim_top (DUT), line:23:4, endln:23:18
      |vpiName:htif_pcr_req_data
      |vpiHighConn:
      \_Constant: , line:30:42, endln:30:60
        |vpiParent:
        \_Port: (htif_pcr_req_data), line:30:24, endln:30:41
        |vpiDecompile:64'b0
        |vpiSize:64
        |BIN:0
        |vpiConstType:3
    |vpiPort:
    \_Port: (htif_pcr_resp_valid), line:31:24, endln:31:43
      |vpiParent:
      \_RefModule: work@vscale_sim_top (DUT), line:23:4, endln:23:18
      |vpiName:htif_pcr_resp_valid
      |vpiHighConn:
      \_RefObj: (work@vscale_hex_tb.DUT.htif_pcr_resp_valid.htif_pcr_resp_valid), line:31:44, endln:31:63
        |vpiParent:
        \_Port: (htif_pcr_resp_valid), line:31:24, endln:31:43
        |vpiName:htif_pcr_resp_valid
        |vpiFullName:work@vscale_hex_tb.DUT.htif_pcr_resp_valid.htif_pcr_resp_valid
        |vpiActual:
        \_Net: (work@vscale_hex_tb.htif_pcr_resp_valid), line:11:9, endln:11:28
    |vpiPort:
    \_Port: (htif_pcr_resp_ready), line:32:24, endln:32:43
      |vpiParent:
      \_RefModule: work@vscale_sim_top (DUT), line:23:4, endln:23:18
      |vpiName:htif_pcr_resp_ready
      |vpiHighConn:
      \_Constant: , line:32:44, endln:32:48
        |vpiParent:
        \_Port: (htif_pcr_resp_ready), line:32:24, endln:32:43
        |vpiDecompile:1'b1
        |vpiSize:1
        |BIN:1
        |vpiConstType:3
    |vpiPort:
    \_Port: (htif_pcr_resp_data), line:33:24, endln:33:42
      |vpiParent:
      \_RefModule: work@vscale_sim_top (DUT), line:23:4, endln:23:18
      |vpiName:htif_pcr_resp_data
      |vpiHighConn:
      \_RefObj: (work@vscale_hex_tb.DUT.htif_pcr_resp_data.htif_pcr_resp_data), line:33:43, endln:33:61
        |vpiParent:
        \_Port: (htif_pcr_resp_data), line:33:24, endln:33:42
        |vpiName:htif_pcr_resp_data
        |vpiFullName:work@vscale_hex_tb.DUT.htif_pcr_resp_data.htif_pcr_resp_data
        |vpiActual:
        \_Net: (work@vscale_hex_tb.htif_pcr_resp_data), line:12:31, endln:12:49
|vpiAllModules:
\_Module: work@vscale_imm_gen (work@vscale_imm_gen), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_imm_gen.v, line:4:1, endln:20:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@vscale_imm_gen)
    |vpiParent:
    \_Module: work@vscale_imm_gen (work@vscale_imm_gen), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_imm_gen.v, line:4:1, endln:20:10
    |vpiName:work@vscale_imm_gen
  |vpiTypespec:
  \_LogicTypespec: , line:5:29, endln:5:43
    |vpiParent:
    \_Module: work@vscale_imm_gen (work@vscale_imm_gen), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_imm_gen.v, line:4:1, endln:20:10
    |vpiRange:
    \_Range: , line:5:29, endln:5:43
      |vpiParent:
      \_LogicTypespec: , line:5:29, endln:5:43
      |vpiLeftRange:
      \_Operation: , line:5:30, endln:5:40
        |vpiParent:
        \_Range: , line:5:29, endln:5:43
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:4:24, endln:4:26
          |vpiParent:
          \_Operation: , line:5:30, endln:5:40
          |vpiDecompile:32
          |vpiSize:64
          |UINT:32
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:5:39, endln:5:40
          |vpiParent:
          \_Operation: , line:5:30, endln:5:40
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:5:41, endln:5:42
        |vpiParent:
        \_Range: , line:5:29, endln:5:43
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:6:29, endln:6:50
    |vpiParent:
    \_Module: work@vscale_imm_gen (work@vscale_imm_gen), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_imm_gen.v, line:4:1, endln:20:10
    |vpiRange:
    \_Range: , line:6:29, endln:6:50
      |vpiParent:
      \_LogicTypespec: , line:6:29, endln:6:50
      |vpiLeftRange:
      \_Operation: , line:6:30, endln:6:47
        |vpiParent:
        \_Range: , line:6:29, endln:6:50
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:21:24, endln:21:25
          |vpiParent:
          \_Operation: , line:6:30, endln:6:47
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:6:46, endln:6:47
          |vpiParent:
          \_Operation: , line:6:30, endln:6:47
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:6:48, endln:6:49
        |vpiParent:
        \_Range: , line:6:29, endln:6:50
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:7:30, endln:7:33
    |vpiParent:
    \_Module: work@vscale_imm_gen (work@vscale_imm_gen), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_imm_gen.v, line:4:1, endln:20:10
  |vpiImportTypespec:
  \_LogicTypespec: , line:5:29, endln:5:43
  |vpiImportTypespec:
  \_Net: (work@vscale_imm_gen.inst), line:5:51, endln:5:55
    |vpiParent:
    \_Module: work@vscale_imm_gen (work@vscale_imm_gen), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_imm_gen.v, line:4:1, endln:20:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_imm_gen.inst), line:5:29, endln:5:43
      |vpiParent:
      \_Net: (work@vscale_imm_gen.inst), line:5:51, endln:5:55
      |vpiFullName:work@vscale_imm_gen.inst
      |vpiActual:
      \_LogicTypespec: , line:5:29, endln:5:43
    |vpiName:inst
    |vpiFullName:work@vscale_imm_gen.inst
  |vpiImportTypespec:
  \_LogicTypespec: , line:6:29, endln:6:50
  |vpiImportTypespec:
  \_Net: (work@vscale_imm_gen.imm_type), line:6:51, endln:6:59
    |vpiParent:
    \_Module: work@vscale_imm_gen (work@vscale_imm_gen), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_imm_gen.v, line:4:1, endln:20:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_imm_gen.imm_type), line:6:29, endln:6:50
      |vpiParent:
      \_Net: (work@vscale_imm_gen.imm_type), line:6:51, endln:6:59
      |vpiFullName:work@vscale_imm_gen.imm_type
      |vpiActual:
      \_LogicTypespec: , line:6:29, endln:6:50
    |vpiName:imm_type
    |vpiFullName:work@vscale_imm_gen.imm_type
  |vpiImportTypespec:
  \_LogicTypespec: , line:7:30, endln:7:33
  |vpiImportTypespec:
  \_Net: (work@vscale_imm_gen.imm), line:7:51, endln:7:54
    |vpiParent:
    \_Module: work@vscale_imm_gen (work@vscale_imm_gen), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_imm_gen.v, line:4:1, endln:20:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_imm_gen.imm), line:7:30, endln:7:33
      |vpiParent:
      \_Net: (work@vscale_imm_gen.imm), line:7:51, endln:7:54
      |vpiFullName:work@vscale_imm_gen.imm
      |vpiActual:
      \_LogicTypespec: , line:7:30, endln:7:33
    |vpiName:imm
    |vpiFullName:work@vscale_imm_gen.imm
    |vpiNetType:48
  |vpiDefName:work@vscale_imm_gen
  |vpiNet:
  \_Net: (work@vscale_imm_gen.inst), line:5:51, endln:5:55
  |vpiNet:
  \_Net: (work@vscale_imm_gen.imm_type), line:6:51, endln:6:59
  |vpiNet:
  \_Net: (work@vscale_imm_gen.imm), line:7:51, endln:7:54
  |vpiPort:
  \_Port: (inst), line:5:51, endln:5:55
    |vpiParent:
    \_Module: work@vscale_imm_gen (work@vscale_imm_gen), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_imm_gen.v, line:4:1, endln:20:10
    |vpiName:inst
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@vscale_imm_gen.inst), line:5:29, endln:5:43
      |vpiParent:
      \_Port: (inst), line:5:51, endln:5:55
      |vpiFullName:work@vscale_imm_gen.inst
      |vpiActual:
      \_LogicTypespec: , line:5:29, endln:5:43
  |vpiPort:
  \_Port: (imm_type), line:6:51, endln:6:59
    |vpiParent:
    \_Module: work@vscale_imm_gen (work@vscale_imm_gen), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_imm_gen.v, line:4:1, endln:20:10
    |vpiName:imm_type
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@vscale_imm_gen.imm_type), line:6:29, endln:6:50
      |vpiParent:
      \_Port: (imm_type), line:6:51, endln:6:59
      |vpiFullName:work@vscale_imm_gen.imm_type
      |vpiActual:
      \_LogicTypespec: , line:6:29, endln:6:50
  |vpiPort:
  \_Port: (imm), line:7:51, endln:7:54
    |vpiParent:
    \_Module: work@vscale_imm_gen (work@vscale_imm_gen), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_imm_gen.v, line:4:1, endln:20:10
    |vpiName:imm
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_imm_gen.imm), line:7:30, endln:7:33
      |vpiParent:
      \_Port: (imm), line:7:51, endln:7:54
      |vpiFullName:work@vscale_imm_gen.imm
      |vpiActual:
      \_LogicTypespec: , line:7:30, endln:7:33
  |vpiProcess:
  \_Always: , line:10:4, endln:18:7
    |vpiParent:
    \_Module: work@vscale_imm_gen (work@vscale_imm_gen), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_imm_gen.v, line:4:1, endln:20:10
    |vpiStmt:
    \_EventControl: , line:10:11, endln:10:15
      |vpiParent:
      \_Always: , line:10:4, endln:18:7
      |vpiStmt:
      \_Begin: (work@vscale_imm_gen), line:10:16, endln:18:7
        |vpiParent:
        \_EventControl: , line:10:11, endln:10:15
        |vpiFullName:work@vscale_imm_gen
        |vpiStmt:
        \_CaseStmt: , line:11:7, endln:17:14
          |vpiParent:
          \_Begin: (work@vscale_imm_gen), line:10:16, endln:18:7
          |vpiCaseType:1
          |vpiCondition:
          \_RefObj: (work@vscale_imm_gen.imm_type), line:11:13, endln:11:21
            |vpiParent:
            \_CaseStmt: , line:11:7, endln:17:14
            |vpiName:imm_type
            |vpiFullName:work@vscale_imm_gen.imm_type
            |vpiActual:
            \_Net: (work@vscale_imm_gen.imm_type), line:6:51, endln:6:59
          |vpiCaseItem:
          \_CaseItem: , line:12:9, endln:12:79
            |vpiParent:
            \_CaseStmt: , line:11:7, endln:17:14
            |vpiExpr:
            \_Constant: , line:22:15, endln:22:33
              |vpiParent:
              \_CaseItem: , line:12:9, endln:12:79
              |vpiDecompile:2'd0
              |vpiSize:2
              |DEC:0
              |vpiConstType:1
            |vpiStmt:
            \_Assignment: , line:12:18, endln:12:78
              |vpiParent:
              \_CaseItem: , line:12:9, endln:12:79
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_Operation: , line:12:24, endln:12:78
                |vpiParent:
                \_Assignment: , line:12:18, endln:12:78
                |vpiOpType:33
                |vpiOperand:
                \_Operation: , line:12:26, endln:12:40
                  |vpiParent:
                  \_Operation: , line:12:24, endln:12:78
                  |vpiOpType:34
                  |vpiOperand:
                  \_Constant: , line:12:27, endln:12:29
                    |vpiParent:
                    \_Operation: , line:12:26, endln:12:40
                    |vpiDecompile:21
                    |vpiSize:64
                    |UINT:21
                    |vpiConstType:9
                  |vpiOperand:
                  \_Operation: , line:12:29, endln:12:39
                    |vpiParent:
                    \_Operation: , line:12:26, endln:12:40
                    |vpiOpType:33
                    |vpiOperand:
                    \_BitSelect: (work@vscale_imm_gen.inst), line:12:34, endln:12:38
                      |vpiParent:
                      \_Operation: , line:12:29, endln:12:39
                      |vpiName:inst
                      |vpiFullName:work@vscale_imm_gen.inst
                      |vpiActual:
                      \_Net: (work@vscale_imm_gen.inst), line:5:51, endln:5:55
                      |vpiIndex:
                      \_Constant: , line:12:35, endln:12:37
                        |vpiParent:
                        \_BitSelect: (work@vscale_imm_gen.inst), line:12:34, endln:12:38
                        |vpiDecompile:31
                        |vpiSize:64
                        |UINT:31
                        |vpiConstType:9
                |vpiOperand:
                \_PartSelect: inst (work@vscale_imm_gen.inst), line:12:42, endln:12:53
                  |vpiParent:
                  \_Operation: , line:12:24, endln:12:78
                  |vpiName:inst
                  |vpiFullName:work@vscale_imm_gen.inst
                  |vpiDefName:inst
                  |vpiActual:
                  \_Net: (work@vscale_imm_gen.inst), line:5:51, endln:5:55
                  |vpiConstantSelect:1
                  |vpiLeftRange:
                  \_Constant: , line:12:47, endln:12:49
                    |vpiParent:
                    \_PartSelect: inst (work@vscale_imm_gen.inst), line:12:42, endln:12:53
                    |vpiDecompile:30
                    |vpiSize:64
                    |UINT:30
                    |vpiConstType:9
                  |vpiRightRange:
                  \_Constant: , line:12:50, endln:12:52
                    |vpiParent:
                    \_PartSelect: inst (work@vscale_imm_gen.inst), line:12:42, endln:12:53
                    |vpiDecompile:25
                    |vpiSize:64
                    |UINT:25
                    |vpiConstType:9
                |vpiOperand:
                \_PartSelect: inst (work@vscale_imm_gen.inst), line:12:55, endln:12:66
                  |vpiParent:
                  \_Operation: , line:12:24, endln:12:78
                  |vpiName:inst
                  |vpiFullName:work@vscale_imm_gen.inst
                  |vpiDefName:inst
                  |vpiActual:
                  \_Net: (work@vscale_imm_gen.inst), line:5:51, endln:5:55
                  |vpiConstantSelect:1
                  |vpiLeftRange:
                  \_Constant: , line:12:60, endln:12:62
                    |vpiParent:
                    \_PartSelect: inst (work@vscale_imm_gen.inst), line:12:55, endln:12:66
                    |vpiDecompile:24
                    |vpiSize:64
                    |UINT:24
                    |vpiConstType:9
                  |vpiRightRange:
                  \_Constant: , line:12:63, endln:12:65
                    |vpiParent:
                    \_PartSelect: inst (work@vscale_imm_gen.inst), line:12:55, endln:12:66
                    |vpiDecompile:21
                    |vpiSize:64
                    |UINT:21
                    |vpiConstType:9
                |vpiOperand:
                \_BitSelect: (work@vscale_imm_gen.inst), line:12:72, endln:12:76
                  |vpiParent:
                  \_Operation: , line:12:24, endln:12:78
                  |vpiName:inst
                  |vpiFullName:work@vscale_imm_gen.inst
                  |vpiActual:
                  \_Net: (work@vscale_imm_gen.inst), line:5:51, endln:5:55
                  |vpiIndex:
                  \_Constant: , line:12:73, endln:12:75
                    |vpiParent:
                    \_BitSelect: (work@vscale_imm_gen.inst), line:12:72, endln:12:76
                    |vpiDecompile:20
                    |vpiSize:64
                    |UINT:20
                    |vpiConstType:9
              |vpiLhs:
              \_RefObj: (work@vscale_imm_gen.imm), line:12:18, endln:12:21
                |vpiParent:
                \_Assignment: , line:12:18, endln:12:78
                |vpiName:imm
                |vpiFullName:work@vscale_imm_gen.imm
                |vpiActual:
                \_Net: (work@vscale_imm_gen.imm), line:7:51, endln:7:54
          |vpiCaseItem:
          \_CaseItem: , line:13:9, endln:13:77
            |vpiParent:
            \_CaseStmt: , line:11:7, endln:17:14
            |vpiExpr:
            \_Constant: , line:23:15, endln:23:33
              |vpiParent:
              \_CaseItem: , line:13:9, endln:13:77
              |vpiDecompile:2'd1
              |vpiSize:2
              |DEC:1
              |vpiConstType:1
            |vpiStmt:
            \_Assignment: , line:13:18, endln:13:76
              |vpiParent:
              \_CaseItem: , line:13:9, endln:13:77
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_Operation: , line:13:24, endln:13:76
                |vpiParent:
                \_Assignment: , line:13:18, endln:13:76
                |vpiOpType:33
                |vpiOperand:
                \_Operation: , line:13:26, endln:13:40
                  |vpiParent:
                  \_Operation: , line:13:24, endln:13:76
                  |vpiOpType:34
                  |vpiOperand:
                  \_Constant: , line:13:27, endln:13:29
                    |vpiParent:
                    \_Operation: , line:13:26, endln:13:40
                    |vpiDecompile:21
                    |vpiSize:64
                    |UINT:21
                    |vpiConstType:9
                  |vpiOperand:
                  \_Operation: , line:13:29, endln:13:39
                    |vpiParent:
                    \_Operation: , line:13:26, endln:13:40
                    |vpiOpType:33
                    |vpiOperand:
                    \_BitSelect: (work@vscale_imm_gen.inst), line:13:34, endln:13:38
                      |vpiParent:
                      \_Operation: , line:13:29, endln:13:39
                      |vpiName:inst
                      |vpiFullName:work@vscale_imm_gen.inst
                      |vpiActual:
                      \_Net: (work@vscale_imm_gen.inst), line:5:51, endln:5:55
                      |vpiIndex:
                      \_Constant: , line:13:35, endln:13:37
                        |vpiParent:
                        \_BitSelect: (work@vscale_imm_gen.inst), line:13:34, endln:13:38
                        |vpiDecompile:31
                        |vpiSize:64
                        |UINT:31
                        |vpiConstType:9
                |vpiOperand:
                \_PartSelect: inst (work@vscale_imm_gen.inst), line:13:42, endln:13:53
                  |vpiParent:
                  \_Operation: , line:13:24, endln:13:76
                  |vpiName:inst
                  |vpiFullName:work@vscale_imm_gen.inst
                  |vpiDefName:inst
                  |vpiActual:
                  \_Net: (work@vscale_imm_gen.inst), line:5:51, endln:5:55
                  |vpiConstantSelect:1
                  |vpiLeftRange:
                  \_Constant: , line:13:47, endln:13:49
                    |vpiParent:
                    \_PartSelect: inst (work@vscale_imm_gen.inst), line:13:42, endln:13:53
                    |vpiDecompile:30
                    |vpiSize:64
                    |UINT:30
                    |vpiConstType:9
                  |vpiRightRange:
                  \_Constant: , line:13:50, endln:13:52
                    |vpiParent:
                    \_PartSelect: inst (work@vscale_imm_gen.inst), line:13:42, endln:13:53
                    |vpiDecompile:25
                    |vpiSize:64
                    |UINT:25
                    |vpiConstType:9
                |vpiOperand:
                \_PartSelect: inst (work@vscale_imm_gen.inst), line:13:55, endln:13:65
                  |vpiParent:
                  \_Operation: , line:13:24, endln:13:76
                  |vpiName:inst
                  |vpiFullName:work@vscale_imm_gen.inst
                  |vpiDefName:inst
                  |vpiActual:
                  \_Net: (work@vscale_imm_gen.inst), line:5:51, endln:5:55
                  |vpiConstantSelect:1
                  |vpiLeftRange:
                  \_Constant: , line:13:60, endln:13:62
                    |vpiParent:
                    \_PartSelect: inst (work@vscale_imm_gen.inst), line:13:55, endln:13:65
                    |vpiDecompile:11
                    |vpiSize:64
                    |UINT:11
                    |vpiConstType:9
                  |vpiRightRange:
                  \_Constant: , line:13:63, endln:13:64
                    |vpiParent:
                    \_PartSelect: inst (work@vscale_imm_gen.inst), line:13:55, endln:13:65
                    |vpiDecompile:8
                    |vpiSize:64
                    |UINT:8
                    |vpiConstType:9
                |vpiOperand:
                \_BitSelect: (work@vscale_imm_gen.inst), line:13:71, endln:13:74
                  |vpiParent:
                  \_Operation: , line:13:24, endln:13:76
                  |vpiName:inst
                  |vpiFullName:work@vscale_imm_gen.inst
                  |vpiActual:
                  \_Net: (work@vscale_imm_gen.inst), line:5:51, endln:5:55
                  |vpiIndex:
                  \_Constant: , line:13:72, endln:13:73
                    |vpiParent:
                    \_BitSelect: (work@vscale_imm_gen.inst), line:13:71, endln:13:74
                    |vpiDecompile:7
                    |vpiSize:64
                    |UINT:7
                    |vpiConstType:9
              |vpiLhs:
              \_RefObj: (work@vscale_imm_gen.imm), line:13:18, endln:13:21
                |vpiParent:
                \_Assignment: , line:13:18, endln:13:76
                |vpiName:imm
                |vpiFullName:work@vscale_imm_gen.imm
                |vpiActual:
                \_Net: (work@vscale_imm_gen.imm), line:7:51, endln:7:54
          |vpiCaseItem:
          \_CaseItem: , line:14:9, endln:14:70
            |vpiParent:
            \_CaseStmt: , line:11:7, endln:17:14
            |vpiExpr:
            \_Constant: , line:24:15, endln:24:33
              |vpiParent:
              \_CaseItem: , line:14:9, endln:14:70
              |vpiDecompile:2'd2
              |vpiSize:2
              |DEC:2
              |vpiConstType:1
            |vpiStmt:
            \_Assignment: , line:14:18, endln:14:69
              |vpiParent:
              \_CaseItem: , line:14:9, endln:14:70
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_Operation: , line:14:24, endln:14:69
                |vpiParent:
                \_Assignment: , line:14:18, endln:14:69
                |vpiOpType:33
                |vpiOperand:
                \_BitSelect: (work@vscale_imm_gen.inst), line:14:30, endln:14:34
                  |vpiParent:
                  \_Operation: , line:14:24, endln:14:69
                  |vpiName:inst
                  |vpiFullName:work@vscale_imm_gen.inst
                  |vpiActual:
                  \_Net: (work@vscale_imm_gen.inst), line:5:51, endln:5:55
                  |vpiIndex:
                  \_Constant: , line:14:31, endln:14:33
                    |vpiParent:
                    \_BitSelect: (work@vscale_imm_gen.inst), line:14:30, endln:14:34
                    |vpiDecompile:31
                    |vpiSize:64
                    |UINT:31
                    |vpiConstType:9
                |vpiOperand:
                \_PartSelect: inst (work@vscale_imm_gen.inst), line:14:36, endln:14:47
                  |vpiParent:
                  \_Operation: , line:14:24, endln:14:69
                  |vpiName:inst
                  |vpiFullName:work@vscale_imm_gen.inst
                  |vpiDefName:inst
                  |vpiActual:
                  \_Net: (work@vscale_imm_gen.inst), line:5:51, endln:5:55
                  |vpiConstantSelect:1
                  |vpiLeftRange:
                  \_Constant: , line:14:41, endln:14:43
                    |vpiParent:
                    \_PartSelect: inst (work@vscale_imm_gen.inst), line:14:36, endln:14:47
                    |vpiDecompile:30
                    |vpiSize:64
                    |UINT:30
                    |vpiConstType:9
                  |vpiRightRange:
                  \_Constant: , line:14:44, endln:14:46
                    |vpiParent:
                    \_PartSelect: inst (work@vscale_imm_gen.inst), line:14:36, endln:14:47
                    |vpiDecompile:20
                    |vpiSize:64
                    |UINT:20
                    |vpiConstType:9
                |vpiOperand:
                \_PartSelect: inst (work@vscale_imm_gen.inst), line:14:49, endln:14:60
                  |vpiParent:
                  \_Operation: , line:14:24, endln:14:69
                  |vpiName:inst
                  |vpiFullName:work@vscale_imm_gen.inst
                  |vpiDefName:inst
                  |vpiActual:
                  \_Net: (work@vscale_imm_gen.inst), line:5:51, endln:5:55
                  |vpiConstantSelect:1
                  |vpiLeftRange:
                  \_Constant: , line:14:54, endln:14:56
                    |vpiParent:
                    \_PartSelect: inst (work@vscale_imm_gen.inst), line:14:49, endln:14:60
                    |vpiDecompile:19
                    |vpiSize:64
                    |UINT:19
                    |vpiConstType:9
                  |vpiRightRange:
                  \_Constant: , line:14:57, endln:14:59
                    |vpiParent:
                    \_PartSelect: inst (work@vscale_imm_gen.inst), line:14:49, endln:14:60
                    |vpiDecompile:12
                    |vpiSize:64
                    |UINT:12
                    |vpiConstType:9
                |vpiOperand:
                \_Constant: , line:14:62, endln:14:67
                  |vpiParent:
                  \_Operation: , line:14:24, endln:14:69
                  |vpiDecompile:12'b0
                  |vpiSize:12
                  |BIN:0
                  |vpiConstType:3
              |vpiLhs:
              \_RefObj: (work@vscale_imm_gen.imm), line:14:18, endln:14:21
                |vpiParent:
                \_Assignment: , line:14:18, endln:14:69
                |vpiName:imm
                |vpiFullName:work@vscale_imm_gen.imm
                |vpiActual:
                \_Net: (work@vscale_imm_gen.imm), line:7:51, endln:7:54
          |vpiCaseItem:
          \_CaseItem: , line:15:9, endln:15:98
            |vpiParent:
            \_CaseStmt: , line:11:7, endln:17:14
            |vpiExpr:
            \_Constant: , line:25:15, endln:25:33
              |vpiParent:
              \_CaseItem: , line:15:9, endln:15:98
              |vpiDecompile:2'd3
              |vpiSize:2
              |DEC:3
              |vpiConstType:1
            |vpiStmt:
            \_Assignment: , line:15:18, endln:15:97
              |vpiParent:
              \_CaseItem: , line:15:9, endln:15:98
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_Operation: , line:15:24, endln:15:97
                |vpiParent:
                \_Assignment: , line:15:18, endln:15:97
                |vpiOpType:33
                |vpiOperand:
                \_Operation: , line:15:26, endln:15:40
                  |vpiParent:
                  \_Operation: , line:15:24, endln:15:97
                  |vpiOpType:34
                  |vpiOperand:
                  \_Constant: , line:15:27, endln:15:29
                    |vpiParent:
                    \_Operation: , line:15:26, endln:15:40
                    |vpiDecompile:12
                    |vpiSize:64
                    |UINT:12
                    |vpiConstType:9
                  |vpiOperand:
                  \_Operation: , line:15:29, endln:15:39
                    |vpiParent:
                    \_Operation: , line:15:26, endln:15:40
                    |vpiOpType:33
                    |vpiOperand:
                    \_BitSelect: (work@vscale_imm_gen.inst), line:15:34, endln:15:38
                      |vpiParent:
                      \_Operation: , line:15:29, endln:15:39
                      |vpiName:inst
                      |vpiFullName:work@vscale_imm_gen.inst
                      |vpiActual:
                      \_Net: (work@vscale_imm_gen.inst), line:5:51, endln:5:55
                      |vpiIndex:
                      \_Constant: , line:15:35, endln:15:37
                        |vpiParent:
                        \_BitSelect: (work@vscale_imm_gen.inst), line:15:34, endln:15:38
                        |vpiDecompile:31
                        |vpiSize:64
                        |UINT:31
                        |vpiConstType:9
                |vpiOperand:
                \_PartSelect: inst (work@vscale_imm_gen.inst), line:15:42, endln:15:53
                  |vpiParent:
                  \_Operation: , line:15:24, endln:15:97
                  |vpiName:inst
                  |vpiFullName:work@vscale_imm_gen.inst
                  |vpiDefName:inst
                  |vpiActual:
                  \_Net: (work@vscale_imm_gen.inst), line:5:51, endln:5:55
                  |vpiConstantSelect:1
                  |vpiLeftRange:
                  \_Constant: , line:15:47, endln:15:49
                    |vpiParent:
                    \_PartSelect: inst (work@vscale_imm_gen.inst), line:15:42, endln:15:53
                    |vpiDecompile:19
                    |vpiSize:64
                    |UINT:19
                    |vpiConstType:9
                  |vpiRightRange:
                  \_Constant: , line:15:50, endln:15:52
                    |vpiParent:
                    \_PartSelect: inst (work@vscale_imm_gen.inst), line:15:42, endln:15:53
                    |vpiDecompile:12
                    |vpiSize:64
                    |UINT:12
                    |vpiConstType:9
                |vpiOperand:
                \_BitSelect: (work@vscale_imm_gen.inst), line:15:59, endln:15:63
                  |vpiParent:
                  \_Operation: , line:15:24, endln:15:97
                  |vpiName:inst
                  |vpiFullName:work@vscale_imm_gen.inst
                  |vpiActual:
                  \_Net: (work@vscale_imm_gen.inst), line:5:51, endln:5:55
                  |vpiIndex:
                  \_Constant: , line:15:60, endln:15:62
                    |vpiParent:
                    \_BitSelect: (work@vscale_imm_gen.inst), line:15:59, endln:15:63
                    |vpiDecompile:20
                    |vpiSize:64
                    |UINT:20
                    |vpiConstType:9
                |vpiOperand:
                \_PartSelect: inst (work@vscale_imm_gen.inst), line:15:65, endln:15:76
                  |vpiParent:
                  \_Operation: , line:15:24, endln:15:97
                  |vpiName:inst
                  |vpiFullName:work@vscale_imm_gen.inst
                  |vpiDefName:inst
                  |vpiActual:
                  \_Net: (work@vscale_imm_gen.inst), line:5:51, endln:5:55
                  |vpiConstantSelect:1
                  |vpiLeftRange:
                  \_Constant: , line:15:70, endln:15:72
                    |vpiParent:
                    \_PartSelect: inst (work@vscale_imm_gen.inst), line:15:65, endln:15:76
                    |vpiDecompile:30
                    |vpiSize:64
                    |UINT:30
                    |vpiConstType:9
                  |vpiRightRange:
                  \_Constant: , line:15:73, endln:15:75
                    |vpiParent:
                    \_PartSelect: inst (work@vscale_imm_gen.inst), line:15:65, endln:15:76
                    |vpiDecompile:25
                    |vpiSize:64
                    |UINT:25
                    |vpiConstType:9
                |vpiOperand:
                \_PartSelect: inst (work@vscale_imm_gen.inst), line:15:78, endln:15:89
                  |vpiParent:
                  \_Operation: , line:15:24, endln:15:97
                  |vpiName:inst
                  |vpiFullName:work@vscale_imm_gen.inst
                  |vpiDefName:inst
                  |vpiActual:
                  \_Net: (work@vscale_imm_gen.inst), line:5:51, endln:5:55
                  |vpiConstantSelect:1
                  |vpiLeftRange:
                  \_Constant: , line:15:83, endln:15:85
                    |vpiParent:
                    \_PartSelect: inst (work@vscale_imm_gen.inst), line:15:78, endln:15:89
                    |vpiDecompile:24
                    |vpiSize:64
                    |UINT:24
                    |vpiConstType:9
                  |vpiRightRange:
                  \_Constant: , line:15:86, endln:15:88
                    |vpiParent:
                    \_PartSelect: inst (work@vscale_imm_gen.inst), line:15:78, endln:15:89
                    |vpiDecompile:21
                    |vpiSize:64
                    |UINT:21
                    |vpiConstType:9
                |vpiOperand:
                \_Constant: , line:15:91, endln:15:95
                  |vpiParent:
                  \_Operation: , line:15:24, endln:15:97
                  |vpiDecompile:1'b0
                  |vpiSize:1
                  |BIN:0
                  |vpiConstType:3
              |vpiLhs:
              \_RefObj: (work@vscale_imm_gen.imm), line:15:18, endln:15:21
                |vpiParent:
                \_Assignment: , line:15:18, endln:15:97
                |vpiName:imm
                |vpiFullName:work@vscale_imm_gen.imm
                |vpiActual:
                \_Net: (work@vscale_imm_gen.imm), line:7:51, endln:7:54
          |vpiCaseItem:
          \_CaseItem: , line:16:9, endln:16:80
            |vpiParent:
            \_CaseStmt: , line:11:7, endln:17:14
            |vpiStmt:
            \_Assignment: , line:16:19, endln:16:79
              |vpiParent:
              \_CaseItem: , line:16:9, endln:16:80
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_Operation: , line:16:25, endln:16:79
                |vpiParent:
                \_Assignment: , line:16:19, endln:16:79
                |vpiOpType:33
                |vpiOperand:
                \_Operation: , line:16:27, endln:16:41
                  |vpiParent:
                  \_Operation: , line:16:25, endln:16:79
                  |vpiOpType:34
                  |vpiOperand:
                  \_Constant: , line:16:28, endln:16:30
                    |vpiParent:
                    \_Operation: , line:16:27, endln:16:41
                    |vpiDecompile:21
                    |vpiSize:64
                    |UINT:21
                    |vpiConstType:9
                  |vpiOperand:
                  \_Operation: , line:16:30, endln:16:40
                    |vpiParent:
                    \_Operation: , line:16:27, endln:16:41
                    |vpiOpType:33
                    |vpiOperand:
                    \_BitSelect: (work@vscale_imm_gen.inst), line:16:35, endln:16:39
                      |vpiParent:
                      \_Operation: , line:16:30, endln:16:40
                      |vpiName:inst
                      |vpiFullName:work@vscale_imm_gen.inst
                      |vpiActual:
                      \_Net: (work@vscale_imm_gen.inst), line:5:51, endln:5:55
                      |vpiIndex:
                      \_Constant: , line:16:36, endln:16:38
                        |vpiParent:
                        \_BitSelect: (work@vscale_imm_gen.inst), line:16:35, endln:16:39
                        |vpiDecompile:31
                        |vpiSize:64
                        |UINT:31
                        |vpiConstType:9
                |vpiOperand:
                \_PartSelect: inst (work@vscale_imm_gen.inst), line:16:43, endln:16:54
                  |vpiParent:
                  \_Operation: , line:16:25, endln:16:79
                  |vpiName:inst
                  |vpiFullName:work@vscale_imm_gen.inst
                  |vpiDefName:inst
                  |vpiActual:
                  \_Net: (work@vscale_imm_gen.inst), line:5:51, endln:5:55
                  |vpiConstantSelect:1
                  |vpiLeftRange:
                  \_Constant: , line:16:48, endln:16:50
                    |vpiParent:
                    \_PartSelect: inst (work@vscale_imm_gen.inst), line:16:43, endln:16:54
                    |vpiDecompile:30
                    |vpiSize:64
                    |UINT:30
                    |vpiConstType:9
                  |vpiRightRange:
                  \_Constant: , line:16:51, endln:16:53
                    |vpiParent:
                    \_PartSelect: inst (work@vscale_imm_gen.inst), line:16:43, endln:16:54
                    |vpiDecompile:25
                    |vpiSize:64
                    |UINT:25
                    |vpiConstType:9
                |vpiOperand:
                \_PartSelect: inst (work@vscale_imm_gen.inst), line:16:56, endln:16:67
                  |vpiParent:
                  \_Operation: , line:16:25, endln:16:79
                  |vpiName:inst
                  |vpiFullName:work@vscale_imm_gen.inst
                  |vpiDefName:inst
                  |vpiActual:
                  \_Net: (work@vscale_imm_gen.inst), line:5:51, endln:5:55
                  |vpiConstantSelect:1
                  |vpiLeftRange:
                  \_Constant: , line:16:61, endln:16:63
                    |vpiParent:
                    \_PartSelect: inst (work@vscale_imm_gen.inst), line:16:56, endln:16:67
                    |vpiDecompile:24
                    |vpiSize:64
                    |UINT:24
                    |vpiConstType:9
                  |vpiRightRange:
                  \_Constant: , line:16:64, endln:16:66
                    |vpiParent:
                    \_PartSelect: inst (work@vscale_imm_gen.inst), line:16:56, endln:16:67
                    |vpiDecompile:21
                    |vpiSize:64
                    |UINT:21
                    |vpiConstType:9
                |vpiOperand:
                \_BitSelect: (work@vscale_imm_gen.inst), line:16:73, endln:16:77
                  |vpiParent:
                  \_Operation: , line:16:25, endln:16:79
                  |vpiName:inst
                  |vpiFullName:work@vscale_imm_gen.inst
                  |vpiActual:
                  \_Net: (work@vscale_imm_gen.inst), line:5:51, endln:5:55
                  |vpiIndex:
                  \_Constant: , line:16:74, endln:16:76
                    |vpiParent:
                    \_BitSelect: (work@vscale_imm_gen.inst), line:16:73, endln:16:77
                    |vpiDecompile:20
                    |vpiSize:64
                    |UINT:20
                    |vpiConstType:9
              |vpiLhs:
              \_RefObj: (work@vscale_imm_gen.imm), line:16:19, endln:16:22
                |vpiParent:
                \_Assignment: , line:16:19, endln:16:79
                |vpiName:imm
                |vpiFullName:work@vscale_imm_gen.imm
                |vpiActual:
                \_Net: (work@vscale_imm_gen.imm), line:7:51, endln:7:54
    |vpiAlwaysType:1
|vpiAllModules:
\_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@vscale_mul_div)
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiName:work@vscale_mul_div
  |vpiParameter:
  \_Parameter: (work@vscale_mul_div.md_state_width), line:20:15, endln:20:33
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |UINT:2
    |vpiLocalParam:1
    |vpiName:md_state_width
    |vpiFullName:work@vscale_mul_div.md_state_width
  |vpiParameter:
  \_Parameter: (work@vscale_mul_div.s_idle), line:21:15, endln:21:25
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |UINT:0
    |vpiLocalParam:1
    |vpiName:s_idle
    |vpiFullName:work@vscale_mul_div.s_idle
  |vpiParameter:
  \_Parameter: (work@vscale_mul_div.s_compute), line:22:15, endln:22:28
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |UINT:1
    |vpiLocalParam:1
    |vpiName:s_compute
    |vpiFullName:work@vscale_mul_div.s_compute
  |vpiParameter:
  \_Parameter: (work@vscale_mul_div.s_setup_output), line:23:15, endln:23:33
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |UINT:2
    |vpiLocalParam:1
    |vpiName:s_setup_output
    |vpiFullName:work@vscale_mul_div.s_setup_output
  |vpiParameter:
  \_Parameter: (work@vscale_mul_div.s_done), line:24:15, endln:24:25
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |UINT:3
    |vpiLocalParam:1
    |vpiName:s_done
    |vpiFullName:work@vscale_mul_div.s_done
  |vpiParamAssign:
  \_ParamAssign: , line:20:15, endln:20:33
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiRhs:
    \_Constant: , line:20:32, endln:20:33
      |vpiParent:
      \_ParamAssign: , line:20:15, endln:20:33
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@vscale_mul_div.md_state_width), line:20:15, endln:20:33
  |vpiParamAssign:
  \_ParamAssign: , line:21:15, endln:21:25
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiRhs:
    \_Constant: , line:21:24, endln:21:25
      |vpiParent:
      \_ParamAssign: , line:21:15, endln:21:25
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@vscale_mul_div.s_idle), line:21:15, endln:21:25
  |vpiParamAssign:
  \_ParamAssign: , line:22:15, endln:22:28
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiRhs:
    \_Constant: , line:22:27, endln:22:28
      |vpiParent:
      \_ParamAssign: , line:22:15, endln:22:28
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@vscale_mul_div.s_compute), line:22:15, endln:22:28
  |vpiParamAssign:
  \_ParamAssign: , line:23:15, endln:23:33
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiRhs:
    \_Constant: , line:23:32, endln:23:33
      |vpiParent:
      \_ParamAssign: , line:23:15, endln:23:33
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@vscale_mul_div.s_setup_output), line:23:15, endln:23:33
  |vpiParamAssign:
  \_ParamAssign: , line:24:15, endln:24:25
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiRhs:
    \_Constant: , line:24:24, endln:24:25
      |vpiParent:
      \_ParamAssign: , line:24:15, endln:24:25
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@vscale_mul_div.s_done), line:24:15, endln:24:25
  |vpiInternalScope:
  \_Function: (work@vscale_mul_div.abs_input), line:46:4, endln:52:15
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiName:
    \_Identifier: (abs_input)
      |vpiParent:
      \_Function: (work@vscale_mul_div.abs_input), line:46:4, endln:52:15
      |vpiName:abs_input
    |vpiFullName:work@vscale_mul_div.abs_input
    |vpiInternalScope:
    \_Begin: (work@vscale_mul_div.abs_input), line:49:7, endln:51:10
      |vpiParent:
      \_Function: (work@vscale_mul_div.abs_input), line:46:4, endln:52:15
      |vpiFullName:work@vscale_mul_div.abs_input
      |vpiStmt:
      \_Assignment: , line:50:10, endln:50:76
        |vpiParent:
        \_Begin: (work@vscale_mul_div.abs_input), line:49:7, endln:51:10
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_Operation: , line:50:22, endln:50:76
          |vpiParent:
          \_Assignment: , line:50:10, endln:50:76
          |vpiOpType:32
          |vpiOperand:
          \_Operation: , line:50:23, endln:50:60
            |vpiParent:
            \_Operation: , line:50:22, endln:50:76
            |vpiOpType:26
            |vpiOperand:
            \_Operation: , line:50:23, endln:50:47
              |vpiParent:
              \_Operation: , line:50:23, endln:50:60
              |vpiOpType:14
              |vpiOperand:
              \_BitSelect: (work@vscale_mul_div.abs_input.data), line:50:27, endln:50:39
                |vpiParent:
                \_Operation: , line:50:23, endln:50:47
                |vpiName:data
                |vpiFullName:work@vscale_mul_div.abs_input.data
                |vpiActual:
                \_IODecl: (data), line:47:53, endln:47:57
                |vpiIndex:
                \_Operation: , line:50:28, endln:50:38
                  |vpiParent:
                  \_BitSelect: (work@vscale_mul_div.abs_input.data), line:50:27, endln:50:39
                  |vpiOpType:11
                  |vpiOperand:
                  \_Constant: , line:4:24, endln:4:26
                    |vpiParent:
                    \_Operation: , line:50:28, endln:50:38
                    |vpiDecompile:32
                    |vpiSize:64
                    |UINT:32
                    |vpiConstType:9
                  |vpiOperand:
                  \_Constant: , line:50:37, endln:50:38
                    |vpiParent:
                    \_Operation: , line:50:28, endln:50:38
                    |vpiDecompile:1
                    |vpiSize:64
                    |UINT:1
                    |vpiConstType:9
              |vpiOperand:
              \_Constant: , line:50:43, endln:50:47
                |vpiParent:
                \_Operation: , line:50:23, endln:50:47
                |vpiDecompile:1'b1
                |vpiSize:1
                |BIN:1
                |vpiConstType:3
            |vpiOperand:
            \_RefObj: (work@vscale_mul_div.abs_input.is_signed), line:50:51, endln:50:60
              |vpiParent:
              \_Operation: , line:50:23, endln:50:60
              |vpiName:is_signed
              |vpiFullName:work@vscale_mul_div.abs_input.is_signed
              |vpiActual:
              \_IODecl: (is_signed), line:48:53, endln:48:62
          |vpiOperand:
          \_Operation: , line:50:64, endln:50:69
            |vpiParent:
            \_Operation: , line:50:22, endln:50:76
            |vpiOpType:1
            |vpiOperand:
            \_RefObj: (work@vscale_mul_div.abs_input.data), line:50:65, endln:50:69
              |vpiParent:
              \_Operation: , line:50:64, endln:50:69
              |vpiName:data
              |vpiFullName:work@vscale_mul_div.abs_input.data
              |vpiActual:
              \_IODecl: (data), line:47:53, endln:47:57
          |vpiOperand:
          \_RefObj: (work@vscale_mul_div.abs_input.data), line:50:72, endln:50:76
            |vpiParent:
            \_Operation: , line:50:22, endln:50:76
            |vpiName:data
            |vpiFullName:work@vscale_mul_div.abs_input.data
            |vpiActual:
            \_IODecl: (data), line:47:53, endln:47:57
        |vpiLhs:
        \_RefObj: (work@vscale_mul_div.abs_input.abs_input), line:50:10, endln:50:19
          |vpiParent:
          \_Assignment: , line:50:10, endln:50:76
          |vpiName:abs_input
          |vpiFullName:work@vscale_mul_div.abs_input.abs_input
          |vpiActual:
          \_Function: (work@vscale_mul_div.abs_input), line:46:4, endln:52:15
    |vpiTypespec:
    \_LogicTypespec: , line:46:13, endln:46:27
      |vpiParent:
      \_Function: (work@vscale_mul_div.abs_input), line:46:4, endln:52:15
      |vpiRange:
      \_Range: , line:46:13, endln:46:27
        |vpiParent:
        \_LogicTypespec: , line:46:13, endln:46:27
        |vpiLeftRange:
        \_Operation: , line:46:14, endln:46:24
          |vpiParent:
          \_Range: , line:46:13, endln:46:27
          |vpiOpType:11
          |vpiOperand:
          \_Constant: , line:4:24, endln:4:26
            |vpiParent:
            \_Operation: , line:46:14, endln:46:24
            |vpiDecompile:32
            |vpiSize:64
            |UINT:32
            |vpiConstType:9
          |vpiOperand:
          \_Constant: , line:46:23, endln:46:24
            |vpiParent:
            \_Operation: , line:46:14, endln:46:24
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
        |vpiRightRange:
        \_Constant: , line:46:25, endln:46:26
          |vpiParent:
          \_Range: , line:46:13, endln:46:27
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiImportTypespec:
    \_LogicTypespec: , line:46:13, endln:46:27
    |vpiVisibility:1
    |vpiReturn:
    \_RefTypespec: (work@vscale_mul_div.abs_input), line:46:13, endln:46:27
      |vpiParent:
      \_Function: (work@vscale_mul_div.abs_input), line:46:4, endln:52:15
      |vpiFullName:work@vscale_mul_div.abs_input
      |vpiActual:
      \_LogicTypespec: , line:46:13, endln:46:27
    |vpiIODecl:
    \_IODecl: (data), line:47:53, endln:47:57
      |vpiParent:
      \_Function: (work@vscale_mul_div.abs_input), line:46:4, endln:52:15
      |vpiDirection:1
      |vpiName:data
      |vpiTypespec:
      \_RefTypespec: (work@vscale_mul_div.abs_input.data), line:47:13, endln:47:27
        |vpiParent:
        \_IODecl: (data), line:47:53, endln:47:57
        |vpiFullName:work@vscale_mul_div.abs_input.data
        |vpiActual:
        \_LogicTypespec: , line:46:13, endln:46:27
    |vpiIODecl:
    \_IODecl: (is_signed), line:48:53, endln:48:62
      |vpiParent:
      \_Function: (work@vscale_mul_div.abs_input), line:46:4, endln:52:15
      |vpiDirection:1
      |vpiName:is_signed
    |vpiStmt:
    \_Begin: (work@vscale_mul_div.abs_input), line:49:7, endln:51:10
  |vpiTypespec:
  \_LogicTypespec: , line:12:29, endln:12:47
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiRange:
    \_Range: , line:12:29, endln:12:47
      |vpiParent:
      \_LogicTypespec: , line:12:29, endln:12:47
      |vpiLeftRange:
      \_Operation: , line:12:30, endln:12:44
        |vpiParent:
        \_Range: , line:12:29, endln:12:47
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:1:21, endln:1:22
          |vpiParent:
          \_Operation: , line:12:30, endln:12:44
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:12:43, endln:12:44
          |vpiParent:
          \_Operation: , line:12:30, endln:12:44
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:12:45, endln:12:46
        |vpiParent:
        \_Range: , line:12:29, endln:12:47
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:14:29, endln:14:43
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiRange:
    \_Range: , line:14:29, endln:14:43
      |vpiParent:
      \_LogicTypespec: , line:14:29, endln:14:43
      |vpiLeftRange:
      \_Operation: , line:14:30, endln:14:40
        |vpiParent:
        \_Range: , line:14:29, endln:14:43
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:4:24, endln:4:26
          |vpiParent:
          \_Operation: , line:14:30, endln:14:40
          |vpiDecompile:32
          |vpiSize:64
          |UINT:32
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:14:39, endln:14:40
          |vpiParent:
          \_Operation: , line:14:30, endln:14:40
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:14:41, endln:14:42
        |vpiParent:
        \_Range: , line:14:29, endln:14:43
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:26:4, endln:26:7
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiRange:
    \_Range: , line:26:8, endln:26:28
      |vpiParent:
      \_LogicTypespec: , line:26:4, endln:26:7
      |vpiLeftRange:
      \_Operation: , line:26:9, endln:26:25
        |vpiParent:
        \_Range: , line:26:8, endln:26:28
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@vscale_mul_div.md_state_width), line:26:9, endln:26:23
          |vpiParent:
          \_Operation: , line:26:9, endln:26:25
          |vpiName:md_state_width
          |vpiFullName:work@vscale_mul_div.md_state_width
          |vpiActual:
          \_Parameter: (work@vscale_mul_div.md_state_width), line:20:15, endln:20:33
        |vpiOperand:
        \_Constant: , line:26:24, endln:26:25
          |vpiParent:
          \_Operation: , line:26:9, endln:26:25
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:26:26, endln:26:27
        |vpiParent:
        \_Range: , line:26:8, endln:26:28
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:30:4, endln:30:7
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
  |vpiTypespec:
  \_LogicTypespec: , line:31:4, endln:31:7
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiRange:
    \_Range: , line:31:8, endln:31:29
      |vpiParent:
      \_LogicTypespec: , line:31:4, endln:31:7
      |vpiLeftRange:
      \_Operation: , line:31:9, endln:31:26
        |vpiParent:
        \_Range: , line:31:8, endln:31:29
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:5:24, endln:5:26
          |vpiParent:
          \_Operation: , line:31:9, endln:31:26
          |vpiDecompile:64
          |vpiSize:64
          |UINT:64
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:31:25, endln:31:26
          |vpiParent:
          \_Operation: , line:31:9, endln:31:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:31:27, endln:31:28
        |vpiParent:
        \_Range: , line:31:8, endln:31:29
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:33:4, endln:33:7
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiRange:
    \_Range: , line:33:8, endln:33:27
      |vpiParent:
      \_LogicTypespec: , line:33:4, endln:33:7
      |vpiLeftRange:
      \_Operation: , line:33:9, endln:33:24
        |vpiParent:
        \_Range: , line:33:8, endln:33:27
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:6:25, endln:6:26
          |vpiParent:
          \_Operation: , line:33:9, endln:33:24
          |vpiDecompile:5
          |vpiSize:64
          |UINT:5
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:33:23, endln:33:24
          |vpiParent:
          \_Operation: , line:33:9, endln:33:24
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:33:25, endln:33:26
        |vpiParent:
        \_Range: , line:33:8, endln:33:27
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_Function: (work@vscale_mul_div.abs_input), line:46:4, endln:52:15
  |vpiImportTypespec:
  \_Net: (work@vscale_mul_div.clk), line:6:53, endln:6:56
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiName:clk
    |vpiFullName:work@vscale_mul_div.clk
  |vpiImportTypespec:
  \_Net: (work@vscale_mul_div.reset), line:7:53, endln:7:58
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiName:reset
    |vpiFullName:work@vscale_mul_div.reset
  |vpiImportTypespec:
  \_Net: (work@vscale_mul_div.req_valid), line:8:53, endln:8:62
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiName:req_valid
    |vpiFullName:work@vscale_mul_div.req_valid
  |vpiImportTypespec:
  \_Net: (work@vscale_mul_div.req_ready), line:9:53, endln:9:62
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiName:req_ready
    |vpiFullName:work@vscale_mul_div.req_ready
  |vpiImportTypespec:
  \_Net: (work@vscale_mul_div.req_in_1_signed), line:10:53, endln:10:68
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiName:req_in_1_signed
    |vpiFullName:work@vscale_mul_div.req_in_1_signed
  |vpiImportTypespec:
  \_Net: (work@vscale_mul_div.req_in_2_signed), line:11:53, endln:11:68
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiName:req_in_2_signed
    |vpiFullName:work@vscale_mul_div.req_in_2_signed
  |vpiImportTypespec:
  \_LogicTypespec: , line:12:29, endln:12:47
  |vpiImportTypespec:
  \_Net: (work@vscale_mul_div.req_op), line:12:53, endln:12:59
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_mul_div.req_op), line:12:29, endln:12:47
      |vpiParent:
      \_Net: (work@vscale_mul_div.req_op), line:12:53, endln:12:59
      |vpiFullName:work@vscale_mul_div.req_op
      |vpiActual:
      \_LogicTypespec: , line:12:29, endln:12:47
    |vpiName:req_op
    |vpiFullName:work@vscale_mul_div.req_op
  |vpiImportTypespec:
  \_Net: (work@vscale_mul_div.req_out_sel), line:13:53, endln:13:64
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_mul_div.req_out_sel), line:13:29, endln:13:52
      |vpiParent:
      \_Net: (work@vscale_mul_div.req_out_sel), line:13:53, endln:13:64
      |vpiFullName:work@vscale_mul_div.req_out_sel
      |vpiActual:
      \_LogicTypespec: , line:12:29, endln:12:47
    |vpiName:req_out_sel
    |vpiFullName:work@vscale_mul_div.req_out_sel
  |vpiImportTypespec:
  \_LogicTypespec: , line:14:29, endln:14:43
  |vpiImportTypespec:
  \_Net: (work@vscale_mul_div.req_in_1), line:14:53, endln:14:61
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_mul_div.req_in_1), line:14:29, endln:14:43
      |vpiParent:
      \_Net: (work@vscale_mul_div.req_in_1), line:14:53, endln:14:61
      |vpiFullName:work@vscale_mul_div.req_in_1
      |vpiActual:
      \_LogicTypespec: , line:14:29, endln:14:43
    |vpiName:req_in_1
    |vpiFullName:work@vscale_mul_div.req_in_1
  |vpiImportTypespec:
  \_Net: (work@vscale_mul_div.req_in_2), line:15:53, endln:15:61
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_mul_div.req_in_2), line:15:29, endln:15:43
      |vpiParent:
      \_Net: (work@vscale_mul_div.req_in_2), line:15:53, endln:15:61
      |vpiFullName:work@vscale_mul_div.req_in_2
      |vpiActual:
      \_LogicTypespec: , line:14:29, endln:14:43
    |vpiName:req_in_2
    |vpiFullName:work@vscale_mul_div.req_in_2
  |vpiImportTypespec:
  \_Net: (work@vscale_mul_div.resp_valid), line:16:53, endln:16:63
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiName:resp_valid
    |vpiFullName:work@vscale_mul_div.resp_valid
  |vpiImportTypespec:
  \_Net: (work@vscale_mul_div.resp_result), line:17:53, endln:17:64
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_mul_div.resp_result), line:17:30, endln:17:44
      |vpiParent:
      \_Net: (work@vscale_mul_div.resp_result), line:17:53, endln:17:64
      |vpiFullName:work@vscale_mul_div.resp_result
      |vpiActual:
      \_LogicTypespec: , line:14:29, endln:14:43
    |vpiName:resp_result
    |vpiFullName:work@vscale_mul_div.resp_result
  |vpiImportTypespec:
  \_LogicTypespec: , line:26:4, endln:26:7
  |vpiImportTypespec:
  \_Net: (work@vscale_mul_div.state), line:26:53, endln:26:58
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_mul_div.state), line:26:4, endln:26:28
      |vpiParent:
      \_Net: (work@vscale_mul_div.state), line:26:53, endln:26:58
      |vpiFullName:work@vscale_mul_div.state
      |vpiActual:
      \_LogicTypespec: , line:26:4, endln:26:7
    |vpiName:state
    |vpiFullName:work@vscale_mul_div.state
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_mul_div.next_state), line:27:53, endln:27:63
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_mul_div.next_state), line:27:4, endln:27:28
      |vpiParent:
      \_Net: (work@vscale_mul_div.next_state), line:27:53, endln:27:63
      |vpiFullName:work@vscale_mul_div.next_state
      |vpiActual:
      \_LogicTypespec: , line:26:4, endln:26:7
    |vpiName:next_state
    |vpiFullName:work@vscale_mul_div.next_state
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_mul_div.op), line:28:53, endln:28:55
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_mul_div.op), line:28:4, endln:28:26
      |vpiParent:
      \_Net: (work@vscale_mul_div.op), line:28:53, endln:28:55
      |vpiFullName:work@vscale_mul_div.op
      |vpiActual:
      \_LogicTypespec: , line:12:29, endln:12:47
    |vpiName:op
    |vpiFullName:work@vscale_mul_div.op
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_mul_div.out_sel), line:29:53, endln:29:60
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_mul_div.out_sel), line:29:4, endln:29:31
      |vpiParent:
      \_Net: (work@vscale_mul_div.out_sel), line:29:53, endln:29:60
      |vpiFullName:work@vscale_mul_div.out_sel
      |vpiActual:
      \_LogicTypespec: , line:12:29, endln:12:47
    |vpiName:out_sel
    |vpiFullName:work@vscale_mul_div.out_sel
    |vpiNetType:48
  |vpiImportTypespec:
  \_LogicTypespec: , line:30:4, endln:30:7
  |vpiImportTypespec:
  \_Net: (work@vscale_mul_div.negate_output), line:30:53, endln:30:66
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_mul_div.negate_output), line:30:4, endln:30:7
      |vpiParent:
      \_Net: (work@vscale_mul_div.negate_output), line:30:53, endln:30:66
      |vpiFullName:work@vscale_mul_div.negate_output
      |vpiActual:
      \_LogicTypespec: , line:30:4, endln:30:7
    |vpiName:negate_output
    |vpiFullName:work@vscale_mul_div.negate_output
    |vpiNetType:48
  |vpiImportTypespec:
  \_LogicTypespec: , line:31:4, endln:31:7
  |vpiImportTypespec:
  \_Net: (work@vscale_mul_div.a), line:31:53, endln:31:54
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_mul_div.a), line:31:4, endln:31:29
      |vpiParent:
      \_Net: (work@vscale_mul_div.a), line:31:53, endln:31:54
      |vpiFullName:work@vscale_mul_div.a
      |vpiActual:
      \_LogicTypespec: , line:31:4, endln:31:7
    |vpiName:a
    |vpiFullName:work@vscale_mul_div.a
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_mul_div.b), line:32:53, endln:32:54
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_mul_div.b), line:32:4, endln:32:29
      |vpiParent:
      \_Net: (work@vscale_mul_div.b), line:32:53, endln:32:54
      |vpiFullName:work@vscale_mul_div.b
      |vpiActual:
      \_LogicTypespec: , line:31:4, endln:31:7
    |vpiName:b
    |vpiFullName:work@vscale_mul_div.b
    |vpiNetType:48
  |vpiImportTypespec:
  \_LogicTypespec: , line:33:4, endln:33:7
  |vpiImportTypespec:
  \_Net: (work@vscale_mul_div.counter), line:33:53, endln:33:60
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_mul_div.counter), line:33:4, endln:33:27
      |vpiParent:
      \_Net: (work@vscale_mul_div.counter), line:33:53, endln:33:60
      |vpiFullName:work@vscale_mul_div.counter
      |vpiActual:
      \_LogicTypespec: , line:33:4, endln:33:7
    |vpiName:counter
    |vpiFullName:work@vscale_mul_div.counter
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_mul_div.result), line:34:53, endln:34:59
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_mul_div.result), line:34:4, endln:34:29
      |vpiParent:
      \_Net: (work@vscale_mul_div.result), line:34:53, endln:34:59
      |vpiFullName:work@vscale_mul_div.result
      |vpiActual:
      \_LogicTypespec: , line:31:4, endln:31:7
    |vpiName:result
    |vpiFullName:work@vscale_mul_div.result
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_mul_div.abs_in_1), line:36:53, endln:36:61
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_mul_div.abs_in_1), line:36:4, endln:36:8
      |vpiParent:
      \_Net: (work@vscale_mul_div.abs_in_1), line:36:53, endln:36:61
      |vpiFullName:work@vscale_mul_div.abs_in_1
      |vpiActual:
      \_LogicTypespec: , line:14:29, endln:14:43
    |vpiName:abs_in_1
    |vpiFullName:work@vscale_mul_div.abs_in_1
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_mul_div.sign_in_1), line:37:53, endln:37:62
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_mul_div.sign_in_1), line:37:4, endln:37:8
      |vpiParent:
      \_Net: (work@vscale_mul_div.sign_in_1), line:37:53, endln:37:62
      |vpiFullName:work@vscale_mul_div.sign_in_1
      |vpiActual:
      \_LogicTypespec: , line:30:4, endln:30:7
    |vpiName:sign_in_1
    |vpiFullName:work@vscale_mul_div.sign_in_1
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_mul_div.abs_in_2), line:38:53, endln:38:61
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_mul_div.abs_in_2), line:38:4, endln:38:8
      |vpiParent:
      \_Net: (work@vscale_mul_div.abs_in_2), line:38:53, endln:38:61
      |vpiFullName:work@vscale_mul_div.abs_in_2
      |vpiActual:
      \_LogicTypespec: , line:14:29, endln:14:43
    |vpiName:abs_in_2
    |vpiFullName:work@vscale_mul_div.abs_in_2
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_mul_div.sign_in_2), line:39:53, endln:39:62
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_mul_div.sign_in_2), line:39:4, endln:39:8
      |vpiParent:
      \_Net: (work@vscale_mul_div.sign_in_2), line:39:53, endln:39:62
      |vpiFullName:work@vscale_mul_div.sign_in_2
      |vpiActual:
      \_LogicTypespec: , line:30:4, endln:30:7
    |vpiName:sign_in_2
    |vpiFullName:work@vscale_mul_div.sign_in_2
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_mul_div.a_geq), line:41:53, endln:41:58
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_mul_div.a_geq), line:41:4, endln:41:8
      |vpiParent:
      \_Net: (work@vscale_mul_div.a_geq), line:41:53, endln:41:58
      |vpiFullName:work@vscale_mul_div.a_geq
      |vpiActual:
      \_LogicTypespec: , line:30:4, endln:30:7
    |vpiName:a_geq
    |vpiFullName:work@vscale_mul_div.a_geq
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_mul_div.result_muxed), line:42:53, endln:42:65
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_mul_div.result_muxed), line:42:4, endln:42:8
      |vpiParent:
      \_Net: (work@vscale_mul_div.result_muxed), line:42:53, endln:42:65
      |vpiFullName:work@vscale_mul_div.result_muxed
      |vpiActual:
      \_LogicTypespec: , line:31:4, endln:31:7
    |vpiName:result_muxed
    |vpiFullName:work@vscale_mul_div.result_muxed
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_mul_div.result_muxed_negated), line:43:53, endln:43:73
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_mul_div.result_muxed_negated), line:43:4, endln:43:8
      |vpiParent:
      \_Net: (work@vscale_mul_div.result_muxed_negated), line:43:53, endln:43:73
      |vpiFullName:work@vscale_mul_div.result_muxed_negated
      |vpiActual:
      \_LogicTypespec: , line:31:4, endln:31:7
    |vpiName:result_muxed_negated
    |vpiFullName:work@vscale_mul_div.result_muxed_negated
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_mul_div.final_result), line:44:53, endln:44:65
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_mul_div.final_result), line:44:4, endln:44:8
      |vpiParent:
      \_Net: (work@vscale_mul_div.final_result), line:44:53, endln:44:65
      |vpiFullName:work@vscale_mul_div.final_result
      |vpiActual:
      \_LogicTypespec: , line:14:29, endln:14:43
    |vpiName:final_result
    |vpiFullName:work@vscale_mul_div.final_result
    |vpiNetType:1
  |vpiDefName:work@vscale_mul_div
  |vpiTaskFunc:
  \_Function: (work@vscale_mul_div.abs_input), line:46:4, endln:52:15
  |vpiNet:
  \_Net: (work@vscale_mul_div.clk), line:6:53, endln:6:56
  |vpiNet:
  \_Net: (work@vscale_mul_div.reset), line:7:53, endln:7:58
  |vpiNet:
  \_Net: (work@vscale_mul_div.req_valid), line:8:53, endln:8:62
  |vpiNet:
  \_Net: (work@vscale_mul_div.req_ready), line:9:53, endln:9:62
  |vpiNet:
  \_Net: (work@vscale_mul_div.req_in_1_signed), line:10:53, endln:10:68
  |vpiNet:
  \_Net: (work@vscale_mul_div.req_in_2_signed), line:11:53, endln:11:68
  |vpiNet:
  \_Net: (work@vscale_mul_div.req_op), line:12:53, endln:12:59
  |vpiNet:
  \_Net: (work@vscale_mul_div.req_out_sel), line:13:53, endln:13:64
  |vpiNet:
  \_Net: (work@vscale_mul_div.req_in_1), line:14:53, endln:14:61
  |vpiNet:
  \_Net: (work@vscale_mul_div.req_in_2), line:15:53, endln:15:61
  |vpiNet:
  \_Net: (work@vscale_mul_div.resp_valid), line:16:53, endln:16:63
  |vpiNet:
  \_Net: (work@vscale_mul_div.resp_result), line:17:53, endln:17:64
  |vpiNet:
  \_Net: (work@vscale_mul_div.state), line:26:53, endln:26:58
  |vpiNet:
  \_Net: (work@vscale_mul_div.next_state), line:27:53, endln:27:63
  |vpiNet:
  \_Net: (work@vscale_mul_div.op), line:28:53, endln:28:55
  |vpiNet:
  \_Net: (work@vscale_mul_div.out_sel), line:29:53, endln:29:60
  |vpiNet:
  \_Net: (work@vscale_mul_div.negate_output), line:30:53, endln:30:66
  |vpiNet:
  \_Net: (work@vscale_mul_div.a), line:31:53, endln:31:54
  |vpiNet:
  \_Net: (work@vscale_mul_div.b), line:32:53, endln:32:54
  |vpiNet:
  \_Net: (work@vscale_mul_div.counter), line:33:53, endln:33:60
  |vpiNet:
  \_Net: (work@vscale_mul_div.result), line:34:53, endln:34:59
  |vpiNet:
  \_Net: (work@vscale_mul_div.abs_in_1), line:36:53, endln:36:61
  |vpiNet:
  \_Net: (work@vscale_mul_div.sign_in_1), line:37:53, endln:37:62
  |vpiNet:
  \_Net: (work@vscale_mul_div.abs_in_2), line:38:53, endln:38:61
  |vpiNet:
  \_Net: (work@vscale_mul_div.sign_in_2), line:39:53, endln:39:62
  |vpiNet:
  \_Net: (work@vscale_mul_div.a_geq), line:41:53, endln:41:58
  |vpiNet:
  \_Net: (work@vscale_mul_div.result_muxed), line:42:53, endln:42:65
  |vpiNet:
  \_Net: (work@vscale_mul_div.result_muxed_negated), line:43:53, endln:43:73
  |vpiNet:
  \_Net: (work@vscale_mul_div.final_result), line:44:53, endln:44:65
  |vpiPort:
  \_Port: (clk), line:6:53, endln:6:56
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiName:clk
    |vpiDirection:1
  |vpiPort:
  \_Port: (reset), line:7:53, endln:7:58
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiName:reset
    |vpiDirection:1
  |vpiPort:
  \_Port: (req_valid), line:8:53, endln:8:62
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiName:req_valid
    |vpiDirection:1
  |vpiPort:
  \_Port: (req_ready), line:9:53, endln:9:62
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiName:req_ready
    |vpiDirection:2
  |vpiPort:
  \_Port: (req_in_1_signed), line:10:53, endln:10:68
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiName:req_in_1_signed
    |vpiDirection:1
  |vpiPort:
  \_Port: (req_in_2_signed), line:11:53, endln:11:68
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiName:req_in_2_signed
    |vpiDirection:1
  |vpiPort:
  \_Port: (req_op), line:12:53, endln:12:59
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiName:req_op
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@vscale_mul_div.req_op), line:12:29, endln:12:47
      |vpiParent:
      \_Port: (req_op), line:12:53, endln:12:59
      |vpiFullName:work@vscale_mul_div.req_op
      |vpiActual:
      \_LogicTypespec: , line:12:29, endln:12:47
  |vpiPort:
  \_Port: (req_out_sel), line:13:53, endln:13:64
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiName:req_out_sel
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@vscale_mul_div.req_out_sel), line:13:29, endln:13:52
      |vpiParent:
      \_Port: (req_out_sel), line:13:53, endln:13:64
      |vpiFullName:work@vscale_mul_div.req_out_sel
      |vpiActual:
      \_LogicTypespec: , line:12:29, endln:12:47
  |vpiPort:
  \_Port: (req_in_1), line:14:53, endln:14:61
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiName:req_in_1
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@vscale_mul_div.req_in_1), line:14:29, endln:14:43
      |vpiParent:
      \_Port: (req_in_1), line:14:53, endln:14:61
      |vpiFullName:work@vscale_mul_div.req_in_1
      |vpiActual:
      \_LogicTypespec: , line:14:29, endln:14:43
  |vpiPort:
  \_Port: (req_in_2), line:15:53, endln:15:61
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiName:req_in_2
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@vscale_mul_div.req_in_2), line:15:29, endln:15:43
      |vpiParent:
      \_Port: (req_in_2), line:15:53, endln:15:61
      |vpiFullName:work@vscale_mul_div.req_in_2
      |vpiActual:
      \_LogicTypespec: , line:14:29, endln:14:43
  |vpiPort:
  \_Port: (resp_valid), line:16:53, endln:16:63
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiName:resp_valid
    |vpiDirection:2
  |vpiPort:
  \_Port: (resp_result), line:17:53, endln:17:64
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiName:resp_result
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_mul_div.resp_result), line:17:30, endln:17:44
      |vpiParent:
      \_Port: (resp_result), line:17:53, endln:17:64
      |vpiFullName:work@vscale_mul_div.resp_result
      |vpiActual:
      \_LogicTypespec: , line:14:29, endln:14:43
  |vpiProcess:
  \_Always: , line:68:4, endln:74:7
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiStmt:
    \_EventControl: , line:68:11, endln:68:25
      |vpiParent:
      \_Always: , line:68:4, endln:74:7
      |vpiCondition:
      \_Operation: , line:68:13, endln:68:24
        |vpiParent:
        \_EventControl: , line:68:11, endln:68:25
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@vscale_mul_div.clk), line:68:21, endln:68:24
          |vpiParent:
          \_Operation: , line:68:13, endln:68:24
          |vpiName:clk
          |vpiFullName:work@vscale_mul_div.clk
          |vpiActual:
          \_Net: (work@vscale_mul_div.clk), line:6:53, endln:6:56
      |vpiStmt:
      \_Begin: (work@vscale_mul_div), line:68:26, endln:74:7
        |vpiParent:
        \_EventControl: , line:68:11, endln:68:25
        |vpiFullName:work@vscale_mul_div
        |vpiStmt:
        \_IfElse: , line:69:7, endln:73:10
          |vpiParent:
          \_Begin: (work@vscale_mul_div), line:68:26, endln:74:7
          |vpiCondition:
          \_RefObj: (work@vscale_mul_div.reset), line:69:11, endln:69:16
            |vpiParent:
            \_IfElse: , line:69:7, endln:73:10
            |vpiName:reset
            |vpiFullName:work@vscale_mul_div.reset
            |vpiActual:
            \_Net: (work@vscale_mul_div.reset), line:7:53, endln:7:58
          |vpiStmt:
          \_Begin: (work@vscale_mul_div), line:69:18, endln:71:10
            |vpiParent:
            \_IfElse: , line:69:7, endln:73:10
            |vpiFullName:work@vscale_mul_div
            |vpiStmt:
            \_Assignment: , line:70:10, endln:70:25
              |vpiParent:
              \_Begin: (work@vscale_mul_div), line:69:18, endln:71:10
              |vpiOpType:82
              |vpiRhs:
              \_RefObj: (work@vscale_mul_div.s_idle), line:70:19, endln:70:25
                |vpiParent:
                \_Assignment: , line:70:10, endln:70:25
                |vpiName:s_idle
                |vpiFullName:work@vscale_mul_div.s_idle
                |vpiActual:
                \_Parameter: (work@vscale_mul_div.s_idle), line:21:15, endln:21:25
              |vpiLhs:
              \_RefObj: (work@vscale_mul_div.state), line:70:10, endln:70:15
                |vpiParent:
                \_Assignment: , line:70:10, endln:70:25
                |vpiName:state
                |vpiFullName:work@vscale_mul_div.state
                |vpiActual:
                \_Net: (work@vscale_mul_div.state), line:26:53, endln:26:58
          |vpiElseStmt:
          \_Begin: (work@vscale_mul_div), line:71:16, endln:73:10
            |vpiParent:
            \_IfElse: , line:69:7, endln:73:10
            |vpiFullName:work@vscale_mul_div
            |vpiStmt:
            \_Assignment: , line:72:10, endln:72:29
              |vpiParent:
              \_Begin: (work@vscale_mul_div), line:71:16, endln:73:10
              |vpiOpType:82
              |vpiRhs:
              \_RefObj: (work@vscale_mul_div.next_state), line:72:19, endln:72:29
                |vpiParent:
                \_Assignment: , line:72:10, endln:72:29
                |vpiName:next_state
                |vpiFullName:work@vscale_mul_div.next_state
                |vpiActual:
                \_Net: (work@vscale_mul_div.next_state), line:27:53, endln:27:63
              |vpiLhs:
              \_RefObj: (work@vscale_mul_div.state), line:72:10, endln:72:15
                |vpiParent:
                \_Assignment: , line:72:10, endln:72:29
                |vpiName:state
                |vpiFullName:work@vscale_mul_div.state
                |vpiActual:
                \_Net: (work@vscale_mul_div.state), line:26:53, endln:26:58
    |vpiAlwaysType:1
  |vpiProcess:
  \_Always: , line:76:4, endln:84:7
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiStmt:
    \_EventControl: , line:76:11, endln:76:15
      |vpiParent:
      \_Always: , line:76:4, endln:84:7
      |vpiStmt:
      \_Begin: (work@vscale_mul_div), line:76:16, endln:84:7
        |vpiParent:
        \_EventControl: , line:76:11, endln:76:15
        |vpiFullName:work@vscale_mul_div
        |vpiStmt:
        \_CaseStmt: , line:77:7, endln:83:14
          |vpiParent:
          \_Begin: (work@vscale_mul_div), line:76:16, endln:84:7
          |vpiCaseType:1
          |vpiCondition:
          \_RefObj: (work@vscale_mul_div.state), line:77:13, endln:77:18
            |vpiParent:
            \_CaseStmt: , line:77:7, endln:83:14
            |vpiName:state
            |vpiFullName:work@vscale_mul_div.state
            |vpiActual:
            \_Net: (work@vscale_mul_div.state), line:26:53, endln:26:58
          |vpiCaseItem:
          \_CaseItem: , line:78:9, endln:78:64
            |vpiParent:
            \_CaseStmt: , line:77:7, endln:83:14
            |vpiExpr:
            \_RefObj: (work@vscale_mul_div.s_idle), line:78:9, endln:78:15
              |vpiParent:
              \_CaseItem: , line:78:9, endln:78:64
              |vpiName:s_idle
              |vpiFullName:work@vscale_mul_div.s_idle
              |vpiActual:
              \_Parameter: (work@vscale_mul_div.s_idle), line:21:15, endln:21:25
            |vpiStmt:
            \_Assignment: , line:78:18, endln:78:63
              |vpiParent:
              \_CaseItem: , line:78:9, endln:78:64
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_Operation: , line:78:31, endln:78:63
                |vpiParent:
                \_Assignment: , line:78:18, endln:78:63
                |vpiOpType:32
                |vpiOperand:
                \_RefObj: (work@vscale_mul_div.req_valid), line:78:32, endln:78:41
                  |vpiParent:
                  \_Operation: , line:78:31, endln:78:63
                  |vpiName:req_valid
                  |vpiFullName:work@vscale_mul_div.req_valid
                  |vpiActual:
                  \_Net: (work@vscale_mul_div.req_valid), line:8:53, endln:8:62
                |vpiOperand:
                \_RefObj: (work@vscale_mul_div.s_compute), line:78:45, endln:78:54
                  |vpiParent:
                  \_Operation: , line:78:31, endln:78:63
                  |vpiName:s_compute
                  |vpiFullName:work@vscale_mul_div.s_compute
                  |vpiActual:
                  \_Parameter: (work@vscale_mul_div.s_compute), line:22:15, endln:22:28
                |vpiOperand:
                \_RefObj: (work@vscale_mul_div.s_idle), line:78:57, endln:78:63
                  |vpiParent:
                  \_Operation: , line:78:31, endln:78:63
                  |vpiName:s_idle
                  |vpiFullName:work@vscale_mul_div.s_idle
                  |vpiActual:
                  \_Parameter: (work@vscale_mul_div.s_idle), line:21:15, endln:21:25
              |vpiLhs:
              \_RefObj: (work@vscale_mul_div.next_state), line:78:18, endln:78:28
                |vpiParent:
                \_Assignment: , line:78:18, endln:78:63
                |vpiName:next_state
                |vpiFullName:work@vscale_mul_div.next_state
                |vpiActual:
                \_Net: (work@vscale_mul_div.next_state), line:27:53, endln:27:63
          |vpiCaseItem:
          \_CaseItem: , line:79:9, endln:79:78
            |vpiParent:
            \_CaseStmt: , line:77:7, endln:83:14
            |vpiExpr:
            \_RefObj: (work@vscale_mul_div.s_compute), line:79:9, endln:79:18
              |vpiParent:
              \_CaseItem: , line:79:9, endln:79:78
              |vpiName:s_compute
              |vpiFullName:work@vscale_mul_div.s_compute
              |vpiActual:
              \_Parameter: (work@vscale_mul_div.s_compute), line:22:15, endln:22:28
            |vpiStmt:
            \_Assignment: , line:79:21, endln:79:77
              |vpiParent:
              \_CaseItem: , line:79:9, endln:79:78
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_Operation: , line:79:34, endln:79:77
                |vpiParent:
                \_Assignment: , line:79:21, endln:79:77
                |vpiOpType:32
                |vpiOperand:
                \_Operation: , line:79:35, endln:79:47
                  |vpiParent:
                  \_Operation: , line:79:34, endln:79:77
                  |vpiOpType:14
                  |vpiOperand:
                  \_RefObj: (work@vscale_mul_div.counter), line:79:35, endln:79:42
                    |vpiParent:
                    \_Operation: , line:79:35, endln:79:47
                    |vpiName:counter
                    |vpiFullName:work@vscale_mul_div.counter
                    |vpiActual:
                    \_Net: (work@vscale_mul_div.counter), line:33:53, endln:33:60
                  |vpiOperand:
                  \_Constant: , line:79:46, endln:79:47
                    |vpiParent:
                    \_Operation: , line:79:35, endln:79:47
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
                |vpiOperand:
                \_RefObj: (work@vscale_mul_div.s_setup_output), line:79:51, endln:79:65
                  |vpiParent:
                  \_Operation: , line:79:34, endln:79:77
                  |vpiName:s_setup_output
                  |vpiFullName:work@vscale_mul_div.s_setup_output
                  |vpiActual:
                  \_Parameter: (work@vscale_mul_div.s_setup_output), line:23:15, endln:23:33
                |vpiOperand:
                \_RefObj: (work@vscale_mul_div.s_compute), line:79:68, endln:79:77
                  |vpiParent:
                  \_Operation: , line:79:34, endln:79:77
                  |vpiName:s_compute
                  |vpiFullName:work@vscale_mul_div.s_compute
                  |vpiActual:
                  \_Parameter: (work@vscale_mul_div.s_compute), line:22:15, endln:22:28
              |vpiLhs:
              \_RefObj: (work@vscale_mul_div.next_state), line:79:21, endln:79:31
                |vpiParent:
                \_Assignment: , line:79:21, endln:79:77
                |vpiName:next_state
                |vpiFullName:work@vscale_mul_div.next_state
                |vpiActual:
                \_Net: (work@vscale_mul_div.next_state), line:27:53, endln:27:63
          |vpiCaseItem:
          \_CaseItem: , line:80:9, endln:80:46
            |vpiParent:
            \_CaseStmt: , line:77:7, endln:83:14
            |vpiExpr:
            \_RefObj: (work@vscale_mul_div.s_setup_output), line:80:9, endln:80:23
              |vpiParent:
              \_CaseItem: , line:80:9, endln:80:46
              |vpiName:s_setup_output
              |vpiFullName:work@vscale_mul_div.s_setup_output
              |vpiActual:
              \_Parameter: (work@vscale_mul_div.s_setup_output), line:23:15, endln:23:33
            |vpiStmt:
            \_Assignment: , line:80:26, endln:80:45
              |vpiParent:
              \_CaseItem: , line:80:9, endln:80:46
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_RefObj: (work@vscale_mul_div.s_done), line:80:39, endln:80:45
                |vpiParent:
                \_Assignment: , line:80:26, endln:80:45
                |vpiName:s_done
                |vpiFullName:work@vscale_mul_div.s_done
                |vpiActual:
                \_Parameter: (work@vscale_mul_div.s_done), line:24:15, endln:24:25
              |vpiLhs:
              \_RefObj: (work@vscale_mul_div.next_state), line:80:26, endln:80:36
                |vpiParent:
                \_Assignment: , line:80:26, endln:80:45
                |vpiName:next_state
                |vpiFullName:work@vscale_mul_div.next_state
                |vpiActual:
                \_Net: (work@vscale_mul_div.next_state), line:27:53, endln:27:63
          |vpiCaseItem:
          \_CaseItem: , line:81:9, endln:81:38
            |vpiParent:
            \_CaseStmt: , line:77:7, endln:83:14
            |vpiExpr:
            \_RefObj: (work@vscale_mul_div.s_done), line:81:9, endln:81:15
              |vpiParent:
              \_CaseItem: , line:81:9, endln:81:38
              |vpiName:s_done
              |vpiFullName:work@vscale_mul_div.s_done
              |vpiActual:
              \_Parameter: (work@vscale_mul_div.s_done), line:24:15, endln:24:25
            |vpiStmt:
            \_Assignment: , line:81:18, endln:81:37
              |vpiParent:
              \_CaseItem: , line:81:9, endln:81:38
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_RefObj: (work@vscale_mul_div.s_idle), line:81:31, endln:81:37
                |vpiParent:
                \_Assignment: , line:81:18, endln:81:37
                |vpiName:s_idle
                |vpiFullName:work@vscale_mul_div.s_idle
                |vpiActual:
                \_Parameter: (work@vscale_mul_div.s_idle), line:21:15, endln:21:25
              |vpiLhs:
              \_RefObj: (work@vscale_mul_div.next_state), line:81:18, endln:81:28
                |vpiParent:
                \_Assignment: , line:81:18, endln:81:37
                |vpiName:next_state
                |vpiFullName:work@vscale_mul_div.next_state
                |vpiActual:
                \_Net: (work@vscale_mul_div.next_state), line:27:53, endln:27:63
          |vpiCaseItem:
          \_CaseItem: , line:82:9, endln:82:39
            |vpiParent:
            \_CaseStmt: , line:77:7, endln:83:14
            |vpiStmt:
            \_Assignment: , line:82:19, endln:82:38
              |vpiParent:
              \_CaseItem: , line:82:9, endln:82:39
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_RefObj: (work@vscale_mul_div.s_idle), line:82:32, endln:82:38
                |vpiParent:
                \_Assignment: , line:82:19, endln:82:38
                |vpiName:s_idle
                |vpiFullName:work@vscale_mul_div.s_idle
                |vpiActual:
                \_Parameter: (work@vscale_mul_div.s_idle), line:21:15, endln:21:25
              |vpiLhs:
              \_RefObj: (work@vscale_mul_div.next_state), line:82:19, endln:82:29
                |vpiParent:
                \_Assignment: , line:82:19, endln:82:38
                |vpiName:next_state
                |vpiFullName:work@vscale_mul_div.next_state
                |vpiActual:
                \_Net: (work@vscale_mul_div.next_state), line:27:53, endln:27:63
    |vpiAlwaysType:1
  |vpiProcess:
  \_Always: , line:86:4, endln:118:7
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiStmt:
    \_EventControl: , line:86:11, endln:86:25
      |vpiParent:
      \_Always: , line:86:4, endln:118:7
      |vpiCondition:
      \_Operation: , line:86:13, endln:86:24
        |vpiParent:
        \_EventControl: , line:86:11, endln:86:25
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@vscale_mul_div.clk), line:86:21, endln:86:24
          |vpiParent:
          \_Operation: , line:86:13, endln:86:24
          |vpiName:clk
          |vpiFullName:work@vscale_mul_div.clk
          |vpiActual:
          \_Net: (work@vscale_mul_div.clk), line:6:53, endln:6:56
      |vpiStmt:
      \_Begin: (work@vscale_mul_div), line:86:26, endln:118:7
        |vpiParent:
        \_EventControl: , line:86:11, endln:86:25
        |vpiFullName:work@vscale_mul_div
        |vpiStmt:
        \_CaseStmt: , line:87:7, endln:117:14
          |vpiParent:
          \_Begin: (work@vscale_mul_div), line:86:26, endln:118:7
          |vpiCaseType:1
          |vpiCondition:
          \_RefObj: (work@vscale_mul_div.state), line:87:13, endln:87:18
            |vpiParent:
            \_CaseStmt: , line:87:7, endln:117:14
            |vpiName:state
            |vpiFullName:work@vscale_mul_div.state
            |vpiActual:
            \_Net: (work@vscale_mul_div.state), line:26:53, endln:26:58
          |vpiCaseItem:
          \_CaseItem: , line:88:9, endln:98:12
            |vpiParent:
            \_CaseStmt: , line:87:7, endln:117:14
            |vpiExpr:
            \_RefObj: (work@vscale_mul_div.s_idle), line:88:9, endln:88:15
              |vpiParent:
              \_CaseItem: , line:88:9, endln:98:12
              |vpiName:s_idle
              |vpiFullName:work@vscale_mul_div.s_idle
              |vpiActual:
              \_Parameter: (work@vscale_mul_div.s_idle), line:21:15, endln:21:25
            |vpiStmt:
            \_Begin: (work@vscale_mul_div), line:88:18, endln:98:12
              |vpiParent:
              \_CaseItem: , line:88:9, endln:98:12
              |vpiFullName:work@vscale_mul_div
              |vpiStmt:
              \_IfStmt: , line:89:12, endln:97:15
                |vpiParent:
                \_Begin: (work@vscale_mul_div), line:88:18, endln:98:12
                |vpiCondition:
                \_RefObj: (work@vscale_mul_div.req_valid), line:89:16, endln:89:25
                  |vpiParent:
                  \_IfStmt: , line:89:12, endln:97:15
                  |vpiName:req_valid
                  |vpiFullName:work@vscale_mul_div.req_valid
                  |vpiActual:
                  \_Net: (work@vscale_mul_div.req_valid), line:8:53, endln:8:62
                |vpiStmt:
                \_Begin: (work@vscale_mul_div), line:89:27, endln:97:15
                  |vpiParent:
                  \_IfStmt: , line:89:12, endln:97:15
                  |vpiFullName:work@vscale_mul_div
                  |vpiStmt:
                  \_Assignment: , line:90:15, endln:90:26
                    |vpiParent:
                    \_Begin: (work@vscale_mul_div), line:89:27, endln:97:15
                    |vpiOpType:82
                    |vpiRhs:
                    \_Constant: , line:90:25, endln:90:26
                      |vpiParent:
                      \_Assignment: , line:90:15, endln:90:26
                      |vpiDecompile:0
                      |vpiSize:64
                      |UINT:0
                      |vpiConstType:9
                    |vpiLhs:
                    \_RefObj: (work@vscale_mul_div.result), line:90:15, endln:90:21
                      |vpiParent:
                      \_Assignment: , line:90:15, endln:90:26
                      |vpiName:result
                      |vpiFullName:work@vscale_mul_div.result
                      |vpiActual:
                      \_Net: (work@vscale_mul_div.result), line:34:53, endln:34:59
                  |vpiStmt:
                  \_Assignment: , line:91:15, endln:91:42
                    |vpiParent:
                    \_Begin: (work@vscale_mul_div), line:89:27, endln:97:15
                    |vpiOpType:82
                    |vpiRhs:
                    \_Operation: , line:91:20, endln:91:42
                      |vpiParent:
                      \_Assignment: , line:91:15, endln:91:42
                      |vpiOpType:33
                      |vpiOperand:
                      \_Constant: , line:91:21, endln:91:32
                        |vpiParent:
                        \_Operation: , line:91:20, endln:91:42
                        |vpiDecompile:32'b0
                        |vpiSize:32
                        |BIN:0
                        |vpiConstType:3
                      |vpiOperand:
                      \_RefObj: (work@vscale_mul_div.abs_in_1), line:91:33, endln:91:41
                        |vpiParent:
                        \_Operation: , line:91:20, endln:91:42
                        |vpiName:abs_in_1
                        |vpiFullName:work@vscale_mul_div.abs_in_1
                        |vpiActual:
                        \_Net: (work@vscale_mul_div.abs_in_1), line:36:53, endln:36:61
                    |vpiLhs:
                    \_RefObj: (work@vscale_mul_div.a), line:91:15, endln:91:16
                      |vpiParent:
                      \_Assignment: , line:91:15, endln:91:42
                      |vpiName:a
                      |vpiFullName:work@vscale_mul_div.a
                      |vpiActual:
                      \_Net: (work@vscale_mul_div.a), line:31:53, endln:31:54
                  |vpiStmt:
                  \_Assignment: , line:92:15, endln:92:47
                    |vpiParent:
                    \_Begin: (work@vscale_mul_div), line:89:27, endln:97:15
                    |vpiOpType:82
                    |vpiRhs:
                    \_Operation: , line:92:20, endln:92:47
                      |vpiParent:
                      \_Assignment: , line:92:15, endln:92:47
                      |vpiOpType:23
                      |vpiOperand:
                      \_Operation: , line:92:20, endln:92:42
                        |vpiParent:
                        \_Operation: , line:92:20, endln:92:47
                        |vpiOpType:33
                        |vpiOperand:
                        \_RefObj: (work@vscale_mul_div.abs_in_2), line:92:21, endln:92:29
                          |vpiParent:
                          \_Operation: , line:92:20, endln:92:42
                          |vpiName:abs_in_2
                          |vpiFullName:work@vscale_mul_div.abs_in_2
                          |vpiActual:
                          \_Net: (work@vscale_mul_div.abs_in_2), line:38:53, endln:38:61
                        |vpiOperand:
                        \_Constant: , line:92:30, endln:92:41
                          |vpiParent:
                          \_Operation: , line:92:20, endln:92:42
                          |vpiDecompile:32'b0
                          |vpiSize:32
                          |BIN:0
                          |vpiConstType:3
                      |vpiOperand:
                      \_Constant: , line:92:46, endln:92:47
                        |vpiParent:
                        \_Operation: , line:92:20, endln:92:47
                        |vpiDecompile:1
                        |vpiSize:64
                        |UINT:1
                        |vpiConstType:9
                    |vpiLhs:
                    \_RefObj: (work@vscale_mul_div.b), line:92:15, endln:92:16
                      |vpiParent:
                      \_Assignment: , line:92:15, endln:92:47
                      |vpiName:b
                      |vpiFullName:work@vscale_mul_div.b
                      |vpiActual:
                      \_Net: (work@vscale_mul_div.b), line:32:53, endln:32:54
                  |vpiStmt:
                  \_Assignment: , line:93:15, endln:93:86
                    |vpiParent:
                    \_Begin: (work@vscale_mul_div), line:89:27, endln:97:15
                    |vpiOpType:82
                    |vpiRhs:
                    \_Operation: , line:93:32, endln:93:86
                      |vpiParent:
                      \_Assignment: , line:93:15, endln:93:86
                      |vpiOpType:32
                      |vpiOperand:
                      \_Operation: , line:93:33, endln:93:49
                        |vpiParent:
                        \_Operation: , line:93:32, endln:93:86
                        |vpiOpType:14
                        |vpiOperand:
                        \_RefObj: (work@vscale_mul_div.op), line:93:33, endln:93:35
                          |vpiParent:
                          \_Operation: , line:93:33, endln:93:49
                          |vpiName:op
                          |vpiFullName:work@vscale_mul_div.op
                          |vpiActual:
                          \_Net: (work@vscale_mul_div.op), line:28:53, endln:28:55
                        |vpiOperand:
                        \_Constant: , line:4:19, endln:4:34
                          |vpiParent:
                          \_Operation: , line:93:33, endln:93:49
                          |vpiDecompile:2'd2
                          |vpiSize:2
                          |DEC:2
                          |vpiConstType:1
                      |vpiOperand:
                      \_RefObj: (work@vscale_mul_div.sign_in_1), line:93:53, endln:93:62
                        |vpiParent:
                        \_Operation: , line:93:32, endln:93:86
                        |vpiName:sign_in_1
                        |vpiFullName:work@vscale_mul_div.sign_in_1
                        |vpiActual:
                        \_Net: (work@vscale_mul_div.sign_in_1), line:37:53, endln:37:62
                      |vpiOperand:
                      \_Operation: , line:93:65, endln:93:86
                        |vpiParent:
                        \_Operation: , line:93:32, endln:93:86
                        |vpiOpType:30
                        |vpiOperand:
                        \_RefObj: (work@vscale_mul_div.sign_in_1), line:93:65, endln:93:74
                          |vpiParent:
                          \_Operation: , line:93:65, endln:93:86
                          |vpiName:sign_in_1
                          |vpiFullName:work@vscale_mul_div.sign_in_1
                          |vpiActual:
                          \_Net: (work@vscale_mul_div.sign_in_1), line:37:53, endln:37:62
                        |vpiOperand:
                        \_RefObj: (work@vscale_mul_div.sign_in_2), line:93:77, endln:93:86
                          |vpiParent:
                          \_Operation: , line:93:65, endln:93:86
                          |vpiName:sign_in_2
                          |vpiFullName:work@vscale_mul_div.sign_in_2
                          |vpiActual:
                          \_Net: (work@vscale_mul_div.sign_in_2), line:39:53, endln:39:62
                    |vpiLhs:
                    \_RefObj: (work@vscale_mul_div.negate_output), line:93:15, endln:93:28
                      |vpiParent:
                      \_Assignment: , line:93:15, endln:93:86
                      |vpiName:negate_output
                      |vpiFullName:work@vscale_mul_div.negate_output
                      |vpiActual:
                      \_Net: (work@vscale_mul_div.negate_output), line:30:53, endln:30:66
                  |vpiStmt:
                  \_Assignment: , line:94:15, endln:94:37
                    |vpiParent:
                    \_Begin: (work@vscale_mul_div), line:89:27, endln:97:15
                    |vpiOpType:82
                    |vpiRhs:
                    \_RefObj: (work@vscale_mul_div.req_out_sel), line:94:26, endln:94:37
                      |vpiParent:
                      \_Assignment: , line:94:15, endln:94:37
                      |vpiName:req_out_sel
                      |vpiFullName:work@vscale_mul_div.req_out_sel
                      |vpiActual:
                      \_Net: (work@vscale_mul_div.req_out_sel), line:13:53, endln:13:64
                    |vpiLhs:
                    \_RefObj: (work@vscale_mul_div.out_sel), line:94:15, endln:94:22
                      |vpiParent:
                      \_Assignment: , line:94:15, endln:94:37
                      |vpiName:out_sel
                      |vpiFullName:work@vscale_mul_div.out_sel
                      |vpiActual:
                      \_Net: (work@vscale_mul_div.out_sel), line:29:53, endln:29:60
                  |vpiStmt:
                  \_Assignment: , line:95:15, endln:95:27
                    |vpiParent:
                    \_Begin: (work@vscale_mul_div), line:89:27, endln:97:15
                    |vpiOpType:82
                    |vpiRhs:
                    \_RefObj: (work@vscale_mul_div.req_op), line:95:21, endln:95:27
                      |vpiParent:
                      \_Assignment: , line:95:15, endln:95:27
                      |vpiName:req_op
                      |vpiFullName:work@vscale_mul_div.req_op
                      |vpiActual:
                      \_Net: (work@vscale_mul_div.req_op), line:12:53, endln:12:59
                    |vpiLhs:
                    \_RefObj: (work@vscale_mul_div.op), line:95:15, endln:95:17
                      |vpiParent:
                      \_Assignment: , line:95:15, endln:95:27
                      |vpiName:op
                      |vpiFullName:work@vscale_mul_div.op
                      |vpiActual:
                      \_Net: (work@vscale_mul_div.op), line:28:53, endln:28:55
                  |vpiStmt:
                  \_Assignment: , line:96:15, endln:96:38
                    |vpiParent:
                    \_Begin: (work@vscale_mul_div), line:89:27, endln:97:15
                    |vpiOpType:82
                    |vpiRhs:
                    \_Operation: , line:96:26, endln:96:38
                      |vpiParent:
                      \_Assignment: , line:96:15, endln:96:38
                      |vpiOpType:11
                      |vpiOperand:
                      \_Constant: , line:4:24, endln:4:26
                        |vpiParent:
                        \_Operation: , line:96:26, endln:96:38
                        |vpiDecompile:32
                        |vpiSize:64
                        |UINT:32
                        |vpiConstType:9
                      |vpiOperand:
                      \_Constant: , line:96:37, endln:96:38
                        |vpiParent:
                        \_Operation: , line:96:26, endln:96:38
                        |vpiDecompile:1
                        |vpiSize:64
                        |UINT:1
                        |vpiConstType:9
                    |vpiLhs:
                    \_RefObj: (work@vscale_mul_div.counter), line:96:15, endln:96:22
                      |vpiParent:
                      \_Assignment: , line:96:15, endln:96:38
                      |vpiName:counter
                      |vpiFullName:work@vscale_mul_div.counter
                      |vpiActual:
                      \_Net: (work@vscale_mul_div.counter), line:33:53, endln:33:60
          |vpiCaseItem:
          \_CaseItem: , line:99:9, endln:113:12
            |vpiParent:
            \_CaseStmt: , line:87:7, endln:117:14
            |vpiExpr:
            \_RefObj: (work@vscale_mul_div.s_compute), line:99:9, endln:99:18
              |vpiParent:
              \_CaseItem: , line:99:9, endln:113:12
              |vpiName:s_compute
              |vpiFullName:work@vscale_mul_div.s_compute
              |vpiActual:
              \_Parameter: (work@vscale_mul_div.s_compute), line:22:15, endln:22:28
            |vpiStmt:
            \_Begin: (work@vscale_mul_div), line:99:21, endln:113:12
              |vpiParent:
              \_CaseItem: , line:99:9, endln:113:12
              |vpiFullName:work@vscale_mul_div
              |vpiStmt:
              \_Assignment: , line:100:12, endln:100:34
                |vpiParent:
                \_Begin: (work@vscale_mul_div), line:99:21, endln:113:12
                |vpiOpType:82
                |vpiRhs:
                \_Operation: , line:100:23, endln:100:34
                  |vpiParent:
                  \_Assignment: , line:100:12, endln:100:34
                  |vpiOpType:11
                  |vpiOperand:
                  \_RefObj: (work@vscale_mul_div.counter), line:100:23, endln:100:30
                    |vpiParent:
                    \_Operation: , line:100:23, endln:100:34
                    |vpiName:counter
                    |vpiFullName:work@vscale_mul_div.counter
                    |vpiActual:
                    \_Net: (work@vscale_mul_div.counter), line:33:53, endln:33:60
                  |vpiOperand:
                  \_Constant: , line:100:33, endln:100:34
                    |vpiParent:
                    \_Operation: , line:100:23, endln:100:34
                    |vpiDecompile:1
                    |vpiSize:64
                    |UINT:1
                    |vpiConstType:9
                |vpiLhs:
                \_RefObj: (work@vscale_mul_div.counter), line:100:12, endln:100:19
                  |vpiParent:
                  \_Assignment: , line:100:12, endln:100:34
                  |vpiName:counter
                  |vpiFullName:work@vscale_mul_div.counter
                  |vpiActual:
                  \_Net: (work@vscale_mul_div.counter), line:33:53, endln:33:60
              |vpiStmt:
              \_Assignment: , line:101:12, endln:101:23
                |vpiParent:
                \_Begin: (work@vscale_mul_div), line:99:21, endln:113:12
                |vpiOpType:82
                |vpiRhs:
                \_Operation: , line:101:17, endln:101:23
                  |vpiParent:
                  \_Assignment: , line:101:12, endln:101:23
                  |vpiOpType:23
                  |vpiOperand:
                  \_RefObj: (work@vscale_mul_div.b), line:101:17, endln:101:18
                    |vpiParent:
                    \_Operation: , line:101:17, endln:101:23
                    |vpiName:b
                    |vpiFullName:work@vscale_mul_div.b
                    |vpiActual:
                    \_Net: (work@vscale_mul_div.b), line:32:53, endln:32:54
                  |vpiOperand:
                  \_Constant: , line:101:22, endln:101:23
                    |vpiParent:
                    \_Operation: , line:101:17, endln:101:23
                    |vpiDecompile:1
                    |vpiSize:64
                    |UINT:1
                    |vpiConstType:9
                |vpiLhs:
                \_RefObj: (work@vscale_mul_div.b), line:101:12, endln:101:13
                  |vpiParent:
                  \_Assignment: , line:101:12, endln:101:23
                  |vpiName:b
                  |vpiFullName:work@vscale_mul_div.b
                  |vpiActual:
                  \_Net: (work@vscale_mul_div.b), line:32:53, endln:32:54
              |vpiStmt:
              \_IfElse: , line:102:12, endln:112:15
                |vpiParent:
                \_Begin: (work@vscale_mul_div), line:99:21, endln:113:12
                |vpiCondition:
                \_Operation: , line:102:16, endln:102:32
                  |vpiParent:
                  \_IfElse: , line:102:12, endln:112:15
                  |vpiOpType:14
                  |vpiOperand:
                  \_RefObj: (work@vscale_mul_div.op), line:102:16, endln:102:18
                    |vpiParent:
                    \_Operation: , line:102:16, endln:102:32
                    |vpiName:op
                    |vpiFullName:work@vscale_mul_div.op
                    |vpiActual:
                    \_Net: (work@vscale_mul_div.op), line:28:53, endln:28:55
                  |vpiOperand:
                  \_Constant: , line:2:19, endln:2:34
                    |vpiParent:
                    \_Operation: , line:102:16, endln:102:32
                    |vpiDecompile:2'd0
                    |vpiSize:2
                    |DEC:0
                    |vpiConstType:1
                |vpiStmt:
                \_Begin: (work@vscale_mul_div), line:102:34, endln:106:15
                  |vpiParent:
                  \_IfElse: , line:102:12, endln:112:15
                  |vpiFullName:work@vscale_mul_div
                  |vpiStmt:
                  \_IfStmt: , line:103:15, endln:105:18
                    |vpiParent:
                    \_Begin: (work@vscale_mul_div), line:102:34, endln:106:15
                    |vpiCondition:
                    \_BitSelect: (work@vscale_mul_div.a), line:103:20, endln:103:29
                      |vpiParent:
                      \_IfStmt: , line:103:15, endln:105:18
                      |vpiName:a
                      |vpiFullName:work@vscale_mul_div.a
                      |vpiActual:
                      \_Net: (work@vscale_mul_div.a), line:31:53, endln:31:54
                      |vpiIndex:
                      \_RefObj: (work@vscale_mul_div.counter), line:103:21, endln:103:28
                        |vpiParent:
                        \_BitSelect: (work@vscale_mul_div.a), line:103:20, endln:103:29
                        |vpiName:counter
                        |vpiFullName:work@vscale_mul_div.counter
                        |vpiActual:
                        \_Net: (work@vscale_mul_div.counter), line:33:53, endln:33:60
                    |vpiStmt:
                    \_Begin: (work@vscale_mul_div), line:103:31, endln:105:18
                      |vpiParent:
                      \_IfStmt: , line:103:15, endln:105:18
                      |vpiFullName:work@vscale_mul_div
                      |vpiStmt:
                      \_Assignment: , line:104:18, endln:104:38
                        |vpiParent:
                        \_Begin: (work@vscale_mul_div), line:103:31, endln:105:18
                        |vpiOpType:82
                        |vpiRhs:
                        \_Operation: , line:104:28, endln:104:38
                          |vpiParent:
                          \_Assignment: , line:104:18, endln:104:38
                          |vpiOpType:24
                          |vpiOperand:
                          \_RefObj: (work@vscale_mul_div.result), line:104:28, endln:104:34
                            |vpiParent:
                            \_Operation: , line:104:28, endln:104:38
                            |vpiName:result
                            |vpiFullName:work@vscale_mul_div.result
                            |vpiActual:
                            \_Net: (work@vscale_mul_div.result), line:34:53, endln:34:59
                          |vpiOperand:
                          \_RefObj: (work@vscale_mul_div.b), line:104:37, endln:104:38
                            |vpiParent:
                            \_Operation: , line:104:28, endln:104:38
                            |vpiName:b
                            |vpiFullName:work@vscale_mul_div.b
                            |vpiActual:
                            \_Net: (work@vscale_mul_div.b), line:32:53, endln:32:54
                        |vpiLhs:
                        \_RefObj: (work@vscale_mul_div.result), line:104:18, endln:104:24
                          |vpiParent:
                          \_Assignment: , line:104:18, endln:104:38
                          |vpiName:result
                          |vpiFullName:work@vscale_mul_div.result
                          |vpiActual:
                          \_Net: (work@vscale_mul_div.result), line:34:53, endln:34:59
                |vpiElseStmt:
                \_Begin: (work@vscale_mul_div), line:106:21, endln:112:15
                  |vpiParent:
                  \_IfElse: , line:102:12, endln:112:15
                  |vpiFullName:work@vscale_mul_div
                  |vpiStmt:
                  \_Assignment: , line:107:15, endln:107:26
                    |vpiParent:
                    \_Begin: (work@vscale_mul_div), line:106:21, endln:112:15
                    |vpiOpType:82
                    |vpiRhs:
                    \_Operation: , line:107:20, endln:107:26
                      |vpiParent:
                      \_Assignment: , line:107:15, endln:107:26
                      |vpiOpType:23
                      |vpiOperand:
                      \_RefObj: (work@vscale_mul_div.b), line:107:20, endln:107:21
                        |vpiParent:
                        \_Operation: , line:107:20, endln:107:26
                        |vpiName:b
                        |vpiFullName:work@vscale_mul_div.b
                        |vpiActual:
                        \_Net: (work@vscale_mul_div.b), line:32:53, endln:32:54
                      |vpiOperand:
                      \_Constant: , line:107:25, endln:107:26
                        |vpiParent:
                        \_Operation: , line:107:20, endln:107:26
                        |vpiDecompile:1
                        |vpiSize:64
                        |UINT:1
                        |vpiConstType:9
                    |vpiLhs:
                    \_RefObj: (work@vscale_mul_div.b), line:107:15, endln:107:16
                      |vpiParent:
                      \_Assignment: , line:107:15, endln:107:26
                      |vpiName:b
                      |vpiFullName:work@vscale_mul_div.b
                      |vpiActual:
                      \_Net: (work@vscale_mul_div.b), line:32:53, endln:32:54
                  |vpiStmt:
                  \_IfStmt: , line:108:15, endln:111:18
                    |vpiParent:
                    \_Begin: (work@vscale_mul_div), line:106:21, endln:112:15
                    |vpiCondition:
                    \_RefObj: (work@vscale_mul_div.a_geq), line:108:19, endln:108:24
                      |vpiParent:
                      \_IfStmt: , line:108:15, endln:111:18
                      |vpiName:a_geq
                      |vpiFullName:work@vscale_mul_div.a_geq
                      |vpiActual:
                      \_Net: (work@vscale_mul_div.a_geq), line:41:53, endln:41:58
                    |vpiStmt:
                    \_Begin: (work@vscale_mul_div), line:108:26, endln:111:18
                      |vpiParent:
                      \_IfStmt: , line:108:15, endln:111:18
                      |vpiFullName:work@vscale_mul_div
                      |vpiStmt:
                      \_Assignment: , line:109:18, endln:109:28
                        |vpiParent:
                        \_Begin: (work@vscale_mul_div), line:108:26, endln:111:18
                        |vpiOpType:82
                        |vpiRhs:
                        \_Operation: , line:109:23, endln:109:28
                          |vpiParent:
                          \_Assignment: , line:109:18, endln:109:28
                          |vpiOpType:11
                          |vpiOperand:
                          \_RefObj: (work@vscale_mul_div.a), line:109:23, endln:109:24
                            |vpiParent:
                            \_Operation: , line:109:23, endln:109:28
                            |vpiName:a
                            |vpiFullName:work@vscale_mul_div.a
                            |vpiActual:
                            \_Net: (work@vscale_mul_div.a), line:31:53, endln:31:54
                          |vpiOperand:
                          \_RefObj: (work@vscale_mul_div.b), line:109:27, endln:109:28
                            |vpiParent:
                            \_Operation: , line:109:23, endln:109:28
                            |vpiName:b
                            |vpiFullName:work@vscale_mul_div.b
                            |vpiActual:
                            \_Net: (work@vscale_mul_div.b), line:32:53, endln:32:54
                        |vpiLhs:
                        \_RefObj: (work@vscale_mul_div.a), line:109:18, endln:109:19
                          |vpiParent:
                          \_Assignment: , line:109:18, endln:109:28
                          |vpiName:a
                          |vpiFullName:work@vscale_mul_div.a
                          |vpiActual:
                          \_Net: (work@vscale_mul_div.a), line:31:53, endln:31:54
                      |vpiStmt:
                      \_Assignment: , line:110:18, endln:110:68
                        |vpiParent:
                        \_Begin: (work@vscale_mul_div), line:108:26, endln:111:18
                        |vpiOpType:82
                        |vpiRhs:
                        \_Operation: , line:110:28, endln:110:68
                          |vpiParent:
                          \_Assignment: , line:110:18, endln:110:68
                          |vpiOpType:29
                          |vpiOperand:
                          \_Operation: , line:110:29, endln:110:58
                            |vpiParent:
                            \_Operation: , line:110:28, endln:110:68
                            |vpiOpType:22
                            |vpiOperand:
                            \_Constant: , line:110:29, endln:110:47
                              |vpiParent:
                              \_Operation: , line:110:29, endln:110:58
                              |vpiDecompile:64'b1
                              |vpiSize:64
                              |BIN:1
                              |vpiConstType:3
                            |vpiOperand:
                            \_RefObj: (work@vscale_mul_div.counter), line:110:51, endln:110:58
                              |vpiParent:
                              \_Operation: , line:110:29, endln:110:58
                              |vpiName:counter
                              |vpiFullName:work@vscale_mul_div.counter
                              |vpiActual:
                              \_Net: (work@vscale_mul_div.counter), line:33:53, endln:33:60
                          |vpiOperand:
                          \_RefObj: (work@vscale_mul_div.result), line:110:62, endln:110:68
                            |vpiParent:
                            \_Operation: , line:110:28, endln:110:68
                            |vpiName:result
                            |vpiFullName:work@vscale_mul_div.result
                            |vpiActual:
                            \_Net: (work@vscale_mul_div.result), line:34:53, endln:34:59
                        |vpiLhs:
                        \_RefObj: (work@vscale_mul_div.result), line:110:18, endln:110:24
                          |vpiParent:
                          \_Assignment: , line:110:18, endln:110:68
                          |vpiName:result
                          |vpiFullName:work@vscale_mul_div.result
                          |vpiActual:
                          \_Net: (work@vscale_mul_div.result), line:34:53, endln:34:59
          |vpiCaseItem:
          \_CaseItem: , line:114:9, endln:116:12
            |vpiParent:
            \_CaseStmt: , line:87:7, endln:117:14
            |vpiExpr:
            \_RefObj: (work@vscale_mul_div.s_setup_output), line:114:9, endln:114:23
              |vpiParent:
              \_CaseItem: , line:114:9, endln:116:12
              |vpiName:s_setup_output
              |vpiFullName:work@vscale_mul_div.s_setup_output
              |vpiActual:
              \_Parameter: (work@vscale_mul_div.s_setup_output), line:23:15, endln:23:33
            |vpiStmt:
            \_Begin: (work@vscale_mul_div), line:114:26, endln:116:12
              |vpiParent:
              \_CaseItem: , line:114:9, endln:116:12
              |vpiFullName:work@vscale_mul_div
              |vpiStmt:
              \_Assignment: , line:115:12, endln:115:48
                |vpiParent:
                \_Begin: (work@vscale_mul_div), line:114:26, endln:116:12
                |vpiOpType:82
                |vpiRhs:
                \_Operation: , line:115:22, endln:115:48
                  |vpiParent:
                  \_Assignment: , line:115:12, endln:115:48
                  |vpiOpType:33
                  |vpiOperand:
                  \_Constant: , line:115:23, endln:115:34
                    |vpiParent:
                    \_Operation: , line:115:22, endln:115:48
                    |vpiDecompile:32'b0
                    |vpiSize:32
                    |BIN:0
                    |vpiConstType:3
                  |vpiOperand:
                  \_RefObj: (work@vscale_mul_div.final_result), line:115:35, endln:115:47
                    |vpiParent:
                    \_Operation: , line:115:22, endln:115:48
                    |vpiName:final_result
                    |vpiFullName:work@vscale_mul_div.final_result
                    |vpiActual:
                    \_Net: (work@vscale_mul_div.final_result), line:44:53, endln:44:65
                |vpiLhs:
                \_RefObj: (work@vscale_mul_div.result), line:115:12, endln:115:18
                  |vpiParent:
                  \_Assignment: , line:115:12, endln:115:48
                  |vpiName:result
                  |vpiFullName:work@vscale_mul_div.result
                  |vpiActual:
                  \_Net: (work@vscale_mul_div.result), line:34:53, endln:34:59
    |vpiAlwaysType:1
  |vpiContAssign:
  \_ContAssign: , line:54:11, endln:54:40
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiRhs:
    \_Operation: , line:54:24, endln:54:39
      |vpiParent:
      \_ContAssign: , line:54:11, endln:54:40
      |vpiOpType:14
      |vpiOperand:
      \_RefObj: (work@vscale_mul_div.state), line:54:24, endln:54:29
        |vpiParent:
        \_Operation: , line:54:24, endln:54:39
        |vpiName:state
        |vpiFullName:work@vscale_mul_div.state
        |vpiActual:
        \_Net: (work@vscale_mul_div.state), line:26:53, endln:26:58
      |vpiOperand:
      \_RefObj: (work@vscale_mul_div.s_idle), line:54:33, endln:54:39
        |vpiParent:
        \_Operation: , line:54:24, endln:54:39
        |vpiName:s_idle
        |vpiFullName:work@vscale_mul_div.s_idle
        |vpiActual:
        \_Parameter: (work@vscale_mul_div.s_idle), line:21:15, endln:21:25
    |vpiLhs:
    \_RefObj: (work@vscale_mul_div.req_ready), line:54:11, endln:54:20
      |vpiParent:
      \_ContAssign: , line:54:11, endln:54:40
      |vpiName:req_ready
      |vpiFullName:work@vscale_mul_div.req_ready
      |vpiActual:
      \_Net: (work@vscale_mul_div.req_ready), line:9:53, endln:9:62
  |vpiContAssign:
  \_ContAssign: , line:55:11, endln:55:41
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiRhs:
    \_Operation: , line:55:25, endln:55:40
      |vpiParent:
      \_ContAssign: , line:55:11, endln:55:41
      |vpiOpType:14
      |vpiOperand:
      \_RefObj: (work@vscale_mul_div.state), line:55:25, endln:55:30
        |vpiParent:
        \_Operation: , line:55:25, endln:55:40
        |vpiName:state
        |vpiFullName:work@vscale_mul_div.state
        |vpiActual:
        \_Net: (work@vscale_mul_div.state), line:26:53, endln:26:58
      |vpiOperand:
      \_RefObj: (work@vscale_mul_div.s_done), line:55:34, endln:55:40
        |vpiParent:
        \_Operation: , line:55:25, endln:55:40
        |vpiName:s_done
        |vpiFullName:work@vscale_mul_div.s_done
        |vpiActual:
        \_Parameter: (work@vscale_mul_div.s_done), line:24:15, endln:24:25
    |vpiLhs:
    \_RefObj: (work@vscale_mul_div.resp_valid), line:55:11, endln:55:21
      |vpiParent:
      \_ContAssign: , line:55:11, endln:55:41
      |vpiName:resp_valid
      |vpiFullName:work@vscale_mul_div.resp_valid
      |vpiActual:
      \_Net: (work@vscale_mul_div.resp_valid), line:16:53, endln:16:63
  |vpiContAssign:
  \_ContAssign: , line:56:11, endln:56:45
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiRhs:
    \_PartSelect: result (work@vscale_mul_div.result), line:56:25, endln:56:45
      |vpiParent:
      \_ContAssign: , line:56:11, endln:56:45
      |vpiName:result
      |vpiFullName:work@vscale_mul_div.result
      |vpiDefName:result
      |vpiActual:
      \_Net: (work@vscale_mul_div.result), line:34:53, endln:34:59
      |vpiConstantSelect:1
      |vpiLeftRange:
      \_Operation: , line:56:32, endln:56:42
        |vpiParent:
        \_PartSelect: result (work@vscale_mul_div.result), line:56:25, endln:56:45
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:4:24, endln:4:26
          |vpiParent:
          \_Operation: , line:56:32, endln:56:42
          |vpiDecompile:32
          |vpiSize:64
          |UINT:32
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:56:41, endln:56:42
          |vpiParent:
          \_Operation: , line:56:32, endln:56:42
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:56:43, endln:56:44
        |vpiParent:
        \_PartSelect: result (work@vscale_mul_div.result), line:56:25, endln:56:45
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiLhs:
    \_RefObj: (work@vscale_mul_div.resp_result), line:56:11, endln:56:22
      |vpiParent:
      \_ContAssign: , line:56:11, endln:56:45
      |vpiName:resp_result
      |vpiFullName:work@vscale_mul_div.resp_result
      |vpiActual:
      \_Net: (work@vscale_mul_div.resp_result), line:17:53, endln:17:64
  |vpiContAssign:
  \_ContAssign: , line:58:11, endln:58:57
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiRhs:
    \_FuncCall: (abs_input), line:58:22, endln:58:57
      |vpiParent:
      \_ContAssign: , line:58:11, endln:58:57
      |vpiTaskFunc:
      \_Function: (work@vscale_mul_div.abs_input), line:46:4, endln:52:15
      |vpiArgument:
      \_RefObj: (work@vscale_mul_div.req_in_1), line:58:32, endln:58:40
        |vpiParent:
        \_FuncCall: (abs_input), line:58:22, endln:58:57
        |vpiName:req_in_1
        |vpiFullName:work@vscale_mul_div.req_in_1
        |vpiActual:
        \_Net: (work@vscale_mul_div.req_in_1), line:14:53, endln:14:61
      |vpiArgument:
      \_RefObj: (work@vscale_mul_div.req_in_1_signed), line:58:41, endln:58:56
        |vpiParent:
        \_FuncCall: (abs_input), line:58:22, endln:58:57
        |vpiName:req_in_1_signed
        |vpiFullName:work@vscale_mul_div.req_in_1_signed
        |vpiActual:
        \_Net: (work@vscale_mul_div.req_in_1_signed), line:10:53, endln:10:68
      |vpiName:
      \_Identifier: (abs_input)
        |vpiParent:
        \_FuncCall: (abs_input), line:58:22, endln:58:57
        |vpiName:abs_input
    |vpiLhs:
    \_RefObj: (work@vscale_mul_div.abs_in_1), line:58:11, endln:58:19
      |vpiParent:
      \_ContAssign: , line:58:11, endln:58:57
      |vpiName:abs_in_1
      |vpiFullName:work@vscale_mul_div.abs_in_1
      |vpiActual:
      \_Net: (work@vscale_mul_div.abs_in_1), line:36:53, endln:36:61
  |vpiContAssign:
  \_ContAssign: , line:59:11, endln:59:62
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiRhs:
    \_Operation: , line:59:23, endln:59:62
      |vpiParent:
      \_ContAssign: , line:59:11, endln:59:62
      |vpiOpType:26
      |vpiOperand:
      \_RefObj: (work@vscale_mul_div.req_in_1_signed), line:59:23, endln:59:38
        |vpiParent:
        \_Operation: , line:59:23, endln:59:62
        |vpiName:req_in_1_signed
        |vpiFullName:work@vscale_mul_div.req_in_1_signed
        |vpiActual:
        \_Net: (work@vscale_mul_div.req_in_1_signed), line:10:53, endln:10:68
      |vpiOperand:
      \_BitSelect: (work@vscale_mul_div.req_in_1), line:59:50, endln:59:62
        |vpiParent:
        \_Operation: , line:59:23, endln:59:62
        |vpiName:req_in_1
        |vpiFullName:work@vscale_mul_div.req_in_1
        |vpiActual:
        \_Net: (work@vscale_mul_div.req_in_1), line:14:53, endln:14:61
        |vpiIndex:
        \_Operation: , line:59:51, endln:59:61
          |vpiParent:
          \_BitSelect: (work@vscale_mul_div.req_in_1), line:59:50, endln:59:62
          |vpiOpType:11
          |vpiOperand:
          \_Constant: , line:4:24, endln:4:26
            |vpiParent:
            \_Operation: , line:59:51, endln:59:61
            |vpiDecompile:32
            |vpiSize:64
            |UINT:32
            |vpiConstType:9
          |vpiOperand:
          \_Constant: , line:59:60, endln:59:61
            |vpiParent:
            \_Operation: , line:59:51, endln:59:61
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
    |vpiLhs:
    \_RefObj: (work@vscale_mul_div.sign_in_1), line:59:11, endln:59:20
      |vpiParent:
      \_ContAssign: , line:59:11, endln:59:62
      |vpiName:sign_in_1
      |vpiFullName:work@vscale_mul_div.sign_in_1
      |vpiActual:
      \_Net: (work@vscale_mul_div.sign_in_1), line:37:53, endln:37:62
  |vpiContAssign:
  \_ContAssign: , line:60:11, endln:60:57
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiRhs:
    \_FuncCall: (abs_input), line:60:22, endln:60:57
      |vpiParent:
      \_ContAssign: , line:60:11, endln:60:57
      |vpiTaskFunc:
      \_Function: (work@vscale_mul_div.abs_input), line:46:4, endln:52:15
      |vpiArgument:
      \_RefObj: (work@vscale_mul_div.req_in_2), line:60:32, endln:60:40
        |vpiParent:
        \_FuncCall: (abs_input), line:60:22, endln:60:57
        |vpiName:req_in_2
        |vpiFullName:work@vscale_mul_div.req_in_2
        |vpiActual:
        \_Net: (work@vscale_mul_div.req_in_2), line:15:53, endln:15:61
      |vpiArgument:
      \_RefObj: (work@vscale_mul_div.req_in_2_signed), line:60:41, endln:60:56
        |vpiParent:
        \_FuncCall: (abs_input), line:60:22, endln:60:57
        |vpiName:req_in_2_signed
        |vpiFullName:work@vscale_mul_div.req_in_2_signed
        |vpiActual:
        \_Net: (work@vscale_mul_div.req_in_2_signed), line:11:53, endln:11:68
      |vpiName:
      \_Identifier: (abs_input)
        |vpiParent:
        \_FuncCall: (abs_input), line:60:22, endln:60:57
        |vpiName:abs_input
    |vpiLhs:
    \_RefObj: (work@vscale_mul_div.abs_in_2), line:60:11, endln:60:19
      |vpiParent:
      \_ContAssign: , line:60:11, endln:60:57
      |vpiName:abs_in_2
      |vpiFullName:work@vscale_mul_div.abs_in_2
      |vpiActual:
      \_Net: (work@vscale_mul_div.abs_in_2), line:38:53, endln:38:61
  |vpiContAssign:
  \_ContAssign: , line:61:11, endln:61:62
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiRhs:
    \_Operation: , line:61:23, endln:61:62
      |vpiParent:
      \_ContAssign: , line:61:11, endln:61:62
      |vpiOpType:26
      |vpiOperand:
      \_RefObj: (work@vscale_mul_div.req_in_2_signed), line:61:23, endln:61:38
        |vpiParent:
        \_Operation: , line:61:23, endln:61:62
        |vpiName:req_in_2_signed
        |vpiFullName:work@vscale_mul_div.req_in_2_signed
        |vpiActual:
        \_Net: (work@vscale_mul_div.req_in_2_signed), line:11:53, endln:11:68
      |vpiOperand:
      \_BitSelect: (work@vscale_mul_div.req_in_2), line:61:50, endln:61:62
        |vpiParent:
        \_Operation: , line:61:23, endln:61:62
        |vpiName:req_in_2
        |vpiFullName:work@vscale_mul_div.req_in_2
        |vpiActual:
        \_Net: (work@vscale_mul_div.req_in_2), line:15:53, endln:15:61
        |vpiIndex:
        \_Operation: , line:61:51, endln:61:61
          |vpiParent:
          \_BitSelect: (work@vscale_mul_div.req_in_2), line:61:50, endln:61:62
          |vpiOpType:11
          |vpiOperand:
          \_Constant: , line:4:24, endln:4:26
            |vpiParent:
            \_Operation: , line:61:51, endln:61:61
            |vpiDecompile:32
            |vpiSize:64
            |UINT:32
            |vpiConstType:9
          |vpiOperand:
          \_Constant: , line:61:60, endln:61:61
            |vpiParent:
            \_Operation: , line:61:51, endln:61:61
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
    |vpiLhs:
    \_RefObj: (work@vscale_mul_div.sign_in_2), line:61:11, endln:61:20
      |vpiParent:
      \_ContAssign: , line:61:11, endln:61:62
      |vpiName:sign_in_2
      |vpiFullName:work@vscale_mul_div.sign_in_2
      |vpiActual:
      \_Net: (work@vscale_mul_div.sign_in_2), line:39:53, endln:39:62
  |vpiContAssign:
  \_ContAssign: , line:63:11, endln:63:25
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiRhs:
    \_Operation: , line:63:19, endln:63:25
      |vpiParent:
      \_ContAssign: , line:63:11, endln:63:25
      |vpiOpType:19
      |vpiOperand:
      \_RefObj: (work@vscale_mul_div.a), line:63:19, endln:63:20
        |vpiParent:
        \_Operation: , line:63:19, endln:63:25
        |vpiName:a
        |vpiFullName:work@vscale_mul_div.a
        |vpiActual:
        \_Net: (work@vscale_mul_div.a), line:31:53, endln:31:54
      |vpiOperand:
      \_RefObj: (work@vscale_mul_div.b), line:63:24, endln:63:25
        |vpiParent:
        \_Operation: , line:63:19, endln:63:25
        |vpiName:b
        |vpiFullName:work@vscale_mul_div.b
        |vpiActual:
        \_Net: (work@vscale_mul_div.b), line:32:53, endln:32:54
    |vpiLhs:
    \_RefObj: (work@vscale_mul_div.a_geq), line:63:11, endln:63:16
      |vpiParent:
      \_ContAssign: , line:63:11, endln:63:25
      |vpiName:a_geq
      |vpiFullName:work@vscale_mul_div.a_geq
      |vpiActual:
      \_Net: (work@vscale_mul_div.a_geq), line:41:53, endln:41:58
  |vpiContAssign:
  \_ContAssign: , line:64:11, endln:64:63
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiRhs:
    \_Operation: , line:64:26, endln:64:63
      |vpiParent:
      \_ContAssign: , line:64:11, endln:64:63
      |vpiOpType:32
      |vpiOperand:
      \_Operation: , line:64:27, endln:64:49
        |vpiParent:
        \_Operation: , line:64:26, endln:64:63
        |vpiOpType:14
        |vpiOperand:
        \_RefObj: (work@vscale_mul_div.out_sel), line:64:27, endln:64:34
          |vpiParent:
          \_Operation: , line:64:27, endln:64:49
          |vpiName:out_sel
          |vpiFullName:work@vscale_mul_div.out_sel
          |vpiActual:
          \_Net: (work@vscale_mul_div.out_sel), line:29:53, endln:29:60
        |vpiOperand:
        \_Constant: , line:9:20, endln:9:40
          |vpiParent:
          \_Operation: , line:64:27, endln:64:49
          |vpiDecompile:2'd2
          |vpiSize:2
          |DEC:2
          |vpiConstType:1
      |vpiOperand:
      \_RefObj: (work@vscale_mul_div.a), line:64:53, endln:64:54
        |vpiParent:
        \_Operation: , line:64:26, endln:64:63
        |vpiName:a
        |vpiFullName:work@vscale_mul_div.a
        |vpiActual:
        \_Net: (work@vscale_mul_div.a), line:31:53, endln:31:54
      |vpiOperand:
      \_RefObj: (work@vscale_mul_div.result), line:64:57, endln:64:63
        |vpiParent:
        \_Operation: , line:64:26, endln:64:63
        |vpiName:result
        |vpiFullName:work@vscale_mul_div.result
        |vpiActual:
        \_Net: (work@vscale_mul_div.result), line:34:53, endln:34:59
    |vpiLhs:
    \_RefObj: (work@vscale_mul_div.result_muxed), line:64:11, endln:64:23
      |vpiParent:
      \_ContAssign: , line:64:11, endln:64:63
      |vpiName:result_muxed
      |vpiFullName:work@vscale_mul_div.result_muxed
      |vpiActual:
      \_Net: (work@vscale_mul_div.result_muxed), line:42:53, endln:42:65
  |vpiContAssign:
  \_ContAssign: , line:65:11, endln:65:80
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiRhs:
    \_Operation: , line:65:34, endln:65:80
      |vpiParent:
      \_ContAssign: , line:65:11, endln:65:80
      |vpiOpType:32
      |vpiOperand:
      \_RefObj: (work@vscale_mul_div.negate_output), line:65:35, endln:65:48
        |vpiParent:
        \_Operation: , line:65:34, endln:65:80
        |vpiName:negate_output
        |vpiFullName:work@vscale_mul_div.negate_output
        |vpiActual:
        \_Net: (work@vscale_mul_div.negate_output), line:30:53, endln:30:66
      |vpiOperand:
      \_Operation: , line:65:52, endln:65:65
        |vpiParent:
        \_Operation: , line:65:34, endln:65:80
        |vpiOpType:1
        |vpiOperand:
        \_RefObj: (work@vscale_mul_div.result_muxed), line:65:53, endln:65:65
          |vpiParent:
          \_Operation: , line:65:52, endln:65:65
          |vpiName:result_muxed
          |vpiFullName:work@vscale_mul_div.result_muxed
          |vpiActual:
          \_Net: (work@vscale_mul_div.result_muxed), line:42:53, endln:42:65
      |vpiOperand:
      \_RefObj: (work@vscale_mul_div.result_muxed), line:65:68, endln:65:80
        |vpiParent:
        \_Operation: , line:65:34, endln:65:80
        |vpiName:result_muxed
        |vpiFullName:work@vscale_mul_div.result_muxed
        |vpiActual:
        \_Net: (work@vscale_mul_div.result_muxed), line:42:53, endln:42:65
    |vpiLhs:
    \_RefObj: (work@vscale_mul_div.result_muxed_negated), line:65:11, endln:65:31
      |vpiParent:
      \_ContAssign: , line:65:11, endln:65:80
      |vpiName:result_muxed_negated
      |vpiFullName:work@vscale_mul_div.result_muxed_negated
      |vpiActual:
      \_Net: (work@vscale_mul_div.result_muxed_negated), line:43:53, endln:43:73
  |vpiContAssign:
  \_ContAssign: , line:66:11, endln:66:128
    |vpiParent:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiRhs:
    \_Operation: , line:66:26, endln:66:128
      |vpiParent:
      \_ContAssign: , line:66:11, endln:66:128
      |vpiOpType:32
      |vpiOperand:
      \_Operation: , line:66:27, endln:66:48
        |vpiParent:
        \_Operation: , line:66:26, endln:66:128
        |vpiOpType:14
        |vpiOperand:
        \_RefObj: (work@vscale_mul_div.out_sel), line:66:27, endln:66:34
          |vpiParent:
          \_Operation: , line:66:27, endln:66:48
          |vpiName:out_sel
          |vpiFullName:work@vscale_mul_div.out_sel
          |vpiActual:
          \_Net: (work@vscale_mul_div.out_sel), line:29:53, endln:29:60
        |vpiOperand:
        \_Constant: , line:8:20, endln:8:40
          |vpiParent:
          \_Operation: , line:66:27, endln:66:48
          |vpiDecompile:2'd1
          |vpiSize:2
          |DEC:1
          |vpiConstType:1
      |vpiOperand:
      \_IndexedPartSelect: result_muxed_negated (work@vscale_mul_div.result_muxed_negated), line:66:73, endln:66:91
        |vpiParent:
        \_Operation: , line:66:26, endln:66:128
        |vpiName:result_muxed_negated
        |vpiFullName:work@vscale_mul_div.result_muxed_negated
        |vpiDefName:result_muxed_negated
        |vpiActual:
        \_Net: (work@vscale_mul_div.result_muxed_negated), line:43:53, endln:43:73
        |vpiConstantSelect:1
        |vpiIndexedPartSelectType:1
        |vpiBaseExpr:
        \_Constant: , line:4:24, endln:4:26
          |vpiParent:
          \_IndexedPartSelect: result_muxed_negated (work@vscale_mul_div.result_muxed_negated), line:66:73, endln:66:91
          |vpiDecompile:32
          |vpiSize:64
          |UINT:32
          |vpiConstType:9
        |vpiWidthExpr:
        \_Constant: , line:4:24, endln:4:26
          |vpiParent:
          \_IndexedPartSelect: result_muxed_negated (work@vscale_mul_div.result_muxed_negated), line:66:73, endln:66:91
          |vpiDecompile:32
          |vpiSize:64
          |UINT:32
          |vpiConstType:9
      |vpiOperand:
      \_IndexedPartSelect: result_muxed_negated (work@vscale_mul_div.result_muxed_negated), line:66:116, endln:66:127
        |vpiParent:
        \_Operation: , line:66:26, endln:66:128
        |vpiName:result_muxed_negated
        |vpiFullName:work@vscale_mul_div.result_muxed_negated
        |vpiDefName:result_muxed_negated
        |vpiActual:
        \_Net: (work@vscale_mul_div.result_muxed_negated), line:43:53, endln:43:73
        |vpiConstantSelect:1
        |vpiIndexedPartSelectType:1
        |vpiBaseExpr:
        \_Constant: , line:66:116, endln:66:117
          |vpiParent:
          \_IndexedPartSelect: result_muxed_negated (work@vscale_mul_div.result_muxed_negated), line:66:116, endln:66:127
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiWidthExpr:
        \_Constant: , line:4:24, endln:4:26
          |vpiParent:
          \_IndexedPartSelect: result_muxed_negated (work@vscale_mul_div.result_muxed_negated), line:66:116, endln:66:127
          |vpiDecompile:32
          |vpiSize:64
          |UINT:32
          |vpiConstType:9
    |vpiLhs:
    \_RefObj: (work@vscale_mul_div.final_result), line:66:11, endln:66:23
      |vpiParent:
      \_ContAssign: , line:66:11, endln:66:128
      |vpiName:final_result
      |vpiFullName:work@vscale_mul_div.final_result
      |vpiActual:
      \_Net: (work@vscale_mul_div.final_result), line:44:53, endln:44:65
|vpiAllModules:
\_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@vscale_pipeline)
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:work@vscale_pipeline
  |vpiInternalScope:
  \_Function: (work@vscale_pipeline.store_data), line:35:4, endln:46:15
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:
    \_Identifier: (store_data)
      |vpiParent:
      \_Function: (work@vscale_pipeline.store_data), line:35:4, endln:46:15
      |vpiName:store_data
    |vpiFullName:work@vscale_pipeline.store_data
    |vpiInternalScope:
    \_Begin: (work@vscale_pipeline.store_data), line:39:7, endln:45:10
      |vpiParent:
      \_Function: (work@vscale_pipeline.store_data), line:35:4, endln:46:15
      |vpiFullName:work@vscale_pipeline.store_data
      |vpiStmt:
      \_CaseStmt: , line:40:10, endln:44:17
        |vpiParent:
        \_Begin: (work@vscale_pipeline.store_data), line:39:7, endln:45:10
        |vpiCaseType:1
        |vpiCondition:
        \_RefObj: (work@vscale_pipeline.store_data.mem_type), line:40:16, endln:40:24
          |vpiParent:
          \_CaseStmt: , line:40:10, endln:44:17
          |vpiName:mem_type
          |vpiFullName:work@vscale_pipeline.store_data.mem_type
          |vpiActual:
          \_IODecl: (mem_type), line:38:53, endln:38:61
        |vpiCaseItem:
        \_CaseItem: , line:41:12, endln:41:55
          |vpiParent:
          \_CaseStmt: , line:40:10, endln:44:17
          |vpiExpr:
          \_Constant: , line:43:22, endln:43:40
            |vpiParent:
            \_CaseItem: , line:41:12, endln:41:55
            |vpiDecompile:3'd0
            |vpiSize:3
            |DEC:0
            |vpiConstType:1
          |vpiStmt:
          \_Assignment: , line:41:27, endln:41:54
            |vpiParent:
            \_CaseItem: , line:41:12, endln:41:55
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_Operation: , line:41:40, endln:41:54
              |vpiParent:
              \_Assignment: , line:41:27, endln:41:54
              |vpiOpType:34
              |vpiOperand:
              \_Constant: , line:41:41, endln:41:42
                |vpiParent:
                \_Operation: , line:41:40, endln:41:54
                |vpiDecompile:4
                |vpiSize:64
                |UINT:4
                |vpiConstType:9
              |vpiOperand:
              \_Operation: , line:41:42, endln:41:53
                |vpiParent:
                \_Operation: , line:41:40, endln:41:54
                |vpiOpType:33
                |vpiOperand:
                \_PartSelect: data (work@vscale_pipeline.store_data.data), line:41:43, endln:41:52
                  |vpiParent:
                  \_Operation: , line:41:42, endln:41:53
                  |vpiName:data
                  |vpiFullName:work@vscale_pipeline.store_data.data
                  |vpiDefName:data
                  |vpiActual:
                  \_IODecl: (data), line:37:53, endln:37:57
                  |vpiConstantSelect:1
                  |vpiLeftRange:
                  \_Constant: , line:41:48, endln:41:49
                    |vpiParent:
                    \_PartSelect: data (work@vscale_pipeline.store_data.data), line:41:43, endln:41:52
                    |vpiDecompile:7
                    |vpiSize:64
                    |UINT:7
                    |vpiConstType:9
                  |vpiRightRange:
                  \_Constant: , line:41:50, endln:41:51
                    |vpiParent:
                    \_PartSelect: data (work@vscale_pipeline.store_data.data), line:41:43, endln:41:52
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
            |vpiLhs:
            \_RefObj: (work@vscale_pipeline.store_data.store_data), line:41:27, endln:41:37
              |vpiParent:
              \_Assignment: , line:41:27, endln:41:54
              |vpiName:store_data
              |vpiFullName:work@vscale_pipeline.store_data.store_data
              |vpiActual:
              \_Function: (work@vscale_pipeline.store_data), line:35:4, endln:46:15
        |vpiCaseItem:
        \_CaseItem: , line:42:12, endln:42:56
          |vpiParent:
          \_CaseStmt: , line:40:10, endln:44:17
          |vpiExpr:
          \_Constant: , line:44:22, endln:44:40
            |vpiParent:
            \_CaseItem: , line:42:12, endln:42:56
            |vpiDecompile:3'd1
            |vpiSize:3
            |DEC:1
            |vpiConstType:1
          |vpiStmt:
          \_Assignment: , line:42:27, endln:42:55
            |vpiParent:
            \_CaseItem: , line:42:12, endln:42:56
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_Operation: , line:42:40, endln:42:55
              |vpiParent:
              \_Assignment: , line:42:27, endln:42:55
              |vpiOpType:34
              |vpiOperand:
              \_Constant: , line:42:41, endln:42:42
                |vpiParent:
                \_Operation: , line:42:40, endln:42:55
                |vpiDecompile:2
                |vpiSize:64
                |UINT:2
                |vpiConstType:9
              |vpiOperand:
              \_Operation: , line:42:42, endln:42:54
                |vpiParent:
                \_Operation: , line:42:40, endln:42:55
                |vpiOpType:33
                |vpiOperand:
                \_PartSelect: data (work@vscale_pipeline.store_data.data), line:42:43, endln:42:53
                  |vpiParent:
                  \_Operation: , line:42:42, endln:42:54
                  |vpiName:data
                  |vpiFullName:work@vscale_pipeline.store_data.data
                  |vpiDefName:data
                  |vpiActual:
                  \_IODecl: (data), line:37:53, endln:37:57
                  |vpiConstantSelect:1
                  |vpiLeftRange:
                  \_Constant: , line:42:48, endln:42:50
                    |vpiParent:
                    \_PartSelect: data (work@vscale_pipeline.store_data.data), line:42:43, endln:42:53
                    |vpiDecompile:15
                    |vpiSize:64
                    |UINT:15
                    |vpiConstType:9
                  |vpiRightRange:
                  \_Constant: , line:42:51, endln:42:52
                    |vpiParent:
                    \_PartSelect: data (work@vscale_pipeline.store_data.data), line:42:43, endln:42:53
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
            |vpiLhs:
            \_RefObj: (work@vscale_pipeline.store_data.store_data), line:42:27, endln:42:37
              |vpiParent:
              \_Assignment: , line:42:27, endln:42:55
              |vpiName:store_data
              |vpiFullName:work@vscale_pipeline.store_data.store_data
              |vpiActual:
              \_Function: (work@vscale_pipeline.store_data), line:35:4, endln:46:15
        |vpiCaseItem:
        \_CaseItem: , line:43:12, endln:43:40
          |vpiParent:
          \_CaseStmt: , line:40:10, endln:44:17
          |vpiStmt:
          \_Assignment: , line:43:22, endln:43:39
            |vpiParent:
            \_CaseItem: , line:43:12, endln:43:40
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_RefObj: (work@vscale_pipeline.store_data.data), line:43:35, endln:43:39
              |vpiParent:
              \_Assignment: , line:43:22, endln:43:39
              |vpiName:data
              |vpiFullName:work@vscale_pipeline.store_data.data
              |vpiActual:
              \_IODecl: (data), line:37:53, endln:37:57
            |vpiLhs:
            \_RefObj: (work@vscale_pipeline.store_data.store_data), line:43:22, endln:43:32
              |vpiParent:
              \_Assignment: , line:43:22, endln:43:39
              |vpiName:store_data
              |vpiFullName:work@vscale_pipeline.store_data.store_data
              |vpiActual:
              \_Function: (work@vscale_pipeline.store_data), line:35:4, endln:46:15
    |vpiTypespec:
    \_LogicTypespec: , line:35:13, endln:35:27
      |vpiParent:
      \_Function: (work@vscale_pipeline.store_data), line:35:4, endln:46:15
      |vpiRange:
      \_Range: , line:35:13, endln:35:27
        |vpiParent:
        \_LogicTypespec: , line:35:13, endln:35:27
        |vpiLeftRange:
        \_Operation: , line:35:14, endln:35:24
          |vpiParent:
          \_Range: , line:35:13, endln:35:27
          |vpiOpType:11
          |vpiOperand:
          \_Constant: , line:4:24, endln:4:26
            |vpiParent:
            \_Operation: , line:35:14, endln:35:24
            |vpiDecompile:32
            |vpiSize:64
            |UINT:32
            |vpiConstType:9
          |vpiOperand:
          \_Constant: , line:35:23, endln:35:24
            |vpiParent:
            \_Operation: , line:35:14, endln:35:24
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
        |vpiRightRange:
        \_Constant: , line:35:25, endln:35:26
          |vpiParent:
          \_Range: , line:35:13, endln:35:27
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiTypespec:
    \_LogicTypespec: , line:38:13, endln:38:34
      |vpiParent:
      \_Function: (work@vscale_pipeline.store_data), line:35:4, endln:46:15
      |vpiRange:
      \_Range: , line:38:13, endln:38:34
        |vpiParent:
        \_LogicTypespec: , line:38:13, endln:38:34
        |vpiLeftRange:
        \_Operation: , line:38:14, endln:38:31
          |vpiParent:
          \_Range: , line:38:13, endln:38:34
          |vpiOpType:11
          |vpiOperand:
          \_Constant: , line:42:24, endln:42:25
            |vpiParent:
            \_Operation: , line:38:14, endln:38:31
            |vpiDecompile:3
            |vpiSize:64
            |UINT:3
            |vpiConstType:9
          |vpiOperand:
          \_Constant: , line:38:30, endln:38:31
            |vpiParent:
            \_Operation: , line:38:14, endln:38:31
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
        |vpiRightRange:
        \_Constant: , line:38:32, endln:38:33
          |vpiParent:
          \_Range: , line:38:13, endln:38:34
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiImportTypespec:
    \_LogicTypespec: , line:35:13, endln:35:27
    |vpiImportTypespec:
    \_LogicTypespec: , line:38:13, endln:38:34
    |vpiVisibility:1
    |vpiReturn:
    \_RefTypespec: (work@vscale_pipeline.store_data), line:35:13, endln:35:27
      |vpiParent:
      \_Function: (work@vscale_pipeline.store_data), line:35:4, endln:46:15
      |vpiFullName:work@vscale_pipeline.store_data
      |vpiActual:
      \_LogicTypespec: , line:35:13, endln:35:27
    |vpiIODecl:
    \_IODecl: (addr), line:36:53, endln:36:57
      |vpiParent:
      \_Function: (work@vscale_pipeline.store_data), line:35:4, endln:46:15
      |vpiDirection:1
      |vpiName:addr
      |vpiTypespec:
      \_RefTypespec: (work@vscale_pipeline.store_data.addr), line:36:13, endln:36:27
        |vpiParent:
        \_IODecl: (addr), line:36:53, endln:36:57
        |vpiFullName:work@vscale_pipeline.store_data.addr
        |vpiActual:
        \_LogicTypespec: , line:35:13, endln:35:27
    |vpiIODecl:
    \_IODecl: (data), line:37:53, endln:37:57
      |vpiParent:
      \_Function: (work@vscale_pipeline.store_data), line:35:4, endln:46:15
      |vpiDirection:1
      |vpiName:data
      |vpiTypespec:
      \_RefTypespec: (work@vscale_pipeline.store_data.data), line:37:13, endln:37:27
        |vpiParent:
        \_IODecl: (data), line:37:53, endln:37:57
        |vpiFullName:work@vscale_pipeline.store_data.data
        |vpiActual:
        \_LogicTypespec: , line:35:13, endln:35:27
    |vpiIODecl:
    \_IODecl: (mem_type), line:38:53, endln:38:61
      |vpiParent:
      \_Function: (work@vscale_pipeline.store_data), line:35:4, endln:46:15
      |vpiDirection:1
      |vpiName:mem_type
      |vpiTypespec:
      \_RefTypespec: (work@vscale_pipeline.store_data.mem_type), line:38:13, endln:38:34
        |vpiParent:
        \_IODecl: (mem_type), line:38:53, endln:38:61
        |vpiFullName:work@vscale_pipeline.store_data.mem_type
        |vpiActual:
        \_LogicTypespec: , line:38:13, endln:38:34
    |vpiStmt:
    \_Begin: (work@vscale_pipeline.store_data), line:39:7, endln:45:10
  |vpiInternalScope:
  \_Function: (work@vscale_pipeline.load_data), line:48:4, endln:67:15
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:
    \_Identifier: (load_data)
      |vpiParent:
      \_Function: (work@vscale_pipeline.load_data), line:48:4, endln:67:15
      |vpiName:load_data
    |vpiFullName:work@vscale_pipeline.load_data
    |vpiInternalScope:
    \_Begin: (work@vscale_pipeline.load_data), line:55:7, endln:66:10
      |vpiParent:
      \_Function: (work@vscale_pipeline.load_data), line:48:4, endln:67:15
      |vpiFullName:work@vscale_pipeline.load_data
      |vpiStmt:
      \_Assignment: , line:56:10, endln:56:49
        |vpiParent:
        \_Begin: (work@vscale_pipeline.load_data), line:55:7, endln:66:10
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_Operation: , line:56:25, endln:56:49
          |vpiParent:
          \_Assignment: , line:56:10, endln:56:49
          |vpiOpType:23
          |vpiOperand:
          \_RefObj: (work@vscale_pipeline.load_data.data), line:56:25, endln:56:29
            |vpiParent:
            \_Operation: , line:56:25, endln:56:49
            |vpiName:data
            |vpiFullName:work@vscale_pipeline.load_data.data
            |vpiActual:
            \_IODecl: (data), line:50:49, endln:50:53
          |vpiOperand:
          \_Operation: , line:56:33, endln:56:49
            |vpiParent:
            \_Operation: , line:56:25, endln:56:49
            |vpiOpType:33
            |vpiOperand:
            \_PartSelect: addr (work@vscale_pipeline.load_data.addr), line:56:34, endln:56:43
              |vpiParent:
              \_Operation: , line:56:33, endln:56:49
              |vpiName:addr
              |vpiFullName:work@vscale_pipeline.load_data.addr
              |vpiDefName:addr
              |vpiActual:
              \_IODecl: (addr), line:49:49, endln:49:53
              |vpiConstantSelect:1
              |vpiLeftRange:
              \_Constant: , line:56:39, endln:56:40
                |vpiParent:
                \_PartSelect: addr (work@vscale_pipeline.load_data.addr), line:56:34, endln:56:43
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiConstType:9
              |vpiRightRange:
              \_Constant: , line:56:41, endln:56:42
                |vpiParent:
                \_PartSelect: addr (work@vscale_pipeline.load_data.addr), line:56:34, endln:56:43
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
            |vpiOperand:
            \_Constant: , line:56:44, endln:56:48
              |vpiParent:
              \_Operation: , line:56:33, endln:56:49
              |vpiDecompile:3'b0
              |vpiSize:3
              |BIN:0
              |vpiConstType:3
        |vpiLhs:
        \_RefObj: (work@vscale_pipeline.load_data.shifted_data), line:56:10, endln:56:22
          |vpiParent:
          \_Assignment: , line:56:10, endln:56:49
          |vpiName:shifted_data
          |vpiFullName:work@vscale_pipeline.load_data.shifted_data
          |vpiActual:
          \_Net: (work@vscale_pipeline.load_data.shifted_data), line:52:49, endln:52:61
      |vpiStmt:
      \_Assignment: , line:57:10, endln:57:49
        |vpiParent:
        \_Begin: (work@vscale_pipeline.load_data), line:55:7, endln:66:10
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_Operation: , line:57:21, endln:57:49
          |vpiParent:
          \_Assignment: , line:57:10, endln:57:49
          |vpiOpType:33
          |vpiOperand:
          \_Operation: , line:57:22, endln:57:43
            |vpiParent:
            \_Operation: , line:57:21, endln:57:49
            |vpiOpType:34
            |vpiOperand:
            \_Constant: , line:57:23, endln:57:25
              |vpiParent:
              \_Operation: , line:57:22, endln:57:43
              |vpiDecompile:24
              |vpiSize:64
              |UINT:24
              |vpiConstType:9
            |vpiOperand:
            \_Operation: , line:57:25, endln:57:42
              |vpiParent:
              \_Operation: , line:57:22, endln:57:43
              |vpiOpType:33
              |vpiOperand:
              \_BitSelect: (work@vscale_pipeline.load_data.shifted_data), line:57:38, endln:57:41
                |vpiParent:
                \_Operation: , line:57:25, endln:57:42
                |vpiName:shifted_data
                |vpiFullName:work@vscale_pipeline.load_data.shifted_data
                |vpiActual:
                \_Net: (work@vscale_pipeline.load_data.shifted_data), line:52:49, endln:52:61
                |vpiIndex:
                \_Constant: , line:57:39, endln:57:40
                  |vpiParent:
                  \_BitSelect: (work@vscale_pipeline.load_data.shifted_data), line:57:38, endln:57:41
                  |vpiDecompile:7
                  |vpiSize:64
                  |UINT:7
                  |vpiConstType:9
          |vpiOperand:
          \_Constant: , line:57:44, endln:57:48
            |vpiParent:
            \_Operation: , line:57:21, endln:57:49
            |vpiDecompile:8'b0
            |vpiSize:8
            |BIN:0
            |vpiConstType:3
        |vpiLhs:
        \_RefObj: (work@vscale_pipeline.load_data.b_extend), line:57:10, endln:57:18
          |vpiParent:
          \_Assignment: , line:57:10, endln:57:49
          |vpiName:b_extend
          |vpiFullName:work@vscale_pipeline.load_data.b_extend
          |vpiActual:
          \_Net: (work@vscale_pipeline.load_data.b_extend), line:53:49, endln:53:57
      |vpiStmt:
      \_Assignment: , line:58:10, endln:58:51
        |vpiParent:
        \_Begin: (work@vscale_pipeline.load_data), line:55:7, endln:66:10
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_Operation: , line:58:21, endln:58:51
          |vpiParent:
          \_Assignment: , line:58:10, endln:58:51
          |vpiOpType:33
          |vpiOperand:
          \_Operation: , line:58:22, endln:58:44
            |vpiParent:
            \_Operation: , line:58:21, endln:58:51
            |vpiOpType:34
            |vpiOperand:
            \_Constant: , line:58:23, endln:58:25
              |vpiParent:
              \_Operation: , line:58:22, endln:58:44
              |vpiDecompile:16
              |vpiSize:64
              |UINT:16
              |vpiConstType:9
            |vpiOperand:
            \_Operation: , line:58:25, endln:58:43
              |vpiParent:
              \_Operation: , line:58:22, endln:58:44
              |vpiOpType:33
              |vpiOperand:
              \_BitSelect: (work@vscale_pipeline.load_data.shifted_data), line:58:38, endln:58:42
                |vpiParent:
                \_Operation: , line:58:25, endln:58:43
                |vpiName:shifted_data
                |vpiFullName:work@vscale_pipeline.load_data.shifted_data
                |vpiActual:
                \_Net: (work@vscale_pipeline.load_data.shifted_data), line:52:49, endln:52:61
                |vpiIndex:
                \_Constant: , line:58:39, endln:58:41
                  |vpiParent:
                  \_BitSelect: (work@vscale_pipeline.load_data.shifted_data), line:58:38, endln:58:42
                  |vpiDecompile:15
                  |vpiSize:64
                  |UINT:15
                  |vpiConstType:9
          |vpiOperand:
          \_Constant: , line:58:45, endln:58:50
            |vpiParent:
            \_Operation: , line:58:21, endln:58:51
            |vpiDecompile:16'b0
            |vpiSize:16
            |BIN:0
            |vpiConstType:3
        |vpiLhs:
        \_RefObj: (work@vscale_pipeline.load_data.h_extend), line:58:10, endln:58:18
          |vpiParent:
          \_Assignment: , line:58:10, endln:58:51
          |vpiName:h_extend
          |vpiFullName:work@vscale_pipeline.load_data.h_extend
          |vpiActual:
          \_Net: (work@vscale_pipeline.load_data.h_extend), line:54:49, endln:54:57
      |vpiStmt:
      \_CaseStmt: , line:59:10, endln:65:17
        |vpiParent:
        \_Begin: (work@vscale_pipeline.load_data), line:55:7, endln:66:10
        |vpiCaseType:1
        |vpiCondition:
        \_RefObj: (work@vscale_pipeline.load_data.mem_type), line:59:16, endln:59:24
          |vpiParent:
          \_CaseStmt: , line:59:10, endln:65:17
          |vpiName:mem_type
          |vpiFullName:work@vscale_pipeline.load_data.mem_type
          |vpiActual:
          \_IODecl: (mem_type), line:51:49, endln:51:57
        |vpiCaseItem:
        \_CaseItem: , line:60:12, endln:60:80
          |vpiParent:
          \_CaseStmt: , line:59:10, endln:65:17
          |vpiExpr:
          \_Constant: , line:34:22, endln:34:40
            |vpiParent:
            \_CaseItem: , line:60:12, endln:60:80
            |vpiDecompile:3'd0
            |vpiSize:3
            |DEC:0
            |vpiConstType:1
          |vpiStmt:
          \_Assignment: , line:60:27, endln:60:79
            |vpiParent:
            \_CaseItem: , line:60:12, endln:60:80
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_Operation: , line:60:39, endln:60:79
              |vpiParent:
              \_Assignment: , line:60:27, endln:60:79
              |vpiOpType:29
              |vpiOperand:
              \_Operation: , line:60:40, endln:60:67
                |vpiParent:
                \_Operation: , line:60:39, endln:60:79
                |vpiOpType:28
                |vpiOperand:
                \_RefObj: (work@vscale_pipeline.load_data.shifted_data), line:60:40, endln:60:52
                  |vpiParent:
                  \_Operation: , line:60:40, endln:60:67
                  |vpiName:shifted_data
                  |vpiFullName:work@vscale_pipeline.load_data.shifted_data
                  |vpiActual:
                  \_Net: (work@vscale_pipeline.load_data.shifted_data), line:52:49, endln:52:61
                |vpiOperand:
                \_Constant: , line:60:55, endln:60:67
                  |vpiParent:
                  \_Operation: , line:60:40, endln:60:67
                  |vpiDecompile:32'hff
                  |vpiSize:32
                  |HEX:ff
                  |vpiConstType:5
              |vpiOperand:
              \_RefObj: (work@vscale_pipeline.load_data.b_extend), line:60:71, endln:60:79
                |vpiParent:
                \_Operation: , line:60:39, endln:60:79
                |vpiName:b_extend
                |vpiFullName:work@vscale_pipeline.load_data.b_extend
                |vpiActual:
                \_Net: (work@vscale_pipeline.load_data.b_extend), line:53:49, endln:53:57
            |vpiLhs:
            \_RefObj: (work@vscale_pipeline.load_data.load_data), line:60:27, endln:60:36
              |vpiParent:
              \_Assignment: , line:60:27, endln:60:79
              |vpiName:load_data
              |vpiFullName:work@vscale_pipeline.load_data.load_data
              |vpiActual:
              \_Function: (work@vscale_pipeline.load_data), line:48:4, endln:67:15
        |vpiCaseItem:
        \_CaseItem: , line:61:12, endln:61:82
          |vpiParent:
          \_CaseStmt: , line:59:10, endln:65:17
          |vpiExpr:
          \_Constant: , line:35:22, endln:35:40
            |vpiParent:
            \_CaseItem: , line:61:12, endln:61:82
            |vpiDecompile:3'd1
            |vpiSize:3
            |DEC:1
            |vpiConstType:1
          |vpiStmt:
          \_Assignment: , line:61:27, endln:61:81
            |vpiParent:
            \_CaseItem: , line:61:12, endln:61:82
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_Operation: , line:61:39, endln:61:81
              |vpiParent:
              \_Assignment: , line:61:27, endln:61:81
              |vpiOpType:29
              |vpiOperand:
              \_Operation: , line:61:40, endln:61:69
                |vpiParent:
                \_Operation: , line:61:39, endln:61:81
                |vpiOpType:28
                |vpiOperand:
                \_RefObj: (work@vscale_pipeline.load_data.shifted_data), line:61:40, endln:61:52
                  |vpiParent:
                  \_Operation: , line:61:40, endln:61:69
                  |vpiName:shifted_data
                  |vpiFullName:work@vscale_pipeline.load_data.shifted_data
                  |vpiActual:
                  \_Net: (work@vscale_pipeline.load_data.shifted_data), line:52:49, endln:52:61
                |vpiOperand:
                \_Constant: , line:61:55, endln:61:69
                  |vpiParent:
                  \_Operation: , line:61:40, endln:61:69
                  |vpiDecompile:32'hffff
                  |vpiSize:32
                  |HEX:ffff
                  |vpiConstType:5
              |vpiOperand:
              \_RefObj: (work@vscale_pipeline.load_data.h_extend), line:61:73, endln:61:81
                |vpiParent:
                \_Operation: , line:61:39, endln:61:81
                |vpiName:h_extend
                |vpiFullName:work@vscale_pipeline.load_data.h_extend
                |vpiActual:
                \_Net: (work@vscale_pipeline.load_data.h_extend), line:54:49, endln:54:57
            |vpiLhs:
            \_RefObj: (work@vscale_pipeline.load_data.load_data), line:61:27, endln:61:36
              |vpiParent:
              \_Assignment: , line:61:27, endln:61:81
              |vpiName:load_data
              |vpiFullName:work@vscale_pipeline.load_data.load_data
              |vpiActual:
              \_Function: (work@vscale_pipeline.load_data), line:48:4, endln:67:15
        |vpiCaseItem:
        \_CaseItem: , line:62:12, endln:62:70
          |vpiParent:
          \_CaseStmt: , line:59:10, endln:65:17
          |vpiExpr:
          \_Constant: , line:38:22, endln:38:40
            |vpiParent:
            \_CaseItem: , line:62:12, endln:62:70
            |vpiDecompile:3'd4
            |vpiSize:3
            |DEC:4
            |vpiConstType:1
          |vpiStmt:
          \_Assignment: , line:62:28, endln:62:69
            |vpiParent:
            \_CaseItem: , line:62:12, endln:62:70
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_Operation: , line:62:41, endln:62:68
              |vpiParent:
              \_Assignment: , line:62:28, endln:62:69
              |vpiOpType:28
              |vpiOperand:
              \_RefObj: (work@vscale_pipeline.load_data.shifted_data), line:62:41, endln:62:53
                |vpiParent:
                \_Operation: , line:62:41, endln:62:68
                |vpiName:shifted_data
                |vpiFullName:work@vscale_pipeline.load_data.shifted_data
                |vpiActual:
                \_Net: (work@vscale_pipeline.load_data.shifted_data), line:52:49, endln:52:61
              |vpiOperand:
              \_Constant: , line:62:56, endln:62:68
                |vpiParent:
                \_Operation: , line:62:41, endln:62:68
                |vpiDecompile:32'hff
                |vpiSize:32
                |HEX:ff
                |vpiConstType:5
            |vpiLhs:
            \_RefObj: (work@vscale_pipeline.load_data.load_data), line:62:28, endln:62:37
              |vpiParent:
              \_Assignment: , line:62:28, endln:62:69
              |vpiName:load_data
              |vpiFullName:work@vscale_pipeline.load_data.load_data
              |vpiActual:
              \_Function: (work@vscale_pipeline.load_data), line:48:4, endln:67:15
        |vpiCaseItem:
        \_CaseItem: , line:63:12, endln:63:72
          |vpiParent:
          \_CaseStmt: , line:59:10, endln:65:17
          |vpiExpr:
          \_Constant: , line:39:22, endln:39:40
            |vpiParent:
            \_CaseItem: , line:63:12, endln:63:72
            |vpiDecompile:3'd5
            |vpiSize:3
            |DEC:5
            |vpiConstType:1
          |vpiStmt:
          \_Assignment: , line:63:28, endln:63:71
            |vpiParent:
            \_CaseItem: , line:63:12, endln:63:72
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_Operation: , line:63:41, endln:63:70
              |vpiParent:
              \_Assignment: , line:63:28, endln:63:71
              |vpiOpType:28
              |vpiOperand:
              \_RefObj: (work@vscale_pipeline.load_data.shifted_data), line:63:41, endln:63:53
                |vpiParent:
                \_Operation: , line:63:41, endln:63:70
                |vpiName:shifted_data
                |vpiFullName:work@vscale_pipeline.load_data.shifted_data
                |vpiActual:
                \_Net: (work@vscale_pipeline.load_data.shifted_data), line:52:49, endln:52:61
              |vpiOperand:
              \_Constant: , line:63:56, endln:63:70
                |vpiParent:
                \_Operation: , line:63:41, endln:63:70
                |vpiDecompile:32'hffff
                |vpiSize:32
                |HEX:ffff
                |vpiConstType:5
            |vpiLhs:
            \_RefObj: (work@vscale_pipeline.load_data.load_data), line:63:28, endln:63:37
              |vpiParent:
              \_Assignment: , line:63:28, endln:63:71
              |vpiName:load_data
              |vpiFullName:work@vscale_pipeline.load_data.load_data
              |vpiActual:
              \_Function: (work@vscale_pipeline.load_data), line:48:4, endln:67:15
        |vpiCaseItem:
        \_CaseItem: , line:64:12, endln:64:47
          |vpiParent:
          \_CaseStmt: , line:59:10, endln:65:17
          |vpiStmt:
          \_Assignment: , line:64:22, endln:64:46
            |vpiParent:
            \_CaseItem: , line:64:12, endln:64:47
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_RefObj: (work@vscale_pipeline.load_data.shifted_data), line:64:34, endln:64:46
              |vpiParent:
              \_Assignment: , line:64:22, endln:64:46
              |vpiName:shifted_data
              |vpiFullName:work@vscale_pipeline.load_data.shifted_data
              |vpiActual:
              \_Net: (work@vscale_pipeline.load_data.shifted_data), line:52:49, endln:52:61
            |vpiLhs:
            \_RefObj: (work@vscale_pipeline.load_data.load_data), line:64:22, endln:64:31
              |vpiParent:
              \_Assignment: , line:64:22, endln:64:46
              |vpiName:load_data
              |vpiFullName:work@vscale_pipeline.load_data.load_data
              |vpiActual:
              \_Function: (work@vscale_pipeline.load_data), line:48:4, endln:67:15
    |vpiTypespec:
    \_LogicTypespec: , line:48:13, endln:48:27
      |vpiParent:
      \_Function: (work@vscale_pipeline.load_data), line:48:4, endln:67:15
      |vpiRange:
      \_Range: , line:48:13, endln:48:27
        |vpiParent:
        \_LogicTypespec: , line:48:13, endln:48:27
        |vpiLeftRange:
        \_Operation: , line:48:14, endln:48:24
          |vpiParent:
          \_Range: , line:48:13, endln:48:27
          |vpiOpType:11
          |vpiOperand:
          \_Constant: , line:4:24, endln:4:26
            |vpiParent:
            \_Operation: , line:48:14, endln:48:24
            |vpiDecompile:32
            |vpiSize:64
            |UINT:32
            |vpiConstType:9
          |vpiOperand:
          \_Constant: , line:48:23, endln:48:24
            |vpiParent:
            \_Operation: , line:48:14, endln:48:24
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
        |vpiRightRange:
        \_Constant: , line:48:25, endln:48:26
          |vpiParent:
          \_Range: , line:48:13, endln:48:27
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiTypespec:
    \_LogicTypespec: , line:51:13, endln:51:34
      |vpiParent:
      \_Function: (work@vscale_pipeline.load_data), line:48:4, endln:67:15
      |vpiRange:
      \_Range: , line:51:13, endln:51:34
        |vpiParent:
        \_LogicTypespec: , line:51:13, endln:51:34
        |vpiLeftRange:
        \_Operation: , line:51:14, endln:51:31
          |vpiParent:
          \_Range: , line:51:13, endln:51:34
          |vpiOpType:11
          |vpiOperand:
          \_Constant: , line:42:24, endln:42:25
            |vpiParent:
            \_Operation: , line:51:14, endln:51:31
            |vpiDecompile:3
            |vpiSize:64
            |UINT:3
            |vpiConstType:9
          |vpiOperand:
          \_Constant: , line:51:30, endln:51:31
            |vpiParent:
            \_Operation: , line:51:14, endln:51:31
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
        |vpiRightRange:
        \_Constant: , line:51:32, endln:51:33
          |vpiParent:
          \_Range: , line:51:13, endln:51:34
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiImportTypespec:
    \_LogicTypespec: , line:48:13, endln:48:27
    |vpiImportTypespec:
    \_LogicTypespec: , line:51:13, endln:51:34
    |vpiImportTypespec:
    \_Net: (work@vscale_pipeline.load_data.shifted_data), line:52:49, endln:52:61
      |vpiParent:
      \_Function: (work@vscale_pipeline.load_data), line:48:4, endln:67:15
      |vpiTypespec:
      \_RefTypespec: (work@vscale_pipeline.load_data.shifted_data), line:52:7, endln:52:25
        |vpiParent:
        \_Net: (work@vscale_pipeline.load_data.shifted_data), line:52:49, endln:52:61
        |vpiFullName:work@vscale_pipeline.load_data.shifted_data
        |vpiActual:
        \_LogicTypespec: , line:48:13, endln:48:27
      |vpiName:shifted_data
      |vpiFullName:work@vscale_pipeline.load_data.shifted_data
    |vpiImportTypespec:
    \_Net: (work@vscale_pipeline.load_data.b_extend), line:53:49, endln:53:57
      |vpiParent:
      \_Function: (work@vscale_pipeline.load_data), line:48:4, endln:67:15
      |vpiTypespec:
      \_RefTypespec: (work@vscale_pipeline.load_data.b_extend), line:53:7, endln:53:25
        |vpiParent:
        \_Net: (work@vscale_pipeline.load_data.b_extend), line:53:49, endln:53:57
        |vpiFullName:work@vscale_pipeline.load_data.b_extend
        |vpiActual:
        \_LogicTypespec: , line:48:13, endln:48:27
      |vpiName:b_extend
      |vpiFullName:work@vscale_pipeline.load_data.b_extend
    |vpiImportTypespec:
    \_Net: (work@vscale_pipeline.load_data.h_extend), line:54:49, endln:54:57
      |vpiParent:
      \_Function: (work@vscale_pipeline.load_data), line:48:4, endln:67:15
      |vpiTypespec:
      \_RefTypespec: (work@vscale_pipeline.load_data.h_extend), line:54:7, endln:54:25
        |vpiParent:
        \_Net: (work@vscale_pipeline.load_data.h_extend), line:54:49, endln:54:57
        |vpiFullName:work@vscale_pipeline.load_data.h_extend
        |vpiActual:
        \_LogicTypespec: , line:48:13, endln:48:27
      |vpiName:h_extend
      |vpiFullName:work@vscale_pipeline.load_data.h_extend
    |vpiVisibility:1
    |vpiReturn:
    \_RefTypespec: (work@vscale_pipeline.load_data), line:48:13, endln:48:27
      |vpiParent:
      \_Function: (work@vscale_pipeline.load_data), line:48:4, endln:67:15
      |vpiFullName:work@vscale_pipeline.load_data
      |vpiActual:
      \_LogicTypespec: , line:48:13, endln:48:27
    |vpiIODecl:
    \_IODecl: (addr), line:49:49, endln:49:53
      |vpiParent:
      \_Function: (work@vscale_pipeline.load_data), line:48:4, endln:67:15
      |vpiDirection:1
      |vpiName:addr
      |vpiTypespec:
      \_RefTypespec: (work@vscale_pipeline.load_data.addr), line:49:13, endln:49:27
        |vpiParent:
        \_IODecl: (addr), line:49:49, endln:49:53
        |vpiFullName:work@vscale_pipeline.load_data.addr
        |vpiActual:
        \_LogicTypespec: , line:48:13, endln:48:27
    |vpiIODecl:
    \_IODecl: (data), line:50:49, endln:50:53
      |vpiParent:
      \_Function: (work@vscale_pipeline.load_data), line:48:4, endln:67:15
      |vpiDirection:1
      |vpiName:data
      |vpiTypespec:
      \_RefTypespec: (work@vscale_pipeline.load_data.data), line:50:13, endln:50:27
        |vpiParent:
        \_IODecl: (data), line:50:49, endln:50:53
        |vpiFullName:work@vscale_pipeline.load_data.data
        |vpiActual:
        \_LogicTypespec: , line:48:13, endln:48:27
    |vpiIODecl:
    \_IODecl: (mem_type), line:51:49, endln:51:57
      |vpiParent:
      \_Function: (work@vscale_pipeline.load_data), line:48:4, endln:67:15
      |vpiDirection:1
      |vpiName:mem_type
      |vpiTypespec:
      \_RefTypespec: (work@vscale_pipeline.load_data.mem_type), line:51:13, endln:51:34
        |vpiParent:
        \_IODecl: (mem_type), line:51:49, endln:51:57
        |vpiFullName:work@vscale_pipeline.load_data.mem_type
        |vpiActual:
        \_LogicTypespec: , line:51:13, endln:51:34
    |vpiStmt:
    \_Begin: (work@vscale_pipeline.load_data), line:55:7, endln:66:10
  |vpiTypespec:
  \_ModuleTypespec: (vscale_ctrl)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:vscale_ctrl
    |vpiModule:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
  |vpiTypespec:
  \_ModuleTypespec: (vscale_PC_mux)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:vscale_PC_mux
    |vpiModule:
    \_Module: work@vscale_PC_mux (work@vscale_PC_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:4:1, endln:58:10
  |vpiTypespec:
  \_ModuleTypespec: (vscale_regfile)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:vscale_regfile
    |vpiModule:
    \_Module: work@vscale_regfile (work@vscale_regfile), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v, line:3:1, endln:38:10
  |vpiTypespec:
  \_ModuleTypespec: (vscale_imm_gen)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:vscale_imm_gen
    |vpiModule:
    \_Module: work@vscale_imm_gen (work@vscale_imm_gen), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_imm_gen.v, line:4:1, endln:20:10
  |vpiTypespec:
  \_ModuleTypespec: (vscale_src_a_mux)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:vscale_src_a_mux
    |vpiModule:
    \_Module: work@vscale_src_a_mux (work@vscale_src_a_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_a_mux.v, line:4:1, endln:20:10
  |vpiTypespec:
  \_ModuleTypespec: (vscale_src_b_mux)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:vscale_src_b_mux
    |vpiModule:
    \_Module: work@vscale_src_b_mux (work@vscale_src_b_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_b_mux.v, line:4:1, endln:21:10
  |vpiTypespec:
  \_ModuleTypespec: (vscale_alu)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:vscale_alu
    |vpiModule:
    \_Module: work@vscale_alu (work@vscale_alu), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v, line:4:1, endln:36:10
  |vpiTypespec:
  \_ModuleTypespec: (vscale_mul_div)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:vscale_mul_div
    |vpiModule:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
  |vpiTypespec:
  \_ModuleTypespec: (vscale_csr_file)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:vscale_csr_file
    |vpiModule:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
  |vpiTypespec:
  \_LogicTypespec: , line:10:16, endln:10:33
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiRange:
    \_Range: , line:10:16, endln:10:33
      |vpiParent:
      \_LogicTypespec: , line:10:16, endln:10:33
      |vpiLeftRange:
      \_Operation: , line:10:17, endln:10:30
        |vpiParent:
        \_Range: , line:10:16, endln:10:33
        |vpiOpType:18
        |vpiOperand:
        \_Operation: , line:1:20, endln:1:26
          |vpiParent:
          \_Operation: , line:10:17, endln:10:30
          |vpiOpType:20
          |vpiOperand:
          \_Constant: , line:1:20, endln:1:22
            |vpiParent:
            \_Operation: , line:1:20, endln:1:26
            |vpiDecompile:24
            |vpiSize:64
            |UINT:24
            |vpiConstType:9
          |vpiOperand:
          \_RefObj: (work@vscale_pipeline.EOF), line:1:23, endln:1:26
            |vpiParent:
            \_Operation: , line:1:20, endln:1:26
            |vpiName:EOF
            |vpiFullName:work@vscale_pipeline.EOF
            |vpiActual:
            \_Net: (work@vscale_pipeline.EOF), line:1:23, endln:1:26
        |vpiOperand:
        \_Operation: , line:10:28, endln:10:30
          |vpiParent:
          \_Operation: , line:10:17, endln:10:30
          |vpiOpType:1
          |vpiOperand:
          \_Constant: , line:10:29, endln:10:30
            |vpiParent:
            \_Operation: , line:10:28, endln:10:30
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:10:31, endln:10:32
        |vpiParent:
        \_Range: , line:10:16, endln:10:33
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:13:31, endln:13:45
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiRange:
    \_Range: , line:13:31, endln:13:45
      |vpiParent:
      \_LogicTypespec: , line:13:31, endln:13:45
      |vpiLeftRange:
      \_Operation: , line:13:32, endln:13:42
        |vpiParent:
        \_Range: , line:13:31, endln:13:45
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:4:24, endln:4:26
          |vpiParent:
          \_Operation: , line:13:32, endln:13:42
          |vpiDecompile:32
          |vpiSize:64
          |UINT:32
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:13:41, endln:13:42
          |vpiParent:
          \_Operation: , line:13:32, endln:13:42
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:13:43, endln:13:44
        |vpiParent:
        \_Range: , line:13:31, endln:13:45
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:19:31, endln:19:52
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiRange:
    \_Range: , line:19:31, endln:19:52
      |vpiParent:
      \_LogicTypespec: , line:19:31, endln:19:52
      |vpiLeftRange:
      \_Operation: , line:19:32, endln:19:49
        |vpiParent:
        \_Range: , line:19:31, endln:19:52
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:42:24, endln:42:25
          |vpiParent:
          \_Operation: , line:19:32, endln:19:49
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:19:48, endln:19:49
          |vpiParent:
          \_Operation: , line:19:32, endln:19:49
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:19:50, endln:19:51
        |vpiParent:
        \_Range: , line:19:31, endln:19:52
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:28:30, endln:28:51
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiRange:
    \_Range: , line:28:30, endln:28:51
      |vpiParent:
      \_LogicTypespec: , line:28:30, endln:28:51
      |vpiLeftRange:
      \_Operation: , line:28:31, endln:28:48
        |vpiParent:
        \_Range: , line:28:30, endln:28:51
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:1:28, endln:1:30
          |vpiParent:
          \_Operation: , line:28:31, endln:28:48
          |vpiDecompile:12
          |vpiSize:64
          |UINT:12
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:28:47, endln:28:48
          |vpiParent:
          \_Operation: , line:28:31, endln:28:48
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:28:49, endln:28:50
        |vpiParent:
        \_Range: , line:28:30, endln:28:51
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:29:30, endln:29:51
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiRange:
    \_Range: , line:29:30, endln:29:51
      |vpiParent:
      \_LogicTypespec: , line:29:30, endln:29:51
      |vpiLeftRange:
      \_Operation: , line:29:31, endln:29:48
        |vpiParent:
        \_Range: , line:29:30, endln:29:51
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:48:24, endln:48:26
          |vpiParent:
          \_Operation: , line:29:31, endln:29:48
          |vpiDecompile:64
          |vpiSize:64
          |UINT:64
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:29:47, endln:29:48
          |vpiParent:
          \_Operation: , line:29:31, endln:29:48
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:29:49, endln:29:50
        |vpiParent:
        \_Range: , line:29:30, endln:29:51
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:75:4, endln:75:8
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
  |vpiTypespec:
  \_LogicTypespec: , line:84:4, endln:84:8
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiRange:
    \_Range: , line:84:9, endln:84:30
      |vpiParent:
      \_LogicTypespec: , line:84:4, endln:84:8
      |vpiLeftRange:
      \_Operation: , line:84:10, endln:84:27
        |vpiParent:
        \_Range: , line:84:9, endln:84:30
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:21:24, endln:21:25
          |vpiParent:
          \_Operation: , line:84:10, endln:84:27
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:84:26, endln:84:27
          |vpiParent:
          \_Operation: , line:84:10, endln:84:27
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:84:28, endln:84:29
        |vpiParent:
        \_Range: , line:84:9, endln:84:30
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:88:4, endln:88:8
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiRange:
    \_Range: , line:88:9, endln:88:30
      |vpiParent:
      \_LogicTypespec: , line:88:4, endln:88:8
      |vpiLeftRange:
      \_Operation: , line:88:10, endln:88:27
        |vpiParent:
        \_Range: , line:88:9, endln:88:30
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:3:25, endln:3:26
          |vpiParent:
          \_Operation: , line:88:10, endln:88:27
          |vpiDecompile:5
          |vpiSize:64
          |UINT:5
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:88:26, endln:88:27
          |vpiParent:
          \_Operation: , line:88:10, endln:88:27
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:88:28, endln:88:29
        |vpiParent:
        \_Range: , line:88:9, endln:88:30
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:94:4, endln:94:8
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiRange:
    \_Range: , line:94:9, endln:94:28
      |vpiParent:
      \_LogicTypespec: , line:94:4, endln:94:8
      |vpiLeftRange:
      \_Operation: , line:94:10, endln:94:25
        |vpiParent:
        \_Range: , line:94:9, endln:94:28
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:1:22, endln:1:23
          |vpiParent:
          \_Operation: , line:94:10, endln:94:25
          |vpiDecompile:4
          |vpiSize:64
          |UINT:4
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:94:24, endln:94:25
          |vpiParent:
          \_Operation: , line:94:10, endln:94:25
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:94:26, endln:94:27
        |vpiParent:
        \_Range: , line:94:9, endln:94:28
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:107:4, endln:107:8
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiRange:
    \_Range: , line:107:9, endln:107:32
      |vpiParent:
      \_LogicTypespec: , line:107:4, endln:107:8
      |vpiLeftRange:
      \_Operation: , line:107:10, endln:107:29
        |vpiParent:
        \_Range: , line:107:9, endln:107:32
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:6:26, endln:6:27
          |vpiParent:
          \_Operation: , line:107:10, endln:107:29
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:107:28, endln:107:29
          |vpiParent:
          \_Operation: , line:107:10, endln:107:29
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:107:30, endln:107:31
        |vpiParent:
        \_Range: , line:107:9, endln:107:32
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:129:4, endln:129:8
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiRange:
    \_Range: , line:129:9, endln:129:29
      |vpiParent:
      \_LogicTypespec: , line:129:4, endln:129:8
      |vpiLeftRange:
      \_Operation: , line:129:10, endln:129:26
        |vpiParent:
        \_Range: , line:129:9, endln:129:29
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:35:23, endln:35:24
          |vpiParent:
          \_Operation: , line:129:10, endln:129:26
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:129:25, endln:129:26
          |vpiParent:
          \_Operation: , line:129:10, endln:129:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:129:27, endln:129:28
        |vpiParent:
        \_Range: , line:129:9, endln:129:29
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:131:4, endln:131:8
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiRange:
    \_Range: , line:131:9, endln:131:25
      |vpiParent:
      \_LogicTypespec: , line:131:4, endln:131:8
      |vpiLeftRange:
      \_Operation: , line:131:10, endln:131:22
        |vpiParent:
        \_Range: , line:131:9, endln:131:25
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:59:23, endln:59:24
          |vpiParent:
          \_Operation: , line:131:10, endln:131:22
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:131:21, endln:131:22
          |vpiParent:
          \_Operation: , line:131:10, endln:131:22
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:131:23, endln:131:24
        |vpiParent:
        \_Range: , line:131:9, endln:131:25
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:139:4, endln:139:8
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiRange:
    \_Range: , line:139:9, endln:139:27
      |vpiParent:
      \_LogicTypespec: , line:139:4, endln:139:8
      |vpiLeftRange:
      \_Operation: , line:139:10, endln:139:24
        |vpiParent:
        \_Range: , line:139:9, endln:139:27
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:42:42, endln:42:43
          |vpiParent:
          \_Operation: , line:139:10, endln:139:24
          |vpiDecompile:4
          |vpiSize:64
          |UINT:4
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:139:23, endln:139:24
          |vpiParent:
          \_Operation: , line:139:10, endln:139:24
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:139:25, endln:139:26
        |vpiParent:
        \_Range: , line:139:9, endln:139:27
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_Function: (work@vscale_pipeline.store_data), line:35:4, endln:46:15
  |vpiImportTypespec:
  \_Function: (work@vscale_pipeline.load_data), line:48:4, endln:67:15
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.clk), line:9:37, endln:9:40
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:clk
    |vpiFullName:work@vscale_pipeline.clk
  |vpiImportTypespec:
  \_LogicTypespec: , line:10:16, endln:10:33
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.ext_interrupts), line:10:39, endln:10:53
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.ext_interrupts), line:10:16, endln:10:33
      |vpiParent:
      \_Net: (work@vscale_pipeline.ext_interrupts), line:10:39, endln:10:53
      |vpiFullName:work@vscale_pipeline.ext_interrupts
      |vpiActual:
      \_LogicTypespec: , line:10:16, endln:10:33
    |vpiName:ext_interrupts
    |vpiFullName:work@vscale_pipeline.ext_interrupts
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.reset), line:11:37, endln:11:42
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:reset
    |vpiFullName:work@vscale_pipeline.reset
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.imem_wait), line:12:37, endln:12:46
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:imem_wait
    |vpiFullName:work@vscale_pipeline.imem_wait
  |vpiImportTypespec:
  \_LogicTypespec: , line:13:31, endln:13:45
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.imem_addr), line:13:51, endln:13:60
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.imem_addr), line:13:31, endln:13:45
      |vpiParent:
      \_Net: (work@vscale_pipeline.imem_addr), line:13:51, endln:13:60
      |vpiFullName:work@vscale_pipeline.imem_addr
      |vpiActual:
      \_LogicTypespec: , line:13:31, endln:13:45
    |vpiName:imem_addr
    |vpiFullName:work@vscale_pipeline.imem_addr
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.imem_rdata), line:14:50, endln:14:60
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.imem_rdata), line:14:30, endln:14:44
      |vpiParent:
      \_Net: (work@vscale_pipeline.imem_rdata), line:14:50, endln:14:60
      |vpiFullName:work@vscale_pipeline.imem_rdata
      |vpiActual:
      \_LogicTypespec: , line:13:31, endln:13:45
    |vpiName:imem_rdata
    |vpiFullName:work@vscale_pipeline.imem_rdata
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.imem_badmem_e), line:15:37, endln:15:50
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:imem_badmem_e
    |vpiFullName:work@vscale_pipeline.imem_badmem_e
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.dmem_wait), line:16:37, endln:16:46
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:dmem_wait
    |vpiFullName:work@vscale_pipeline.dmem_wait
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.dmem_en), line:17:38, endln:17:45
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:dmem_en
    |vpiFullName:work@vscale_pipeline.dmem_en
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.dmem_wen), line:18:38, endln:18:46
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:dmem_wen
    |vpiFullName:work@vscale_pipeline.dmem_wen
  |vpiImportTypespec:
  \_LogicTypespec: , line:19:31, endln:19:52
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.dmem_size), line:19:53, endln:19:62
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.dmem_size), line:19:31, endln:19:52
      |vpiParent:
      \_Net: (work@vscale_pipeline.dmem_size), line:19:53, endln:19:62
      |vpiFullName:work@vscale_pipeline.dmem_size
      |vpiActual:
      \_LogicTypespec: , line:19:31, endln:19:52
    |vpiName:dmem_size
    |vpiFullName:work@vscale_pipeline.dmem_size
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.dmem_addr), line:20:51, endln:20:60
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.dmem_addr), line:20:31, endln:20:45
      |vpiParent:
      \_Net: (work@vscale_pipeline.dmem_addr), line:20:51, endln:20:60
      |vpiFullName:work@vscale_pipeline.dmem_addr
      |vpiActual:
      \_LogicTypespec: , line:13:31, endln:13:45
    |vpiName:dmem_addr
    |vpiFullName:work@vscale_pipeline.dmem_addr
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.dmem_wdata_delayed), line:21:51, endln:21:69
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.dmem_wdata_delayed), line:21:31, endln:21:45
      |vpiParent:
      \_Net: (work@vscale_pipeline.dmem_wdata_delayed), line:21:51, endln:21:69
      |vpiFullName:work@vscale_pipeline.dmem_wdata_delayed
      |vpiActual:
      \_LogicTypespec: , line:13:31, endln:13:45
    |vpiName:dmem_wdata_delayed
    |vpiFullName:work@vscale_pipeline.dmem_wdata_delayed
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.dmem_rdata), line:22:50, endln:22:60
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.dmem_rdata), line:22:30, endln:22:44
      |vpiParent:
      \_Net: (work@vscale_pipeline.dmem_rdata), line:22:50, endln:22:60
      |vpiFullName:work@vscale_pipeline.dmem_rdata
      |vpiActual:
      \_LogicTypespec: , line:13:31, endln:13:45
    |vpiName:dmem_rdata
    |vpiFullName:work@vscale_pipeline.dmem_rdata
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.dmem_badmem_e), line:23:37, endln:23:50
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:dmem_badmem_e
    |vpiFullName:work@vscale_pipeline.dmem_badmem_e
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.htif_reset), line:24:37, endln:24:47
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:htif_reset
    |vpiFullName:work@vscale_pipeline.htif_reset
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.htif_pcr_req_valid), line:25:37, endln:25:55
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:htif_pcr_req_valid
    |vpiFullName:work@vscale_pipeline.htif_pcr_req_valid
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.htif_pcr_req_ready), line:26:38, endln:26:56
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:htif_pcr_req_ready
    |vpiFullName:work@vscale_pipeline.htif_pcr_req_ready
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.htif_pcr_req_rw), line:27:37, endln:27:52
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:htif_pcr_req_rw
    |vpiFullName:work@vscale_pipeline.htif_pcr_req_rw
  |vpiImportTypespec:
  \_LogicTypespec: , line:28:30, endln:28:51
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.htif_pcr_req_addr), line:28:53, endln:28:70
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.htif_pcr_req_addr), line:28:30, endln:28:51
      |vpiParent:
      \_Net: (work@vscale_pipeline.htif_pcr_req_addr), line:28:53, endln:28:70
      |vpiFullName:work@vscale_pipeline.htif_pcr_req_addr
      |vpiActual:
      \_LogicTypespec: , line:28:30, endln:28:51
    |vpiName:htif_pcr_req_addr
    |vpiFullName:work@vscale_pipeline.htif_pcr_req_addr
  |vpiImportTypespec:
  \_LogicTypespec: , line:29:30, endln:29:51
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.htif_pcr_req_data), line:29:53, endln:29:70
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.htif_pcr_req_data), line:29:30, endln:29:51
      |vpiParent:
      \_Net: (work@vscale_pipeline.htif_pcr_req_data), line:29:53, endln:29:70
      |vpiFullName:work@vscale_pipeline.htif_pcr_req_data
      |vpiActual:
      \_LogicTypespec: , line:29:30, endln:29:51
    |vpiName:htif_pcr_req_data
    |vpiFullName:work@vscale_pipeline.htif_pcr_req_data
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.htif_pcr_resp_valid), line:30:38, endln:30:57
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:htif_pcr_resp_valid
    |vpiFullName:work@vscale_pipeline.htif_pcr_resp_valid
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.htif_pcr_resp_ready), line:31:37, endln:31:56
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:htif_pcr_resp_ready
    |vpiFullName:work@vscale_pipeline.htif_pcr_resp_ready
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.htif_pcr_resp_data), line:32:53, endln:32:71
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.htif_pcr_resp_data), line:32:31, endln:32:52
      |vpiParent:
      \_Net: (work@vscale_pipeline.htif_pcr_resp_data), line:32:53, endln:32:71
      |vpiFullName:work@vscale_pipeline.htif_pcr_resp_data
      |vpiActual:
      \_LogicTypespec: , line:29:30, endln:29:51
    |vpiName:htif_pcr_resp_data
    |vpiFullName:work@vscale_pipeline.htif_pcr_resp_data
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.PC_src_sel), line:69:49, endln:69:59
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.PC_src_sel), line:69:4, endln:69:8
      |vpiParent:
      \_Net: (work@vscale_pipeline.PC_src_sel), line:69:49, endln:69:59
      |vpiFullName:work@vscale_pipeline.PC_src_sel
      |vpiActual:
      \_LogicTypespec: , line:19:31, endln:19:52
    |vpiName:PC_src_sel
    |vpiFullName:work@vscale_pipeline.PC_src_sel
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.PC_PIF), line:70:49, endln:70:55
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.PC_PIF), line:70:4, endln:70:8
      |vpiParent:
      \_Net: (work@vscale_pipeline.PC_PIF), line:70:49, endln:70:55
      |vpiFullName:work@vscale_pipeline.PC_PIF
      |vpiActual:
      \_LogicTypespec: , line:13:31, endln:13:45
    |vpiName:PC_PIF
    |vpiFullName:work@vscale_pipeline.PC_PIF
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.PC_IF), line:73:49, endln:73:54
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.PC_IF), line:73:4, endln:73:22
      |vpiParent:
      \_Net: (work@vscale_pipeline.PC_IF), line:73:49, endln:73:54
      |vpiFullName:work@vscale_pipeline.PC_IF
      |vpiActual:
      \_LogicTypespec: , line:13:31, endln:13:45
    |vpiName:PC_IF
    |vpiFullName:work@vscale_pipeline.PC_IF
    |vpiNetType:48
  |vpiImportTypespec:
  \_LogicTypespec: , line:75:4, endln:75:8
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.kill_IF), line:75:49, endln:75:56
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.kill_IF), line:75:4, endln:75:8
      |vpiParent:
      \_Net: (work@vscale_pipeline.kill_IF), line:75:49, endln:75:56
      |vpiFullName:work@vscale_pipeline.kill_IF
      |vpiActual:
      \_LogicTypespec: , line:75:4, endln:75:8
    |vpiName:kill_IF
    |vpiFullName:work@vscale_pipeline.kill_IF
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.stall_IF), line:76:49, endln:76:57
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.stall_IF), line:76:4, endln:76:8
      |vpiParent:
      \_Net: (work@vscale_pipeline.stall_IF), line:76:49, endln:76:57
      |vpiFullName:work@vscale_pipeline.stall_IF
      |vpiActual:
      \_LogicTypespec: , line:75:4, endln:75:8
    |vpiName:stall_IF
    |vpiFullName:work@vscale_pipeline.stall_IF
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.PC_DX), line:79:49, endln:79:54
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.PC_DX), line:79:4, endln:79:22
      |vpiParent:
      \_Net: (work@vscale_pipeline.PC_DX), line:79:49, endln:79:54
      |vpiFullName:work@vscale_pipeline.PC_DX
      |vpiActual:
      \_LogicTypespec: , line:13:31, endln:13:45
    |vpiName:PC_DX
    |vpiFullName:work@vscale_pipeline.PC_DX
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.inst_DX), line:80:49, endln:80:56
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.inst_DX), line:80:4, endln:80:25
      |vpiParent:
      \_Net: (work@vscale_pipeline.inst_DX), line:80:49, endln:80:56
      |vpiFullName:work@vscale_pipeline.inst_DX
      |vpiActual:
      \_LogicTypespec: , line:13:31, endln:13:45
    |vpiName:inst_DX
    |vpiFullName:work@vscale_pipeline.inst_DX
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.kill_DX), line:82:49, endln:82:56
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.kill_DX), line:82:4, endln:82:8
      |vpiParent:
      \_Net: (work@vscale_pipeline.kill_DX), line:82:49, endln:82:56
      |vpiFullName:work@vscale_pipeline.kill_DX
      |vpiActual:
      \_LogicTypespec: , line:75:4, endln:75:8
    |vpiName:kill_DX
    |vpiFullName:work@vscale_pipeline.kill_DX
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.stall_DX), line:83:49, endln:83:57
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.stall_DX), line:83:4, endln:83:8
      |vpiParent:
      \_Net: (work@vscale_pipeline.stall_DX), line:83:49, endln:83:57
      |vpiFullName:work@vscale_pipeline.stall_DX
      |vpiActual:
      \_LogicTypespec: , line:75:4, endln:75:8
    |vpiName:stall_DX
    |vpiFullName:work@vscale_pipeline.stall_DX
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: , line:84:4, endln:84:8
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.imm_type), line:84:49, endln:84:57
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.imm_type), line:84:4, endln:84:8
      |vpiParent:
      \_Net: (work@vscale_pipeline.imm_type), line:84:49, endln:84:57
      |vpiFullName:work@vscale_pipeline.imm_type
      |vpiActual:
      \_LogicTypespec: , line:84:4, endln:84:8
    |vpiName:imm_type
    |vpiFullName:work@vscale_pipeline.imm_type
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.imm), line:85:49, endln:85:52
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.imm), line:85:4, endln:85:8
      |vpiParent:
      \_Net: (work@vscale_pipeline.imm), line:85:49, endln:85:52
      |vpiFullName:work@vscale_pipeline.imm
      |vpiActual:
      \_LogicTypespec: , line:13:31, endln:13:45
    |vpiName:imm
    |vpiFullName:work@vscale_pipeline.imm
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.src_a_sel), line:86:49, endln:86:58
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.src_a_sel), line:86:4, endln:86:8
      |vpiParent:
      \_Net: (work@vscale_pipeline.src_a_sel), line:86:49, endln:86:58
      |vpiFullName:work@vscale_pipeline.src_a_sel
      |vpiActual:
      \_LogicTypespec: , line:84:4, endln:84:8
    |vpiName:src_a_sel
    |vpiFullName:work@vscale_pipeline.src_a_sel
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.src_b_sel), line:87:49, endln:87:58
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.src_b_sel), line:87:4, endln:87:8
      |vpiParent:
      \_Net: (work@vscale_pipeline.src_b_sel), line:87:49, endln:87:58
      |vpiFullName:work@vscale_pipeline.src_b_sel
      |vpiActual:
      \_LogicTypespec: , line:84:4, endln:84:8
    |vpiName:src_b_sel
    |vpiFullName:work@vscale_pipeline.src_b_sel
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: , line:88:4, endln:88:8
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.rs1_addr), line:88:49, endln:88:57
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.rs1_addr), line:88:4, endln:88:8
      |vpiParent:
      \_Net: (work@vscale_pipeline.rs1_addr), line:88:49, endln:88:57
      |vpiFullName:work@vscale_pipeline.rs1_addr
      |vpiActual:
      \_LogicTypespec: , line:88:4, endln:88:8
    |vpiName:rs1_addr
    |vpiFullName:work@vscale_pipeline.rs1_addr
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.rs1_data), line:89:49, endln:89:57
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.rs1_data), line:89:4, endln:89:8
      |vpiParent:
      \_Net: (work@vscale_pipeline.rs1_data), line:89:49, endln:89:57
      |vpiFullName:work@vscale_pipeline.rs1_data
      |vpiActual:
      \_LogicTypespec: , line:13:31, endln:13:45
    |vpiName:rs1_data
    |vpiFullName:work@vscale_pipeline.rs1_data
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.rs1_data_bypassed), line:90:49, endln:90:66
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.rs1_data_bypassed), line:90:4, endln:90:8
      |vpiParent:
      \_Net: (work@vscale_pipeline.rs1_data_bypassed), line:90:49, endln:90:66
      |vpiFullName:work@vscale_pipeline.rs1_data_bypassed
      |vpiActual:
      \_LogicTypespec: , line:13:31, endln:13:45
    |vpiName:rs1_data_bypassed
    |vpiFullName:work@vscale_pipeline.rs1_data_bypassed
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.rs2_addr), line:91:49, endln:91:57
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.rs2_addr), line:91:4, endln:91:8
      |vpiParent:
      \_Net: (work@vscale_pipeline.rs2_addr), line:91:49, endln:91:57
      |vpiFullName:work@vscale_pipeline.rs2_addr
      |vpiActual:
      \_LogicTypespec: , line:88:4, endln:88:8
    |vpiName:rs2_addr
    |vpiFullName:work@vscale_pipeline.rs2_addr
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.rs2_data), line:92:49, endln:92:57
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.rs2_data), line:92:4, endln:92:8
      |vpiParent:
      \_Net: (work@vscale_pipeline.rs2_data), line:92:49, endln:92:57
      |vpiFullName:work@vscale_pipeline.rs2_data
      |vpiActual:
      \_LogicTypespec: , line:13:31, endln:13:45
    |vpiName:rs2_data
    |vpiFullName:work@vscale_pipeline.rs2_data
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.rs2_data_bypassed), line:93:49, endln:93:66
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.rs2_data_bypassed), line:93:4, endln:93:8
      |vpiParent:
      \_Net: (work@vscale_pipeline.rs2_data_bypassed), line:93:49, endln:93:66
      |vpiFullName:work@vscale_pipeline.rs2_data_bypassed
      |vpiActual:
      \_LogicTypespec: , line:13:31, endln:13:45
    |vpiName:rs2_data_bypassed
    |vpiFullName:work@vscale_pipeline.rs2_data_bypassed
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: , line:94:4, endln:94:8
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.alu_op), line:94:49, endln:94:55
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.alu_op), line:94:4, endln:94:8
      |vpiParent:
      \_Net: (work@vscale_pipeline.alu_op), line:94:49, endln:94:55
      |vpiFullName:work@vscale_pipeline.alu_op
      |vpiActual:
      \_LogicTypespec: , line:94:4, endln:94:8
    |vpiName:alu_op
    |vpiFullName:work@vscale_pipeline.alu_op
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.alu_src_a), line:95:49, endln:95:58
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.alu_src_a), line:95:4, endln:95:8
      |vpiParent:
      \_Net: (work@vscale_pipeline.alu_src_a), line:95:49, endln:95:58
      |vpiFullName:work@vscale_pipeline.alu_src_a
      |vpiActual:
      \_LogicTypespec: , line:13:31, endln:13:45
    |vpiName:alu_src_a
    |vpiFullName:work@vscale_pipeline.alu_src_a
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.alu_src_b), line:96:49, endln:96:58
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.alu_src_b), line:96:4, endln:96:8
      |vpiParent:
      \_Net: (work@vscale_pipeline.alu_src_b), line:96:49, endln:96:58
      |vpiFullName:work@vscale_pipeline.alu_src_b
      |vpiActual:
      \_LogicTypespec: , line:13:31, endln:13:45
    |vpiName:alu_src_b
    |vpiFullName:work@vscale_pipeline.alu_src_b
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.alu_out), line:97:49, endln:97:56
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.alu_out), line:97:4, endln:97:8
      |vpiParent:
      \_Net: (work@vscale_pipeline.alu_out), line:97:49, endln:97:56
      |vpiFullName:work@vscale_pipeline.alu_out
      |vpiActual:
      \_LogicTypespec: , line:13:31, endln:13:45
    |vpiName:alu_out
    |vpiFullName:work@vscale_pipeline.alu_out
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.cmp_true), line:98:49, endln:98:57
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.cmp_true), line:98:4, endln:98:8
      |vpiParent:
      \_Net: (work@vscale_pipeline.cmp_true), line:98:49, endln:98:57
      |vpiFullName:work@vscale_pipeline.cmp_true
      |vpiActual:
      \_LogicTypespec: , line:75:4, endln:75:8
    |vpiName:cmp_true
    |vpiFullName:work@vscale_pipeline.cmp_true
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.bypass_rs1), line:99:49, endln:99:59
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.bypass_rs1), line:99:4, endln:99:8
      |vpiParent:
      \_Net: (work@vscale_pipeline.bypass_rs1), line:99:49, endln:99:59
      |vpiFullName:work@vscale_pipeline.bypass_rs1
      |vpiActual:
      \_LogicTypespec: , line:75:4, endln:75:8
    |vpiName:bypass_rs1
    |vpiFullName:work@vscale_pipeline.bypass_rs1
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.bypass_rs2), line:100:49, endln:100:59
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.bypass_rs2), line:100:4, endln:100:8
      |vpiParent:
      \_Net: (work@vscale_pipeline.bypass_rs2), line:100:49, endln:100:59
      |vpiFullName:work@vscale_pipeline.bypass_rs2
      |vpiActual:
      \_LogicTypespec: , line:75:4, endln:75:8
    |vpiName:bypass_rs2
    |vpiFullName:work@vscale_pipeline.bypass_rs2
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.dmem_type), line:101:49, endln:101:58
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.dmem_type), line:101:4, endln:101:8
      |vpiParent:
      \_Net: (work@vscale_pipeline.dmem_type), line:101:49, endln:101:58
      |vpiFullName:work@vscale_pipeline.dmem_type
      |vpiActual:
      \_LogicTypespec: , line:19:31, endln:19:52
    |vpiName:dmem_type
    |vpiFullName:work@vscale_pipeline.dmem_type
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.md_req_valid), line:103:49, endln:103:61
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.md_req_valid), line:103:4, endln:103:8
      |vpiParent:
      \_Net: (work@vscale_pipeline.md_req_valid), line:103:49, endln:103:61
      |vpiFullName:work@vscale_pipeline.md_req_valid
      |vpiActual:
      \_LogicTypespec: , line:75:4, endln:75:8
    |vpiName:md_req_valid
    |vpiFullName:work@vscale_pipeline.md_req_valid
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.md_req_ready), line:104:49, endln:104:61
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.md_req_ready), line:104:4, endln:104:8
      |vpiParent:
      \_Net: (work@vscale_pipeline.md_req_ready), line:104:49, endln:104:61
      |vpiFullName:work@vscale_pipeline.md_req_ready
      |vpiActual:
      \_LogicTypespec: , line:75:4, endln:75:8
    |vpiName:md_req_ready
    |vpiFullName:work@vscale_pipeline.md_req_ready
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.md_req_in_1_signed), line:105:49, endln:105:67
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.md_req_in_1_signed), line:105:4, endln:105:8
      |vpiParent:
      \_Net: (work@vscale_pipeline.md_req_in_1_signed), line:105:49, endln:105:67
      |vpiFullName:work@vscale_pipeline.md_req_in_1_signed
      |vpiActual:
      \_LogicTypespec: , line:75:4, endln:75:8
    |vpiName:md_req_in_1_signed
    |vpiFullName:work@vscale_pipeline.md_req_in_1_signed
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.md_req_in_2_signed), line:106:49, endln:106:67
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.md_req_in_2_signed), line:106:4, endln:106:8
      |vpiParent:
      \_Net: (work@vscale_pipeline.md_req_in_2_signed), line:106:49, endln:106:67
      |vpiFullName:work@vscale_pipeline.md_req_in_2_signed
      |vpiActual:
      \_LogicTypespec: , line:75:4, endln:75:8
    |vpiName:md_req_in_2_signed
    |vpiFullName:work@vscale_pipeline.md_req_in_2_signed
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: , line:107:4, endln:107:8
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.md_req_out_sel), line:107:49, endln:107:63
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.md_req_out_sel), line:107:4, endln:107:8
      |vpiParent:
      \_Net: (work@vscale_pipeline.md_req_out_sel), line:107:49, endln:107:63
      |vpiFullName:work@vscale_pipeline.md_req_out_sel
      |vpiActual:
      \_LogicTypespec: , line:107:4, endln:107:8
    |vpiName:md_req_out_sel
    |vpiFullName:work@vscale_pipeline.md_req_out_sel
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.md_req_op), line:108:49, endln:108:58
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.md_req_op), line:108:4, endln:108:8
      |vpiParent:
      \_Net: (work@vscale_pipeline.md_req_op), line:108:49, endln:108:58
      |vpiFullName:work@vscale_pipeline.md_req_op
      |vpiActual:
      \_LogicTypespec: , line:107:4, endln:107:8
    |vpiName:md_req_op
    |vpiFullName:work@vscale_pipeline.md_req_op
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.md_resp_valid), line:109:49, endln:109:62
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.md_resp_valid), line:109:4, endln:109:8
      |vpiParent:
      \_Net: (work@vscale_pipeline.md_resp_valid), line:109:49, endln:109:62
      |vpiFullName:work@vscale_pipeline.md_resp_valid
      |vpiActual:
      \_LogicTypespec: , line:75:4, endln:75:8
    |vpiName:md_resp_valid
    |vpiFullName:work@vscale_pipeline.md_resp_valid
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.md_resp_result), line:110:49, endln:110:63
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.md_resp_result), line:110:4, endln:110:8
      |vpiParent:
      \_Net: (work@vscale_pipeline.md_resp_result), line:110:49, endln:110:63
      |vpiFullName:work@vscale_pipeline.md_resp_result
      |vpiActual:
      \_LogicTypespec: , line:13:31, endln:13:45
    |vpiName:md_resp_result
    |vpiFullName:work@vscale_pipeline.md_resp_result
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.PC_WB), line:112:49, endln:112:54
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.PC_WB), line:112:4, endln:112:22
      |vpiParent:
      \_Net: (work@vscale_pipeline.PC_WB), line:112:49, endln:112:54
      |vpiFullName:work@vscale_pipeline.PC_WB
      |vpiActual:
      \_LogicTypespec: , line:13:31, endln:13:45
    |vpiName:PC_WB
    |vpiFullName:work@vscale_pipeline.PC_WB
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.alu_out_WB), line:113:49, endln:113:59
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.alu_out_WB), line:113:4, endln:113:22
      |vpiParent:
      \_Net: (work@vscale_pipeline.alu_out_WB), line:113:49, endln:113:59
      |vpiFullName:work@vscale_pipeline.alu_out_WB
      |vpiActual:
      \_LogicTypespec: , line:13:31, endln:13:45
    |vpiName:alu_out_WB
    |vpiFullName:work@vscale_pipeline.alu_out_WB
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.csr_rdata_WB), line:114:49, endln:114:61
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.csr_rdata_WB), line:114:4, endln:114:22
      |vpiParent:
      \_Net: (work@vscale_pipeline.csr_rdata_WB), line:114:49, endln:114:61
      |vpiFullName:work@vscale_pipeline.csr_rdata_WB
      |vpiActual:
      \_LogicTypespec: , line:13:31, endln:13:45
    |vpiName:csr_rdata_WB
    |vpiFullName:work@vscale_pipeline.csr_rdata_WB
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.store_data_WB), line:115:49, endln:115:62
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.store_data_WB), line:115:4, endln:115:22
      |vpiParent:
      \_Net: (work@vscale_pipeline.store_data_WB), line:115:49, endln:115:62
      |vpiFullName:work@vscale_pipeline.store_data_WB
      |vpiActual:
      \_LogicTypespec: , line:13:31, endln:13:45
    |vpiName:store_data_WB
    |vpiFullName:work@vscale_pipeline.store_data_WB
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.kill_WB), line:117:49, endln:117:56
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.kill_WB), line:117:4, endln:117:8
      |vpiParent:
      \_Net: (work@vscale_pipeline.kill_WB), line:117:49, endln:117:56
      |vpiFullName:work@vscale_pipeline.kill_WB
      |vpiActual:
      \_LogicTypespec: , line:75:4, endln:75:8
    |vpiName:kill_WB
    |vpiFullName:work@vscale_pipeline.kill_WB
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.stall_WB), line:118:49, endln:118:57
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.stall_WB), line:118:4, endln:118:8
      |vpiParent:
      \_Net: (work@vscale_pipeline.stall_WB), line:118:49, endln:118:57
      |vpiFullName:work@vscale_pipeline.stall_WB
      |vpiActual:
      \_LogicTypespec: , line:75:4, endln:75:8
    |vpiName:stall_WB
    |vpiFullName:work@vscale_pipeline.stall_WB
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.bypass_data_WB), line:119:49, endln:119:63
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.bypass_data_WB), line:119:4, endln:119:22
      |vpiParent:
      \_Net: (work@vscale_pipeline.bypass_data_WB), line:119:49, endln:119:63
      |vpiFullName:work@vscale_pipeline.bypass_data_WB
      |vpiActual:
      \_LogicTypespec: , line:13:31, endln:13:45
    |vpiName:bypass_data_WB
    |vpiFullName:work@vscale_pipeline.bypass_data_WB
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.load_data_WB), line:120:49, endln:120:61
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.load_data_WB), line:120:4, endln:120:8
      |vpiParent:
      \_Net: (work@vscale_pipeline.load_data_WB), line:120:49, endln:120:61
      |vpiFullName:work@vscale_pipeline.load_data_WB
      |vpiActual:
      \_LogicTypespec: , line:13:31, endln:13:45
    |vpiName:load_data_WB
    |vpiFullName:work@vscale_pipeline.load_data_WB
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.wb_data_WB), line:121:49, endln:121:59
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.wb_data_WB), line:121:4, endln:121:22
      |vpiParent:
      \_Net: (work@vscale_pipeline.wb_data_WB), line:121:49, endln:121:59
      |vpiFullName:work@vscale_pipeline.wb_data_WB
      |vpiActual:
      \_LogicTypespec: , line:13:31, endln:13:45
    |vpiName:wb_data_WB
    |vpiFullName:work@vscale_pipeline.wb_data_WB
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.reg_to_wr_WB), line:122:49, endln:122:61
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.reg_to_wr_WB), line:122:4, endln:122:8
      |vpiParent:
      \_Net: (work@vscale_pipeline.reg_to_wr_WB), line:122:49, endln:122:61
      |vpiFullName:work@vscale_pipeline.reg_to_wr_WB
      |vpiActual:
      \_LogicTypespec: , line:88:4, endln:88:8
    |vpiName:reg_to_wr_WB
    |vpiFullName:work@vscale_pipeline.reg_to_wr_WB
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.wr_reg_WB), line:123:49, endln:123:58
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.wr_reg_WB), line:123:4, endln:123:8
      |vpiParent:
      \_Net: (work@vscale_pipeline.wr_reg_WB), line:123:49, endln:123:58
      |vpiFullName:work@vscale_pipeline.wr_reg_WB
      |vpiActual:
      \_LogicTypespec: , line:75:4, endln:75:8
    |vpiName:wr_reg_WB
    |vpiFullName:work@vscale_pipeline.wr_reg_WB
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.wb_src_sel_WB), line:124:49, endln:124:62
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.wb_src_sel_WB), line:124:4, endln:124:8
      |vpiParent:
      \_Net: (work@vscale_pipeline.wb_src_sel_WB), line:124:49, endln:124:62
      |vpiFullName:work@vscale_pipeline.wb_src_sel_WB
      |vpiActual:
      \_LogicTypespec: , line:84:4, endln:84:8
    |vpiName:wb_src_sel_WB
    |vpiFullName:work@vscale_pipeline.wb_src_sel_WB
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.dmem_type_WB), line:125:49, endln:125:61
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.dmem_type_WB), line:125:4, endln:125:29
      |vpiParent:
      \_Net: (work@vscale_pipeline.dmem_type_WB), line:125:49, endln:125:61
      |vpiFullName:work@vscale_pipeline.dmem_type_WB
      |vpiActual:
      \_LogicTypespec: , line:19:31, endln:19:52
    |vpiName:dmem_type_WB
    |vpiFullName:work@vscale_pipeline.dmem_type_WB
    |vpiNetType:48
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.csr_addr), line:128:49, endln:128:57
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.csr_addr), line:128:4, endln:128:8
      |vpiParent:
      \_Net: (work@vscale_pipeline.csr_addr), line:128:49, endln:128:57
      |vpiFullName:work@vscale_pipeline.csr_addr
      |vpiActual:
      \_LogicTypespec: , line:28:30, endln:28:51
    |vpiName:csr_addr
    |vpiFullName:work@vscale_pipeline.csr_addr
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: , line:129:4, endln:129:8
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.csr_cmd), line:129:49, endln:129:56
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.csr_cmd), line:129:4, endln:129:8
      |vpiParent:
      \_Net: (work@vscale_pipeline.csr_cmd), line:129:49, endln:129:56
      |vpiFullName:work@vscale_pipeline.csr_cmd
      |vpiActual:
      \_LogicTypespec: , line:129:4, endln:129:8
    |vpiName:csr_cmd
    |vpiFullName:work@vscale_pipeline.csr_cmd
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.csr_imm_sel), line:130:49, endln:130:60
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.csr_imm_sel), line:130:4, endln:130:8
      |vpiParent:
      \_Net: (work@vscale_pipeline.csr_imm_sel), line:130:49, endln:130:60
      |vpiFullName:work@vscale_pipeline.csr_imm_sel
      |vpiActual:
      \_LogicTypespec: , line:75:4, endln:75:8
    |vpiName:csr_imm_sel
    |vpiFullName:work@vscale_pipeline.csr_imm_sel
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: , line:131:4, endln:131:8
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.prv), line:131:49, endln:131:52
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.prv), line:131:4, endln:131:8
      |vpiParent:
      \_Net: (work@vscale_pipeline.prv), line:131:49, endln:131:52
      |vpiFullName:work@vscale_pipeline.prv
      |vpiActual:
      \_LogicTypespec: , line:131:4, endln:131:8
    |vpiName:prv
    |vpiFullName:work@vscale_pipeline.prv
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.illegal_csr_access), line:132:49, endln:132:67
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.illegal_csr_access), line:132:4, endln:132:8
      |vpiParent:
      \_Net: (work@vscale_pipeline.illegal_csr_access), line:132:49, endln:132:67
      |vpiFullName:work@vscale_pipeline.illegal_csr_access
      |vpiActual:
      \_LogicTypespec: , line:75:4, endln:75:8
    |vpiName:illegal_csr_access
    |vpiFullName:work@vscale_pipeline.illegal_csr_access
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.interrupt_pending), line:133:14, endln:133:31
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.interrupt_pending), line:133:4, endln:133:8
      |vpiParent:
      \_Net: (work@vscale_pipeline.interrupt_pending), line:133:14, endln:133:31
      |vpiFullName:work@vscale_pipeline.interrupt_pending
      |vpiActual:
      \_LogicTypespec: , line:75:4, endln:75:8
    |vpiName:interrupt_pending
    |vpiFullName:work@vscale_pipeline.interrupt_pending
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.interrupt_taken), line:134:14, endln:134:29
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.interrupt_taken), line:134:4, endln:134:8
      |vpiParent:
      \_Net: (work@vscale_pipeline.interrupt_taken), line:134:14, endln:134:29
      |vpiFullName:work@vscale_pipeline.interrupt_taken
      |vpiActual:
      \_LogicTypespec: , line:75:4, endln:75:8
    |vpiName:interrupt_taken
    |vpiFullName:work@vscale_pipeline.interrupt_taken
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.csr_wdata), line:135:49, endln:135:58
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.csr_wdata), line:135:4, endln:135:8
      |vpiParent:
      \_Net: (work@vscale_pipeline.csr_wdata), line:135:49, endln:135:58
      |vpiFullName:work@vscale_pipeline.csr_wdata
      |vpiActual:
      \_LogicTypespec: , line:13:31, endln:13:45
    |vpiName:csr_wdata
    |vpiFullName:work@vscale_pipeline.csr_wdata
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.csr_rdata), line:136:49, endln:136:58
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.csr_rdata), line:136:4, endln:136:8
      |vpiParent:
      \_Net: (work@vscale_pipeline.csr_rdata), line:136:49, endln:136:58
      |vpiFullName:work@vscale_pipeline.csr_rdata
      |vpiActual:
      \_LogicTypespec: , line:13:31, endln:13:45
    |vpiName:csr_rdata
    |vpiFullName:work@vscale_pipeline.csr_rdata
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.retire_WB), line:137:49, endln:137:58
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.retire_WB), line:137:4, endln:137:8
      |vpiParent:
      \_Net: (work@vscale_pipeline.retire_WB), line:137:49, endln:137:58
      |vpiFullName:work@vscale_pipeline.retire_WB
      |vpiActual:
      \_LogicTypespec: , line:75:4, endln:75:8
    |vpiName:retire_WB
    |vpiFullName:work@vscale_pipeline.retire_WB
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.exception_WB), line:138:49, endln:138:61
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.exception_WB), line:138:4, endln:138:8
      |vpiParent:
      \_Net: (work@vscale_pipeline.exception_WB), line:138:49, endln:138:61
      |vpiFullName:work@vscale_pipeline.exception_WB
      |vpiActual:
      \_LogicTypespec: , line:75:4, endln:75:8
    |vpiName:exception_WB
    |vpiFullName:work@vscale_pipeline.exception_WB
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: , line:139:4, endln:139:8
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.exception_code_WB), line:139:49, endln:139:66
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.exception_code_WB), line:139:4, endln:139:8
      |vpiParent:
      \_Net: (work@vscale_pipeline.exception_code_WB), line:139:49, endln:139:66
      |vpiFullName:work@vscale_pipeline.exception_code_WB
      |vpiActual:
      \_LogicTypespec: , line:139:4, endln:139:8
    |vpiName:exception_code_WB
    |vpiFullName:work@vscale_pipeline.exception_code_WB
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.handler_PC), line:140:49, endln:140:59
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.handler_PC), line:140:4, endln:140:8
      |vpiParent:
      \_Net: (work@vscale_pipeline.handler_PC), line:140:49, endln:140:59
      |vpiFullName:work@vscale_pipeline.handler_PC
      |vpiActual:
      \_LogicTypespec: , line:13:31, endln:13:45
    |vpiName:handler_PC
    |vpiFullName:work@vscale_pipeline.handler_PC
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.eret), line:141:49, endln:141:53
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.eret), line:141:4, endln:141:8
      |vpiParent:
      \_Net: (work@vscale_pipeline.eret), line:141:49, endln:141:53
      |vpiFullName:work@vscale_pipeline.eret
      |vpiActual:
      \_LogicTypespec: , line:75:4, endln:75:8
    |vpiName:eret
    |vpiFullName:work@vscale_pipeline.eret
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.epc), line:142:49, endln:142:52
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.epc), line:142:4, endln:142:8
      |vpiParent:
      \_Net: (work@vscale_pipeline.epc), line:142:49, endln:142:52
      |vpiFullName:work@vscale_pipeline.epc
      |vpiActual:
      \_LogicTypespec: , line:13:31, endln:13:45
    |vpiName:epc
    |vpiFullName:work@vscale_pipeline.epc
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_pipeline.EOF), line:1:23, endln:1:26
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:EOF
    |vpiFullName:work@vscale_pipeline.EOF
    |vpiNetType:1
  |vpiDefName:work@vscale_pipeline
  |vpiTaskFunc:
  \_Function: (work@vscale_pipeline.store_data), line:35:4, endln:46:15
  |vpiTaskFunc:
  \_Function: (work@vscale_pipeline.load_data), line:48:4, endln:67:15
  |vpiNet:
  \_Net: (work@vscale_pipeline.clk), line:9:37, endln:9:40
  |vpiNet:
  \_Net: (work@vscale_pipeline.ext_interrupts), line:10:39, endln:10:53
  |vpiNet:
  \_Net: (work@vscale_pipeline.reset), line:11:37, endln:11:42
  |vpiNet:
  \_Net: (work@vscale_pipeline.imem_wait), line:12:37, endln:12:46
  |vpiNet:
  \_Net: (work@vscale_pipeline.imem_addr), line:13:51, endln:13:60
  |vpiNet:
  \_Net: (work@vscale_pipeline.imem_rdata), line:14:50, endln:14:60
  |vpiNet:
  \_Net: (work@vscale_pipeline.imem_badmem_e), line:15:37, endln:15:50
  |vpiNet:
  \_Net: (work@vscale_pipeline.dmem_wait), line:16:37, endln:16:46
  |vpiNet:
  \_Net: (work@vscale_pipeline.dmem_en), line:17:38, endln:17:45
  |vpiNet:
  \_Net: (work@vscale_pipeline.dmem_wen), line:18:38, endln:18:46
  |vpiNet:
  \_Net: (work@vscale_pipeline.dmem_size), line:19:53, endln:19:62
  |vpiNet:
  \_Net: (work@vscale_pipeline.dmem_addr), line:20:51, endln:20:60
  |vpiNet:
  \_Net: (work@vscale_pipeline.dmem_wdata_delayed), line:21:51, endln:21:69
  |vpiNet:
  \_Net: (work@vscale_pipeline.dmem_rdata), line:22:50, endln:22:60
  |vpiNet:
  \_Net: (work@vscale_pipeline.dmem_badmem_e), line:23:37, endln:23:50
  |vpiNet:
  \_Net: (work@vscale_pipeline.htif_reset), line:24:37, endln:24:47
  |vpiNet:
  \_Net: (work@vscale_pipeline.htif_pcr_req_valid), line:25:37, endln:25:55
  |vpiNet:
  \_Net: (work@vscale_pipeline.htif_pcr_req_ready), line:26:38, endln:26:56
  |vpiNet:
  \_Net: (work@vscale_pipeline.htif_pcr_req_rw), line:27:37, endln:27:52
  |vpiNet:
  \_Net: (work@vscale_pipeline.htif_pcr_req_addr), line:28:53, endln:28:70
  |vpiNet:
  \_Net: (work@vscale_pipeline.htif_pcr_req_data), line:29:53, endln:29:70
  |vpiNet:
  \_Net: (work@vscale_pipeline.htif_pcr_resp_valid), line:30:38, endln:30:57
  |vpiNet:
  \_Net: (work@vscale_pipeline.htif_pcr_resp_ready), line:31:37, endln:31:56
  |vpiNet:
  \_Net: (work@vscale_pipeline.htif_pcr_resp_data), line:32:53, endln:32:71
  |vpiNet:
  \_Net: (work@vscale_pipeline.PC_src_sel), line:69:49, endln:69:59
  |vpiNet:
  \_Net: (work@vscale_pipeline.PC_PIF), line:70:49, endln:70:55
  |vpiNet:
  \_Net: (work@vscale_pipeline.PC_IF), line:73:49, endln:73:54
  |vpiNet:
  \_Net: (work@vscale_pipeline.kill_IF), line:75:49, endln:75:56
  |vpiNet:
  \_Net: (work@vscale_pipeline.stall_IF), line:76:49, endln:76:57
  |vpiNet:
  \_Net: (work@vscale_pipeline.PC_DX), line:79:49, endln:79:54
  |vpiNet:
  \_Net: (work@vscale_pipeline.inst_DX), line:80:49, endln:80:56
  |vpiNet:
  \_Net: (work@vscale_pipeline.kill_DX), line:82:49, endln:82:56
  |vpiNet:
  \_Net: (work@vscale_pipeline.stall_DX), line:83:49, endln:83:57
  |vpiNet:
  \_Net: (work@vscale_pipeline.imm_type), line:84:49, endln:84:57
  |vpiNet:
  \_Net: (work@vscale_pipeline.imm), line:85:49, endln:85:52
  |vpiNet:
  \_Net: (work@vscale_pipeline.src_a_sel), line:86:49, endln:86:58
  |vpiNet:
  \_Net: (work@vscale_pipeline.src_b_sel), line:87:49, endln:87:58
  |vpiNet:
  \_Net: (work@vscale_pipeline.rs1_addr), line:88:49, endln:88:57
  |vpiNet:
  \_Net: (work@vscale_pipeline.rs1_data), line:89:49, endln:89:57
  |vpiNet:
  \_Net: (work@vscale_pipeline.rs1_data_bypassed), line:90:49, endln:90:66
  |vpiNet:
  \_Net: (work@vscale_pipeline.rs2_addr), line:91:49, endln:91:57
  |vpiNet:
  \_Net: (work@vscale_pipeline.rs2_data), line:92:49, endln:92:57
  |vpiNet:
  \_Net: (work@vscale_pipeline.rs2_data_bypassed), line:93:49, endln:93:66
  |vpiNet:
  \_Net: (work@vscale_pipeline.alu_op), line:94:49, endln:94:55
  |vpiNet:
  \_Net: (work@vscale_pipeline.alu_src_a), line:95:49, endln:95:58
  |vpiNet:
  \_Net: (work@vscale_pipeline.alu_src_b), line:96:49, endln:96:58
  |vpiNet:
  \_Net: (work@vscale_pipeline.alu_out), line:97:49, endln:97:56
  |vpiNet:
  \_Net: (work@vscale_pipeline.cmp_true), line:98:49, endln:98:57
  |vpiNet:
  \_Net: (work@vscale_pipeline.bypass_rs1), line:99:49, endln:99:59
  |vpiNet:
  \_Net: (work@vscale_pipeline.bypass_rs2), line:100:49, endln:100:59
  |vpiNet:
  \_Net: (work@vscale_pipeline.dmem_type), line:101:49, endln:101:58
  |vpiNet:
  \_Net: (work@vscale_pipeline.md_req_valid), line:103:49, endln:103:61
  |vpiNet:
  \_Net: (work@vscale_pipeline.md_req_ready), line:104:49, endln:104:61
  |vpiNet:
  \_Net: (work@vscale_pipeline.md_req_in_1_signed), line:105:49, endln:105:67
  |vpiNet:
  \_Net: (work@vscale_pipeline.md_req_in_2_signed), line:106:49, endln:106:67
  |vpiNet:
  \_Net: (work@vscale_pipeline.md_req_out_sel), line:107:49, endln:107:63
  |vpiNet:
  \_Net: (work@vscale_pipeline.md_req_op), line:108:49, endln:108:58
  |vpiNet:
  \_Net: (work@vscale_pipeline.md_resp_valid), line:109:49, endln:109:62
  |vpiNet:
  \_Net: (work@vscale_pipeline.md_resp_result), line:110:49, endln:110:63
  |vpiNet:
  \_Net: (work@vscale_pipeline.PC_WB), line:112:49, endln:112:54
  |vpiNet:
  \_Net: (work@vscale_pipeline.alu_out_WB), line:113:49, endln:113:59
  |vpiNet:
  \_Net: (work@vscale_pipeline.csr_rdata_WB), line:114:49, endln:114:61
  |vpiNet:
  \_Net: (work@vscale_pipeline.store_data_WB), line:115:49, endln:115:62
  |vpiNet:
  \_Net: (work@vscale_pipeline.kill_WB), line:117:49, endln:117:56
  |vpiNet:
  \_Net: (work@vscale_pipeline.stall_WB), line:118:49, endln:118:57
  |vpiNet:
  \_Net: (work@vscale_pipeline.bypass_data_WB), line:119:49, endln:119:63
  |vpiNet:
  \_Net: (work@vscale_pipeline.load_data_WB), line:120:49, endln:120:61
  |vpiNet:
  \_Net: (work@vscale_pipeline.wb_data_WB), line:121:49, endln:121:59
  |vpiNet:
  \_Net: (work@vscale_pipeline.reg_to_wr_WB), line:122:49, endln:122:61
  |vpiNet:
  \_Net: (work@vscale_pipeline.wr_reg_WB), line:123:49, endln:123:58
  |vpiNet:
  \_Net: (work@vscale_pipeline.wb_src_sel_WB), line:124:49, endln:124:62
  |vpiNet:
  \_Net: (work@vscale_pipeline.dmem_type_WB), line:125:49, endln:125:61
  |vpiNet:
  \_Net: (work@vscale_pipeline.csr_addr), line:128:49, endln:128:57
  |vpiNet:
  \_Net: (work@vscale_pipeline.csr_cmd), line:129:49, endln:129:56
  |vpiNet:
  \_Net: (work@vscale_pipeline.csr_imm_sel), line:130:49, endln:130:60
  |vpiNet:
  \_Net: (work@vscale_pipeline.prv), line:131:49, endln:131:52
  |vpiNet:
  \_Net: (work@vscale_pipeline.illegal_csr_access), line:132:49, endln:132:67
  |vpiNet:
  \_Net: (work@vscale_pipeline.interrupt_pending), line:133:14, endln:133:31
  |vpiNet:
  \_Net: (work@vscale_pipeline.interrupt_taken), line:134:14, endln:134:29
  |vpiNet:
  \_Net: (work@vscale_pipeline.csr_wdata), line:135:49, endln:135:58
  |vpiNet:
  \_Net: (work@vscale_pipeline.csr_rdata), line:136:49, endln:136:58
  |vpiNet:
  \_Net: (work@vscale_pipeline.retire_WB), line:137:49, endln:137:58
  |vpiNet:
  \_Net: (work@vscale_pipeline.exception_WB), line:138:49, endln:138:61
  |vpiNet:
  \_Net: (work@vscale_pipeline.exception_code_WB), line:139:49, endln:139:66
  |vpiNet:
  \_Net: (work@vscale_pipeline.handler_PC), line:140:49, endln:140:59
  |vpiNet:
  \_Net: (work@vscale_pipeline.eret), line:141:49, endln:141:53
  |vpiNet:
  \_Net: (work@vscale_pipeline.epc), line:142:49, endln:142:52
  |vpiNet:
  \_Net: (work@vscale_pipeline.EOF), line:1:23, endln:1:26
  |vpiPort:
  \_Port: (clk), line:9:37, endln:9:40
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:clk
    |vpiDirection:1
  |vpiPort:
  \_Port: (ext_interrupts), line:10:39, endln:10:53
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:ext_interrupts
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.ext_interrupts), line:10:16, endln:10:33
      |vpiParent:
      \_Port: (ext_interrupts), line:10:39, endln:10:53
      |vpiFullName:work@vscale_pipeline.ext_interrupts
      |vpiActual:
      \_LogicTypespec: , line:10:16, endln:10:33
  |vpiPort:
  \_Port: (reset), line:11:37, endln:11:42
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:reset
    |vpiDirection:1
  |vpiPort:
  \_Port: (imem_wait), line:12:37, endln:12:46
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:imem_wait
    |vpiDirection:1
  |vpiPort:
  \_Port: (imem_addr), line:13:51, endln:13:60
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:imem_addr
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.imem_addr), line:13:31, endln:13:45
      |vpiParent:
      \_Port: (imem_addr), line:13:51, endln:13:60
      |vpiFullName:work@vscale_pipeline.imem_addr
      |vpiActual:
      \_LogicTypespec: , line:13:31, endln:13:45
  |vpiPort:
  \_Port: (imem_rdata), line:14:50, endln:14:60
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:imem_rdata
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.imem_rdata), line:14:30, endln:14:44
      |vpiParent:
      \_Port: (imem_rdata), line:14:50, endln:14:60
      |vpiFullName:work@vscale_pipeline.imem_rdata
      |vpiActual:
      \_LogicTypespec: , line:13:31, endln:13:45
  |vpiPort:
  \_Port: (imem_badmem_e), line:15:37, endln:15:50
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:imem_badmem_e
    |vpiDirection:1
  |vpiPort:
  \_Port: (dmem_wait), line:16:37, endln:16:46
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:dmem_wait
    |vpiDirection:1
  |vpiPort:
  \_Port: (dmem_en), line:17:38, endln:17:45
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:dmem_en
    |vpiDirection:2
  |vpiPort:
  \_Port: (dmem_wen), line:18:38, endln:18:46
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:dmem_wen
    |vpiDirection:2
  |vpiPort:
  \_Port: (dmem_size), line:19:53, endln:19:62
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:dmem_size
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.dmem_size), line:19:31, endln:19:52
      |vpiParent:
      \_Port: (dmem_size), line:19:53, endln:19:62
      |vpiFullName:work@vscale_pipeline.dmem_size
      |vpiActual:
      \_LogicTypespec: , line:19:31, endln:19:52
  |vpiPort:
  \_Port: (dmem_addr), line:20:51, endln:20:60
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:dmem_addr
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.dmem_addr), line:20:31, endln:20:45
      |vpiParent:
      \_Port: (dmem_addr), line:20:51, endln:20:60
      |vpiFullName:work@vscale_pipeline.dmem_addr
      |vpiActual:
      \_LogicTypespec: , line:13:31, endln:13:45
  |vpiPort:
  \_Port: (dmem_wdata_delayed), line:21:51, endln:21:69
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:dmem_wdata_delayed
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.dmem_wdata_delayed), line:21:31, endln:21:45
      |vpiParent:
      \_Port: (dmem_wdata_delayed), line:21:51, endln:21:69
      |vpiFullName:work@vscale_pipeline.dmem_wdata_delayed
      |vpiActual:
      \_LogicTypespec: , line:13:31, endln:13:45
  |vpiPort:
  \_Port: (dmem_rdata), line:22:50, endln:22:60
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:dmem_rdata
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.dmem_rdata), line:22:30, endln:22:44
      |vpiParent:
      \_Port: (dmem_rdata), line:22:50, endln:22:60
      |vpiFullName:work@vscale_pipeline.dmem_rdata
      |vpiActual:
      \_LogicTypespec: , line:13:31, endln:13:45
  |vpiPort:
  \_Port: (dmem_badmem_e), line:23:37, endln:23:50
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:dmem_badmem_e
    |vpiDirection:1
  |vpiPort:
  \_Port: (htif_reset), line:24:37, endln:24:47
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:htif_reset
    |vpiDirection:1
  |vpiPort:
  \_Port: (htif_pcr_req_valid), line:25:37, endln:25:55
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:htif_pcr_req_valid
    |vpiDirection:1
  |vpiPort:
  \_Port: (htif_pcr_req_ready), line:26:38, endln:26:56
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:htif_pcr_req_ready
    |vpiDirection:2
  |vpiPort:
  \_Port: (htif_pcr_req_rw), line:27:37, endln:27:52
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:htif_pcr_req_rw
    |vpiDirection:1
  |vpiPort:
  \_Port: (htif_pcr_req_addr), line:28:53, endln:28:70
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:htif_pcr_req_addr
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.htif_pcr_req_addr), line:28:30, endln:28:51
      |vpiParent:
      \_Port: (htif_pcr_req_addr), line:28:53, endln:28:70
      |vpiFullName:work@vscale_pipeline.htif_pcr_req_addr
      |vpiActual:
      \_LogicTypespec: , line:28:30, endln:28:51
  |vpiPort:
  \_Port: (htif_pcr_req_data), line:29:53, endln:29:70
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:htif_pcr_req_data
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.htif_pcr_req_data), line:29:30, endln:29:51
      |vpiParent:
      \_Port: (htif_pcr_req_data), line:29:53, endln:29:70
      |vpiFullName:work@vscale_pipeline.htif_pcr_req_data
      |vpiActual:
      \_LogicTypespec: , line:29:30, endln:29:51
  |vpiPort:
  \_Port: (htif_pcr_resp_valid), line:30:38, endln:30:57
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:htif_pcr_resp_valid
    |vpiDirection:2
  |vpiPort:
  \_Port: (htif_pcr_resp_ready), line:31:37, endln:31:56
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:htif_pcr_resp_ready
    |vpiDirection:1
  |vpiPort:
  \_Port: (htif_pcr_resp_data), line:32:53, endln:32:71
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:htif_pcr_resp_data
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_pipeline.htif_pcr_resp_data), line:32:31, endln:32:52
      |vpiParent:
      \_Port: (htif_pcr_resp_data), line:32:53, endln:32:71
      |vpiFullName:work@vscale_pipeline.htif_pcr_resp_data
      |vpiActual:
      \_LogicTypespec: , line:29:30, endln:29:51
  |vpiProcess:
  \_Always: , line:206:4, endln:212:7
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiStmt:
    \_EventControl: , line:206:11, endln:206:25
      |vpiParent:
      \_Always: , line:206:4, endln:212:7
      |vpiCondition:
      \_Operation: , line:206:13, endln:206:24
        |vpiParent:
        \_EventControl: , line:206:11, endln:206:25
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@vscale_pipeline.clk), line:206:21, endln:206:24
          |vpiParent:
          \_Operation: , line:206:13, endln:206:24
          |vpiName:clk
          |vpiFullName:work@vscale_pipeline.clk
          |vpiActual:
          \_Net: (work@vscale_pipeline.clk), line:9:37, endln:9:40
      |vpiStmt:
      \_Begin: (work@vscale_pipeline), line:206:26, endln:212:7
        |vpiParent:
        \_EventControl: , line:206:11, endln:206:25
        |vpiFullName:work@vscale_pipeline
        |vpiStmt:
        \_IfElse: , line:207:7, endln:211:10
          |vpiParent:
          \_Begin: (work@vscale_pipeline), line:206:26, endln:212:7
          |vpiCondition:
          \_RefObj: (work@vscale_pipeline.reset), line:207:11, endln:207:16
            |vpiParent:
            \_IfElse: , line:207:7, endln:211:10
            |vpiName:reset
            |vpiFullName:work@vscale_pipeline.reset
            |vpiActual:
            \_Net: (work@vscale_pipeline.reset), line:11:37, endln:11:42
          |vpiStmt:
          \_Begin: (work@vscale_pipeline), line:207:18, endln:209:10
            |vpiParent:
            \_IfElse: , line:207:7, endln:211:10
            |vpiFullName:work@vscale_pipeline
            |vpiStmt:
            \_Assignment: , line:208:10, endln:208:32
              |vpiParent:
              \_Begin: (work@vscale_pipeline), line:207:18, endln:209:10
              |vpiOpType:82
              |vpiRhs:
              \_Constant: , line:208:19, endln:208:32
                |vpiParent:
                \_Assignment: , line:208:10, endln:208:32
                |vpiDecompile:32'h200
                |vpiSize:32
                |HEX:200
                |vpiConstType:5
              |vpiLhs:
              \_RefObj: (work@vscale_pipeline.PC_IF), line:208:10, endln:208:15
                |vpiParent:
                \_Assignment: , line:208:10, endln:208:32
                |vpiName:PC_IF
                |vpiFullName:work@vscale_pipeline.PC_IF
                |vpiActual:
                \_Net: (work@vscale_pipeline.PC_IF), line:73:49, endln:73:54
          |vpiElseStmt:
          \_IfStmt: , line:209:16, endln:211:10
            |vpiParent:
            \_IfElse: , line:207:7, endln:211:10
            |vpiCondition:
            \_Operation: , line:209:20, endln:209:29
              |vpiParent:
              \_IfStmt: , line:209:16, endln:211:10
              |vpiOpType:4
              |vpiOperand:
              \_RefObj: (work@vscale_pipeline.stall_IF), line:209:21, endln:209:29
                |vpiParent:
                \_Operation: , line:209:20, endln:209:29
                |vpiName:stall_IF
                |vpiFullName:work@vscale_pipeline.stall_IF
                |vpiActual:
                \_Net: (work@vscale_pipeline.stall_IF), line:76:49, endln:76:57
            |vpiStmt:
            \_Begin: (work@vscale_pipeline), line:209:31, endln:211:10
              |vpiParent:
              \_IfStmt: , line:209:16, endln:211:10
              |vpiFullName:work@vscale_pipeline
              |vpiStmt:
              \_Assignment: , line:210:10, endln:210:25
                |vpiParent:
                \_Begin: (work@vscale_pipeline), line:209:31, endln:211:10
                |vpiOpType:82
                |vpiRhs:
                \_RefObj: (work@vscale_pipeline.PC_PIF), line:210:19, endln:210:25
                  |vpiParent:
                  \_Assignment: , line:210:10, endln:210:25
                  |vpiName:PC_PIF
                  |vpiFullName:work@vscale_pipeline.PC_PIF
                  |vpiActual:
                  \_Net: (work@vscale_pipeline.PC_PIF), line:70:49, endln:70:55
                |vpiLhs:
                \_RefObj: (work@vscale_pipeline.PC_IF), line:210:10, endln:210:15
                  |vpiParent:
                  \_Assignment: , line:210:10, endln:210:25
                  |vpiName:PC_IF
                  |vpiFullName:work@vscale_pipeline.PC_IF
                  |vpiActual:
                  \_Net: (work@vscale_pipeline.PC_IF), line:73:49, endln:73:54
    |vpiAlwaysType:1
  |vpiProcess:
  \_Always: , line:214:4, endln:226:7
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiStmt:
    \_EventControl: , line:214:11, endln:214:25
      |vpiParent:
      \_Always: , line:214:4, endln:226:7
      |vpiCondition:
      \_Operation: , line:214:13, endln:214:24
        |vpiParent:
        \_EventControl: , line:214:11, endln:214:25
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@vscale_pipeline.clk), line:214:21, endln:214:24
          |vpiParent:
          \_Operation: , line:214:13, endln:214:24
          |vpiName:clk
          |vpiFullName:work@vscale_pipeline.clk
          |vpiActual:
          \_Net: (work@vscale_pipeline.clk), line:9:37, endln:9:40
      |vpiStmt:
      \_Begin: (work@vscale_pipeline), line:214:26, endln:226:7
        |vpiParent:
        \_EventControl: , line:214:11, endln:214:25
        |vpiFullName:work@vscale_pipeline
        |vpiStmt:
        \_IfElse: , line:215:7, endln:225:10
          |vpiParent:
          \_Begin: (work@vscale_pipeline), line:214:26, endln:226:7
          |vpiCondition:
          \_RefObj: (work@vscale_pipeline.reset), line:215:11, endln:215:16
            |vpiParent:
            \_IfElse: , line:215:7, endln:225:10
            |vpiName:reset
            |vpiFullName:work@vscale_pipeline.reset
            |vpiActual:
            \_Net: (work@vscale_pipeline.reset), line:11:37, endln:11:42
          |vpiStmt:
          \_Begin: (work@vscale_pipeline), line:215:18, endln:218:10
            |vpiParent:
            \_IfElse: , line:215:7, endln:225:10
            |vpiFullName:work@vscale_pipeline
            |vpiStmt:
            \_Assignment: , line:216:10, endln:216:20
              |vpiParent:
              \_Begin: (work@vscale_pipeline), line:215:18, endln:218:10
              |vpiOpType:82
              |vpiRhs:
              \_Constant: , line:216:19, endln:216:20
                |vpiParent:
                \_Assignment: , line:216:10, endln:216:20
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_RefObj: (work@vscale_pipeline.PC_DX), line:216:10, endln:216:15
                |vpiParent:
                \_Assignment: , line:216:10, endln:216:20
                |vpiName:PC_DX
                |vpiFullName:work@vscale_pipeline.PC_DX
                |vpiActual:
                \_Net: (work@vscale_pipeline.PC_DX), line:79:49, endln:79:54
            |vpiStmt:
            \_Assignment: , line:217:10, endln:217:28
              |vpiParent:
              \_Begin: (work@vscale_pipeline), line:215:18, endln:218:10
              |vpiOpType:82
              |vpiRhs:
              \_Constant: , line:9:16, endln:9:36
                |vpiParent:
                \_Assignment: , line:217:10, endln:217:28
                |vpiDecompile:32'b0010011
                |vpiSize:32
                |BIN:0010011
                |vpiConstType:3
              |vpiLhs:
              \_RefObj: (work@vscale_pipeline.inst_DX), line:217:10, endln:217:17
                |vpiParent:
                \_Assignment: , line:217:10, endln:217:28
                |vpiName:inst_DX
                |vpiFullName:work@vscale_pipeline.inst_DX
                |vpiActual:
                \_Net: (work@vscale_pipeline.inst_DX), line:80:49, endln:80:56
          |vpiElseStmt:
          \_IfStmt: , line:218:16, endln:225:10
            |vpiParent:
            \_IfElse: , line:215:7, endln:225:10
            |vpiCondition:
            \_Operation: , line:218:20, endln:218:29
              |vpiParent:
              \_IfStmt: , line:218:16, endln:225:10
              |vpiOpType:4
              |vpiOperand:
              \_RefObj: (work@vscale_pipeline.stall_DX), line:218:21, endln:218:29
                |vpiParent:
                \_Operation: , line:218:20, endln:218:29
                |vpiName:stall_DX
                |vpiFullName:work@vscale_pipeline.stall_DX
                |vpiActual:
                \_Net: (work@vscale_pipeline.stall_DX), line:83:49, endln:83:57
            |vpiStmt:
            \_Begin: (work@vscale_pipeline), line:218:31, endln:225:10
              |vpiParent:
              \_IfStmt: , line:218:16, endln:225:10
              |vpiFullName:work@vscale_pipeline
              |vpiStmt:
              \_IfElse: , line:219:10, endln:224:13
                |vpiParent:
                \_Begin: (work@vscale_pipeline), line:218:31, endln:225:10
                |vpiCondition:
                \_RefObj: (work@vscale_pipeline.kill_IF), line:219:14, endln:219:21
                  |vpiParent:
                  \_IfElse: , line:219:10, endln:224:13
                  |vpiName:kill_IF
                  |vpiFullName:work@vscale_pipeline.kill_IF
                  |vpiActual:
                  \_Net: (work@vscale_pipeline.kill_IF), line:75:49, endln:75:56
                |vpiStmt:
                \_Begin: (work@vscale_pipeline), line:219:23, endln:221:13
                  |vpiParent:
                  \_IfElse: , line:219:10, endln:224:13
                  |vpiFullName:work@vscale_pipeline
                  |vpiStmt:
                  \_Assignment: , line:220:13, endln:220:31
                    |vpiParent:
                    \_Begin: (work@vscale_pipeline), line:219:23, endln:221:13
                    |vpiOpType:82
                    |vpiRhs:
                    \_Constant: , line:9:16, endln:9:36
                      |vpiParent:
                      \_Assignment: , line:220:13, endln:220:31
                      |vpiDecompile:32'b0010011
                      |vpiSize:32
                      |BIN:0010011
                      |vpiConstType:3
                    |vpiLhs:
                    \_RefObj: (work@vscale_pipeline.inst_DX), line:220:13, endln:220:20
                      |vpiParent:
                      \_Assignment: , line:220:13, endln:220:31
                      |vpiName:inst_DX
                      |vpiFullName:work@vscale_pipeline.inst_DX
                      |vpiActual:
                      \_Net: (work@vscale_pipeline.inst_DX), line:80:49, endln:80:56
                |vpiElseStmt:
                \_Begin: (work@vscale_pipeline), line:221:19, endln:224:13
                  |vpiParent:
                  \_IfElse: , line:219:10, endln:224:13
                  |vpiFullName:work@vscale_pipeline
                  |vpiStmt:
                  \_Assignment: , line:222:13, endln:222:27
                    |vpiParent:
                    \_Begin: (work@vscale_pipeline), line:221:19, endln:224:13
                    |vpiOpType:82
                    |vpiRhs:
                    \_RefObj: (work@vscale_pipeline.PC_IF), line:222:22, endln:222:27
                      |vpiParent:
                      \_Assignment: , line:222:13, endln:222:27
                      |vpiName:PC_IF
                      |vpiFullName:work@vscale_pipeline.PC_IF
                      |vpiActual:
                      \_Net: (work@vscale_pipeline.PC_IF), line:73:49, endln:73:54
                    |vpiLhs:
                    \_RefObj: (work@vscale_pipeline.PC_DX), line:222:13, endln:222:18
                      |vpiParent:
                      \_Assignment: , line:222:13, endln:222:27
                      |vpiName:PC_DX
                      |vpiFullName:work@vscale_pipeline.PC_DX
                      |vpiActual:
                      \_Net: (work@vscale_pipeline.PC_DX), line:79:49, endln:79:54
                  |vpiStmt:
                  \_Assignment: , line:223:13, endln:223:34
                    |vpiParent:
                    \_Begin: (work@vscale_pipeline), line:221:19, endln:224:13
                    |vpiOpType:82
                    |vpiRhs:
                    \_RefObj: (work@vscale_pipeline.imem_rdata), line:223:24, endln:223:34
                      |vpiParent:
                      \_Assignment: , line:223:13, endln:223:34
                      |vpiName:imem_rdata
                      |vpiFullName:work@vscale_pipeline.imem_rdata
                      |vpiActual:
                      \_Net: (work@vscale_pipeline.imem_rdata), line:14:50, endln:14:60
                    |vpiLhs:
                    \_RefObj: (work@vscale_pipeline.inst_DX), line:223:13, endln:223:20
                      |vpiParent:
                      \_Assignment: , line:223:13, endln:223:34
                      |vpiName:inst_DX
                      |vpiFullName:work@vscale_pipeline.inst_DX
                      |vpiActual:
                      \_Net: (work@vscale_pipeline.inst_DX), line:80:49, endln:80:56
    |vpiAlwaysType:1
  |vpiProcess:
  \_Always: , line:293:4, endln:307:7
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiStmt:
    \_EventControl: , line:293:11, endln:293:25
      |vpiParent:
      \_Always: , line:293:4, endln:307:7
      |vpiCondition:
      \_Operation: , line:293:13, endln:293:24
        |vpiParent:
        \_EventControl: , line:293:11, endln:293:25
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@vscale_pipeline.clk), line:293:21, endln:293:24
          |vpiParent:
          \_Operation: , line:293:13, endln:293:24
          |vpiName:clk
          |vpiFullName:work@vscale_pipeline.clk
          |vpiActual:
          \_Net: (work@vscale_pipeline.clk), line:9:37, endln:9:40
      |vpiStmt:
      \_Begin: (work@vscale_pipeline), line:293:26, endln:307:7
        |vpiParent:
        \_EventControl: , line:293:11, endln:293:25
        |vpiFullName:work@vscale_pipeline
        |vpiStmt:
        \_IfElse: , line:294:7, endln:306:10
          |vpiParent:
          \_Begin: (work@vscale_pipeline), line:293:26, endln:307:7
          |vpiCondition:
          \_RefObj: (work@vscale_pipeline.reset), line:294:11, endln:294:16
            |vpiParent:
            \_IfElse: , line:294:7, endln:306:10
            |vpiName:reset
            |vpiFullName:work@vscale_pipeline.reset
            |vpiActual:
            \_Net: (work@vscale_pipeline.reset), line:11:37, endln:11:42
          |vpiStmt:
          \_Begin: (work@vscale_pipeline), line:294:18, endln:300:10
            |vpiParent:
            \_IfElse: , line:294:7, endln:306:10
            |vpiFullName:work@vscale_pipeline
            |vpiStmt:
            \_Assignment: , line:296:10, endln:296:26
              |vpiParent:
              \_Begin: (work@vscale_pipeline), line:294:18, endln:300:10
              |vpiOpType:82
              |vpiRhs:
              \_SysFuncCall: ($random), line:296:19, endln:296:26
                |vpiParent:
                \_Assignment: , line:296:10, endln:296:26
                |vpiName:
                \_Identifier: ($random)
                  |vpiParent:
                  \_SysFuncCall: ($random), line:296:19, endln:296:26
                  |vpiName:$random
              |vpiLhs:
              \_RefObj: (work@vscale_pipeline.PC_WB), line:296:10, endln:296:15
                |vpiParent:
                \_Assignment: , line:296:10, endln:296:26
                |vpiName:PC_WB
                |vpiFullName:work@vscale_pipeline.PC_WB
                |vpiActual:
                \_Net: (work@vscale_pipeline.PC_WB), line:112:49, endln:112:54
            |vpiStmt:
            \_Assignment: , line:297:10, endln:297:34
              |vpiParent:
              \_Begin: (work@vscale_pipeline), line:294:18, endln:300:10
              |vpiOpType:82
              |vpiRhs:
              \_SysFuncCall: ($random), line:297:27, endln:297:34
                |vpiParent:
                \_Assignment: , line:297:10, endln:297:34
                |vpiName:
                \_Identifier: ($random)
                  |vpiParent:
                  \_SysFuncCall: ($random), line:297:27, endln:297:34
                  |vpiName:$random
              |vpiLhs:
              \_RefObj: (work@vscale_pipeline.store_data_WB), line:297:10, endln:297:23
                |vpiParent:
                \_Assignment: , line:297:10, endln:297:34
                |vpiName:store_data_WB
                |vpiFullName:work@vscale_pipeline.store_data_WB
                |vpiActual:
                \_Net: (work@vscale_pipeline.store_data_WB), line:115:49, endln:115:62
            |vpiStmt:
            \_Assignment: , line:298:10, endln:298:31
              |vpiParent:
              \_Begin: (work@vscale_pipeline), line:294:18, endln:300:10
              |vpiOpType:82
              |vpiRhs:
              \_SysFuncCall: ($random), line:298:24, endln:298:31
                |vpiParent:
                \_Assignment: , line:298:10, endln:298:31
                |vpiName:
                \_Identifier: ($random)
                  |vpiParent:
                  \_SysFuncCall: ($random), line:298:24, endln:298:31
                  |vpiName:$random
              |vpiLhs:
              \_RefObj: (work@vscale_pipeline.alu_out_WB), line:298:10, endln:298:20
                |vpiParent:
                \_Assignment: , line:298:10, endln:298:31
                |vpiName:alu_out_WB
                |vpiFullName:work@vscale_pipeline.alu_out_WB
                |vpiActual:
                \_Net: (work@vscale_pipeline.alu_out_WB), line:113:49, endln:113:59
          |vpiElseStmt:
          \_IfStmt: , line:300:16, endln:306:10
            |vpiParent:
            \_IfElse: , line:294:7, endln:306:10
            |vpiCondition:
            \_Operation: , line:300:20, endln:300:29
              |vpiParent:
              \_IfStmt: , line:300:16, endln:306:10
              |vpiOpType:4
              |vpiOperand:
              \_RefObj: (work@vscale_pipeline.stall_WB), line:300:21, endln:300:29
                |vpiParent:
                \_Operation: , line:300:20, endln:300:29
                |vpiName:stall_WB
                |vpiFullName:work@vscale_pipeline.stall_WB
                |vpiActual:
                \_Net: (work@vscale_pipeline.stall_WB), line:118:49, endln:118:57
            |vpiStmt:
            \_Begin: (work@vscale_pipeline), line:300:31, endln:306:10
              |vpiParent:
              \_IfStmt: , line:300:16, endln:306:10
              |vpiFullName:work@vscale_pipeline
              |vpiStmt:
              \_Assignment: , line:301:10, endln:301:24
                |vpiParent:
                \_Begin: (work@vscale_pipeline), line:300:31, endln:306:10
                |vpiOpType:82
                |vpiRhs:
                \_RefObj: (work@vscale_pipeline.PC_DX), line:301:19, endln:301:24
                  |vpiParent:
                  \_Assignment: , line:301:10, endln:301:24
                  |vpiName:PC_DX
                  |vpiFullName:work@vscale_pipeline.PC_DX
                  |vpiActual:
                  \_Net: (work@vscale_pipeline.PC_DX), line:79:49, endln:79:54
                |vpiLhs:
                \_RefObj: (work@vscale_pipeline.PC_WB), line:301:10, endln:301:15
                  |vpiParent:
                  \_Assignment: , line:301:10, endln:301:24
                  |vpiName:PC_WB
                  |vpiFullName:work@vscale_pipeline.PC_WB
                  |vpiActual:
                  \_Net: (work@vscale_pipeline.PC_WB), line:112:49, endln:112:54
              |vpiStmt:
              \_Assignment: , line:302:10, endln:302:44
                |vpiParent:
                \_Begin: (work@vscale_pipeline), line:300:31, endln:306:10
                |vpiOpType:82
                |vpiRhs:
                \_RefObj: (work@vscale_pipeline.rs2_data_bypassed), line:302:27, endln:302:44
                  |vpiParent:
                  \_Assignment: , line:302:10, endln:302:44
                  |vpiName:rs2_data_bypassed
                  |vpiFullName:work@vscale_pipeline.rs2_data_bypassed
                  |vpiActual:
                  \_Net: (work@vscale_pipeline.rs2_data_bypassed), line:93:49, endln:93:66
                |vpiLhs:
                \_RefObj: (work@vscale_pipeline.store_data_WB), line:302:10, endln:302:23
                  |vpiParent:
                  \_Assignment: , line:302:10, endln:302:44
                  |vpiName:store_data_WB
                  |vpiFullName:work@vscale_pipeline.store_data_WB
                  |vpiActual:
                  \_Net: (work@vscale_pipeline.store_data_WB), line:115:49, endln:115:62
              |vpiStmt:
              \_Assignment: , line:303:10, endln:303:31
                |vpiParent:
                \_Begin: (work@vscale_pipeline), line:300:31, endln:306:10
                |vpiOpType:82
                |vpiRhs:
                \_RefObj: (work@vscale_pipeline.alu_out), line:303:24, endln:303:31
                  |vpiParent:
                  \_Assignment: , line:303:10, endln:303:31
                  |vpiName:alu_out
                  |vpiFullName:work@vscale_pipeline.alu_out
                  |vpiActual:
                  \_Net: (work@vscale_pipeline.alu_out), line:97:49, endln:97:56
                |vpiLhs:
                \_RefObj: (work@vscale_pipeline.alu_out_WB), line:303:10, endln:303:20
                  |vpiParent:
                  \_Assignment: , line:303:10, endln:303:31
                  |vpiName:alu_out_WB
                  |vpiFullName:work@vscale_pipeline.alu_out_WB
                  |vpiActual:
                  \_Net: (work@vscale_pipeline.alu_out_WB), line:113:49, endln:113:59
              |vpiStmt:
              \_Assignment: , line:304:10, endln:304:35
                |vpiParent:
                \_Begin: (work@vscale_pipeline), line:300:31, endln:306:10
                |vpiOpType:82
                |vpiRhs:
                \_RefObj: (work@vscale_pipeline.csr_rdata), line:304:26, endln:304:35
                  |vpiParent:
                  \_Assignment: , line:304:10, endln:304:35
                  |vpiName:csr_rdata
                  |vpiFullName:work@vscale_pipeline.csr_rdata
                  |vpiActual:
                  \_Net: (work@vscale_pipeline.csr_rdata), line:136:49, endln:136:58
                |vpiLhs:
                \_RefObj: (work@vscale_pipeline.csr_rdata_WB), line:304:10, endln:304:22
                  |vpiParent:
                  \_Assignment: , line:304:10, endln:304:35
                  |vpiName:csr_rdata_WB
                  |vpiFullName:work@vscale_pipeline.csr_rdata_WB
                  |vpiActual:
                  \_Net: (work@vscale_pipeline.csr_rdata_WB), line:114:49, endln:114:61
              |vpiStmt:
              \_Assignment: , line:305:10, endln:305:35
                |vpiParent:
                \_Begin: (work@vscale_pipeline), line:300:31, endln:306:10
                |vpiOpType:82
                |vpiRhs:
                \_RefObj: (work@vscale_pipeline.dmem_type), line:305:26, endln:305:35
                  |vpiParent:
                  \_Assignment: , line:305:10, endln:305:35
                  |vpiName:dmem_type
                  |vpiFullName:work@vscale_pipeline.dmem_type
                  |vpiActual:
                  \_Net: (work@vscale_pipeline.dmem_type), line:101:49, endln:101:58
                |vpiLhs:
                \_RefObj: (work@vscale_pipeline.dmem_type_WB), line:305:10, endln:305:22
                  |vpiParent:
                  \_Assignment: , line:305:10, endln:305:35
                  |vpiName:dmem_type_WB
                  |vpiFullName:work@vscale_pipeline.dmem_type_WB
                  |vpiActual:
                  \_Net: (work@vscale_pipeline.dmem_type_WB), line:125:49, endln:125:61
    |vpiAlwaysType:1
  |vpiProcess:
  \_Always: , line:310:4, endln:316:7
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiStmt:
    \_EventControl: , line:310:11, endln:310:15
      |vpiParent:
      \_Always: , line:310:4, endln:316:7
      |vpiStmt:
      \_Begin: (work@vscale_pipeline), line:310:16, endln:316:7
        |vpiParent:
        \_EventControl: , line:310:11, endln:310:15
        |vpiFullName:work@vscale_pipeline
        |vpiStmt:
        \_CaseStmt: , line:311:7, endln:315:14
          |vpiParent:
          \_Begin: (work@vscale_pipeline), line:310:16, endln:316:7
          |vpiCaseType:1
          |vpiCondition:
          \_RefObj: (work@vscale_pipeline.wb_src_sel_WB), line:311:13, endln:311:26
            |vpiParent:
            \_CaseStmt: , line:311:7, endln:315:14
            |vpiName:wb_src_sel_WB
            |vpiFullName:work@vscale_pipeline.wb_src_sel_WB
            |vpiActual:
            \_Net: (work@vscale_pipeline.wb_src_sel_WB), line:124:49, endln:124:62
          |vpiCaseItem:
          \_CaseItem: , line:312:9, endln:312:53
            |vpiParent:
            \_CaseStmt: , line:311:7, endln:315:14
            |vpiExpr:
            \_Constant: , line:30:21, endln:30:41
              |vpiParent:
              \_CaseItem: , line:312:9, endln:312:53
              |vpiDecompile:2'd2
              |vpiSize:2
              |DEC:2
              |vpiConstType:1
            |vpiStmt:
            \_Assignment: , line:312:23, endln:312:52
              |vpiParent:
              \_CaseItem: , line:312:9, endln:312:53
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_RefObj: (work@vscale_pipeline.csr_rdata_WB), line:312:40, endln:312:52
                |vpiParent:
                \_Assignment: , line:312:23, endln:312:52
                |vpiName:csr_rdata_WB
                |vpiFullName:work@vscale_pipeline.csr_rdata_WB
                |vpiActual:
                \_Net: (work@vscale_pipeline.csr_rdata_WB), line:114:49, endln:114:61
              |vpiLhs:
              \_RefObj: (work@vscale_pipeline.bypass_data_WB), line:312:23, endln:312:37
                |vpiParent:
                \_Assignment: , line:312:23, endln:312:52
                |vpiName:bypass_data_WB
                |vpiFullName:work@vscale_pipeline.bypass_data_WB
                |vpiActual:
                \_Net: (work@vscale_pipeline.bypass_data_WB), line:119:49, endln:119:63
          |vpiCaseItem:
          \_CaseItem: , line:313:9, endln:313:54
            |vpiParent:
            \_CaseStmt: , line:311:7, endln:315:14
            |vpiExpr:
            \_Constant: , line:31:21, endln:31:41
              |vpiParent:
              \_CaseItem: , line:313:9, endln:313:54
              |vpiDecompile:2'd3
              |vpiSize:2
              |DEC:3
              |vpiConstType:1
            |vpiStmt:
            \_Assignment: , line:313:22, endln:313:53
              |vpiParent:
              \_CaseItem: , line:313:9, endln:313:54
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_RefObj: (work@vscale_pipeline.md_resp_result), line:313:39, endln:313:53
                |vpiParent:
                \_Assignment: , line:313:22, endln:313:53
                |vpiName:md_resp_result
                |vpiFullName:work@vscale_pipeline.md_resp_result
                |vpiActual:
                \_Net: (work@vscale_pipeline.md_resp_result), line:110:49, endln:110:63
              |vpiLhs:
              \_RefObj: (work@vscale_pipeline.bypass_data_WB), line:313:22, endln:313:36
                |vpiParent:
                \_Assignment: , line:313:22, endln:313:53
                |vpiName:bypass_data_WB
                |vpiFullName:work@vscale_pipeline.bypass_data_WB
                |vpiActual:
                \_Net: (work@vscale_pipeline.bypass_data_WB), line:119:49, endln:119:63
          |vpiCaseItem:
          \_CaseItem: , line:314:9, endln:314:47
            |vpiParent:
            \_CaseStmt: , line:311:7, endln:315:14
            |vpiStmt:
            \_Assignment: , line:314:19, endln:314:46
              |vpiParent:
              \_CaseItem: , line:314:9, endln:314:47
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_RefObj: (work@vscale_pipeline.alu_out_WB), line:314:36, endln:314:46
                |vpiParent:
                \_Assignment: , line:314:19, endln:314:46
                |vpiName:alu_out_WB
                |vpiFullName:work@vscale_pipeline.alu_out_WB
                |vpiActual:
                \_Net: (work@vscale_pipeline.alu_out_WB), line:113:49, endln:113:59
              |vpiLhs:
              \_RefObj: (work@vscale_pipeline.bypass_data_WB), line:314:19, endln:314:33
                |vpiParent:
                \_Assignment: , line:314:19, endln:314:46
                |vpiName:bypass_data_WB
                |vpiFullName:work@vscale_pipeline.bypass_data_WB
                |vpiActual:
                \_Net: (work@vscale_pipeline.bypass_data_WB), line:119:49, endln:119:63
    |vpiAlwaysType:1
  |vpiProcess:
  \_Always: , line:320:4, endln:328:7
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiStmt:
    \_EventControl: , line:320:11, endln:320:15
      |vpiParent:
      \_Always: , line:320:4, endln:328:7
      |vpiStmt:
      \_Begin: (work@vscale_pipeline), line:320:16, endln:328:7
        |vpiParent:
        \_EventControl: , line:320:11, endln:320:15
        |vpiFullName:work@vscale_pipeline
        |vpiStmt:
        \_CaseStmt: , line:321:7, endln:327:14
          |vpiParent:
          \_Begin: (work@vscale_pipeline), line:320:16, endln:328:7
          |vpiCaseType:1
          |vpiCondition:
          \_RefObj: (work@vscale_pipeline.wb_src_sel_WB), line:321:13, endln:321:26
            |vpiParent:
            \_CaseStmt: , line:321:7, endln:327:14
            |vpiName:wb_src_sel_WB
            |vpiFullName:work@vscale_pipeline.wb_src_sel_WB
            |vpiActual:
            \_Net: (work@vscale_pipeline.wb_src_sel_WB), line:124:49, endln:124:62
          |vpiCaseItem:
          \_CaseItem: , line:322:9, endln:322:51
            |vpiParent:
            \_CaseStmt: , line:321:7, endln:327:14
            |vpiExpr:
            \_Constant: , line:28:21, endln:28:41
              |vpiParent:
              \_CaseItem: , line:322:9, endln:322:51
              |vpiDecompile:2'd0
              |vpiSize:2
              |DEC:0
              |vpiConstType:1
            |vpiStmt:
            \_Assignment: , line:322:23, endln:322:50
              |vpiParent:
              \_CaseItem: , line:322:9, endln:322:51
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_RefObj: (work@vscale_pipeline.bypass_data_WB), line:322:36, endln:322:50
                |vpiParent:
                \_Assignment: , line:322:23, endln:322:50
                |vpiName:bypass_data_WB
                |vpiFullName:work@vscale_pipeline.bypass_data_WB
                |vpiActual:
                \_Net: (work@vscale_pipeline.bypass_data_WB), line:119:49, endln:119:63
              |vpiLhs:
              \_RefObj: (work@vscale_pipeline.wb_data_WB), line:322:23, endln:322:33
                |vpiParent:
                \_Assignment: , line:322:23, endln:322:50
                |vpiName:wb_data_WB
                |vpiFullName:work@vscale_pipeline.wb_data_WB
                |vpiActual:
                \_Net: (work@vscale_pipeline.wb_data_WB), line:121:49, endln:121:59
          |vpiCaseItem:
          \_CaseItem: , line:323:9, endln:323:49
            |vpiParent:
            \_CaseStmt: , line:321:7, endln:327:14
            |vpiExpr:
            \_Constant: , line:29:21, endln:29:41
              |vpiParent:
              \_CaseItem: , line:323:9, endln:323:49
              |vpiDecompile:2'd1
              |vpiSize:2
              |DEC:1
              |vpiConstType:1
            |vpiStmt:
            \_Assignment: , line:323:23, endln:323:48
              |vpiParent:
              \_CaseItem: , line:323:9, endln:323:49
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_RefObj: (work@vscale_pipeline.load_data_WB), line:323:36, endln:323:48
                |vpiParent:
                \_Assignment: , line:323:23, endln:323:48
                |vpiName:load_data_WB
                |vpiFullName:work@vscale_pipeline.load_data_WB
                |vpiActual:
                \_Net: (work@vscale_pipeline.load_data_WB), line:120:49, endln:120:61
              |vpiLhs:
              \_RefObj: (work@vscale_pipeline.wb_data_WB), line:323:23, endln:323:33
                |vpiParent:
                \_Assignment: , line:323:23, endln:323:48
                |vpiName:wb_data_WB
                |vpiFullName:work@vscale_pipeline.wb_data_WB
                |vpiActual:
                \_Net: (work@vscale_pipeline.wb_data_WB), line:121:49, endln:121:59
          |vpiCaseItem:
          \_CaseItem: , line:324:9, endln:324:51
            |vpiParent:
            \_CaseStmt: , line:321:7, endln:327:14
            |vpiExpr:
            \_Constant: , line:30:21, endln:30:41
              |vpiParent:
              \_CaseItem: , line:324:9, endln:324:51
              |vpiDecompile:2'd2
              |vpiSize:2
              |DEC:2
              |vpiConstType:1
            |vpiStmt:
            \_Assignment: , line:324:23, endln:324:50
              |vpiParent:
              \_CaseItem: , line:324:9, endln:324:51
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_RefObj: (work@vscale_pipeline.bypass_data_WB), line:324:36, endln:324:50
                |vpiParent:
                \_Assignment: , line:324:23, endln:324:50
                |vpiName:bypass_data_WB
                |vpiFullName:work@vscale_pipeline.bypass_data_WB
                |vpiActual:
                \_Net: (work@vscale_pipeline.bypass_data_WB), line:119:49, endln:119:63
              |vpiLhs:
              \_RefObj: (work@vscale_pipeline.wb_data_WB), line:324:23, endln:324:33
                |vpiParent:
                \_Assignment: , line:324:23, endln:324:50
                |vpiName:wb_data_WB
                |vpiFullName:work@vscale_pipeline.wb_data_WB
                |vpiActual:
                \_Net: (work@vscale_pipeline.wb_data_WB), line:121:49, endln:121:59
          |vpiCaseItem:
          \_CaseItem: , line:325:9, endln:325:50
            |vpiParent:
            \_CaseStmt: , line:321:7, endln:327:14
            |vpiExpr:
            \_Constant: , line:31:21, endln:31:41
              |vpiParent:
              \_CaseItem: , line:325:9, endln:325:50
              |vpiDecompile:2'd3
              |vpiSize:2
              |DEC:3
              |vpiConstType:1
            |vpiStmt:
            \_Assignment: , line:325:22, endln:325:49
              |vpiParent:
              \_CaseItem: , line:325:9, endln:325:50
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_RefObj: (work@vscale_pipeline.bypass_data_WB), line:325:35, endln:325:49
                |vpiParent:
                \_Assignment: , line:325:22, endln:325:49
                |vpiName:bypass_data_WB
                |vpiFullName:work@vscale_pipeline.bypass_data_WB
                |vpiActual:
                \_Net: (work@vscale_pipeline.bypass_data_WB), line:119:49, endln:119:63
              |vpiLhs:
              \_RefObj: (work@vscale_pipeline.wb_data_WB), line:325:22, endln:325:32
                |vpiParent:
                \_Assignment: , line:325:22, endln:325:49
                |vpiName:wb_data_WB
                |vpiFullName:work@vscale_pipeline.wb_data_WB
                |vpiActual:
                \_Net: (work@vscale_pipeline.wb_data_WB), line:121:49, endln:121:59
          |vpiCaseItem:
          \_CaseItem: , line:326:9, endln:326:47
            |vpiParent:
            \_CaseStmt: , line:321:7, endln:327:14
            |vpiStmt:
            \_Assignment: , line:326:19, endln:326:46
              |vpiParent:
              \_CaseItem: , line:326:9, endln:326:47
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_RefObj: (work@vscale_pipeline.bypass_data_WB), line:326:32, endln:326:46
                |vpiParent:
                \_Assignment: , line:326:19, endln:326:46
                |vpiName:bypass_data_WB
                |vpiFullName:work@vscale_pipeline.bypass_data_WB
                |vpiActual:
                \_Net: (work@vscale_pipeline.bypass_data_WB), line:119:49, endln:119:63
              |vpiLhs:
              \_RefObj: (work@vscale_pipeline.wb_data_WB), line:326:19, endln:326:29
                |vpiParent:
                \_Assignment: , line:326:19, endln:326:46
                |vpiName:wb_data_WB
                |vpiFullName:work@vscale_pipeline.wb_data_WB
                |vpiActual:
                \_Net: (work@vscale_pipeline.wb_data_WB), line:121:49, endln:121:59
    |vpiAlwaysType:1
  |vpiContAssign:
  \_ContAssign: , line:204:11, endln:204:29
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiRhs:
    \_RefObj: (work@vscale_pipeline.PC_PIF), line:204:23, endln:204:29
      |vpiParent:
      \_ContAssign: , line:204:11, endln:204:29
      |vpiName:PC_PIF
      |vpiFullName:work@vscale_pipeline.PC_PIF
      |vpiActual:
      \_Net: (work@vscale_pipeline.PC_PIF), line:70:49, endln:70:55
    |vpiLhs:
    \_RefObj: (work@vscale_pipeline.imem_addr), line:204:11, endln:204:20
      |vpiParent:
      \_ContAssign: , line:204:11, endln:204:29
      |vpiName:imem_addr
      |vpiFullName:work@vscale_pipeline.imem_addr
      |vpiActual:
      \_Net: (work@vscale_pipeline.imem_addr), line:13:51, endln:13:60
  |vpiContAssign:
  \_ContAssign: , line:228:11, endln:228:36
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiRhs:
    \_PartSelect: inst_DX (work@vscale_pipeline.inst_DX), line:228:22, endln:228:36
      |vpiParent:
      \_ContAssign: , line:228:11, endln:228:36
      |vpiName:inst_DX
      |vpiFullName:work@vscale_pipeline.inst_DX
      |vpiDefName:inst_DX
      |vpiActual:
      \_Net: (work@vscale_pipeline.inst_DX), line:80:49, endln:80:56
      |vpiConstantSelect:1
      |vpiLeftRange:
      \_Constant: , line:228:30, endln:228:32
        |vpiParent:
        \_PartSelect: inst_DX (work@vscale_pipeline.inst_DX), line:228:22, endln:228:36
        |vpiDecompile:19
        |vpiSize:64
        |UINT:19
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:228:33, endln:228:35
        |vpiParent:
        \_PartSelect: inst_DX (work@vscale_pipeline.inst_DX), line:228:22, endln:228:36
        |vpiDecompile:15
        |vpiSize:64
        |UINT:15
        |vpiConstType:9
    |vpiLhs:
    \_RefObj: (work@vscale_pipeline.rs1_addr), line:228:11, endln:228:19
      |vpiParent:
      \_ContAssign: , line:228:11, endln:228:36
      |vpiName:rs1_addr
      |vpiFullName:work@vscale_pipeline.rs1_addr
      |vpiActual:
      \_Net: (work@vscale_pipeline.rs1_addr), line:88:49, endln:88:57
  |vpiContAssign:
  \_ContAssign: , line:229:11, endln:229:36
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiRhs:
    \_PartSelect: inst_DX (work@vscale_pipeline.inst_DX), line:229:22, endln:229:36
      |vpiParent:
      \_ContAssign: , line:229:11, endln:229:36
      |vpiName:inst_DX
      |vpiFullName:work@vscale_pipeline.inst_DX
      |vpiDefName:inst_DX
      |vpiActual:
      \_Net: (work@vscale_pipeline.inst_DX), line:80:49, endln:80:56
      |vpiConstantSelect:1
      |vpiLeftRange:
      \_Constant: , line:229:30, endln:229:32
        |vpiParent:
        \_PartSelect: inst_DX (work@vscale_pipeline.inst_DX), line:229:22, endln:229:36
        |vpiDecompile:24
        |vpiSize:64
        |UINT:24
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:229:33, endln:229:35
        |vpiParent:
        \_PartSelect: inst_DX (work@vscale_pipeline.inst_DX), line:229:22, endln:229:36
        |vpiDecompile:20
        |vpiSize:64
        |UINT:20
        |vpiConstType:9
    |vpiLhs:
    \_RefObj: (work@vscale_pipeline.rs2_addr), line:229:11, endln:229:19
      |vpiParent:
      \_ContAssign: , line:229:11, endln:229:36
      |vpiName:rs2_addr
      |vpiFullName:work@vscale_pipeline.rs2_addr
      |vpiActual:
      \_Net: (work@vscale_pipeline.rs2_addr), line:91:49, endln:91:57
  |vpiContAssign:
  \_ContAssign: , line:262:11, endln:262:69
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiRhs:
    \_Operation: , line:262:31, endln:262:69
      |vpiParent:
      \_ContAssign: , line:262:11, endln:262:69
      |vpiOpType:32
      |vpiOperand:
      \_RefObj: (work@vscale_pipeline.bypass_rs1), line:262:31, endln:262:41
        |vpiParent:
        \_Operation: , line:262:31, endln:262:69
        |vpiName:bypass_rs1
        |vpiFullName:work@vscale_pipeline.bypass_rs1
        |vpiActual:
        \_Net: (work@vscale_pipeline.bypass_rs1), line:99:49, endln:99:59
      |vpiOperand:
      \_RefObj: (work@vscale_pipeline.bypass_data_WB), line:262:44, endln:262:58
        |vpiParent:
        \_Operation: , line:262:31, endln:262:69
        |vpiName:bypass_data_WB
        |vpiFullName:work@vscale_pipeline.bypass_data_WB
        |vpiActual:
        \_Net: (work@vscale_pipeline.bypass_data_WB), line:119:49, endln:119:63
      |vpiOperand:
      \_RefObj: (work@vscale_pipeline.rs1_data), line:262:61, endln:262:69
        |vpiParent:
        \_Operation: , line:262:31, endln:262:69
        |vpiName:rs1_data
        |vpiFullName:work@vscale_pipeline.rs1_data
        |vpiActual:
        \_Net: (work@vscale_pipeline.rs1_data), line:89:49, endln:89:57
    |vpiLhs:
    \_RefObj: (work@vscale_pipeline.rs1_data_bypassed), line:262:11, endln:262:28
      |vpiParent:
      \_ContAssign: , line:262:11, endln:262:69
      |vpiName:rs1_data_bypassed
      |vpiFullName:work@vscale_pipeline.rs1_data_bypassed
      |vpiActual:
      \_Net: (work@vscale_pipeline.rs1_data_bypassed), line:90:49, endln:90:66
  |vpiContAssign:
  \_ContAssign: , line:263:11, endln:263:69
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiRhs:
    \_Operation: , line:263:31, endln:263:69
      |vpiParent:
      \_ContAssign: , line:263:11, endln:263:69
      |vpiOpType:32
      |vpiOperand:
      \_RefObj: (work@vscale_pipeline.bypass_rs2), line:263:31, endln:263:41
        |vpiParent:
        \_Operation: , line:263:31, endln:263:69
        |vpiName:bypass_rs2
        |vpiFullName:work@vscale_pipeline.bypass_rs2
        |vpiActual:
        \_Net: (work@vscale_pipeline.bypass_rs2), line:100:49, endln:100:59
      |vpiOperand:
      \_RefObj: (work@vscale_pipeline.bypass_data_WB), line:263:44, endln:263:58
        |vpiParent:
        \_Operation: , line:263:31, endln:263:69
        |vpiName:bypass_data_WB
        |vpiFullName:work@vscale_pipeline.bypass_data_WB
        |vpiActual:
        \_Net: (work@vscale_pipeline.bypass_data_WB), line:119:49, endln:119:63
      |vpiOperand:
      \_RefObj: (work@vscale_pipeline.rs2_data), line:263:61, endln:263:69
        |vpiParent:
        \_Operation: , line:263:31, endln:263:69
        |vpiName:rs2_data
        |vpiFullName:work@vscale_pipeline.rs2_data
        |vpiActual:
        \_Net: (work@vscale_pipeline.rs2_data), line:92:49, endln:92:57
    |vpiLhs:
    \_RefObj: (work@vscale_pipeline.rs2_data_bypassed), line:263:11, endln:263:28
      |vpiParent:
      \_ContAssign: , line:263:11, endln:263:69
      |vpiName:rs2_data_bypassed
      |vpiFullName:work@vscale_pipeline.rs2_data_bypassed
      |vpiActual:
      \_Net: (work@vscale_pipeline.rs2_data_bypassed), line:93:49, endln:93:66
  |vpiContAssign:
  \_ContAssign: , line:288:11, endln:288:32
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiRhs:
    \_BitSelect: (work@vscale_pipeline.alu_out), line:288:29, endln:288:32
      |vpiParent:
      \_ContAssign: , line:288:11, endln:288:32
      |vpiName:alu_out
      |vpiFullName:work@vscale_pipeline.alu_out
      |vpiActual:
      \_Net: (work@vscale_pipeline.alu_out), line:97:49, endln:97:56
      |vpiIndex:
      \_Constant: , line:288:30, endln:288:31
        |vpiParent:
        \_BitSelect: (work@vscale_pipeline.alu_out), line:288:29, endln:288:32
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiLhs:
    \_RefObj: (work@vscale_pipeline.cmp_true), line:288:11, endln:288:19
      |vpiParent:
      \_ContAssign: , line:288:11, endln:288:32
      |vpiName:cmp_true
      |vpiFullName:work@vscale_pipeline.cmp_true
      |vpiActual:
      \_Net: (work@vscale_pipeline.cmp_true), line:98:49, endln:98:57
  |vpiContAssign:
  \_ContAssign: , line:291:11, endln:291:30
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiRhs:
    \_RefObj: (work@vscale_pipeline.alu_out), line:291:23, endln:291:30
      |vpiParent:
      \_ContAssign: , line:291:11, endln:291:30
      |vpiName:alu_out
      |vpiFullName:work@vscale_pipeline.alu_out
      |vpiActual:
      \_Net: (work@vscale_pipeline.alu_out), line:97:49, endln:97:56
    |vpiLhs:
    \_RefObj: (work@vscale_pipeline.dmem_addr), line:291:11, endln:291:20
      |vpiParent:
      \_ContAssign: , line:291:11, endln:291:30
      |vpiName:dmem_addr
      |vpiFullName:work@vscale_pipeline.dmem_addr
      |vpiActual:
      \_Net: (work@vscale_pipeline.dmem_addr), line:20:51, endln:20:60
  |vpiContAssign:
  \_ContAssign: , line:318:11, endln:318:71
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiRhs:
    \_FuncCall: (load_data), line:318:26, endln:318:71
      |vpiParent:
      \_ContAssign: , line:318:11, endln:318:71
      |vpiTaskFunc:
      \_Function: (work@vscale_pipeline.load_data), line:48:4, endln:67:15
      |vpiArgument:
      \_RefObj: (work@vscale_pipeline.alu_out_WB), line:318:36, endln:318:46
        |vpiParent:
        \_FuncCall: (load_data), line:318:26, endln:318:71
        |vpiName:alu_out_WB
        |vpiFullName:work@vscale_pipeline.alu_out_WB
        |vpiActual:
        \_Net: (work@vscale_pipeline.alu_out_WB), line:113:49, endln:113:59
      |vpiArgument:
      \_RefObj: (work@vscale_pipeline.dmem_rdata), line:318:47, endln:318:57
        |vpiParent:
        \_FuncCall: (load_data), line:318:26, endln:318:71
        |vpiName:dmem_rdata
        |vpiFullName:work@vscale_pipeline.dmem_rdata
        |vpiActual:
        \_Net: (work@vscale_pipeline.dmem_rdata), line:22:50, endln:22:60
      |vpiArgument:
      \_RefObj: (work@vscale_pipeline.dmem_type_WB), line:318:58, endln:318:70
        |vpiParent:
        \_FuncCall: (load_data), line:318:26, endln:318:71
        |vpiName:dmem_type_WB
        |vpiFullName:work@vscale_pipeline.dmem_type_WB
        |vpiActual:
        \_Net: (work@vscale_pipeline.dmem_type_WB), line:125:49, endln:125:61
      |vpiName:
      \_Identifier: (load_data)
        |vpiParent:
        \_FuncCall: (load_data), line:318:26, endln:318:71
        |vpiName:load_data
    |vpiLhs:
    \_RefObj: (work@vscale_pipeline.load_data_WB), line:318:11, endln:318:23
      |vpiParent:
      \_ContAssign: , line:318:11, endln:318:71
      |vpiName:load_data_WB
      |vpiFullName:work@vscale_pipeline.load_data_WB
      |vpiActual:
      \_Net: (work@vscale_pipeline.load_data_WB), line:120:49, endln:120:61
  |vpiContAssign:
  \_ContAssign: , line:331:11, endln:331:81
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiRhs:
    \_FuncCall: (store_data), line:331:32, endln:331:81
      |vpiParent:
      \_ContAssign: , line:331:11, endln:331:81
      |vpiTaskFunc:
      \_Function: (work@vscale_pipeline.store_data), line:35:4, endln:46:15
      |vpiArgument:
      \_RefObj: (work@vscale_pipeline.alu_out_WB), line:331:43, endln:331:53
        |vpiParent:
        \_FuncCall: (store_data), line:331:32, endln:331:81
        |vpiName:alu_out_WB
        |vpiFullName:work@vscale_pipeline.alu_out_WB
        |vpiActual:
        \_Net: (work@vscale_pipeline.alu_out_WB), line:113:49, endln:113:59
      |vpiArgument:
      \_RefObj: (work@vscale_pipeline.store_data_WB), line:331:54, endln:331:67
        |vpiParent:
        \_FuncCall: (store_data), line:331:32, endln:331:81
        |vpiName:store_data_WB
        |vpiFullName:work@vscale_pipeline.store_data_WB
        |vpiActual:
        \_Net: (work@vscale_pipeline.store_data_WB), line:115:49, endln:115:62
      |vpiArgument:
      \_RefObj: (work@vscale_pipeline.dmem_type_WB), line:331:68, endln:331:80
        |vpiParent:
        \_FuncCall: (store_data), line:331:32, endln:331:81
        |vpiName:dmem_type_WB
        |vpiFullName:work@vscale_pipeline.dmem_type_WB
        |vpiActual:
        \_Net: (work@vscale_pipeline.dmem_type_WB), line:125:49, endln:125:61
      |vpiName:
      \_Identifier: (store_data)
        |vpiParent:
        \_FuncCall: (store_data), line:331:32, endln:331:81
        |vpiName:store_data
    |vpiLhs:
    \_RefObj: (work@vscale_pipeline.dmem_wdata_delayed), line:331:11, endln:331:29
      |vpiParent:
      \_ContAssign: , line:331:11, endln:331:81
      |vpiName:dmem_wdata_delayed
      |vpiFullName:work@vscale_pipeline.dmem_wdata_delayed
      |vpiActual:
      \_Net: (work@vscale_pipeline.dmem_wdata_delayed), line:21:51, endln:21:69
  |vpiContAssign:
  \_ContAssign: , line:336:11, endln:336:36
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiRhs:
    \_PartSelect: inst_DX (work@vscale_pipeline.inst_DX), line:336:22, endln:336:36
      |vpiParent:
      \_ContAssign: , line:336:11, endln:336:36
      |vpiName:inst_DX
      |vpiFullName:work@vscale_pipeline.inst_DX
      |vpiDefName:inst_DX
      |vpiActual:
      \_Net: (work@vscale_pipeline.inst_DX), line:80:49, endln:80:56
      |vpiConstantSelect:1
      |vpiLeftRange:
      \_Constant: , line:336:30, endln:336:32
        |vpiParent:
        \_PartSelect: inst_DX (work@vscale_pipeline.inst_DX), line:336:22, endln:336:36
        |vpiDecompile:31
        |vpiSize:64
        |UINT:31
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:336:33, endln:336:35
        |vpiParent:
        \_PartSelect: inst_DX (work@vscale_pipeline.inst_DX), line:336:22, endln:336:36
        |vpiDecompile:20
        |vpiSize:64
        |UINT:20
        |vpiConstType:9
    |vpiLhs:
    \_RefObj: (work@vscale_pipeline.csr_addr), line:336:11, endln:336:19
      |vpiParent:
      \_ContAssign: , line:336:11, endln:336:36
      |vpiName:csr_addr
      |vpiFullName:work@vscale_pipeline.csr_addr
      |vpiActual:
      \_Net: (work@vscale_pipeline.csr_addr), line:128:49, endln:128:57
  |vpiContAssign:
  \_ContAssign: , line:337:11, endln:337:73
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiRhs:
    \_Operation: , line:337:23, endln:337:73
      |vpiParent:
      \_ContAssign: , line:337:11, endln:337:73
      |vpiOpType:32
      |vpiOperand:
      \_RefObj: (work@vscale_pipeline.csr_imm_sel), line:337:24, endln:337:35
        |vpiParent:
        \_Operation: , line:337:23, endln:337:73
        |vpiName:csr_imm_sel
        |vpiFullName:work@vscale_pipeline.csr_imm_sel
        |vpiActual:
        \_Net: (work@vscale_pipeline.csr_imm_sel), line:130:49, endln:130:60
      |vpiOperand:
      \_PartSelect: inst_DX (work@vscale_pipeline.inst_DX), line:337:39, endln:337:53
        |vpiParent:
        \_Operation: , line:337:23, endln:337:73
        |vpiName:inst_DX
        |vpiFullName:work@vscale_pipeline.inst_DX
        |vpiDefName:inst_DX
        |vpiActual:
        \_Net: (work@vscale_pipeline.inst_DX), line:80:49, endln:80:56
        |vpiConstantSelect:1
        |vpiLeftRange:
        \_Constant: , line:337:47, endln:337:49
          |vpiParent:
          \_PartSelect: inst_DX (work@vscale_pipeline.inst_DX), line:337:39, endln:337:53
          |vpiDecompile:19
          |vpiSize:64
          |UINT:19
          |vpiConstType:9
        |vpiRightRange:
        \_Constant: , line:337:50, endln:337:52
          |vpiParent:
          \_PartSelect: inst_DX (work@vscale_pipeline.inst_DX), line:337:39, endln:337:53
          |vpiDecompile:15
          |vpiSize:64
          |UINT:15
          |vpiConstType:9
      |vpiOperand:
      \_RefObj: (work@vscale_pipeline.rs1_data_bypassed), line:337:56, endln:337:73
        |vpiParent:
        \_Operation: , line:337:23, endln:337:73
        |vpiName:rs1_data_bypassed
        |vpiFullName:work@vscale_pipeline.rs1_data_bypassed
        |vpiActual:
        \_Net: (work@vscale_pipeline.rs1_data_bypassed), line:90:49, endln:90:66
    |vpiLhs:
    \_RefObj: (work@vscale_pipeline.csr_wdata), line:337:11, endln:337:20
      |vpiParent:
      \_ContAssign: , line:337:11, endln:337:73
      |vpiName:csr_wdata
      |vpiFullName:work@vscale_pipeline.csr_wdata
      |vpiActual:
      \_Net: (work@vscale_pipeline.csr_wdata), line:135:49, endln:135:58
  |vpiRefModule:
  \_RefModule: work@vscale_ctrl (ctrl), line:144:4, endln:144:15
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:ctrl
    |vpiDefName:work@vscale_ctrl
    |vpiActual:
    \_Module: work@vscale_ctrl (work@vscale_ctrl), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_ctrl.v, line:7:1, endln:500:10
    |vpiPort:
    \_Port: (clk), line:145:22, endln:145:25
      |vpiParent:
      \_RefModule: work@vscale_ctrl (ctrl), line:144:4, endln:144:15
      |vpiName:clk
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.ctrl.clk.clk), line:145:26, endln:145:29
        |vpiParent:
        \_Port: (clk), line:145:22, endln:145:25
        |vpiName:clk
        |vpiFullName:work@vscale_pipeline.ctrl.clk.clk
        |vpiActual:
        \_Net: (work@vscale_pipeline.clk), line:9:37, endln:9:40
    |vpiPort:
    \_Port: (reset), line:146:22, endln:146:27
      |vpiParent:
      \_RefModule: work@vscale_ctrl (ctrl), line:144:4, endln:144:15
      |vpiName:reset
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.ctrl.reset.reset), line:146:28, endln:146:33
        |vpiParent:
        \_Port: (reset), line:146:22, endln:146:27
        |vpiName:reset
        |vpiFullName:work@vscale_pipeline.ctrl.reset.reset
        |vpiActual:
        \_Net: (work@vscale_pipeline.reset), line:11:37, endln:11:42
    |vpiPort:
    \_Port: (inst_DX), line:147:22, endln:147:29
      |vpiParent:
      \_RefModule: work@vscale_ctrl (ctrl), line:144:4, endln:144:15
      |vpiName:inst_DX
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.ctrl.inst_DX.inst_DX), line:147:30, endln:147:37
        |vpiParent:
        \_Port: (inst_DX), line:147:22, endln:147:29
        |vpiName:inst_DX
        |vpiFullName:work@vscale_pipeline.ctrl.inst_DX.inst_DX
        |vpiActual:
        \_Net: (work@vscale_pipeline.inst_DX), line:80:49, endln:80:56
    |vpiPort:
    \_Port: (imem_wait), line:148:22, endln:148:31
      |vpiParent:
      \_RefModule: work@vscale_ctrl (ctrl), line:144:4, endln:144:15
      |vpiName:imem_wait
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.ctrl.imem_wait.imem_wait), line:148:32, endln:148:41
        |vpiParent:
        \_Port: (imem_wait), line:148:22, endln:148:31
        |vpiName:imem_wait
        |vpiFullName:work@vscale_pipeline.ctrl.imem_wait.imem_wait
        |vpiActual:
        \_Net: (work@vscale_pipeline.imem_wait), line:12:37, endln:12:46
    |vpiPort:
    \_Port: (imem_badmem_e), line:149:22, endln:149:35
      |vpiParent:
      \_RefModule: work@vscale_ctrl (ctrl), line:144:4, endln:144:15
      |vpiName:imem_badmem_e
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.ctrl.imem_badmem_e.imem_badmem_e), line:149:36, endln:149:49
        |vpiParent:
        \_Port: (imem_badmem_e), line:149:22, endln:149:35
        |vpiName:imem_badmem_e
        |vpiFullName:work@vscale_pipeline.ctrl.imem_badmem_e.imem_badmem_e
        |vpiActual:
        \_Net: (work@vscale_pipeline.imem_badmem_e), line:15:37, endln:15:50
    |vpiPort:
    \_Port: (dmem_wait), line:150:22, endln:150:31
      |vpiParent:
      \_RefModule: work@vscale_ctrl (ctrl), line:144:4, endln:144:15
      |vpiName:dmem_wait
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.ctrl.dmem_wait.dmem_wait), line:150:32, endln:150:41
        |vpiParent:
        \_Port: (dmem_wait), line:150:22, endln:150:31
        |vpiName:dmem_wait
        |vpiFullName:work@vscale_pipeline.ctrl.dmem_wait.dmem_wait
        |vpiActual:
        \_Net: (work@vscale_pipeline.dmem_wait), line:16:37, endln:16:46
    |vpiPort:
    \_Port: (dmem_badmem_e), line:151:22, endln:151:35
      |vpiParent:
      \_RefModule: work@vscale_ctrl (ctrl), line:144:4, endln:144:15
      |vpiName:dmem_badmem_e
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.ctrl.dmem_badmem_e.dmem_badmem_e), line:151:36, endln:151:49
        |vpiParent:
        \_Port: (dmem_badmem_e), line:151:22, endln:151:35
        |vpiName:dmem_badmem_e
        |vpiFullName:work@vscale_pipeline.ctrl.dmem_badmem_e.dmem_badmem_e
        |vpiActual:
        \_Net: (work@vscale_pipeline.dmem_badmem_e), line:23:37, endln:23:50
    |vpiPort:
    \_Port: (cmp_true), line:152:22, endln:152:30
      |vpiParent:
      \_RefModule: work@vscale_ctrl (ctrl), line:144:4, endln:144:15
      |vpiName:cmp_true
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.ctrl.cmp_true.cmp_true), line:152:31, endln:152:39
        |vpiParent:
        \_Port: (cmp_true), line:152:22, endln:152:30
        |vpiName:cmp_true
        |vpiFullName:work@vscale_pipeline.ctrl.cmp_true.cmp_true
        |vpiActual:
        \_Net: (work@vscale_pipeline.cmp_true), line:98:49, endln:98:57
    |vpiPort:
    \_Port: (PC_src_sel), line:153:22, endln:153:32
      |vpiParent:
      \_RefModule: work@vscale_ctrl (ctrl), line:144:4, endln:144:15
      |vpiName:PC_src_sel
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.ctrl.PC_src_sel.PC_src_sel), line:153:33, endln:153:43
        |vpiParent:
        \_Port: (PC_src_sel), line:153:22, endln:153:32
        |vpiName:PC_src_sel
        |vpiFullName:work@vscale_pipeline.ctrl.PC_src_sel.PC_src_sel
        |vpiActual:
        \_Net: (work@vscale_pipeline.PC_src_sel), line:69:49, endln:69:59
    |vpiPort:
    \_Port: (imm_type), line:154:22, endln:154:30
      |vpiParent:
      \_RefModule: work@vscale_ctrl (ctrl), line:144:4, endln:144:15
      |vpiName:imm_type
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.ctrl.imm_type.imm_type), line:154:31, endln:154:39
        |vpiParent:
        \_Port: (imm_type), line:154:22, endln:154:30
        |vpiName:imm_type
        |vpiFullName:work@vscale_pipeline.ctrl.imm_type.imm_type
        |vpiActual:
        \_Net: (work@vscale_pipeline.imm_type), line:84:49, endln:84:57
    |vpiPort:
    \_Port: (src_a_sel), line:155:22, endln:155:31
      |vpiParent:
      \_RefModule: work@vscale_ctrl (ctrl), line:144:4, endln:144:15
      |vpiName:src_a_sel
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.ctrl.src_a_sel.src_a_sel), line:155:32, endln:155:41
        |vpiParent:
        \_Port: (src_a_sel), line:155:22, endln:155:31
        |vpiName:src_a_sel
        |vpiFullName:work@vscale_pipeline.ctrl.src_a_sel.src_a_sel
        |vpiActual:
        \_Net: (work@vscale_pipeline.src_a_sel), line:86:49, endln:86:58
    |vpiPort:
    \_Port: (src_b_sel), line:156:22, endln:156:31
      |vpiParent:
      \_RefModule: work@vscale_ctrl (ctrl), line:144:4, endln:144:15
      |vpiName:src_b_sel
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.ctrl.src_b_sel.src_b_sel), line:156:32, endln:156:41
        |vpiParent:
        \_Port: (src_b_sel), line:156:22, endln:156:31
        |vpiName:src_b_sel
        |vpiFullName:work@vscale_pipeline.ctrl.src_b_sel.src_b_sel
        |vpiActual:
        \_Net: (work@vscale_pipeline.src_b_sel), line:87:49, endln:87:58
    |vpiPort:
    \_Port: (bypass_rs1), line:157:22, endln:157:32
      |vpiParent:
      \_RefModule: work@vscale_ctrl (ctrl), line:144:4, endln:144:15
      |vpiName:bypass_rs1
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.ctrl.bypass_rs1.bypass_rs1), line:157:33, endln:157:43
        |vpiParent:
        \_Port: (bypass_rs1), line:157:22, endln:157:32
        |vpiName:bypass_rs1
        |vpiFullName:work@vscale_pipeline.ctrl.bypass_rs1.bypass_rs1
        |vpiActual:
        \_Net: (work@vscale_pipeline.bypass_rs1), line:99:49, endln:99:59
    |vpiPort:
    \_Port: (bypass_rs2), line:158:22, endln:158:32
      |vpiParent:
      \_RefModule: work@vscale_ctrl (ctrl), line:144:4, endln:144:15
      |vpiName:bypass_rs2
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.ctrl.bypass_rs2.bypass_rs2), line:158:33, endln:158:43
        |vpiParent:
        \_Port: (bypass_rs2), line:158:22, endln:158:32
        |vpiName:bypass_rs2
        |vpiFullName:work@vscale_pipeline.ctrl.bypass_rs2.bypass_rs2
        |vpiActual:
        \_Net: (work@vscale_pipeline.bypass_rs2), line:100:49, endln:100:59
    |vpiPort:
    \_Port: (alu_op), line:159:22, endln:159:28
      |vpiParent:
      \_RefModule: work@vscale_ctrl (ctrl), line:144:4, endln:144:15
      |vpiName:alu_op
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.ctrl.alu_op.alu_op), line:159:29, endln:159:35
        |vpiParent:
        \_Port: (alu_op), line:159:22, endln:159:28
        |vpiName:alu_op
        |vpiFullName:work@vscale_pipeline.ctrl.alu_op.alu_op
        |vpiActual:
        \_Net: (work@vscale_pipeline.alu_op), line:94:49, endln:94:55
    |vpiPort:
    \_Port: (dmem_en), line:160:22, endln:160:29
      |vpiParent:
      \_RefModule: work@vscale_ctrl (ctrl), line:144:4, endln:144:15
      |vpiName:dmem_en
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.ctrl.dmem_en.dmem_en), line:160:30, endln:160:37
        |vpiParent:
        \_Port: (dmem_en), line:160:22, endln:160:29
        |vpiName:dmem_en
        |vpiFullName:work@vscale_pipeline.ctrl.dmem_en.dmem_en
        |vpiActual:
        \_Net: (work@vscale_pipeline.dmem_en), line:17:38, endln:17:45
    |vpiPort:
    \_Port: (dmem_wen), line:161:22, endln:161:30
      |vpiParent:
      \_RefModule: work@vscale_ctrl (ctrl), line:144:4, endln:144:15
      |vpiName:dmem_wen
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.ctrl.dmem_wen.dmem_wen), line:161:31, endln:161:39
        |vpiParent:
        \_Port: (dmem_wen), line:161:22, endln:161:30
        |vpiName:dmem_wen
        |vpiFullName:work@vscale_pipeline.ctrl.dmem_wen.dmem_wen
        |vpiActual:
        \_Net: (work@vscale_pipeline.dmem_wen), line:18:38, endln:18:46
    |vpiPort:
    \_Port: (dmem_size), line:162:22, endln:162:31
      |vpiParent:
      \_RefModule: work@vscale_ctrl (ctrl), line:144:4, endln:144:15
      |vpiName:dmem_size
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.ctrl.dmem_size.dmem_size), line:162:32, endln:162:41
        |vpiParent:
        \_Port: (dmem_size), line:162:22, endln:162:31
        |vpiName:dmem_size
        |vpiFullName:work@vscale_pipeline.ctrl.dmem_size.dmem_size
        |vpiActual:
        \_Net: (work@vscale_pipeline.dmem_size), line:19:53, endln:19:62
    |vpiPort:
    \_Port: (dmem_type), line:163:22, endln:163:31
      |vpiParent:
      \_RefModule: work@vscale_ctrl (ctrl), line:144:4, endln:144:15
      |vpiName:dmem_type
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.ctrl.dmem_type.dmem_type), line:163:32, endln:163:41
        |vpiParent:
        \_Port: (dmem_type), line:163:22, endln:163:31
        |vpiName:dmem_type
        |vpiFullName:work@vscale_pipeline.ctrl.dmem_type.dmem_type
        |vpiActual:
        \_Net: (work@vscale_pipeline.dmem_type), line:101:49, endln:101:58
    |vpiPort:
    \_Port: (md_req_valid), line:164:22, endln:164:34
      |vpiParent:
      \_RefModule: work@vscale_ctrl (ctrl), line:144:4, endln:144:15
      |vpiName:md_req_valid
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.ctrl.md_req_valid.md_req_valid), line:164:35, endln:164:47
        |vpiParent:
        \_Port: (md_req_valid), line:164:22, endln:164:34
        |vpiName:md_req_valid
        |vpiFullName:work@vscale_pipeline.ctrl.md_req_valid.md_req_valid
        |vpiActual:
        \_Net: (work@vscale_pipeline.md_req_valid), line:103:49, endln:103:61
    |vpiPort:
    \_Port: (md_req_ready), line:165:22, endln:165:34
      |vpiParent:
      \_RefModule: work@vscale_ctrl (ctrl), line:144:4, endln:144:15
      |vpiName:md_req_ready
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.ctrl.md_req_ready.md_req_ready), line:165:35, endln:165:47
        |vpiParent:
        \_Port: (md_req_ready), line:165:22, endln:165:34
        |vpiName:md_req_ready
        |vpiFullName:work@vscale_pipeline.ctrl.md_req_ready.md_req_ready
        |vpiActual:
        \_Net: (work@vscale_pipeline.md_req_ready), line:104:49, endln:104:61
    |vpiPort:
    \_Port: (md_req_op), line:166:22, endln:166:31
      |vpiParent:
      \_RefModule: work@vscale_ctrl (ctrl), line:144:4, endln:144:15
      |vpiName:md_req_op
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.ctrl.md_req_op.md_req_op), line:166:32, endln:166:41
        |vpiParent:
        \_Port: (md_req_op), line:166:22, endln:166:31
        |vpiName:md_req_op
        |vpiFullName:work@vscale_pipeline.ctrl.md_req_op.md_req_op
        |vpiActual:
        \_Net: (work@vscale_pipeline.md_req_op), line:108:49, endln:108:58
    |vpiPort:
    \_Port: (md_req_in_1_signed), line:167:22, endln:167:40
      |vpiParent:
      \_RefModule: work@vscale_ctrl (ctrl), line:144:4, endln:144:15
      |vpiName:md_req_in_1_signed
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.ctrl.md_req_in_1_signed.md_req_in_1_signed), line:167:41, endln:167:59
        |vpiParent:
        \_Port: (md_req_in_1_signed), line:167:22, endln:167:40
        |vpiName:md_req_in_1_signed
        |vpiFullName:work@vscale_pipeline.ctrl.md_req_in_1_signed.md_req_in_1_signed
        |vpiActual:
        \_Net: (work@vscale_pipeline.md_req_in_1_signed), line:105:49, endln:105:67
    |vpiPort:
    \_Port: (md_req_in_2_signed), line:168:22, endln:168:40
      |vpiParent:
      \_RefModule: work@vscale_ctrl (ctrl), line:144:4, endln:144:15
      |vpiName:md_req_in_2_signed
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.ctrl.md_req_in_2_signed.md_req_in_2_signed), line:168:41, endln:168:59
        |vpiParent:
        \_Port: (md_req_in_2_signed), line:168:22, endln:168:40
        |vpiName:md_req_in_2_signed
        |vpiFullName:work@vscale_pipeline.ctrl.md_req_in_2_signed.md_req_in_2_signed
        |vpiActual:
        \_Net: (work@vscale_pipeline.md_req_in_2_signed), line:106:49, endln:106:67
    |vpiPort:
    \_Port: (md_req_out_sel), line:169:22, endln:169:36
      |vpiParent:
      \_RefModule: work@vscale_ctrl (ctrl), line:144:4, endln:144:15
      |vpiName:md_req_out_sel
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.ctrl.md_req_out_sel.md_req_out_sel), line:169:37, endln:169:51
        |vpiParent:
        \_Port: (md_req_out_sel), line:169:22, endln:169:36
        |vpiName:md_req_out_sel
        |vpiFullName:work@vscale_pipeline.ctrl.md_req_out_sel.md_req_out_sel
        |vpiActual:
        \_Net: (work@vscale_pipeline.md_req_out_sel), line:107:49, endln:107:63
    |vpiPort:
    \_Port: (md_resp_valid), line:170:22, endln:170:35
      |vpiParent:
      \_RefModule: work@vscale_ctrl (ctrl), line:144:4, endln:144:15
      |vpiName:md_resp_valid
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.ctrl.md_resp_valid.md_resp_valid), line:170:36, endln:170:49
        |vpiParent:
        \_Port: (md_resp_valid), line:170:22, endln:170:35
        |vpiName:md_resp_valid
        |vpiFullName:work@vscale_pipeline.ctrl.md_resp_valid.md_resp_valid
        |vpiActual:
        \_Net: (work@vscale_pipeline.md_resp_valid), line:109:49, endln:109:62
    |vpiPort:
    \_Port: (wr_reg_WB), line:171:22, endln:171:31
      |vpiParent:
      \_RefModule: work@vscale_ctrl (ctrl), line:144:4, endln:144:15
      |vpiName:wr_reg_WB
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.ctrl.wr_reg_WB.wr_reg_WB), line:171:32, endln:171:41
        |vpiParent:
        \_Port: (wr_reg_WB), line:171:22, endln:171:31
        |vpiName:wr_reg_WB
        |vpiFullName:work@vscale_pipeline.ctrl.wr_reg_WB.wr_reg_WB
        |vpiActual:
        \_Net: (work@vscale_pipeline.wr_reg_WB), line:123:49, endln:123:58
    |vpiPort:
    \_Port: (reg_to_wr_WB), line:172:22, endln:172:34
      |vpiParent:
      \_RefModule: work@vscale_ctrl (ctrl), line:144:4, endln:144:15
      |vpiName:reg_to_wr_WB
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.ctrl.reg_to_wr_WB.reg_to_wr_WB), line:172:35, endln:172:47
        |vpiParent:
        \_Port: (reg_to_wr_WB), line:172:22, endln:172:34
        |vpiName:reg_to_wr_WB
        |vpiFullName:work@vscale_pipeline.ctrl.reg_to_wr_WB.reg_to_wr_WB
        |vpiActual:
        \_Net: (work@vscale_pipeline.reg_to_wr_WB), line:122:49, endln:122:61
    |vpiPort:
    \_Port: (wb_src_sel_WB), line:173:22, endln:173:35
      |vpiParent:
      \_RefModule: work@vscale_ctrl (ctrl), line:144:4, endln:144:15
      |vpiName:wb_src_sel_WB
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.ctrl.wb_src_sel_WB.wb_src_sel_WB), line:173:36, endln:173:49
        |vpiParent:
        \_Port: (wb_src_sel_WB), line:173:22, endln:173:35
        |vpiName:wb_src_sel_WB
        |vpiFullName:work@vscale_pipeline.ctrl.wb_src_sel_WB.wb_src_sel_WB
        |vpiActual:
        \_Net: (work@vscale_pipeline.wb_src_sel_WB), line:124:49, endln:124:62
    |vpiPort:
    \_Port: (stall_IF), line:174:22, endln:174:30
      |vpiParent:
      \_RefModule: work@vscale_ctrl (ctrl), line:144:4, endln:144:15
      |vpiName:stall_IF
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.ctrl.stall_IF.stall_IF), line:174:31, endln:174:39
        |vpiParent:
        \_Port: (stall_IF), line:174:22, endln:174:30
        |vpiName:stall_IF
        |vpiFullName:work@vscale_pipeline.ctrl.stall_IF.stall_IF
        |vpiActual:
        \_Net: (work@vscale_pipeline.stall_IF), line:76:49, endln:76:57
    |vpiPort:
    \_Port: (kill_IF), line:175:22, endln:175:29
      |vpiParent:
      \_RefModule: work@vscale_ctrl (ctrl), line:144:4, endln:144:15
      |vpiName:kill_IF
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.ctrl.kill_IF.kill_IF), line:175:30, endln:175:37
        |vpiParent:
        \_Port: (kill_IF), line:175:22, endln:175:29
        |vpiName:kill_IF
        |vpiFullName:work@vscale_pipeline.ctrl.kill_IF.kill_IF
        |vpiActual:
        \_Net: (work@vscale_pipeline.kill_IF), line:75:49, endln:75:56
    |vpiPort:
    \_Port: (stall_DX), line:176:22, endln:176:30
      |vpiParent:
      \_RefModule: work@vscale_ctrl (ctrl), line:144:4, endln:144:15
      |vpiName:stall_DX
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.ctrl.stall_DX.stall_DX), line:176:31, endln:176:39
        |vpiParent:
        \_Port: (stall_DX), line:176:22, endln:176:30
        |vpiName:stall_DX
        |vpiFullName:work@vscale_pipeline.ctrl.stall_DX.stall_DX
        |vpiActual:
        \_Net: (work@vscale_pipeline.stall_DX), line:83:49, endln:83:57
    |vpiPort:
    \_Port: (kill_DX), line:177:22, endln:177:29
      |vpiParent:
      \_RefModule: work@vscale_ctrl (ctrl), line:144:4, endln:144:15
      |vpiName:kill_DX
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.ctrl.kill_DX.kill_DX), line:177:30, endln:177:37
        |vpiParent:
        \_Port: (kill_DX), line:177:22, endln:177:29
        |vpiName:kill_DX
        |vpiFullName:work@vscale_pipeline.ctrl.kill_DX.kill_DX
        |vpiActual:
        \_Net: (work@vscale_pipeline.kill_DX), line:82:49, endln:82:56
    |vpiPort:
    \_Port: (stall_WB), line:178:22, endln:178:30
      |vpiParent:
      \_RefModule: work@vscale_ctrl (ctrl), line:144:4, endln:144:15
      |vpiName:stall_WB
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.ctrl.stall_WB.stall_WB), line:178:31, endln:178:39
        |vpiParent:
        \_Port: (stall_WB), line:178:22, endln:178:30
        |vpiName:stall_WB
        |vpiFullName:work@vscale_pipeline.ctrl.stall_WB.stall_WB
        |vpiActual:
        \_Net: (work@vscale_pipeline.stall_WB), line:118:49, endln:118:57
    |vpiPort:
    \_Port: (kill_WB), line:179:22, endln:179:29
      |vpiParent:
      \_RefModule: work@vscale_ctrl (ctrl), line:144:4, endln:144:15
      |vpiName:kill_WB
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.ctrl.kill_WB.kill_WB), line:179:30, endln:179:37
        |vpiParent:
        \_Port: (kill_WB), line:179:22, endln:179:29
        |vpiName:kill_WB
        |vpiFullName:work@vscale_pipeline.ctrl.kill_WB.kill_WB
        |vpiActual:
        \_Net: (work@vscale_pipeline.kill_WB), line:117:49, endln:117:56
    |vpiPort:
    \_Port: (exception_WB), line:180:22, endln:180:34
      |vpiParent:
      \_RefModule: work@vscale_ctrl (ctrl), line:144:4, endln:144:15
      |vpiName:exception_WB
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.ctrl.exception_WB.exception_WB), line:180:35, endln:180:47
        |vpiParent:
        \_Port: (exception_WB), line:180:22, endln:180:34
        |vpiName:exception_WB
        |vpiFullName:work@vscale_pipeline.ctrl.exception_WB.exception_WB
        |vpiActual:
        \_Net: (work@vscale_pipeline.exception_WB), line:138:49, endln:138:61
    |vpiPort:
    \_Port: (exception_code_WB), line:181:22, endln:181:39
      |vpiParent:
      \_RefModule: work@vscale_ctrl (ctrl), line:144:4, endln:144:15
      |vpiName:exception_code_WB
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.ctrl.exception_code_WB.exception_code_WB), line:181:40, endln:181:57
        |vpiParent:
        \_Port: (exception_code_WB), line:181:22, endln:181:39
        |vpiName:exception_code_WB
        |vpiFullName:work@vscale_pipeline.ctrl.exception_code_WB.exception_code_WB
        |vpiActual:
        \_Net: (work@vscale_pipeline.exception_code_WB), line:139:49, endln:139:66
    |vpiPort:
    \_Port: (retire_WB), line:182:22, endln:182:31
      |vpiParent:
      \_RefModule: work@vscale_ctrl (ctrl), line:144:4, endln:144:15
      |vpiName:retire_WB
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.ctrl.retire_WB.retire_WB), line:182:32, endln:182:41
        |vpiParent:
        \_Port: (retire_WB), line:182:22, endln:182:31
        |vpiName:retire_WB
        |vpiFullName:work@vscale_pipeline.ctrl.retire_WB.retire_WB
        |vpiActual:
        \_Net: (work@vscale_pipeline.retire_WB), line:137:49, endln:137:58
    |vpiPort:
    \_Port: (csr_cmd), line:183:22, endln:183:29
      |vpiParent:
      \_RefModule: work@vscale_ctrl (ctrl), line:144:4, endln:144:15
      |vpiName:csr_cmd
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.ctrl.csr_cmd.csr_cmd), line:183:30, endln:183:37
        |vpiParent:
        \_Port: (csr_cmd), line:183:22, endln:183:29
        |vpiName:csr_cmd
        |vpiFullName:work@vscale_pipeline.ctrl.csr_cmd.csr_cmd
        |vpiActual:
        \_Net: (work@vscale_pipeline.csr_cmd), line:129:49, endln:129:56
    |vpiPort:
    \_Port: (csr_imm_sel), line:184:22, endln:184:33
      |vpiParent:
      \_RefModule: work@vscale_ctrl (ctrl), line:144:4, endln:144:15
      |vpiName:csr_imm_sel
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.ctrl.csr_imm_sel.csr_imm_sel), line:184:34, endln:184:45
        |vpiParent:
        \_Port: (csr_imm_sel), line:184:22, endln:184:33
        |vpiName:csr_imm_sel
        |vpiFullName:work@vscale_pipeline.ctrl.csr_imm_sel.csr_imm_sel
        |vpiActual:
        \_Net: (work@vscale_pipeline.csr_imm_sel), line:130:49, endln:130:60
    |vpiPort:
    \_Port: (illegal_csr_access), line:185:22, endln:185:40
      |vpiParent:
      \_RefModule: work@vscale_ctrl (ctrl), line:144:4, endln:144:15
      |vpiName:illegal_csr_access
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.ctrl.illegal_csr_access.illegal_csr_access), line:185:41, endln:185:59
        |vpiParent:
        \_Port: (illegal_csr_access), line:185:22, endln:185:40
        |vpiName:illegal_csr_access
        |vpiFullName:work@vscale_pipeline.ctrl.illegal_csr_access.illegal_csr_access
        |vpiActual:
        \_Net: (work@vscale_pipeline.illegal_csr_access), line:132:49, endln:132:67
    |vpiPort:
    \_Port: (interrupt_pending), line:186:8, endln:186:25
      |vpiParent:
      \_RefModule: work@vscale_ctrl (ctrl), line:144:4, endln:144:15
      |vpiName:interrupt_pending
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.ctrl.interrupt_pending.interrupt_pending), line:186:26, endln:186:43
        |vpiParent:
        \_Port: (interrupt_pending), line:186:8, endln:186:25
        |vpiName:interrupt_pending
        |vpiFullName:work@vscale_pipeline.ctrl.interrupt_pending.interrupt_pending
        |vpiActual:
        \_Net: (work@vscale_pipeline.interrupt_pending), line:133:14, endln:133:31
    |vpiPort:
    \_Port: (interrupt_taken), line:187:8, endln:187:23
      |vpiParent:
      \_RefModule: work@vscale_ctrl (ctrl), line:144:4, endln:144:15
      |vpiName:interrupt_taken
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.ctrl.interrupt_taken.interrupt_taken), line:187:24, endln:187:39
        |vpiParent:
        \_Port: (interrupt_taken), line:187:8, endln:187:23
        |vpiName:interrupt_taken
        |vpiFullName:work@vscale_pipeline.ctrl.interrupt_taken.interrupt_taken
        |vpiActual:
        \_Net: (work@vscale_pipeline.interrupt_taken), line:134:14, endln:134:29
    |vpiPort:
    \_Port: (prv), line:188:22, endln:188:25
      |vpiParent:
      \_RefModule: work@vscale_ctrl (ctrl), line:144:4, endln:144:15
      |vpiName:prv
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.ctrl.prv.prv), line:188:26, endln:188:29
        |vpiParent:
        \_Port: (prv), line:188:22, endln:188:25
        |vpiName:prv
        |vpiFullName:work@vscale_pipeline.ctrl.prv.prv
        |vpiActual:
        \_Net: (work@vscale_pipeline.prv), line:131:49, endln:131:52
    |vpiPort:
    \_Port: (eret), line:189:22, endln:189:26
      |vpiParent:
      \_RefModule: work@vscale_ctrl (ctrl), line:144:4, endln:144:15
      |vpiName:eret
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.ctrl.eret.eret), line:189:27, endln:189:31
        |vpiParent:
        \_Port: (eret), line:189:22, endln:189:26
        |vpiName:eret
        |vpiFullName:work@vscale_pipeline.ctrl.eret.eret
        |vpiActual:
        \_Net: (work@vscale_pipeline.eret), line:141:49, endln:141:53
  |vpiRefModule:
  \_RefModule: work@vscale_PC_mux (PCmux), line:193:4, endln:193:17
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:PCmux
    |vpiDefName:work@vscale_PC_mux
    |vpiActual:
    \_Module: work@vscale_PC_mux (work@vscale_PC_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_PC_mux.v, line:4:1, endln:58:10
    |vpiPort:
    \_Port: (PC_src_sel), line:194:25, endln:194:35
      |vpiParent:
      \_RefModule: work@vscale_PC_mux (PCmux), line:193:4, endln:193:17
      |vpiName:PC_src_sel
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.PCmux.PC_src_sel.PC_src_sel), line:194:36, endln:194:46
        |vpiParent:
        \_Port: (PC_src_sel), line:194:25, endln:194:35
        |vpiName:PC_src_sel
        |vpiFullName:work@vscale_pipeline.PCmux.PC_src_sel.PC_src_sel
        |vpiActual:
        \_Net: (work@vscale_pipeline.PC_src_sel), line:69:49, endln:69:59
    |vpiPort:
    \_Port: (inst_DX), line:195:25, endln:195:32
      |vpiParent:
      \_RefModule: work@vscale_PC_mux (PCmux), line:193:4, endln:193:17
      |vpiName:inst_DX
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.PCmux.inst_DX.inst_DX), line:195:33, endln:195:40
        |vpiParent:
        \_Port: (inst_DX), line:195:25, endln:195:32
        |vpiName:inst_DX
        |vpiFullName:work@vscale_pipeline.PCmux.inst_DX.inst_DX
        |vpiActual:
        \_Net: (work@vscale_pipeline.inst_DX), line:80:49, endln:80:56
    |vpiPort:
    \_Port: (rs1_data), line:196:25, endln:196:33
      |vpiParent:
      \_RefModule: work@vscale_PC_mux (PCmux), line:193:4, endln:193:17
      |vpiName:rs1_data
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.PCmux.rs1_data.rs1_data_bypassed), line:196:34, endln:196:51
        |vpiParent:
        \_Port: (rs1_data), line:196:25, endln:196:33
        |vpiName:rs1_data_bypassed
        |vpiFullName:work@vscale_pipeline.PCmux.rs1_data.rs1_data_bypassed
        |vpiActual:
        \_Net: (work@vscale_pipeline.rs1_data_bypassed), line:90:49, endln:90:66
    |vpiPort:
    \_Port: (PC_IF), line:197:25, endln:197:30
      |vpiParent:
      \_RefModule: work@vscale_PC_mux (PCmux), line:193:4, endln:193:17
      |vpiName:PC_IF
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.PCmux.PC_IF.PC_IF), line:197:31, endln:197:36
        |vpiParent:
        \_Port: (PC_IF), line:197:25, endln:197:30
        |vpiName:PC_IF
        |vpiFullName:work@vscale_pipeline.PCmux.PC_IF.PC_IF
        |vpiActual:
        \_Net: (work@vscale_pipeline.PC_IF), line:73:49, endln:73:54
    |vpiPort:
    \_Port: (PC_DX), line:198:25, endln:198:30
      |vpiParent:
      \_RefModule: work@vscale_PC_mux (PCmux), line:193:4, endln:193:17
      |vpiName:PC_DX
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.PCmux.PC_DX.PC_DX), line:198:31, endln:198:36
        |vpiParent:
        \_Port: (PC_DX), line:198:25, endln:198:30
        |vpiName:PC_DX
        |vpiFullName:work@vscale_pipeline.PCmux.PC_DX.PC_DX
        |vpiActual:
        \_Net: (work@vscale_pipeline.PC_DX), line:79:49, endln:79:54
    |vpiPort:
    \_Port: (handler_PC), line:199:25, endln:199:35
      |vpiParent:
      \_RefModule: work@vscale_PC_mux (PCmux), line:193:4, endln:193:17
      |vpiName:handler_PC
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.PCmux.handler_PC.handler_PC), line:199:36, endln:199:46
        |vpiParent:
        \_Port: (handler_PC), line:199:25, endln:199:35
        |vpiName:handler_PC
        |vpiFullName:work@vscale_pipeline.PCmux.handler_PC.handler_PC
        |vpiActual:
        \_Net: (work@vscale_pipeline.handler_PC), line:140:49, endln:140:59
    |vpiPort:
    \_Port: (epc), line:200:25, endln:200:28
      |vpiParent:
      \_RefModule: work@vscale_PC_mux (PCmux), line:193:4, endln:193:17
      |vpiName:epc
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.PCmux.epc.epc), line:200:29, endln:200:32
        |vpiParent:
        \_Port: (epc), line:200:25, endln:200:28
        |vpiName:epc
        |vpiFullName:work@vscale_pipeline.PCmux.epc.epc
        |vpiActual:
        \_Net: (work@vscale_pipeline.epc), line:142:49, endln:142:52
    |vpiPort:
    \_Port: (PC_PIF), line:201:25, endln:201:31
      |vpiParent:
      \_RefModule: work@vscale_PC_mux (PCmux), line:193:4, endln:193:17
      |vpiName:PC_PIF
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.PCmux.PC_PIF.PC_PIF), line:201:32, endln:201:38
        |vpiParent:
        \_Port: (PC_PIF), line:201:25, endln:201:31
        |vpiName:PC_PIF
        |vpiFullName:work@vscale_pipeline.PCmux.PC_PIF.PC_PIF
        |vpiActual:
        \_Net: (work@vscale_pipeline.PC_PIF), line:70:49, endln:70:55
  |vpiRefModule:
  \_RefModule: work@vscale_regfile (regfile), line:231:4, endln:231:18
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:regfile
    |vpiDefName:work@vscale_regfile
    |vpiActual:
    \_Module: work@vscale_regfile (work@vscale_regfile), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v, line:3:1, endln:38:10
    |vpiPort:
    \_Port: (clk), line:232:28, endln:232:31
      |vpiParent:
      \_RefModule: work@vscale_regfile (regfile), line:231:4, endln:231:18
      |vpiName:clk
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.regfile.clk.clk), line:232:32, endln:232:35
        |vpiParent:
        \_Port: (clk), line:232:28, endln:232:31
        |vpiName:clk
        |vpiFullName:work@vscale_pipeline.regfile.clk.clk
        |vpiActual:
        \_Net: (work@vscale_pipeline.clk), line:9:37, endln:9:40
    |vpiPort:
    \_Port: (ra1), line:233:28, endln:233:31
      |vpiParent:
      \_RefModule: work@vscale_regfile (regfile), line:231:4, endln:231:18
      |vpiName:ra1
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.regfile.ra1.rs1_addr), line:233:32, endln:233:40
        |vpiParent:
        \_Port: (ra1), line:233:28, endln:233:31
        |vpiName:rs1_addr
        |vpiFullName:work@vscale_pipeline.regfile.ra1.rs1_addr
        |vpiActual:
        \_Net: (work@vscale_pipeline.rs1_addr), line:88:49, endln:88:57
    |vpiPort:
    \_Port: (rd1), line:234:28, endln:234:31
      |vpiParent:
      \_RefModule: work@vscale_regfile (regfile), line:231:4, endln:231:18
      |vpiName:rd1
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.regfile.rd1.rs1_data), line:234:32, endln:234:40
        |vpiParent:
        \_Port: (rd1), line:234:28, endln:234:31
        |vpiName:rs1_data
        |vpiFullName:work@vscale_pipeline.regfile.rd1.rs1_data
        |vpiActual:
        \_Net: (work@vscale_pipeline.rs1_data), line:89:49, endln:89:57
    |vpiPort:
    \_Port: (ra2), line:235:28, endln:235:31
      |vpiParent:
      \_RefModule: work@vscale_regfile (regfile), line:231:4, endln:231:18
      |vpiName:ra2
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.regfile.ra2.rs2_addr), line:235:32, endln:235:40
        |vpiParent:
        \_Port: (ra2), line:235:28, endln:235:31
        |vpiName:rs2_addr
        |vpiFullName:work@vscale_pipeline.regfile.ra2.rs2_addr
        |vpiActual:
        \_Net: (work@vscale_pipeline.rs2_addr), line:91:49, endln:91:57
    |vpiPort:
    \_Port: (rd2), line:236:28, endln:236:31
      |vpiParent:
      \_RefModule: work@vscale_regfile (regfile), line:231:4, endln:231:18
      |vpiName:rd2
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.regfile.rd2.rs2_data), line:236:32, endln:236:40
        |vpiParent:
        \_Port: (rd2), line:236:28, endln:236:31
        |vpiName:rs2_data
        |vpiFullName:work@vscale_pipeline.regfile.rd2.rs2_data
        |vpiActual:
        \_Net: (work@vscale_pipeline.rs2_data), line:92:49, endln:92:57
    |vpiPort:
    \_Port: (wen), line:237:28, endln:237:31
      |vpiParent:
      \_RefModule: work@vscale_regfile (regfile), line:231:4, endln:231:18
      |vpiName:wen
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.regfile.wen.wr_reg_WB), line:237:32, endln:237:41
        |vpiParent:
        \_Port: (wen), line:237:28, endln:237:31
        |vpiName:wr_reg_WB
        |vpiFullName:work@vscale_pipeline.regfile.wen.wr_reg_WB
        |vpiActual:
        \_Net: (work@vscale_pipeline.wr_reg_WB), line:123:49, endln:123:58
    |vpiPort:
    \_Port: (wa), line:238:28, endln:238:30
      |vpiParent:
      \_RefModule: work@vscale_regfile (regfile), line:231:4, endln:231:18
      |vpiName:wa
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.regfile.wa.reg_to_wr_WB), line:238:31, endln:238:43
        |vpiParent:
        \_Port: (wa), line:238:28, endln:238:30
        |vpiName:reg_to_wr_WB
        |vpiFullName:work@vscale_pipeline.regfile.wa.reg_to_wr_WB
        |vpiActual:
        \_Net: (work@vscale_pipeline.reg_to_wr_WB), line:122:49, endln:122:61
    |vpiPort:
    \_Port: (wd), line:239:28, endln:239:30
      |vpiParent:
      \_RefModule: work@vscale_regfile (regfile), line:231:4, endln:231:18
      |vpiName:wd
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.regfile.wd.wb_data_WB), line:239:31, endln:239:41
        |vpiParent:
        \_Port: (wd), line:239:28, endln:239:30
        |vpiName:wb_data_WB
        |vpiFullName:work@vscale_pipeline.regfile.wd.wb_data_WB
        |vpiActual:
        \_Net: (work@vscale_pipeline.wb_data_WB), line:121:49, endln:121:59
  |vpiRefModule:
  \_RefModule: work@vscale_imm_gen (imm_gen), line:242:4, endln:242:18
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:imm_gen
    |vpiDefName:work@vscale_imm_gen
    |vpiActual:
    \_Module: work@vscale_imm_gen (work@vscale_imm_gen), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_imm_gen.v, line:4:1, endln:20:10
    |vpiPort:
    \_Port: (inst), line:243:28, endln:243:32
      |vpiParent:
      \_RefModule: work@vscale_imm_gen (imm_gen), line:242:4, endln:242:18
      |vpiName:inst
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.imm_gen.inst.inst_DX), line:243:33, endln:243:40
        |vpiParent:
        \_Port: (inst), line:243:28, endln:243:32
        |vpiName:inst_DX
        |vpiFullName:work@vscale_pipeline.imm_gen.inst.inst_DX
        |vpiActual:
        \_Net: (work@vscale_pipeline.inst_DX), line:80:49, endln:80:56
    |vpiPort:
    \_Port: (imm_type), line:244:28, endln:244:36
      |vpiParent:
      \_RefModule: work@vscale_imm_gen (imm_gen), line:242:4, endln:242:18
      |vpiName:imm_type
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.imm_gen.imm_type.imm_type), line:244:37, endln:244:45
        |vpiParent:
        \_Port: (imm_type), line:244:28, endln:244:36
        |vpiName:imm_type
        |vpiFullName:work@vscale_pipeline.imm_gen.imm_type.imm_type
        |vpiActual:
        \_Net: (work@vscale_pipeline.imm_type), line:84:49, endln:84:57
    |vpiPort:
    \_Port: (imm), line:245:28, endln:245:31
      |vpiParent:
      \_RefModule: work@vscale_imm_gen (imm_gen), line:242:4, endln:242:18
      |vpiName:imm
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.imm_gen.imm.imm), line:245:32, endln:245:35
        |vpiParent:
        \_Port: (imm), line:245:28, endln:245:31
        |vpiName:imm
        |vpiFullName:work@vscale_pipeline.imm_gen.imm.imm
        |vpiActual:
        \_Net: (work@vscale_pipeline.imm), line:85:49, endln:85:52
  |vpiRefModule:
  \_RefModule: work@vscale_src_a_mux (src_a_mux), line:248:4, endln:248:20
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:src_a_mux
    |vpiDefName:work@vscale_src_a_mux
    |vpiActual:
    \_Module: work@vscale_src_a_mux (work@vscale_src_a_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_a_mux.v, line:4:1, endln:20:10
    |vpiPort:
    \_Port: (src_a_sel), line:249:32, endln:249:41
      |vpiParent:
      \_RefModule: work@vscale_src_a_mux (src_a_mux), line:248:4, endln:248:20
      |vpiName:src_a_sel
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.src_a_mux.src_a_sel.src_a_sel), line:249:42, endln:249:51
        |vpiParent:
        \_Port: (src_a_sel), line:249:32, endln:249:41
        |vpiName:src_a_sel
        |vpiFullName:work@vscale_pipeline.src_a_mux.src_a_sel.src_a_sel
        |vpiActual:
        \_Net: (work@vscale_pipeline.src_a_sel), line:86:49, endln:86:58
    |vpiPort:
    \_Port: (PC_DX), line:250:32, endln:250:37
      |vpiParent:
      \_RefModule: work@vscale_src_a_mux (src_a_mux), line:248:4, endln:248:20
      |vpiName:PC_DX
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.src_a_mux.PC_DX.PC_DX), line:250:38, endln:250:43
        |vpiParent:
        \_Port: (PC_DX), line:250:32, endln:250:37
        |vpiName:PC_DX
        |vpiFullName:work@vscale_pipeline.src_a_mux.PC_DX.PC_DX
        |vpiActual:
        \_Net: (work@vscale_pipeline.PC_DX), line:79:49, endln:79:54
    |vpiPort:
    \_Port: (rs1_data), line:251:32, endln:251:40
      |vpiParent:
      \_RefModule: work@vscale_src_a_mux (src_a_mux), line:248:4, endln:248:20
      |vpiName:rs1_data
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.src_a_mux.rs1_data.rs1_data_bypassed), line:251:41, endln:251:58
        |vpiParent:
        \_Port: (rs1_data), line:251:32, endln:251:40
        |vpiName:rs1_data_bypassed
        |vpiFullName:work@vscale_pipeline.src_a_mux.rs1_data.rs1_data_bypassed
        |vpiActual:
        \_Net: (work@vscale_pipeline.rs1_data_bypassed), line:90:49, endln:90:66
    |vpiPort:
    \_Port: (alu_src_a), line:252:32, endln:252:41
      |vpiParent:
      \_RefModule: work@vscale_src_a_mux (src_a_mux), line:248:4, endln:248:20
      |vpiName:alu_src_a
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.src_a_mux.alu_src_a.alu_src_a), line:252:42, endln:252:51
        |vpiParent:
        \_Port: (alu_src_a), line:252:32, endln:252:41
        |vpiName:alu_src_a
        |vpiFullName:work@vscale_pipeline.src_a_mux.alu_src_a.alu_src_a
        |vpiActual:
        \_Net: (work@vscale_pipeline.alu_src_a), line:95:49, endln:95:58
  |vpiRefModule:
  \_RefModule: work@vscale_src_b_mux (src_b_mux), line:255:4, endln:255:20
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:src_b_mux
    |vpiDefName:work@vscale_src_b_mux
    |vpiActual:
    \_Module: work@vscale_src_b_mux (work@vscale_src_b_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_b_mux.v, line:4:1, endln:21:10
    |vpiPort:
    \_Port: (src_b_sel), line:256:32, endln:256:41
      |vpiParent:
      \_RefModule: work@vscale_src_b_mux (src_b_mux), line:255:4, endln:255:20
      |vpiName:src_b_sel
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.src_b_mux.src_b_sel.src_b_sel), line:256:42, endln:256:51
        |vpiParent:
        \_Port: (src_b_sel), line:256:32, endln:256:41
        |vpiName:src_b_sel
        |vpiFullName:work@vscale_pipeline.src_b_mux.src_b_sel.src_b_sel
        |vpiActual:
        \_Net: (work@vscale_pipeline.src_b_sel), line:87:49, endln:87:58
    |vpiPort:
    \_Port: (imm), line:257:32, endln:257:35
      |vpiParent:
      \_RefModule: work@vscale_src_b_mux (src_b_mux), line:255:4, endln:255:20
      |vpiName:imm
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.src_b_mux.imm.imm), line:257:36, endln:257:39
        |vpiParent:
        \_Port: (imm), line:257:32, endln:257:35
        |vpiName:imm
        |vpiFullName:work@vscale_pipeline.src_b_mux.imm.imm
        |vpiActual:
        \_Net: (work@vscale_pipeline.imm), line:85:49, endln:85:52
    |vpiPort:
    \_Port: (rs2_data), line:258:32, endln:258:40
      |vpiParent:
      \_RefModule: work@vscale_src_b_mux (src_b_mux), line:255:4, endln:255:20
      |vpiName:rs2_data
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.src_b_mux.rs2_data.rs2_data_bypassed), line:258:41, endln:258:58
        |vpiParent:
        \_Port: (rs2_data), line:258:32, endln:258:40
        |vpiName:rs2_data_bypassed
        |vpiFullName:work@vscale_pipeline.src_b_mux.rs2_data.rs2_data_bypassed
        |vpiActual:
        \_Net: (work@vscale_pipeline.rs2_data_bypassed), line:93:49, endln:93:66
    |vpiPort:
    \_Port: (alu_src_b), line:259:32, endln:259:41
      |vpiParent:
      \_RefModule: work@vscale_src_b_mux (src_b_mux), line:255:4, endln:255:20
      |vpiName:alu_src_b
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.src_b_mux.alu_src_b.alu_src_b), line:259:42, endln:259:51
        |vpiParent:
        \_Port: (alu_src_b), line:259:32, endln:259:41
        |vpiName:alu_src_b
        |vpiFullName:work@vscale_pipeline.src_b_mux.alu_src_b.alu_src_b
        |vpiActual:
        \_Net: (work@vscale_pipeline.alu_src_b), line:96:49, endln:96:58
  |vpiRefModule:
  \_RefModule: work@vscale_alu (alu), line:265:4, endln:265:14
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:alu
    |vpiDefName:work@vscale_alu
    |vpiActual:
    \_Module: work@vscale_alu (work@vscale_alu), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_alu.v, line:4:1, endln:36:10
    |vpiPort:
    \_Port: (op), line:266:20, endln:266:22
      |vpiParent:
      \_RefModule: work@vscale_alu (alu), line:265:4, endln:265:14
      |vpiName:op
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.alu.op.alu_op), line:266:23, endln:266:29
        |vpiParent:
        \_Port: (op), line:266:20, endln:266:22
        |vpiName:alu_op
        |vpiFullName:work@vscale_pipeline.alu.op.alu_op
        |vpiActual:
        \_Net: (work@vscale_pipeline.alu_op), line:94:49, endln:94:55
    |vpiPort:
    \_Port: (in1), line:267:20, endln:267:23
      |vpiParent:
      \_RefModule: work@vscale_alu (alu), line:265:4, endln:265:14
      |vpiName:in1
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.alu.in1.alu_src_a), line:267:24, endln:267:33
        |vpiParent:
        \_Port: (in1), line:267:20, endln:267:23
        |vpiName:alu_src_a
        |vpiFullName:work@vscale_pipeline.alu.in1.alu_src_a
        |vpiActual:
        \_Net: (work@vscale_pipeline.alu_src_a), line:95:49, endln:95:58
    |vpiPort:
    \_Port: (in2), line:268:20, endln:268:23
      |vpiParent:
      \_RefModule: work@vscale_alu (alu), line:265:4, endln:265:14
      |vpiName:in2
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.alu.in2.alu_src_b), line:268:24, endln:268:33
        |vpiParent:
        \_Port: (in2), line:268:20, endln:268:23
        |vpiName:alu_src_b
        |vpiFullName:work@vscale_pipeline.alu.in2.alu_src_b
        |vpiActual:
        \_Net: (work@vscale_pipeline.alu_src_b), line:96:49, endln:96:58
    |vpiPort:
    \_Port: (out), line:269:20, endln:269:23
      |vpiParent:
      \_RefModule: work@vscale_alu (alu), line:265:4, endln:265:14
      |vpiName:out
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.alu.out.alu_out), line:269:24, endln:269:31
        |vpiParent:
        \_Port: (out), line:269:20, endln:269:23
        |vpiName:alu_out
        |vpiFullName:work@vscale_pipeline.alu.out.alu_out
        |vpiActual:
        \_Net: (work@vscale_pipeline.alu_out), line:97:49, endln:97:56
  |vpiRefModule:
  \_RefModule: work@vscale_mul_div (md), line:272:4, endln:272:18
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:md
    |vpiDefName:work@vscale_mul_div
    |vpiActual:
    \_Module: work@vscale_mul_div (work@vscale_mul_div), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_mul_div.v, line:5:1, endln:120:10
    |vpiPort:
    \_Port: (clk), line:273:23, endln:273:26
      |vpiParent:
      \_RefModule: work@vscale_mul_div (md), line:272:4, endln:272:18
      |vpiName:clk
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.md.clk.clk), line:273:27, endln:273:30
        |vpiParent:
        \_Port: (clk), line:273:23, endln:273:26
        |vpiName:clk
        |vpiFullName:work@vscale_pipeline.md.clk.clk
        |vpiActual:
        \_Net: (work@vscale_pipeline.clk), line:9:37, endln:9:40
    |vpiPort:
    \_Port: (reset), line:274:23, endln:274:28
      |vpiParent:
      \_RefModule: work@vscale_mul_div (md), line:272:4, endln:272:18
      |vpiName:reset
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.md.reset.reset), line:274:29, endln:274:34
        |vpiParent:
        \_Port: (reset), line:274:23, endln:274:28
        |vpiName:reset
        |vpiFullName:work@vscale_pipeline.md.reset.reset
        |vpiActual:
        \_Net: (work@vscale_pipeline.reset), line:11:37, endln:11:42
    |vpiPort:
    \_Port: (req_valid), line:275:23, endln:275:32
      |vpiParent:
      \_RefModule: work@vscale_mul_div (md), line:272:4, endln:272:18
      |vpiName:req_valid
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.md.req_valid.md_req_valid), line:275:33, endln:275:45
        |vpiParent:
        \_Port: (req_valid), line:275:23, endln:275:32
        |vpiName:md_req_valid
        |vpiFullName:work@vscale_pipeline.md.req_valid.md_req_valid
        |vpiActual:
        \_Net: (work@vscale_pipeline.md_req_valid), line:103:49, endln:103:61
    |vpiPort:
    \_Port: (req_ready), line:276:23, endln:276:32
      |vpiParent:
      \_RefModule: work@vscale_mul_div (md), line:272:4, endln:272:18
      |vpiName:req_ready
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.md.req_ready.md_req_ready), line:276:33, endln:276:45
        |vpiParent:
        \_Port: (req_ready), line:276:23, endln:276:32
        |vpiName:md_req_ready
        |vpiFullName:work@vscale_pipeline.md.req_ready.md_req_ready
        |vpiActual:
        \_Net: (work@vscale_pipeline.md_req_ready), line:104:49, endln:104:61
    |vpiPort:
    \_Port: (req_in_1_signed), line:277:23, endln:277:38
      |vpiParent:
      \_RefModule: work@vscale_mul_div (md), line:272:4, endln:272:18
      |vpiName:req_in_1_signed
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.md.req_in_1_signed.md_req_in_1_signed), line:277:39, endln:277:57
        |vpiParent:
        \_Port: (req_in_1_signed), line:277:23, endln:277:38
        |vpiName:md_req_in_1_signed
        |vpiFullName:work@vscale_pipeline.md.req_in_1_signed.md_req_in_1_signed
        |vpiActual:
        \_Net: (work@vscale_pipeline.md_req_in_1_signed), line:105:49, endln:105:67
    |vpiPort:
    \_Port: (req_in_2_signed), line:278:23, endln:278:38
      |vpiParent:
      \_RefModule: work@vscale_mul_div (md), line:272:4, endln:272:18
      |vpiName:req_in_2_signed
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.md.req_in_2_signed.md_req_in_2_signed), line:278:39, endln:278:57
        |vpiParent:
        \_Port: (req_in_2_signed), line:278:23, endln:278:38
        |vpiName:md_req_in_2_signed
        |vpiFullName:work@vscale_pipeline.md.req_in_2_signed.md_req_in_2_signed
        |vpiActual:
        \_Net: (work@vscale_pipeline.md_req_in_2_signed), line:106:49, endln:106:67
    |vpiPort:
    \_Port: (req_out_sel), line:279:23, endln:279:34
      |vpiParent:
      \_RefModule: work@vscale_mul_div (md), line:272:4, endln:272:18
      |vpiName:req_out_sel
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.md.req_out_sel.md_req_out_sel), line:279:35, endln:279:49
        |vpiParent:
        \_Port: (req_out_sel), line:279:23, endln:279:34
        |vpiName:md_req_out_sel
        |vpiFullName:work@vscale_pipeline.md.req_out_sel.md_req_out_sel
        |vpiActual:
        \_Net: (work@vscale_pipeline.md_req_out_sel), line:107:49, endln:107:63
    |vpiPort:
    \_Port: (req_op), line:280:23, endln:280:29
      |vpiParent:
      \_RefModule: work@vscale_mul_div (md), line:272:4, endln:272:18
      |vpiName:req_op
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.md.req_op.md_req_op), line:280:30, endln:280:39
        |vpiParent:
        \_Port: (req_op), line:280:23, endln:280:29
        |vpiName:md_req_op
        |vpiFullName:work@vscale_pipeline.md.req_op.md_req_op
        |vpiActual:
        \_Net: (work@vscale_pipeline.md_req_op), line:108:49, endln:108:58
    |vpiPort:
    \_Port: (req_in_1), line:281:23, endln:281:31
      |vpiParent:
      \_RefModule: work@vscale_mul_div (md), line:272:4, endln:272:18
      |vpiName:req_in_1
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.md.req_in_1.rs1_data_bypassed), line:281:32, endln:281:49
        |vpiParent:
        \_Port: (req_in_1), line:281:23, endln:281:31
        |vpiName:rs1_data_bypassed
        |vpiFullName:work@vscale_pipeline.md.req_in_1.rs1_data_bypassed
        |vpiActual:
        \_Net: (work@vscale_pipeline.rs1_data_bypassed), line:90:49, endln:90:66
    |vpiPort:
    \_Port: (req_in_2), line:282:23, endln:282:31
      |vpiParent:
      \_RefModule: work@vscale_mul_div (md), line:272:4, endln:272:18
      |vpiName:req_in_2
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.md.req_in_2.rs2_data_bypassed), line:282:32, endln:282:49
        |vpiParent:
        \_Port: (req_in_2), line:282:23, endln:282:31
        |vpiName:rs2_data_bypassed
        |vpiFullName:work@vscale_pipeline.md.req_in_2.rs2_data_bypassed
        |vpiActual:
        \_Net: (work@vscale_pipeline.rs2_data_bypassed), line:93:49, endln:93:66
    |vpiPort:
    \_Port: (resp_valid), line:283:23, endln:283:33
      |vpiParent:
      \_RefModule: work@vscale_mul_div (md), line:272:4, endln:272:18
      |vpiName:resp_valid
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.md.resp_valid.md_resp_valid), line:283:34, endln:283:47
        |vpiParent:
        \_Port: (resp_valid), line:283:23, endln:283:33
        |vpiName:md_resp_valid
        |vpiFullName:work@vscale_pipeline.md.resp_valid.md_resp_valid
        |vpiActual:
        \_Net: (work@vscale_pipeline.md_resp_valid), line:109:49, endln:109:62
    |vpiPort:
    \_Port: (resp_result), line:284:23, endln:284:34
      |vpiParent:
      \_RefModule: work@vscale_mul_div (md), line:272:4, endln:272:18
      |vpiName:resp_result
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.md.resp_result.md_resp_result), line:284:35, endln:284:49
        |vpiParent:
        \_Port: (resp_result), line:284:23, endln:284:34
        |vpiName:md_resp_result
        |vpiFullName:work@vscale_pipeline.md.resp_result.md_resp_result
        |vpiActual:
        \_Net: (work@vscale_pipeline.md_resp_result), line:110:49, endln:110:63
  |vpiRefModule:
  \_RefModule: work@vscale_csr_file (csr), line:339:4, endln:339:19
    |vpiParent:
    \_Module: work@vscale_pipeline (work@vscale_pipeline), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_pipeline.v, line:8:1, endln:370:10
    |vpiName:csr
    |vpiDefName:work@vscale_csr_file
    |vpiActual:
    \_Module: work@vscale_csr_file (work@vscale_csr_file), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_csr_file.v, line:6:1, endln:358:10
    |vpiPort:
    \_Port: (clk), line:340:25, endln:340:28
      |vpiParent:
      \_RefModule: work@vscale_csr_file (csr), line:339:4, endln:339:19
      |vpiName:clk
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.csr.clk.clk), line:340:29, endln:340:32
        |vpiParent:
        \_Port: (clk), line:340:25, endln:340:28
        |vpiName:clk
        |vpiFullName:work@vscale_pipeline.csr.clk.clk
        |vpiActual:
        \_Net: (work@vscale_pipeline.clk), line:9:37, endln:9:40
    |vpiPort:
    \_Port: (ext_interrupts), line:341:11, endln:341:25
      |vpiParent:
      \_RefModule: work@vscale_csr_file (csr), line:339:4, endln:339:19
      |vpiName:ext_interrupts
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.csr.ext_interrupts.ext_interrupts), line:341:26, endln:341:40
        |vpiParent:
        \_Port: (ext_interrupts), line:341:11, endln:341:25
        |vpiName:ext_interrupts
        |vpiFullName:work@vscale_pipeline.csr.ext_interrupts.ext_interrupts
        |vpiActual:
        \_Net: (work@vscale_pipeline.ext_interrupts), line:10:39, endln:10:53
    |vpiPort:
    \_Port: (reset), line:342:25, endln:342:30
      |vpiParent:
      \_RefModule: work@vscale_csr_file (csr), line:339:4, endln:339:19
      |vpiName:reset
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.csr.reset.reset), line:342:31, endln:342:36
        |vpiParent:
        \_Port: (reset), line:342:25, endln:342:30
        |vpiName:reset
        |vpiFullName:work@vscale_pipeline.csr.reset.reset
        |vpiActual:
        \_Net: (work@vscale_pipeline.reset), line:11:37, endln:11:42
    |vpiPort:
    \_Port: (addr), line:343:25, endln:343:29
      |vpiParent:
      \_RefModule: work@vscale_csr_file (csr), line:339:4, endln:339:19
      |vpiName:addr
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.csr.addr.csr_addr), line:343:30, endln:343:38
        |vpiParent:
        \_Port: (addr), line:343:25, endln:343:29
        |vpiName:csr_addr
        |vpiFullName:work@vscale_pipeline.csr.addr.csr_addr
        |vpiActual:
        \_Net: (work@vscale_pipeline.csr_addr), line:128:49, endln:128:57
    |vpiPort:
    \_Port: (cmd), line:344:25, endln:344:28
      |vpiParent:
      \_RefModule: work@vscale_csr_file (csr), line:339:4, endln:339:19
      |vpiName:cmd
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.csr.cmd.csr_cmd), line:344:29, endln:344:36
        |vpiParent:
        \_Port: (cmd), line:344:25, endln:344:28
        |vpiName:csr_cmd
        |vpiFullName:work@vscale_pipeline.csr.cmd.csr_cmd
        |vpiActual:
        \_Net: (work@vscale_pipeline.csr_cmd), line:129:49, endln:129:56
    |vpiPort:
    \_Port: (wdata), line:345:25, endln:345:30
      |vpiParent:
      \_RefModule: work@vscale_csr_file (csr), line:339:4, endln:339:19
      |vpiName:wdata
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.csr.wdata.csr_wdata), line:345:31, endln:345:40
        |vpiParent:
        \_Port: (wdata), line:345:25, endln:345:30
        |vpiName:csr_wdata
        |vpiFullName:work@vscale_pipeline.csr.wdata.csr_wdata
        |vpiActual:
        \_Net: (work@vscale_pipeline.csr_wdata), line:135:49, endln:135:58
    |vpiPort:
    \_Port: (prv), line:346:25, endln:346:28
      |vpiParent:
      \_RefModule: work@vscale_csr_file (csr), line:339:4, endln:339:19
      |vpiName:prv
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.csr.prv.prv), line:346:29, endln:346:32
        |vpiParent:
        \_Port: (prv), line:346:25, endln:346:28
        |vpiName:prv
        |vpiFullName:work@vscale_pipeline.csr.prv.prv
        |vpiActual:
        \_Net: (work@vscale_pipeline.prv), line:131:49, endln:131:52
    |vpiPort:
    \_Port: (illegal_access), line:347:25, endln:347:39
      |vpiParent:
      \_RefModule: work@vscale_csr_file (csr), line:339:4, endln:339:19
      |vpiName:illegal_access
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.csr.illegal_access.illegal_csr_access), line:347:40, endln:347:58
        |vpiParent:
        \_Port: (illegal_access), line:347:25, endln:347:39
        |vpiName:illegal_csr_access
        |vpiFullName:work@vscale_pipeline.csr.illegal_access.illegal_csr_access
        |vpiActual:
        \_Net: (work@vscale_pipeline.illegal_csr_access), line:132:49, endln:132:67
    |vpiPort:
    \_Port: (rdata), line:348:25, endln:348:30
      |vpiParent:
      \_RefModule: work@vscale_csr_file (csr), line:339:4, endln:339:19
      |vpiName:rdata
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.csr.rdata.csr_rdata), line:348:31, endln:348:40
        |vpiParent:
        \_Port: (rdata), line:348:25, endln:348:30
        |vpiName:csr_rdata
        |vpiFullName:work@vscale_pipeline.csr.rdata.csr_rdata
        |vpiActual:
        \_Net: (work@vscale_pipeline.csr_rdata), line:136:49, endln:136:58
    |vpiPort:
    \_Port: (retire), line:349:25, endln:349:31
      |vpiParent:
      \_RefModule: work@vscale_csr_file (csr), line:339:4, endln:339:19
      |vpiName:retire
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.csr.retire.retire_WB), line:349:32, endln:349:41
        |vpiParent:
        \_Port: (retire), line:349:25, endln:349:31
        |vpiName:retire_WB
        |vpiFullName:work@vscale_pipeline.csr.retire.retire_WB
        |vpiActual:
        \_Net: (work@vscale_pipeline.retire_WB), line:137:49, endln:137:58
    |vpiPort:
    \_Port: (exception), line:350:25, endln:350:34
      |vpiParent:
      \_RefModule: work@vscale_csr_file (csr), line:339:4, endln:339:19
      |vpiName:exception
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.csr.exception.exception_WB), line:350:35, endln:350:47
        |vpiParent:
        \_Port: (exception), line:350:25, endln:350:34
        |vpiName:exception_WB
        |vpiFullName:work@vscale_pipeline.csr.exception.exception_WB
        |vpiActual:
        \_Net: (work@vscale_pipeline.exception_WB), line:138:49, endln:138:61
    |vpiPort:
    \_Port: (exception_code), line:351:25, endln:351:39
      |vpiParent:
      \_RefModule: work@vscale_csr_file (csr), line:339:4, endln:339:19
      |vpiName:exception_code
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.csr.exception_code.exception_code_WB), line:351:40, endln:351:57
        |vpiParent:
        \_Port: (exception_code), line:351:25, endln:351:39
        |vpiName:exception_code_WB
        |vpiFullName:work@vscale_pipeline.csr.exception_code.exception_code_WB
        |vpiActual:
        \_Net: (work@vscale_pipeline.exception_code_WB), line:139:49, endln:139:66
    |vpiPort:
    \_Port: (exception_load_addr), line:352:25, endln:352:44
      |vpiParent:
      \_RefModule: work@vscale_csr_file (csr), line:339:4, endln:339:19
      |vpiName:exception_load_addr
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.csr.exception_load_addr.alu_out_WB), line:352:45, endln:352:55
        |vpiParent:
        \_Port: (exception_load_addr), line:352:25, endln:352:44
        |vpiName:alu_out_WB
        |vpiFullName:work@vscale_pipeline.csr.exception_load_addr.alu_out_WB
        |vpiActual:
        \_Net: (work@vscale_pipeline.alu_out_WB), line:113:49, endln:113:59
    |vpiPort:
    \_Port: (exception_PC), line:353:25, endln:353:37
      |vpiParent:
      \_RefModule: work@vscale_csr_file (csr), line:339:4, endln:339:19
      |vpiName:exception_PC
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.csr.exception_PC.PC_WB), line:353:38, endln:353:43
        |vpiParent:
        \_Port: (exception_PC), line:353:25, endln:353:37
        |vpiName:PC_WB
        |vpiFullName:work@vscale_pipeline.csr.exception_PC.PC_WB
        |vpiActual:
        \_Net: (work@vscale_pipeline.PC_WB), line:112:49, endln:112:54
    |vpiPort:
    \_Port: (epc), line:354:25, endln:354:28
      |vpiParent:
      \_RefModule: work@vscale_csr_file (csr), line:339:4, endln:339:19
      |vpiName:epc
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.csr.epc.epc), line:354:29, endln:354:32
        |vpiParent:
        \_Port: (epc), line:354:25, endln:354:28
        |vpiName:epc
        |vpiFullName:work@vscale_pipeline.csr.epc.epc
        |vpiActual:
        \_Net: (work@vscale_pipeline.epc), line:142:49, endln:142:52
    |vpiPort:
    \_Port: (eret), line:355:25, endln:355:29
      |vpiParent:
      \_RefModule: work@vscale_csr_file (csr), line:339:4, endln:339:19
      |vpiName:eret
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.csr.eret.eret), line:355:30, endln:355:34
        |vpiParent:
        \_Port: (eret), line:355:25, endln:355:29
        |vpiName:eret
        |vpiFullName:work@vscale_pipeline.csr.eret.eret
        |vpiActual:
        \_Net: (work@vscale_pipeline.eret), line:141:49, endln:141:53
    |vpiPort:
    \_Port: (handler_PC), line:356:25, endln:356:35
      |vpiParent:
      \_RefModule: work@vscale_csr_file (csr), line:339:4, endln:339:19
      |vpiName:handler_PC
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.csr.handler_PC.handler_PC), line:356:36, endln:356:46
        |vpiParent:
        \_Port: (handler_PC), line:356:25, endln:356:35
        |vpiName:handler_PC
        |vpiFullName:work@vscale_pipeline.csr.handler_PC.handler_PC
        |vpiActual:
        \_Net: (work@vscale_pipeline.handler_PC), line:140:49, endln:140:59
    |vpiPort:
    \_Port: (interrupt_pending), line:357:11, endln:357:28
      |vpiParent:
      \_RefModule: work@vscale_csr_file (csr), line:339:4, endln:339:19
      |vpiName:interrupt_pending
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.csr.interrupt_pending.interrupt_pending), line:357:29, endln:357:46
        |vpiParent:
        \_Port: (interrupt_pending), line:357:11, endln:357:28
        |vpiName:interrupt_pending
        |vpiFullName:work@vscale_pipeline.csr.interrupt_pending.interrupt_pending
        |vpiActual:
        \_Net: (work@vscale_pipeline.interrupt_pending), line:133:14, endln:133:31
    |vpiPort:
    \_Port: (interrupt_taken), line:358:11, endln:358:26
      |vpiParent:
      \_RefModule: work@vscale_csr_file (csr), line:339:4, endln:339:19
      |vpiName:interrupt_taken
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.csr.interrupt_taken.interrupt_taken), line:358:27, endln:358:42
        |vpiParent:
        \_Port: (interrupt_taken), line:358:11, endln:358:26
        |vpiName:interrupt_taken
        |vpiFullName:work@vscale_pipeline.csr.interrupt_taken.interrupt_taken
        |vpiActual:
        \_Net: (work@vscale_pipeline.interrupt_taken), line:134:14, endln:134:29
    |vpiPort:
    \_Port: (htif_reset), line:359:25, endln:359:35
      |vpiParent:
      \_RefModule: work@vscale_csr_file (csr), line:339:4, endln:339:19
      |vpiName:htif_reset
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.csr.htif_reset.htif_reset), line:359:36, endln:359:46
        |vpiParent:
        \_Port: (htif_reset), line:359:25, endln:359:35
        |vpiName:htif_reset
        |vpiFullName:work@vscale_pipeline.csr.htif_reset.htif_reset
        |vpiActual:
        \_Net: (work@vscale_pipeline.htif_reset), line:24:37, endln:24:47
    |vpiPort:
    \_Port: (htif_pcr_req_valid), line:360:25, endln:360:43
      |vpiParent:
      \_RefModule: work@vscale_csr_file (csr), line:339:4, endln:339:19
      |vpiName:htif_pcr_req_valid
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.csr.htif_pcr_req_valid.htif_pcr_req_valid), line:360:44, endln:360:62
        |vpiParent:
        \_Port: (htif_pcr_req_valid), line:360:25, endln:360:43
        |vpiName:htif_pcr_req_valid
        |vpiFullName:work@vscale_pipeline.csr.htif_pcr_req_valid.htif_pcr_req_valid
        |vpiActual:
        \_Net: (work@vscale_pipeline.htif_pcr_req_valid), line:25:37, endln:25:55
    |vpiPort:
    \_Port: (htif_pcr_req_ready), line:361:25, endln:361:43
      |vpiParent:
      \_RefModule: work@vscale_csr_file (csr), line:339:4, endln:339:19
      |vpiName:htif_pcr_req_ready
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.csr.htif_pcr_req_ready.htif_pcr_req_ready), line:361:44, endln:361:62
        |vpiParent:
        \_Port: (htif_pcr_req_ready), line:361:25, endln:361:43
        |vpiName:htif_pcr_req_ready
        |vpiFullName:work@vscale_pipeline.csr.htif_pcr_req_ready.htif_pcr_req_ready
        |vpiActual:
        \_Net: (work@vscale_pipeline.htif_pcr_req_ready), line:26:38, endln:26:56
    |vpiPort:
    \_Port: (htif_pcr_req_rw), line:362:25, endln:362:40
      |vpiParent:
      \_RefModule: work@vscale_csr_file (csr), line:339:4, endln:339:19
      |vpiName:htif_pcr_req_rw
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.csr.htif_pcr_req_rw.htif_pcr_req_rw), line:362:41, endln:362:56
        |vpiParent:
        \_Port: (htif_pcr_req_rw), line:362:25, endln:362:40
        |vpiName:htif_pcr_req_rw
        |vpiFullName:work@vscale_pipeline.csr.htif_pcr_req_rw.htif_pcr_req_rw
        |vpiActual:
        \_Net: (work@vscale_pipeline.htif_pcr_req_rw), line:27:37, endln:27:52
    |vpiPort:
    \_Port: (htif_pcr_req_addr), line:363:25, endln:363:42
      |vpiParent:
      \_RefModule: work@vscale_csr_file (csr), line:339:4, endln:339:19
      |vpiName:htif_pcr_req_addr
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.csr.htif_pcr_req_addr.htif_pcr_req_addr), line:363:43, endln:363:60
        |vpiParent:
        \_Port: (htif_pcr_req_addr), line:363:25, endln:363:42
        |vpiName:htif_pcr_req_addr
        |vpiFullName:work@vscale_pipeline.csr.htif_pcr_req_addr.htif_pcr_req_addr
        |vpiActual:
        \_Net: (work@vscale_pipeline.htif_pcr_req_addr), line:28:53, endln:28:70
    |vpiPort:
    \_Port: (htif_pcr_req_data), line:364:25, endln:364:42
      |vpiParent:
      \_RefModule: work@vscale_csr_file (csr), line:339:4, endln:339:19
      |vpiName:htif_pcr_req_data
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.csr.htif_pcr_req_data.htif_pcr_req_data), line:364:43, endln:364:60
        |vpiParent:
        \_Port: (htif_pcr_req_data), line:364:25, endln:364:42
        |vpiName:htif_pcr_req_data
        |vpiFullName:work@vscale_pipeline.csr.htif_pcr_req_data.htif_pcr_req_data
        |vpiActual:
        \_Net: (work@vscale_pipeline.htif_pcr_req_data), line:29:53, endln:29:70
    |vpiPort:
    \_Port: (htif_pcr_resp_valid), line:365:25, endln:365:44
      |vpiParent:
      \_RefModule: work@vscale_csr_file (csr), line:339:4, endln:339:19
      |vpiName:htif_pcr_resp_valid
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.csr.htif_pcr_resp_valid.htif_pcr_resp_valid), line:365:45, endln:365:64
        |vpiParent:
        \_Port: (htif_pcr_resp_valid), line:365:25, endln:365:44
        |vpiName:htif_pcr_resp_valid
        |vpiFullName:work@vscale_pipeline.csr.htif_pcr_resp_valid.htif_pcr_resp_valid
        |vpiActual:
        \_Net: (work@vscale_pipeline.htif_pcr_resp_valid), line:30:38, endln:30:57
    |vpiPort:
    \_Port: (htif_pcr_resp_ready), line:366:25, endln:366:44
      |vpiParent:
      \_RefModule: work@vscale_csr_file (csr), line:339:4, endln:339:19
      |vpiName:htif_pcr_resp_ready
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.csr.htif_pcr_resp_ready.htif_pcr_resp_ready), line:366:45, endln:366:64
        |vpiParent:
        \_Port: (htif_pcr_resp_ready), line:366:25, endln:366:44
        |vpiName:htif_pcr_resp_ready
        |vpiFullName:work@vscale_pipeline.csr.htif_pcr_resp_ready.htif_pcr_resp_ready
        |vpiActual:
        \_Net: (work@vscale_pipeline.htif_pcr_resp_ready), line:31:37, endln:31:56
    |vpiPort:
    \_Port: (htif_pcr_resp_data), line:367:25, endln:367:43
      |vpiParent:
      \_RefModule: work@vscale_csr_file (csr), line:339:4, endln:339:19
      |vpiName:htif_pcr_resp_data
      |vpiHighConn:
      \_RefObj: (work@vscale_pipeline.csr.htif_pcr_resp_data.htif_pcr_resp_data), line:367:44, endln:367:62
        |vpiParent:
        \_Port: (htif_pcr_resp_data), line:367:25, endln:367:43
        |vpiName:htif_pcr_resp_data
        |vpiFullName:work@vscale_pipeline.csr.htif_pcr_resp_data.htif_pcr_resp_data
        |vpiActual:
        \_Net: (work@vscale_pipeline.htif_pcr_resp_data), line:32:53, endln:32:71
|vpiAllModules:
\_Module: work@vscale_regfile (work@vscale_regfile), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v, line:3:1, endln:38:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@vscale_regfile)
    |vpiParent:
    \_Module: work@vscale_regfile (work@vscale_regfile), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v, line:3:1, endln:38:10
    |vpiName:work@vscale_regfile
  |vpiTypespec:
  \_LogicTypespec: , line:5:29, endln:5:50
    |vpiParent:
    \_Module: work@vscale_regfile (work@vscale_regfile), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v, line:3:1, endln:38:10
    |vpiRange:
    \_Range: , line:5:29, endln:5:50
      |vpiParent:
      \_LogicTypespec: , line:5:29, endln:5:50
      |vpiLeftRange:
      \_Operation: , line:5:30, endln:5:47
        |vpiParent:
        \_Range: , line:5:29, endln:5:50
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:3:25, endln:3:26
          |vpiParent:
          \_Operation: , line:5:30, endln:5:47
          |vpiDecompile:5
          |vpiSize:64
          |UINT:5
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:5:46, endln:5:47
          |vpiParent:
          \_Operation: , line:5:30, endln:5:47
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:5:48, endln:5:49
        |vpiParent:
        \_Range: , line:5:29, endln:5:50
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:6:30, endln:6:44
    |vpiParent:
    \_Module: work@vscale_regfile (work@vscale_regfile), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v, line:3:1, endln:38:10
    |vpiRange:
    \_Range: , line:6:30, endln:6:44
      |vpiParent:
      \_LogicTypespec: , line:6:30, endln:6:44
      |vpiLeftRange:
      \_Operation: , line:6:31, endln:6:41
        |vpiParent:
        \_Range: , line:6:30, endln:6:44
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:4:24, endln:4:26
          |vpiParent:
          \_Operation: , line:6:31, endln:6:41
          |vpiDecompile:32
          |vpiSize:64
          |UINT:32
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:6:40, endln:6:41
          |vpiParent:
          \_Operation: , line:6:31, endln:6:41
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:6:42, endln:6:43
        |vpiParent:
        \_Range: , line:6:30, endln:6:44
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_ArrayTypespec: , line:14:4, endln:14:62
    |vpiParent:
    \_Module: work@vscale_regfile (work@vscale_regfile), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v, line:3:1, endln:38:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:14:56, endln:14:62
      |vpiParent:
      \_ArrayTypespec: , line:14:4, endln:14:62
      |vpiLeftRange:
      \_Constant: , line:14:57, endln:14:59
        |vpiParent:
        \_Range: , line:14:56, endln:14:62
        |vpiDecompile:31
        |vpiSize:64
        |UINT:31
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:14:60, endln:14:61
        |vpiParent:
        \_Range: , line:14:56, endln:14:62
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@vscale_regfile), line:14:4, endln:14:22
      |vpiParent:
      \_ArrayTypespec: , line:14:4, endln:14:62
      |vpiFullName:work@vscale_regfile
      |vpiActual:
      \_LogicTypespec: , line:6:30, endln:6:44
  |vpiTypespec:
  \_LogicTypespec: , line:15:4, endln:15:8
    |vpiParent:
    \_Module: work@vscale_regfile (work@vscale_regfile), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v, line:3:1, endln:38:10
  |vpiTypespec:
  \_IntegerTypespec: , line:30:4, endln:30:11
    |vpiParent:
    \_Module: work@vscale_regfile (work@vscale_regfile), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v, line:3:1, endln:38:10
    |vpiSigned:1
  |vpiImportTypespec:
  \_Net: (work@vscale_regfile.clk), line:4:51, endln:4:54
    |vpiParent:
    \_Module: work@vscale_regfile (work@vscale_regfile), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v, line:3:1, endln:38:10
    |vpiName:clk
    |vpiFullName:work@vscale_regfile.clk
  |vpiImportTypespec:
  \_LogicTypespec: , line:5:29, endln:5:50
  |vpiImportTypespec:
  \_Net: (work@vscale_regfile.ra1), line:5:51, endln:5:54
    |vpiParent:
    \_Module: work@vscale_regfile (work@vscale_regfile), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v, line:3:1, endln:38:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_regfile.ra1), line:5:29, endln:5:50
      |vpiParent:
      \_Net: (work@vscale_regfile.ra1), line:5:51, endln:5:54
      |vpiFullName:work@vscale_regfile.ra1
      |vpiActual:
      \_LogicTypespec: , line:5:29, endln:5:50
    |vpiName:ra1
    |vpiFullName:work@vscale_regfile.ra1
  |vpiImportTypespec:
  \_LogicTypespec: , line:6:30, endln:6:44
  |vpiImportTypespec:
  \_Net: (work@vscale_regfile.rd1), line:6:51, endln:6:54
    |vpiParent:
    \_Module: work@vscale_regfile (work@vscale_regfile), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v, line:3:1, endln:38:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_regfile.rd1), line:6:30, endln:6:44
      |vpiParent:
      \_Net: (work@vscale_regfile.rd1), line:6:51, endln:6:54
      |vpiFullName:work@vscale_regfile.rd1
      |vpiActual:
      \_LogicTypespec: , line:6:30, endln:6:44
    |vpiName:rd1
    |vpiFullName:work@vscale_regfile.rd1
  |vpiImportTypespec:
  \_Net: (work@vscale_regfile.ra2), line:7:51, endln:7:54
    |vpiParent:
    \_Module: work@vscale_regfile (work@vscale_regfile), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v, line:3:1, endln:38:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_regfile.ra2), line:7:29, endln:7:50
      |vpiParent:
      \_Net: (work@vscale_regfile.ra2), line:7:51, endln:7:54
      |vpiFullName:work@vscale_regfile.ra2
      |vpiActual:
      \_LogicTypespec: , line:5:29, endln:5:50
    |vpiName:ra2
    |vpiFullName:work@vscale_regfile.ra2
  |vpiImportTypespec:
  \_Net: (work@vscale_regfile.rd2), line:8:51, endln:8:54
    |vpiParent:
    \_Module: work@vscale_regfile (work@vscale_regfile), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v, line:3:1, endln:38:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_regfile.rd2), line:8:30, endln:8:44
      |vpiParent:
      \_Net: (work@vscale_regfile.rd2), line:8:51, endln:8:54
      |vpiFullName:work@vscale_regfile.rd2
      |vpiActual:
      \_LogicTypespec: , line:6:30, endln:6:44
    |vpiName:rd2
    |vpiFullName:work@vscale_regfile.rd2
  |vpiImportTypespec:
  \_Net: (work@vscale_regfile.wen), line:9:51, endln:9:54
    |vpiParent:
    \_Module: work@vscale_regfile (work@vscale_regfile), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v, line:3:1, endln:38:10
    |vpiName:wen
    |vpiFullName:work@vscale_regfile.wen
  |vpiImportTypespec:
  \_Net: (work@vscale_regfile.wa), line:10:51, endln:10:53
    |vpiParent:
    \_Module: work@vscale_regfile (work@vscale_regfile), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v, line:3:1, endln:38:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_regfile.wa), line:10:29, endln:10:50
      |vpiParent:
      \_Net: (work@vscale_regfile.wa), line:10:51, endln:10:53
      |vpiFullName:work@vscale_regfile.wa
      |vpiActual:
      \_LogicTypespec: , line:5:29, endln:5:50
    |vpiName:wa
    |vpiFullName:work@vscale_regfile.wa
  |vpiImportTypespec:
  \_Net: (work@vscale_regfile.wd), line:11:51, endln:11:53
    |vpiParent:
    \_Module: work@vscale_regfile (work@vscale_regfile), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v, line:3:1, endln:38:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_regfile.wd), line:11:29, endln:11:43
      |vpiParent:
      \_Net: (work@vscale_regfile.wd), line:11:51, endln:11:53
      |vpiFullName:work@vscale_regfile.wd
      |vpiActual:
      \_LogicTypespec: , line:6:30, endln:6:44
    |vpiName:wd
    |vpiFullName:work@vscale_regfile.wd
  |vpiImportTypespec:
  \_ArrayTypespec: , line:14:4, endln:14:62
  |vpiImportTypespec:
  \_Net: (work@vscale_regfile.data), line:14:51, endln:14:55
    |vpiParent:
    \_Module: work@vscale_regfile (work@vscale_regfile), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v, line:3:1, endln:38:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_regfile.data), line:14:4, endln:14:22
      |vpiParent:
      \_Net: (work@vscale_regfile.data), line:14:51, endln:14:55
      |vpiFullName:work@vscale_regfile.data
      |vpiActual:
      \_ArrayTypespec: , line:14:4, endln:14:62
    |vpiName:data
    |vpiFullName:work@vscale_regfile.data
    |vpiNetType:48
  |vpiImportTypespec:
  \_LogicTypespec: , line:15:4, endln:15:8
  |vpiImportTypespec:
  \_Net: (work@vscale_regfile.wen_internal), line:15:51, endln:15:63
    |vpiParent:
    \_Module: work@vscale_regfile (work@vscale_regfile), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v, line:3:1, endln:38:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_regfile.wen_internal), line:15:4, endln:15:8
      |vpiParent:
      \_Net: (work@vscale_regfile.wen_internal), line:15:51, endln:15:63
      |vpiFullName:work@vscale_regfile.wen_internal
      |vpiActual:
      \_LogicTypespec: , line:15:4, endln:15:8
    |vpiName:wen_internal
    |vpiFullName:work@vscale_regfile.wen_internal
    |vpiNetType:1
  |vpiImportTypespec:
  \_IntegerTypespec: , line:30:4, endln:30:11
  |vpiImportTypespec:
  \_Net: (work@vscale_regfile.i), line:30:12, endln:30:13
    |vpiParent:
    \_Module: work@vscale_regfile (work@vscale_regfile), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v, line:3:1, endln:38:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_regfile.i), line:30:4, endln:30:11
      |vpiParent:
      \_Net: (work@vscale_regfile.i), line:30:12, endln:30:13
      |vpiFullName:work@vscale_regfile.i
      |vpiActual:
      \_IntegerTypespec: , line:30:4, endln:30:11
    |vpiName:i
    |vpiFullName:work@vscale_regfile.i
  |vpiDefName:work@vscale_regfile
  |vpiNet:
  \_Net: (work@vscale_regfile.clk), line:4:51, endln:4:54
  |vpiNet:
  \_Net: (work@vscale_regfile.ra1), line:5:51, endln:5:54
  |vpiNet:
  \_Net: (work@vscale_regfile.rd1), line:6:51, endln:6:54
  |vpiNet:
  \_Net: (work@vscale_regfile.ra2), line:7:51, endln:7:54
  |vpiNet:
  \_Net: (work@vscale_regfile.rd2), line:8:51, endln:8:54
  |vpiNet:
  \_Net: (work@vscale_regfile.wen), line:9:51, endln:9:54
  |vpiNet:
  \_Net: (work@vscale_regfile.wa), line:10:51, endln:10:53
  |vpiNet:
  \_Net: (work@vscale_regfile.wd), line:11:51, endln:11:53
  |vpiNet:
  \_Net: (work@vscale_regfile.data), line:14:51, endln:14:55
  |vpiNet:
  \_Net: (work@vscale_regfile.wen_internal), line:15:51, endln:15:63
  |vpiNet:
  \_Net: (work@vscale_regfile.i), line:30:12, endln:30:13
  |vpiPort:
  \_Port: (clk), line:4:51, endln:4:54
    |vpiParent:
    \_Module: work@vscale_regfile (work@vscale_regfile), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v, line:3:1, endln:38:10
    |vpiName:clk
    |vpiDirection:1
  |vpiPort:
  \_Port: (ra1), line:5:51, endln:5:54
    |vpiParent:
    \_Module: work@vscale_regfile (work@vscale_regfile), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v, line:3:1, endln:38:10
    |vpiName:ra1
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@vscale_regfile.ra1), line:5:29, endln:5:50
      |vpiParent:
      \_Port: (ra1), line:5:51, endln:5:54
      |vpiFullName:work@vscale_regfile.ra1
      |vpiActual:
      \_LogicTypespec: , line:5:29, endln:5:50
  |vpiPort:
  \_Port: (rd1), line:6:51, endln:6:54
    |vpiParent:
    \_Module: work@vscale_regfile (work@vscale_regfile), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v, line:3:1, endln:38:10
    |vpiName:rd1
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_regfile.rd1), line:6:30, endln:6:44
      |vpiParent:
      \_Port: (rd1), line:6:51, endln:6:54
      |vpiFullName:work@vscale_regfile.rd1
      |vpiActual:
      \_LogicTypespec: , line:6:30, endln:6:44
  |vpiPort:
  \_Port: (ra2), line:7:51, endln:7:54
    |vpiParent:
    \_Module: work@vscale_regfile (work@vscale_regfile), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v, line:3:1, endln:38:10
    |vpiName:ra2
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@vscale_regfile.ra2), line:7:29, endln:7:50
      |vpiParent:
      \_Port: (ra2), line:7:51, endln:7:54
      |vpiFullName:work@vscale_regfile.ra2
      |vpiActual:
      \_LogicTypespec: , line:5:29, endln:5:50
  |vpiPort:
  \_Port: (rd2), line:8:51, endln:8:54
    |vpiParent:
    \_Module: work@vscale_regfile (work@vscale_regfile), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v, line:3:1, endln:38:10
    |vpiName:rd2
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_regfile.rd2), line:8:30, endln:8:44
      |vpiParent:
      \_Port: (rd2), line:8:51, endln:8:54
      |vpiFullName:work@vscale_regfile.rd2
      |vpiActual:
      \_LogicTypespec: , line:6:30, endln:6:44
  |vpiPort:
  \_Port: (wen), line:9:51, endln:9:54
    |vpiParent:
    \_Module: work@vscale_regfile (work@vscale_regfile), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v, line:3:1, endln:38:10
    |vpiName:wen
    |vpiDirection:1
  |vpiPort:
  \_Port: (wa), line:10:51, endln:10:53
    |vpiParent:
    \_Module: work@vscale_regfile (work@vscale_regfile), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v, line:3:1, endln:38:10
    |vpiName:wa
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@vscale_regfile.wa), line:10:29, endln:10:50
      |vpiParent:
      \_Port: (wa), line:10:51, endln:10:53
      |vpiFullName:work@vscale_regfile.wa
      |vpiActual:
      \_LogicTypespec: , line:5:29, endln:5:50
  |vpiPort:
  \_Port: (wd), line:11:51, endln:11:53
    |vpiParent:
    \_Module: work@vscale_regfile (work@vscale_regfile), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v, line:3:1, endln:38:10
    |vpiName:wd
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@vscale_regfile.wd), line:11:29, endln:11:43
      |vpiParent:
      \_Port: (wd), line:11:51, endln:11:53
      |vpiFullName:work@vscale_regfile.wd
      |vpiActual:
      \_LogicTypespec: , line:6:30, endln:6:44
  |vpiProcess:
  \_Always: , line:23:4, endln:27:7
    |vpiParent:
    \_Module: work@vscale_regfile (work@vscale_regfile), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v, line:3:1, endln:38:10
    |vpiStmt:
    \_EventControl: , line:23:11, endln:23:25
      |vpiParent:
      \_Always: , line:23:4, endln:27:7
      |vpiCondition:
      \_Operation: , line:23:13, endln:23:24
        |vpiParent:
        \_EventControl: , line:23:11, endln:23:25
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@vscale_regfile.clk), line:23:21, endln:23:24
          |vpiParent:
          \_Operation: , line:23:13, endln:23:24
          |vpiName:clk
          |vpiFullName:work@vscale_regfile.clk
          |vpiActual:
          \_Net: (work@vscale_regfile.clk), line:4:51, endln:4:54
      |vpiStmt:
      \_Begin: (work@vscale_regfile), line:23:26, endln:27:7
        |vpiParent:
        \_EventControl: , line:23:11, endln:23:25
        |vpiFullName:work@vscale_regfile
        |vpiStmt:
        \_IfStmt: , line:24:7, endln:26:10
          |vpiParent:
          \_Begin: (work@vscale_regfile), line:23:26, endln:27:7
          |vpiCondition:
          \_RefObj: (work@vscale_regfile.wen_internal), line:24:11, endln:24:23
            |vpiParent:
            \_IfStmt: , line:24:7, endln:26:10
            |vpiName:wen_internal
            |vpiFullName:work@vscale_regfile.wen_internal
            |vpiActual:
            \_Net: (work@vscale_regfile.wen_internal), line:15:51, endln:15:63
          |vpiStmt:
          \_Begin: (work@vscale_regfile), line:24:25, endln:26:10
            |vpiParent:
            \_IfStmt: , line:24:7, endln:26:10
            |vpiFullName:work@vscale_regfile
            |vpiStmt:
            \_Assignment: , line:25:10, endln:25:24
              |vpiParent:
              \_Begin: (work@vscale_regfile), line:24:25, endln:26:10
              |vpiOpType:82
              |vpiRhs:
              \_RefObj: (work@vscale_regfile.wd), line:25:22, endln:25:24
                |vpiParent:
                \_Assignment: , line:25:10, endln:25:24
                |vpiName:wd
                |vpiFullName:work@vscale_regfile.wd
                |vpiActual:
                \_Net: (work@vscale_regfile.wd), line:11:51, endln:11:53
              |vpiLhs:
              \_BitSelect: (work@vscale_regfile.data), line:25:14, endln:25:18
                |vpiParent:
                \_Assignment: , line:25:10, endln:25:24
                |vpiName:data
                |vpiFullName:work@vscale_regfile.data
                |vpiActual:
                \_Net: (work@vscale_regfile.data), line:14:51, endln:14:55
                |vpiIndex:
                \_RefObj: (work@vscale_regfile.wa), line:25:15, endln:25:17
                  |vpiParent:
                  \_BitSelect: (work@vscale_regfile.data), line:25:14, endln:25:18
                  |vpiName:wa
                  |vpiFullName:work@vscale_regfile.wa
                  |vpiActual:
                  \_Net: (work@vscale_regfile.wa), line:10:51, endln:10:53
    |vpiAlwaysType:1
  |vpiProcess:
  \_Initial: , line:31:4, endln:35:7
    |vpiParent:
    \_Module: work@vscale_regfile (work@vscale_regfile), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v, line:3:1, endln:38:10
    |vpiStmt:
    \_Begin: (work@vscale_regfile), line:31:12, endln:35:7
      |vpiParent:
      \_Initial: , line:31:4, endln:35:7
      |vpiFullName:work@vscale_regfile
      |vpiInternalScope:
      \_ForStmt: (work@vscale_regfile), line:32:7, endln:34:10
        |vpiParent:
        \_Begin: (work@vscale_regfile), line:31:12, endln:35:7
        |vpiFullName:work@vscale_regfile
        |vpiInternalScope:
        \_Begin: (work@vscale_regfile), line:32:38, endln:34:10
          |vpiParent:
          \_ForStmt: (work@vscale_regfile), line:32:7, endln:34:10
          |vpiFullName:work@vscale_regfile
          |vpiStmt:
          \_Assignment: , line:33:10, endln:33:27
            |vpiParent:
            \_Begin: (work@vscale_regfile), line:32:38, endln:34:10
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_SysFuncCall: ($random), line:33:20, endln:33:27
              |vpiParent:
              \_Assignment: , line:33:10, endln:33:27
              |vpiName:
              \_Identifier: ($random)
                |vpiParent:
                \_SysFuncCall: ($random), line:33:20, endln:33:27
                |vpiName:$random
            |vpiLhs:
            \_BitSelect: (work@vscale_regfile.data), line:33:14, endln:33:17
              |vpiParent:
              \_Assignment: , line:33:10, endln:33:27
              |vpiName:data
              |vpiFullName:work@vscale_regfile.data
              |vpiActual:
              \_Net: (work@vscale_regfile.data), line:14:51, endln:14:55
              |vpiIndex:
              \_RefObj: (work@vscale_regfile.i), line:33:15, endln:33:16
                |vpiParent:
                \_BitSelect: (work@vscale_regfile.data), line:33:14, endln:33:17
                |vpiName:i
                |vpiFullName:work@vscale_regfile.i
                |vpiActual:
                \_Net: (work@vscale_regfile.i), line:30:12, endln:30:13
        |vpiForInitStmt:
        \_Assignment: , line:32:12, endln:32:17
          |vpiParent:
          \_ForStmt: (work@vscale_regfile), line:32:7, endln:34:10
          |vpiRhs:
          \_Constant: , line:32:16, endln:32:17
            |vpiParent:
            \_Assignment: , line:32:12, endln:32:17
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_RefObj: (work@vscale_regfile.i), line:32:12, endln:32:13
            |vpiParent:
            \_Assignment: , line:32:12, endln:32:17
            |vpiName:i
            |vpiFullName:work@vscale_regfile.i
            |vpiActual:
            \_Net: (work@vscale_regfile.i), line:30:12, endln:30:13
        |vpiForIncStmt:
        \_Assignment: , line:32:27, endln:32:36
          |vpiParent:
          \_ForStmt: (work@vscale_regfile), line:32:7, endln:34:10
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_Operation: , line:32:31, endln:32:36
            |vpiParent:
            \_Assignment: , line:32:27, endln:32:36
            |vpiOpType:24
            |vpiOperand:
            \_RefObj: (work@vscale_regfile.i), line:32:31, endln:32:32
              |vpiParent:
              \_Operation: , line:32:31, endln:32:36
              |vpiName:i
              |vpiFullName:work@vscale_regfile.i
              |vpiActual:
              \_Net: (work@vscale_regfile.i), line:30:12, endln:30:13
            |vpiOperand:
            \_Constant: , line:32:35, endln:32:36
              |vpiParent:
              \_Operation: , line:32:31, endln:32:36
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiLhs:
          \_RefObj: (work@vscale_regfile.i), line:32:27, endln:32:28
            |vpiParent:
            \_Assignment: , line:32:27, endln:32:36
            |vpiName:i
            |vpiFullName:work@vscale_regfile.i
            |vpiActual:
            \_Net: (work@vscale_regfile.i), line:30:12, endln:30:13
        |vpiCondition:
        \_Operation: , line:32:19, endln:32:25
          |vpiParent:
          \_ForStmt: (work@vscale_regfile), line:32:7, endln:34:10
          |vpiOpType:20
          |vpiOperand:
          \_RefObj: (work@vscale_regfile.i), line:32:19, endln:32:20
            |vpiParent:
            \_Operation: , line:32:19, endln:32:25
            |vpiName:i
            |vpiFullName:work@vscale_regfile.i
            |vpiActual:
            \_Net: (work@vscale_regfile.i), line:30:12, endln:30:13
          |vpiOperand:
          \_Constant: , line:32:23, endln:32:25
            |vpiParent:
            \_Operation: , line:32:19, endln:32:25
            |vpiDecompile:32
            |vpiSize:64
            |UINT:32
            |vpiConstType:9
        |vpiStmt:
        \_Begin: (work@vscale_regfile), line:32:38, endln:34:10
      |vpiStmt:
      \_ForStmt: (work@vscale_regfile), line:32:7, endln:34:10
  |vpiContAssign:
  \_ContAssign: , line:18:11, endln:18:36
    |vpiParent:
    \_Module: work@vscale_regfile (work@vscale_regfile), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v, line:3:1, endln:38:10
    |vpiRhs:
    \_Operation: , line:18:26, endln:18:36
      |vpiParent:
      \_ContAssign: , line:18:11, endln:18:36
      |vpiOpType:26
      |vpiOperand:
      \_RefObj: (work@vscale_regfile.wen), line:18:26, endln:18:29
        |vpiParent:
        \_Operation: , line:18:26, endln:18:36
        |vpiName:wen
        |vpiFullName:work@vscale_regfile.wen
        |vpiActual:
        \_Net: (work@vscale_regfile.wen), line:9:51, endln:9:54
      |vpiOperand:
      \_Operation: , line:18:33, endln:18:36
        |vpiParent:
        \_Operation: , line:18:26, endln:18:36
        |vpiOpType:7
        |vpiOperand:
        \_RefObj: (work@vscale_regfile.wa), line:18:34, endln:18:36
          |vpiParent:
          \_Operation: , line:18:33, endln:18:36
          |vpiName:wa
          |vpiFullName:work@vscale_regfile.wa
          |vpiActual:
          \_Net: (work@vscale_regfile.wa), line:10:51, endln:10:53
    |vpiLhs:
    \_RefObj: (work@vscale_regfile.wen_internal), line:18:11, endln:18:23
      |vpiParent:
      \_ContAssign: , line:18:11, endln:18:36
      |vpiName:wen_internal
      |vpiFullName:work@vscale_regfile.wen_internal
      |vpiActual:
      \_Net: (work@vscale_regfile.wen_internal), line:15:51, endln:15:63
  |vpiContAssign:
  \_ContAssign: , line:20:11, endln:20:37
    |vpiParent:
    \_Module: work@vscale_regfile (work@vscale_regfile), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v, line:3:1, endln:38:10
    |vpiRhs:
    \_Operation: , line:20:17, endln:20:37
      |vpiParent:
      \_ContAssign: , line:20:11, endln:20:37
      |vpiOpType:32
      |vpiOperand:
      \_Operation: , line:20:17, endln:20:21
        |vpiParent:
        \_Operation: , line:20:17, endln:20:37
        |vpiOpType:7
        |vpiOperand:
        \_RefObj: (work@vscale_regfile.ra1), line:20:18, endln:20:21
          |vpiParent:
          \_Operation: , line:20:17, endln:20:21
          |vpiName:ra1
          |vpiFullName:work@vscale_regfile.ra1
          |vpiActual:
          \_Net: (work@vscale_regfile.ra1), line:5:51, endln:5:54
      |vpiOperand:
      \_BitSelect: (work@vscale_regfile.data), line:20:28, endln:20:33
        |vpiParent:
        \_Operation: , line:20:17, endln:20:37
        |vpiName:data
        |vpiFullName:work@vscale_regfile.data
        |vpiActual:
        \_Net: (work@vscale_regfile.data), line:14:51, endln:14:55
        |vpiIndex:
        \_RefObj: (work@vscale_regfile.ra1), line:20:29, endln:20:32
          |vpiParent:
          \_BitSelect: (work@vscale_regfile.data), line:20:28, endln:20:33
          |vpiName:ra1
          |vpiFullName:work@vscale_regfile.ra1
          |vpiActual:
          \_Net: (work@vscale_regfile.ra1), line:5:51, endln:5:54
      |vpiOperand:
      \_Constant: , line:20:36, endln:20:37
        |vpiParent:
        \_Operation: , line:20:17, endln:20:37
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiLhs:
    \_RefObj: (work@vscale_regfile.rd1), line:20:11, endln:20:14
      |vpiParent:
      \_ContAssign: , line:20:11, endln:20:37
      |vpiName:rd1
      |vpiFullName:work@vscale_regfile.rd1
      |vpiActual:
      \_Net: (work@vscale_regfile.rd1), line:6:51, endln:6:54
  |vpiContAssign:
  \_ContAssign: , line:21:11, endln:21:37
    |vpiParent:
    \_Module: work@vscale_regfile (work@vscale_regfile), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_regfile.v, line:3:1, endln:38:10
    |vpiRhs:
    \_Operation: , line:21:17, endln:21:37
      |vpiParent:
      \_ContAssign: , line:21:11, endln:21:37
      |vpiOpType:32
      |vpiOperand:
      \_Operation: , line:21:17, endln:21:21
        |vpiParent:
        \_Operation: , line:21:17, endln:21:37
        |vpiOpType:7
        |vpiOperand:
        \_RefObj: (work@vscale_regfile.ra2), line:21:18, endln:21:21
          |vpiParent:
          \_Operation: , line:21:17, endln:21:21
          |vpiName:ra2
          |vpiFullName:work@vscale_regfile.ra2
          |vpiActual:
          \_Net: (work@vscale_regfile.ra2), line:7:51, endln:7:54
      |vpiOperand:
      \_BitSelect: (work@vscale_regfile.data), line:21:28, endln:21:33
        |vpiParent:
        \_Operation: , line:21:17, endln:21:37
        |vpiName:data
        |vpiFullName:work@vscale_regfile.data
        |vpiActual:
        \_Net: (work@vscale_regfile.data), line:14:51, endln:14:55
        |vpiIndex:
        \_RefObj: (work@vscale_regfile.ra2), line:21:29, endln:21:32
          |vpiParent:
          \_BitSelect: (work@vscale_regfile.data), line:21:28, endln:21:33
          |vpiName:ra2
          |vpiFullName:work@vscale_regfile.ra2
          |vpiActual:
          \_Net: (work@vscale_regfile.ra2), line:7:51, endln:7:54
      |vpiOperand:
      \_Constant: , line:21:36, endln:21:37
        |vpiParent:
        \_Operation: , line:21:17, endln:21:37
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiLhs:
    \_RefObj: (work@vscale_regfile.rd2), line:21:11, endln:21:14
      |vpiParent:
      \_ContAssign: , line:21:11, endln:21:37
      |vpiName:rd2
      |vpiFullName:work@vscale_regfile.rd2
      |vpiActual:
      \_Net: (work@vscale_regfile.rd2), line:8:51, endln:8:54
|vpiAllModules:
\_Module: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@vscale_sim_top)
    |vpiParent:
    \_Module: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiName:work@vscale_sim_top
  |vpiTypespec:
  \_ModuleTypespec: (vscale_core)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:vscale_core
    |vpiModule:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
  |vpiTypespec:
  \_ModuleTypespec: (vscale_dp_hasti_sram)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:vscale_dp_hasti_sram
    |vpiModule:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
  |vpiTypespec:
  \_LogicTypespec: , line:11:29, endln:11:50
    |vpiParent:
    \_Module: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiRange:
    \_Range: , line:11:29, endln:11:50
      |vpiParent:
      \_LogicTypespec: , line:11:29, endln:11:50
      |vpiLeftRange:
      \_Operation: , line:11:30, endln:11:47
        |vpiParent:
        \_Range: , line:11:29, endln:11:50
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:1:28, endln:1:30
          |vpiParent:
          \_Operation: , line:11:30, endln:11:47
          |vpiDecompile:12
          |vpiSize:64
          |UINT:12
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:11:46, endln:11:47
          |vpiParent:
          \_Operation: , line:11:30, endln:11:47
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:11:48, endln:11:49
        |vpiParent:
        \_Range: , line:11:29, endln:11:50
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:12:29, endln:12:50
    |vpiParent:
    \_Module: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiRange:
    \_Range: , line:12:29, endln:12:50
      |vpiParent:
      \_LogicTypespec: , line:12:29, endln:12:50
      |vpiLeftRange:
      \_Operation: , line:12:30, endln:12:47
        |vpiParent:
        \_Range: , line:12:29, endln:12:50
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:48:24, endln:48:26
          |vpiParent:
          \_Operation: , line:12:30, endln:12:47
          |vpiDecompile:64
          |vpiSize:64
          |UINT:64
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:12:46, endln:12:47
          |vpiParent:
          \_Operation: , line:12:30, endln:12:47
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:12:48, endln:12:49
        |vpiParent:
        \_Range: , line:12:29, endln:12:50
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:18:4, endln:18:8
    |vpiParent:
    \_Module: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
  |vpiTypespec:
  \_LogicTypespec: , line:20:4, endln:20:8
    |vpiParent:
    \_Module: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiRange:
    \_Range: , line:20:9, endln:20:32
      |vpiParent:
      \_LogicTypespec: , line:20:4, endln:20:8
      |vpiLeftRange:
      \_Operation: , line:20:10, endln:20:29
        |vpiParent:
        \_Range: , line:20:9, endln:20:32
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:3:26, endln:3:28
          |vpiParent:
          \_Operation: , line:20:10, endln:20:29
          |vpiDecompile:32
          |vpiSize:64
          |UINT:32
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:20:28, endln:20:29
          |vpiParent:
          \_Operation: , line:20:10, endln:20:29
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:20:30, endln:20:31
        |vpiParent:
        \_Range: , line:20:9, endln:20:32
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:22:4, endln:22:8
    |vpiParent:
    \_Module: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiRange:
    \_Range: , line:22:9, endln:22:32
      |vpiParent:
      \_LogicTypespec: , line:22:4, endln:22:8
      |vpiLeftRange:
      \_Operation: , line:22:10, endln:22:29
        |vpiParent:
        \_Range: , line:22:9, endln:22:32
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:23:26, endln:23:27
          |vpiParent:
          \_Operation: , line:22:10, endln:22:29
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:22:28, endln:22:29
          |vpiParent:
          \_Operation: , line:22:10, endln:22:29
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:22:30, endln:22:31
        |vpiParent:
        \_Range: , line:22:9, endln:22:32
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:25:4, endln:25:8
    |vpiParent:
    \_Module: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiRange:
    \_Range: , line:25:9, endln:25:32
      |vpiParent:
      \_LogicTypespec: , line:25:4, endln:25:8
      |vpiLeftRange:
      \_Operation: , line:25:10, endln:25:29
        |vpiParent:
        \_Range: , line:25:9, endln:25:32
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:11:26, endln:11:27
          |vpiParent:
          \_Operation: , line:25:10, endln:25:29
          |vpiDecompile:4
          |vpiSize:64
          |UINT:4
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:25:28, endln:25:29
          |vpiParent:
          \_Operation: , line:25:10, endln:25:29
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:25:30, endln:25:31
        |vpiParent:
        \_Range: , line:25:9, endln:25:32
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:26:4, endln:26:8
    |vpiParent:
    \_Module: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiRange:
    \_Range: , line:26:9, endln:26:33
      |vpiParent:
      \_LogicTypespec: , line:26:4, endln:26:8
      |vpiLeftRange:
      \_Operation: , line:26:10, endln:26:30
        |vpiParent:
        \_Range: , line:26:9, endln:26:33
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:5:27, endln:5:28
          |vpiParent:
          \_Operation: , line:26:10, endln:26:30
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:26:29, endln:26:30
          |vpiParent:
          \_Operation: , line:26:10, endln:26:30
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:26:31, endln:26:32
        |vpiParent:
        \_Range: , line:26:9, endln:26:33
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:30:4, endln:30:8
    |vpiParent:
    \_Module: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiRange:
    \_Range: , line:30:9, endln:30:32
      |vpiParent:
      \_LogicTypespec: , line:30:4, endln:30:8
      |vpiLeftRange:
      \_Operation: , line:30:10, endln:30:29
        |vpiParent:
        \_Range: , line:30:9, endln:30:32
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:19:26, endln:19:27
          |vpiParent:
          \_Operation: , line:30:10, endln:30:29
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:30:28, endln:30:29
          |vpiParent:
          \_Operation: , line:30:10, endln:30:29
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:30:30, endln:30:31
        |vpiParent:
        \_Range: , line:30:9, endln:30:32
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_Net: (work@vscale_sim_top.clk), line:6:52, endln:6:55
    |vpiParent:
    \_Module: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiName:clk
    |vpiFullName:work@vscale_sim_top.clk
  |vpiImportTypespec:
  \_Net: (work@vscale_sim_top.reset), line:7:52, endln:7:57
    |vpiParent:
    \_Module: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiName:reset
    |vpiFullName:work@vscale_sim_top.reset
  |vpiImportTypespec:
  \_Net: (work@vscale_sim_top.htif_pcr_req_valid), line:8:52, endln:8:70
    |vpiParent:
    \_Module: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiName:htif_pcr_req_valid
    |vpiFullName:work@vscale_sim_top.htif_pcr_req_valid
  |vpiImportTypespec:
  \_Net: (work@vscale_sim_top.htif_pcr_req_ready), line:9:52, endln:9:70
    |vpiParent:
    \_Module: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiName:htif_pcr_req_ready
    |vpiFullName:work@vscale_sim_top.htif_pcr_req_ready
  |vpiImportTypespec:
  \_Net: (work@vscale_sim_top.htif_pcr_req_rw), line:10:52, endln:10:67
    |vpiParent:
    \_Module: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiName:htif_pcr_req_rw
    |vpiFullName:work@vscale_sim_top.htif_pcr_req_rw
  |vpiImportTypespec:
  \_LogicTypespec: , line:11:29, endln:11:50
  |vpiImportTypespec:
  \_Net: (work@vscale_sim_top.htif_pcr_req_addr), line:11:52, endln:11:69
    |vpiParent:
    \_Module: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_sim_top.htif_pcr_req_addr), line:11:29, endln:11:50
      |vpiParent:
      \_Net: (work@vscale_sim_top.htif_pcr_req_addr), line:11:52, endln:11:69
      |vpiFullName:work@vscale_sim_top.htif_pcr_req_addr
      |vpiActual:
      \_LogicTypespec: , line:11:29, endln:11:50
    |vpiName:htif_pcr_req_addr
    |vpiFullName:work@vscale_sim_top.htif_pcr_req_addr
  |vpiImportTypespec:
  \_LogicTypespec: , line:12:29, endln:12:50
  |vpiImportTypespec:
  \_Net: (work@vscale_sim_top.htif_pcr_req_data), line:12:52, endln:12:69
    |vpiParent:
    \_Module: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_sim_top.htif_pcr_req_data), line:12:29, endln:12:50
      |vpiParent:
      \_Net: (work@vscale_sim_top.htif_pcr_req_data), line:12:52, endln:12:69
      |vpiFullName:work@vscale_sim_top.htif_pcr_req_data
      |vpiActual:
      \_LogicTypespec: , line:12:29, endln:12:50
    |vpiName:htif_pcr_req_data
    |vpiFullName:work@vscale_sim_top.htif_pcr_req_data
  |vpiImportTypespec:
  \_Net: (work@vscale_sim_top.htif_pcr_resp_valid), line:13:52, endln:13:71
    |vpiParent:
    \_Module: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiName:htif_pcr_resp_valid
    |vpiFullName:work@vscale_sim_top.htif_pcr_resp_valid
  |vpiImportTypespec:
  \_Net: (work@vscale_sim_top.htif_pcr_resp_ready), line:14:52, endln:14:71
    |vpiParent:
    \_Module: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiName:htif_pcr_resp_ready
    |vpiFullName:work@vscale_sim_top.htif_pcr_resp_ready
  |vpiImportTypespec:
  \_Net: (work@vscale_sim_top.htif_pcr_resp_data), line:15:52, endln:15:70
    |vpiParent:
    \_Module: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_sim_top.htif_pcr_resp_data), line:15:30, endln:15:51
      |vpiParent:
      \_Net: (work@vscale_sim_top.htif_pcr_resp_data), line:15:52, endln:15:70
      |vpiFullName:work@vscale_sim_top.htif_pcr_resp_data
      |vpiActual:
      \_LogicTypespec: , line:12:29, endln:12:50
    |vpiName:htif_pcr_resp_data
    |vpiFullName:work@vscale_sim_top.htif_pcr_resp_data
  |vpiImportTypespec:
  \_LogicTypespec: , line:18:4, endln:18:8
  |vpiImportTypespec:
  \_Net: (work@vscale_sim_top.resetn), line:18:52, endln:18:58
    |vpiParent:
    \_Module: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_sim_top.resetn), line:18:4, endln:18:8
      |vpiParent:
      \_Net: (work@vscale_sim_top.resetn), line:18:52, endln:18:58
      |vpiFullName:work@vscale_sim_top.resetn
      |vpiActual:
      \_LogicTypespec: , line:18:4, endln:18:8
    |vpiName:resetn
    |vpiFullName:work@vscale_sim_top.resetn
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: , line:20:4, endln:20:8
  |vpiImportTypespec:
  \_Net: (work@vscale_sim_top.imem_haddr), line:20:52, endln:20:62
    |vpiParent:
    \_Module: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_sim_top.imem_haddr), line:20:4, endln:20:8
      |vpiParent:
      \_Net: (work@vscale_sim_top.imem_haddr), line:20:52, endln:20:62
      |vpiFullName:work@vscale_sim_top.imem_haddr
      |vpiActual:
      \_LogicTypespec: , line:20:4, endln:20:8
    |vpiName:imem_haddr
    |vpiFullName:work@vscale_sim_top.imem_haddr
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_sim_top.imem_hwrite), line:21:52, endln:21:63
    |vpiParent:
    \_Module: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_sim_top.imem_hwrite), line:21:4, endln:21:8
      |vpiParent:
      \_Net: (work@vscale_sim_top.imem_hwrite), line:21:52, endln:21:63
      |vpiFullName:work@vscale_sim_top.imem_hwrite
      |vpiActual:
      \_LogicTypespec: , line:18:4, endln:18:8
    |vpiName:imem_hwrite
    |vpiFullName:work@vscale_sim_top.imem_hwrite
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: , line:22:4, endln:22:8
  |vpiImportTypespec:
  \_Net: (work@vscale_sim_top.imem_hsize), line:22:52, endln:22:62
    |vpiParent:
    \_Module: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_sim_top.imem_hsize), line:22:4, endln:22:8
      |vpiParent:
      \_Net: (work@vscale_sim_top.imem_hsize), line:22:52, endln:22:62
      |vpiFullName:work@vscale_sim_top.imem_hsize
      |vpiActual:
      \_LogicTypespec: , line:22:4, endln:22:8
    |vpiName:imem_hsize
    |vpiFullName:work@vscale_sim_top.imem_hsize
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_sim_top.imem_hburst), line:23:52, endln:23:63
    |vpiParent:
    \_Module: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_sim_top.imem_hburst), line:23:4, endln:23:8
      |vpiParent:
      \_Net: (work@vscale_sim_top.imem_hburst), line:23:52, endln:23:63
      |vpiFullName:work@vscale_sim_top.imem_hburst
      |vpiActual:
      \_LogicTypespec: , line:22:4, endln:22:8
    |vpiName:imem_hburst
    |vpiFullName:work@vscale_sim_top.imem_hburst
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_sim_top.imem_hmastlock), line:24:52, endln:24:66
    |vpiParent:
    \_Module: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_sim_top.imem_hmastlock), line:24:4, endln:24:8
      |vpiParent:
      \_Net: (work@vscale_sim_top.imem_hmastlock), line:24:52, endln:24:66
      |vpiFullName:work@vscale_sim_top.imem_hmastlock
      |vpiActual:
      \_LogicTypespec: , line:18:4, endln:18:8
    |vpiName:imem_hmastlock
    |vpiFullName:work@vscale_sim_top.imem_hmastlock
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: , line:25:4, endln:25:8
  |vpiImportTypespec:
  \_Net: (work@vscale_sim_top.imem_hprot), line:25:52, endln:25:62
    |vpiParent:
    \_Module: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_sim_top.imem_hprot), line:25:4, endln:25:8
      |vpiParent:
      \_Net: (work@vscale_sim_top.imem_hprot), line:25:52, endln:25:62
      |vpiFullName:work@vscale_sim_top.imem_hprot
      |vpiActual:
      \_LogicTypespec: , line:25:4, endln:25:8
    |vpiName:imem_hprot
    |vpiFullName:work@vscale_sim_top.imem_hprot
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: , line:26:4, endln:26:8
  |vpiImportTypespec:
  \_Net: (work@vscale_sim_top.imem_htrans), line:26:52, endln:26:63
    |vpiParent:
    \_Module: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_sim_top.imem_htrans), line:26:4, endln:26:8
      |vpiParent:
      \_Net: (work@vscale_sim_top.imem_htrans), line:26:52, endln:26:63
      |vpiFullName:work@vscale_sim_top.imem_htrans
      |vpiActual:
      \_LogicTypespec: , line:26:4, endln:26:8
    |vpiName:imem_htrans
    |vpiFullName:work@vscale_sim_top.imem_htrans
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_sim_top.imem_hwdata), line:27:52, endln:27:63
    |vpiParent:
    \_Module: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_sim_top.imem_hwdata), line:27:4, endln:27:8
      |vpiParent:
      \_Net: (work@vscale_sim_top.imem_hwdata), line:27:52, endln:27:63
      |vpiFullName:work@vscale_sim_top.imem_hwdata
      |vpiActual:
      \_LogicTypespec: , line:20:4, endln:20:8
    |vpiName:imem_hwdata
    |vpiFullName:work@vscale_sim_top.imem_hwdata
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_sim_top.imem_hrdata), line:28:52, endln:28:63
    |vpiParent:
    \_Module: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_sim_top.imem_hrdata), line:28:4, endln:28:8
      |vpiParent:
      \_Net: (work@vscale_sim_top.imem_hrdata), line:28:52, endln:28:63
      |vpiFullName:work@vscale_sim_top.imem_hrdata
      |vpiActual:
      \_LogicTypespec: , line:20:4, endln:20:8
    |vpiName:imem_hrdata
    |vpiFullName:work@vscale_sim_top.imem_hrdata
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_sim_top.imem_hready), line:29:52, endln:29:63
    |vpiParent:
    \_Module: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_sim_top.imem_hready), line:29:4, endln:29:8
      |vpiParent:
      \_Net: (work@vscale_sim_top.imem_hready), line:29:52, endln:29:63
      |vpiFullName:work@vscale_sim_top.imem_hready
      |vpiActual:
      \_LogicTypespec: , line:18:4, endln:18:8
    |vpiName:imem_hready
    |vpiFullName:work@vscale_sim_top.imem_hready
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: , line:30:4, endln:30:8
  |vpiImportTypespec:
  \_Net: (work@vscale_sim_top.imem_hresp), line:30:52, endln:30:62
    |vpiParent:
    \_Module: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_sim_top.imem_hresp), line:30:4, endln:30:8
      |vpiParent:
      \_Net: (work@vscale_sim_top.imem_hresp), line:30:52, endln:30:62
      |vpiFullName:work@vscale_sim_top.imem_hresp
      |vpiActual:
      \_LogicTypespec: , line:30:4, endln:30:8
    |vpiName:imem_hresp
    |vpiFullName:work@vscale_sim_top.imem_hresp
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_sim_top.dmem_haddr), line:32:52, endln:32:62
    |vpiParent:
    \_Module: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_sim_top.dmem_haddr), line:32:4, endln:32:8
      |vpiParent:
      \_Net: (work@vscale_sim_top.dmem_haddr), line:32:52, endln:32:62
      |vpiFullName:work@vscale_sim_top.dmem_haddr
      |vpiActual:
      \_LogicTypespec: , line:20:4, endln:20:8
    |vpiName:dmem_haddr
    |vpiFullName:work@vscale_sim_top.dmem_haddr
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_sim_top.dmem_hwrite), line:33:52, endln:33:63
    |vpiParent:
    \_Module: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_sim_top.dmem_hwrite), line:33:4, endln:33:8
      |vpiParent:
      \_Net: (work@vscale_sim_top.dmem_hwrite), line:33:52, endln:33:63
      |vpiFullName:work@vscale_sim_top.dmem_hwrite
      |vpiActual:
      \_LogicTypespec: , line:18:4, endln:18:8
    |vpiName:dmem_hwrite
    |vpiFullName:work@vscale_sim_top.dmem_hwrite
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_sim_top.dmem_hsize), line:34:52, endln:34:62
    |vpiParent:
    \_Module: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_sim_top.dmem_hsize), line:34:4, endln:34:8
      |vpiParent:
      \_Net: (work@vscale_sim_top.dmem_hsize), line:34:52, endln:34:62
      |vpiFullName:work@vscale_sim_top.dmem_hsize
      |vpiActual:
      \_LogicTypespec: , line:22:4, endln:22:8
    |vpiName:dmem_hsize
    |vpiFullName:work@vscale_sim_top.dmem_hsize
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_sim_top.dmem_hburst), line:35:52, endln:35:63
    |vpiParent:
    \_Module: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_sim_top.dmem_hburst), line:35:4, endln:35:8
      |vpiParent:
      \_Net: (work@vscale_sim_top.dmem_hburst), line:35:52, endln:35:63
      |vpiFullName:work@vscale_sim_top.dmem_hburst
      |vpiActual:
      \_LogicTypespec: , line:22:4, endln:22:8
    |vpiName:dmem_hburst
    |vpiFullName:work@vscale_sim_top.dmem_hburst
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_sim_top.dmem_hmastlock), line:36:52, endln:36:66
    |vpiParent:
    \_Module: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_sim_top.dmem_hmastlock), line:36:4, endln:36:8
      |vpiParent:
      \_Net: (work@vscale_sim_top.dmem_hmastlock), line:36:52, endln:36:66
      |vpiFullName:work@vscale_sim_top.dmem_hmastlock
      |vpiActual:
      \_LogicTypespec: , line:18:4, endln:18:8
    |vpiName:dmem_hmastlock
    |vpiFullName:work@vscale_sim_top.dmem_hmastlock
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_sim_top.dmem_hprot), line:37:52, endln:37:62
    |vpiParent:
    \_Module: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_sim_top.dmem_hprot), line:37:4, endln:37:8
      |vpiParent:
      \_Net: (work@vscale_sim_top.dmem_hprot), line:37:52, endln:37:62
      |vpiFullName:work@vscale_sim_top.dmem_hprot
      |vpiActual:
      \_LogicTypespec: , line:25:4, endln:25:8
    |vpiName:dmem_hprot
    |vpiFullName:work@vscale_sim_top.dmem_hprot
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_sim_top.dmem_htrans), line:38:52, endln:38:63
    |vpiParent:
    \_Module: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_sim_top.dmem_htrans), line:38:4, endln:38:8
      |vpiParent:
      \_Net: (work@vscale_sim_top.dmem_htrans), line:38:52, endln:38:63
      |vpiFullName:work@vscale_sim_top.dmem_htrans
      |vpiActual:
      \_LogicTypespec: , line:26:4, endln:26:8
    |vpiName:dmem_htrans
    |vpiFullName:work@vscale_sim_top.dmem_htrans
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_sim_top.dmem_hwdata), line:39:52, endln:39:63
    |vpiParent:
    \_Module: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_sim_top.dmem_hwdata), line:39:4, endln:39:8
      |vpiParent:
      \_Net: (work@vscale_sim_top.dmem_hwdata), line:39:52, endln:39:63
      |vpiFullName:work@vscale_sim_top.dmem_hwdata
      |vpiActual:
      \_LogicTypespec: , line:20:4, endln:20:8
    |vpiName:dmem_hwdata
    |vpiFullName:work@vscale_sim_top.dmem_hwdata
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_sim_top.dmem_hrdata), line:40:52, endln:40:63
    |vpiParent:
    \_Module: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_sim_top.dmem_hrdata), line:40:4, endln:40:8
      |vpiParent:
      \_Net: (work@vscale_sim_top.dmem_hrdata), line:40:52, endln:40:63
      |vpiFullName:work@vscale_sim_top.dmem_hrdata
      |vpiActual:
      \_LogicTypespec: , line:20:4, endln:20:8
    |vpiName:dmem_hrdata
    |vpiFullName:work@vscale_sim_top.dmem_hrdata
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_sim_top.dmem_hready), line:41:52, endln:41:63
    |vpiParent:
    \_Module: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_sim_top.dmem_hready), line:41:4, endln:41:8
      |vpiParent:
      \_Net: (work@vscale_sim_top.dmem_hready), line:41:52, endln:41:63
      |vpiFullName:work@vscale_sim_top.dmem_hready
      |vpiActual:
      \_LogicTypespec: , line:18:4, endln:18:8
    |vpiName:dmem_hready
    |vpiFullName:work@vscale_sim_top.dmem_hready
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_sim_top.dmem_hresp), line:42:52, endln:42:62
    |vpiParent:
    \_Module: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_sim_top.dmem_hresp), line:42:4, endln:42:8
      |vpiParent:
      \_Net: (work@vscale_sim_top.dmem_hresp), line:42:52, endln:42:62
      |vpiFullName:work@vscale_sim_top.dmem_hresp
      |vpiActual:
      \_LogicTypespec: , line:30:4, endln:30:8
    |vpiName:dmem_hresp
    |vpiFullName:work@vscale_sim_top.dmem_hresp
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_sim_top.htif_reset), line:44:52, endln:44:62
    |vpiParent:
    \_Module: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_sim_top.htif_reset), line:44:4, endln:44:8
      |vpiParent:
      \_Net: (work@vscale_sim_top.htif_reset), line:44:52, endln:44:62
      |vpiFullName:work@vscale_sim_top.htif_reset
      |vpiActual:
      \_LogicTypespec: , line:18:4, endln:18:8
    |vpiName:htif_reset
    |vpiFullName:work@vscale_sim_top.htif_reset
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_sim_top.htif_ipi_req_ready), line:46:52, endln:46:70
    |vpiParent:
    \_Module: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_sim_top.htif_ipi_req_ready), line:46:4, endln:46:8
      |vpiParent:
      \_Net: (work@vscale_sim_top.htif_ipi_req_ready), line:46:52, endln:46:70
      |vpiFullName:work@vscale_sim_top.htif_ipi_req_ready
      |vpiActual:
      \_LogicTypespec: , line:18:4, endln:18:8
    |vpiName:htif_ipi_req_ready
    |vpiFullName:work@vscale_sim_top.htif_ipi_req_ready
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_sim_top.htif_ipi_req_valid), line:47:52, endln:47:70
    |vpiParent:
    \_Module: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_sim_top.htif_ipi_req_valid), line:47:4, endln:47:8
      |vpiParent:
      \_Net: (work@vscale_sim_top.htif_ipi_req_valid), line:47:52, endln:47:70
      |vpiFullName:work@vscale_sim_top.htif_ipi_req_valid
      |vpiActual:
      \_LogicTypespec: , line:18:4, endln:18:8
    |vpiName:htif_ipi_req_valid
    |vpiFullName:work@vscale_sim_top.htif_ipi_req_valid
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_sim_top.htif_ipi_req_data), line:48:52, endln:48:69
    |vpiParent:
    \_Module: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_sim_top.htif_ipi_req_data), line:48:4, endln:48:8
      |vpiParent:
      \_Net: (work@vscale_sim_top.htif_ipi_req_data), line:48:52, endln:48:69
      |vpiFullName:work@vscale_sim_top.htif_ipi_req_data
      |vpiActual:
      \_LogicTypespec: , line:18:4, endln:18:8
    |vpiName:htif_ipi_req_data
    |vpiFullName:work@vscale_sim_top.htif_ipi_req_data
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_sim_top.htif_ipi_resp_ready), line:49:52, endln:49:71
    |vpiParent:
    \_Module: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_sim_top.htif_ipi_resp_ready), line:49:4, endln:49:8
      |vpiParent:
      \_Net: (work@vscale_sim_top.htif_ipi_resp_ready), line:49:52, endln:49:71
      |vpiFullName:work@vscale_sim_top.htif_ipi_resp_ready
      |vpiActual:
      \_LogicTypespec: , line:18:4, endln:18:8
    |vpiName:htif_ipi_resp_ready
    |vpiFullName:work@vscale_sim_top.htif_ipi_resp_ready
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_sim_top.htif_ipi_resp_valid), line:50:52, endln:50:71
    |vpiParent:
    \_Module: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_sim_top.htif_ipi_resp_valid), line:50:4, endln:50:8
      |vpiParent:
      \_Net: (work@vscale_sim_top.htif_ipi_resp_valid), line:50:52, endln:50:71
      |vpiFullName:work@vscale_sim_top.htif_ipi_resp_valid
      |vpiActual:
      \_LogicTypespec: , line:18:4, endln:18:8
    |vpiName:htif_ipi_resp_valid
    |vpiFullName:work@vscale_sim_top.htif_ipi_resp_valid
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_sim_top.htif_ipi_resp_data), line:51:52, endln:51:70
    |vpiParent:
    \_Module: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_sim_top.htif_ipi_resp_data), line:51:4, endln:51:8
      |vpiParent:
      \_Net: (work@vscale_sim_top.htif_ipi_resp_data), line:51:52, endln:51:70
      |vpiFullName:work@vscale_sim_top.htif_ipi_resp_data
      |vpiActual:
      \_LogicTypespec: , line:18:4, endln:18:8
    |vpiName:htif_ipi_resp_data
    |vpiFullName:work@vscale_sim_top.htif_ipi_resp_data
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@vscale_sim_top.htif_debug_stats_pcr), line:52:52, endln:52:72
    |vpiParent:
    \_Module: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_sim_top.htif_debug_stats_pcr), line:52:4, endln:52:8
      |vpiParent:
      \_Net: (work@vscale_sim_top.htif_debug_stats_pcr), line:52:52, endln:52:72
      |vpiFullName:work@vscale_sim_top.htif_debug_stats_pcr
      |vpiActual:
      \_LogicTypespec: , line:18:4, endln:18:8
    |vpiName:htif_debug_stats_pcr
    |vpiFullName:work@vscale_sim_top.htif_debug_stats_pcr
    |vpiNetType:1
  |vpiDefName:work@vscale_sim_top
  |vpiNet:
  \_Net: (work@vscale_sim_top.clk), line:6:52, endln:6:55
  |vpiNet:
  \_Net: (work@vscale_sim_top.reset), line:7:52, endln:7:57
  |vpiNet:
  \_Net: (work@vscale_sim_top.htif_pcr_req_valid), line:8:52, endln:8:70
  |vpiNet:
  \_Net: (work@vscale_sim_top.htif_pcr_req_ready), line:9:52, endln:9:70
  |vpiNet:
  \_Net: (work@vscale_sim_top.htif_pcr_req_rw), line:10:52, endln:10:67
  |vpiNet:
  \_Net: (work@vscale_sim_top.htif_pcr_req_addr), line:11:52, endln:11:69
  |vpiNet:
  \_Net: (work@vscale_sim_top.htif_pcr_req_data), line:12:52, endln:12:69
  |vpiNet:
  \_Net: (work@vscale_sim_top.htif_pcr_resp_valid), line:13:52, endln:13:71
  |vpiNet:
  \_Net: (work@vscale_sim_top.htif_pcr_resp_ready), line:14:52, endln:14:71
  |vpiNet:
  \_Net: (work@vscale_sim_top.htif_pcr_resp_data), line:15:52, endln:15:70
  |vpiNet:
  \_Net: (work@vscale_sim_top.resetn), line:18:52, endln:18:58
  |vpiNet:
  \_Net: (work@vscale_sim_top.imem_haddr), line:20:52, endln:20:62
  |vpiNet:
  \_Net: (work@vscale_sim_top.imem_hwrite), line:21:52, endln:21:63
  |vpiNet:
  \_Net: (work@vscale_sim_top.imem_hsize), line:22:52, endln:22:62
  |vpiNet:
  \_Net: (work@vscale_sim_top.imem_hburst), line:23:52, endln:23:63
  |vpiNet:
  \_Net: (work@vscale_sim_top.imem_hmastlock), line:24:52, endln:24:66
  |vpiNet:
  \_Net: (work@vscale_sim_top.imem_hprot), line:25:52, endln:25:62
  |vpiNet:
  \_Net: (work@vscale_sim_top.imem_htrans), line:26:52, endln:26:63
  |vpiNet:
  \_Net: (work@vscale_sim_top.imem_hwdata), line:27:52, endln:27:63
  |vpiNet:
  \_Net: (work@vscale_sim_top.imem_hrdata), line:28:52, endln:28:63
  |vpiNet:
  \_Net: (work@vscale_sim_top.imem_hready), line:29:52, endln:29:63
  |vpiNet:
  \_Net: (work@vscale_sim_top.imem_hresp), line:30:52, endln:30:62
  |vpiNet:
  \_Net: (work@vscale_sim_top.dmem_haddr), line:32:52, endln:32:62
  |vpiNet:
  \_Net: (work@vscale_sim_top.dmem_hwrite), line:33:52, endln:33:63
  |vpiNet:
  \_Net: (work@vscale_sim_top.dmem_hsize), line:34:52, endln:34:62
  |vpiNet:
  \_Net: (work@vscale_sim_top.dmem_hburst), line:35:52, endln:35:63
  |vpiNet:
  \_Net: (work@vscale_sim_top.dmem_hmastlock), line:36:52, endln:36:66
  |vpiNet:
  \_Net: (work@vscale_sim_top.dmem_hprot), line:37:52, endln:37:62
  |vpiNet:
  \_Net: (work@vscale_sim_top.dmem_htrans), line:38:52, endln:38:63
  |vpiNet:
  \_Net: (work@vscale_sim_top.dmem_hwdata), line:39:52, endln:39:63
  |vpiNet:
  \_Net: (work@vscale_sim_top.dmem_hrdata), line:40:52, endln:40:63
  |vpiNet:
  \_Net: (work@vscale_sim_top.dmem_hready), line:41:52, endln:41:63
  |vpiNet:
  \_Net: (work@vscale_sim_top.dmem_hresp), line:42:52, endln:42:62
  |vpiNet:
  \_Net: (work@vscale_sim_top.htif_reset), line:44:52, endln:44:62
  |vpiNet:
  \_Net: (work@vscale_sim_top.htif_ipi_req_ready), line:46:52, endln:46:70
  |vpiNet:
  \_Net: (work@vscale_sim_top.htif_ipi_req_valid), line:47:52, endln:47:70
  |vpiNet:
  \_Net: (work@vscale_sim_top.htif_ipi_req_data), line:48:52, endln:48:69
  |vpiNet:
  \_Net: (work@vscale_sim_top.htif_ipi_resp_ready), line:49:52, endln:49:71
  |vpiNet:
  \_Net: (work@vscale_sim_top.htif_ipi_resp_valid), line:50:52, endln:50:71
  |vpiNet:
  \_Net: (work@vscale_sim_top.htif_ipi_resp_data), line:51:52, endln:51:70
  |vpiNet:
  \_Net: (work@vscale_sim_top.htif_debug_stats_pcr), line:52:52, endln:52:72
  |vpiPort:
  \_Port: (clk), line:6:52, endln:6:55
    |vpiParent:
    \_Module: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiName:clk
    |vpiDirection:1
  |vpiPort:
  \_Port: (reset), line:7:52, endln:7:57
    |vpiParent:
    \_Module: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiName:reset
    |vpiDirection:1
  |vpiPort:
  \_Port: (htif_pcr_req_valid), line:8:52, endln:8:70
    |vpiParent:
    \_Module: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiName:htif_pcr_req_valid
    |vpiDirection:1
  |vpiPort:
  \_Port: (htif_pcr_req_ready), line:9:52, endln:9:70
    |vpiParent:
    \_Module: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiName:htif_pcr_req_ready
    |vpiDirection:2
  |vpiPort:
  \_Port: (htif_pcr_req_rw), line:10:52, endln:10:67
    |vpiParent:
    \_Module: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiName:htif_pcr_req_rw
    |vpiDirection:1
  |vpiPort:
  \_Port: (htif_pcr_req_addr), line:11:52, endln:11:69
    |vpiParent:
    \_Module: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiName:htif_pcr_req_addr
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@vscale_sim_top.htif_pcr_req_addr), line:11:29, endln:11:50
      |vpiParent:
      \_Port: (htif_pcr_req_addr), line:11:52, endln:11:69
      |vpiFullName:work@vscale_sim_top.htif_pcr_req_addr
      |vpiActual:
      \_LogicTypespec: , line:11:29, endln:11:50
  |vpiPort:
  \_Port: (htif_pcr_req_data), line:12:52, endln:12:69
    |vpiParent:
    \_Module: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiName:htif_pcr_req_data
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@vscale_sim_top.htif_pcr_req_data), line:12:29, endln:12:50
      |vpiParent:
      \_Port: (htif_pcr_req_data), line:12:52, endln:12:69
      |vpiFullName:work@vscale_sim_top.htif_pcr_req_data
      |vpiActual:
      \_LogicTypespec: , line:12:29, endln:12:50
  |vpiPort:
  \_Port: (htif_pcr_resp_valid), line:13:52, endln:13:71
    |vpiParent:
    \_Module: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiName:htif_pcr_resp_valid
    |vpiDirection:2
  |vpiPort:
  \_Port: (htif_pcr_resp_ready), line:14:52, endln:14:71
    |vpiParent:
    \_Module: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiName:htif_pcr_resp_ready
    |vpiDirection:1
  |vpiPort:
  \_Port: (htif_pcr_resp_data), line:15:52, endln:15:70
    |vpiParent:
    \_Module: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiName:htif_pcr_resp_data
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_sim_top.htif_pcr_resp_data), line:15:30, endln:15:51
      |vpiParent:
      \_Port: (htif_pcr_resp_data), line:15:52, endln:15:70
      |vpiFullName:work@vscale_sim_top.htif_pcr_resp_data
      |vpiActual:
      \_LogicTypespec: , line:12:29, endln:12:50
  |vpiContAssign:
  \_ContAssign: , line:54:11, endln:54:26
    |vpiParent:
    \_Module: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiRhs:
    \_Operation: , line:54:20, endln:54:26
      |vpiParent:
      \_ContAssign: , line:54:11, endln:54:26
      |vpiOpType:4
      |vpiOperand:
      \_RefObj: (work@vscale_sim_top.reset), line:54:21, endln:54:26
        |vpiParent:
        \_Operation: , line:54:20, endln:54:26
        |vpiName:reset
        |vpiFullName:work@vscale_sim_top.reset
        |vpiActual:
        \_Net: (work@vscale_sim_top.reset), line:7:52, endln:7:57
    |vpiLhs:
    \_RefObj: (work@vscale_sim_top.resetn), line:54:11, endln:54:17
      |vpiParent:
      \_ContAssign: , line:54:11, endln:54:26
      |vpiName:resetn
      |vpiFullName:work@vscale_sim_top.resetn
      |vpiActual:
      \_Net: (work@vscale_sim_top.resetn), line:18:52, endln:18:58
  |vpiContAssign:
  \_ContAssign: , line:55:11, endln:55:29
    |vpiParent:
    \_Module: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiRhs:
    \_RefObj: (work@vscale_sim_top.reset), line:55:24, endln:55:29
      |vpiParent:
      \_ContAssign: , line:55:11, endln:55:29
      |vpiName:reset
      |vpiFullName:work@vscale_sim_top.reset
      |vpiActual:
      \_Net: (work@vscale_sim_top.reset), line:7:52, endln:7:57
    |vpiLhs:
    \_RefObj: (work@vscale_sim_top.htif_reset), line:55:11, endln:55:21
      |vpiParent:
      \_ContAssign: , line:55:11, endln:55:29
      |vpiName:htif_reset
      |vpiFullName:work@vscale_sim_top.htif_reset
      |vpiActual:
      \_Net: (work@vscale_sim_top.htif_reset), line:44:52, endln:44:62
  |vpiRefModule:
  \_RefModule: work@vscale_core (vscale), line:57:4, endln:57:15
    |vpiParent:
    \_Module: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiName:vscale
    |vpiDefName:work@vscale_core
    |vpiActual:
    \_Module: work@vscale_core (work@vscale_core), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_core.v, line:6:1, endln:140:10
    |vpiPort:
    \_Port: (clk), line:58:24, endln:58:27
      |vpiParent:
      \_RefModule: work@vscale_core (vscale), line:57:4, endln:57:15
      |vpiName:clk
      |vpiHighConn:
      \_RefObj: (work@vscale_sim_top.vscale.clk.clk), line:58:28, endln:58:31
        |vpiParent:
        \_Port: (clk), line:58:24, endln:58:27
        |vpiName:clk
        |vpiFullName:work@vscale_sim_top.vscale.clk.clk
        |vpiActual:
        \_Net: (work@vscale_sim_top.clk), line:6:52, endln:6:55
    |vpiPort:
    \_Port: (ext_interrupts), line:59:10, endln:59:24
      |vpiParent:
      \_RefModule: work@vscale_core (vscale), line:57:4, endln:57:15
      |vpiName:ext_interrupts
      |vpiHighConn:
      \_Constant: , line:59:25, endln:59:26
        |vpiParent:
        \_Port: (ext_interrupts), line:59:10, endln:59:24
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiPort:
    \_Port: (imem_haddr), line:60:24, endln:60:34
      |vpiParent:
      \_RefModule: work@vscale_core (vscale), line:57:4, endln:57:15
      |vpiName:imem_haddr
      |vpiHighConn:
      \_RefObj: (work@vscale_sim_top.vscale.imem_haddr.imem_haddr), line:60:35, endln:60:45
        |vpiParent:
        \_Port: (imem_haddr), line:60:24, endln:60:34
        |vpiName:imem_haddr
        |vpiFullName:work@vscale_sim_top.vscale.imem_haddr.imem_haddr
        |vpiActual:
        \_Net: (work@vscale_sim_top.imem_haddr), line:20:52, endln:20:62
    |vpiPort:
    \_Port: (imem_hwrite), line:61:24, endln:61:35
      |vpiParent:
      \_RefModule: work@vscale_core (vscale), line:57:4, endln:57:15
      |vpiName:imem_hwrite
      |vpiHighConn:
      \_RefObj: (work@vscale_sim_top.vscale.imem_hwrite.imem_hwrite), line:61:36, endln:61:47
        |vpiParent:
        \_Port: (imem_hwrite), line:61:24, endln:61:35
        |vpiName:imem_hwrite
        |vpiFullName:work@vscale_sim_top.vscale.imem_hwrite.imem_hwrite
        |vpiActual:
        \_Net: (work@vscale_sim_top.imem_hwrite), line:21:52, endln:21:63
    |vpiPort:
    \_Port: (imem_hsize), line:62:24, endln:62:34
      |vpiParent:
      \_RefModule: work@vscale_core (vscale), line:57:4, endln:57:15
      |vpiName:imem_hsize
      |vpiHighConn:
      \_RefObj: (work@vscale_sim_top.vscale.imem_hsize.imem_hsize), line:62:35, endln:62:45
        |vpiParent:
        \_Port: (imem_hsize), line:62:24, endln:62:34
        |vpiName:imem_hsize
        |vpiFullName:work@vscale_sim_top.vscale.imem_hsize.imem_hsize
        |vpiActual:
        \_Net: (work@vscale_sim_top.imem_hsize), line:22:52, endln:22:62
    |vpiPort:
    \_Port: (imem_hburst), line:63:24, endln:63:35
      |vpiParent:
      \_RefModule: work@vscale_core (vscale), line:57:4, endln:57:15
      |vpiName:imem_hburst
      |vpiHighConn:
      \_RefObj: (work@vscale_sim_top.vscale.imem_hburst.imem_hburst), line:63:36, endln:63:47
        |vpiParent:
        \_Port: (imem_hburst), line:63:24, endln:63:35
        |vpiName:imem_hburst
        |vpiFullName:work@vscale_sim_top.vscale.imem_hburst.imem_hburst
        |vpiActual:
        \_Net: (work@vscale_sim_top.imem_hburst), line:23:52, endln:23:63
    |vpiPort:
    \_Port: (imem_hmastlock), line:64:24, endln:64:38
      |vpiParent:
      \_RefModule: work@vscale_core (vscale), line:57:4, endln:57:15
      |vpiName:imem_hmastlock
      |vpiHighConn:
      \_RefObj: (work@vscale_sim_top.vscale.imem_hmastlock.imem_hmastlock), line:64:39, endln:64:53
        |vpiParent:
        \_Port: (imem_hmastlock), line:64:24, endln:64:38
        |vpiName:imem_hmastlock
        |vpiFullName:work@vscale_sim_top.vscale.imem_hmastlock.imem_hmastlock
        |vpiActual:
        \_Net: (work@vscale_sim_top.imem_hmastlock), line:24:52, endln:24:66
    |vpiPort:
    \_Port: (imem_hprot), line:65:24, endln:65:34
      |vpiParent:
      \_RefModule: work@vscale_core (vscale), line:57:4, endln:57:15
      |vpiName:imem_hprot
      |vpiHighConn:
      \_RefObj: (work@vscale_sim_top.vscale.imem_hprot.imem_hprot), line:65:35, endln:65:45
        |vpiParent:
        \_Port: (imem_hprot), line:65:24, endln:65:34
        |vpiName:imem_hprot
        |vpiFullName:work@vscale_sim_top.vscale.imem_hprot.imem_hprot
        |vpiActual:
        \_Net: (work@vscale_sim_top.imem_hprot), line:25:52, endln:25:62
    |vpiPort:
    \_Port: (imem_htrans), line:66:24, endln:66:35
      |vpiParent:
      \_RefModule: work@vscale_core (vscale), line:57:4, endln:57:15
      |vpiName:imem_htrans
      |vpiHighConn:
      \_RefObj: (work@vscale_sim_top.vscale.imem_htrans.imem_htrans), line:66:36, endln:66:47
        |vpiParent:
        \_Port: (imem_htrans), line:66:24, endln:66:35
        |vpiName:imem_htrans
        |vpiFullName:work@vscale_sim_top.vscale.imem_htrans.imem_htrans
        |vpiActual:
        \_Net: (work@vscale_sim_top.imem_htrans), line:26:52, endln:26:63
    |vpiPort:
    \_Port: (imem_hwdata), line:67:24, endln:67:35
      |vpiParent:
      \_RefModule: work@vscale_core (vscale), line:57:4, endln:57:15
      |vpiName:imem_hwdata
      |vpiHighConn:
      \_RefObj: (work@vscale_sim_top.vscale.imem_hwdata.imem_hwdata), line:67:36, endln:67:47
        |vpiParent:
        \_Port: (imem_hwdata), line:67:24, endln:67:35
        |vpiName:imem_hwdata
        |vpiFullName:work@vscale_sim_top.vscale.imem_hwdata.imem_hwdata
        |vpiActual:
        \_Net: (work@vscale_sim_top.imem_hwdata), line:27:52, endln:27:63
    |vpiPort:
    \_Port: (imem_hrdata), line:68:24, endln:68:35
      |vpiParent:
      \_RefModule: work@vscale_core (vscale), line:57:4, endln:57:15
      |vpiName:imem_hrdata
      |vpiHighConn:
      \_RefObj: (work@vscale_sim_top.vscale.imem_hrdata.imem_hrdata), line:68:36, endln:68:47
        |vpiParent:
        \_Port: (imem_hrdata), line:68:24, endln:68:35
        |vpiName:imem_hrdata
        |vpiFullName:work@vscale_sim_top.vscale.imem_hrdata.imem_hrdata
        |vpiActual:
        \_Net: (work@vscale_sim_top.imem_hrdata), line:28:52, endln:28:63
    |vpiPort:
    \_Port: (imem_hready), line:69:24, endln:69:35
      |vpiParent:
      \_RefModule: work@vscale_core (vscale), line:57:4, endln:57:15
      |vpiName:imem_hready
      |vpiHighConn:
      \_RefObj: (work@vscale_sim_top.vscale.imem_hready.imem_hready), line:69:36, endln:69:47
        |vpiParent:
        \_Port: (imem_hready), line:69:24, endln:69:35
        |vpiName:imem_hready
        |vpiFullName:work@vscale_sim_top.vscale.imem_hready.imem_hready
        |vpiActual:
        \_Net: (work@vscale_sim_top.imem_hready), line:29:52, endln:29:63
    |vpiPort:
    \_Port: (imem_hresp), line:70:24, endln:70:34
      |vpiParent:
      \_RefModule: work@vscale_core (vscale), line:57:4, endln:57:15
      |vpiName:imem_hresp
      |vpiHighConn:
      \_RefObj: (work@vscale_sim_top.vscale.imem_hresp.imem_hresp), line:70:35, endln:70:45
        |vpiParent:
        \_Port: (imem_hresp), line:70:24, endln:70:34
        |vpiName:imem_hresp
        |vpiFullName:work@vscale_sim_top.vscale.imem_hresp.imem_hresp
        |vpiActual:
        \_Net: (work@vscale_sim_top.imem_hresp), line:30:52, endln:30:62
    |vpiPort:
    \_Port: (dmem_haddr), line:71:24, endln:71:34
      |vpiParent:
      \_RefModule: work@vscale_core (vscale), line:57:4, endln:57:15
      |vpiName:dmem_haddr
      |vpiHighConn:
      \_RefObj: (work@vscale_sim_top.vscale.dmem_haddr.dmem_haddr), line:71:35, endln:71:45
        |vpiParent:
        \_Port: (dmem_haddr), line:71:24, endln:71:34
        |vpiName:dmem_haddr
        |vpiFullName:work@vscale_sim_top.vscale.dmem_haddr.dmem_haddr
        |vpiActual:
        \_Net: (work@vscale_sim_top.dmem_haddr), line:32:52, endln:32:62
    |vpiPort:
    \_Port: (dmem_hwrite), line:72:24, endln:72:35
      |vpiParent:
      \_RefModule: work@vscale_core (vscale), line:57:4, endln:57:15
      |vpiName:dmem_hwrite
      |vpiHighConn:
      \_RefObj: (work@vscale_sim_top.vscale.dmem_hwrite.dmem_hwrite), line:72:36, endln:72:47
        |vpiParent:
        \_Port: (dmem_hwrite), line:72:24, endln:72:35
        |vpiName:dmem_hwrite
        |vpiFullName:work@vscale_sim_top.vscale.dmem_hwrite.dmem_hwrite
        |vpiActual:
        \_Net: (work@vscale_sim_top.dmem_hwrite), line:33:52, endln:33:63
    |vpiPort:
    \_Port: (dmem_hsize), line:73:24, endln:73:34
      |vpiParent:
      \_RefModule: work@vscale_core (vscale), line:57:4, endln:57:15
      |vpiName:dmem_hsize
      |vpiHighConn:
      \_RefObj: (work@vscale_sim_top.vscale.dmem_hsize.dmem_hsize), line:73:35, endln:73:45
        |vpiParent:
        \_Port: (dmem_hsize), line:73:24, endln:73:34
        |vpiName:dmem_hsize
        |vpiFullName:work@vscale_sim_top.vscale.dmem_hsize.dmem_hsize
        |vpiActual:
        \_Net: (work@vscale_sim_top.dmem_hsize), line:34:52, endln:34:62
    |vpiPort:
    \_Port: (dmem_hburst), line:74:24, endln:74:35
      |vpiParent:
      \_RefModule: work@vscale_core (vscale), line:57:4, endln:57:15
      |vpiName:dmem_hburst
      |vpiHighConn:
      \_RefObj: (work@vscale_sim_top.vscale.dmem_hburst.dmem_hburst), line:74:36, endln:74:47
        |vpiParent:
        \_Port: (dmem_hburst), line:74:24, endln:74:35
        |vpiName:dmem_hburst
        |vpiFullName:work@vscale_sim_top.vscale.dmem_hburst.dmem_hburst
        |vpiActual:
        \_Net: (work@vscale_sim_top.dmem_hburst), line:35:52, endln:35:63
    |vpiPort:
    \_Port: (dmem_hmastlock), line:75:24, endln:75:38
      |vpiParent:
      \_RefModule: work@vscale_core (vscale), line:57:4, endln:57:15
      |vpiName:dmem_hmastlock
      |vpiHighConn:
      \_RefObj: (work@vscale_sim_top.vscale.dmem_hmastlock.dmem_hmastlock), line:75:39, endln:75:53
        |vpiParent:
        \_Port: (dmem_hmastlock), line:75:24, endln:75:38
        |vpiName:dmem_hmastlock
        |vpiFullName:work@vscale_sim_top.vscale.dmem_hmastlock.dmem_hmastlock
        |vpiActual:
        \_Net: (work@vscale_sim_top.dmem_hmastlock), line:36:52, endln:36:66
    |vpiPort:
    \_Port: (dmem_hprot), line:76:24, endln:76:34
      |vpiParent:
      \_RefModule: work@vscale_core (vscale), line:57:4, endln:57:15
      |vpiName:dmem_hprot
      |vpiHighConn:
      \_RefObj: (work@vscale_sim_top.vscale.dmem_hprot.dmem_hprot), line:76:35, endln:76:45
        |vpiParent:
        \_Port: (dmem_hprot), line:76:24, endln:76:34
        |vpiName:dmem_hprot
        |vpiFullName:work@vscale_sim_top.vscale.dmem_hprot.dmem_hprot
        |vpiActual:
        \_Net: (work@vscale_sim_top.dmem_hprot), line:37:52, endln:37:62
    |vpiPort:
    \_Port: (dmem_htrans), line:77:24, endln:77:35
      |vpiParent:
      \_RefModule: work@vscale_core (vscale), line:57:4, endln:57:15
      |vpiName:dmem_htrans
      |vpiHighConn:
      \_RefObj: (work@vscale_sim_top.vscale.dmem_htrans.dmem_htrans), line:77:36, endln:77:47
        |vpiParent:
        \_Port: (dmem_htrans), line:77:24, endln:77:35
        |vpiName:dmem_htrans
        |vpiFullName:work@vscale_sim_top.vscale.dmem_htrans.dmem_htrans
        |vpiActual:
        \_Net: (work@vscale_sim_top.dmem_htrans), line:38:52, endln:38:63
    |vpiPort:
    \_Port: (dmem_hwdata), line:78:24, endln:78:35
      |vpiParent:
      \_RefModule: work@vscale_core (vscale), line:57:4, endln:57:15
      |vpiName:dmem_hwdata
      |vpiHighConn:
      \_RefObj: (work@vscale_sim_top.vscale.dmem_hwdata.dmem_hwdata), line:78:36, endln:78:47
        |vpiParent:
        \_Port: (dmem_hwdata), line:78:24, endln:78:35
        |vpiName:dmem_hwdata
        |vpiFullName:work@vscale_sim_top.vscale.dmem_hwdata.dmem_hwdata
        |vpiActual:
        \_Net: (work@vscale_sim_top.dmem_hwdata), line:39:52, endln:39:63
    |vpiPort:
    \_Port: (dmem_hrdata), line:79:24, endln:79:35
      |vpiParent:
      \_RefModule: work@vscale_core (vscale), line:57:4, endln:57:15
      |vpiName:dmem_hrdata
      |vpiHighConn:
      \_RefObj: (work@vscale_sim_top.vscale.dmem_hrdata.dmem_hrdata), line:79:36, endln:79:47
        |vpiParent:
        \_Port: (dmem_hrdata), line:79:24, endln:79:35
        |vpiName:dmem_hrdata
        |vpiFullName:work@vscale_sim_top.vscale.dmem_hrdata.dmem_hrdata
        |vpiActual:
        \_Net: (work@vscale_sim_top.dmem_hrdata), line:40:52, endln:40:63
    |vpiPort:
    \_Port: (dmem_hready), line:80:24, endln:80:35
      |vpiParent:
      \_RefModule: work@vscale_core (vscale), line:57:4, endln:57:15
      |vpiName:dmem_hready
      |vpiHighConn:
      \_RefObj: (work@vscale_sim_top.vscale.dmem_hready.dmem_hready), line:80:36, endln:80:47
        |vpiParent:
        \_Port: (dmem_hready), line:80:24, endln:80:35
        |vpiName:dmem_hready
        |vpiFullName:work@vscale_sim_top.vscale.dmem_hready.dmem_hready
        |vpiActual:
        \_Net: (work@vscale_sim_top.dmem_hready), line:41:52, endln:41:63
    |vpiPort:
    \_Port: (dmem_hresp), line:81:24, endln:81:34
      |vpiParent:
      \_RefModule: work@vscale_core (vscale), line:57:4, endln:57:15
      |vpiName:dmem_hresp
      |vpiHighConn:
      \_RefObj: (work@vscale_sim_top.vscale.dmem_hresp.dmem_hresp), line:81:35, endln:81:45
        |vpiParent:
        \_Port: (dmem_hresp), line:81:24, endln:81:34
        |vpiName:dmem_hresp
        |vpiFullName:work@vscale_sim_top.vscale.dmem_hresp.dmem_hresp
        |vpiActual:
        \_Net: (work@vscale_sim_top.dmem_hresp), line:42:52, endln:42:62
    |vpiPort:
    \_Port: (htif_reset), line:82:24, endln:82:34
      |vpiParent:
      \_RefModule: work@vscale_core (vscale), line:57:4, endln:57:15
      |vpiName:htif_reset
      |vpiHighConn:
      \_RefObj: (work@vscale_sim_top.vscale.htif_reset.htif_reset), line:82:35, endln:82:45
        |vpiParent:
        \_Port: (htif_reset), line:82:24, endln:82:34
        |vpiName:htif_reset
        |vpiFullName:work@vscale_sim_top.vscale.htif_reset.htif_reset
        |vpiActual:
        \_Net: (work@vscale_sim_top.htif_reset), line:44:52, endln:44:62
    |vpiPort:
    \_Port: (htif_id), line:83:24, endln:83:31
      |vpiParent:
      \_RefModule: work@vscale_core (vscale), line:57:4, endln:57:15
      |vpiName:htif_id
      |vpiHighConn:
      \_Constant: , line:83:32, endln:83:36
        |vpiParent:
        \_Port: (htif_id), line:83:24, endln:83:31
        |vpiDecompile:1'b0
        |vpiSize:1
        |BIN:0
        |vpiConstType:3
    |vpiPort:
    \_Port: (htif_pcr_req_valid), line:84:24, endln:84:42
      |vpiParent:
      \_RefModule: work@vscale_core (vscale), line:57:4, endln:57:15
      |vpiName:htif_pcr_req_valid
      |vpiHighConn:
      \_RefObj: (work@vscale_sim_top.vscale.htif_pcr_req_valid.htif_pcr_req_valid), line:84:43, endln:84:61
        |vpiParent:
        \_Port: (htif_pcr_req_valid), line:84:24, endln:84:42
        |vpiName:htif_pcr_req_valid
        |vpiFullName:work@vscale_sim_top.vscale.htif_pcr_req_valid.htif_pcr_req_valid
        |vpiActual:
        \_Net: (work@vscale_sim_top.htif_pcr_req_valid), line:8:52, endln:8:70
    |vpiPort:
    \_Port: (htif_pcr_req_ready), line:85:24, endln:85:42
      |vpiParent:
      \_RefModule: work@vscale_core (vscale), line:57:4, endln:57:15
      |vpiName:htif_pcr_req_ready
      |vpiHighConn:
      \_RefObj: (work@vscale_sim_top.vscale.htif_pcr_req_ready.htif_pcr_req_ready), line:85:43, endln:85:61
        |vpiParent:
        \_Port: (htif_pcr_req_ready), line:85:24, endln:85:42
        |vpiName:htif_pcr_req_ready
        |vpiFullName:work@vscale_sim_top.vscale.htif_pcr_req_ready.htif_pcr_req_ready
        |vpiActual:
        \_Net: (work@vscale_sim_top.htif_pcr_req_ready), line:9:52, endln:9:70
    |vpiPort:
    \_Port: (htif_pcr_req_rw), line:86:24, endln:86:39
      |vpiParent:
      \_RefModule: work@vscale_core (vscale), line:57:4, endln:57:15
      |vpiName:htif_pcr_req_rw
      |vpiHighConn:
      \_RefObj: (work@vscale_sim_top.vscale.htif_pcr_req_rw.htif_pcr_req_rw), line:86:40, endln:86:55
        |vpiParent:
        \_Port: (htif_pcr_req_rw), line:86:24, endln:86:39
        |vpiName:htif_pcr_req_rw
        |vpiFullName:work@vscale_sim_top.vscale.htif_pcr_req_rw.htif_pcr_req_rw
        |vpiActual:
        \_Net: (work@vscale_sim_top.htif_pcr_req_rw), line:10:52, endln:10:67
    |vpiPort:
    \_Port: (htif_pcr_req_addr), line:87:24, endln:87:41
      |vpiParent:
      \_RefModule: work@vscale_core (vscale), line:57:4, endln:57:15
      |vpiName:htif_pcr_req_addr
      |vpiHighConn:
      \_RefObj: (work@vscale_sim_top.vscale.htif_pcr_req_addr.htif_pcr_req_addr), line:87:42, endln:87:59
        |vpiParent:
        \_Port: (htif_pcr_req_addr), line:87:24, endln:87:41
        |vpiName:htif_pcr_req_addr
        |vpiFullName:work@vscale_sim_top.vscale.htif_pcr_req_addr.htif_pcr_req_addr
        |vpiActual:
        \_Net: (work@vscale_sim_top.htif_pcr_req_addr), line:11:52, endln:11:69
    |vpiPort:
    \_Port: (htif_pcr_req_data), line:88:24, endln:88:41
      |vpiParent:
      \_RefModule: work@vscale_core (vscale), line:57:4, endln:57:15
      |vpiName:htif_pcr_req_data
      |vpiHighConn:
      \_RefObj: (work@vscale_sim_top.vscale.htif_pcr_req_data.htif_pcr_req_data), line:88:42, endln:88:59
        |vpiParent:
        \_Port: (htif_pcr_req_data), line:88:24, endln:88:41
        |vpiName:htif_pcr_req_data
        |vpiFullName:work@vscale_sim_top.vscale.htif_pcr_req_data.htif_pcr_req_data
        |vpiActual:
        \_Net: (work@vscale_sim_top.htif_pcr_req_data), line:12:52, endln:12:69
    |vpiPort:
    \_Port: (htif_pcr_resp_valid), line:89:24, endln:89:43
      |vpiParent:
      \_RefModule: work@vscale_core (vscale), line:57:4, endln:57:15
      |vpiName:htif_pcr_resp_valid
      |vpiHighConn:
      \_RefObj: (work@vscale_sim_top.vscale.htif_pcr_resp_valid.htif_pcr_resp_valid), line:89:44, endln:89:63
        |vpiParent:
        \_Port: (htif_pcr_resp_valid), line:89:24, endln:89:43
        |vpiName:htif_pcr_resp_valid
        |vpiFullName:work@vscale_sim_top.vscale.htif_pcr_resp_valid.htif_pcr_resp_valid
        |vpiActual:
        \_Net: (work@vscale_sim_top.htif_pcr_resp_valid), line:13:52, endln:13:71
    |vpiPort:
    \_Port: (htif_pcr_resp_ready), line:90:24, endln:90:43
      |vpiParent:
      \_RefModule: work@vscale_core (vscale), line:57:4, endln:57:15
      |vpiName:htif_pcr_resp_ready
      |vpiHighConn:
      \_RefObj: (work@vscale_sim_top.vscale.htif_pcr_resp_ready.htif_pcr_resp_ready), line:90:44, endln:90:63
        |vpiParent:
        \_Port: (htif_pcr_resp_ready), line:90:24, endln:90:43
        |vpiName:htif_pcr_resp_ready
        |vpiFullName:work@vscale_sim_top.vscale.htif_pcr_resp_ready.htif_pcr_resp_ready
        |vpiActual:
        \_Net: (work@vscale_sim_top.htif_pcr_resp_ready), line:14:52, endln:14:71
    |vpiPort:
    \_Port: (htif_pcr_resp_data), line:91:24, endln:91:42
      |vpiParent:
      \_RefModule: work@vscale_core (vscale), line:57:4, endln:57:15
      |vpiName:htif_pcr_resp_data
      |vpiHighConn:
      \_RefObj: (work@vscale_sim_top.vscale.htif_pcr_resp_data.htif_pcr_resp_data), line:91:43, endln:91:61
        |vpiParent:
        \_Port: (htif_pcr_resp_data), line:91:24, endln:91:42
        |vpiName:htif_pcr_resp_data
        |vpiFullName:work@vscale_sim_top.vscale.htif_pcr_resp_data.htif_pcr_resp_data
        |vpiActual:
        \_Net: (work@vscale_sim_top.htif_pcr_resp_data), line:15:52, endln:15:70
    |vpiPort:
    \_Port: (htif_ipi_req_ready), line:92:24, endln:92:42
      |vpiParent:
      \_RefModule: work@vscale_core (vscale), line:57:4, endln:57:15
      |vpiName:htif_ipi_req_ready
      |vpiHighConn:
      \_RefObj: (work@vscale_sim_top.vscale.htif_ipi_req_ready.htif_ipi_req_ready), line:92:43, endln:92:61
        |vpiParent:
        \_Port: (htif_ipi_req_ready), line:92:24, endln:92:42
        |vpiName:htif_ipi_req_ready
        |vpiFullName:work@vscale_sim_top.vscale.htif_ipi_req_ready.htif_ipi_req_ready
        |vpiActual:
        \_Net: (work@vscale_sim_top.htif_ipi_req_ready), line:46:52, endln:46:70
    |vpiPort:
    \_Port: (htif_ipi_req_valid), line:93:24, endln:93:42
      |vpiParent:
      \_RefModule: work@vscale_core (vscale), line:57:4, endln:57:15
      |vpiName:htif_ipi_req_valid
      |vpiHighConn:
      \_RefObj: (work@vscale_sim_top.vscale.htif_ipi_req_valid.htif_ipi_req_valid), line:93:43, endln:93:61
        |vpiParent:
        \_Port: (htif_ipi_req_valid), line:93:24, endln:93:42
        |vpiName:htif_ipi_req_valid
        |vpiFullName:work@vscale_sim_top.vscale.htif_ipi_req_valid.htif_ipi_req_valid
        |vpiActual:
        \_Net: (work@vscale_sim_top.htif_ipi_req_valid), line:47:52, endln:47:70
    |vpiPort:
    \_Port: (htif_ipi_req_data), line:94:24, endln:94:41
      |vpiParent:
      \_RefModule: work@vscale_core (vscale), line:57:4, endln:57:15
      |vpiName:htif_ipi_req_data
      |vpiHighConn:
      \_RefObj: (work@vscale_sim_top.vscale.htif_ipi_req_data.htif_ipi_req_data), line:94:42, endln:94:59
        |vpiParent:
        \_Port: (htif_ipi_req_data), line:94:24, endln:94:41
        |vpiName:htif_ipi_req_data
        |vpiFullName:work@vscale_sim_top.vscale.htif_ipi_req_data.htif_ipi_req_data
        |vpiActual:
        \_Net: (work@vscale_sim_top.htif_ipi_req_data), line:48:52, endln:48:69
    |vpiPort:
    \_Port: (htif_ipi_resp_ready), line:95:24, endln:95:43
      |vpiParent:
      \_RefModule: work@vscale_core (vscale), line:57:4, endln:57:15
      |vpiName:htif_ipi_resp_ready
      |vpiHighConn:
      \_RefObj: (work@vscale_sim_top.vscale.htif_ipi_resp_ready.htif_ipi_resp_ready), line:95:44, endln:95:63
        |vpiParent:
        \_Port: (htif_ipi_resp_ready), line:95:24, endln:95:43
        |vpiName:htif_ipi_resp_ready
        |vpiFullName:work@vscale_sim_top.vscale.htif_ipi_resp_ready.htif_ipi_resp_ready
        |vpiActual:
        \_Net: (work@vscale_sim_top.htif_ipi_resp_ready), line:49:52, endln:49:71
    |vpiPort:
    \_Port: (htif_ipi_resp_valid), line:96:24, endln:96:43
      |vpiParent:
      \_RefModule: work@vscale_core (vscale), line:57:4, endln:57:15
      |vpiName:htif_ipi_resp_valid
      |vpiHighConn:
      \_RefObj: (work@vscale_sim_top.vscale.htif_ipi_resp_valid.htif_ipi_resp_valid), line:96:44, endln:96:63
        |vpiParent:
        \_Port: (htif_ipi_resp_valid), line:96:24, endln:96:43
        |vpiName:htif_ipi_resp_valid
        |vpiFullName:work@vscale_sim_top.vscale.htif_ipi_resp_valid.htif_ipi_resp_valid
        |vpiActual:
        \_Net: (work@vscale_sim_top.htif_ipi_resp_valid), line:50:52, endln:50:71
    |vpiPort:
    \_Port: (htif_ipi_resp_data), line:97:24, endln:97:42
      |vpiParent:
      \_RefModule: work@vscale_core (vscale), line:57:4, endln:57:15
      |vpiName:htif_ipi_resp_data
      |vpiHighConn:
      \_RefObj: (work@vscale_sim_top.vscale.htif_ipi_resp_data.htif_ipi_resp_data), line:97:43, endln:97:61
        |vpiParent:
        \_Port: (htif_ipi_resp_data), line:97:24, endln:97:42
        |vpiName:htif_ipi_resp_data
        |vpiFullName:work@vscale_sim_top.vscale.htif_ipi_resp_data.htif_ipi_resp_data
        |vpiActual:
        \_Net: (work@vscale_sim_top.htif_ipi_resp_data), line:51:52, endln:51:70
    |vpiPort:
    \_Port: (htif_debug_stats_pcr), line:98:24, endln:98:44
      |vpiParent:
      \_RefModule: work@vscale_core (vscale), line:57:4, endln:57:15
      |vpiName:htif_debug_stats_pcr
      |vpiHighConn:
      \_RefObj: (work@vscale_sim_top.vscale.htif_debug_stats_pcr.htif_debug_stats_pcr), line:98:45, endln:98:65
        |vpiParent:
        \_Port: (htif_debug_stats_pcr), line:98:24, endln:98:44
        |vpiName:htif_debug_stats_pcr
        |vpiFullName:work@vscale_sim_top.vscale.htif_debug_stats_pcr.htif_debug_stats_pcr
        |vpiActual:
        \_Net: (work@vscale_sim_top.htif_debug_stats_pcr), line:52:52, endln:52:72
  |vpiRefModule:
  \_RefModule: work@vscale_dp_hasti_sram (hasti_mem), line:101:4, endln:101:24
    |vpiParent:
    \_Module: work@vscale_sim_top (work@vscale_sim_top), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_sim_top.v, line:5:1, endln:128:10
    |vpiName:hasti_mem
    |vpiDefName:work@vscale_dp_hasti_sram
    |vpiActual:
    \_Module: work@vscale_dp_hasti_sram (work@vscale_dp_hasti_sram), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_dp_hasti_sram.v, line:3:1, endln:121:10
    |vpiPort:
    \_Port: (hclk), line:102:36, endln:102:40
      |vpiParent:
      \_RefModule: work@vscale_dp_hasti_sram (hasti_mem), line:101:4, endln:101:24
      |vpiName:hclk
      |vpiHighConn:
      \_RefObj: (work@vscale_sim_top.hasti_mem.hclk.clk), line:102:41, endln:102:44
        |vpiParent:
        \_Port: (hclk), line:102:36, endln:102:40
        |vpiName:clk
        |vpiFullName:work@vscale_sim_top.hasti_mem.hclk.clk
        |vpiActual:
        \_Net: (work@vscale_sim_top.clk), line:6:52, endln:6:55
    |vpiPort:
    \_Port: (hresetn), line:103:36, endln:103:43
      |vpiParent:
      \_RefModule: work@vscale_dp_hasti_sram (hasti_mem), line:101:4, endln:101:24
      |vpiName:hresetn
      |vpiHighConn:
      \_RefObj: (work@vscale_sim_top.hasti_mem.hresetn.resetn), line:103:44, endln:103:50
        |vpiParent:
        \_Port: (hresetn), line:103:36, endln:103:43
        |vpiName:resetn
        |vpiFullName:work@vscale_sim_top.hasti_mem.hresetn.resetn
        |vpiActual:
        \_Net: (work@vscale_sim_top.resetn), line:18:52, endln:18:58
    |vpiPort:
    \_Port: (p1_haddr), line:104:36, endln:104:44
      |vpiParent:
      \_RefModule: work@vscale_dp_hasti_sram (hasti_mem), line:101:4, endln:101:24
      |vpiName:p1_haddr
      |vpiHighConn:
      \_RefObj: (work@vscale_sim_top.hasti_mem.p1_haddr.imem_haddr), line:104:45, endln:104:55
        |vpiParent:
        \_Port: (p1_haddr), line:104:36, endln:104:44
        |vpiName:imem_haddr
        |vpiFullName:work@vscale_sim_top.hasti_mem.p1_haddr.imem_haddr
        |vpiActual:
        \_Net: (work@vscale_sim_top.imem_haddr), line:20:52, endln:20:62
    |vpiPort:
    \_Port: (p1_hwrite), line:105:36, endln:105:45
      |vpiParent:
      \_RefModule: work@vscale_dp_hasti_sram (hasti_mem), line:101:4, endln:101:24
      |vpiName:p1_hwrite
      |vpiHighConn:
      \_RefObj: (work@vscale_sim_top.hasti_mem.p1_hwrite.imem_hwrite), line:105:46, endln:105:57
        |vpiParent:
        \_Port: (p1_hwrite), line:105:36, endln:105:45
        |vpiName:imem_hwrite
        |vpiFullName:work@vscale_sim_top.hasti_mem.p1_hwrite.imem_hwrite
        |vpiActual:
        \_Net: (work@vscale_sim_top.imem_hwrite), line:21:52, endln:21:63
    |vpiPort:
    \_Port: (p1_hsize), line:106:36, endln:106:44
      |vpiParent:
      \_RefModule: work@vscale_dp_hasti_sram (hasti_mem), line:101:4, endln:101:24
      |vpiName:p1_hsize
      |vpiHighConn:
      \_RefObj: (work@vscale_sim_top.hasti_mem.p1_hsize.imem_hsize), line:106:45, endln:106:55
        |vpiParent:
        \_Port: (p1_hsize), line:106:36, endln:106:44
        |vpiName:imem_hsize
        |vpiFullName:work@vscale_sim_top.hasti_mem.p1_hsize.imem_hsize
        |vpiActual:
        \_Net: (work@vscale_sim_top.imem_hsize), line:22:52, endln:22:62
    |vpiPort:
    \_Port: (p1_hburst), line:107:36, endln:107:45
      |vpiParent:
      \_RefModule: work@vscale_dp_hasti_sram (hasti_mem), line:101:4, endln:101:24
      |vpiName:p1_hburst
      |vpiHighConn:
      \_RefObj: (work@vscale_sim_top.hasti_mem.p1_hburst.imem_hburst), line:107:46, endln:107:57
        |vpiParent:
        \_Port: (p1_hburst), line:107:36, endln:107:45
        |vpiName:imem_hburst
        |vpiFullName:work@vscale_sim_top.hasti_mem.p1_hburst.imem_hburst
        |vpiActual:
        \_Net: (work@vscale_sim_top.imem_hburst), line:23:52, endln:23:63
    |vpiPort:
    \_Port: (p1_hmastlock), line:108:36, endln:108:48
      |vpiParent:
      \_RefModule: work@vscale_dp_hasti_sram (hasti_mem), line:101:4, endln:101:24
      |vpiName:p1_hmastlock
      |vpiHighConn:
      \_RefObj: (work@vscale_sim_top.hasti_mem.p1_hmastlock.imem_hmastlock), line:108:49, endln:108:63
        |vpiParent:
        \_Port: (p1_hmastlock), line:108:36, endln:108:48
        |vpiName:imem_hmastlock
        |vpiFullName:work@vscale_sim_top.hasti_mem.p1_hmastlock.imem_hmastlock
        |vpiActual:
        \_Net: (work@vscale_sim_top.imem_hmastlock), line:24:52, endln:24:66
    |vpiPort:
    \_Port: (p1_hprot), line:109:36, endln:109:44
      |vpiParent:
      \_RefModule: work@vscale_dp_hasti_sram (hasti_mem), line:101:4, endln:101:24
      |vpiName:p1_hprot
      |vpiHighConn:
      \_RefObj: (work@vscale_sim_top.hasti_mem.p1_hprot.imem_hprot), line:109:45, endln:109:55
        |vpiParent:
        \_Port: (p1_hprot), line:109:36, endln:109:44
        |vpiName:imem_hprot
        |vpiFullName:work@vscale_sim_top.hasti_mem.p1_hprot.imem_hprot
        |vpiActual:
        \_Net: (work@vscale_sim_top.imem_hprot), line:25:52, endln:25:62
    |vpiPort:
    \_Port: (p1_htrans), line:110:36, endln:110:45
      |vpiParent:
      \_RefModule: work@vscale_dp_hasti_sram (hasti_mem), line:101:4, endln:101:24
      |vpiName:p1_htrans
      |vpiHighConn:
      \_RefObj: (work@vscale_sim_top.hasti_mem.p1_htrans.imem_htrans), line:110:46, endln:110:57
        |vpiParent:
        \_Port: (p1_htrans), line:110:36, endln:110:45
        |vpiName:imem_htrans
        |vpiFullName:work@vscale_sim_top.hasti_mem.p1_htrans.imem_htrans
        |vpiActual:
        \_Net: (work@vscale_sim_top.imem_htrans), line:26:52, endln:26:63
    |vpiPort:
    \_Port: (p1_hwdata), line:111:36, endln:111:45
      |vpiParent:
      \_RefModule: work@vscale_dp_hasti_sram (hasti_mem), line:101:4, endln:101:24
      |vpiName:p1_hwdata
      |vpiHighConn:
      \_RefObj: (work@vscale_sim_top.hasti_mem.p1_hwdata.imem_hwdata), line:111:46, endln:111:57
        |vpiParent:
        \_Port: (p1_hwdata), line:111:36, endln:111:45
        |vpiName:imem_hwdata
        |vpiFullName:work@vscale_sim_top.hasti_mem.p1_hwdata.imem_hwdata
        |vpiActual:
        \_Net: (work@vscale_sim_top.imem_hwdata), line:27:52, endln:27:63
    |vpiPort:
    \_Port: (p1_hrdata), line:112:36, endln:112:45
      |vpiParent:
      \_RefModule: work@vscale_dp_hasti_sram (hasti_mem), line:101:4, endln:101:24
      |vpiName:p1_hrdata
      |vpiHighConn:
      \_RefObj: (work@vscale_sim_top.hasti_mem.p1_hrdata.imem_hrdata), line:112:46, endln:112:57
        |vpiParent:
        \_Port: (p1_hrdata), line:112:36, endln:112:45
        |vpiName:imem_hrdata
        |vpiFullName:work@vscale_sim_top.hasti_mem.p1_hrdata.imem_hrdata
        |vpiActual:
        \_Net: (work@vscale_sim_top.imem_hrdata), line:28:52, endln:28:63
    |vpiPort:
    \_Port: (p1_hready), line:113:36, endln:113:45
      |vpiParent:
      \_RefModule: work@vscale_dp_hasti_sram (hasti_mem), line:101:4, endln:101:24
      |vpiName:p1_hready
      |vpiHighConn:
      \_RefObj: (work@vscale_sim_top.hasti_mem.p1_hready.imem_hready), line:113:46, endln:113:57
        |vpiParent:
        \_Port: (p1_hready), line:113:36, endln:113:45
        |vpiName:imem_hready
        |vpiFullName:work@vscale_sim_top.hasti_mem.p1_hready.imem_hready
        |vpiActual:
        \_Net: (work@vscale_sim_top.imem_hready), line:29:52, endln:29:63
    |vpiPort:
    \_Port: (p1_hresp), line:114:36, endln:114:44
      |vpiParent:
      \_RefModule: work@vscale_dp_hasti_sram (hasti_mem), line:101:4, endln:101:24
      |vpiName:p1_hresp
      |vpiHighConn:
      \_RefObj: (work@vscale_sim_top.hasti_mem.p1_hresp.imem_hresp), line:114:45, endln:114:55
        |vpiParent:
        \_Port: (p1_hresp), line:114:36, endln:114:44
        |vpiName:imem_hresp
        |vpiFullName:work@vscale_sim_top.hasti_mem.p1_hresp.imem_hresp
        |vpiActual:
        \_Net: (work@vscale_sim_top.imem_hresp), line:30:52, endln:30:62
    |vpiPort:
    \_Port: (p0_haddr), line:115:36, endln:115:44
      |vpiParent:
      \_RefModule: work@vscale_dp_hasti_sram (hasti_mem), line:101:4, endln:101:24
      |vpiName:p0_haddr
      |vpiHighConn:
      \_RefObj: (work@vscale_sim_top.hasti_mem.p0_haddr.dmem_haddr), line:115:45, endln:115:55
        |vpiParent:
        \_Port: (p0_haddr), line:115:36, endln:115:44
        |vpiName:dmem_haddr
        |vpiFullName:work@vscale_sim_top.hasti_mem.p0_haddr.dmem_haddr
        |vpiActual:
        \_Net: (work@vscale_sim_top.dmem_haddr), line:32:52, endln:32:62
    |vpiPort:
    \_Port: (p0_hwrite), line:116:36, endln:116:45
      |vpiParent:
      \_RefModule: work@vscale_dp_hasti_sram (hasti_mem), line:101:4, endln:101:24
      |vpiName:p0_hwrite
      |vpiHighConn:
      \_RefObj: (work@vscale_sim_top.hasti_mem.p0_hwrite.dmem_hwrite), line:116:46, endln:116:57
        |vpiParent:
        \_Port: (p0_hwrite), line:116:36, endln:116:45
        |vpiName:dmem_hwrite
        |vpiFullName:work@vscale_sim_top.hasti_mem.p0_hwrite.dmem_hwrite
        |vpiActual:
        \_Net: (work@vscale_sim_top.dmem_hwrite), line:33:52, endln:33:63
    |vpiPort:
    \_Port: (p0_hsize), line:117:36, endln:117:44
      |vpiParent:
      \_RefModule: work@vscale_dp_hasti_sram (hasti_mem), line:101:4, endln:101:24
      |vpiName:p0_hsize
      |vpiHighConn:
      \_RefObj: (work@vscale_sim_top.hasti_mem.p0_hsize.dmem_hsize), line:117:45, endln:117:55
        |vpiParent:
        \_Port: (p0_hsize), line:117:36, endln:117:44
        |vpiName:dmem_hsize
        |vpiFullName:work@vscale_sim_top.hasti_mem.p0_hsize.dmem_hsize
        |vpiActual:
        \_Net: (work@vscale_sim_top.dmem_hsize), line:34:52, endln:34:62
    |vpiPort:
    \_Port: (p0_hburst), line:118:36, endln:118:45
      |vpiParent:
      \_RefModule: work@vscale_dp_hasti_sram (hasti_mem), line:101:4, endln:101:24
      |vpiName:p0_hburst
      |vpiHighConn:
      \_RefObj: (work@vscale_sim_top.hasti_mem.p0_hburst.dmem_hburst), line:118:46, endln:118:57
        |vpiParent:
        \_Port: (p0_hburst), line:118:36, endln:118:45
        |vpiName:dmem_hburst
        |vpiFullName:work@vscale_sim_top.hasti_mem.p0_hburst.dmem_hburst
        |vpiActual:
        \_Net: (work@vscale_sim_top.dmem_hburst), line:35:52, endln:35:63
    |vpiPort:
    \_Port: (p0_hmastlock), line:119:36, endln:119:48
      |vpiParent:
      \_RefModule: work@vscale_dp_hasti_sram (hasti_mem), line:101:4, endln:101:24
      |vpiName:p0_hmastlock
      |vpiHighConn:
      \_RefObj: (work@vscale_sim_top.hasti_mem.p0_hmastlock.dmem_hmastlock), line:119:49, endln:119:63
        |vpiParent:
        \_Port: (p0_hmastlock), line:119:36, endln:119:48
        |vpiName:dmem_hmastlock
        |vpiFullName:work@vscale_sim_top.hasti_mem.p0_hmastlock.dmem_hmastlock
        |vpiActual:
        \_Net: (work@vscale_sim_top.dmem_hmastlock), line:36:52, endln:36:66
    |vpiPort:
    \_Port: (p0_hprot), line:120:36, endln:120:44
      |vpiParent:
      \_RefModule: work@vscale_dp_hasti_sram (hasti_mem), line:101:4, endln:101:24
      |vpiName:p0_hprot
      |vpiHighConn:
      \_RefObj: (work@vscale_sim_top.hasti_mem.p0_hprot.dmem_hprot), line:120:45, endln:120:55
        |vpiParent:
        \_Port: (p0_hprot), line:120:36, endln:120:44
        |vpiName:dmem_hprot
        |vpiFullName:work@vscale_sim_top.hasti_mem.p0_hprot.dmem_hprot
        |vpiActual:
        \_Net: (work@vscale_sim_top.dmem_hprot), line:37:52, endln:37:62
    |vpiPort:
    \_Port: (p0_htrans), line:121:36, endln:121:45
      |vpiParent:
      \_RefModule: work@vscale_dp_hasti_sram (hasti_mem), line:101:4, endln:101:24
      |vpiName:p0_htrans
      |vpiHighConn:
      \_RefObj: (work@vscale_sim_top.hasti_mem.p0_htrans.dmem_htrans), line:121:46, endln:121:57
        |vpiParent:
        \_Port: (p0_htrans), line:121:36, endln:121:45
        |vpiName:dmem_htrans
        |vpiFullName:work@vscale_sim_top.hasti_mem.p0_htrans.dmem_htrans
        |vpiActual:
        \_Net: (work@vscale_sim_top.dmem_htrans), line:38:52, endln:38:63
    |vpiPort:
    \_Port: (p0_hwdata), line:122:36, endln:122:45
      |vpiParent:
      \_RefModule: work@vscale_dp_hasti_sram (hasti_mem), line:101:4, endln:101:24
      |vpiName:p0_hwdata
      |vpiHighConn:
      \_RefObj: (work@vscale_sim_top.hasti_mem.p0_hwdata.dmem_hwdata), line:122:46, endln:122:57
        |vpiParent:
        \_Port: (p0_hwdata), line:122:36, endln:122:45
        |vpiName:dmem_hwdata
        |vpiFullName:work@vscale_sim_top.hasti_mem.p0_hwdata.dmem_hwdata
        |vpiActual:
        \_Net: (work@vscale_sim_top.dmem_hwdata), line:39:52, endln:39:63
    |vpiPort:
    \_Port: (p0_hrdata), line:123:36, endln:123:45
      |vpiParent:
      \_RefModule: work@vscale_dp_hasti_sram (hasti_mem), line:101:4, endln:101:24
      |vpiName:p0_hrdata
      |vpiHighConn:
      \_RefObj: (work@vscale_sim_top.hasti_mem.p0_hrdata.dmem_hrdata), line:123:46, endln:123:57
        |vpiParent:
        \_Port: (p0_hrdata), line:123:36, endln:123:45
        |vpiName:dmem_hrdata
        |vpiFullName:work@vscale_sim_top.hasti_mem.p0_hrdata.dmem_hrdata
        |vpiActual:
        \_Net: (work@vscale_sim_top.dmem_hrdata), line:40:52, endln:40:63
    |vpiPort:
    \_Port: (p0_hready), line:124:36, endln:124:45
      |vpiParent:
      \_RefModule: work@vscale_dp_hasti_sram (hasti_mem), line:101:4, endln:101:24
      |vpiName:p0_hready
      |vpiHighConn:
      \_RefObj: (work@vscale_sim_top.hasti_mem.p0_hready.dmem_hready), line:124:46, endln:124:57
        |vpiParent:
        \_Port: (p0_hready), line:124:36, endln:124:45
        |vpiName:dmem_hready
        |vpiFullName:work@vscale_sim_top.hasti_mem.p0_hready.dmem_hready
        |vpiActual:
        \_Net: (work@vscale_sim_top.dmem_hready), line:41:52, endln:41:63
    |vpiPort:
    \_Port: (p0_hresp), line:125:36, endln:125:44
      |vpiParent:
      \_RefModule: work@vscale_dp_hasti_sram (hasti_mem), line:101:4, endln:101:24
      |vpiName:p0_hresp
      |vpiHighConn:
      \_RefObj: (work@vscale_sim_top.hasti_mem.p0_hresp.dmem_hresp), line:125:45, endln:125:55
        |vpiParent:
        \_Port: (p0_hresp), line:125:36, endln:125:44
        |vpiName:dmem_hresp
        |vpiFullName:work@vscale_sim_top.hasti_mem.p0_hresp.dmem_hresp
        |vpiActual:
        \_Net: (work@vscale_sim_top.dmem_hresp), line:42:52, endln:42:62
|vpiAllModules:
\_Module: work@vscale_src_a_mux (work@vscale_src_a_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_a_mux.v, line:4:1, endln:20:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@vscale_src_a_mux)
    |vpiParent:
    \_Module: work@vscale_src_a_mux (work@vscale_src_a_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_a_mux.v, line:4:1, endln:20:10
    |vpiName:work@vscale_src_a_mux
  |vpiTypespec:
  \_LogicTypespec: , line:5:31, endln:5:53
    |vpiParent:
    \_Module: work@vscale_src_a_mux (work@vscale_src_a_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_a_mux.v, line:4:1, endln:20:10
    |vpiRange:
    \_Range: , line:5:31, endln:5:53
      |vpiParent:
      \_LogicTypespec: , line:5:31, endln:5:53
      |vpiLeftRange:
      \_Operation: , line:5:32, endln:5:50
        |vpiParent:
        \_Range: , line:5:31, endln:5:53
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:1:25, endln:1:26
          |vpiParent:
          \_Operation: , line:5:32, endln:5:50
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:5:49, endln:5:50
          |vpiParent:
          \_Operation: , line:5:32, endln:5:50
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:5:51, endln:5:52
        |vpiParent:
        \_Range: , line:5:31, endln:5:53
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:6:31, endln:6:45
    |vpiParent:
    \_Module: work@vscale_src_a_mux (work@vscale_src_a_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_a_mux.v, line:4:1, endln:20:10
    |vpiRange:
    \_Range: , line:6:31, endln:6:45
      |vpiParent:
      \_LogicTypespec: , line:6:31, endln:6:45
      |vpiLeftRange:
      \_Operation: , line:6:32, endln:6:42
        |vpiParent:
        \_Range: , line:6:31, endln:6:45
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:4:24, endln:4:26
          |vpiParent:
          \_Operation: , line:6:32, endln:6:42
          |vpiDecompile:32
          |vpiSize:64
          |UINT:32
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:6:41, endln:6:42
          |vpiParent:
          \_Operation: , line:6:32, endln:6:42
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:6:43, endln:6:44
        |vpiParent:
        \_Range: , line:6:31, endln:6:45
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:8:32, endln:8:35
    |vpiParent:
    \_Module: work@vscale_src_a_mux (work@vscale_src_a_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_a_mux.v, line:4:1, endln:20:10
  |vpiImportTypespec:
  \_LogicTypespec: , line:5:31, endln:5:53
  |vpiImportTypespec:
  \_Net: (work@vscale_src_a_mux.src_a_sel), line:5:54, endln:5:63
    |vpiParent:
    \_Module: work@vscale_src_a_mux (work@vscale_src_a_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_a_mux.v, line:4:1, endln:20:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_src_a_mux.src_a_sel), line:5:31, endln:5:53
      |vpiParent:
      \_Net: (work@vscale_src_a_mux.src_a_sel), line:5:54, endln:5:63
      |vpiFullName:work@vscale_src_a_mux.src_a_sel
      |vpiActual:
      \_LogicTypespec: , line:5:31, endln:5:53
    |vpiName:src_a_sel
    |vpiFullName:work@vscale_src_a_mux.src_a_sel
  |vpiImportTypespec:
  \_LogicTypespec: , line:6:31, endln:6:45
  |vpiImportTypespec:
  \_Net: (work@vscale_src_a_mux.PC_DX), line:6:54, endln:6:59
    |vpiParent:
    \_Module: work@vscale_src_a_mux (work@vscale_src_a_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_a_mux.v, line:4:1, endln:20:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_src_a_mux.PC_DX), line:6:31, endln:6:45
      |vpiParent:
      \_Net: (work@vscale_src_a_mux.PC_DX), line:6:54, endln:6:59
      |vpiFullName:work@vscale_src_a_mux.PC_DX
      |vpiActual:
      \_LogicTypespec: , line:6:31, endln:6:45
    |vpiName:PC_DX
    |vpiFullName:work@vscale_src_a_mux.PC_DX
  |vpiImportTypespec:
  \_Net: (work@vscale_src_a_mux.rs1_data), line:7:54, endln:7:62
    |vpiParent:
    \_Module: work@vscale_src_a_mux (work@vscale_src_a_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_a_mux.v, line:4:1, endln:20:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_src_a_mux.rs1_data), line:7:31, endln:7:45
      |vpiParent:
      \_Net: (work@vscale_src_a_mux.rs1_data), line:7:54, endln:7:62
      |vpiFullName:work@vscale_src_a_mux.rs1_data
      |vpiActual:
      \_LogicTypespec: , line:6:31, endln:6:45
    |vpiName:rs1_data
    |vpiFullName:work@vscale_src_a_mux.rs1_data
  |vpiImportTypespec:
  \_LogicTypespec: , line:8:32, endln:8:35
  |vpiImportTypespec:
  \_Net: (work@vscale_src_a_mux.alu_src_a), line:8:54, endln:8:63
    |vpiParent:
    \_Module: work@vscale_src_a_mux (work@vscale_src_a_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_a_mux.v, line:4:1, endln:20:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_src_a_mux.alu_src_a), line:8:32, endln:8:35
      |vpiParent:
      \_Net: (work@vscale_src_a_mux.alu_src_a), line:8:54, endln:8:63
      |vpiFullName:work@vscale_src_a_mux.alu_src_a
      |vpiActual:
      \_LogicTypespec: , line:8:32, endln:8:35
    |vpiName:alu_src_a
    |vpiFullName:work@vscale_src_a_mux.alu_src_a
    |vpiNetType:48
  |vpiDefName:work@vscale_src_a_mux
  |vpiNet:
  \_Net: (work@vscale_src_a_mux.src_a_sel), line:5:54, endln:5:63
  |vpiNet:
  \_Net: (work@vscale_src_a_mux.PC_DX), line:6:54, endln:6:59
  |vpiNet:
  \_Net: (work@vscale_src_a_mux.rs1_data), line:7:54, endln:7:62
  |vpiNet:
  \_Net: (work@vscale_src_a_mux.alu_src_a), line:8:54, endln:8:63
  |vpiPort:
  \_Port: (src_a_sel), line:5:54, endln:5:63
    |vpiParent:
    \_Module: work@vscale_src_a_mux (work@vscale_src_a_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_a_mux.v, line:4:1, endln:20:10
    |vpiName:src_a_sel
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@vscale_src_a_mux.src_a_sel), line:5:31, endln:5:53
      |vpiParent:
      \_Port: (src_a_sel), line:5:54, endln:5:63
      |vpiFullName:work@vscale_src_a_mux.src_a_sel
      |vpiActual:
      \_LogicTypespec: , line:5:31, endln:5:53
  |vpiPort:
  \_Port: (PC_DX), line:6:54, endln:6:59
    |vpiParent:
    \_Module: work@vscale_src_a_mux (work@vscale_src_a_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_a_mux.v, line:4:1, endln:20:10
    |vpiName:PC_DX
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@vscale_src_a_mux.PC_DX), line:6:31, endln:6:45
      |vpiParent:
      \_Port: (PC_DX), line:6:54, endln:6:59
      |vpiFullName:work@vscale_src_a_mux.PC_DX
      |vpiActual:
      \_LogicTypespec: , line:6:31, endln:6:45
  |vpiPort:
  \_Port: (rs1_data), line:7:54, endln:7:62
    |vpiParent:
    \_Module: work@vscale_src_a_mux (work@vscale_src_a_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_a_mux.v, line:4:1, endln:20:10
    |vpiName:rs1_data
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@vscale_src_a_mux.rs1_data), line:7:31, endln:7:45
      |vpiParent:
      \_Port: (rs1_data), line:7:54, endln:7:62
      |vpiFullName:work@vscale_src_a_mux.rs1_data
      |vpiActual:
      \_LogicTypespec: , line:6:31, endln:6:45
  |vpiPort:
  \_Port: (alu_src_a), line:8:54, endln:8:63
    |vpiParent:
    \_Module: work@vscale_src_a_mux (work@vscale_src_a_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_a_mux.v, line:4:1, endln:20:10
    |vpiName:alu_src_a
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_src_a_mux.alu_src_a), line:8:32, endln:8:35
      |vpiParent:
      \_Port: (alu_src_a), line:8:54, endln:8:63
      |vpiFullName:work@vscale_src_a_mux.alu_src_a
      |vpiActual:
      \_LogicTypespec: , line:8:32, endln:8:35
  |vpiProcess:
  \_Always: , line:12:4, endln:18:7
    |vpiParent:
    \_Module: work@vscale_src_a_mux (work@vscale_src_a_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_a_mux.v, line:4:1, endln:20:10
    |vpiStmt:
    \_EventControl: , line:12:11, endln:12:15
      |vpiParent:
      \_Always: , line:12:4, endln:18:7
      |vpiStmt:
      \_Begin: (work@vscale_src_a_mux), line:12:16, endln:18:7
        |vpiParent:
        \_EventControl: , line:12:11, endln:12:15
        |vpiFullName:work@vscale_src_a_mux
        |vpiStmt:
        \_CaseStmt: , line:13:7, endln:17:14
          |vpiParent:
          \_Begin: (work@vscale_src_a_mux), line:12:16, endln:18:7
          |vpiCaseType:1
          |vpiCondition:
          \_RefObj: (work@vscale_src_a_mux.src_a_sel), line:13:13, endln:13:22
            |vpiParent:
            \_CaseStmt: , line:13:7, endln:17:14
            |vpiName:src_a_sel
            |vpiFullName:work@vscale_src_a_mux.src_a_sel
            |vpiActual:
            \_Net: (work@vscale_src_a_mux.src_a_sel), line:5:54, endln:5:63
          |vpiCaseItem:
          \_CaseItem: , line:14:9, endln:14:43
            |vpiParent:
            \_CaseStmt: , line:13:7, endln:17:14
            |vpiExpr:
            \_Constant: , line:2:20, endln:2:39
              |vpiParent:
              \_CaseItem: , line:14:9, endln:14:43
              |vpiDecompile:2'd0
              |vpiSize:2
              |DEC:0
              |vpiConstType:1
            |vpiStmt:
            \_Assignment: , line:14:22, endln:14:42
              |vpiParent:
              \_CaseItem: , line:14:9, endln:14:43
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_RefObj: (work@vscale_src_a_mux.rs1_data), line:14:34, endln:14:42
                |vpiParent:
                \_Assignment: , line:14:22, endln:14:42
                |vpiName:rs1_data
                |vpiFullName:work@vscale_src_a_mux.rs1_data
                |vpiActual:
                \_Net: (work@vscale_src_a_mux.rs1_data), line:7:54, endln:7:62
              |vpiLhs:
              \_RefObj: (work@vscale_src_a_mux.alu_src_a), line:14:22, endln:14:31
                |vpiParent:
                \_Assignment: , line:14:22, endln:14:42
                |vpiName:alu_src_a
                |vpiFullName:work@vscale_src_a_mux.alu_src_a
                |vpiActual:
                \_Net: (work@vscale_src_a_mux.alu_src_a), line:8:54, endln:8:63
          |vpiCaseItem:
          \_CaseItem: , line:15:9, endln:15:39
            |vpiParent:
            \_CaseStmt: , line:13:7, endln:17:14
            |vpiExpr:
            \_Constant: , line:3:20, endln:3:39
              |vpiParent:
              \_CaseItem: , line:15:9, endln:15:39
              |vpiDecompile:2'd1
              |vpiSize:2
              |DEC:1
              |vpiConstType:1
            |vpiStmt:
            \_Assignment: , line:15:21, endln:15:38
              |vpiParent:
              \_CaseItem: , line:15:9, endln:15:39
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_RefObj: (work@vscale_src_a_mux.PC_DX), line:15:33, endln:15:38
                |vpiParent:
                \_Assignment: , line:15:21, endln:15:38
                |vpiName:PC_DX
                |vpiFullName:work@vscale_src_a_mux.PC_DX
                |vpiActual:
                \_Net: (work@vscale_src_a_mux.PC_DX), line:6:54, endln:6:59
              |vpiLhs:
              \_RefObj: (work@vscale_src_a_mux.alu_src_a), line:15:21, endln:15:30
                |vpiParent:
                \_Assignment: , line:15:21, endln:15:38
                |vpiName:alu_src_a
                |vpiFullName:work@vscale_src_a_mux.alu_src_a
                |vpiActual:
                \_Net: (work@vscale_src_a_mux.alu_src_a), line:8:54, endln:8:63
          |vpiCaseItem:
          \_CaseItem: , line:16:9, endln:16:33
            |vpiParent:
            \_CaseStmt: , line:13:7, endln:17:14
            |vpiStmt:
            \_Assignment: , line:16:19, endln:16:32
              |vpiParent:
              \_CaseItem: , line:16:9, endln:16:33
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_Constant: , line:16:31, endln:16:32
                |vpiParent:
                \_Assignment: , line:16:19, endln:16:32
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_RefObj: (work@vscale_src_a_mux.alu_src_a), line:16:19, endln:16:28
                |vpiParent:
                \_Assignment: , line:16:19, endln:16:32
                |vpiName:alu_src_a
                |vpiFullName:work@vscale_src_a_mux.alu_src_a
                |vpiActual:
                \_Net: (work@vscale_src_a_mux.alu_src_a), line:8:54, endln:8:63
    |vpiAlwaysType:1
|vpiAllModules:
\_Module: work@vscale_src_b_mux (work@vscale_src_b_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_b_mux.v, line:4:1, endln:21:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@vscale_src_b_mux)
    |vpiParent:
    \_Module: work@vscale_src_b_mux (work@vscale_src_b_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_b_mux.v, line:4:1, endln:21:10
    |vpiName:work@vscale_src_b_mux
  |vpiTypespec:
  \_LogicTypespec: , line:5:31, endln:5:53
    |vpiParent:
    \_Module: work@vscale_src_b_mux (work@vscale_src_b_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_b_mux.v, line:4:1, endln:21:10
    |vpiRange:
    \_Range: , line:5:31, endln:5:53
      |vpiParent:
      \_LogicTypespec: , line:5:31, endln:5:53
      |vpiLeftRange:
      \_Operation: , line:5:32, endln:5:50
        |vpiParent:
        \_Range: , line:5:31, endln:5:53
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:6:25, endln:6:26
          |vpiParent:
          \_Operation: , line:5:32, endln:5:50
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:5:49, endln:5:50
          |vpiParent:
          \_Operation: , line:5:32, endln:5:50
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:5:51, endln:5:52
        |vpiParent:
        \_Range: , line:5:31, endln:5:53
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:6:31, endln:6:45
    |vpiParent:
    \_Module: work@vscale_src_b_mux (work@vscale_src_b_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_b_mux.v, line:4:1, endln:21:10
    |vpiRange:
    \_Range: , line:6:31, endln:6:45
      |vpiParent:
      \_LogicTypespec: , line:6:31, endln:6:45
      |vpiLeftRange:
      \_Operation: , line:6:32, endln:6:42
        |vpiParent:
        \_Range: , line:6:31, endln:6:45
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:4:24, endln:4:26
          |vpiParent:
          \_Operation: , line:6:32, endln:6:42
          |vpiDecompile:32
          |vpiSize:64
          |UINT:32
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:6:41, endln:6:42
          |vpiParent:
          \_Operation: , line:6:32, endln:6:42
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:6:43, endln:6:44
        |vpiParent:
        \_Range: , line:6:31, endln:6:45
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypespec:
  \_LogicTypespec: , line:8:32, endln:8:35
    |vpiParent:
    \_Module: work@vscale_src_b_mux (work@vscale_src_b_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_b_mux.v, line:4:1, endln:21:10
  |vpiImportTypespec:
  \_LogicTypespec: , line:5:31, endln:5:53
  |vpiImportTypespec:
  \_Net: (work@vscale_src_b_mux.src_b_sel), line:5:54, endln:5:63
    |vpiParent:
    \_Module: work@vscale_src_b_mux (work@vscale_src_b_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_b_mux.v, line:4:1, endln:21:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_src_b_mux.src_b_sel), line:5:31, endln:5:53
      |vpiParent:
      \_Net: (work@vscale_src_b_mux.src_b_sel), line:5:54, endln:5:63
      |vpiFullName:work@vscale_src_b_mux.src_b_sel
      |vpiActual:
      \_LogicTypespec: , line:5:31, endln:5:53
    |vpiName:src_b_sel
    |vpiFullName:work@vscale_src_b_mux.src_b_sel
  |vpiImportTypespec:
  \_LogicTypespec: , line:6:31, endln:6:45
  |vpiImportTypespec:
  \_Net: (work@vscale_src_b_mux.imm), line:6:54, endln:6:57
    |vpiParent:
    \_Module: work@vscale_src_b_mux (work@vscale_src_b_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_b_mux.v, line:4:1, endln:21:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_src_b_mux.imm), line:6:31, endln:6:45
      |vpiParent:
      \_Net: (work@vscale_src_b_mux.imm), line:6:54, endln:6:57
      |vpiFullName:work@vscale_src_b_mux.imm
      |vpiActual:
      \_LogicTypespec: , line:6:31, endln:6:45
    |vpiName:imm
    |vpiFullName:work@vscale_src_b_mux.imm
  |vpiImportTypespec:
  \_Net: (work@vscale_src_b_mux.rs2_data), line:7:54, endln:7:62
    |vpiParent:
    \_Module: work@vscale_src_b_mux (work@vscale_src_b_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_b_mux.v, line:4:1, endln:21:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_src_b_mux.rs2_data), line:7:31, endln:7:45
      |vpiParent:
      \_Net: (work@vscale_src_b_mux.rs2_data), line:7:54, endln:7:62
      |vpiFullName:work@vscale_src_b_mux.rs2_data
      |vpiActual:
      \_LogicTypespec: , line:6:31, endln:6:45
    |vpiName:rs2_data
    |vpiFullName:work@vscale_src_b_mux.rs2_data
  |vpiImportTypespec:
  \_LogicTypespec: , line:8:32, endln:8:35
  |vpiImportTypespec:
  \_Net: (work@vscale_src_b_mux.alu_src_b), line:8:54, endln:8:63
    |vpiParent:
    \_Module: work@vscale_src_b_mux (work@vscale_src_b_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_b_mux.v, line:4:1, endln:21:10
    |vpiTypespec:
    \_RefTypespec: (work@vscale_src_b_mux.alu_src_b), line:8:32, endln:8:35
      |vpiParent:
      \_Net: (work@vscale_src_b_mux.alu_src_b), line:8:54, endln:8:63
      |vpiFullName:work@vscale_src_b_mux.alu_src_b
      |vpiActual:
      \_LogicTypespec: , line:8:32, endln:8:35
    |vpiName:alu_src_b
    |vpiFullName:work@vscale_src_b_mux.alu_src_b
    |vpiNetType:48
  |vpiDefName:work@vscale_src_b_mux
  |vpiNet:
  \_Net: (work@vscale_src_b_mux.src_b_sel), line:5:54, endln:5:63
  |vpiNet:
  \_Net: (work@vscale_src_b_mux.imm), line:6:54, endln:6:57
  |vpiNet:
  \_Net: (work@vscale_src_b_mux.rs2_data), line:7:54, endln:7:62
  |vpiNet:
  \_Net: (work@vscale_src_b_mux.alu_src_b), line:8:54, endln:8:63
  |vpiPort:
  \_Port: (src_b_sel), line:5:54, endln:5:63
    |vpiParent:
    \_Module: work@vscale_src_b_mux (work@vscale_src_b_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_b_mux.v, line:4:1, endln:21:10
    |vpiName:src_b_sel
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@vscale_src_b_mux.src_b_sel), line:5:31, endln:5:53
      |vpiParent:
      \_Port: (src_b_sel), line:5:54, endln:5:63
      |vpiFullName:work@vscale_src_b_mux.src_b_sel
      |vpiActual:
      \_LogicTypespec: , line:5:31, endln:5:53
  |vpiPort:
  \_Port: (imm), line:6:54, endln:6:57
    |vpiParent:
    \_Module: work@vscale_src_b_mux (work@vscale_src_b_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_b_mux.v, line:4:1, endln:21:10
    |vpiName:imm
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@vscale_src_b_mux.imm), line:6:31, endln:6:45
      |vpiParent:
      \_Port: (imm), line:6:54, endln:6:57
      |vpiFullName:work@vscale_src_b_mux.imm
      |vpiActual:
      \_LogicTypespec: , line:6:31, endln:6:45
  |vpiPort:
  \_Port: (rs2_data), line:7:54, endln:7:62
    |vpiParent:
    \_Module: work@vscale_src_b_mux (work@vscale_src_b_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_b_mux.v, line:4:1, endln:21:10
    |vpiName:rs2_data
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@vscale_src_b_mux.rs2_data), line:7:31, endln:7:45
      |vpiParent:
      \_Port: (rs2_data), line:7:54, endln:7:62
      |vpiFullName:work@vscale_src_b_mux.rs2_data
      |vpiActual:
      \_LogicTypespec: , line:6:31, endln:6:45
  |vpiPort:
  \_Port: (alu_src_b), line:8:54, endln:8:63
    |vpiParent:
    \_Module: work@vscale_src_b_mux (work@vscale_src_b_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_b_mux.v, line:4:1, endln:21:10
    |vpiName:alu_src_b
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@vscale_src_b_mux.alu_src_b), line:8:32, endln:8:35
      |vpiParent:
      \_Port: (alu_src_b), line:8:54, endln:8:63
      |vpiFullName:work@vscale_src_b_mux.alu_src_b
      |vpiActual:
      \_LogicTypespec: , line:8:32, endln:8:35
  |vpiProcess:
  \_Always: , line:12:4, endln:19:7
    |vpiParent:
    \_Module: work@vscale_src_b_mux (work@vscale_src_b_mux), file:${SURELOG_DIR}/third_party/tests/RiscV/src/main/verilog/vscale_src_b_mux.v, line:4:1, endln:21:10
    |vpiStmt:
    \_EventControl: , line:12:11, endln:12:15
      |vpiParent:
      \_Always: , line:12:4, endln:19:7
      |vpiStmt:
      \_Begin: (work@vscale_src_b_mux), line:12:16, endln:19:7
        |vpiParent:
        \_EventControl: , line:12:11, endln:12:15
        |vpiFullName:work@vscale_src_b_mux
        |vpiStmt:
        \_CaseStmt: , line:13:7, endln:18:14
          |vpiParent:
          \_Begin: (work@vscale_src_b_mux), line:12:16, endln:19:7
          |vpiCaseType:1
          |vpiCondition:
          \_RefObj: (work@vscale_src_b_mux.src_b_sel), line:13:13, endln:13:22
            |vpiParent:
            \_CaseStmt: , line:13:7, endln:18:14
            |vpiName:src_b_sel
            |vpiFullName:work@vscale_src_b_mux.src_b_sel
            |vpiActual:
            \_Net: (work@vscale_src_b_mux.src_b_sel), line:5:54, endln:5:63
          |vpiCaseItem:
          \_CaseItem: , line:14:9, endln:14:43
            |vpiParent:
            \_CaseStmt: , line:13:7, endln:18:14
            |vpiExpr:
            \_Constant: , line:7:20, endln:7:39
              |vpiParent:
              \_CaseItem: , line:14:9, endln:14:43
              |vpiDecompile:2'd0
              |vpiSize:2
              |DEC:0
              |vpiConstType:1
            |vpiStmt:
            \_Assignment: , line:14:22, endln:14:42
              |vpiParent:
              \_CaseItem: , line:14:9, endln:14:43
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_RefObj: (work@vscale_src_b_mux.rs2_data), line:14:34, endln:14:42
                |vpiParent:
                \_Assignment: , line:14:22, endln:14:42
                |vpiName:rs2_data
                |vpiFullName:work@vscale_src_b_mux.rs2_data
                |vpiActual:
                \_Net: (work@vscale_src_b_mux.rs2_data), line:7:54, endln:7:62
              |vpiLhs:
              \_RefObj: (work@vscale_src_b_mux.alu_src_b), line:14:22, endln:14:31
                |vpiParent:
                \_Assignment: , line:14:22, endln:14:42
                |vpiName:alu_src_b
                |vpiFullName:work@vscale_src_b_mux.alu_src_b
                |vpiActual:
                \_Net: (work@vscale_src_b_mux.alu_src_b), line:8:54, endln:8:63
          |vpiCaseItem:
          \_CaseItem: , line:15:9, endln:15:38
            |vpiParent:
            \_CaseStmt: , line:13:7, endln:18:14
            |vpiExpr:
            \_Constant: , line:8:20, endln:8:39
              |vpiParent:
              \_CaseItem: , line:15:9, endln:15:38
              |vpiDecompile:2'd1
              |vpiSize:2
              |DEC:1
              |vpiConstType:1
            |vpiStmt:
            \_Assignment: , line:15:22, endln:15:37
              |vpiParent:
              \_CaseItem: , line:15:9, endln:15:38
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_RefObj: (work@vscale_src_b_mux.imm), line:15:34, endln:15:37
                |vpiParent:
                \_Assignment: , line:15:22, endln:15:37
                |vpiName:imm
                |vpiFullName:work@vscale_src_b_mux.imm
                |vpiActual:
                \_Net: (work@vscale_src_b_mux.imm), line:6:54, endln:6:57
              |vpiLhs:
              \_RefObj: (work@vscale_src_b_mux.alu_src_b), line:15:22, endln:15:31
                |vpiParent:
                \_Assignment: , line:15:22, endln:15:37
                |vpiName:alu_src_b
                |vpiFullName:work@vscale_src_b_mux.alu_src_b
                |vpiActual:
                \_Net: (work@vscale_src_b_mux.alu_src_b), line:8:54, endln:8:63
          |vpiCaseItem:
          \_CaseItem: , line:16:9, endln:16:37
            |vpiParent:
            \_CaseStmt: , line:13:7, endln:18:14
            |vpiExpr:
            \_Constant: , line:9:20, endln:9:39
              |vpiParent:
              \_CaseItem: , line:16:9, endln:16:37
              |vpiDecompile:2'd2
              |vpiSize:2
              |DEC:2
              |vpiConstType:1
            |vpiStmt:
            \_Assignment: , line:16:23, endln:16:36
              |vpiParent:
              \_CaseItem: , line:16:9, endln:16:37
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_Constant: , line:16:35, endln:16:36
                |vpiParent:
                \_Assignment: , line:16:23, endln:16:36
                |vpiDecompile:4
                |vpiSize:64
                |UINT:4
                |vpiConstType:9
              |vpiLhs:
              \_RefObj: (work@vscale_src_b_mux.alu_src_b), line:16:23, endln:16:32
                |vpiParent:
                \_Assignment: , line:16:23, endln:16:36
                |vpiName:alu_src_b
                |vpiFullName:work@vscale_src_b_mux.alu_src_b
                |vpiActual:
                \_Net: (work@vscale_src_b_mux.alu_src_b), line:8:54, endln:8:63
          |vpiCaseItem:
          \_CaseItem: , line:17:9, endln:17:33
            |vpiParent:
            \_CaseStmt: , line:13:7, endln:18:14
            |vpiStmt:
            \_Assignment: , line:17:19, endln:17:32
              |vpiParent:
              \_CaseItem: , line:17:9, endln:17:33
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_Constant: , line:17:31, endln:17:32
                |vpiParent:
                \_Assignment: , line:17:19, endln:17:32
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_RefObj: (work@vscale_src_b_mux.alu_src_b), line:17:19, endln:17:28
                |vpiParent:
                \_Assignment: , line:17:19, endln:17:32
                |vpiName:alu_src_b
                |vpiFullName:work@vscale_src_b_mux.alu_src_b
                |vpiActual:
                \_Net: (work@vscale_src_b_mux.alu_src_b), line:8:54, endln:8:63
    |vpiAlwaysType:1
|vpiTypespec:
\_ModuleTypespec: (vscale_PC_mux)
|vpiTypespec:
\_ModuleTypespec: (vscale_alu)
|vpiTypespec:
\_ModuleTypespec: (vscale_core)
|vpiTypespec:
\_ModuleTypespec: (vscale_csr_file)
|vpiTypespec:
\_ModuleTypespec: (vscale_ctrl)
|vpiTypespec:
\_ModuleTypespec: (vscale_dp_hasti_sram)
|vpiTypespec:
\_ModuleTypespec: (vscale_hasti_bridge)
|vpiTypespec:
\_ModuleTypespec: (vscale_hex_tb)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:vscale_hex_tb
  |vpiModule:
  \_Module: work@vscale_hex_tb (work@vscale_hex_tb), file:${SURELOG_DIR}/third_party/tests/RiscV/src/test/verilog/vscale_hex_tb.v, line:4:1, endln:90:10
|vpiTypespec:
\_ModuleTypespec: (vscale_imm_gen)
|vpiTypespec:
\_ModuleTypespec: (vscale_mul_div)
|vpiTypespec:
\_ModuleTypespec: (vscale_pipeline)
|vpiTypespec:
\_ModuleTypespec: (vscale_regfile)
|vpiTypespec:
\_ModuleTypespec: (vscale_sim_top)
|vpiTypespec:
\_ModuleTypespec: (vscale_src_a_mux)
|vpiTypespec:
\_ModuleTypespec: (vscale_src_b_mux)
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 14
