Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 17:28:26 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/spree_submodules/store_data_translator/post_route_timing.rpt
| Design       : store_data_translator
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
d_address[1]                   d_writedataout[24]             inf           
d_address[1]                   d_writedataout[29]             inf           
d_address[1]                   d_writedataout[30]             inf           
store_size[1]                  d_writedataout[26]             inf           
store_size[1]                  d_writedataout[27]             inf           
d_address[1]                   d_writedataout[28]             inf           
d_address[1]                   d_writedataout[31]             inf           
d_address[1]                   d_writedataout[25]             inf           
store_size[0]                  d_byteena[0]                   inf           
store_size[1]                  d_byteena[1]                   inf           
store_size[0]                  d_byteena[2]                   inf           
store_size[1]                  d_byteena[3]                   inf           
write_data[0]                  d_writedataout[0]              inf           
d_address[0]                   d_writedataout[10]             inf           
d_address[0]                   d_writedataout[11]             inf           
d_address[0]                   d_writedataout[12]             inf           
d_address[0]                   d_writedataout[13]             inf           
d_address[0]                   d_writedataout[14]             inf           
d_address[0]                   d_writedataout[15]             inf           
d_address[0]                   d_writedataout[16]             inf           
d_address[0]                   d_writedataout[17]             inf           
d_address[0]                   d_writedataout[18]             inf           
d_address[0]                   d_writedataout[19]             inf           
write_data[1]                  d_writedataout[1]              inf           
d_address[0]                   d_writedataout[20]             inf           
d_address[0]                   d_writedataout[21]             inf           
d_address[0]                   d_writedataout[22]             inf           
d_address[0]                   d_writedataout[23]             inf           
write_data[2]                  d_writedataout[2]              inf           
write_data[3]                  d_writedataout[3]              inf           
write_data[4]                  d_writedataout[4]              inf           
write_data[5]                  d_writedataout[5]              inf           
write_data[6]                  d_writedataout[6]              inf           
write_data[7]                  d_writedataout[7]              inf           
d_address[0]                   d_writedataout[8]              inf           
d_address[0]                   d_writedataout[9]              inf           



