ARM GAS  /tmp/ccb3Yg8d.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"arm_nn_vec_mat_mul_result_acc_s8.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.arm_nn_vec_mat_mul_result_acc_s8,"ax",%progbits
  18              		.align	1
  19              		.global	arm_nn_vec_mat_mul_result_acc_s8
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	arm_nn_vec_mat_mul_result_acc_s8:
  27              	.LVL0:
  28              	.LFB47:
  29              		.file 1 "Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_
   1:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** /*
   2:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****  * SPDX-FileCopyrightText: Copyright 2022-2023 Arm Limited and/or its affiliates <open-source-offic
   3:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****  *
   4:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****  * SPDX-License-Identifier: Apache-2.0
   5:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****  *
   6:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
   7:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****  * not use this file except in compliance with the License.
   8:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****  * You may obtain a copy of the License at
   9:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****  *
  10:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****  * www.apache.org/licenses/LICENSE-2.0
  11:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****  *
  12:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****  * Unless required by applicable law or agreed to in writing, software
  13:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  14:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  15:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****  * See the License for the specific language governing permissions and
  16:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****  * limitations under the License.
  17:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****  */
  18:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
  19:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** /* ----------------------------------------------------------------------
  20:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****  * Project:      CMSIS NN Library
  21:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****  * Title:        arm_nn_vec_mat_mul_result_acc_s8.c
  22:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****  * Description:  Multiplies a matrix by a vector and accumulate with output.
  23:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****  *
  24:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****  * $Date:        20 January 2023
  25:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****  * $Revision:    V.1.2.0
  26:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****  *
  27:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****  * Target :  Arm(R) M-Profile Architecture
  28:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****  *
  29:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****  * -------------------------------------------------------------------- */
ARM GAS  /tmp/ccb3Yg8d.s 			page 2


  30:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
  31:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** #include "arm_nnsupportfunctions.h"
  32:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
  33:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** /**
  34:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****  * @ingroup groupSupport
  35:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****  */
  36:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
  37:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** /**
  38:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****  * @addtogroup supportLSTM
  39:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****  * @{
  40:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****  */
  41:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
  42:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** /*
  43:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****  *  Refer to header file for details.
  44:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****  */
  45:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** void arm_nn_vec_mat_mul_result_acc_s8(const int8_t *lhs_in,
  46:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                                       const int8_t *rhs_in,
  47:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                                       const int32_t *bias,
  48:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                                       int16_t *dst,
  49:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                                       const int32_t dst_offset,
  50:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                                       const int32_t dst_multiplier,
  51:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                                       const int32_t dst_shift,
  52:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                                       const int32_t rhs_cols,
  53:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                                       const int32_t rhs_rows,
  54:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                                       const int32_t batch)
  55:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** {
  30              		.loc 1 55 1 view -0
  31              		.cfi_startproc
  32              		@ args = 24, pretend = 0, frame = 56
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 55 1 is_stmt 0 view .LVU1
  35 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 36
  38              		.cfi_offset 4, -36
  39              		.cfi_offset 5, -32
  40              		.cfi_offset 6, -28
  41              		.cfi_offset 7, -24
  42              		.cfi_offset 8, -20
  43              		.cfi_offset 9, -16
  44              		.cfi_offset 10, -12
  45              		.cfi_offset 11, -8
  46              		.cfi_offset 14, -4
  47 0004 8FB0     		sub	sp, sp, #60
  48              	.LCFI1:
  49              		.cfi_def_cfa_offset 96
  50 0006 0C90     		str	r0, [sp, #48]
  51 0008 0D91     		str	r1, [sp, #52]
  52 000a 1446     		mov	r4, r2
  53 000c 199D     		ldr	r5, [sp, #100]
  54 000e DDF86CA0 		ldr	r10, [sp, #108]
  56:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****     for (int i_batch = 0; i_batch < batch; ++i_batch)
  55              		.loc 1 56 5 is_stmt 1 view .LVU2
  56              	.LBB103:
  57              		.loc 1 56 10 view .LVU3
  58              	.LVL1:
  59              		.loc 1 56 14 is_stmt 0 view .LVU4
ARM GAS  /tmp/ccb3Yg8d.s 			page 3


  60 0012 0022     		movs	r2, #0
  61              	.LVL2:
  62              		.loc 1 56 14 view .LVU5
  63 0014 0B92     		str	r2, [sp, #44]
  64 0016 9C46     		mov	ip, r3
  65              		.loc 1 56 5 view .LVU6
  66 0018 D2E0     		b	.L2
  67              	.LVL3:
  68              	.L37:
  69              	.LBB104:
  70              	.LBB105:
  71              	.LBB106:
  57:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****     {
  58:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****         const int8_t *rhs = rhs_in;
  59:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****         const int8_t *lhs = lhs_in + i_batch * rhs_cols;
  60:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
  61:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** #if defined(ARM_MATH_MVEI)
  62:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****         const int32_t row_loop_cnt = rhs_rows / 4;
  63:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
  64:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****         for (int i_row_loop_cnt = 0; i_row_loop_cnt < row_loop_cnt; i_row_loop_cnt++)
  65:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****         {
  66:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             int32_t acc_0 = 0;
  67:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             int32_t acc_1 = 0;
  68:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             int32_t acc_2 = 0;
  69:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             int32_t acc_3 = 0;
  70:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
  71:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             const int8_t *lhs_vec = lhs;
  72:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             const int8_t *rhs_0 = rhs;
  73:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             const int8_t *rhs_1 = rhs + rhs_cols;
  74:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             const int8_t *rhs_2 = rhs + 2 * rhs_cols;
  75:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             const int8_t *rhs_3 = rhs + 3 * rhs_cols;
  76:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
  77:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             int32_t col_cnt = rhs_cols;
  78:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
  79:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             while (col_cnt > 0)
  80:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             {
  81:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 mve_pred16_t p = vctp8q(col_cnt);
  82:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 col_cnt -= 16;
  83:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
  84:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 const int8x16_t input = vldrbq_z_s8(lhs_vec, p);
  85:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
  86:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 const int8x16_t ker_0 = vldrbq_z_s8(rhs_0, p);
  87:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 acc_0 = vmladavaq_p_s8(acc_0, ker_0, input, p);
  88:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
  89:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 const int8x16_t ker_1 = vldrbq_z_s8(rhs_1, p);
  90:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 acc_1 = vmladavaq_p_s8(acc_1, ker_1, input, p);
  91:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
  92:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 const int8x16_t ker_2 = vldrbq_z_s8(rhs_2, p);
  93:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 acc_2 = vmladavaq_p_s8(acc_2, ker_2, input, p);
  94:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
  95:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 const int8x16_t ker_3 = vldrbq_z_s8(rhs_3, p);
  96:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 acc_3 = vmladavaq_p_s8(acc_3, ker_3, input, p);
  97:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
  98:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 lhs_vec += 16;
  99:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 rhs_0 += 16;
 100:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 rhs_1 += 16;
 101:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 rhs_2 += 16;
ARM GAS  /tmp/ccb3Yg8d.s 			page 4


 102:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 rhs_3 += 16;
 103:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             }
 104:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             rhs += 4 * rhs_cols;
 105:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 106:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             int32x4_t acc = {acc_0, acc_1, acc_2, acc_3};
 107:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             int32x4_t b = vldrwq_s32(bias);
 108:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             acc = vaddq_s32(acc, b);
 109:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             bias += 4;
 110:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 111:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             acc = arm_requantize_mve(acc, dst_multiplier, dst_shift);
 112:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             acc = vaddq_s32(acc, vdupq_n_s32(dst_offset));
 113:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 114:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             acc = vaddq_s32(acc, vldrhq_s32(dst));
 115:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 116:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             acc = vmaxq_s32(acc, vdupq_n_s32(NN_Q15_MIN));
 117:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             acc = vminq_s32(acc, vdupq_n_s32(NN_Q15_MAX));
 118:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 119:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             vstrhq_s32(dst, acc);
 120:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             dst += 4;
 121:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****         }
 122:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 123:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****         const int loop_cnt = rhs_rows % 4;
 124:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****         for (int i_row_loop_cnt = 0; i_row_loop_cnt < loop_cnt; i_row_loop_cnt++)
 125:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****         {
 126:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             int32_t acc_0 = 0;
 127:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             const int8_t *lhs_vec = lhs;
 128:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             const int8_t *rhs_0 = rhs;
 129:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             int32_t col_cnt = rhs_cols;
 130:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 131:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             while (col_cnt > 0)
 132:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             {
 133:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 mve_pred16_t p = vctp8q(col_cnt);
 134:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 col_cnt -= 16;
 135:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 const int8x16_t input = vldrbq_z_s8(lhs_vec, p);
 136:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 137:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 const int8x16_t ker_0 = vldrbq_z_s8(rhs_0, p);
 138:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 acc_0 = vmladavaq_p_s8(acc_0, ker_0, input, p);
 139:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 140:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 lhs_vec += 16;
 141:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 rhs_0 += 16;
 142:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             }
 143:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             rhs += rhs_cols;
 144:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 145:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             acc_0 += *bias;
 146:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             bias++;
 147:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 148:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             acc_0 = arm_nn_requantize(acc_0, dst_multiplier, dst_shift);
 149:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             acc_0 += dst_offset + *dst;
 150:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 151:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             // Clamp the result
 152:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             acc_0 = CLAMP(acc_0, NN_Q15_MAX, NN_Q15_MIN);
 153:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             *dst++ = (int16_t)acc_0;
 154:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****         }
 155:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 156:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** #elif defined(ARM_MATH_DSP)
 157:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****         const int32_t row_loop_cnt = rhs_rows / 2;
 158:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
ARM GAS  /tmp/ccb3Yg8d.s 			page 5


 159:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****         for (int32_t i = 0; i < row_loop_cnt; i++)
 160:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****         {
 161:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             int32_t acc_0 = *bias++;
 162:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             int32_t acc_1 = *bias++;
 163:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 164:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             const int32_t col_loop_cnt = rhs_cols / 4;
  72              		.loc 1 164 27 view .LVU7
  73 001a 0AF10309 		add	r9, r10, #3
  74 001e 9EE0     		b	.L4
  75              	.LVL4:
  76              	.L38:
 165:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 166:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             const int8_t *lhs_vec = lhs;
 167:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             const int8_t *rhs_0 = rhs;
 168:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             const int8_t *rhs_1 = rhs + rhs_cols;
 169:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             rhs += 2 * rhs_cols;
 170:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 171:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             for (int j = col_loop_cnt; j != 0; j--)
 172:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             {
 173:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 int32_t vec_0 = arm_nn_read_s8x4_ia(&lhs_vec);
 174:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 int32_t vec_1 = SXTB16_RORn((uint32_t)vec_0, 8);
 175:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 176:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 vec_0 = SXTB16(vec_0);
 177:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 178:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 int32_t ker_0 = arm_nn_read_s8x4_ia(&rhs_0);
 179:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 int32_t ker_1 = SXTB16_RORn((uint32_t)ker_0, 8);
 180:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 acc_0 = SMLAD(ker_1, vec_1, acc_0);
 181:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 182:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 ker_0 = SXTB16(ker_0);
 183:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 acc_0 = SMLAD(ker_0, vec_0, acc_0);
 184:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 185:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 ker_0 = arm_nn_read_s8x4_ia(&rhs_1);
 186:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 ker_1 = SXTB16_RORn((uint32_t)ker_0, 8);
 187:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 acc_1 = SMLAD(ker_1, vec_1, acc_1);
 188:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 189:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 ker_0 = SXTB16(ker_0);
 190:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 acc_1 = SMLAD(ker_0, vec_0, acc_1);
 191:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             }
 192:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 193:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             for (int k = col_loop_cnt * 4; k < rhs_cols; k++)
  77              		.loc 1 193 13 is_stmt 1 view .LVU8
  78              	.LBB107:
  79              		.loc 1 193 18 view .LVU9
  80              		.loc 1 193 22 is_stmt 0 view .LVU10
  81 0020 4FEA8909 		lsl	r9, r9, #2
  82              	.LVL5:
  83              		.loc 1 193 13 view .LVU11
  84 0024 0BE0     		b	.L7
  85              	.L8:
  86              	.LBB108:
 194:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             {
 195:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 const int32_t lhs_temp = *lhs_vec;
  87              		.loc 1 195 17 is_stmt 1 discriminator 3 view .LVU12
  88              		.loc 1 195 42 is_stmt 0 discriminator 3 view .LVU13
  89 0026 18F9013B 		ldrsb	r3, [r8], #1
  90              	.LVL6:
 196:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 lhs_vec++;
ARM GAS  /tmp/ccb3Yg8d.s 			page 6


  91              		.loc 1 196 17 is_stmt 1 discriminator 3 view .LVU14
 197:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 acc_0 += lhs_temp * (*rhs_0);
  92              		.loc 1 197 17 discriminator 3 view .LVU15
  93              		.loc 1 197 38 is_stmt 0 discriminator 3 view .LVU16
  94 002a 17F9011B 		ldrsb	r1, [r7], #1
  95              	.LVL7:
  96              		.loc 1 197 23 discriminator 3 view .LVU17
  97 002e 03FB0100 		mla	r0, r3, r1, r0
  98              	.LVL8:
 198:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 rhs_0++;
  99              		.loc 1 198 17 is_stmt 1 discriminator 3 view .LVU18
 199:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 acc_1 += lhs_temp * (*rhs_1);
 100              		.loc 1 199 17 discriminator 3 view .LVU19
 101              		.loc 1 199 38 is_stmt 0 discriminator 3 view .LVU20
 102 0032 1EF9011B 		ldrsb	r1, [lr], #1
 103              	.LVL9:
 104              		.loc 1 199 23 discriminator 3 view .LVU21
 105 0036 03FB0122 		mla	r2, r3, r1, r2
 106              	.LVL10:
 200:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 rhs_1++;
 107              		.loc 1 200 17 is_stmt 1 discriminator 3 view .LVU22
 108              		.loc 1 200 17 is_stmt 0 discriminator 3 view .LVU23
 109              	.LBE108:
 193:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             {
 110              		.loc 1 193 58 is_stmt 1 discriminator 3 view .LVU24
 193:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             {
 111              		.loc 1 193 59 is_stmt 0 discriminator 3 view .LVU25
 112 003a 09F10109 		add	r9, r9, #1
 113              	.LVL11:
 114              	.L7:
 193:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             {
 115              		.loc 1 193 44 is_stmt 1 discriminator 1 view .LVU26
 193:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             {
 116              		.loc 1 193 13 is_stmt 0 discriminator 1 view .LVU27
 117 003e D145     		cmp	r9, r10
 118 0040 F1DB     		blt	.L8
 193:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             {
 119              		.loc 1 193 13 discriminator 1 view .LVU28
 120              	.LBE107:
 201:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             }
 202:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 203:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             acc_0 = arm_nn_requantize(acc_0, dst_multiplier, dst_shift);
 121              		.loc 1 203 13 is_stmt 1 view .LVU29
 122              	.LVL12:
 123              	.LBB109:
 124              	.LBI109:
 125              		.file 2 "Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h"
   1:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /*
   2:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * SPDX-FileCopyrightText: Copyright 2010-2023 Arm Limited and/or its affiliates <open-source-offic
   3:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
   4:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * SPDX-License-Identifier: Apache-2.0
   5:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
   6:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
   7:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * not use this file except in compliance with the License.
   8:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * You may obtain a copy of the License at
   9:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
  10:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * www.apache.org/licenses/LICENSE-2.0
ARM GAS  /tmp/ccb3Yg8d.s 			page 7


  11:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
  12:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Unless required by applicable law or agreed to in writing, software
  13:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  14:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  15:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * See the License for the specific language governing permissions and
  16:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * limitations under the License.
  17:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
  18:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  19:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /* ----------------------------------------------------------------------
  20:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Project:      CMSIS NN Library
  21:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Title:        arm_nnsupportfunctions.h
  22:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Description:  Public header file of support functions for CMSIS NN Library
  23:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
  24:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * $Date:        13 Februari 2023
  25:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * $Revision:    V.15.0.0
  26:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
  27:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Target :  Arm(R) M-Profile Architecture
  28:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * -------------------------------------------------------------------- */
  29:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  30:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #ifndef _ARM_NNSUPPORTFUNCTIONS_H_
  31:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define _ARM_NNSUPPORTFUNCTIONS_H_
  32:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  33:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #include "Internal/arm_nn_compiler.h"
  34:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #include "arm_nn_math_types.h"
  35:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #include "arm_nn_types.h"
  36:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  37:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #include <stdbool.h>
  38:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  39:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #ifdef __cplusplus
  40:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** extern "C" {
  41:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #endif
  42:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  43:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define USE_FAST_DW_CONV_S16_FUNCTION(dw_conv_params, filter_dims, input_dims)                     
  44:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     (dw_conv_params->ch_mult == 1 && dw_conv_params->dilation.w == 1 && dw_conv_params->dilation.h 
  45:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****      filter_dims->w * filter_dims->h < 512)
  46:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  47:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define LEFT_SHIFT(_shift) (_shift > 0 ? _shift : 0)
  48:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define RIGHT_SHIFT(_shift) (_shift > 0 ? 0 : -_shift)
  49:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MASK_IF_ZERO(x) (x) == 0 ? ~0 : 0
  50:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MASK_IF_NON_ZERO(x) (x) != 0 ? ~0 : 0
  51:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define SELECT_USING_MASK(mask, a, b) ((mask) & (a)) ^ (~(mask) & (b))
  52:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  53:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MAX(A, B) ((A) > (B) ? (A) : (B))
  54:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MIN(A, B) ((A) < (B) ? (A) : (B))
  55:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define CLAMP(x, h, l) MAX(MIN((x), (h)), (l))
  56:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define REDUCE_MULTIPLIER(_mult) ((_mult < 0x7FFF0000) ? ((_mult + (1 << 15)) >> 16) : 0x7FFF)
  57:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  58:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // Number of channels processed in a block for DW Conv(MVE)
  59:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // Requirement: Greater than 0 & less than 128
  60:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // This can be fine tuned to match number of input channels for best performance.
  61:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // A layer with lower number of channels than CH_IN_BLOCK_MVE will result in higher
  62:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // scratch buffer usage and a layer with higher number of channels than CH_IN_BLOCK_MVE
  63:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // will result in lower scratch buffer usage.
  64:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define CH_IN_BLOCK_MVE (124)
  65:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  66:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
  67:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief definition to pack four 8 bit values.
ARM GAS  /tmp/ccb3Yg8d.s 			page 8


  68:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
  69:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define PACK_S8x4_32x1(v0, v1, v2, v3)                                                             
  70:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     ((((int32_t)(v0) << 0) & (int32_t)0x000000FF) | (((int32_t)(v1) << 8) & (int32_t)0x0000FF00) | 
  71:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****      (((int32_t)(v2) << 16) & (int32_t)0x00FF0000) | (((int32_t)(v3) << 24) & (int32_t)0xFF000000))
  72:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  73:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
  74:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief definition to pack two 16 bit values.
  75:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
  76:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define PACK_Q15x2_32x1(v0, v1) (((int32_t)v0 & (int32_t)0xFFFF) | ((int32_t)v1 << 16))
  77:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  78:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
  79:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Union for SIMD access of q31/s16/s8 types
  80:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
  81:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** union arm_nnword
  82:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
  83:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t word;
  84:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     /**< q31 type */
  85:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int16_t half_words[2];
  86:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     /**< s16 type */
  87:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int8_t bytes[4];
  88:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     /**< s8 type */
  89:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** };
  90:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  91:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
  92:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Union for data type long long
  93:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
  94:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** struct arm_nn_double
  95:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
  96:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     uint32_t low;
  97:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t high;
  98:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** };
  99:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 100:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** union arm_nn_long_long
 101:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 102:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int64_t long_long;
 103:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     struct arm_nn_double word;
 104:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** };
 105:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 106:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 107:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @defgroup groupSupport Private
 108:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 109:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Internal Support functions. Not intended to be called direclty by a CMSIS-NN user.
 110:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 111:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 112:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 113:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 114:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @defgroup supportConversion Data Conversion
 115:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 116:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Perform data type conversion in-between neural network operations
 117:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 118:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 119:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 120:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 121:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Converts the elements from a s8 vector to a s16 vector with an added offset
 122:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    src        pointer to the s8 input vector
 123:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]   dst        pointer to the s16 output vector
 124:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    block_size length of the input vector
ARM GAS  /tmp/ccb3Yg8d.s 			page 9


 125:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    offset     s8 offset to be added to each input vector element.
 126:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 127:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * \par Description:
 128:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 129:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * The equation used for the conversion process is:
 130:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 131:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * <pre>
 132:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *  dst[n] = (int16_t) src[n] + offset;   0 <= n < block_size.
 133:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * </pre>
 134:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 135:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 136:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** void arm_q7_to_q15_with_offset(const int8_t *src, int16_t *dst, uint32_t block_size, int16_t offset
 137:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 138:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 139:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Depthwise conv on an im2col buffer where the input channel equals output channel.
 140:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    row     pointer to row
 141:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    col     pointer to im2col buffer, always consists of 2 columns.
 142:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    num_ch   number of channels
 143:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    out_shift  pointer to per output channel requantization shift parameter.
 144:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    out_mult   pointer to per output channel requantization multiplier parameter.
 145:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    out_offset      output tensor offset.
 146:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    activation_min   minimum value to clamp the output to. Range : int8
 147:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    activation_max   maximum value to clamp the output to. Range : int8
 148:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    kernel_size   number of elements in one column.
 149:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    output_bias per output channel bias. Range : int32
 150:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]   out         pointer to output
 151:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function returns one of the two
 152:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              1. The incremented output pointer for a successful operation or
 153:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              2. NULL if implementation is not available.
 154:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 155:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @details     Supported framework: TensorFlow Lite micro.
 156:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 157:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** int8_t *arm_nn_depthwise_conv_s8_core(const int8_t *row,
 158:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int16_t *col,
 159:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const uint16_t num_ch,
 160:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t *out_shift,
 161:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t *out_mult,
 162:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t out_offset,
 163:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t activation_min,
 164:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t activation_max,
 165:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const uint16_t kernel_size,
 166:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t *const output_bias,
 167:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       int8_t *out);
 168:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 169:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 170:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief General Matrix-multiplication function with per-channel requantization.
 171:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       input_row    pointer to row operand
 172:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       input_col    pointer to col operand
 173:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_ch    number of rows of input_row
 174:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       col_batches  number of column batches. Range: 1 to 4
 175:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_shift  pointer to per output channel requantization shift parameter.
 176:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_mult   pointer to per output channel requantization multiplier parameter
 177:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_offset    output tensor offset.
 178:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       col_offset    input tensor(col) offset.
 179:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_offset    kernel offset(row). Not used.
 180:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_activation_min   minimum value to clamp the output to. Range : int8
 181:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_activation_max   maximum value to clamp the output to. Range : int8
ARM GAS  /tmp/ccb3Yg8d.s 			page 10


 182:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_len       number of elements in each row
 183:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       bias          per output channel bias. Range : int32
 184:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in,out]   out           pointer to output
 185:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function returns one of the two
 186:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              1. The incremented output pointer for a successful operation or
 187:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              2. NULL if implementation is not available.
 188:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 189:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @details   Supported framework: TensorFlow Lite
 190:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 191:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** int8_t *arm_nn_mat_mult_s8(const int8_t *input_row,
 192:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int8_t *input_col,
 193:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const uint16_t output_ch,
 194:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const uint16_t col_batches,
 195:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int32_t *output_shift,
 196:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int32_t *output_mult,
 197:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int32_t out_offset,
 198:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int32_t col_offset,
 199:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int32_t row_offset,
 200:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int16_t out_activation_min,
 201:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int16_t out_activation_max,
 202:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const uint16_t row_len,
 203:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int32_t *const bias,
 204:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            int8_t *out);
 205:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 206:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Matrix-multiplication function for convolution with per-channel requantization for 16 bit
 207:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       input_a     pointer to operand A
 208:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       input_b     pointer to operand B, always consists of 2 vectors.
 209:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_ch   number of rows of A
 210:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_shift  pointer to per output channel requantization shift parameter.
 211:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_mult   pointer to per output channel requantization multiplier parameter.
 212:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       activation_min   minimum value to clamp the output to. Range : int16
 213:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       activation_max   maximum value to clamp the output to. Range : int16
 214:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       num_col_a   number of columns of A
 215:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_bias per output channel bias. Range : int64
 216:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in,out]   out_0       pointer to output
 217:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function returns one of the two
 218:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              1. The incremented output pointer for a successful operation or
 219:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              2. NULL if implementation is not available.
 220:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 221:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @details   This function does the matrix multiplication of weight matrix for all output channels
 222:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *            with 2 columns from im2col and produces two elements/output_channel. The outputs are
 223:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *            clamped in the range provided by activation min and max.
 224:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *            Supported framework: TensorFlow Lite micro.
 225:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 226:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** int16_t *arm_nn_mat_mult_kernel_s16(const int8_t *input_a,
 227:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int16_t *input_b,
 228:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int32_t output_ch,
 229:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int32_t *out_shift,
 230:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int32_t *out_mult,
 231:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int16_t activation_min,
 232:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int16_t activation_max,
 233:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int32_t num_col_a,
 234:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int64_t *const output_bias,
 235:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     int16_t *out_0);
 236:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 237:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 238:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief General Vector by Matrix multiplication with requantization and storage of result.
ARM GAS  /tmp/ccb3Yg8d.s 			page 11


 239:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_elements          number of row elements
 240:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       skipped_row_elements  number of row elements skipped due to padding.
 241:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                        row_elements + skipped_row_elements = (kernel_x * kernel_
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_base_ref          pointer to row operand
 243:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       col_base_ref          pointer to col operand
 244:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]      out_ch                Number of output channels
 245:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       conv_params           Pointer to convolution parameters like offsets and activa
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       quant_params          Pointer to per-channel quantization parameters
 247:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       bias                  Pointer to optional per-channel bias
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]      output                Pointer to output where int8 results are stored.
 249:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function performs matrix(row_base_ref) multiplication with vector(col_base_ref) 
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *             scaled result is stored in memory.
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 252:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @details Pseudo-code
 253:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *      *output = 0
 254:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *      sum_col = 0
 255:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *      for (j = 0; j < out_ch; j++)
 256:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *      for (i = 0; i < row_elements; i++)
 257:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *          *output += row_base_ref[i] * col_base_ref[i]
 258:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *          sum_col += col_base_ref[i]
 259:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *      scale sum_col using quant_params and bias
 260:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *      store result in 'output'
 261:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 262:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 263:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 264:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_mat_mul_core_1x_s8(int32_t row_elements,
 265:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t skipped_row_elements,
 266:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int8_t *row_base_ref,
 267:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int8_t *col_base_ref,
 268:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t out_ch,
 269:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const cmsis_nn_conv_params *conv_params,
 270:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const cmsis_nn_per_channel_quant_params *quant_params
 271:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t *bias,
 272:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               int8_t *output);
 273:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 274:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 275:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Matrix-multiplication with requantization & activation function for four rows and one col
 276:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_elements  number of row elements
 277:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       offset        offset between rows. Can be the same as row_elements.
 278:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                For e.g, in a 1x1 conv scenario with stride as 1.
 279:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_base      pointer to row operand
 280:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       col_base      pointer to col operand
 281:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_ch        Number of output channels
 282:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       conv_params   Pointer to convolution parameters like offsets and activation val
 283:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       quant_params  Pointer to per-channel quantization parameters
 284:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       bias          Pointer to per-channel bias
 285:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]      output        Pointer to output where int8 results are stored.
 286:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 287:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function returns the updated output pointer or NULL if implementation is not ava
 288:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 289:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @details Compliant to TFLM int8 specification. MVE implementation only
 290:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 291:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** int8_t *arm_nn_mat_mul_core_4x_s8(const int32_t row_elements,
 292:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const int32_t offset,
 293:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const int8_t *row_base,
 294:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const int8_t *col_base,
 295:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const int32_t out_ch,
ARM GAS  /tmp/ccb3Yg8d.s 			page 12


 296:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const cmsis_nn_conv_params *conv_params,
 297:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const cmsis_nn_per_channel_quant_params *quant_params,
 298:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const int32_t *bias,
 299:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   int8_t *output);
 300:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 301:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 302:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief General Matrix-multiplication function with per-channel requantization.
 303:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *        This function assumes:
 304:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *        - LHS input matrix NOT transposed (nt)
 305:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *        - RHS input matrix transposed (t)
 306:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 307:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *  @note This operation also performs the broadcast bias addition before the requantization
 308:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 309:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  lhs                Pointer to the LHS input matrix
 310:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  rhs                Pointer to the RHS input matrix
 311:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  bias               Pointer to the bias vector. The length of this vector is equal to
 312:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * output columns (or RHS input rows)
 313:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out] dst                Pointer to the output matrix with "m" rows and "n" columns
 314:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  dst_multipliers    Pointer to the multipliers vector needed for the per-channel requ
 315:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                The length of this vector is equal to the number of output column
 316:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * rows)
 317:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  dst_shifts         Pointer to the shifts vector needed for the per-channel requantiz
 318:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * of this vector is equal to the number of output columns (or RHS input rows)
 319:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  lhs_rows           Number of LHS input rows
 320:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  rhs_rows           Number of RHS input rows
 321:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  rhs_cols           Number of LHS/RHS input columns
 322:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  lhs_offset         Offset to be applied to the LHS input value
 323:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  dst_offset         Offset to be applied the output result
 324:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  activation_min     Minimum value to clamp down the output. Range : int8
 325:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  activation_max     Maximum value to clamp up the output. Range : int8
 326:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  rhs_cols_offset    Offset between input columns. Used to handle non-unity strides
 327:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                Expected value : x * rhs_cols, where x >= 1
 328:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 329:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function returns <code>ARM_CMSIS_NN_SUCCESS</code>
 330:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 331:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 332:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_mat_mult_nt_t_s8(const int8_t *lhs,
 333:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int8_t *rhs,
 334:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t *bias,
 335:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             int8_t *dst,
 336:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t *dst_multipliers,
 337:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t *dst_shifts,
 338:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t lhs_rows,
 339:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t rhs_rows,
 340:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t rhs_cols,
 341:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t lhs_offset,
 342:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t dst_offset,
 343:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t activation_min,
 344:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t activation_max,
 345:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t rhs_cols_offset);
 346:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 347:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 348:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief s8 Vector by Matrix (transposed) multiplication
 349:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 350:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs             Input left-hand side vector
 351:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs             Input right-hand side matrix (transposed)
 352:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      bias            Input bias
ARM GAS  /tmp/ccb3Yg8d.s 			page 13


 353:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]     dst             Output vector
 354:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs_offset      Offset to be added to the input values of the left-hand side vec
 355:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                 Range: -127 to 128
 356:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_offset      Offset to be added to the output values. Range: -127 to 128
 357:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_multiplier  Output multiplier
 358:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_shift       Output shift
 359:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs_cols        Number of columns in the right-hand side input matrix
 360:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs_rows        Number of rows in the right-hand side input matrix
 361:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_min  Minimum value to clamp the output to. Range: int8
 362:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_max  Maximum value to clamp the output to. Range: int8
 363:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      address_offset  Memory position offset for dst. First output is stored at 'dst',
 364:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                 second at 'dst + address_offset' and so on. Default value is typ
 365:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 366:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return         The function returns <code>ARM_CMSIS_NN_SUCCESS</code>
 367:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 368:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 369:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_vec_mat_mult_t_s8(const int8_t *lhs,
 370:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int8_t *rhs,
 371:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t *bias,
 372:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              int8_t *dst,
 373:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t lhs_offset,
 374:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t dst_offset,
 375:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t dst_multiplier,
 376:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t dst_shift,
 377:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t rhs_cols,
 378:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t rhs_rows,
 379:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t activation_min,
 380:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t activation_max,
 381:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t address_offset);
 382:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 383:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 384:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief s16 Vector by Matrix (transposed) multiplication
 385:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 386:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs             Input left-hand side vector
 387:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs             Input right-hand side matrix (transposed)
 388:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      bias            Input bias
 389:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]     dst             Output vector
 390:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_multiplier  Output multiplier
 391:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_shift       Output shift
 392:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs_cols        Number of columns in the right-hand side input matrix
 393:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs_rows        Number of rows in the right-hand side input matrix
 394:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_min  Minimum value to clamp the output to. Range: int16
 395:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_max  Maximum value to clamp the output to. Range: int16
 396:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 397:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return         The function returns <code>ARM_CMSIS_NN_SUCCESS</code>
 398:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 399:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 400:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_vec_mat_mult_t_s16(const int16_t *lhs,
 401:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int8_t *rhs,
 402:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int64_t *bias,
 403:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               int16_t *dst,
 404:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t dst_multiplier,
 405:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t dst_shift,
 406:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t rhs_cols,
 407:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t rhs_rows,
 408:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t activation_min,
 409:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t activation_max);
ARM GAS  /tmp/ccb3Yg8d.s 			page 14


 410:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 411:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 412:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief s8 Vector by Matrix (transposed) multiplication with s16 output
 413:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 414:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs             Input left-hand side vector
 415:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs             Input right-hand side matrix (transposed)
 416:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]     dst             Output vector
 417:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs_offset      Offset to be added to the input values of the left-hand side
 418:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                 vector. Range: -127 to 128
 419:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      scatter_offset  Address offset for dst. First output is stored at 'dst', the
 420:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                 second at 'dst + scatter_offset' and so on.
 421:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_multiplier  Output multiplier
 422:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_shift       Output shift
 423:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs_cols        Number of columns in the right-hand side input matrix
 424:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs_rows        Number of rows in the right-hand side input matrix
 425:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_min  Minimum value to clamp the output to. Range: int16
 426:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_max  Maximum value to clamp the output to. Range: int16
 427:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 428:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return         The function returns <code>ARM_CMSIS_NN_SUCCESS</code>
 429:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 430:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 431:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_vec_mat_mult_t_svdf_s8(const int8_t *lhs,
 432:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int8_t *rhs,
 433:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   int16_t *dst,
 434:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t lhs_offset,
 435:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t scatter_offset,
 436:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t dst_multiplier,
 437:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t dst_shift,
 438:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t rhs_cols,
 439:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t rhs_rows,
 440:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t activation_min,
 441:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t activation_max);
 442:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 443:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 444:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Depthwise convolution of transposed rhs matrix with 4 lhs matrices. To be used in padded 
 445:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *        the padding is -lhs_offset(Range: int8). Dimensions are the same for lhs and rhs.
 446:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 447:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs             Input left-hand side matrix
 448:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs             Input right-hand side matrix (transposed)
 449:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs_offset      LHS matrix offset(input offset). Range: -127 to 128
 450:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      active_ch       Subset of total_ch processed
 451:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      total_ch        Number of channels in LHS/RHS
 452:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_shift       Per channel output shift. Length of vector is equal to number of
 453:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_mult        Per channel output multiplier. Length of vector is equal to numb
 454:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_offset      Offset to be added to the output values. Range: -127 to 128
 455:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_min  Minimum value to clamp the output to. Range: int8
 456:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_max  Maximum value to clamp the output to. Range: int8
 457:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_x_col       (row_dimension * col_dimension) of LHS/RHS matrix
 458:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      output_bias     Per channel output bias. Length of vector is equal to number of 
 459:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out             Output pointer
 460:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 461:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return         The function returns one of the two
 462:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Updated output pointer if an implementation is available
 463:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - NULL if no implementation is available.
 464:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 465:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @note           If number of channels is not a multiple of 4, upto 3 elements outside the bounda
 466:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * out for the following.
ARM GAS  /tmp/ccb3Yg8d.s 			page 15


 467:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output shift
 468:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output multiplier
 469:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output bias
 470:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - rhs
 471:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 472:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_depthwise_conv_nt_t_padded_s8(const int8_t *lhs,
 473:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int8_t *rhs,
 474:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t lhs_offset,
 475:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t active_ch,
 476:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t total_ch,
 477:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t *out_shift,
 478:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t *out_mult,
 479:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t out_offset,
 480:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t activation_min,
 481:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t activation_max,
 482:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const uint16_t row_x_col,
 483:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t *const output_bias,
 484:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          int8_t *out);
 485:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 486:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 487:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Depthwise convolution of transposed rhs matrix with 4 lhs matrices. To be used in non-pad
 488:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *        Dimensions are the same for lhs and rhs.
 489:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 490:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs             Input left-hand side matrix
 491:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs             Input right-hand side matrix (transposed)
 492:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs_offset      LHS matrix offset(input offset). Range: -127 to 128
 493:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      active_ch       Subset of total_ch processed
 494:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      total_ch        Number of channels in LHS/RHS
 495:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_shift       Per channel output shift. Length of vector is equal to number of
 496:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_mult        Per channel output multiplier. Length of vector is equal to numb
 497:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_offset      Offset to be added to the output values. Range: -127 to 128
 498:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_min  Minimum value to clamp the output to. Range: int8
 499:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_max  Maximum value to clamp the output to. Range: int8
 500:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_x_col       (row_dimension * col_dimension) of LHS/RHS matrix
 501:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      output_bias     Per channel output bias. Length of vector is equal to number of 
 502:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out             Output pointer
 503:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 504:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return         The function returns one of the two
 505:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Updated output pointer if an implementation is available
 506:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - NULL if no implementation is available.
 507:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 508:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @note           If number of channels is not a multiple of 4, upto 3 elements outside the bounda
 509:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * out for the following.
 510:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output shift
 511:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output multiplier
 512:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output bias
 513:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - rhs
 514:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 515:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_depthwise_conv_nt_t_s8(const int8_t *lhs,
 516:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int8_t *rhs,
 517:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t lhs_offset,
 518:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t active_ch,
 519:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t total_ch,
 520:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t *out_shift,
 521:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t *out_mult,
 522:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t out_offset,
 523:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t activation_min,
ARM GAS  /tmp/ccb3Yg8d.s 			page 16


 524:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t activation_max,
 525:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const uint16_t row_x_col,
 526:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t *const output_bias,
 527:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   int8_t *out);
 528:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 529:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 530:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Depthwise convolution of transposed rhs matrix with 4 lhs matrices. To be used in non-pad
 531:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *        Dimensions are the same for lhs and rhs.
 532:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 533:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs             Input left-hand side matrix
 534:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs             Input right-hand side matrix (transposed)
 535:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      num_ch          Number of channels in LHS/RHS
 536:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_shift       Per channel output shift. Length of vector is equal to number of
 537:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_mult        Per channel output multiplier. Length of vector is equal to numb
 538:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_min  Minimum value to clamp the output to. Range: int8
 539:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_max  Maximum value to clamp the output to. Range: int8
 540:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_x_col       (row_dimension * col_dimension) of LHS/RHS matrix
 541:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      output_bias     Per channel output bias. Length of vector is equal to number of 
 542:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out             Output pointer
 543:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 544:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return         The function returns one of the two
 545:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Updated output pointer if an implementation is available
 546:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - NULL if no implementation is available.
 547:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 548:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @note           If number of channels is not a multiple of 4, upto 3 elements outside the bounda
 549:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * out for the following.
 550:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output shift
 551:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output multiplier
 552:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output bias
 553:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - rhs
 554:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 555:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** int16_t *arm_nn_depthwise_conv_nt_t_s16(const int16_t *lhs,
 556:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const int8_t *rhs,
 557:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const uint16_t num_ch,
 558:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const int32_t *out_shift,
 559:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const int32_t *out_mult,
 560:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const int32_t activation_min,
 561:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const int32_t activation_max,
 562:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const uint16_t row_x_col,
 563:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const int64_t *const output_bias,
 564:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         int16_t *out);
 565:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 566:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 567:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @brief         Read 2 s16 elements and post increment pointer.
 568:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @param[in]     in_q15   Pointer to pointer that holds address of input.
 569:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @return        q31 value
 570:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 571:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_read_q15x2_ia(const int16_t **in_q15)
 572:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 573:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t val;
 574:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 575:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, *in_q15, 4);
 576:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in_q15 += 2;
 577:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 578:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return (val);
 579:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 580:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
ARM GAS  /tmp/ccb3Yg8d.s 			page 17


 581:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 582:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @brief         Read 4 s8 from s8 pointer and post increment pointer.
 583:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @param[in]     in_s8       Pointer to pointer that holds address of input.
 584:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @return        q31 value
 585:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 586:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_read_s8x4_ia(const int8_t **in_s8)
 587:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 588:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t val;
 589:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, *in_s8, 4);
 590:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in_s8 += 4;
 591:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 592:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return (val);
 593:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 594:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 595:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 596:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @brief         Read 2 int16 values from int16 pointer.
 597:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @param[in]     in     pointer to address of input.
 598:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @return        s32    value
 599:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 600:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_read_s16x2(const int16_t *in)
 601:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 602:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t val;
 603:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, in, 4);
 604:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 605:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return (val);
 606:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 607:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 608:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 609:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @brief         Read 4 s8 values.
 610:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @param[in]     in_s8       pointer to address of input.
 611:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @return        s32 value
 612:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 613:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_read_s8x4(const int8_t *in_s8)
 614:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 615:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t val;
 616:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, in_s8, 4);
 617:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 618:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return (val);
 619:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 620:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 621:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 622:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @brief         Write four s8 to s8 pointer and increment pointer afterwards.
 623:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @param[in]     in       Double pointer to input value
 624:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @param[in]     value    Four bytes to copy
 625:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 626:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE void arm_nn_write_s8x4_ia(int8_t **in, int32_t value)
 627:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 628:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(*in, &value, 4);
 629:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in += 4;
 630:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 631:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 632:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 633:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief           memset optimized for MVE
 634:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in, out]  dst         Destination pointer
 635:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       val         Value to set
 636:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       block_size  Number of bytes to copy.
 637:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
ARM GAS  /tmp/ccb3Yg8d.s 			page 18


 638:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 639:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE void arm_memset_s8(int8_t *dst, const int8_t val, uint32_t block_size)
 640:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 641:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #if defined(ARM_MATH_MVEI)
 642:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     __asm volatile("   vdup.8                  q0, %[set_val]             \n"
 643:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "   wlstp.8                 lr, %[cnt], 1f             \n"
 644:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "2:                                                    \n"
 645:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "   vstrb.8                 q0, [%[in]], #16            \n"
 646:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "   letp                    lr, 2b                     \n"
 647:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "1:                                                    \n"
 648:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    : [in] "+r"(dst)
 649:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    : [cnt] "r"(block_size), [set_val] "r"(val)
 650:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    : "q0", "memory", "r14");
 651:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #else
 652:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memset(dst, val, block_size);
 653:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #endif
 654:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 655:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 656:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #if defined(ARM_MATH_DSP)
 657:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 658:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 659:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief read and expand one s8 word into two s16 words
 660:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 661:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 662:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE const int8_t *read_and_pad(const int8_t *source, int32_t *out1, int32_t *out2)
 663:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 664:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t inA = arm_nn_read_s8x4_ia(&source);
 665:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t inAbuf1 = SXTB16_RORn((uint32_t)inA, 8);
 666:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t inAbuf2 = SXTB16(inA);
 667:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 668:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #ifndef ARM_MATH_BIG_ENDIAN
 669:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out2 = (int32_t)(PKHTB(inAbuf1, inAbuf2, 16));
 670:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out1 = (int32_t)(PKHBT(inAbuf2, inAbuf1, 16));
 671:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #else
 672:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out1 = (int32_t)(PKHTB(inAbuf1, inAbuf2, 16));
 673:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out2 = (int32_t)(PKHBT(inAbuf2, inAbuf1, 16));
 674:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #endif
 675:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 676:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return source;
 677:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 678:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 679:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 680:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief read and expand one s8 word into two s16 words with reordering
 681:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 682:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 683:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE const int8_t *read_and_pad_reordered(const int8_t *source, int32_t *out1, int3
 684:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 685:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t inA = arm_nn_read_s8x4_ia(&source);
 686:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #ifndef ARM_MATH_BIG_ENDIAN
 687:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out2 = SXTB16(ROR((uint32_t)inA, 8));
 688:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out1 = SXTB16(inA);
 689:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #else
 690:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out1 = SXTB16(ROR((uint32_t)inA, 8));
 691:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out2 = SXTB16(inA);
 692:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #endif
 693:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 694:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return source;
ARM GAS  /tmp/ccb3Yg8d.s 			page 19


 695:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 696:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 697:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #endif
 698:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 699:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 700:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Matrix-multiplication function for convolution with per-channel requantization.
 701:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       input_a     pointer to operand A
 702:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       input_b     pointer to operand B, always consists of 2 vectors.
 703:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_ch   number of rows of A
 704:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_shift  pointer to per output channel requantization shift parameter.
 705:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_mult   pointer to per output channel requantization multiplier parameter.
 706:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_offset      output tensor offset.
 707:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       activation_min   minimum value to clamp the output to. Range : int8
 708:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       activation_max   maximum value to clamp the output to. Range : int8
 709:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       num_col_a   number of columns of A
 710:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_bias per output channel bias. Range : int32
 711:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in,out]   out_0       pointer to output
 712:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function returns one of the two
 713:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              1. The incremented output pointer for a successful operation or
 714:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              2. NULL if implementation is not available.
 715:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 716:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @details   This function does the matrix multiplication of weight matrix for all output channels
 717:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *            with 2 columns from im2col and produces two elements/output_channel. The outputs are
 718:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *            clamped in the range provided by activation min and max.
 719:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *            Supported framework: TensorFlow Lite micro.
 720:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 721:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** int8_t *arm_nn_mat_mult_kernel_s8_s16(const int8_t *input_a,
 722:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int16_t *input_b,
 723:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const uint16_t output_ch,
 724:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t *out_shift,
 725:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t *out_mult,
 726:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t out_offset,
 727:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int16_t activation_min,
 728:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int16_t activation_max,
 729:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const uint16_t num_col_a,
 730:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t *const output_bias,
 731:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       int8_t *out_0);
 732:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 733:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 734:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Common softmax function for s8 input and s8 or s16 output
 735:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  input          Pointer to the input tensor
 736:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  num_rows       Number of rows in the input tensor
 737:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  row_size       Number of elements in each input row
 738:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  mult           Input quantization multiplier
 739:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  shift          Input quantization shift within the range [0, 31]
 740:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  diff_min       Minimum difference with max in row. Used to check if
 741:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                            the quantized exponential operation can be performed
 742:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  int16_output   Indicating s8 output if 0 else s16 output
 743:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out] output         Pointer to the output tensor
 744:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 745:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @note Supported framework: TensorFlow Lite micro (bit-accurate)
 746:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 747:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 748:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** void arm_nn_softmax_common_s8(const int8_t *input,
 749:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               const int32_t num_rows,
 750:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               const int32_t row_size,
 751:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               const int32_t mult,
ARM GAS  /tmp/ccb3Yg8d.s 			page 20


 752:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               const int32_t shift,
 753:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               const int32_t diff_min,
 754:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               const bool int16_output,
 755:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               void *output);
 756:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 757:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 758:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief macro for adding rounding offset
 759:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 760:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #ifndef ARM_NN_TRUNCATE
 761:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #define NN_ROUND(out_shift) ((0x1 << out_shift) >> 1)
 762:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #else
 763:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #define NN_ROUND(out_shift) 0
 764:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #endif
 765:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 766:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // Macros for shortening quantization functions' names and avoid long lines
 767:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MUL_SAT(a, b) arm_nn_doubling_high_mult((a), (b))
 768:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MUL_SAT_MVE(a, b) arm_doubling_high_mult_mve_32x4((a), (b))
 769:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MUL_POW2(a, b) arm_nn_mult_by_power_of_two((a), (b))
 770:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 771:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define DIV_POW2(a, b) arm_nn_divide_by_power_of_two((a), (b))
 772:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define DIV_POW2_MVE(a, b) arm_divide_by_power_of_two_mve((a), (b))
 773:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 774:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define EXP_ON_NEG(x) arm_nn_exp_on_negative_values((x))
 775:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define ONE_OVER1(x) arm_nn_one_over_one_plus_x_for_x_in_0_1((x))
 776:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 777:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 778:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief           Saturating doubling high multiply. Result matches
 779:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  NEON instruction VQRDMULH.
 780:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       m1        Multiplicand. Range: {NN_Q31_MIN, NN_Q31_MAX}
 781:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       m2        Multiplier. Range: {NN_Q31_MIN, NN_Q31_MAX}
 782:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return          Result of multiplication.
 783:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 784:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_doubling_high_mult(const int32_t m1, const int32_t m2)
 786:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t result = 0;
 788:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int64_t mult = 1 << 30;
 790:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if ((m1 < 0) ^ (m2 < 0))
 792:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****         mult = 1 - mult;
 794:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 795:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Gets resolved as a SMLAL instruction
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult = mult + (int64_t)m1 * m2;
 797:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 798:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Utilize all of the upper 32 bits. This is the doubling step
 799:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // as well.
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (int32_t)(mult / (1ll << 31));
 801:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if ((m1 == m2) && (m1 == (int32_t)NN_Q31_MIN))
 803:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****         result = NN_Q31_MAX;
 805:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 807:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 808:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
ARM GAS  /tmp/ccb3Yg8d.s 			page 21


 809:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 810:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief           Doubling high multiply without saturation. This is intended
 811:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  for requantization where the scale is a positive integer
 812:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 813:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       m1        Multiplicand. Range: {NN_Q31_MIN, NN_Q31_MAX}
 814:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       m2        Multiplier Range: {NN_Q31_MIN, NN_Q31_MAX}
 815:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return          Result of multiplication.
 816:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @note            The result of this matches that of neon instruction
 817:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  VQRDMULH for m1 in range {NN_Q31_MIN, NN_Q31_MAX} and m2 in
 818:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  range {NN_Q31_MIN + 1, NN_Q31_MAX}. Saturation occurs when
 819:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  m1 equals m2 equals NN_Q31_MIN and that is not handled by
 820:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  this function.
 821:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 822:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 823:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_doubling_high_mult_no_sat(const int32_t m1, const int32_t m2)
 824:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 825:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t result = 0;
 826:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     union arm_nn_long_long mult;
 827:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 828:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 829:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult.word.low = 1 << 30;
 830:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult.word.high = 0;
 831:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 832:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Gets resolved as a SMLAL instruction
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult.long_long = mult.long_long + (int64_t)m1 * m2;
 834:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 835:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Utilize all of the upper 32 bits. This is the doubling step
 836:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // as well.
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (int32_t)(mult.long_long >> 31);
 838:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 840:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 841:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 842:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 843:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief           Rounding divide by power of two.
 844:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       dividend - Dividend
 845:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       exponent - Divisor = power(2, exponent)
 846:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                             Range: [0, 31]
 847:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return          Rounded result of division. Midpoint is rounded away from zero.
 848:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 849:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 850:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_divide_by_power_of_two(const int32_t dividend, const int32_t ex
 851:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 852:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t result = 0;
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t remainder_mask = (1 << exponent) - 1;
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 855:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 856:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Basic division
 857:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = dividend >> exponent;
 858:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 859:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Adjust 'result' for rounding (mid point away from zero)
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t threshold = remainder_mask >> 1;
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 862:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****         threshold++;
 864:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (remainder > threshold)
ARM GAS  /tmp/ccb3Yg8d.s 			page 22


 866:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****         result++;
 868:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 869:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 871:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 872:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 873:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 874:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief           Requantize a given value.
 875:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       val         Value to be requantized
 876:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       multiplier  multiplier. Range {NN_Q31_MIN + 1, Q32_MAX}
 877:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       shift       left or right shift for 'val * multiplier'
 878:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 879:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return          Returns (val * multiplier)/(2 ^ shift)
 880:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 881:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 882:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_requantize(const int32_t val, const int32_t multiplier, const i
 126              		.loc 2 882 30 view .LVU30
 127              	.LBB110:
 883:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 884:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #ifdef CMSIS_NN_USE_SINGLE_ROUNDING
 885:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int64_t total_shift = 31 - shift;
 886:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int64_t new_val = val * (int64_t)multiplier;
 887:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 888:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t result = new_val >> (total_shift - 1);
 889:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (result + 1) >> 1;
 890:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 891:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 892:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #else
 893:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(sh
 128              		.loc 2 893 5 view .LVU31
 129              		.loc 2 893 87 is_stmt 0 view .LVU32
 130 0042 1A9B     		ldr	r3, [sp, #104]
 131 0044 23EAE373 		bic	r3, r3, r3, asr #31
 132              		.loc 2 893 12 view .LVU33
 133 0048 9840     		lsls	r0, r0, r3
 134              	.LVL13:
 135              	.LBB111:
 136              	.LBI111:
 823:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 137              		.loc 2 823 30 is_stmt 1 view .LVU34
 138              	.LBB112:
 825:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     union arm_nn_long_long mult;
 139              		.loc 2 825 5 view .LVU35
 826:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 140              		.loc 2 826 5 view .LVU36
 829:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult.word.high = 0;
 141              		.loc 2 829 5 view .LVU37
 830:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 142              		.loc 2 830 5 view .LVU38
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 143              		.loc 2 833 5 view .LVU39
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 144              		.loc 2 833 26 is_stmt 0 view .LVU40
 145 004a 4FF0804E 		mov	lr, #1073741824
 146              	.LVL14:
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
ARM GAS  /tmp/ccb3Yg8d.s 			page 23


 147              		.loc 2 833 26 view .LVU41
 148 004e 4FF0000B 		mov	fp, #0
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 149              		.loc 2 833 39 view .LVU42
 150 0052 4FEAE079 		asr	r9, r0, #31
 151              	.LVL15:
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 152              		.loc 2 833 51 view .LVU43
 153 0056 2E46     		mov	r6, r5
 154 0058 EF17     		asrs	r7, r5, #31
 155              	.LVL16:
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 156              		.loc 2 833 51 view .LVU44
 157 005a CDE90667 		strd	r6, [sp, #24]
 158 005e 00FB07F6 		mul	r6, r0, r7
 159 0062 05FB0966 		mla	r6, r5, r9, r6
 160 0066 A0FB0501 		umull	r0, r1, r0, r5
 161              	.LVL17:
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 162              		.loc 2 833 51 view .LVU45
 163 006a 3144     		add	r1, r1, r6
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 164              		.loc 2 833 37 view .LVU46
 165 006c 1EEB000E 		adds	lr, lr, r0
 166 0070 4BEB010B 		adc	fp, fp, r1
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 167              		.loc 2 837 5 is_stmt 1 view .LVU47
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 168              		.loc 2 837 39 is_stmt 0 view .LVU48
 169 0074 4FEADE71 		lsr	r1, lr, #31
 170 0078 41EA4B01 		orr	r1, r1, fp, lsl #1
 171              	.LVL18:
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 172              		.loc 2 839 5 is_stmt 1 view .LVU49
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 173              		.loc 2 839 5 is_stmt 0 view .LVU50
 174              	.LBE112:
 175              	.LBE111:
 176              		.loc 2 893 12 view .LVU51
 177 007c 1A98     		ldr	r0, [sp, #104]
 178 007e 0028     		cmp	r0, #0
 179 0080 41DD     		ble	.L33
 180              	.LVL19:
 181              	.L9:
 182              	.LBB113:
 183              	.LBI113:
 850:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 184              		.loc 2 850 30 is_stmt 1 view .LVU52
 185              	.LBB114:
 852:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t remainder_mask = (1 << exponent) - 1;
 186              		.loc 2 852 5 view .LVU53
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 187              		.loc 2 853 5 view .LVU54
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 188              		.loc 2 853 39 is_stmt 0 view .LVU55
 189 0082 0120     		movs	r0, #1
 190 0084 A040     		lsls	r0, r0, r4
ARM GAS  /tmp/ccb3Yg8d.s 			page 24


 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 191              		.loc 2 853 19 view .LVU56
 192 0086 0138     		subs	r0, r0, #1
 193              	.LVL20:
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 194              		.loc 2 854 5 is_stmt 1 view .LVU57
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 195              		.loc 2 854 13 is_stmt 0 view .LVU58
 196 0088 01EA0006 		and	r6, r1, r0
 197              	.LVL21:
 857:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 198              		.loc 2 857 5 is_stmt 1 view .LVU59
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 199              		.loc 2 860 5 view .LVU60
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 200              		.loc 2 860 13 is_stmt 0 view .LVU61
 201 008c 4FEA600E 		asr	lr, r0, #1
 202              	.LVL22:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 203              		.loc 2 861 5 is_stmt 1 view .LVU62
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 204              		.loc 2 861 8 is_stmt 0 view .LVU63
 205 0090 2141     		asrs	r1, r1, r4
 206              	.LVL23:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 207              		.loc 2 861 8 view .LVU64
 208 0092 3AD4     		bmi	.L34
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 209              		.loc 2 860 13 view .LVU65
 210 0094 7746     		mov	r7, lr
 211              	.LVL24:
 212              	.L10:
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 213              		.loc 2 865 5 is_stmt 1 view .LVU66
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 214              		.loc 2 865 8 is_stmt 0 view .LVU67
 215 0096 BE42     		cmp	r6, r7
 216 0098 00DD     		ble	.L11
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 217              		.loc 2 867 9 is_stmt 1 view .LVU68
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 218              		.loc 2 867 15 is_stmt 0 view .LVU69
 219 009a 0131     		adds	r1, r1, #1
 220              	.LVL25:
 221              	.L11:
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 222              		.loc 2 870 5 is_stmt 1 view .LVU70
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 223              		.loc 2 870 5 is_stmt 0 view .LVU71
 224              	.LBE114:
 225              	.LBE113:
 226              	.LBE110:
 227              	.LBE109:
 204:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             acc_1 = arm_nn_requantize(acc_1, dst_multiplier, dst_shift);
 228              		.loc 1 204 13 is_stmt 1 view .LVU72
 229              	.LBB118:
 230              	.LBI118:
ARM GAS  /tmp/ccb3Yg8d.s 			page 25


 882:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 231              		.loc 2 882 30 view .LVU73
 232              	.LBB119:
 233              		.loc 2 893 5 view .LVU74
 234              		.loc 2 893 12 is_stmt 0 view .LVU75
 235 009c 9A40     		lsls	r2, r2, r3
 236              	.LVL26:
 237              	.LBB120:
 238              	.LBI120:
 823:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 239              		.loc 2 823 30 is_stmt 1 view .LVU76
 240              	.LBB121:
 825:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     union arm_nn_long_long mult;
 241              		.loc 2 825 5 view .LVU77
 826:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 242              		.loc 2 826 5 view .LVU78
 829:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult.word.high = 0;
 243              		.loc 2 829 5 view .LVU79
 830:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 244              		.loc 2 830 5 view .LVU80
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 245              		.loc 2 833 5 view .LVU81
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 246              		.loc 2 833 26 is_stmt 0 view .LVU82
 247 009e 4FF08048 		mov	r8, #1073741824
 248              	.LVL27:
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 249              		.loc 2 833 26 view .LVU83
 250 00a2 4FF0000B 		mov	fp, #0
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 251              		.loc 2 833 39 view .LVU84
 252 00a6 1646     		mov	r6, r2
 253 00a8 D717     		asrs	r7, r2, #31
 254 00aa CDE90467 		strd	r6, [sp, #16]
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 255              		.loc 2 833 51 view .LVU85
 256 00ae 079E     		ldr	r6, [sp, #28]
 257 00b0 02FB06F6 		mul	r6, r2, r6
 258 00b4 059B     		ldr	r3, [sp, #20]
 259 00b6 05FB0366 		mla	r6, r5, r3, r6
 260 00ba A2FB0523 		umull	r2, r3, r2, r5
 261              	.LVL28:
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 262              		.loc 2 833 51 view .LVU86
 263 00be 3344     		add	r3, r3, r6
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 264              		.loc 2 833 37 view .LVU87
 265 00c0 18EB0208 		adds	r8, r8, r2
 266 00c4 4BEB030B 		adc	fp, fp, r3
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 267              		.loc 2 837 5 is_stmt 1 view .LVU88
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 268              		.loc 2 837 39 is_stmt 0 view .LVU89
 269 00c8 4FEAD878 		lsr	r8, r8, #31
 270 00cc 48EA4B08 		orr	r8, r8, fp, lsl #1
 271              	.LVL29:
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
ARM GAS  /tmp/ccb3Yg8d.s 			page 26


 272              		.loc 2 839 5 is_stmt 1 view .LVU90
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 273              		.loc 2 839 5 is_stmt 0 view .LVU91
 274              	.LBE121:
 275              	.LBE120:
 276              	.LBB122:
 277              	.LBI122:
 850:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 278              		.loc 2 850 30 is_stmt 1 view .LVU92
 279              	.LBB123:
 852:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t remainder_mask = (1 << exponent) - 1;
 280              		.loc 2 852 5 view .LVU93
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 281              		.loc 2 853 5 view .LVU94
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 282              		.loc 2 854 5 view .LVU95
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 283              		.loc 2 854 13 is_stmt 0 view .LVU96
 284 00d0 08EA0000 		and	r0, r8, r0
 285              	.LVL30:
 857:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 286              		.loc 2 857 5 is_stmt 1 view .LVU97
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 287              		.loc 2 860 5 view .LVU98
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 288              		.loc 2 861 5 view .LVU99
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 289              		.loc 2 861 8 is_stmt 0 view .LVU100
 290 00d4 58FA04F8 		asrs	r8, r8, r4
 291              	.LVL31:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 292              		.loc 2 861 8 view .LVU101
 293 00d8 1AD4     		bmi	.L35
 294              	.L12:
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 295              		.loc 2 865 5 is_stmt 1 view .LVU102
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 296              		.loc 2 865 8 is_stmt 0 view .LVU103
 297 00da 7045     		cmp	r0, lr
 298 00dc 01DD     		ble	.L13
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 299              		.loc 2 867 9 is_stmt 1 view .LVU104
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 300              		.loc 2 867 15 is_stmt 0 view .LVU105
 301 00de 08F10108 		add	r8, r8, #1
 302              	.LVL32:
 303              	.L13:
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 304              		.loc 2 870 5 is_stmt 1 view .LVU106
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 305              		.loc 2 870 5 is_stmt 0 view .LVU107
 306              	.LBE123:
 307              	.LBE122:
 308              	.LBE119:
 309              	.LBE118:
 205:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 206:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             // Add offset
ARM GAS  /tmp/ccb3Yg8d.s 			page 27


 207:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             acc_0 += dst_offset + *dst;
 310              		.loc 1 207 13 is_stmt 1 view .LVU108
 311              		.loc 1 207 35 is_stmt 0 view .LVU109
 312 00e2 BCF90030 		ldrsh	r3, [ip]
 313              		.loc 1 207 33 view .LVU110
 314 00e6 189A     		ldr	r2, [sp, #96]
 315 00e8 1344     		add	r3, r3, r2
 316              		.loc 1 207 19 view .LVU111
 317 00ea 1944     		add	r1, r1, r3
 318              	.LVL33:
 208:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             acc_1 += dst_offset + dst[1];
 319              		.loc 1 208 13 is_stmt 1 view .LVU112
 320              		.loc 1 208 38 is_stmt 0 view .LVU113
 321 00ec BCF90230 		ldrsh	r3, [ip, #2]
 322              		.loc 1 208 33 view .LVU114
 323 00f0 1344     		add	r3, r3, r2
 324              		.loc 1 208 19 view .LVU115
 325 00f2 9844     		add	r8, r8, r3
 326              	.LVL34:
 209:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             // Clamp the result
 210:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             acc_0 = CLAMP(acc_0, NN_Q15_MAX, NN_Q15_MIN);
 327              		.loc 1 210 13 is_stmt 1 view .LVU116
 328              		.loc 1 210 21 is_stmt 0 view .LVU117
 329 00f4 11F5004F 		cmn	r1, #32768
 330 00f8 0DDD     		ble	.L29
 331              		.loc 1 210 21 discriminator 1 view .LVU118
 332 00fa 47F6FF73 		movw	r3, #32767
 333 00fe 9942     		cmp	r1, r3
 334 0100 A8BF     		it	ge
 335 0102 1946     		movge	r1, r3
 336              	.LVL35:
 337              		.loc 1 210 21 discriminator 1 view .LVU119
 338 0104 08E0     		b	.L14
 339              	.LVL36:
 340              	.L33:
 341              	.LBB127:
 342              	.LBB117:
 343              		.loc 2 893 12 view .LVU120
 344 0106 4442     		rsbs	r4, r0, #0
 345              	.LVL37:
 346              		.loc 2 893 12 view .LVU121
 347 0108 BBE7     		b	.L9
 348              	.LVL38:
 349              	.L34:
 350              	.LBB116:
 351              	.LBB115:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 352              		.loc 2 863 9 is_stmt 1 view .LVU122
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 353              		.loc 2 863 18 is_stmt 0 view .LVU123
 354 010a 0EF10107 		add	r7, lr, #1
 355              	.LVL39:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 356              		.loc 2 863 18 view .LVU124
 357 010e C2E7     		b	.L10
 358              	.LVL40:
 359              	.L35:
ARM GAS  /tmp/ccb3Yg8d.s 			page 28


 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 360              		.loc 2 863 18 view .LVU125
 361              	.LBE115:
 362              	.LBE116:
 363              	.LBE117:
 364              	.LBE127:
 365              	.LBB128:
 366              	.LBB126:
 367              	.LBB125:
 368              	.LBB124:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 369              		.loc 2 863 9 is_stmt 1 view .LVU126
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 370              		.loc 2 863 18 is_stmt 0 view .LVU127
 371 0110 0EF1010E 		add	lr, lr, #1
 372              	.LVL41:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 373              		.loc 2 863 18 view .LVU128
 374 0114 E1E7     		b	.L12
 375              	.LVL42:
 376              	.L29:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 377              		.loc 2 863 18 view .LVU129
 378              	.LBE124:
 379              	.LBE125:
 380              	.LBE126:
 381              	.LBE128:
 382              		.loc 1 210 21 view .LVU130
 383 0116 6F49     		ldr	r1, .L44
 384              	.LVL43:
 385              	.L14:
 211:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             acc_1 = CLAMP(acc_1, NN_Q15_MAX, NN_Q15_MIN);
 386              		.loc 1 211 13 is_stmt 1 discriminator 4 view .LVU131
 387              		.loc 1 211 21 is_stmt 0 discriminator 4 view .LVU132
 388 0118 18F5004F 		cmn	r8, #32768
 389 011c 05DD     		ble	.L30
 390              		.loc 1 211 21 discriminator 1 view .LVU133
 391 011e 47F6FF74 		movw	r4, #32767
 392 0122 4445     		cmp	r4, r8
 393 0124 A8BF     		it	ge
 394 0126 4446     		movge	r4, r8
 395 0128 00E0     		b	.L15
 396              	.L30:
 397              		.loc 1 211 21 view .LVU134
 398 012a 6A4C     		ldr	r4, .L44
 399              	.L15:
 400              	.LVL44:
 212:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 213:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             *dst++ = (int16_t)acc_0;
 401              		.loc 1 213 13 is_stmt 1 discriminator 4 view .LVU135
 402              		.loc 1 213 20 is_stmt 0 discriminator 4 view .LVU136
 403 012c 6346     		mov	r3, ip
 404 012e 23F8041B 		strh	r1, [r3], #4	@ movhi
 214:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             *dst++ = (int16_t)acc_1;
 405              		.loc 1 214 13 is_stmt 1 discriminator 4 view .LVU137
 406              	.LVL45:
 407              		.loc 1 214 20 is_stmt 0 discriminator 4 view .LVU138
ARM GAS  /tmp/ccb3Yg8d.s 			page 29


 408 0132 ACF80240 		strh	r4, [ip, #2]	@ movhi
 409              		.loc 1 214 20 discriminator 4 view .LVU139
 410              	.LBE106:
 159:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****         {
 411              		.loc 1 159 47 is_stmt 1 discriminator 4 view .LVU140
 159:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****         {
 412              		.loc 1 159 48 is_stmt 0 discriminator 4 view .LVU141
 413 0136 009A     		ldr	r2, [sp]
 414 0138 0132     		adds	r2, r2, #1
 415 013a 0092     		str	r2, [sp]
 416              	.LVL46:
 417              	.LBB158:
 169:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 418              		.loc 1 169 17 discriminator 4 view .LVU142
 419 013c 089F     		ldr	r7, [sp, #32]
 420              		.loc 1 214 17 discriminator 4 view .LVU143
 421 013e 9C46     		mov	ip, r3
 162:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 422              		.loc 1 162 34 discriminator 4 view .LVU144
 423 0140 039C     		ldr	r4, [sp, #12]
 424              	.LVL47:
 425              	.L3:
 162:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 426              		.loc 1 162 34 discriminator 4 view .LVU145
 427              	.LBE158:
 159:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****         {
 428              		.loc 1 159 29 is_stmt 1 discriminator 2 view .LVU146
 159:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****         {
 429              		.loc 1 159 9 is_stmt 0 discriminator 2 view .LVU147
 430 0142 009B     		ldr	r3, [sp]
 431 0144 099A     		ldr	r2, [sp, #36]
 432 0146 9342     		cmp	r3, r2
 433 0148 33DA     		bge	.L36
 434              	.LBB159:
 161:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             int32_t acc_1 = *bias++;
 435              		.loc 1 161 13 is_stmt 1 view .LVU148
 436              	.LVL48:
 161:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             int32_t acc_1 = *bias++;
 437              		.loc 1 161 21 is_stmt 0 view .LVU149
 438 014a 2346     		mov	r3, r4
 439 014c 53F8080B 		ldr	r0, [r3], #8
 440 0150 0393     		str	r3, [sp, #12]
 441              	.LVL49:
 162:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 442              		.loc 1 162 13 is_stmt 1 view .LVU150
 162:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 443              		.loc 1 162 21 is_stmt 0 view .LVU151
 444 0152 6268     		ldr	r2, [r4, #4]
 445              	.LVL50:
 164:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 446              		.loc 1 164 13 is_stmt 1 view .LVU152
 164:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 447              		.loc 1 164 27 is_stmt 0 view .LVU153
 448 0154 D146     		mov	r9, r10
 449 0156 BAF1000F 		cmp	r10, #0
 450 015a FFF65EAF 		blt	.L37
 451              	.L4:
ARM GAS  /tmp/ccb3Yg8d.s 			page 30


 452 015e 4FEAA909 		asr	r9, r9, #2
 453              	.LVL51:
 166:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             const int8_t *rhs_0 = rhs;
 454              		.loc 1 166 13 is_stmt 1 view .LVU154
 167:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             const int8_t *rhs_1 = rhs + rhs_cols;
 455              		.loc 1 167 13 view .LVU155
 168:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             rhs += 2 * rhs_cols;
 456              		.loc 1 168 13 view .LVU156
 168:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             rhs += 2 * rhs_cols;
 457              		.loc 1 168 39 is_stmt 0 view .LVU157
 458 0162 07EB0A0E 		add	lr, r7, r10
 459              	.LVL52:
 169:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 460              		.loc 1 169 13 is_stmt 1 view .LVU158
 169:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 461              		.loc 1 169 17 is_stmt 0 view .LVU159
 462 0166 07EB4A03 		add	r3, r7, r10, lsl #1
 463              	.LVL53:
 169:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 464              		.loc 1 169 17 view .LVU160
 465 016a 0893     		str	r3, [sp, #32]
 466              	.LVL54:
 171:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             {
 467              		.loc 1 171 13 is_stmt 1 view .LVU161
 468              	.LBB129:
 171:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             {
 469              		.loc 1 171 18 view .LVU162
 171:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             {
 470              		.loc 1 171 18 is_stmt 0 view .LVU163
 471              	.LBE129:
 166:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             const int8_t *rhs_0 = rhs;
 472              		.loc 1 166 27 view .LVU164
 473 016c DDF82880 		ldr	r8, [sp, #40]
 474              	.LBB157:
 171:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             {
 475              		.loc 1 171 22 view .LVU165
 476 0170 4C46     		mov	r4, r9
 477              	.LVL55:
 478              	.L5:
 171:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             {
 479              		.loc 1 171 40 is_stmt 1 discriminator 1 view .LVU166
 171:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             {
 480              		.loc 1 171 13 is_stmt 0 discriminator 1 view .LVU167
 481 0172 002C     		cmp	r4, #0
 482 0174 3FF454AF 		beq	.L38
 483              	.LBB130:
 173:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 int32_t vec_1 = SXTB16_RORn((uint32_t)vec_0, 8);
 484              		.loc 1 173 17 is_stmt 1 view .LVU168
 485              	.LVL56:
 486              	.LBB131:
 487              	.LBI131:
 586:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 488              		.loc 2 586 30 view .LVU169
 489              	.LBB132:
 588:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, *in_s8, 4);
 490              		.loc 2 588 5 view .LVU170
 589:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in_s8 += 4;
ARM GAS  /tmp/ccb3Yg8d.s 			page 31


 491              		.loc 2 589 5 view .LVU171
 492 0178 58F8043B 		ldr	r3, [r8], #4	@ unaligned
 493              	.LVL57:
 590:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 494              		.loc 2 590 5 view .LVU172
 592:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 495              		.loc 2 592 5 view .LVU173
 592:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 496              		.loc 2 592 5 is_stmt 0 view .LVU174
 497              	.LBE132:
 498              	.LBE131:
 174:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 499              		.loc 1 174 17 is_stmt 1 view .LVU175
 500              	.LBB133:
 501              	.LBI133:
 502              		.file 3 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h"
   1:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** /*
   2:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * SPDX-FileCopyrightText: Copyright 2023 Arm Limited and/or its affiliates <open-source-office@arm
   3:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
   4:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * SPDX-License-Identifier: Apache-2.0
   5:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
   6:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
   7:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * not use this file except in compliance with the License.
   8:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * You may obtain a copy of the License at
   9:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
  10:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * www.apache.org/licenses/LICENSE-2.0
  11:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
  12:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * Unless required by applicable law or agreed to in writing, software
  13:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  14:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  15:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * See the License for the specific language governing permissions and
  16:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * limitations under the License.
  17:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  */
  18:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  19:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** /* ----------------------------------------------------------------------
  20:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * Project:      CMSIS NN Library
  21:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * Title:        arm_nn_compiler.h
  22:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * Description:  Generic compiler header
  23:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
  24:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * $Date:        31 January 2023
  25:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * $Revision:    V.1.1.0
  26:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
  27:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * Target :  Arm(R) M-Profile Architecture
  28:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * -------------------------------------------------------------------- */
  29:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  30:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #ifndef ARM_NN_COMPILER_H
  31:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #define ARM_NN_COMPILER_H
  32:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #include <stdint.h>
  33:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  34:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** /**
  35:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
  36:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * @brief Arm C-Language Extension(ACLE) Includes
  37:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
  38:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  */
  39:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  40:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #if defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  41:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
ARM GAS  /tmp/ccb3Yg8d.s 			page 32


  42:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __ASM
  43:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __ASM __asm
  44:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  45:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __INLINE
  46:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __INLINE __inline
  47:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  48:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __STATIC_INLINE
  49:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __STATIC_INLINE static __inline
  50:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  51:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __STATIC_FORCEINLINE
  52:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __STATIC_FORCEINLINE __attribute__((always_inline)) static __inline
  53:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  54:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __RESTRICT
  55:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __RESTRICT __restrict
  56:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  57:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  58:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #elif defined(__ICCARM__)
  59:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  60:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     // #warning IAR support is not tested
  61:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __ASM
  62:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __ASM __asm
  63:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  64:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __INLINE
  65:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __INLINE inline
  66:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  67:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __STATIC_INLINE
  68:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __STATIC_INLINE static inline
  69:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  70:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __FORCEINLINE
  71:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __FORCEINLINE _Pragma("inline=forced")
  72:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  73:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __STATIC_FORCEINLINE
  74:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __STATIC_FORCEINLINE __FORCEINLINE __STATIC_INLINE
  75:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  76:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __RESTRICT
  77:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __RESTRICT restrict
  78:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  79:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  80:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #elif defined(_MSC_VER)
  81:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  82:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     // Build for non Arm Cortex-M processors is not tested or supported.
  83:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     // Use this section to stub any macros or intrinsics
  84:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #warning Unsupported compiler
  85:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __STATIC_FORCEINLINE
  86:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __STATIC_FORCEINLINE static __forceinline
  87:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  88:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __STATIC_INLINE
  89:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __STATIC_INLINE static __inline
  90:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  91:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __ALIGNED
  92:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __ALIGNED(x) __declspec(align(x))
  93:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  94:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  95:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #elif defined(__GNUC__)
  96:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  97:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __ASM
  98:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __ASM __asm
ARM GAS  /tmp/ccb3Yg8d.s 			page 33


  99:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
 100:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __INLINE
 101:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __INLINE inline
 102:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
 103:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __STATIC_INLINE
 104:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __STATIC_INLINE static inline
 105:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
 106:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __STATIC_FORCEINLINE
 107:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __STATIC_FORCEINLINE __attribute__((always_inline)) static inline
 108:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
 109:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __RESTRICT
 110:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __RESTRICT __restrict
 111:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
 112:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 113:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #else
 114:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 115:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #error Unsupported compiler. Add support as needed
 116:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 117:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #endif
 118:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 119:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** /**
 120:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
 121:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * @brief Compiler specific diagnostic adjustment / fixes if applicable
 122:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
 123:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  */
 124:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 125:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** // Note: __ARM_ARCH is used with M-profile architecture as the target here.
 126:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #if defined(__GNUC__)
 127:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #if (__GNUC__ == 12 && (__GNUC_MINOR__ <= 2)) && defined(__ARM_ARCH)
 128:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         // Workaround for 'Internal Compiler Error' on Arm GNU Toolchain rel 12.2.x
 129:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         // https://gcc.gnu.org/pipermail/gcc-patches/2022-December/607963.html
 130:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define ARM_GCC_12_2_ICE
 131:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
 132:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #endif
 133:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 134:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #if ((__ARM_FEATURE_MVE & 3) == 3) || (__ARM_FEATURE_MVE & 1)
 135:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #include <arm_mve.h>
 136:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #endif
 137:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 138:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #if defined(__ARM_ARCH) || defined(__ARM_ACLE)
 139:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #include <arm_acle.h>
 140:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #endif
 141:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 142:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** /**
 143:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
 144:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * @brief ACLE and Intrinsics
 145:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
 146:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  */
 147:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 148:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** // Note: Have __GNUC__, that is used to check for GCC , checks at the end
 149:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** // as __GNUC__ is defined by non-GCC compilers as well
 150:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 151:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** /* Common intrinsics for all architectures */
 152:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #if defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) || defined(__ICCARM__)
 153:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #define CLZ __clz
 154:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #elif defined(__GNUC__)
 155:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** /**
ARM GAS  /tmp/ccb3Yg8d.s 			page 34


 156:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****   \brief   Count leading zeros
 157:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****   \details Counts the number of leading zeros of a data value.
 158:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****   \param [in]  value  Value to count the leading zeros
 159:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****   \return             number of leading zeros in value
 160:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  */
 161:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** __STATIC_FORCEINLINE uint8_t CLZ(uint32_t value)
 162:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 163:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
 164:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****        __builtin_clz(0) is undefined behaviour, so handle this case specially.
 165:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****        This guarantees Arm-compatible results if compiling on a non-Arm
 166:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****        target, and ensures the compiler doesn't decide to activate any
 167:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****        optimisations using the logic "value was passed to __builtin_clz, so it
 168:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****        is non-zero".
 169:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****        ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
 170:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****        single CLZ instruction.
 171:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****      */
 172:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     if (value == 0U)
 173:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     {
 174:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         return 32U;
 175:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     }
 176:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return __builtin_clz(value);
 177:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 178:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #endif
 179:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 180:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** // ACLE intrinsics under groups __ARM_FEATURE_QBIT, __ARM_FEATURE_DSP , __ARM_FEATURE_SAT, __ARM_FE
 181:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 182:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** // Note: Just __ARM_FEATURE_DSP is checked to collect all intrinsics from the above mentioned group
 183:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 184:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #if (defined(__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1))
 185:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 186:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     // Common intrinsics
 187:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #define SMLABB __smlabb
 188:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #define SMLATT __smlatt
 189:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #define QADD __qadd
 190:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #define QSUB8 __qsub8
 191:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #define QSUB16 __qsub16
 192:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #define SADD16 __sadd16
 193:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 194:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     // Compiler specifc variants of intrinsics. Create a new section or file for IAR if needed
 195:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #if defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) || defined(__ICCARM__)
 196:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 197:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define SMULBB __smulbb
 198:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define SMULTT __smultt
 199:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define ROR __ror
 200:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define SXTB16 __sxtb16
 201:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define SXTAB16 __sxtab16
 202:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define SXTB16_RORn(ARG1, ARG2) SXTB16(ROR(ARG1, ARG2))
 203:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define SXTAB16_RORn(ARG1, ARG2, ARG3) SXTAB16(ARG1, ROR(ARG2, ARG3))
 204:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define SMLAD __smlad
 205:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         // PKH<XY> translates into pkh<xy> on AC6
 206:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define PKHBT(ARG1, ARG2, ARG3)                                                            
 207:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****             (((((uint32_t)(ARG1))) & 0x0000FFFFUL) | ((((uint32_t)(ARG2)) << (ARG3)) & 0xFFFF0000UL
 208:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define PKHTB(ARG1, ARG2, ARG3)                                                            
 209:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****             (((((uint32_t)(ARG1))) & 0xFFFF0000UL) | ((((uint32_t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL
 210:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 211:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #elif defined(__GNUC__)
 212:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
ARM GAS  /tmp/ccb3Yg8d.s 			page 35


 213:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define PKHBT(ARG1, ARG2, ARG3)                                                            
 214:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****             __extension__({                                                                        
 215:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****                 uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2);                                  
 216:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****                 __ASM("pkhbt %0, %1, %2, lsl %3" : "=r"(__RES) : "r"(__ARG1), "r"(__ARG2), "I"(ARG3
 217:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****                 __RES;                                                                             
 218:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****             })
 219:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define PKHTB(ARG1, ARG2, ARG3)                                                            
 220:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****             __extension__({                                                                        
 221:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****                 uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2);                                  
 222:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****                 if (ARG3 == 0)                                                                     
 223:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****                     __ASM("pkhtb %0, %1, %2" : "=r"(__RES) : "r"(__ARG1), "r"(__ARG2));            
 224:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****                 else                                                                               
 225:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****                     __ASM("pkhtb %0, %1, %2, asr %3" : "=r"(__RES) : "r"(__ARG1), "r"(__ARG2), "I"(
 226:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****                 __RES;                                                                             
 227:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****             })
 228:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 229:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** __STATIC_FORCEINLINE uint32_t SXTAB16(uint32_t op1, uint32_t op2)
 230:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 231:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     uint32_t result;
 232:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 233:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 234:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 235:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 236:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 237:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** __STATIC_FORCEINLINE uint32_t SXTB16(uint32_t op1)
 238:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 239:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     uint32_t result;
 240:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 241:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 243:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 244:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 245:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** // __smlad is defined by GCC, but results in a performance drop(Tested on Arm GNU Toolchain version
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** __STATIC_FORCEINLINE uint32_t SMLAD(uint32_t op1, uint32_t op2, uint32_t op3)
 247:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     uint32_t result;
 249:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 252:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 253:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 254:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** __STATIC_FORCEINLINE uint32_t ROR(uint32_t op1, uint32_t op2)
 255:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 256:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     op2 %= 32U;
 257:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     if (op2 == 0U)
 258:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     {
 259:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         return op1;
 260:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     }
 261:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (op1 >> op2) | (op1 << (32U - op2));
 262:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 263:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 264:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** __STATIC_FORCEINLINE uint32_t SXTB16_RORn(uint32_t op1, uint32_t rotate)
 503              		.loc 3 264 31 view .LVU176
 504              	.LBB134:
 265:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 266:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     uint32_t result;
 505              		.loc 3 266 5 view .LVU177
ARM GAS  /tmp/ccb3Yg8d.s 			page 36


 267:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U)))
 506              		.loc 3 267 5 view .LVU178
 268:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     {
 269:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 507              		.loc 3 269 9 view .LVU179
 508              		.syntax unified
 509              	@ 269 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 510 017c 2FFA93FB 		sxtb16 fp, r3, ROR #8
 511              	@ 0 "" 2
 512              	.LVL58:
 270:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     }
 271:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     else
 272:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     {
 273:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         result = SXTB16(ROR(op1, rotate));
 274:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     }
 275:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return result;
 513              		.loc 3 275 5 view .LVU180
 514              		.loc 3 275 5 is_stmt 0 view .LVU181
 515              		.thumb
 516              		.syntax unified
 517              	.LBE134:
 518              	.LBE133:
 176:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 519              		.loc 1 176 17 is_stmt 1 view .LVU182
 520              	.LBB135:
 521              	.LBI135:
 237:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 522              		.loc 3 237 31 view .LVU183
 523              	.LBB136:
 239:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 524              		.loc 3 239 5 view .LVU184
 241:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 525              		.loc 3 241 5 view .LVU185
 526              		.syntax unified
 527              	@ 241 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 528 0180 2FFA83F6 		sxtb16 r6, r3
 529              	@ 0 "" 2
 530              	.LVL59:
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 531              		.loc 3 242 5 view .LVU186
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 532              		.loc 3 242 5 is_stmt 0 view .LVU187
 533              		.thumb
 534              		.syntax unified
 535              	.LBE136:
 536              	.LBE135:
 178:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 int32_t ker_1 = SXTB16_RORn((uint32_t)ker_0, 8);
 537              		.loc 1 178 17 is_stmt 1 view .LVU188
 538              	.LBB137:
 539              	.LBI137:
 586:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 540              		.loc 2 586 30 view .LVU189
 541              	.LBB138:
 588:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, *in_s8, 4);
 542              		.loc 2 588 5 view .LVU190
 589:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in_s8 += 4;
 543              		.loc 2 589 5 view .LVU191
ARM GAS  /tmp/ccb3Yg8d.s 			page 37


 544 0184 57F8041B 		ldr	r1, [r7], #4	@ unaligned
 545              	.LVL60:
 590:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 546              		.loc 2 590 5 view .LVU192
 592:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 547              		.loc 2 592 5 view .LVU193
 592:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 548              		.loc 2 592 5 is_stmt 0 view .LVU194
 549              	.LBE138:
 550              	.LBE137:
 179:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 acc_0 = SMLAD(ker_1, vec_1, acc_0);
 551              		.loc 1 179 17 is_stmt 1 view .LVU195
 552              	.LBB139:
 553              	.LBI139:
 264:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 554              		.loc 3 264 31 view .LVU196
 555              	.LBB140:
 266:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U)))
 556              		.loc 3 266 5 view .LVU197
 267:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     {
 557              		.loc 3 267 5 view .LVU198
 269:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     }
 558              		.loc 3 269 9 view .LVU199
 559              		.syntax unified
 560              	@ 269 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 561 0188 2FFA91F3 		sxtb16 r3, r1, ROR #8
 562              	@ 0 "" 2
 563              	.LVL61:
 564              		.loc 3 275 5 view .LVU200
 565              		.loc 3 275 5 is_stmt 0 view .LVU201
 566              		.thumb
 567              		.syntax unified
 568              	.LBE140:
 569              	.LBE139:
 180:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 570              		.loc 1 180 17 is_stmt 1 view .LVU202
 571              	.LBB141:
 572              	.LBI141:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 573              		.loc 3 246 31 view .LVU203
 574              	.LBB142:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 575              		.loc 3 248 5 view .LVU204
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 576              		.loc 3 250 5 view .LVU205
 577              		.syntax unified
 578              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 579 018c 23FB0B03 		smlad r3, r3, fp, r0
 580              	@ 0 "" 2
 581              	.LVL62:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 582              		.loc 3 251 5 view .LVU206
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 583              		.loc 3 251 5 is_stmt 0 view .LVU207
 584              		.thumb
 585              		.syntax unified
 586              	.LBE142:
ARM GAS  /tmp/ccb3Yg8d.s 			page 38


 587              	.LBE141:
 182:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 acc_0 = SMLAD(ker_0, vec_0, acc_0);
 588              		.loc 1 182 17 is_stmt 1 view .LVU208
 589              	.LBB143:
 590              	.LBI143:
 237:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 591              		.loc 3 237 31 view .LVU209
 592              	.LBB144:
 239:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 593              		.loc 3 239 5 view .LVU210
 241:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 594              		.loc 3 241 5 view .LVU211
 595              		.syntax unified
 596              	@ 241 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 597 0190 2FFA81F0 		sxtb16 r0, r1
 598              	@ 0 "" 2
 599              	.LVL63:
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 600              		.loc 3 242 5 view .LVU212
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 601              		.loc 3 242 5 is_stmt 0 view .LVU213
 602              		.thumb
 603              		.syntax unified
 604              	.LBE144:
 605              	.LBE143:
 183:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 606              		.loc 1 183 17 is_stmt 1 view .LVU214
 607              	.LBB145:
 608              	.LBI145:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 609              		.loc 3 246 31 view .LVU215
 610              	.LBB146:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 611              		.loc 3 248 5 view .LVU216
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 612              		.loc 3 250 5 view .LVU217
 613              		.syntax unified
 614              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 615 0194 20FB0630 		smlad r0, r0, r6, r3
 616              	@ 0 "" 2
 617              	.LVL64:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 618              		.loc 3 251 5 view .LVU218
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 619              		.loc 3 251 5 is_stmt 0 view .LVU219
 620              		.thumb
 621              		.syntax unified
 622              	.LBE146:
 623              	.LBE145:
 185:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 ker_1 = SXTB16_RORn((uint32_t)ker_0, 8);
 624              		.loc 1 185 17 is_stmt 1 view .LVU220
 625              	.LBB147:
 626              	.LBI147:
 586:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 627              		.loc 2 586 30 view .LVU221
 628              	.LBB148:
 588:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, *in_s8, 4);
ARM GAS  /tmp/ccb3Yg8d.s 			page 39


 629              		.loc 2 588 5 view .LVU222
 589:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in_s8 += 4;
 630              		.loc 2 589 5 view .LVU223
 631 0198 5EF8043B 		ldr	r3, [lr], #4	@ unaligned
 632              	.LVL65:
 590:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 633              		.loc 2 590 5 view .LVU224
 592:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 634              		.loc 2 592 5 view .LVU225
 592:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 635              		.loc 2 592 5 is_stmt 0 view .LVU226
 636              	.LBE148:
 637              	.LBE147:
 186:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 acc_1 = SMLAD(ker_1, vec_1, acc_1);
 638              		.loc 1 186 17 is_stmt 1 view .LVU227
 639              	.LBB149:
 640              	.LBI149:
 264:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 641              		.loc 3 264 31 view .LVU228
 642              	.LBB150:
 266:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U)))
 643              		.loc 3 266 5 view .LVU229
 267:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     {
 644              		.loc 3 267 5 view .LVU230
 269:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     }
 645              		.loc 3 269 9 view .LVU231
 646              		.syntax unified
 647              	@ 269 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 648 019c 2FFA93F1 		sxtb16 r1, r3, ROR #8
 649              	@ 0 "" 2
 650              	.LVL66:
 651              		.loc 3 275 5 view .LVU232
 652              		.loc 3 275 5 is_stmt 0 view .LVU233
 653              		.thumb
 654              		.syntax unified
 655              	.LBE150:
 656              	.LBE149:
 187:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 657              		.loc 1 187 17 is_stmt 1 view .LVU234
 658              	.LBB151:
 659              	.LBI151:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 660              		.loc 3 246 31 view .LVU235
 661              	.LBB152:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 662              		.loc 3 248 5 view .LVU236
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 663              		.loc 3 250 5 view .LVU237
 664              		.syntax unified
 665              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 666 01a0 21FB0B2B 		smlad fp, r1, fp, r2
 667              	@ 0 "" 2
 668              	.LVL67:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 669              		.loc 3 251 5 view .LVU238
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 670              		.loc 3 251 5 is_stmt 0 view .LVU239
ARM GAS  /tmp/ccb3Yg8d.s 			page 40


 671              		.thumb
 672              		.syntax unified
 673              	.LBE152:
 674              	.LBE151:
 189:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 acc_1 = SMLAD(ker_0, vec_0, acc_1);
 675              		.loc 1 189 17 is_stmt 1 view .LVU240
 676              	.LBB153:
 677              	.LBI153:
 237:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 678              		.loc 3 237 31 view .LVU241
 679              	.LBB154:
 239:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 680              		.loc 3 239 5 view .LVU242
 241:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 681              		.loc 3 241 5 view .LVU243
 682              		.syntax unified
 683              	@ 241 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 684 01a4 2FFA83F3 		sxtb16 r3, r3
 685              	@ 0 "" 2
 686              	.LVL68:
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 687              		.loc 3 242 5 view .LVU244
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 688              		.loc 3 242 5 is_stmt 0 view .LVU245
 689              		.thumb
 690              		.syntax unified
 691              	.LBE154:
 692              	.LBE153:
 190:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             }
 693              		.loc 1 190 17 is_stmt 1 view .LVU246
 694              	.LBB155:
 695              	.LBI155:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 696              		.loc 3 246 31 view .LVU247
 697              	.LBB156:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 698              		.loc 3 248 5 view .LVU248
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 699              		.loc 3 250 5 view .LVU249
 700              		.syntax unified
 701              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 702 01a8 23FB06B3 		smlad r3, r3, r6, fp
 703              	@ 0 "" 2
 704              	.LVL69:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 705              		.loc 3 251 5 view .LVU250
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 706              		.loc 3 251 5 is_stmt 0 view .LVU251
 707              		.thumb
 708              		.syntax unified
 709              	.LBE156:
 710              	.LBE155:
 190:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             }
 711              		.loc 1 190 23 view .LVU252
 712 01ac 1A46     		mov	r2, r3
 713              	.LVL70:
 190:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             }
ARM GAS  /tmp/ccb3Yg8d.s 			page 41


 714              		.loc 1 190 23 view .LVU253
 715              	.LBE130:
 171:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             {
 716              		.loc 1 171 48 is_stmt 1 view .LVU254
 171:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             {
 717              		.loc 1 171 49 is_stmt 0 view .LVU255
 718 01ae 013C     		subs	r4, r4, #1
 719              	.LVL71:
 171:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             {
 720              		.loc 1 171 49 view .LVU256
 721 01b0 DFE7     		b	.L5
 722              	.LVL72:
 723              	.L36:
 171:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             {
 724              		.loc 1 171 49 view .LVU257
 725              	.LBE157:
 726              	.LBE159:
 727              	.LBE105:
 215:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****         }
 216:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 217:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****         if (rhs_rows & 0x1)
 728              		.loc 1 217 9 is_stmt 1 view .LVU258
 729              		.loc 1 217 12 is_stmt 0 view .LVU259
 730 01b2 1C9B     		ldr	r3, [sp, #112]
 731              	.LVL73:
 732              		.loc 1 217 12 view .LVU260
 733 01b4 13F0010F 		tst	r3, #1
 734 01b8 15D1     		bne	.L39
 735              	.LVL74:
 736              	.L17:
 737              		.loc 1 217 12 view .LVU261
 738              	.LBE104:
  56:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****     {
 739              		.loc 1 56 44 is_stmt 1 discriminator 2 view .LVU262
 740 01ba 0B9B     		ldr	r3, [sp, #44]
 741 01bc 0133     		adds	r3, r3, #1
 742 01be 0B93     		str	r3, [sp, #44]
 743              	.LVL75:
 744              	.L2:
  56:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****     {
 745              		.loc 1 56 27 discriminator 1 view .LVU263
  56:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****     {
 746              		.loc 1 56 5 is_stmt 0 discriminator 1 view .LVU264
 747 01c0 0B9B     		ldr	r3, [sp, #44]
 748 01c2 1D9A     		ldr	r2, [sp, #116]
 749 01c4 9342     		cmp	r3, r2
 750 01c6 80F28180 		bge	.L40
 751              	.LBB194:
  58:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****         const int8_t *lhs = lhs_in + i_batch * rhs_cols;
 752              		.loc 1 58 9 is_stmt 1 view .LVU265
 753              	.LVL76:
  59:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 754              		.loc 1 59 9 view .LVU266
  59:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 755              		.loc 1 59 23 is_stmt 0 view .LVU267
 756 01ca 0B9B     		ldr	r3, [sp, #44]
 757 01cc 0C9A     		ldr	r2, [sp, #48]
ARM GAS  /tmp/ccb3Yg8d.s 			page 42


 758 01ce 0AFB0323 		mla	r3, r10, r3, r2
 759 01d2 0A93     		str	r3, [sp, #40]
 760              	.LVL77:
 157:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 761              		.loc 1 157 9 is_stmt 1 view .LVU268
 157:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 762              		.loc 1 157 23 is_stmt 0 view .LVU269
 763 01d4 1C9B     		ldr	r3, [sp, #112]
 764              	.LVL78:
 157:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 765              		.loc 1 157 23 view .LVU270
 766 01d6 03EBD373 		add	r3, r3, r3, lsr #31
 767 01da 5B10     		asrs	r3, r3, #1
 768 01dc 0993     		str	r3, [sp, #36]
 769              	.LVL79:
 159:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****         {
 770              		.loc 1 159 9 is_stmt 1 view .LVU271
 771              	.LBB160:
 159:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****         {
 772              		.loc 1 159 14 view .LVU272
 159:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****         {
 773              		.loc 1 159 14 is_stmt 0 view .LVU273
 774              	.LBE160:
  58:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****         const int8_t *lhs = lhs_in + i_batch * rhs_cols;
 775              		.loc 1 58 23 view .LVU274
 776 01de 0D9F     		ldr	r7, [sp, #52]
 777              	.LBB161:
 159:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****         {
 778              		.loc 1 159 22 view .LVU275
 779 01e0 0023     		movs	r3, #0
 780              	.LVL80:
 159:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****         {
 781              		.loc 1 159 22 view .LVU276
 782 01e2 0093     		str	r3, [sp]
 159:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****         {
 783              		.loc 1 159 9 view .LVU277
 784 01e4 ADE7     		b	.L3
 785              	.LVL81:
 786              	.L39:
 159:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****         {
 787              		.loc 1 159 9 view .LVU278
 788              	.LBE161:
 789              	.LBB162:
 218:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****         {
 219:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             int32_t acc_0 = *bias++;
 790              		.loc 1 219 13 is_stmt 1 view .LVU279
 791              		.loc 1 219 34 is_stmt 0 view .LVU280
 792 01e6 A646     		mov	lr, r4
 793              	.LVL82:
 794              		.loc 1 219 21 view .LVU281
 795 01e8 5EF8043B 		ldr	r3, [lr], #4
 796              	.LVL83:
 220:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 221:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             const int32_t col_loop_cnt = rhs_cols / 4;
 797              		.loc 1 221 13 is_stmt 1 view .LVU282
 798              		.loc 1 221 27 is_stmt 0 view .LVU283
 799 01ec 5646     		mov	r6, r10
ARM GAS  /tmp/ccb3Yg8d.s 			page 43


 800 01ee BAF1000F 		cmp	r10, #0
 801 01f2 04DB     		blt	.L41
 802              	.L18:
 803 01f4 B610     		asrs	r6, r6, #2
 804              	.LVL84:
 222:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 223:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             const int8_t *lhs_vec = lhs;
 805              		.loc 1 223 13 is_stmt 1 view .LVU284
 224:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             const int8_t *rhs_0 = rhs;
 806              		.loc 1 224 13 view .LVU285
 225:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 226:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             for (int i = col_loop_cnt; i != 0; i--)
 807              		.loc 1 226 13 view .LVU286
 808              	.LBB163:
 809              		.loc 1 226 18 view .LVU287
 810              		.loc 1 226 22 is_stmt 0 view .LVU288
 811 01f6 3446     		mov	r4, r6
 812 01f8 DDF82880 		ldr	r8, [sp, #40]
 813              		.loc 1 226 13 view .LVU289
 814 01fc 13E0     		b	.L19
 815              	.LVL85:
 816              	.L41:
 817              		.loc 1 226 13 view .LVU290
 818              	.LBE163:
 221:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 819              		.loc 1 221 27 view .LVU291
 820 01fe 0AF10306 		add	r6, r10, #3
 821 0202 F7E7     		b	.L18
 822              	.LVL86:
 823              	.L20:
 824              	.LBB181:
 825              	.LBB164:
 227:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             {
 228:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 int32_t vec_0 = arm_nn_read_s8x4_ia(&lhs_vec);
 826              		.loc 1 228 17 is_stmt 1 view .LVU292
 827              	.LBB165:
 828              	.LBI165:
 586:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 829              		.loc 2 586 30 view .LVU293
 830              	.LBB166:
 588:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, *in_s8, 4);
 831              		.loc 2 588 5 view .LVU294
 589:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in_s8 += 4;
 832              		.loc 2 589 5 view .LVU295
 833 0204 58F8041B 		ldr	r1, [r8], #4	@ unaligned
 834              	.LVL87:
 590:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 835              		.loc 2 590 5 view .LVU296
 592:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 836              		.loc 2 592 5 view .LVU297
 592:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 837              		.loc 2 592 5 is_stmt 0 view .LVU298
 838              	.LBE166:
 839              	.LBE165:
 229:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 int32_t vec_1 = SXTB16_RORn((uint32_t)vec_0, 8);
 840              		.loc 1 229 17 is_stmt 1 view .LVU299
 841              	.LBB167:
ARM GAS  /tmp/ccb3Yg8d.s 			page 44


 842              	.LBI167:
 264:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 843              		.loc 3 264 31 view .LVU300
 844              	.LBB168:
 266:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U)))
 845              		.loc 3 266 5 view .LVU301
 267:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     {
 846              		.loc 3 267 5 view .LVU302
 269:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     }
 847              		.loc 3 269 9 view .LVU303
 848              		.syntax unified
 849              	@ 269 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 850 0208 2FFA91F9 		sxtb16 r9, r1, ROR #8
 851              	@ 0 "" 2
 852              	.LVL88:
 853              		.loc 3 275 5 view .LVU304
 854              		.loc 3 275 5 is_stmt 0 view .LVU305
 855              		.thumb
 856              		.syntax unified
 857              	.LBE168:
 858              	.LBE167:
 230:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 vec_0 = SXTB16(vec_0);
 859              		.loc 1 230 17 is_stmt 1 view .LVU306
 860              	.LBB169:
 861              	.LBI169:
 237:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 862              		.loc 3 237 31 view .LVU307
 863              	.LBB170:
 239:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 864              		.loc 3 239 5 view .LVU308
 241:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 865              		.loc 3 241 5 view .LVU309
 866              		.syntax unified
 867              	@ 241 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 868 020c 2FFA81F1 		sxtb16 r1, r1
 869              	@ 0 "" 2
 870              	.LVL89:
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 871              		.loc 3 242 5 view .LVU310
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 872              		.loc 3 242 5 is_stmt 0 view .LVU311
 873              		.thumb
 874              		.syntax unified
 875              	.LBE170:
 876              	.LBE169:
 231:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 232:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 int32_t ker_0 = arm_nn_read_s8x4_ia(&rhs_0);
 877              		.loc 1 232 17 is_stmt 1 view .LVU312
 878              	.LBB171:
 879              	.LBI171:
 586:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 880              		.loc 2 586 30 view .LVU313
 881              	.LBB172:
 588:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, *in_s8, 4);
 882              		.loc 2 588 5 view .LVU314
 589:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in_s8 += 4;
 883              		.loc 2 589 5 view .LVU315
ARM GAS  /tmp/ccb3Yg8d.s 			page 45


 884 0210 57F8042B 		ldr	r2, [r7], #4	@ unaligned
 885              	.LVL90:
 590:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 886              		.loc 2 590 5 view .LVU316
 592:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 887              		.loc 2 592 5 view .LVU317
 592:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 888              		.loc 2 592 5 is_stmt 0 view .LVU318
 889              	.LBE172:
 890              	.LBE171:
 233:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 int32_t ker_1 = SXTB16_RORn((uint32_t)ker_0, 8);
 891              		.loc 1 233 17 is_stmt 1 view .LVU319
 892              	.LBB173:
 893              	.LBI173:
 264:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 894              		.loc 3 264 31 view .LVU320
 895              	.LBB174:
 266:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U)))
 896              		.loc 3 266 5 view .LVU321
 267:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     {
 897              		.loc 3 267 5 view .LVU322
 269:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     }
 898              		.loc 3 269 9 view .LVU323
 899              		.syntax unified
 900              	@ 269 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 901 0214 2FFA92F0 		sxtb16 r0, r2, ROR #8
 902              	@ 0 "" 2
 903              	.LVL91:
 904              		.loc 3 275 5 view .LVU324
 905              		.loc 3 275 5 is_stmt 0 view .LVU325
 906              		.thumb
 907              		.syntax unified
 908              	.LBE174:
 909              	.LBE173:
 234:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 ker_0 = SXTB16(ker_0);
 910              		.loc 1 234 17 is_stmt 1 view .LVU326
 911              	.LBB175:
 912              	.LBI175:
 237:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 913              		.loc 3 237 31 view .LVU327
 914              	.LBB176:
 239:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 915              		.loc 3 239 5 view .LVU328
 241:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 916              		.loc 3 241 5 view .LVU329
 917              		.syntax unified
 918              	@ 241 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 919 0218 2FFA82F2 		sxtb16 r2, r2
 920              	@ 0 "" 2
 921              	.LVL92:
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 922              		.loc 3 242 5 view .LVU330
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 923              		.loc 3 242 5 is_stmt 0 view .LVU331
 924              		.thumb
 925              		.syntax unified
 926              	.LBE176:
ARM GAS  /tmp/ccb3Yg8d.s 			page 46


 927              	.LBE175:
 235:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 236:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 acc_0 = SMLAD(ker_1, vec_1, acc_0);
 928              		.loc 1 236 17 is_stmt 1 view .LVU332
 929              	.LBB177:
 930              	.LBI177:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 931              		.loc 3 246 31 view .LVU333
 932              	.LBB178:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 933              		.loc 3 248 5 view .LVU334
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 934              		.loc 3 250 5 view .LVU335
 935              		.syntax unified
 936              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 937 021c 20FB0933 		smlad r3, r0, r9, r3
 938              	@ 0 "" 2
 939              	.LVL93:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 940              		.loc 3 251 5 view .LVU336
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 941              		.loc 3 251 5 is_stmt 0 view .LVU337
 942              		.thumb
 943              		.syntax unified
 944              	.LBE178:
 945              	.LBE177:
 237:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 acc_0 = SMLAD(ker_0, vec_0, acc_0);
 946              		.loc 1 237 17 is_stmt 1 view .LVU338
 947              	.LBB179:
 948              	.LBI179:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 949              		.loc 3 246 31 view .LVU339
 950              	.LBB180:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 951              		.loc 3 248 5 view .LVU340
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 952              		.loc 3 250 5 view .LVU341
 953              		.syntax unified
 954              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 955 0220 22FB0133 		smlad r3, r2, r1, r3
 956              	@ 0 "" 2
 957              	.LVL94:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 958              		.loc 3 251 5 view .LVU342
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 959              		.loc 3 251 5 is_stmt 0 view .LVU343
 960              		.thumb
 961              		.syntax unified
 962              	.LBE180:
 963              	.LBE179:
 964              	.LBE164:
 226:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             {
 965              		.loc 1 226 48 is_stmt 1 view .LVU344
 226:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             {
 966              		.loc 1 226 49 is_stmt 0 view .LVU345
 967 0224 013C     		subs	r4, r4, #1
 968              	.LVL95:
ARM GAS  /tmp/ccb3Yg8d.s 			page 47


 969              	.L19:
 226:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             {
 970              		.loc 1 226 40 is_stmt 1 discriminator 1 view .LVU346
 226:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             {
 971              		.loc 1 226 13 is_stmt 0 discriminator 1 view .LVU347
 972 0226 002C     		cmp	r4, #0
 973 0228 ECD1     		bne	.L20
 226:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             {
 974              		.loc 1 226 13 discriminator 1 view .LVU348
 975 022a 4246     		mov	r2, r8
 976              	.LBE181:
 238:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             }
 239:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 240:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             for (int j = col_loop_cnt * 4; j < rhs_cols; j++)
 977              		.loc 1 240 13 is_stmt 1 view .LVU349
 978              	.LBB182:
 979              		.loc 1 240 18 view .LVU350
 980              		.loc 1 240 22 is_stmt 0 view .LVU351
 981 022c B600     		lsls	r6, r6, #2
 982              	.LVL96:
 983              		.loc 1 240 13 view .LVU352
 984 022e 06E0     		b	.L21
 985              	.LVL97:
 986              	.L22:
 987              	.LBB183:
 241:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             {
 242:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 const int32_t lhs_temp = *lhs_vec++;
 988              		.loc 1 242 17 is_stmt 1 discriminator 3 view .LVU353
 989              		.loc 1 242 42 is_stmt 0 discriminator 3 view .LVU354
 990 0230 12F9010B 		ldrsb	r0, [r2], #1
 991              	.LVL98:
 243:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 acc_0 += lhs_temp * (*rhs_0++);
 992              		.loc 1 243 17 is_stmt 1 discriminator 3 view .LVU355
 993              		.loc 1 243 38 is_stmt 0 discriminator 3 view .LVU356
 994 0234 17F9011B 		ldrsb	r1, [r7], #1
 995              	.LVL99:
 996              		.loc 1 243 23 discriminator 3 view .LVU357
 997 0238 00FB0133 		mla	r3, r0, r1, r3
 998              	.LVL100:
 999              		.loc 1 243 23 discriminator 3 view .LVU358
 1000              	.LBE183:
 240:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             {
 1001              		.loc 1 240 58 is_stmt 1 discriminator 3 view .LVU359
 240:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             {
 1002              		.loc 1 240 59 is_stmt 0 discriminator 3 view .LVU360
 1003 023c 0136     		adds	r6, r6, #1
 1004              	.LVL101:
 1005              	.L21:
 240:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             {
 1006              		.loc 1 240 44 is_stmt 1 discriminator 1 view .LVU361
 240:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             {
 1007              		.loc 1 240 13 is_stmt 0 discriminator 1 view .LVU362
 1008 023e 5645     		cmp	r6, r10
 1009 0240 F6DB     		blt	.L22
 240:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             {
 1010              		.loc 1 240 13 discriminator 1 view .LVU363
 1011              	.LBE182:
ARM GAS  /tmp/ccb3Yg8d.s 			page 48


 244:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             }
 245:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 246:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             acc_0 = arm_nn_requantize(acc_0, dst_multiplier, dst_shift);
 1012              		.loc 1 246 13 is_stmt 1 view .LVU364
 1013              	.LVL102:
 1014              	.LBB184:
 1015              	.LBI184:
 882:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1016              		.loc 2 882 30 view .LVU365
 1017              	.LBB185:
 1018              		.loc 2 893 5 view .LVU366
 1019              		.loc 2 893 87 is_stmt 0 view .LVU367
 1020 0242 1A9A     		ldr	r2, [sp, #104]
 1021              	.LVL103:
 1022              		.loc 2 893 87 view .LVU368
 1023 0244 22EAE272 		bic	r2, r2, r2, asr #31
 1024              		.loc 2 893 12 view .LVU369
 1025 0248 03FA02F7 		lsl	r7, r3, r2
 1026              	.LVL104:
 1027              	.LBB186:
 1028              	.LBI186:
 823:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1029              		.loc 2 823 30 is_stmt 1 view .LVU370
 1030              	.LBB187:
 825:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     union arm_nn_long_long mult;
 1031              		.loc 2 825 5 view .LVU371
 826:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1032              		.loc 2 826 5 view .LVU372
 829:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult.word.high = 0;
 1033              		.loc 2 829 5 view .LVU373
 830:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1034              		.loc 2 830 5 view .LVU374
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1035              		.loc 2 833 5 view .LVU375
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1036              		.loc 2 833 26 is_stmt 0 view .LVU376
 1037 024c 4FF08048 		mov	r8, #1073741824
 1038 0250 0026     		movs	r6, #0
 1039              	.LVL105:
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1040              		.loc 2 833 39 view .LVU377
 1041 0252 FB17     		asrs	r3, r7, #31
 1042              	.LVL106:
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1043              		.loc 2 833 51 view .LVU378
 1044 0254 E917     		asrs	r1, r5, #31
 1045 0256 05FB03F3 		mul	r3, r5, r3
 1046 025a 07FB0131 		mla	r1, r7, r1, r3
 1047 025e A5FB0723 		umull	r2, r3, r5, r7
 1048 0262 CDE90023 		strd	r2, [sp]
 1049              	.LVL107:
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1050              		.loc 2 833 51 view .LVU379
 1051 0266 0B44     		add	r3, r3, r1
 1052 0268 0193     		str	r3, [sp, #4]
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1053              		.loc 2 833 37 view .LVU380
ARM GAS  /tmp/ccb3Yg8d.s 			page 49


 1054 026a DDE90001 		ldrd	r0, [sp]
 1055 026e 18EB0002 		adds	r2, r8, r0
 1056 0272 41EB0606 		adc	r6, r1, r6
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1057              		.loc 2 837 5 is_stmt 1 view .LVU381
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1058              		.loc 2 837 39 is_stmt 0 view .LVU382
 1059 0276 D30F     		lsrs	r3, r2, #31
 1060 0278 43EA4601 		orr	r1, r3, r6, lsl #1
 1061              	.LVL108:
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1062              		.loc 2 839 5 is_stmt 1 view .LVU383
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1063              		.loc 2 839 5 is_stmt 0 view .LVU384
 1064              	.LBE187:
 1065              	.LBE186:
 1066              		.loc 2 893 12 view .LVU385
 1067 027c 1A9B     		ldr	r3, [sp, #104]
 1068 027e 002B     		cmp	r3, #0
 1069 0280 1EDD     		ble	.L42
 1070              	.LVL109:
 1071              	.L23:
 1072              	.LBB188:
 1073              	.LBI188:
 850:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1074              		.loc 2 850 30 is_stmt 1 view .LVU386
 1075              	.LBB189:
 852:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t remainder_mask = (1 << exponent) - 1;
 1076              		.loc 2 852 5 view .LVU387
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 1077              		.loc 2 853 5 view .LVU388
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 1078              		.loc 2 853 39 is_stmt 0 view .LVU389
 1079 0282 0123     		movs	r3, #1
 1080 0284 A340     		lsls	r3, r3, r4
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 1081              		.loc 2 853 19 view .LVU390
 1082 0286 013B     		subs	r3, r3, #1
 1083              	.LVL110:
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1084              		.loc 2 854 5 is_stmt 1 view .LVU391
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1085              		.loc 2 854 13 is_stmt 0 view .LVU392
 1086 0288 01EA0302 		and	r2, r1, r3
 1087              	.LVL111:
 857:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1088              		.loc 2 857 5 is_stmt 1 view .LVU393
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 1089              		.loc 2 860 5 view .LVU394
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 1090              		.loc 2 860 13 is_stmt 0 view .LVU395
 1091 028c 5B10     		asrs	r3, r3, #1
 1092              	.LVL112:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1093              		.loc 2 861 5 is_stmt 1 view .LVU396
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1094              		.loc 2 861 8 is_stmt 0 view .LVU397
ARM GAS  /tmp/ccb3Yg8d.s 			page 50


 1095 028e 51FA04F4 		asrs	r4, r1, r4
 1096              	.LVL113:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1097              		.loc 2 861 8 view .LVU398
 1098 0292 17D4     		bmi	.L43
 1099              	.L24:
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1100              		.loc 2 865 5 is_stmt 1 view .LVU399
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1101              		.loc 2 865 8 is_stmt 0 view .LVU400
 1102 0294 9A42     		cmp	r2, r3
 1103 0296 00DD     		ble	.L25
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1104              		.loc 2 867 9 is_stmt 1 view .LVU401
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1105              		.loc 2 867 15 is_stmt 0 view .LVU402
 1106 0298 0134     		adds	r4, r4, #1
 1107              	.LVL114:
 1108              	.L25:
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1109              		.loc 2 870 5 is_stmt 1 view .LVU403
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1110              		.loc 2 870 5 is_stmt 0 view .LVU404
 1111              	.LBE189:
 1112              	.LBE188:
 1113              	.LBE185:
 1114              	.LBE184:
 247:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 248:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             // Add offset
 249:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             acc_0 += dst_offset + *dst;
 1115              		.loc 1 249 13 is_stmt 1 view .LVU405
 1116              		.loc 1 249 35 is_stmt 0 view .LVU406
 1117 029a BCF90030 		ldrsh	r3, [ip]
 1118              		.loc 1 249 33 view .LVU407
 1119 029e 189A     		ldr	r2, [sp, #96]
 1120 02a0 1344     		add	r3, r3, r2
 1121              		.loc 1 249 19 view .LVU408
 1122 02a2 1C44     		add	r4, r4, r3
 1123              	.LVL115:
 250:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             // Clamp the result
 251:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             acc_0 = CLAMP(acc_0, NN_Q15_MAX, NN_Q15_MIN);
 1124              		.loc 1 251 13 is_stmt 1 view .LVU409
 1125              		.loc 1 251 21 is_stmt 0 view .LVU410
 1126 02a4 14F5004F 		cmn	r4, #32768
 1127 02a8 0EDD     		ble	.L31
 1128              		.loc 1 251 21 discriminator 1 view .LVU411
 1129 02aa 47F6FF73 		movw	r3, #32767
 1130 02ae 9C42     		cmp	r4, r3
 1131 02b0 A8BF     		it	ge
 1132 02b2 1C46     		movge	r4, r3
 1133              	.LVL116:
 1134              	.L26:
 252:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             *dst++ = (int16_t)acc_0;
 1135              		.loc 1 252 13 is_stmt 1 discriminator 4 view .LVU412
 1136              		.loc 1 252 17 is_stmt 0 discriminator 4 view .LVU413
 1137 02b4 6346     		mov	r3, ip
 1138              	.LVL117:
ARM GAS  /tmp/ccb3Yg8d.s 			page 51


 1139              		.loc 1 252 20 discriminator 4 view .LVU414
 1140 02b6 23F8024B 		strh	r4, [r3], #2	@ movhi
 1141              	.LVL118:
 1142              		.loc 1 252 17 discriminator 4 view .LVU415
 1143 02ba 9C46     		mov	ip, r3
 219:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 1144              		.loc 1 219 34 discriminator 4 view .LVU416
 1145 02bc 7446     		mov	r4, lr
 1146              	.LVL119:
 219:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 1147              		.loc 1 219 34 discriminator 4 view .LVU417
 1148 02be 7CE7     		b	.L17
 1149              	.LVL120:
 1150              	.L42:
 1151              	.LBB193:
 1152              	.LBB192:
 1153              		.loc 2 893 12 view .LVU418
 1154 02c0 5C42     		rsbs	r4, r3, #0
 1155              	.LVL121:
 1156              		.loc 2 893 12 view .LVU419
 1157 02c2 DEE7     		b	.L23
 1158              	.LVL122:
 1159              	.L43:
 1160              	.LBB191:
 1161              	.LBB190:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1162              		.loc 2 863 9 is_stmt 1 view .LVU420
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1163              		.loc 2 863 18 is_stmt 0 view .LVU421
 1164 02c4 0133     		adds	r3, r3, #1
 1165              	.LVL123:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1166              		.loc 2 863 18 view .LVU422
 1167 02c6 E5E7     		b	.L24
 1168              	.LVL124:
 1169              	.L31:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1170              		.loc 2 863 18 view .LVU423
 1171              	.LBE190:
 1172              	.LBE191:
 1173              	.LBE192:
 1174              	.LBE193:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             *dst++ = (int16_t)acc_0;
 1175              		.loc 1 251 21 view .LVU424
 1176 02c8 024C     		ldr	r4, .L44
 1177              	.LVL125:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             *dst++ = (int16_t)acc_0;
 1178              		.loc 1 251 21 view .LVU425
 1179 02ca F3E7     		b	.L26
 1180              	.LVL126:
 1181              	.L40:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             *dst++ = (int16_t)acc_0;
 1182              		.loc 1 251 21 view .LVU426
 1183              	.LBE162:
 1184              	.LBE194:
 1185              	.LBE103:
 253:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****         }
ARM GAS  /tmp/ccb3Yg8d.s 			page 52


 254:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 255:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** #else
 256:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 257:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****         const int32_t row_loop_cnt = rhs_rows / 3;
 258:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 259:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****         for (int i_row_loop_cnt = 0; i_row_loop_cnt < row_loop_cnt; i_row_loop_cnt++)
 260:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****         {
 261:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             const int8_t *lhs_ptr = lhs;
 262:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             const int8_t *rhs_ptr_0 = &rhs[0];
 263:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             const int8_t *rhs_ptr_1 = &rhs[rhs_cols];
 264:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             const int8_t *rhs_ptr_2 = &rhs[rhs_cols * 2];
 265:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 266:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             int32_t res00 = *bias++;
 267:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             int32_t res01 = *bias++;
 268:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             int32_t res02 = *bias++;
 269:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 270:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             for (int32_t rhs_cols_idx = 0; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 271:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             {
 272:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 const int32_t rhs_value0 = (int8_t)*rhs_ptr_0;
 273:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 const int32_t rhs_value1 = (int8_t)*rhs_ptr_1;
 274:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 const int32_t rhs_value2 = (int8_t)*rhs_ptr_2;
 275:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 const int32_t lhs_value = (int8_t)*lhs_ptr;
 276:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 277:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 res00 += lhs_value * rhs_value0;
 278:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 res01 += lhs_value * rhs_value1;
 279:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 res02 += lhs_value * rhs_value2;
 280:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 281:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 ++rhs_ptr_0;
 282:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 ++rhs_ptr_1;
 283:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 ++rhs_ptr_2;
 284:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 ++lhs_ptr;
 285:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             }
 286:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             // Quantize down
 287:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             res00 = arm_nn_requantize(res00, dst_multiplier, dst_shift);
 288:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             res01 = arm_nn_requantize(res01, dst_multiplier, dst_shift);
 289:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             res02 = arm_nn_requantize(res02, dst_multiplier, dst_shift);
 290:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 291:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             // Add offset
 292:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             res00 += dst_offset + *dst;
 293:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             res01 += dst_offset + dst[1];
 294:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             res02 += dst_offset + dst[2];
 295:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 296:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             // Clamp the result
 297:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             res00 = CLAMP(res00, NN_Q15_MAX, NN_Q15_MIN);
 298:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             res01 = CLAMP(res01, NN_Q15_MAX, NN_Q15_MIN);
 299:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             res02 = CLAMP(res02, NN_Q15_MAX, NN_Q15_MIN);
 300:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 301:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             dst[0] = (int16_t)res00;
 302:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             dst[1] = (int16_t)res01;
 303:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             dst[2] = (int16_t)res02;
 304:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             dst += 3;
 305:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 306:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             rhs += 3 * rhs_cols;
 307:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****         }
 308:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 309:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****         const int loop_cnt = rhs_rows % 3;
 310:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
ARM GAS  /tmp/ccb3Yg8d.s 			page 53


 311:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****         for (int i_loop_cnt = 0; i_loop_cnt < loop_cnt; i_loop_cnt++)
 312:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****         {
 313:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             const int8_t *lhs_ptr = &lhs[0];
 314:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             const int8_t *rhs_ptr = &rhs[0];
 315:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 316:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             int32_t res00 = *bias++;
 317:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 318:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             for (int32_t rhs_cols_idx = 0; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 319:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             {
 320:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 int32_t rhs_value0 = (int8_t)rhs_ptr[0];
 321:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 int32_t lhs_value = (int8_t)lhs_ptr[0];
 322:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 323:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 res00 += lhs_value * rhs_value0;
 324:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 325:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 ++rhs_ptr;
 326:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****                 ++lhs_ptr;
 327:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             }
 328:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 329:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             // Quantize down
 330:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             res00 = arm_nn_requantize(res00, dst_multiplier, dst_shift);
 331:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 332:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             // Add offset
 333:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             res00 += dst_offset + *dst;
 334:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 335:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             // Clamp the result
 336:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             res00 = CLAMP(res00, NN_Q15_MAX, NN_Q15_MIN);
 337:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** 
 338:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             *dst++ = (int16_t)res00;
 339:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****             rhs += rhs_cols;
 340:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****         }
 341:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** #endif
 342:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c ****     }
 343:Middlewares/tensorflow/third_party/cmsis_nn/Source/NNSupportFunctions/arm_nn_vec_mat_mul_result_acc_s8.c **** }
 1186              		.loc 1 343 1 view .LVU427
 1187 02cc 0FB0     		add	sp, sp, #60
 1188              	.LCFI2:
 1189              		.cfi_def_cfa_offset 36
 1190              		@ sp needed
 1191 02ce BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 1192              	.LVL127:
 1193              	.L45:
 1194              		.loc 1 343 1 view .LVU428
 1195 02d2 00BF     		.align	2
 1196              	.L44:
 1197 02d4 0080FFFF 		.word	-32768
 1198              		.cfi_endproc
 1199              	.LFE47:
 1201              		.text
 1202              	.Letext0:
 1203              		.file 4 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 1204              		.file 5 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 1205              		.file 6 "/usr/include/newlib/sys/_types.h"
 1206              		.file 7 "/usr/include/newlib/sys/reent.h"
 1207              		.file 8 "/usr/include/newlib/sys/lock.h"
ARM GAS  /tmp/ccb3Yg8d.s 			page 54


DEFINED SYMBOLS
                            *ABS*:0000000000000000 arm_nn_vec_mat_mul_result_acc_s8.c
     /tmp/ccb3Yg8d.s:18     .text.arm_nn_vec_mat_mul_result_acc_s8:0000000000000000 $t
     /tmp/ccb3Yg8d.s:26     .text.arm_nn_vec_mat_mul_result_acc_s8:0000000000000000 arm_nn_vec_mat_mul_result_acc_s8
     /tmp/ccb3Yg8d.s:1197   .text.arm_nn_vec_mat_mul_result_acc_s8:00000000000002d4 $d

NO UNDEFINED SYMBOLS
