#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: C:\pango\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22000
#Hostname: XiaoXinPro16
Generated by Fabric Compiler (version 2022.1 build 99559) at Tue Nov 14 16:04:42 2023
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.0 -waveform {0 10.0}
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.0 -waveform {0 10.0} successfully.
Executing : get_ports cam_pclk
Executing : get_ports cam_pclk successfully.
Executing : create_clock -name cam_pclk [get_ports cam_pclk] -period 41.667 -waveform {0.000 20.834}
Executing : create_clock -name cam_pclk [get_ports cam_pclk] -period 41.667 -waveform {0.000 20.834} successfully.
Executing : get_ports hdmi_rx_pix_clk
Executing : get_ports hdmi_rx_pix_clk successfully.
Executing : create_clock -name hdmi_rx_pix_clk [get_ports hdmi_rx_pix_clk] -period 6.734 -waveform {0.000 3.367}
Executing : create_clock -name hdmi_rx_pix_clk [get_ports hdmi_rx_pix_clk] -period 6.734 -waveform {0.000 3.367} successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_DDR3_interface_top.u_ddr3_interface.I_GTP_CLKDIV/CLKDIVOUT
Executing : get_pins u_DDR3_interface_top.u_ddr3_interface.I_GTP_CLKDIV/CLKDIVOUT successfully.
Executing : get_clocks sys_clk
Executing : get_clocks sys_clk successfully.
Executing : create_generated_clock -name ddrphy_clkin -source [get_ports sys_clk] [get_pins u_DDR3_interface_top.u_ddr3_interface.I_GTP_CLKDIV/CLKDIVOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 8
Executing : create_generated_clock -name ddrphy_clkin -source [get_ports sys_clk] [get_pins u_DDR3_interface_top.u_ddr3_interface.I_GTP_CLKDIV/CLKDIVOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 8 successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_DDR3_interface_top.u_ddr3_interface.I_GTP_IOCLKBUF_0/CLKOUT
Executing : get_pins u_DDR3_interface_top.u_ddr3_interface.I_GTP_IOCLKBUF_0/CLKOUT successfully.
Executing : get_clocks sys_clk
Executing : get_clocks sys_clk successfully.
Executing : create_generated_clock -name ioclk0 -source [get_ports sys_clk] [get_pins u_DDR3_interface_top.u_ddr3_interface.I_GTP_IOCLKBUF_0/CLKOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 2
Executing : create_generated_clock -name ioclk0 -source [get_ports sys_clk] [get_pins u_DDR3_interface_top.u_ddr3_interface.I_GTP_IOCLKBUF_0/CLKOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 2 successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_DDR3_interface_top.u_ddr3_interface.I_GTP_IOCLKBUF_1/CLKOUT
Executing : get_pins u_DDR3_interface_top.u_ddr3_interface.I_GTP_IOCLKBUF_1/CLKOUT successfully.
Executing : get_clocks sys_clk
Executing : get_clocks sys_clk successfully.
Executing : create_generated_clock -name ioclk1 -source [get_ports sys_clk] [get_pins u_DDR3_interface_top.u_ddr3_interface.I_GTP_IOCLKBUF_1/CLKOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 2
Executing : create_generated_clock -name ioclk1 -source [get_ports sys_clk] [get_pins u_DDR3_interface_top.u_ddr3_interface.I_GTP_IOCLKBUF_1/CLKOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 2 successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_DDR3_interface_top.u_ddr3_interface.I_GTP_IOCLKBUF_2/CLKOUT
Executing : get_pins u_DDR3_interface_top.u_ddr3_interface.I_GTP_IOCLKBUF_2/CLKOUT successfully.
Executing : get_clocks sys_clk
Executing : get_clocks sys_clk successfully.
Executing : create_generated_clock -name ioclk2 -source [get_ports sys_clk] [get_pins u_DDR3_interface_top.u_ddr3_interface.I_GTP_IOCLKBUF_2/CLKOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 2
Executing : create_generated_clock -name ioclk2 -source [get_ports sys_clk] [get_pins u_DDR3_interface_top.u_ddr3_interface.I_GTP_IOCLKBUF_2/CLKOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 2 successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_DDR3_interface_top.u_ddr3_interface.u_clkbufg_gate/CLKOUT
Executing : get_pins u_DDR3_interface_top.u_ddr3_interface.u_clkbufg_gate/CLKOUT successfully.
Executing : get_clocks sys_clk
Executing : get_clocks sys_clk successfully.
Executing : create_generated_clock -name ioclk_gate_clk -source [get_ports sys_clk] [get_pins u_DDR3_interface_top.u_ddr3_interface.u_clkbufg_gate/CLKOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 8
Executing : create_generated_clock -name ioclk_gate_clk -source [get_ports sys_clk] [get_pins u_DDR3_interface_top.u_ddr3_interface.u_clkbufg_gate/CLKOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 8 successfully.
Executing : get_clocks sys_clk
Executing : get_clocks sys_clk successfully.
Executing : set_clock_groups -name sys_clk -asynchronous -group [get_clocks sys_clk]
Executing : set_clock_groups -name sys_clk -asynchronous -group [get_clocks sys_clk] successfully.
Executing : get_clocks ioclk0
Executing : get_clocks ioclk0 successfully.
Executing : set_clock_groups -name ioclk0 -asynchronous -group [get_clocks ioclk0]
Executing : set_clock_groups -name ioclk0 -asynchronous -group [get_clocks ioclk0] successfully.
Executing : get_clocks ioclk1
Executing : get_clocks ioclk1 successfully.
Executing : set_clock_groups -name ioclk1 -asynchronous -group [get_clocks ioclk1]
Executing : set_clock_groups -name ioclk1 -asynchronous -group [get_clocks ioclk1] successfully.
Executing : get_clocks ioclk2
Executing : get_clocks ioclk2 successfully.
Executing : set_clock_groups -name ioclk2 -asynchronous -group [get_clocks ioclk2]
Executing : set_clock_groups -name ioclk2 -asynchronous -group [get_clocks ioclk2] successfully.
Executing : get_clocks ioclk_gate_clk
Executing : get_clocks ioclk_gate_clk successfully.
Executing : set_clock_groups -name ioclk_gate_clk -asynchronous -group [get_clocks ioclk_gate_clk]
Executing : set_clock_groups -name ioclk_gate_clk -asynchronous -group [get_clocks ioclk_gate_clk] successfully.
Executing : get_clocks ddrphy_clkin
Executing : get_clocks ddrphy_clkin successfully.
Executing : set_clock_groups -name ddrphy_clkin -asynchronous -group [get_clocks ddrphy_clkin]
Executing : set_clock_groups -name ddrphy_clkin -asynchronous -group [get_clocks ddrphy_clkin] successfully.
Executing : get_clocks hdmi_rx_pix_clk
Executing : get_clocks hdmi_rx_pix_clk successfully.
Executing : set_clock_groups -name hdmi_rx_pix_clk -asynchronous -group [get_clocks hdmi_rx_pix_clk]
Executing : set_clock_groups -name hdmi_rx_pix_clk -asynchronous -group [get_clocks hdmi_rx_pix_clk] successfully.
Executing : get_clocks cam_pclk
Executing : get_clocks cam_pclk successfully.
Executing : set_clock_groups -name cam_pclk -asynchronous -group [get_clocks cam_pclk]
Executing : set_clock_groups -name cam_pclk -asynchronous -group [get_clocks cam_pclk] successfully.
Executing : get_clocks eth_rxc
C: SDC-2017: [D:/MY_FILE/FPGA/pango_project/video_stitching.fdc(line number: 1160)] Nothing implicitly matched 'eth_rxc'.
Executing : get_clocks eth_rxc successfully.
Executing : set_clock_groups -name eth_rxc -asynchronous -group [get_clocks eth_rxc]
C: SDC-2027: [D:/MY_FILE/FPGA/pango_project/video_stitching.fdc(line number: 1160)] One or more clocks can not find in the group '[get_clocks eth_rxc]', command 'set_clock_groups' is ignored.
Executing : set_clock_groups -name eth_rxc -asynchronous -group [get_clocks eth_rxc] successfully.
Executing : get_clocks gmii_rx_clk
C: SDC-2017: [D:/MY_FILE/FPGA/pango_project/video_stitching.fdc(line number: 1161)] Nothing implicitly matched 'gmii_rx_clk'.
Executing : get_clocks gmii_rx_clk successfully.
Executing : set_clock_groups -name gmii_rx_clk -asynchronous -group [get_clocks gmii_rx_clk]
C: SDC-2027: [D:/MY_FILE/FPGA/pango_project/video_stitching.fdc(line number: 1161)] One or more clocks can not find in the group '[get_clocks gmii_rx_clk]', command 'set_clock_groups' is ignored.
Executing : set_clock_groups -name gmii_rx_clk -asynchronous -group [get_clocks gmii_rx_clk] successfully.
Executing : get_clocks ddrphy_clkin
Executing : get_clocks ddrphy_clkin successfully.
Executing : set_clock_uncertainty 0.200 [get_clocks ddrphy_clkin] -setup -hold
Executing : set_clock_uncertainty 0.200 [get_clocks ddrphy_clkin] -setup -hold successfully.
Executing : get_clocks cam_pclk
Executing : get_clocks cam_pclk successfully.
Executing : set_clock_uncertainty 0.200 [get_clocks cam_pclk] -setup -hold
Executing : set_clock_uncertainty 0.200 [get_clocks cam_pclk] -setup -hold successfully.
Executing : get_ports cam_2_pclk
Executing : get_ports cam_2_pclk successfully.
Executing : create_clock -name cam_2_pclk [get_ports cam_2_pclk] -period 41.667 -waveform {0.000 20.834}
Executing : create_clock -name cam_2_pclk [get_ports cam_2_pclk] -period 41.667 -waveform {0.000 20.834} successfully.
C: ConstraintEditor-2002: [D:/MY_FILE/FPGA/pango_project/video_stitching.fdc(line number: 249)] | Port mem_dq[14] has been placed at location P3, whose type is share pin.
C: ConstraintEditor-2002: [D:/MY_FILE/FPGA/pango_project/video_stitching.fdc(line number: 270)] | Port mem_dq[11] has been placed at location M1, whose type is share pin.
C: ConstraintEditor-2002: [D:/MY_FILE/FPGA/pango_project/video_stitching.fdc(line number: 284)] | Port mem_dq[9] has been placed at location M2, whose type is share pin.
C: ConstraintEditor-2002: [D:/MY_FILE/FPGA/pango_project/video_stitching.fdc(line number: 542)] | Port hdmi_tx_data[23] has been placed at location H19, whose type is share pin.
C: ConstraintEditor-2002: [D:/MY_FILE/FPGA/pango_project/video_stitching.fdc(line number: 549)] | Port hdmi_tx_data[22] has been placed at location H22, whose type is share pin.
C: ConstraintEditor-2002: [D:/MY_FILE/FPGA/pango_project/video_stitching.fdc(line number: 556)] | Port hdmi_tx_data[21] has been placed at location H21, whose type is share pin.
C: ConstraintEditor-2002: [D:/MY_FILE/FPGA/pango_project/video_stitching.fdc(line number: 591)] | Port hdmi_tx_data[16] has been placed at location K17, whose type is share pin.
C: ConstraintEditor-2002: [D:/MY_FILE/FPGA/pango_project/video_stitching.fdc(line number: 598)] | Port hdmi_tx_data[15] has been placed at location L17, whose type is share pin.
C: ConstraintEditor-2002: [D:/MY_FILE/FPGA/pango_project/video_stitching.fdc(line number: 605)] | Port hdmi_tx_data[14] has been placed at location K20, whose type is share pin.
C: ConstraintEditor-2002: [D:/MY_FILE/FPGA/pango_project/video_stitching.fdc(line number: 612)] | Port hdmi_tx_data[13] has been placed at location L19, whose type is share pin.
C: ConstraintEditor-2002: [D:/MY_FILE/FPGA/pango_project/video_stitching.fdc(line number: 647)] | Port hdmi_tx_data[8] has been placed at location M21, whose type is share pin.
C: ConstraintEditor-2002: [D:/MY_FILE/FPGA/pango_project/video_stitching.fdc(line number: 668)] | Port hdmi_tx_data[5] has been placed at location R22, whose type is share pin.
C: ConstraintEditor-2002: [D:/MY_FILE/FPGA/pango_project/video_stitching.fdc(line number: 675)] | Port hdmi_tx_data[4] has been placed at location R20, whose type is share pin.
C: ConstraintEditor-2002: [D:/MY_FILE/FPGA/pango_project/video_stitching.fdc(line number: 689)] | Port hdmi_tx_data[2] has been placed at location T21, whose type is share pin.
C: ConstraintEditor-2002: [D:/MY_FILE/FPGA/pango_project/video_stitching.fdc(line number: 738)] | Port hdmi_tx_pix_clk has been placed at location M22, whose type is share pin.
C: ConstraintEditor-2002: [D:/MY_FILE/FPGA/pango_project/video_stitching.fdc(line number: 804)] | Port hdmi_rx_data[13] has been placed at location AB18, whose type is share pin.
C: ConstraintEditor-2002: [D:/MY_FILE/FPGA/pango_project/video_stitching.fdc(line number: 809)] | Port hdmi_rx_data[12] has been placed at location AA18, whose type is share pin.
C: ConstraintEditor-2002: [D:/MY_FILE/FPGA/pango_project/video_stitching.fdc(line number: 814)] | Port hdmi_rx_data[11] has been placed at location AB19, whose type is share pin.
C: ConstraintEditor-2002: [D:/MY_FILE/FPGA/pango_project/video_stitching.fdc(line number: 819)] | Port hdmi_rx_data[10] has been placed at location W18, whose type is share pin.
C: ConstraintEditor-2002: [D:/MY_FILE/FPGA/pango_project/video_stitching.fdc(line number: 824)] | Port hdmi_rx_data[9] has been placed at location V17, whose type is share pin.
C: ConstraintEditor-2002: [D:/MY_FILE/FPGA/pango_project/video_stitching.fdc(line number: 874)] | Port hdmi_rx_sda has been placed at location V20, whose type is share pin.
C: ConstraintEditor-2002: [D:/MY_FILE/FPGA/pango_project/video_stitching.fdc(line number: 881)] | Port hdmi_rx_scl has been placed at location V19, whose type is share pin.
C: ConstraintEditor-2002: [D:/MY_FILE/FPGA/pango_project/video_stitching.fdc(line number: 898)] | Port hdmi_rx_pix_clk has been placed at location AA12, whose type is share pin.
C: ConstraintEditor-2002: [D:/MY_FILE/FPGA/pango_project/video_stitching.fdc(line number: 1029)] | Port cam_vsync has been placed at location Y5, whose type is share pin.
C: ConstraintEditor-2002: [D:/MY_FILE/FPGA/pango_project/video_stitching.fdc(line number: 1034)] | Port cam_href has been placed at location AB5, whose type is share pin.
C: ConstraintEditor-2002: [D:/MY_FILE/FPGA/pango_project/video_stitching.fdc(line number: 1046)] | Port eth_rst_n has been placed at location B20, whose type is share pin.
C: ConstraintEditor-2002: [D:/MY_FILE/FPGA/pango_project/video_stitching.fdc(line number: 1092)] | Port eth_tx_ctl has been placed at location B18, whose type is share pin.
C: ConstraintEditor-2002: [D:/MY_FILE/FPGA/pango_project/video_stitching.fdc(line number: 1099)] | Port eth_txd[3] has been placed at location A18, whose type is share pin.
C: ConstraintEditor-2002: [D:/MY_FILE/FPGA/pango_project/video_stitching.fdc(line number: 1106)] | Port eth_txd[2] has been placed at location C18, whose type is share pin.
C: ConstraintEditor-2002: [D:/MY_FILE/FPGA/pango_project/video_stitching.fdc(line number: 1113)] | Port eth_txd[1] has been placed at location D17, whose type is share pin.
C: ConstraintEditor-2002: [D:/MY_FILE/FPGA/pango_project/video_stitching.fdc(line number: 1180)] | Port cam_2_data[7] has been placed at location AB13, whose type is share pin.
C: ConstraintEditor-2002: [D:/MY_FILE/FPGA/pango_project/video_stitching.fdc(line number: 1220)] | Port cam_2_sda has been placed at location Y13, whose type is share pin.
C: ConstraintEditor-2002: [D:/MY_FILE/FPGA/pango_project/video_stitching.fdc(line number: 1288)] | Port key_in[0] has been placed at location K18, whose type is share pin.
Constraint check end.
C: SDC-2025: Clock source 'n:u_Camera_top/u_sccb_driver/dri_clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_Camera_2_top/u_sccb_driver/dri_clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:key_inst/N40[0]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:key_inst/N40[1]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:key_inst/N40[2]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:key_inst/N40[3]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Start pre-mapping.
I: Constant propagation done on u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/u_dll_freeze_sync/N0 (bmsWIDEINV).
I: Constant propagation done on u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N204 (bmsWIDEINV).
I: Constant propagation done on u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N205 (bmsREDAND).
I: Constant propagation done on u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N232 (bmsREDAND).
I: Constant propagation done on u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N233 (bmsREDAND).
I: Constant propagation done on u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N235 (bmsREDAND).
I: Constant propagation done on u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N256 (bmsREDAND).
I: Constant propagation done on u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N264 (bmsREDAND).
I: Constant propagation done on u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/N265 (bmsREDOR).
I: Constant propagation done on u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/N112 (bmsWIDEINV).
I: Removed bmsREDOR inst N523 that is redundant to N238
I: Removed bmsSUB inst N70 that is redundant to N69
I: Removed bmsSUB inst N61 that is redundant to N60
I: Removed bmsWIDEDFFCPE inst mrs2dfi_ras_n that is redundant to mrs2dfi_cs_n
I: Removed bmsSUB inst N61 that is redundant to N60
I: Removed bmsSUB inst N70 that is redundant to N69
I: Removed bmsSUB inst N70 that is redundant to N69
I: Removed bmsSUB inst N61 that is redundant to N60
I: Removed bmsSUB inst N70 that is redundant to N69
I: Removed bmsSUB inst N61 that is redundant to N60
I: Removed bmsWIDEDFFCPE inst r1_frame_i_hs that is redundant to frame_o_hs
I: Encoding type of FSM 'init_state_fsm[4:0]' is: onehot.
I: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp(line number:437)] The user initial state for regs on FSM init_state_fsm[4:0] is 00000 and be encoded 0000000001.
I: Encoding table of FSM 'init_state_fsm[4:0]':
I: from  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[4] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[3] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[2] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[1] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[0]
I: to  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_9 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_8 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_7 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_6 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_5 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_4 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_3 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_2 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_1 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_0
I: 00000 => 0000000001
I: 00001 => 0000000010
I: 00010 => 0000000100
I: 00011 => 0000001000
I: 00100 => 0000010000
I: 00101 => 0000100000
I: 00110 => 0001000000
I: 00111 => 0010000000
I: 01000 => 0100000000
I: 01001 => 1000000000
I: Encoding type of FSM 'main_state_fsm[2:0]' is: onehot.
I: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp(line number:156)] The user initial state for regs on FSM main_state_fsm[2:0] is 000 and be encoded 000001.
I: Encoding table of FSM 'main_state_fsm[2:0]':
I: from  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state[2] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state[1] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state[0]
I: to  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_5 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_4 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_3 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_2 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_1 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_0
I: 000 => 000001
I: 001 => 000010
I: 010 => 000100
I: 011 => 001000
I: 100 => 010000
I: 101 => 100000
I: Encoding type of FSM 'wrlvl_state_fsm[4:0]' is: onehot.
I: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp(line number:225)] The user initial state for regs on FSM wrlvl_state_fsm[4:0] is 00000 and be encoded 00000001.
I: Encoding table of FSM 'wrlvl_state_fsm[4:0]':
I: from  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[4] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[3] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[2] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[1] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[0]
I: to  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_7 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_6 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_5 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_4 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_3 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_2 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_1 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_0
I: 00000 => 00000001
I: 00001 => 00000010
I: 00010 => 00000100
I: 00011 => 00001000
I: 00100 => 00010000
I: 00101 => 00100000
I: 00110 => 01000000
I: 01011 => 10000000
I: Encoding type of FSM 'rdcal_state_fsm[4:0]' is: onehot.
I: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp(line number:620)] The user initial state for regs on FSM rdcal_state_fsm[4:0] is 00000 and be encoded 00000000000000000001.
I: Encoding table of FSM 'rdcal_state_fsm[4:0]':
I: from  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state[4] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state[3] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state[2] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state[1] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state[0]
I: to  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_19 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_18 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_17 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_16 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_15 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_14 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_13 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_12 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_11 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_10 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_9 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_8 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_7 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_6 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_5 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_4 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_3 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_2 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_1 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_0
I: 00000 => 00000000000000000001
I: 00001 => 00000000000000000010
I: 00010 => 00000000000000000100
I: 00011 => 00000000000000001000
I: 00100 => 00000000000000010000
I: 00101 => 00000000000000100000
I: 00110 => 00000000000001000000
I: 00111 => 00000000000010000000
I: 01000 => 00000000000100000000
I: 01001 => 00000000001000000000
I: 01010 => 00000000010000000000
I: 01011 => 00000000100000000000
I: 01100 => 00000001000000000000
I: 01101 => 00000010000000000000
I: 01110 => 00000100000000000000
I: 01111 => 00001000000000000000
I: 10000 => 00010000000000000000
I: 10001 => 00100000000000000000
I: 10010 => 01000000000000000000
I: 10011 => 10000000000000000000
I: Removed bmsREDAND inst rdcal_state_fsm[4:0]_11 that is redundant to N465
I: Encoding type of FSM 'upcal_state_fsm[3:0]' is: onehot.
I: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_upcal_v1_4.vp(line number:510)] The user initial state for regs on FSM upcal_state_fsm[3:0] is 0000 and be encoded 00000000001.
I: Encoding table of FSM 'upcal_state_fsm[3:0]':
I: from  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state[3] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state[2] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state[1] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state[0]
I: to  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_10 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_9 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_8 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_7 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_6 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_5 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_4 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_3 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_2 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_1 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_0
I: 0000 => 00000000001
I: 0001 => 00000000010
I: 0010 => 00000000100
I: 0011 => 00000001000
I: 0100 => 00000010000
I: 0101 => 00000100000
I: 0110 => 00001000000
I: 0111 => 00010000000
I: 1000 => 00100000000
I: 1001 => 01000000000
I: 1010 => 10000000000
I: Encoding type of FSM 'state_fsm[1:0]' is: onehot.
I: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp(line number:133)] The user initial state for regs on FSM state_fsm[1:0] is 00 and be encoded 0001.
I: Encoding table of FSM 'state_fsm[1:0]':
I: from  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/state[1] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/state[0]
I: to  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/state_3 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/state_2 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/state_1 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/state_0
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp(line number:267)] The user initial state for regs on FSM state_fsm[3:0] is 0000 and be encoded 000000001.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state[3] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state[2] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state[1] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state[0]
I: to  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state_8 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state_7 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state_6 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state_5 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state_4 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state_3 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state_2 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state_1 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state_0
I: 0000 => 000000001
I: 0001 => 000000010
I: 0010 => 000000100
I: 0011 => 000001000
I: 0100 => 000010000
I: 0101 => 000100000
I: 0110 => 001000000
I: 0111 => 010000000
I: 1000 => 100000000
I: Encoding type of FSM 'gate_state_fsm[2:0]' is: onehot.
I: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp(line number:336)] The user initial state for regs on FSM gate_state_fsm[2:0] is 000 and be encoded 000001.
I: Encoding table of FSM 'gate_state_fsm[2:0]':
I: from  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[2] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[1] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[0]
I: to  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_5 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_4 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_3 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_2 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_1 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_0
I: 000 => 000001
I: 001 => 000010
I: 010 => 000100
I: 011 => 001000
I: 100 => 010000
I: 101 => 100000
I: Encoding type of FSM 'wl_state_fsm[2:0]' is: onehot.
I: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp(line number:287)] The user initial state for regs on FSM wl_state_fsm[2:0] is 000 and be encoded 0000001.
I: Encoding table of FSM 'wl_state_fsm[2:0]':
I: from  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[2] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[1] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[0]
I: to  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_6 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_5 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_3 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_2 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_1 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_0
I: 000 => 0000001
I: 001 => 0000010
I: 010 => 0000100
I: 011 => 0001000
I: 100 => 0010000
I: 101 => 0100000
I: 110 => 1000000
I: Encoding type of FSM 'gdet_state_fsm[2:0]' is: onehot.
I: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp(line number:270)] The user initial state for regs on FSM gdet_state_fsm[2:0] is 000 and be encoded 000001.
I: Encoding table of FSM 'gdet_state_fsm[2:0]':
I: from  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[2] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[1] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[0]
I: to  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_5 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_4 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_3 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_2 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_1 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_0
I: 000 => 000001
I: 001 => 000010
I: 010 => 000100
I: 011 => 001000
I: 100 => 010000
I: 101 => 100000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp(line number:459)] The user initial state for regs on FSM state_fsm[3:0] is 0000 and be encoded 000000000001.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state[3] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state[2] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state[1] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state[0]
I: to  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_11 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_10 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_9 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_8 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_7 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_6 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_5 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_4 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_3 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_2 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_1 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_0
I: 0000 => 000000000001
I: 0001 => 000000000010
I: 0010 => 000000000100
I: 0011 => 000000001000
I: 0100 => 000000010000
I: 0101 => 000000100000
I: 0110 => 000001000000
I: 0111 => 000010000000
I: 1000 => 000100000000
I: 1001 => 001000000000
I: 1010 => 010000000000
I: 1011 => 100000000000
I: Encoding type of FSM 'gate_state_fsm[2:0]' is: onehot.
I: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp(line number:336)] The user initial state for regs on FSM gate_state_fsm[2:0] is 000 and be encoded 000001.
I: Encoding table of FSM 'gate_state_fsm[2:0]':
I: from  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[2] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[1] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[0]
I: to  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_5 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_4 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_3 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_2 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_1 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_0
I: 000 => 000001
I: 001 => 000010
I: 010 => 000100
I: 011 => 001000
I: 100 => 010000
I: 101 => 100000
I: Encoding type of FSM 'wl_state_fsm[2:0]' is: onehot.
I: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp(line number:287)] The user initial state for regs on FSM wl_state_fsm[2:0] is 000 and be encoded 0000001.
I: Encoding table of FSM 'wl_state_fsm[2:0]':
I: from  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[2] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[1] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[0]
I: to  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_6 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_5 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_3 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_2 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_1 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_0
I: 000 => 0000001
I: 001 => 0000010
I: 010 => 0000100
I: 011 => 0001000
I: 100 => 0010000
I: 101 => 0100000
I: 110 => 1000000
I: Encoding type of FSM 'gdet_state_fsm[2:0]' is: onehot.
I: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp(line number:270)] The user initial state for regs on FSM gdet_state_fsm[2:0] is 000 and be encoded 000001.
I: Encoding table of FSM 'gdet_state_fsm[2:0]':
I: from  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[2] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[1] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[0]
I: to  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_5 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_4 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_3 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_2 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_1 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_0
I: 000 => 000001
I: 001 => 000010
I: 010 => 000100
I: 011 => 001000
I: 100 => 010000
I: 101 => 100000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp(line number:459)] The user initial state for regs on FSM state_fsm[3:0] is 0000 and be encoded 000000000001.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state[3] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state[2] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state[1] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state[0]
I: to  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_11 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_10 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_9 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_8 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_7 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_6 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_5 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_4 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_3 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_2 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_1 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_0
I: 0000 => 000000000001
I: 0001 => 000000000010
I: 0010 => 000000000100
I: 0011 => 000000001000
I: 0100 => 000000010000
I: 0101 => 000000100000
I: 0110 => 000001000000
I: 0111 => 000010000000
I: 1000 => 000100000000
I: 1001 => 001000000000
I: 1010 => 010000000000
I: 1011 => 100000000000
I: Encoding type of FSM 'gate_state_fsm[2:0]' is: onehot.
I: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp(line number:336)] The user initial state for regs on FSM gate_state_fsm[2:0] is 000 and be encoded 000001.
I: Encoding table of FSM 'gate_state_fsm[2:0]':
I: from  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[2] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[1] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[0]
I: to  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_5 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_4 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_3 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_2 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_1 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_0
I: 000 => 000001
I: 001 => 000010
I: 010 => 000100
I: 011 => 001000
I: 100 => 010000
I: 101 => 100000
I: Encoding type of FSM 'wl_state_fsm[2:0]' is: onehot.
I: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp(line number:287)] The user initial state for regs on FSM wl_state_fsm[2:0] is 000 and be encoded 0000001.
I: Encoding table of FSM 'wl_state_fsm[2:0]':
I: from  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[2] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[1] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[0]
I: to  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_6 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_5 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_3 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_2 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_1 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_0
I: 000 => 0000001
I: 001 => 0000010
I: 010 => 0000100
I: 011 => 0001000
I: 100 => 0010000
I: 101 => 0100000
I: 110 => 1000000
I: Encoding type of FSM 'gdet_state_fsm[2:0]' is: onehot.
I: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp(line number:270)] The user initial state for regs on FSM gdet_state_fsm[2:0] is 000 and be encoded 000001.
I: Encoding table of FSM 'gdet_state_fsm[2:0]':
I: from  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[2] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[1] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[0]
I: to  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_5 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_4 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_3 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_2 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_1 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_0
I: 000 => 000001
I: 001 => 000010
I: 010 => 000100
I: 011 => 001000
I: 100 => 010000
I: 101 => 100000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp(line number:459)] The user initial state for regs on FSM state_fsm[3:0] is 0000 and be encoded 000000000001.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state[3] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state[2] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state[1] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state[0]
I: to  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_11 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_10 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_9 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_8 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_7 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_6 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_5 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_4 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_3 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_2 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_1 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/state_0
I: 0000 => 000000000001
I: 0001 => 000000000010
I: 0010 => 000000000100
I: 0011 => 000000001000
I: 0100 => 000000010000
I: 0101 => 000000100000
I: 0110 => 000001000000
I: 0111 => 000010000000
I: 1000 => 000100000000
I: 1001 => 001000000000
I: 1010 => 010000000000
I: 1011 => 100000000000
I: Encoding type of FSM 'gate_state_fsm[2:0]' is: onehot.
I: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp(line number:336)] The user initial state for regs on FSM gate_state_fsm[2:0] is 000 and be encoded 000001.
I: Encoding table of FSM 'gate_state_fsm[2:0]':
I: from  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[2] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[1] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[0]
I: to  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_5 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_4 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_3 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_2 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_1 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_0
I: 000 => 000001
I: 001 => 000010
I: 010 => 000100
I: 011 => 001000
I: 100 => 010000
I: 101 => 100000
I: Encoding type of FSM 'wl_state_fsm[2:0]' is: onehot.
I: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp(line number:287)] The user initial state for regs on FSM wl_state_fsm[2:0] is 000 and be encoded 0000001.
I: Encoding table of FSM 'wl_state_fsm[2:0]':
I: from  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[2] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[1] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[0]
I: to  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_6 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_5 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_3 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_2 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_1 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_0
I: 000 => 0000001
I: 001 => 0000010
I: 010 => 0000100
I: 011 => 0001000
I: 100 => 0010000
I: 101 => 0100000
I: 110 => 1000000
I: Encoding type of FSM 'gdet_state_fsm[2:0]' is: onehot.
I: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp(line number:270)] The user initial state for regs on FSM gdet_state_fsm[2:0] is 000 and be encoded 000001.
I: Encoding table of FSM 'gdet_state_fsm[2:0]':
I: from  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[2] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[1] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[0]
I: to  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_5 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_4 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_3 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_2 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_1 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_0
I: 000 => 000001
I: 001 => 000010
I: 010 => 000100
I: 011 => 001000
I: 100 => 010000
I: 101 => 100000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp(line number:459)] The user initial state for regs on FSM state_fsm[3:0] is 0000 and be encoded 000000000001.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state[3] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state[2] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state[1] u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state[0]
I: to  u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_11 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_10 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_9 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_8 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_7 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_6 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_5 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_4 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_3 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_2 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_1 u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/state_0
I: 0000 => 000000000001
I: 0001 => 000000000010
I: 0010 => 000000000100
I: 0011 => 000000001000
I: 0100 => 000000010000
I: 0101 => 000000100000
I: 0110 => 000001000000
I: 0111 => 000010000000
I: 1000 => 000100000000
I: 1001 => 001000000000
I: 1010 => 010000000000
I: 1011 => 100000000000
I: Encoding type of FSM 'cstate_fsm[5:0]' is: onehot.
I: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_2.vp(line number:953)] The user initial state for regs on FSM cstate_fsm[5:0] is 000001 and be encoded 000001.
I: Encoding table of FSM 'cstate_fsm[5:0]':
I: from  u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[5] u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[4] u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[3] u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[2] u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[1] u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[0]
I: to  u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_5 u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_4 u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_3 u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_2 u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_1 u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_0
I: 000001 => 000001
I: 000010 => 000010
I: 000100 => 000100
I: 001000 => 001000
I: 010000 => 010000
I: 100000 => 100000
I: Encoding type of FSM 'mode_state_fsm[1:0]' is: onehot.
I: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_2.vp(line number:820)] The user initial state for regs on FSM mode_state_fsm[1:0] is 00 and be encoded 0001.
I: Encoding table of FSM 'mode_state_fsm[1:0]':
I: from  u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state[1] u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state[0]
I: to  u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state_3 u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state_2 u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state_1 u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state_0
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Encoding type of FSM 'dcp2dfi_odt_fsm[1:0]' is: onehot.
I: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp(line number:691)] The user initial state for regs on FSM dcp2dfi_odt_fsm[1:0] is 11 and be encoded 10.
I: Encoding table of FSM 'dcp2dfi_odt_fsm[1:0]':
I: from  u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt[1] u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt[0]
I: to  u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt_1 u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt_0
I: 00 => 01
I: 11 => 10
I: Encoding type of FSM 'dcp2dfi_odt_fsm[3:2]' is: onehot.
I: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp(line number:691)] The user initial state for regs on FSM dcp2dfi_odt_fsm[3:2] is 11 and be encoded 10.
I: Encoding table of FSM 'dcp2dfi_odt_fsm[3:2]':
I: from  u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt[3] u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt[2]
I: to  u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt_3 u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt_2
I: 00 => 01
I: 11 => 10
W: Public-4008: Instance 'dcp2dfi_odt_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'dcp2dfi_odt_3' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Encoding type of FSM 'state_fsm[9:0]' is: onehot.
I: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_lp_v1_2.vp(line number:382)] The user initial state for regs on FSM state_fsm[9:0] is 0000000001 and be encoded 0000000001.
I: Encoding table of FSM 'state_fsm[9:0]':
I: from  u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_lp/state[9] u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_lp/state[8] u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_lp/state[7] u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_lp/state[6] u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_lp/state[5] u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_lp/state[4] u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_lp/state[3] u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_lp/state[2] u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_lp/state[1] u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_lp/state[0]
I: to  u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_lp/state_9 u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_lp/state_8 u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_lp/state_7 u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_lp/state_6 u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_lp/state_5 u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_lp/state_4 u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_lp/state_3 u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_lp/state_2 u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_lp/state_1 u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_lp/state_0
I: 0000000001 => 0000000001
I: 0000000010 => 0000000010
I: 0000000100 => 0000000100
I: 0000001000 => 0000001000
I: 0000010000 => 0000010000
I: 0000100000 => 0000100000
I: 0001000000 => 0001000000
I: 0010000000 => 0010000000
I: 0100000000 => 0100000000
I: 1000000000 => 1000000000
I: Encoding type of FSM 'state_fsm[6:0]' is: onehot.
I: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_2.vp(line number:383)] The user initial state for regs on FSM state_fsm[6:0] is 0000001 and be encoded 0000001.
I: Encoding table of FSM 'state_fsm[6:0]':
I: from  u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/state[6] u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/state[5] u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/state[4] u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/state[3] u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/state[2] u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/state[1] u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/state[0]
I: to  u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/state_6 u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/state_5 u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/state_4 u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/state_3 u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/state_2 u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/state_1 u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/state_0
I: 0000001 => 0000001
I: 0000010 => 0000010
I: 0000100 => 0000100
I: 0001000 => 0001000
I: 0010000 => 0010000
I: 0100000 => 0100000
I: 1000000 => 1000000
I: Encoding type of FSM 'state_fsm[2:0]' is: onehot.
I: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp(line number:272)] The user initial state for regs on FSM state_fsm[2:0] is 000 and be encoded 0000001.
I: Encoding table of FSM 'state_fsm[2:0]':
I: from  u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state[2] u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state[1] u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state[0]
I: to  u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_6 u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_5 u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_4 u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_3 u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_2 u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_1 u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_0
I: 000 => 0000001
I: 001 => 0000010
I: 010 => 0000100
I: 011 => 0001000
I: 100 => 0010000
I: 101 => 0100000
I: 110 => 1000000
I: Encoding type of FSM 'fsm_c_fsm[4:0]' is: onehot.
I: [D:/MY_FILE/FPGA/rtl/DDR3_interface_top/simplified_AXI.v(line number:264)] The user initial state for regs on FSM fsm_c_fsm[4:0] is 00001 and be encoded 00001.
I: Encoding table of FSM 'fsm_c_fsm[4:0]':
I: from  u_DDR3_interface_top/u_simplified_AXI/fsm_c[4] u_DDR3_interface_top/u_simplified_AXI/fsm_c[3] u_DDR3_interface_top/u_simplified_AXI/fsm_c[2] u_DDR3_interface_top/u_simplified_AXI/fsm_c[1] u_DDR3_interface_top/u_simplified_AXI/fsm_c[0]
I: to  u_DDR3_interface_top/u_simplified_AXI/fsm_c_4 u_DDR3_interface_top/u_simplified_AXI/fsm_c_3 u_DDR3_interface_top/u_simplified_AXI/fsm_c_2 u_DDR3_interface_top/u_simplified_AXI/fsm_c_1 u_DDR3_interface_top/u_simplified_AXI/fsm_c_0
I: 00001 => 00001
I: 00010 => 00010
I: 00100 => 00100
I: 01000 => 01000
I: 10000 => 10000
I: Encoding type of FSM 'state_fsm[2:0]' is: onehot.
I: [D:/MY_FILE/FPGA/rtl/HDMI_top/iic_dri.v(line number:104)] The user initial state for regs on FSM state_fsm[2:0] is 000 and be encoded 0000001.
I: Encoding table of FSM 'state_fsm[2:0]':
I: from  u_HDMI_top/u_ms72xx_init/iic_dri_rx/state[2] u_HDMI_top/u_ms72xx_init/iic_dri_rx/state[1] u_HDMI_top/u_ms72xx_init/iic_dri_rx/state[0]
I: to  u_HDMI_top/u_ms72xx_init/iic_dri_rx/state_6 u_HDMI_top/u_ms72xx_init/iic_dri_rx/state_5 u_HDMI_top/u_ms72xx_init/iic_dri_rx/state_4 u_HDMI_top/u_ms72xx_init/iic_dri_rx/state_3 u_HDMI_top/u_ms72xx_init/iic_dri_rx/state_2 u_HDMI_top/u_ms72xx_init/iic_dri_rx/state_1 u_HDMI_top/u_ms72xx_init/iic_dri_rx/state_0
I: 000 => 0000001
I: 001 => 0000010
I: 010 => 0000100
I: 011 => 0001000
I: 100 => 0010000
I: 101 => 0100000
I: 110 => 1000000
I: Encoding type of FSM 'state_fsm[2:0]' is: onehot.
I: [D:/MY_FILE/FPGA/rtl/HDMI_top/iic_dri.v(line number:104)] The user initial state for regs on FSM state_fsm[2:0] is 000 and be encoded 0000001.
I: Encoding table of FSM 'state_fsm[2:0]':
I: from  u_HDMI_top/u_ms72xx_init/iic_dri_tx/state[2] u_HDMI_top/u_ms72xx_init/iic_dri_tx/state[1] u_HDMI_top/u_ms72xx_init/iic_dri_tx/state[0]
I: to  u_HDMI_top/u_ms72xx_init/iic_dri_tx/state_6 u_HDMI_top/u_ms72xx_init/iic_dri_tx/state_5 u_HDMI_top/u_ms72xx_init/iic_dri_tx/state_4 u_HDMI_top/u_ms72xx_init/iic_dri_tx/state_3 u_HDMI_top/u_ms72xx_init/iic_dri_tx/state_2 u_HDMI_top/u_ms72xx_init/iic_dri_tx/state_1 u_HDMI_top/u_ms72xx_init/iic_dri_tx/state_0
I: 000 => 0000001
I: 001 => 0000010
I: 010 => 0000100
I: 011 => 0001000
I: 100 => 0010000
I: 101 => 0100000
I: 110 => 1000000
I: Encoding type of FSM 'state_fsm[6:0]' is: onehot.
I: [D:/MY_FILE/FPGA/rtl/HDMI_top/ms7200_lut.v(line number:380)] The user initial state for regs on FSM state_fsm[6:0] is 0000001 and be encoded 00001.
I: Encoding table of FSM 'state_fsm[6:0]':
I: from  u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state[6] u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state[5] u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state[4] u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state[3] u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state[2] u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state[1] u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state[0]
I: to  u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_4 u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_3 u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_2 u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_1 u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_0
I: 0000001 => 00001
I: 0000010 => 00010
I: 0000100 => 00100
I: 0010000 => 01000
I: 0100000 => 10000
I: Encoding type of FSM 'state_fsm[5:0]' is: onehot.
I: [D:/MY_FILE/FPGA/rtl/HDMI_top/ms7210_lut.v(line number:113)] The user initial state for regs on FSM state_fsm[5:0] is 000001 and be encoded 000001.
I: Encoding table of FSM 'state_fsm[5:0]':
I: from  u_HDMI_top/u_ms72xx_init/u_ms7210_lut/state[5] u_HDMI_top/u_ms72xx_init/u_ms7210_lut/state[4] u_HDMI_top/u_ms72xx_init/u_ms7210_lut/state[3] u_HDMI_top/u_ms72xx_init/u_ms7210_lut/state[2] u_HDMI_top/u_ms72xx_init/u_ms7210_lut/state[1] u_HDMI_top/u_ms72xx_init/u_ms7210_lut/state[0]
I: to  u_HDMI_top/u_ms72xx_init/u_ms7210_lut/state_5 u_HDMI_top/u_ms72xx_init/u_ms7210_lut/state_4 u_HDMI_top/u_ms72xx_init/u_ms7210_lut/state_3 u_HDMI_top/u_ms72xx_init/u_ms7210_lut/state_2 u_HDMI_top/u_ms72xx_init/u_ms7210_lut/state_1 u_HDMI_top/u_ms72xx_init/u_ms7210_lut/state_0
I: 000001 => 000001
I: 000010 => 000010
I: 000100 => 000100
I: 001000 => 001000
I: 010000 => 010000
I: 100000 => 100000
I: Encoding type of FSM 'fsm_c_fsm[5:0]' is: onehot.
I: [D:/MY_FILE/FPGA/rtl/Camera_top/sccb_driver.v(line number:61)] The user initial state for regs on FSM fsm_c_fsm[5:0] is 000001 and be encoded 000001.
I: Encoding table of FSM 'fsm_c_fsm[5:0]':
I: from  u_Camera_2_top/u_sccb_driver/fsm_c[5] u_Camera_2_top/u_sccb_driver/fsm_c[4] u_Camera_2_top/u_sccb_driver/fsm_c[3] u_Camera_2_top/u_sccb_driver/fsm_c[2] u_Camera_2_top/u_sccb_driver/fsm_c[1] u_Camera_2_top/u_sccb_driver/fsm_c[0]
I: to  u_Camera_2_top/u_sccb_driver/fsm_c_5 u_Camera_2_top/u_sccb_driver/fsm_c_4 u_Camera_2_top/u_sccb_driver/fsm_c_3 u_Camera_2_top/u_sccb_driver/fsm_c_2 u_Camera_2_top/u_sccb_driver/fsm_c_1 u_Camera_2_top/u_sccb_driver/fsm_c_0
I: 000001 => 000001
I: 000010 => 000010
I: 000100 => 000100
I: 001000 => 001000
I: 010000 => 010000
I: 100000 => 100000
I: Encoding type of FSM 'fsm_c_fsm[5:0]' is: onehot.
I: [D:/MY_FILE/FPGA/rtl/Camera_top/sccb_driver.v(line number:61)] The user initial state for regs on FSM fsm_c_fsm[5:0] is 000001 and be encoded 000001.
I: Encoding table of FSM 'fsm_c_fsm[5:0]':
I: from  u_Camera_top/u_sccb_driver/fsm_c[5] u_Camera_top/u_sccb_driver/fsm_c[4] u_Camera_top/u_sccb_driver/fsm_c[3] u_Camera_top/u_sccb_driver/fsm_c[2] u_Camera_top/u_sccb_driver/fsm_c[1] u_Camera_top/u_sccb_driver/fsm_c[0]
I: to  u_Camera_top/u_sccb_driver/fsm_c_5 u_Camera_top/u_sccb_driver/fsm_c_4 u_Camera_top/u_sccb_driver/fsm_c_3 u_Camera_top/u_sccb_driver/fsm_c_2 u_Camera_top/u_sccb_driver/fsm_c_1 u_Camera_top/u_sccb_driver/fsm_c_0
I: 000001 => 000001
I: 000010 => 000010
I: 000100 => 000100
I: 001000 => 001000
I: 010000 => 010000
I: 100000 => 100000
W: Public-4008: Instance 'delay_cnt[23:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFRSE inst img_u_r0[31:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst img_y_r0[31:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_dll_freeze_sync/sig_async_r1[0] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_dll_freeze_sync/sig_async_r2[0] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst init_ba[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrlvl_address[14:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst wrlvl_ba[2:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst rdcal_address[14:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst rdcal_ba[2:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst upcal_address[14:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst phy_ck[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst ddrphy_update_comp_val[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst ddrphy_update_comp_val[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst ddrphy_update_comp_val[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst ddrphy_update_comp_val[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst mr2_ddr3[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst mr3_ddr3[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst dqs_gate_pulse_src_nxt_r[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst dqs_gate_pulse_src_nxt_r[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst dqs_gate_pulse_src_nxt_r[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst dqs_gate_pulse_src_nxt_r[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst norm_addr_m[14:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst norm_cmd_m[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst mux_dfi_cas_n[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst mux_dfi_cs_n[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst mux_dfi_ras_n[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst mux_dfi_we_n[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst lp_we_n[1:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst mrs_bank[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst r_wr_addr[27:0] at 27 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst cmd_iic[23:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst addr[15:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst cmd_iic[23:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst addr[15:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst r_frame_b_0[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst r_frame_b_1[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst r_frame_b_2[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst r_frame_b_3[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst r_frame_g_0[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst r_frame_g_1[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst r_frame_g_2[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst r_frame_g_3[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst r_frame_r_0[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst r_frame_r_1[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst r_frame_r_2[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst r_frame_r_3[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst img_blue_r0[31:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst img_blue_r1[31:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst img_blue_r2[31:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst img_green_r0[31:0] at 18 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst img_green_r1[31:0] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst img_green_r2[31:0] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst img_red_r0[31:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst img_red_r1[31:0] at 16 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst img_red_r2[31:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst sccb_data[23:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst sccb_data[23:0] at 0 that is stuck at constant 0.
Executing : pre-mapping successfully. Time elapsed: 2.044s wall, 2.016s user + 0.031s system = 2.047s CPU (100.2%)

Start mod-gen.
W: Public-4008: Instance 'drift_dqs_group[0].ddrphy_drift_ctrl/ddrphy_update_comp_dir' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'drift_dqs_group[1].ddrphy_drift_ctrl/ddrphy_update_comp_dir' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'drift_dqs_group[2].ddrphy_drift_ctrl/ddrphy_update_comp_dir' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'drift_dqs_group[3].ddrphy_drift_ctrl/ddrphy_update_comp_dir' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_slice_rddata_align/align_error' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_set_bin_tra[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_set_bin_tra[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_set_bin_tra[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ddrphy_dll_update_ctrl/dll_freeze_cnt[17:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ddrphy_dll_update_ctrl/dll_update_ack_training' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ddrphy_reset_ctrl/ddrphy_calib_done_d[1:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.syn_almost_empty' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.syn_almost_full' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/wr_water_level[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/rd_water_level[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.syn_almost_empty' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.syn_almost_full' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/rd_water_level[5:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/wr_water_level[5:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'timing_prea_pass/r_cnt_almost_pass' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.syn_almost_empty' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/wr_water_level[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/rd_water_level[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.syn_almost_empty' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/wr_water_level[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/rd_water_level[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/ddr_zqcs_ack' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/rd_water_level[12:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/wr_water_level[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/wr_water_level[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_fifo_video2/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/wr_water_level[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_axi_fifo_video3/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/wr_water_level[11:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'key_inst/key_3_out[2:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'key_inst/key_4_out[2:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/update_com_val_err' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/update_com_val_err_flag' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/update_com_val_err' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/update_com_val_err_flag' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/update_com_val_err' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/update_com_val_err_flag' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/update_com_val_err' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/update_com_val_err_flag' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ctrl_b1_d' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/samp_center_position[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/samp_win_valid' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ctrl_b1_d' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/samp_center_position[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/samp_win_valid' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ctrl_b1_d' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/samp_center_position[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/samp_win_valid' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ctrl_b1_d' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/samp_center_position[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/samp_win_valid' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/wusro_id[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/wusro_last' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/o_rlast' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/o_wid[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_rlast[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d0[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d1[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d2[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d3[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d4[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wid_d5[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/des_p_rdata_hold[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_src_p_rdata[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_src_p_rdy' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_enable' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state_3' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state_0' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state_2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/busy' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/core_apb_rdata[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/ddr_init_dly1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/ddr_init_dly2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/sr_en_dly1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/sr_en_dly2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/sr_status' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/mrs_en_dly1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/mrs_en_dly2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/pd_en_dly1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/pd_en_dly2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/pd_status' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_wid[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_wlast' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Camera_2_top/u_cam_data_converter/r0_cam_href' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Camera_2_top/u_cam_data_converter/r1_cam_href' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Camera_top/u_cam_data_converter/r0_cam_href' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_Camera_top/u_cam_data_converter/r1_cam_href' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/ddrphy_gate_update_en_d that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/rd_fake_stop_d that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/update_from_training that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_dly[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_dly[2:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_dly[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[7:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[7:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[7:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[7:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[7:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[7:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_sel that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_write that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[14:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[14:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[14:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[14:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[14:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_cmd_m[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/ddr_zqcs_req_d[1:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/ddr_zqcs_req_d[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_Camera_2_top/u_sccb_driver/addr[15:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_Camera_2_top/u_sccb_driver/addr[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_Camera_top/u_sccb_driver/addr[15:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_Camera_top/u_sccb_driver/addr[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_cs_n_d[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_ba_d[11:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_ba_d[11:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_ba_d[11:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_ba_d[11:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_ba_d[11:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_ba_d[11:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/ddrphy_gate_update_en_d1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/rd_fake_stop_d1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/sync_src_dly[1:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/sync_src_dly[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[7:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[7:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[7:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[7:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[7:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[7:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/sync_src_p_sel[1:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/sync_src_p_sel[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_write that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_bank[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[37:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[37:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[37:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[37:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[37:0] at 34 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[37:0] at 36 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[37:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[37:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[37:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[37:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[37:0] at 34 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[37:0] at 36 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_cs_n[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_ras_n[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_cas_n[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_we_n[3:0] at 3 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_ba[11:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_ba[11:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_ba[11:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_ba[11:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_ba[11:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_ba[11:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_gate_update_ctrl/update_req_start that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_req[1:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_req[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[15:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_ba_r[11:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_ba_r[11:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_ba_r[11:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/ddrphy_update_sync[1:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/ddrphy_update_sync[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_gate_update_ctrl/ddrphy_update_req_init that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/trig_en that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/des_dly[1:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/des_dly[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/ctrl_clear[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/ctrl_clear[2:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/ctrl_clear[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_trigger_bit[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_trigger_bit[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_trigger_bit[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_trigger_bit[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_samp[1:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_samp[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_samp[1:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_samp[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_samp[1:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_samp[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_samp[1:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_samp[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/lp_pd_req that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/mrs_req that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/norm_req that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/lp_sr_req that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/pd_en that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/sr_en that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_lp/sr_en_dly that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_lp/pd_en_dly that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_ap that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_id[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_id[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_id[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_id[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[54:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[54:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[54:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[54:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[54:0] at 36 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[54:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[54:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[54:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[54:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[54:0] at 36 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_ap that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_id[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_id[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_id[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_id[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_id[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_id[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_id[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_id[3:0] at 3 that is stuck at constant 0.
I: Removed bmsADD inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N12 that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N12
I: Removed bmsADD inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/N12 that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N12
I: Removed bmsADD inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/N12 that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N12
I: Removed bmsSUB inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N14 that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N14
I: Removed bmsSUB inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/N14 that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N14
I: Removed bmsSUB inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/N14 that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N14
I: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_we_n_r[3:0] that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_ras_n_r[3:0]
I: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_ras_n_r[3:0] that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_cas_n_r[3:0]
I: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_cs_n_r[3:0] that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_cas_n_r[3:0]
I: Removed bmsADD inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/N3 that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N3
I: Removed bmsADD inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/N3 that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N3
I: Removed bmsADD inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/N3 that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N3
I: Removed bmsADD inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/N3 that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N3
I: Removed bmsADD inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/N3 that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N3
I: Removed bmsADD inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/N3 that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N3
I: Removed bmsADD inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/N3 that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N3
I: Removed bmsADD inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/N3 that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N3
I: Removed bmsADD inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/N3 that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/N3
I: Removed bmsADD inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing/N1 that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/N1
I: Removed bmsADD inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[2].twra2act_timing/N1 that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/N1
I: Removed bmsADD inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[3].twra2act_timing/N1 that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/N1
I: Removed bmsADD inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing/N1 that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/N1
I: Removed bmsADD inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/N1 that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/N1
I: Removed bmsADD inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing/N1 that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/N1
I: Removed bmsADD inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing/N1 that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/N1
I: Removed bmsADD inst u_HDMI_top/u_ms72xx_init/iic_dri_tx/N181 that is redundant to u_HDMI_top/u_ms72xx_init/iic_dri_rx/N181
I: Removed bmsADD inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/N8 that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N8
I: Removed bmsADD inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/N8 that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N8
I: Removed bmsADD inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/N8 that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N8
I: Removed bmsADD inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/N8 that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N8
I: Removed bmsADD inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/N8 that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N8
I: Removed bmsADD inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/N8 that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N8
I: Removed bmsADD inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/N8 that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N8
I: Removed bmsADD inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/N8 that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N8
I: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_simplified_AXI/r0_video3_wr_rst that is redundant to u_DDR3_interface_top/u_simplified_AXI/r0_video2_wr_rst
I: Removed bmsADD inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N162[9:0]_4 that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/N46
I: Removed bmsADD inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/N1 that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N1
I: Removed bmsADD inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/N1 that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N1
I: Removed bmsADD inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing/N1 that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N1
I: Removed bmsADD inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing/N1 that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N1
I: Removed bmsADD inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing/N1 that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N1
I: Removed bmsADD inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/N1 that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N1
I: Removed bmsADD inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing/N1 that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N1
I: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_start that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete
I: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_start that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete
I: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_start that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete
I: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_start that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete
I: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/dqs_gate_vld_d that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r
I: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calibration_d that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calibration_d
I: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calibration_d that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calibration_d
I: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calibration_d that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calibration_d
I: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_cke that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cke
I: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_cke that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cke
I: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/reinit_adj_rdel_d that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/reinit_adj_rdel_d
I: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/reinit_adj_rdel_d that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/reinit_adj_rdel_d
I: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/reinit_adj_rdel_d that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/reinit_adj_rdel_d
I: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/dqs_gate_vld_d that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r
I: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[3:0] that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[3:0]
I: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[3:0] that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[3:0]
I: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[3:0] that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[3:0]
I: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d
I: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d
I: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d
I: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d
I: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d
I: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d
I: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_simplified_AXI/r1_video3_wr_rst that is redundant to u_DDR3_interface_top/u_simplified_AXI/r1_video2_wr_rst
I: Removed bmsWIDEMUX inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N17 that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N17
I: Removed bmsWIDEMUX inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/N17 that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N17
I: Removed bmsWIDEMUX inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/N17 that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N17
I: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/dqs_gate_vld_d that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r
I: Removed bmsWIDEDFFCPE inst u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/frame_o_vs that is redundant to u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs
I: Removed bmsWIDEMUX inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/N15 that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N15
I: Removed bmsWIDEMUX inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/N15 that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N15
I: Removed bmsWIDEMUX inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/N15 that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/N15
I: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/dqs_gate_vld_d that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r
I: Removed bmsWIDEDFFCPE inst u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_vs that is redundant to u_Video_processing_top/u_bilinear_interpolation/r1_frame_i_vs
I: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_cal_vld that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_cal_vld
I: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_cal_vld that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_cal_vld
I: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_cal_vld that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_cal_vld
I: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_done that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_done
I: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_done that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_done
I: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_done that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_done
I: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d1 that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d1
I: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d1 that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d1
I: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d1 that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d1
I: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d1 that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d1
I: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d1 that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d1
I: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d1 that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d1
I: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r2[3:0] that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r2[3:0]
I: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r2[3:0] that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r2[3:0]
I: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r2[3:0] that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r2[3:0]
I: Removed bmsREDOR inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/N127 that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/N127
I: Removed bmsREDOR inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/N127 that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/N127
I: Removed bmsREDOR inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/N127 that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/N127
I: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update1_done that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update1_done
I: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update1_done that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update1_done
I: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update1_done that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update1_done
I: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/update_comp that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/update_comp
I: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/update_comp that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/update_comp
I: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/update_comp that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/update_comp
I: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update2_done that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update2_done
I: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update2_done that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update2_done
I: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update2_done that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update2_done
I: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update2_falling that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update2_falling
I: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update2_falling that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update2_falling
I: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update2_falling that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update2_falling
I: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_lp/state_7 that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_lp/state_4
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_ba[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[9:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[9:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/dqs_drift_init_cnt[9:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/dqs_drift_init_cnt[9:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_we_n[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_lp/state_4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 16 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 18 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 19 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 20 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 21 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 22 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 23 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 24 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 25 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 26 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 27 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 28 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 29 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 30 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31:0] at 31 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_we_n[3:0] at 1 that is stuck at constant 1.
I: Removed bmsADD inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/N42 that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/N42
I: Removed bmsADD inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/N42 that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/N42
I: Removed bmsADD inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[3].ddrphy_drift_ctrl/N42 that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/N42
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_lp/lp_cas_n[1:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_lp/lp_cs_n[1:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cs_n[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_ras_n[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cas_n[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_cs_n_d[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_cs_n[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_ras_n[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_cas_n[3:0] at 1 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3:0] at 1 that is stuck at constant 0.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_gate_update_ctrl/gate_update_cnt[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/des_p_rdy_hold' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_enable' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_sel' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/core_apb_ready' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_lp/lp_done' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFCPE inst key_inst/delay_cnt[29:0] at 26 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_phyupd_req that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/lp_status that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[42:0] at 33 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[42:0] at 34 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[42:0] at 35 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[42:0] at 36 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[42:0] at 33 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[42:0] at 34 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[42:0] at 35 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[42:0] at 36 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/zqcs_req that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_HDMI_top/u_ms72xx_init/iic_dri_rx/fre_cnt[20:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_HDMI_top/u_ms72xx_init/iic_dri_rx/twr_cnt[26:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_HDMI_top/u_ms72xx_init/iic_dri_tx/fre_cnt[20:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_HDMI_top/u_ms72xx_init/iic_dri_tx/twr_cnt[26:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_Camera_2_top/u_sccb_driver/clk_cnt[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_Camera_top/u_sccb_driver/clk_cnt[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/dfi_phyupd_ack that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/update_req that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/update_req_r that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_HDMI_top/u_ms72xx_init/iic_dri_rx/trans_byte_max[3:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_HDMI_top/u_ms72xx_init/iic_dri_tx/trans_byte_max[3:0] at 3 that is stuck at constant 0.
I: Removed bmsADD inst yuv_rgb_inst/N29_m2_m1_m2_m2_a1 that is redundant to yuv_rgb_inst/N17_m2_m1_m2_m2_a1
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[42:0] at 33 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_zqcs that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_HDMI_top/u_ms72xx_init/iic_dri_rx/trans_byte_max[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_HDMI_top/u_ms72xx_init/iic_dri_tx/trans_byte_max[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[42:0] at 33 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[42:0] at 33 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_id[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_id_l[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_id_m[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rid[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_6 that is stuck at constant 0.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_lp/count[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_lp/delay[12:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_lp/lp_addr' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_lp/lp_cas_n[1:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_lp/lp_cke[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_lp/lp_cs_n[1:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_lp/lp_we_n[1:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_lp/r_cmd_trig' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_lp/state_0' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_lp/state_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_lp/state_2' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_lp/state_3' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_lp/state_5' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_lp/state_6' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_lp/state_8' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_lp/state_9' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Removed inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/adj_inc_dec_n which is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_inc_dec_n (type bmsWIDEDFFCPE)
I: Removed inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[7:0] which is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[7:0] (type bmsWIDEDFFCPE)
I: Removed inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/adj_inc_dec_n which is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_inc_dec_n (type bmsWIDEDFFCPE)
I: Removed inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[7:0] which is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[7:0] (type bmsWIDEDFFCPE)
I: Removed inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[7] which is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[7] (type bmsWIDEDFFCPE)
I: Removed inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[7:0] which is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[7:0] (type bmsWIDEDFFCPE)
I: Removed inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[6:0] which is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[6:0] (type bmsWIDEDFFCPE)
I: Removed inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[7] which is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[7] (type bmsWIDEDFFCPE)
I: Removed inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[7:0] which is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/default_samp_position[7:0] (type bmsWIDEDFFCPE)
I: Removed inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[6:0] which is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[6:0] (type bmsWIDEDFFCPE)
I: Removed inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_reset_ack_r[1:0] which is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/ddrphy_rst_ack_r[1:0] (type bmsWIDEDFFCPE)
I: Removed inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_comb_r[1:0] which is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_comb_r[1:0] (type bmsWIDEDFFCPE)
I: Removed inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_comb_r[1:0] which is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_comb_r[1:0] (type bmsWIDEDFFCPE)
I: Removed inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_comb_r[1:0] which is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_comb_r[1:0] (type bmsWIDEDFFCPE)
I: Removed inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3:0] which is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3:0] (type bmsWIDEDFFCPE)
I: Removed inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3:0] which is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3:0] (type bmsWIDEDFFCPE)
I: Removed inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3:0] which is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3:0] (type bmsWIDEDFFCPE)
I: Removed inst u_DDR3_interface_top/u_AXI_rw_FIFO/fifo_video3_rst_posedge which is redundant to u_DDR3_interface_top/u_AXI_rw_FIFO/fifo_video2_rst_posedge (type bmsWIDEDFFCPE)
I: Removed inst u_DDR3_interface_top/u_AXI_rw_FIFO/r_fifo_video3_rst[15:0] which is redundant to u_DDR3_interface_top/u_AXI_rw_FIFO/r_fifo_video2_rst[15:0] (type bmsWIDEDFFCPE)
I: Removed inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/wptr which is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/ptr (type bmsWIDEDFFCPE)
I: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3:0] that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3:0]
I: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3:0] that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3:0]
I: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3:0] that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3:0]
I: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3:0] that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3:0]
I: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3:0] that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3:0]
I: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3:0] that is redundant to u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3:0]
W: Removed bmsWIDEDFFRSE inst yuv_rgb_inst/img_y_r0[31:0] at 19 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 5.135s wall, 4.969s user + 0.141s system = 5.109s CPU (99.5%)

Start logic-optimization.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_18 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_0 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[2].mcdq_tfaw/timing_cnt[4:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[0].mcdq_tfaw/timing_cnt[4:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[1].mcdq_tfaw/timing_cnt[4:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[0].trc_timing/timing_cnt[4:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[0].trc_timing/timing_cnt[4:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[1].trc_timing/timing_cnt[4:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[1].trc_timing/timing_cnt[4:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[2].trc_timing/timing_cnt[4:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[2].trc_timing/timing_cnt[4:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[3].trc_timing/timing_cnt[4:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[3].trc_timing/timing_cnt[4:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[4].trc_timing/timing_cnt[4:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[4].trc_timing/timing_cnt[4:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[5].trc_timing/timing_cnt[4:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[5].trc_timing/timing_cnt[4:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[6].trc_timing/timing_cnt[4:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[6].trc_timing/timing_cnt[4:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing/timing_cnt[4:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing/timing_cnt[4:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_simplified_AXI/r_rd_addr[24:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_simplified_AXI/r_rd_addr[24:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_simplified_AXI/r_rd_addr[24:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_simplified_AXI/r_rd_addr[24:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_simplified_AXI/r_rd_addr[24:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_simplified_AXI/r_rd_addr[24:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_simplified_AXI/r_rd_addr[24:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_simplified_AXI/r_video0_wr_addr[24:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_simplified_AXI/r_video0_wr_addr[24:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_simplified_AXI/r_video0_wr_addr[24:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_simplified_AXI/r_video0_wr_addr[24:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_simplified_AXI/r_video0_wr_addr[24:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_simplified_AXI/r_video0_wr_addr[24:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/cnt[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/cnt[2:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/cnt[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/mrs_complete that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/mrs_en that is stuck at constant 0.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/cnt[5:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/dfi_idle' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/state_0 that is stuck at constant 1.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/state_1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/mr_addr[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/mr_addr[2:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/mr_addr[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/mrs_done that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/ref_tri_r that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/cnt_a[3:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/cnt_a[3:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/cnt_a[3:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/cnt_b[6:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/cnt_b[6:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/cnt_b[6:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/cnt_b[6:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/cnt_b[6:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_cfg_apb/mrs_status that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/state_2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/state_3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/state_4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/state_5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/state_6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/mrs_cmd[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/mrs_cmd[2:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/mrs_cmd[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[9:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[9:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[9:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[9:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[9:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[9:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[9:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[9:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[9:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[9:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[15:11] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[15:11] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[15:11] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[15:11] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/mrs_bank[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/mrs_bank[2:0] at 1 that is stuck at constant 0.
W: pmux inst 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/N255_5' has no active select, tie output to 0
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/prea_tri_r' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_mrs/cnt_a[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_19' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_5' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_5' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_5' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_5' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/update_cal_req that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt0[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt0[2:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt0[2:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt0[2:0] at 0 that is stuck at constant 0.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt0[2:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt0[2:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
