

================================================================
== Vitis HLS Report for 'filt_Pipeline_VITIS_LOOP_77_2'
================================================================
* Date:           Thu Apr 11 20:16:01 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        FIR_Test_Vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  21.900 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      101|      101|  3.030 us|  3.030 us|  101|  101|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_77_2  |       99|       99|         2|          1|          1|    99|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     36|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     63|    -|
|Register         |        -|    -|      76|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      76|     99|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |j_2_fu_160_p2                     |         +|   0|  0|  14|           7|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln77_fu_154_p2               |      icmp|   0|  0|  14|           7|           6|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  36|          18|          12|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |empty_fu_88              |   9|          2|   32|         64|
    |gmem_blk_n_W             |   9|          2|    1|          2|
    |input_r_TDATA_blk_n      |   9|          2|    1|          2|
    |j_fu_84                  |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|   44|         88|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |empty_fu_88              |  32|   0|   32|          0|
    |j_fu_84                  |   7|   0|    7|          0|
    |p_load_reg_230           |  32|   0|   32|          0|
    |tmp_last_fu_80           |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  76|   0|   76|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+---------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  filt_Pipeline_VITIS_LOOP_77_2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  filt_Pipeline_VITIS_LOOP_77_2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  filt_Pipeline_VITIS_LOOP_77_2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  filt_Pipeline_VITIS_LOOP_77_2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  filt_Pipeline_VITIS_LOOP_77_2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  filt_Pipeline_VITIS_LOOP_77_2|  return value|
|input_r_TVALID       |   in|    1|        axis|               input_r_V_data_V|       pointer|
|input_r_TDATA        |   in|   32|        axis|               input_r_V_data_V|       pointer|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|                           gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|                           gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|                           gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                           gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                           gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                           gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                           gmem|       pointer|
|tmp_data_2           |   in|   32|     ap_none|                     tmp_data_2|        scalar|
|sext_ln77_1          |   in|   62|     ap_none|                    sext_ln77_1|        scalar|
|input_r_TREADY       |  out|    1|        axis|               input_r_V_dest_V|       pointer|
|input_r_TDEST        |   in|    1|        axis|               input_r_V_dest_V|       pointer|
|input_r_TKEEP        |   in|    4|        axis|               input_r_V_keep_V|       pointer|
|input_r_TSTRB        |   in|    4|        axis|               input_r_V_strb_V|       pointer|
|input_r_TUSER        |   in|    1|        axis|               input_r_V_user_V|       pointer|
|input_r_TLAST        |   in|    1|        axis|               input_r_V_last_V|       pointer|
|input_r_TID          |   in|    1|        axis|                 input_r_V_id_V|       pointer|
|p_phi_out            |  out|    1|      ap_vld|                      p_phi_out|       pointer|
|p_phi_out_ap_vld     |  out|    1|      ap_vld|                      p_phi_out|       pointer|
+---------------------+-----+-----+------------+-------------------------------+--------------+

