<Project ModBy="Analyzer" Name="D:/FreeWork/df1_demo/df1_lidar_top/prj/debug/ddr_interface/para2flash/debug.rvs" Date="2024-11-25">
 <Core Name="df1_lidar_top_LA0">
  <Setting>
   <Capture SamplesPerTrig="2048" NumTrigsCap="1"/>
   <Event EventCnt="0" CntEnableRun="0"/>
   <TrigSetting PreTrgSamples="" AND_ALL="0" PostTrgSamples="" TURadix="0"/>
  </Setting>
  <Dataset Name="Base">
   <Trace>
    <Sig Name="u_eth_top/u_udpcom_control/u_parameter_init/r_para_write_flag"/>
    <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/i_arbfifo_empty"/>
    <Bus Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/r_curr_state" Radix="0">
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/r_curr_state:0"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/r_curr_state:1"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/r_curr_state:2"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/r_curr_state:3"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/r_curr_state:4"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/r_curr_state:5"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/r_curr_state:6"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/r_curr_state:7"/>
    </Bus>
    <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/i_datain_rdy"/>
    <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/r_arbfifo_rden"/>
    <Bus Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/o_ddr3_wdata" Radix="0">
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/o_ddr3_wdata:0"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/o_ddr3_wdata:1"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/o_ddr3_wdata:2"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/o_ddr3_wdata:3"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/o_ddr3_wdata:4"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/o_ddr3_wdata:5"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/o_ddr3_wdata:6"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/o_ddr3_wdata:7"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/o_ddr3_wdata:8"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/o_ddr3_wdata:9"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/o_ddr3_wdata:10"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/o_ddr3_wdata:11"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/o_ddr3_wdata:12"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/o_ddr3_wdata:13"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/o_ddr3_wdata:14"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/o_ddr3_wdata:15"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/o_ddr3_wdata:16"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/o_ddr3_wdata:17"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/o_ddr3_wdata:18"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/o_ddr3_wdata:19"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/o_ddr3_wdata:20"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/o_ddr3_wdata:21"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/o_ddr3_wdata:22"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/o_ddr3_wdata:23"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/o_ddr3_wdata:24"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/o_ddr3_wdata:25"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/o_ddr3_wdata:26"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/o_ddr3_wdata:27"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/o_ddr3_wdata:28"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/o_ddr3_wdata:29"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/o_ddr3_wdata:30"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/o_ddr3_wdata:31"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/o_ddr3_wdata:32"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/o_ddr3_wdata:33"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/o_ddr3_wdata:34"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/o_ddr3_wdata:35"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/o_ddr3_wdata:36"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/o_ddr3_wdata:37"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/o_ddr3_wdata:38"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/o_ddr3_wdata:39"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/o_ddr3_wdata:40"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/o_ddr3_wdata:41"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/o_ddr3_wdata:42"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/o_ddr3_wdata:43"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/o_ddr3_wdata:44"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/o_ddr3_wdata:45"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/o_ddr3_wdata:46"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/o_ddr3_wdata:47"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/o_ddr3_wdata:48"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/o_ddr3_wdata:49"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/o_ddr3_wdata:50"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/o_ddr3_wdata:51"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/o_ddr3_wdata:52"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/o_ddr3_wdata:53"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/o_ddr3_wdata:54"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/o_ddr3_wdata:55"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/o_ddr3_wdata:56"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/o_ddr3_wdata:57"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/o_ddr3_wdata:58"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/o_ddr3_wdata:59"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/o_ddr3_wdata:60"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/o_ddr3_wdata:61"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/o_ddr3_wdata:62"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/o_ddr3_wdata:63"/>
    </Bus>
    <Bus Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/r_addr" Radix="0">
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/r_addr:0"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/r_addr:1"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/r_addr:2"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/r_addr:3"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/r_addr:4"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/r_addr:5"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/r_addr:6"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/r_addr:7"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/r_addr:8"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/r_addr:9"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/r_addr:10"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/r_addr:11"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/r_addr:12"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/r_addr:13"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/r_addr:14"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/r_addr:15"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/r_addr:16"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/r_addr:17"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/r_addr:18"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/r_addr:19"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/r_addr:20"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/r_addr:21"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/r_addr:22"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/r_addr:23"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/r_addr:24"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/r_addr:25"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/r_addr:26"/>
    </Bus>
    <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/i_cmd_rdy"/>
    <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/r_cmd_valid"/>
    <Bus Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/r_cmd" Radix="0">
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/r_cmd:0"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/r_cmd:1"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/r_cmd:2"/>
     <Sig Name="u2_ddr3_interface/u1_ddr3_rw_ctrl/r_cmd:3"/>
    </Bus>
    <Sig Name="u_flash_control/i_parameter_sig"/>
    <Bus Name="u_flash_control/r_flash_state" Radix="0">
     <Sig Name="u_flash_control/r_flash_state:0"/>
     <Sig Name="u_flash_control/r_flash_state:1"/>
     <Sig Name="u_flash_control/r_flash_state:2"/>
     <Sig Name="u_flash_control/r_flash_state:3"/>
     <Sig Name="u_flash_control/r_flash_state:4"/>
     <Sig Name="u_flash_control/r_flash_state:5"/>
     <Sig Name="u_flash_control/r_flash_state:6"/>
     <Sig Name="u_flash_control/r_flash_state:7"/>
     <Sig Name="u_flash_control/r_flash_state:8"/>
     <Sig Name="u_flash_control/r_flash_state:9"/>
     <Sig Name="u_flash_control/r_flash_state:10"/>
     <Sig Name="u_flash_control/r_flash_state:11"/>
     <Sig Name="u_flash_control/r_flash_state:12"/>
     <Sig Name="u_flash_control/r_flash_state:13"/>
     <Sig Name="u_flash_control/r_flash_state:14"/>
     <Sig Name="u_flash_control/r_flash_state:15"/>
     <Sig Name="u_flash_control/r_flash_state:16"/>
     <Sig Name="u_flash_control/r_flash_state:17"/>
     <Sig Name="u_flash_control/r_flash_state:18"/>
     <Sig Name="u_flash_control/r_flash_state:19"/>
     <Sig Name="u_flash_control/r_flash_state:20"/>
     <Sig Name="u_flash_control/r_flash_state:21"/>
     <Sig Name="u_flash_control/r_flash_state:22"/>
     <Sig Name="u_flash_control/r_flash_state:23"/>
    </Bus>
    <Sig Name="u_flash_control/r_ddr2flash_rden"/>
    <Bus Name="u_flash_control/r_flash2ddr_addr" Radix="0">
     <Sig Name="u_flash_control/r_flash2ddr_addr:0"/>
     <Sig Name="u_flash_control/r_flash2ddr_addr:1"/>
     <Sig Name="u_flash_control/r_flash2ddr_addr:2"/>
     <Sig Name="u_flash_control/r_flash2ddr_addr:3"/>
     <Sig Name="u_flash_control/r_flash2ddr_addr:4"/>
     <Sig Name="u_flash_control/r_flash2ddr_addr:5"/>
     <Sig Name="u_flash_control/r_flash2ddr_addr:6"/>
     <Sig Name="u_flash_control/r_flash2ddr_addr:7"/>
     <Sig Name="u_flash_control/r_flash2ddr_addr:8"/>
     <Sig Name="u_flash_control/r_flash2ddr_addr:9"/>
     <Sig Name="u_flash_control/r_flash2ddr_addr:10"/>
     <Sig Name="u_flash_control/r_flash2ddr_addr:11"/>
     <Sig Name="u_flash_control/r_flash2ddr_addr:12"/>
     <Sig Name="u_flash_control/r_flash2ddr_addr:13"/>
     <Sig Name="u_flash_control/r_flash2ddr_addr:14"/>
     <Sig Name="u_flash_control/r_flash2ddr_addr:15"/>
     <Sig Name="u_flash_control/r_flash2ddr_addr:16"/>
     <Sig Name="u_flash_control/r_flash2ddr_addr:17"/>
     <Sig Name="u_flash_control/r_flash2ddr_addr:18"/>
     <Sig Name="u_flash_control/r_flash2ddr_addr:19"/>
     <Sig Name="u_flash_control/r_flash2ddr_addr:20"/>
     <Sig Name="u_flash_control/r_flash2ddr_addr:21"/>
     <Sig Name="u_flash_control/r_flash2ddr_addr:22"/>
     <Sig Name="u_flash_control/r_flash2ddr_addr:23"/>
     <Sig Name="u_flash_control/r_flash2ddr_addr:24"/>
     <Sig Name="u_flash_control/r_flash2ddr_addr:25"/>
     <Sig Name="u_flash_control/r_flash2ddr_addr:26"/>
    </Bus>
    <Sig Name="u2_ddr3_interface/i_rdata_valid"/>
    <Bus Name="u2_ddr3_interface/i_ddr_rdata" Radix="0">
     <Sig Name="u2_ddr3_interface/i_ddr_rdata:0"/>
     <Sig Name="u2_ddr3_interface/i_ddr_rdata:1"/>
     <Sig Name="u2_ddr3_interface/i_ddr_rdata:2"/>
     <Sig Name="u2_ddr3_interface/i_ddr_rdata:3"/>
     <Sig Name="u2_ddr3_interface/i_ddr_rdata:4"/>
     <Sig Name="u2_ddr3_interface/i_ddr_rdata:5"/>
     <Sig Name="u2_ddr3_interface/i_ddr_rdata:6"/>
     <Sig Name="u2_ddr3_interface/i_ddr_rdata:7"/>
     <Sig Name="u2_ddr3_interface/i_ddr_rdata:8"/>
     <Sig Name="u2_ddr3_interface/i_ddr_rdata:9"/>
     <Sig Name="u2_ddr3_interface/i_ddr_rdata:10"/>
     <Sig Name="u2_ddr3_interface/i_ddr_rdata:11"/>
     <Sig Name="u2_ddr3_interface/i_ddr_rdata:12"/>
     <Sig Name="u2_ddr3_interface/i_ddr_rdata:13"/>
     <Sig Name="u2_ddr3_interface/i_ddr_rdata:14"/>
     <Sig Name="u2_ddr3_interface/i_ddr_rdata:15"/>
     <Sig Name="u2_ddr3_interface/i_ddr_rdata:16"/>
     <Sig Name="u2_ddr3_interface/i_ddr_rdata:17"/>
     <Sig Name="u2_ddr3_interface/i_ddr_rdata:18"/>
     <Sig Name="u2_ddr3_interface/i_ddr_rdata:19"/>
     <Sig Name="u2_ddr3_interface/i_ddr_rdata:20"/>
     <Sig Name="u2_ddr3_interface/i_ddr_rdata:21"/>
     <Sig Name="u2_ddr3_interface/i_ddr_rdata:22"/>
     <Sig Name="u2_ddr3_interface/i_ddr_rdata:23"/>
     <Sig Name="u2_ddr3_interface/i_ddr_rdata:24"/>
     <Sig Name="u2_ddr3_interface/i_ddr_rdata:25"/>
     <Sig Name="u2_ddr3_interface/i_ddr_rdata:26"/>
     <Sig Name="u2_ddr3_interface/i_ddr_rdata:27"/>
     <Sig Name="u2_ddr3_interface/i_ddr_rdata:28"/>
     <Sig Name="u2_ddr3_interface/i_ddr_rdata:29"/>
     <Sig Name="u2_ddr3_interface/i_ddr_rdata:30"/>
     <Sig Name="u2_ddr3_interface/i_ddr_rdata:31"/>
     <Sig Name="u2_ddr3_interface/i_ddr_rdata:32"/>
     <Sig Name="u2_ddr3_interface/i_ddr_rdata:33"/>
     <Sig Name="u2_ddr3_interface/i_ddr_rdata:34"/>
     <Sig Name="u2_ddr3_interface/i_ddr_rdata:35"/>
     <Sig Name="u2_ddr3_interface/i_ddr_rdata:36"/>
     <Sig Name="u2_ddr3_interface/i_ddr_rdata:37"/>
     <Sig Name="u2_ddr3_interface/i_ddr_rdata:38"/>
     <Sig Name="u2_ddr3_interface/i_ddr_rdata:39"/>
     <Sig Name="u2_ddr3_interface/i_ddr_rdata:40"/>
     <Sig Name="u2_ddr3_interface/i_ddr_rdata:41"/>
     <Sig Name="u2_ddr3_interface/i_ddr_rdata:42"/>
     <Sig Name="u2_ddr3_interface/i_ddr_rdata:43"/>
     <Sig Name="u2_ddr3_interface/i_ddr_rdata:44"/>
     <Sig Name="u2_ddr3_interface/i_ddr_rdata:45"/>
     <Sig Name="u2_ddr3_interface/i_ddr_rdata:46"/>
     <Sig Name="u2_ddr3_interface/i_ddr_rdata:47"/>
     <Sig Name="u2_ddr3_interface/i_ddr_rdata:48"/>
     <Sig Name="u2_ddr3_interface/i_ddr_rdata:49"/>
     <Sig Name="u2_ddr3_interface/i_ddr_rdata:50"/>
     <Sig Name="u2_ddr3_interface/i_ddr_rdata:51"/>
     <Sig Name="u2_ddr3_interface/i_ddr_rdata:52"/>
     <Sig Name="u2_ddr3_interface/i_ddr_rdata:53"/>
     <Sig Name="u2_ddr3_interface/i_ddr_rdata:54"/>
     <Sig Name="u2_ddr3_interface/i_ddr_rdata:55"/>
     <Sig Name="u2_ddr3_interface/i_ddr_rdata:56"/>
     <Sig Name="u2_ddr3_interface/i_ddr_rdata:57"/>
     <Sig Name="u2_ddr3_interface/i_ddr_rdata:58"/>
     <Sig Name="u2_ddr3_interface/i_ddr_rdata:59"/>
     <Sig Name="u2_ddr3_interface/i_ddr_rdata:60"/>
     <Sig Name="u2_ddr3_interface/i_ddr_rdata:61"/>
     <Sig Name="u2_ddr3_interface/i_ddr_rdata:62"/>
     <Sig Name="u2_ddr3_interface/i_ddr_rdata:63"/>
    </Bus>
    <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wren"/>
    <Bus Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata" Radix="0">
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:0"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:1"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:2"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:3"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:4"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:5"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:6"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:7"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:8"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:9"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:10"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:11"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:12"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:13"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:14"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:15"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:16"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:17"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:18"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:19"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:20"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:21"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:22"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:23"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:24"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:25"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:26"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:27"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:28"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:29"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:30"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:31"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:32"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:33"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:34"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:35"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:36"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:37"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:38"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:39"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:40"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:41"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:42"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:43"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:44"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:45"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:46"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:47"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:48"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:49"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:50"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:51"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:52"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:53"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:54"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:55"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:56"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:57"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:58"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:59"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:60"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:61"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:62"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:63"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:64"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:65"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:66"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:67"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:68"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:69"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:70"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:71"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:72"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:73"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:74"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:75"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:76"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:77"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:78"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:79"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:80"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:81"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:82"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:83"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:84"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:85"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:86"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:87"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:88"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:89"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:90"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:91"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:92"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:93"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:94"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata:95"/>
    </Bus>
    <Bus Name="u2_ddr3_interface/u2_ddr_round_robin/i_req_type" Radix="0">
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/i_req_type:0"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/i_req_type:1"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/i_req_type:2"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/i_req_type:3"/>
    </Bus>
    <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/i_ddr2flash_fifo_rden"/>
    <Bus Name="u2_ddr3_interface/u2_ddr_round_robin/o_ddr2flash_fifo_data" Radix="0">
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/o_ddr2flash_fifo_data:0"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/o_ddr2flash_fifo_data:1"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/o_ddr2flash_fifo_data:2"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/o_ddr2flash_fifo_data:3"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/o_ddr2flash_fifo_data:4"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/o_ddr2flash_fifo_data:5"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/o_ddr2flash_fifo_data:6"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/o_ddr2flash_fifo_data:7"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/o_ddr2flash_fifo_data:8"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/o_ddr2flash_fifo_data:9"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/o_ddr2flash_fifo_data:10"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/o_ddr2flash_fifo_data:11"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/o_ddr2flash_fifo_data:12"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/o_ddr2flash_fifo_data:13"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/o_ddr2flash_fifo_data:14"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/o_ddr2flash_fifo_data:15"/>
    </Bus>
    <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_wren_flash"/>
    <Bus Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data" Radix="0">
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:0"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:1"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:2"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:3"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:4"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:5"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:6"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:7"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:8"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:9"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:10"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:11"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:12"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:13"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:14"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:15"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:16"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:17"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:18"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:19"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:20"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:21"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:22"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:23"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:24"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:25"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:26"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:27"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:28"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:29"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:30"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:31"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:32"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:33"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:34"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:35"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:36"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:37"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:38"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:39"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:40"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:41"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:42"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:43"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:44"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:45"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:46"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:47"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:48"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:49"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:50"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:51"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:52"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:53"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:54"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:55"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:56"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:57"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:58"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:59"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:60"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:61"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:62"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:63"/>
    </Bus>
    <Bus Name="u_flash_control/u_spi_flash_top/o_data_out" Radix="0">
     <Sig Name="u_flash_control/u_spi_flash_top/o_data_out:0"/>
     <Sig Name="u_flash_control/u_spi_flash_top/o_data_out:1"/>
     <Sig Name="u_flash_control/u_spi_flash_top/o_data_out:2"/>
     <Sig Name="u_flash_control/u_spi_flash_top/o_data_out:3"/>
     <Sig Name="u_flash_control/u_spi_flash_top/o_data_out:4"/>
     <Sig Name="u_flash_control/u_spi_flash_top/o_data_out:5"/>
     <Sig Name="u_flash_control/u_spi_flash_top/o_data_out:6"/>
     <Sig Name="u_flash_control/u_spi_flash_top/o_data_out:7"/>
    </Bus>
   </Trace>
   <Trigger>
    <TU Operator="0" Name="TU1" ID="1" Value="1" Radix="0"/>
    <TU Operator="0" Name="TU2" ID="2" Value="9" Radix="2"/>
    <TU Operator="0" Name="TU3" ID="3" Value="4" Radix="3"/>
    <TU Operator="0" Name="TU4" ID="4" Value="0" Radix="0"/>
    <TE Enable="0" Expression="TU1" Name="TE1" ID="1"/>
    <TE Enable="1" Expression="TU2" Name="TE2" ID="2"/>
    <TE Enable="0" Expression="TU3" Name="TE3" ID="3"/>
    <TE Enable="0" Expression="TU4" Name="TE4" ID="4"/>
   </Trigger>
  </Dataset>
 </Core>
</Project>
