vendor_name = ModelSim
source_file = 1, /home/winston/Documents/Acads/EE214/EXP6/TopLevel.vhdl
source_file = 1, /home/winston/Documents/Acads/EE214/EXP6/v_jtag/synthesis/v_jtag.vhd
source_file = 1, /home/winston/Documents/Acads/EE214/EXP6/v_jtag/synthesis/v_jtag.qip
source_file = 1, /home/winston/Documents/Acads/EE214/EXP6/v_jtag/synthesis/v_jtag.vhd
source_file = 1, /home/winston/Documents/Acads/EE214/EXP6/DUT.vhd
source_file = 1, /home/winston/Documents/Acads/EE214/EXP6/Flipflops.vhd
source_file = 1, /home/winston/Documents/Acads/EE214/EXP6/seq_gen.vhd
source_file = 1, /home/winston/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/winston/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/winston/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/winston/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/winston/Documents/Acads/EE214/EXP6/db/DUT.cbx.xml
design_name = DUT
instance = comp, \input_vector[0]~I\, input_vector[0], DUT, 1
instance = comp, \input_vector[1]~I\, input_vector[1], DUT, 1
instance = comp, \Sequence_generator_stru_dataflow_instance|dff_1|Q\, Sequence_generator_stru_dataflow_instance|dff_1|Q, DUT, 1
instance = comp, \Sequence_generator_stru_dataflow_instance|dff_2|Q\, Sequence_generator_stru_dataflow_instance|dff_2|Q, DUT, 1
instance = comp, \Sequence_generator_stru_dataflow_instance|dff_0|Q\, Sequence_generator_stru_dataflow_instance|dff_0|Q, DUT, 1
instance = comp, \output_vector[0]~I\, output_vector[0], DUT, 1
instance = comp, \output_vector[1]~I\, output_vector[1], DUT, 1
instance = comp, \output_vector[2]~I\, output_vector[2], DUT, 1
