// Seed: 1095863738
module module_0 (
    input wor  id_0,
    input tri0 id_1
);
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input wand id_1,
    output tri id_2,
    input tri1 id_3,
    input wor id_4,
    output supply1 id_5
);
  assign id_5 = id_4 << id_1;
  nor primCall (id_0, id_4, id_1, id_3);
  module_0 modCall_1 (
      id_3,
      id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  assign id_3 = id_3;
  wire id_4;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  module_2 modCall_1 (
      id_8,
      id_6,
      id_6
  );
endmodule
