module gcd_ip_top (
    input clk,
    input rst,
    input [7:0] a,
    input [7:0] b,
    output [7:0] cout
    output isdone;
);

    wire [7:0] sub_a, sub_b;
    wire [7:0] a_out, b_out;
    wire [1:0] cpr;
    wire [7:0] a_mux_out, b_mux_out;

    // FSM ????
    wire load, compute, done;

    // FSM ??
    gcd_fsm fsm (
        .clk(clk),
        .rst(rst),
        .cpr(cpr),
        .load(load),
        .compute(compute),
        .done(done)
    );

    // ??????
    comparator u1 (.clk(clk), .rst(rst), .a(a_out), .b(b_out), .cout(cpr));
    subtractor  u2 (.clk(clk), .rst(rst), .cmd(cpr), .a(a_out), .b(b_out), .aout(sub_a), .bout(sub_b));

    // multiplexer for register input
    assign a_mux_out = load ? a : sub_a;
    assign b_mux_out = load ? b : sub_b;

    // ?????????
    register u3 (.clk(clk), .rst(rst), .load(load | compute), .din(a_mux_out), .dout(a_out));
    register u4 (.clk(clk), .rst(rst), .load(load | compute), .din(b_mux_out), .dout(b_out));

    // ?? done??? a_out ???
    reg done_reg;
    always @(posedge clk or posedge rst) begin
        if (rst)
            done_reg <= 1'b0;
        else begin
            done_reg <= done;
            isdone <= done;
        end
    end

    // ???????? done_reg ??? a_out?? GCD ???
    assign cout = done_reg ? a_out : 8'd0;

endmodule

