// Seed: 3766671737
module module_0 (
    output supply1 id_0,
    input wand id_1,
    output supply1 id_2,
    output wor id_3,
    output wire id_4,
    output wand id_5,
    input tri id_6,
    input uwire id_7,
    input supply0 id_8,
    input supply0 id_9,
    input supply1 id_10,
    input tri id_11
);
  logic id_13;
  assign module_1.type_17 = 0;
  wire id_14;
endmodule
module module_1 (
    output wire id_0,
    input tri id_1,
    output wire id_2,
    input tri id_3,
    output tri0 id_4,
    input tri id_5,
    output wor id_6,
    output tri1 id_7,
    input tri0 id_8,
    input supply0 id_9,
    output wire id_10,
    input wor id_11
);
  logic id_13 = -1'b0;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_6,
      id_7,
      id_2,
      id_4,
      id_9,
      id_9,
      id_11,
      id_8,
      id_1,
      id_1
  );
endmodule
