<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: axi_decoder</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_axi_decoder'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_axi_decoder')">axi_decoder</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.06</td>
<td class="s10 cl rt"><a href="mod123.html#Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod123.html#Cond" > 55.88</a></td>
<td class="s8 cl rt"><a href="mod123.html#Toggle" > 81.71</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod123.html#Branch" > 86.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_top_regression/gemini_reg_uart_atb/gemini/design/mem_ss/sram_ss/axi_decoder.v')">/nfs_project/gemini/DV/nadeem/dv/main_top_regression/gemini_reg_uart_atb/gemini/design/mem_ss/sram_ss/axi_decoder.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod123.html#inst_tag_11716"  onclick="showContent('inst_tag_11716')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.bank1_cntl.axi_decoder</a></td>
<td class="s7 cl rt"> 79.21</td>
<td class="s10 cl rt"><a href="mod123.html#inst_tag_11716_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod123.html#inst_tag_11716_Cond" > 50.00</a></td>
<td class="s8 cl rt"><a href="mod123.html#inst_tag_11716_Toggle" > 80.18</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod123.html#inst_tag_11716_Branch" > 86.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod123.html#inst_tag_11717"  onclick="showContent('inst_tag_11717')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.bank2_cntl.axi_decoder</a></td>
<td class="s7 cl rt"> 79.25</td>
<td class="s10 cl rt"><a href="mod123.html#inst_tag_11717_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod123.html#inst_tag_11717_Cond" > 50.00</a></td>
<td class="s8 cl rt"><a href="mod123.html#inst_tag_11717_Toggle" > 80.34</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod123.html#inst_tag_11717_Branch" > 86.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod123.html#inst_tag_11718"  onclick="showContent('inst_tag_11718')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.bank3_cntl.axi_decoder</a></td>
<td class="s8 cl rt"> 80.10</td>
<td class="s10 cl rt"><a href="mod123.html#inst_tag_11718_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod123.html#inst_tag_11718_Cond" > 52.94</a></td>
<td class="s8 cl rt"><a href="mod123.html#inst_tag_11718_Toggle" > 80.79</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod123.html#inst_tag_11718_Branch" > 86.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod123.html#inst_tag_11715"  onclick="showContent('inst_tag_11715')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.bank0_cntl.axi_decoder</a></td>
<td class="s8 cl rt"> 80.18</td>
<td class="s10 cl rt"><a href="mod123.html#inst_tag_11715_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod123.html#inst_tag_11715_Cond" > 52.94</a></td>
<td class="s8 cl rt"><a href="mod123.html#inst_tag_11715_Toggle" > 81.10</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod123.html#inst_tag_11715_Branch" > 86.67</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_11716'>
<hr>
<a name="inst_tag_11716"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy57.html#tag_urg_inst_11716" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.bank1_cntl.axi_decoder</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.21</td>
<td class="s10 cl rt"><a href="mod123.html#inst_tag_11716_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod123.html#inst_tag_11716_Cond" > 50.00</a></td>
<td class="s8 cl rt"><a href="mod123.html#inst_tag_11716_Toggle" > 80.18</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod123.html#inst_tag_11716_Branch" > 86.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.21</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s8 cl rt"> 80.18</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 81.32</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 81.32</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1483.html#inst_tag_130006" >bank1_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_11717'>
<hr>
<a name="inst_tag_11717"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy57.html#tag_urg_inst_11717" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.bank2_cntl.axi_decoder</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.25</td>
<td class="s10 cl rt"><a href="mod123.html#inst_tag_11717_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod123.html#inst_tag_11717_Cond" > 50.00</a></td>
<td class="s8 cl rt"><a href="mod123.html#inst_tag_11717_Toggle" > 80.34</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod123.html#inst_tag_11717_Branch" > 86.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.25</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s8 cl rt"> 80.34</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 81.87</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 81.87</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1483.html#inst_tag_130007" >bank2_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_11718'>
<hr>
<a name="inst_tag_11718"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy57.html#tag_urg_inst_11718" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.bank3_cntl.axi_decoder</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 80.10</td>
<td class="s10 cl rt"><a href="mod123.html#inst_tag_11718_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod123.html#inst_tag_11718_Cond" > 52.94</a></td>
<td class="s8 cl rt"><a href="mod123.html#inst_tag_11718_Toggle" > 80.79</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod123.html#inst_tag_11718_Branch" > 86.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 80.10</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 52.94</td>
<td class="s8 cl rt"> 80.79</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 82.05</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 82.05</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1483.html#inst_tag_130008" >bank3_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_11715'>
<hr>
<a name="inst_tag_11715"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy57.html#tag_urg_inst_11715" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.bank0_cntl.axi_decoder</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 80.18</td>
<td class="s10 cl rt"><a href="mod123.html#inst_tag_11715_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod123.html#inst_tag_11715_Cond" > 52.94</a></td>
<td class="s8 cl rt"><a href="mod123.html#inst_tag_11715_Toggle" > 81.10</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod123.html#inst_tag_11715_Branch" > 86.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 80.18</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 52.94</td>
<td class="s8 cl rt"> 81.10</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 82.05</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 82.05</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1483.html#inst_tag_130005" >bank0_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_axi_decoder'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod123.html" >axi_decoder</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>39</td><td>39</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>80</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>87</td><td>14</td><td>14</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>110</td><td>22</td><td>22</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
79                      	always@(*) begin
80         1/1          		awready &lt;= !axi_aw_cntl_wr_full;
81         1/1          		arready &lt;= !axi_ar_cntl_wr_full;
82         1/1          		wready 	&lt;= !axi_w_data_wr_full;	
83                      	end
84                      
85                      	// Latch Read Control Info
86                      	always@(*) begin
87         1/1          		if(axi_r_data_rd_empty) begin
88         1/1          			rvalid 	&lt;= 1'b0;
89         1/1          			rlast 	&lt;= 1'b0;
90         1/1          			rresp	&lt;= 2'h0;
91         1/1          			rid	&lt;= 4'h0;
92         1/1          			rdata	&lt;= 32'h0;
93                      		end
94                      		else begin
95         1/1          			rvalid 	&lt;= 1'b1;
96         1/1          			rlast 	&lt;= rlast_w;
97         1/1          			rresp	&lt;= rresp_w;
98         1/1          			rid	&lt;= rid_w;
99         1/1          			rdata	&lt;= rdata_w;
100                     		end
101                     
102        1/1          		if(~axi_r_data_rd_empty &amp;&amp; rready)
103        1/1          			axi_r_data_rd_req &lt;= 1'b1;
104                     		else
105        1/1          			axi_r_data_rd_req &lt;= 1'b0;
106                     	end	
107                     
108                     	always@(posedge clk, negedge resetn)
109                     	begin
110        1/1          		if(~resetn)
111                     		begin
112        1/1          			axi_aw_cntl_wr_req &lt;= 1'h0;
113        1/1          			axi_aw_cntl_wr_din &lt;= 30'h0;
114        1/1          			axi_w_data_wr_req &lt;= 1'h0;
115        1/1          			axi_w_data_wr_din &lt;= 77'h0;
116        1/1          			axi_ar_cntl_wr_req &lt;= 1'h0;
117        1/1          			axi_ar_cntl_wr_din &lt;= 30'h0;
118                     		end
119                     		else 
120                     		begin
121        1/1          			if(awvalid &amp;&amp; awready) begin	// Write Address Ready
122        1/1          				axi_aw_cntl_wr_req &lt;= 1;
123        1/1          				axi_aw_cntl_wr_din &lt;= axi_wr_cntl;
124                     			end
125                     			else begin
126        1/1          				axi_aw_cntl_wr_req &lt;= 0;
127        1/1          				axi_aw_cntl_wr_din &lt;= 30'h0;
128                     			end
129                     
130        1/1          			if(arvalid &amp;&amp; arready) begin	// Read Address Ready
131        1/1          				axi_ar_cntl_wr_req &lt;= 1;
132        1/1          				axi_ar_cntl_wr_din &lt;= axi_rd_cntl;
133                     			end
134                     			else begin
135        1/1          				axi_ar_cntl_wr_req &lt;= 0;
136        1/1          				axi_ar_cntl_wr_din &lt;= 30'h0;
137                     			end
138        1/1          			if(wvalid &amp;&amp; wready) begin		// Write Data Channel
139        1/1          				axi_w_data_wr_req &lt;= 1;
140        1/1          				axi_w_data_wr_din &lt;= axi_wr_data;
141                     			end
142                     			else begin
143        1/1          				axi_w_data_wr_req &lt;= 0;
144        1/1          				axi_w_data_wr_din &lt;= 41'h0;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod123.html" >axi_decoder</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>34</td><td>19</td><td>55.88</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>34</td><td>19</td><td>55.88</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       66
 EXPRESSION ((((awsize == 3'h2) &amp;&amp; (awaddr[1:0] != 2'b0)) || ((awsize == 3'b1) &amp;&amp; (awaddr[0] != 1'b0))) ? 1'b1 : 1'b0)
             ---------------------------------------------1--------------------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       66
 SUB-EXPRESSION (((awsize == 3'h2) &amp;&amp; (awaddr[1:0] != 2'b0)) || ((awsize == 3'b1) &amp;&amp; (awaddr[0] != 1'b0)))
                 ---------------------1---------------------    --------------------2--------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       66
 SUB-EXPRESSION ((awsize == 3'h2) &amp;&amp; (awaddr[1:0] != 2'b0))
                 --------1-------    ----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       66
 SUB-EXPRESSION ((awsize == 3'b1) &amp;&amp; (awaddr[0] != 1'b0))
                 --------1-------    ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       67
 EXPRESSION ((((arsize == 3'h2) &amp;&amp; (araddr[1:0] != 2'b0)) || ((arsize == 3'b1) &amp;&amp; (araddr[0] != 1'b0))) ? 1'b1 : 1'b0)
             ---------------------------------------------1--------------------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       67
 SUB-EXPRESSION (((arsize == 3'h2) &amp;&amp; (araddr[1:0] != 2'b0)) || ((arsize == 3'b1) &amp;&amp; (araddr[0] != 1'b0)))
                 ---------------------1---------------------    --------------------2--------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       67
 SUB-EXPRESSION ((arsize == 3'h2) &amp;&amp; (araddr[1:0] != 2'b0))
                 --------1-------    ----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       67
 SUB-EXPRESSION ((arsize == 3'b1) &amp;&amp; (araddr[0] != 1'b0))
                 --------1-------    ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       102
 EXPRESSION (((~axi_r_data_rd_empty)) &amp;&amp; rready)
             ------------1-----------    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       121
 EXPRESSION (awvalid &amp;&amp; awready)
             ---1---    ---2---
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       130
 EXPRESSION (arvalid &amp;&amp; arready)
             ---1---    ---2---
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       138
 EXPRESSION (wvalid &amp;&amp; wready)
             ---1--    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod123.html" >axi_decoder</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">40</td>
<td class="rt">24</td>
<td class="rt">60.00 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">656</td>
<td class="rt">536</td>
<td class="rt">81.71 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">328</td>
<td class="rt">268</td>
<td class="rt">81.71 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">328</td>
<td class="rt">268</td>
<td class="rt">81.71 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">40</td>
<td class="rt">24</td>
<td class="rt">60.00 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">656</td>
<td class="rt">536</td>
<td class="rt">81.71 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">328</td>
<td class="rt">268</td>
<td class="rt">81.71 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">328</td>
<td class="rt">268</td>
<td class="rt">81.71 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>resetn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>awvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>awready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>awaddr[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awaddr[15:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>awaddr[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awsize[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>awsize[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awburst[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>awid[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>awlen[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wlast</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wstrb[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>arready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>araddr[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>araddr[15:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>araddr[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arsize[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>arsize[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arburst[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>arid[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>arlen[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rlast</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rid[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_wr_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_wr_din[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_wr_din[21:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_wr_din[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_wr_din[28:23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_wr_din[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_wr_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_wr_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_wr_din[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_wr_din[21:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_wr_din[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_wr_din[28:23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_wr_din[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_wr_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_wr_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_w_data_wr_din[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_w_data_wr_din[39:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_w_data_wr_din[40]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_w_data_wr_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_rd_dout[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_rd_dout[33:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_rd_dout[38:34]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_rd_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod123.html" >axi_decoder</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">15</td>
<td class="rt">13</td>
<td class="rt">86.67 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">66</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">67</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">87</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">102</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">110</td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
66         	assign axi_w_error = (((awsize == 2) && (awaddr[1:0] != 0)) || ((awsize == 1) && (awaddr[0] != 0))) ? 1'b1 : 1'b0;
           	                                                                                                    <font color = "red">-1-</font>  
           	                                                                                                    <font color = "red">==></font>  
           	                                                                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67         	assign axi_r_error = (((arsize == 2) && (araddr[1:0] != 0)) || ((arsize == 1) && (araddr[0] != 0))) ? 1'b1 : 1'b0;
           	                                                                                                    <font color = "red">-1-</font>  
           	                                                                                                    <font color = "red">==></font>  
           	                                                                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
87         		if(axi_r_data_rd_empty) begin
           		<font color = "green">-1-</font>  
88         			rvalid 	<= 1'b0;
           <font color = "green">			==></font>
89         			rlast 	<= 1'b0;
90         			rresp	<= 2'h0;
91         			rid	<= 4'h0;
92         			rdata	<= 32'h0;
93         		end
94         		else begin
95         			rvalid 	<= 1'b1;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
102        		if(~axi_r_data_rd_empty && rready)
           		<font color = "green">-1-</font>  
103        			axi_r_data_rd_req <= 1'b1;
           <font color = "green">			==></font>
104        		else
105        			axi_r_data_rd_req <= 1'b0;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
110        		if(~resetn)
           		<font color = "green">-1-</font>  
111        		begin
112        			axi_aw_cntl_wr_req <= 1'h0;
           <font color = "green">			==></font>
113        			axi_aw_cntl_wr_din <= 30'h0;
114        			axi_w_data_wr_req <= 1'h0;
115        			axi_w_data_wr_din <= 77'h0;
116        			axi_ar_cntl_wr_req <= 1'h0;
117        			axi_ar_cntl_wr_din <= 30'h0;
118        		end
119        		else 
120        		begin
121        			if(awvalid && awready) begin	// Write Address Ready
           			<font color = "green">-2-</font>  
122        				axi_aw_cntl_wr_req <= 1;
           <font color = "green">				==></font>
123        				axi_aw_cntl_wr_din <= axi_wr_cntl;
124        			end
125        			else begin
126        				axi_aw_cntl_wr_req <= 0;
           <font color = "green">				==></font>
127        				axi_aw_cntl_wr_din <= 30'h0;
128        			end
129        
130        			if(arvalid && arready) begin	// Read Address Ready
           			<font color = "green">-3-</font>  
131        				axi_ar_cntl_wr_req <= 1;
           <font color = "green">				==></font>
132        				axi_ar_cntl_wr_din <= axi_rd_cntl;
133        			end
134        			else begin
135        				axi_ar_cntl_wr_req <= 0;
           <font color = "green">				==></font>
136        				axi_ar_cntl_wr_din <= 30'h0;
137        			end
138        			if(wvalid && wready) begin		// Write Data Channel
           			<font color = "green">-4-</font>  
139        				axi_w_data_wr_req <= 1;
           <font color = "green">				==></font>
140        				axi_w_data_wr_din <= axi_wr_data;
141        			end
142        			else begin
143        				axi_w_data_wr_req <= 0;
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_11716'>
<a name="inst_tag_11716_Line"></a>
<b>Line Coverage for Instance : <a href="mod123.html#inst_tag_11716" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.bank1_cntl.axi_decoder</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>39</td><td>39</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>80</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>87</td><td>14</td><td>14</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>110</td><td>22</td><td>22</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
79                      	always@(*) begin
80         1/1          		awready &lt;= !axi_aw_cntl_wr_full;
81         1/1          		arready &lt;= !axi_ar_cntl_wr_full;
82         1/1          		wready 	&lt;= !axi_w_data_wr_full;	
83                      	end
84                      
85                      	// Latch Read Control Info
86                      	always@(*) begin
87         1/1          		if(axi_r_data_rd_empty) begin
88         1/1          			rvalid 	&lt;= 1'b0;
89         1/1          			rlast 	&lt;= 1'b0;
90         1/1          			rresp	&lt;= 2'h0;
91         1/1          			rid	&lt;= 4'h0;
92         1/1          			rdata	&lt;= 32'h0;
93                      		end
94                      		else begin
95         1/1          			rvalid 	&lt;= 1'b1;
96         1/1          			rlast 	&lt;= rlast_w;
97         1/1          			rresp	&lt;= rresp_w;
98         1/1          			rid	&lt;= rid_w;
99         1/1          			rdata	&lt;= rdata_w;
100                     		end
101                     
102        1/1          		if(~axi_r_data_rd_empty &amp;&amp; rready)
103        1/1          			axi_r_data_rd_req &lt;= 1'b1;
104                     		else
105        1/1          			axi_r_data_rd_req &lt;= 1'b0;
106                     	end	
107                     
108                     	always@(posedge clk, negedge resetn)
109                     	begin
110        1/1          		if(~resetn)
111                     		begin
112        1/1          			axi_aw_cntl_wr_req &lt;= 1'h0;
113        1/1          			axi_aw_cntl_wr_din &lt;= 30'h0;
114        1/1          			axi_w_data_wr_req &lt;= 1'h0;
115        1/1          			axi_w_data_wr_din &lt;= 77'h0;
116        1/1          			axi_ar_cntl_wr_req &lt;= 1'h0;
117        1/1          			axi_ar_cntl_wr_din &lt;= 30'h0;
118                     		end
119                     		else 
120                     		begin
121        1/1          			if(awvalid &amp;&amp; awready) begin	// Write Address Ready
122        1/1          				axi_aw_cntl_wr_req &lt;= 1;
123        1/1          				axi_aw_cntl_wr_din &lt;= axi_wr_cntl;
124                     			end
125                     			else begin
126        1/1          				axi_aw_cntl_wr_req &lt;= 0;
127        1/1          				axi_aw_cntl_wr_din &lt;= 30'h0;
128                     			end
129                     
130        1/1          			if(arvalid &amp;&amp; arready) begin	// Read Address Ready
131        1/1          				axi_ar_cntl_wr_req &lt;= 1;
132        1/1          				axi_ar_cntl_wr_din &lt;= axi_rd_cntl;
133                     			end
134                     			else begin
135        1/1          				axi_ar_cntl_wr_req &lt;= 0;
136        1/1          				axi_ar_cntl_wr_din &lt;= 30'h0;
137                     			end
138        1/1          			if(wvalid &amp;&amp; wready) begin		// Write Data Channel
139        1/1          				axi_w_data_wr_req &lt;= 1;
140        1/1          				axi_w_data_wr_din &lt;= axi_wr_data;
141                     			end
142                     			else begin
143        1/1          				axi_w_data_wr_req &lt;= 0;
144        1/1          				axi_w_data_wr_din &lt;= 41'h0;
</pre>
<hr>
<a name="inst_tag_11716_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod123.html#inst_tag_11716" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.bank1_cntl.axi_decoder</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>34</td><td>17</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>34</td><td>17</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       66
 EXPRESSION ((((awsize == 3'h2) &amp;&amp; (awaddr[1:0] != 2'b0)) || ((awsize == 3'b1) &amp;&amp; (awaddr[0] != 1'b0))) ? 1'b1 : 1'b0)
             ---------------------------------------------1--------------------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       66
 SUB-EXPRESSION (((awsize == 3'h2) &amp;&amp; (awaddr[1:0] != 2'b0)) || ((awsize == 3'b1) &amp;&amp; (awaddr[0] != 1'b0)))
                 ---------------------1---------------------    --------------------2--------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       66
 SUB-EXPRESSION ((awsize == 3'h2) &amp;&amp; (awaddr[1:0] != 2'b0))
                 --------1-------    ----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       66
 SUB-EXPRESSION ((awsize == 3'b1) &amp;&amp; (awaddr[0] != 1'b0))
                 --------1-------    ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       67
 EXPRESSION ((((arsize == 3'h2) &amp;&amp; (araddr[1:0] != 2'b0)) || ((arsize == 3'b1) &amp;&amp; (araddr[0] != 1'b0))) ? 1'b1 : 1'b0)
             ---------------------------------------------1--------------------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       67
 SUB-EXPRESSION (((arsize == 3'h2) &amp;&amp; (araddr[1:0] != 2'b0)) || ((arsize == 3'b1) &amp;&amp; (araddr[0] != 1'b0)))
                 ---------------------1---------------------    --------------------2--------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       67
 SUB-EXPRESSION ((arsize == 3'h2) &amp;&amp; (araddr[1:0] != 2'b0))
                 --------1-------    ----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       67
 SUB-EXPRESSION ((arsize == 3'b1) &amp;&amp; (araddr[0] != 1'b0))
                 --------1-------    ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       102
 EXPRESSION (((~axi_r_data_rd_empty)) &amp;&amp; rready)
             ------------1-----------    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       121
 EXPRESSION (awvalid &amp;&amp; awready)
             ---1---    ---2---
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       130
 EXPRESSION (arvalid &amp;&amp; arready)
             ---1---    ---2---
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       138
 EXPRESSION (wvalid &amp;&amp; wready)
             ---1--    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_11716_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod123.html#inst_tag_11716" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.bank1_cntl.axi_decoder</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">40</td>
<td class="rt">22</td>
<td class="rt">55.00 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">656</td>
<td class="rt">526</td>
<td class="rt">80.18 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">328</td>
<td class="rt">264</td>
<td class="rt">80.49 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">328</td>
<td class="rt">262</td>
<td class="rt">79.88 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">40</td>
<td class="rt">22</td>
<td class="rt">55.00 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">656</td>
<td class="rt">526</td>
<td class="rt">80.18 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">328</td>
<td class="rt">264</td>
<td class="rt">80.49 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">328</td>
<td class="rt">262</td>
<td class="rt">79.88 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>resetn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>awvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>awready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>awaddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awaddr[15:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>awaddr[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awsize[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>awsize[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awburst[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>awburst[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>awid[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>awlen[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wlast</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wstrb[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>arready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>araddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>araddr[15:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>araddr[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arsize[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>arsize[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arburst[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>arburst[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>arid[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>arlen[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rlast</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rid[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_wr_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_wr_din[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_wr_din[21:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_wr_din[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_wr_din[28:23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_wr_din[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_wr_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_wr_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_wr_din[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_wr_din[21:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_wr_din[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_wr_din[28:23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_wr_din[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_wr_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_wr_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_w_data_wr_din[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_w_data_wr_din[39:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_w_data_wr_din[40]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_w_data_wr_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_rd_dout[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_rd_dout[33:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_rd_dout[38:34]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_rd_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_11716_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod123.html#inst_tag_11716" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.bank1_cntl.axi_decoder</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">15</td>
<td class="rt">13</td>
<td class="rt">86.67 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">66</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">67</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">87</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">102</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">110</td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
66         	assign axi_w_error = (((awsize == 2) && (awaddr[1:0] != 0)) || ((awsize == 1) && (awaddr[0] != 0))) ? 1'b1 : 1'b0;
           	                                                                                                    <font color = "red">-1-</font>  
           	                                                                                                    <font color = "red">==></font>  
           	                                                                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67         	assign axi_r_error = (((arsize == 2) && (araddr[1:0] != 0)) || ((arsize == 1) && (araddr[0] != 0))) ? 1'b1 : 1'b0;
           	                                                                                                    <font color = "red">-1-</font>  
           	                                                                                                    <font color = "red">==></font>  
           	                                                                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
87         		if(axi_r_data_rd_empty) begin
           		<font color = "green">-1-</font>  
88         			rvalid 	<= 1'b0;
           <font color = "green">			==></font>
89         			rlast 	<= 1'b0;
90         			rresp	<= 2'h0;
91         			rid	<= 4'h0;
92         			rdata	<= 32'h0;
93         		end
94         		else begin
95         			rvalid 	<= 1'b1;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
102        		if(~axi_r_data_rd_empty && rready)
           		<font color = "green">-1-</font>  
103        			axi_r_data_rd_req <= 1'b1;
           <font color = "green">			==></font>
104        		else
105        			axi_r_data_rd_req <= 1'b0;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
110        		if(~resetn)
           		<font color = "green">-1-</font>  
111        		begin
112        			axi_aw_cntl_wr_req <= 1'h0;
           <font color = "green">			==></font>
113        			axi_aw_cntl_wr_din <= 30'h0;
114        			axi_w_data_wr_req <= 1'h0;
115        			axi_w_data_wr_din <= 77'h0;
116        			axi_ar_cntl_wr_req <= 1'h0;
117        			axi_ar_cntl_wr_din <= 30'h0;
118        		end
119        		else 
120        		begin
121        			if(awvalid && awready) begin	// Write Address Ready
           			<font color = "green">-2-</font>  
122        				axi_aw_cntl_wr_req <= 1;
           <font color = "green">				==></font>
123        				axi_aw_cntl_wr_din <= axi_wr_cntl;
124        			end
125        			else begin
126        				axi_aw_cntl_wr_req <= 0;
           <font color = "green">				==></font>
127        				axi_aw_cntl_wr_din <= 30'h0;
128        			end
129        
130        			if(arvalid && arready) begin	// Read Address Ready
           			<font color = "green">-3-</font>  
131        				axi_ar_cntl_wr_req <= 1;
           <font color = "green">				==></font>
132        				axi_ar_cntl_wr_din <= axi_rd_cntl;
133        			end
134        			else begin
135        				axi_ar_cntl_wr_req <= 0;
           <font color = "green">				==></font>
136        				axi_ar_cntl_wr_din <= 30'h0;
137        			end
138        			if(wvalid && wready) begin		// Write Data Channel
           			<font color = "green">-4-</font>  
139        				axi_w_data_wr_req <= 1;
           <font color = "green">				==></font>
140        				axi_w_data_wr_din <= axi_wr_data;
141        			end
142        			else begin
143        				axi_w_data_wr_req <= 0;
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_11717'>
<a name="inst_tag_11717_Line"></a>
<b>Line Coverage for Instance : <a href="mod123.html#inst_tag_11717" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.bank2_cntl.axi_decoder</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>39</td><td>39</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>80</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>87</td><td>14</td><td>14</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>110</td><td>22</td><td>22</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
79                      	always@(*) begin
80         1/1          		awready &lt;= !axi_aw_cntl_wr_full;
81         1/1          		arready &lt;= !axi_ar_cntl_wr_full;
82         1/1          		wready 	&lt;= !axi_w_data_wr_full;	
83                      	end
84                      
85                      	// Latch Read Control Info
86                      	always@(*) begin
87         1/1          		if(axi_r_data_rd_empty) begin
88         1/1          			rvalid 	&lt;= 1'b0;
89         1/1          			rlast 	&lt;= 1'b0;
90         1/1          			rresp	&lt;= 2'h0;
91         1/1          			rid	&lt;= 4'h0;
92         1/1          			rdata	&lt;= 32'h0;
93                      		end
94                      		else begin
95         1/1          			rvalid 	&lt;= 1'b1;
96         1/1          			rlast 	&lt;= rlast_w;
97         1/1          			rresp	&lt;= rresp_w;
98         1/1          			rid	&lt;= rid_w;
99         1/1          			rdata	&lt;= rdata_w;
100                     		end
101                     
102        1/1          		if(~axi_r_data_rd_empty &amp;&amp; rready)
103        1/1          			axi_r_data_rd_req &lt;= 1'b1;
104                     		else
105        1/1          			axi_r_data_rd_req &lt;= 1'b0;
106                     	end	
107                     
108                     	always@(posedge clk, negedge resetn)
109                     	begin
110        1/1          		if(~resetn)
111                     		begin
112        1/1          			axi_aw_cntl_wr_req &lt;= 1'h0;
113        1/1          			axi_aw_cntl_wr_din &lt;= 30'h0;
114        1/1          			axi_w_data_wr_req &lt;= 1'h0;
115        1/1          			axi_w_data_wr_din &lt;= 77'h0;
116        1/1          			axi_ar_cntl_wr_req &lt;= 1'h0;
117        1/1          			axi_ar_cntl_wr_din &lt;= 30'h0;
118                     		end
119                     		else 
120                     		begin
121        1/1          			if(awvalid &amp;&amp; awready) begin	// Write Address Ready
122        1/1          				axi_aw_cntl_wr_req &lt;= 1;
123        1/1          				axi_aw_cntl_wr_din &lt;= axi_wr_cntl;
124                     			end
125                     			else begin
126        1/1          				axi_aw_cntl_wr_req &lt;= 0;
127        1/1          				axi_aw_cntl_wr_din &lt;= 30'h0;
128                     			end
129                     
130        1/1          			if(arvalid &amp;&amp; arready) begin	// Read Address Ready
131        1/1          				axi_ar_cntl_wr_req &lt;= 1;
132        1/1          				axi_ar_cntl_wr_din &lt;= axi_rd_cntl;
133                     			end
134                     			else begin
135        1/1          				axi_ar_cntl_wr_req &lt;= 0;
136        1/1          				axi_ar_cntl_wr_din &lt;= 30'h0;
137                     			end
138        1/1          			if(wvalid &amp;&amp; wready) begin		// Write Data Channel
139        1/1          				axi_w_data_wr_req &lt;= 1;
140        1/1          				axi_w_data_wr_din &lt;= axi_wr_data;
141                     			end
142                     			else begin
143        1/1          				axi_w_data_wr_req &lt;= 0;
144        1/1          				axi_w_data_wr_din &lt;= 41'h0;
</pre>
<hr>
<a name="inst_tag_11717_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod123.html#inst_tag_11717" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.bank2_cntl.axi_decoder</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>34</td><td>17</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>34</td><td>17</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       66
 EXPRESSION ((((awsize == 3'h2) &amp;&amp; (awaddr[1:0] != 2'b0)) || ((awsize == 3'b1) &amp;&amp; (awaddr[0] != 1'b0))) ? 1'b1 : 1'b0)
             ---------------------------------------------1--------------------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       66
 SUB-EXPRESSION (((awsize == 3'h2) &amp;&amp; (awaddr[1:0] != 2'b0)) || ((awsize == 3'b1) &amp;&amp; (awaddr[0] != 1'b0)))
                 ---------------------1---------------------    --------------------2--------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       66
 SUB-EXPRESSION ((awsize == 3'h2) &amp;&amp; (awaddr[1:0] != 2'b0))
                 --------1-------    ----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       66
 SUB-EXPRESSION ((awsize == 3'b1) &amp;&amp; (awaddr[0] != 1'b0))
                 --------1-------    ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       67
 EXPRESSION ((((arsize == 3'h2) &amp;&amp; (araddr[1:0] != 2'b0)) || ((arsize == 3'b1) &amp;&amp; (araddr[0] != 1'b0))) ? 1'b1 : 1'b0)
             ---------------------------------------------1--------------------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       67
 SUB-EXPRESSION (((arsize == 3'h2) &amp;&amp; (araddr[1:0] != 2'b0)) || ((arsize == 3'b1) &amp;&amp; (araddr[0] != 1'b0)))
                 ---------------------1---------------------    --------------------2--------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       67
 SUB-EXPRESSION ((arsize == 3'h2) &amp;&amp; (araddr[1:0] != 2'b0))
                 --------1-------    ----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       67
 SUB-EXPRESSION ((arsize == 3'b1) &amp;&amp; (araddr[0] != 1'b0))
                 --------1-------    ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       102
 EXPRESSION (((~axi_r_data_rd_empty)) &amp;&amp; rready)
             ------------1-----------    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       121
 EXPRESSION (awvalid &amp;&amp; awready)
             ---1---    ---2---
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       130
 EXPRESSION (arvalid &amp;&amp; arready)
             ---1---    ---2---
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       138
 EXPRESSION (wvalid &amp;&amp; wready)
             ---1--    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_11717_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod123.html#inst_tag_11717" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.bank2_cntl.axi_decoder</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">40</td>
<td class="rt">23</td>
<td class="rt">57.50 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">656</td>
<td class="rt">527</td>
<td class="rt">80.34 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">328</td>
<td class="rt">264</td>
<td class="rt">80.49 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">328</td>
<td class="rt">263</td>
<td class="rt">80.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">40</td>
<td class="rt">23</td>
<td class="rt">57.50 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">656</td>
<td class="rt">527</td>
<td class="rt">80.34 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">328</td>
<td class="rt">264</td>
<td class="rt">80.49 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">328</td>
<td class="rt">263</td>
<td class="rt">80.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>resetn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>awvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>awready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>awaddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awaddr[15:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>awaddr[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awsize[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>awsize[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awburst[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>awid[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>awlen[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wlast</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wstrb[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>arready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>araddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>araddr[15:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>araddr[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arsize[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>arsize[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arburst[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>arid[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>arlen[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>arlen[3:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rlast</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rid[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_wr_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_wr_din[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_wr_din[21:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_wr_din[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_wr_din[28:23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_wr_din[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_wr_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_wr_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_wr_din[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_wr_din[21:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_wr_din[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_wr_din[28:23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_wr_din[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_wr_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_wr_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_w_data_wr_din[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_w_data_wr_din[39:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_w_data_wr_din[40]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_w_data_wr_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_rd_dout[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_rd_dout[33:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_rd_dout[38:34]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_rd_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_11717_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod123.html#inst_tag_11717" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.bank2_cntl.axi_decoder</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">15</td>
<td class="rt">13</td>
<td class="rt">86.67 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">66</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">67</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">87</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">102</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">110</td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
66         	assign axi_w_error = (((awsize == 2) && (awaddr[1:0] != 0)) || ((awsize == 1) && (awaddr[0] != 0))) ? 1'b1 : 1'b0;
           	                                                                                                    <font color = "red">-1-</font>  
           	                                                                                                    <font color = "red">==></font>  
           	                                                                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67         	assign axi_r_error = (((arsize == 2) && (araddr[1:0] != 0)) || ((arsize == 1) && (araddr[0] != 0))) ? 1'b1 : 1'b0;
           	                                                                                                    <font color = "red">-1-</font>  
           	                                                                                                    <font color = "red">==></font>  
           	                                                                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
87         		if(axi_r_data_rd_empty) begin
           		<font color = "green">-1-</font>  
88         			rvalid 	<= 1'b0;
           <font color = "green">			==></font>
89         			rlast 	<= 1'b0;
90         			rresp	<= 2'h0;
91         			rid	<= 4'h0;
92         			rdata	<= 32'h0;
93         		end
94         		else begin
95         			rvalid 	<= 1'b1;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
102        		if(~axi_r_data_rd_empty && rready)
           		<font color = "green">-1-</font>  
103        			axi_r_data_rd_req <= 1'b1;
           <font color = "green">			==></font>
104        		else
105        			axi_r_data_rd_req <= 1'b0;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
110        		if(~resetn)
           		<font color = "green">-1-</font>  
111        		begin
112        			axi_aw_cntl_wr_req <= 1'h0;
           <font color = "green">			==></font>
113        			axi_aw_cntl_wr_din <= 30'h0;
114        			axi_w_data_wr_req <= 1'h0;
115        			axi_w_data_wr_din <= 77'h0;
116        			axi_ar_cntl_wr_req <= 1'h0;
117        			axi_ar_cntl_wr_din <= 30'h0;
118        		end
119        		else 
120        		begin
121        			if(awvalid && awready) begin	// Write Address Ready
           			<font color = "green">-2-</font>  
122        				axi_aw_cntl_wr_req <= 1;
           <font color = "green">				==></font>
123        				axi_aw_cntl_wr_din <= axi_wr_cntl;
124        			end
125        			else begin
126        				axi_aw_cntl_wr_req <= 0;
           <font color = "green">				==></font>
127        				axi_aw_cntl_wr_din <= 30'h0;
128        			end
129        
130        			if(arvalid && arready) begin	// Read Address Ready
           			<font color = "green">-3-</font>  
131        				axi_ar_cntl_wr_req <= 1;
           <font color = "green">				==></font>
132        				axi_ar_cntl_wr_din <= axi_rd_cntl;
133        			end
134        			else begin
135        				axi_ar_cntl_wr_req <= 0;
           <font color = "green">				==></font>
136        				axi_ar_cntl_wr_din <= 30'h0;
137        			end
138        			if(wvalid && wready) begin		// Write Data Channel
           			<font color = "green">-4-</font>  
139        				axi_w_data_wr_req <= 1;
           <font color = "green">				==></font>
140        				axi_w_data_wr_din <= axi_wr_data;
141        			end
142        			else begin
143        				axi_w_data_wr_req <= 0;
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_11718'>
<a name="inst_tag_11718_Line"></a>
<b>Line Coverage for Instance : <a href="mod123.html#inst_tag_11718" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.bank3_cntl.axi_decoder</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>39</td><td>39</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>80</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>87</td><td>14</td><td>14</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>110</td><td>22</td><td>22</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
79                      	always@(*) begin
80         1/1          		awready &lt;= !axi_aw_cntl_wr_full;
81         1/1          		arready &lt;= !axi_ar_cntl_wr_full;
82         1/1          		wready 	&lt;= !axi_w_data_wr_full;	
83                      	end
84                      
85                      	// Latch Read Control Info
86                      	always@(*) begin
87         1/1          		if(axi_r_data_rd_empty) begin
88         1/1          			rvalid 	&lt;= 1'b0;
89         1/1          			rlast 	&lt;= 1'b0;
90         1/1          			rresp	&lt;= 2'h0;
91         1/1          			rid	&lt;= 4'h0;
92         1/1          			rdata	&lt;= 32'h0;
93                      		end
94                      		else begin
95         1/1          			rvalid 	&lt;= 1'b1;
96         1/1          			rlast 	&lt;= rlast_w;
97         1/1          			rresp	&lt;= rresp_w;
98         1/1          			rid	&lt;= rid_w;
99         1/1          			rdata	&lt;= rdata_w;
100                     		end
101                     
102        1/1          		if(~axi_r_data_rd_empty &amp;&amp; rready)
103        1/1          			axi_r_data_rd_req &lt;= 1'b1;
104                     		else
105        1/1          			axi_r_data_rd_req &lt;= 1'b0;
106                     	end	
107                     
108                     	always@(posedge clk, negedge resetn)
109                     	begin
110        1/1          		if(~resetn)
111                     		begin
112        1/1          			axi_aw_cntl_wr_req &lt;= 1'h0;
113        1/1          			axi_aw_cntl_wr_din &lt;= 30'h0;
114        1/1          			axi_w_data_wr_req &lt;= 1'h0;
115        1/1          			axi_w_data_wr_din &lt;= 77'h0;
116        1/1          			axi_ar_cntl_wr_req &lt;= 1'h0;
117        1/1          			axi_ar_cntl_wr_din &lt;= 30'h0;
118                     		end
119                     		else 
120                     		begin
121        1/1          			if(awvalid &amp;&amp; awready) begin	// Write Address Ready
122        1/1          				axi_aw_cntl_wr_req &lt;= 1;
123        1/1          				axi_aw_cntl_wr_din &lt;= axi_wr_cntl;
124                     			end
125                     			else begin
126        1/1          				axi_aw_cntl_wr_req &lt;= 0;
127        1/1          				axi_aw_cntl_wr_din &lt;= 30'h0;
128                     			end
129                     
130        1/1          			if(arvalid &amp;&amp; arready) begin	// Read Address Ready
131        1/1          				axi_ar_cntl_wr_req &lt;= 1;
132        1/1          				axi_ar_cntl_wr_din &lt;= axi_rd_cntl;
133                     			end
134                     			else begin
135        1/1          				axi_ar_cntl_wr_req &lt;= 0;
136        1/1          				axi_ar_cntl_wr_din &lt;= 30'h0;
137                     			end
138        1/1          			if(wvalid &amp;&amp; wready) begin		// Write Data Channel
139        1/1          				axi_w_data_wr_req &lt;= 1;
140        1/1          				axi_w_data_wr_din &lt;= axi_wr_data;
141                     			end
142                     			else begin
143        1/1          				axi_w_data_wr_req &lt;= 0;
144        1/1          				axi_w_data_wr_din &lt;= 41'h0;
</pre>
<hr>
<a name="inst_tag_11718_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod123.html#inst_tag_11718" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.bank3_cntl.axi_decoder</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>34</td><td>18</td><td>52.94</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>34</td><td>18</td><td>52.94</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       66
 EXPRESSION ((((awsize == 3'h2) &amp;&amp; (awaddr[1:0] != 2'b0)) || ((awsize == 3'b1) &amp;&amp; (awaddr[0] != 1'b0))) ? 1'b1 : 1'b0)
             ---------------------------------------------1--------------------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       66
 SUB-EXPRESSION (((awsize == 3'h2) &amp;&amp; (awaddr[1:0] != 2'b0)) || ((awsize == 3'b1) &amp;&amp; (awaddr[0] != 1'b0)))
                 ---------------------1---------------------    --------------------2--------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       66
 SUB-EXPRESSION ((awsize == 3'h2) &amp;&amp; (awaddr[1:0] != 2'b0))
                 --------1-------    ----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       66
 SUB-EXPRESSION ((awsize == 3'b1) &amp;&amp; (awaddr[0] != 1'b0))
                 --------1-------    ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       67
 EXPRESSION ((((arsize == 3'h2) &amp;&amp; (araddr[1:0] != 2'b0)) || ((arsize == 3'b1) &amp;&amp; (araddr[0] != 1'b0))) ? 1'b1 : 1'b0)
             ---------------------------------------------1--------------------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       67
 SUB-EXPRESSION (((arsize == 3'h2) &amp;&amp; (araddr[1:0] != 2'b0)) || ((arsize == 3'b1) &amp;&amp; (araddr[0] != 1'b0)))
                 ---------------------1---------------------    --------------------2--------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       67
 SUB-EXPRESSION ((arsize == 3'h2) &amp;&amp; (araddr[1:0] != 2'b0))
                 --------1-------    ----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       67
 SUB-EXPRESSION ((arsize == 3'b1) &amp;&amp; (araddr[0] != 1'b0))
                 --------1-------    ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       102
 EXPRESSION (((~axi_r_data_rd_empty)) &amp;&amp; rready)
             ------------1-----------    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       121
 EXPRESSION (awvalid &amp;&amp; awready)
             ---1---    ---2---
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       130
 EXPRESSION (arvalid &amp;&amp; arready)
             ---1---    ---2---
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       138
 EXPRESSION (wvalid &amp;&amp; wready)
             ---1--    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_11718_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod123.html#inst_tag_11718" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.bank3_cntl.axi_decoder</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">40</td>
<td class="rt">23</td>
<td class="rt">57.50 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">656</td>
<td class="rt">530</td>
<td class="rt">80.79 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">328</td>
<td class="rt">266</td>
<td class="rt">81.10 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">328</td>
<td class="rt">264</td>
<td class="rt">80.49 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">40</td>
<td class="rt">23</td>
<td class="rt">57.50 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">656</td>
<td class="rt">530</td>
<td class="rt">80.79 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">328</td>
<td class="rt">266</td>
<td class="rt">81.10 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">328</td>
<td class="rt">264</td>
<td class="rt">80.49 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>resetn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>awvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>awready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>awaddr[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awaddr[15:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>awaddr[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awsize[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>awsize[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>awsize[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awburst[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>awid[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>awlen[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wlast</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wstrb[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>arready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>araddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>araddr[15:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>araddr[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arsize[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>arsize[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arburst[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>arid[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>arlen[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>arlen[3:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rlast</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rid[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_wr_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_wr_din[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_wr_din[21:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_wr_din[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_wr_din[28:23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_wr_din[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_wr_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_wr_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_wr_din[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_wr_din[21:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_wr_din[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_wr_din[28:23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_wr_din[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_wr_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_wr_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_w_data_wr_din[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_w_data_wr_din[39:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_w_data_wr_din[40]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_w_data_wr_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_rd_dout[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_rd_dout[33:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_rd_dout[38:34]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_rd_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_11718_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod123.html#inst_tag_11718" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.bank3_cntl.axi_decoder</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">15</td>
<td class="rt">13</td>
<td class="rt">86.67 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">66</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">67</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">87</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">102</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">110</td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
66         	assign axi_w_error = (((awsize == 2) && (awaddr[1:0] != 0)) || ((awsize == 1) && (awaddr[0] != 0))) ? 1'b1 : 1'b0;
           	                                                                                                    <font color = "red">-1-</font>  
           	                                                                                                    <font color = "red">==></font>  
           	                                                                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67         	assign axi_r_error = (((arsize == 2) && (araddr[1:0] != 0)) || ((arsize == 1) && (araddr[0] != 0))) ? 1'b1 : 1'b0;
           	                                                                                                    <font color = "red">-1-</font>  
           	                                                                                                    <font color = "red">==></font>  
           	                                                                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
87         		if(axi_r_data_rd_empty) begin
           		<font color = "green">-1-</font>  
88         			rvalid 	<= 1'b0;
           <font color = "green">			==></font>
89         			rlast 	<= 1'b0;
90         			rresp	<= 2'h0;
91         			rid	<= 4'h0;
92         			rdata	<= 32'h0;
93         		end
94         		else begin
95         			rvalid 	<= 1'b1;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
102        		if(~axi_r_data_rd_empty && rready)
           		<font color = "green">-1-</font>  
103        			axi_r_data_rd_req <= 1'b1;
           <font color = "green">			==></font>
104        		else
105        			axi_r_data_rd_req <= 1'b0;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
110        		if(~resetn)
           		<font color = "green">-1-</font>  
111        		begin
112        			axi_aw_cntl_wr_req <= 1'h0;
           <font color = "green">			==></font>
113        			axi_aw_cntl_wr_din <= 30'h0;
114        			axi_w_data_wr_req <= 1'h0;
115        			axi_w_data_wr_din <= 77'h0;
116        			axi_ar_cntl_wr_req <= 1'h0;
117        			axi_ar_cntl_wr_din <= 30'h0;
118        		end
119        		else 
120        		begin
121        			if(awvalid && awready) begin	// Write Address Ready
           			<font color = "green">-2-</font>  
122        				axi_aw_cntl_wr_req <= 1;
           <font color = "green">				==></font>
123        				axi_aw_cntl_wr_din <= axi_wr_cntl;
124        			end
125        			else begin
126        				axi_aw_cntl_wr_req <= 0;
           <font color = "green">				==></font>
127        				axi_aw_cntl_wr_din <= 30'h0;
128        			end
129        
130        			if(arvalid && arready) begin	// Read Address Ready
           			<font color = "green">-3-</font>  
131        				axi_ar_cntl_wr_req <= 1;
           <font color = "green">				==></font>
132        				axi_ar_cntl_wr_din <= axi_rd_cntl;
133        			end
134        			else begin
135        				axi_ar_cntl_wr_req <= 0;
           <font color = "green">				==></font>
136        				axi_ar_cntl_wr_din <= 30'h0;
137        			end
138        			if(wvalid && wready) begin		// Write Data Channel
           			<font color = "green">-4-</font>  
139        				axi_w_data_wr_req <= 1;
           <font color = "green">				==></font>
140        				axi_w_data_wr_din <= axi_wr_data;
141        			end
142        			else begin
143        				axi_w_data_wr_req <= 0;
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_11715'>
<a name="inst_tag_11715_Line"></a>
<b>Line Coverage for Instance : <a href="mod123.html#inst_tag_11715" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.bank0_cntl.axi_decoder</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>39</td><td>39</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>80</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>87</td><td>14</td><td>14</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>110</td><td>22</td><td>22</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
79                      	always@(*) begin
80         1/1          		awready &lt;= !axi_aw_cntl_wr_full;
81         1/1          		arready &lt;= !axi_ar_cntl_wr_full;
82         1/1          		wready 	&lt;= !axi_w_data_wr_full;	
83                      	end
84                      
85                      	// Latch Read Control Info
86                      	always@(*) begin
87         1/1          		if(axi_r_data_rd_empty) begin
88         1/1          			rvalid 	&lt;= 1'b0;
89         1/1          			rlast 	&lt;= 1'b0;
90         1/1          			rresp	&lt;= 2'h0;
91         1/1          			rid	&lt;= 4'h0;
92         1/1          			rdata	&lt;= 32'h0;
93                      		end
94                      		else begin
95         1/1          			rvalid 	&lt;= 1'b1;
96         1/1          			rlast 	&lt;= rlast_w;
97         1/1          			rresp	&lt;= rresp_w;
98         1/1          			rid	&lt;= rid_w;
99         1/1          			rdata	&lt;= rdata_w;
100                     		end
101                     
102        1/1          		if(~axi_r_data_rd_empty &amp;&amp; rready)
103        1/1          			axi_r_data_rd_req &lt;= 1'b1;
104                     		else
105        1/1          			axi_r_data_rd_req &lt;= 1'b0;
106                     	end	
107                     
108                     	always@(posedge clk, negedge resetn)
109                     	begin
110        1/1          		if(~resetn)
111                     		begin
112        1/1          			axi_aw_cntl_wr_req &lt;= 1'h0;
113        1/1          			axi_aw_cntl_wr_din &lt;= 30'h0;
114        1/1          			axi_w_data_wr_req &lt;= 1'h0;
115        1/1          			axi_w_data_wr_din &lt;= 77'h0;
116        1/1          			axi_ar_cntl_wr_req &lt;= 1'h0;
117        1/1          			axi_ar_cntl_wr_din &lt;= 30'h0;
118                     		end
119                     		else 
120                     		begin
121        1/1          			if(awvalid &amp;&amp; awready) begin	// Write Address Ready
122        1/1          				axi_aw_cntl_wr_req &lt;= 1;
123        1/1          				axi_aw_cntl_wr_din &lt;= axi_wr_cntl;
124                     			end
125                     			else begin
126        1/1          				axi_aw_cntl_wr_req &lt;= 0;
127        1/1          				axi_aw_cntl_wr_din &lt;= 30'h0;
128                     			end
129                     
130        1/1          			if(arvalid &amp;&amp; arready) begin	// Read Address Ready
131        1/1          				axi_ar_cntl_wr_req &lt;= 1;
132        1/1          				axi_ar_cntl_wr_din &lt;= axi_rd_cntl;
133                     			end
134                     			else begin
135        1/1          				axi_ar_cntl_wr_req &lt;= 0;
136        1/1          				axi_ar_cntl_wr_din &lt;= 30'h0;
137                     			end
138        1/1          			if(wvalid &amp;&amp; wready) begin		// Write Data Channel
139        1/1          				axi_w_data_wr_req &lt;= 1;
140        1/1          				axi_w_data_wr_din &lt;= axi_wr_data;
141                     			end
142                     			else begin
143        1/1          				axi_w_data_wr_req &lt;= 0;
144        1/1          				axi_w_data_wr_din &lt;= 41'h0;
</pre>
<hr>
<a name="inst_tag_11715_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod123.html#inst_tag_11715" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.bank0_cntl.axi_decoder</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>34</td><td>18</td><td>52.94</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>34</td><td>18</td><td>52.94</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       66
 EXPRESSION ((((awsize == 3'h2) &amp;&amp; (awaddr[1:0] != 2'b0)) || ((awsize == 3'b1) &amp;&amp; (awaddr[0] != 1'b0))) ? 1'b1 : 1'b0)
             ---------------------------------------------1--------------------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       66
 SUB-EXPRESSION (((awsize == 3'h2) &amp;&amp; (awaddr[1:0] != 2'b0)) || ((awsize == 3'b1) &amp;&amp; (awaddr[0] != 1'b0)))
                 ---------------------1---------------------    --------------------2--------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       66
 SUB-EXPRESSION ((awsize == 3'h2) &amp;&amp; (awaddr[1:0] != 2'b0))
                 --------1-------    ----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       66
 SUB-EXPRESSION ((awsize == 3'b1) &amp;&amp; (awaddr[0] != 1'b0))
                 --------1-------    ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       67
 EXPRESSION ((((arsize == 3'h2) &amp;&amp; (araddr[1:0] != 2'b0)) || ((arsize == 3'b1) &amp;&amp; (araddr[0] != 1'b0))) ? 1'b1 : 1'b0)
             ---------------------------------------------1--------------------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       67
 SUB-EXPRESSION (((arsize == 3'h2) &amp;&amp; (araddr[1:0] != 2'b0)) || ((arsize == 3'b1) &amp;&amp; (araddr[0] != 1'b0)))
                 ---------------------1---------------------    --------------------2--------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       67
 SUB-EXPRESSION ((arsize == 3'h2) &amp;&amp; (araddr[1:0] != 2'b0))
                 --------1-------    ----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       67
 SUB-EXPRESSION ((arsize == 3'b1) &amp;&amp; (araddr[0] != 1'b0))
                 --------1-------    ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       102
 EXPRESSION (((~axi_r_data_rd_empty)) &amp;&amp; rready)
             ------------1-----------    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       121
 EXPRESSION (awvalid &amp;&amp; awready)
             ---1---    ---2---
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       130
 EXPRESSION (arvalid &amp;&amp; arready)
             ---1---    ---2---
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       138
 EXPRESSION (wvalid &amp;&amp; wready)
             ---1--    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_11715_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod123.html#inst_tag_11715" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.bank0_cntl.axi_decoder</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">40</td>
<td class="rt">24</td>
<td class="rt">60.00 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">656</td>
<td class="rt">532</td>
<td class="rt">81.10 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">328</td>
<td class="rt">266</td>
<td class="rt">81.10 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">328</td>
<td class="rt">266</td>
<td class="rt">81.10 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">40</td>
<td class="rt">24</td>
<td class="rt">60.00 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">656</td>
<td class="rt">532</td>
<td class="rt">81.10 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">328</td>
<td class="rt">266</td>
<td class="rt">81.10 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">328</td>
<td class="rt">266</td>
<td class="rt">81.10 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>resetn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>awvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>awready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>awaddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awaddr[15:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>awaddr[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awsize[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>awsize[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awburst[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>awid[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>awlen[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wlast</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wstrb[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>arready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>araddr[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>araddr[15:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>araddr[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arsize[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>arsize[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arburst[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>arid[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>arlen[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rlast</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rid[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_wr_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_wr_din[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_wr_din[21:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_wr_din[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_wr_din[28:23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_wr_din[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_aw_cntl_wr_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_ar_cntl_wr_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_wr_din[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_wr_din[21:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_wr_din[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_wr_din[28:23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_wr_din[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_ar_cntl_wr_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_w_data_wr_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_w_data_wr_din[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_w_data_wr_din[39:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_w_data_wr_din[40]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_w_data_wr_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_r_data_rd_dout[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_rd_dout[33:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_rd_dout[38:34]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>axi_r_data_rd_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_11715_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod123.html#inst_tag_11715" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.bank0_cntl.axi_decoder</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">15</td>
<td class="rt">13</td>
<td class="rt">86.67 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">66</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">67</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">87</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">102</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">110</td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
66         	assign axi_w_error = (((awsize == 2) && (awaddr[1:0] != 0)) || ((awsize == 1) && (awaddr[0] != 0))) ? 1'b1 : 1'b0;
           	                                                                                                    <font color = "red">-1-</font>  
           	                                                                                                    <font color = "red">==></font>  
           	                                                                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67         	assign axi_r_error = (((arsize == 2) && (araddr[1:0] != 0)) || ((arsize == 1) && (araddr[0] != 0))) ? 1'b1 : 1'b0;
           	                                                                                                    <font color = "red">-1-</font>  
           	                                                                                                    <font color = "red">==></font>  
           	                                                                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
87         		if(axi_r_data_rd_empty) begin
           		<font color = "green">-1-</font>  
88         			rvalid 	<= 1'b0;
           <font color = "green">			==></font>
89         			rlast 	<= 1'b0;
90         			rresp	<= 2'h0;
91         			rid	<= 4'h0;
92         			rdata	<= 32'h0;
93         		end
94         		else begin
95         			rvalid 	<= 1'b1;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
102        		if(~axi_r_data_rd_empty && rready)
           		<font color = "green">-1-</font>  
103        			axi_r_data_rd_req <= 1'b1;
           <font color = "green">			==></font>
104        		else
105        			axi_r_data_rd_req <= 1'b0;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
110        		if(~resetn)
           		<font color = "green">-1-</font>  
111        		begin
112        			axi_aw_cntl_wr_req <= 1'h0;
           <font color = "green">			==></font>
113        			axi_aw_cntl_wr_din <= 30'h0;
114        			axi_w_data_wr_req <= 1'h0;
115        			axi_w_data_wr_din <= 77'h0;
116        			axi_ar_cntl_wr_req <= 1'h0;
117        			axi_ar_cntl_wr_din <= 30'h0;
118        		end
119        		else 
120        		begin
121        			if(awvalid && awready) begin	// Write Address Ready
           			<font color = "green">-2-</font>  
122        				axi_aw_cntl_wr_req <= 1;
           <font color = "green">				==></font>
123        				axi_aw_cntl_wr_din <= axi_wr_cntl;
124        			end
125        			else begin
126        				axi_aw_cntl_wr_req <= 0;
           <font color = "green">				==></font>
127        				axi_aw_cntl_wr_din <= 30'h0;
128        			end
129        
130        			if(arvalid && arready) begin	// Read Address Ready
           			<font color = "green">-3-</font>  
131        				axi_ar_cntl_wr_req <= 1;
           <font color = "green">				==></font>
132        				axi_ar_cntl_wr_din <= axi_rd_cntl;
133        			end
134        			else begin
135        				axi_ar_cntl_wr_req <= 0;
           <font color = "green">				==></font>
136        				axi_ar_cntl_wr_din <= 30'h0;
137        			end
138        			if(wvalid && wready) begin		// Write Data Channel
           			<font color = "green">-4-</font>  
139        				axi_w_data_wr_req <= 1;
           <font color = "green">				==></font>
140        				axi_w_data_wr_din <= axi_wr_data;
141        			end
142        			else begin
143        				axi_w_data_wr_req <= 0;
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_11715">
    <li>
      <a href="#inst_tag_11715_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_11715_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_11715_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_11715_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_11716">
    <li>
      <a href="#inst_tag_11716_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_11716_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_11716_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_11716_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_11717">
    <li>
      <a href="#inst_tag_11717_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_11717_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_11717_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_11717_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_11718">
    <li>
      <a href="#inst_tag_11718_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_11718_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_11718_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_11718_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_axi_decoder">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
