/* Generated by Yosys 0.53 (git sha1 53c22ab7c, ccache clang++ 18.1.3 -fPIC -O3) */

(* top =  1  *)
/* verilator lint_off CASEOVERLAP*/
module FPSqrt_S7(clk, rst, X, R);
  wire [7:0] _000_;
  wire [5:0] _001_;
  wire [23:0] _002_;
  wire _003_;
  wire _004_;
  wire [24:0] _005_;
  wire [24:0] _006_;
  wire [24:0] _007_;
  wire _008_;
  wire _009_;
  wire [25:0] _010_;
  wire [25:0] _011_;
  wire _012_;
  wire [25:0] _013_;
  wire _014_;
  wire _015_;
  wire [26:0] _016_;
  wire [26:0] _017_;
  wire [26:0] _018_;
  wire _019_;
  wire _020_;
  wire [27:0] _021_;
  wire [27:0] _022_;
  wire _023_;
  wire [27:0] _024_;
  wire _025_;
  wire [22:0] _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire [2:0] _031_;
  reg [7:0] _032_;
  reg [7:0] _033_;
  wire [6:0] _034_;
  reg [7:0] _035_;
  reg [7:0] _036_;
  reg [7:0] _037_;
  reg [7:0] _038_;
  reg [7:0] _039_;
  reg _040_;
  reg [7:0] _041_;
  reg [19:0] _042_;
  reg [7:0] _043_;
  reg [4:0] _044_;
  wire [6:0] _045_;
  reg _046_;
  reg [11:0] _047_;
  reg [15:0] _048_;
  reg [11:0] _049_;
  reg [8:0] _050_;
  reg _051_;
  reg [14:0] _052_;
  reg [12:0] _053_;
  reg [14:0] _054_;
  reg [11:0] _055_;
  wire [6:0] _056_;
  reg _057_;
  reg [18:0] _058_;
  reg [8:0] _059_;
  reg [18:0] _060_;
  reg [15:0] _061_;
  reg _062_;
  reg [21:0] _063_;
  reg [5:0] _064_;
  reg [21:0] _065_;
  reg [18:0] _066_;
  wire _067_;
  reg _068_;
  reg [24:0] _069_;
  reg [2:0] _070_;
  reg [24:0] _071_;
  reg [21:0] _072_;
  reg _073_;
  reg [27:0] _074_;
  reg [27:0] _075_;
  reg [24:0] _076_;
  reg [2:0] _077_;
  wire _078_;
  reg [2:0] _079_;
  reg [2:0] _080_;
  reg [2:0] _081_;
  reg [2:0] _082_;
  reg [2:0] _083_;
  reg [2:0] _084_;
  wire [7:0] _085_;
  wire [7:0] _086_;
  wire [7:0] _087_;
  wire [7:0] _088_;
  wire _089_;
  wire _090_;
  wire [8:0] _091_;
  wire [8:0] _092_;
  wire [8:0] _093_;
  wire _094_;
  wire _095_;
  wire [9:0] _096_;
  wire [9:0] _097_;
  wire _098_;
  wire [9:0] _099_;
  wire _100_;
  wire _101_;
  wire [10:0] _102_;
  wire [10:0] _103_;
  wire [10:0] _104_;
  wire _105_;
  wire _106_;
  wire [11:0] _107_;
  wire [11:0] _108_;
  wire [26:0] _109_;
  wire [11:0] _110_;
  wire _111_;
  wire _112_;
  wire [12:0] _113_;
  wire [12:0] _114_;
  wire [12:0] _115_;
  wire _116_;
  wire _117_;
  wire [13:0] _118_;
  wire [13:0] _119_;
  wire [3:0] _120_;
  wire [13:0] _121_;
  wire _122_;
  wire _123_;
  wire [14:0] _124_;
  wire [14:0] _125_;
  wire [14:0] _126_;
  wire _127_;
  wire _128_;
  wire [15:0] _129_;
  wire [15:0] _130_;
  wire _131_;
  wire [15:0] _132_;
  wire _133_;
  wire _134_;
  wire [16:0] _135_;
  wire [16:0] _136_;
  wire [16:0] _137_;
  wire _138_;
  wire _139_;
  wire [17:0] _140_;
  wire [17:0] _141_;
  wire _142_;
  wire [17:0] _143_;
  wire _144_;
  wire _145_;
  wire [18:0] _146_;
  wire [18:0] _147_;
  wire [18:0] _148_;
  wire _149_;
  wire _150_;
  wire [19:0] _151_;
  wire [19:0] _152_;
  wire [5:0] _153_;
  wire [19:0] _154_;
  wire _155_;
  wire _156_;
  wire [20:0] _157_;
  wire [20:0] _158_;
  wire [20:0] _159_;
  wire _160_;
  wire _161_;
  wire [21:0] _162_;
  wire [21:0] _163_;
  wire [5:0] _164_;
  wire [21:0] _165_;
  wire _166_;
  wire _167_;
  wire [22:0] _168_;
  wire [22:0] _169_;
  wire [22:0] _170_;
  wire _171_;
  wire _172_;
  wire [23:0] _173_;
  wire [23:0] _174_;
  output [33:0] R;
  wire [33:0] R;
  input [33:0] X;
  wire [33:0] X;
  input clk;
  wire clk;
  wire d1;
  wire d10;
  wire d10_d1;
  wire d11;
  wire d12;
  wire d13;
  wire d14;
  wire d14_d1;
  wire d15;
  wire d16;
  wire d17;
  wire d17_d1;
  wire d18;
  wire d19;
  wire d2;
  wire d20;
  wire d20_d1;
  wire d21;
  wire d22;
  wire d23;
  wire d23_d1;
  wire d25;
  wire d3;
  wire d3_d1;
  wire d4;
  wire d5;
  wire d6;
  wire d7;
  wire d7_d1;
  wire d8;
  wire d9;
  wire [7:0] ern0;
  wire [7:0] ern1;
  wire [7:0] ern1_d1;
  wire [7:0] ern1_d2;
  wire [7:0] ern1_d3;
  wire [7:0] ern1_d4;
  wire [7:0] ern1_d5;
  wire [7:0] ern1_d6;
  wire [7:0] ern1_d7;
  wire [22:0] fr;
  wire [22:0] fracx;
  wire [26:0] fracxnorm;
  wire [22:0] frrnd;
  wire [25:0] mr;
  wire [30:0] rn2;
  wire round;
  input rst;
  wire rst;
  wire [1:0] s0;
  wire [2:0] s1;
  wire [11:0] s10;
  wire [11:0] s10_d1;
  wire [12:0] s11;
  wire [13:0] s12;
  wire [14:0] s13;
  wire [15:0] s14;
  wire [15:0] s14_d1;
  wire [16:0] s15;
  wire [17:0] s16;
  wire [18:0] s17;
  wire [18:0] s17_d1;
  wire [19:0] s18;
  wire [20:0] s19;
  wire [3:0] s2;
  wire [21:0] s20;
  wire [21:0] s20_d1;
  wire [22:0] s21;
  wire [23:0] s22;
  wire [24:0] s23;
  wire [24:0] s23_d1;
  wire [4:0] s3;
  wire [4:0] s3_d1;
  wire [5:0] s4;
  wire [6:0] s5;
  wire [7:0] s6;
  wire [8:0] s7;
  wire [8:0] s7_d1;
  wire [9:0] s8;
  wire [10:0] s9;
  wire [26:0] t1;
  wire [26:0] t10;
  wire [12:0] t10_h;
  wire [27:0] t10s;
  wire [14:0] t10s_h;
  wire [14:0] t10s_h_d1;
  wire [12:0] t10s_l;
  wire [12:0] t10s_l_d1;
  wire [26:0] t11;
  wire [13:0] t11_h;
  wire [27:0] t11s;
  wire [15:0] t11s_h;
  wire [11:0] t11s_l;
  wire [26:0] t12;
  wire [14:0] t12_h;
  wire [27:0] t12s;
  wire [16:0] t12s_h;
  wire [10:0] t12s_l;
  wire [26:0] t13;
  wire [15:0] t13_h;
  wire [27:0] t13s;
  wire [17:0] t13s_h;
  wire [9:0] t13s_l;
  wire [26:0] t14;
  wire [16:0] t14_h;
  wire [27:0] t14s;
  wire [18:0] t14s_h;
  wire [18:0] t14s_h_d1;
  wire [8:0] t14s_l;
  wire [8:0] t14s_l_d1;
  wire [26:0] t15;
  wire [17:0] t15_h;
  wire [27:0] t15s;
  wire [19:0] t15s_h;
  wire [7:0] t15s_l;
  wire [26:0] t16;
  wire [18:0] t16_h;
  wire [27:0] t16s;
  wire [20:0] t16s_h;
  wire [6:0] t16s_l;
  wire [26:0] t17;
  wire [19:0] t17_h;
  wire [27:0] t17s;
  wire [21:0] t17s_h;
  wire [21:0] t17s_h_d1;
  wire [5:0] t17s_l;
  wire [5:0] t17s_l_d1;
  wire [26:0] t18;
  wire [20:0] t18_h;
  wire [27:0] t18s;
  wire [22:0] t18s_h;
  wire [4:0] t18s_l;
  wire [26:0] t19;
  wire [21:0] t19_h;
  wire [27:0] t19s;
  wire [23:0] t19s_h;
  wire [3:0] t19s_l;
  wire [27:0] t1s;
  wire [5:0] t1s_h;
  wire [21:0] t1s_l;
  wire [26:0] t2;
  wire [26:0] t20;
  wire [22:0] t20_h;
  wire [27:0] t20s;
  wire [24:0] t20s_h;
  wire [24:0] t20s_h_d1;
  wire [2:0] t20s_l;
  wire [2:0] t20s_l_d1;
  wire [26:0] t21;
  wire [23:0] t21_h;
  wire [27:0] t21s;
  wire [25:0] t21s_h;
  wire [1:0] t21s_l;
  wire [26:0] t22;
  wire [24:0] t22_h;
  wire [27:0] t22s;
  wire [26:0] t22s_h;
  wire t22s_l;
  wire [26:0] t23;
  wire [25:0] t23_h;
  wire [27:0] t23s;
  wire [27:0] t23s_h;
  wire [27:0] t23s_h_d1;
  wire [26:0] t24;
  wire [26:0] t24_h;
  wire [27:0] t25_h;
  wire [27:0] t2s;
  wire [6:0] t2s_h;
  wire [20:0] t2s_l;
  wire [26:0] t3;
  wire [5:0] t3_h;
  wire [27:0] t3s;
  wire [7:0] t3s_h;
  wire [7:0] t3s_h_d1;
  wire [19:0] t3s_l;
  wire [19:0] t3s_l_d1;
  wire [26:0] t4;
  wire [6:0] t4_h;
  wire [27:0] t4s;
  wire [8:0] t4s_h;
  wire [18:0] t4s_l;
  wire [26:0] t5;
  wire [7:0] t5_h;
  wire [27:0] t5s;
  wire [9:0] t5s_h;
  wire [17:0] t5s_l;
  wire [26:0] t6;
  wire [8:0] t6_h;
  wire [27:0] t6s;
  wire [10:0] t6s_h;
  wire [16:0] t6s_l;
  wire [26:0] t7;
  wire [9:0] t7_h;
  wire [27:0] t7s;
  wire [11:0] t7s_h;
  wire [11:0] t7s_h_d1;
  wire [15:0] t7s_l;
  wire [15:0] t7s_l_d1;
  wire [26:0] t8;
  wire [10:0] t8_h;
  wire [27:0] t8s;
  wire [12:0] t8s_h;
  wire [14:0] t8s_l;
  wire [26:0] t9;
  wire [11:0] t9_h;
  wire [27:0] t9s;
  wire [13:0] t9s_h;
  wire [13:0] t9s_l;
  wire [5:0] u1;
  wire [14:0] u10;
  wire [14:0] u10_d1;
  wire [15:0] u11;
  wire [16:0] u12;
  wire [17:0] u13;
  wire [18:0] u14;
  wire [18:0] u14_d1;
  wire [19:0] u15;
  wire [20:0] u16;
  wire [21:0] u17;
  wire [21:0] u17_d1;
  wire [22:0] u18;
  wire [23:0] u19;
  wire [6:0] u2;
  wire [24:0] u20;
  wire [24:0] u20_d1;
  wire [25:0] u21;
  wire [26:0] u22;
  wire [27:0] u23;
  wire [27:0] u23_d1;
  wire [7:0] u3;
  wire [7:0] u3_d1;
  wire [8:0] u4;
  wire [9:0] u5;
  wire [10:0] u6;
  wire [11:0] u7;
  wire [11:0] u7_d1;
  wire [12:0] u8;
  wire [13:0] u9;
  wire [2:0] xsr;
  wire [2:0] xsr_d1;
  wire [2:0] xsr_d2;
  wire [2:0] xsr_d3;
  wire [2:0] xsr_d4;
  wire [2:0] xsr_d5;
  wire [2:0] xsr_d6;
  wire [2:0] xsr_d7;
  wire [2:0] xsx;
  assign _000_ = ern0 + 8'h3f;
  assign _087_ = _000_ + { 7'h00, X[23] };
  assign _098_ = ~ X[23];
  assign _109_ = _098_ ? { 1'h1, fracx, 3'h0 } : { 2'h1, fracx, 2'h0 };
  assign _120_ = 4'h7 + fracxnorm[26:23];
  assign _131_ = ~ t1[26];
  assign _142_ = ~ d1;
  assign _153_ = t1s_h - u1;
  assign _164_ = d1 ? _153_ : _001_;
  assign _001_ = t1s_h + u1;
  assign _012_ = ~ t2[26];
  assign _023_ = ~ d2;
  assign _034_ = t2s_h - u2;
  assign _045_ = d2 ? _034_ : _056_;
  assign _056_ = t2s_h + u2;
  assign _067_ = ~ t3[26];
  assign _078_ = ~ d3;
  assign _085_ = t3s_h_d1 - u3_d1;
  assign _086_ = d3_d1 ? _085_ : _088_;
  assign _088_ = t3s_h_d1 + u3_d1;
  assign _089_ = ~ t4[26];
  assign _090_ = ~ d4;
  assign _091_ = t4s_h - u4;
  assign _092_ = d4 ? _091_ : _093_;
  assign _093_ = t4s_h + u4;
  assign _094_ = ~ t5[26];
  assign _095_ = ~ d5;
  assign _096_ = t5s_h - u5;
  assign _097_ = d5 ? _096_ : _099_;
  assign _099_ = t5s_h + u5;
  assign _100_ = ~ t6[26];
  assign _101_ = ~ d6;
  assign _102_ = t6s_h - u6;
  assign _103_ = d6 ? _102_ : _104_;
  assign _104_ = t6s_h + u6;
  assign _105_ = ~ t7[26];
  assign _106_ = ~ d7;
  assign _107_ = t7s_h_d1 - u7_d1;
  assign _108_ = d7_d1 ? _107_ : _110_;
  assign _110_ = t7s_h_d1 + u7_d1;
  assign _111_ = ~ t8[26];
  assign _112_ = ~ d8;
  assign _113_ = t8s_h - u8;
  assign _114_ = d8 ? _113_ : _115_;
  assign _115_ = t8s_h + u8;
  assign _116_ = ~ t9[26];
  assign _117_ = ~ d9;
  assign _118_ = t9s_h - u9;
  assign _119_ = d9 ? _118_ : _121_;
  assign _121_ = t9s_h + u9;
  assign _122_ = ~ t10[26];
  assign _123_ = ~ d10;
  assign _124_ = t10s_h_d1 - u10_d1;
  assign _125_ = d10_d1 ? _124_ : _126_;
  assign _126_ = t10s_h_d1 + u10_d1;
  assign _127_ = ~ t11[26];
  assign _128_ = ~ d11;
  assign _129_ = t11s_h - u11;
  assign _130_ = d11 ? _129_ : _132_;
  assign _132_ = t11s_h + u11;
  assign _133_ = ~ t12[26];
  assign _134_ = ~ d12;
  assign _135_ = t12s_h - u12;
  assign _136_ = d12 ? _135_ : _137_;
  assign _137_ = t12s_h + u12;
  assign _138_ = ~ t13[26];
  assign _139_ = ~ d13;
  assign _140_ = t13s_h - u13;
  assign _141_ = d13 ? _140_ : _143_;
  assign _143_ = t13s_h + u13;
  assign _144_ = ~ t14[26];
  assign _145_ = ~ d14;
  assign _146_ = t14s_h_d1 - u14_d1;
  assign _147_ = d14_d1 ? _146_ : _148_;
  assign _148_ = t14s_h_d1 + u14_d1;
  assign _149_ = ~ t15[26];
  assign _150_ = ~ d15;
  assign _151_ = t15s_h - u15;
  assign _152_ = d15 ? _151_ : _154_;
  assign _154_ = t15s_h + u15;
  assign _155_ = ~ t16[26];
  assign _156_ = ~ d16;
  assign _157_ = t16s_h - u16;
  assign _158_ = d16 ? _157_ : _159_;
  assign _159_ = t16s_h + u16;
  assign _160_ = ~ t17[26];
  assign _161_ = ~ d17;
  assign _162_ = t17s_h_d1 - u17_d1;
  assign _163_ = d17_d1 ? _162_ : _165_;
  assign _165_ = t17s_h_d1 + u17_d1;
  assign _166_ = ~ t18[26];
  assign _167_ = ~ d18;
  assign _168_ = t18s_h - u18;
  assign _169_ = d18 ? _168_ : _170_;
  assign _170_ = t18s_h + u18;
  assign _171_ = ~ t19[26];
  assign _172_ = ~ d19;
  assign _173_ = t19s_h - u19;
  assign _174_ = d19 ? _173_ : _002_;
  assign _002_ = t19s_h + u19;
  assign _003_ = ~ t20[26];
  assign _004_ = ~ d20;
  assign _005_ = t20s_h_d1 - u20_d1;
  assign _006_ = d20_d1 ? _005_ : _007_;
  assign _007_ = t20s_h_d1 + u20_d1;
  assign _008_ = ~ t21[26];
  assign _009_ = ~ d21;
  assign _010_ = t21s_h - u21;
  assign _011_ = d21 ? _010_ : _013_;
  assign _013_ = t21s_h + u21;
  assign _014_ = ~ t22[26];
  assign _015_ = ~ d22;
  assign _016_ = t22s_h - u22;
  assign _017_ = d22 ? _016_ : _018_;
  assign _018_ = t22s_h + u22;
  assign _019_ = ~ t23[26];
  assign _020_ = ~ d23;
  assign _021_ = t23s_h_d1 - u23_d1;
  assign _022_ = d23_d1 ? _021_ : _024_;
  assign _024_ = t23s_h_d1 + u23_d1;
  assign _025_ = ~ t24[26];
  assign _026_ = fr + { 22'h000000, round };
  assign _027_ = xsx == 3'h2;
  assign _028_ = xsx == 3'h4;
  assign _029_ = xsx == 3'h0;
  assign _030_ = xsx == 3'h1;
  function [2:0] \:633 ;
    input [2:0] a;
    input [11:0] b;
    input [3:0] s;
    (* parallel_case *)
    casez (s)
      4'b???1:
        \:633  = b[2:0];
      4'b??1?:
        \:633  = b[5:3];
      4'b?1??:
        \:633  = b[8:6];
      4'b1???:
        \:633  = b[11:9];
      default:
        \:633  = a;
    endcase
  endfunction
  assign _031_ = \:633 (3'h6, 12'h222, { _030_, _029_, _028_, _027_ });
  always @(posedge clk, posedge rst)
    if (rst) _032_ <= 8'h00;
    else _032_ <= ern1;
  always @(posedge clk, posedge rst)
    if (rst) _033_ <= 8'h00;
    else _033_ <= ern1_d1;
  always @(posedge clk, posedge rst)
    if (rst) _035_ <= 8'h00;
    else _035_ <= ern1_d2;
  always @(posedge clk, posedge rst)
    if (rst) _036_ <= 8'h00;
    else _036_ <= ern1_d3;
  always @(posedge clk, posedge rst)
    if (rst) _037_ <= 8'h00;
    else _037_ <= ern1_d4;
  always @(posedge clk, posedge rst)
    if (rst) _038_ <= 8'h00;
    else _038_ <= ern1_d5;
  always @(posedge clk, posedge rst)
    if (rst) _039_ <= 8'h00;
    else _039_ <= ern1_d6;
  always @(posedge clk, posedge rst)
    if (rst) _040_ <= 1'h0;
    else _040_ <= d3;
  always @(posedge clk, posedge rst)
    if (rst) _041_ <= 8'h00;
    else _041_ <= t3s_h;
  always @(posedge clk, posedge rst)
    if (rst) _042_ <= 20'h00000;
    else _042_ <= t3s_l;
  always @(posedge clk, posedge rst)
    if (rst) _043_ <= 8'h00;
    else _043_ <= u3;
  always @(posedge clk, posedge rst)
    if (rst) _044_ <= 5'h00;
    else _044_ <= s3;
  always @(posedge clk, posedge rst)
    if (rst) _046_ <= 1'h0;
    else _046_ <= d7;
  always @(posedge clk, posedge rst)
    if (rst) _047_ <= 12'h000;
    else _047_ <= t7s_h;
  always @(posedge clk, posedge rst)
    if (rst) _048_ <= 16'h0000;
    else _048_ <= t7s_l;
  always @(posedge clk, posedge rst)
    if (rst) _049_ <= 12'h000;
    else _049_ <= u7;
  always @(posedge clk, posedge rst)
    if (rst) _050_ <= 9'h000;
    else _050_ <= s7;
  always @(posedge clk, posedge rst)
    if (rst) _051_ <= 1'h0;
    else _051_ <= d10;
  always @(posedge clk, posedge rst)
    if (rst) _052_ <= 15'h0000;
    else _052_ <= t10s_h;
  always @(posedge clk, posedge rst)
    if (rst) _053_ <= 13'h0000;
    else _053_ <= t10s_l;
  always @(posedge clk, posedge rst)
    if (rst) _054_ <= 15'h0000;
    else _054_ <= u10;
  always @(posedge clk, posedge rst)
    if (rst) _055_ <= 12'h000;
    else _055_ <= s10;
  always @(posedge clk, posedge rst)
    if (rst) _057_ <= 1'h0;
    else _057_ <= d14;
  always @(posedge clk, posedge rst)
    if (rst) _058_ <= 19'h00000;
    else _058_ <= t14s_h;
  always @(posedge clk, posedge rst)
    if (rst) _059_ <= 9'h000;
    else _059_ <= t14s_l;
  always @(posedge clk, posedge rst)
    if (rst) _060_ <= 19'h00000;
    else _060_ <= u14;
  always @(posedge clk, posedge rst)
    if (rst) _061_ <= 16'h0000;
    else _061_ <= s14;
  always @(posedge clk, posedge rst)
    if (rst) _062_ <= 1'h0;
    else _062_ <= d17;
  always @(posedge clk, posedge rst)
    if (rst) _063_ <= 22'h000000;
    else _063_ <= t17s_h;
  always @(posedge clk, posedge rst)
    if (rst) _064_ <= 6'h00;
    else _064_ <= t17s_l;
  always @(posedge clk, posedge rst)
    if (rst) _065_ <= 22'h000000;
    else _065_ <= u17;
  always @(posedge clk, posedge rst)
    if (rst) _066_ <= 19'h00000;
    else _066_ <= s17;
  always @(posedge clk, posedge rst)
    if (rst) _068_ <= 1'h0;
    else _068_ <= d20;
  always @(posedge clk, posedge rst)
    if (rst) _069_ <= 25'h0000000;
    else _069_ <= t20s_h;
  always @(posedge clk, posedge rst)
    if (rst) _070_ <= 3'h0;
    else _070_ <= t20s_l;
  always @(posedge clk, posedge rst)
    if (rst) _071_ <= 25'h0000000;
    else _071_ <= u20;
  always @(posedge clk, posedge rst)
    if (rst) _072_ <= 22'h000000;
    else _072_ <= s20;
  always @(posedge clk, posedge rst)
    if (rst) _073_ <= 1'h0;
    else _073_ <= d23;
  always @(posedge clk, posedge rst)
    if (rst) _074_ <= 28'h0000000;
    else _074_ <= t23s_h;
  always @(posedge clk, posedge rst)
    if (rst) _075_ <= 28'h0000000;
    else _075_ <= u23;
  always @(posedge clk, posedge rst)
    if (rst) _076_ <= 25'h0000000;
    else _076_ <= s23;
  always @(posedge clk, posedge rst)
    if (rst) _077_ <= 3'h0;
    else _077_ <= xsr;
  always @(posedge clk, posedge rst)
    if (rst) _079_ <= 3'h0;
    else _079_ <= xsr_d1;
  always @(posedge clk, posedge rst)
    if (rst) _080_ <= 3'h0;
    else _080_ <= xsr_d2;
  always @(posedge clk, posedge rst)
    if (rst) _081_ <= 3'h0;
    else _081_ <= xsr_d3;
  always @(posedge clk, posedge rst)
    if (rst) _082_ <= 3'h0;
    else _082_ <= xsr_d4;
  always @(posedge clk, posedge rst)
    if (rst) _083_ <= 3'h0;
    else _083_ <= xsr_d5;
  always @(posedge clk, posedge rst)
    if (rst) _084_ <= 3'h0;
    else _084_ <= xsr_d6;
  assign fracx = X[22:0];
  assign ern0 = { 1'h0, X[30:24] };
  assign xsx = X[33:31];
  assign ern1 = _087_;
  assign ern1_d1 = _032_;
  assign ern1_d2 = _033_;
  assign ern1_d3 = _035_;
  assign ern1_d4 = _036_;
  assign ern1_d5 = _037_;
  assign ern1_d6 = _038_;
  assign ern1_d7 = _039_;
  assign fracxnorm = _109_;
  assign s0 = 2'h1;
  assign t1 = { _120_, fracxnorm[22:0] };
  assign d1 = _131_;
  assign t1s = { t1, 1'h0 };
  assign t1s_h = t1s[27:22];
  assign t1s_l = t1s[21:0];
  assign u1 = { 1'h0, s0, d1, _142_, 1'h1 };
  assign t3_h = _164_;
  assign t2 = { t3_h[4:0], t1s_l };
  assign s1 = { s0, d1 };
  assign d2 = _012_;
  assign t2s = { t2, 1'h0 };
  assign t2s_h = t2s[27:21];
  assign t2s_l = t2s[20:0];
  assign u2 = { 1'h0, s1, d2, _023_, 1'h1 };
  assign t4_h = _045_;
  assign t3 = { t4_h[5:0], t2s_l };
  assign s2 = { s1, d2 };
  assign d3 = _067_;
  assign d3_d1 = _040_;
  assign t3s = { t3, 1'h0 };
  assign t3s_h = t3s[27:20];
  assign t3s_h_d1 = _041_;
  assign t3s_l = t3s[19:0];
  assign t3s_l_d1 = _042_;
  assign u3 = { 1'h0, s2, d3, _078_, 1'h1 };
  assign u3_d1 = _043_;
  assign t5_h = _086_;
  assign t4 = { t5_h[6:0], t3s_l_d1 };
  assign s3 = { s2, d3 };
  assign s3_d1 = _044_;
  assign d4 = _089_;
  assign t4s = { t4, 1'h0 };
  assign t4s_h = t4s[27:19];
  assign t4s_l = t4s[18:0];
  assign u4 = { 1'h0, s3_d1, d4, _090_, 1'h1 };
  assign t6_h = _092_;
  assign t5 = { t6_h[7:0], t4s_l };
  assign s4 = { s3_d1, d4 };
  assign d5 = _094_;
  assign t5s = { t5, 1'h0 };
  assign t5s_h = t5s[27:18];
  assign t5s_l = t5s[17:0];
  assign u5 = { 1'h0, s4, d5, _095_, 1'h1 };
  assign t7_h = _097_;
  assign t6 = { t7_h[8:0], t5s_l };
  assign s5 = { s4, d5 };
  assign d6 = _100_;
  assign t6s = { t6, 1'h0 };
  assign t6s_h = t6s[27:17];
  assign t6s_l = t6s[16:0];
  assign u6 = { 1'h0, s5, d6, _101_, 1'h1 };
  assign t8_h = _103_;
  assign t7 = { t8_h[9:0], t6s_l };
  assign s6 = { s5, d6 };
  assign d7 = _105_;
  assign d7_d1 = _046_;
  assign t7s = { t7, 1'h0 };
  assign t7s_h = t7s[27:16];
  assign t7s_h_d1 = _047_;
  assign t7s_l = t7s[15:0];
  assign t7s_l_d1 = _048_;
  assign u7 = { 1'h0, s6, d7, _106_, 1'h1 };
  assign u7_d1 = _049_;
  assign t9_h = _108_;
  assign t8 = { t9_h[10:0], t7s_l_d1 };
  assign s7 = { s6, d7 };
  assign s7_d1 = _050_;
  assign d8 = _111_;
  assign t8s = { t8, 1'h0 };
  assign t8s_h = t8s[27:15];
  assign t8s_l = t8s[14:0];
  assign u8 = { 1'h0, s7_d1, d8, _112_, 1'h1 };
  assign t10_h = _114_;
  assign t9 = { t10_h[11:0], t8s_l };
  assign s8 = { s7_d1, d8 };
  assign d9 = _116_;
  assign t9s = { t9, 1'h0 };
  assign t9s_h = t9s[27:14];
  assign t9s_l = t9s[13:0];
  assign u9 = { 1'h0, s8, d9, _117_, 1'h1 };
  assign t11_h = _119_;
  assign t10 = { t11_h[12:0], t9s_l };
  assign s9 = { s8, d9 };
  assign d10 = _122_;
  assign d10_d1 = _051_;
  assign t10s = { t10, 1'h0 };
  assign t10s_h = t10s[27:13];
  assign t10s_h_d1 = _052_;
  assign t10s_l = t10s[12:0];
  assign t10s_l_d1 = _053_;
  assign u10 = { 1'h0, s9, d10, _123_, 1'h1 };
  assign u10_d1 = _054_;
  assign t12_h = _125_;
  assign t11 = { t12_h[13:0], t10s_l_d1 };
  assign s10 = { s9, d10 };
  assign s10_d1 = _055_;
  assign d11 = _127_;
  assign t11s = { t11, 1'h0 };
  assign t11s_h = t11s[27:12];
  assign t11s_l = t11s[11:0];
  assign u11 = { 1'h0, s10_d1, d11, _128_, 1'h1 };
  assign t13_h = _130_;
  assign t12 = { t13_h[14:0], t11s_l };
  assign s11 = { s10_d1, d11 };
  assign d12 = _133_;
  assign t12s = { t12, 1'h0 };
  assign t12s_h = t12s[27:11];
  assign t12s_l = t12s[10:0];
  assign u12 = { 1'h0, s11, d12, _134_, 1'h1 };
  assign t14_h = _136_;
  assign t13 = { t14_h[15:0], t12s_l };
  assign s12 = { s11, d12 };
  assign d13 = _138_;
  assign t13s = { t13, 1'h0 };
  assign t13s_h = t13s[27:10];
  assign t13s_l = t13s[9:0];
  assign u13 = { 1'h0, s12, d13, _139_, 1'h1 };
  assign t15_h = _141_;
  assign t14 = { t15_h[16:0], t13s_l };
  assign s13 = { s12, d13 };
  assign d14 = _144_;
  assign d14_d1 = _057_;
  assign t14s = { t14, 1'h0 };
  assign t14s_h = t14s[27:9];
  assign t14s_h_d1 = _058_;
  assign t14s_l = t14s[8:0];
  assign t14s_l_d1 = _059_;
  assign u14 = { 1'h0, s13, d14, _145_, 1'h1 };
  assign u14_d1 = _060_;
  assign t16_h = _147_;
  assign t15 = { t16_h[17:0], t14s_l_d1 };
  assign s14 = { s13, d14 };
  assign s14_d1 = _061_;
  assign d15 = _149_;
  assign t15s = { t15, 1'h0 };
  assign t15s_h = t15s[27:8];
  assign t15s_l = t15s[7:0];
  assign u15 = { 1'h0, s14_d1, d15, _150_, 1'h1 };
  assign t17_h = _152_;
  assign t16 = { t17_h[18:0], t15s_l };
  assign s15 = { s14_d1, d15 };
  assign d16 = _155_;
  assign t16s = { t16, 1'h0 };
  assign t16s_h = t16s[27:7];
  assign t16s_l = t16s[6:0];
  assign u16 = { 1'h0, s15, d16, _156_, 1'h1 };
  assign t18_h = _158_;
  assign t17 = { t18_h[19:0], t16s_l };
  assign s16 = { s15, d16 };
  assign d17 = _160_;
  assign d17_d1 = _062_;
  assign t17s = { t17, 1'h0 };
  assign t17s_h = t17s[27:6];
  assign t17s_h_d1 = _063_;
  assign t17s_l = t17s[5:0];
  assign t17s_l_d1 = _064_;
  assign u17 = { 1'h0, s16, d17, _161_, 1'h1 };
  assign u17_d1 = _065_;
  assign t19_h = _163_;
  assign t18 = { t19_h[20:0], t17s_l_d1 };
  assign s17 = { s16, d17 };
  assign s17_d1 = _066_;
  assign d18 = _166_;
  assign t18s = { t18, 1'h0 };
  assign t18s_h = t18s[27:5];
  assign t18s_l = t18s[4:0];
  assign u18 = { 1'h0, s17_d1, d18, _167_, 1'h1 };
  assign t20_h = _169_;
  assign t19 = { t20_h[21:0], t18s_l };
  assign s18 = { s17_d1, d18 };
  assign d19 = _171_;
  assign t19s = { t19, 1'h0 };
  assign t19s_h = t19s[27:4];
  assign t19s_l = t19s[3:0];
  assign u19 = { 1'h0, s18, d19, _172_, 1'h1 };
  assign t21_h = _174_;
  assign t20 = { t21_h[22:0], t19s_l };
  assign s19 = { s18, d19 };
  assign d20 = _003_;
  assign d20_d1 = _068_;
  assign t20s = { t20, 1'h0 };
  assign t20s_h = t20s[27:3];
  assign t20s_h_d1 = _069_;
  assign t20s_l = t20s[2:0];
  assign t20s_l_d1 = _070_;
  assign u20 = { 1'h0, s19, d20, _004_, 1'h1 };
  assign u20_d1 = _071_;
  assign t22_h = _006_;
  assign t21 = { t22_h[23:0], t20s_l_d1 };
  assign s20 = { s19, d20 };
  assign s20_d1 = _072_;
  assign d21 = _008_;
  assign t21s = { t21, 1'h0 };
  assign t21s_h = t21s[27:2];
  assign t21s_l = t21s[1:0];
  assign u21 = { 1'h0, s20_d1, d21, _009_, 1'h1 };
  assign t23_h = _011_;
  assign t22 = { t23_h[24:0], t21s_l };
  assign s21 = { s20_d1, d21 };
  assign d22 = _014_;
  assign t22s = { t22, 1'h0 };
  assign t22s_h = t22s[27:1];
  assign t22s_l = t22s[0];
  assign u22 = { 1'h0, s21, d22, _015_, 1'h1 };
  assign t24_h = _017_;
  assign t23 = { t24_h[25:0], t22s_l };
  assign s22 = { s21, d22 };
  assign d23 = _019_;
  assign d23_d1 = _073_;
  assign t23s = { t23, 1'h0 };
  assign t23s_h = t23s;
  assign t23s_h_d1 = _074_;
  assign u23 = { 1'h0, s22, d23, _020_, 1'h1 };
  assign u23_d1 = _075_;
  assign t25_h = _022_;
  assign t24 = t25_h[26:0];
  assign s23 = { s22, d23 };
  assign s23_d1 = _076_;
  assign d25 = _025_;
  assign mr = { s23_d1, d25 };
  assign fr = mr[23:1];
  assign round = mr[0];
  assign frrnd = _026_;
  assign rn2 = { ern1_d7, frrnd };
  assign xsr = _031_;
  assign xsr_d1 = _077_;
  assign xsr_d2 = _079_;
  assign xsr_d3 = _080_;
  assign xsr_d4 = _081_;
  assign xsr_d5 = _082_;
  assign xsr_d6 = _083_;
  assign xsr_d7 = _084_;
  assign R = { xsr_d7, rn2 };
endmodule
/* verilator lint_on CASEOVERLAP*/
