Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto dd429faf13654bdbaa58cc108d99a37b --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot man_rcvr_bench2_behav xil_defaultlib.man_rcvr_bench2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <man_rcvr> not found while processing module instance <U_RCVR> [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/CH_AN/imports/Hoeflinger_Ness_Testbenches/man_rcvr_bench2.sv:43]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
