
../repos/coreutils/src/comm:     file format elf32-littlearm


Disassembly of section .init:

00010e10 <.init>:
   10e10:	push	{r3, lr}
   10e14:	bl	110dc <close@plt+0x48>
   10e18:	pop	{r3, pc}

Disassembly of section .plt:

00010e1c <fdopen@plt-0x14>:
   10e1c:	push	{lr}		; (str lr, [sp, #-4]!)
   10e20:	ldr	lr, [pc, #4]	; 10e2c <fdopen@plt-0x4>
   10e24:	add	lr, pc, lr
   10e28:	ldr	pc, [lr, #8]!
   10e2c:	ldrdeq	r6, [r1], -r4

00010e30 <fdopen@plt>:
   10e30:	add	ip, pc, #0, 12
   10e34:	add	ip, ip, #90112	; 0x16000
   10e38:	ldr	pc, [ip, #468]!	; 0x1d4

00010e3c <calloc@plt>:
   10e3c:	add	ip, pc, #0, 12
   10e40:	add	ip, ip, #90112	; 0x16000
   10e44:	ldr	pc, [ip, #460]!	; 0x1cc

00010e48 <fputs_unlocked@plt>:
   10e48:	add	ip, pc, #0, 12
   10e4c:	add	ip, ip, #90112	; 0x16000
   10e50:	ldr	pc, [ip, #452]!	; 0x1c4

00010e54 <raise@plt>:
   10e54:	add	ip, pc, #0, 12
   10e58:	add	ip, ip, #90112	; 0x16000
   10e5c:	ldr	pc, [ip, #444]!	; 0x1bc

00010e60 <strcmp@plt>:
   10e60:	add	ip, pc, #0, 12
   10e64:	add	ip, ip, #90112	; 0x16000
   10e68:	ldr	pc, [ip, #436]!	; 0x1b4

00010e6c <posix_fadvise64@plt>:
   10e6c:	add	ip, pc, #0, 12
   10e70:	add	ip, ip, #90112	; 0x16000
   10e74:	ldr	pc, [ip, #428]!	; 0x1ac

00010e78 <fflush@plt>:
   10e78:	add	ip, pc, #0, 12
   10e7c:	add	ip, ip, #90112	; 0x16000
   10e80:	ldr	pc, [ip, #420]!	; 0x1a4

00010e84 <free@plt>:
   10e84:	add	ip, pc, #0, 12
   10e88:	add	ip, ip, #90112	; 0x16000
   10e8c:	ldr	pc, [ip, #412]!	; 0x19c

00010e90 <_exit@plt>:
   10e90:	add	ip, pc, #0, 12
   10e94:	add	ip, ip, #90112	; 0x16000
   10e98:	ldr	pc, [ip, #404]!	; 0x194

00010e9c <memcpy@plt>:
   10e9c:	add	ip, pc, #0, 12
   10ea0:	add	ip, ip, #90112	; 0x16000
   10ea4:	ldr	pc, [ip, #396]!	; 0x18c

00010ea8 <mbsinit@plt>:
   10ea8:	add	ip, pc, #0, 12
   10eac:	add	ip, ip, #90112	; 0x16000
   10eb0:	ldr	pc, [ip, #388]!	; 0x184

00010eb4 <fwrite_unlocked@plt>:
   10eb4:	add	ip, pc, #0, 12
   10eb8:	add	ip, ip, #90112	; 0x16000
   10ebc:	ldr	pc, [ip, #380]!	; 0x17c

00010ec0 <memcmp@plt>:
   10ec0:	add	ip, pc, #0, 12
   10ec4:	add	ip, ip, #90112	; 0x16000
   10ec8:	ldr	pc, [ip, #372]!	; 0x174

00010ecc <getc_unlocked@plt>:
   10ecc:	add	ip, pc, #0, 12
   10ed0:	add	ip, ip, #90112	; 0x16000
   10ed4:	ldr	pc, [ip, #364]!	; 0x16c

00010ed8 <dcgettext@plt>:
   10ed8:	add	ip, pc, #0, 12
   10edc:	add	ip, ip, #90112	; 0x16000
   10ee0:	ldr	pc, [ip, #356]!	; 0x164

00010ee4 <realloc@plt>:
   10ee4:	add	ip, pc, #0, 12
   10ee8:	add	ip, ip, #90112	; 0x16000
   10eec:	ldr	pc, [ip, #348]!	; 0x15c

00010ef0 <textdomain@plt>:
   10ef0:	add	ip, pc, #0, 12
   10ef4:	add	ip, ip, #90112	; 0x16000
   10ef8:	ldr	pc, [ip, #340]!	; 0x154

00010efc <iswprint@plt>:
   10efc:	add	ip, pc, #0, 12
   10f00:	add	ip, ip, #90112	; 0x16000
   10f04:	ldr	pc, [ip, #332]!	; 0x14c

00010f08 <lseek64@plt>:
   10f08:	add	ip, pc, #0, 12
   10f0c:	add	ip, ip, #90112	; 0x16000
   10f10:	ldr	pc, [ip, #324]!	; 0x144

00010f14 <__ctype_get_mb_cur_max@plt>:
   10f14:	add	ip, pc, #0, 12
   10f18:	add	ip, ip, #90112	; 0x16000
   10f1c:	ldr	pc, [ip, #316]!	; 0x13c

00010f20 <__fpending@plt>:
   10f20:	add	ip, pc, #0, 12
   10f24:	add	ip, ip, #90112	; 0x16000
   10f28:	ldr	pc, [ip, #308]!	; 0x134

00010f2c <ferror_unlocked@plt>:
   10f2c:	add	ip, pc, #0, 12
   10f30:	add	ip, ip, #90112	; 0x16000
   10f34:	ldr	pc, [ip, #300]!	; 0x12c

00010f38 <mbrtowc@plt>:
   10f38:	add	ip, pc, #0, 12
   10f3c:	add	ip, ip, #90112	; 0x16000
   10f40:	ldr	pc, [ip, #292]!	; 0x124

00010f44 <error@plt>:
   10f44:	add	ip, pc, #0, 12
   10f48:	add	ip, ip, #90112	; 0x16000
   10f4c:	ldr	pc, [ip, #284]!	; 0x11c

00010f50 <strcoll@plt>:
   10f50:	add	ip, pc, #0, 12
   10f54:	add	ip, ip, #90112	; 0x16000
   10f58:	ldr	pc, [ip, #276]!	; 0x114

00010f5c <malloc@plt>:
   10f5c:	add	ip, pc, #0, 12
   10f60:	add	ip, ip, #90112	; 0x16000
   10f64:	ldr	pc, [ip, #268]!	; 0x10c

00010f68 <__libc_start_main@plt>:
   10f68:	add	ip, pc, #0, 12
   10f6c:	add	ip, ip, #90112	; 0x16000
   10f70:	ldr	pc, [ip, #260]!	; 0x104

00010f74 <__freading@plt>:
   10f74:	add	ip, pc, #0, 12
   10f78:	add	ip, ip, #90112	; 0x16000
   10f7c:	ldr	pc, [ip, #252]!	; 0xfc

00010f80 <__gmon_start__@plt>:
   10f80:	add	ip, pc, #0, 12
   10f84:	add	ip, ip, #90112	; 0x16000
   10f88:	ldr	pc, [ip, #244]!	; 0xf4

00010f8c <getopt_long@plt>:
   10f8c:	add	ip, pc, #0, 12
   10f90:	add	ip, ip, #90112	; 0x16000
   10f94:	ldr	pc, [ip, #236]!	; 0xec

00010f98 <__ctype_b_loc@plt>:
   10f98:	add	ip, pc, #0, 12
   10f9c:	add	ip, ip, #90112	; 0x16000
   10fa0:	ldr	pc, [ip, #228]!	; 0xe4

00010fa4 <exit@plt>:
   10fa4:	add	ip, pc, #0, 12
   10fa8:	add	ip, ip, #90112	; 0x16000
   10fac:	ldr	pc, [ip, #220]!	; 0xdc

00010fb0 <strlen@plt>:
   10fb0:	add	ip, pc, #0, 12
   10fb4:	add	ip, ip, #90112	; 0x16000
   10fb8:	ldr	pc, [ip, #212]!	; 0xd4

00010fbc <__errno_location@plt>:
   10fbc:	add	ip, pc, #0, 12
   10fc0:	add	ip, ip, #90112	; 0x16000
   10fc4:	ldr	pc, [ip, #204]!	; 0xcc

00010fc8 <__cxa_atexit@plt>:
   10fc8:	add	ip, pc, #0, 12
   10fcc:	add	ip, ip, #90112	; 0x16000
   10fd0:	ldr	pc, [ip, #196]!	; 0xc4

00010fd4 <memset@plt>:
   10fd4:	add	ip, pc, #0, 12
   10fd8:	add	ip, ip, #90112	; 0x16000
   10fdc:	ldr	pc, [ip, #188]!	; 0xbc

00010fe0 <__printf_chk@plt>:
   10fe0:	add	ip, pc, #0, 12
   10fe4:	add	ip, ip, #90112	; 0x16000
   10fe8:	ldr	pc, [ip, #180]!	; 0xb4

00010fec <fileno@plt>:
   10fec:	add	ip, pc, #0, 12
   10ff0:	add	ip, ip, #90112	; 0x16000
   10ff4:	ldr	pc, [ip, #172]!	; 0xac

00010ff8 <__fprintf_chk@plt>:
   10ff8:	add	ip, pc, #0, 12
   10ffc:	add	ip, ip, #90112	; 0x16000
   11000:	ldr	pc, [ip, #164]!	; 0xa4

00011004 <fclose@plt>:
   11004:	add	ip, pc, #0, 12
   11008:	add	ip, ip, #90112	; 0x16000
   1100c:	ldr	pc, [ip, #156]!	; 0x9c

00011010 <fseeko64@plt>:
   11010:	add	ip, pc, #0, 12
   11014:	add	ip, ip, #90112	; 0x16000
   11018:	ldr	pc, [ip, #148]!	; 0x94

0001101c <fcntl64@plt>:
   1101c:	add	ip, pc, #0, 12
   11020:	add	ip, ip, #90112	; 0x16000
   11024:	ldr	pc, [ip, #140]!	; 0x8c

00011028 <setlocale@plt>:
   11028:	add	ip, pc, #0, 12
   1102c:	add	ip, ip, #90112	; 0x16000
   11030:	ldr	pc, [ip, #132]!	; 0x84

00011034 <strrchr@plt>:
   11034:	add	ip, pc, #0, 12
   11038:	add	ip, ip, #90112	; 0x16000
   1103c:	ldr	pc, [ip, #124]!	; 0x7c

00011040 <nl_langinfo@plt>:
   11040:	add	ip, pc, #0, 12
   11044:	add	ip, ip, #90112	; 0x16000
   11048:	ldr	pc, [ip, #116]!	; 0x74

0001104c <fopen64@plt>:
   1104c:	add	ip, pc, #0, 12
   11050:	add	ip, ip, #90112	; 0x16000
   11054:	ldr	pc, [ip, #108]!	; 0x6c

00011058 <bindtextdomain@plt>:
   11058:	add	ip, pc, #0, 12
   1105c:	add	ip, ip, #90112	; 0x16000
   11060:	ldr	pc, [ip, #100]!	; 0x64

00011064 <fputs@plt>:
   11064:	add	ip, pc, #0, 12
   11068:	add	ip, ip, #90112	; 0x16000
   1106c:	ldr	pc, [ip, #92]!	; 0x5c

00011070 <strncmp@plt>:
   11070:	add	ip, pc, #0, 12
   11074:	add	ip, ip, #90112	; 0x16000
   11078:	ldr	pc, [ip, #84]!	; 0x54

0001107c <abort@plt>:
   1107c:	add	ip, pc, #0, 12
   11080:	add	ip, ip, #90112	; 0x16000
   11084:	ldr	pc, [ip, #76]!	; 0x4c

00011088 <feof_unlocked@plt>:
   11088:	add	ip, pc, #0, 12
   1108c:	add	ip, ip, #90112	; 0x16000
   11090:	ldr	pc, [ip, #68]!	; 0x44

00011094 <close@plt>:
   11094:	add	ip, pc, #0, 12
   11098:	add	ip, ip, #90112	; 0x16000
   1109c:	ldr	pc, [ip, #60]!	; 0x3c

Disassembly of section .text:

000110a0 <.text>:
   110a0:	mov	fp, #0
   110a4:	mov	lr, #0
   110a8:	pop	{r1}		; (ldr r1, [sp], #4)
   110ac:	mov	r2, sp
   110b0:	push	{r2}		; (str r2, [sp, #-4]!)
   110b4:	push	{r0}		; (str r0, [sp, #-4]!)
   110b8:	ldr	ip, [pc, #16]	; 110d0 <close@plt+0x3c>
   110bc:	push	{ip}		; (str ip, [sp, #-4]!)
   110c0:	ldr	r0, [pc, #12]	; 110d4 <close@plt+0x40>
   110c4:	ldr	r3, [pc, #12]	; 110d8 <close@plt+0x44>
   110c8:	bl	10f68 <__libc_start_main@plt>
   110cc:	bl	1107c <abort@plt>
   110d0:	andeq	r5, r1, ip, ror #6
   110d4:			; <UNDEFINED> instruction: 0x000114bc
   110d8:	andeq	r5, r1, ip, lsl #6
   110dc:	ldr	r3, [pc, #20]	; 110f8 <close@plt+0x64>
   110e0:	ldr	r2, [pc, #20]	; 110fc <close@plt+0x68>
   110e4:	add	r3, pc, r3
   110e8:	ldr	r2, [r3, r2]
   110ec:	cmp	r2, #0
   110f0:	bxeq	lr
   110f4:	b	10f80 <__gmon_start__@plt>
   110f8:	andeq	r5, r1, r4, lsl pc
   110fc:	ldrdeq	r0, [r0], -ip
   11100:	ldr	r0, [pc, #24]	; 11120 <close@plt+0x8c>
   11104:	ldr	r3, [pc, #24]	; 11124 <close@plt+0x90>
   11108:	cmp	r3, r0
   1110c:	bxeq	lr
   11110:	ldr	r3, [pc, #16]	; 11128 <close@plt+0x94>
   11114:	cmp	r3, #0
   11118:	bxeq	lr
   1111c:	bx	r3
   11120:	andeq	r7, r2, r8, lsr r1
   11124:	andeq	r7, r2, r8, lsr r1
   11128:	andeq	r0, r0, r0
   1112c:	ldr	r0, [pc, #36]	; 11158 <close@plt+0xc4>
   11130:	ldr	r1, [pc, #36]	; 1115c <close@plt+0xc8>
   11134:	sub	r1, r1, r0
   11138:	asr	r1, r1, #2
   1113c:	add	r1, r1, r1, lsr #31
   11140:	asrs	r1, r1, #1
   11144:	bxeq	lr
   11148:	ldr	r3, [pc, #16]	; 11160 <close@plt+0xcc>
   1114c:	cmp	r3, #0
   11150:	bxeq	lr
   11154:	bx	r3
   11158:	andeq	r7, r2, r8, lsr r1
   1115c:	andeq	r7, r2, r8, lsr r1
   11160:	andeq	r0, r0, r0
   11164:	push	{r4, lr}
   11168:	ldr	r4, [pc, #24]	; 11188 <close@plt+0xf4>
   1116c:	ldrb	r3, [r4]
   11170:	cmp	r3, #0
   11174:	popne	{r4, pc}
   11178:	bl	11100 <close@plt+0x6c>
   1117c:	mov	r3, #1
   11180:	strb	r3, [r4]
   11184:	pop	{r4, pc}
   11188:	andeq	r7, r2, ip, asr r1
   1118c:	b	1112c <close@plt+0x98>
   11190:	push	{fp, lr}
   11194:	mov	fp, sp
   11198:	sub	sp, sp, #56	; 0x38
   1119c:	mov	r8, r0
   111a0:	cmp	r0, #0
   111a4:	bne	1147c <close@plt+0x3e8>
   111a8:	movw	r1, #21435	; 0x53bb
   111ac:	mov	r0, #0
   111b0:	mov	r2, #5
   111b4:	movt	r1, #1
   111b8:	bl	10ed8 <dcgettext@plt>
   111bc:	movw	r5, #29052	; 0x717c
   111c0:	mov	r1, r0
   111c4:	mov	r0, #1
   111c8:	movt	r5, #2
   111cc:	ldr	r2, [r5]
   111d0:	bl	10fe0 <__printf_chk@plt>
   111d4:	movw	r1, #21470	; 0x53de
   111d8:	mov	r0, #0
   111dc:	mov	r2, #5
   111e0:	movt	r1, #1
   111e4:	bl	10ed8 <dcgettext@plt>
   111e8:	movw	r9, #29012	; 0x7154
   111ec:	movt	r9, #2
   111f0:	ldr	r1, [r9]
   111f4:	bl	10e48 <fputs_unlocked@plt>
   111f8:	movw	r1, #21522	; 0x5412
   111fc:	mov	r0, #0
   11200:	mov	r2, #5
   11204:	movt	r1, #1
   11208:	bl	10ed8 <dcgettext@plt>
   1120c:	ldr	r1, [r9]
   11210:	bl	10e48 <fputs_unlocked@plt>
   11214:	movw	r1, #21582	; 0x544e
   11218:	mov	r0, #0
   1121c:	mov	r2, #5
   11220:	movt	r1, #1
   11224:	bl	10ed8 <dcgettext@plt>
   11228:	ldr	r1, [r9]
   1122c:	bl	10e48 <fputs_unlocked@plt>
   11230:	movw	r1, #21771	; 0x550b
   11234:	mov	r0, #0
   11238:	mov	r2, #5
   1123c:	movt	r1, #1
   11240:	bl	10ed8 <dcgettext@plt>
   11244:	ldr	r1, [r9]
   11248:	bl	10e48 <fputs_unlocked@plt>
   1124c:	movw	r1, #21987	; 0x55e3
   11250:	mov	r0, #0
   11254:	mov	r2, #5
   11258:	movt	r1, #1
   1125c:	bl	10ed8 <dcgettext@plt>
   11260:	ldr	r1, [r9]
   11264:	bl	10e48 <fputs_unlocked@plt>
   11268:	movw	r1, #22196	; 0x56b4
   1126c:	mov	r0, #0
   11270:	mov	r2, #5
   11274:	movt	r1, #1
   11278:	bl	10ed8 <dcgettext@plt>
   1127c:	ldr	r1, [r9]
   11280:	bl	10e48 <fputs_unlocked@plt>
   11284:	movw	r1, #22253	; 0x56ed
   11288:	mov	r0, #0
   1128c:	mov	r2, #5
   11290:	movt	r1, #1
   11294:	bl	10ed8 <dcgettext@plt>
   11298:	ldr	r1, [r9]
   1129c:	bl	10e48 <fputs_unlocked@plt>
   112a0:	movw	r1, #22297	; 0x5719
   112a4:	mov	r0, #0
   112a8:	mov	r2, #5
   112ac:	movt	r1, #1
   112b0:	bl	10ed8 <dcgettext@plt>
   112b4:	ldr	r1, [r9]
   112b8:	bl	10e48 <fputs_unlocked@plt>
   112bc:	movw	r1, #22359	; 0x5757
   112c0:	mov	r0, #0
   112c4:	mov	r2, #5
   112c8:	movt	r1, #1
   112cc:	bl	10ed8 <dcgettext@plt>
   112d0:	ldr	r1, [r9]
   112d4:	bl	10e48 <fputs_unlocked@plt>
   112d8:	movw	r1, #22404	; 0x5784
   112dc:	mov	r0, #0
   112e0:	mov	r2, #5
   112e4:	movt	r1, #1
   112e8:	bl	10ed8 <dcgettext@plt>
   112ec:	ldr	r1, [r9]
   112f0:	bl	10e48 <fputs_unlocked@plt>
   112f4:	movw	r1, #22458	; 0x57ba
   112f8:	mov	r0, #0
   112fc:	mov	r2, #5
   11300:	movt	r1, #1
   11304:	bl	10ed8 <dcgettext@plt>
   11308:	ldr	r1, [r9]
   1130c:	bl	10e48 <fputs_unlocked@plt>
   11310:	movw	r1, #22521	; 0x57f9
   11314:	mov	r0, #0
   11318:	mov	r2, #5
   1131c:	movt	r1, #1
   11320:	bl	10ed8 <dcgettext@plt>
   11324:	ldr	r2, [r5]
   11328:	mov	r1, r0
   1132c:	mov	r0, #1
   11330:	mov	r3, r2
   11334:	bl	10fe0 <__printf_chk@plt>
   11338:	movw	r0, #23440	; 0x5b90
   1133c:	mov	r6, sp
   11340:	movt	r0, #1
   11344:	mov	r1, r6
   11348:	ldm	r0!, {r2, r3, r4, r5}
   1134c:	stmia	r1!, {r2, r3, r4, r5}
   11350:	ldm	r0!, {r2, r3, r4, r5, r7}
   11354:	stmia	r1!, {r2, r3, r4, r5, r7}
   11358:	ldm	r0, {r2, r3, r4, r5, r7}
   1135c:	stm	r1, {r2, r3, r4, r5, r7}
   11360:	movw	r1, #22856	; 0x5948
   11364:	movw	r5, #22677	; 0x5895
   11368:	movt	r1, #1
   1136c:	movt	r5, #1
   11370:	mov	r0, r5
   11374:	bl	10e60 <strcmp@plt>
   11378:	cmp	r0, #0
   1137c:	ldrne	r1, [r6, #8]!
   11380:	cmpne	r1, #0
   11384:	bne	11370 <close@plt+0x2dc>
   11388:	ldr	r6, [r6, #4]
   1138c:	movw	r1, #22951	; 0x59a7
   11390:	mov	r0, #0
   11394:	mov	r2, #5
   11398:	movt	r1, #1
   1139c:	bl	10ed8 <dcgettext@plt>
   113a0:	movw	r2, #22748	; 0x58dc
   113a4:	movw	r3, #22974	; 0x59be
   113a8:	mov	r1, r0
   113ac:	mov	r0, #1
   113b0:	movt	r2, #1
   113b4:	movt	r3, #1
   113b8:	bl	10fe0 <__printf_chk@plt>
   113bc:	cmp	r6, #0
   113c0:	mov	r0, #5
   113c4:	mov	r1, #0
   113c8:	moveq	r6, r5
   113cc:	bl	11028 <setlocale@plt>
   113d0:	cmp	r0, #0
   113d4:	beq	1140c <close@plt+0x378>
   113d8:	movw	r1, #23014	; 0x59e6
   113dc:	mov	r2, #3
   113e0:	movt	r1, #1
   113e4:	bl	11070 <strncmp@plt>
   113e8:	cmp	r0, #0
   113ec:	beq	1140c <close@plt+0x378>
   113f0:	movw	r1, #23018	; 0x59ea
   113f4:	mov	r0, #0
   113f8:	mov	r2, #5
   113fc:	movt	r1, #1
   11400:	bl	10ed8 <dcgettext@plt>
   11404:	ldr	r1, [r9]
   11408:	bl	10e48 <fputs_unlocked@plt>
   1140c:	movw	r1, #23089	; 0x5a31
   11410:	mov	r0, #0
   11414:	mov	r2, #5
   11418:	movt	r1, #1
   1141c:	bl	10ed8 <dcgettext@plt>
   11420:	movw	r2, #22974	; 0x59be
   11424:	mov	r1, r0
   11428:	mov	r0, #1
   1142c:	mov	r3, r5
   11430:	movt	r2, #1
   11434:	bl	10fe0 <__printf_chk@plt>
   11438:	movw	r1, #23116	; 0x5a4c
   1143c:	mov	r0, #0
   11440:	mov	r2, #5
   11444:	movt	r1, #1
   11448:	bl	10ed8 <dcgettext@plt>
   1144c:	movw	r3, #23234	; 0x5ac2
   11450:	mov	r1, r0
   11454:	movw	r0, #22884	; 0x5964
   11458:	cmp	r6, r5
   1145c:	mov	r2, r6
   11460:	movt	r0, #1
   11464:	movt	r3, #1
   11468:	moveq	r3, r0
   1146c:	mov	r0, #1
   11470:	bl	10fe0 <__printf_chk@plt>
   11474:	mov	r0, r8
   11478:	bl	10fa4 <exit@plt>
   1147c:	movw	r0, #29000	; 0x7148
   11480:	movw	r1, #21396	; 0x5394
   11484:	mov	r2, #5
   11488:	movt	r0, #2
   1148c:	movt	r1, #1
   11490:	ldr	r5, [r0]
   11494:	mov	r0, #0
   11498:	bl	10ed8 <dcgettext@plt>
   1149c:	mov	r2, r0
   114a0:	movw	r0, #29052	; 0x717c
   114a4:	mov	r1, #1
   114a8:	movt	r0, #2
   114ac:	ldr	r3, [r0]
   114b0:	mov	r0, r5
   114b4:	bl	10ff8 <__fprintf_chk@plt>
   114b8:	b	11474 <close@plt+0x3e0>
   114bc:	push	{fp, lr}
   114c0:	mov	fp, sp
   114c4:	sub	sp, sp, #16
   114c8:	mov	r5, r0
   114cc:	ldr	r0, [r1]
   114d0:	mov	r4, r1
   114d4:	bl	1254c <close@plt+0x14b8>
   114d8:	movw	r1, #23234	; 0x5ac2
   114dc:	mov	r0, #6
   114e0:	movt	r1, #1
   114e4:	bl	11028 <setlocale@plt>
   114e8:	movw	r6, #22752	; 0x58e0
   114ec:	movw	r1, #22682	; 0x589a
   114f0:	movt	r6, #1
   114f4:	movt	r1, #1
   114f8:	mov	r0, r6
   114fc:	bl	11058 <bindtextdomain@plt>
   11500:	mov	r0, r6
   11504:	bl	10ef0 <textdomain@plt>
   11508:	mov	r0, #3
   1150c:	bl	12358 <close@plt+0x12c4>
   11510:	movw	r1, #29024	; 0x7160
   11514:	movt	r1, #2
   11518:	strb	r0, [r1]
   1151c:	movw	r0, #8168	; 0x1fe8
   11520:	movt	r0, #1
   11524:	bl	15370 <close@plt+0x42dc>
   11528:	movw	r0, #29026	; 0x7162
   1152c:	mov	sl, #1
   11530:	mov	r9, #0
   11534:	movw	r6, #29025	; 0x7161
   11538:	movw	r8, #22706	; 0x58b2
   1153c:	movw	r7, #23312	; 0x5b10
   11540:	movt	r0, #2
   11544:	movt	r6, #2
   11548:	movt	r8, #1
   1154c:	movt	r7, #1
   11550:	strb	sl, [r0]
   11554:	movw	r0, #29027	; 0x7163
   11558:	strb	sl, [r6]
   1155c:	movt	r0, #2
   11560:	strb	sl, [r0]
   11564:	movw	r0, #29028	; 0x7164
   11568:	movt	r0, #2
   1156c:	strb	r9, [r0]
   11570:	movw	r0, #29029	; 0x7165
   11574:	movt	r0, #2
   11578:	strh	r9, [r0]
   1157c:	movw	r0, #29032	; 0x7168
   11580:	movt	r0, #2
   11584:	str	r9, [r0]
   11588:	movw	r0, #29036	; 0x716c
   1158c:	movt	r0, #2
   11590:	strb	r9, [r0]
   11594:	b	116d8 <close@plt+0x644>
   11598:	cmp	r0, #49	; 0x31
   1159c:	bne	115f4 <close@plt+0x560>
   115a0:	strb	r9, [r6]
   115a4:	b	116d8 <close@plt+0x644>
   115a8:	sub	r1, r0, #256	; 0x100
   115ac:	cmp	r1, #3
   115b0:	bhi	115dc <close@plt+0x548>
   115b4:	add	r0, pc, #0
   115b8:	ldr	pc, [r0, r1, lsl #2]
   115bc:	andeq	r1, r1, ip, asr #11
   115c0:	andeq	r1, r1, ip, ror #12
   115c4:	andeq	r1, r1, ip, lsl #12
   115c8:	andeq	r1, r1, r0, lsl #13
   115cc:	movw	r0, #29032	; 0x7168
   115d0:	movt	r0, #2
   115d4:	str	sl, [r0]
   115d8:	b	116d8 <close@plt+0x644>
   115dc:	cmp	r0, #51	; 0x33
   115e0:	bne	11654 <close@plt+0x5c0>
   115e4:	movw	r0, #29027	; 0x7163
   115e8:	movt	r0, #2
   115ec:	strb	r9, [r0]
   115f0:	b	116d8 <close@plt+0x644>
   115f4:	cmp	r0, #50	; 0x32
   115f8:	bne	11858 <close@plt+0x7c4>
   115fc:	movw	r0, #29026	; 0x7162
   11600:	movt	r0, #2
   11604:	strb	r9, [r0]
   11608:	b	116d8 <close@plt+0x644>
   1160c:	movw	r0, #29040	; 0x7170
   11610:	movt	r0, #2
   11614:	ldr	r0, [r0]
   11618:	cmp	r0, #0
   1161c:	beq	11690 <close@plt+0x5fc>
   11620:	movw	r0, #29016	; 0x7158
   11624:	movt	r0, #2
   11628:	ldr	r6, [r0]
   1162c:	movw	r0, #28904	; 0x70e8
   11630:	movt	r0, #2
   11634:	ldr	r0, [r0]
   11638:	mov	r1, r6
   1163c:	bl	10e60 <strcmp@plt>
   11640:	movw	r1, #28904	; 0x70e8
   11644:	cmp	r0, #0
   11648:	movt	r1, #2
   1164c:	beq	116a4 <close@plt+0x610>
   11650:	b	11860 <close@plt+0x7cc>
   11654:	cmp	r0, #122	; 0x7a
   11658:	bne	11858 <close@plt+0x7c4>
   1165c:	movw	r0, #29037	; 0x716d
   11660:	movt	r0, #2
   11664:	strb	sl, [r0]
   11668:	b	116d8 <close@plt+0x644>
   1166c:	movw	r0, #29032	; 0x7168
   11670:	mov	r1, #2
   11674:	movt	r0, #2
   11678:	str	r1, [r0]
   1167c:	b	116d8 <close@plt+0x644>
   11680:	movw	r0, #29036	; 0x716c
   11684:	movt	r0, #2
   11688:	strb	sl, [r0]
   1168c:	b	116d8 <close@plt+0x644>
   11690:	movw	r0, #29016	; 0x7158
   11694:	movw	r1, #28904	; 0x70e8
   11698:	movt	r0, #2
   1169c:	movt	r1, #2
   116a0:	ldr	r6, [r0]
   116a4:	str	r6, [r1]
   116a8:	ldrb	r0, [r6]
   116ac:	cmp	r0, #0
   116b0:	beq	116c0 <close@plt+0x62c>
   116b4:	mov	r0, r6
   116b8:	bl	10fb0 <strlen@plt>
   116bc:	b	116c4 <close@plt+0x630>
   116c0:	mov	r0, #1
   116c4:	movw	r1, #29040	; 0x7170
   116c8:	movw	r6, #29025	; 0x7161
   116cc:	movt	r1, #2
   116d0:	movt	r6, #2
   116d4:	str	r0, [r1]
   116d8:	mov	r0, r5
   116dc:	mov	r1, r4
   116e0:	mov	r2, r8
   116e4:	mov	r3, r7
   116e8:	str	r9, [sp]
   116ec:	bl	10f8c <getopt_long@plt>
   116f0:	cmp	r0, #50	; 0x32
   116f4:	bgt	115a8 <close@plt+0x514>
   116f8:	cmp	r0, #48	; 0x30
   116fc:	bgt	11598 <close@plt+0x504>
   11700:	cmn	r0, #3
   11704:	beq	11718 <close@plt+0x684>
   11708:	cmn	r0, #2
   1170c:	bne	1176c <close@plt+0x6d8>
   11710:	mov	r0, #0
   11714:	bl	11190 <close@plt+0xfc>
   11718:	movw	r0, #28908	; 0x70ec
   1171c:	movw	r2, #22782	; 0x58fe
   11720:	mov	r1, #0
   11724:	movw	r7, #22762	; 0x58ea
   11728:	movt	r0, #2
   1172c:	movt	r2, #1
   11730:	str	r1, [sp, #8]
   11734:	movw	r1, #22677	; 0x5895
   11738:	movt	r7, #1
   1173c:	ldr	r3, [r0]
   11740:	movw	r0, #29012	; 0x7154
   11744:	str	r2, [sp, #4]
   11748:	movw	r2, #22748	; 0x58dc
   1174c:	movt	r1, #1
   11750:	str	r7, [sp]
   11754:	movt	r0, #2
   11758:	movt	r2, #1
   1175c:	ldr	r0, [r0]
   11760:	bl	144dc <close@plt+0x3448>
   11764:	mov	r0, #0
   11768:	bl	10fa4 <exit@plt>
   1176c:	cmn	r0, #1
   11770:	bne	11858 <close@plt+0x7c4>
   11774:	movw	r1, #29040	; 0x7170
   11778:	movw	r6, #28992	; 0x7140
   1177c:	movt	r1, #2
   11780:	movt	r6, #2
   11784:	ldr	r0, [r1]
   11788:	cmp	r0, #0
   1178c:	moveq	r0, #1
   11790:	streq	r0, [r1]
   11794:	ldr	r0, [r6]
   11798:	sub	r1, r5, r0
   1179c:	cmp	r1, #1
   117a0:	bgt	117e4 <close@plt+0x750>
   117a4:	cmp	r0, r5
   117a8:	bge	117f4 <close@plt+0x760>
   117ac:	movw	r1, #22814	; 0x591e
   117b0:	mov	r0, #0
   117b4:	mov	r2, #5
   117b8:	movt	r1, #1
   117bc:	bl	10ed8 <dcgettext@plt>
   117c0:	mov	r6, r0
   117c4:	add	r0, r4, r5, lsl #2
   117c8:	ldr	r0, [r0, #-4]
   117cc:	bl	13f50 <close@plt+0x2ebc>
   117d0:	mov	r3, r0
   117d4:	mov	r0, #0
   117d8:	mov	r1, #0
   117dc:	mov	r2, r6
   117e0:	b	11854 <close@plt+0x7c0>
   117e4:	cmp	r1, #2
   117e8:	bne	1181c <close@plt+0x788>
   117ec:	add	r0, r4, r0, lsl #2
   117f0:	bl	11884 <close@plt+0x7f0>
   117f4:	movw	r1, #22798	; 0x590e
   117f8:	mov	r0, #0
   117fc:	mov	r2, #5
   11800:	movt	r1, #1
   11804:	bl	10ed8 <dcgettext@plt>
   11808:	mov	r2, r0
   1180c:	mov	r0, #0
   11810:	mov	r1, #0
   11814:	bl	10f44 <error@plt>
   11818:	b	11858 <close@plt+0x7c4>
   1181c:	movw	r1, #22839	; 0x5937
   11820:	mov	r0, #0
   11824:	mov	r2, #5
   11828:	movt	r1, #1
   1182c:	bl	10ed8 <dcgettext@plt>
   11830:	mov	r5, r0
   11834:	ldr	r0, [r6]
   11838:	add	r0, r4, r0, lsl #2
   1183c:	ldr	r0, [r0, #8]
   11840:	bl	13f50 <close@plt+0x2ebc>
   11844:	mov	r3, r0
   11848:	mov	r0, #0
   1184c:	mov	r1, #0
   11850:	mov	r2, r5
   11854:	bl	10f44 <error@plt>
   11858:	mov	r0, #1
   1185c:	bl	11190 <close@plt+0xfc>
   11860:	movw	r1, #22711	; 0x58b7
   11864:	mov	r0, #0
   11868:	mov	r2, #5
   1186c:	movt	r1, #1
   11870:	bl	10ed8 <dcgettext@plt>
   11874:	mov	r2, r0
   11878:	mov	r0, #1
   1187c:	mov	r1, #0
   11880:	bl	10f44 <error@plt>
   11884:	push	{r4, r5, fp, lr}
   11888:	add	fp, sp, #8
   1188c:	sub	sp, sp, #296	; 0x128
   11890:	str	r0, [sp, #56]	; 0x38
   11894:	mov	r6, #0
   11898:	sub	r5, fp, #108	; 0x6c
   1189c:	sub	r8, fp, #148	; 0x94
   118a0:	add	r9, sp, #124	; 0x7c
   118a4:	mov	sl, #0
   118a8:	mov	r7, r5
   118ac:	mov	r4, #0
   118b0:	mov	r0, r7
   118b4:	bl	12418 <close@plt+0x1384>
   118b8:	str	r7, [r8, r4, lsl #2]
   118bc:	add	r4, r4, #1
   118c0:	add	r7, r7, #12
   118c4:	cmp	r4, #4
   118c8:	bne	118b0 <close@plt+0x81c>
   118cc:	add	r0, sl, sl, lsl #1
   118d0:	add	r1, sp, #132	; 0x84
   118d4:	str	r6, [r1, r0, lsl #2]
   118d8:	add	r0, r1, r0, lsl #2
   118dc:	movw	r1, #23604	; 0x5c34
   118e0:	str	r6, [r0, #4]
   118e4:	str	r6, [r0, #8]
   118e8:	ldr	r0, [sp, #56]	; 0x38
   118ec:	movt	r1, #1
   118f0:	ldr	r7, [r0, sl, lsl #2]
   118f4:	mov	r0, r7
   118f8:	bl	10e60 <strcmp@plt>
   118fc:	cmp	r0, #0
   11900:	beq	1191c <close@plt+0x888>
   11904:	movw	r1, #23310	; 0x5b0e
   11908:	mov	r0, r7
   1190c:	movt	r1, #1
   11910:	bl	12208 <close@plt+0x1174>
   11914:	mov	r7, r0
   11918:	b	11928 <close@plt+0x894>
   1191c:	movw	r0, #29008	; 0x7150
   11920:	movt	r0, #2
   11924:	ldr	r7, [r0]
   11928:	cmp	r7, #0
   1192c:	str	r7, [r9, sl, lsl #2]
   11930:	beq	11de0 <close@plt+0xd4c>
   11934:	mov	r0, r7
   11938:	mov	r1, #2
   1193c:	bl	120d4 <close@plt+0x1040>
   11940:	movw	r1, #29037	; 0x716d
   11944:	sub	r0, fp, #148	; 0x94
   11948:	mov	r2, #10
   1194c:	movt	r1, #2
   11950:	ldr	r0, [r0, sl, lsl #4]
   11954:	ldrb	r1, [r1]
   11958:	cmp	r1, #0
   1195c:	mov	r1, r7
   11960:	movwne	r2, #0
   11964:	bl	12434 <close@plt+0x13a0>
   11968:	sub	r1, fp, #116	; 0x74
   1196c:	str	r0, [r1, sl, lsl #2]
   11970:	mov	r0, r7
   11974:	bl	10f2c <ferror_unlocked@plt>
   11978:	cmp	r0, #0
   1197c:	bne	11de0 <close@plt+0xd4c>
   11980:	add	sl, sl, #1
   11984:	add	r8, r8, #16
   11988:	add	r5, r5, #48	; 0x30
   1198c:	cmp	sl, #1
   11990:	bls	118a8 <close@plt+0x814>
   11994:	ldr	sl, [fp, #-116]	; 0xffffff8c
   11998:	ldr	r5, [fp, #-112]	; 0xffffff90
   1199c:	mov	r7, #0
   119a0:	orrs	r0, sl, r5
   119a4:	mov	r0, #0
   119a8:	str	r0, [sp, #52]	; 0x34
   119ac:	mov	r0, #0
   119b0:	str	r0, [sp, #48]	; 0x30
   119b4:	mov	r0, #0
   119b8:	str	r0, [sp, #32]
   119bc:	mov	r0, #0
   119c0:	str	r0, [sp, #28]
   119c4:	mov	r0, #0
   119c8:	str	r0, [sp, #40]	; 0x28
   119cc:	mov	r0, #0
   119d0:	str	r0, [sp, #36]	; 0x24
   119d4:	beq	11c84 <close@plt+0xbf0>
   119d8:	add	r0, sp, #132	; 0x84
   119dc:	mov	r4, #1
   119e0:	add	r6, sp, #102	; 0x66
   119e4:	add	r0, r0, #4
   119e8:	str	r0, [sp, #44]	; 0x2c
   119ec:	mov	r0, #0
   119f0:	str	r0, [sp, #40]	; 0x28
   119f4:	mov	r0, #0
   119f8:	str	r0, [sp, #36]	; 0x24
   119fc:	mov	r0, #0
   11a00:	str	r0, [sp, #32]
   11a04:	mov	r0, #0
   11a08:	str	r0, [sp, #28]
   11a0c:	mov	r0, #0
   11a10:	str	r0, [sp, #52]	; 0x34
   11a14:	mov	r0, #0
   11a18:	str	r0, [sp, #48]	; 0x30
   11a1c:	mov	r0, #0
   11a20:	cmp	sl, #0
   11a24:	strh	r0, [sp, #102]	; 0x66
   11a28:	beq	11aa8 <close@plt+0xa14>
   11a2c:	cmp	r5, #0
   11a30:	beq	11b44 <close@plt+0xab0>
   11a34:	movw	r0, #29024	; 0x7160
   11a38:	movt	r0, #2
   11a3c:	ldrb	r0, [r0]
   11a40:	cmp	r0, #0
   11a44:	beq	11ab8 <close@plt+0xa24>
   11a48:	ldr	r3, [r5, #4]
   11a4c:	ldr	r1, [sl, #4]
   11a50:	ldr	r2, [r5, #8]
   11a54:	ldr	r0, [sl, #8]
   11a58:	sub	r1, r1, #1
   11a5c:	sub	r3, r3, #1
   11a60:	bl	14a78 <close@plt+0x39e4>
   11a64:	cmp	r0, #0
   11a68:	bne	11ae4 <close@plt+0xa50>
   11a6c:	movw	r0, #29012	; 0x7154
   11a70:	mov	r2, #3
   11a74:	movt	r0, #2
   11a78:	ldr	r1, [r0]
   11a7c:	mov	r0, r5
   11a80:	bl	11df0 <close@plt+0xd5c>
   11a84:	ldr	r0, [sp, #32]
   11a88:	mov	r4, #1
   11a8c:	strb	r4, [sp, #103]	; 0x67
   11a90:	adds	r0, r0, #1
   11a94:	str	r0, [sp, #32]
   11a98:	ldr	r0, [sp, #28]
   11a9c:	adc	r0, r0, #0
   11aa0:	str	r0, [sp, #28]
   11aa4:	b	11b98 <close@plt+0xb04>
   11aa8:	movw	r0, #29028	; 0x7164
   11aac:	movt	r0, #2
   11ab0:	strb	r4, [r0]
   11ab4:	b	11afc <close@plt+0xa68>
   11ab8:	ldr	r4, [r5, #4]
   11abc:	ldr	r8, [sl, #4]
   11ac0:	ldr	r0, [sl, #8]
   11ac4:	ldr	r1, [r5, #8]
   11ac8:	cmp	r8, r4
   11acc:	mov	r2, r4
   11ad0:	movlt	r2, r8
   11ad4:	sub	r2, r2, #1
   11ad8:	bl	10ec0 <memcmp@plt>
   11adc:	cmp	r0, #0
   11ae0:	beq	11b34 <close@plt+0xaa0>
   11ae4:	movw	r1, #29028	; 0x7164
   11ae8:	mov	r4, #1
   11aec:	cmp	r0, #0
   11af0:	movt	r1, #2
   11af4:	strb	r4, [r1]
   11af8:	ble	11b50 <close@plt+0xabc>
   11afc:	movw	r0, #29012	; 0x7154
   11b00:	mov	r2, #2
   11b04:	movt	r0, #2
   11b08:	ldr	r1, [r0]
   11b0c:	mov	r0, r5
   11b10:	bl	11df0 <close@plt+0xd5c>
   11b14:	ldr	r0, [sp, #52]	; 0x34
   11b18:	strb	r4, [sp, #103]	; 0x67
   11b1c:	adds	r0, r0, #1
   11b20:	str	r0, [sp, #52]	; 0x34
   11b24:	ldr	r0, [sp, #48]	; 0x30
   11b28:	adc	r0, r0, #0
   11b2c:	str	r0, [sp, #48]	; 0x30
   11b30:	b	11b9c <close@plt+0xb08>
   11b34:	subs	r0, r8, r4
   11b38:	mov	r4, #1
   11b3c:	movwne	r0, #1
   11b40:	bge	11a64 <close@plt+0x9d0>
   11b44:	movw	r0, #29028	; 0x7164
   11b48:	movt	r0, #2
   11b4c:	strb	r4, [r0]
   11b50:	ldr	r0, [sp, #40]	; 0x28
   11b54:	adds	r0, r0, #1
   11b58:	str	r0, [sp, #40]	; 0x28
   11b5c:	ldr	r0, [sp, #36]	; 0x24
   11b60:	adc	r0, r0, #0
   11b64:	str	r0, [sp, #36]	; 0x24
   11b68:	movw	r0, #29025	; 0x7161
   11b6c:	movt	r0, #2
   11b70:	ldrb	r0, [r0]
   11b74:	cmp	r0, #1
   11b78:	bne	11b98 <close@plt+0xb04>
   11b7c:	movw	r1, #29012	; 0x7154
   11b80:	ldr	r2, [sl, #4]
   11b84:	ldr	r0, [sl, #8]
   11b88:	movt	r1, #2
   11b8c:	ldr	r3, [r1]
   11b90:	mov	r1, #1
   11b94:	bl	10eb4 <fwrite_unlocked@plt>
   11b98:	strb	r4, [sp, #102]	; 0x66
   11b9c:	ldr	r4, [sp, #44]	; 0x2c
   11ba0:	mov	r5, #0
   11ba4:	ldrb	r0, [r6, r5]
   11ba8:	cmp	r0, #0
   11bac:	beq	11c60 <close@plt+0xbcc>
   11bb0:	ldmda	r4, {r8, sl}
   11bb4:	sub	r1, r4, #4
   11bb8:	mov	r2, #10
   11bbc:	add	r0, r8, #1
   11bc0:	and	r0, r0, #3
   11bc4:	stm	r1, {r0, r8, sl}
   11bc8:	sub	r1, fp, #148	; 0x94
   11bcc:	add	r0, r1, r0, lsl #2
   11bd0:	movw	r1, #29037	; 0x716d
   11bd4:	ldr	r6, [r9, r5, lsl #2]
   11bd8:	movt	r1, #2
   11bdc:	ldr	r0, [r0, r5, lsl #4]
   11be0:	ldrb	r1, [r1]
   11be4:	cmp	r1, #0
   11be8:	mov	r1, r6
   11bec:	movwne	r2, #0
   11bf0:	bl	12434 <close@plt+0x13a0>
   11bf4:	mov	r1, r0
   11bf8:	sub	r0, fp, #116	; 0x74
   11bfc:	cmp	r1, #0
   11c00:	str	r1, [r0, r5, lsl #2]
   11c04:	beq	11c18 <close@plt+0xb84>
   11c08:	sub	r0, fp, #148	; 0x94
   11c0c:	add	r0, r0, r8, lsl #2
   11c10:	ldr	r0, [r0, r5, lsl #4]
   11c14:	b	11c3c <close@plt+0xba8>
   11c18:	sub	r2, fp, #148	; 0x94
   11c1c:	add	r0, r2, sl, lsl #2
   11c20:	ldr	r0, [r0, r5, lsl #4]
   11c24:	ldr	r1, [r0, #8]
   11c28:	cmp	r1, #0
   11c2c:	beq	11c44 <close@plt+0xbb0>
   11c30:	mov	r1, r2
   11c34:	add	r1, r2, r8, lsl #2
   11c38:	ldr	r1, [r1, r5, lsl #4]
   11c3c:	add	r2, r5, #1
   11c40:	bl	11ef0 <close@plt+0xe5c>
   11c44:	mov	r0, r6
   11c48:	bl	10f2c <ferror_unlocked@plt>
   11c4c:	cmp	r0, #0
   11c50:	add	r6, sp, #102	; 0x66
   11c54:	bne	11dd0 <close@plt+0xd3c>
   11c58:	mov	r0, #0
   11c5c:	strb	r0, [r6, r5]
   11c60:	add	r5, r5, #1
   11c64:	add	r4, r4, #12
   11c68:	cmp	r5, #2
   11c6c:	bcc	11ba4 <close@plt+0xb10>
   11c70:	ldr	sl, [fp, #-116]	; 0xffffff8c
   11c74:	ldr	r5, [fp, #-112]	; 0xffffff90
   11c78:	mov	r4, #1
   11c7c:	orrs	r0, sl, r5
   11c80:	bne	11a1c <close@plt+0x988>
   11c84:	ldr	r0, [r9, r7, lsl #2]
   11c88:	bl	12110 <close@plt+0x107c>
   11c8c:	cmp	r0, #0
   11c90:	bne	11d78 <close@plt+0xce4>
   11c94:	add	r7, r7, #1
   11c98:	cmp	r7, #2
   11c9c:	bcc	11c84 <close@plt+0xbf0>
   11ca0:	movw	r0, #29036	; 0x716c
   11ca4:	movt	r0, #2
   11ca8:	ldrb	r0, [r0]
   11cac:	cmp	r0, #1
   11cb0:	bne	11d58 <close@plt+0xcc4>
   11cb4:	ldr	r0, [sp, #40]	; 0x28
   11cb8:	ldr	r1, [sp, #36]	; 0x24
   11cbc:	add	r2, sp, #102	; 0x66
   11cc0:	bl	123bc <close@plt+0x1328>
   11cc4:	movw	r4, #28904	; 0x70e8
   11cc8:	mov	r8, r0
   11ccc:	ldr	r0, [sp, #52]	; 0x34
   11cd0:	ldr	r1, [sp, #48]	; 0x30
   11cd4:	add	r2, sp, #81	; 0x51
   11cd8:	movt	r4, #2
   11cdc:	ldr	r9, [r4]
   11ce0:	bl	123bc <close@plt+0x1328>
   11ce4:	mov	r5, r0
   11ce8:	ldr	r0, [sp, #32]
   11cec:	ldr	r1, [sp, #28]
   11cf0:	ldr	r6, [r4]
   11cf4:	add	r2, sp, #60	; 0x3c
   11cf8:	bl	123bc <close@plt+0x1328>
   11cfc:	ldr	r4, [r4]
   11d00:	movw	r1, #23198	; 0x5a9e
   11d04:	mov	r7, r0
   11d08:	mov	r0, #0
   11d0c:	mov	r2, #5
   11d10:	movt	r1, #1
   11d14:	bl	10ed8 <dcgettext@plt>
   11d18:	movw	r1, #29037	; 0x716d
   11d1c:	mov	r2, #10
   11d20:	mov	r3, r9
   11d24:	movt	r1, #2
   11d28:	ldrb	r1, [r1]
   11d2c:	stm	sp, {r5, r6, r7}
   11d30:	str	r0, [sp, #16]
   11d34:	mov	r0, #1
   11d38:	str	r4, [sp, #12]
   11d3c:	cmp	r1, #0
   11d40:	movw	r1, #23235	; 0x5ac3
   11d44:	movwne	r2, #0
   11d48:	movt	r1, #1
   11d4c:	str	r2, [sp, #20]
   11d50:	mov	r2, r8
   11d54:	bl	10fe0 <__printf_chk@plt>
   11d58:	movw	r0, #29029	; 0x7165
   11d5c:	movt	r0, #2
   11d60:	ldrb	r1, [r0]
   11d64:	ldrb	r0, [r0, #1]
   11d68:	orrs	r0, r0, r1
   11d6c:	bne	11dac <close@plt+0xd18>
   11d70:	mov	r0, #0
   11d74:	bl	10fa4 <exit@plt>
   11d78:	bl	10fbc <__errno_location@plt>
   11d7c:	ldr	r1, [sp, #56]	; 0x38
   11d80:	ldr	r2, [r1, r7, lsl #2]
   11d84:	ldr	r4, [r0]
   11d88:	mov	r0, #0
   11d8c:	mov	r1, #3
   11d90:	bl	13dbc <close@plt+0x2d28>
   11d94:	movw	r2, #23527	; 0x5be7
   11d98:	mov	r3, r0
   11d9c:	mov	r0, #1
   11da0:	mov	r1, r4
   11da4:	movt	r2, #1
   11da8:	bl	10f44 <error@plt>
   11dac:	movw	r1, #23252	; 0x5ad4
   11db0:	mov	r0, #0
   11db4:	mov	r2, #5
   11db8:	movt	r1, #1
   11dbc:	bl	10ed8 <dcgettext@plt>
   11dc0:	mov	r2, r0
   11dc4:	mov	r0, #1
   11dc8:	mov	r1, #0
   11dcc:	bl	10f44 <error@plt>
   11dd0:	bl	10fbc <__errno_location@plt>
   11dd4:	ldr	r1, [sp, #56]	; 0x38
   11dd8:	ldr	r2, [r1, r5, lsl #2]
   11ddc:	b	11d84 <close@plt+0xcf0>
   11de0:	bl	10fbc <__errno_location@plt>
   11de4:	ldr	r1, [sp, #56]	; 0x38
   11de8:	ldr	r2, [r1, sl, lsl #2]
   11dec:	b	11d84 <close@plt+0xcf0>
   11df0:	push	{r4, r5, fp, lr}
   11df4:	add	fp, sp, #8
   11df8:	mov	r4, r1
   11dfc:	mov	r5, r0
   11e00:	cmp	r2, #3
   11e04:	beq	11e54 <close@plt+0xdc0>
   11e08:	cmp	r2, #2
   11e0c:	beq	11e30 <close@plt+0xd9c>
   11e10:	cmp	r2, #1
   11e14:	bne	11ed8 <close@plt+0xe44>
   11e18:	movw	r0, #29025	; 0x7161
   11e1c:	movt	r0, #2
   11e20:	ldrb	r0, [r0]
   11e24:	cmp	r0, #0
   11e28:	beq	11e50 <close@plt+0xdbc>
   11e2c:	b	11ed8 <close@plt+0xe44>
   11e30:	movw	r0, #29026	; 0x7162
   11e34:	movt	r0, #2
   11e38:	ldrb	r0, [r0]
   11e3c:	cmp	r0, #1
   11e40:	bne	11e50 <close@plt+0xdbc>
   11e44:	movw	r0, #29025	; 0x7161
   11e48:	movt	r0, #2
   11e4c:	b	11ea8 <close@plt+0xe14>
   11e50:	pop	{r4, r5, fp, pc}
   11e54:	movw	r0, #29027	; 0x7163
   11e58:	movt	r0, #2
   11e5c:	ldrb	r0, [r0]
   11e60:	cmp	r0, #1
   11e64:	popne	{r4, r5, fp, pc}
   11e68:	movw	r0, #29025	; 0x7161
   11e6c:	movt	r0, #2
   11e70:	ldrb	r0, [r0]
   11e74:	cmp	r0, #1
   11e78:	bne	11ea0 <close@plt+0xe0c>
   11e7c:	movw	r0, #29040	; 0x7170
   11e80:	mov	r1, #1
   11e84:	mov	r3, r4
   11e88:	movt	r0, #2
   11e8c:	ldr	r2, [r0]
   11e90:	movw	r0, #28904	; 0x70e8
   11e94:	movt	r0, #2
   11e98:	ldr	r0, [r0]
   11e9c:	bl	10eb4 <fwrite_unlocked@plt>
   11ea0:	movw	r0, #29026	; 0x7162
   11ea4:	movt	r0, #2
   11ea8:	ldrb	r0, [r0]
   11eac:	cmp	r0, #1
   11eb0:	bne	11ed8 <close@plt+0xe44>
   11eb4:	movw	r0, #29040	; 0x7170
   11eb8:	mov	r1, #1
   11ebc:	mov	r3, r4
   11ec0:	movt	r0, #2
   11ec4:	ldr	r2, [r0]
   11ec8:	movw	r0, #28904	; 0x70e8
   11ecc:	movt	r0, #2
   11ed0:	ldr	r0, [r0]
   11ed4:	bl	10eb4 <fwrite_unlocked@plt>
   11ed8:	ldr	r2, [r5, #4]
   11edc:	ldr	r0, [r5, #8]
   11ee0:	mov	r1, #1
   11ee4:	mov	r3, r4
   11ee8:	pop	{r4, r5, fp, lr}
   11eec:	b	10eb4 <fwrite_unlocked@plt>
   11ef0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   11ef4:	add	fp, sp, #24
   11ef8:	movw	r7, #29032	; 0x7168
   11efc:	mov	r4, r2
   11f00:	movt	r7, #2
   11f04:	ldr	r2, [r7]
   11f08:	cmp	r2, #1
   11f0c:	beq	11f2c <close@plt+0xe98>
   11f10:	cmp	r2, #2
   11f14:	beq	11f44 <close@plt+0xeb0>
   11f18:	movw	r2, #29028	; 0x7164
   11f1c:	movt	r2, #2
   11f20:	ldrb	r2, [r2]
   11f24:	cmp	r2, #1
   11f28:	bne	11f44 <close@plt+0xeb0>
   11f2c:	movw	r8, #29029	; 0x7165
   11f30:	sub	r5, r4, #1
   11f34:	movt	r8, #2
   11f38:	ldrb	r2, [r8, r5]
   11f3c:	cmp	r2, #0
   11f40:	beq	11f48 <close@plt+0xeb4>
   11f44:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   11f48:	ldr	r3, [r1, #4]
   11f4c:	ldr	r2, [r1, #8]
   11f50:	movw	r1, #29024	; 0x7160
   11f54:	movt	r1, #2
   11f58:	ldrb	r6, [r1]
   11f5c:	ldr	r1, [r0, #4]
   11f60:	ldr	r0, [r0, #8]
   11f64:	sub	r3, r3, #1
   11f68:	sub	r1, r1, #1
   11f6c:	cmp	r6, #0
   11f70:	beq	11f7c <close@plt+0xee8>
   11f74:	bl	14a78 <close@plt+0x39e4>
   11f78:	b	11f80 <close@plt+0xeec>
   11f7c:	bl	12514 <close@plt+0x1480>
   11f80:	cmp	r0, #1
   11f84:	poplt	{r4, r5, r6, r7, r8, sl, fp, pc}
   11f88:	ldr	r6, [r7]
   11f8c:	movw	r1, #23281	; 0x5af1
   11f90:	mov	r0, #0
   11f94:	mov	r2, #5
   11f98:	movt	r1, #1
   11f9c:	bl	10ed8 <dcgettext@plt>
   11fa0:	mov	r2, r0
   11fa4:	sub	r0, r6, #1
   11fa8:	mov	r1, #0
   11fac:	mov	r3, r4
   11fb0:	clz	r0, r0
   11fb4:	lsr	r0, r0, #5
   11fb8:	bl	10f44 <error@plt>
   11fbc:	mov	r0, #1
   11fc0:	strb	r0, [r8, r5]
   11fc4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   11fc8:	movw	r1, #29044	; 0x7174
   11fcc:	movt	r1, #2
   11fd0:	str	r0, [r1]
   11fd4:	bx	lr
   11fd8:	movw	r1, #29048	; 0x7178
   11fdc:	movt	r1, #2
   11fe0:	strb	r0, [r1]
   11fe4:	bx	lr
   11fe8:	push	{r4, r5, r6, sl, fp, lr}
   11fec:	add	fp, sp, #16
   11ff0:	sub	sp, sp, #8
   11ff4:	movw	r0, #29012	; 0x7154
   11ff8:	movt	r0, #2
   11ffc:	ldr	r0, [r0]
   12000:	bl	14ccc <close@plt+0x3c38>
   12004:	cmp	r0, #0
   12008:	beq	12030 <close@plt+0xf9c>
   1200c:	movw	r0, #29048	; 0x7178
   12010:	movt	r0, #2
   12014:	ldrb	r0, [r0]
   12018:	cmp	r0, #0
   1201c:	beq	12050 <close@plt+0xfbc>
   12020:	bl	10fbc <__errno_location@plt>
   12024:	ldr	r0, [r0]
   12028:	cmp	r0, #32
   1202c:	bne	12050 <close@plt+0xfbc>
   12030:	movw	r0, #29000	; 0x7148
   12034:	movt	r0, #2
   12038:	ldr	r0, [r0]
   1203c:	bl	14ccc <close@plt+0x3c38>
   12040:	cmp	r0, #0
   12044:	subeq	sp, fp, #16
   12048:	popeq	{r4, r5, r6, sl, fp, pc}
   1204c:	b	120c0 <close@plt+0x102c>
   12050:	movw	r1, #23511	; 0x5bd7
   12054:	mov	r0, #0
   12058:	mov	r2, #5
   1205c:	movt	r1, #1
   12060:	bl	10ed8 <dcgettext@plt>
   12064:	mov	r4, r0
   12068:	movw	r0, #29044	; 0x7174
   1206c:	movt	r0, #2
   12070:	ldr	r6, [r0]
   12074:	bl	10fbc <__errno_location@plt>
   12078:	ldr	r5, [r0]
   1207c:	cmp	r6, #0
   12080:	bne	1209c <close@plt+0x1008>
   12084:	movw	r2, #23527	; 0x5be7
   12088:	mov	r0, #0
   1208c:	mov	r1, r5
   12090:	mov	r3, r4
   12094:	movt	r2, #1
   12098:	b	120bc <close@plt+0x1028>
   1209c:	mov	r0, r6
   120a0:	bl	13d10 <close@plt+0x2c7c>
   120a4:	movw	r2, #23523	; 0x5be3
   120a8:	mov	r3, r0
   120ac:	str	r4, [sp]
   120b0:	mov	r0, #0
   120b4:	mov	r1, r5
   120b8:	movt	r2, #1
   120bc:	bl	10f44 <error@plt>
   120c0:	movw	r0, #28912	; 0x70f0
   120c4:	movt	r0, #2
   120c8:	ldr	r0, [r0]
   120cc:	bl	10e90 <_exit@plt>
   120d0:	b	10e6c <posix_fadvise64@plt>
   120d4:	cmp	r0, #0
   120d8:	bxeq	lr
   120dc:	push	{r4, sl, fp, lr}
   120e0:	add	fp, sp, #8
   120e4:	sub	sp, sp, #16
   120e8:	mov	r4, r1
   120ec:	bl	10fec <fileno@plt>
   120f0:	mov	r1, #0
   120f4:	mov	r2, #0
   120f8:	mov	r3, #0
   120fc:	str	r1, [sp]
   12100:	stmib	sp, {r1, r4}
   12104:	bl	10e6c <posix_fadvise64@plt>
   12108:	sub	sp, fp, #8
   1210c:	pop	{r4, sl, fp, pc}
   12110:	push	{r4, r5, r6, sl, fp, lr}
   12114:	add	fp, sp, #16
   12118:	sub	sp, sp, #8
   1211c:	mov	r4, r0
   12120:	bl	10fec <fileno@plt>
   12124:	cmn	r0, #1
   12128:	ble	1219c <close@plt+0x1108>
   1212c:	mov	r0, r4
   12130:	bl	10f74 <__freading@plt>
   12134:	cmp	r0, #0
   12138:	beq	12164 <close@plt+0x10d0>
   1213c:	mov	r0, r4
   12140:	bl	10fec <fileno@plt>
   12144:	mov	r1, #1
   12148:	mov	r2, #0
   1214c:	mov	r3, #0
   12150:	str	r1, [sp]
   12154:	bl	10f08 <lseek64@plt>
   12158:	and	r0, r0, r1
   1215c:	cmn	r0, #1
   12160:	beq	1219c <close@plt+0x1108>
   12164:	mov	r0, r4
   12168:	bl	121ac <close@plt+0x1118>
   1216c:	cmp	r0, #0
   12170:	beq	1219c <close@plt+0x1108>
   12174:	bl	10fbc <__errno_location@plt>
   12178:	ldr	r6, [r0]
   1217c:	mov	r5, r0
   12180:	mov	r0, r4
   12184:	bl	11004 <fclose@plt>
   12188:	cmp	r6, #0
   1218c:	strne	r6, [r5]
   12190:	mvnne	r0, #0
   12194:	sub	sp, fp, #16
   12198:	pop	{r4, r5, r6, sl, fp, pc}
   1219c:	mov	r0, r4
   121a0:	sub	sp, fp, #16
   121a4:	pop	{r4, r5, r6, sl, fp, lr}
   121a8:	b	11004 <fclose@plt>
   121ac:	push	{r4, sl, fp, lr}
   121b0:	add	fp, sp, #8
   121b4:	sub	sp, sp, #8
   121b8:	mov	r4, r0
   121bc:	cmp	r0, #0
   121c0:	beq	121dc <close@plt+0x1148>
   121c4:	mov	r0, r4
   121c8:	bl	10f74 <__freading@plt>
   121cc:	cmp	r0, #0
   121d0:	ldrbne	r0, [r4, #1]
   121d4:	tstne	r0, #1
   121d8:	bne	121ec <close@plt+0x1158>
   121dc:	mov	r0, r4
   121e0:	sub	sp, fp, #8
   121e4:	pop	{r4, sl, fp, lr}
   121e8:	b	10e78 <fflush@plt>
   121ec:	mov	r0, #1
   121f0:	mov	r2, #0
   121f4:	mov	r3, #0
   121f8:	str	r0, [sp]
   121fc:	mov	r0, r4
   12200:	bl	122b4 <close@plt+0x1220>
   12204:	b	121dc <close@plt+0x1148>
   12208:	push	{r4, r5, r6, r7, fp, lr}
   1220c:	add	fp, sp, #16
   12210:	mov	r5, r1
   12214:	bl	1104c <fopen64@plt>
   12218:	mov	r4, #0
   1221c:	cmp	r0, #0
   12220:	beq	122ac <close@plt+0x1218>
   12224:	mov	r6, r0
   12228:	bl	10fec <fileno@plt>
   1222c:	cmp	r0, #2
   12230:	bhi	1228c <close@plt+0x11f8>
   12234:	bl	1411c <close@plt+0x3088>
   12238:	cmn	r0, #1
   1223c:	ble	12294 <close@plt+0x1200>
   12240:	mov	r7, r0
   12244:	mov	r0, r6
   12248:	bl	12110 <close@plt+0x107c>
   1224c:	cmp	r0, #0
   12250:	bne	1226c <close@plt+0x11d8>
   12254:	mov	r0, r7
   12258:	mov	r1, r5
   1225c:	bl	10e30 <fdopen@plt>
   12260:	mov	r4, r0
   12264:	cmp	r0, #0
   12268:	bne	122ac <close@plt+0x1218>
   1226c:	bl	10fbc <__errno_location@plt>
   12270:	ldr	r5, [r0]
   12274:	mov	r4, r0
   12278:	mov	r0, r7
   1227c:	bl	11094 <close@plt>
   12280:	str	r5, [r4]
   12284:	mov	r4, #0
   12288:	b	122ac <close@plt+0x1218>
   1228c:	mov	r4, r6
   12290:	b	122ac <close@plt+0x1218>
   12294:	bl	10fbc <__errno_location@plt>
   12298:	ldr	r7, [r0]
   1229c:	mov	r5, r0
   122a0:	mov	r0, r6
   122a4:	bl	12110 <close@plt+0x107c>
   122a8:	str	r7, [r5]
   122ac:	mov	r0, r4
   122b0:	pop	{r4, r5, r6, r7, fp, pc}
   122b4:	push	{r4, r5, r6, r7, fp, lr}
   122b8:	add	fp, sp, #16
   122bc:	sub	sp, sp, #8
   122c0:	mov	r4, r0
   122c4:	ldr	r0, [r0, #4]
   122c8:	mov	r5, r3
   122cc:	mov	r6, r2
   122d0:	ldr	r1, [r4, #8]
   122d4:	cmp	r1, r0
   122d8:	bne	122f4 <close@plt+0x1260>
   122dc:	ldrd	r0, [r4, #16]
   122e0:	cmp	r1, r0
   122e4:	bne	122f4 <close@plt+0x1260>
   122e8:	ldr	r0, [r4, #36]	; 0x24
   122ec:	cmp	r0, #0
   122f0:	beq	1230c <close@plt+0x1278>
   122f4:	mov	r0, r4
   122f8:	mov	r2, r6
   122fc:	mov	r3, r5
   12300:	sub	sp, fp, #16
   12304:	pop	{r4, r5, r6, r7, fp, lr}
   12308:	b	11010 <fseeko64@plt>
   1230c:	ldr	r7, [fp, #8]
   12310:	mov	r0, r4
   12314:	bl	10fec <fileno@plt>
   12318:	mov	r2, r6
   1231c:	mov	r3, r5
   12320:	str	r7, [sp]
   12324:	bl	10f08 <lseek64@plt>
   12328:	and	r2, r0, r1
   1232c:	cmn	r2, #1
   12330:	beq	1234c <close@plt+0x12b8>
   12334:	strd	r0, [r4, #80]	; 0x50
   12338:	ldr	r0, [r4]
   1233c:	bic	r0, r0, #16
   12340:	str	r0, [r4]
   12344:	mov	r0, #0
   12348:	b	12350 <close@plt+0x12bc>
   1234c:	mvn	r0, #0
   12350:	sub	sp, fp, #16
   12354:	pop	{r4, r5, r6, r7, fp, pc}
   12358:	push	{r4, sl, fp, lr}
   1235c:	add	fp, sp, #8
   12360:	sub	sp, sp, #264	; 0x108
   12364:	add	r1, sp, #7
   12368:	movw	r2, #257	; 0x101
   1236c:	bl	14088 <close@plt+0x2ff4>
   12370:	mov	r4, #0
   12374:	cmp	r0, #0
   12378:	bne	123b0 <close@plt+0x131c>
   1237c:	movw	r1, #23530	; 0x5bea
   12380:	add	r0, sp, #7
   12384:	movt	r1, #1
   12388:	bl	10e60 <strcmp@plt>
   1238c:	cmp	r0, #0
   12390:	beq	123b0 <close@plt+0x131c>
   12394:	movw	r1, #23532	; 0x5bec
   12398:	add	r0, sp, #7
   1239c:	movt	r1, #1
   123a0:	bl	10e60 <strcmp@plt>
   123a4:	mov	r4, r0
   123a8:	cmp	r0, #0
   123ac:	movwne	r4, #1
   123b0:	mov	r0, r4
   123b4:	sub	sp, fp, #8
   123b8:	pop	{r4, sl, fp, pc}
   123bc:	push	{r4, r5, r6, sl, fp, lr}
   123c0:	add	fp, sp, #16
   123c4:	mov	r5, r0
   123c8:	mov	r0, #0
   123cc:	mov	r4, r1
   123d0:	add	r6, r2, #19
   123d4:	strb	r0, [r2, #20]
   123d8:	mov	r0, r5
   123dc:	mov	r1, r4
   123e0:	mov	r2, #10
   123e4:	mov	r3, #0
   123e8:	bl	15198 <close@plt+0x4104>
   123ec:	add	r2, r0, r0, lsl #2
   123f0:	sub	r2, r5, r2, lsl #1
   123f4:	orr	r2, r2, #48	; 0x30
   123f8:	strb	r2, [r6], #-1
   123fc:	rsbs	r2, r5, #9
   12400:	mov	r5, r0
   12404:	rscs	r2, r4, #0
   12408:	mov	r4, r1
   1240c:	bcc	123d8 <close@plt+0x1344>
   12410:	add	r0, r6, #1
   12414:	pop	{r4, r5, r6, sl, fp, pc}
   12418:	mov	r1, #0
   1241c:	str	r1, [r0]
   12420:	str	r1, [r0, #4]
   12424:	str	r1, [r0, #8]
   12428:	bx	lr
   1242c:	mov	r2, #10
   12430:	b	12434 <close@plt+0x13a0>
   12434:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12438:	add	fp, sp, #28
   1243c:	sub	sp, sp, #4
   12440:	ldr	r5, [r0]
   12444:	ldr	r6, [r0, #8]
   12448:	mov	r4, r0
   1244c:	mov	r0, r1
   12450:	mov	sl, r2
   12454:	mov	r8, r1
   12458:	bl	11088 <feof_unlocked@plt>
   1245c:	cmp	r0, #0
   12460:	beq	1246c <close@plt+0x13d8>
   12464:	mov	r4, #0
   12468:	b	12500 <close@plt+0x146c>
   1246c:	add	r9, r6, r5
   12470:	mov	r7, r6
   12474:	mov	r0, r8
   12478:	bl	10ecc <getc_unlocked@plt>
   1247c:	mov	r5, r0
   12480:	cmn	r0, #1
   12484:	bne	124b0 <close@plt+0x141c>
   12488:	cmp	r7, r6
   1248c:	beq	12464 <close@plt+0x13d0>
   12490:	mov	r0, r8
   12494:	bl	10f2c <ferror_unlocked@plt>
   12498:	cmp	r0, #0
   1249c:	bne	12464 <close@plt+0x13d0>
   124a0:	ldrb	r0, [r7, #-1]
   124a4:	mov	r5, sl
   124a8:	cmp	r0, sl
   124ac:	beq	124f8 <close@plt+0x1464>
   124b0:	cmp	r7, r9
   124b4:	bne	124ec <close@plt+0x1458>
   124b8:	ldr	r7, [r4]
   124bc:	mov	r0, #1
   124c0:	mov	r1, r4
   124c4:	mov	r2, #1
   124c8:	mvn	r3, #0
   124cc:	str	r0, [sp]
   124d0:	mov	r0, r6
   124d4:	bl	14744 <close@plt+0x36b0>
   124d8:	str	r0, [r4, #8]
   124dc:	mov	r6, r0
   124e0:	add	r7, r0, r7
   124e4:	ldr	r0, [r4]
   124e8:	add	r9, r6, r0
   124ec:	strb	r5, [r7], #1
   124f0:	cmp	r5, sl
   124f4:	bne	12474 <close@plt+0x13e0>
   124f8:	sub	r0, r7, r6
   124fc:	str	r0, [r4, #4]
   12500:	mov	r0, r4
   12504:	sub	sp, fp, #28
   12508:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1250c:	ldr	r0, [r0, #8]
   12510:	b	14f24 <close@plt+0x3e90>
   12514:	push	{r4, sl, fp, lr}
   12518:	add	fp, sp, #8
   1251c:	mov	ip, r2
   12520:	mov	r2, r1
   12524:	cmp	r1, r3
   12528:	mov	r4, #0
   1252c:	movwhi	r4, #1
   12530:	movhi	r2, r3
   12534:	mov	r1, ip
   12538:	subcc	r4, r4, #1
   1253c:	bl	10ec0 <memcmp@plt>
   12540:	cmp	r0, #0
   12544:	moveq	r0, r4
   12548:	pop	{r4, sl, fp, pc}
   1254c:	push	{r4, r5, fp, lr}
   12550:	add	fp, sp, #8
   12554:	cmp	r0, #0
   12558:	beq	125ec <close@plt+0x1558>
   1255c:	mov	r1, #47	; 0x2f
   12560:	mov	r4, r0
   12564:	bl	11034 <strrchr@plt>
   12568:	cmp	r0, #0
   1256c:	mov	r5, r4
   12570:	addne	r5, r0, #1
   12574:	sub	r0, r5, r4
   12578:	cmp	r0, #7
   1257c:	blt	125d0 <close@plt+0x153c>
   12580:	movw	r1, #23594	; 0x5c2a
   12584:	sub	r0, r5, #7
   12588:	mov	r2, #7
   1258c:	movt	r1, #1
   12590:	bl	11070 <strncmp@plt>
   12594:	cmp	r0, #0
   12598:	bne	125d0 <close@plt+0x153c>
   1259c:	movw	r1, #23602	; 0x5c32
   125a0:	mov	r0, r5
   125a4:	mov	r2, #3
   125a8:	movt	r1, #1
   125ac:	bl	11070 <strncmp@plt>
   125b0:	cmp	r0, #0
   125b4:	beq	125c0 <close@plt+0x152c>
   125b8:	mov	r4, r5
   125bc:	b	125d0 <close@plt+0x153c>
   125c0:	movw	r0, #28984	; 0x7138
   125c4:	add	r4, r5, #3
   125c8:	movt	r0, #2
   125cc:	str	r4, [r0]
   125d0:	movw	r0, #28988	; 0x713c
   125d4:	movt	r0, #2
   125d8:	str	r4, [r0]
   125dc:	movw	r0, #29052	; 0x717c
   125e0:	movt	r0, #2
   125e4:	str	r4, [r0]
   125e8:	pop	{r4, r5, fp, pc}
   125ec:	movw	r0, #29000	; 0x7148
   125f0:	movt	r0, #2
   125f4:	ldr	r1, [r0]
   125f8:	movw	r0, #23538	; 0x5bf2
   125fc:	movt	r0, #1
   12600:	bl	11064 <fputs@plt>
   12604:	bl	1107c <abort@plt>
   12608:	push	{r4, r5, r6, sl, fp, lr}
   1260c:	add	fp, sp, #16
   12610:	mov	r4, r0
   12614:	movw	r0, #29056	; 0x7180
   12618:	movt	r0, #2
   1261c:	cmp	r4, #0
   12620:	moveq	r4, r0
   12624:	bl	10fbc <__errno_location@plt>
   12628:	ldr	r6, [r0]
   1262c:	mov	r5, r0
   12630:	mov	r0, r4
   12634:	mov	r1, #48	; 0x30
   12638:	bl	14934 <close@plt+0x38a0>
   1263c:	str	r6, [r5]
   12640:	pop	{r4, r5, r6, sl, fp, pc}
   12644:	movw	r1, #29056	; 0x7180
   12648:	cmp	r0, #0
   1264c:	movt	r1, #2
   12650:	movne	r1, r0
   12654:	ldr	r0, [r1]
   12658:	bx	lr
   1265c:	movw	r2, #29056	; 0x7180
   12660:	cmp	r0, #0
   12664:	movt	r2, #2
   12668:	movne	r2, r0
   1266c:	str	r1, [r2]
   12670:	bx	lr
   12674:	movw	r3, #29056	; 0x7180
   12678:	cmp	r0, #0
   1267c:	movt	r3, #2
   12680:	movne	r3, r0
   12684:	ubfx	r0, r1, #5, #3
   12688:	and	r1, r1, #31
   1268c:	add	r0, r3, r0, lsl #2
   12690:	ldr	r3, [r0, #8]
   12694:	eor	r2, r2, r3, lsr r1
   12698:	and	r2, r2, #1
   1269c:	eor	r2, r3, r2, lsl r1
   126a0:	str	r2, [r0, #8]
   126a4:	mov	r0, #1
   126a8:	and	r0, r0, r3, lsr r1
   126ac:	bx	lr
   126b0:	movw	r2, #29056	; 0x7180
   126b4:	cmp	r0, #0
   126b8:	movt	r2, #2
   126bc:	movne	r2, r0
   126c0:	ldr	r0, [r2, #4]
   126c4:	str	r1, [r2, #4]
   126c8:	bx	lr
   126cc:	movw	r3, #29056	; 0x7180
   126d0:	cmp	r0, #0
   126d4:	movt	r3, #2
   126d8:	movne	r3, r0
   126dc:	cmp	r1, #0
   126e0:	mov	r0, #10
   126e4:	cmpne	r2, #0
   126e8:	str	r0, [r3]
   126ec:	bne	126fc <close@plt+0x1668>
   126f0:	push	{fp, lr}
   126f4:	mov	fp, sp
   126f8:	bl	1107c <abort@plt>
   126fc:	str	r1, [r3, #40]	; 0x28
   12700:	str	r2, [r3, #44]	; 0x2c
   12704:	bx	lr
   12708:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1270c:	add	fp, sp, #28
   12710:	sub	sp, sp, #20
   12714:	mov	r7, r0
   12718:	ldr	r0, [fp, #8]
   1271c:	movw	r5, #29056	; 0x7180
   12720:	mov	r8, r3
   12724:	mov	r9, r2
   12728:	mov	sl, r1
   1272c:	movt	r5, #2
   12730:	cmp	r0, #0
   12734:	movne	r5, r0
   12738:	bl	10fbc <__errno_location@plt>
   1273c:	mov	r4, r0
   12740:	ldm	r5, {r0, r1}
   12744:	ldr	r2, [r5, #40]	; 0x28
   12748:	ldr	r3, [r5, #44]	; 0x2c
   1274c:	add	r5, r5, #8
   12750:	ldr	r6, [r4]
   12754:	stm	sp, {r0, r1, r5}
   12758:	str	r2, [sp, #12]
   1275c:	str	r3, [sp, #16]
   12760:	mov	r0, r7
   12764:	mov	r1, sl
   12768:	mov	r2, r9
   1276c:	mov	r3, r8
   12770:	bl	12780 <close@plt+0x16ec>
   12774:	str	r6, [r4]
   12778:	sub	sp, fp, #28
   1277c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12780:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12784:	add	fp, sp, #28
   12788:	sub	sp, sp, #156	; 0x9c
   1278c:	str	r0, [fp, #-56]	; 0xffffffc8
   12790:	ldr	r0, [fp, #12]
   12794:	mov	r4, r1
   12798:	str	r3, [sp, #80]	; 0x50
   1279c:	str	r2, [fp, #-84]	; 0xffffffac
   127a0:	and	r1, r0, #4
   127a4:	str	r1, [sp, #24]
   127a8:	and	r1, r0, #1
   127ac:	str	r1, [sp, #28]
   127b0:	ubfx	r7, r0, #1, #1
   127b4:	bl	10f14 <__ctype_get_mb_cur_max@plt>
   127b8:	str	r0, [sp, #32]
   127bc:	ldr	r0, [fp, #24]
   127c0:	ldr	r9, [fp, #8]
   127c4:	mov	r2, #0
   127c8:	mov	r1, #0
   127cc:	mov	r5, #0
   127d0:	str	r2, [sp, #52]	; 0x34
   127d4:	mov	r2, #1
   127d8:	str	r0, [sp, #72]	; 0x48
   127dc:	ldr	r0, [fp, #20]
   127e0:	str	r0, [sp, #64]	; 0x40
   127e4:	mov	r0, #0
   127e8:	str	r0, [sp, #92]	; 0x5c
   127ec:	mov	r0, #0
   127f0:	str	r0, [fp, #-76]	; 0xffffffb4
   127f4:	mov	r0, #0
   127f8:	cmp	r9, #10
   127fc:	str	r1, [sp, #68]	; 0x44
   12800:	bhi	13800 <close@plt+0x276c>
   12804:	add	r1, pc, #28
   12808:	ldr	ip, [fp, #-84]	; 0xffffffac
   1280c:	ldr	lr, [sp, #80]	; 0x50
   12810:	mov	r6, r4
   12814:	mov	r8, #0
   12818:	mov	r3, #1
   1281c:	mov	sl, #0
   12820:	mov	r4, r2
   12824:	ldr	pc, [r1, r9, lsl #2]
   12828:	strdeq	r2, [r1], -r8
   1282c:	andeq	r2, r1, r4, lsr r9
   12830:	andeq	r2, r1, r8, lsl #18
   12834:	strdeq	r2, [r1], -r0
   12838:	andeq	r2, r1, r8, lsr #18
   1283c:	andeq	r2, r1, r0, lsl #19
   12840:	andeq	r2, r1, r8, lsl r9
   12844:	andeq	r2, r1, r0, ror #19
   12848:	andeq	r2, r1, r4, asr r8
   1284c:	andeq	r2, r1, r4, asr r8
   12850:	andeq	r2, r1, ip, ror r8
   12854:	movw	r0, #23684	; 0x5c84
   12858:	mov	r1, r9
   1285c:	movt	r0, #1
   12860:	bl	13f68 <close@plt+0x2ed4>
   12864:	str	r0, [sp, #64]	; 0x40
   12868:	movw	r0, #23686	; 0x5c86
   1286c:	mov	r1, r9
   12870:	movt	r0, #1
   12874:	bl	13f68 <close@plt+0x2ed4>
   12878:	str	r0, [sp, #72]	; 0x48
   1287c:	mov	r8, #0
   12880:	mov	sl, r7
   12884:	tst	r7, #1
   12888:	str	r5, [fp, #-48]	; 0xffffffd0
   1288c:	bne	128c8 <close@plt+0x1834>
   12890:	ldr	r0, [sp, #64]	; 0x40
   12894:	ldrb	r0, [r0]
   12898:	cmp	r0, #0
   1289c:	beq	128c8 <close@plt+0x1834>
   128a0:	ldr	r1, [sp, #64]	; 0x40
   128a4:	mov	r8, #0
   128a8:	add	r1, r1, #1
   128ac:	cmp	r8, r6
   128b0:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   128b4:	strbcc	r0, [r2, r8]
   128b8:	ldrb	r0, [r1, r8]
   128bc:	add	r8, r8, #1
   128c0:	cmp	r0, #0
   128c4:	bne	128ac <close@plt+0x1818>
   128c8:	ldr	r7, [sp, #72]	; 0x48
   128cc:	mov	r0, r7
   128d0:	bl	10fb0 <strlen@plt>
   128d4:	ldr	ip, [fp, #-84]	; 0xffffffac
   128d8:	ldr	lr, [sp, #80]	; 0x50
   128dc:	ldr	r5, [fp, #-48]	; 0xffffffd0
   128e0:	str	r0, [fp, #-76]	; 0xffffffb4
   128e4:	str	r7, [sp, #92]	; 0x5c
   128e8:	mov	r3, #1
   128ec:	b	129e0 <close@plt+0x194c>
   128f0:	mov	r0, #1
   128f4:	b	12934 <close@plt+0x18a0>
   128f8:	mov	r9, #0
   128fc:	mov	r8, #0
   12900:	mov	r3, r0
   12904:	b	129dc <close@plt+0x1948>
   12908:	tst	r7, #1
   1290c:	bne	12934 <close@plt+0x18a0>
   12910:	mov	r3, r0
   12914:	b	1295c <close@plt+0x18c8>
   12918:	mov	r0, #1
   1291c:	mov	r8, #0
   12920:	mov	r9, #5
   12924:	b	12994 <close@plt+0x1900>
   12928:	mov	r3, #1
   1292c:	tst	r7, #1
   12930:	beq	1295c <close@plt+0x18c8>
   12934:	mov	r1, #1
   12938:	mov	r8, #0
   1293c:	mov	r9, #2
   12940:	mov	r3, r0
   12944:	mov	sl, #1
   12948:	str	r1, [fp, #-76]	; 0xffffffb4
   1294c:	movw	r1, #23686	; 0x5c86
   12950:	movt	r1, #1
   12954:	str	r1, [sp, #92]	; 0x5c
   12958:	b	129e0 <close@plt+0x194c>
   1295c:	cmp	r6, #0
   12960:	mov	r8, #1
   12964:	mov	r9, #2
   12968:	ldrne	r1, [fp, #-56]	; 0xffffffc8
   1296c:	movne	r0, #39	; 0x27
   12970:	strbne	r0, [r1]
   12974:	movw	r0, #23686	; 0x5c86
   12978:	movt	r0, #1
   1297c:	b	129d0 <close@plt+0x193c>
   12980:	mov	r9, #5
   12984:	tst	r7, #1
   12988:	beq	129b0 <close@plt+0x191c>
   1298c:	mov	r0, #1
   12990:	mov	r8, #0
   12994:	str	r0, [fp, #-76]	; 0xffffffb4
   12998:	movw	r0, #23682	; 0x5c82
   1299c:	mov	r3, #1
   129a0:	mov	sl, #1
   129a4:	movt	r0, #1
   129a8:	str	r0, [sp, #92]	; 0x5c
   129ac:	b	129e0 <close@plt+0x194c>
   129b0:	cmp	r6, #0
   129b4:	mov	r8, #1
   129b8:	mov	r3, #1
   129bc:	ldrne	r1, [fp, #-56]	; 0xffffffc8
   129c0:	movne	r0, #34	; 0x22
   129c4:	strbne	r0, [r1]
   129c8:	movw	r0, #23682	; 0x5c82
   129cc:	movt	r0, #1
   129d0:	str	r0, [sp, #92]	; 0x5c
   129d4:	mov	r0, #1
   129d8:	str	r0, [fp, #-76]	; 0xffffffb4
   129dc:	mov	sl, #0
   129e0:	ldr	r0, [fp, #16]
   129e4:	mov	r7, #0
   129e8:	str	r9, [fp, #-64]	; 0xffffffc0
   129ec:	str	sl, [fp, #-72]	; 0xffffffb8
   129f0:	str	r3, [sp, #84]	; 0x54
   129f4:	cmp	r0, #0
   129f8:	movwne	r0, #1
   129fc:	and	r0, r0, sl
   12a00:	str	r0, [fp, #-88]	; 0xffffffa8
   12a04:	ldr	r0, [fp, #-76]	; 0xffffffb4
   12a08:	cmp	r0, #0
   12a0c:	movwne	r0, #1
   12a10:	subs	r2, r9, #2
   12a14:	and	r1, r0, sl
   12a18:	str	r2, [fp, #-80]	; 0xffffffb0
   12a1c:	and	r1, r3, r1
   12a20:	str	r1, [sp, #44]	; 0x2c
   12a24:	clz	r1, r2
   12a28:	lsr	r1, r1, #5
   12a2c:	and	r1, r1, sl
   12a30:	str	r1, [sp, #56]	; 0x38
   12a34:	mov	r1, r2
   12a38:	eor	r2, sl, #1
   12a3c:	movwne	r1, #1
   12a40:	str	r2, [sp, #88]	; 0x58
   12a44:	orr	r2, r1, r2
   12a48:	and	r1, r1, r3
   12a4c:	and	r0, r0, r1
   12a50:	str	r2, [sp, #60]	; 0x3c
   12a54:	str	r1, [fp, #-68]	; 0xffffffbc
   12a58:	str	r0, [fp, #-60]	; 0xffffffc4
   12a5c:	eor	r0, r3, #1
   12a60:	str	r0, [sp, #48]	; 0x30
   12a64:	cmn	lr, #1
   12a68:	beq	12a78 <close@plt+0x19e4>
   12a6c:	cmp	r7, lr
   12a70:	bne	12a84 <close@plt+0x19f0>
   12a74:	b	13630 <close@plt+0x259c>
   12a78:	ldrb	r0, [ip, r7]
   12a7c:	cmp	r0, #0
   12a80:	beq	13638 <close@plt+0x25a4>
   12a84:	ldr	r0, [fp, #-60]	; 0xffffffc4
   12a88:	mov	r9, #0
   12a8c:	str	r5, [fp, #-48]	; 0xffffffd0
   12a90:	str	r6, [fp, #-52]	; 0xffffffcc
   12a94:	cmp	r0, #0
   12a98:	beq	12ad8 <close@plt+0x1a44>
   12a9c:	ldr	r0, [fp, #-76]	; 0xffffffb4
   12aa0:	mov	r5, r4
   12aa4:	add	r4, r7, r0
   12aa8:	cmp	r0, #2
   12aac:	bcc	12ac8 <close@plt+0x1a34>
   12ab0:	cmn	lr, #1
   12ab4:	bne	12ac8 <close@plt+0x1a34>
   12ab8:	mov	r0, ip
   12abc:	bl	10fb0 <strlen@plt>
   12ac0:	ldr	ip, [fp, #-84]	; 0xffffffac
   12ac4:	mov	lr, r0
   12ac8:	cmp	r4, lr
   12acc:	bls	12ae0 <close@plt+0x1a4c>
   12ad0:	mov	r6, #0
   12ad4:	b	12b20 <close@plt+0x1a8c>
   12ad8:	mov	r6, #0
   12adc:	b	12b24 <close@plt+0x1a90>
   12ae0:	ldr	r1, [sp, #92]	; 0x5c
   12ae4:	ldr	r2, [fp, #-76]	; 0xffffffb4
   12ae8:	add	r0, ip, r7
   12aec:	mov	r4, lr
   12af0:	bl	10ec0 <memcmp@plt>
   12af4:	ldr	r2, [sp, #88]	; 0x58
   12af8:	cmp	r0, #0
   12afc:	mov	r1, r0
   12b00:	movwne	r1, #1
   12b04:	orr	r1, r1, r2
   12b08:	tst	r1, #1
   12b0c:	beq	136cc <close@plt+0x2638>
   12b10:	ldr	ip, [fp, #-84]	; 0xffffffac
   12b14:	clz	r0, r0
   12b18:	mov	lr, r4
   12b1c:	lsr	r6, r0, #5
   12b20:	mov	r4, r5
   12b24:	ldrb	r5, [ip, r7]
   12b28:	cmp	r5, #126	; 0x7e
   12b2c:	bhi	12ef4 <close@plt+0x1e60>
   12b30:	add	r3, pc, #16
   12b34:	mov	sl, #1
   12b38:	mov	r2, #110	; 0x6e
   12b3c:	mov	r0, #97	; 0x61
   12b40:	mov	r1, #0
   12b44:	ldr	pc, [r3, r5, lsl #2]
   12b48:	ldrdeq	r2, [r1], -r8
   12b4c:	strdeq	r2, [r1], -r4
   12b50:	strdeq	r2, [r1], -r4
   12b54:	strdeq	r2, [r1], -r4
   12b58:	strdeq	r2, [r1], -r4
   12b5c:	strdeq	r2, [r1], -r4
   12b60:	strdeq	r2, [r1], -r4
   12b64:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   12b68:			; <UNDEFINED> instruction: 0x00012db8
   12b6c:			; <UNDEFINED> instruction: 0x00012db0
   12b70:	andeq	r2, r1, r4, asr #27
   12b74:	andeq	r2, r1, r8, asr #28
   12b78:	andeq	r2, r1, r8, lsr #27
   12b7c:	andeq	r2, r1, r0, asr #27
   12b80:	strdeq	r2, [r1], -r4
   12b84:	strdeq	r2, [r1], -r4
   12b88:	strdeq	r2, [r1], -r4
   12b8c:	strdeq	r2, [r1], -r4
   12b90:	strdeq	r2, [r1], -r4
   12b94:	strdeq	r2, [r1], -r4
   12b98:	strdeq	r2, [r1], -r4
   12b9c:	strdeq	r2, [r1], -r4
   12ba0:	strdeq	r2, [r1], -r4
   12ba4:	strdeq	r2, [r1], -r4
   12ba8:	strdeq	r2, [r1], -r4
   12bac:	strdeq	r2, [r1], -r4
   12bb0:	strdeq	r2, [r1], -r4
   12bb4:	strdeq	r2, [r1], -r4
   12bb8:	strdeq	r2, [r1], -r4
   12bbc:	strdeq	r2, [r1], -r4
   12bc0:	strdeq	r2, [r1], -r4
   12bc4:	strdeq	r2, [r1], -r4
   12bc8:	andeq	r2, r1, r8, asr pc
   12bcc:	andeq	r2, r1, ip, asr pc
   12bd0:	andeq	r2, r1, ip, asr pc
   12bd4:	andeq	r2, r1, r8, asr sp
   12bd8:	andeq	r2, r1, ip, asr pc
   12bdc:	andeq	r2, r1, r4, asr #26
   12be0:	andeq	r2, r1, ip, asr pc
   12be4:	andeq	r2, r1, r0, asr lr
   12be8:	andeq	r2, r1, ip, asr pc
   12bec:	andeq	r2, r1, ip, asr pc
   12bf0:	andeq	r2, r1, ip, asr pc
   12bf4:	andeq	r2, r1, r4, asr #26
   12bf8:	andeq	r2, r1, r4, asr #26
   12bfc:	andeq	r2, r1, r4, asr #26
   12c00:	andeq	r2, r1, r4, asr #26
   12c04:	andeq	r2, r1, r4, asr #26
   12c08:	andeq	r2, r1, r4, asr #26
   12c0c:	andeq	r2, r1, r4, asr #26
   12c10:	andeq	r2, r1, r4, asr #26
   12c14:	andeq	r2, r1, r4, asr #26
   12c18:	andeq	r2, r1, r4, asr #26
   12c1c:	andeq	r2, r1, r4, asr #26
   12c20:	andeq	r2, r1, r4, asr #26
   12c24:	andeq	r2, r1, r4, asr #26
   12c28:	andeq	r2, r1, r4, asr #26
   12c2c:	andeq	r2, r1, r4, asr #26
   12c30:	andeq	r2, r1, r4, asr #26
   12c34:	andeq	r2, r1, ip, asr pc
   12c38:	andeq	r2, r1, ip, asr pc
   12c3c:	andeq	r2, r1, ip, asr pc
   12c40:	andeq	r2, r1, ip, asr pc
   12c44:	andeq	r2, r1, ip, lsl lr
   12c48:	strdeq	r2, [r1], -r4
   12c4c:	andeq	r2, r1, r4, asr #26
   12c50:	andeq	r2, r1, r4, asr #26
   12c54:	andeq	r2, r1, r4, asr #26
   12c58:	andeq	r2, r1, r4, asr #26
   12c5c:	andeq	r2, r1, r4, asr #26
   12c60:	andeq	r2, r1, r4, asr #26
   12c64:	andeq	r2, r1, r4, asr #26
   12c68:	andeq	r2, r1, r4, asr #26
   12c6c:	andeq	r2, r1, r4, asr #26
   12c70:	andeq	r2, r1, r4, asr #26
   12c74:	andeq	r2, r1, r4, asr #26
   12c78:	andeq	r2, r1, r4, asr #26
   12c7c:	andeq	r2, r1, r4, asr #26
   12c80:	andeq	r2, r1, r4, asr #26
   12c84:	andeq	r2, r1, r4, asr #26
   12c88:	andeq	r2, r1, r4, asr #26
   12c8c:	andeq	r2, r1, r4, asr #26
   12c90:	andeq	r2, r1, r4, asr #26
   12c94:	andeq	r2, r1, r4, asr #26
   12c98:	andeq	r2, r1, r4, asr #26
   12c9c:	andeq	r2, r1, r4, asr #26
   12ca0:	andeq	r2, r1, r4, asr #26
   12ca4:	andeq	r2, r1, r4, asr #26
   12ca8:	andeq	r2, r1, r4, asr #26
   12cac:	andeq	r2, r1, r4, asr #26
   12cb0:	andeq	r2, r1, r4, asr #26
   12cb4:	andeq	r2, r1, ip, asr pc
   12cb8:	andeq	r2, r1, r4, lsl #27
   12cbc:	andeq	r2, r1, r4, asr #26
   12cc0:	andeq	r2, r1, ip, asr pc
   12cc4:	andeq	r2, r1, r4, asr #26
   12cc8:	andeq	r2, r1, ip, asr pc
   12ccc:	andeq	r2, r1, r4, asr #26
   12cd0:	andeq	r2, r1, r4, asr #26
   12cd4:	andeq	r2, r1, r4, asr #26
   12cd8:	andeq	r2, r1, r4, asr #26
   12cdc:	andeq	r2, r1, r4, asr #26
   12ce0:	andeq	r2, r1, r4, asr #26
   12ce4:	andeq	r2, r1, r4, asr #26
   12ce8:	andeq	r2, r1, r4, asr #26
   12cec:	andeq	r2, r1, r4, asr #26
   12cf0:	andeq	r2, r1, r4, asr #26
   12cf4:	andeq	r2, r1, r4, asr #26
   12cf8:	andeq	r2, r1, r4, asr #26
   12cfc:	andeq	r2, r1, r4, asr #26
   12d00:	andeq	r2, r1, r4, asr #26
   12d04:	andeq	r2, r1, r4, asr #26
   12d08:	andeq	r2, r1, r4, asr #26
   12d0c:	andeq	r2, r1, r4, asr #26
   12d10:	andeq	r2, r1, r4, asr #26
   12d14:	andeq	r2, r1, r4, asr #26
   12d18:	andeq	r2, r1, r4, asr #26
   12d1c:	andeq	r2, r1, r4, asr #26
   12d20:	andeq	r2, r1, r4, asr #26
   12d24:	andeq	r2, r1, r4, asr #26
   12d28:	andeq	r2, r1, r4, asr #26
   12d2c:	andeq	r2, r1, r4, asr #26
   12d30:	andeq	r2, r1, r4, asr #26
   12d34:	andeq	r2, r1, r8, ror #26
   12d38:	andeq	r2, r1, ip, asr pc
   12d3c:	andeq	r2, r1, r8, ror #26
   12d40:	andeq	r2, r1, r8, asr sp
   12d44:	ldr	r0, [fp, #-68]	; 0xffffffbc
   12d48:	cmp	r0, #0
   12d4c:	beq	12fac <close@plt+0x1f18>
   12d50:	ldr	r0, [fp, #16]
   12d54:	b	12fb0 <close@plt+0x1f1c>
   12d58:	mov	sl, #0
   12d5c:	cmp	r7, #0
   12d60:	bne	131c8 <close@plt+0x2134>
   12d64:	b	12f58 <close@plt+0x1ec4>
   12d68:	mov	sl, #0
   12d6c:	cmn	lr, #1
   12d70:	beq	12f44 <close@plt+0x1eb0>
   12d74:	cmp	r7, #0
   12d78:	cmpeq	lr, #1
   12d7c:	bne	131c8 <close@plt+0x2134>
   12d80:	b	12f58 <close@plt+0x1ec4>
   12d84:	ldr	r0, [fp, #-64]	; 0xffffffc0
   12d88:	cmp	r0, #2
   12d8c:	bne	12f7c <close@plt+0x1ee8>
   12d90:	ldr	r0, [fp, #-72]	; 0xffffffb8
   12d94:	tst	r0, #1
   12d98:	bne	136e8 <close@plt+0x2654>
   12d9c:	mov	r9, #0
   12da0:	mov	r0, #92	; 0x5c
   12da4:	b	12f90 <close@plt+0x1efc>
   12da8:	mov	r0, #102	; 0x66
   12dac:	b	12f98 <close@plt+0x1f04>
   12db0:	mov	r2, #116	; 0x74
   12db4:	b	12dc4 <close@plt+0x1d30>
   12db8:	mov	r0, #98	; 0x62
   12dbc:	b	12f98 <close@plt+0x1f04>
   12dc0:	mov	r2, #114	; 0x72
   12dc4:	ldr	r0, [sp, #60]	; 0x3c
   12dc8:	tst	r0, #1
   12dcc:	mov	r0, r2
   12dd0:	bne	12f98 <close@plt+0x1f04>
   12dd4:	b	136e8 <close@plt+0x2654>
   12dd8:	ldr	r0, [sp, #84]	; 0x54
   12ddc:	tst	r0, #1
   12de0:	beq	13084 <close@plt+0x1ff0>
   12de4:	ldr	r0, [fp, #-72]	; 0xffffffb8
   12de8:	tst	r0, #1
   12dec:	bne	137f0 <close@plt+0x275c>
   12df0:	ldr	r0, [fp, #-64]	; 0xffffffc0
   12df4:	ldr	r3, [fp, #-48]	; 0xffffffd0
   12df8:	ldr	r1, [fp, #-52]	; 0xffffffcc
   12dfc:	cmp	r0, #2
   12e00:	ldr	r0, [fp, #-80]	; 0xffffffb0
   12e04:	movwne	r0, #1
   12e08:	orr	r0, r0, r3
   12e0c:	tst	r0, #1
   12e10:	beq	13504 <close@plt+0x2470>
   12e14:	mov	r0, r8
   12e18:	b	13544 <close@plt+0x24b0>
   12e1c:	ldr	r0, [fp, #-64]	; 0xffffffc0
   12e20:	mov	r9, #0
   12e24:	mov	r5, #63	; 0x3f
   12e28:	cmp	r0, #5
   12e2c:	beq	131d0 <close@plt+0x213c>
   12e30:	cmp	r0, #2
   12e34:	bne	13290 <close@plt+0x21fc>
   12e38:	ldr	r0, [fp, #-72]	; 0xffffffb8
   12e3c:	tst	r0, #1
   12e40:	beq	13294 <close@plt+0x2200>
   12e44:	b	136e8 <close@plt+0x2654>
   12e48:	mov	r0, #118	; 0x76
   12e4c:	b	12f98 <close@plt+0x1f04>
   12e50:	mov	r0, #1
   12e54:	mov	r5, #39	; 0x27
   12e58:	str	r0, [sp, #52]	; 0x34
   12e5c:	ldr	r0, [fp, #-64]	; 0xffffffc0
   12e60:	cmp	r0, #2
   12e64:	bne	12eec <close@plt+0x1e58>
   12e68:	ldr	r0, [fp, #-72]	; 0xffffffb8
   12e6c:	tst	r0, #1
   12e70:	bne	136e8 <close@plt+0x2654>
   12e74:	ldr	r3, [sp, #68]	; 0x44
   12e78:	ldr	r2, [fp, #-52]	; 0xffffffcc
   12e7c:	mov	r9, #0
   12e80:	clz	r1, r2
   12e84:	cmp	r3, #0
   12e88:	mov	r0, r3
   12e8c:	movwne	r0, #1
   12e90:	lsr	r1, r1, #5
   12e94:	orrs	r0, r0, r1
   12e98:	moveq	r3, r2
   12e9c:	moveq	r2, r0
   12ea0:	cmp	r8, r2
   12ea4:	str	r3, [sp, #68]	; 0x44
   12ea8:	str	r2, [fp, #-52]	; 0xffffffcc
   12eac:	ldrcc	r1, [fp, #-56]	; 0xffffffc8
   12eb0:	movcc	r0, #39	; 0x27
   12eb4:	strbcc	r0, [r1, r8]
   12eb8:	add	r0, r8, #1
   12ebc:	cmp	r0, r2
   12ec0:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   12ec4:	movcc	r1, #92	; 0x5c
   12ec8:	strbcc	r1, [r3, r0]
   12ecc:	add	r0, r8, #2
   12ed0:	add	r8, r8, #3
   12ed4:	cmp	r0, r2
   12ed8:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   12edc:	movcc	r1, #39	; 0x27
   12ee0:	strbcc	r1, [r2, r0]
   12ee4:	mov	r0, #0
   12ee8:	str	r0, [fp, #-48]	; 0xffffffd0
   12eec:	mov	sl, #1
   12ef0:	b	12d44 <close@plt+0x1cb0>
   12ef4:	ldr	r0, [sp, #32]
   12ef8:	cmp	r0, #1
   12efc:	bne	130a8 <close@plt+0x2014>
   12f00:	str	lr, [sp, #80]	; 0x50
   12f04:	bl	10f98 <__ctype_b_loc@plt>
   12f08:	ldr	r0, [r0]
   12f0c:	ldr	ip, [fp, #-84]	; 0xffffffac
   12f10:	mov	r1, #1
   12f14:	add	r0, r0, r5, lsl #1
   12f18:	ldrb	r0, [r0, #1]
   12f1c:	ubfx	sl, r0, #6, #1
   12f20:	ldr	r0, [sp, #48]	; 0x30
   12f24:	mov	r2, r1
   12f28:	cmp	r1, #1
   12f2c:	orr	r0, sl, r0
   12f30:	bhi	1329c <close@plt+0x2208>
   12f34:	tst	r0, #1
   12f38:	beq	1329c <close@plt+0x2208>
   12f3c:	ldr	lr, [sp, #80]	; 0x50
   12f40:	b	12d44 <close@plt+0x1cb0>
   12f44:	cmp	r7, #0
   12f48:	bne	131c4 <close@plt+0x2130>
   12f4c:	ldrb	r0, [ip, #1]
   12f50:	cmp	r0, #0
   12f54:	bne	131c4 <close@plt+0x2130>
   12f58:	mov	r1, #1
   12f5c:	ldr	r0, [fp, #-64]	; 0xffffffc0
   12f60:	cmp	r0, #2
   12f64:	bne	12f74 <close@plt+0x1ee0>
   12f68:	ldr	r0, [fp, #-72]	; 0xffffffb8
   12f6c:	tst	r0, #1
   12f70:	bne	136e8 <close@plt+0x2654>
   12f74:	mov	sl, r1
   12f78:	b	12d44 <close@plt+0x1cb0>
   12f7c:	ldr	r1, [sp, #44]	; 0x2c
   12f80:	mov	r9, #0
   12f84:	mov	r0, #92	; 0x5c
   12f88:	cmp	r1, #0
   12f8c:	beq	12f98 <close@plt+0x1f04>
   12f90:	mov	sl, #0
   12f94:	b	134b0 <close@plt+0x241c>
   12f98:	ldr	r1, [sp, #84]	; 0x54
   12f9c:	mov	sl, #0
   12fa0:	mov	r9, #0
   12fa4:	tst	r1, #1
   12fa8:	bne	12fe4 <close@plt+0x1f50>
   12fac:	ldr	r0, [fp, #-88]	; 0xffffffa8
   12fb0:	cmp	r0, #0
   12fb4:	mov	r0, r5
   12fb8:	beq	12fdc <close@plt+0x1f48>
   12fbc:	ldr	r1, [fp, #16]
   12fc0:	ubfx	r0, r5, #5, #3
   12fc4:	mov	r2, #1
   12fc8:	ldr	r0, [r1, r0, lsl #2]
   12fcc:	and	r1, r5, #31
   12fd0:	tst	r0, r2, lsl r1
   12fd4:	mov	r0, r5
   12fd8:	bne	12fe4 <close@plt+0x1f50>
   12fdc:	cmp	r6, #0
   12fe0:	beq	134b0 <close@plt+0x241c>
   12fe4:	ldr	r1, [fp, #-72]	; 0xffffffb8
   12fe8:	ldr	r6, [fp, #-52]	; 0xffffffcc
   12fec:	tst	r1, #1
   12ff0:	bne	136c4 <close@plt+0x2630>
   12ff4:	ldr	r1, [fp, #-64]	; 0xffffffc0
   12ff8:	ldr	r5, [fp, #-48]	; 0xffffffd0
   12ffc:	cmp	r1, #2
   13000:	ldr	r1, [fp, #-80]	; 0xffffffb0
   13004:	movwne	r1, #1
   13008:	orr	r1, r1, r5
   1300c:	tst	r1, #1
   13010:	bne	13054 <close@plt+0x1fc0>
   13014:	cmp	r8, r6
   13018:	mov	r5, #1
   1301c:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   13020:	movcc	r1, #39	; 0x27
   13024:	strbcc	r1, [r2, r8]
   13028:	add	r1, r8, #1
   1302c:	cmp	r1, r6
   13030:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   13034:	movcc	r2, #36	; 0x24
   13038:	strbcc	r2, [r3, r1]
   1303c:	add	r1, r8, #2
   13040:	add	r8, r8, #3
   13044:	cmp	r1, r6
   13048:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   1304c:	movcc	r2, #39	; 0x27
   13050:	strbcc	r2, [r3, r1]
   13054:	cmp	r8, r6
   13058:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   1305c:	movcc	r1, #92	; 0x5c
   13060:	strbcc	r1, [r2, r8]
   13064:	add	r8, r8, #1
   13068:	cmp	r8, r6
   1306c:	and	r4, r4, sl
   13070:	ldrcc	r1, [fp, #-56]	; 0xffffffc8
   13074:	strbcc	r0, [r1, r8]
   13078:	add	r8, r8, #1
   1307c:	add	r7, r7, #1
   13080:	b	12a64 <close@plt+0x19d0>
   13084:	ldr	r0, [sp, #28]
   13088:	mov	sl, #0
   1308c:	mov	r9, #0
   13090:	mov	r5, #0
   13094:	cmp	r0, #0
   13098:	beq	12fac <close@plt+0x1f18>
   1309c:	ldr	r6, [fp, #-52]	; 0xffffffcc
   130a0:	ldr	r5, [fp, #-48]	; 0xffffffd0
   130a4:	b	1307c <close@plt+0x1fe8>
   130a8:	mov	r0, #0
   130ac:	cmn	lr, #1
   130b0:	str	r6, [sp, #76]	; 0x4c
   130b4:	str	r4, [sp, #20]
   130b8:	str	r0, [fp, #-36]	; 0xffffffdc
   130bc:	str	r0, [fp, #-40]	; 0xffffffd8
   130c0:	bne	130d4 <close@plt+0x2040>
   130c4:	mov	r0, ip
   130c8:	bl	10fb0 <strlen@plt>
   130cc:	ldr	ip, [fp, #-84]	; 0xffffffac
   130d0:	mov	lr, r0
   130d4:	add	r0, ip, r7
   130d8:	mov	sl, #1
   130dc:	mov	r6, #0
   130e0:	sub	r4, fp, #40	; 0x28
   130e4:	str	lr, [sp, #80]	; 0x50
   130e8:	str	r0, [sp, #36]	; 0x24
   130ec:	str	r6, [sp, #40]	; 0x28
   130f0:	add	r6, r6, r7
   130f4:	sub	r0, fp, #44	; 0x2c
   130f8:	mov	r3, r4
   130fc:	add	r1, ip, r6
   13100:	sub	r2, lr, r6
   13104:	bl	14f84 <close@plt+0x3ef0>
   13108:	cmp	r0, #0
   1310c:	beq	13618 <close@plt+0x2584>
   13110:	cmn	r0, #1
   13114:	beq	135d8 <close@plt+0x2544>
   13118:	ldr	lr, [sp, #80]	; 0x50
   1311c:	cmn	r0, #2
   13120:	beq	135e0 <close@plt+0x254c>
   13124:	ldr	r2, [sp, #56]	; 0x38
   13128:	cmp	r0, #2
   1312c:	mov	r1, #0
   13130:	movwcc	r1, #1
   13134:	eor	r2, r2, #1
   13138:	orrs	r1, r2, r1
   1313c:	bne	13188 <close@plt+0x20f4>
   13140:	ldr	r1, [sp, #40]	; 0x28
   13144:	ldr	r2, [sp, #36]	; 0x24
   13148:	add	ip, r2, r1
   1314c:	mov	r2, #1
   13150:	ldrb	r3, [ip, r2]
   13154:	sub	r6, r3, #94	; 0x5e
   13158:	cmp	r6, #30
   1315c:	bhi	13170 <close@plt+0x20dc>
   13160:	mov	r4, #1
   13164:	mov	r1, #1073741829	; 0x40000005
   13168:	tst	r1, r4, lsl r6
   1316c:	bne	136e4 <close@plt+0x2650>
   13170:	sub	r3, r3, #91	; 0x5b
   13174:	cmp	r3, #2
   13178:	bcc	136e4 <close@plt+0x2650>
   1317c:	add	r2, r2, #1
   13180:	cmp	r2, r0
   13184:	bcc	13150 <close@plt+0x20bc>
   13188:	ldr	r6, [sp, #40]	; 0x28
   1318c:	add	r6, r0, r6
   13190:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13194:	bl	10efc <iswprint@plt>
   13198:	cmp	r0, #0
   1319c:	sub	r4, fp, #40	; 0x28
   131a0:	movwne	r0, #1
   131a4:	and	sl, sl, r0
   131a8:	mov	r0, r4
   131ac:	bl	10ea8 <mbsinit@plt>
   131b0:	ldr	lr, [sp, #80]	; 0x50
   131b4:	ldr	ip, [fp, #-84]	; 0xffffffac
   131b8:	cmp	r0, #0
   131bc:	beq	130ec <close@plt+0x2058>
   131c0:	b	13620 <close@plt+0x258c>
   131c4:	mvn	lr, #0
   131c8:	mov	r9, #0
   131cc:	b	12d44 <close@plt+0x1cb0>
   131d0:	ldr	r0, [sp, #24]
   131d4:	cmp	r0, #0
   131d8:	beq	13290 <close@plt+0x21fc>
   131dc:	add	r0, r7, #2
   131e0:	cmp	r0, lr
   131e4:	bcs	13290 <close@plt+0x21fc>
   131e8:	add	r1, ip, r7
   131ec:	ldrb	r1, [r1, #1]
   131f0:	cmp	r1, #63	; 0x3f
   131f4:	bne	13290 <close@plt+0x21fc>
   131f8:	ldrb	r5, [ip, r0]
   131fc:	sub	r1, r5, #33	; 0x21
   13200:	cmp	r1, #29
   13204:	bhi	13290 <close@plt+0x21fc>
   13208:	movw	r3, #20929	; 0x51c1
   1320c:	mov	r2, #1
   13210:	movt	r3, #14336	; 0x3800
   13214:	tst	r3, r2, lsl r1
   13218:	beq	13290 <close@plt+0x21fc>
   1321c:	ldr	r1, [fp, #-72]	; 0xffffffb8
   13220:	tst	r1, #1
   13224:	bne	137f8 <close@plt+0x2764>
   13228:	ldr	r1, [fp, #-52]	; 0xffffffcc
   1322c:	mov	r7, r0
   13230:	cmp	r8, r1
   13234:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   13238:	movcc	r1, #63	; 0x3f
   1323c:	strbcc	r1, [r2, r8]
   13240:	ldr	r2, [fp, #-52]	; 0xffffffcc
   13244:	add	r1, r8, #1
   13248:	cmp	r1, r2
   1324c:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   13250:	movcc	r2, #34	; 0x22
   13254:	strbcc	r2, [r3, r1]
   13258:	ldr	r2, [fp, #-52]	; 0xffffffcc
   1325c:	add	r1, r8, #2
   13260:	cmp	r1, r2
   13264:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   13268:	movcc	r2, #34	; 0x22
   1326c:	strbcc	r2, [r3, r1]
   13270:	ldr	r2, [fp, #-52]	; 0xffffffcc
   13274:	add	r1, r8, #3
   13278:	add	r8, r8, #4
   1327c:	cmp	r1, r2
   13280:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   13284:	movcc	r2, #63	; 0x3f
   13288:	strbcc	r2, [r3, r1]
   1328c:	b	13294 <close@plt+0x2200>
   13290:	mov	r5, #63	; 0x3f
   13294:	mov	sl, #0
   13298:	b	12d44 <close@plt+0x1cb0>
   1329c:	str	r0, [sp, #40]	; 0x28
   132a0:	add	r0, r2, r7
   132a4:	str	r6, [sp, #76]	; 0x4c
   132a8:	add	r1, r7, #1
   132ac:	ldr	lr, [sp, #80]	; 0x50
   132b0:	ldr	r7, [fp, #-64]	; 0xffffffc0
   132b4:	ldr	r6, [fp, #-52]	; 0xffffffcc
   132b8:	mov	r3, #0
   132bc:	str	r0, [sp, #36]	; 0x24
   132c0:	ldr	r0, [fp, #-48]	; 0xffffffd0
   132c4:	b	13358 <close@plt+0x22c4>
   132c8:	str	r0, [sp, #76]	; 0x4c
   132cc:	ldr	r0, [fp, #-48]	; 0xffffffd0
   132d0:	cmp	r9, #0
   132d4:	movwne	r9, #1
   132d8:	mvn	r7, r0
   132dc:	orr	r7, r7, r9
   132e0:	tst	r7, #1
   132e4:	bne	13334 <close@plt+0x22a0>
   132e8:	ldr	r6, [fp, #-52]	; 0xffffffcc
   132ec:	cmp	r8, r6
   132f0:	bcs	13308 <close@plt+0x2274>
   132f4:	ldr	r7, [fp, #-56]	; 0xffffffc8
   132f8:	mov	r2, r4
   132fc:	mov	r4, #39	; 0x27
   13300:	strb	r4, [r7, r8]
   13304:	mov	r4, r2
   13308:	add	r7, r8, #1
   1330c:	cmp	r7, r6
   13310:	bcs	13328 <close@plt+0x2294>
   13314:	ldr	r0, [fp, #-56]	; 0xffffffc8
   13318:	mov	r2, r4
   1331c:	mov	r4, #39	; 0x27
   13320:	strb	r4, [r0, r7]
   13324:	mov	r4, r2
   13328:	add	r8, r8, #2
   1332c:	mov	r0, #0
   13330:	b	1333c <close@plt+0x22a8>
   13334:	ldr	r6, [fp, #-52]	; 0xffffffcc
   13338:	ldr	r0, [fp, #-48]	; 0xffffffd0
   1333c:	cmp	r8, r6
   13340:	ldr	r7, [fp, #-64]	; 0xffffffc0
   13344:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   13348:	strbcc	r5, [r2, r8]
   1334c:	add	r8, r8, #1
   13350:	ldrb	r5, [ip, r1]
   13354:	add	r1, r1, #1
   13358:	ldr	r2, [sp, #40]	; 0x28
   1335c:	tst	r2, #1
   13360:	beq	1339c <close@plt+0x2308>
   13364:	ldr	r2, [sp, #76]	; 0x4c
   13368:	str	r0, [fp, #-48]	; 0xffffffd0
   1336c:	tst	r2, #1
   13370:	beq	13394 <close@plt+0x2300>
   13374:	cmp	r8, r6
   13378:	bcs	13390 <close@plt+0x22fc>
   1337c:	ldr	r6, [fp, #-56]	; 0xffffffc8
   13380:	mov	r2, r4
   13384:	mov	r4, #92	; 0x5c
   13388:	strb	r4, [r6, r8]
   1338c:	mov	r4, r2
   13390:	add	r8, r8, #1
   13394:	mov	r0, #0
   13398:	b	13490 <close@plt+0x23fc>
   1339c:	ldr	r2, [fp, #-72]	; 0xffffffb8
   133a0:	tst	r2, #1
   133a4:	bne	136f0 <close@plt+0x265c>
   133a8:	ldr	r3, [fp, #-80]	; 0xffffffb0
   133ac:	cmp	r7, #2
   133b0:	movwne	r3, #1
   133b4:	orr	r3, r3, r0
   133b8:	tst	r3, #1
   133bc:	bne	13418 <close@plt+0x2384>
   133c0:	cmp	r8, r6
   133c4:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   133c8:	movcc	r3, #39	; 0x27
   133cc:	strbcc	r3, [r2, r8]
   133d0:	add	r3, r8, #1
   133d4:	cmp	r3, r6
   133d8:	bcs	133f0 <close@plt+0x235c>
   133dc:	ldr	r2, [fp, #-56]	; 0xffffffc8
   133e0:	mov	r7, r4
   133e4:	mov	r4, #36	; 0x24
   133e8:	strb	r4, [r2, r3]
   133ec:	mov	r4, r7
   133f0:	add	r3, r8, #2
   133f4:	cmp	r3, r6
   133f8:	bcs	13410 <close@plt+0x237c>
   133fc:	ldr	r2, [fp, #-56]	; 0xffffffc8
   13400:	mov	r7, r4
   13404:	mov	r4, #39	; 0x27
   13408:	strb	r4, [r2, r3]
   1340c:	mov	r4, r7
   13410:	add	r8, r8, #3
   13414:	mov	r0, #1
   13418:	cmp	r8, r6
   1341c:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   13420:	movcc	r3, #92	; 0x5c
   13424:	strbcc	r3, [r2, r8]
   13428:	add	r3, r8, #1
   1342c:	cmp	r3, r6
   13430:	bcs	13450 <close@plt+0x23bc>
   13434:	mov	r2, r4
   13438:	and	r7, r5, #192	; 0xc0
   1343c:	mov	r4, #48	; 0x30
   13440:	orr	r7, r4, r7, lsr #6
   13444:	mov	r4, r2
   13448:	ldr	r2, [fp, #-56]	; 0xffffffc8
   1344c:	strb	r7, [r2, r3]
   13450:	add	r3, r8, #2
   13454:	cmp	r3, r6
   13458:	bcs	13478 <close@plt+0x23e4>
   1345c:	ldr	r2, [fp, #-56]	; 0xffffffc8
   13460:	mov	r6, r4
   13464:	lsr	r7, r5, #3
   13468:	mov	r4, #6
   1346c:	bfi	r7, r4, #3, #29
   13470:	mov	r4, r6
   13474:	strb	r7, [r2, r3]
   13478:	str	r0, [fp, #-48]	; 0xffffffd0
   1347c:	ldr	r0, [sp, #76]	; 0x4c
   13480:	mov	r3, #6
   13484:	add	r8, r8, #3
   13488:	bfi	r5, r3, #3, #29
   1348c:	mov	r3, #1
   13490:	ldr	r2, [sp, #36]	; 0x24
   13494:	and	r9, r3, #1
   13498:	cmp	r2, r1
   1349c:	bhi	132c8 <close@plt+0x2234>
   134a0:	cmp	r9, #0
   134a4:	sub	r7, r1, #1
   134a8:	mov	r0, r5
   134ac:	movwne	r9, #1
   134b0:	cmp	r9, #0
   134b4:	bne	134f8 <close@plt+0x2464>
   134b8:	ldr	r5, [fp, #-48]	; 0xffffffd0
   134bc:	ldr	r6, [fp, #-52]	; 0xffffffcc
   134c0:	tst	r5, #1
   134c4:	beq	13068 <close@plt+0x1fd4>
   134c8:	cmp	r8, r6
   134cc:	mov	r5, #0
   134d0:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   134d4:	movcc	r1, #39	; 0x27
   134d8:	strbcc	r1, [r2, r8]
   134dc:	add	r1, r8, #1
   134e0:	add	r8, r8, #2
   134e4:	cmp	r1, r6
   134e8:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   134ec:	movcc	r2, #39	; 0x27
   134f0:	strbcc	r2, [r3, r1]
   134f4:	b	13068 <close@plt+0x1fd4>
   134f8:	ldr	r6, [fp, #-52]	; 0xffffffcc
   134fc:	ldr	r5, [fp, #-48]	; 0xffffffd0
   13500:	b	13068 <close@plt+0x1fd4>
   13504:	cmp	r8, r1
   13508:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   1350c:	movcc	r0, #39	; 0x27
   13510:	strbcc	r0, [r2, r8]
   13514:	add	r0, r8, #1
   13518:	cmp	r0, r1
   1351c:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   13520:	movcc	r2, #36	; 0x24
   13524:	strbcc	r2, [r3, r0]
   13528:	add	r0, r8, #2
   1352c:	cmp	r0, r1
   13530:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   13534:	movcc	r2, #39	; 0x27
   13538:	strbcc	r2, [r3, r0]
   1353c:	add	r0, r8, #3
   13540:	mov	r3, #1
   13544:	cmp	r0, r1
   13548:	add	r8, r0, #1
   1354c:	str	r3, [fp, #-48]	; 0xffffffd0
   13550:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   13554:	movcc	r1, #92	; 0x5c
   13558:	strbcc	r1, [r2, r0]
   1355c:	ldr	r1, [fp, #-64]	; 0xffffffc0
   13560:	cmp	r1, #2
   13564:	beq	135c8 <close@plt+0x2534>
   13568:	add	r1, r7, #1
   1356c:	mov	sl, #0
   13570:	mov	r9, #1
   13574:	mov	r5, #48	; 0x30
   13578:	cmp	r1, lr
   1357c:	bcs	12d44 <close@plt+0x1cb0>
   13580:	ldrb	r1, [ip, r1]
   13584:	sub	r1, r1, #48	; 0x30
   13588:	uxtb	r1, r1
   1358c:	cmp	r1, #9
   13590:	bhi	12d44 <close@plt+0x1cb0>
   13594:	ldr	r1, [fp, #-52]	; 0xffffffcc
   13598:	cmp	r8, r1
   1359c:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   135a0:	movcc	r1, #48	; 0x30
   135a4:	strbcc	r1, [r2, r8]
   135a8:	ldr	r2, [fp, #-52]	; 0xffffffcc
   135ac:	add	r1, r0, #2
   135b0:	add	r8, r0, #3
   135b4:	cmp	r1, r2
   135b8:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   135bc:	movcc	r2, #48	; 0x30
   135c0:	strbcc	r2, [r3, r1]
   135c4:	b	12d44 <close@plt+0x1cb0>
   135c8:	mov	r0, #48	; 0x30
   135cc:	mov	r9, #1
   135d0:	mov	sl, #0
   135d4:	b	12fdc <close@plt+0x1f48>
   135d8:	mov	sl, #0
   135dc:	b	13618 <close@plt+0x2584>
   135e0:	mov	sl, #0
   135e4:	cmp	lr, r6
   135e8:	bls	13618 <close@plt+0x2584>
   135ec:	ldr	ip, [fp, #-84]	; 0xffffffac
   135f0:	ldr	r6, [sp, #40]	; 0x28
   135f4:	ldr	r0, [sp, #36]	; 0x24
   135f8:	ldrb	r0, [r0, r6]
   135fc:	cmp	r0, #0
   13600:	beq	13620 <close@plt+0x258c>
   13604:	add	r6, r6, #1
   13608:	add	r0, r7, r6
   1360c:	cmp	r0, lr
   13610:	bcc	135f4 <close@plt+0x2560>
   13614:	b	13620 <close@plt+0x258c>
   13618:	ldr	ip, [fp, #-84]	; 0xffffffac
   1361c:	ldr	r6, [sp, #40]	; 0x28
   13620:	mov	r1, r6
   13624:	ldr	r4, [sp, #20]
   13628:	ldr	r6, [sp, #76]	; 0x4c
   1362c:	b	12f20 <close@plt+0x1e8c>
   13630:	mov	lr, r7
   13634:	b	1363c <close@plt+0x25a8>
   13638:	mvn	lr, #0
   1363c:	ldr	r9, [fp, #-64]	; 0xffffffc0
   13640:	ldr	r1, [fp, #-72]	; 0xffffffb8
   13644:	eor	r0, r9, #2
   13648:	orr	r0, r0, r8
   1364c:	clz	r0, r0
   13650:	lsr	r0, r0, #5
   13654:	tst	r1, r0
   13658:	bne	13754 <close@plt+0x26c0>
   1365c:	mov	r0, r1
   13660:	ldr	r1, [fp, #-80]	; 0xffffffb0
   13664:	cmp	r9, #2
   13668:	movwne	r1, #1
   1366c:	orr	r0, r0, r1
   13670:	tst	r0, #1
   13674:	bne	13794 <close@plt+0x2700>
   13678:	ldr	r0, [sp, #52]	; 0x34
   1367c:	ldr	r1, [sp, #68]	; 0x44
   13680:	str	lr, [sp, #80]	; 0x50
   13684:	eor	r0, r0, #1
   13688:	tst	r0, #1
   1368c:	bne	13794 <close@plt+0x2700>
   13690:	tst	r4, #1
   13694:	bne	1375c <close@plt+0x26c8>
   13698:	mov	r7, #0
   1369c:	cmp	r1, #0
   136a0:	beq	1378c <close@plt+0x26f8>
   136a4:	ldr	r0, [sp, #84]	; 0x54
   136a8:	mov	r3, #0
   136ac:	cmp	r6, #0
   136b0:	mov	r2, #0
   136b4:	mov	r4, r1
   136b8:	str	r3, [fp, #-72]	; 0xffffffb8
   136bc:	beq	127f8 <close@plt+0x1764>
   136c0:	b	13794 <close@plt+0x2700>
   136c4:	ldr	r7, [fp, #-64]	; 0xffffffc0
   136c8:	b	136f0 <close@plt+0x265c>
   136cc:	ldr	ip, [fp, #-84]	; 0xffffffac
   136d0:	mov	r2, #1
   136d4:	mov	lr, r4
   136d8:	ldr	r7, [fp, #-64]	; 0xffffffc0
   136dc:	ldr	r6, [fp, #-52]	; 0xffffffcc
   136e0:	b	136f4 <close@plt+0x2660>
   136e4:	ldr	ip, [fp, #-84]	; 0xffffffac
   136e8:	mov	r7, #2
   136ec:	ldr	r6, [fp, #-52]	; 0xffffffcc
   136f0:	ldr	r2, [sp, #84]	; 0x54
   136f4:	mov	r0, #0
   136f8:	ldr	r1, [fp, #12]
   136fc:	tst	r2, #1
   13700:	mov	r2, r7
   13704:	mov	r3, lr
   13708:	str	r0, [sp, #8]
   1370c:	ldr	r0, [sp, #64]	; 0x40
   13710:	movwne	r2, #4
   13714:	cmp	r7, #2
   13718:	movne	r2, r7
   1371c:	str	r2, [sp]
   13720:	mov	r2, ip
   13724:	bic	r1, r1, #2
   13728:	str	r0, [sp, #12]
   1372c:	ldr	r0, [sp, #72]	; 0x48
   13730:	str	r1, [sp, #4]
   13734:	mov	r1, r6
   13738:	str	r0, [sp, #16]
   1373c:	ldr	r0, [fp, #-56]	; 0xffffffc8
   13740:	bl	12780 <close@plt+0x16ec>
   13744:	mov	r8, r0
   13748:	mov	r0, r8
   1374c:	sub	sp, fp, #28
   13750:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13754:	mov	r7, #2
   13758:	b	136f0 <close@plt+0x265c>
   1375c:	mov	r0, #5
   13760:	ldr	r2, [fp, #-84]	; 0xffffffac
   13764:	ldr	r3, [sp, #80]	; 0x50
   13768:	str	r0, [sp]
   1376c:	ldr	r0, [fp, #12]
   13770:	str	r0, [sp, #4]
   13774:	ldr	r0, [fp, #16]
   13778:	str	r0, [sp, #8]
   1377c:	ldr	r0, [sp, #64]	; 0x40
   13780:	str	r0, [sp, #12]
   13784:	ldr	r0, [sp, #72]	; 0x48
   13788:	b	13738 <close@plt+0x26a4>
   1378c:	mov	r0, #0
   13790:	str	r0, [fp, #-72]	; 0xffffffb8
   13794:	ldr	r1, [sp, #92]	; 0x5c
   13798:	cmp	r1, #0
   1379c:	beq	137dc <close@plt+0x2748>
   137a0:	ldr	r0, [fp, #-72]	; 0xffffffb8
   137a4:	ldr	r2, [fp, #-56]	; 0xffffffc8
   137a8:	tst	r0, #1
   137ac:	bne	137e0 <close@plt+0x274c>
   137b0:	ldrb	r0, [r1]
   137b4:	cmp	r0, #0
   137b8:	beq	137e0 <close@plt+0x274c>
   137bc:	add	r1, r1, #1
   137c0:	cmp	r8, r6
   137c4:	strbcc	r0, [r2, r8]
   137c8:	add	r8, r8, #1
   137cc:	ldrb	r0, [r1], #1
   137d0:	cmp	r0, #0
   137d4:	bne	137c0 <close@plt+0x272c>
   137d8:	b	137e0 <close@plt+0x274c>
   137dc:	ldr	r2, [fp, #-56]	; 0xffffffc8
   137e0:	cmp	r8, r6
   137e4:	movcc	r0, #0
   137e8:	strbcc	r0, [r2, r8]
   137ec:	b	13748 <close@plt+0x26b4>
   137f0:	mov	r2, #1
   137f4:	b	136d8 <close@plt+0x2644>
   137f8:	mov	r7, #5
   137fc:	b	136ec <close@plt+0x2658>
   13800:	bl	1107c <abort@plt>
   13804:	mov	r3, r2
   13808:	mov	r2, #0
   1380c:	b	13810 <close@plt+0x277c>
   13810:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13814:	add	fp, sp, #28
   13818:	sub	sp, sp, #36	; 0x24
   1381c:	movw	r8, #29056	; 0x7180
   13820:	cmp	r3, #0
   13824:	mov	r4, r2
   13828:	str	r2, [sp, #24]
   1382c:	mov	r5, r1
   13830:	mov	r6, r0
   13834:	str	r0, [sp, #20]
   13838:	movt	r8, #2
   1383c:	movne	r8, r3
   13840:	bl	10fbc <__errno_location@plt>
   13844:	str	r0, [sp, #28]
   13848:	cmp	r4, #0
   1384c:	add	sl, r8, #8
   13850:	ldm	r8, {r3, r9}
   13854:	ldr	r7, [r0]
   13858:	ldr	r1, [r8, #40]	; 0x28
   1385c:	ldr	r2, [r8, #44]	; 0x2c
   13860:	mov	r0, #0
   13864:	orreq	r9, r9, #1
   13868:	str	r7, [sp, #32]
   1386c:	mov	r7, r5
   13870:	stm	sp, {r3, r9, sl}
   13874:	str	r1, [sp, #12]
   13878:	str	r2, [sp, #16]
   1387c:	mov	r1, #0
   13880:	mov	r2, r6
   13884:	mov	r3, r5
   13888:	bl	12780 <close@plt+0x16ec>
   1388c:	add	r4, r0, #1
   13890:	mov	r5, r0
   13894:	mov	r0, r4
   13898:	bl	14614 <close@plt+0x3580>
   1389c:	mov	r6, r0
   138a0:	ldr	r0, [r8]
   138a4:	ldr	r2, [r8, #44]	; 0x2c
   138a8:	ldr	r1, [r8, #40]	; 0x28
   138ac:	mov	r3, r7
   138b0:	stm	sp, {r0, r9, sl}
   138b4:	str	r2, [sp, #16]
   138b8:	str	r1, [sp, #12]
   138bc:	mov	r0, r6
   138c0:	mov	r1, r4
   138c4:	ldr	r2, [sp, #20]
   138c8:	bl	12780 <close@plt+0x16ec>
   138cc:	ldr	r0, [sp, #24]
   138d0:	ldr	r1, [sp, #32]
   138d4:	ldr	r2, [sp, #28]
   138d8:	cmp	r0, #0
   138dc:	str	r1, [r2]
   138e0:	strne	r5, [r0]
   138e4:	mov	r0, r6
   138e8:	sub	sp, fp, #28
   138ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   138f0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   138f4:	add	fp, sp, #24
   138f8:	movw	r5, #28924	; 0x70fc
   138fc:	movw	r8, #28920	; 0x70f8
   13900:	movt	r5, #2
   13904:	movt	r8, #2
   13908:	ldr	r0, [r5]
   1390c:	ldr	r4, [r8]
   13910:	cmp	r0, #2
   13914:	blt	13940 <close@plt+0x28ac>
   13918:	add	r7, r4, #12
   1391c:	mov	r6, #0
   13920:	ldr	r0, [r7, r6, lsl #3]
   13924:	bl	14f24 <close@plt+0x3e90>
   13928:	ldr	r1, [r5]
   1392c:	add	r2, r6, #2
   13930:	add	r0, r6, #1
   13934:	mov	r6, r0
   13938:	cmp	r2, r1
   1393c:	blt	13920 <close@plt+0x288c>
   13940:	ldr	r0, [r4, #4]
   13944:	movw	r7, #29104	; 0x71b0
   13948:	movt	r7, #2
   1394c:	cmp	r0, r7
   13950:	beq	13968 <close@plt+0x28d4>
   13954:	bl	14f24 <close@plt+0x3e90>
   13958:	movw	r0, #28928	; 0x7100
   1395c:	mov	r6, #256	; 0x100
   13960:	movt	r0, #2
   13964:	strd	r6, [r0]
   13968:	movw	r6, #28928	; 0x7100
   1396c:	movt	r6, #2
   13970:	cmp	r4, r6
   13974:	beq	13984 <close@plt+0x28f0>
   13978:	mov	r0, r4
   1397c:	bl	14f24 <close@plt+0x3e90>
   13980:	str	r6, [r8]
   13984:	mov	r0, #1
   13988:	str	r0, [r5]
   1398c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   13990:	movw	r3, #29056	; 0x7180
   13994:	mvn	r2, #0
   13998:	movt	r3, #2
   1399c:	b	139a0 <close@plt+0x290c>
   139a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   139a4:	add	fp, sp, #28
   139a8:	sub	sp, sp, #44	; 0x2c
   139ac:	mov	r7, r3
   139b0:	str	r2, [sp, #36]	; 0x24
   139b4:	str	r1, [sp, #32]
   139b8:	mov	r5, r0
   139bc:	bl	10fbc <__errno_location@plt>
   139c0:	cmp	r5, #0
   139c4:	blt	13b30 <close@plt+0x2a9c>
   139c8:	cmn	r5, #-2147483647	; 0x80000001
   139cc:	beq	13b30 <close@plt+0x2a9c>
   139d0:	movw	r8, #28924	; 0x70fc
   139d4:	movw	r4, #28920	; 0x70f8
   139d8:	str	r0, [sp, #28]
   139dc:	ldr	r0, [r0]
   139e0:	movt	r8, #2
   139e4:	movt	r4, #2
   139e8:	ldr	r1, [r8]
   139ec:	ldr	r6, [r4]
   139f0:	str	r0, [sp, #24]
   139f4:	cmp	r1, r5
   139f8:	ble	13a04 <close@plt+0x2970>
   139fc:	mov	sl, r6
   13a00:	b	13a6c <close@plt+0x29d8>
   13a04:	movw	r9, #28928	; 0x7100
   13a08:	mov	r0, #8
   13a0c:	add	r2, r5, #1
   13a10:	str	r1, [fp, #-32]	; 0xffffffe0
   13a14:	mvn	r3, #-2147483648	; 0x80000000
   13a18:	movt	r9, #2
   13a1c:	str	r0, [sp]
   13a20:	sub	r2, r2, r1
   13a24:	sub	r1, fp, #32
   13a28:	subs	r0, r6, r9
   13a2c:	movne	r0, r6
   13a30:	bl	14744 <close@plt+0x36b0>
   13a34:	cmp	r6, r9
   13a38:	mov	sl, r0
   13a3c:	str	r0, [r4]
   13a40:	ldrdeq	r0, [r9]
   13a44:	stmeq	sl, {r0, r1}
   13a48:	ldr	r1, [r8]
   13a4c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   13a50:	add	r0, sl, r1, lsl #3
   13a54:	sub	r1, r2, r1
   13a58:	lsl	r2, r1, #3
   13a5c:	mov	r1, #0
   13a60:	bl	10fd4 <memset@plt>
   13a64:	ldr	r0, [fp, #-32]	; 0xffffffe0
   13a68:	str	r0, [r8]
   13a6c:	mov	r9, sl
   13a70:	ldr	r6, [r9, r5, lsl #3]!
   13a74:	ldr	r4, [r9, #4]!
   13a78:	ldm	r7, {r0, r1}
   13a7c:	ldr	r2, [r7, #40]	; 0x28
   13a80:	ldr	r3, [r7, #44]	; 0x2c
   13a84:	orr	r8, r1, #1
   13a88:	add	r1, r7, #8
   13a8c:	stm	sp, {r0, r8}
   13a90:	add	r0, sp, #8
   13a94:	str	r1, [sp, #20]
   13a98:	stm	r0, {r1, r2, r3}
   13a9c:	mov	r0, r4
   13aa0:	mov	r1, r6
   13aa4:	ldr	r2, [sp, #32]
   13aa8:	ldr	r3, [sp, #36]	; 0x24
   13aac:	bl	12780 <close@plt+0x16ec>
   13ab0:	cmp	r6, r0
   13ab4:	bhi	13b18 <close@plt+0x2a84>
   13ab8:	add	r6, r0, #1
   13abc:	movw	r0, #29104	; 0x71b0
   13ac0:	movt	r0, #2
   13ac4:	str	r6, [sl, r5, lsl #3]
   13ac8:	cmp	r4, r0
   13acc:	beq	13ad8 <close@plt+0x2a44>
   13ad0:	mov	r0, r4
   13ad4:	bl	14f24 <close@plt+0x3e90>
   13ad8:	mov	r0, r6
   13adc:	bl	14614 <close@plt+0x3580>
   13ae0:	str	r0, [r9]
   13ae4:	mov	r4, r0
   13ae8:	add	r3, sp, #8
   13aec:	ldr	r0, [r7]
   13af0:	ldr	r1, [r7, #40]	; 0x28
   13af4:	ldr	r2, [r7, #44]	; 0x2c
   13af8:	stm	sp, {r0, r8}
   13afc:	ldr	r0, [sp, #20]
   13b00:	stm	r3, {r0, r1, r2}
   13b04:	mov	r0, r4
   13b08:	mov	r1, r6
   13b0c:	ldr	r2, [sp, #32]
   13b10:	ldr	r3, [sp, #36]	; 0x24
   13b14:	bl	12780 <close@plt+0x16ec>
   13b18:	ldr	r0, [sp, #28]
   13b1c:	ldr	r1, [sp, #24]
   13b20:	str	r1, [r0]
   13b24:	mov	r0, r4
   13b28:	sub	sp, fp, #28
   13b2c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13b30:	bl	1107c <abort@plt>
   13b34:	movw	r3, #29056	; 0x7180
   13b38:	movt	r3, #2
   13b3c:	b	139a0 <close@plt+0x290c>
   13b40:	movw	r3, #29056	; 0x7180
   13b44:	mov	r1, r0
   13b48:	mov	r0, #0
   13b4c:	mvn	r2, #0
   13b50:	movt	r3, #2
   13b54:	b	139a0 <close@plt+0x290c>
   13b58:	movw	r3, #29056	; 0x7180
   13b5c:	mov	r2, r1
   13b60:	mov	r1, r0
   13b64:	mov	r0, #0
   13b68:	movt	r3, #2
   13b6c:	b	139a0 <close@plt+0x290c>
   13b70:	push	{fp, lr}
   13b74:	mov	fp, sp
   13b78:	sub	sp, sp, #48	; 0x30
   13b7c:	vmov.i32	q8, #0	; 0x00000000
   13b80:	mov	ip, #32
   13b84:	mov	r3, sp
   13b88:	mov	lr, r2
   13b8c:	cmp	r1, #10
   13b90:	add	r2, r3, #16
   13b94:	vst1.64	{d16-d17}, [r3], ip
   13b98:	vst1.64	{d16-d17}, [r3]
   13b9c:	vst1.64	{d16-d17}, [r2]
   13ba0:	beq	13bc0 <close@plt+0x2b2c>
   13ba4:	str	r1, [sp]
   13ba8:	mov	r3, sp
   13bac:	mov	r1, lr
   13bb0:	mvn	r2, #0
   13bb4:	bl	139a0 <close@plt+0x290c>
   13bb8:	mov	sp, fp
   13bbc:	pop	{fp, pc}
   13bc0:	bl	1107c <abort@plt>
   13bc4:	push	{r4, sl, fp, lr}
   13bc8:	add	fp, sp, #8
   13bcc:	sub	sp, sp, #48	; 0x30
   13bd0:	mov	ip, r3
   13bd4:	mov	r3, sp
   13bd8:	vmov.i32	q8, #0	; 0x00000000
   13bdc:	mov	lr, #32
   13be0:	cmp	r1, #10
   13be4:	add	r4, r3, #16
   13be8:	vst1.64	{d16-d17}, [r3], lr
   13bec:	vst1.64	{d16-d17}, [r3]
   13bf0:	vst1.64	{d16-d17}, [r4]
   13bf4:	beq	13c14 <close@plt+0x2b80>
   13bf8:	str	r1, [sp]
   13bfc:	mov	r1, r2
   13c00:	mov	r3, sp
   13c04:	mov	r2, ip
   13c08:	bl	139a0 <close@plt+0x290c>
   13c0c:	sub	sp, fp, #8
   13c10:	pop	{r4, sl, fp, pc}
   13c14:	bl	1107c <abort@plt>
   13c18:	mov	r2, r1
   13c1c:	mov	r1, r0
   13c20:	mov	r0, #0
   13c24:	b	13b70 <close@plt+0x2adc>
   13c28:	mov	r3, r2
   13c2c:	mov	r2, r1
   13c30:	mov	r1, r0
   13c34:	mov	r0, #0
   13c38:	b	13bc4 <close@plt+0x2b30>
   13c3c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   13c40:	add	fp, sp, #24
   13c44:	sub	sp, sp, #48	; 0x30
   13c48:	movw	r8, #29056	; 0x7180
   13c4c:	mov	lr, r0
   13c50:	mov	r3, sp
   13c54:	mov	ip, r1
   13c58:	movt	r8, #2
   13c5c:	mov	r1, r3
   13c60:	ldm	r8!, {r0, r4, r5, r6, r7, r9}
   13c64:	stmia	r1!, {r0, r4, r5, r6, r7, r9}
   13c68:	ldm	r8, {r0, r4, r5, r6, r7, r9}
   13c6c:	stm	r1, {r0, r4, r5, r6, r7, r9}
   13c70:	ubfx	r0, r2, #5, #3
   13c74:	and	r2, r2, #31
   13c78:	mov	r4, #1
   13c7c:	add	r0, r3, r0, lsl #2
   13c80:	ldr	r1, [r0, #8]
   13c84:	bic	r4, r4, r1, lsr r2
   13c88:	eor	r1, r1, r4, lsl r2
   13c8c:	mov	r2, ip
   13c90:	str	r1, [r0, #8]
   13c94:	mov	r0, #0
   13c98:	mov	r1, lr
   13c9c:	bl	139a0 <close@plt+0x290c>
   13ca0:	sub	sp, fp, #24
   13ca4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   13ca8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   13cac:	add	fp, sp, #24
   13cb0:	sub	sp, sp, #48	; 0x30
   13cb4:	movw	lr, #29056	; 0x7180
   13cb8:	mov	ip, r0
   13cbc:	mov	r3, sp
   13cc0:	movt	lr, #2
   13cc4:	mov	r2, r3
   13cc8:	ldm	lr!, {r0, r4, r5, r6, r7, r8}
   13ccc:	stmia	r2!, {r0, r4, r5, r6, r7, r8}
   13cd0:	ldm	lr, {r0, r4, r5, r6, r7, r8}
   13cd4:	stm	r2, {r0, r4, r5, r6, r7, r8}
   13cd8:	ubfx	r0, r1, #5, #3
   13cdc:	and	r1, r1, #31
   13ce0:	mov	r7, #1
   13ce4:	add	r0, r3, r0, lsl #2
   13ce8:	ldr	r2, [r0, #8]
   13cec:	bic	r7, r7, r2, lsr r1
   13cf0:	eor	r1, r2, r7, lsl r1
   13cf4:	mvn	r2, #0
   13cf8:	str	r1, [r0, #8]
   13cfc:	mov	r0, #0
   13d00:	mov	r1, ip
   13d04:	bl	139a0 <close@plt+0x290c>
   13d08:	sub	sp, fp, #24
   13d0c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   13d10:	push	{r4, r5, r6, r7, fp, lr}
   13d14:	add	fp, sp, #16
   13d18:	sub	sp, sp, #48	; 0x30
   13d1c:	movw	lr, #29056	; 0x7180
   13d20:	mov	ip, r0
   13d24:	mov	r3, sp
   13d28:	movt	lr, #2
   13d2c:	mov	r2, r3
   13d30:	ldm	lr!, {r0, r1, r4, r5, r6, r7}
   13d34:	stmia	r2!, {r0, r1, r4, r5, r6, r7}
   13d38:	ldm	lr, {r0, r1, r4, r5, r6, r7}
   13d3c:	stm	r2, {r0, r1, r4, r5, r6, r7}
   13d40:	mov	r1, ip
   13d44:	mvn	r2, #0
   13d48:	ldr	r0, [sp, #12]
   13d4c:	orr	r0, r0, #67108864	; 0x4000000
   13d50:	str	r0, [sp, #12]
   13d54:	mov	r0, #0
   13d58:	bl	139a0 <close@plt+0x290c>
   13d5c:	sub	sp, fp, #16
   13d60:	pop	{r4, r5, r6, r7, fp, pc}
   13d64:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   13d68:	add	fp, sp, #24
   13d6c:	sub	sp, sp, #48	; 0x30
   13d70:	movw	r8, #29056	; 0x7180
   13d74:	mov	ip, r1
   13d78:	mov	lr, r0
   13d7c:	mov	r3, sp
   13d80:	movt	r8, #2
   13d84:	mov	r2, r3
   13d88:	ldm	r8!, {r0, r1, r4, r5, r6, r7}
   13d8c:	stmia	r2!, {r0, r1, r4, r5, r6, r7}
   13d90:	ldm	r8, {r0, r1, r4, r5, r6, r7}
   13d94:	stm	r2, {r0, r1, r4, r5, r6, r7}
   13d98:	mov	r1, lr
   13d9c:	mov	r2, ip
   13da0:	ldr	r0, [sp, #12]
   13da4:	orr	r0, r0, #67108864	; 0x4000000
   13da8:	str	r0, [sp, #12]
   13dac:	mov	r0, #0
   13db0:	bl	139a0 <close@plt+0x290c>
   13db4:	sub	sp, fp, #24
   13db8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   13dbc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   13dc0:	add	fp, sp, #24
   13dc4:	sub	sp, sp, #96	; 0x60
   13dc8:	mov	lr, sp
   13dcc:	vmov.i32	q8, #0	; 0x00000000
   13dd0:	mov	ip, r2
   13dd4:	cmp	r1, #10
   13dd8:	add	r3, lr, #16
   13ddc:	mov	r2, lr
   13de0:	vst1.64	{d16-d17}, [r3]
   13de4:	mov	r3, #28
   13de8:	vst1.64	{d16-d17}, [r2], r3
   13dec:	vst1.32	{d16-d17}, [r2]
   13df0:	beq	13e30 <close@plt+0x2d9c>
   13df4:	str	r1, [sp, #48]	; 0x30
   13df8:	add	r3, sp, #48	; 0x30
   13dfc:	ldm	lr!, {r2, r4, r5, r6, r7}
   13e00:	add	r1, r3, #4
   13e04:	stmia	r1!, {r2, r4, r5, r6, r7}
   13e08:	ldm	lr, {r2, r4, r5, r6, r7, r8}
   13e0c:	stm	r1, {r2, r4, r5, r6, r7, r8}
   13e10:	mvn	r2, #0
   13e14:	ldr	r1, [sp, #60]	; 0x3c
   13e18:	orr	r1, r1, #67108864	; 0x4000000
   13e1c:	str	r1, [sp, #60]	; 0x3c
   13e20:	mov	r1, ip
   13e24:	bl	139a0 <close@plt+0x290c>
   13e28:	sub	sp, fp, #24
   13e2c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   13e30:	bl	1107c <abort@plt>
   13e34:	push	{fp, lr}
   13e38:	mov	fp, sp
   13e3c:	sub	sp, sp, #8
   13e40:	mvn	ip, #0
   13e44:	str	ip, [sp]
   13e48:	bl	13e54 <close@plt+0x2dc0>
   13e4c:	mov	sp, fp
   13e50:	pop	{fp, pc}
   13e54:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   13e58:	add	fp, sp, #24
   13e5c:	sub	sp, sp, #48	; 0x30
   13e60:	movw	ip, #29056	; 0x7180
   13e64:	mov	lr, r3
   13e68:	mov	r3, sp
   13e6c:	cmp	r1, #0
   13e70:	movt	ip, #2
   13e74:	cmpne	r2, #0
   13e78:	ldm	ip!, {r4, r5, r6, r7, r8, r9}
   13e7c:	stmia	r3!, {r4, r5, r6, r7, r8, r9}
   13e80:	ldm	ip, {r4, r5, r6, r7, r8, r9}
   13e84:	stm	r3, {r4, r5, r6, r7, r8, r9}
   13e88:	mov	r3, #10
   13e8c:	str	r3, [sp]
   13e90:	bne	13e98 <close@plt+0x2e04>
   13e94:	bl	1107c <abort@plt>
   13e98:	ldr	ip, [fp, #8]
   13e9c:	str	r2, [sp, #44]	; 0x2c
   13ea0:	str	r1, [sp, #40]	; 0x28
   13ea4:	mov	r3, sp
   13ea8:	mov	r1, lr
   13eac:	mov	r2, ip
   13eb0:	bl	139a0 <close@plt+0x290c>
   13eb4:	sub	sp, fp, #24
   13eb8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   13ebc:	push	{fp, lr}
   13ec0:	mov	fp, sp
   13ec4:	sub	sp, sp, #8
   13ec8:	mov	r3, r2
   13ecc:	mov	r2, r1
   13ed0:	mov	r1, r0
   13ed4:	mvn	r0, #0
   13ed8:	str	r0, [sp]
   13edc:	mov	r0, #0
   13ee0:	bl	13e54 <close@plt+0x2dc0>
   13ee4:	mov	sp, fp
   13ee8:	pop	{fp, pc}
   13eec:	push	{fp, lr}
   13ef0:	mov	fp, sp
   13ef4:	sub	sp, sp, #8
   13ef8:	mov	ip, r2
   13efc:	mov	r2, r1
   13f00:	mov	r1, r0
   13f04:	str	r3, [sp]
   13f08:	mov	r0, #0
   13f0c:	mov	r3, ip
   13f10:	bl	13e54 <close@plt+0x2dc0>
   13f14:	mov	sp, fp
   13f18:	pop	{fp, pc}
   13f1c:	movw	r3, #28936	; 0x7108
   13f20:	movt	r3, #2
   13f24:	b	139a0 <close@plt+0x290c>
   13f28:	movw	r3, #28936	; 0x7108
   13f2c:	mov	r2, r1
   13f30:	mov	r1, r0
   13f34:	mov	r0, #0
   13f38:	movt	r3, #2
   13f3c:	b	139a0 <close@plt+0x290c>
   13f40:	movw	r3, #28936	; 0x7108
   13f44:	mvn	r2, #0
   13f48:	movt	r3, #2
   13f4c:	b	139a0 <close@plt+0x290c>
   13f50:	movw	r3, #28936	; 0x7108
   13f54:	mov	r1, r0
   13f58:	mov	r0, #0
   13f5c:	mvn	r2, #0
   13f60:	movt	r3, #2
   13f64:	b	139a0 <close@plt+0x290c>
   13f68:	push	{r4, r5, fp, lr}
   13f6c:	add	fp, sp, #8
   13f70:	mov	r5, r0
   13f74:	mov	r4, r1
   13f78:	mov	r0, #0
   13f7c:	mov	r2, #5
   13f80:	mov	r1, r5
   13f84:	bl	10ed8 <dcgettext@plt>
   13f88:	cmp	r0, r5
   13f8c:	popne	{r4, r5, fp, pc}
   13f90:	bl	14f4c <close@plt+0x3eb8>
   13f94:	ldrb	r1, [r0]
   13f98:	and	r1, r1, #223	; 0xdf
   13f9c:	cmp	r1, #71	; 0x47
   13fa0:	beq	14008 <close@plt+0x2f74>
   13fa4:	cmp	r1, #85	; 0x55
   13fa8:	bne	1402c <close@plt+0x2f98>
   13fac:	ldrb	r1, [r0, #1]
   13fb0:	and	r1, r1, #223	; 0xdf
   13fb4:	cmp	r1, #84	; 0x54
   13fb8:	bne	1402c <close@plt+0x2f98>
   13fbc:	ldrb	r1, [r0, #2]
   13fc0:	and	r1, r1, #223	; 0xdf
   13fc4:	cmp	r1, #70	; 0x46
   13fc8:	ldrbeq	r1, [r0, #3]
   13fcc:	cmpeq	r1, #45	; 0x2d
   13fd0:	bne	1402c <close@plt+0x2f98>
   13fd4:	ldrb	r1, [r0, #4]
   13fd8:	cmp	r1, #56	; 0x38
   13fdc:	ldrbeq	r0, [r0, #5]
   13fe0:	cmpeq	r0, #0
   13fe4:	bne	1402c <close@plt+0x2f98>
   13fe8:	ldrb	r1, [r5]
   13fec:	movw	r2, #23688	; 0x5c88
   13ff0:	movw	r0, #23692	; 0x5c8c
   13ff4:	movt	r2, #1
   13ff8:	movt	r0, #1
   13ffc:	cmp	r1, #96	; 0x60
   14000:	moveq	r0, r2
   14004:	pop	{r4, r5, fp, pc}
   14008:	ldrb	r1, [r0, #1]
   1400c:	and	r1, r1, #223	; 0xdf
   14010:	cmp	r1, #66	; 0x42
   14014:	bne	1402c <close@plt+0x2f98>
   14018:	ldrb	r1, [r0, #2]
   1401c:	cmp	r1, #49	; 0x31
   14020:	ldrbeq	r1, [r0, #3]
   14024:	cmpeq	r1, #56	; 0x38
   14028:	beq	14048 <close@plt+0x2fb4>
   1402c:	movw	r1, #23682	; 0x5c82
   14030:	movw	r0, #23686	; 0x5c86
   14034:	cmp	r4, #9
   14038:	movt	r1, #1
   1403c:	movt	r0, #1
   14040:	moveq	r0, r1
   14044:	pop	{r4, r5, fp, pc}
   14048:	ldrb	r1, [r0, #4]
   1404c:	cmp	r1, #48	; 0x30
   14050:	ldrbeq	r1, [r0, #5]
   14054:	cmpeq	r1, #51	; 0x33
   14058:	bne	1402c <close@plt+0x2f98>
   1405c:	ldrb	r1, [r0, #6]
   14060:	cmp	r1, #48	; 0x30
   14064:	ldrbeq	r0, [r0, #7]
   14068:	cmpeq	r0, #0
   1406c:	bne	1402c <close@plt+0x2f98>
   14070:	ldrb	r1, [r5]
   14074:	movw	r2, #23696	; 0x5c90
   14078:	movw	r0, #23700	; 0x5c94
   1407c:	movt	r2, #1
   14080:	movt	r0, #1
   14084:	b	13ffc <close@plt+0x2f68>
   14088:	push	{r4, r5, r6, r7, fp, lr}
   1408c:	add	fp, sp, #16
   14090:	mov	r4, r1
   14094:	mov	r1, #0
   14098:	mov	r6, r2
   1409c:	bl	11028 <setlocale@plt>
   140a0:	cmp	r0, #0
   140a4:	beq	140d0 <close@plt+0x303c>
   140a8:	mov	r7, r0
   140ac:	bl	10fb0 <strlen@plt>
   140b0:	cmp	r0, r6
   140b4:	bcs	140e4 <close@plt+0x3050>
   140b8:	add	r2, r0, #1
   140bc:	mov	r0, r4
   140c0:	mov	r1, r7
   140c4:	bl	10e9c <memcpy@plt>
   140c8:	mov	r5, #0
   140cc:	b	1410c <close@plt+0x3078>
   140d0:	cmp	r6, #0
   140d4:	mov	r5, #22
   140d8:	movne	r0, #0
   140dc:	strbne	r0, [r4]
   140e0:	b	1410c <close@plt+0x3078>
   140e4:	mov	r5, #34	; 0x22
   140e8:	cmp	r6, #0
   140ec:	beq	1410c <close@plt+0x3078>
   140f0:	sub	r6, r6, #1
   140f4:	mov	r0, r4
   140f8:	mov	r1, r7
   140fc:	mov	r2, r6
   14100:	bl	10e9c <memcpy@plt>
   14104:	mov	r0, #0
   14108:	strb	r0, [r4, r6]
   1410c:	mov	r0, r5
   14110:	pop	{r4, r5, r6, r7, fp, pc}
   14114:	mov	r1, #0
   14118:	b	11028 <setlocale@plt>
   1411c:	mov	r1, #0
   14120:	mov	r2, #3
   14124:	b	14d4c <close@plt+0x3cb8>
   14128:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1412c:	add	fp, sp, #24
   14130:	sub	sp, sp, #32
   14134:	ldr	r6, [fp, #12]
   14138:	ldr	r7, [fp, #8]
   1413c:	mov	r4, r2
   14140:	mov	r8, r0
   14144:	cmp	r1, #0
   14148:	beq	14170 <close@plt+0x30dc>
   1414c:	movw	r2, #23788	; 0x5cec
   14150:	mov	r5, r1
   14154:	str	r3, [sp, #4]
   14158:	str	r4, [sp]
   1415c:	mov	r0, r8
   14160:	mov	r1, #1
   14164:	movt	r2, #1
   14168:	mov	r3, r5
   1416c:	b	14188 <close@plt+0x30f4>
   14170:	movw	r2, #23800	; 0x5cf8
   14174:	str	r3, [sp]
   14178:	mov	r0, r8
   1417c:	mov	r1, #1
   14180:	mov	r3, r4
   14184:	movt	r2, #1
   14188:	bl	10ff8 <__fprintf_chk@plt>
   1418c:	movw	r1, #23807	; 0x5cff
   14190:	mov	r0, #0
   14194:	mov	r2, #5
   14198:	movt	r1, #1
   1419c:	bl	10ed8 <dcgettext@plt>
   141a0:	movw	r2, #24525	; 0x5fcd
   141a4:	mov	r3, r0
   141a8:	movw	r0, #2022	; 0x7e6
   141ac:	mov	r1, #1
   141b0:	str	r0, [sp]
   141b4:	movt	r2, #1
   141b8:	mov	r0, r8
   141bc:	bl	10ff8 <__fprintf_chk@plt>
   141c0:	movw	r4, #23165	; 0x5a7d
   141c4:	mov	r1, r8
   141c8:	movt	r4, #1
   141cc:	mov	r0, r4
   141d0:	bl	10e48 <fputs_unlocked@plt>
   141d4:	movw	r1, #23811	; 0x5d03
   141d8:	mov	r0, #0
   141dc:	mov	r2, #5
   141e0:	movt	r1, #1
   141e4:	bl	10ed8 <dcgettext@plt>
   141e8:	movw	r3, #23982	; 0x5dae
   141ec:	mov	r2, r0
   141f0:	mov	r0, r8
   141f4:	mov	r1, #1
   141f8:	movt	r3, #1
   141fc:	bl	10ff8 <__fprintf_chk@plt>
   14200:	mov	r0, r4
   14204:	mov	r1, r8
   14208:	bl	10e48 <fputs_unlocked@plt>
   1420c:	cmp	r6, #9
   14210:	bhi	14274 <close@plt+0x31e0>
   14214:	add	r0, pc, #0
   14218:	ldr	pc, [r0, r6, lsl #2]
   1421c:	andeq	r4, r1, ip, asr #8
   14220:	andeq	r4, r1, r4, asr #4
   14224:	andeq	r4, r1, r0, lsl #5
   14228:	andeq	r4, r1, r8, lsr #5
   1422c:	ldrdeq	r4, [r1], -r0
   14230:	strdeq	r4, [r1], -r8
   14234:	andeq	r4, r1, r0, lsr #6
   14238:	andeq	r4, r1, r8, asr r3
   1423c:	strdeq	r4, [r1], -r8
   14240:	andeq	r4, r1, r0, lsr #7
   14244:	movw	r1, #24016	; 0x5dd0
   14248:	mov	r0, #0
   1424c:	mov	r2, #5
   14250:	movt	r1, #1
   14254:	bl	10ed8 <dcgettext@plt>
   14258:	ldr	r3, [r7]
   1425c:	mov	r2, r0
   14260:	mov	r0, r8
   14264:	mov	r1, #1
   14268:	sub	sp, fp, #24
   1426c:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   14270:	b	10ff8 <__fprintf_chk@plt>
   14274:	movw	r1, #24335	; 0x5f0f
   14278:	movt	r1, #1
   1427c:	b	143a8 <close@plt+0x3314>
   14280:	movw	r1, #24032	; 0x5de0
   14284:	mov	r0, #0
   14288:	mov	r2, #5
   1428c:	movt	r1, #1
   14290:	bl	10ed8 <dcgettext@plt>
   14294:	mov	r2, r0
   14298:	ldr	r3, [r7]
   1429c:	ldr	r0, [r7, #4]
   142a0:	str	r0, [sp]
   142a4:	b	14394 <close@plt+0x3300>
   142a8:	movw	r1, #24055	; 0x5df7
   142ac:	mov	r0, #0
   142b0:	mov	r2, #5
   142b4:	movt	r1, #1
   142b8:	bl	10ed8 <dcgettext@plt>
   142bc:	ldr	r3, [r7]
   142c0:	mov	r2, r0
   142c4:	ldmib	r7, {r0, r1}
   142c8:	stm	sp, {r0, r1}
   142cc:	b	14394 <close@plt+0x3300>
   142d0:	movw	r1, #24083	; 0x5e13
   142d4:	mov	r0, #0
   142d8:	mov	r2, #5
   142dc:	movt	r1, #1
   142e0:	bl	10ed8 <dcgettext@plt>
   142e4:	ldr	r3, [r7]
   142e8:	mov	r2, r0
   142ec:	ldmib	r7, {r0, r1, r7}
   142f0:	stm	sp, {r0, r1, r7}
   142f4:	b	14394 <close@plt+0x3300>
   142f8:	movw	r1, #24115	; 0x5e33
   142fc:	mov	r0, #0
   14300:	mov	r2, #5
   14304:	movt	r1, #1
   14308:	bl	10ed8 <dcgettext@plt>
   1430c:	ldr	r3, [r7]
   14310:	mov	r2, r0
   14314:	ldmib	r7, {r0, r1, r6, r7}
   14318:	stm	sp, {r0, r1, r6, r7}
   1431c:	b	14394 <close@plt+0x3300>
   14320:	movw	r1, #24151	; 0x5e57
   14324:	mov	r0, #0
   14328:	mov	r2, #5
   1432c:	movt	r1, #1
   14330:	bl	10ed8 <dcgettext@plt>
   14334:	ldr	r3, [r7]
   14338:	mov	r2, r0
   1433c:	ldmib	r7, {r0, r1, r6}
   14340:	ldr	r5, [r7, #16]
   14344:	ldr	r7, [r7, #20]
   14348:	stm	sp, {r0, r1, r6}
   1434c:	str	r5, [sp, #12]
   14350:	str	r7, [sp, #16]
   14354:	b	14394 <close@plt+0x3300>
   14358:	movw	r1, #24191	; 0x5e7f
   1435c:	mov	r0, #0
   14360:	mov	r2, #5
   14364:	movt	r1, #1
   14368:	bl	10ed8 <dcgettext@plt>
   1436c:	ldr	r3, [r7]
   14370:	mov	r2, r0
   14374:	ldmib	r7, {r0, r1, r6}
   14378:	ldr	r5, [r7, #16]
   1437c:	ldr	r4, [r7, #20]
   14380:	ldr	r7, [r7, #24]
   14384:	stm	sp, {r0, r1, r6}
   14388:	str	r5, [sp, #12]
   1438c:	str	r4, [sp, #16]
   14390:	str	r7, [sp, #20]
   14394:	mov	r0, r8
   14398:	mov	r1, #1
   1439c:	b	14448 <close@plt+0x33b4>
   143a0:	movw	r1, #24283	; 0x5edb
   143a4:	movt	r1, #1
   143a8:	mov	r0, #0
   143ac:	mov	r2, #5
   143b0:	bl	10ed8 <dcgettext@plt>
   143b4:	mov	ip, r0
   143b8:	ldr	r3, [r7]
   143bc:	ldr	r0, [r7, #4]
   143c0:	ldr	r1, [r7, #8]
   143c4:	ldr	r6, [r7, #12]
   143c8:	ldr	r5, [r7, #16]
   143cc:	ldr	r4, [r7, #20]
   143d0:	ldr	r2, [r7, #24]
   143d4:	ldr	lr, [r7, #28]
   143d8:	ldr	r7, [r7, #32]
   143dc:	stm	sp, {r0, r1, r6}
   143e0:	str	r5, [sp, #12]
   143e4:	str	r4, [sp, #16]
   143e8:	str	r2, [sp, #20]
   143ec:	str	lr, [sp, #24]
   143f0:	str	r7, [sp, #28]
   143f4:	b	1443c <close@plt+0x33a8>
   143f8:	movw	r1, #24235	; 0x5eab
   143fc:	mov	r0, #0
   14400:	mov	r2, #5
   14404:	movt	r1, #1
   14408:	bl	10ed8 <dcgettext@plt>
   1440c:	mov	ip, r0
   14410:	ldr	r3, [r7]
   14414:	ldmib	r7, {r0, r1, r6}
   14418:	ldr	r5, [r7, #16]
   1441c:	ldr	r4, [r7, #20]
   14420:	ldr	r2, [r7, #24]
   14424:	ldr	r7, [r7, #28]
   14428:	stm	sp, {r0, r1, r6}
   1442c:	str	r5, [sp, #12]
   14430:	str	r4, [sp, #16]
   14434:	str	r2, [sp, #20]
   14438:	str	r7, [sp, #24]
   1443c:	mov	r0, r8
   14440:	mov	r1, #1
   14444:	mov	r2, ip
   14448:	bl	10ff8 <__fprintf_chk@plt>
   1444c:	sub	sp, fp, #24
   14450:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   14454:	push	{r4, sl, fp, lr}
   14458:	add	fp, sp, #8
   1445c:	sub	sp, sp, #8
   14460:	ldr	ip, [fp, #8]
   14464:	mov	lr, #0
   14468:	ldr	r4, [ip, lr, lsl #2]
   1446c:	add	lr, lr, #1
   14470:	cmp	r4, #0
   14474:	bne	14468 <close@plt+0x33d4>
   14478:	sub	r4, lr, #1
   1447c:	str	ip, [sp]
   14480:	str	r4, [sp, #4]
   14484:	bl	14128 <close@plt+0x3094>
   14488:	sub	sp, fp, #8
   1448c:	pop	{r4, sl, fp, pc}
   14490:	push	{r4, r5, fp, lr}
   14494:	add	fp, sp, #8
   14498:	sub	sp, sp, #48	; 0x30
   1449c:	ldr	r4, [fp, #8]
   144a0:	mov	ip, #0
   144a4:	add	lr, sp, #8
   144a8:	ldr	r5, [r4]
   144ac:	cmp	r5, #0
   144b0:	str	r5, [lr, ip, lsl #2]
   144b4:	beq	144c8 <close@plt+0x3434>
   144b8:	add	ip, ip, #1
   144bc:	add	r4, r4, #4
   144c0:	cmp	ip, #10
   144c4:	bcc	144a8 <close@plt+0x3414>
   144c8:	str	lr, [sp]
   144cc:	str	ip, [sp, #4]
   144d0:	bl	14128 <close@plt+0x3094>
   144d4:	sub	sp, fp, #8
   144d8:	pop	{r4, r5, fp, pc}
   144dc:	push	{fp, lr}
   144e0:	mov	fp, sp
   144e4:	sub	sp, sp, #8
   144e8:	add	ip, fp, #8
   144ec:	str	ip, [sp, #4]
   144f0:	str	ip, [sp]
   144f4:	bl	14490 <close@plt+0x33fc>
   144f8:	mov	sp, fp
   144fc:	pop	{fp, pc}
   14500:	push	{fp, lr}
   14504:	mov	fp, sp
   14508:	movw	r0, #29012	; 0x7154
   1450c:	movt	r0, #2
   14510:	ldr	r1, [r0]
   14514:	movw	r0, #23165	; 0x5a7d
   14518:	movt	r0, #1
   1451c:	bl	10e48 <fputs_unlocked@plt>
   14520:	movw	r1, #24395	; 0x5f4b
   14524:	mov	r0, #0
   14528:	mov	r2, #5
   1452c:	movt	r1, #1
   14530:	bl	10ed8 <dcgettext@plt>
   14534:	movw	r2, #24415	; 0x5f5f
   14538:	mov	r1, r0
   1453c:	mov	r0, #1
   14540:	movt	r2, #1
   14544:	bl	10fe0 <__printf_chk@plt>
   14548:	movw	r1, #24437	; 0x5f75
   1454c:	mov	r0, #0
   14550:	mov	r2, #5
   14554:	movt	r1, #1
   14558:	bl	10ed8 <dcgettext@plt>
   1455c:	movw	r2, #22748	; 0x58dc
   14560:	movw	r3, #22974	; 0x59be
   14564:	mov	r1, r0
   14568:	mov	r0, #1
   1456c:	movt	r2, #1
   14570:	movt	r3, #1
   14574:	bl	10fe0 <__printf_chk@plt>
   14578:	movw	r1, #24457	; 0x5f89
   1457c:	mov	r0, #0
   14580:	mov	r2, #5
   14584:	movt	r1, #1
   14588:	bl	10ed8 <dcgettext@plt>
   1458c:	movw	r2, #24496	; 0x5fb0
   14590:	mov	r1, r0
   14594:	mov	r0, #1
   14598:	movt	r2, #1
   1459c:	pop	{fp, lr}
   145a0:	b	10fe0 <__printf_chk@plt>
   145a4:	b	145a8 <close@plt+0x3514>
   145a8:	push	{r4, r5, r6, sl, fp, lr}
   145ac:	add	fp, sp, #16
   145b0:	mov	r4, r2
   145b4:	mov	r5, r1
   145b8:	mov	r6, r0
   145bc:	bl	1515c <close@plt+0x40c8>
   145c0:	cmp	r0, #0
   145c4:	popne	{r4, r5, r6, sl, fp, pc}
   145c8:	cmp	r6, #0
   145cc:	beq	145e0 <close@plt+0x354c>
   145d0:	cmp	r5, #0
   145d4:	cmpne	r4, #0
   145d8:	bne	145e0 <close@plt+0x354c>
   145dc:	pop	{r4, r5, r6, sl, fp, pc}
   145e0:	bl	14a34 <close@plt+0x39a0>
   145e4:	push	{fp, lr}
   145e8:	mov	fp, sp
   145ec:	bl	14c4c <close@plt+0x3bb8>
   145f0:	cmp	r0, #0
   145f4:	popne	{fp, pc}
   145f8:	bl	14a34 <close@plt+0x39a0>
   145fc:	push	{fp, lr}
   14600:	mov	fp, sp
   14604:	bl	14c4c <close@plt+0x3bb8>
   14608:	cmp	r0, #0
   1460c:	popne	{fp, pc}
   14610:	bl	14a34 <close@plt+0x39a0>
   14614:	push	{fp, lr}
   14618:	mov	fp, sp
   1461c:	bl	14c4c <close@plt+0x3bb8>
   14620:	cmp	r0, #0
   14624:	popne	{fp, pc}
   14628:	bl	14a34 <close@plt+0x39a0>
   1462c:	push	{r4, r5, fp, lr}
   14630:	add	fp, sp, #8
   14634:	mov	r4, r1
   14638:	mov	r5, r0
   1463c:	bl	14c7c <close@plt+0x3be8>
   14640:	cmp	r0, #0
   14644:	popne	{r4, r5, fp, pc}
   14648:	cmp	r5, #0
   1464c:	beq	1465c <close@plt+0x35c8>
   14650:	cmp	r4, #0
   14654:	bne	1465c <close@plt+0x35c8>
   14658:	pop	{r4, r5, fp, pc}
   1465c:	bl	14a34 <close@plt+0x39a0>
   14660:	push	{fp, lr}
   14664:	mov	fp, sp
   14668:	cmp	r1, #0
   1466c:	orreq	r1, r1, #1
   14670:	bl	14c7c <close@plt+0x3be8>
   14674:	cmp	r0, #0
   14678:	popne	{fp, pc}
   1467c:	bl	14a34 <close@plt+0x39a0>
   14680:	push	{fp, lr}
   14684:	mov	fp, sp
   14688:	clz	r3, r2
   1468c:	lsr	ip, r3, #5
   14690:	clz	r3, r1
   14694:	lsr	r3, r3, #5
   14698:	orrs	r3, r3, ip
   1469c:	movwne	r1, #1
   146a0:	movwne	r2, #1
   146a4:	bl	1515c <close@plt+0x40c8>
   146a8:	cmp	r0, #0
   146ac:	popne	{fp, pc}
   146b0:	bl	14a34 <close@plt+0x39a0>
   146b4:	push	{fp, lr}
   146b8:	mov	fp, sp
   146bc:	mov	r2, r1
   146c0:	mov	r1, r0
   146c4:	mov	r0, #0
   146c8:	bl	1515c <close@plt+0x40c8>
   146cc:	cmp	r0, #0
   146d0:	popne	{fp, pc}
   146d4:	bl	14a34 <close@plt+0x39a0>
   146d8:	mov	r2, r1
   146dc:	mov	r1, r0
   146e0:	mov	r0, #0
   146e4:	b	14680 <close@plt+0x35ec>
   146e8:	mov	r2, #1
   146ec:	b	146f0 <close@plt+0x365c>
   146f0:	push	{r4, r5, fp, lr}
   146f4:	add	fp, sp, #8
   146f8:	ldr	r5, [r1]
   146fc:	mov	r4, r1
   14700:	cmp	r0, #0
   14704:	beq	1471c <close@plt+0x3688>
   14708:	mov	r1, #1
   1470c:	add	r1, r1, r5, lsr #1
   14710:	adds	r5, r5, r1
   14714:	bcc	14734 <close@plt+0x36a0>
   14718:	bl	14a34 <close@plt+0x39a0>
   1471c:	cmp	r5, #0
   14720:	bne	14734 <close@plt+0x36a0>
   14724:	mov	r1, #64	; 0x40
   14728:	cmp	r2, #64	; 0x40
   1472c:	udiv	r5, r1, r2
   14730:	addhi	r5, r5, #1
   14734:	mov	r1, r5
   14738:	bl	145a8 <close@plt+0x3514>
   1473c:	str	r5, [r4]
   14740:	pop	{r4, r5, fp, pc}
   14744:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   14748:	add	fp, sp, #24
   1474c:	ldr	r6, [r1]
   14750:	mov	r8, r1
   14754:	ldr	r4, [fp, #8]
   14758:	add	r1, r6, r6, asr #1
   1475c:	cmp	r1, r6
   14760:	mvnvs	r1, #-2147483648	; 0x80000000
   14764:	cmp	r1, r3
   14768:	mov	r5, r1
   1476c:	movgt	r5, r3
   14770:	cmn	r3, #1
   14774:	movle	r5, r1
   14778:	cmn	r4, #1
   1477c:	ble	1479c <close@plt+0x3708>
   14780:	cmp	r4, #0
   14784:	beq	147f0 <close@plt+0x375c>
   14788:	cmn	r5, #1
   1478c:	ble	147c4 <close@plt+0x3730>
   14790:	mvn	r7, #-2147483648	; 0x80000000
   14794:	udiv	r1, r7, r4
   14798:	b	147b8 <close@plt+0x3724>
   1479c:	cmn	r5, #1
   147a0:	ble	147e0 <close@plt+0x374c>
   147a4:	cmn	r4, #1
   147a8:	beq	147f0 <close@plt+0x375c>
   147ac:	mov	r1, #-2147483648	; 0x80000000
   147b0:	mvn	r7, #-2147483648	; 0x80000000
   147b4:	sdiv	r1, r1, r4
   147b8:	cmp	r1, r5
   147bc:	bge	147f0 <close@plt+0x375c>
   147c0:	b	14800 <close@plt+0x376c>
   147c4:	beq	147f0 <close@plt+0x375c>
   147c8:	mov	r1, #-2147483648	; 0x80000000
   147cc:	mvn	r7, #-2147483648	; 0x80000000
   147d0:	sdiv	r1, r1, r5
   147d4:	cmp	r1, r4
   147d8:	bge	147f0 <close@plt+0x375c>
   147dc:	b	14800 <close@plt+0x376c>
   147e0:	mvn	r7, #-2147483648	; 0x80000000
   147e4:	sdiv	r1, r7, r4
   147e8:	cmp	r5, r1
   147ec:	blt	14800 <close@plt+0x376c>
   147f0:	mul	r1, r5, r4
   147f4:	mov	r7, #64	; 0x40
   147f8:	cmp	r1, #63	; 0x3f
   147fc:	bgt	14808 <close@plt+0x3774>
   14800:	sdiv	r5, r7, r4
   14804:	mul	r1, r5, r4
   14808:	cmp	r0, #0
   1480c:	moveq	r7, #0
   14810:	streq	r7, [r8]
   14814:	sub	r7, r5, r6
   14818:	cmp	r7, r2
   1481c:	bge	148c0 <close@plt+0x382c>
   14820:	add	r5, r6, r2
   14824:	mov	r2, #0
   14828:	mov	r1, #0
   1482c:	cmp	r5, r3
   14830:	movwgt	r2, #1
   14834:	cmn	r3, #1
   14838:	movwgt	r1, #1
   1483c:	cmp	r5, r6
   14840:	bvs	148a8 <close@plt+0x3814>
   14844:	ands	r1, r1, r2
   14848:	bne	148a8 <close@plt+0x3814>
   1484c:	cmn	r4, #1
   14850:	ble	14870 <close@plt+0x37dc>
   14854:	cmp	r4, #0
   14858:	beq	148bc <close@plt+0x3828>
   1485c:	cmn	r5, #1
   14860:	ble	14894 <close@plt+0x3800>
   14864:	mvn	r1, #-2147483648	; 0x80000000
   14868:	udiv	r1, r1, r4
   1486c:	b	14888 <close@plt+0x37f4>
   14870:	cmn	r5, #1
   14874:	ble	148ac <close@plt+0x3818>
   14878:	cmn	r4, #1
   1487c:	beq	148bc <close@plt+0x3828>
   14880:	mov	r1, #-2147483648	; 0x80000000
   14884:	sdiv	r1, r1, r4
   14888:	cmp	r1, r5
   1488c:	bge	148bc <close@plt+0x3828>
   14890:	b	148a8 <close@plt+0x3814>
   14894:	beq	148bc <close@plt+0x3828>
   14898:	mov	r1, #-2147483648	; 0x80000000
   1489c:	sdiv	r1, r1, r5
   148a0:	cmp	r1, r4
   148a4:	bge	148bc <close@plt+0x3828>
   148a8:	bl	14a34 <close@plt+0x39a0>
   148ac:	mvn	r1, #-2147483648	; 0x80000000
   148b0:	sdiv	r1, r1, r4
   148b4:	cmp	r5, r1
   148b8:	blt	148a8 <close@plt+0x3814>
   148bc:	mul	r1, r5, r4
   148c0:	bl	1462c <close@plt+0x3598>
   148c4:	str	r5, [r8]
   148c8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   148cc:	push	{fp, lr}
   148d0:	mov	fp, sp
   148d4:	mov	r1, #1
   148d8:	bl	14bf8 <close@plt+0x3b64>
   148dc:	cmp	r0, #0
   148e0:	popne	{fp, pc}
   148e4:	bl	14a34 <close@plt+0x39a0>
   148e8:	push	{fp, lr}
   148ec:	mov	fp, sp
   148f0:	bl	14bf8 <close@plt+0x3b64>
   148f4:	cmp	r0, #0
   148f8:	popne	{fp, pc}
   148fc:	bl	14a34 <close@plt+0x39a0>
   14900:	push	{fp, lr}
   14904:	mov	fp, sp
   14908:	mov	r1, #1
   1490c:	bl	14bf8 <close@plt+0x3b64>
   14910:	cmp	r0, #0
   14914:	popne	{fp, pc}
   14918:	bl	14a34 <close@plt+0x39a0>
   1491c:	push	{fp, lr}
   14920:	mov	fp, sp
   14924:	bl	14bf8 <close@plt+0x3b64>
   14928:	cmp	r0, #0
   1492c:	popne	{fp, pc}
   14930:	bl	14a34 <close@plt+0x39a0>
   14934:	push	{r4, r5, r6, sl, fp, lr}
   14938:	add	fp, sp, #16
   1493c:	mov	r5, r0
   14940:	mov	r0, r1
   14944:	mov	r4, r1
   14948:	bl	14c4c <close@plt+0x3bb8>
   1494c:	cmp	r0, #0
   14950:	beq	1496c <close@plt+0x38d8>
   14954:	mov	r1, r5
   14958:	mov	r2, r4
   1495c:	mov	r6, r0
   14960:	bl	10e9c <memcpy@plt>
   14964:	mov	r0, r6
   14968:	pop	{r4, r5, r6, sl, fp, pc}
   1496c:	bl	14a34 <close@plt+0x39a0>
   14970:	push	{r4, r5, r6, sl, fp, lr}
   14974:	add	fp, sp, #16
   14978:	mov	r5, r0
   1497c:	mov	r0, r1
   14980:	mov	r4, r1
   14984:	bl	14c4c <close@plt+0x3bb8>
   14988:	cmp	r0, #0
   1498c:	beq	149a8 <close@plt+0x3914>
   14990:	mov	r1, r5
   14994:	mov	r2, r4
   14998:	mov	r6, r0
   1499c:	bl	10e9c <memcpy@plt>
   149a0:	mov	r0, r6
   149a4:	pop	{r4, r5, r6, sl, fp, pc}
   149a8:	bl	14a34 <close@plt+0x39a0>
   149ac:	push	{r4, r5, r6, sl, fp, lr}
   149b0:	add	fp, sp, #16
   149b4:	mov	r5, r0
   149b8:	add	r0, r1, #1
   149bc:	mov	r4, r1
   149c0:	bl	14c4c <close@plt+0x3bb8>
   149c4:	cmp	r0, #0
   149c8:	beq	149f0 <close@plt+0x395c>
   149cc:	mov	r6, r0
   149d0:	mov	r0, #0
   149d4:	mov	r1, r5
   149d8:	mov	r2, r4
   149dc:	strb	r0, [r6, r4]
   149e0:	mov	r0, r6
   149e4:	bl	10e9c <memcpy@plt>
   149e8:	mov	r0, r6
   149ec:	pop	{r4, r5, r6, sl, fp, pc}
   149f0:	bl	14a34 <close@plt+0x39a0>
   149f4:	push	{r4, r5, r6, sl, fp, lr}
   149f8:	add	fp, sp, #16
   149fc:	mov	r4, r0
   14a00:	bl	10fb0 <strlen@plt>
   14a04:	add	r5, r0, #1
   14a08:	mov	r0, r5
   14a0c:	bl	14c4c <close@plt+0x3bb8>
   14a10:	cmp	r0, #0
   14a14:	beq	14a30 <close@plt+0x399c>
   14a18:	mov	r1, r4
   14a1c:	mov	r2, r5
   14a20:	mov	r6, r0
   14a24:	bl	10e9c <memcpy@plt>
   14a28:	mov	r0, r6
   14a2c:	pop	{r4, r5, r6, sl, fp, pc}
   14a30:	bl	14a34 <close@plt+0x39a0>
   14a34:	push	{fp, lr}
   14a38:	mov	fp, sp
   14a3c:	movw	r0, #28912	; 0x70f0
   14a40:	movw	r1, #24572	; 0x5ffc
   14a44:	mov	r2, #5
   14a48:	movt	r0, #2
   14a4c:	movt	r1, #1
   14a50:	ldr	r4, [r0]
   14a54:	mov	r0, #0
   14a58:	bl	10ed8 <dcgettext@plt>
   14a5c:	movw	r2, #23527	; 0x5be7
   14a60:	mov	r3, r0
   14a64:	mov	r0, r4
   14a68:	mov	r1, #0
   14a6c:	movt	r2, #1
   14a70:	bl	10f44 <error@plt>
   14a74:	bl	1107c <abort@plt>
   14a78:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   14a7c:	add	fp, sp, #24
   14a80:	sub	sp, sp, #8
   14a84:	mov	r6, r3
   14a88:	mov	r4, r2
   14a8c:	mov	r5, r1
   14a90:	mov	r7, r0
   14a94:	bl	14fe4 <close@plt+0x3f50>
   14a98:	mov	r8, r0
   14a9c:	bl	10fbc <__errno_location@plt>
   14aa0:	ldr	r0, [r0]
   14aa4:	cmp	r0, #0
   14aa8:	beq	14ac0 <close@plt+0x3a2c>
   14aac:	mov	r1, r7
   14ab0:	mov	r2, r5
   14ab4:	mov	r3, r4
   14ab8:	str	r6, [sp]
   14abc:	bl	14acc <close@plt+0x3a38>
   14ac0:	mov	r0, r8
   14ac4:	sub	sp, fp, #24
   14ac8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   14acc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   14ad0:	add	fp, sp, #24
   14ad4:	sub	sp, sp, #8
   14ad8:	mov	r6, r1
   14adc:	movw	r1, #24589	; 0x600d
   14ae0:	mov	r5, r2
   14ae4:	mov	r7, r0
   14ae8:	mov	r0, #0
   14aec:	mov	r2, #5
   14af0:	mov	r8, r3
   14af4:	movt	r1, #1
   14af8:	bl	10ed8 <dcgettext@plt>
   14afc:	mov	r2, r0
   14b00:	mov	r0, #0
   14b04:	mov	r1, r7
   14b08:	bl	10f44 <error@plt>
   14b0c:	movw	r1, #24614	; 0x6026
   14b10:	mov	r0, #0
   14b14:	mov	r2, #5
   14b18:	movt	r1, #1
   14b1c:	bl	10ed8 <dcgettext@plt>
   14b20:	mov	r2, r0
   14b24:	mov	r0, #0
   14b28:	mov	r1, #0
   14b2c:	bl	10f44 <error@plt>
   14b30:	movw	r0, #28912	; 0x70f0
   14b34:	movw	r1, #24657	; 0x6051
   14b38:	mov	r2, #5
   14b3c:	movt	r0, #2
   14b40:	movt	r1, #1
   14b44:	ldr	r7, [r0]
   14b48:	mov	r0, #0
   14b4c:	bl	10ed8 <dcgettext@plt>
   14b50:	mov	r4, r0
   14b54:	mov	r0, #0
   14b58:	mov	r1, #8
   14b5c:	mov	r2, r6
   14b60:	mov	r3, r5
   14b64:	bl	13bc4 <close@plt+0x2b30>
   14b68:	ldr	r3, [fp, #8]
   14b6c:	mov	r5, r0
   14b70:	mov	r0, #1
   14b74:	mov	r1, #8
   14b78:	mov	r2, r8
   14b7c:	bl	13bc4 <close@plt+0x2b30>
   14b80:	str	r0, [sp]
   14b84:	mov	r0, r7
   14b88:	mov	r1, #0
   14b8c:	mov	r2, r4
   14b90:	mov	r3, r5
   14b94:	bl	10f44 <error@plt>
   14b98:	sub	sp, fp, #24
   14b9c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   14ba0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   14ba4:	add	fp, sp, #24
   14ba8:	sub	sp, sp, #8
   14bac:	mov	r7, r3
   14bb0:	mov	r4, r2
   14bb4:	mov	r6, r1
   14bb8:	mov	r5, r0
   14bbc:	bl	150f8 <close@plt+0x4064>
   14bc0:	mov	r8, r0
   14bc4:	bl	10fbc <__errno_location@plt>
   14bc8:	ldr	r0, [r0]
   14bcc:	cmp	r0, #0
   14bd0:	beq	14bec <close@plt+0x3b58>
   14bd4:	sub	r1, r7, #1
   14bd8:	sub	r2, r6, #1
   14bdc:	mov	r3, r4
   14be0:	str	r1, [sp]
   14be4:	mov	r1, r5
   14be8:	bl	14acc <close@plt+0x3a38>
   14bec:	mov	r0, r8
   14bf0:	sub	sp, fp, #24
   14bf4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   14bf8:	clz	r2, r1
   14bfc:	clz	r3, r0
   14c00:	lsr	r2, r2, #5
   14c04:	lsr	r3, r3, #5
   14c08:	orrs	r2, r3, r2
   14c0c:	movwne	r1, #1
   14c10:	movwne	r0, #1
   14c14:	cmp	r1, #0
   14c18:	beq	14c48 <close@plt+0x3bb4>
   14c1c:	mvn	r2, #-2147483648	; 0x80000000
   14c20:	udiv	r2, r2, r1
   14c24:	cmp	r2, r0
   14c28:	bcs	14c48 <close@plt+0x3bb4>
   14c2c:	push	{fp, lr}
   14c30:	mov	fp, sp
   14c34:	bl	10fbc <__errno_location@plt>
   14c38:	mov	r1, #12
   14c3c:	str	r1, [r0]
   14c40:	mov	r0, #0
   14c44:	pop	{fp, pc}
   14c48:	b	10e3c <calloc@plt>
   14c4c:	cmp	r0, #0
   14c50:	movweq	r0, #1
   14c54:	cmn	r0, #1
   14c58:	ble	14c60 <close@plt+0x3bcc>
   14c5c:	b	10f5c <malloc@plt>
   14c60:	push	{fp, lr}
   14c64:	mov	fp, sp
   14c68:	bl	10fbc <__errno_location@plt>
   14c6c:	mov	r1, #12
   14c70:	str	r1, [r0]
   14c74:	mov	r0, #0
   14c78:	pop	{fp, pc}
   14c7c:	push	{fp, lr}
   14c80:	mov	fp, sp
   14c84:	cmp	r0, #0
   14c88:	beq	14ca4 <close@plt+0x3c10>
   14c8c:	cmp	r1, #0
   14c90:	beq	14cb0 <close@plt+0x3c1c>
   14c94:	cmn	r1, #1
   14c98:	ble	14cb8 <close@plt+0x3c24>
   14c9c:	pop	{fp, lr}
   14ca0:	b	10ee4 <realloc@plt>
   14ca4:	mov	r0, r1
   14ca8:	pop	{fp, lr}
   14cac:	b	14c4c <close@plt+0x3bb8>
   14cb0:	bl	14f24 <close@plt+0x3e90>
   14cb4:	b	14cc4 <close@plt+0x3c30>
   14cb8:	bl	10fbc <__errno_location@plt>
   14cbc:	mov	r1, #12
   14cc0:	str	r1, [r0]
   14cc4:	mov	r0, #0
   14cc8:	pop	{fp, pc}
   14ccc:	push	{r4, r5, r6, sl, fp, lr}
   14cd0:	add	fp, sp, #16
   14cd4:	mov	r4, r0
   14cd8:	bl	10f20 <__fpending@plt>
   14cdc:	mov	r5, r0
   14ce0:	mov	r0, r4
   14ce4:	bl	10f2c <ferror_unlocked@plt>
   14ce8:	mov	r6, r0
   14cec:	mov	r0, r4
   14cf0:	bl	12110 <close@plt+0x107c>
   14cf4:	cmp	r6, #0
   14cf8:	beq	14d18 <close@plt+0x3c84>
   14cfc:	mvn	r4, #0
   14d00:	cmp	r0, #0
   14d04:	bne	14d44 <close@plt+0x3cb0>
   14d08:	bl	10fbc <__errno_location@plt>
   14d0c:	mov	r1, #0
   14d10:	str	r1, [r0]
   14d14:	b	14d44 <close@plt+0x3cb0>
   14d18:	cmp	r0, #0
   14d1c:	mov	r4, r0
   14d20:	mvnne	r4, #0
   14d24:	cmp	r5, #0
   14d28:	bne	14d44 <close@plt+0x3cb0>
   14d2c:	cmp	r0, #0
   14d30:	beq	14d44 <close@plt+0x3cb0>
   14d34:	bl	10fbc <__errno_location@plt>
   14d38:	ldr	r0, [r0]
   14d3c:	subs	r4, r0, #9
   14d40:	mvnne	r4, #0
   14d44:	mov	r0, r4
   14d48:	pop	{r4, r5, r6, sl, fp, pc}
   14d4c:	sub	sp, sp, #8
   14d50:	push	{r4, r5, r6, r7, fp, lr}
   14d54:	add	fp, sp, #16
   14d58:	sub	sp, sp, #8
   14d5c:	mov	r5, r0
   14d60:	add	r0, fp, #8
   14d64:	cmp	r1, #11
   14d68:	str	r3, [fp, #12]
   14d6c:	str	r2, [fp, #8]
   14d70:	str	r0, [sp, #4]
   14d74:	bhi	14db0 <close@plt+0x3d1c>
   14d78:	mov	r0, #1
   14d7c:	movw	r2, #1300	; 0x514
   14d80:	tst	r2, r0, lsl r1
   14d84:	bne	14e68 <close@plt+0x3dd4>
   14d88:	movw	r2, #2570	; 0xa0a
   14d8c:	tst	r2, r0, lsl r1
   14d90:	bne	14dd8 <close@plt+0x3d44>
   14d94:	cmp	r1, #0
   14d98:	bne	14db0 <close@plt+0x3d1c>
   14d9c:	ldr	r0, [sp, #4]
   14da0:	add	r1, r0, #4
   14da4:	str	r1, [sp, #4]
   14da8:	mov	r1, #0
   14dac:	b	14e74 <close@plt+0x3de0>
   14db0:	sub	r0, r1, #1024	; 0x400
   14db4:	cmp	r0, #10
   14db8:	bhi	14e68 <close@plt+0x3dd4>
   14dbc:	mov	r2, #1
   14dc0:	movw	r3, #645	; 0x285
   14dc4:	tst	r3, r2, lsl r0
   14dc8:	bne	14e68 <close@plt+0x3dd4>
   14dcc:	movw	r3, #1282	; 0x502
   14dd0:	tst	r3, r2, lsl r0
   14dd4:	beq	14de4 <close@plt+0x3d50>
   14dd8:	mov	r0, r5
   14ddc:	bl	1101c <fcntl64@plt>
   14de0:	b	14e80 <close@plt+0x3dec>
   14de4:	cmp	r0, #6
   14de8:	bne	14e68 <close@plt+0x3dd4>
   14dec:	ldr	r0, [sp, #4]
   14df0:	movw	r7, #29360	; 0x72b0
   14df4:	movt	r7, #2
   14df8:	add	r1, r0, #4
   14dfc:	str	r1, [sp, #4]
   14e00:	ldr	r6, [r0]
   14e04:	ldr	r0, [r7]
   14e08:	cmp	r0, #0
   14e0c:	blt	14ea4 <close@plt+0x3e10>
   14e10:	mov	r0, r5
   14e14:	movw	r1, #1030	; 0x406
   14e18:	mov	r2, r6
   14e1c:	bl	1101c <fcntl64@plt>
   14e20:	mov	r4, r0
   14e24:	cmn	r0, #1
   14e28:	bgt	14e98 <close@plt+0x3e04>
   14e2c:	bl	10fbc <__errno_location@plt>
   14e30:	ldr	r0, [r0]
   14e34:	cmp	r0, #22
   14e38:	bne	14e98 <close@plt+0x3e04>
   14e3c:	mov	r0, r5
   14e40:	mov	r1, #0
   14e44:	mov	r2, r6
   14e48:	bl	1101c <fcntl64@plt>
   14e4c:	mov	r4, r0
   14e50:	cmp	r0, #0
   14e54:	blt	14e84 <close@plt+0x3df0>
   14e58:	mvn	r0, #0
   14e5c:	str	r0, [r7]
   14e60:	mov	r0, #1
   14e64:	b	14ec8 <close@plt+0x3e34>
   14e68:	ldr	r0, [sp, #4]
   14e6c:	add	r2, r0, #4
   14e70:	str	r2, [sp, #4]
   14e74:	ldr	r2, [r0]
   14e78:	mov	r0, r5
   14e7c:	bl	1101c <fcntl64@plt>
   14e80:	mov	r4, r0
   14e84:	mov	r0, r4
   14e88:	sub	sp, fp, #16
   14e8c:	pop	{r4, r5, r6, r7, fp, lr}
   14e90:	add	sp, sp, #8
   14e94:	bx	lr
   14e98:	mov	r0, #1
   14e9c:	str	r0, [r7]
   14ea0:	b	14e84 <close@plt+0x3df0>
   14ea4:	mov	r0, r5
   14ea8:	mov	r1, #0
   14eac:	mov	r2, r6
   14eb0:	bl	1101c <fcntl64@plt>
   14eb4:	mov	r4, r0
   14eb8:	ldr	r0, [r7]
   14ebc:	add	r0, r0, #1
   14ec0:	clz	r0, r0
   14ec4:	lsr	r0, r0, #5
   14ec8:	cmp	r0, #0
   14ecc:	beq	14e84 <close@plt+0x3df0>
   14ed0:	cmp	r4, #0
   14ed4:	blt	14e84 <close@plt+0x3df0>
   14ed8:	mov	r0, r4
   14edc:	mov	r1, #1
   14ee0:	bl	1101c <fcntl64@plt>
   14ee4:	cmp	r0, #0
   14ee8:	blt	14f04 <close@plt+0x3e70>
   14eec:	orr	r2, r0, #1
   14ef0:	mov	r0, r4
   14ef4:	mov	r1, #2
   14ef8:	bl	1101c <fcntl64@plt>
   14efc:	cmn	r0, #1
   14f00:	bne	14e84 <close@plt+0x3df0>
   14f04:	bl	10fbc <__errno_location@plt>
   14f08:	ldr	r6, [r0]
   14f0c:	mov	r5, r0
   14f10:	mov	r0, r4
   14f14:	bl	11094 <close@plt>
   14f18:	str	r6, [r5]
   14f1c:	mvn	r4, #0
   14f20:	b	14e84 <close@plt+0x3df0>
   14f24:	push	{r4, r5, r6, sl, fp, lr}
   14f28:	add	fp, sp, #16
   14f2c:	mov	r4, r0
   14f30:	bl	10fbc <__errno_location@plt>
   14f34:	ldr	r6, [r0]
   14f38:	mov	r5, r0
   14f3c:	mov	r0, r4
   14f40:	bl	10e84 <free@plt>
   14f44:	str	r6, [r5]
   14f48:	pop	{r4, r5, r6, sl, fp, pc}
   14f4c:	push	{fp, lr}
   14f50:	mov	fp, sp
   14f54:	mov	r0, #14
   14f58:	bl	11040 <nl_langinfo@plt>
   14f5c:	movw	r1, #23234	; 0x5ac2
   14f60:	cmp	r0, #0
   14f64:	movt	r1, #1
   14f68:	movne	r1, r0
   14f6c:	movw	r0, #24694	; 0x6076
   14f70:	ldrb	r2, [r1]
   14f74:	movt	r0, #1
   14f78:	cmp	r2, #0
   14f7c:	movne	r0, r1
   14f80:	pop	{fp, pc}
   14f84:	push	{r4, r5, r6, r7, fp, lr}
   14f88:	add	fp, sp, #16
   14f8c:	sub	sp, sp, #8
   14f90:	add	r5, sp, #4
   14f94:	cmp	r0, #0
   14f98:	mov	r7, r2
   14f9c:	mov	r4, r1
   14fa0:	movne	r5, r0
   14fa4:	mov	r0, r5
   14fa8:	bl	10f38 <mbrtowc@plt>
   14fac:	mov	r6, r0
   14fb0:	cmp	r7, #0
   14fb4:	beq	14fd8 <close@plt+0x3f44>
   14fb8:	cmn	r6, #2
   14fbc:	bcc	14fd8 <close@plt+0x3f44>
   14fc0:	mov	r0, #0
   14fc4:	bl	12358 <close@plt+0x12c4>
   14fc8:	cmp	r0, #0
   14fcc:	ldrbeq	r0, [r4]
   14fd0:	moveq	r6, #1
   14fd4:	streq	r0, [r5]
   14fd8:	mov	r0, r6
   14fdc:	sub	sp, fp, #16
   14fe0:	pop	{r4, r5, r6, r7, fp, pc}
   14fe4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   14fe8:	add	fp, sp, #24
   14fec:	mov	r4, r3
   14ff0:	mov	r5, r2
   14ff4:	mov	r6, r1
   14ff8:	mov	r7, r0
   14ffc:	cmp	r1, r3
   15000:	bne	1501c <close@plt+0x3f88>
   15004:	mov	r0, r7
   15008:	mov	r1, r5
   1500c:	mov	r2, r6
   15010:	bl	10ec0 <memcmp@plt>
   15014:	cmp	r0, #0
   15018:	beq	15050 <close@plt+0x3fbc>
   1501c:	ldrb	r8, [r5, r4]
   15020:	ldrb	r9, [r7, r6]
   15024:	mov	r0, #0
   15028:	add	r1, r6, #1
   1502c:	add	r3, r4, #1
   15030:	mov	r2, r5
   15034:	strb	r0, [r7, r6]
   15038:	strb	r0, [r5, r4]
   1503c:	mov	r0, r7
   15040:	bl	15064 <close@plt+0x3fd0>
   15044:	strb	r9, [r7, r6]
   15048:	strb	r8, [r5, r4]
   1504c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   15050:	bl	10fbc <__errno_location@plt>
   15054:	mov	r1, #0
   15058:	str	r1, [r0]
   1505c:	mov	r0, #0
   15060:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   15064:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15068:	add	fp, sp, #28
   1506c:	sub	sp, sp, #4
   15070:	mov	sl, r3
   15074:	mov	r5, r2
   15078:	mov	r6, r1
   1507c:	mov	r7, r0
   15080:	bl	10fbc <__errno_location@plt>
   15084:	mov	r8, r0
   15088:	mov	r9, #0
   1508c:	mov	r0, r7
   15090:	mov	r1, r5
   15094:	str	r9, [r8]
   15098:	bl	10f50 <strcoll@plt>
   1509c:	cmp	r0, #0
   150a0:	bne	150f0 <close@plt+0x405c>
   150a4:	mov	r0, r7
   150a8:	bl	10fb0 <strlen@plt>
   150ac:	add	r4, r0, #1
   150b0:	mov	r0, r5
   150b4:	sub	r6, r6, r4
   150b8:	bl	10fb0 <strlen@plt>
   150bc:	add	r0, r0, #1
   150c0:	cmp	r6, #0
   150c4:	sub	sl, sl, r0
   150c8:	beq	150e4 <close@plt+0x4050>
   150cc:	add	r7, r7, r4
   150d0:	add	r5, r5, r0
   150d4:	cmp	sl, #0
   150d8:	bne	1508c <close@plt+0x3ff8>
   150dc:	mov	r0, #1
   150e0:	b	150f0 <close@plt+0x405c>
   150e4:	cmp	sl, #0
   150e8:	mvnne	sl, #0
   150ec:	mov	r0, sl
   150f0:	sub	sp, fp, #28
   150f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   150f8:	push	{r4, r5, r6, r7, fp, lr}
   150fc:	add	fp, sp, #16
   15100:	mov	r4, r3
   15104:	mov	r5, r2
   15108:	mov	r6, r1
   1510c:	mov	r7, r0
   15110:	cmp	r1, r3
   15114:	bne	15130 <close@plt+0x409c>
   15118:	mov	r0, r7
   1511c:	mov	r1, r5
   15120:	mov	r2, r6
   15124:	bl	10ec0 <memcmp@plt>
   15128:	cmp	r0, #0
   1512c:	beq	15148 <close@plt+0x40b4>
   15130:	mov	r0, r7
   15134:	mov	r1, r6
   15138:	mov	r2, r5
   1513c:	mov	r3, r4
   15140:	pop	{r4, r5, r6, r7, fp, lr}
   15144:	b	15064 <close@plt+0x3fd0>
   15148:	bl	10fbc <__errno_location@plt>
   1514c:	mov	r1, #0
   15150:	str	r1, [r0]
   15154:	mov	r0, #0
   15158:	pop	{r4, r5, r6, r7, fp, pc}
   1515c:	cmp	r2, #0
   15160:	beq	15190 <close@plt+0x40fc>
   15164:	mvn	r3, #0
   15168:	udiv	r3, r3, r2
   1516c:	cmp	r3, r1
   15170:	bcs	15190 <close@plt+0x40fc>
   15174:	push	{fp, lr}
   15178:	mov	fp, sp
   1517c:	bl	10fbc <__errno_location@plt>
   15180:	mov	r1, #12
   15184:	str	r1, [r0]
   15188:	mov	r0, #0
   1518c:	pop	{fp, pc}
   15190:	mul	r1, r2, r1
   15194:	b	14c7c <close@plt+0x3be8>
   15198:	cmp	r3, #0
   1519c:	cmpeq	r2, #0
   151a0:	bne	151b8 <close@plt+0x4124>
   151a4:	cmp	r1, #0
   151a8:	cmpeq	r0, #0
   151ac:	mvnne	r1, #0
   151b0:	mvnne	r0, #0
   151b4:	b	151d4 <close@plt+0x4140>
   151b8:	sub	sp, sp, #8
   151bc:	push	{sp, lr}
   151c0:	bl	151e4 <close@plt+0x4150>
   151c4:	ldr	lr, [sp, #4]
   151c8:	add	sp, sp, #8
   151cc:	pop	{r2, r3}
   151d0:	bx	lr
   151d4:	push	{r1, lr}
   151d8:	mov	r0, #8
   151dc:	bl	10e54 <raise@plt>
   151e0:	pop	{r1, pc}
   151e4:	cmp	r1, r3
   151e8:	cmpeq	r0, r2
   151ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   151f0:	mov	r4, r0
   151f4:	movcc	r0, #0
   151f8:	mov	r5, r1
   151fc:	ldr	lr, [sp, #36]	; 0x24
   15200:	movcc	r1, r0
   15204:	bcc	15300 <close@plt+0x426c>
   15208:	cmp	r3, #0
   1520c:	clzeq	ip, r2
   15210:	clzne	ip, r3
   15214:	addeq	ip, ip, #32
   15218:	cmp	r5, #0
   1521c:	clzeq	r1, r4
   15220:	addeq	r1, r1, #32
   15224:	clzne	r1, r5
   15228:	sub	ip, ip, r1
   1522c:	sub	sl, ip, #32
   15230:	lsl	r9, r3, ip
   15234:	rsb	fp, ip, #32
   15238:	orr	r9, r9, r2, lsl sl
   1523c:	orr	r9, r9, r2, lsr fp
   15240:	lsl	r8, r2, ip
   15244:	cmp	r5, r9
   15248:	cmpeq	r4, r8
   1524c:	movcc	r0, #0
   15250:	movcc	r1, r0
   15254:	bcc	15270 <close@plt+0x41dc>
   15258:	mov	r0, #1
   1525c:	subs	r4, r4, r8
   15260:	lsl	r1, r0, sl
   15264:	orr	r1, r1, r0, lsr fp
   15268:	lsl	r0, r0, ip
   1526c:	sbc	r5, r5, r9
   15270:	cmp	ip, #0
   15274:	beq	15300 <close@plt+0x426c>
   15278:	lsr	r6, r8, #1
   1527c:	orr	r6, r6, r9, lsl #31
   15280:	lsr	r7, r9, #1
   15284:	mov	r2, ip
   15288:	b	152ac <close@plt+0x4218>
   1528c:	subs	r3, r4, r6
   15290:	sbc	r8, r5, r7
   15294:	adds	r3, r3, r3
   15298:	adc	r8, r8, r8
   1529c:	adds	r4, r3, #1
   152a0:	adc	r5, r8, #0
   152a4:	subs	r2, r2, #1
   152a8:	beq	152c8 <close@plt+0x4234>
   152ac:	cmp	r5, r7
   152b0:	cmpeq	r4, r6
   152b4:	bcs	1528c <close@plt+0x41f8>
   152b8:	adds	r4, r4, r4
   152bc:	adc	r5, r5, r5
   152c0:	subs	r2, r2, #1
   152c4:	bne	152ac <close@plt+0x4218>
   152c8:	lsr	r3, r4, ip
   152cc:	orr	r3, r3, r5, lsl fp
   152d0:	lsr	r2, r5, ip
   152d4:	orr	r3, r3, r5, lsr sl
   152d8:	adds	r0, r0, r4
   152dc:	mov	r4, r3
   152e0:	lsl	r3, r2, ip
   152e4:	orr	r3, r3, r4, lsl sl
   152e8:	lsl	ip, r4, ip
   152ec:	orr	r3, r3, r4, lsr fp
   152f0:	adc	r1, r1, r5
   152f4:	subs	r0, r0, ip
   152f8:	mov	r5, r2
   152fc:	sbc	r1, r1, r3
   15300:	cmp	lr, #0
   15304:	strdne	r4, [lr]
   15308:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1530c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   15310:	mov	r7, r0
   15314:	ldr	r6, [pc, #72]	; 15364 <close@plt+0x42d0>
   15318:	ldr	r5, [pc, #72]	; 15368 <close@plt+0x42d4>
   1531c:	add	r6, pc, r6
   15320:	add	r5, pc, r5
   15324:	sub	r6, r6, r5
   15328:	mov	r8, r1
   1532c:	mov	r9, r2
   15330:	bl	10e10 <fdopen@plt-0x20>
   15334:	asrs	r6, r6, #2
   15338:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1533c:	mov	r4, #0
   15340:	add	r4, r4, #1
   15344:	ldr	r3, [r5], #4
   15348:	mov	r2, r9
   1534c:	mov	r1, r8
   15350:	mov	r0, r7
   15354:	blx	r3
   15358:	cmp	r6, r4
   1535c:	bne	15340 <close@plt+0x42ac>
   15360:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   15364:	andeq	r1, r1, r8, ror #23
   15368:	andeq	r1, r1, r0, ror #23
   1536c:	bx	lr
   15370:	ldr	r3, [pc, #12]	; 15384 <close@plt+0x42f0>
   15374:	mov	r1, #0
   15378:	add	r3, pc, r3
   1537c:	ldr	r2, [r3]
   15380:	b	10fc8 <__cxa_atexit@plt>
   15384:	andeq	r1, r1, r4, ror #26

Disassembly of section .fini:

00015388 <.fini>:
   15388:	push	{r3, lr}
   1538c:	pop	{r3, pc}
