Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 849a074455f441ff89132fb9138911b3 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_cpu_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_cpu_time_synth.sdf", for root module "tb_cpu/riscv_cpu".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_cpu_time_synth.sdf", for root module "tb_cpu/riscv_cpu".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.counter
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.reg_nbit
Compiling module xil_defaultlib.datapath
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.riscv_cpu
Compiling module xil_defaultlib.tb_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cpu_time_synth
