test_name                                                 ,architecture          ,verilog                    ,exit,max_rss(MiB),exec_time(ms),synthesis_time(ms)
best_coverage/multi_clock_reader_writer/k6_N10_mem32K_40nm,k6_N10_mem32K_40nm.xml,multi_clock_reader_writer.v,0   ,34.0        ,37.8         ,13.9
best_coverage/multi_clock_reader_writer/k6_N10_mem32K_40nm,k6_N10_mem32K_40nm.xml,multi_clock_reader_writer.v,0   ,34.0        ,37.8         ,13.9
