{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1402384030731 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1402384030743 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 10 09:07:10 2014 " "Processing started: Tue Jun 10 09:07:10 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1402384030743 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1402384030743 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off prio_arbiter -c prio_arbiter " "Command: quartus_map --read_settings_files=on --write_settings_files=off prio_arbiter -c prio_arbiter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1402384030743 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1402384031460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/shah/sopc_components/prio_arbiter/prio_arbiter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projects/shah/sopc_components/prio_arbiter/prio_arbiter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prio_arbiter-behave " "Found design unit 1: prio_arbiter-behave" {  } { { "../prio_arbiter.vhd" "" { Text "C:/Projects/shah/SOPC_Components/prio_arbiter/prio_arbiter.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1402384033105 ""} { "Info" "ISGN_ENTITY_NAME" "1 prio_arbiter " "Found entity 1: prio_arbiter" {  } { { "../prio_arbiter.vhd" "" { Text "C:/Projects/shah/SOPC_Components/prio_arbiter/prio_arbiter.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402384033105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402384033105 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "prio_arbiter " "Elaborating entity \"prio_arbiter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1402384033316 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../prio_arbiter.vhd" "" { Text "C:/Projects/shah/SOPC_Components/prio_arbiter/prio_arbiter.vhd" 452 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1402384035405 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1402384035405 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "time_left\[2\] High " "Register time_left\[2\] will power up to High" {  } { { "../prio_arbiter.vhd" "" { Text "C:/Projects/shah/SOPC_Components/prio_arbiter/prio_arbiter.vhd" 452 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1402384035622 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "time_left\[1\] High " "Register time_left\[1\] will power up to High" {  } { { "../prio_arbiter.vhd" "" { Text "C:/Projects/shah/SOPC_Components/prio_arbiter/prio_arbiter.vhd" 452 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1402384035622 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "time_left\[0\] High " "Register time_left\[0\] will power up to High" {  } { { "../prio_arbiter.vhd" "" { Text "C:/Projects/shah/SOPC_Components/prio_arbiter/prio_arbiter.vhd" 452 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1402384035622 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1 1402384035622 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1402384035797 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1402384036937 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1402384036937 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "779 " "Implemented 779 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "296 " "Implemented 296 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1402384037151 ""} { "Info" "ICUT_CUT_TM_OPINS" "202 " "Implemented 202 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1402384037151 ""} { "Info" "ICUT_CUT_TM_LCELLS" "281 " "Implemented 281 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1402384037151 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1402384037151 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "494 " "Peak virtual memory: 494 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1402384037200 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 10 09:07:17 2014 " "Processing ended: Tue Jun 10 09:07:17 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1402384037200 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1402384037200 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1402384037200 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1402384037200 ""}
