{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571172574595 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571172574595 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 16 07:49:34 2019 " "Processing started: Wed Oct 16 07:49:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571172574595 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571172574595 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off updowncounter -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off updowncounter -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571172574595 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571172574875 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571172574875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-behav " "Found design unit 1: top-behav" {  } { { "top.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/top.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571172583104 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571172583104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571172583104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockDiv-behav " "Found design unit 1: clockDiv-behav" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/clockDiv.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571172583119 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockDiv " "Found entity 1: clockDiv" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/clockDiv.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571172583119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571172583119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binaryctr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binaryctr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binaryCtr-behav " "Found design unit 1: binaryCtr-behav" {  } { { "binaryCtr.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/binaryCtr.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571172583119 ""} { "Info" "ISGN_ENTITY_NAME" "1 binaryCtr " "Found entity 1: binaryCtr" {  } { { "binaryCtr.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/binaryCtr.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571172583119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571172583119 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "jkff " "Entity \"jkff\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "jkff.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/jkff.vhd" 4 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1571172583119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jkff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jkff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jkff-behav " "Found design unit 1: jkff-behav" {  } { { "jkff.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/jkff.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571172583119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571172583119 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "tff " "Entity \"tff\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "tffvhd.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/tffvhd.vhd" 4 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1571172583119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tffvhd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tffvhd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tff-behav " "Found design unit 1: tff-behav" {  } { { "tffvhd.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/tffvhd.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571172583119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571172583119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bintogray.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bintogray.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binToGray-behav " "Found design unit 1: binToGray-behav" {  } { { "binToGray.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/binToGray.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571172583135 ""} { "Info" "ISGN_ENTITY_NAME" "1 binToGray " "Found entity 1: binToGray" {  } { { "binToGray.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/binToGray.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571172583135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571172583135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graytodigits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file graytodigits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 grayToDigits-behav " "Found design unit 1: grayToDigits-behav" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571172583135 ""} { "Info" "ISGN_ENTITY_NAME" "1 grayToDigits " "Found entity 1: grayToDigits" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571172583135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571172583135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digittodisp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digittodisp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digitToDisp-behav " "Found design unit 1: digitToDisp-behav" {  } { { "digitToDisp.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/digitToDisp.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571172583135 ""} { "Info" "ISGN_ENTITY_NAME" "1 digitToDisp " "Found entity 1: digitToDisp" {  } { { "digitToDisp.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/digitToDisp.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571172583135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571172583135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 selector-behav " "Found design unit 1: selector-behav" {  } { { "selector.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/selector.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571172583135 ""} { "Info" "ISGN_ENTITY_NAME" "1 selector " "Found entity 1: selector" {  } { { "selector.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/selector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571172583135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571172583135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-behav " "Found design unit 1: controller-behav" {  } { { "controller.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/controller.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571172583151 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571172583151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571172583151 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1571172583182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:ct " "Elaborating entity \"controller\" for hierarchy \"controller:ct\"" {  } { { "top.vhd" "ct" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/top.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571172583182 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mode controller.vhd(23) " "VHDL Process Statement warning at controller.vhd(23): signal \"mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/controller.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571172583182 "|top|controller:ct"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockDiv clockDiv:f " "Elaborating entity \"clockDiv\" for hierarchy \"clockDiv:f\"" {  } { { "top.vhd" "f" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/top.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571172583182 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en clockDiv.vhd(19) " "VHDL Process Statement warning at clockDiv.vhd(19): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/clockDiv.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571172583182 "|top|clockDiv:f"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binaryCtr binaryCtr:c " "Elaborating entity \"binaryCtr\" for hierarchy \"binaryCtr:c\"" {  } { { "top.vhd" "c" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/top.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571172583182 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mode binaryCtr.vhd(26) " "VHDL Process Statement warning at binaryCtr.vhd(26): signal \"mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "binaryCtr.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/binaryCtr.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571172583182 "|top|binaryCtr:c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binToGray binToGray:g " "Elaborating entity \"binToGray\" for hierarchy \"binToGray:g\"" {  } { { "top.vhd" "g" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/top.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571172583198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "grayToDigits grayToDigits:gd " "Elaborating entity \"grayToDigits\" for hierarchy \"grayToDigits:gd\"" {  } { { "top.vhd" "gd" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/top.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571172583213 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D grayToDigits.vhd(16) " "Verilog HDL or VHDL warning at grayToDigits.vhd(16): object \"D\" assigned a value but never read" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571172583213 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g54 grayToDigits.vhd(31) " "VHDL Process Statement warning at grayToDigits.vhd(31): signal \"g54\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571172583213 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A grayToDigits.vhd(34) " "VHDL Process Statement warning at grayToDigits.vhd(34): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571172583213 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B grayToDigits.vhd(34) " "VHDL Process Statement warning at grayToDigits.vhd(34): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571172583213 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C grayToDigits.vhd(34) " "VHDL Process Statement warning at grayToDigits.vhd(34): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571172583213 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A grayToDigits.vhd(35) " "VHDL Process Statement warning at grayToDigits.vhd(35): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571172583213 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B grayToDigits.vhd(35) " "VHDL Process Statement warning at grayToDigits.vhd(35): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571172583213 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C grayToDigits.vhd(35) " "VHDL Process Statement warning at grayToDigits.vhd(35): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571172583213 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A grayToDigits.vhd(36) " "VHDL Process Statement warning at grayToDigits.vhd(36): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571172583213 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B grayToDigits.vhd(36) " "VHDL Process Statement warning at grayToDigits.vhd(36): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571172583213 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C grayToDigits.vhd(36) " "VHDL Process Statement warning at grayToDigits.vhd(36): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571172583213 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A grayToDigits.vhd(37) " "VHDL Process Statement warning at grayToDigits.vhd(37): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571172583213 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B grayToDigits.vhd(37) " "VHDL Process Statement warning at grayToDigits.vhd(37): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571172583213 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C grayToDigits.vhd(37) " "VHDL Process Statement warning at grayToDigits.vhd(37): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571172583213 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g54 grayToDigits.vhd(39) " "VHDL Process Statement warning at grayToDigits.vhd(39): signal \"g54\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571172583213 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A grayToDigits.vhd(41) " "VHDL Process Statement warning at grayToDigits.vhd(41): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571172583213 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B grayToDigits.vhd(41) " "VHDL Process Statement warning at grayToDigits.vhd(41): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571172583213 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A grayToDigits.vhd(42) " "VHDL Process Statement warning at grayToDigits.vhd(42): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571172583213 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B grayToDigits.vhd(42) " "VHDL Process Statement warning at grayToDigits.vhd(42): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571172583213 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C grayToDigits.vhd(42) " "VHDL Process Statement warning at grayToDigits.vhd(42): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571172583213 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A grayToDigits.vhd(43) " "VHDL Process Statement warning at grayToDigits.vhd(43): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571172583213 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B grayToDigits.vhd(43) " "VHDL Process Statement warning at grayToDigits.vhd(43): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571172583213 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C grayToDigits.vhd(43) " "VHDL Process Statement warning at grayToDigits.vhd(43): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571172583213 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B grayToDigits.vhd(44) " "VHDL Process Statement warning at grayToDigits.vhd(44): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571172583213 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C grayToDigits.vhd(44) " "VHDL Process Statement warning at grayToDigits.vhd(44): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571172583213 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A grayToDigits.vhd(44) " "VHDL Process Statement warning at grayToDigits.vhd(44): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571172583213 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A grayToDigits.vhd(45) " "VHDL Process Statement warning at grayToDigits.vhd(45): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571172583213 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B grayToDigits.vhd(45) " "VHDL Process Statement warning at grayToDigits.vhd(45): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571172583213 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C grayToDigits.vhd(45) " "VHDL Process Statement warning at grayToDigits.vhd(45): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571172583213 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g54 grayToDigits.vhd(47) " "VHDL Process Statement warning at grayToDigits.vhd(47): signal \"g54\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571172583213 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A grayToDigits.vhd(48) " "VHDL Process Statement warning at grayToDigits.vhd(48): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571172583213 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A grayToDigits.vhd(49) " "VHDL Process Statement warning at grayToDigits.vhd(49): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571172583213 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A grayToDigits.vhd(50) " "VHDL Process Statement warning at grayToDigits.vhd(50): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571172583213 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A grayToDigits.vhd(51) " "VHDL Process Statement warning at grayToDigits.vhd(51): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571172583213 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B grayToDigits.vhd(51) " "VHDL Process Statement warning at grayToDigits.vhd(51): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571172583213 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C grayToDigits.vhd(51) " "VHDL Process Statement warning at grayToDigits.vhd(51): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571172583213 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B grayToDigits.vhd(52) " "VHDL Process Statement warning at grayToDigits.vhd(52): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571172583213 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C grayToDigits.vhd(52) " "VHDL Process Statement warning at grayToDigits.vhd(52): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571172583213 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A grayToDigits.vhd(52) " "VHDL Process Statement warning at grayToDigits.vhd(52): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571172583213 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A grayToDigits.vhd(53) " "VHDL Process Statement warning at grayToDigits.vhd(53): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571172583213 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C grayToDigits.vhd(53) " "VHDL Process Statement warning at grayToDigits.vhd(53): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571172583213 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g54 grayToDigits.vhd(55) " "VHDL Process Statement warning at grayToDigits.vhd(55): signal \"g54\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571172583213 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A grayToDigits.vhd(57) " "VHDL Process Statement warning at grayToDigits.vhd(57): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571172583213 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B grayToDigits.vhd(57) " "VHDL Process Statement warning at grayToDigits.vhd(57): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571172583213 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A grayToDigits.vhd(58) " "VHDL Process Statement warning at grayToDigits.vhd(58): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571172583213 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B grayToDigits.vhd(58) " "VHDL Process Statement warning at grayToDigits.vhd(58): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571172583213 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C grayToDigits.vhd(58) " "VHDL Process Statement warning at grayToDigits.vhd(58): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571172583213 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A grayToDigits.vhd(59) " "VHDL Process Statement warning at grayToDigits.vhd(59): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571172583213 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B grayToDigits.vhd(59) " "VHDL Process Statement warning at grayToDigits.vhd(59): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571172583213 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C grayToDigits.vhd(59) " "VHDL Process Statement warning at grayToDigits.vhd(59): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571172583213 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A grayToDigits.vhd(60) " "VHDL Process Statement warning at grayToDigits.vhd(60): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571172583213 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B grayToDigits.vhd(60) " "VHDL Process Statement warning at grayToDigits.vhd(60): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571172583213 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C grayToDigits.vhd(60) " "VHDL Process Statement warning at grayToDigits.vhd(60): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571172583213 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A grayToDigits.vhd(61) " "VHDL Process Statement warning at grayToDigits.vhd(61): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571172583213 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B grayToDigits.vhd(61) " "VHDL Process Statement warning at grayToDigits.vhd(61): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571172583213 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C grayToDigits.vhd(61) " "VHDL Process Statement warning at grayToDigits.vhd(61): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571172583213 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "disp1 grayToDigits.vhd(20) " "VHDL Process Statement warning at grayToDigits.vhd(20): inferring latch(es) for signal or variable \"disp1\", which holds its previous value in one or more paths through the process" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1571172583213 "|top|grayToDigits:gd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "disp2 grayToDigits.vhd(20) " "VHDL Process Statement warning at grayToDigits.vhd(20): inferring latch(es) for signal or variable \"disp2\", which holds its previous value in one or more paths through the process" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1571172583213 "|top|grayToDigits:gd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp2\[1\] grayToDigits.vhd(20) " "Inferred latch for \"disp2\[1\]\" at grayToDigits.vhd(20)" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571172583213 "|top|grayToDigits:gd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp2\[2\] grayToDigits.vhd(20) " "Inferred latch for \"disp2\[2\]\" at grayToDigits.vhd(20)" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571172583213 "|top|grayToDigits:gd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp2\[3\] grayToDigits.vhd(20) " "Inferred latch for \"disp2\[3\]\" at grayToDigits.vhd(20)" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571172583213 "|top|grayToDigits:gd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp1\[0\] grayToDigits.vhd(20) " "Inferred latch for \"disp1\[0\]\" at grayToDigits.vhd(20)" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571172583213 "|top|grayToDigits:gd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp1\[1\] grayToDigits.vhd(20) " "Inferred latch for \"disp1\[1\]\" at grayToDigits.vhd(20)" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571172583213 "|top|grayToDigits:gd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp1\[2\] grayToDigits.vhd(20) " "Inferred latch for \"disp1\[2\]\" at grayToDigits.vhd(20)" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571172583213 "|top|grayToDigits:gd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digitToDisp digitToDisp:dd " "Elaborating entity \"digitToDisp\" for hierarchy \"digitToDisp:dd\"" {  } { { "top.vhd" "dd" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/top.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571172583213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector selector:s " "Elaborating entity \"selector\" for hierarchy \"selector:s\"" {  } { { "top.vhd" "s" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/top.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571172583213 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "grayToDigits:gd\|disp2\[1\] " "LATCH primitive \"grayToDigits:gd\|disp2\[1\]\" is permanently enabled" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1571172583369 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "grayToDigits:gd\|disp2\[2\] " "LATCH primitive \"grayToDigits:gd\|disp2\[2\]\" is permanently enabled" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1571172583369 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "grayToDigits:gd\|disp2\[3\] " "LATCH primitive \"grayToDigits:gd\|disp2\[3\]\" is permanently enabled" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1571172583369 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "grayToDigits:gd\|disp1\[0\] " "LATCH primitive \"grayToDigits:gd\|disp1\[0\]\" is permanently enabled" {  } { { "grayToDigits.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/grayToDigits.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1571172583369 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "controller.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/controller.vhd" 21 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1571172583573 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1571172583573 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "binaryCtr:c\|ctr\[2\] binaryCtr:c\|ctr\[2\]~_emulated binaryCtr:c\|ctr\[2\]~1 " "Register \"binaryCtr:c\|ctr\[2\]\" is converted into an equivalent circuit using register \"binaryCtr:c\|ctr\[2\]~_emulated\" and latch \"binaryCtr:c\|ctr\[2\]~1\"" {  } { { "binaryCtr.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/binaryCtr.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571172583573 "|top|binaryCtr:c|ctr[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "binaryCtr:c\|ctr\[4\] binaryCtr:c\|ctr\[4\]~_emulated binaryCtr:c\|ctr\[4\]~5 " "Register \"binaryCtr:c\|ctr\[4\]\" is converted into an equivalent circuit using register \"binaryCtr:c\|ctr\[4\]~_emulated\" and latch \"binaryCtr:c\|ctr\[4\]~5\"" {  } { { "binaryCtr.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/binaryCtr.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571172583573 "|top|binaryCtr:c|ctr[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "binaryCtr:c\|ctr\[5\] binaryCtr:c\|ctr\[5\]~_emulated binaryCtr:c\|ctr\[4\]~5 " "Register \"binaryCtr:c\|ctr\[5\]\" is converted into an equivalent circuit using register \"binaryCtr:c\|ctr\[5\]~_emulated\" and latch \"binaryCtr:c\|ctr\[4\]~5\"" {  } { { "binaryCtr.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/binaryCtr.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571172583573 "|top|binaryCtr:c|ctr[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "controller:ct\|ctlBus\[0\] controller:ct\|ctlBus\[0\]~_emulated controller:ct\|ctlBus\[0\]~1 " "Register \"controller:ct\|ctlBus\[0\]\" is converted into an equivalent circuit using register \"controller:ct\|ctlBus\[0\]~_emulated\" and latch \"controller:ct\|ctlBus\[0\]~1\"" {  } { { "controller.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/controller.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571172583573 "|top|controller:ct|ctlBus[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1571172583573 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[2\] VCC " "Pin \"seg\[2\]\" is stuck at VCC" {  } { { "top.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/top.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571172583604 "|top|seg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[3\] VCC " "Pin \"seg\[3\]\" is stuck at VCC" {  } { { "top.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/top.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571172583604 "|top|seg[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1571172583604 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1571172583651 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "binaryCtr:c\|ctr\[1\] High " "Register binaryCtr:c\|ctr\[1\] will power up to High" {  } { { "binaryCtr.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/binaryCtr.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1571172583729 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "binaryCtr:c\|ctr\[3\] High " "Register binaryCtr:c\|ctr\[3\] will power up to High" {  } { { "binaryCtr.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/binaryCtr.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1571172583729 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1571172583729 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1571172584073 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1571172584213 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571172584213 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "control\[3\] " "No output dependent on input pin \"control\[3\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/top.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571172584291 "|top|control[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1571172584291 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "152 " "Implemented 152 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1571172584291 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1571172584291 ""} { "Info" "ICUT_CUT_TM_LCELLS" "135 " "Implemented 135 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1571172584291 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1571172584291 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 81 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 81 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4808 " "Peak virtual memory: 4808 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571172584323 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 16 07:49:44 2019 " "Processing ended: Wed Oct 16 07:49:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571172584323 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571172584323 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571172584323 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571172584323 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1571172585354 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571172585354 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 16 07:49:45 2019 " "Processing started: Wed Oct 16 07:49:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571172585354 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1571172585354 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off updowncounter -c top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off updowncounter -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1571172585354 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1571172585416 ""}
{ "Info" "0" "" "Project  = updowncounter" {  } {  } 0 0 "Project  = updowncounter" 0 0 "Fitter" 0 0 1571172585416 ""}
{ "Info" "0" "" "Revision = top" {  } {  } 0 0 "Revision = top" 0 0 "Fitter" 0 0 1571172585416 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1571172585479 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1571172585479 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1571172585479 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1571172585510 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1571172585510 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1571172585604 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1571172585604 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1571172585713 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1571172585713 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1571172585713 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1571172585713 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "s:/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusprimelite/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/" { { 0 { 0 ""} 0 339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1571172585713 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "s:/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusprimelite/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/" { { 0 { 0 ""} 0 341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1571172585713 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "s:/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusprimelite/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/" { { 0 { 0 ""} 0 343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1571172585713 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "s:/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusprimelite/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/" { { 0 { 0 ""} 0 345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1571172585713 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "s:/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/quartusprimelite/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/" { { 0 { 0 ""} 0 347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1571172585713 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1571172585713 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1571172585713 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1571172585994 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1571172585994 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1571172585994 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1571172585994 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1571172585994 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1571172585994 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clock~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1571172586010 ""}  } { { "top.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/top.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/" { { 0 { 0 ""} 0 331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1571172586010 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clockDiv:f\|sclk  " "Automatically promoted node clockDiv:f\|sclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1571172586010 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clockDiv:f\|sclk~0 " "Destination node clockDiv:f\|sclk~0" {  } { { "clockDiv.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/clockDiv.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1571172586010 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1571172586010 ""}  } { { "clockDiv.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/clockDiv.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1571172586010 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "selector:s\|sclk  " "Automatically promoted node selector:s\|sclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1571172586010 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "selector:s\|sclk~0 " "Destination node selector:s\|sclk~0" {  } { { "selector.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/selector.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1571172586010 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1571172586010 ""}  } { { "selector.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/selector.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1571172586010 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controller:ct\|ctlBus\[2\]  " "Automatically promoted node controller:ct\|ctlBus\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1571172586010 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "binaryCtr:c\|oled~0 " "Destination node binaryCtr:c\|oled~0" {  } { { "binaryCtr.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/binaryCtr.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1571172586010 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "binaryCtr:c\|ctr\[2\]~2 " "Destination node binaryCtr:c\|ctr\[2\]~2" {  } { { "binaryCtr.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/binaryCtr.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1571172586010 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "binaryCtr:c\|ctr\[4\]~6 " "Destination node binaryCtr:c\|ctr\[4\]~6" {  } { { "binaryCtr.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/binaryCtr.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1571172586010 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "binaryCtr:c\|ctr\[5\]~8 " "Destination node binaryCtr:c\|ctr\[5\]~8" {  } { { "binaryCtr.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/binaryCtr.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1571172586010 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1571172586010 ""}  } { { "controller.vhd" "" { Text "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/controller.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1571172586010 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1571172586166 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1571172586166 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1571172586166 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1571172586166 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1571172586166 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1571172586166 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1571172586166 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1571172586166 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1571172586182 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1571172586182 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1571172586182 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571172586198 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1571172586198 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1571172586526 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571172586588 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1571172586588 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1571172587057 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571172587057 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1571172587229 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 12 { 0 ""} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1571172587698 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1571172587698 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1571172588041 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1571172588041 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571172588041 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.33 " "Total time spent on timing analysis during the Fitter is 0.33 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1571172588135 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1571172588151 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1571172588244 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1571172588244 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1571172588354 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571172588619 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/output_files/top.fit.smsg " "Generated suppressed messages file C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/output_files/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1571172588791 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5490 " "Peak virtual memory: 5490 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571172589119 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 16 07:49:49 2019 " "Processing ended: Wed Oct 16 07:49:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571172589119 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571172589119 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571172589119 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1571172589119 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1571172590057 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571172590073 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 16 07:49:49 2019 " "Processing started: Wed Oct 16 07:49:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571172590073 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1571172590073 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off updowncounter -c top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off updowncounter -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1571172590073 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1571172590260 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1571172590494 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1571172590510 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4675 " "Peak virtual memory: 4675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571172590635 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 16 07:49:50 2019 " "Processing ended: Wed Oct 16 07:49:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571172590635 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571172590635 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571172590635 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1571172590635 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1571172591244 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1571172591651 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571172591666 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 16 07:49:51 2019 " "Processing started: Wed Oct 16 07:49:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571172591666 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1571172591666 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta updowncounter -c top " "Command: quartus_sta updowncounter -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1571172591666 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1571172591729 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1571172591885 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1571172591885 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571172591916 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571172591916 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1571172592026 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1571172592057 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1571172592057 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clockDiv:f\|sclk clockDiv:f\|sclk " "create_clock -period 1.000 -name clockDiv:f\|sclk clockDiv:f\|sclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1571172592057 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1571172592057 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name control\[1\] control\[1\] " "create_clock -period 1.000 -name control\[1\] control\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1571172592057 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name control\[0\] control\[0\] " "create_clock -period 1.000 -name control\[0\] control\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1571172592057 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controller:ct\|ctlBus\[2\] controller:ct\|ctlBus\[2\] " "create_clock -period 1.000 -name controller:ct\|ctlBus\[2\] controller:ct\|ctlBus\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1571172592057 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name control\[2\] control\[2\] " "create_clock -period 1.000 -name control\[2\] control\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1571172592057 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name selector:s\|sclk selector:s\|sclk " "create_clock -period 1.000 -name selector:s\|sclk selector:s\|sclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1571172592057 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1571172592057 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1571172592057 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1571172592057 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1571172592057 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1571172592057 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1571172592104 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1571172592104 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.793 " "Worst-case setup slack is -4.793" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.793            -101.535 clock  " "   -4.793            -101.535 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.225              -8.407 controller:ct\|ctlBus\[2\]  " "   -4.225              -8.407 controller:ct\|ctlBus\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.991             -24.422 clockDiv:f\|sclk  " "   -3.991             -24.422 clockDiv:f\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.893             -15.849 selector:s\|sclk  " "   -3.893             -15.849 selector:s\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.873              -2.873 control\[2\]  " "   -2.873              -2.873 control\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.419              -0.419 control\[1\]  " "   -0.419              -0.419 control\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114               0.000 control\[0\]  " "    0.114               0.000 control\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592104 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571172592104 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.347 " "Worst-case hold slack is 0.347" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 clockDiv:f\|sclk  " "    0.347               0.000 clockDiv:f\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 clock  " "    0.467               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 selector:s\|sclk  " "    0.467               0.000 selector:s\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 control\[0\]  " "    0.497               0.000 control\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.911               0.000 control\[1\]  " "    0.911               0.000 control\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.542               0.000 controller:ct\|ctlBus\[2\]  " "    1.542               0.000 controller:ct\|ctlBus\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.531               0.000 control\[2\]  " "    2.531               0.000 control\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592119 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571172592119 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.532 " "Worst-case recovery slack is -1.532" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.532              -4.596 clock  " "   -1.532              -4.596 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.005               0.000 clockDiv:f\|sclk  " "    1.005               0.000 clockDiv:f\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592119 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571172592119 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.028 " "Worst-case removal slack is -1.028" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.028             -11.303 clockDiv:f\|sclk  " "   -1.028             -11.303 clockDiv:f\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.764               0.000 clock  " "    1.764               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592135 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571172592135 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -74.376 clock  " "   -3.000             -74.376 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.487 control\[0\]  " "   -3.000              -4.487 control\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.487 control\[1\]  " "   -3.000              -4.487 control\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 control\[2\]  " "   -3.000              -3.000 control\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -17.844 clockDiv:f\|sclk  " "   -1.487             -17.844 clockDiv:f\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -10.409 selector:s\|sclk  " "   -1.487             -10.409 selector:s\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 controller:ct\|ctlBus\[2\]  " "    0.452               0.000 controller:ct\|ctlBus\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592135 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571172592135 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1571172592307 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1571172592323 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1571172592463 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1571172592526 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1571172592541 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1571172592541 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.452 " "Worst-case setup slack is -4.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.452             -89.904 clock  " "   -4.452             -89.904 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.001              -7.934 controller:ct\|ctlBus\[2\]  " "   -4.001              -7.934 controller:ct\|ctlBus\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.844             -22.679 clockDiv:f\|sclk  " "   -3.844             -22.679 clockDiv:f\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.749             -15.170 selector:s\|sclk  " "   -3.749             -15.170 selector:s\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.673              -2.673 control\[2\]  " "   -2.673              -2.673 control\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.304              -0.304 control\[1\]  " "   -0.304              -0.304 control\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 control\[0\]  " "    0.210               0.000 control\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592541 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571172592541 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.365 " "Worst-case hold slack is 0.365" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 clockDiv:f\|sclk  " "    0.365               0.000 clockDiv:f\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.419               0.000 selector:s\|sclk  " "    0.419               0.000 selector:s\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420               0.000 clock  " "    0.420               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.447               0.000 control\[0\]  " "    0.447               0.000 control\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.830               0.000 control\[1\]  " "    0.830               0.000 control\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.398               0.000 controller:ct\|ctlBus\[2\]  " "    1.398               0.000 controller:ct\|ctlBus\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.378               0.000 control\[2\]  " "    2.378               0.000 control\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571172592557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.359 " "Worst-case recovery slack is -1.359" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.359              -4.077 clock  " "   -1.359              -4.077 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.936               0.000 clockDiv:f\|sclk  " "    0.936               0.000 clockDiv:f\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571172592557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.933 " "Worst-case removal slack is -0.933" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.933             -10.258 clockDiv:f\|sclk  " "   -0.933             -10.258 clockDiv:f\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.782               0.000 clock  " "    1.782               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571172592573 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -74.376 clock  " "   -3.000             -74.376 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.487 control\[0\]  " "   -3.000              -4.487 control\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.487 control\[1\]  " "   -3.000              -4.487 control\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 control\[2\]  " "   -3.000              -3.000 control\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -17.844 clockDiv:f\|sclk  " "   -1.487             -17.844 clockDiv:f\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -10.409 selector:s\|sclk  " "   -1.487             -10.409 selector:s\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.475               0.000 controller:ct\|ctlBus\[2\]  " "    0.475               0.000 controller:ct\|ctlBus\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571172592573 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1571172592791 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1571172592885 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1571172592885 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1571172592885 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.925 " "Worst-case setup slack is -1.925" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.925              -3.815 controller:ct\|ctlBus\[2\]  " "   -1.925              -3.815 controller:ct\|ctlBus\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.613             -19.361 clock  " "   -1.613             -19.361 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.373              -5.227 selector:s\|sclk  " "   -1.373              -5.227 selector:s\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.335              -1.335 control\[2\]  " "   -1.335              -1.335 control\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.281              -5.498 clockDiv:f\|sclk  " "   -1.281              -5.498 clockDiv:f\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.421               0.000 control\[1\]  " "    0.421               0.000 control\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.624               0.000 control\[0\]  " "    0.624               0.000 control\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592901 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571172592901 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.184 " "Worst-case hold slack is 0.184" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 clockDiv:f\|sclk  " "    0.184               0.000 clockDiv:f\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.191               0.000 clock  " "    0.191               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.192               0.000 selector:s\|sclk  " "    0.192               0.000 selector:s\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206               0.000 control\[0\]  " "    0.206               0.000 control\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 control\[1\]  " "    0.385               0.000 control\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.638               0.000 controller:ct\|ctlBus\[2\]  " "    0.638               0.000 controller:ct\|ctlBus\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.651               0.000 control\[2\]  " "    1.651               0.000 control\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592901 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571172592901 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.199 " "Worst-case recovery slack is -0.199" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.199              -0.597 clock  " "   -0.199              -0.597 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.827               0.000 clockDiv:f\|sclk  " "    0.827               0.000 clockDiv:f\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592916 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571172592916 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.536 " "Worst-case removal slack is -0.536" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.536              -5.896 clockDiv:f\|sclk  " "   -0.536              -5.896 clockDiv:f\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.655               0.000 clock  " "    0.655               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592932 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571172592932 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -56.073 clock  " "   -3.000             -56.073 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.079 control\[1\]  " "   -3.000              -4.079 control\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.065 control\[0\]  " "   -3.000              -4.065 control\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 control\[2\]  " "   -3.000              -3.000 control\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -12.000 clockDiv:f\|sclk  " "   -1.000             -12.000 clockDiv:f\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -7.000 selector:s\|sclk  " "   -1.000              -7.000 selector:s\|sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 controller:ct\|ctlBus\[2\]  " "    0.417               0.000 controller:ct\|ctlBus\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571172592932 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571172592932 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1571172593448 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1571172593448 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4755 " "Peak virtual memory: 4755 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571172593557 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 16 07:49:53 2019 " "Processing ended: Wed Oct 16 07:49:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571172593557 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571172593557 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571172593557 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1571172593557 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1571172595432 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571172595432 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 16 07:49:54 2019 " "Processing started: Wed Oct 16 07:49:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571172595432 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1571172595432 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off updowncounter -c top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off updowncounter -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1571172595432 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1571172595760 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_8_1200mv_85c_slow.vho C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/simulation/modelsim/ simulation " "Generated file top_8_1200mv_85c_slow.vho in folder \"C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1571172595869 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_8_1200mv_0c_slow.vho C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/simulation/modelsim/ simulation " "Generated file top_8_1200mv_0c_slow.vho in folder \"C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1571172595916 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_min_1200mv_0c_fast.vho C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/simulation/modelsim/ simulation " "Generated file top_min_1200mv_0c_fast.vho in folder \"C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1571172595948 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top.vho C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/simulation/modelsim/ simulation " "Generated file top.vho in folder \"C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1571172595994 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_8_1200mv_85c_vhd_slow.sdo C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/simulation/modelsim/ simulation " "Generated file top_8_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1571172596041 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_8_1200mv_0c_vhd_slow.sdo C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/simulation/modelsim/ simulation " "Generated file top_8_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1571172596104 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_min_1200mv_0c_vhd_fast.sdo C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/simulation/modelsim/ simulation " "Generated file top_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1571172596166 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_vhd.sdo C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/simulation/modelsim/ simulation " "Generated file top_vhd.sdo in folder \"C:/Users/Erica/Desktop/New folder (2)/a3/updowncounter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1571172596213 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4642 " "Peak virtual memory: 4642 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571172596260 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 16 07:49:56 2019 " "Processing ended: Wed Oct 16 07:49:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571172596260 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571172596260 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571172596260 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1571172596260 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 94 s " "Quartus Prime Full Compilation was successful. 0 errors, 94 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1571172596901 ""}
