// Seed: 1311768545
module module_0 (
    input logic id_0,
    output id_1,
    input id_2,
    input id_3,
    output id_4
);
  logic id_5;
  always @(~id_2 or posedge 1'b0) begin
    id_4 <= id_2;
  end
endmodule
