{
  "module_name": "phy_ht.h",
  "hash_id": "acfdcfec66e8a2e901c5d07dfeae9f29c2358de02c1e86d88719788d89e41858",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/broadcom/b43/phy_ht.h",
  "human_readable_source": " \n#ifndef B43_PHY_HT_H_\n#define B43_PHY_HT_H_\n\n#include \"phy_common.h\"\n\n\n#define B43_PHY_HT_BBCFG\t\t\t0x001  \n#define  B43_PHY_HT_BBCFG_RSTCCA\t\t0x4000  \n#define  B43_PHY_HT_BBCFG_RSTRX\t\t\t0x8000  \n#define B43_PHY_HT_BANDCTL\t\t\t0x009  \n#define  B43_PHY_HT_BANDCTL_5GHZ\t\t0x0001  \n#define B43_PHY_HT_TABLE_ADDR\t\t\t0x072  \n#define B43_PHY_HT_TABLE_DATALO\t\t\t0x073  \n#define B43_PHY_HT_TABLE_DATAHI\t\t\t0x074  \n#define B43_PHY_HT_CLASS_CTL\t\t\t0x0B0  \n#define  B43_PHY_HT_CLASS_CTL_CCK_EN\t\t0x0001  \n#define  B43_PHY_HT_CLASS_CTL_OFDM_EN\t\t0x0002  \n#define  B43_PHY_HT_CLASS_CTL_WAITED_EN\t\t0x0004  \n#define B43_PHY_HT_IQLOCAL_CMDGCTL\t\t0x0C2\t \n#define B43_PHY_HT_SAMP_CMD\t\t\t0x0C3\t \n#define  B43_PHY_HT_SAMP_CMD_STOP\t\t0x0002\t \n#define B43_PHY_HT_SAMP_LOOP_CNT\t\t0x0C4\t \n#define B43_PHY_HT_SAMP_WAIT_CNT\t\t0x0C5\t \n#define B43_PHY_HT_SAMP_DEP_CNT\t\t\t0x0C6\t \n#define B43_PHY_HT_SAMP_STAT\t\t\t0x0C7\t \n#define B43_PHY_HT_EST_PWR_C1\t\t\t0x118\n#define B43_PHY_HT_EST_PWR_C2\t\t\t0x119\n#define B43_PHY_HT_EST_PWR_C3\t\t\t0x11A\n#define B43_PHY_HT_TSSIMODE\t\t\t0x122\t \n#define  B43_PHY_HT_TSSIMODE_EN\t\t\t0x0001\t \n#define  B43_PHY_HT_TSSIMODE_PDEN\t\t0x0002\t \n#define B43_PHY_HT_BW1\t\t\t\t0x1CE\n#define B43_PHY_HT_BW2\t\t\t\t0x1CF\n#define B43_PHY_HT_BW3\t\t\t\t0x1D0\n#define B43_PHY_HT_BW4\t\t\t\t0x1D1\n#define B43_PHY_HT_BW5\t\t\t\t0x1D2\n#define B43_PHY_HT_BW6\t\t\t\t0x1D3\n#define B43_PHY_HT_TXPCTL_CMD_C1\t\t0x1E7\t \n#define  B43_PHY_HT_TXPCTL_CMD_C1_INIT\t\t0x007F\t \n#define  B43_PHY_HT_TXPCTL_CMD_C1_COEFF\t\t0x2000\t \n#define  B43_PHY_HT_TXPCTL_CMD_C1_HWPCTLEN\t0x4000\t \n#define  B43_PHY_HT_TXPCTL_CMD_C1_PCTLEN\t0x8000\t \n#define B43_PHY_HT_TXPCTL_N\t\t\t0x1E8\t \n#define  B43_PHY_HT_TXPCTL_N_TSSID\t\t0x00FF\t \n#define  B43_PHY_HT_TXPCTL_N_TSSID_SHIFT\t0\n#define  B43_PHY_HT_TXPCTL_N_NPTIL2\t\t0x0700\t \n#define  B43_PHY_HT_TXPCTL_N_NPTIL2_SHIFT\t8\n#define B43_PHY_HT_TXPCTL_IDLE_TSSI\t\t0x1E9\t \n#define  B43_PHY_HT_TXPCTL_IDLE_TSSI_C1\t\t0x003F\n#define  B43_PHY_HT_TXPCTL_IDLE_TSSI_C1_SHIFT\t0\n#define  B43_PHY_HT_TXPCTL_IDLE_TSSI_C2\t\t0x3F00\n#define  B43_PHY_HT_TXPCTL_IDLE_TSSI_C2_SHIFT\t8\n#define  B43_PHY_HT_TXPCTL_IDLE_TSSI_BINF\t0x8000\t \n#define B43_PHY_HT_TXPCTL_TARG_PWR\t\t0x1EA\t \n#define  B43_PHY_HT_TXPCTL_TARG_PWR_C1\t\t0x00FF\t \n#define  B43_PHY_HT_TXPCTL_TARG_PWR_C1_SHIFT\t0\n#define  B43_PHY_HT_TXPCTL_TARG_PWR_C2\t\t0xFF00\t \n#define  B43_PHY_HT_TXPCTL_TARG_PWR_C2_SHIFT\t8\n#define B43_PHY_HT_TX_PCTL_STATUS_C1\t\t0x1ED\n#define B43_PHY_HT_TX_PCTL_STATUS_C2\t\t0x1EE\n#define B43_PHY_HT_TXPCTL_CMD_C2\t\t0x222\n#define  B43_PHY_HT_TXPCTL_CMD_C2_INIT\t\t0x007F\n#define B43_PHY_HT_RSSI_C1\t\t\t0x219\n#define B43_PHY_HT_RSSI_C2\t\t\t0x21A\n#define B43_PHY_HT_RSSI_C3\t\t\t0x21B\n\n#define B43_PHY_HT_C1_CLIP1THRES\t\tB43_PHY_OFDM(0x00E)\n#define B43_PHY_HT_C2_CLIP1THRES\t\tB43_PHY_OFDM(0x04E)\n#define B43_PHY_HT_C3_CLIP1THRES\t\tB43_PHY_OFDM(0x08E)\n\n#define B43_PHY_HT_RF_SEQ_MODE\t\t\tB43_PHY_EXTG(0x000)\n#define  B43_PHY_HT_RF_SEQ_MODE_CA_OVER\t\t0x0001\t \n#define  B43_PHY_HT_RF_SEQ_MODE_TR_OVER\t\t0x0002\t \n#define B43_PHY_HT_RF_SEQ_TRIG\t\t\tB43_PHY_EXTG(0x003)\n#define  B43_PHY_HT_RF_SEQ_TRIG_RX2TX\t\t0x0001  \n#define  B43_PHY_HT_RF_SEQ_TRIG_TX2RX\t\t0x0002  \n#define  B43_PHY_HT_RF_SEQ_TRIG_UPGH\t\t0x0004  \n#define  B43_PHY_HT_RF_SEQ_TRIG_UPGL\t\t0x0008  \n#define  B43_PHY_HT_RF_SEQ_TRIG_UPGU\t\t0x0010  \n#define  B43_PHY_HT_RF_SEQ_TRIG_RST2RX\t\t0x0020  \n#define B43_PHY_HT_RF_SEQ_STATUS\t\tB43_PHY_EXTG(0x004)\n \n\n#define B43_PHY_HT_RF_CTL_CMD\t\t\t0x810\n#define  B43_PHY_HT_RF_CTL_CMD_FORCE\t\t0x0001\n#define  B43_PHY_HT_RF_CTL_CMD_CHIP0_PU\t\t0x0002\n\n#define B43_PHY_HT_RF_CTL_INT_C1\t\tB43_PHY_EXTG(0x04c)\n#define B43_PHY_HT_RF_CTL_INT_C2\t\tB43_PHY_EXTG(0x06c)\n#define B43_PHY_HT_RF_CTL_INT_C3\t\tB43_PHY_EXTG(0x08c)\n\n#define B43_PHY_HT_AFE_C1_OVER\t\t\tB43_PHY_EXTG(0x110)\n#define B43_PHY_HT_AFE_C1\t\t\tB43_PHY_EXTG(0x111)\n#define B43_PHY_HT_AFE_C2_OVER\t\t\tB43_PHY_EXTG(0x114)\n#define B43_PHY_HT_AFE_C2\t\t\tB43_PHY_EXTG(0x115)\n#define B43_PHY_HT_AFE_C3_OVER\t\t\tB43_PHY_EXTG(0x118)\n#define B43_PHY_HT_AFE_C3\t\t\tB43_PHY_EXTG(0x119)\n\n#define B43_PHY_HT_TXPCTL_CMD_C3\t\tB43_PHY_EXTG(0x164)\n#define  B43_PHY_HT_TXPCTL_CMD_C3_INIT\t\t0x007F\n#define B43_PHY_HT_TXPCTL_IDLE_TSSI2\t\tB43_PHY_EXTG(0x165)\t \n#define  B43_PHY_HT_TXPCTL_IDLE_TSSI2_C3\t0x003F\n#define  B43_PHY_HT_TXPCTL_IDLE_TSSI2_C3_SHIFT\t0\n#define B43_PHY_HT_TXPCTL_TARG_PWR2\t\tB43_PHY_EXTG(0x166)\t \n#define  B43_PHY_HT_TXPCTL_TARG_PWR2_C3\t\t0x00FF\n#define  B43_PHY_HT_TXPCTL_TARG_PWR2_C3_SHIFT\t0\n#define B43_PHY_HT_TX_PCTL_STATUS_C3\t\tB43_PHY_EXTG(0x169)\n\n#define B43_PHY_B_BBCFG\t\t\t\tB43_PHY_N_BMODE(0x001)\n#define  B43_PHY_B_BBCFG_RSTCCA\t\t\t0x4000  \n#define  B43_PHY_B_BBCFG_RSTRX\t\t\t0x8000  \n#define B43_PHY_HT_TEST\t\t\t\tB43_PHY_N_BMODE(0x00A)\n\n\n \nstruct b43_phy_ht_channeltab_e_phy {\n\tu16 bw1;\n\tu16 bw2;\n\tu16 bw3;\n\tu16 bw4;\n\tu16 bw5;\n\tu16 bw6;\n};\n\n\nstruct b43_phy_ht {\n\tu16 rf_ctl_int_save[3];\n\n\tbool tx_pwr_ctl;\n\tu8 tx_pwr_idx[3];\n\n\ts32 bb_mult_save[3];\n\n\tu8 idle_tssi[3];\n};\n\n\nstruct b43_phy_operations;\nextern const struct b43_phy_operations b43_phyops_ht;\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}