|top
CLK_10M => CLK_10M.IN1
ENC_ABS_HOME => ~NO_FANOUT~
ENC_360 => ~NO_FANOUT~
VSYNC => ~NO_FANOUT~
DE => ~NO_FANOUT~
nReset => ~NO_FANOUT~
LAT <= LAT~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCLK <= SCLK.DB_MAX_OUTPUT_PORT_TYPE
GSCLK <= pll:pll.c0
TESTCLK <= pll:pll.c1
SDO[0][0] <= <GND>
SDO[0][1] <= <GND>
SDO[0][2] <= <GND>
SDO[0][3] <= <GND>
SDO[1][0] <= <GND>
SDO[1][1] <= <GND>
SDO[1][2] <= <GND>
SDO[1][3] <= <GND>
SDO[2][0] <= <GND>
SDO[2][1] <= <GND>
SDO[2][2] <= <GND>
SDO[2][3] <= <GND>
SDO[3][0] <= <GND>
SDO[3][1] <= <GND>
SDO[3][2] <= <GND>
SDO[3][3] <= <GND>
SDO[4][0] <= <GND>
SDO[4][1] <= <GND>
SDO[4][2] <= <GND>
SDO[4][3] <= <GND>
SDO[5][0] <= <GND>
SDO[5][1] <= <GND>
SDO[5][2] <= <GND>
SDO[5][3] <= <GND>
SDO[6][0] <= <GND>
SDO[6][1] <= <GND>
SDO[6][2] <= <GND>
SDO[6][3] <= <GND>
SDO[7][0] <= <GND>
SDO[7][1] <= <GND>
SDO[7][2] <= <GND>
SDO[7][3] <= <GND>
SDO[8][0] <= <GND>
SDO[8][1] <= <GND>
SDO[8][2] <= <GND>
SDO[8][3] <= <GND>
SDO[9][0] <= <GND>
SDO[9][1] <= <GND>
SDO[9][2] <= <GND>
SDO[9][3] <= <GND>
SDO[10][0] <= <GND>
SDO[10][1] <= <GND>
SDO[10][2] <= <GND>
SDO[10][3] <= <GND>
SDO[11][0] <= <GND>
SDO[11][1] <= <GND>
SDO[11][2] <= <GND>
SDO[11][3] <= <GND>
STATE_CHECK[0] <= <GND>
STATE_CHECK[1] <= <GND>
STATE_CHECK[2] <= <GND>
STATE_CHECK[3] <= <GND>
SDRAM_ADDR[0] <= <GND>
SDRAM_ADDR[1] <= <GND>
SDRAM_ADDR[2] <= <GND>
SDRAM_ADDR[3] <= <GND>
SDRAM_ADDR[4] <= <GND>
SDRAM_ADDR[5] <= <GND>
SDRAM_ADDR[6] <= <GND>
SDRAM_ADDR[7] <= <GND>
SDRAM_ADDR[8] <= <GND>
SDRAM_ADDR[9] <= <GND>
SDRAM_ADDR[10] <= <GND>
SDRAM_ADDR[11] <= <GND>
SDRAM_ADDR[12] <= <GND>
SDRAM_BA[0] <= <GND>
SDRAM_BA[1] <= <GND>
SDRAM_CAS_N <= <GND>
SDRAM_CKE <= <GND>
SDRAM_CLK <= pll:pll.c2
SDRAM_CS_N <= <GND>
SDRAM_DQ[0] <> <UNC>
SDRAM_DQ[1] <> <UNC>
SDRAM_DQ[2] <> <UNC>
SDRAM_DQ[3] <> <UNC>
SDRAM_DQ[4] <> <UNC>
SDRAM_DQ[5] <> <UNC>
SDRAM_DQ[6] <> <UNC>
SDRAM_DQ[7] <> <UNC>
SDRAM_DQ[8] <> <UNC>
SDRAM_DQ[9] <> <UNC>
SDRAM_DQ[10] <> <UNC>
SDRAM_DQ[11] <> <UNC>
SDRAM_DQ[12] <> <UNC>
SDRAM_DQ[13] <> <UNC>
SDRAM_DQ[14] <> <UNC>
SDRAM_DQ[15] <> <UNC>
SDRAM_DQM[0] <= <GND>
SDRAM_DQM[1] <= <GND>
SDRAM_RAS_N <= <GND>
SDRAM_WE_N <= <GND>


|top|pll:pll
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
c3 <= altpll:altpll_component.clk


|top|pll:pll|altpll:altpll_component
inclk[0] => pll_altpll:auto_generated.inclk[0]
inclk[1] => pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|top|pll:pll|altpll:altpll_component|pll_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


