
*** Running vivado
    with args -log counter_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source counter_top.tcl -notrace


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source counter_top.tcl -notrace
Command: link_design -top counter_top -part xc7a15tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a15tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2146.234 ; gain = 0.000 ; free physical = 7247 ; free virtual = 12735
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab3/Lab3.srcs/constrs_1/new/my_and.xdc]
WARNING: [Vivado 12-584] No ports matched 'A_I'. [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab3/Lab3.srcs/constrs_1/new/my_and.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab3/Lab3.srcs/constrs_1/new/my_and.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B_I'. [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab3/Lab3.srcs/constrs_1/new/my_and.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab3/Lab3.srcs/constrs_1/new/my_and.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Q_O'. [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab3/Lab3.srcs/constrs_1/new/my_and.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab3/Lab3.srcs/constrs_1/new/my_and.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A_I'. [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab3/Lab3.srcs/constrs_1/new/my_and.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab3/Lab3.srcs/constrs_1/new/my_and.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B_I'. [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab3/Lab3.srcs/constrs_1/new/my_and.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab3/Lab3.srcs/constrs_1/new/my_and.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Q_O'. [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab3/Lab3.srcs/constrs_1/new/my_and.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab3/Lab3.srcs/constrs_1/new/my_and.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab3/Lab3.srcs/constrs_1/new/my_and.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2202.164 ; gain = 0.000 ; free physical = 7159 ; free virtual = 12647
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

5 Infos, 6 Warnings, 6 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2202.164 ; gain = 56.027 ; free physical = 7159 ; free virtual = 12647
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a15t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2266.195 ; gain = 64.031 ; free physical = 7151 ; free virtual = 12639

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 15e5f7021

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2538.148 ; gain = 271.953 ; free physical = 6771 ; free virtual = 12259

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 11d1c006c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2702.086 ; gain = 0.000 ; free physical = 6621 ; free virtual = 12088
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 11d1c006c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2702.086 ; gain = 0.000 ; free physical = 6621 ; free virtual = 12088
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1a1708788

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2702.086 ; gain = 0.000 ; free physical = 6621 ; free virtual = 12088
INFO: [Opt 31-389] Phase Sweep created 16 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1a1708788

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2702.086 ; gain = 0.000 ; free physical = 6621 ; free virtual = 12088
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1a1708788

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2702.086 ; gain = 0.000 ; free physical = 6621 ; free virtual = 12088
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: e7700900

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2702.086 ; gain = 0.000 ; free physical = 6621 ; free virtual = 12088
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |              16  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2702.086 ; gain = 0.000 ; free physical = 6621 ; free virtual = 12088
Ending Logic Optimization Task | Checksum: a40fb0d6

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2702.086 ; gain = 0.000 ; free physical = 6621 ; free virtual = 12088

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: a40fb0d6

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2702.086 ; gain = 0.000 ; free physical = 6619 ; free virtual = 12086

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: a40fb0d6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2702.086 ; gain = 0.000 ; free physical = 6620 ; free virtual = 12087

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2702.086 ; gain = 0.000 ; free physical = 6620 ; free virtual = 12087
Ending Netlist Obfuscation Task | Checksum: a40fb0d6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2702.086 ; gain = 0.000 ; free physical = 6620 ; free virtual = 12087
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 6 Warnings, 6 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2702.086 ; gain = 499.922 ; free physical = 6620 ; free virtual = 12087
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab3/Lab3.runs/impl_1/counter_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file counter_top_drc_opted.rpt -pb counter_top_drc_opted.pb -rpx counter_top_drc_opted.rpx
Command: report_drc -file counter_top_drc_opted.rpt -pb counter_top_drc_opted.pb -rpx counter_top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab3/Lab3.runs/impl_1/counter_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2793.934 ; gain = 0.000 ; free physical = 6594 ; free virtual = 12056
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 8d6682f2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2793.934 ; gain = 0.000 ; free physical = 6594 ; free virtual = 12056
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2793.934 ; gain = 0.000 ; free physical = 6594 ; free virtual = 12056

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 5d25a8b7

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2793.934 ; gain = 0.000 ; free physical = 6576 ; free virtual = 12038

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1578d8591

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2793.934 ; gain = 0.000 ; free physical = 6576 ; free virtual = 12038

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1578d8591

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2793.934 ; gain = 0.000 ; free physical = 6576 ; free virtual = 12038
Phase 1 Placer Initialization | Checksum: 1578d8591

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2793.934 ; gain = 0.000 ; free physical = 6576 ; free virtual = 12038

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1578d8591

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2793.934 ; gain = 0.000 ; free physical = 6575 ; free virtual = 12037

Phase 2.2 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.2 Global Placement Core | Checksum: 103bcba1f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2793.934 ; gain = 0.000 ; free physical = 6554 ; free virtual = 12015
Phase 2 Global Placement | Checksum: 103bcba1f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2793.934 ; gain = 0.000 ; free physical = 6554 ; free virtual = 12015

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 103bcba1f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2793.934 ; gain = 0.000 ; free physical = 6556 ; free virtual = 12017

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11fb1c7c2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2793.934 ; gain = 0.000 ; free physical = 6556 ; free virtual = 12018

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1498100d4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2793.934 ; gain = 0.000 ; free physical = 6556 ; free virtual = 12018

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1498100d4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2793.934 ; gain = 0.000 ; free physical = 6556 ; free virtual = 12018

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: fef52a44

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2793.934 ; gain = 0.000 ; free physical = 6555 ; free virtual = 12017

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: fef52a44

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2793.934 ; gain = 0.000 ; free physical = 6555 ; free virtual = 12017

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: fef52a44

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2793.934 ; gain = 0.000 ; free physical = 6555 ; free virtual = 12017
Phase 3 Detail Placement | Checksum: fef52a44

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2793.934 ; gain = 0.000 ; free physical = 6555 ; free virtual = 12017

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: fef52a44

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2793.934 ; gain = 0.000 ; free physical = 6555 ; free virtual = 12017

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: fef52a44

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2793.934 ; gain = 0.000 ; free physical = 6555 ; free virtual = 12017

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: fef52a44

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2793.934 ; gain = 0.000 ; free physical = 6554 ; free virtual = 12016

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2793.934 ; gain = 0.000 ; free physical = 6554 ; free virtual = 12016
Phase 4.4 Final Placement Cleanup | Checksum: 1a6cd690b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2793.934 ; gain = 0.000 ; free physical = 6554 ; free virtual = 12016
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a6cd690b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2793.934 ; gain = 0.000 ; free physical = 6554 ; free virtual = 12016
Ending Placer Task | Checksum: fb0a247e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2793.934 ; gain = 0.000 ; free physical = 6554 ; free virtual = 12016
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 7 Warnings, 6 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2793.934 ; gain = 0.000 ; free physical = 6564 ; free virtual = 12027
INFO: [Common 17-1381] The checkpoint '/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab3/Lab3.runs/impl_1/counter_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file counter_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2793.934 ; gain = 0.000 ; free physical = 6558 ; free virtual = 12020
INFO: [runtcl-4] Executing : report_utilization -file counter_top_utilization_placed.rpt -pb counter_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file counter_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2793.934 ; gain = 0.000 ; free physical = 6561 ; free virtual = 12023
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 7 Warnings, 6 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2793.934 ; gain = 0.000 ; free physical = 6527 ; free virtual = 11991
INFO: [Common 17-1381] The checkpoint '/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab3/Lab3.runs/impl_1/counter_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a15t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 1fa0265c ConstDB: 0 ShapeSum: db69fe22 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f9015a88

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2911.004 ; gain = 16.008 ; free physical = 6382 ; free virtual = 11844
Post Restoration Checksum: NetGraph: 21149285 NumContArr: d7ecc803 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: f9015a88

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2911.004 ; gain = 16.008 ; free physical = 6349 ; free virtual = 11812

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: f9015a88

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2911.004 ; gain = 16.008 ; free physical = 6349 ; free virtual = 11812
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: d0725d36

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2911.004 ; gain = 16.008 ; free physical = 6349 ; free virtual = 11811

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 50
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 50
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 106b17e0e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2911.004 ; gain = 16.008 ; free physical = 6343 ; free virtual = 11805

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: a20d9fae

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2911.004 ; gain = 16.008 ; free physical = 6342 ; free virtual = 11804
Phase 4 Rip-up And Reroute | Checksum: a20d9fae

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2911.004 ; gain = 16.008 ; free physical = 6342 ; free virtual = 11804

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: a20d9fae

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2911.004 ; gain = 16.008 ; free physical = 6342 ; free virtual = 11804

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: a20d9fae

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2911.004 ; gain = 16.008 ; free physical = 6342 ; free virtual = 11804
Phase 6 Post Hold Fix | Checksum: a20d9fae

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2911.004 ; gain = 16.008 ; free physical = 6342 ; free virtual = 11804

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00829148 %
  Global Horizontal Routing Utilization  = 0.0152264 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 6.30631%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 3.6036%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 8.82353%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: a20d9fae

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2911.004 ; gain = 16.008 ; free physical = 6344 ; free virtual = 11806

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: a20d9fae

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2911.004 ; gain = 16.008 ; free physical = 6342 ; free virtual = 11804

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 6b7c7caa

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2911.004 ; gain = 16.008 ; free physical = 6342 ; free virtual = 11804
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2911.004 ; gain = 16.008 ; free physical = 6375 ; free virtual = 11837

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 7 Warnings, 6 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2911.004 ; gain = 117.070 ; free physical = 6375 ; free virtual = 11837
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2911.004 ; gain = 0.000 ; free physical = 6374 ; free virtual = 11838
INFO: [Common 17-1381] The checkpoint '/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab3/Lab3.runs/impl_1/counter_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file counter_top_drc_routed.rpt -pb counter_top_drc_routed.pb -rpx counter_top_drc_routed.rpx
Command: report_drc -file counter_top_drc_routed.rpt -pb counter_top_drc_routed.pb -rpx counter_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab3/Lab3.runs/impl_1/counter_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file counter_top_methodology_drc_routed.rpt -pb counter_top_methodology_drc_routed.pb -rpx counter_top_methodology_drc_routed.rpx
Command: report_methodology -file counter_top_methodology_drc_routed.rpt -pb counter_top_methodology_drc_routed.pb -rpx counter_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab3/Lab3.runs/impl_1/counter_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file counter_top_power_routed.rpt -pb counter_top_power_summary_routed.pb -rpx counter_top_power_routed.rpx
Command: report_power -file counter_top_power_routed.rpt -pb counter_top_power_summary_routed.pb -rpx counter_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
70 Infos, 8 Warnings, 6 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file counter_top_route_status.rpt -pb counter_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file counter_top_timing_summary_routed.rpt -pb counter_top_timing_summary_routed.pb -rpx counter_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file counter_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file counter_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file counter_top_bus_skew_routed.rpt -pb counter_top_bus_skew_routed.pb -rpx counter_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Feb 21 21:24:42 2022...
