$block{counters_bank_group} = {
  Defines_db => "Z:\\leaba_reg_db_example\\defines.v",
  ProjectName => "Pacific",
  InterruptRegister => { #Structure Type: Reg; Skip Register;
    Name => "InterruptRegister",
    RegMem => "Reg",
    Address => "0",
    Description => "Master Interrupt Register",
    Width => "4",
    Type => "Interrupt",
    MemProtectInterruptSummary => { #Structure Type: RegField;
      Name => "MemProtectInterruptSummary",
      RegMem => "RegField",
      Description => "When this bit is set, MemProtectInterrupt has asserted interrupt",
      Width => "1",
      Position => "0",
      Type => "Interrupt",
    },
    InterruptReg0Summary => { #Structure Type: RegField;
      Name => "InterruptReg0Summary",
      RegMem => "RegField",
      Description => "When this bit is set, InterruptReg0 has asserted interrupt",
      Width => "1",
      Position => "1",
      Type => "Interrupt",
    },
    InterruptReg1Summary => { #Structure Type: RegField;
      Name => "InterruptReg1Summary",
      RegMem => "RegField",
      Description => "When this bit is set, InterruptReg1 has asserted interrupt",
      Width => "1",
      Position => "2",
      Type => "Interrupt",
    },
    InterruptReg2Summary => { #Structure Type: RegField;
      Name => "InterruptReg2Summary",
      RegMem => "RegField",
      Description => "When this bit is set, InterruptReg2 has asserted interrupt",
      Width => "1",
      Position => "3",
      Type => "Interrupt",
    },
  },
  MemProtectInterrupt => { #Structure Type: Reg; Skip Register;
    Name => "MemProtectInterrupt",
    RegMem => "Reg",
    Address => "1",
    Description => "ECC/Parity Interrupt Register",
    Width => "3",
    Type => "Interrupt",
    Ecc_1bErrInterrupt => { #Structure Type: RegField;
      Name => "Ecc_1bErrInterrupt",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b error was detected",
      Width => "1",
      Position => "0",
      Type => "Interrupt",
      UsedBy => "SER",
    },
    Ecc_2bErrInterrupt => { #Structure Type: RegField;
      Name => "Ecc_2bErrInterrupt",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b error was detected",
      Width => "1",
      Position => "1",
      Type => "Interrupt",
      UsedBy => "SER",
    },
    ParityErrInterrupt => { #Structure Type: RegField;
      Name => "ParityErrInterrupt",
      RegMem => "RegField",
      Description => "When this bit is set, Parity error was detected",
      Width => "1",
      Position => "2",
      Type => "Interrupt",
      UsedBy => "SER",
    },
  },
  MemProtectInterruptTest => { #Structure Type: Reg; Skip Register;
    Name => "MemProtectInterruptTest",
    RegMem => "Reg",
    Address => "2",
    Description => "ECC/Parity Interrupt Register",
    Width => "3",
    Type => "InterruptTest",
    Ecc_1bErrInterruptTest => { #Structure Type: RegField;
      Name => "Ecc_1bErrInterruptTest",
      RegMem => "RegField",
      Description => "This field masks Ecc_1bErrInterrupt",
      Width => "1",
      Position => "0",
      Type => "InterruptTest",
      UsedBy => "",
      DefaultValue => "b0",
    },
    Ecc_2bErrInterruptTest => { #Structure Type: RegField;
      Name => "Ecc_2bErrInterruptTest",
      RegMem => "RegField",
      Description => "This field masks Ecc_2bErrInterrupt",
      Width => "1",
      Position => "1",
      Type => "InterruptTest",
      UsedBy => "",
      DefaultValue => "b0",
    },
    ParityErrInterruptTest => { #Structure Type: RegField;
      Name => "ParityErrInterruptTest",
      RegMem => "RegField",
      Description => "This field masks ParityErrInterrupt",
      Width => "1",
      Position => "2",
      Type => "InterruptTest",
      UsedBy => "",
      DefaultValue => "b0",
    },
  },
  Ecc_1bErrInterruptRegisterMask => { #Structure Type: Reg; Skip Register;
    Name => "Ecc_1bErrInterruptRegisterMask",
    RegMem => "Reg",
    Address => "3",
    Description => "ECC 1b Error Interrupt Mask Register",
    Width => "6",
    Type => "Config",
    CountersTable0Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "CountersTable0Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "0",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    CountersTable1Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "CountersTable1Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "1",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    CountersTable2Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "CountersTable2Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "2",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    CountersAuxTable0Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "CountersAuxTable0Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "3",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    CountersAuxTable1Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "CountersAuxTable1Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "4",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    CountersAuxTable2Ecc_1bErrInterruptMask => { #Structure Type: RegField;
      Name => "CountersAuxTable2Ecc_1bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error indication will be masked",
      Width => "1",
      Position => "5",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
  },
  Ecc_2bErrInterruptRegisterMask => { #Structure Type: Reg; Skip Register;
    Name => "Ecc_2bErrInterruptRegisterMask",
    RegMem => "Reg",
    Address => "4",
    Description => "ECC 2b Error Interrupt Mask Register",
    Width => "6",
    Type => "Config",
    CountersTable0Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "CountersTable0Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "0",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    CountersTable1Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "CountersTable1Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "1",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    CountersTable2Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "CountersTable2Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "2",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    CountersAuxTable0Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "CountersAuxTable0Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "3",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    CountersAuxTable1Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "CountersAuxTable1Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "4",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
    CountersAuxTable2Ecc_2bErrInterruptMask => { #Structure Type: RegField;
      Name => "CountersAuxTable2Ecc_2bErrInterruptMask",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error indication will be masked",
      Width => "1",
      Position => "5",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b1",
    },
  },

  Ecc_1bErrInitiateRegister => { #Structure Type: Reg; Skip Register;
    Name => "Ecc_1bErrInitiateRegister",
    RegMem => "Reg",
    Address => "30",
    Description => "ECC 1b Error Initiator Register",
    Width => "6",
    Type => "Config",
    CountersTable0Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "CountersTable0Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "0",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    CountersTable1Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "CountersTable1Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "1",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    CountersTable2Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "CountersTable2Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "2",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    CountersAuxTable0Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "CountersAuxTable0Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "3",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    CountersAuxTable1Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "CountersAuxTable1Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "4",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    CountersAuxTable2Ecc_1bErrInitiate => { #Structure Type: RegField;
      Name => "CountersAuxTable2Ecc_1bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 1b Error will be initiated",
      Width => "1",
      Position => "5",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
  },
  Ecc_2bErrInitiateRegister => { #Structure Type: Reg; Skip Register;
    Name => "Ecc_2bErrInitiateRegister",
    RegMem => "Reg",
    Address => "31",
    Description => "ECC 2b Error Initiator Register",
    Width => "6",
    Type => "Config",
    CountersTable0Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "CountersTable0Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "0",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    CountersTable1Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "CountersTable1Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "1",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    CountersTable2Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "CountersTable2Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "2",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    CountersAuxTable0Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "CountersAuxTable0Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "3",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    CountersAuxTable1Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "CountersAuxTable1Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "4",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    CountersAuxTable2Ecc_2bErrInitiate => { #Structure Type: RegField;
      Name => "CountersAuxTable2Ecc_2bErrInitiate",
      RegMem => "RegField",
      Description => "When this bit is set, ECC 2b Error will be initiated",
      Width => "1",
      Position => "5",
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
  },
  MemProtectErrStatus => { #Structure Type: Reg; Skip Register;
    Name => "MemProtectErrStatus",
    RegMem => "Reg",
    Address => "33",
    Description => "Memory SER protected error status",
    Width => "6",
    Type => "ReadOnly",
    CountersTable0ErrInt => { #Structure Type: RegField;
      Name => "CountersTable0ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "0",
      Type => "Status",
      UsedBy => "SER",
    },
    CountersTable1ErrInt => { #Structure Type: RegField;
      Name => "CountersTable1ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "1",
      Type => "Status",
      UsedBy => "SER",
    },
    CountersTable2ErrInt => { #Structure Type: RegField;
      Name => "CountersTable2ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "2",
      Type => "Status",
      UsedBy => "SER",
    },
    CountersAuxTable0ErrInt => { #Structure Type: RegField;
      Name => "CountersAuxTable0ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "3",
      Type => "Status",
      UsedBy => "SER",
    },
    CountersAuxTable1ErrInt => { #Structure Type: RegField;
      Name => "CountersAuxTable1ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "4",
      Type => "Status",
      UsedBy => "SER",
    },
    CountersAuxTable2ErrInt => { #Structure Type: RegField;
      Name => "CountersAuxTable2ErrInt",
      RegMem => "RegField",
      Description => "When this bit is set, SER Error occured",
      Width => "1",
      Position => "5",
      Type => "Status",
      UsedBy => "SER",
    },
  },
  SelectedSerErrorInfo => { #Structure Type: Reg; Skip Register;
    Name => "SelectedSerErrorInfo",
    RegMem => "Reg",
    Address => "34",
    Description => "Address and Type of SER error of selected memory",
    Width => "14",
    Type => "ReadOnly",
    MemErrAddr => { #Structure Type: RegField;
      Name => "MemErrAddr",
      RegMem => "RegField",
      Description => "Address of SER error of selected memory",
      Width => "12",
      Position => "11:0",
      Type => "Status",
      UsedBy => "SER",
    },
    MemErrType => { #Structure Type: RegField;
      Name => "MemErrType",
      RegMem => "RegField",
      Description => "0 = ECC 1b, 1 = ECC 2b, 2 = Parity",
      Width => "2",
      Position => "13:12",
      Type => "Status",
      UsedBy => "SER",
    },
  },
  SerErrorDebugConfiguration => { #Structure Type: Reg; Skip Register;
    Name => "SerErrorDebugConfiguration",
    RegMem => "Reg",
    Address => "35",
    Description => "Address and Type of SER error of selected memory",
    Width => "4",
    Type => "Config",
    ErroneousMemorySelector => { #Structure Type: RegField;
      Name => "ErroneousMemorySelector",
      RegMem => "RegField",
      Description => "Selects which memory error address and error type to set on the status register",
      Width => "3",
      Position => "2:0",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b0",
    },
    ResetMemoryErrors => { #Structure Type: RegField;
      Name => "ResetMemoryErrors",
      RegMem => "RegField",
      Description => "When set to 1 - all the memory SER errors are reset. Need to set back to 0 to resume error recording",
      Width => "1",
      Position => "3",
      Type => "Config",
      UsedBy => "SER",
      DefaultValue => "b0",
    },
  },
  Ecc_1bErrDebug => { #Structure Type: Reg; Skip Register;
    Name => "Ecc_1bErrDebug",
    RegMem => "Reg",
    Address => "36",
    Description => "ECC 1b Error Counter",
    Width => "16",
    Type => "ReadOnly",
    Ecc_1bErrCounter => { #Structure Type: RegField;
      Name => "Ecc_1bErrCounter",
      RegMem => "RegField",
      Description => "Counts number of ECC 1b errors",
      Width => "16",
      Position => "15:0",
      Type => "Counter",
      UsedBy => "SER",
      AdditionalInfo => "CounterIncrWidth=1",
    },
  },
  Ecc_2bErrDebug => { #Structure Type: Reg; Skip Register;
    Name => "Ecc_2bErrDebug",
    RegMem => "Reg",
    Address => "37",
    Description => "ECC 2b Error Counter",
    Width => "16",
    Type => "ReadOnly",
    Ecc_2bErrCounter => { #Structure Type: RegField;
      Name => "Ecc_2bErrCounter",
      RegMem => "RegField",
      Description => "Counts number of ECC 2b errors",
      Width => "16",
      Position => "15:0",
      Type => "Counter",
      UsedBy => "SER",
      AdditionalInfo => "CounterIncrWidth=1",
    },
  },
  MbistPassStatus => { #Structure Type: Reg; Skip Register;
    Name => "MbistPassStatus",
    RegMem => "Reg",
    Address => "39",
    Description => "MBIST pass status",
    Width => "18",
    Type => "ReadOnly",
    BistDonePassOut => { #Structure Type: RegField;
      Name => "BistDonePassOut",
      RegMem => "RegField",
      Description => "When this bit is set, MBIST passed",
      Width => "18",
      Position => "17:0",
      Type => "Status",
      UsedBy => "MEM",
    },
  },
  MbistFailStatus => { #Structure Type: Reg; Skip Register;
    Name => "MbistFailStatus",
    RegMem => "Reg",
    Address => "3A",
    Description => "MBIST fail status",
    Width => "18",
    Type => "ReadOnly",
    BistDoneFailOut => { #Structure Type: RegField;
      Name => "BistDoneFailOut",
      RegMem => "RegField",
      Description => "When this bit is set, MBIST failed",
      Width => "18",
      Position => "17:0",
      Type => "Status",
      UsedBy => "MEM",
    },
  },

  CounterTimer => { #Structure Type: Reg; Skip Register;
    Name => "CounterTimer",
    RegMem => "Reg",
    Address => "40",
    Description => "Defines Counter Timer parameters",
    Width => "33", # Excel Formula: =calc_reg_width(E8:E9,F9)
    Type => "Config",
    CounterTimerEnable => { #Structure Type: RegField;
      Name => "CounterTimerEnable",
      RegMem => "RegField",
      Description => "If set, Counter Timer will applied for the counters, otherwise the counters are free running",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F7,E8,TRUE)
      Type => "Config",
      UsedBy => "CIF",
      DefaultValue => "b0",
    },
    CounterTimerCycle => { #Structure Type: RegField;
      Name => "CounterTimerCycle",
      RegMem => "RegField",
      Description => "When activated, CounterTimer will count for CounterTimerCycle",
      Width => "32",
      Position => "32:1", # Excel Formula: =calc_position(F8,E9)
      Type => "Config",
      UsedBy => "CIF",
      DefaultValue => "h3B9ACA00",
    },
  },
  CounterTimerTriggerReg => { #Structure Type: Reg; Skip Register;
    Name => "CounterTimerTriggerReg",
    RegMem => "Reg",
    Address => "41", # Excel Formula: =calc_reg_address(C7,A7,G7)
    Description => "Activates Counter Timer",
    Width => "1", # Excel Formula: =calc_reg_width(E11:E11,F11)
    Type => "External",
    UsedBy => "CIF",
    CounterTimerTrigger => { #Structure Type: RegField;
      Name => "CounterTimerTrigger",
      RegMem => "RegField",
      Description => "When activated, CounterTimer will count for CounterTimerCycle",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F10,E11,TRUE)
      Type => "External",
      DefaultValue => "b0",
    },
  },
  MemoryAccessTimeout => { #Structure Type: Reg; Skip Register;
    Name => "MemoryAccessTimeout",
    RegMem => "Reg",
    Address => "42", # Excel Formula: =calc_reg_address(C10,A10,G10)
    Description => "Defines parameters for memory access timer expiry",
    Width => "38", # Excel Formula: =calc_reg_width(E13:E15,F15)
    Type => "Config",
    BubbleCounterThr => { #Structure Type: RegField;
      Name => "BubbleCounterThr",
      RegMem => "RegField",
      Description => "When BubbleCounterThr clocks passed from CIF memory access without grant, Bubble Request signal raised towards the block ",
      Width => "16",
      Position => "15:0", # Excel Formula: =calc_position(F12,E13,TRUE)
      Type => "Config",
      UsedBy => "CIF",
      DefaultValue => "d256",
    },
    TimeoutCounterThr => { #Structure Type: RegField;
      Name => "TimeoutCounterThr",
      RegMem => "RegField",
      Description => "When TimeoutCounterThr clocks passed from CIF memory access without grant, the access is terminated with error ",
      Width => "16",
      Position => "31:16", # Excel Formula: =calc_position(F13,E14)
      Type => "Config",
      UsedBy => "CIF",
      DefaultValue => "d4096",
    },
    AnsWindowCounterThr => { #Structure Type: RegField;
      Name => "AnsWindowCounterThr",
      RegMem => "RegField",
      Description => "When memory access is terminated because of  TimeoutCounterThr, the CIF waits AnsWindowCounterThr clocks for access termination",
      Width => "6",
      Position => "37:32", # Excel Formula: =calc_position(F14,E15)
      Type => "Config",
      UsedBy => "CIF",
      DefaultValue => "d16",
    },
  },
  BroadcastConfigReg => { #Structure Type: Reg; Skip Register;
    Name => "BroadcastConfigReg",
    RegMem => "Reg",
    Address => "43", # Excel Formula: =calc_reg_address(C12,A12,G12)
    Description => "Config Top broadcast parameters",
    Width => "12", # Excel Formula: =calc_reg_width(E17:E17,F17)
    Type => "Config",
    BroadcastId => { #Structure Type: RegField;
      Name => "BroadcastId",
      RegMem => "RegField",
      Description => "Broadcast ID used by Config Top protocol for broadcast messages",
      Width => "12",
      Position => "11:0", # Excel Formula: =calc_position(F16,E17,TRUE)
      Type => "Config",
      UsedBy => "CIF",
      DefaultValue => "hFFF",
    },
  },
  MemoryProtBypass => { #Structure Type: Reg; Skip Register;
    Name => "MemoryProtBypass",
    RegMem => "Reg",
    Address => "44", # Excel Formula: =calc_reg_address(C16,A16,G16)
    Description => "Bypass for ECC/Parity, used for debug",
    Width => "3", # Excel Formula: =calc_reg_width(E19:E21,F21)
    Type => "Config",
    DisableEcc => { #Structure Type: RegField;
      Name => "DisableEcc",
      RegMem => "RegField",
      Description => "If set, ECC fix is bypassed and is taken from payload",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F18,E19,TRUE)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    CifProtGenBypass => { #Structure Type: RegField;
      Name => "CifProtGenBypass",
      RegMem => "RegField",
      Description => "If set, ECC/Parity generation is bypassed and is taken from payload for CIF access",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F19,E20)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    CifProtFixBypass => { #Structure Type: RegField;
      Name => "CifProtFixBypass",
      RegMem => "RegField",
      Description => "If set, ECC/Parity fix is bypassed and original ECC/Parity is forwarded towards the CIF",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F20,E21)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
  },
  SoftResetConfiguration => { #Structure Type: Reg; Skip Register;
    Name => "SoftResetConfiguration",
    RegMem => "Reg",
    Address => "45", # Excel Formula: =calc_reg_address(C18,A18,G18)
    Description => "Soft Reset Configuration for the block",
    Width => "1", # Excel Formula: =calc_reg_width(E23:E23,F23)
    Type => "Config",
    SoftRstn => { #Structure Type: RegField;
      Name => "SoftRstn",
      RegMem => "RegField",
      Description => "Triggers soft reset signal for the block, active low register",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F22,E23,TRUE)
      Type => "Config",
      UsedBy => "CIF",
      DefaultValue => "b0",
    },
  },
  MbistConfiguration => { #Structure Type: Reg; Skip Register;
    Name => "MbistConfiguration",
    RegMem => "Reg",
    Address => "46", # Excel Formula: =calc_reg_address(C22,A22,G22)
    Description => "MBIST Configuration for the block",
    Width => "3", # Excel Formula: =calc_reg_width(E25:E27,F27)
    Type => "Config",
    CoreBistRprMode => { #Structure Type: RegField;
      Name => "CoreBistRprMode",
      RegMem => "RegField",
      Description => "Used by MBIST logic",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F24,E25,TRUE)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    CoreBistRun => { #Structure Type: RegField;
      Name => "CoreBistRun",
      RegMem => "RegField",
      Description => "Used by MBIST logic",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F25,E26)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
    CoreBistPtrnFill => { #Structure Type: RegField;
      Name => "CoreBistPtrnFill",
      RegMem => "RegField",
      Description => "Used by MBIST logic",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F26,E27)
      Type => "Config",
      UsedBy => "MEM",
      DefaultValue => "b0",
    },
  },
  PowerDownConfiguration => { #Structure Type: Reg; Skip Register;
    Name => "PowerDownConfiguration",
    RegMem => "Reg",
    Address => "47", # Excel Formula: =calc_reg_address(C24,A24,G24)
    Description => "Power Down Configuration for the block",
    Width => "1", # Excel Formula: =calc_reg_width(E29:E29,F29)
    Type => "Config",
    PowerDown => { #Structure Type: RegField;
      Name => "PowerDown",
      RegMem => "RegField",
      Description => "If set, disables the clock of the block",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F28,E29,TRUE)
      Type => "Config",
      UsedBy => "CIF",
      DefaultValue => "b0",
      Comments => "Default value should always be 0",
    },
  },
  SpareReg => { #Structure Type: Reg; Skip Register;
    Name => "SpareReg",
    RegMem => "Reg",
    Address => "48", # Excel Formula: =calc_reg_address(C28,A28,G28)
    Description => "Power Down Configuration for the block",
    Width => "128", # Excel Formula: =calc_reg_width(E31:E31,F31)
    Type => "Config",
    SpareRegister => { #Structure Type: RegField;
      Name => "SpareRegister",
      RegMem => "RegField",
      Description => "If set, disables the clock of the block",
      Width => "128",
      Position => "127:0", # Excel Formula: =calc_position(F30,E31,TRUE)
      Type => "Config",
      UsedBy => "CIF",
      DefaultValue => "hffffffffffffffff",
    },
  },
  PmroCtrl => { #Structure Type: Reg; Skip Register;
    Name => "PmroCtrl",
    RegMem => "Reg",
    Address => "49", # Excel Formula: =calc_reg_address(C30,A30,G30)
    Width => "39", # Excel Formula: =calc_reg_width(E33:E37,F37)
    Type => "Config",
    PmroExecute => { #Structure Type: RegField;
      Name => "PmroExecute",
      RegMem => "RegField",
      Description => "0->1: execute pmro command.",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F32,E33,TRUE)
      Type => "Config",
      UsedBy => "pmro",
      DefaultValue => "d0",
    },
    PmroCmd => { #Structure Type: RegField;
      Name => "PmroCmd",
      RegMem => "RegField",
      Description => "Pmro command to execute:
0: reset.
1: write.
2: read.
3: invalid.",
      Width => "2",
      Position => "2:1", # Excel Formula: =calc_position(F33,E34)
      Type => "Config",
      UsedBy => "pmro",
      DefaultValue => "d0",
    },
    PmroSbusReset => { #Structure Type: RegField;
      Name => "PmroSbusReset",
      RegMem => "RegField",
      Description => "Reset pmro sbus chain. Need to set to 0 before starting access to pmro registers.",
      Width => "1",
      Position => "3", # Excel Formula: =calc_position(F34,E35)
      Type => "Config",
      UsedBy => "pmro",
      DefaultValue => "d1",
    },
    PmroAddr => { #Structure Type: RegField;
      Name => "PmroAddr",
      RegMem => "RegField",
      Description => "PMRO register address:
0 - control register, 8b, def: 0x0.
1 - SVT Configuration Register, 16b, def: 0xFFFF.
2 - LVT Configuration Register, 16b, def: 0xFFFF.
3 - ULVT Configuration Register, 16b, def: 0xFFFF.
4 - Interconnect Configuration Register, 16b, def: 0xFFFF.
5 - Reference Clock Counter Register, 24b, def: 0xFFF000.
6 - Oscillator Counter Register, 24b, def: 0x000000.
7 - SBus ID register, read as 0x0B.
Set to '0' on reset command.",
      Width => "3",
      Position => "6:4", # Excel Formula: =calc_position(F35,E36)
      Type => "Config",
      UsedBy => "pmro",
      DefaultValue => "d1",
    },
    PmroData => { #Structure Type: RegField;
      Name => "PmroData",
      RegMem => "RegField",
      Description => "PMRO data, set to 0x0 on reset and read command.",
      Width => "32",
      Position => "38:7", # Excel Formula: =calc_position(F36,E37)
      Type => "Config",
      UsedBy => "pmro",
      DefaultValue => "d1",
    },
  },
  PmroStatus => { #Structure Type: Reg; Skip Register;
    Name => "PmroStatus",
    RegMem => "Reg",
    Address => "4A", # Excel Formula: =calc_reg_address(C32,A32,G32)
    Width => "34", # Excel Formula: =calc_reg_width(E39:E41,F41)
    Type => "ReadOnly",
    PmroRdata => { #Structure Type: RegField;
      Name => "PmroRdata",
      RegMem => "RegField",
      Description => "Read data from pmro. Valid when PmroFinish=1 and PmroFailed=0.",
      Width => "32",
      Position => "31:0", # Excel Formula: =calc_position(F38,E39,TRUE)
      Type => "Capture",
      UsedBy => "pmro",
    },
    PmroFailed => { #Structure Type: RegField;
      Name => "PmroFailed",
      RegMem => "RegField",
      Description => "Pmro command failed. Valid only when PmroFinish=1.",
      Width => "1",
      Position => "32", # Excel Formula: =calc_position(F39,E40)
      Type => "Capture",
      UsedBy => "pmro",
    },
    PmroFinish => { #Structure Type: RegField;
      Name => "PmroFinish",
      RegMem => "RegField",
      Description => "Pmro command finished.",
      Width => "1",
      Position => "33", # Excel Formula: =calc_position(F40,E41)
      Type => "Event",
      UsedBy => "pmro",
    },
  },
  MirrorBusConfReg => { #Structure Type: Reg; Skip Register;
    Name => "MirrorBusConfReg",
    RegMem => "Reg",
    Address => "4B", # Excel Formula: =calc_reg_address(C38,A38,G38)
    Description => "aaa",
    Width => "11", # Excel Formula: =calc_reg_width(E43:E44,F44)
    Type => "Config",
    MirrorBusEn => { #Structure Type: RegField;
      Name => "MirrorBusEn",
      RegMem => "RegField",
      Description => "aaa",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F42,E43,TRUE)
      Type => "Config",
      UsedBy => "BLOCK",
      DefaultValue => "h0",
    },
    MirrorBusSel => { #Structure Type: RegField;
      Name => "MirrorBusSel",
      RegMem => "RegField",
      Description => "aaa",
      Width => "10",
      Position => "10:1", # Excel Formula: =calc_position(F43,E44)
      Type => "Config",
      UsedBy => "BLOCK",
      DefaultValue => "h0",
    },
  },
  MirrorBusStatus => { #Structure Type: Reg; Skip Register;
    Name => "MirrorBusStatus",
    RegMem => "Reg",
    Address => "4C", # Excel Formula: =calc_reg_address(C42,A42,G42)
    Description => "aaa",
    Width => "32", # Excel Formula: =calc_reg_width(E46:E46,F46)
    Type => "ReadOnly",
    MirrorBus => { #Structure Type: RegField;
      Name => "MirrorBus",
      RegMem => "RegField",
      Description => "aaa",
      Width => "32",
      Position => "31:0", # Excel Formula: =calc_position(F45,E46,TRUE)
      Type => "Status",
      UsedBy => "BLOCK",
    },
  },
  DeviceTimeOffsetCfg => { #Structure Type: Reg; Skip Register;
    Name => "DeviceTimeOffsetCfg",
    RegMem => "Reg",
    Address => "4D", # Excel Formula: =calc_reg_address(C45,A45,G45)
    Description => "Define time offset configuration",
    Width => "10", # Excel Formula: =calc_reg_width(E48:E48,F48)
    Type => "Config",
    DeviceTimeOffset => { #Structure Type: RegField;
      Name => "DeviceTimeOffset",
      RegMem => "RegField",
      Description => "Define time offset",
      Width => "10",
      Position => "9:0", # Excel Formula: =calc_position(F47,E48,TRUE)
      Type => "Config",
      UsedBy => "CIF",
      DefaultValue => "h0",
    },
  },
  BankConfig0 => { #Structure Type: Reg; ArrayLength: 3; ArrayIndex: 0; ArrayLocationInName: 11;
    Name => "BankConfig[3]",
    RegMem => "Reg",
    Address => "100",
    Description => "Configurations per bank",
    Width => "24", # Excel Formula: =calc_reg_width(E8:E16,F16)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "3",
    ArrayIndex => "0",
    BankSliceAllocation0 => { #Structure Type: RegField; ArrayLength: 3; ArrayIndex: 0; ArrayLocationInName: 20;
      Name => "BankSliceAllocation[n]",
      RegMem => "RegField",
      Description => "Allocation to a slice (0-5)",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F7,E8,TRUE)
      Type => "Config",
      UsedBy => "DSN",
      DefaultValue => "h0",
    },
    BankPipeClientAllocation0 => { #Structure Type: RegField; ArrayLength: 3; ArrayIndex: 0; ArrayLocationInName: 25;
      Name => "BankPipeClientAllocation[n]",
      RegMem => "RegField",
      Description => "Allocation to a pipe client (RX, TX, VOQ)
Should be configured indentically to the global counters configuration
0 - CLIENT_RX
1 - CLIENT_TX
2 - CLIENT_VOQ",
      Width => "2",
      Position => "4:3", # Excel Formula: =calc_position(F8,E9)
      Type => "Config",
      UsedBy => "DSN",
      DefaultValue => "h0",
    },
    CpuReadCcWaitBeforeCreateBubble0 => { #Structure Type: RegField; ArrayLength: 3; ArrayIndex: 0; ArrayLocationInName: 32;
      Name => "CpuReadCcWaitBeforeCreateBubble[n]",
      RegMem => "RegField",
      Description => "Number of cc CPU Read is delayed before creating a bubble - in multiplies of 32",
      Width => "6",
      Position => "10:5", # Excel Formula: =calc_position(F9,E10)
      Type => "Config",
      UsedBy => "DSN",
      DefaultValue => "h2",
      Comments => "Design resolution parameter - CPU_READ_DELAY_COUNTER_RESOLUTION
wait time should be at least the time it takes the bubble to reach counters block, otherwise another bubble will be created",
    },
    Wraparound0 => { #Structure Type: RegField; ArrayLength: 3; ArrayIndex: 0; ArrayLocationInName: 11;
      Name => "Wraparound[n]",
      RegMem => "RegField",
      Description => "Should counters wrap-around when reaching max value or remain at all 1s (both packet and byte count)
0 - Remain at 1s
1 - Wrap-around",
      Width => "1",
      Position => "11", # Excel Formula: =calc_position(F10,E11)
      Type => "Config",
      UsedBy => "DSN",
      DefaultValue => "h1",
    },
    IgnorePdCompensation0 => { #Structure Type: RegField; ArrayLength: 3; ArrayIndex: 0; ArrayLocationInName: 21;
      Name => "IgnorePdCompensation[n]",
      RegMem => "RegField",
      Description => "Whether to decrease the compensation value received on the PD (from RXPP)
0 - Decrease
1- Ingnore (don't decrease)",
      Width => "1",
      Position => "12", # Excel Formula: =calc_position(F11,E12)
      Type => "Config",
      UsedBy => "DSN",
      DefaultValue => "b0",
    },
    Compensation0 => { #Structure Type: RegField; ArrayLength: 3; ArrayIndex: 0; ArrayLocationInName: 13;
      Name => "Compensation[n]",
      RegMem => "RegField",
      Description => "Packet Size Compensation value to reduce from the received packet size (Bytes)",
      Width => "7",
      Position => "19:13", # Excel Formula: =calc_position(F12,E13)
      Type => "Config",
      UsedBy => "DSN",
      DefaultValue => "h1",
    },
    BankCounterType0 => { #Structure Type: RegField; ArrayLength: 3; ArrayIndex: 0; ArrayLocationInName: 16;
      Name => "BankCounterType[n]",
      RegMem => "RegField",
      Description => "Counter type
0 - 29b PC + 35b BC
1 - 64b PC
2 - 64b PC + 64b BC
3 - 32 PC (For VOQ counting)
PC - Packet Count / BC - Byte Count",
      Width => "2",
      Position => "21:20", # Excel Formula: =calc_position(F13,E14)
      Type => "Config",
      UsedBy => "DSN",
      DefaultValue => "d0",
      Comments => "enum:
0 - PC29_BC35
1 - PC64
2 - PC64_BC64
3 - PC32",
    },
    ResetOnMaxCounterRead0 => { #Structure Type: RegField; ArrayLength: 3; ArrayIndex: 0; ArrayLocationInName: 22;
      Name => "ResetOnMaxCounterRead[n]",
      RegMem => "RegField",
      Description => "Whether to reset the max counter that is read on max-counters-read (of read with reset bit turned on)
Should be turned off for banks which are used for LM in order not to reset the LM value returned because of max-counters-read (which is sent to all banks including LM)
0 - Don't reset on max-counter-read
1 - Reset on max-counter-read (with reset turned on)",
      Width => "1",
      Position => "22", # Excel Formula: =calc_position(F14,E15)
      Type => "Config",
      UsedBy => "DSN",
      DefaultValue => "b1",
    },
    LmCountAndRead0 => { #Structure Type: RegField; ArrayLength: 3; ArrayIndex: 0; ArrayLocationInName: 15;
      Name => "LmCountAndRead[n]",
      RegMem => "RegField",
      Description => "Whether LM Read command also count
0 - Read only
1 - Count and read",
      Width => "1",
      Position => "23", # Excel Formula: =calc_position(F15,E16)
      Type => "Config",
      UsedBy => "DSN",
      DefaultValue => "b0",
    },
  },
  BankConfig1 => { #Structure Type: Reg; ArrayLength: 3; ArrayIndex: 1; ArrayLocationInName: 11;
    Name => "BankConfig[3]",
    RegMem => "Reg",
    Address => "101",
    Description => "Configurations per bank",
    Width => "24", # Excel Formula: =calc_reg_width(E8:E16,F16)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "3",
    ArrayIndex => "1",
    BankSliceAllocation1 => { #Structure Type: RegField; ArrayLength: 3; ArrayIndex: 1; ArrayLocationInName: 20;
      Name => "BankSliceAllocation[n]",
      RegMem => "RegField",
      Description => "Allocation to a slice (0-5)",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F7,E8,TRUE)
      Type => "Config",
      UsedBy => "DSN",
      DefaultValue => "h0",
    },
    BankPipeClientAllocation1 => { #Structure Type: RegField; ArrayLength: 3; ArrayIndex: 1; ArrayLocationInName: 25;
      Name => "BankPipeClientAllocation[n]",
      RegMem => "RegField",
      Description => "Allocation to a pipe client (RX, TX, VOQ)
Should be configured indentically to the global counters configuration
0 - CLIENT_RX
1 - CLIENT_TX
2 - CLIENT_VOQ",
      Width => "2",
      Position => "4:3", # Excel Formula: =calc_position(F8,E9)
      Type => "Config",
      UsedBy => "DSN",
      DefaultValue => "h0",
    },
    CpuReadCcWaitBeforeCreateBubble1 => { #Structure Type: RegField; ArrayLength: 3; ArrayIndex: 1; ArrayLocationInName: 32;
      Name => "CpuReadCcWaitBeforeCreateBubble[n]",
      RegMem => "RegField",
      Description => "Number of cc CPU Read is delayed before creating a bubble - in multiplies of 32",
      Width => "6",
      Position => "10:5", # Excel Formula: =calc_position(F9,E10)
      Type => "Config",
      UsedBy => "DSN",
      DefaultValue => "h2",
      Comments => "Design resolution parameter - CPU_READ_DELAY_COUNTER_RESOLUTION
wait time should be at least the time it takes the bubble to reach counters block, otherwise another bubble will be created",
    },
    Wraparound1 => { #Structure Type: RegField; ArrayLength: 3; ArrayIndex: 1; ArrayLocationInName: 11;
      Name => "Wraparound[n]",
      RegMem => "RegField",
      Description => "Should counters wrap-around when reaching max value or remain at all 1s (both packet and byte count)
0 - Remain at 1s
1 - Wrap-around",
      Width => "1",
      Position => "11", # Excel Formula: =calc_position(F10,E11)
      Type => "Config",
      UsedBy => "DSN",
      DefaultValue => "h1",
    },
    IgnorePdCompensation1 => { #Structure Type: RegField; ArrayLength: 3; ArrayIndex: 1; ArrayLocationInName: 21;
      Name => "IgnorePdCompensation[n]",
      RegMem => "RegField",
      Description => "Whether to decrease the compensation value received on the PD (from RXPP)
0 - Decrease
1- Ingnore (don't decrease)",
      Width => "1",
      Position => "12", # Excel Formula: =calc_position(F11,E12)
      Type => "Config",
      UsedBy => "DSN",
      DefaultValue => "b0",
    },
    Compensation1 => { #Structure Type: RegField; ArrayLength: 3; ArrayIndex: 1; ArrayLocationInName: 13;
      Name => "Compensation[n]",
      RegMem => "RegField",
      Description => "Packet Size Compensation value to reduce from the received packet size (Bytes)",
      Width => "7",
      Position => "19:13", # Excel Formula: =calc_position(F12,E13)
      Type => "Config",
      UsedBy => "DSN",
      DefaultValue => "h1",
    },
    BankCounterType1 => { #Structure Type: RegField; ArrayLength: 3; ArrayIndex: 1; ArrayLocationInName: 16;
      Name => "BankCounterType[n]",
      RegMem => "RegField",
      Description => "Counter type
0 - 29b PC + 35b BC
1 - 64b PC
2 - 64b PC + 64b BC
3 - 32 PC (For VOQ counting)
PC - Packet Count / BC - Byte Count",
      Width => "2",
      Position => "21:20", # Excel Formula: =calc_position(F13,E14)
      Type => "Config",
      UsedBy => "DSN",
      DefaultValue => "d0",
      Comments => "enum:
0 - PC29_BC35
1 - PC64
2 - PC64_BC64
3 - PC32",
    },
    ResetOnMaxCounterRead1 => { #Structure Type: RegField; ArrayLength: 3; ArrayIndex: 1; ArrayLocationInName: 22;
      Name => "ResetOnMaxCounterRead[n]",
      RegMem => "RegField",
      Description => "Whether to reset the max counter that is read on max-counters-read (of read with reset bit turned on)
Should be turned off for banks which are used for LM in order not to reset the LM value returned because of max-counters-read (which is sent to all banks including LM)
0 - Don't reset on max-counter-read
1 - Reset on max-counter-read (with reset turned on)",
      Width => "1",
      Position => "22", # Excel Formula: =calc_position(F14,E15)
      Type => "Config",
      UsedBy => "DSN",
      DefaultValue => "b1",
    },
    LmCountAndRead1 => { #Structure Type: RegField; ArrayLength: 3; ArrayIndex: 1; ArrayLocationInName: 15;
      Name => "LmCountAndRead[n]",
      RegMem => "RegField",
      Description => "Whether LM Read command also count
0 - Read only
1 - Count and read",
      Width => "1",
      Position => "23", # Excel Formula: =calc_position(F15,E16)
      Type => "Config",
      UsedBy => "DSN",
      DefaultValue => "b0",
    },
  },
  BankConfig2 => { #Structure Type: Reg; ArrayLength: 3; ArrayIndex: 2; ArrayLocationInName: 11;
    Name => "BankConfig[3]",
    RegMem => "Reg",
    Address => "102",
    Description => "Configurations per bank",
    Width => "24", # Excel Formula: =calc_reg_width(E8:E16,F16)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "3",
    ArrayIndex => "2",
    BankSliceAllocation2 => { #Structure Type: RegField; ArrayLength: 3; ArrayIndex: 2; ArrayLocationInName: 20;
      Name => "BankSliceAllocation[n]",
      RegMem => "RegField",
      Description => "Allocation to a slice (0-5)",
      Width => "3",
      Position => "2:0", # Excel Formula: =calc_position(F7,E8,TRUE)
      Type => "Config",
      UsedBy => "DSN",
      DefaultValue => "h0",
    },
    BankPipeClientAllocation2 => { #Structure Type: RegField; ArrayLength: 3; ArrayIndex: 2; ArrayLocationInName: 25;
      Name => "BankPipeClientAllocation[n]",
      RegMem => "RegField",
      Description => "Allocation to a pipe client (RX, TX, VOQ)
Should be configured indentically to the global counters configuration
0 - CLIENT_RX
1 - CLIENT_TX
2 - CLIENT_VOQ",
      Width => "2",
      Position => "4:3", # Excel Formula: =calc_position(F8,E9)
      Type => "Config",
      UsedBy => "DSN",
      DefaultValue => "h0",
    },
    CpuReadCcWaitBeforeCreateBubble2 => { #Structure Type: RegField; ArrayLength: 3; ArrayIndex: 2; ArrayLocationInName: 32;
      Name => "CpuReadCcWaitBeforeCreateBubble[n]",
      RegMem => "RegField",
      Description => "Number of cc CPU Read is delayed before creating a bubble - in multiplies of 32",
      Width => "6",
      Position => "10:5", # Excel Formula: =calc_position(F9,E10)
      Type => "Config",
      UsedBy => "DSN",
      DefaultValue => "h2",
      Comments => "Design resolution parameter - CPU_READ_DELAY_COUNTER_RESOLUTION
wait time should be at least the time it takes the bubble to reach counters block, otherwise another bubble will be created",
    },
    Wraparound2 => { #Structure Type: RegField; ArrayLength: 3; ArrayIndex: 2; ArrayLocationInName: 11;
      Name => "Wraparound[n]",
      RegMem => "RegField",
      Description => "Should counters wrap-around when reaching max value or remain at all 1s (both packet and byte count)
0 - Remain at 1s
1 - Wrap-around",
      Width => "1",
      Position => "11", # Excel Formula: =calc_position(F10,E11)
      Type => "Config",
      UsedBy => "DSN",
      DefaultValue => "h1",
    },
    IgnorePdCompensation2 => { #Structure Type: RegField; ArrayLength: 3; ArrayIndex: 2; ArrayLocationInName: 21;
      Name => "IgnorePdCompensation[n]",
      RegMem => "RegField",
      Description => "Whether to decrease the compensation value received on the PD (from RXPP)
0 - Decrease
1- Ingnore (don't decrease)",
      Width => "1",
      Position => "12", # Excel Formula: =calc_position(F11,E12)
      Type => "Config",
      UsedBy => "DSN",
      DefaultValue => "b0",
    },
    Compensation2 => { #Structure Type: RegField; ArrayLength: 3; ArrayIndex: 2; ArrayLocationInName: 13;
      Name => "Compensation[n]",
      RegMem => "RegField",
      Description => "Packet Size Compensation value to reduce from the received packet size (Bytes)",
      Width => "7",
      Position => "19:13", # Excel Formula: =calc_position(F12,E13)
      Type => "Config",
      UsedBy => "DSN",
      DefaultValue => "h1",
    },
    BankCounterType2 => { #Structure Type: RegField; ArrayLength: 3; ArrayIndex: 2; ArrayLocationInName: 16;
      Name => "BankCounterType[n]",
      RegMem => "RegField",
      Description => "Counter type
0 - 29b PC + 35b BC
1 - 64b PC
2 - 64b PC + 64b BC
3 - 32 PC (For VOQ counting)
PC - Packet Count / BC - Byte Count",
      Width => "2",
      Position => "21:20", # Excel Formula: =calc_position(F13,E14)
      Type => "Config",
      UsedBy => "DSN",
      DefaultValue => "d0",
      Comments => "enum:
0 - PC29_BC35
1 - PC64
2 - PC64_BC64
3 - PC32",
    },
    ResetOnMaxCounterRead2 => { #Structure Type: RegField; ArrayLength: 3; ArrayIndex: 2; ArrayLocationInName: 22;
      Name => "ResetOnMaxCounterRead[n]",
      RegMem => "RegField",
      Description => "Whether to reset the max counter that is read on max-counters-read (of read with reset bit turned on)
Should be turned off for banks which are used for LM in order not to reset the LM value returned because of max-counters-read (which is sent to all banks including LM)
0 - Don't reset on max-counter-read
1 - Reset on max-counter-read (with reset turned on)",
      Width => "1",
      Position => "22", # Excel Formula: =calc_position(F14,E15)
      Type => "Config",
      UsedBy => "DSN",
      DefaultValue => "b1",
    },
    LmCountAndRead2 => { #Structure Type: RegField; ArrayLength: 3; ArrayIndex: 2; ArrayLocationInName: 15;
      Name => "LmCountAndRead[n]",
      RegMem => "RegField",
      Description => "Whether LM Read command also count
0 - Read only
1 - Count and read",
      Width => "1",
      Position => "23", # Excel Formula: =calc_position(F15,E16)
      Type => "Config",
      UsedBy => "DSN",
      DefaultValue => "b0",
    },
  },
  BankInterruptConfig0 => { #Structure Type: Reg; ArrayLength: 3; ArrayIndex: 0; ArrayLocationInName: 20;
    Name => "BankInterruptConfig[3]",
    RegMem => "Reg",
    Address => "103", # Excel Formula: =calc_reg_address(C7,A7,G7)
    Description => "Bank interrupt configuration",
    Width => "64", # Excel Formula: =calc_reg_width(E18:E18,F18)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "3",
    ArrayIndex => "0",
    MaxCounterInterruptThreshold0 => { #Structure Type: RegField; ArrayLength: 3; ArrayIndex: 0; ArrayLocationInName: 29;
      Name => "MaxCounterInterruptThreshold[n]",
      RegMem => "RegField",
      Description => "Raise interrupt when max counter crosses this threshold (strictly greater)
Disable by configuring all 1s",
      Width => "64",
      Position => "63:0", # Excel Formula: =calc_position(F17,E18,TRUE)
      Type => "Config",
      UsedBy => "DSN",
      DefaultValue => "h3FFFFFFFF",
    },
  },
  BankInterruptConfig1 => { #Structure Type: Reg; ArrayLength: 3; ArrayIndex: 1; ArrayLocationInName: 20;
    Name => "BankInterruptConfig[3]",
    RegMem => "Reg",
    Address => "104",
    Description => "Bank interrupt configuration",
    Width => "64", # Excel Formula: =calc_reg_width(E18:E18,F18)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "3",
    ArrayIndex => "1",
    MaxCounterInterruptThreshold1 => { #Structure Type: RegField; ArrayLength: 3; ArrayIndex: 1; ArrayLocationInName: 29;
      Name => "MaxCounterInterruptThreshold[n]",
      RegMem => "RegField",
      Description => "Raise interrupt when max counter crosses this threshold (strictly greater)
Disable by configuring all 1s",
      Width => "64",
      Position => "63:0", # Excel Formula: =calc_position(F17,E18,TRUE)
      Type => "Config",
      UsedBy => "DSN",
      DefaultValue => "h3FFFFFFFF",
    },
  },
  BankInterruptConfig2 => { #Structure Type: Reg; ArrayLength: 3; ArrayIndex: 2; ArrayLocationInName: 20;
    Name => "BankInterruptConfig[3]",
    RegMem => "Reg",
    Address => "105",
    Description => "Bank interrupt configuration",
    Width => "64", # Excel Formula: =calc_reg_width(E18:E18,F18)
    Type => "Config",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "3",
    ArrayIndex => "2",
    MaxCounterInterruptThreshold2 => { #Structure Type: RegField; ArrayLength: 3; ArrayIndex: 2; ArrayLocationInName: 29;
      Name => "MaxCounterInterruptThreshold[n]",
      RegMem => "RegField",
      Description => "Raise interrupt when max counter crosses this threshold (strictly greater)
Disable by configuring all 1s",
      Width => "64",
      Position => "63:0", # Excel Formula: =calc_position(F17,E18,TRUE)
      Type => "Config",
      UsedBy => "DSN",
      DefaultValue => "h3FFFFFFFF",
    },
  },
  InterruptReg0 => { #Structure Type: Reg; ArrayLength: 3; ArrayIndex: 0; ArrayLocationInName: 13;
    Name => "InterruptReg[3]",
    RegMem => "Reg",
    Address => "106", # Excel Formula: =calc_reg_address(C17,A17,G17)
    Description => "Bank interrupt register",
    Width => "3", # Excel Formula: =calc_reg_width(E20:E22,F22)
    Type => "Interrupt",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "3",
    ArrayIndex => "0",
    MaxCounterCrossedThreshold0 => { #Structure Type: RegField; ArrayLength: 3; ArrayIndex: 0; ArrayLocationInName: 27;
      Name => "MaxCounterCrossedThreshold[n]",
      RegMem => "RegField",
      Description => "One of the banks' max counters crossed configured threshold (MaxCounterInterruptThreshold)",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F19,E20,TRUE)
      Type => "Interrupt",
      UsedBy => "DSN",
    },
    PdConfigMismatch0 => { #Structure Type: RegField; ArrayLength: 3; ArrayIndex: 0; ArrayLocationInName: 17;
      Name => "PdConfigMismatch[n]",
      RegMem => "RegField",
      Description => "This is triggered when a bank receives PDs faster than 1/2cc, should not be possible unless the bank receives PDs from both IFGs of the slice hence the high throughput (using IncBankForIfgB in RX/TX counters configuration should prevent this)",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F20,E21)
      Type => "Interrupt",
      UsedBy => "DSN",
    },
    LmResultFifoOverflow0 => { #Structure Type: RegField; ArrayLength: 3; ArrayIndex: 0; ArrayLocationInName: 21;
      Name => "LmResultFifoOverflow[n]",
      RegMem => "RegField",
      Description => "Triggered when the LM result FIFO overflowed
Should not be possible",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F21,E22)
      Type => "Interrupt",
      UsedBy => "update_lm",
      Comments => "From previous decsription - when this happens an LM request was discarded and an invalid reply will be sent
Should not be possible to reach this because:
RX - Since FIFO depth is 4 and there are 4 indices per slice
TX - TXPP guarantees not to send more than 1 request each 4 cc (packed I/F time)",
    },
  },
  InterruptReg1 => { #Structure Type: Reg; ArrayLength: 3; ArrayIndex: 1; ArrayLocationInName: 13;
    Name => "InterruptReg[3]",
    RegMem => "Reg",
    Address => "107",
    Description => "Bank interrupt register",
    Width => "3", # Excel Formula: =calc_reg_width(E20:E22,F22)
    Type => "Interrupt",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "3",
    ArrayIndex => "1",
    MaxCounterCrossedThreshold1 => { #Structure Type: RegField; ArrayLength: 3; ArrayIndex: 1; ArrayLocationInName: 27;
      Name => "MaxCounterCrossedThreshold[n]",
      RegMem => "RegField",
      Description => "One of the banks' max counters crossed configured threshold (MaxCounterInterruptThreshold)",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F19,E20,TRUE)
      Type => "Interrupt",
      UsedBy => "DSN",
    },
    PdConfigMismatch1 => { #Structure Type: RegField; ArrayLength: 3; ArrayIndex: 1; ArrayLocationInName: 17;
      Name => "PdConfigMismatch[n]",
      RegMem => "RegField",
      Description => "This is triggered when a bank receives PDs faster than 1/2cc, should not be possible unless the bank receives PDs from both IFGs of the slice hence the high throughput (using IncBankForIfgB in RX/TX counters configuration should prevent this)",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F20,E21)
      Type => "Interrupt",
      UsedBy => "DSN",
    },
    LmResultFifoOverflow1 => { #Structure Type: RegField; ArrayLength: 3; ArrayIndex: 1; ArrayLocationInName: 21;
      Name => "LmResultFifoOverflow[n]",
      RegMem => "RegField",
      Description => "Triggered when the LM result FIFO overflowed
Should not be possible",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F21,E22)
      Type => "Interrupt",
      UsedBy => "update_lm",
      Comments => "From previous decsription - when this happens an LM request was discarded and an invalid reply will be sent
Should not be possible to reach this because:
RX - Since FIFO depth is 4 and there are 4 indices per slice
TX - TXPP guarantees not to send more than 1 request each 4 cc (packed I/F time)",
    },
  },
  InterruptReg2 => { #Structure Type: Reg; ArrayLength: 3; ArrayIndex: 2; ArrayLocationInName: 13;
    Name => "InterruptReg[3]",
    RegMem => "Reg",
    Address => "108",
    Description => "Bank interrupt register",
    Width => "3", # Excel Formula: =calc_reg_width(E20:E22,F22)
    Type => "Interrupt",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "3",
    ArrayIndex => "2",
    MaxCounterCrossedThreshold2 => { #Structure Type: RegField; ArrayLength: 3; ArrayIndex: 2; ArrayLocationInName: 27;
      Name => "MaxCounterCrossedThreshold[n]",
      RegMem => "RegField",
      Description => "One of the banks' max counters crossed configured threshold (MaxCounterInterruptThreshold)",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F19,E20,TRUE)
      Type => "Interrupt",
      UsedBy => "DSN",
    },
    PdConfigMismatch2 => { #Structure Type: RegField; ArrayLength: 3; ArrayIndex: 2; ArrayLocationInName: 17;
      Name => "PdConfigMismatch[n]",
      RegMem => "RegField",
      Description => "This is triggered when a bank receives PDs faster than 1/2cc, should not be possible unless the bank receives PDs from both IFGs of the slice hence the high throughput (using IncBankForIfgB in RX/TX counters configuration should prevent this)",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F20,E21)
      Type => "Interrupt",
      UsedBy => "DSN",
    },
    LmResultFifoOverflow2 => { #Structure Type: RegField; ArrayLength: 3; ArrayIndex: 2; ArrayLocationInName: 21;
      Name => "LmResultFifoOverflow[n]",
      RegMem => "RegField",
      Description => "Triggered when the LM result FIFO overflowed
Should not be possible",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F21,E22)
      Type => "Interrupt",
      UsedBy => "update_lm",
      Comments => "From previous decsription - when this happens an LM request was discarded and an invalid reply will be sent
Should not be possible to reach this because:
RX - Since FIFO depth is 4 and there are 4 indices per slice
TX - TXPP guarantees not to send more than 1 request each 4 cc (packed I/F time)",
    },
  },
  InterruptReg0Mask => { #Structure Type: Reg; ArrayLength: 3; ArrayIndex: 0; ArrayLocationInName: 13; Skip Register;
    Name => "InterruptReg[3]Mask",
    RegMem => "Reg",
    Address => "109",
    Description => "This register masks InterruptReg[3] interrupt register",
    Width => "3", # Excel Formula: =calc_reg_width(E20:E22,F22)
    Type => "InterruptMask",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "3",
    ArrayIndex => "0",
    MaxCounterCrossedThreshold0Mask => { #Structure Type: RegField; ArrayLength: 3; ArrayIndex: 0; ArrayLocationInName: 27;
      Name => "MaxCounterCrossedThreshold[n]Mask",
      RegMem => "RegField",
      Description => "This field masks MaxCounterCrossedThreshold[n] interrupt",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F19,E20,TRUE)
      Type => "InterruptMask",
      UsedBy => "",
      DefaultValue => "b1",
    },
    PdConfigMismatch0Mask => { #Structure Type: RegField; ArrayLength: 3; ArrayIndex: 0; ArrayLocationInName: 17;
      Name => "PdConfigMismatch[n]Mask",
      RegMem => "RegField",
      Description => "This field masks PdConfigMismatch[n] interrupt",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F20,E21)
      Type => "InterruptMask",
      UsedBy => "",
      DefaultValue => "b1",
    },
    LmResultFifoOverflow0Mask => { #Structure Type: RegField; ArrayLength: 3; ArrayIndex: 0; ArrayLocationInName: 21;
      Name => "LmResultFifoOverflow[n]Mask",
      RegMem => "RegField",
      Description => "This field masks LmResultFifoOverflow[n] interrupt",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F21,E22)
      Type => "InterruptMask",
      UsedBy => "",
      DefaultValue => "b1",
      Comments => "From previous decsription - when this happens an LM request was discarded and an invalid reply will be sent
Should not be possible to reach this because:
RX - Since FIFO depth is 4 and there are 4 indices per slice
TX - TXPP guarantees not to send more than 1 request each 4 cc (packed I/F time)",
    },
  },
  InterruptReg1Mask => { #Structure Type: Reg; ArrayLength: 3; ArrayIndex: 1; ArrayLocationInName: 13; Skip Register;
    Name => "InterruptReg[3]Mask",
    RegMem => "Reg",
    Address => "10A",
    Description => "This register masks InterruptReg[3] interrupt register",
    Width => "3", # Excel Formula: =calc_reg_width(E20:E22,F22)
    Type => "InterruptMask",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "3",
    ArrayIndex => "1",
    MaxCounterCrossedThreshold1Mask => { #Structure Type: RegField; ArrayLength: 3; ArrayIndex: 1; ArrayLocationInName: 27;
      Name => "MaxCounterCrossedThreshold[n]Mask",
      RegMem => "RegField",
      Description => "This field masks MaxCounterCrossedThreshold[n] interrupt",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F19,E20,TRUE)
      Type => "InterruptMask",
      UsedBy => "",
      DefaultValue => "b1",
    },
    PdConfigMismatch1Mask => { #Structure Type: RegField; ArrayLength: 3; ArrayIndex: 1; ArrayLocationInName: 17;
      Name => "PdConfigMismatch[n]Mask",
      RegMem => "RegField",
      Description => "This field masks PdConfigMismatch[n] interrupt",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F20,E21)
      Type => "InterruptMask",
      UsedBy => "",
      DefaultValue => "b1",
    },
    LmResultFifoOverflow1Mask => { #Structure Type: RegField; ArrayLength: 3; ArrayIndex: 1; ArrayLocationInName: 21;
      Name => "LmResultFifoOverflow[n]Mask",
      RegMem => "RegField",
      Description => "This field masks LmResultFifoOverflow[n] interrupt",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F21,E22)
      Type => "InterruptMask",
      UsedBy => "",
      DefaultValue => "b1",
      Comments => "From previous decsription - when this happens an LM request was discarded and an invalid reply will be sent
Should not be possible to reach this because:
RX - Since FIFO depth is 4 and there are 4 indices per slice
TX - TXPP guarantees not to send more than 1 request each 4 cc (packed I/F time)",
    },
  },
  InterruptReg2Mask => { #Structure Type: Reg; ArrayLength: 3; ArrayIndex: 2; ArrayLocationInName: 13; Skip Register;
    Name => "InterruptReg[3]Mask",
    RegMem => "Reg",
    Address => "10B",
    Description => "This register masks InterruptReg[3] interrupt register",
    Width => "3", # Excel Formula: =calc_reg_width(E20:E22,F22)
    Type => "InterruptMask",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "3",
    ArrayIndex => "2",
    MaxCounterCrossedThreshold2Mask => { #Structure Type: RegField; ArrayLength: 3; ArrayIndex: 2; ArrayLocationInName: 27;
      Name => "MaxCounterCrossedThreshold[n]Mask",
      RegMem => "RegField",
      Description => "This field masks MaxCounterCrossedThreshold[n] interrupt",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F19,E20,TRUE)
      Type => "InterruptMask",
      UsedBy => "",
      DefaultValue => "b1",
    },
    PdConfigMismatch2Mask => { #Structure Type: RegField; ArrayLength: 3; ArrayIndex: 2; ArrayLocationInName: 17;
      Name => "PdConfigMismatch[n]Mask",
      RegMem => "RegField",
      Description => "This field masks PdConfigMismatch[n] interrupt",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F20,E21)
      Type => "InterruptMask",
      UsedBy => "",
      DefaultValue => "b1",
    },
    LmResultFifoOverflow2Mask => { #Structure Type: RegField; ArrayLength: 3; ArrayIndex: 2; ArrayLocationInName: 21;
      Name => "LmResultFifoOverflow[n]Mask",
      RegMem => "RegField",
      Description => "This field masks LmResultFifoOverflow[n] interrupt",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F21,E22)
      Type => "InterruptMask",
      UsedBy => "",
      DefaultValue => "b1",
      Comments => "From previous decsription - when this happens an LM request was discarded and an invalid reply will be sent
Should not be possible to reach this because:
RX - Since FIFO depth is 4 and there are 4 indices per slice
TX - TXPP guarantees not to send more than 1 request each 4 cc (packed I/F time)",
    },
  },
  InterruptReg0Test => { #Structure Type: Reg; ArrayLength: 3; ArrayIndex: 0; ArrayLocationInName: 13; Skip Register;
    Name => "InterruptReg[3]Test",
    RegMem => "Reg",
    Address => "10C",
    Description => "This register tests InterruptReg[3] interrupt register",
    Width => "3", # Excel Formula: =calc_reg_width(E20:E22,F22)
    Type => "InterruptTest",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "3",
    ArrayIndex => "0",
    MaxCounterCrossedThreshold0Test => { #Structure Type: RegField; ArrayLength: 3; ArrayIndex: 0; ArrayLocationInName: 27;
      Name => "MaxCounterCrossedThreshold[n]Test",
      RegMem => "RegField",
      Description => "This field tests MaxCounterCrossedThreshold[n] interrupt",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F19,E20,TRUE)
      Type => "InterruptTest",
      UsedBy => "",
      DefaultValue => "b0",
    },
    PdConfigMismatch0Test => { #Structure Type: RegField; ArrayLength: 3; ArrayIndex: 0; ArrayLocationInName: 17;
      Name => "PdConfigMismatch[n]Test",
      RegMem => "RegField",
      Description => "This field tests PdConfigMismatch[n] interrupt",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F20,E21)
      Type => "InterruptTest",
      UsedBy => "",
      DefaultValue => "b0",
    },
    LmResultFifoOverflow0Test => { #Structure Type: RegField; ArrayLength: 3; ArrayIndex: 0; ArrayLocationInName: 21;
      Name => "LmResultFifoOverflow[n]Test",
      RegMem => "RegField",
      Description => "This field tests LmResultFifoOverflow[n] interrupt",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F21,E22)
      Type => "InterruptTest",
      UsedBy => "",
      DefaultValue => "b0",
      Comments => "From previous decsription - when this happens an LM request was discarded and an invalid reply will be sent
Should not be possible to reach this because:
RX - Since FIFO depth is 4 and there are 4 indices per slice
TX - TXPP guarantees not to send more than 1 request each 4 cc (packed I/F time)",
    },
  },
  InterruptReg1Test => { #Structure Type: Reg; ArrayLength: 3; ArrayIndex: 1; ArrayLocationInName: 13; Skip Register;
    Name => "InterruptReg[3]Test",
    RegMem => "Reg",
    Address => "10D",
    Description => "This register tests InterruptReg[3] interrupt register",
    Width => "3", # Excel Formula: =calc_reg_width(E20:E22,F22)
    Type => "InterruptTest",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "3",
    ArrayIndex => "1",
    MaxCounterCrossedThreshold1Test => { #Structure Type: RegField; ArrayLength: 3; ArrayIndex: 1; ArrayLocationInName: 27;
      Name => "MaxCounterCrossedThreshold[n]Test",
      RegMem => "RegField",
      Description => "This field tests MaxCounterCrossedThreshold[n] interrupt",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F19,E20,TRUE)
      Type => "InterruptTest",
      UsedBy => "",
      DefaultValue => "b0",
    },
    PdConfigMismatch1Test => { #Structure Type: RegField; ArrayLength: 3; ArrayIndex: 1; ArrayLocationInName: 17;
      Name => "PdConfigMismatch[n]Test",
      RegMem => "RegField",
      Description => "This field tests PdConfigMismatch[n] interrupt",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F20,E21)
      Type => "InterruptTest",
      UsedBy => "",
      DefaultValue => "b0",
    },
    LmResultFifoOverflow1Test => { #Structure Type: RegField; ArrayLength: 3; ArrayIndex: 1; ArrayLocationInName: 21;
      Name => "LmResultFifoOverflow[n]Test",
      RegMem => "RegField",
      Description => "This field tests LmResultFifoOverflow[n] interrupt",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F21,E22)
      Type => "InterruptTest",
      UsedBy => "",
      DefaultValue => "b0",
      Comments => "From previous decsription - when this happens an LM request was discarded and an invalid reply will be sent
Should not be possible to reach this because:
RX - Since FIFO depth is 4 and there are 4 indices per slice
TX - TXPP guarantees not to send more than 1 request each 4 cc (packed I/F time)",
    },
  },
  InterruptReg2Test => { #Structure Type: Reg; ArrayLength: 3; ArrayIndex: 2; ArrayLocationInName: 13; Skip Register;
    Name => "InterruptReg[3]Test",
    RegMem => "Reg",
    Address => "10E",
    Description => "This register tests InterruptReg[3] interrupt register",
    Width => "3", # Excel Formula: =calc_reg_width(E20:E22,F22)
    Type => "InterruptTest",
    AdditionalInfo => "PackArrayToBus",
    ArrayLength => "3",
    ArrayIndex => "2",
    MaxCounterCrossedThreshold2Test => { #Structure Type: RegField; ArrayLength: 3; ArrayIndex: 2; ArrayLocationInName: 27;
      Name => "MaxCounterCrossedThreshold[n]Test",
      RegMem => "RegField",
      Description => "This field tests MaxCounterCrossedThreshold[n] interrupt",
      Width => "1",
      Position => "0", # Excel Formula: =calc_position(F19,E20,TRUE)
      Type => "InterruptTest",
      UsedBy => "",
      DefaultValue => "b0",
    },
    PdConfigMismatch2Test => { #Structure Type: RegField; ArrayLength: 3; ArrayIndex: 2; ArrayLocationInName: 17;
      Name => "PdConfigMismatch[n]Test",
      RegMem => "RegField",
      Description => "This field tests PdConfigMismatch[n] interrupt",
      Width => "1",
      Position => "1", # Excel Formula: =calc_position(F20,E21)
      Type => "InterruptTest",
      UsedBy => "",
      DefaultValue => "b0",
    },
    LmResultFifoOverflow2Test => { #Structure Type: RegField; ArrayLength: 3; ArrayIndex: 2; ArrayLocationInName: 21;
      Name => "LmResultFifoOverflow[n]Test",
      RegMem => "RegField",
      Description => "This field tests LmResultFifoOverflow[n] interrupt",
      Width => "1",
      Position => "2", # Excel Formula: =calc_position(F21,E22)
      Type => "InterruptTest",
      UsedBy => "",
      DefaultValue => "b0",
      Comments => "From previous decsription - when this happens an LM request was discarded and an invalid reply will be sent
Should not be possible to reach this because:
RX - Since FIFO depth is 4 and there are 4 indices per slice
TX - TXPP guarantees not to send more than 1 request each 4 cc (packed I/F time)",
    },
  },
  CountersTable0 => { #Structure Type: Mem; ArrayLength: 3; ArrayIndex: 0; ArrayLocationInName: 14;
    Name => "CountersTable[3]",
    RegMem => "Mem",
    Address => "100000",
    Description => "The counters' data - fields' description is for 29b PC + 35b BC counter type",
    Width => "137", # Excel Formula: =calc_mem_width(E24:E27,M23,F27,-1)
    Type => "Dynamic",
    UsedBy => "bank",
    MemEntries => "3072",
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadAccess=1,SampleReadBeforeProt=2,SampleReadAfterProt=1,SampleWriteAfterProt=1,PackArrayToBus=Enabled,WriteActivityFactor=25,ReadActivityFactor=25,PortErrPropagate=Disabled,CpuReadAccess=Disabled,CpuWriteAccess=Disabled",
    Comments => "Total Mem Entries = 6144 (6k) - 2 entries per row",
    ArrayLength => "3",
    ArrayIndex => "0",
    MemLogicalWidth => "128",
    PacketCount00 => { #Structure Type: MemField; ArrayLength: 3; ArrayIndex: 0; ArrayLocationInName: 13;
      Name => "PacketCount0[n]",
      RegMem => "MemField",
      Description => "Number of packets counted (0)",
      Width => "29",
      Position => "28:0", # Excel Formula: =calc_position(F23,E24,TRUE)
    },
    ByteCount00 => { #Structure Type: MemField; ArrayLength: 3; ArrayIndex: 0; ArrayLocationInName: 11;
      Name => "ByteCount0[n]",
      RegMem => "MemField",
      Description => "The total size (in bytes) of the counted packets (0)",
      Width => "35",
      Position => "63:29", # Excel Formula: =calc_position(F24,E25)
    },
    PacketCount10 => { #Structure Type: MemField; ArrayLength: 3; ArrayIndex: 0; ArrayLocationInName: 13;
      Name => "PacketCount1[n]",
      RegMem => "MemField",
      Description => "Number of packets counted (1)",
      Width => "29",
      Position => "92:64", # Excel Formula: =calc_position(F25,E26)
    },
    ByteCount10 => { #Structure Type: MemField; ArrayLength: 3; ArrayIndex: 0; ArrayLocationInName: 11;
      Name => "ByteCount1[n]",
      RegMem => "MemField",
      Description => "The total size (in bytes) of the counted packets (1)",
      Width => "35",
      Position => "127:93", # Excel Formula: =calc_position(F26,E27)
    },
  },
  CountersTable1 => { #Structure Type: Mem; ArrayLength: 3; ArrayIndex: 1; ArrayLocationInName: 14;
    Name => "CountersTable[3]",
    RegMem => "Mem",
    Address => "200000",
    Description => "The counters' data - fields' description is for 29b PC + 35b BC counter type",
    Width => "137", # Excel Formula: =calc_mem_width(E24:E27,M23,F27,-1)
    Type => "Dynamic",
    UsedBy => "bank",
    MemEntries => "3072",
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadAccess=1,SampleReadBeforeProt=2,SampleReadAfterProt=1,SampleWriteAfterProt=1,PackArrayToBus=Enabled,WriteActivityFactor=25,ReadActivityFactor=25,PortErrPropagate=Disabled,CpuReadAccess=Disabled,CpuWriteAccess=Disabled",
    Comments => "Total Mem Entries = 6144 (6k) - 2 entries per row",
    ArrayLength => "3",
    ArrayIndex => "1",
    MemLogicalWidth => "128",
    PacketCount01 => { #Structure Type: MemField; ArrayLength: 3; ArrayIndex: 1; ArrayLocationInName: 13;
      Name => "PacketCount0[n]",
      RegMem => "MemField",
      Description => "Number of packets counted (0)",
      Width => "29",
      Position => "28:0", # Excel Formula: =calc_position(F23,E24,TRUE)
    },
    ByteCount01 => { #Structure Type: MemField; ArrayLength: 3; ArrayIndex: 1; ArrayLocationInName: 11;
      Name => "ByteCount0[n]",
      RegMem => "MemField",
      Description => "The total size (in bytes) of the counted packets (0)",
      Width => "35",
      Position => "63:29", # Excel Formula: =calc_position(F24,E25)
    },
    PacketCount11 => { #Structure Type: MemField; ArrayLength: 3; ArrayIndex: 1; ArrayLocationInName: 13;
      Name => "PacketCount1[n]",
      RegMem => "MemField",
      Description => "Number of packets counted (1)",
      Width => "29",
      Position => "92:64", # Excel Formula: =calc_position(F25,E26)
    },
    ByteCount11 => { #Structure Type: MemField; ArrayLength: 3; ArrayIndex: 1; ArrayLocationInName: 11;
      Name => "ByteCount1[n]",
      RegMem => "MemField",
      Description => "The total size (in bytes) of the counted packets (1)",
      Width => "35",
      Position => "127:93", # Excel Formula: =calc_position(F26,E27)
    },
  },
  CountersTable2 => { #Structure Type: Mem; ArrayLength: 3; ArrayIndex: 2; ArrayLocationInName: 14;
    Name => "CountersTable[3]",
    RegMem => "Mem",
    Address => "300000",
    Description => "The counters' data - fields' description is for 29b PC + 35b BC counter type",
    Width => "137", # Excel Formula: =calc_mem_width(E24:E27,M23,F27,-1)
    Type => "Dynamic",
    UsedBy => "bank",
    MemEntries => "3072",
    MemWrapper => "1P",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadAccess=1,SampleReadBeforeProt=2,SampleReadAfterProt=1,SampleWriteAfterProt=1,PackArrayToBus=Enabled,WriteActivityFactor=25,ReadActivityFactor=25,PortErrPropagate=Disabled,CpuReadAccess=Disabled,CpuWriteAccess=Disabled",
    Comments => "Total Mem Entries = 6144 (6k) - 2 entries per row",
    ArrayLength => "3",
    ArrayIndex => "2",
    MemLogicalWidth => "128",
    PacketCount02 => { #Structure Type: MemField; ArrayLength: 3; ArrayIndex: 2; ArrayLocationInName: 13;
      Name => "PacketCount0[n]",
      RegMem => "MemField",
      Description => "Number of packets counted (0)",
      Width => "29",
      Position => "28:0", # Excel Formula: =calc_position(F23,E24,TRUE)
    },
    ByteCount02 => { #Structure Type: MemField; ArrayLength: 3; ArrayIndex: 2; ArrayLocationInName: 11;
      Name => "ByteCount0[n]",
      RegMem => "MemField",
      Description => "The total size (in bytes) of the counted packets (0)",
      Width => "35",
      Position => "63:29", # Excel Formula: =calc_position(F24,E25)
    },
    PacketCount12 => { #Structure Type: MemField; ArrayLength: 3; ArrayIndex: 2; ArrayLocationInName: 13;
      Name => "PacketCount1[n]",
      RegMem => "MemField",
      Description => "Number of packets counted (1)",
      Width => "29",
      Position => "92:64", # Excel Formula: =calc_position(F25,E26)
    },
    ByteCount12 => { #Structure Type: MemField; ArrayLength: 3; ArrayIndex: 2; ArrayLocationInName: 11;
      Name => "ByteCount1[n]",
      RegMem => "MemField",
      Description => "The total size (in bytes) of the counted packets (1)",
      Width => "35",
      Position => "127:93", # Excel Formula: =calc_position(F26,E27)
    },
  },
  CountersAuxTable0 => { #Structure Type: Mem; ArrayLength: 3; ArrayIndex: 0; ArrayLocationInName: 17;
    Name => "CountersAuxTable[3]",
    RegMem => "Mem",
    Address => "400000", # Excel Formula: =calc_mem_address(C23,A23,G28,L28)
    Description => "Auxiliary counters data - reset bit",
    Width => "39", # Excel Formula: =calc_mem_width(E29:E29,M28,F29,-1)
    Type => "Dynamic",
    UsedBy => "bank",
    MemEntries => "192",
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadAccess=1,SampleReadBeforeProt=2,SampleReadAfterProt=2,SampleWriteAfterProt=1,CpuReadAccess=Enabled,PackArrayToBus=Enabled,DisableSameAddressErr=Enabled,WriteActivityFactor=25,ReadActivityFactor=25,PortErrPropagate=Disabled,CpuWriteAccess=Disabled",
    Comments => "Total Mem Entries = 6144 (6k) - 32 entries per row",
    ArrayLength => "3",
    ArrayIndex => "0",
    MemLogicalWidth => "32",
    ResetBit0 => { #Structure Type: MemField; ArrayLength: 3; ArrayIndex: 0; ArrayLocationInName: 9;
      Name => "ResetBit[n]",
      RegMem => "MemField",
      Description => "Indicates that the counter was reset, i.e. equals 0 (regardless of the counter's data contents)",
      Width => "32",
      Position => "31:0", # Excel Formula: =calc_position(F28,E29,TRUE)
    },
  },
  CountersAuxTable1 => { #Structure Type: Mem; ArrayLength: 3; ArrayIndex: 1; ArrayLocationInName: 17;
    Name => "CountersAuxTable[3]",
    RegMem => "Mem",
    Address => "500000",
    Description => "Auxiliary counters data - reset bit",
    Width => "39", # Excel Formula: =calc_mem_width(E29:E29,M28,F29,-1)
    Type => "Dynamic",
    UsedBy => "bank",
    MemEntries => "192",
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadAccess=1,SampleReadBeforeProt=2,SampleReadAfterProt=2,SampleWriteAfterProt=1,CpuReadAccess=Enabled,PackArrayToBus=Enabled,DisableSameAddressErr=Enabled,WriteActivityFactor=25,ReadActivityFactor=25,PortErrPropagate=Disabled,CpuWriteAccess=Disabled",
    Comments => "Total Mem Entries = 6144 (6k) - 32 entries per row",
    ArrayLength => "3",
    ArrayIndex => "1",
    MemLogicalWidth => "32",
    ResetBit1 => { #Structure Type: MemField; ArrayLength: 3; ArrayIndex: 1; ArrayLocationInName: 9;
      Name => "ResetBit[n]",
      RegMem => "MemField",
      Description => "Indicates that the counter was reset, i.e. equals 0 (regardless of the counter's data contents)",
      Width => "32",
      Position => "31:0", # Excel Formula: =calc_position(F28,E29,TRUE)
    },
  },
  CountersAuxTable2 => { #Structure Type: Mem; ArrayLength: 3; ArrayIndex: 2; ArrayLocationInName: 17;
    Name => "CountersAuxTable[3]",
    RegMem => "Mem",
    Address => "600000",
    Description => "Auxiliary counters data - reset bit",
    Width => "39", # Excel Formula: =calc_mem_width(E29:E29,M28,F29,-1)
    Type => "Dynamic",
    UsedBy => "bank",
    MemEntries => "192",
    MemWrapper => "1R1W",
    MemProtect => "ECC",
    AdditionalInfo => "SampleReadAccess=1,SampleReadBeforeProt=2,SampleReadAfterProt=2,SampleWriteAfterProt=1,CpuReadAccess=Enabled,PackArrayToBus=Enabled,DisableSameAddressErr=Enabled,WriteActivityFactor=25,ReadActivityFactor=25,PortErrPropagate=Disabled,CpuWriteAccess=Disabled",
    Comments => "Total Mem Entries = 6144 (6k) - 32 entries per row",
    ArrayLength => "3",
    ArrayIndex => "2",
    MemLogicalWidth => "32",
    ResetBit2 => { #Structure Type: MemField; ArrayLength: 3; ArrayIndex: 2; ArrayLocationInName: 9;
      Name => "ResetBit[n]",
      RegMem => "MemField",
      Description => "Indicates that the counter was reset, i.e. equals 0 (regardless of the counter's data contents)",
      Width => "32",
      Position => "31:0", # Excel Formula: =calc_position(F28,E29,TRUE)
    },
  },
};
