Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Nov 20 18:04:49 2024
| Host         : DESKTOP-74SC214 running 64-bit major release  (build 9200)
| Command      : report_utilization -file pl_eth_10g_wrapper_utilization_synth.rpt -pb pl_eth_10g_wrapper_utilization_synth.pb
| Design       : pl_eth_10g_wrapper
| Device       : xczu9eg-ffvb1156-2-e
| Speed File   : -2
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs*                  | 19362 |     0 |          0 |    274080 |  7.06 |
|   LUT as Logic             | 18408 |     0 |          0 |    274080 |  6.72 |
|   LUT as Memory            |   954 |     0 |          0 |    144000 |  0.66 |
|     LUT as Distributed RAM |   388 |     0 |            |           |       |
|     LUT as Shift Register  |   566 |     0 |            |           |       |
| CLB Registers              | 28968 |     0 |          0 |    548160 |  5.28 |
|   Register as Flip Flop    | 28968 |     0 |          0 |    548160 |  5.28 |
|   Register as Latch        |     0 |     0 |          0 |    548160 |  0.00 |
| CARRY8                     |   676 |     0 |          0 |     34260 |  1.97 |
| F7 Muxes                   |   165 |     0 |          0 |    137040 |  0.12 |
| F8 Muxes                   |     0 |     0 |          0 |     68520 |  0.00 |
| F9 Muxes                   |     0 |     0 |          0 |     34260 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 272   |          Yes |           - |          Set |
| 286   |          Yes |           - |        Reset |
| 1930  |          Yes |         Set |            - |
| 26480 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |  137 |     0 |          0 |       912 | 15.02 |
|   RAMB36/FIFO*    |  135 |     0 |          0 |       912 | 14.80 |
|     RAMB36E2 only |  135 |       |            |           |       |
|   RAMB18          |    4 |     0 |          0 |      1824 |  0.22 |
|     RAMB18E2 only |    4 |       |            |           |       |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      2520 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


4. I/O
------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| Bonded IOB |    1 |     0 |          0 |       328 |  0.30 |
+------------+------+-------+------------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    7 |     0 |          0 |       404 |  1.73 |
|   BUFGCE             |    0 |     0 |          0 |       116 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        16 |  0.00 |
|   BUFG_GT            |    5 |     0 |          0 |       168 |  2.98 |
|   BUFG_PS            |    2 |     0 |          0 |        72 |  2.78 |
|   BUFGCTRL*          |    0 |     0 |          0 |        32 |  0.00 |
| PLL                  |    0 |     0 |          0 |         8 |  0.00 |
| MMCM                 |    0 |     0 |          0 |         4 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| GTHE4_CHANNEL   |    1 |     0 |          0 |        24 |   4.17 |
| GTHE4_COMMON    |    1 |     0 |          0 |         6 |  16.67 |
| OBUFDS_GTE4     |    0 |     0 |          0 |        12 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        12 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


7. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


8. Primitives
-------------

+---------------+-------+---------------------+
|    Ref Name   |  Used | Functional Category |
+---------------+-------+---------------------+
| FDRE          | 26480 |            Register |
| LUT6          |  7275 |                 CLB |
| LUT2          |  5243 |                 CLB |
| LUT5          |  3326 |                 CLB |
| LUT3          |  3220 |                 CLB |
| LUT4          |  2327 |                 CLB |
| FDSE          |  1930 |            Register |
| LUT1          |   785 |                 CLB |
| CARRY8        |   676 |                 CLB |
| RAMD32        |   646 |                 CLB |
| SRL16E        |   358 |                 CLB |
| FDCE          |   286 |            Register |
| FDPE          |   272 |            Register |
| SRLC32E       |   208 |                 CLB |
| MUXF7         |   165 |                 CLB |
| RAMB36E2      |   135 |            BLOCKRAM |
| RAMS32        |   110 |                 CLB |
| BUFG_GT       |     5 |               Clock |
| RAMD64E       |     4 |                 CLB |
| RAMB18E2      |     4 |            BLOCKRAM |
| BUFG_GT_SYNC  |     3 |               Clock |
| BUFG_PS       |     2 |               Clock |
| PS8           |     1 |            Advanced |
| OBUF          |     1 |                 I/O |
| IBUFDS_GTE4   |     1 |                 I/O |
| GTHE4_COMMON  |     1 |            Advanced |
| GTHE4_CHANNEL |     1 |            Advanced |
+---------------+-------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


