Timing Analyzer report for Lab4
Thu Apr 29 16:14:53 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1100mV 100C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1100mV 100C Model Setup Summary
  8. Slow 1100mV 100C Model Hold Summary
  9. Slow 1100mV 100C Model Recovery Summary
 10. Slow 1100mV 100C Model Removal Summary
 11. Slow 1100mV 100C Model Minimum Pulse Width Summary
 12. Slow 1100mV 100C Model Metastability Summary
 13. Slow 1100mV -40C Model Fmax Summary
 14. Slow 1100mV -40C Model Setup Summary
 15. Slow 1100mV -40C Model Hold Summary
 16. Slow 1100mV -40C Model Recovery Summary
 17. Slow 1100mV -40C Model Removal Summary
 18. Slow 1100mV -40C Model Minimum Pulse Width Summary
 19. Slow 1100mV -40C Model Metastability Summary
 20. Fast 1100mV 100C Model Setup Summary
 21. Fast 1100mV 100C Model Hold Summary
 22. Fast 1100mV 100C Model Recovery Summary
 23. Fast 1100mV 100C Model Removal Summary
 24. Fast 1100mV 100C Model Minimum Pulse Width Summary
 25. Fast 1100mV 100C Model Metastability Summary
 26. Fast 1100mV -40C Model Setup Summary
 27. Fast 1100mV -40C Model Hold Summary
 28. Fast 1100mV -40C Model Recovery Summary
 29. Fast 1100mV -40C Model Removal Summary
 30. Fast 1100mV -40C Model Minimum Pulse Width Summary
 31. Fast 1100mV -40C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1100mv n40c Model)
 36. Signal Integrity Metrics (Slow 1100mv 100c Model)
 37. Signal Integrity Metrics (Fast 1100mv n40c Model)
 38. Signal Integrity Metrics (Fast 1100mv 100c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; Lab4                                                ;
; Device Family         ; Cyclone V                                           ;
; Device Name           ; 5CSEBA6U23I7                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.14        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.9%      ;
;     Processor 3            ;   4.8%      ;
;     Processor 4            ;   4.4%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------------------------+
; Clock Name                                                                   ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                          ;
+------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------------------------+
; arm_sw_n                                                                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { arm_sw_n }                                                                     ;
; clock50                                                                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock50 }                                                                      ;
; FiveHzBlink:FHZ|Tenbitcounter:TB1|counter_finished                           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FiveHzBlink:FHZ|Tenbitcounter:TB1|counter_finished }                           ;
; FiveHzBlink:FHZ|Tenbitcounter:TB2|counter_finished                           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FiveHzBlink:FHZ|Tenbitcounter:TB2|counter_finished }                           ;
; FiveSecondTimer:TS1|Tenbitcounter:TB1|counter_finished                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FiveSecondTimer:TS1|Tenbitcounter:TB1|counter_finished }                       ;
; FiveSecondTimer:TS1|Tenbitcounter:TB2|counter_finished                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FiveSecondTimer:TS1|Tenbitcounter:TB2|counter_finished }                       ;
; panic_sw_n                                                                   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { panic_sw_n }                                                                   ;
; Tenbitcounter:SD1|counter_finished                                           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Tenbitcounter:SD1|counter_finished }                                           ;
; Tenbitcounter:SD2|counter_finished                                           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Tenbitcounter:SD2|counter_finished }                                           ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB1|counter_finished ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB1|counter_finished } ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB2|counter_finished ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB2|counter_finished } ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB1|counter_finished ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB1|counter_finished } ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB2|counter_finished ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB2|counter_finished } ;
+------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 100C Model Fmax Summary                                                                                                                                 ;
+------------+-----------------+------------------------------------------------------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                   ; Note                                                  ;
+------------+-----------------+------------------------------------------------------------------------------+-------------------------------------------------------+
; 188.71 MHz ; 188.71 MHz      ; clock50                                                                      ;                                                       ;
; 196.66 MHz ; 196.66 MHz      ; FiveSecondTimer:TS1|Tenbitcounter:TB2|counter_finished                       ;                                                       ;
; 210.57 MHz ; 210.57 MHz      ; FiveSecondTimer:TS1|Tenbitcounter:TB1|counter_finished                       ;                                                       ;
; 219.25 MHz ; 219.25 MHz      ; TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB2|counter_finished ;                                                       ;
; 220.9 MHz  ; 220.9 MHz       ; TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB2|counter_finished ;                                                       ;
; 226.09 MHz ; 226.09 MHz      ; TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB1|counter_finished ;                                                       ;
; 228.62 MHz ; 228.62 MHz      ; TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB1|counter_finished ;                                                       ;
; 234.58 MHz ; 234.58 MHz      ; FiveHzBlink:FHZ|Tenbitcounter:TB1|counter_finished                           ;                                                       ;
; 237.87 MHz ; 237.87 MHz      ; Tenbitcounter:SD1|counter_finished                                           ;                                                       ;
; 376.08 MHz ; 376.08 MHz      ; FiveHzBlink:FHZ|Tenbitcounter:TB2|counter_finished                           ;                                                       ;
; 474.83 MHz ; 434.78 MHz      ; arm_sw_n                                                                     ; limit due to high minimum pulse width violation (tch) ;
; 537.63 MHz ; 537.63 MHz      ; panic_sw_n                                                                   ;                                                       ;
; 565.61 MHz ; 565.61 MHz      ; Tenbitcounter:SD2|counter_finished                                           ;                                                       ;
+------------+-----------------+------------------------------------------------------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------------------------------+
; Slow 1100mV 100C Model Setup Summary                                                                  ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; Tenbitcounter:SD2|counter_finished                                           ; -7.687 ; -29.371       ;
; clock50                                                                      ; -4.887 ; -208.902      ;
; FiveSecondTimer:TS1|Tenbitcounter:TB1|counter_finished                       ; -4.453 ; -43.678       ;
; FiveSecondTimer:TS1|Tenbitcounter:TB2|counter_finished                       ; -4.085 ; -36.738       ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB1|counter_finished ; -3.629 ; -33.279       ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB1|counter_finished ; -3.571 ; -33.171       ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB2|counter_finished ; -3.561 ; -32.024       ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB2|counter_finished ; -3.527 ; -31.720       ;
; FiveHzBlink:FHZ|Tenbitcounter:TB1|counter_finished                           ; -3.263 ; -31.618       ;
; Tenbitcounter:SD1|counter_finished                                           ; -3.204 ; -49.390       ;
; FiveHzBlink:FHZ|Tenbitcounter:TB2|counter_finished                           ; -1.775 ; -8.408        ;
; arm_sw_n                                                                     ; -1.106 ; -2.211        ;
; panic_sw_n                                                                   ; -0.860 ; -1.716        ;
+------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1100mV 100C Model Hold Summary                                                                   ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; clock50                                                                      ; -2.779 ; -18.106       ;
; panic_sw_n                                                                   ; 0.299  ; 0.000         ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB1|counter_finished ; 0.419  ; 0.000         ;
; arm_sw_n                                                                     ; 0.430  ; 0.000         ;
; Tenbitcounter:SD2|counter_finished                                           ; 0.503  ; 0.000         ;
; FiveHzBlink:FHZ|Tenbitcounter:TB1|counter_finished                           ; 0.520  ; 0.000         ;
; FiveHzBlink:FHZ|Tenbitcounter:TB2|counter_finished                           ; 0.571  ; 0.000         ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB1|counter_finished ; 0.595  ; 0.000         ;
; FiveSecondTimer:TS1|Tenbitcounter:TB1|counter_finished                       ; 0.604  ; 0.000         ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB2|counter_finished ; 0.612  ; 0.000         ;
; FiveSecondTimer:TS1|Tenbitcounter:TB2|counter_finished                       ; 0.620  ; 0.000         ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB2|counter_finished ; 0.622  ; 0.000         ;
; Tenbitcounter:SD1|counter_finished                                           ; 0.688  ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


-------------------------------------------
; Slow 1100mV 100C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1100mV 100C Model Removal Summary ;
------------------------------------------
No paths to report.


+-------------------------------------------------------------------------------------------------------+
; Slow 1100mV 100C Model Minimum Pulse Width Summary                                                    ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; clock50                                                                      ; -0.784 ; -54.902       ;
; arm_sw_n                                                                     ; -0.650 ; -2.367        ;
; Tenbitcounter:SD1|counter_finished                                           ; -0.538 ; -16.205       ;
; FiveHzBlink:FHZ|Tenbitcounter:TB1|counter_finished                           ; -0.538 ; -9.217        ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB1|counter_finished ; -0.538 ; -9.146        ;
; FiveSecondTimer:TS1|Tenbitcounter:TB1|counter_finished                       ; -0.538 ; -8.694        ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB1|counter_finished ; -0.538 ; -8.563        ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB2|counter_finished ; -0.538 ; -7.587        ;
; FiveSecondTimer:TS1|Tenbitcounter:TB2|counter_finished                       ; -0.538 ; -7.180        ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB2|counter_finished ; -0.538 ; -6.983        ;
; FiveHzBlink:FHZ|Tenbitcounter:TB2|counter_finished                           ; -0.538 ; -4.432        ;
; Tenbitcounter:SD2|counter_finished                                           ; -0.538 ; -3.424        ;
; panic_sw_n                                                                   ; -0.538 ; -1.760        ;
+------------------------------------------------------------------------------+--------+---------------+


------------------------------------------------
; Slow 1100mV 100C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV -40C Model Fmax Summary                                                                                                                                 ;
+------------+-----------------+------------------------------------------------------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                   ; Note                                                  ;
+------------+-----------------+------------------------------------------------------------------------------+-------------------------------------------------------+
; 176.65 MHz ; 176.65 MHz      ; clock50                                                                      ;                                                       ;
; 200.36 MHz ; 200.36 MHz      ; FiveSecondTimer:TS1|Tenbitcounter:TB2|counter_finished                       ;                                                       ;
; 210.84 MHz ; 210.84 MHz      ; FiveSecondTimer:TS1|Tenbitcounter:TB1|counter_finished                       ;                                                       ;
; 224.72 MHz ; 224.72 MHz      ; TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB1|counter_finished ;                                                       ;
; 225.28 MHz ; 225.28 MHz      ; TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB2|counter_finished ;                                                       ;
; 226.96 MHz ; 226.96 MHz      ; TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB1|counter_finished ;                                                       ;
; 227.79 MHz ; 227.79 MHz      ; TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB2|counter_finished ;                                                       ;
; 231.96 MHz ; 231.96 MHz      ; FiveHzBlink:FHZ|Tenbitcounter:TB1|counter_finished                           ;                                                       ;
; 234.91 MHz ; 234.91 MHz      ; Tenbitcounter:SD1|counter_finished                                           ;                                                       ;
; 383.29 MHz ; 383.29 MHz      ; FiveHzBlink:FHZ|Tenbitcounter:TB2|counter_finished                           ;                                                       ;
; 496.77 MHz ; 421.94 MHz      ; arm_sw_n                                                                     ; limit due to high minimum pulse width violation (tch) ;
; 571.43 MHz ; 571.43 MHz      ; Tenbitcounter:SD2|counter_finished                                           ;                                                       ;
; 572.08 MHz ; 525.21 MHz      ; panic_sw_n                                                                   ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+------------------------------------------------------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------------------+
; Slow 1100mV -40C Model Setup Summary                                                                  ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; Tenbitcounter:SD2|counter_finished                                           ; -7.688 ; -29.064       ;
; clock50                                                                      ; -4.661 ; -201.096      ;
; FiveSecondTimer:TS1|Tenbitcounter:TB1|counter_finished                       ; -4.172 ; -41.387       ;
; FiveSecondTimer:TS1|Tenbitcounter:TB2|counter_finished                       ; -3.991 ; -35.866       ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB1|counter_finished ; -3.450 ; -31.599       ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB2|counter_finished ; -3.439 ; -30.911       ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB1|counter_finished ; -3.406 ; -32.016       ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB2|counter_finished ; -3.390 ; -30.469       ;
; FiveHzBlink:FHZ|Tenbitcounter:TB1|counter_finished                           ; -3.311 ; -32.456       ;
; Tenbitcounter:SD1|counter_finished                                           ; -3.257 ; -50.922       ;
; FiveHzBlink:FHZ|Tenbitcounter:TB2|counter_finished                           ; -1.609 ; -7.632        ;
; arm_sw_n                                                                     ; -1.013 ; -2.022        ;
; panic_sw_n                                                                   ; -0.748 ; -1.490        ;
+------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1100mV -40C Model Hold Summary                                                                   ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; clock50                                                                      ; -3.084 ; -24.592       ;
; panic_sw_n                                                                   ; 0.316  ; 0.000         ;
; arm_sw_n                                                                     ; 0.439  ; 0.000         ;
; Tenbitcounter:SD2|counter_finished                                           ; 0.452  ; 0.000         ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB1|counter_finished ; 0.456  ; 0.000         ;
; FiveHzBlink:FHZ|Tenbitcounter:TB2|counter_finished                           ; 0.488  ; 0.000         ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB1|counter_finished ; 0.559  ; 0.000         ;
; FiveSecondTimer:TS1|Tenbitcounter:TB2|counter_finished                       ; 0.604  ; 0.000         ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB2|counter_finished ; 0.607  ; 0.000         ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB2|counter_finished ; 0.625  ; 0.000         ;
; FiveHzBlink:FHZ|Tenbitcounter:TB1|counter_finished                           ; 0.635  ; 0.000         ;
; FiveSecondTimer:TS1|Tenbitcounter:TB1|counter_finished                       ; 0.645  ; 0.000         ;
; Tenbitcounter:SD1|counter_finished                                           ; 0.767  ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


-------------------------------------------
; Slow 1100mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1100mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+-------------------------------------------------------------------------------------------------------+
; Slow 1100mV -40C Model Minimum Pulse Width Summary                                                    ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; clock50                                                                      ; -0.805 ; -51.501       ;
; arm_sw_n                                                                     ; -0.685 ; -2.433        ;
; Tenbitcounter:SD1|counter_finished                                           ; -0.538 ; -15.858       ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB1|counter_finished ; -0.538 ; -9.288        ;
; FiveHzBlink:FHZ|Tenbitcounter:TB1|counter_finished                           ; -0.538 ; -9.010        ;
; FiveSecondTimer:TS1|Tenbitcounter:TB1|counter_finished                       ; -0.538 ; -8.586        ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB1|counter_finished ; -0.538 ; -8.548        ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB2|counter_finished ; -0.538 ; -7.545        ;
; FiveSecondTimer:TS1|Tenbitcounter:TB2|counter_finished                       ; -0.538 ; -7.043        ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB2|counter_finished ; -0.538 ; -6.926        ;
; FiveHzBlink:FHZ|Tenbitcounter:TB2|counter_finished                           ; -0.538 ; -4.317        ;
; Tenbitcounter:SD2|counter_finished                                           ; -0.538 ; -3.274        ;
; panic_sw_n                                                                   ; -0.538 ; -1.973        ;
+------------------------------------------------------------------------------+--------+---------------+


------------------------------------------------
; Slow 1100mV -40C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------+
; Fast 1100mV 100C Model Setup Summary                                                                  ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; Tenbitcounter:SD2|counter_finished                                           ; -4.202 ; -15.981       ;
; clock50                                                                      ; -3.857 ; -99.431       ;
; FiveSecondTimer:TS1|Tenbitcounter:TB1|counter_finished                       ; -2.129 ; -20.348       ;
; FiveSecondTimer:TS1|Tenbitcounter:TB2|counter_finished                       ; -1.949 ; -17.532       ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB1|counter_finished ; -1.697 ; -15.362       ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB2|counter_finished ; -1.694 ; -15.241       ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB1|counter_finished ; -1.668 ; -14.403       ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB2|counter_finished ; -1.630 ; -14.665       ;
; Tenbitcounter:SD1|counter_finished                                           ; -1.400 ; -17.058       ;
; FiveHzBlink:FHZ|Tenbitcounter:TB1|counter_finished                           ; -1.398 ; -11.443       ;
; FiveHzBlink:FHZ|Tenbitcounter:TB2|counter_finished                           ; -0.605 ; -2.975        ;
; arm_sw_n                                                                     ; -0.151 ; -0.301        ;
; panic_sw_n                                                                   ; -0.037 ; -0.074        ;
+------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Fast 1100mV 100C Model Hold Summary                                                                   ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; clock50                                                                      ; -1.518 ; -10.299       ;
; FiveHzBlink:FHZ|Tenbitcounter:TB1|counter_finished                           ; 0.045  ; 0.000         ;
; FiveHzBlink:FHZ|Tenbitcounter:TB2|counter_finished                           ; 0.079  ; 0.000         ;
; FiveSecondTimer:TS1|Tenbitcounter:TB1|counter_finished                       ; 0.132  ; 0.000         ;
; panic_sw_n                                                                   ; 0.168  ; 0.000         ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB1|counter_finished ; 0.174  ; 0.000         ;
; Tenbitcounter:SD1|counter_finished                                           ; 0.202  ; 0.000         ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB1|counter_finished ; 0.212  ; 0.000         ;
; Tenbitcounter:SD2|counter_finished                                           ; 0.215  ; 0.000         ;
; arm_sw_n                                                                     ; 0.231  ; 0.000         ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB2|counter_finished ; 0.234  ; 0.000         ;
; FiveSecondTimer:TS1|Tenbitcounter:TB2|counter_finished                       ; 0.243  ; 0.000         ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB2|counter_finished ; 0.243  ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


-------------------------------------------
; Fast 1100mV 100C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Fast 1100mV 100C Model Removal Summary ;
------------------------------------------
No paths to report.


+-------------------------------------------------------------------------------------------------------+
; Fast 1100mV 100C Model Minimum Pulse Width Summary                                                    ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; clock50                                                                      ; -0.822 ; -30.605       ;
; arm_sw_n                                                                     ; -0.672 ; -2.204        ;
; panic_sw_n                                                                   ; -0.643 ; -2.028        ;
; Tenbitcounter:SD2|counter_finished                                           ; -0.020 ; -0.040        ;
; FiveHzBlink:FHZ|Tenbitcounter:TB2|counter_finished                           ; -0.013 ; -0.065        ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB1|counter_finished ; -0.008 ; -0.078        ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB2|counter_finished ; 0.002  ; 0.000         ;
; FiveHzBlink:FHZ|Tenbitcounter:TB1|counter_finished                           ; 0.008  ; 0.000         ;
; Tenbitcounter:SD1|counter_finished                                           ; 0.092  ; 0.000         ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB1|counter_finished ; 0.099  ; 0.000         ;
; FiveSecondTimer:TS1|Tenbitcounter:TB2|counter_finished                       ; 0.100  ; 0.000         ;
; FiveSecondTimer:TS1|Tenbitcounter:TB1|counter_finished                       ; 0.104  ; 0.000         ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB2|counter_finished ; 0.137  ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


------------------------------------------------
; Fast 1100mV 100C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------+
; Fast 1100mV -40C Model Setup Summary                                                                  ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; Tenbitcounter:SD2|counter_finished                                           ; -3.917 ; -15.018       ;
; clock50                                                                      ; -2.978 ; -73.388       ;
; FiveSecondTimer:TS1|Tenbitcounter:TB1|counter_finished                       ; -1.682 ; -16.187       ;
; FiveSecondTimer:TS1|Tenbitcounter:TB2|counter_finished                       ; -1.532 ; -13.773       ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB2|counter_finished ; -1.330 ; -11.965       ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB2|counter_finished ; -1.301 ; -11.705       ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB1|counter_finished ; -1.297 ; -11.787       ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB1|counter_finished ; -1.294 ; -11.114       ;
; Tenbitcounter:SD1|counter_finished                                           ; -1.155 ; -14.406       ;
; FiveHzBlink:FHZ|Tenbitcounter:TB1|counter_finished                           ; -1.150 ; -9.505        ;
; FiveHzBlink:FHZ|Tenbitcounter:TB2|counter_finished                           ; -0.420 ; -2.079        ;
; arm_sw_n                                                                     ; -0.053 ; -0.105        ;
; panic_sw_n                                                                   ; 0.042  ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Fast 1100mV -40C Model Hold Summary                                                                   ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; clock50                                                                      ; -1.543 ; -12.848       ;
; FiveHzBlink:FHZ|Tenbitcounter:TB1|counter_finished                           ; -0.044 ; -0.472        ;
; FiveHzBlink:FHZ|Tenbitcounter:TB2|counter_finished                           ; -0.013 ; -0.013        ;
; FiveSecondTimer:TS1|Tenbitcounter:TB1|counter_finished                       ; 0.074  ; 0.000         ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB1|counter_finished ; 0.090  ; 0.000         ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB1|counter_finished ; 0.118  ; 0.000         ;
; FiveSecondTimer:TS1|Tenbitcounter:TB2|counter_finished                       ; 0.134  ; 0.000         ;
; Tenbitcounter:SD1|counter_finished                                           ; 0.141  ; 0.000         ;
; panic_sw_n                                                                   ; 0.144  ; 0.000         ;
; Tenbitcounter:SD2|counter_finished                                           ; 0.165  ; 0.000         ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB2|counter_finished ; 0.181  ; 0.000         ;
; arm_sw_n                                                                     ; 0.191  ; 0.000         ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB2|counter_finished ; 0.203  ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


-------------------------------------------
; Fast 1100mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Fast 1100mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+-------------------------------------------------------------------------------------------------------+
; Fast 1100mV -40C Model Minimum Pulse Width Summary                                                    ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; clock50                                                                      ; -0.853 ; -38.883       ;
; arm_sw_n                                                                     ; -0.746 ; -2.556        ;
; panic_sw_n                                                                   ; -0.693 ; -2.341        ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB1|counter_finished ; 0.036  ; 0.000         ;
; FiveHzBlink:FHZ|Tenbitcounter:TB2|counter_finished                           ; 0.040  ; 0.000         ;
; Tenbitcounter:SD2|counter_finished                                           ; 0.051  ; 0.000         ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB2|counter_finished ; 0.053  ; 0.000         ;
; FiveHzBlink:FHZ|Tenbitcounter:TB1|counter_finished                           ; 0.059  ; 0.000         ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB1|counter_finished ; 0.111  ; 0.000         ;
; Tenbitcounter:SD1|counter_finished                                           ; 0.116  ; 0.000         ;
; FiveSecondTimer:TS1|Tenbitcounter:TB1|counter_finished                       ; 0.124  ; 0.000         ;
; FiveSecondTimer:TS1|Tenbitcounter:TB2|counter_finished                       ; 0.131  ; 0.000         ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB2|counter_finished ; 0.149  ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


------------------------------------------------
; Fast 1100mV -40C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                           ;
+-------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                                                         ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                                              ; -7.688   ; -3.084  ; N/A      ; N/A     ; -0.853              ;
;  FiveHzBlink:FHZ|Tenbitcounter:TB1|counter_finished                           ; -3.311   ; -0.044  ; N/A      ; N/A     ; -0.538              ;
;  FiveHzBlink:FHZ|Tenbitcounter:TB2|counter_finished                           ; -1.775   ; -0.013  ; N/A      ; N/A     ; -0.538              ;
;  FiveSecondTimer:TS1|Tenbitcounter:TB1|counter_finished                       ; -4.453   ; 0.074   ; N/A      ; N/A     ; -0.538              ;
;  FiveSecondTimer:TS1|Tenbitcounter:TB2|counter_finished                       ; -4.085   ; 0.134   ; N/A      ; N/A     ; -0.538              ;
;  Tenbitcounter:SD1|counter_finished                                           ; -3.257   ; 0.141   ; N/A      ; N/A     ; -0.538              ;
;  Tenbitcounter:SD2|counter_finished                                           ; -7.688   ; 0.165   ; N/A      ; N/A     ; -0.538              ;
;  TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB1|counter_finished ; -3.629   ; 0.118   ; N/A      ; N/A     ; -0.538              ;
;  TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB2|counter_finished ; -3.561   ; 0.181   ; N/A      ; N/A     ; -0.538              ;
;  TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB1|counter_finished ; -3.571   ; 0.090   ; N/A      ; N/A     ; -0.538              ;
;  TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB2|counter_finished ; -3.527   ; 0.203   ; N/A      ; N/A     ; -0.538              ;
;  arm_sw_n                                                                     ; -1.106   ; 0.191   ; N/A      ; N/A     ; -0.746              ;
;  clock50                                                                      ; -4.887   ; -3.084  ; N/A      ; N/A     ; -0.853              ;
;  panic_sw_n                                                                   ; -0.860   ; 0.144   ; N/A      ; N/A     ; -0.693              ;
; Design-wide TNS                                                               ; -542.226 ; -24.592 ; 0.0      ; 0.0     ; -140.46             ;
;  FiveHzBlink:FHZ|Tenbitcounter:TB1|counter_finished                           ; -32.456  ; -0.472  ; N/A      ; N/A     ; -9.217              ;
;  FiveHzBlink:FHZ|Tenbitcounter:TB2|counter_finished                           ; -8.408   ; -0.013  ; N/A      ; N/A     ; -4.432              ;
;  FiveSecondTimer:TS1|Tenbitcounter:TB1|counter_finished                       ; -43.678  ; 0.000   ; N/A      ; N/A     ; -8.694              ;
;  FiveSecondTimer:TS1|Tenbitcounter:TB2|counter_finished                       ; -36.738  ; 0.000   ; N/A      ; N/A     ; -7.180              ;
;  Tenbitcounter:SD1|counter_finished                                           ; -50.922  ; 0.000   ; N/A      ; N/A     ; -16.205             ;
;  Tenbitcounter:SD2|counter_finished                                           ; -29.371  ; 0.000   ; N/A      ; N/A     ; -3.424              ;
;  TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB1|counter_finished ; -33.279  ; 0.000   ; N/A      ; N/A     ; -8.563              ;
;  TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB2|counter_finished ; -32.024  ; 0.000   ; N/A      ; N/A     ; -7.587              ;
;  TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB1|counter_finished ; -33.171  ; 0.000   ; N/A      ; N/A     ; -9.288              ;
;  TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB2|counter_finished ; -31.720  ; 0.000   ; N/A      ; N/A     ; -6.983              ;
;  arm_sw_n                                                                     ; -2.211   ; 0.000   ; N/A      ; N/A     ; -2.556              ;
;  clock50                                                                      ; -208.902 ; -24.592 ; N/A      ; N/A     ; -54.902             ;
;  panic_sw_n                                                                   ; -1.716   ; 0.000   ; N/A      ; N/A     ; -2.341              ;
+-------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin          ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+--------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; DISARM_LED   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ARM_TRIG_LED ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SIREN        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; STROBE       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R1_LED       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R2_LED       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R3_LED       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+--------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+---------------------------------------------------------------+
; Input Transition Times                                        ;
+------------+--------------+-----------------+-----------------+
; Pin        ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+------------+--------------+-----------------+-----------------+
; R1         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; R2         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; R3         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; arm_sw_n   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; RESET      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; panic_sw_n ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clock50    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+------------+--------------+-----------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DISARM_LED   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-08 V                      ; 3.17 V              ; -0.245 V            ; 0.166 V                              ; 0.398 V                              ; 4.33e-10 s                  ; 1.46e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-08 V                     ; 3.17 V             ; -0.245 V           ; 0.166 V                             ; 0.398 V                             ; 4.33e-10 s                 ; 1.46e-10 s                 ; Yes                       ; No                        ;
; ARM_TRIG_LED ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.311 V            ; 0.143 V                              ; 0.424 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.311 V           ; 0.143 V                             ; 0.424 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; SIREN        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.47e-08 V                   ; 3.11 V              ; -0.195 V            ; 0.108 V                              ; 0.32 V                               ; 4.03e-10 s                  ; 1.44e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.47e-08 V                  ; 3.11 V             ; -0.195 V           ; 0.108 V                             ; 0.32 V                              ; 4.03e-10 s                 ; 1.44e-10 s                 ; Yes                       ; No                        ;
; STROBE       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.306 V            ; 0.142 V                              ; 0.425 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.306 V           ; 0.142 V                             ; 0.425 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; R1_LED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-08 V                      ; 3.17 V              ; -0.245 V            ; 0.166 V                              ; 0.398 V                              ; 4.33e-10 s                  ; 1.46e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-08 V                     ; 3.17 V             ; -0.245 V           ; 0.166 V                             ; 0.398 V                             ; 4.33e-10 s                 ; 1.46e-10 s                 ; Yes                       ; No                        ;
; R2_LED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.47e-08 V                   ; 3.11 V              ; -0.195 V            ; 0.108 V                              ; 0.32 V                               ; 4.03e-10 s                  ; 1.44e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.47e-08 V                  ; 3.11 V             ; -0.195 V           ; 0.108 V                             ; 0.32 V                              ; 4.03e-10 s                 ; 1.44e-10 s                 ; Yes                       ; No                        ;
; R3_LED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.306 V            ; 0.142 V                              ; 0.425 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.306 V           ; 0.142 V                             ; 0.425 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DISARM_LED   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.87e-05 V                   ; 3.11 V              ; -0.0814 V           ; 0.131 V                              ; 0.136 V                              ; 5.88e-10 s                  ; 3.2e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 3.87e-05 V                  ; 3.11 V             ; -0.0814 V          ; 0.131 V                             ; 0.136 V                             ; 5.88e-10 s                 ; 3.2e-10 s                  ; Yes                       ; Yes                       ;
; ARM_TRIG_LED ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.105 V            ; 0.101 V                              ; 0.142 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.105 V           ; 0.101 V                             ; 0.142 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; SIREN        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.09e-05 V                   ; 3.09 V              ; -0.0462 V           ; 0.045 V                              ; 0.085 V                              ; 5.49e-10 s                  ; 3.06e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.09e-05 V                  ; 3.09 V             ; -0.0462 V          ; 0.045 V                             ; 0.085 V                             ; 5.49e-10 s                 ; 3.06e-10 s                 ; Yes                       ; Yes                       ;
; STROBE       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.104 V            ; 0.101 V                              ; 0.139 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.104 V           ; 0.101 V                             ; 0.139 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; R1_LED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.87e-05 V                   ; 3.11 V              ; -0.0814 V           ; 0.131 V                              ; 0.136 V                              ; 5.88e-10 s                  ; 3.2e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 3.87e-05 V                  ; 3.11 V             ; -0.0814 V          ; 0.131 V                             ; 0.136 V                             ; 5.88e-10 s                 ; 3.2e-10 s                  ; Yes                       ; Yes                       ;
; R2_LED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.09e-05 V                   ; 3.09 V              ; -0.0462 V           ; 0.045 V                              ; 0.085 V                              ; 5.49e-10 s                  ; 3.06e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.09e-05 V                  ; 3.09 V             ; -0.0462 V          ; 0.045 V                             ; 0.085 V                             ; 5.49e-10 s                 ; 3.06e-10 s                 ; Yes                       ; Yes                       ;
; R3_LED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.104 V            ; 0.101 V                              ; 0.139 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.104 V           ; 0.101 V                             ; 0.139 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DISARM_LED   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.64e-07 V                   ; 3.74 V              ; -0.508 V            ; 0.391 V                              ; 0.647 V                              ; 3.08e-10 s                  ; 1.34e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 4.64e-07 V                  ; 3.74 V             ; -0.508 V           ; 0.391 V                             ; 0.647 V                             ; 3.08e-10 s                 ; 1.34e-10 s                 ; No                        ; No                        ;
; ARM_TRIG_LED ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.589 V            ; 0.329 V                              ; 0.706 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.589 V           ; 0.329 V                             ; 0.706 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; SIREN        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.38e-07 V                   ; 3.67 V              ; -0.403 V            ; 0.084 V                              ; 0.542 V                              ; 3.5e-10 s                   ; 1.32e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.38e-07 V                  ; 3.67 V             ; -0.403 V           ; 0.084 V                             ; 0.542 V                             ; 3.5e-10 s                  ; 1.32e-10 s                 ; Yes                       ; No                        ;
; STROBE       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.588 V            ; 0.329 V                              ; 0.704 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.588 V           ; 0.329 V                             ; 0.704 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; R1_LED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.64e-07 V                   ; 3.74 V              ; -0.508 V            ; 0.391 V                              ; 0.647 V                              ; 3.08e-10 s                  ; 1.34e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 4.64e-07 V                  ; 3.74 V             ; -0.508 V           ; 0.391 V                             ; 0.647 V                             ; 3.08e-10 s                 ; 1.34e-10 s                 ; No                        ; No                        ;
; R2_LED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.38e-07 V                   ; 3.67 V              ; -0.403 V            ; 0.084 V                              ; 0.542 V                              ; 3.5e-10 s                   ; 1.32e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.38e-07 V                  ; 3.67 V             ; -0.403 V           ; 0.084 V                             ; 0.542 V                             ; 3.5e-10 s                  ; 1.32e-10 s                 ; Yes                       ; No                        ;
; R3_LED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.588 V            ; 0.329 V                              ; 0.704 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.588 V           ; 0.329 V                             ; 0.704 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DISARM_LED   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000395 V                   ; 3.65 V              ; -0.232 V            ; 0.065 V                              ; 0.547 V                              ; 4.68e-10 s                  ; 2.07e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000395 V                  ; 3.65 V             ; -0.232 V           ; 0.065 V                             ; 0.547 V                             ; 4.68e-10 s                 ; 2.07e-10 s                 ; Yes                       ; No                        ;
; ARM_TRIG_LED ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000379 V                   ; 3.65 V              ; -0.292 V            ; 0.053 V                              ; 0.524 V                              ; 4.36e-10 s                  ; 1.95e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000379 V                  ; 3.65 V             ; -0.292 V           ; 0.053 V                             ; 0.524 V                             ; 4.36e-10 s                 ; 1.95e-10 s                 ; Yes                       ; No                        ;
; SIREN        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000307 V                   ; 3.64 V              ; -0.165 V            ; 0.022 V                              ; 0.425 V                              ; 4.58e-10 s                  ; 2e-10 s                     ; Yes                        ; No                         ; 3.63 V                      ; 0.000307 V                  ; 3.64 V             ; -0.165 V           ; 0.022 V                             ; 0.425 V                             ; 4.58e-10 s                 ; 2e-10 s                    ; Yes                       ; No                        ;
; STROBE       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000379 V                   ; 3.65 V              ; -0.289 V            ; 0.051 V                              ; 0.523 V                              ; 4.36e-10 s                  ; 1.95e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000379 V                  ; 3.65 V             ; -0.289 V           ; 0.051 V                             ; 0.523 V                             ; 4.36e-10 s                 ; 1.95e-10 s                 ; Yes                       ; No                        ;
; R1_LED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000395 V                   ; 3.65 V              ; -0.232 V            ; 0.065 V                              ; 0.547 V                              ; 4.68e-10 s                  ; 2.07e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000395 V                  ; 3.65 V             ; -0.232 V           ; 0.065 V                             ; 0.547 V                             ; 4.68e-10 s                 ; 2.07e-10 s                 ; Yes                       ; No                        ;
; R2_LED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000307 V                   ; 3.64 V              ; -0.165 V            ; 0.022 V                              ; 0.425 V                              ; 4.58e-10 s                  ; 2e-10 s                     ; Yes                        ; No                         ; 3.63 V                      ; 0.000307 V                  ; 3.64 V             ; -0.165 V           ; 0.022 V                             ; 0.425 V                             ; 4.58e-10 s                 ; 2e-10 s                    ; Yes                       ; No                        ;
; R3_LED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000379 V                   ; 3.65 V              ; -0.289 V            ; 0.051 V                              ; 0.523 V                              ; 4.36e-10 s                  ; 1.95e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000379 V                  ; 3.65 V             ; -0.289 V           ; 0.051 V                             ; 0.523 V                             ; 4.36e-10 s                 ; 1.95e-10 s                 ; Yes                       ; No                        ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                         ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                   ; To Clock                                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------+----------+----------+----------+
; arm_sw_n                                                                     ; arm_sw_n                                                                     ; 0        ; 0        ; 0        ; 2        ;
; clock50                                                                      ; clock50                                                                      ; 935      ; 0        ; 0        ; 0        ;
; FiveHzBlink:FHZ|Tenbitcounter:TB1|counter_finished                           ; clock50                                                                      ; 1        ; 1        ; 0        ; 0        ;
; FiveSecondTimer:TS1|Tenbitcounter:TB1|counter_finished                       ; clock50                                                                      ; 1        ; 1        ; 0        ; 0        ;
; FiveSecondTimer:TS1|Tenbitcounter:TB2|counter_finished                       ; clock50                                                                      ; 9        ; 0        ; 0        ; 0        ;
; Tenbitcounter:SD1|counter_finished                                           ; clock50                                                                      ; 1        ; 1        ; 0        ; 0        ;
; Tenbitcounter:SD2|counter_finished                                           ; clock50                                                                      ; 96       ; 0        ; 0        ; 0        ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB1|counter_finished ; clock50                                                                      ; 1        ; 1        ; 0        ; 0        ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB2|counter_finished ; clock50                                                                      ; 9        ; 0        ; 0        ; 0        ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB1|counter_finished ; clock50                                                                      ; 1        ; 1        ; 0        ; 0        ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB2|counter_finished ; clock50                                                                      ; 9        ; 0        ; 0        ; 0        ;
; FiveHzBlink:FHZ|Tenbitcounter:TB1|counter_finished                           ; FiveHzBlink:FHZ|Tenbitcounter:TB1|counter_finished                           ; 174      ; 0        ; 0        ; 0        ;
; FiveHzBlink:FHZ|Tenbitcounter:TB2|counter_finished                           ; FiveHzBlink:FHZ|Tenbitcounter:TB1|counter_finished                           ; 1        ; 1        ; 0        ; 0        ;
; Tenbitcounter:SD2|counter_finished                                           ; FiveHzBlink:FHZ|Tenbitcounter:TB1|counter_finished                           ; 11       ; 0        ; 0        ; 0        ;
; FiveHzBlink:FHZ|Tenbitcounter:TB2|counter_finished                           ; FiveHzBlink:FHZ|Tenbitcounter:TB2|counter_finished                           ; 19       ; 0        ; 0        ; 0        ;
; Tenbitcounter:SD2|counter_finished                                           ; FiveHzBlink:FHZ|Tenbitcounter:TB2|counter_finished                           ; 5        ; 0        ; 0        ; 0        ;
; FiveSecondTimer:TS1|Tenbitcounter:TB1|counter_finished                       ; FiveSecondTimer:TS1|Tenbitcounter:TB1|counter_finished                       ; 174      ; 0        ; 0        ; 0        ;
; FiveSecondTimer:TS1|Tenbitcounter:TB2|counter_finished                       ; FiveSecondTimer:TS1|Tenbitcounter:TB1|counter_finished                       ; 1        ; 1        ; 0        ; 0        ;
; Tenbitcounter:SD2|counter_finished                                           ; FiveSecondTimer:TS1|Tenbitcounter:TB1|counter_finished                       ; 32       ; 0        ; 0        ; 0        ;
; FiveSecondTimer:TS1|Tenbitcounter:TB2|counter_finished                       ; FiveSecondTimer:TS1|Tenbitcounter:TB2|counter_finished                       ; 126      ; 0        ; 0        ; 0        ;
; Tenbitcounter:SD2|counter_finished                                           ; FiveSecondTimer:TS1|Tenbitcounter:TB2|counter_finished                       ; 27       ; 0        ; 0        ; 0        ;
; panic_sw_n                                                                   ; panic_sw_n                                                                   ; 0        ; 0        ; 0        ; 2        ;
; Tenbitcounter:SD1|counter_finished                                           ; Tenbitcounter:SD1|counter_finished                                           ; 314      ; 0        ; 0        ; 0        ;
; Tenbitcounter:SD2|counter_finished                                           ; Tenbitcounter:SD1|counter_finished                                           ; 1        ; 1        ; 0        ; 0        ;
; arm_sw_n                                                                     ; Tenbitcounter:SD2|counter_finished                                           ; 0        ; 4        ; 0        ; 0        ;
; panic_sw_n                                                                   ; Tenbitcounter:SD2|counter_finished                                           ; 0        ; 5        ; 0        ; 0        ;
; Tenbitcounter:SD2|counter_finished                                           ; Tenbitcounter:SD2|counter_finished                                           ; 2        ; 0        ; 0        ; 0        ;
; Tenbitcounter:SD2|counter_finished                                           ; TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB1|counter_finished ; 32       ; 0        ; 0        ; 0        ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB1|counter_finished ; TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB1|counter_finished ; 174      ; 0        ; 0        ; 0        ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB2|counter_finished ; TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB1|counter_finished ; 1        ; 1        ; 0        ; 0        ;
; Tenbitcounter:SD2|counter_finished                                           ; TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB2|counter_finished ; 27       ; 0        ; 0        ; 0        ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB2|counter_finished ; TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB2|counter_finished ; 126      ; 0        ; 0        ; 0        ;
; Tenbitcounter:SD2|counter_finished                                           ; TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB1|counter_finished ; 21       ; 0        ; 0        ; 0        ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB1|counter_finished ; TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB1|counter_finished ; 174      ; 0        ; 0        ; 0        ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB2|counter_finished ; TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB1|counter_finished ; 1        ; 1        ; 0        ; 0        ;
; Tenbitcounter:SD2|counter_finished                                           ; TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB2|counter_finished ; 18       ; 0        ; 0        ; 0        ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB2|counter_finished ; TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB2|counter_finished ; 126      ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                          ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                   ; To Clock                                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------+----------+----------+----------+
; arm_sw_n                                                                     ; arm_sw_n                                                                     ; 0        ; 0        ; 0        ; 2        ;
; clock50                                                                      ; clock50                                                                      ; 935      ; 0        ; 0        ; 0        ;
; FiveHzBlink:FHZ|Tenbitcounter:TB1|counter_finished                           ; clock50                                                                      ; 1        ; 1        ; 0        ; 0        ;
; FiveSecondTimer:TS1|Tenbitcounter:TB1|counter_finished                       ; clock50                                                                      ; 1        ; 1        ; 0        ; 0        ;
; FiveSecondTimer:TS1|Tenbitcounter:TB2|counter_finished                       ; clock50                                                                      ; 9        ; 0        ; 0        ; 0        ;
; Tenbitcounter:SD1|counter_finished                                           ; clock50                                                                      ; 1        ; 1        ; 0        ; 0        ;
; Tenbitcounter:SD2|counter_finished                                           ; clock50                                                                      ; 96       ; 0        ; 0        ; 0        ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB1|counter_finished ; clock50                                                                      ; 1        ; 1        ; 0        ; 0        ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB2|counter_finished ; clock50                                                                      ; 9        ; 0        ; 0        ; 0        ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB1|counter_finished ; clock50                                                                      ; 1        ; 1        ; 0        ; 0        ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB2|counter_finished ; clock50                                                                      ; 9        ; 0        ; 0        ; 0        ;
; FiveHzBlink:FHZ|Tenbitcounter:TB1|counter_finished                           ; FiveHzBlink:FHZ|Tenbitcounter:TB1|counter_finished                           ; 174      ; 0        ; 0        ; 0        ;
; FiveHzBlink:FHZ|Tenbitcounter:TB2|counter_finished                           ; FiveHzBlink:FHZ|Tenbitcounter:TB1|counter_finished                           ; 1        ; 1        ; 0        ; 0        ;
; Tenbitcounter:SD2|counter_finished                                           ; FiveHzBlink:FHZ|Tenbitcounter:TB1|counter_finished                           ; 11       ; 0        ; 0        ; 0        ;
; FiveHzBlink:FHZ|Tenbitcounter:TB2|counter_finished                           ; FiveHzBlink:FHZ|Tenbitcounter:TB2|counter_finished                           ; 19       ; 0        ; 0        ; 0        ;
; Tenbitcounter:SD2|counter_finished                                           ; FiveHzBlink:FHZ|Tenbitcounter:TB2|counter_finished                           ; 5        ; 0        ; 0        ; 0        ;
; FiveSecondTimer:TS1|Tenbitcounter:TB1|counter_finished                       ; FiveSecondTimer:TS1|Tenbitcounter:TB1|counter_finished                       ; 174      ; 0        ; 0        ; 0        ;
; FiveSecondTimer:TS1|Tenbitcounter:TB2|counter_finished                       ; FiveSecondTimer:TS1|Tenbitcounter:TB1|counter_finished                       ; 1        ; 1        ; 0        ; 0        ;
; Tenbitcounter:SD2|counter_finished                                           ; FiveSecondTimer:TS1|Tenbitcounter:TB1|counter_finished                       ; 32       ; 0        ; 0        ; 0        ;
; FiveSecondTimer:TS1|Tenbitcounter:TB2|counter_finished                       ; FiveSecondTimer:TS1|Tenbitcounter:TB2|counter_finished                       ; 126      ; 0        ; 0        ; 0        ;
; Tenbitcounter:SD2|counter_finished                                           ; FiveSecondTimer:TS1|Tenbitcounter:TB2|counter_finished                       ; 27       ; 0        ; 0        ; 0        ;
; panic_sw_n                                                                   ; panic_sw_n                                                                   ; 0        ; 0        ; 0        ; 2        ;
; Tenbitcounter:SD1|counter_finished                                           ; Tenbitcounter:SD1|counter_finished                                           ; 314      ; 0        ; 0        ; 0        ;
; Tenbitcounter:SD2|counter_finished                                           ; Tenbitcounter:SD1|counter_finished                                           ; 1        ; 1        ; 0        ; 0        ;
; arm_sw_n                                                                     ; Tenbitcounter:SD2|counter_finished                                           ; 0        ; 4        ; 0        ; 0        ;
; panic_sw_n                                                                   ; Tenbitcounter:SD2|counter_finished                                           ; 0        ; 5        ; 0        ; 0        ;
; Tenbitcounter:SD2|counter_finished                                           ; Tenbitcounter:SD2|counter_finished                                           ; 2        ; 0        ; 0        ; 0        ;
; Tenbitcounter:SD2|counter_finished                                           ; TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB1|counter_finished ; 32       ; 0        ; 0        ; 0        ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB1|counter_finished ; TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB1|counter_finished ; 174      ; 0        ; 0        ; 0        ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB2|counter_finished ; TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB1|counter_finished ; 1        ; 1        ; 0        ; 0        ;
; Tenbitcounter:SD2|counter_finished                                           ; TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB2|counter_finished ; 27       ; 0        ; 0        ; 0        ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB2|counter_finished ; TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB2|counter_finished ; 126      ; 0        ; 0        ; 0        ;
; Tenbitcounter:SD2|counter_finished                                           ; TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB1|counter_finished ; 21       ; 0        ; 0        ; 0        ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB1|counter_finished ; TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB1|counter_finished ; 174      ; 0        ; 0        ; 0        ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB2|counter_finished ; TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB1|counter_finished ; 1        ; 1        ; 0        ; 0        ;
; Tenbitcounter:SD2|counter_finished                                           ; TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB2|counter_finished ; 18       ; 0        ; 0        ; 0        ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB2|counter_finished ; TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB2|counter_finished ; 126      ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 17    ; 17   ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 7     ; 7    ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                             ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------+-------------+
; Target                                                                       ; Clock                                                                        ; Type ; Status      ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------+-------------+
; FiveHzBlink:FHZ|Tenbitcounter:TB1|counter_finished                           ; FiveHzBlink:FHZ|Tenbitcounter:TB1|counter_finished                           ; Base ; Constrained ;
; FiveHzBlink:FHZ|Tenbitcounter:TB2|counter_finished                           ; FiveHzBlink:FHZ|Tenbitcounter:TB2|counter_finished                           ; Base ; Constrained ;
; FiveSecondTimer:TS1|Tenbitcounter:TB1|counter_finished                       ; FiveSecondTimer:TS1|Tenbitcounter:TB1|counter_finished                       ; Base ; Constrained ;
; FiveSecondTimer:TS1|Tenbitcounter:TB2|counter_finished                       ; FiveSecondTimer:TS1|Tenbitcounter:TB2|counter_finished                       ; Base ; Constrained ;
; Tenbitcounter:SD1|counter_finished                                           ; Tenbitcounter:SD1|counter_finished                                           ; Base ; Constrained ;
; Tenbitcounter:SD2|counter_finished                                           ; Tenbitcounter:SD2|counter_finished                                           ; Base ; Constrained ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB1|counter_finished ; TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB1|counter_finished ; Base ; Constrained ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB2|counter_finished ; TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB2|counter_finished ; Base ; Constrained ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB1|counter_finished ; TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB1|counter_finished ; Base ; Constrained ;
; TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB2|counter_finished ; TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB2|counter_finished ; Base ; Constrained ;
; arm_sw_n                                                                     ; arm_sw_n                                                                     ; Base ; Constrained ;
; clock50                                                                      ; clock50                                                                      ; Base ; Constrained ;
; panic_sw_n                                                                   ; panic_sw_n                                                                   ; Base ; Constrained ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; R1         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; R2         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; R3         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RESET      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; ARM_TRIG_LED ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISARM_LED   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; R1_LED       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; R2_LED       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; R3_LED       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIREN        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STROBE       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; R1         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; R2         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; R3         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RESET      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; ARM_TRIG_LED ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISARM_LED   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; R1_LED       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; R2_LED       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; R3_LED       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIREN        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STROBE       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Apr 29 16:14:47 2021
Info: Command: quartus_sta Lab4 -c Lab4
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Warning (335093): The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Lab4.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name FiveHzBlink:FHZ|Tenbitcounter:TB2|counter_finished FiveHzBlink:FHZ|Tenbitcounter:TB2|counter_finished
    Info (332105): create_clock -period 1.000 -name FiveHzBlink:FHZ|Tenbitcounter:TB1|counter_finished FiveHzBlink:FHZ|Tenbitcounter:TB1|counter_finished
    Info (332105): create_clock -period 1.000 -name clock50 clock50
    Info (332105): create_clock -period 1.000 -name Tenbitcounter:SD2|counter_finished Tenbitcounter:SD2|counter_finished
    Info (332105): create_clock -period 1.000 -name Tenbitcounter:SD1|counter_finished Tenbitcounter:SD1|counter_finished
    Info (332105): create_clock -period 1.000 -name panic_sw_n panic_sw_n
    Info (332105): create_clock -period 1.000 -name arm_sw_n arm_sw_n
    Info (332105): create_clock -period 1.000 -name FiveSecondTimer:TS1|Tenbitcounter:TB2|counter_finished FiveSecondTimer:TS1|Tenbitcounter:TB2|counter_finished
    Info (332105): create_clock -period 1.000 -name FiveSecondTimer:TS1|Tenbitcounter:TB1|counter_finished FiveSecondTimer:TS1|Tenbitcounter:TB1|counter_finished
    Info (332105): create_clock -period 1.000 -name TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB2|counter_finished TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB2|counter_finished
    Info (332105): create_clock -period 1.000 -name TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB1|counter_finished TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB1|counter_finished
    Info (332105): create_clock -period 1.000 -name TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB2|counter_finished TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB2|counter_finished
    Info (332105): create_clock -period 1.000 -name TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB1|counter_finished TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB1|counter_finished
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 100C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -7.687
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.687             -29.371 Tenbitcounter:SD2|counter_finished 
    Info (332119):    -4.887            -208.902 clock50 
    Info (332119):    -4.453             -43.678 FiveSecondTimer:TS1|Tenbitcounter:TB1|counter_finished 
    Info (332119):    -4.085             -36.738 FiveSecondTimer:TS1|Tenbitcounter:TB2|counter_finished 
    Info (332119):    -3.629             -33.279 TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB1|counter_finished 
    Info (332119):    -3.571             -33.171 TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB1|counter_finished 
    Info (332119):    -3.561             -32.024 TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB2|counter_finished 
    Info (332119):    -3.527             -31.720 TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB2|counter_finished 
    Info (332119):    -3.263             -31.618 FiveHzBlink:FHZ|Tenbitcounter:TB1|counter_finished 
    Info (332119):    -3.204             -49.390 Tenbitcounter:SD1|counter_finished 
    Info (332119):    -1.775              -8.408 FiveHzBlink:FHZ|Tenbitcounter:TB2|counter_finished 
    Info (332119):    -1.106              -2.211 arm_sw_n 
    Info (332119):    -0.860              -1.716 panic_sw_n 
Info (332146): Worst-case hold slack is -2.779
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.779             -18.106 clock50 
    Info (332119):     0.299               0.000 panic_sw_n 
    Info (332119):     0.419               0.000 TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB1|counter_finished 
    Info (332119):     0.430               0.000 arm_sw_n 
    Info (332119):     0.503               0.000 Tenbitcounter:SD2|counter_finished 
    Info (332119):     0.520               0.000 FiveHzBlink:FHZ|Tenbitcounter:TB1|counter_finished 
    Info (332119):     0.571               0.000 FiveHzBlink:FHZ|Tenbitcounter:TB2|counter_finished 
    Info (332119):     0.595               0.000 TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB1|counter_finished 
    Info (332119):     0.604               0.000 FiveSecondTimer:TS1|Tenbitcounter:TB1|counter_finished 
    Info (332119):     0.612               0.000 TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB2|counter_finished 
    Info (332119):     0.620               0.000 FiveSecondTimer:TS1|Tenbitcounter:TB2|counter_finished 
    Info (332119):     0.622               0.000 TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB2|counter_finished 
    Info (332119):     0.688               0.000 Tenbitcounter:SD1|counter_finished 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.784
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.784             -54.902 clock50 
    Info (332119):    -0.650              -2.367 arm_sw_n 
    Info (332119):    -0.538             -16.205 Tenbitcounter:SD1|counter_finished 
    Info (332119):    -0.538              -9.217 FiveHzBlink:FHZ|Tenbitcounter:TB1|counter_finished 
    Info (332119):    -0.538              -9.146 TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB1|counter_finished 
    Info (332119):    -0.538              -8.694 FiveSecondTimer:TS1|Tenbitcounter:TB1|counter_finished 
    Info (332119):    -0.538              -8.563 TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB1|counter_finished 
    Info (332119):    -0.538              -7.587 TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB2|counter_finished 
    Info (332119):    -0.538              -7.180 FiveSecondTimer:TS1|Tenbitcounter:TB2|counter_finished 
    Info (332119):    -0.538              -6.983 TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB2|counter_finished 
    Info (332119):    -0.538              -4.432 FiveHzBlink:FHZ|Tenbitcounter:TB2|counter_finished 
    Info (332119):    -0.538              -3.424 Tenbitcounter:SD2|counter_finished 
    Info (332119):    -0.538              -1.760 panic_sw_n 
Info: Analyzing Slow 1100mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -7.688
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.688             -29.064 Tenbitcounter:SD2|counter_finished 
    Info (332119):    -4.661            -201.096 clock50 
    Info (332119):    -4.172             -41.387 FiveSecondTimer:TS1|Tenbitcounter:TB1|counter_finished 
    Info (332119):    -3.991             -35.866 FiveSecondTimer:TS1|Tenbitcounter:TB2|counter_finished 
    Info (332119):    -3.450             -31.599 TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB1|counter_finished 
    Info (332119):    -3.439             -30.911 TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB2|counter_finished 
    Info (332119):    -3.406             -32.016 TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB1|counter_finished 
    Info (332119):    -3.390             -30.469 TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB2|counter_finished 
    Info (332119):    -3.311             -32.456 FiveHzBlink:FHZ|Tenbitcounter:TB1|counter_finished 
    Info (332119):    -3.257             -50.922 Tenbitcounter:SD1|counter_finished 
    Info (332119):    -1.609              -7.632 FiveHzBlink:FHZ|Tenbitcounter:TB2|counter_finished 
    Info (332119):    -1.013              -2.022 arm_sw_n 
    Info (332119):    -0.748              -1.490 panic_sw_n 
Info (332146): Worst-case hold slack is -3.084
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.084             -24.592 clock50 
    Info (332119):     0.316               0.000 panic_sw_n 
    Info (332119):     0.439               0.000 arm_sw_n 
    Info (332119):     0.452               0.000 Tenbitcounter:SD2|counter_finished 
    Info (332119):     0.456               0.000 TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB1|counter_finished 
    Info (332119):     0.488               0.000 FiveHzBlink:FHZ|Tenbitcounter:TB2|counter_finished 
    Info (332119):     0.559               0.000 TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB1|counter_finished 
    Info (332119):     0.604               0.000 FiveSecondTimer:TS1|Tenbitcounter:TB2|counter_finished 
    Info (332119):     0.607               0.000 TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB2|counter_finished 
    Info (332119):     0.625               0.000 TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB2|counter_finished 
    Info (332119):     0.635               0.000 FiveHzBlink:FHZ|Tenbitcounter:TB1|counter_finished 
    Info (332119):     0.645               0.000 FiveSecondTimer:TS1|Tenbitcounter:TB1|counter_finished 
    Info (332119):     0.767               0.000 Tenbitcounter:SD1|counter_finished 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.805
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.805             -51.501 clock50 
    Info (332119):    -0.685              -2.433 arm_sw_n 
    Info (332119):    -0.538             -15.858 Tenbitcounter:SD1|counter_finished 
    Info (332119):    -0.538              -9.288 TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB1|counter_finished 
    Info (332119):    -0.538              -9.010 FiveHzBlink:FHZ|Tenbitcounter:TB1|counter_finished 
    Info (332119):    -0.538              -8.586 FiveSecondTimer:TS1|Tenbitcounter:TB1|counter_finished 
    Info (332119):    -0.538              -8.548 TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB1|counter_finished 
    Info (332119):    -0.538              -7.545 TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB2|counter_finished 
    Info (332119):    -0.538              -7.043 FiveSecondTimer:TS1|Tenbitcounter:TB2|counter_finished 
    Info (332119):    -0.538              -6.926 TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB2|counter_finished 
    Info (332119):    -0.538              -4.317 FiveHzBlink:FHZ|Tenbitcounter:TB2|counter_finished 
    Info (332119):    -0.538              -3.274 Tenbitcounter:SD2|counter_finished 
    Info (332119):    -0.538              -1.973 panic_sw_n 
Info: Analyzing Fast 1100mV 100C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.202
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.202             -15.981 Tenbitcounter:SD2|counter_finished 
    Info (332119):    -3.857             -99.431 clock50 
    Info (332119):    -2.129             -20.348 FiveSecondTimer:TS1|Tenbitcounter:TB1|counter_finished 
    Info (332119):    -1.949             -17.532 FiveSecondTimer:TS1|Tenbitcounter:TB2|counter_finished 
    Info (332119):    -1.697             -15.362 TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB1|counter_finished 
    Info (332119):    -1.694             -15.241 TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB2|counter_finished 
    Info (332119):    -1.668             -14.403 TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB1|counter_finished 
    Info (332119):    -1.630             -14.665 TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB2|counter_finished 
    Info (332119):    -1.400             -17.058 Tenbitcounter:SD1|counter_finished 
    Info (332119):    -1.398             -11.443 FiveHzBlink:FHZ|Tenbitcounter:TB1|counter_finished 
    Info (332119):    -0.605              -2.975 FiveHzBlink:FHZ|Tenbitcounter:TB2|counter_finished 
    Info (332119):    -0.151              -0.301 arm_sw_n 
    Info (332119):    -0.037              -0.074 panic_sw_n 
Info (332146): Worst-case hold slack is -1.518
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.518             -10.299 clock50 
    Info (332119):     0.045               0.000 FiveHzBlink:FHZ|Tenbitcounter:TB1|counter_finished 
    Info (332119):     0.079               0.000 FiveHzBlink:FHZ|Tenbitcounter:TB2|counter_finished 
    Info (332119):     0.132               0.000 FiveSecondTimer:TS1|Tenbitcounter:TB1|counter_finished 
    Info (332119):     0.168               0.000 panic_sw_n 
    Info (332119):     0.174               0.000 TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB1|counter_finished 
    Info (332119):     0.202               0.000 Tenbitcounter:SD1|counter_finished 
    Info (332119):     0.212               0.000 TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB1|counter_finished 
    Info (332119):     0.215               0.000 Tenbitcounter:SD2|counter_finished 
    Info (332119):     0.231               0.000 arm_sw_n 
    Info (332119):     0.234               0.000 TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB2|counter_finished 
    Info (332119):     0.243               0.000 FiveSecondTimer:TS1|Tenbitcounter:TB2|counter_finished 
    Info (332119):     0.243               0.000 TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB2|counter_finished 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.822
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.822             -30.605 clock50 
    Info (332119):    -0.672              -2.204 arm_sw_n 
    Info (332119):    -0.643              -2.028 panic_sw_n 
    Info (332119):    -0.020              -0.040 Tenbitcounter:SD2|counter_finished 
    Info (332119):    -0.013              -0.065 FiveHzBlink:FHZ|Tenbitcounter:TB2|counter_finished 
    Info (332119):    -0.008              -0.078 TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB1|counter_finished 
    Info (332119):     0.002               0.000 TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB2|counter_finished 
    Info (332119):     0.008               0.000 FiveHzBlink:FHZ|Tenbitcounter:TB1|counter_finished 
    Info (332119):     0.092               0.000 Tenbitcounter:SD1|counter_finished 
    Info (332119):     0.099               0.000 TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB1|counter_finished 
    Info (332119):     0.100               0.000 FiveSecondTimer:TS1|Tenbitcounter:TB2|counter_finished 
    Info (332119):     0.104               0.000 FiveSecondTimer:TS1|Tenbitcounter:TB1|counter_finished 
    Info (332119):     0.137               0.000 TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB2|counter_finished 
Info: Analyzing Fast 1100mV -40C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.917
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.917             -15.018 Tenbitcounter:SD2|counter_finished 
    Info (332119):    -2.978             -73.388 clock50 
    Info (332119):    -1.682             -16.187 FiveSecondTimer:TS1|Tenbitcounter:TB1|counter_finished 
    Info (332119):    -1.532             -13.773 FiveSecondTimer:TS1|Tenbitcounter:TB2|counter_finished 
    Info (332119):    -1.330             -11.965 TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB2|counter_finished 
    Info (332119):    -1.301             -11.705 TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB2|counter_finished 
    Info (332119):    -1.297             -11.787 TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB1|counter_finished 
    Info (332119):    -1.294             -11.114 TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB1|counter_finished 
    Info (332119):    -1.155             -14.406 Tenbitcounter:SD1|counter_finished 
    Info (332119):    -1.150              -9.505 FiveHzBlink:FHZ|Tenbitcounter:TB1|counter_finished 
    Info (332119):    -0.420              -2.079 FiveHzBlink:FHZ|Tenbitcounter:TB2|counter_finished 
    Info (332119):    -0.053              -0.105 arm_sw_n 
    Info (332119):     0.042               0.000 panic_sw_n 
Info (332146): Worst-case hold slack is -1.543
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.543             -12.848 clock50 
    Info (332119):    -0.044              -0.472 FiveHzBlink:FHZ|Tenbitcounter:TB1|counter_finished 
    Info (332119):    -0.013              -0.013 FiveHzBlink:FHZ|Tenbitcounter:TB2|counter_finished 
    Info (332119):     0.074               0.000 FiveSecondTimer:TS1|Tenbitcounter:TB1|counter_finished 
    Info (332119):     0.090               0.000 TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB1|counter_finished 
    Info (332119):     0.118               0.000 TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB1|counter_finished 
    Info (332119):     0.134               0.000 FiveSecondTimer:TS1|Tenbitcounter:TB2|counter_finished 
    Info (332119):     0.141               0.000 Tenbitcounter:SD1|counter_finished 
    Info (332119):     0.144               0.000 panic_sw_n 
    Info (332119):     0.165               0.000 Tenbitcounter:SD2|counter_finished 
    Info (332119):     0.181               0.000 TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB2|counter_finished 
    Info (332119):     0.191               0.000 arm_sw_n 
    Info (332119):     0.203               0.000 TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB2|counter_finished 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.853
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.853             -38.883 clock50 
    Info (332119):    -0.746              -2.556 arm_sw_n 
    Info (332119):    -0.693              -2.341 panic_sw_n 
    Info (332119):     0.036               0.000 TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB1|counter_finished 
    Info (332119):     0.040               0.000 FiveHzBlink:FHZ|Tenbitcounter:TB2|counter_finished 
    Info (332119):     0.051               0.000 Tenbitcounter:SD2|counter_finished 
    Info (332119):     0.053               0.000 TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB2|counter_finished 
    Info (332119):     0.059               0.000 FiveHzBlink:FHZ|Tenbitcounter:TB1|counter_finished 
    Info (332119):     0.111               0.000 TwentySecondTimer:TWS1|TenSecondTimer:TS1|Tenbitcounter:TB1|counter_finished 
    Info (332119):     0.116               0.000 Tenbitcounter:SD1|counter_finished 
    Info (332119):     0.124               0.000 FiveSecondTimer:TS1|Tenbitcounter:TB1|counter_finished 
    Info (332119):     0.131               0.000 FiveSecondTimer:TS1|Tenbitcounter:TB2|counter_finished 
    Info (332119):     0.149               0.000 TwentySecondTimer:TWS1|TenSecondTimer:TS2|Tenbitcounter:TB2|counter_finished 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 5179 megabytes
    Info: Processing ended: Thu Apr 29 16:14:53 2021
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:07


