// Seed: 1985641874
module module_0 (
    output id_0,
    input id_1,
    output id_2,
    input id_3,
    input logic id_4,
    output logic id_5,
    output id_6,
    output id_7,
    input logic id_8,
    input logic id_9,
    output id_10,
    output id_11,
    output id_12,
    input id_13,
    output logic id_14,
    input id_15,
    output id_16,
    input id_17,
    output logic id_18
);
  logic id_19;
  logic id_20, id_21, id_22, id_23;
  type_34(
      {1, 1 !== id_19, (1), 1}, 1, 1
  );
  logic id_24;
  logic id_25;
  logic id_26;
  always @(posedge id_24 or posedge id_1[1 : 1'b0]) begin
    id_26 = id_20;
  end
endmodule
