Microsemi Libero Software
Version: 11.8.0.26
Release: v11.8

Info: The design E:\repos\ECEN5863_HW\HW7\HW7P3\HW7P3\designer\impl1\counter.adb was last
      modified by software version 11.8.0.26.
Opened an existing Libero design
E:\repos\ECEN5863_HW\HW7\HW7P3\HW7P3\designer\impl1\counter.adb.
'BA_NAME' set to 'counter_ba'
'KEEP_EXISTING_PHYSICAL_CONSTRAINTS' set to '1'
'SDC_IMPORT_MERGE' set to '1'
'IDE_DESIGNERVIEW_NAME' set to 'Impl1'
'IDE_DESIGNERVIEW_COUNT' set to '1'
'IDE_DESIGNERVIEW_REV0' set to 'Impl1'
'IDE_DESIGNERVIEW_REVNUM0' set to '1'
'IDE_DESIGNERVIEW_ROOTDIR' set to 'E:\repos\ECEN5863_HW\HW7\HW7P3\HW7P3\designer'
'IDE_DESIGNERVIEW_LASTREV' set to '1'

The Execute Script command succeeded ( 00:00:00 )
***** Layout Variables *********************************************

Mode: TIMING_DRIVEN
Power-driven Layout: OFF
Incremental Placement: OFF
Incremental Route: OFF


Info: I/O Bank Assigner detected (1) out of (6) I/O Bank(s) with locked I/O technologies.

Running I/O Bank Assigner.

I/O Bank Assigner completed successfully.
 

Planning global net placement...


Global net placement completed successfully.

                        o - o - o - o - o - o

Timing-driven Placer Started: Wed Nov 04 17:59:06 2020

Placer Finished: Wed Nov 04 17:59:08 2020
Total Placer CPU Time:     00:00:02

                        o - o - o - o - o - o


Timing-driven Router 
Design: counter                         Started: Wed Nov 04 17:59:11 2020

 
Iterative improvement...

Timing-driven Router completed successfully.

Design: counter                         
Finished: Wed Nov 04 17:59:17 2020
Total CPU Time:     00:00:05            Total Elapsed Time: 00:00:06
Total Memory Usage: 161.4 Mbytes
                        o - o - o - o - o - o

Loading the Timing data for the design.
Finished loading the Timing data.

The Layout command succeeded ( 00:00:17 )
Design closed.

