{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1606484664111 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606484664111 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 27 21:44:23 2020 " "Processing started: Fri Nov 27 21:44:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606484664111 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1606484664111 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lcd_char -c lcd_char " "Command: quartus_map --read_settings_files=on --write_settings_files=off lcd_char -c lcd_char" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1606484664111 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1606484665736 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_char.vhd 2 1 " "Using design file lcd_char.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_char-beh " "Found design unit 1: lcd_char-beh" {  } { { "lcd_char.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/lcd_char.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606484666247 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_char " "Found entity 1: lcd_char" {  } { { "lcd_char.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/lcd_char.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606484666247 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606484666247 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lcd_char " "Elaborating entity \"lcd_char\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1606484666247 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_1KHz lcd_char.vhd(19) " "Verilog HDL or VHDL warning at lcd_char.vhd(19): object \"clk_1KHz\" assigned a value but never read" {  } { { "lcd_char.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/lcd_char.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606484666247 "|lcd_char"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_1MHz lcd_char.vhd(19) " "Verilog HDL or VHDL warning at lcd_char.vhd(19): object \"clk_1MHz\" assigned a value but never read" {  } { { "lcd_char.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/lcd_char.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606484666247 "|lcd_char"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_100hz lcd_char.vhd(19) " "Verilog HDL or VHDL warning at lcd_char.vhd(19): object \"clk_100hz\" assigned a value but never read" {  } { { "lcd_char.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/lcd_char.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606484666247 "|lcd_char"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_1hz lcd_char.vhd(19) " "Verilog HDL or VHDL warning at lcd_char.vhd(19): object \"clk_1hz\" assigned a value but never read" {  } { { "lcd_char.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/lcd_char.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606484666247 "|lcd_char"}
{ "Warning" "WSGN_SEARCH_FILE" "clock_generator.vhd 2 1 " "Using design file clock_generator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_generator-beh " "Found design unit 1: clock_generator-beh" {  } { { "clock_generator.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/clock_generator.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606484666267 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "clock_generator.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/clock_generator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606484666267 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606484666267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:u1 " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:u1\"" {  } { { "lcd_char.vhd" "u1" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/lcd_char.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606484666267 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcdcontrol.vhd 2 1 " "Using design file lcdcontrol.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcdControl-behavioral " "Found design unit 1: lcdControl-behavioral" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/lcdcontrol.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606484666277 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcdControl " "Found entity 1: lcdControl" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/lcdcontrol.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606484666277 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606484666277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcdControl lcdControl:u2 " "Elaborating entity \"lcdControl\" for hierarchy \"lcdControl:u2\"" {  } { { "lcd_char.vhd" "u2" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/lcd_char.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606484666287 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "selectchar lcdcontrol.vhd(119) " "VHDL Signal Declaration warning at lcdcontrol.vhd(119): used explicit default value for signal \"selectchar\" because signal was never assigned a value" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/lcdcontrol.vhd" 119 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1606484666347 "|lcd_char|lcdControl:u2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pos_y_max lcdcontrol.vhd(152) " "Verilog HDL or VHDL warning at lcdcontrol.vhd(152): object \"pos_y_max\" assigned a value but never read" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/lcdcontrol.vhd" 152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606484666347 "|lcd_char|lcdControl:u2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[15..4\] lcdcontrol.vhd(10) " "Output port \"LED\[15..4\]\" at lcdcontrol.vhd(10) has no driver" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/lcdcontrol.vhd" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1606484666347 "|lcd_char|lcdControl:u2"}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_drv.vhd 2 1 " "Using design file lcd_drv.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_DRV-beh " "Found design unit 1: LCD_DRV-beh" {  } { { "lcd_drv.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/lcd_drv.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606484666367 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_DRV " "Found entity 1: LCD_DRV" {  } { { "lcd_drv.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/lcd_drv.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606484666367 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606484666367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_DRV LCD_DRV:u3 " "Elaborating entity \"LCD_DRV\" for hierarchy \"LCD_DRV:u3\"" {  } { { "lcd_char.vhd" "u3" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/lcd_char.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606484666367 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_start lcd_drv.vhd(67) " "Verilog HDL or VHDL warning at lcd_drv.vhd(67): object \"address_start\" assigned a value but never read" {  } { { "lcd_drv.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/lcd_drv.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606484666377 "|lcd_char|LCD_DRV:u3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "disp_color lcd_drv.vhd(68) " "Verilog HDL or VHDL warning at lcd_drv.vhd(68): object \"disp_color\" assigned a value but never read" {  } { { "lcd_drv.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/lcd_drv.vhd" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606484666377 "|lcd_char|LCD_DRV:u3"}
{ "Warning" "WSGN_SEARCH_FILE" "up_mdu5.vhd 2 1 " "Using design file up_mdu5.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 up_mdu5-beh " "Found design unit 1: up_mdu5-beh" {  } { { "up_mdu5.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/up_mdu5.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606484666387 ""} { "Info" "ISGN_ENTITY_NAME" "1 up_mdu5 " "Found entity 1: up_mdu5" {  } { { "up_mdu5.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/up_mdu5.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606484666387 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606484666387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_mdu5 LCD_DRV:u3\|up_mdu5:u0 " "Elaborating entity \"up_mdu5\" for hierarchy \"LCD_DRV:u3\|up_mdu5:u0\"" {  } { { "lcd_drv.vhd" "u0" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/lcd_drv.vhd" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606484666387 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cmd_rom.v 1 1 " "Using design file cmd_rom.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cmd_rom " "Found entity 1: cmd_rom" {  } { { "cmd_rom.v" "" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/cmd_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606484666407 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606484666407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmd_rom LCD_DRV:u3\|cmd_rom:u1 " "Elaborating entity \"cmd_rom\" for hierarchy \"LCD_DRV:u3\|cmd_rom:u1\"" {  } { { "lcd_drv.vhd" "u1" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/lcd_drv.vhd" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606484666407 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "romA.data_a 0 cmd_rom.v(6) " "Net \"romA.data_a\" at cmd_rom.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "cmd_rom.v" "" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/cmd_rom.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1606484666407 "|lcd_char|LCD_DRV:u3|cmd_rom:u1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "romA.waddr_a 0 cmd_rom.v(6) " "Net \"romA.waddr_a\" at cmd_rom.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "cmd_rom.v" "" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/cmd_rom.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1606484666407 "|lcd_char|LCD_DRV:u3|cmd_rom:u1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "romA.we_a 0 cmd_rom.v(6) " "Net \"romA.we_a\" at cmd_rom.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "cmd_rom.v" "" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/cmd_rom.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1606484666407 "|lcd_char|LCD_DRV:u3|cmd_rom:u1"}
{ "Warning" "WSGN_SEARCH_FILE" "raminfr.vhd 2 1 " "Using design file raminfr.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 raminfr-behavioral " "Found design unit 1: raminfr-behavioral" {  } { { "raminfr.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/raminfr.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606484666417 ""} { "Info" "ISGN_ENTITY_NAME" "1 raminfr " "Found entity 1: raminfr" {  } { { "raminfr.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/raminfr.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606484666417 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606484666417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raminfr LCD_DRV:u3\|raminfr:u2 " "Elaborating entity \"raminfr\" for hierarchy \"LCD_DRV:u3\|raminfr:u2\"" {  } { { "lcd_drv.vhd" "u2" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/lcd_drv.vhd" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606484666427 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 85 D:/Quartus/VHDL/Alast_game/lcd_char/db/lcd_char.ram0_cmd_rom_565410ab.hdl.mif " "Memory depth (128) in the design file differs from memory depth (85) in the Memory Initialization File \"D:/Quartus/VHDL/Alast_game/lcd_char/db/lcd_char.ram0_cmd_rom_565410ab.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1606484669436 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "LCD_DRV:u3\|raminfr:u2\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"LCD_DRV:u3\|raminfr:u2\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1606484674425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1606484674425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1606484674425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32768 " "Parameter NUMWORDS_A set to 32768" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1606484674425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1606484674425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1606484674425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1606484674425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1606484674425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1606484674425 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1606484674425 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1606484674425 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcdControl:u2\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcdControl:u2\|Div1\"" {  } { { "lcdcontrol.vhd" "Div1" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/lcdcontrol.vhd" 343 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606484674425 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcdControl:u2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcdControl:u2\|Div0\"" {  } { { "lcdcontrol.vhd" "Div0" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/lcdcontrol.vhd" 343 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606484674425 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1606484674425 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LCD_DRV:u3\|raminfr:u2\|altsyncram:RAM_rtl_0 " "Elaborated megafunction instantiation \"LCD_DRV:u3\|raminfr:u2\|altsyncram:RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606484674476 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LCD_DRV:u3\|raminfr:u2\|altsyncram:RAM_rtl_0 " "Instantiated megafunction \"LCD_DRV:u3\|raminfr:u2\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606484674476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606484674476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606484674476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32768 " "Parameter \"NUMWORDS_A\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606484674476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606484674476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606484674476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606484674476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606484674476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606484674476 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606484674476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fh41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fh41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fh41 " "Found entity 1: altsyncram_fh41" {  } { { "db/altsyncram_fh41.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/db/altsyncram_fh41.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606484674546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606484674546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dra.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dra.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dra " "Found entity 1: decode_dra" {  } { { "db/decode_dra.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/db/decode_dra.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606484674606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606484674606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_67a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_67a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_67a " "Found entity 1: decode_67a" {  } { { "db/decode_67a.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/db/decode_67a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606484674666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606484674666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rlb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rlb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rlb " "Found entity 1: mux_rlb" {  } { { "db/mux_rlb.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/db/mux_rlb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606484674726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606484674726 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcdControl:u2\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"lcdControl:u2\|lpm_divide:Div1\"" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/lcdcontrol.vhd" 343 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606484674756 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcdControl:u2\|lpm_divide:Div1 " "Instantiated megafunction \"lcdControl:u2\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606484674756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606484674756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606484674756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606484674756 ""}  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/lcdcontrol.vhd" 343 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606484674756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_agm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_agm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_agm " "Found entity 1: lpm_divide_agm" {  } { { "db/lpm_divide_agm.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/db/lpm_divide_agm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606484674826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606484674826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606484674846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606484674846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_13f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_13f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_13f " "Found entity 1: alt_u_div_13f" {  } { { "db/alt_u_div_13f.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/db/alt_u_div_13f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606484674866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606484674866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606484674946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606484674946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606484675016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606484675016 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcdControl:u2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"lcdControl:u2\|lpm_divide:Div0\"" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/lcdcontrol.vhd" 343 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606484675026 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcdControl:u2\|lpm_divide:Div0 " "Instantiated megafunction \"lcdControl:u2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606484675026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606484675026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606484675026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606484675026 ""}  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/lcdcontrol.vhd" 343 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606484675026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9gm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9gm " "Found entity 1: lpm_divide_9gm" {  } { { "db/lpm_divide_9gm.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/db/lpm_divide_9gm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606484675096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606484675096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606484675116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606484675116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_v2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_v2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_v2f " "Found entity 1: alt_u_div_v2f" {  } { { "db/alt_u_div_v2f.tdf" "" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/db/alt_u_div_v2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606484675136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606484675136 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1606484675517 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lcd_drv.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/lcd_drv.vhd" 12 -1 0 } } { "lcd_drv.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/lcd_drv.vhd" 13 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1606484675617 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1606484675617 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] VCC " "Pin \"LED\[4\]\" is stuck at VCC" {  } { { "lcd_char.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/lcd_char.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606484676629 "|lcd_char|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] VCC " "Pin \"LED\[5\]\" is stuck at VCC" {  } { { "lcd_char.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/lcd_char.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606484676629 "|lcd_char|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] VCC " "Pin \"LED\[6\]\" is stuck at VCC" {  } { { "lcd_char.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/lcd_char.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606484676629 "|lcd_char|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] VCC " "Pin \"LED\[7\]\" is stuck at VCC" {  } { { "lcd_char.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/lcd_char.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606484676629 "|lcd_char|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BL VCC " "Pin \"BL\" is stuck at VCC" {  } { { "lcd_char.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/lcd_char.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606484676629 "|lcd_char|BL"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1606484676629 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1606484676819 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1606484682233 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606484682233 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1332 " "Implemented 1332 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1606484682403 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1606484682403 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1275 " "Implemented 1275 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1606484682403 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1606484682403 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1606484682403 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4754 " "Peak virtual memory: 4754 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606484682437 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 27 21:44:42 2020 " "Processing ended: Fri Nov 27 21:44:42 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606484682437 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606484682437 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606484682437 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1606484682437 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1606484683435 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606484683445 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 27 21:44:43 2020 " "Processing started: Fri Nov 27 21:44:43 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606484683445 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1606484683445 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lcd_char -c lcd_char " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lcd_char -c lcd_char" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1606484683445 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1606484683515 ""}
{ "Info" "0" "" "Project  = lcd_char" {  } {  } 0 0 "Project  = lcd_char" 0 0 "Fitter" 0 0 1606484683515 ""}
{ "Info" "0" "" "Revision = lcd_char" {  } {  } 0 0 "Revision = lcd_char" 0 0 "Fitter" 0 0 1606484683515 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1606484683625 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lcd_char EP3C16Q240C8 " "Selected device EP3C16Q240C8 for design \"lcd_char\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1606484683635 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606484683675 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606484683675 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606484683675 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1606484683775 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1606484683775 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25Q240C8 " "Device EP3C25Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1606484683965 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40Q240C8 " "Device EP3C40Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1606484683965 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1606484683965 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 12 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 12" {  } { { "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/lcd_char/" { { 0 { 0 ""} 0 2658 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1606484683965 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 14 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 14" {  } { { "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/lcd_char/" { { 0 { 0 ""} 0 2660 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1606484683965 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 23 " "Pin ~ALTERA_DCLK~ is reserved at location 23" {  } { { "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/lcd_char/" { { 0 { 0 ""} 0 2662 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1606484683965 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 24 " "Pin ~ALTERA_DATA0~ is reserved at location 24" {  } { { "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/lcd_char/" { { 0 { 0 ""} 0 2664 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1606484683965 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 162 " "Pin ~ALTERA_nCEO~ is reserved at location 162" {  } { { "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/lcd_char/" { { 0 { 0 ""} 0 2666 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1606484683965 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1606484683965 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1606484683965 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1606484683975 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lcd_char.sdc " "Synopsys Design Constraints File file not found: 'lcd_char.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1606484684762 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1606484684762 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1606484684772 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1606484684772 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1606484684772 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fin~input (placed in PIN 31 (CLK0, DIFFCLK_0p)) " "Automatically promoted node fin~input (placed in PIN 31 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1606484684869 ""}  } { { "lcd_char.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/lcd_char.vhd" 8 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fin~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/lcd_char/" { { 0 { 0 ""} 0 2652 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606484684869 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LCD_DRV:u3\|up_mdu5:u0\|fout  " "Automatically promoted node LCD_DRV:u3\|up_mdu5:u0\|fout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1606484684869 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_DRV:u3\|up_mdu5:u0\|fout~0 " "Destination node LCD_DRV:u3\|up_mdu5:u0\|fout~0" {  } { { "up_mdu5.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/up_mdu5.vhd" 10 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DRV:u3|up_mdu5:u0|fout~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/lcd_char/" { { 0 { 0 ""} 0 2200 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606484684869 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1606484684869 ""}  } { { "up_mdu5.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/up_mdu5.vhd" 10 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DRV:u3|up_mdu5:u0|fout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/lcd_char/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606484684869 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nReset~input (placed in PIN 99 (DIFFIO_B21n, DQS4B/CQ5B,DPCLK4)) " "Automatically promoted node nReset~input (placed in PIN 99 (DIFFIO_B21n, DQS4B/CQ5B,DPCLK4))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1606484684879 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcdControl:u2\|str\[12\]\[13\] " "Destination node lcdControl:u2\|str\[12\]\[13\]" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/lcdcontrol.vhd" 158 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcdControl:u2|str[12][13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/lcd_char/" { { 0 { 0 ""} 0 253 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606484684879 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_DRV:u3\|SDA~1 " "Destination node LCD_DRV:u3\|SDA~1" {  } { { "lcd_drv.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/lcd_drv.vhd" 12 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DRV:u3|SDA~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/lcd_char/" { { 0 { 0 ""} 0 712 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606484684879 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_DRV:u3\|bit_cnt\[2\]~0 " "Destination node LCD_DRV:u3\|bit_cnt\[2\]~0" {  } { { "lcd_drv.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/lcd_drv.vhd" 77 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DRV:u3|bit_cnt[2]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/lcd_char/" { { 0 { 0 ""} 0 926 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606484684879 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_DRV:u3\|fsm_back\[0\]~4 " "Destination node LCD_DRV:u3\|fsm_back\[0\]~4" {  } { { "lcd_drv.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/lcd_drv.vhd" 77 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DRV:u3|fsm_back[0]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/lcd_char/" { { 0 { 0 ""} 0 949 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606484684879 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_DRV:u3\|fsm_back2\[0\]~0 " "Destination node LCD_DRV:u3\|fsm_back2\[0\]~0" {  } { { "lcd_drv.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/lcd_drv.vhd" 77 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DRV:u3|fsm_back2[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/lcd_char/" { { 0 { 0 ""} 0 1005 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606484684879 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_DRV:u3\|hi_lo~1 " "Destination node LCD_DRV:u3\|hi_lo~1" {  } { { "lcd_drv.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/lcd_drv.vhd" 66 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DRV:u3|hi_lo~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/lcd_char/" { { 0 { 0 ""} 0 1042 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606484684879 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_DRV:u3\|fsm_back\[2\]~6 " "Destination node LCD_DRV:u3\|fsm_back\[2\]~6" {  } { { "lcd_drv.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/lcd_drv.vhd" 77 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DRV:u3|fsm_back[2]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/lcd_char/" { { 0 { 0 ""} 0 1070 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606484684879 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_DRV:u3\|fsm_back\[3\]~7 " "Destination node LCD_DRV:u3\|fsm_back\[3\]~7" {  } { { "lcd_drv.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/lcd_drv.vhd" 77 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DRV:u3|fsm_back[3]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/lcd_char/" { { 0 { 0 ""} 0 1076 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606484684879 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_DRV:u3\|we2~0 " "Destination node LCD_DRV:u3\|we2~0" {  } { { "lcd_drv.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/lcd_drv.vhd" 56 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DRV:u3|we2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/lcd_char/" { { 0 { 0 ""} 0 1312 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606484684879 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_DRV:u3\|we2~1 " "Destination node LCD_DRV:u3\|we2~1" {  } { { "lcd_drv.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/lcd_drv.vhd" 56 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DRV:u3|we2~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/lcd_char/" { { 0 { 0 ""} 0 1313 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606484684879 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1606484684879 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1606484684879 ""}  } { { "lcd_char.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/lcd_char/lcd_char.vhd" 8 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nReset~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/lcd_char/" { { 0 { 0 ""} 0 2651 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606484684879 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1606484685191 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1606484685191 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1606484685191 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606484685191 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606484685201 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1606484685201 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1606484685201 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1606484685201 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1606484685536 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1606484685536 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1606484685536 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606484685566 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1606484686266 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606484686647 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1606484686667 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1606484688697 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606484688697 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1606484689098 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "D:/Quartus/VHDL/Alast_game/lcd_char/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1606484690462 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1606484690462 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606484692792 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1606484692802 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1606484692802 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.84 " "Total time spent on timing analysis during the Fitter is 1.84 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1606484692852 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1606484692902 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1606484693285 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1606484693325 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1606484693526 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606484694052 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus/VHDL/Alast_game/lcd_char/output_files/lcd_char.fit.smsg " "Generated suppressed messages file D:/Quartus/VHDL/Alast_game/lcd_char/output_files/lcd_char.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1606484694602 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5554 " "Peak virtual memory: 5554 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606484695087 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 27 21:44:55 2020 " "Processing ended: Fri Nov 27 21:44:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606484695087 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606484695087 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606484695087 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1606484695087 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1606484696022 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606484696022 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 27 21:44:55 2020 " "Processing started: Fri Nov 27 21:44:55 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606484696022 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1606484696022 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lcd_char -c lcd_char " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lcd_char -c lcd_char" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1606484696022 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1606484696773 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1606484696793 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4568 " "Peak virtual memory: 4568 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606484697109 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 27 21:44:57 2020 " "Processing ended: Fri Nov 27 21:44:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606484697109 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606484697109 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606484697109 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1606484697109 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1606484697874 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1606484698450 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606484698450 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 27 21:44:58 2020 " "Processing started: Fri Nov 27 21:44:58 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606484698450 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1606484698450 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lcd_char -c lcd_char " "Command: quartus_sta lcd_char -c lcd_char" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1606484698450 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1606484698550 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1606484698735 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1606484698735 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1606484698785 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1606484698785 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lcd_char.sdc " "Synopsys Design Constraints File file not found: 'lcd_char.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1606484699056 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1606484699056 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LCD_DRV:u3\|up_mdu5:u0\|fout LCD_DRV:u3\|up_mdu5:u0\|fout " "create_clock -period 1.000 -name LCD_DRV:u3\|up_mdu5:u0\|fout LCD_DRV:u3\|up_mdu5:u0\|fout" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1606484699056 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fin fin " "create_clock -period 1.000 -name fin fin" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1606484699056 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1606484699056 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1606484699166 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1606484699166 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1606484699166 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1606484699176 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1606484699248 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1606484699248 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -22.261 " "Worst-case setup slack is -22.261" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606484699251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606484699251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.261     -1432.218 fin  " "  -22.261     -1432.218 fin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606484699251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.973      -386.488 LCD_DRV:u3\|up_mdu5:u0\|fout  " "   -5.973      -386.488 LCD_DRV:u3\|up_mdu5:u0\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606484699251 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606484699251 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.012 " "Worst-case hold slack is -0.012" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606484699260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606484699260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.012        -0.012 fin  " "   -0.012        -0.012 fin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606484699260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435         0.000 LCD_DRV:u3\|up_mdu5:u0\|fout  " "    0.435         0.000 LCD_DRV:u3\|up_mdu5:u0\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606484699260 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606484699260 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1606484699263 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1606484699265 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606484699265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606484699265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -474.366 fin  " "   -3.201      -474.366 fin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606484699265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -130.856 LCD_DRV:u3\|up_mdu5:u0\|fout  " "   -1.487      -130.856 LCD_DRV:u3\|up_mdu5:u0\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606484699265 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606484699265 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1606484699415 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1606484699436 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1606484699906 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1606484700066 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1606484700076 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1606484700076 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -20.433 " "Worst-case setup slack is -20.433" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606484700086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606484700086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.433     -1328.691 fin  " "  -20.433     -1328.691 fin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606484700086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.498      -355.049 LCD_DRV:u3\|up_mdu5:u0\|fout  " "   -5.498      -355.049 LCD_DRV:u3\|up_mdu5:u0\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606484700086 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606484700086 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.006 " "Worst-case hold slack is 0.006" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606484700096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606484700096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.006         0.000 fin  " "    0.006         0.000 fin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606484700096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385         0.000 LCD_DRV:u3\|up_mdu5:u0\|fout  " "    0.385         0.000 LCD_DRV:u3\|up_mdu5:u0\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606484700096 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606484700096 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1606484700096 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1606484700096 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606484700106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606484700106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -474.366 fin  " "   -3.201      -474.366 fin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606484700106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -130.856 LCD_DRV:u3\|up_mdu5:u0\|fout  " "   -1.487      -130.856 LCD_DRV:u3\|up_mdu5:u0\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606484700106 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606484700106 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1606484700276 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1606484700427 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1606484700427 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1606484700427 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.856 " "Worst-case setup slack is -8.856" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606484700437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606484700437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.856      -491.699 fin  " "   -8.856      -491.699 fin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606484700437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.918      -115.775 LCD_DRV:u3\|up_mdu5:u0\|fout  " "   -1.918      -115.775 LCD_DRV:u3\|up_mdu5:u0\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606484700437 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606484700437 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.091 " "Worst-case hold slack is -0.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606484700447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606484700447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.091        -0.091 fin  " "   -0.091        -0.091 fin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606484700447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179         0.000 LCD_DRV:u3\|up_mdu5:u0\|fout  " "    0.179         0.000 LCD_DRV:u3\|up_mdu5:u0\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606484700447 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606484700447 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1606484700457 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1606484700457 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606484700467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606484700467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -255.840 fin  " "   -3.000      -255.840 fin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606484700467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -88.000 LCD_DRV:u3\|up_mdu5:u0\|fout  " "   -1.000       -88.000 LCD_DRV:u3\|up_mdu5:u0\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606484700467 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606484700467 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1606484700877 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1606484700877 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4689 " "Peak virtual memory: 4689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606484701005 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 27 21:45:01 2020 " "Processing ended: Fri Nov 27 21:45:01 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606484701005 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606484701005 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606484701005 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1606484701005 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 34 s " "Quartus II Full Compilation was successful. 0 errors, 34 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1606484701671 ""}
