// Seed: 3590326556
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  always @(id_1 or posedge 1);
  assign id_1 = id_1;
  logic id_4;
endmodule
module module_0 #(
    parameter id_14 = 32'd88,
    parameter id_19 = 32'd57,
    parameter id_4  = 32'd29,
    parameter id_8  = 32'd36
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    _id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    _id_19
);
  inout wire _id_19;
  output wire id_18;
  output logic [7:0] id_17;
  output wire id_16;
  output wire id_15;
  inout wire _id_14;
  output wire id_13;
  input wire id_12;
  input logic [7:0] id_11;
  output wire id_10;
  inout wire id_9;
  input wire _id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  module_0 modCall_1 (
      id_5,
      id_12,
      id_12
  );
  output wire _id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  parameter id_20 = 1;
  assign id_17 = id_12;
  assign id_17[id_19] = -1'b0 == module_1 * -1'b0 - id_11[id_8];
  logic [id_4 : id_14] id_21;
  logic [1 : id_8] id_22;
  ;
endmodule
