  top u_DUT();
          |
xmelab: *W,CUVWSP (./testbench/tb.sv,3|10): 1 output port was not connected:
xmelab: (./testcases/task_export_extern_genericInterfaceModportInst.sv,41): o_a

  top u_DUT();
          |
xmelab: *W,CUVWSI (./testbench/tb.sv,3|10): 2 input ports were not connected:
xmelab: (./testcases/task_export_extern_genericInterfaceModportInst.sv,39): i_a
xmelab: (./testcases/task_export_extern_genericInterfaceModportInst.sv,40): i_b

xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
  always_comb i.adder(i_a,i_b,o_a); // Perform addition operation.
                    |
xmelab: *E,CUVUNF (./testcases/task_export_extern_genericInterfaceModportInst.sv,33|20): Hierarchical name component lookup failed for 'adder' at 'tb.u_DUT.u_M2'.
FAILURE
