
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//ipcrm_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401200 <.init>:
  401200:	stp	x29, x30, [sp, #-16]!
  401204:	mov	x29, sp
  401208:	bl	4015e0 <ferror@plt+0x60>
  40120c:	ldp	x29, x30, [sp], #16
  401210:	ret

Disassembly of section .plt:

0000000000401220 <memcpy@plt-0x20>:
  401220:	stp	x16, x30, [sp, #-16]!
  401224:	adrp	x16, 416000 <ferror@plt+0x14a80>
  401228:	ldr	x17, [x16, #4088]
  40122c:	add	x16, x16, #0xff8
  401230:	br	x17
  401234:	nop
  401238:	nop
  40123c:	nop

0000000000401240 <memcpy@plt>:
  401240:	adrp	x16, 417000 <ferror@plt+0x15a80>
  401244:	ldr	x17, [x16]
  401248:	add	x16, x16, #0x0
  40124c:	br	x17

0000000000401250 <_exit@plt>:
  401250:	adrp	x16, 417000 <ferror@plt+0x15a80>
  401254:	ldr	x17, [x16, #8]
  401258:	add	x16, x16, #0x8
  40125c:	br	x17

0000000000401260 <strtoul@plt>:
  401260:	adrp	x16, 417000 <ferror@plt+0x15a80>
  401264:	ldr	x17, [x16, #16]
  401268:	add	x16, x16, #0x10
  40126c:	br	x17

0000000000401270 <strlen@plt>:
  401270:	adrp	x16, 417000 <ferror@plt+0x15a80>
  401274:	ldr	x17, [x16, #24]
  401278:	add	x16, x16, #0x18
  40127c:	br	x17

0000000000401280 <fputs@plt>:
  401280:	adrp	x16, 417000 <ferror@plt+0x15a80>
  401284:	ldr	x17, [x16, #32]
  401288:	add	x16, x16, #0x20
  40128c:	br	x17

0000000000401290 <exit@plt>:
  401290:	adrp	x16, 417000 <ferror@plt+0x15a80>
  401294:	ldr	x17, [x16, #40]
  401298:	add	x16, x16, #0x28
  40129c:	br	x17

00000000004012a0 <dup@plt>:
  4012a0:	adrp	x16, 417000 <ferror@plt+0x15a80>
  4012a4:	ldr	x17, [x16, #48]
  4012a8:	add	x16, x16, #0x30
  4012ac:	br	x17

00000000004012b0 <strtoimax@plt>:
  4012b0:	adrp	x16, 417000 <ferror@plt+0x15a80>
  4012b4:	ldr	x17, [x16, #56]
  4012b8:	add	x16, x16, #0x38
  4012bc:	br	x17

00000000004012c0 <strtod@plt>:
  4012c0:	adrp	x16, 417000 <ferror@plt+0x15a80>
  4012c4:	ldr	x17, [x16, #64]
  4012c8:	add	x16, x16, #0x40
  4012cc:	br	x17

00000000004012d0 <semctl@plt>:
  4012d0:	adrp	x16, 417000 <ferror@plt+0x15a80>
  4012d4:	ldr	x17, [x16, #72]
  4012d8:	add	x16, x16, #0x48
  4012dc:	br	x17

00000000004012e0 <semget@plt>:
  4012e0:	adrp	x16, 417000 <ferror@plt+0x15a80>
  4012e4:	ldr	x17, [x16, #80]
  4012e8:	add	x16, x16, #0x50
  4012ec:	br	x17

00000000004012f0 <__cxa_atexit@plt>:
  4012f0:	adrp	x16, 417000 <ferror@plt+0x15a80>
  4012f4:	ldr	x17, [x16, #88]
  4012f8:	add	x16, x16, #0x58
  4012fc:	br	x17

0000000000401300 <fputc@plt>:
  401300:	adrp	x16, 417000 <ferror@plt+0x15a80>
  401304:	ldr	x17, [x16, #96]
  401308:	add	x16, x16, #0x60
  40130c:	br	x17

0000000000401310 <snprintf@plt>:
  401310:	adrp	x16, 417000 <ferror@plt+0x15a80>
  401314:	ldr	x17, [x16, #104]
  401318:	add	x16, x16, #0x68
  40131c:	br	x17

0000000000401320 <localeconv@plt>:
  401320:	adrp	x16, 417000 <ferror@plt+0x15a80>
  401324:	ldr	x17, [x16, #112]
  401328:	add	x16, x16, #0x70
  40132c:	br	x17

0000000000401330 <fileno@plt>:
  401330:	adrp	x16, 417000 <ferror@plt+0x15a80>
  401334:	ldr	x17, [x16, #120]
  401338:	add	x16, x16, #0x78
  40133c:	br	x17

0000000000401340 <msgctl@plt>:
  401340:	adrp	x16, 417000 <ferror@plt+0x15a80>
  401344:	ldr	x17, [x16, #128]
  401348:	add	x16, x16, #0x80
  40134c:	br	x17

0000000000401350 <malloc@plt>:
  401350:	adrp	x16, 417000 <ferror@plt+0x15a80>
  401354:	ldr	x17, [x16, #136]
  401358:	add	x16, x16, #0x88
  40135c:	br	x17

0000000000401360 <strncmp@plt>:
  401360:	adrp	x16, 417000 <ferror@plt+0x15a80>
  401364:	ldr	x17, [x16, #144]
  401368:	add	x16, x16, #0x90
  40136c:	br	x17

0000000000401370 <bindtextdomain@plt>:
  401370:	adrp	x16, 417000 <ferror@plt+0x15a80>
  401374:	ldr	x17, [x16, #152]
  401378:	add	x16, x16, #0x98
  40137c:	br	x17

0000000000401380 <__libc_start_main@plt>:
  401380:	adrp	x16, 417000 <ferror@plt+0x15a80>
  401384:	ldr	x17, [x16, #160]
  401388:	add	x16, x16, #0xa0
  40138c:	br	x17

0000000000401390 <fgetc@plt>:
  401390:	adrp	x16, 417000 <ferror@plt+0x15a80>
  401394:	ldr	x17, [x16, #168]
  401398:	add	x16, x16, #0xa8
  40139c:	br	x17

00000000004013a0 <strdup@plt>:
  4013a0:	adrp	x16, 417000 <ferror@plt+0x15a80>
  4013a4:	ldr	x17, [x16, #176]
  4013a8:	add	x16, x16, #0xb0
  4013ac:	br	x17

00000000004013b0 <close@plt>:
  4013b0:	adrp	x16, 417000 <ferror@plt+0x15a80>
  4013b4:	ldr	x17, [x16, #184]
  4013b8:	add	x16, x16, #0xb8
  4013bc:	br	x17

00000000004013c0 <__gmon_start__@plt>:
  4013c0:	adrp	x16, 417000 <ferror@plt+0x15a80>
  4013c4:	ldr	x17, [x16, #192]
  4013c8:	add	x16, x16, #0xc0
  4013cc:	br	x17

00000000004013d0 <strtoumax@plt>:
  4013d0:	adrp	x16, 417000 <ferror@plt+0x15a80>
  4013d4:	ldr	x17, [x16, #200]
  4013d8:	add	x16, x16, #0xc8
  4013dc:	br	x17

00000000004013e0 <abort@plt>:
  4013e0:	adrp	x16, 417000 <ferror@plt+0x15a80>
  4013e4:	ldr	x17, [x16, #208]
  4013e8:	add	x16, x16, #0xd0
  4013ec:	br	x17

00000000004013f0 <textdomain@plt>:
  4013f0:	adrp	x16, 417000 <ferror@plt+0x15a80>
  4013f4:	ldr	x17, [x16, #216]
  4013f8:	add	x16, x16, #0xd8
  4013fc:	br	x17

0000000000401400 <getopt_long@plt>:
  401400:	adrp	x16, 417000 <ferror@plt+0x15a80>
  401404:	ldr	x17, [x16, #224]
  401408:	add	x16, x16, #0xe0
  40140c:	br	x17

0000000000401410 <msgget@plt>:
  401410:	adrp	x16, 417000 <ferror@plt+0x15a80>
  401414:	ldr	x17, [x16, #232]
  401418:	add	x16, x16, #0xe8
  40141c:	br	x17

0000000000401420 <strcmp@plt>:
  401420:	adrp	x16, 417000 <ferror@plt+0x15a80>
  401424:	ldr	x17, [x16, #240]
  401428:	add	x16, x16, #0xf0
  40142c:	br	x17

0000000000401430 <warn@plt>:
  401430:	adrp	x16, 417000 <ferror@plt+0x15a80>
  401434:	ldr	x17, [x16, #248]
  401438:	add	x16, x16, #0xf8
  40143c:	br	x17

0000000000401440 <__ctype_b_loc@plt>:
  401440:	adrp	x16, 417000 <ferror@plt+0x15a80>
  401444:	ldr	x17, [x16, #256]
  401448:	add	x16, x16, #0x100
  40144c:	br	x17

0000000000401450 <shmctl@plt>:
  401450:	adrp	x16, 417000 <ferror@plt+0x15a80>
  401454:	ldr	x17, [x16, #264]
  401458:	add	x16, x16, #0x108
  40145c:	br	x17

0000000000401460 <strtol@plt>:
  401460:	adrp	x16, 417000 <ferror@plt+0x15a80>
  401464:	ldr	x17, [x16, #272]
  401468:	add	x16, x16, #0x110
  40146c:	br	x17

0000000000401470 <free@plt>:
  401470:	adrp	x16, 417000 <ferror@plt+0x15a80>
  401474:	ldr	x17, [x16, #280]
  401478:	add	x16, x16, #0x118
  40147c:	br	x17

0000000000401480 <shmget@plt>:
  401480:	adrp	x16, 417000 <ferror@plt+0x15a80>
  401484:	ldr	x17, [x16, #288]
  401488:	add	x16, x16, #0x120
  40148c:	br	x17

0000000000401490 <vasprintf@plt>:
  401490:	adrp	x16, 417000 <ferror@plt+0x15a80>
  401494:	ldr	x17, [x16, #296]
  401498:	add	x16, x16, #0x128
  40149c:	br	x17

00000000004014a0 <strndup@plt>:
  4014a0:	adrp	x16, 417000 <ferror@plt+0x15a80>
  4014a4:	ldr	x17, [x16, #304]
  4014a8:	add	x16, x16, #0x130
  4014ac:	br	x17

00000000004014b0 <strspn@plt>:
  4014b0:	adrp	x16, 417000 <ferror@plt+0x15a80>
  4014b4:	ldr	x17, [x16, #312]
  4014b8:	add	x16, x16, #0x138
  4014bc:	br	x17

00000000004014c0 <strchr@plt>:
  4014c0:	adrp	x16, 417000 <ferror@plt+0x15a80>
  4014c4:	ldr	x17, [x16, #320]
  4014c8:	add	x16, x16, #0x140
  4014cc:	br	x17

00000000004014d0 <fflush@plt>:
  4014d0:	adrp	x16, 417000 <ferror@plt+0x15a80>
  4014d4:	ldr	x17, [x16, #328]
  4014d8:	add	x16, x16, #0x148
  4014dc:	br	x17

00000000004014e0 <warnx@plt>:
  4014e0:	adrp	x16, 417000 <ferror@plt+0x15a80>
  4014e4:	ldr	x17, [x16, #336]
  4014e8:	add	x16, x16, #0x150
  4014ec:	br	x17

00000000004014f0 <errx@plt>:
  4014f0:	adrp	x16, 417000 <ferror@plt+0x15a80>
  4014f4:	ldr	x17, [x16, #344]
  4014f8:	add	x16, x16, #0x158
  4014fc:	br	x17

0000000000401500 <strcspn@plt>:
  401500:	adrp	x16, 417000 <ferror@plt+0x15a80>
  401504:	ldr	x17, [x16, #352]
  401508:	add	x16, x16, #0x160
  40150c:	br	x17

0000000000401510 <printf@plt>:
  401510:	adrp	x16, 417000 <ferror@plt+0x15a80>
  401514:	ldr	x17, [x16, #360]
  401518:	add	x16, x16, #0x168
  40151c:	br	x17

0000000000401520 <__assert_fail@plt>:
  401520:	adrp	x16, 417000 <ferror@plt+0x15a80>
  401524:	ldr	x17, [x16, #368]
  401528:	add	x16, x16, #0x170
  40152c:	br	x17

0000000000401530 <__errno_location@plt>:
  401530:	adrp	x16, 417000 <ferror@plt+0x15a80>
  401534:	ldr	x17, [x16, #376]
  401538:	add	x16, x16, #0x178
  40153c:	br	x17

0000000000401540 <gettext@plt>:
  401540:	adrp	x16, 417000 <ferror@plt+0x15a80>
  401544:	ldr	x17, [x16, #384]
  401548:	add	x16, x16, #0x180
  40154c:	br	x17

0000000000401550 <fprintf@plt>:
  401550:	adrp	x16, 417000 <ferror@plt+0x15a80>
  401554:	ldr	x17, [x16, #392]
  401558:	add	x16, x16, #0x188
  40155c:	br	x17

0000000000401560 <err@plt>:
  401560:	adrp	x16, 417000 <ferror@plt+0x15a80>
  401564:	ldr	x17, [x16, #400]
  401568:	add	x16, x16, #0x190
  40156c:	br	x17

0000000000401570 <setlocale@plt>:
  401570:	adrp	x16, 417000 <ferror@plt+0x15a80>
  401574:	ldr	x17, [x16, #408]
  401578:	add	x16, x16, #0x198
  40157c:	br	x17

0000000000401580 <ferror@plt>:
  401580:	adrp	x16, 417000 <ferror@plt+0x15a80>
  401584:	ldr	x17, [x16, #416]
  401588:	add	x16, x16, #0x1a0
  40158c:	br	x17

Disassembly of section .text:

0000000000401590 <.text>:
  401590:	mov	x29, #0x0                   	// #0
  401594:	mov	x30, #0x0                   	// #0
  401598:	mov	x5, x0
  40159c:	ldr	x1, [sp]
  4015a0:	add	x2, sp, #0x8
  4015a4:	mov	x6, sp
  4015a8:	movz	x0, #0x0, lsl #48
  4015ac:	movk	x0, #0x0, lsl #32
  4015b0:	movk	x0, #0x40, lsl #16
  4015b4:	movk	x0, #0x23c0
  4015b8:	movz	x3, #0x0, lsl #48
  4015bc:	movk	x3, #0x0, lsl #32
  4015c0:	movk	x3, #0x40, lsl #16
  4015c4:	movk	x3, #0x5520
  4015c8:	movz	x4, #0x0, lsl #48
  4015cc:	movk	x4, #0x0, lsl #32
  4015d0:	movk	x4, #0x40, lsl #16
  4015d4:	movk	x4, #0x55a0
  4015d8:	bl	401380 <__libc_start_main@plt>
  4015dc:	bl	4013e0 <abort@plt>
  4015e0:	adrp	x0, 416000 <ferror@plt+0x14a80>
  4015e4:	ldr	x0, [x0, #4064]
  4015e8:	cbz	x0, 4015f0 <ferror@plt+0x70>
  4015ec:	b	4013c0 <__gmon_start__@plt>
  4015f0:	ret
  4015f4:	stp	x29, x30, [sp, #-32]!
  4015f8:	mov	x29, sp
  4015fc:	adrp	x0, 417000 <ferror@plt+0x15a80>
  401600:	add	x0, x0, #0x1d0
  401604:	str	x0, [sp, #24]
  401608:	ldr	x0, [sp, #24]
  40160c:	str	x0, [sp, #24]
  401610:	ldr	x1, [sp, #24]
  401614:	adrp	x0, 417000 <ferror@plt+0x15a80>
  401618:	add	x0, x0, #0x1d0
  40161c:	cmp	x1, x0
  401620:	b.eq	40165c <ferror@plt+0xdc>  // b.none
  401624:	adrp	x0, 405000 <ferror@plt+0x3a80>
  401628:	add	x0, x0, #0x5d0
  40162c:	ldr	x0, [x0]
  401630:	str	x0, [sp, #16]
  401634:	ldr	x0, [sp, #16]
  401638:	str	x0, [sp, #16]
  40163c:	ldr	x0, [sp, #16]
  401640:	cmp	x0, #0x0
  401644:	b.eq	401660 <ferror@plt+0xe0>  // b.none
  401648:	ldr	x1, [sp, #16]
  40164c:	adrp	x0, 417000 <ferror@plt+0x15a80>
  401650:	add	x0, x0, #0x1d0
  401654:	blr	x1
  401658:	b	401660 <ferror@plt+0xe0>
  40165c:	nop
  401660:	ldp	x29, x30, [sp], #32
  401664:	ret
  401668:	stp	x29, x30, [sp, #-48]!
  40166c:	mov	x29, sp
  401670:	adrp	x0, 417000 <ferror@plt+0x15a80>
  401674:	add	x0, x0, #0x1d0
  401678:	str	x0, [sp, #40]
  40167c:	ldr	x0, [sp, #40]
  401680:	str	x0, [sp, #40]
  401684:	ldr	x1, [sp, #40]
  401688:	adrp	x0, 417000 <ferror@plt+0x15a80>
  40168c:	add	x0, x0, #0x1d0
  401690:	sub	x0, x1, x0
  401694:	asr	x0, x0, #3
  401698:	lsr	x1, x0, #63
  40169c:	add	x0, x1, x0
  4016a0:	asr	x0, x0, #1
  4016a4:	str	x0, [sp, #32]
  4016a8:	ldr	x0, [sp, #32]
  4016ac:	cmp	x0, #0x0
  4016b0:	b.eq	4016f0 <ferror@plt+0x170>  // b.none
  4016b4:	adrp	x0, 405000 <ferror@plt+0x3a80>
  4016b8:	add	x0, x0, #0x5d8
  4016bc:	ldr	x0, [x0]
  4016c0:	str	x0, [sp, #24]
  4016c4:	ldr	x0, [sp, #24]
  4016c8:	str	x0, [sp, #24]
  4016cc:	ldr	x0, [sp, #24]
  4016d0:	cmp	x0, #0x0
  4016d4:	b.eq	4016f4 <ferror@plt+0x174>  // b.none
  4016d8:	ldr	x2, [sp, #24]
  4016dc:	ldr	x1, [sp, #32]
  4016e0:	adrp	x0, 417000 <ferror@plt+0x15a80>
  4016e4:	add	x0, x0, #0x1d0
  4016e8:	blr	x2
  4016ec:	b	4016f4 <ferror@plt+0x174>
  4016f0:	nop
  4016f4:	ldp	x29, x30, [sp], #48
  4016f8:	ret
  4016fc:	stp	x29, x30, [sp, #-16]!
  401700:	mov	x29, sp
  401704:	adrp	x0, 417000 <ferror@plt+0x15a80>
  401708:	add	x0, x0, #0x1f8
  40170c:	ldrb	w0, [x0]
  401710:	and	x0, x0, #0xff
  401714:	cmp	x0, #0x0
  401718:	b.ne	401734 <ferror@plt+0x1b4>  // b.any
  40171c:	bl	4015f4 <ferror@plt+0x74>
  401720:	adrp	x0, 417000 <ferror@plt+0x15a80>
  401724:	add	x0, x0, #0x1f8
  401728:	mov	w1, #0x1                   	// #1
  40172c:	strb	w1, [x0]
  401730:	b	401738 <ferror@plt+0x1b8>
  401734:	nop
  401738:	ldp	x29, x30, [sp], #16
  40173c:	ret
  401740:	stp	x29, x30, [sp, #-16]!
  401744:	mov	x29, sp
  401748:	bl	401668 <ferror@plt+0xe8>
  40174c:	nop
  401750:	ldp	x29, x30, [sp], #16
  401754:	ret
  401758:	stp	x29, x30, [sp, #-48]!
  40175c:	mov	x29, sp
  401760:	str	x0, [sp, #24]
  401764:	bl	401530 <__errno_location@plt>
  401768:	str	wzr, [x0]
  40176c:	ldr	x0, [sp, #24]
  401770:	bl	401580 <ferror@plt>
  401774:	cmp	w0, #0x0
  401778:	b.ne	4017d4 <ferror@plt+0x254>  // b.any
  40177c:	ldr	x0, [sp, #24]
  401780:	bl	4014d0 <fflush@plt>
  401784:	cmp	w0, #0x0
  401788:	b.ne	4017d4 <ferror@plt+0x254>  // b.any
  40178c:	ldr	x0, [sp, #24]
  401790:	bl	401330 <fileno@plt>
  401794:	str	w0, [sp, #44]
  401798:	ldr	w0, [sp, #44]
  40179c:	cmp	w0, #0x0
  4017a0:	b.lt	4017dc <ferror@plt+0x25c>  // b.tstop
  4017a4:	ldr	w0, [sp, #44]
  4017a8:	bl	4012a0 <dup@plt>
  4017ac:	str	w0, [sp, #44]
  4017b0:	ldr	w0, [sp, #44]
  4017b4:	cmp	w0, #0x0
  4017b8:	b.lt	4017dc <ferror@plt+0x25c>  // b.tstop
  4017bc:	ldr	w0, [sp, #44]
  4017c0:	bl	4013b0 <close@plt>
  4017c4:	cmp	w0, #0x0
  4017c8:	b.ne	4017dc <ferror@plt+0x25c>  // b.any
  4017cc:	mov	w0, #0x0                   	// #0
  4017d0:	b	4017fc <ferror@plt+0x27c>
  4017d4:	nop
  4017d8:	b	4017e0 <ferror@plt+0x260>
  4017dc:	nop
  4017e0:	bl	401530 <__errno_location@plt>
  4017e4:	ldr	w0, [x0]
  4017e8:	cmp	w0, #0x9
  4017ec:	b.ne	4017f8 <ferror@plt+0x278>  // b.any
  4017f0:	mov	w0, #0x0                   	// #0
  4017f4:	b	4017fc <ferror@plt+0x27c>
  4017f8:	mov	w0, #0xffffffff            	// #-1
  4017fc:	ldp	x29, x30, [sp], #48
  401800:	ret
  401804:	stp	x29, x30, [sp, #-16]!
  401808:	mov	x29, sp
  40180c:	adrp	x0, 417000 <ferror@plt+0x15a80>
  401810:	add	x0, x0, #0x1e8
  401814:	ldr	x0, [x0]
  401818:	bl	401758 <ferror@plt+0x1d8>
  40181c:	cmp	w0, #0x0
  401820:	b.eq	401870 <ferror@plt+0x2f0>  // b.none
  401824:	bl	401530 <__errno_location@plt>
  401828:	ldr	w0, [x0]
  40182c:	cmp	w0, #0x20
  401830:	b.eq	401870 <ferror@plt+0x2f0>  // b.none
  401834:	bl	401530 <__errno_location@plt>
  401838:	ldr	w0, [x0]
  40183c:	cmp	w0, #0x0
  401840:	b.eq	401858 <ferror@plt+0x2d8>  // b.none
  401844:	adrp	x0, 405000 <ferror@plt+0x3a80>
  401848:	add	x0, x0, #0x5e0
  40184c:	bl	401540 <gettext@plt>
  401850:	bl	401430 <warn@plt>
  401854:	b	401868 <ferror@plt+0x2e8>
  401858:	adrp	x0, 405000 <ferror@plt+0x3a80>
  40185c:	add	x0, x0, #0x5e0
  401860:	bl	401540 <gettext@plt>
  401864:	bl	4014e0 <warnx@plt>
  401868:	mov	w0, #0x1                   	// #1
  40186c:	bl	401250 <_exit@plt>
  401870:	adrp	x0, 417000 <ferror@plt+0x15a80>
  401874:	add	x0, x0, #0x1d0
  401878:	ldr	x0, [x0]
  40187c:	bl	401758 <ferror@plt+0x1d8>
  401880:	cmp	w0, #0x0
  401884:	b.eq	401890 <ferror@plt+0x310>  // b.none
  401888:	mov	w0, #0x1                   	// #1
  40188c:	bl	401250 <_exit@plt>
  401890:	nop
  401894:	ldp	x29, x30, [sp], #16
  401898:	ret
  40189c:	stp	x29, x30, [sp, #-16]!
  4018a0:	mov	x29, sp
  4018a4:	adrp	x0, 401000 <memcpy@plt-0x240>
  4018a8:	add	x0, x0, #0x804
  4018ac:	bl	4055a8 <ferror@plt+0x4028>
  4018b0:	nop
  4018b4:	ldp	x29, x30, [sp], #16
  4018b8:	ret
  4018bc:	stp	x29, x30, [sp, #-48]!
  4018c0:	mov	x29, sp
  4018c4:	str	x19, [sp, #16]
  4018c8:	adrp	x0, 417000 <ferror@plt+0x15a80>
  4018cc:	add	x0, x0, #0x1e8
  4018d0:	ldr	x0, [x0]
  4018d4:	str	x0, [sp, #40]
  4018d8:	adrp	x0, 405000 <ferror@plt+0x3a80>
  4018dc:	add	x0, x0, #0x5f0
  4018e0:	bl	401540 <gettext@plt>
  4018e4:	ldr	x1, [sp, #40]
  4018e8:	bl	401280 <fputs@plt>
  4018ec:	adrp	x0, 405000 <ferror@plt+0x3a80>
  4018f0:	add	x0, x0, #0x600
  4018f4:	bl	401540 <gettext@plt>
  4018f8:	mov	x1, x0
  4018fc:	adrp	x0, 417000 <ferror@plt+0x15a80>
  401900:	add	x0, x0, #0x1f0
  401904:	ldr	x0, [x0]
  401908:	mov	x2, x0
  40190c:	ldr	x0, [sp, #40]
  401910:	bl	401550 <fprintf@plt>
  401914:	ldr	x1, [sp, #40]
  401918:	mov	w0, #0xa                   	// #10
  40191c:	bl	401300 <fputc@plt>
  401920:	adrp	x0, 405000 <ferror@plt+0x3a80>
  401924:	add	x0, x0, #0x630
  401928:	bl	401540 <gettext@plt>
  40192c:	ldr	x1, [sp, #40]
  401930:	bl	401280 <fputs@plt>
  401934:	adrp	x0, 405000 <ferror@plt+0x3a80>
  401938:	add	x0, x0, #0x650
  40193c:	bl	401540 <gettext@plt>
  401940:	ldr	x1, [sp, #40]
  401944:	bl	401280 <fputs@plt>
  401948:	adrp	x0, 405000 <ferror@plt+0x3a80>
  40194c:	add	x0, x0, #0x660
  401950:	bl	401540 <gettext@plt>
  401954:	ldr	x1, [sp, #40]
  401958:	bl	401280 <fputs@plt>
  40195c:	adrp	x0, 405000 <ferror@plt+0x3a80>
  401960:	add	x0, x0, #0x6a0
  401964:	bl	401540 <gettext@plt>
  401968:	ldr	x1, [sp, #40]
  40196c:	bl	401280 <fputs@plt>
  401970:	adrp	x0, 405000 <ferror@plt+0x3a80>
  401974:	add	x0, x0, #0x6e8
  401978:	bl	401540 <gettext@plt>
  40197c:	ldr	x1, [sp, #40]
  401980:	bl	401280 <fputs@plt>
  401984:	adrp	x0, 405000 <ferror@plt+0x3a80>
  401988:	add	x0, x0, #0x720
  40198c:	bl	401540 <gettext@plt>
  401990:	ldr	x1, [sp, #40]
  401994:	bl	401280 <fputs@plt>
  401998:	adrp	x0, 405000 <ferror@plt+0x3a80>
  40199c:	add	x0, x0, #0x760
  4019a0:	bl	401540 <gettext@plt>
  4019a4:	ldr	x1, [sp, #40]
  4019a8:	bl	401280 <fputs@plt>
  4019ac:	adrp	x0, 405000 <ferror@plt+0x3a80>
  4019b0:	add	x0, x0, #0x798
  4019b4:	bl	401540 <gettext@plt>
  4019b8:	ldr	x1, [sp, #40]
  4019bc:	bl	401280 <fputs@plt>
  4019c0:	adrp	x0, 405000 <ferror@plt+0x3a80>
  4019c4:	add	x0, x0, #0x7d0
  4019c8:	bl	401540 <gettext@plt>
  4019cc:	ldr	x1, [sp, #40]
  4019d0:	bl	401280 <fputs@plt>
  4019d4:	adrp	x0, 405000 <ferror@plt+0x3a80>
  4019d8:	add	x0, x0, #0x818
  4019dc:	bl	401540 <gettext@plt>
  4019e0:	ldr	x1, [sp, #40]
  4019e4:	bl	401280 <fputs@plt>
  4019e8:	ldr	x1, [sp, #40]
  4019ec:	mov	w0, #0xa                   	// #10
  4019f0:	bl	401300 <fputc@plt>
  4019f4:	adrp	x0, 405000 <ferror@plt+0x3a80>
  4019f8:	add	x0, x0, #0x850
  4019fc:	bl	401540 <gettext@plt>
  401a00:	mov	x19, x0
  401a04:	adrp	x0, 405000 <ferror@plt+0x3a80>
  401a08:	add	x0, x0, #0x868
  401a0c:	bl	401540 <gettext@plt>
  401a10:	mov	x4, x0
  401a14:	adrp	x0, 405000 <ferror@plt+0x3a80>
  401a18:	add	x3, x0, #0x878
  401a1c:	mov	x2, x19
  401a20:	adrp	x0, 405000 <ferror@plt+0x3a80>
  401a24:	add	x1, x0, #0x888
  401a28:	adrp	x0, 405000 <ferror@plt+0x3a80>
  401a2c:	add	x0, x0, #0x898
  401a30:	bl	401510 <printf@plt>
  401a34:	adrp	x0, 405000 <ferror@plt+0x3a80>
  401a38:	add	x0, x0, #0x8b0
  401a3c:	bl	401540 <gettext@plt>
  401a40:	mov	x2, x0
  401a44:	adrp	x0, 405000 <ferror@plt+0x3a80>
  401a48:	add	x1, x0, #0x8d0
  401a4c:	mov	x0, x2
  401a50:	bl	401510 <printf@plt>
  401a54:	mov	w0, #0x0                   	// #0
  401a58:	bl	401290 <exit@plt>
  401a5c:	stp	x29, x30, [sp, #-64]!
  401a60:	mov	x29, sp
  401a64:	str	w0, [sp, #28]
  401a68:	str	w1, [sp, #24]
  401a6c:	str	w2, [sp, #20]
  401a70:	str	wzr, [sp, #40]
  401a74:	ldr	w0, [sp, #28]
  401a78:	cmp	w0, #0x2
  401a7c:	b.eq	401ae8 <ferror@plt+0x568>  // b.none
  401a80:	ldr	w0, [sp, #28]
  401a84:	cmp	w0, #0x2
  401a88:	b.gt	401b6c <ferror@plt+0x5ec>
  401a8c:	ldr	w0, [sp, #28]
  401a90:	cmp	w0, #0x0
  401a94:	b.eq	401aa8 <ferror@plt+0x528>  // b.none
  401a98:	ldr	w0, [sp, #28]
  401a9c:	cmp	w0, #0x1
  401aa0:	b.eq	401b28 <ferror@plt+0x5a8>  // b.none
  401aa4:	b	401b6c <ferror@plt+0x5ec>
  401aa8:	adrp	x0, 417000 <ferror@plt+0x15a80>
  401aac:	add	x0, x0, #0x1fc
  401ab0:	ldr	w0, [x0]
  401ab4:	cmp	w0, #0x0
  401ab8:	b.eq	401ad0 <ferror@plt+0x550>  // b.none
  401abc:	adrp	x0, 405000 <ferror@plt+0x3a80>
  401ac0:	add	x0, x0, #0x8e0
  401ac4:	bl	401540 <gettext@plt>
  401ac8:	ldr	w1, [sp, #20]
  401acc:	bl	401510 <printf@plt>
  401ad0:	mov	x2, #0x0                   	// #0
  401ad4:	mov	w1, #0x0                   	// #0
  401ad8:	ldr	w0, [sp, #20]
  401adc:	bl	401450 <shmctl@plt>
  401ae0:	str	w0, [sp, #60]
  401ae4:	b	401b7c <ferror@plt+0x5fc>
  401ae8:	adrp	x0, 417000 <ferror@plt+0x15a80>
  401aec:	add	x0, x0, #0x1fc
  401af0:	ldr	w0, [x0]
  401af4:	cmp	w0, #0x0
  401af8:	b.eq	401b10 <ferror@plt+0x590>  // b.none
  401afc:	adrp	x0, 405000 <ferror@plt+0x3a80>
  401b00:	add	x0, x0, #0x908
  401b04:	bl	401540 <gettext@plt>
  401b08:	ldr	w1, [sp, #20]
  401b0c:	bl	401510 <printf@plt>
  401b10:	mov	x2, #0x0                   	// #0
  401b14:	mov	w1, #0x0                   	// #0
  401b18:	ldr	w0, [sp, #20]
  401b1c:	bl	401340 <msgctl@plt>
  401b20:	str	w0, [sp, #60]
  401b24:	b	401b7c <ferror@plt+0x5fc>
  401b28:	adrp	x0, 417000 <ferror@plt+0x15a80>
  401b2c:	add	x0, x0, #0x1fc
  401b30:	ldr	w0, [x0]
  401b34:	cmp	w0, #0x0
  401b38:	b.eq	401b50 <ferror@plt+0x5d0>  // b.none
  401b3c:	adrp	x0, 405000 <ferror@plt+0x3a80>
  401b40:	add	x0, x0, #0x928
  401b44:	bl	401540 <gettext@plt>
  401b48:	ldr	w1, [sp, #20]
  401b4c:	bl	401510 <printf@plt>
  401b50:	ldr	x3, [sp, #40]
  401b54:	mov	w2, #0x0                   	// #0
  401b58:	mov	w1, #0x0                   	// #0
  401b5c:	ldr	w0, [sp, #20]
  401b60:	bl	4012d0 <semctl@plt>
  401b64:	str	w0, [sp, #60]
  401b68:	b	401b7c <ferror@plt+0x5fc>
  401b6c:	adrp	x0, 405000 <ferror@plt+0x3a80>
  401b70:	add	x1, x0, #0x948
  401b74:	mov	w0, #0x1                   	// #1
  401b78:	bl	4014f0 <errx@plt>
  401b7c:	ldr	w0, [sp, #60]
  401b80:	cmp	w0, #0x0
  401b84:	b.ge	401ca8 <ferror@plt+0x728>  // b.tcont
  401b88:	bl	401530 <__errno_location@plt>
  401b8c:	ldr	w0, [x0]
  401b90:	cmp	w0, #0x2b
  401b94:	b.eq	401c20 <ferror@plt+0x6a0>  // b.none
  401b98:	cmp	w0, #0x2b
  401b9c:	b.gt	401c50 <ferror@plt+0x6d0>
  401ba0:	cmp	w0, #0x16
  401ba4:	b.eq	401bf0 <ferror@plt+0x670>  // b.none
  401ba8:	cmp	w0, #0x16
  401bac:	b.gt	401c50 <ferror@plt+0x6d0>
  401bb0:	cmp	w0, #0x1
  401bb4:	b.eq	401bc0 <ferror@plt+0x640>  // b.none
  401bb8:	cmp	w0, #0xd
  401bbc:	b.ne	401c50 <ferror@plt+0x6d0>  // b.any
  401bc0:	ldr	w0, [sp, #24]
  401bc4:	cmp	w0, #0x0
  401bc8:	b.eq	401bdc <ferror@plt+0x65c>  // b.none
  401bcc:	adrp	x0, 405000 <ferror@plt+0x3a80>
  401bd0:	add	x0, x0, #0x960
  401bd4:	bl	401540 <gettext@plt>
  401bd8:	b	401be8 <ferror@plt+0x668>
  401bdc:	adrp	x0, 405000 <ferror@plt+0x3a80>
  401be0:	add	x0, x0, #0x980
  401be4:	bl	401540 <gettext@plt>
  401be8:	str	x0, [sp, #48]
  401bec:	b	401c8c <ferror@plt+0x70c>
  401bf0:	ldr	w0, [sp, #24]
  401bf4:	cmp	w0, #0x0
  401bf8:	b.eq	401c0c <ferror@plt+0x68c>  // b.none
  401bfc:	adrp	x0, 405000 <ferror@plt+0x3a80>
  401c00:	add	x0, x0, #0x9a0
  401c04:	bl	401540 <gettext@plt>
  401c08:	b	401c18 <ferror@plt+0x698>
  401c0c:	adrp	x0, 405000 <ferror@plt+0x3a80>
  401c10:	add	x0, x0, #0x9b0
  401c14:	bl	401540 <gettext@plt>
  401c18:	str	x0, [sp, #48]
  401c1c:	b	401c8c <ferror@plt+0x70c>
  401c20:	ldr	w0, [sp, #24]
  401c24:	cmp	w0, #0x0
  401c28:	b.eq	401c3c <ferror@plt+0x6bc>  // b.none
  401c2c:	adrp	x0, 405000 <ferror@plt+0x3a80>
  401c30:	add	x0, x0, #0x9c0
  401c34:	bl	401540 <gettext@plt>
  401c38:	b	401c48 <ferror@plt+0x6c8>
  401c3c:	adrp	x0, 405000 <ferror@plt+0x3a80>
  401c40:	add	x0, x0, #0x9d8
  401c44:	bl	401540 <gettext@plt>
  401c48:	str	x0, [sp, #48]
  401c4c:	b	401c8c <ferror@plt+0x70c>
  401c50:	ldr	w0, [sp, #24]
  401c54:	cmp	w0, #0x0
  401c58:	b.eq	401c6c <ferror@plt+0x6ec>  // b.none
  401c5c:	adrp	x0, 405000 <ferror@plt+0x3a80>
  401c60:	add	x0, x0, #0x9f0
  401c64:	bl	401540 <gettext@plt>
  401c68:	b	401c78 <ferror@plt+0x6f8>
  401c6c:	adrp	x0, 405000 <ferror@plt+0x3a80>
  401c70:	add	x0, x0, #0xa00
  401c74:	bl	401540 <gettext@plt>
  401c78:	mov	x2, x0
  401c7c:	adrp	x0, 405000 <ferror@plt+0x3a80>
  401c80:	add	x1, x0, #0xa10
  401c84:	mov	w0, #0x1                   	// #1
  401c88:	bl	401560 <err@plt>
  401c8c:	ldr	w2, [sp, #20]
  401c90:	ldr	x1, [sp, #48]
  401c94:	adrp	x0, 405000 <ferror@plt+0x3a80>
  401c98:	add	x0, x0, #0xa18
  401c9c:	bl	4014e0 <warnx@plt>
  401ca0:	mov	w0, #0x1                   	// #1
  401ca4:	b	401cac <ferror@plt+0x72c>
  401ca8:	mov	w0, #0x0                   	// #0
  401cac:	ldp	x29, x30, [sp], #64
  401cb0:	ret
  401cb4:	stp	x29, x30, [sp, #-48]!
  401cb8:	mov	x29, sp
  401cbc:	str	w0, [sp, #28]
  401cc0:	str	w1, [sp, #24]
  401cc4:	str	x2, [sp, #16]
  401cc8:	str	wzr, [sp, #44]
  401ccc:	ldr	x0, [sp, #16]
  401cd0:	ldr	x0, [x0]
  401cd4:	add	x1, sp, #0x20
  401cd8:	mov	w2, #0xa                   	// #10
  401cdc:	bl	401260 <strtoul@plt>
  401ce0:	str	w0, [sp, #40]
  401ce4:	ldr	x0, [sp, #32]
  401ce8:	ldrsb	w0, [x0]
  401cec:	cmp	w0, #0x0
  401cf0:	b.eq	401d28 <ferror@plt+0x7a8>  // b.none
  401cf4:	adrp	x0, 405000 <ferror@plt+0x3a80>
  401cf8:	add	x0, x0, #0xa20
  401cfc:	bl	401540 <gettext@plt>
  401d00:	mov	x2, x0
  401d04:	ldr	x0, [sp, #16]
  401d08:	ldr	x0, [x0]
  401d0c:	mov	x1, x0
  401d10:	mov	x0, x2
  401d14:	bl	4014e0 <warnx@plt>
  401d18:	ldr	w0, [sp, #44]
  401d1c:	add	w0, w0, #0x1
  401d20:	str	w0, [sp, #44]
  401d24:	b	401d4c <ferror@plt+0x7cc>
  401d28:	ldr	w0, [sp, #28]
  401d2c:	ldr	w2, [sp, #40]
  401d30:	mov	w1, #0x0                   	// #0
  401d34:	bl	401a5c <ferror@plt+0x4dc>
  401d38:	cmp	w0, #0x0
  401d3c:	b.eq	401d4c <ferror@plt+0x7cc>  // b.none
  401d40:	ldr	w0, [sp, #44]
  401d44:	add	w0, w0, #0x1
  401d48:	str	w0, [sp, #44]
  401d4c:	ldr	w0, [sp, #24]
  401d50:	sub	w0, w0, #0x1
  401d54:	str	w0, [sp, #24]
  401d58:	ldr	x0, [sp, #16]
  401d5c:	add	x0, x0, #0x8
  401d60:	str	x0, [sp, #16]
  401d64:	ldr	w0, [sp, #24]
  401d68:	cmp	w0, #0x0
  401d6c:	b.ne	401ccc <ferror@plt+0x74c>  // b.any
  401d70:	ldr	w0, [sp, #44]
  401d74:	ldp	x29, x30, [sp], #48
  401d78:	ret
  401d7c:	stp	x29, x30, [sp, #-64]!
  401d80:	mov	x29, sp
  401d84:	str	x19, [sp, #16]
  401d88:	str	w0, [sp, #44]
  401d8c:	str	x1, [sp, #32]
  401d90:	ldr	x0, [sp, #32]
  401d94:	add	x0, x0, #0x8
  401d98:	ldr	x2, [x0]
  401d9c:	adrp	x0, 405000 <ferror@plt+0x3a80>
  401da0:	add	x1, x0, #0xa30
  401da4:	mov	x0, x2
  401da8:	bl	401420 <strcmp@plt>
  401dac:	cmp	w0, #0x0
  401db0:	b.ne	401dbc <ferror@plt+0x83c>  // b.any
  401db4:	str	wzr, [sp, #60]
  401db8:	b	401e24 <ferror@plt+0x8a4>
  401dbc:	ldr	x0, [sp, #32]
  401dc0:	add	x0, x0, #0x8
  401dc4:	ldr	x2, [x0]
  401dc8:	adrp	x0, 405000 <ferror@plt+0x3a80>
  401dcc:	add	x1, x0, #0xa38
  401dd0:	mov	x0, x2
  401dd4:	bl	401420 <strcmp@plt>
  401dd8:	cmp	w0, #0x0
  401ddc:	b.ne	401dec <ferror@plt+0x86c>  // b.any
  401de0:	mov	w0, #0x2                   	// #2
  401de4:	str	w0, [sp, #60]
  401de8:	b	401e24 <ferror@plt+0x8a4>
  401dec:	ldr	x0, [sp, #32]
  401df0:	add	x0, x0, #0x8
  401df4:	ldr	x2, [x0]
  401df8:	adrp	x0, 405000 <ferror@plt+0x3a80>
  401dfc:	add	x1, x0, #0xa40
  401e00:	mov	x0, x2
  401e04:	bl	401420 <strcmp@plt>
  401e08:	cmp	w0, #0x0
  401e0c:	b.ne	401e1c <ferror@plt+0x89c>  // b.any
  401e10:	mov	w0, #0x1                   	// #1
  401e14:	str	w0, [sp, #60]
  401e18:	b	401e24 <ferror@plt+0x8a4>
  401e1c:	mov	w0, #0x0                   	// #0
  401e20:	b	401ebc <ferror@plt+0x93c>
  401e24:	ldr	w0, [sp, #44]
  401e28:	cmp	w0, #0x2
  401e2c:	b.gt	401e7c <ferror@plt+0x8fc>
  401e30:	adrp	x0, 405000 <ferror@plt+0x3a80>
  401e34:	add	x0, x0, #0xa48
  401e38:	bl	401540 <gettext@plt>
  401e3c:	bl	4014e0 <warnx@plt>
  401e40:	adrp	x0, 417000 <ferror@plt+0x15a80>
  401e44:	add	x0, x0, #0x1d0
  401e48:	ldr	x19, [x0]
  401e4c:	adrp	x0, 405000 <ferror@plt+0x3a80>
  401e50:	add	x0, x0, #0xa60
  401e54:	bl	401540 <gettext@plt>
  401e58:	mov	x1, x0
  401e5c:	adrp	x0, 417000 <ferror@plt+0x15a80>
  401e60:	add	x0, x0, #0x1f0
  401e64:	ldr	x0, [x0]
  401e68:	mov	x2, x0
  401e6c:	mov	x0, x19
  401e70:	bl	401550 <fprintf@plt>
  401e74:	mov	w0, #0x1                   	// #1
  401e78:	bl	401290 <exit@plt>
  401e7c:	ldr	w0, [sp, #44]
  401e80:	sub	w1, w0, #0x2
  401e84:	ldr	x0, [sp, #32]
  401e88:	add	x0, x0, #0x10
  401e8c:	mov	x2, x0
  401e90:	ldr	w0, [sp, #60]
  401e94:	bl	401cb4 <ferror@plt+0x734>
  401e98:	cmp	w0, #0x0
  401e9c:	b.eq	401ea8 <ferror@plt+0x928>  // b.none
  401ea0:	mov	w0, #0x1                   	// #1
  401ea4:	bl	401290 <exit@plt>
  401ea8:	adrp	x0, 405000 <ferror@plt+0x3a80>
  401eac:	add	x0, x0, #0xa88
  401eb0:	bl	401540 <gettext@plt>
  401eb4:	bl	401510 <printf@plt>
  401eb8:	mov	w0, #0x1                   	// #1
  401ebc:	ldr	x19, [sp, #16]
  401ec0:	ldp	x29, x30, [sp], #64
  401ec4:	ret
  401ec8:	stp	x29, x30, [sp, #-48]!
  401ecc:	mov	x29, sp
  401ed0:	str	x0, [sp, #24]
  401ed4:	str	x1, [sp, #16]
  401ed8:	str	xzr, [sp, #32]
  401edc:	ldr	x0, [sp, #24]
  401ee0:	cmp	x0, #0x0
  401ee4:	b.eq	401f5c <ferror@plt+0x9dc>  // b.none
  401ee8:	ldr	x0, [sp, #24]
  401eec:	ldrsb	w0, [x0]
  401ef0:	cmp	w0, #0x0
  401ef4:	b.eq	401f5c <ferror@plt+0x9dc>  // b.none
  401ef8:	bl	401530 <__errno_location@plt>
  401efc:	str	wzr, [x0]
  401f00:	add	x0, sp, #0x20
  401f04:	mov	w2, #0x0                   	// #0
  401f08:	mov	x1, x0
  401f0c:	ldr	x0, [sp, #24]
  401f10:	bl	401260 <strtoul@plt>
  401f14:	str	x0, [sp, #40]
  401f18:	bl	401530 <__errno_location@plt>
  401f1c:	ldr	w0, [x0]
  401f20:	cmp	w0, #0x0
  401f24:	b.ne	401f64 <ferror@plt+0x9e4>  // b.any
  401f28:	ldr	x0, [sp, #32]
  401f2c:	ldr	x1, [sp, #24]
  401f30:	cmp	x1, x0
  401f34:	b.eq	401f64 <ferror@plt+0x9e4>  // b.none
  401f38:	ldr	x0, [sp, #32]
  401f3c:	cmp	x0, #0x0
  401f40:	b.eq	401f54 <ferror@plt+0x9d4>  // b.none
  401f44:	ldr	x0, [sp, #32]
  401f48:	ldrsb	w0, [x0]
  401f4c:	cmp	w0, #0x0
  401f50:	b.ne	401f64 <ferror@plt+0x9e4>  // b.any
  401f54:	ldr	x0, [sp, #40]
  401f58:	b	401fa8 <ferror@plt+0xa28>
  401f5c:	nop
  401f60:	b	401f68 <ferror@plt+0x9e8>
  401f64:	nop
  401f68:	bl	401530 <__errno_location@plt>
  401f6c:	ldr	w0, [x0]
  401f70:	cmp	w0, #0x0
  401f74:	b.eq	401f90 <ferror@plt+0xa10>  // b.none
  401f78:	ldr	x3, [sp, #24]
  401f7c:	ldr	x2, [sp, #16]
  401f80:	adrp	x0, 405000 <ferror@plt+0x3a80>
  401f84:	add	x1, x0, #0xaa0
  401f88:	mov	w0, #0x1                   	// #1
  401f8c:	bl	401560 <err@plt>
  401f90:	ldr	x3, [sp, #24]
  401f94:	ldr	x2, [sp, #16]
  401f98:	adrp	x0, 405000 <ferror@plt+0x3a80>
  401f9c:	add	x1, x0, #0xaa0
  401fa0:	mov	w0, #0x1                   	// #1
  401fa4:	bl	4014f0 <errx@plt>
  401fa8:	ldp	x29, x30, [sp], #48
  401fac:	ret
  401fb0:	stp	x29, x30, [sp, #-64]!
  401fb4:	mov	x29, sp
  401fb8:	str	w0, [sp, #28]
  401fbc:	str	x1, [sp, #16]
  401fc0:	adrp	x0, 405000 <ferror@plt+0x3a80>
  401fc4:	add	x1, x0, #0xab0
  401fc8:	ldr	x0, [sp, #16]
  401fcc:	bl	401ec8 <ferror@plt+0x948>
  401fd0:	str	w0, [sp, #44]
  401fd4:	ldr	w0, [sp, #44]
  401fd8:	cmp	w0, #0x0
  401fdc:	b.ne	401ffc <ferror@plt+0xa7c>  // b.any
  401fe0:	adrp	x0, 405000 <ferror@plt+0x3a80>
  401fe4:	add	x0, x0, #0xad0
  401fe8:	bl	401540 <gettext@plt>
  401fec:	ldr	x1, [sp, #16]
  401ff0:	bl	4014e0 <warnx@plt>
  401ff4:	mov	w0, #0xffffffff            	// #-1
  401ff8:	b	402140 <ferror@plt+0xbc0>
  401ffc:	ldr	w0, [sp, #28]
  402000:	cmp	w0, #0x3
  402004:	b.eq	40208c <ferror@plt+0xb0c>  // b.none
  402008:	ldr	w0, [sp, #28]
  40200c:	cmp	w0, #0x3
  402010:	b.hi	402090 <ferror@plt+0xb10>  // b.pmore
  402014:	ldr	w0, [sp, #28]
  402018:	cmp	w0, #0x2
  40201c:	b.eq	402060 <ferror@plt+0xae0>  // b.none
  402020:	ldr	w0, [sp, #28]
  402024:	cmp	w0, #0x2
  402028:	b.hi	402090 <ferror@plt+0xb10>  // b.pmore
  40202c:	ldr	w0, [sp, #28]
  402030:	cmp	w0, #0x0
  402034:	b.eq	402048 <ferror@plt+0xac8>  // b.none
  402038:	ldr	w0, [sp, #28]
  40203c:	cmp	w0, #0x1
  402040:	b.eq	402074 <ferror@plt+0xaf4>  // b.none
  402044:	b	402090 <ferror@plt+0xb10>
  402048:	mov	w2, #0x0                   	// #0
  40204c:	mov	x1, #0x0                   	// #0
  402050:	ldr	w0, [sp, #44]
  402054:	bl	401480 <shmget@plt>
  402058:	str	w0, [sp, #60]
  40205c:	b	4020a0 <ferror@plt+0xb20>
  402060:	mov	w1, #0x0                   	// #0
  402064:	ldr	w0, [sp, #44]
  402068:	bl	401410 <msgget@plt>
  40206c:	str	w0, [sp, #60]
  402070:	b	4020a0 <ferror@plt+0xb20>
  402074:	mov	w2, #0x0                   	// #0
  402078:	mov	w1, #0x0                   	// #0
  40207c:	ldr	w0, [sp, #44]
  402080:	bl	4012e0 <semget@plt>
  402084:	str	w0, [sp, #60]
  402088:	b	4020a0 <ferror@plt+0xb20>
  40208c:	bl	4013e0 <abort@plt>
  402090:	adrp	x0, 405000 <ferror@plt+0x3a80>
  402094:	add	x1, x0, #0x948
  402098:	mov	w0, #0x1                   	// #1
  40209c:	bl	4014f0 <errx@plt>
  4020a0:	ldr	w0, [sp, #60]
  4020a4:	cmp	w0, #0x0
  4020a8:	b.ge	40213c <ferror@plt+0xbbc>  // b.tcont
  4020ac:	bl	401530 <__errno_location@plt>
  4020b0:	ldr	w0, [x0]
  4020b4:	cmp	w0, #0x2b
  4020b8:	b.eq	4020e8 <ferror@plt+0xb68>  // b.none
  4020bc:	cmp	w0, #0x2b
  4020c0:	b.gt	402110 <ferror@plt+0xb90>
  4020c4:	cmp	w0, #0x2
  4020c8:	b.eq	4020fc <ferror@plt+0xb7c>  // b.none
  4020cc:	cmp	w0, #0xd
  4020d0:	b.ne	402110 <ferror@plt+0xb90>  // b.any
  4020d4:	adrp	x0, 405000 <ferror@plt+0x3a80>
  4020d8:	add	x0, x0, #0x960
  4020dc:	bl	401540 <gettext@plt>
  4020e0:	str	x0, [sp, #48]
  4020e4:	b	402128 <ferror@plt+0xba8>
  4020e8:	adrp	x0, 405000 <ferror@plt+0x3a80>
  4020ec:	add	x0, x0, #0x9c0
  4020f0:	bl	401540 <gettext@plt>
  4020f4:	str	x0, [sp, #48]
  4020f8:	b	402128 <ferror@plt+0xba8>
  4020fc:	adrp	x0, 405000 <ferror@plt+0x3a80>
  402100:	add	x0, x0, #0x9a0
  402104:	bl	401540 <gettext@plt>
  402108:	str	x0, [sp, #48]
  40210c:	b	402128 <ferror@plt+0xba8>
  402110:	adrp	x0, 405000 <ferror@plt+0x3a80>
  402114:	add	x0, x0, #0x9f0
  402118:	bl	401540 <gettext@plt>
  40211c:	mov	x1, x0
  402120:	mov	w0, #0x1                   	// #1
  402124:	bl	401560 <err@plt>
  402128:	ldr	x2, [sp, #16]
  40212c:	ldr	x1, [sp, #48]
  402130:	adrp	x0, 405000 <ferror@plt+0x3a80>
  402134:	add	x0, x0, #0xae8
  402138:	bl	4014e0 <warnx@plt>
  40213c:	ldr	w0, [sp, #60]
  402140:	ldp	x29, x30, [sp], #64
  402144:	ret
  402148:	stp	x29, x30, [sp, #-448]!
  40214c:	mov	x29, sp
  402150:	str	w0, [sp, #28]
  402154:	str	wzr, [sp, #444]
  402158:	ldr	w0, [sp, #28]
  40215c:	cmp	w0, #0x0
  402160:	b.eq	402170 <ferror@plt+0xbf0>  // b.none
  402164:	ldr	w0, [sp, #28]
  402168:	cmp	w0, #0x3
  40216c:	b.ne	40221c <ferror@plt+0xc9c>  // b.any
  402170:	add	x0, sp, #0x140
  402174:	mov	x2, x0
  402178:	mov	w1, #0xe                   	// #14
  40217c:	mov	w0, #0x0                   	// #0
  402180:	bl	401450 <shmctl@plt>
  402184:	str	w0, [sp, #436]
  402188:	ldr	w0, [sp, #436]
  40218c:	cmp	w0, #0x0
  402190:	b.ge	4021ac <ferror@plt+0xc2c>  // b.tcont
  402194:	adrp	x0, 405000 <ferror@plt+0x3a80>
  402198:	add	x0, x0, #0xaf0
  40219c:	bl	401540 <gettext@plt>
  4021a0:	mov	x1, x0
  4021a4:	mov	w0, #0x1                   	// #1
  4021a8:	bl	4014f0 <errx@plt>
  4021ac:	str	wzr, [sp, #440]
  4021b0:	b	40220c <ferror@plt+0xc8c>
  4021b4:	add	x0, sp, #0x140
  4021b8:	mov	x2, x0
  4021bc:	mov	w1, #0xd                   	// #13
  4021c0:	ldr	w0, [sp, #440]
  4021c4:	bl	401450 <shmctl@plt>
  4021c8:	str	w0, [sp, #432]
  4021cc:	ldr	w0, [sp, #432]
  4021d0:	cmp	w0, #0x0
  4021d4:	b.lt	4021fc <ferror@plt+0xc7c>  // b.tstop
  4021d8:	ldr	w2, [sp, #432]
  4021dc:	mov	w1, #0x0                   	// #0
  4021e0:	mov	w0, #0x0                   	// #0
  4021e4:	bl	401a5c <ferror@plt+0x4dc>
  4021e8:	mov	w1, w0
  4021ec:	ldr	w0, [sp, #444]
  4021f0:	orr	w0, w0, w1
  4021f4:	str	w0, [sp, #444]
  4021f8:	b	402200 <ferror@plt+0xc80>
  4021fc:	nop
  402200:	ldr	w0, [sp, #440]
  402204:	add	w0, w0, #0x1
  402208:	str	w0, [sp, #440]
  40220c:	ldr	w1, [sp, #440]
  402210:	ldr	w0, [sp, #436]
  402214:	cmp	w1, w0
  402218:	b.le	4021b4 <ferror@plt+0xc34>
  40221c:	ldr	w0, [sp, #28]
  402220:	cmp	w0, #0x1
  402224:	b.eq	402234 <ferror@plt+0xcb4>  // b.none
  402228:	ldr	w0, [sp, #28]
  40222c:	cmp	w0, #0x3
  402230:	b.ne	4022f0 <ferror@plt+0xd70>  // b.any
  402234:	add	x0, sp, #0xc0
  402238:	str	x0, [sp, #184]
  40223c:	ldr	x3, [sp, #184]
  402240:	mov	w2, #0x13                  	// #19
  402244:	mov	w1, #0x0                   	// #0
  402248:	mov	w0, #0x0                   	// #0
  40224c:	bl	4012d0 <semctl@plt>
  402250:	str	w0, [sp, #436]
  402254:	ldr	w0, [sp, #436]
  402258:	cmp	w0, #0x0
  40225c:	b.ge	402278 <ferror@plt+0xcf8>  // b.tcont
  402260:	adrp	x0, 405000 <ferror@plt+0x3a80>
  402264:	add	x0, x0, #0xb18
  402268:	bl	401540 <gettext@plt>
  40226c:	mov	x1, x0
  402270:	mov	w0, #0x1                   	// #1
  402274:	bl	4014f0 <errx@plt>
  402278:	str	wzr, [sp, #440]
  40227c:	b	4022e0 <ferror@plt+0xd60>
  402280:	add	x0, sp, #0xe8
  402284:	str	x0, [sp, #184]
  402288:	ldr	x3, [sp, #184]
  40228c:	mov	w2, #0x12                  	// #18
  402290:	mov	w1, #0x0                   	// #0
  402294:	ldr	w0, [sp, #440]
  402298:	bl	4012d0 <semctl@plt>
  40229c:	str	w0, [sp, #432]
  4022a0:	ldr	w0, [sp, #432]
  4022a4:	cmp	w0, #0x0
  4022a8:	b.lt	4022d0 <ferror@plt+0xd50>  // b.tstop
  4022ac:	ldr	w2, [sp, #432]
  4022b0:	mov	w1, #0x0                   	// #0
  4022b4:	mov	w0, #0x1                   	// #1
  4022b8:	bl	401a5c <ferror@plt+0x4dc>
  4022bc:	mov	w1, w0
  4022c0:	ldr	w0, [sp, #444]
  4022c4:	orr	w0, w0, w1
  4022c8:	str	w0, [sp, #444]
  4022cc:	b	4022d4 <ferror@plt+0xd54>
  4022d0:	nop
  4022d4:	ldr	w0, [sp, #440]
  4022d8:	add	w0, w0, #0x1
  4022dc:	str	w0, [sp, #440]
  4022e0:	ldr	w1, [sp, #440]
  4022e4:	ldr	w0, [sp, #436]
  4022e8:	cmp	w1, w0
  4022ec:	b.le	402280 <ferror@plt+0xd00>
  4022f0:	ldr	w0, [sp, #28]
  4022f4:	cmp	w0, #0x2
  4022f8:	b.eq	402308 <ferror@plt+0xd88>  // b.none
  4022fc:	ldr	w0, [sp, #28]
  402300:	cmp	w0, #0x3
  402304:	b.ne	4023b4 <ferror@plt+0xe34>  // b.any
  402308:	add	x0, sp, #0x20
  40230c:	mov	x2, x0
  402310:	mov	w1, #0xc                   	// #12
  402314:	mov	w0, #0x0                   	// #0
  402318:	bl	401340 <msgctl@plt>
  40231c:	str	w0, [sp, #436]
  402320:	ldr	w0, [sp, #436]
  402324:	cmp	w0, #0x0
  402328:	b.ge	402344 <ferror@plt+0xdc4>  // b.tcont
  40232c:	adrp	x0, 405000 <ferror@plt+0x3a80>
  402330:	add	x0, x0, #0xb40
  402334:	bl	401540 <gettext@plt>
  402338:	mov	x1, x0
  40233c:	mov	w0, #0x1                   	// #1
  402340:	bl	4014f0 <errx@plt>
  402344:	str	wzr, [sp, #440]
  402348:	b	4023a4 <ferror@plt+0xe24>
  40234c:	add	x0, sp, #0x40
  402350:	mov	x2, x0
  402354:	mov	w1, #0xb                   	// #11
  402358:	ldr	w0, [sp, #440]
  40235c:	bl	401340 <msgctl@plt>
  402360:	str	w0, [sp, #432]
  402364:	ldr	w0, [sp, #432]
  402368:	cmp	w0, #0x0
  40236c:	b.lt	402394 <ferror@plt+0xe14>  // b.tstop
  402370:	ldr	w2, [sp, #432]
  402374:	mov	w1, #0x0                   	// #0
  402378:	mov	w0, #0x2                   	// #2
  40237c:	bl	401a5c <ferror@plt+0x4dc>
  402380:	mov	w1, w0
  402384:	ldr	w0, [sp, #444]
  402388:	orr	w0, w0, w1
  40238c:	str	w0, [sp, #444]
  402390:	b	402398 <ferror@plt+0xe18>
  402394:	nop
  402398:	ldr	w0, [sp, #440]
  40239c:	add	w0, w0, #0x1
  4023a0:	str	w0, [sp, #440]
  4023a4:	ldr	w1, [sp, #440]
  4023a8:	ldr	w0, [sp, #436]
  4023ac:	cmp	w1, w0
  4023b0:	b.le	40234c <ferror@plt+0xdcc>
  4023b4:	ldr	w0, [sp, #444]
  4023b8:	ldp	x29, x30, [sp], #448
  4023bc:	ret
  4023c0:	stp	x29, x30, [sp, #-80]!
  4023c4:	mov	x29, sp
  4023c8:	str	x19, [sp, #16]
  4023cc:	str	w0, [sp, #44]
  4023d0:	str	x1, [sp, #32]
  4023d4:	str	wzr, [sp, #76]
  4023d8:	mov	w0, #0xffffffff            	// #-1
  4023dc:	str	w0, [sp, #72]
  4023e0:	str	wzr, [sp, #64]
  4023e4:	mov	w0, #0x3                   	// #3
  4023e8:	str	w0, [sp, #60]
  4023ec:	ldr	w0, [sp, #44]
  4023f0:	cmp	w0, #0x1
  4023f4:	b.ne	402400 <ferror@plt+0xe80>  // b.any
  4023f8:	mov	w0, #0x0                   	// #0
  4023fc:	b	402960 <ferror@plt+0x13e0>
  402400:	adrp	x0, 405000 <ferror@plt+0x3a80>
  402404:	add	x1, x0, #0xb70
  402408:	mov	w0, #0x6                   	// #6
  40240c:	bl	401570 <setlocale@plt>
  402410:	adrp	x0, 405000 <ferror@plt+0x3a80>
  402414:	add	x1, x0, #0xb78
  402418:	adrp	x0, 405000 <ferror@plt+0x3a80>
  40241c:	add	x0, x0, #0xb90
  402420:	bl	401370 <bindtextdomain@plt>
  402424:	adrp	x0, 405000 <ferror@plt+0x3a80>
  402428:	add	x0, x0, #0xb90
  40242c:	bl	4013f0 <textdomain@plt>
  402430:	bl	40189c <ferror@plt+0x31c>
  402434:	ldr	x1, [sp, #32]
  402438:	ldr	w0, [sp, #44]
  40243c:	bl	401d7c <ferror@plt+0x7fc>
  402440:	cmp	w0, #0x0
  402444:	b.eq	402868 <ferror@plt+0x12e8>  // b.none
  402448:	mov	w0, #0x0                   	// #0
  40244c:	b	402960 <ferror@plt+0x13e0>
  402450:	str	wzr, [sp, #68]
  402454:	ldr	w0, [sp, #56]
  402458:	cmp	w0, #0x76
  40245c:	b.eq	4027e0 <ferror@plt+0x1260>  // b.none
  402460:	ldr	w0, [sp, #56]
  402464:	cmp	w0, #0x76
  402468:	b.gt	40282c <ferror@plt+0x12ac>
  40246c:	ldr	w0, [sp, #56]
  402470:	cmp	w0, #0x73
  402474:	b.eq	4026a8 <ferror@plt+0x1128>  // b.none
  402478:	ldr	w0, [sp, #56]
  40247c:	cmp	w0, #0x73
  402480:	b.gt	40282c <ferror@plt+0x12ac>
  402484:	ldr	w0, [sp, #56]
  402488:	cmp	w0, #0x71
  40248c:	b.eq	40260c <ferror@plt+0x108c>  // b.none
  402490:	ldr	w0, [sp, #56]
  402494:	cmp	w0, #0x71
  402498:	b.gt	40282c <ferror@plt+0x12ac>
  40249c:	ldr	w0, [sp, #56]
  4024a0:	cmp	w0, #0x6d
  4024a4:	b.eq	402570 <ferror@plt+0xff0>  // b.none
  4024a8:	ldr	w0, [sp, #56]
  4024ac:	cmp	w0, #0x6d
  4024b0:	b.gt	40282c <ferror@plt+0x12ac>
  4024b4:	ldr	w0, [sp, #56]
  4024b8:	cmp	w0, #0x68
  4024bc:	b.eq	4027f4 <ferror@plt+0x1274>  // b.none
  4024c0:	ldr	w0, [sp, #56]
  4024c4:	cmp	w0, #0x68
  4024c8:	b.gt	40282c <ferror@plt+0x12ac>
  4024cc:	ldr	w0, [sp, #56]
  4024d0:	cmp	w0, #0x61
  4024d4:	b.eq	402704 <ferror@plt+0x1184>  // b.none
  4024d8:	ldr	w0, [sp, #56]
  4024dc:	cmp	w0, #0x61
  4024e0:	b.gt	40282c <ferror@plt+0x12ac>
  4024e4:	ldr	w0, [sp, #56]
  4024e8:	cmp	w0, #0x56
  4024ec:	b.eq	4027f8 <ferror@plt+0x1278>  // b.none
  4024f0:	ldr	w0, [sp, #56]
  4024f4:	cmp	w0, #0x56
  4024f8:	b.gt	40282c <ferror@plt+0x12ac>
  4024fc:	ldr	w0, [sp, #56]
  402500:	cmp	w0, #0x53
  402504:	b.eq	402668 <ferror@plt+0x10e8>  // b.none
  402508:	ldr	w0, [sp, #56]
  40250c:	cmp	w0, #0x53
  402510:	b.gt	40282c <ferror@plt+0x12ac>
  402514:	ldr	w0, [sp, #56]
  402518:	cmp	w0, #0x4d
  40251c:	b.eq	402530 <ferror@plt+0xfb0>  // b.none
  402520:	ldr	w0, [sp, #56]
  402524:	cmp	w0, #0x51
  402528:	b.eq	4025cc <ferror@plt+0x104c>  // b.none
  40252c:	b	40282c <ferror@plt+0x12ac>
  402530:	mov	w0, #0x1                   	// #1
  402534:	str	w0, [sp, #68]
  402538:	adrp	x0, 417000 <ferror@plt+0x15a80>
  40253c:	add	x0, x0, #0x1d8
  402540:	ldr	x0, [x0]
  402544:	mov	x1, x0
  402548:	mov	w0, #0x0                   	// #0
  40254c:	bl	401fb0 <ferror@plt+0xa30>
  402550:	str	w0, [sp, #72]
  402554:	ldr	w0, [sp, #72]
  402558:	cmp	w0, #0x0
  40255c:	b.ge	402570 <ferror@plt+0xff0>  // b.tcont
  402560:	ldr	w0, [sp, #76]
  402564:	add	w0, w0, #0x1
  402568:	str	w0, [sp, #76]
  40256c:	b	402868 <ferror@plt+0x12e8>
  402570:	ldr	w0, [sp, #68]
  402574:	cmp	w0, #0x0
  402578:	b.ne	4025a4 <ferror@plt+0x1024>  // b.any
  40257c:	adrp	x0, 417000 <ferror@plt+0x15a80>
  402580:	add	x0, x0, #0x1d8
  402584:	ldr	x19, [x0]
  402588:	adrp	x0, 405000 <ferror@plt+0x3a80>
  40258c:	add	x0, x0, #0xab0
  402590:	bl	401540 <gettext@plt>
  402594:	mov	x1, x0
  402598:	mov	x0, x19
  40259c:	bl	4035ac <ferror@plt+0x202c>
  4025a0:	str	w0, [sp, #72]
  4025a4:	ldr	w2, [sp, #72]
  4025a8:	ldr	w1, [sp, #68]
  4025ac:	mov	w0, #0x0                   	// #0
  4025b0:	bl	401a5c <ferror@plt+0x4dc>
  4025b4:	cmp	w0, #0x0
  4025b8:	b.eq	402868 <ferror@plt+0x12e8>  // b.none
  4025bc:	ldr	w0, [sp, #76]
  4025c0:	add	w0, w0, #0x1
  4025c4:	str	w0, [sp, #76]
  4025c8:	b	402868 <ferror@plt+0x12e8>
  4025cc:	mov	w0, #0x1                   	// #1
  4025d0:	str	w0, [sp, #68]
  4025d4:	adrp	x0, 417000 <ferror@plt+0x15a80>
  4025d8:	add	x0, x0, #0x1d8
  4025dc:	ldr	x0, [x0]
  4025e0:	mov	x1, x0
  4025e4:	mov	w0, #0x2                   	// #2
  4025e8:	bl	401fb0 <ferror@plt+0xa30>
  4025ec:	str	w0, [sp, #72]
  4025f0:	ldr	w0, [sp, #72]
  4025f4:	cmp	w0, #0x0
  4025f8:	b.ge	40260c <ferror@plt+0x108c>  // b.tcont
  4025fc:	ldr	w0, [sp, #76]
  402600:	add	w0, w0, #0x1
  402604:	str	w0, [sp, #76]
  402608:	b	402868 <ferror@plt+0x12e8>
  40260c:	ldr	w0, [sp, #68]
  402610:	cmp	w0, #0x0
  402614:	b.ne	402640 <ferror@plt+0x10c0>  // b.any
  402618:	adrp	x0, 417000 <ferror@plt+0x15a80>
  40261c:	add	x0, x0, #0x1d8
  402620:	ldr	x19, [x0]
  402624:	adrp	x0, 405000 <ferror@plt+0x3a80>
  402628:	add	x0, x0, #0xab0
  40262c:	bl	401540 <gettext@plt>
  402630:	mov	x1, x0
  402634:	mov	x0, x19
  402638:	bl	4035ac <ferror@plt+0x202c>
  40263c:	str	w0, [sp, #72]
  402640:	ldr	w2, [sp, #72]
  402644:	ldr	w1, [sp, #68]
  402648:	mov	w0, #0x2                   	// #2
  40264c:	bl	401a5c <ferror@plt+0x4dc>
  402650:	cmp	w0, #0x0
  402654:	b.eq	402868 <ferror@plt+0x12e8>  // b.none
  402658:	ldr	w0, [sp, #76]
  40265c:	add	w0, w0, #0x1
  402660:	str	w0, [sp, #76]
  402664:	b	402868 <ferror@plt+0x12e8>
  402668:	mov	w0, #0x1                   	// #1
  40266c:	str	w0, [sp, #68]
  402670:	adrp	x0, 417000 <ferror@plt+0x15a80>
  402674:	add	x0, x0, #0x1d8
  402678:	ldr	x0, [x0]
  40267c:	mov	x1, x0
  402680:	mov	w0, #0x1                   	// #1
  402684:	bl	401fb0 <ferror@plt+0xa30>
  402688:	str	w0, [sp, #72]
  40268c:	ldr	w0, [sp, #72]
  402690:	cmp	w0, #0x0
  402694:	b.ge	4026a8 <ferror@plt+0x1128>  // b.tcont
  402698:	ldr	w0, [sp, #76]
  40269c:	add	w0, w0, #0x1
  4026a0:	str	w0, [sp, #76]
  4026a4:	b	402868 <ferror@plt+0x12e8>
  4026a8:	ldr	w0, [sp, #68]
  4026ac:	cmp	w0, #0x0
  4026b0:	b.ne	4026dc <ferror@plt+0x115c>  // b.any
  4026b4:	adrp	x0, 417000 <ferror@plt+0x15a80>
  4026b8:	add	x0, x0, #0x1d8
  4026bc:	ldr	x19, [x0]
  4026c0:	adrp	x0, 405000 <ferror@plt+0x3a80>
  4026c4:	add	x0, x0, #0xab0
  4026c8:	bl	401540 <gettext@plt>
  4026cc:	mov	x1, x0
  4026d0:	mov	x0, x19
  4026d4:	bl	4035ac <ferror@plt+0x202c>
  4026d8:	str	w0, [sp, #72]
  4026dc:	ldr	w2, [sp, #72]
  4026e0:	ldr	w1, [sp, #68]
  4026e4:	mov	w0, #0x1                   	// #1
  4026e8:	bl	401a5c <ferror@plt+0x4dc>
  4026ec:	cmp	w0, #0x0
  4026f0:	b.eq	402868 <ferror@plt+0x12e8>  // b.none
  4026f4:	ldr	w0, [sp, #76]
  4026f8:	add	w0, w0, #0x1
  4026fc:	str	w0, [sp, #76]
  402700:	b	402868 <ferror@plt+0x12e8>
  402704:	mov	w0, #0x1                   	// #1
  402708:	str	w0, [sp, #64]
  40270c:	adrp	x0, 417000 <ferror@plt+0x15a80>
  402710:	add	x0, x0, #0x1d8
  402714:	ldr	x0, [x0]
  402718:	cmp	x0, #0x0
  40271c:	b.eq	4027d4 <ferror@plt+0x1254>  // b.none
  402720:	adrp	x0, 417000 <ferror@plt+0x15a80>
  402724:	add	x0, x0, #0x1d8
  402728:	ldr	x2, [x0]
  40272c:	adrp	x0, 405000 <ferror@plt+0x3a80>
  402730:	add	x1, x0, #0xa30
  402734:	mov	x0, x2
  402738:	bl	401420 <strcmp@plt>
  40273c:	cmp	w0, #0x0
  402740:	b.ne	40274c <ferror@plt+0x11cc>  // b.any
  402744:	str	wzr, [sp, #60]
  402748:	b	402868 <ferror@plt+0x12e8>
  40274c:	adrp	x0, 417000 <ferror@plt+0x15a80>
  402750:	add	x0, x0, #0x1d8
  402754:	ldr	x2, [x0]
  402758:	adrp	x0, 405000 <ferror@plt+0x3a80>
  40275c:	add	x1, x0, #0xa38
  402760:	mov	x0, x2
  402764:	bl	401420 <strcmp@plt>
  402768:	cmp	w0, #0x0
  40276c:	b.ne	40277c <ferror@plt+0x11fc>  // b.any
  402770:	mov	w0, #0x2                   	// #2
  402774:	str	w0, [sp, #60]
  402778:	b	402868 <ferror@plt+0x12e8>
  40277c:	adrp	x0, 417000 <ferror@plt+0x15a80>
  402780:	add	x0, x0, #0x1d8
  402784:	ldr	x2, [x0]
  402788:	adrp	x0, 405000 <ferror@plt+0x3a80>
  40278c:	add	x1, x0, #0xa40
  402790:	mov	x0, x2
  402794:	bl	401420 <strcmp@plt>
  402798:	cmp	w0, #0x0
  40279c:	b.ne	4027ac <ferror@plt+0x122c>  // b.any
  4027a0:	mov	w0, #0x1                   	// #1
  4027a4:	str	w0, [sp, #60]
  4027a8:	b	402868 <ferror@plt+0x12e8>
  4027ac:	adrp	x0, 405000 <ferror@plt+0x3a80>
  4027b0:	add	x0, x0, #0xba0
  4027b4:	bl	401540 <gettext@plt>
  4027b8:	mov	x1, x0
  4027bc:	adrp	x0, 417000 <ferror@plt+0x15a80>
  4027c0:	add	x0, x0, #0x1d8
  4027c4:	ldr	x0, [x0]
  4027c8:	mov	x2, x0
  4027cc:	mov	w0, #0x1                   	// #1
  4027d0:	bl	4014f0 <errx@plt>
  4027d4:	mov	w0, #0x3                   	// #3
  4027d8:	str	w0, [sp, #60]
  4027dc:	b	402868 <ferror@plt+0x12e8>
  4027e0:	adrp	x0, 417000 <ferror@plt+0x15a80>
  4027e4:	add	x0, x0, #0x1fc
  4027e8:	mov	w1, #0x1                   	// #1
  4027ec:	str	w1, [x0]
  4027f0:	b	402868 <ferror@plt+0x12e8>
  4027f4:	bl	4018bc <ferror@plt+0x33c>
  4027f8:	adrp	x0, 405000 <ferror@plt+0x3a80>
  4027fc:	add	x0, x0, #0xbb8
  402800:	bl	401540 <gettext@plt>
  402804:	mov	x3, x0
  402808:	adrp	x0, 417000 <ferror@plt+0x15a80>
  40280c:	add	x0, x0, #0x1f0
  402810:	ldr	x1, [x0]
  402814:	adrp	x0, 405000 <ferror@plt+0x3a80>
  402818:	add	x2, x0, #0xbc8
  40281c:	mov	x0, x3
  402820:	bl	401510 <printf@plt>
  402824:	mov	w0, #0x0                   	// #0
  402828:	bl	401290 <exit@plt>
  40282c:	adrp	x0, 417000 <ferror@plt+0x15a80>
  402830:	add	x0, x0, #0x1d0
  402834:	ldr	x19, [x0]
  402838:	adrp	x0, 405000 <ferror@plt+0x3a80>
  40283c:	add	x0, x0, #0xa60
  402840:	bl	401540 <gettext@plt>
  402844:	mov	x1, x0
  402848:	adrp	x0, 417000 <ferror@plt+0x15a80>
  40284c:	add	x0, x0, #0x1f0
  402850:	ldr	x0, [x0]
  402854:	mov	x2, x0
  402858:	mov	x0, x19
  40285c:	bl	401550 <fprintf@plt>
  402860:	mov	w0, #0x1                   	// #1
  402864:	bl	401290 <exit@plt>
  402868:	mov	x4, #0x0                   	// #0
  40286c:	adrp	x0, 405000 <ferror@plt+0x3a80>
  402870:	add	x3, x0, #0xc78
  402874:	adrp	x0, 405000 <ferror@plt+0x3a80>
  402878:	add	x2, x0, #0xbe0
  40287c:	ldr	x1, [sp, #32]
  402880:	ldr	w0, [sp, #44]
  402884:	bl	401400 <getopt_long@plt>
  402888:	str	w0, [sp, #56]
  40288c:	ldr	w0, [sp, #56]
  402890:	cmn	w0, #0x1
  402894:	b.ne	402450 <ferror@plt+0xed0>  // b.any
  402898:	ldr	w0, [sp, #64]
  40289c:	cmp	w0, #0x0
  4028a0:	b.eq	4028c0 <ferror@plt+0x1340>  // b.none
  4028a4:	ldr	w0, [sp, #60]
  4028a8:	bl	402148 <ferror@plt+0xbc8>
  4028ac:	cmp	w0, #0x0
  4028b0:	b.eq	4028c0 <ferror@plt+0x1340>  // b.none
  4028b4:	ldr	w0, [sp, #76]
  4028b8:	add	w0, w0, #0x1
  4028bc:	str	w0, [sp, #76]
  4028c0:	adrp	x0, 417000 <ferror@plt+0x15a80>
  4028c4:	add	x0, x0, #0x1e0
  4028c8:	ldr	w0, [x0]
  4028cc:	ldr	w1, [sp, #44]
  4028d0:	cmp	w1, w0
  4028d4:	b.le	402950 <ferror@plt+0x13d0>
  4028d8:	adrp	x0, 405000 <ferror@plt+0x3a80>
  4028dc:	add	x0, x0, #0xba0
  4028e0:	bl	401540 <gettext@plt>
  4028e4:	mov	x2, x0
  4028e8:	adrp	x0, 417000 <ferror@plt+0x15a80>
  4028ec:	add	x0, x0, #0x1e0
  4028f0:	ldr	w0, [x0]
  4028f4:	sxtw	x0, w0
  4028f8:	lsl	x0, x0, #3
  4028fc:	ldr	x1, [sp, #32]
  402900:	add	x0, x1, x0
  402904:	ldr	x0, [x0]
  402908:	mov	x1, x0
  40290c:	mov	x0, x2
  402910:	bl	4014e0 <warnx@plt>
  402914:	adrp	x0, 417000 <ferror@plt+0x15a80>
  402918:	add	x0, x0, #0x1d0
  40291c:	ldr	x19, [x0]
  402920:	adrp	x0, 405000 <ferror@plt+0x3a80>
  402924:	add	x0, x0, #0xa60
  402928:	bl	401540 <gettext@plt>
  40292c:	mov	x1, x0
  402930:	adrp	x0, 417000 <ferror@plt+0x15a80>
  402934:	add	x0, x0, #0x1f0
  402938:	ldr	x0, [x0]
  40293c:	mov	x2, x0
  402940:	mov	x0, x19
  402944:	bl	401550 <fprintf@plt>
  402948:	mov	w0, #0x1                   	// #1
  40294c:	bl	401290 <exit@plt>
  402950:	ldr	w0, [sp, #76]
  402954:	cmp	w0, #0x0
  402958:	cset	w0, ne  // ne = any
  40295c:	and	w0, w0, #0xff
  402960:	ldr	x19, [sp, #16]
  402964:	ldp	x29, x30, [sp], #80
  402968:	ret
  40296c:	sub	sp, sp, #0x10
  402970:	str	w0, [sp, #12]
  402974:	adrp	x0, 417000 <ferror@plt+0x15a80>
  402978:	add	x0, x0, #0x1b8
  40297c:	ldr	w1, [sp, #12]
  402980:	str	w1, [x0]
  402984:	nop
  402988:	add	sp, sp, #0x10
  40298c:	ret
  402990:	sub	sp, sp, #0x10
  402994:	str	x0, [sp, #8]
  402998:	str	w1, [sp, #4]
  40299c:	str	w2, [sp]
  4029a0:	b	4029f0 <ferror@plt+0x1470>
  4029a4:	ldr	x0, [sp, #8]
  4029a8:	ldr	x1, [x0]
  4029ac:	ldrsw	x0, [sp, #4]
  4029b0:	mov	x2, #0x0                   	// #0
  4029b4:	umulh	x0, x1, x0
  4029b8:	cmp	x0, #0x0
  4029bc:	b.eq	4029c4 <ferror@plt+0x1444>  // b.none
  4029c0:	mov	x2, #0x1                   	// #1
  4029c4:	mov	x0, x2
  4029c8:	cmp	x0, #0x0
  4029cc:	b.eq	4029d8 <ferror@plt+0x1458>  // b.none
  4029d0:	mov	w0, #0xffffffde            	// #-34
  4029d4:	b	402a08 <ferror@plt+0x1488>
  4029d8:	ldr	x0, [sp, #8]
  4029dc:	ldr	x1, [x0]
  4029e0:	ldrsw	x0, [sp, #4]
  4029e4:	mul	x1, x1, x0
  4029e8:	ldr	x0, [sp, #8]
  4029ec:	str	x1, [x0]
  4029f0:	ldr	w0, [sp]
  4029f4:	sub	w1, w0, #0x1
  4029f8:	str	w1, [sp]
  4029fc:	cmp	w0, #0x0
  402a00:	b.ne	4029a4 <ferror@plt+0x1424>  // b.any
  402a04:	mov	w0, #0x0                   	// #0
  402a08:	add	sp, sp, #0x10
  402a0c:	ret
  402a10:	stp	x29, x30, [sp, #-192]!
  402a14:	mov	x29, sp
  402a18:	str	x0, [sp, #40]
  402a1c:	str	x1, [sp, #32]
  402a20:	str	x2, [sp, #24]
  402a24:	str	xzr, [sp, #176]
  402a28:	mov	w0, #0x400                 	// #1024
  402a2c:	str	w0, [sp, #172]
  402a30:	str	wzr, [sp, #168]
  402a34:	str	wzr, [sp, #164]
  402a38:	str	wzr, [sp, #160]
  402a3c:	ldr	x0, [sp, #32]
  402a40:	str	xzr, [x0]
  402a44:	ldr	x0, [sp, #40]
  402a48:	cmp	x0, #0x0
  402a4c:	b.eq	402a60 <ferror@plt+0x14e0>  // b.none
  402a50:	ldr	x0, [sp, #40]
  402a54:	ldrsb	w0, [x0]
  402a58:	cmp	w0, #0x0
  402a5c:	b.ne	402a6c <ferror@plt+0x14ec>  // b.any
  402a60:	mov	w0, #0xffffffea            	// #-22
  402a64:	str	w0, [sp, #168]
  402a68:	b	403054 <ferror@plt+0x1ad4>
  402a6c:	ldr	x0, [sp, #40]
  402a70:	str	x0, [sp, #184]
  402a74:	b	402a84 <ferror@plt+0x1504>
  402a78:	ldr	x0, [sp, #184]
  402a7c:	add	x0, x0, #0x1
  402a80:	str	x0, [sp, #184]
  402a84:	bl	401440 <__ctype_b_loc@plt>
  402a88:	ldr	x1, [x0]
  402a8c:	ldr	x0, [sp, #184]
  402a90:	ldrsb	w0, [x0]
  402a94:	and	w0, w0, #0xff
  402a98:	and	x0, x0, #0xff
  402a9c:	lsl	x0, x0, #1
  402aa0:	add	x0, x1, x0
  402aa4:	ldrh	w0, [x0]
  402aa8:	and	w0, w0, #0x2000
  402aac:	cmp	w0, #0x0
  402ab0:	b.ne	402a78 <ferror@plt+0x14f8>  // b.any
  402ab4:	ldr	x0, [sp, #184]
  402ab8:	ldrsb	w0, [x0]
  402abc:	cmp	w0, #0x2d
  402ac0:	b.ne	402ad0 <ferror@plt+0x1550>  // b.any
  402ac4:	mov	w0, #0xffffffea            	// #-22
  402ac8:	str	w0, [sp, #168]
  402acc:	b	403054 <ferror@plt+0x1ad4>
  402ad0:	bl	401530 <__errno_location@plt>
  402ad4:	str	wzr, [x0]
  402ad8:	str	xzr, [sp, #72]
  402adc:	add	x0, sp, #0x48
  402ae0:	mov	w2, #0x0                   	// #0
  402ae4:	mov	x1, x0
  402ae8:	ldr	x0, [sp, #40]
  402aec:	bl	4013d0 <strtoumax@plt>
  402af0:	str	x0, [sp, #64]
  402af4:	ldr	x0, [sp, #72]
  402af8:	ldr	x1, [sp, #40]
  402afc:	cmp	x1, x0
  402b00:	b.eq	402b2c <ferror@plt+0x15ac>  // b.none
  402b04:	bl	401530 <__errno_location@plt>
  402b08:	ldr	w0, [x0]
  402b0c:	cmp	w0, #0x0
  402b10:	b.eq	402b58 <ferror@plt+0x15d8>  // b.none
  402b14:	ldr	x0, [sp, #64]
  402b18:	cmn	x0, #0x1
  402b1c:	b.eq	402b2c <ferror@plt+0x15ac>  // b.none
  402b20:	ldr	x0, [sp, #64]
  402b24:	cmp	x0, #0x0
  402b28:	b.ne	402b58 <ferror@plt+0x15d8>  // b.any
  402b2c:	bl	401530 <__errno_location@plt>
  402b30:	ldr	w0, [x0]
  402b34:	cmp	w0, #0x0
  402b38:	b.eq	402b4c <ferror@plt+0x15cc>  // b.none
  402b3c:	bl	401530 <__errno_location@plt>
  402b40:	ldr	w0, [x0]
  402b44:	neg	w0, w0
  402b48:	b	402b50 <ferror@plt+0x15d0>
  402b4c:	mov	w0, #0xffffffea            	// #-22
  402b50:	str	w0, [sp, #168]
  402b54:	b	403054 <ferror@plt+0x1ad4>
  402b58:	ldr	x0, [sp, #72]
  402b5c:	cmp	x0, #0x0
  402b60:	b.eq	40303c <ferror@plt+0x1abc>  // b.none
  402b64:	ldr	x0, [sp, #72]
  402b68:	ldrsb	w0, [x0]
  402b6c:	cmp	w0, #0x0
  402b70:	b.eq	40303c <ferror@plt+0x1abc>  // b.none
  402b74:	ldr	x0, [sp, #72]
  402b78:	str	x0, [sp, #184]
  402b7c:	ldr	x0, [sp, #184]
  402b80:	add	x0, x0, #0x1
  402b84:	ldrsb	w0, [x0]
  402b88:	cmp	w0, #0x69
  402b8c:	b.ne	402bd8 <ferror@plt+0x1658>  // b.any
  402b90:	ldr	x0, [sp, #184]
  402b94:	add	x0, x0, #0x2
  402b98:	ldrsb	w0, [x0]
  402b9c:	cmp	w0, #0x42
  402ba0:	b.eq	402bb8 <ferror@plt+0x1638>  // b.none
  402ba4:	ldr	x0, [sp, #184]
  402ba8:	add	x0, x0, #0x2
  402bac:	ldrsb	w0, [x0]
  402bb0:	cmp	w0, #0x62
  402bb4:	b.ne	402bd8 <ferror@plt+0x1658>  // b.any
  402bb8:	ldr	x0, [sp, #184]
  402bbc:	add	x0, x0, #0x3
  402bc0:	ldrsb	w0, [x0]
  402bc4:	cmp	w0, #0x0
  402bc8:	b.ne	402bd8 <ferror@plt+0x1658>  // b.any
  402bcc:	mov	w0, #0x400                 	// #1024
  402bd0:	str	w0, [sp, #172]
  402bd4:	b	402e10 <ferror@plt+0x1890>
  402bd8:	ldr	x0, [sp, #184]
  402bdc:	add	x0, x0, #0x1
  402be0:	ldrsb	w0, [x0]
  402be4:	cmp	w0, #0x42
  402be8:	b.eq	402c00 <ferror@plt+0x1680>  // b.none
  402bec:	ldr	x0, [sp, #184]
  402bf0:	add	x0, x0, #0x1
  402bf4:	ldrsb	w0, [x0]
  402bf8:	cmp	w0, #0x62
  402bfc:	b.ne	402c20 <ferror@plt+0x16a0>  // b.any
  402c00:	ldr	x0, [sp, #184]
  402c04:	add	x0, x0, #0x2
  402c08:	ldrsb	w0, [x0]
  402c0c:	cmp	w0, #0x0
  402c10:	b.ne	402c20 <ferror@plt+0x16a0>  // b.any
  402c14:	mov	w0, #0x3e8                 	// #1000
  402c18:	str	w0, [sp, #172]
  402c1c:	b	402e10 <ferror@plt+0x1890>
  402c20:	ldr	x0, [sp, #184]
  402c24:	add	x0, x0, #0x1
  402c28:	ldrsb	w0, [x0]
  402c2c:	cmp	w0, #0x0
  402c30:	b.eq	402e10 <ferror@plt+0x1890>  // b.none
  402c34:	bl	401320 <localeconv@plt>
  402c38:	str	x0, [sp, #128]
  402c3c:	ldr	x0, [sp, #128]
  402c40:	cmp	x0, #0x0
  402c44:	b.eq	402c54 <ferror@plt+0x16d4>  // b.none
  402c48:	ldr	x0, [sp, #128]
  402c4c:	ldr	x0, [x0]
  402c50:	b	402c58 <ferror@plt+0x16d8>
  402c54:	mov	x0, #0x0                   	// #0
  402c58:	str	x0, [sp, #120]
  402c5c:	ldr	x0, [sp, #120]
  402c60:	cmp	x0, #0x0
  402c64:	b.eq	402c74 <ferror@plt+0x16f4>  // b.none
  402c68:	ldr	x0, [sp, #120]
  402c6c:	bl	401270 <strlen@plt>
  402c70:	b	402c78 <ferror@plt+0x16f8>
  402c74:	mov	x0, #0x0                   	// #0
  402c78:	str	x0, [sp, #112]
  402c7c:	ldr	x0, [sp, #176]
  402c80:	cmp	x0, #0x0
  402c84:	b.ne	402e04 <ferror@plt+0x1884>  // b.any
  402c88:	ldr	x0, [sp, #184]
  402c8c:	ldrsb	w0, [x0]
  402c90:	cmp	w0, #0x0
  402c94:	b.eq	402e04 <ferror@plt+0x1884>  // b.none
  402c98:	ldr	x0, [sp, #120]
  402c9c:	cmp	x0, #0x0
  402ca0:	b.eq	402e04 <ferror@plt+0x1884>  // b.none
  402ca4:	ldr	x2, [sp, #112]
  402ca8:	ldr	x1, [sp, #184]
  402cac:	ldr	x0, [sp, #120]
  402cb0:	bl	401360 <strncmp@plt>
  402cb4:	cmp	w0, #0x0
  402cb8:	b.ne	402e04 <ferror@plt+0x1884>  // b.any
  402cbc:	ldr	x1, [sp, #184]
  402cc0:	ldr	x0, [sp, #112]
  402cc4:	add	x0, x1, x0
  402cc8:	str	x0, [sp, #104]
  402ccc:	ldr	x0, [sp, #104]
  402cd0:	str	x0, [sp, #184]
  402cd4:	b	402cf0 <ferror@plt+0x1770>
  402cd8:	ldr	w0, [sp, #160]
  402cdc:	add	w0, w0, #0x1
  402ce0:	str	w0, [sp, #160]
  402ce4:	ldr	x0, [sp, #184]
  402ce8:	add	x0, x0, #0x1
  402cec:	str	x0, [sp, #184]
  402cf0:	ldr	x0, [sp, #184]
  402cf4:	ldrsb	w0, [x0]
  402cf8:	cmp	w0, #0x30
  402cfc:	b.eq	402cd8 <ferror@plt+0x1758>  // b.none
  402d00:	ldr	x0, [sp, #184]
  402d04:	str	x0, [sp, #104]
  402d08:	bl	401440 <__ctype_b_loc@plt>
  402d0c:	ldr	x1, [x0]
  402d10:	ldr	x0, [sp, #104]
  402d14:	ldrsb	w0, [x0]
  402d18:	sxtb	x0, w0
  402d1c:	lsl	x0, x0, #1
  402d20:	add	x0, x1, x0
  402d24:	ldrh	w0, [x0]
  402d28:	and	w0, w0, #0x800
  402d2c:	cmp	w0, #0x0
  402d30:	b.eq	402dbc <ferror@plt+0x183c>  // b.none
  402d34:	bl	401530 <__errno_location@plt>
  402d38:	str	wzr, [x0]
  402d3c:	str	xzr, [sp, #72]
  402d40:	add	x0, sp, #0x48
  402d44:	mov	w2, #0x0                   	// #0
  402d48:	mov	x1, x0
  402d4c:	ldr	x0, [sp, #104]
  402d50:	bl	4013d0 <strtoumax@plt>
  402d54:	str	x0, [sp, #176]
  402d58:	ldr	x0, [sp, #72]
  402d5c:	ldr	x1, [sp, #104]
  402d60:	cmp	x1, x0
  402d64:	b.eq	402d90 <ferror@plt+0x1810>  // b.none
  402d68:	bl	401530 <__errno_location@plt>
  402d6c:	ldr	w0, [x0]
  402d70:	cmp	w0, #0x0
  402d74:	b.eq	402dc4 <ferror@plt+0x1844>  // b.none
  402d78:	ldr	x0, [sp, #176]
  402d7c:	cmn	x0, #0x1
  402d80:	b.eq	402d90 <ferror@plt+0x1810>  // b.none
  402d84:	ldr	x0, [sp, #176]
  402d88:	cmp	x0, #0x0
  402d8c:	b.ne	402dc4 <ferror@plt+0x1844>  // b.any
  402d90:	bl	401530 <__errno_location@plt>
  402d94:	ldr	w0, [x0]
  402d98:	cmp	w0, #0x0
  402d9c:	b.eq	402db0 <ferror@plt+0x1830>  // b.none
  402da0:	bl	401530 <__errno_location@plt>
  402da4:	ldr	w0, [x0]
  402da8:	neg	w0, w0
  402dac:	b	402db4 <ferror@plt+0x1834>
  402db0:	mov	w0, #0xffffffea            	// #-22
  402db4:	str	w0, [sp, #168]
  402db8:	b	403054 <ferror@plt+0x1ad4>
  402dbc:	ldr	x0, [sp, #184]
  402dc0:	str	x0, [sp, #72]
  402dc4:	ldr	x0, [sp, #176]
  402dc8:	cmp	x0, #0x0
  402dcc:	b.eq	402df8 <ferror@plt+0x1878>  // b.none
  402dd0:	ldr	x0, [sp, #72]
  402dd4:	cmp	x0, #0x0
  402dd8:	b.eq	402dec <ferror@plt+0x186c>  // b.none
  402ddc:	ldr	x0, [sp, #72]
  402de0:	ldrsb	w0, [x0]
  402de4:	cmp	w0, #0x0
  402de8:	b.ne	402df8 <ferror@plt+0x1878>  // b.any
  402dec:	mov	w0, #0xffffffea            	// #-22
  402df0:	str	w0, [sp, #168]
  402df4:	b	403054 <ferror@plt+0x1ad4>
  402df8:	ldr	x0, [sp, #72]
  402dfc:	str	x0, [sp, #184]
  402e00:	b	402b7c <ferror@plt+0x15fc>
  402e04:	mov	w0, #0xffffffea            	// #-22
  402e08:	str	w0, [sp, #168]
  402e0c:	b	403054 <ferror@plt+0x1ad4>
  402e10:	adrp	x0, 417000 <ferror@plt+0x15a80>
  402e14:	add	x0, x0, #0x1c0
  402e18:	ldr	x2, [x0]
  402e1c:	ldr	x0, [sp, #184]
  402e20:	ldrsb	w0, [x0]
  402e24:	mov	w1, w0
  402e28:	mov	x0, x2
  402e2c:	bl	4014c0 <strchr@plt>
  402e30:	str	x0, [sp, #96]
  402e34:	ldr	x0, [sp, #96]
  402e38:	cmp	x0, #0x0
  402e3c:	b.eq	402e60 <ferror@plt+0x18e0>  // b.none
  402e40:	adrp	x0, 417000 <ferror@plt+0x15a80>
  402e44:	add	x0, x0, #0x1c0
  402e48:	ldr	x0, [x0]
  402e4c:	ldr	x1, [sp, #96]
  402e50:	sub	x0, x1, x0
  402e54:	add	w0, w0, #0x1
  402e58:	str	w0, [sp, #164]
  402e5c:	b	402ebc <ferror@plt+0x193c>
  402e60:	adrp	x0, 417000 <ferror@plt+0x15a80>
  402e64:	add	x0, x0, #0x1c8
  402e68:	ldr	x2, [x0]
  402e6c:	ldr	x0, [sp, #184]
  402e70:	ldrsb	w0, [x0]
  402e74:	mov	w1, w0
  402e78:	mov	x0, x2
  402e7c:	bl	4014c0 <strchr@plt>
  402e80:	str	x0, [sp, #96]
  402e84:	ldr	x0, [sp, #96]
  402e88:	cmp	x0, #0x0
  402e8c:	b.eq	402eb0 <ferror@plt+0x1930>  // b.none
  402e90:	adrp	x0, 417000 <ferror@plt+0x15a80>
  402e94:	add	x0, x0, #0x1c8
  402e98:	ldr	x0, [x0]
  402e9c:	ldr	x1, [sp, #96]
  402ea0:	sub	x0, x1, x0
  402ea4:	add	w0, w0, #0x1
  402ea8:	str	w0, [sp, #164]
  402eac:	b	402ebc <ferror@plt+0x193c>
  402eb0:	mov	w0, #0xffffffea            	// #-22
  402eb4:	str	w0, [sp, #168]
  402eb8:	b	403054 <ferror@plt+0x1ad4>
  402ebc:	add	x0, sp, #0x40
  402ec0:	ldr	w2, [sp, #164]
  402ec4:	ldr	w1, [sp, #172]
  402ec8:	bl	402990 <ferror@plt+0x1410>
  402ecc:	str	w0, [sp, #168]
  402ed0:	ldr	x0, [sp, #24]
  402ed4:	cmp	x0, #0x0
  402ed8:	b.eq	402ee8 <ferror@plt+0x1968>  // b.none
  402edc:	ldr	x0, [sp, #24]
  402ee0:	ldr	w1, [sp, #164]
  402ee4:	str	w1, [x0]
  402ee8:	ldr	x0, [sp, #176]
  402eec:	cmp	x0, #0x0
  402ef0:	b.eq	403044 <ferror@plt+0x1ac4>  // b.none
  402ef4:	ldr	w0, [sp, #164]
  402ef8:	cmp	w0, #0x0
  402efc:	b.eq	403044 <ferror@plt+0x1ac4>  // b.none
  402f00:	mov	x0, #0xa                   	// #10
  402f04:	str	x0, [sp, #144]
  402f08:	mov	x0, #0x1                   	// #1
  402f0c:	str	x0, [sp, #136]
  402f10:	mov	x0, #0x1                   	// #1
  402f14:	str	x0, [sp, #56]
  402f18:	add	x0, sp, #0x38
  402f1c:	ldr	w2, [sp, #164]
  402f20:	ldr	w1, [sp, #172]
  402f24:	bl	402990 <ferror@plt+0x1410>
  402f28:	b	402f44 <ferror@plt+0x19c4>
  402f2c:	ldr	x1, [sp, #144]
  402f30:	mov	x0, x1
  402f34:	lsl	x0, x0, #2
  402f38:	add	x0, x0, x1
  402f3c:	lsl	x0, x0, #1
  402f40:	str	x0, [sp, #144]
  402f44:	ldr	x1, [sp, #144]
  402f48:	ldr	x0, [sp, #176]
  402f4c:	cmp	x1, x0
  402f50:	b.cc	402f2c <ferror@plt+0x19ac>  // b.lo, b.ul, b.last
  402f54:	str	wzr, [sp, #156]
  402f58:	b	402f80 <ferror@plt+0x1a00>
  402f5c:	ldr	x1, [sp, #144]
  402f60:	mov	x0, x1
  402f64:	lsl	x0, x0, #2
  402f68:	add	x0, x0, x1
  402f6c:	lsl	x0, x0, #1
  402f70:	str	x0, [sp, #144]
  402f74:	ldr	w0, [sp, #156]
  402f78:	add	w0, w0, #0x1
  402f7c:	str	w0, [sp, #156]
  402f80:	ldr	w1, [sp, #156]
  402f84:	ldr	w0, [sp, #160]
  402f88:	cmp	w1, w0
  402f8c:	b.lt	402f5c <ferror@plt+0x19dc>  // b.tstop
  402f90:	ldr	x2, [sp, #176]
  402f94:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  402f98:	movk	x0, #0xcccd
  402f9c:	umulh	x0, x2, x0
  402fa0:	lsr	x1, x0, #3
  402fa4:	mov	x0, x1
  402fa8:	lsl	x0, x0, #2
  402fac:	add	x0, x0, x1
  402fb0:	lsl	x0, x0, #1
  402fb4:	sub	x1, x2, x0
  402fb8:	mov	w0, w1
  402fbc:	str	w0, [sp, #92]
  402fc0:	ldr	x1, [sp, #144]
  402fc4:	ldr	x0, [sp, #136]
  402fc8:	udiv	x0, x1, x0
  402fcc:	str	x0, [sp, #80]
  402fd0:	ldr	x1, [sp, #176]
  402fd4:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  402fd8:	movk	x0, #0xcccd
  402fdc:	umulh	x0, x1, x0
  402fe0:	lsr	x0, x0, #3
  402fe4:	str	x0, [sp, #176]
  402fe8:	ldr	x1, [sp, #136]
  402fec:	mov	x0, x1
  402ff0:	lsl	x0, x0, #2
  402ff4:	add	x0, x0, x1
  402ff8:	lsl	x0, x0, #1
  402ffc:	str	x0, [sp, #136]
  403000:	ldr	w0, [sp, #92]
  403004:	cmp	w0, #0x0
  403008:	b.eq	40302c <ferror@plt+0x1aac>  // b.none
  40300c:	ldr	x1, [sp, #56]
  403010:	ldr	w0, [sp, #92]
  403014:	ldr	x2, [sp, #80]
  403018:	udiv	x0, x2, x0
  40301c:	udiv	x1, x1, x0
  403020:	ldr	x0, [sp, #64]
  403024:	add	x0, x1, x0
  403028:	str	x0, [sp, #64]
  40302c:	ldr	x0, [sp, #176]
  403030:	cmp	x0, #0x0
  403034:	b.ne	402f90 <ferror@plt+0x1a10>  // b.any
  403038:	b	403048 <ferror@plt+0x1ac8>
  40303c:	nop
  403040:	b	403048 <ferror@plt+0x1ac8>
  403044:	nop
  403048:	ldr	x1, [sp, #64]
  40304c:	ldr	x0, [sp, #32]
  403050:	str	x1, [x0]
  403054:	ldr	w0, [sp, #168]
  403058:	cmp	w0, #0x0
  40305c:	b.ge	403074 <ferror@plt+0x1af4>  // b.tcont
  403060:	bl	401530 <__errno_location@plt>
  403064:	mov	x1, x0
  403068:	ldr	w0, [sp, #168]
  40306c:	neg	w0, w0
  403070:	str	w0, [x1]
  403074:	ldr	w0, [sp, #168]
  403078:	ldp	x29, x30, [sp], #192
  40307c:	ret
  403080:	stp	x29, x30, [sp, #-32]!
  403084:	mov	x29, sp
  403088:	str	x0, [sp, #24]
  40308c:	str	x1, [sp, #16]
  403090:	mov	x2, #0x0                   	// #0
  403094:	ldr	x1, [sp, #16]
  403098:	ldr	x0, [sp, #24]
  40309c:	bl	402a10 <ferror@plt+0x1490>
  4030a0:	ldp	x29, x30, [sp], #32
  4030a4:	ret
  4030a8:	stp	x29, x30, [sp, #-48]!
  4030ac:	mov	x29, sp
  4030b0:	str	x0, [sp, #24]
  4030b4:	str	x1, [sp, #16]
  4030b8:	ldr	x0, [sp, #24]
  4030bc:	str	x0, [sp, #40]
  4030c0:	b	4030d0 <ferror@plt+0x1b50>
  4030c4:	ldr	x0, [sp, #40]
  4030c8:	add	x0, x0, #0x1
  4030cc:	str	x0, [sp, #40]
  4030d0:	ldr	x0, [sp, #40]
  4030d4:	cmp	x0, #0x0
  4030d8:	b.eq	40311c <ferror@plt+0x1b9c>  // b.none
  4030dc:	ldr	x0, [sp, #40]
  4030e0:	ldrsb	w0, [x0]
  4030e4:	cmp	w0, #0x0
  4030e8:	b.eq	40311c <ferror@plt+0x1b9c>  // b.none
  4030ec:	bl	401440 <__ctype_b_loc@plt>
  4030f0:	ldr	x1, [x0]
  4030f4:	ldr	x0, [sp, #40]
  4030f8:	ldrsb	w0, [x0]
  4030fc:	and	w0, w0, #0xff
  403100:	and	x0, x0, #0xff
  403104:	lsl	x0, x0, #1
  403108:	add	x0, x1, x0
  40310c:	ldrh	w0, [x0]
  403110:	and	w0, w0, #0x800
  403114:	cmp	w0, #0x0
  403118:	b.ne	4030c4 <ferror@plt+0x1b44>  // b.any
  40311c:	ldr	x0, [sp, #16]
  403120:	cmp	x0, #0x0
  403124:	b.eq	403134 <ferror@plt+0x1bb4>  // b.none
  403128:	ldr	x0, [sp, #16]
  40312c:	ldr	x1, [sp, #40]
  403130:	str	x1, [x0]
  403134:	ldr	x0, [sp, #40]
  403138:	cmp	x0, #0x0
  40313c:	b.eq	403168 <ferror@plt+0x1be8>  // b.none
  403140:	ldr	x1, [sp, #40]
  403144:	ldr	x0, [sp, #24]
  403148:	cmp	x1, x0
  40314c:	b.ls	403168 <ferror@plt+0x1be8>  // b.plast
  403150:	ldr	x0, [sp, #40]
  403154:	ldrsb	w0, [x0]
  403158:	cmp	w0, #0x0
  40315c:	b.ne	403168 <ferror@plt+0x1be8>  // b.any
  403160:	mov	w0, #0x1                   	// #1
  403164:	b	40316c <ferror@plt+0x1bec>
  403168:	mov	w0, #0x0                   	// #0
  40316c:	ldp	x29, x30, [sp], #48
  403170:	ret
  403174:	stp	x29, x30, [sp, #-48]!
  403178:	mov	x29, sp
  40317c:	str	x0, [sp, #24]
  403180:	str	x1, [sp, #16]
  403184:	ldr	x0, [sp, #24]
  403188:	str	x0, [sp, #40]
  40318c:	b	40319c <ferror@plt+0x1c1c>
  403190:	ldr	x0, [sp, #40]
  403194:	add	x0, x0, #0x1
  403198:	str	x0, [sp, #40]
  40319c:	ldr	x0, [sp, #40]
  4031a0:	cmp	x0, #0x0
  4031a4:	b.eq	4031e8 <ferror@plt+0x1c68>  // b.none
  4031a8:	ldr	x0, [sp, #40]
  4031ac:	ldrsb	w0, [x0]
  4031b0:	cmp	w0, #0x0
  4031b4:	b.eq	4031e8 <ferror@plt+0x1c68>  // b.none
  4031b8:	bl	401440 <__ctype_b_loc@plt>
  4031bc:	ldr	x1, [x0]
  4031c0:	ldr	x0, [sp, #40]
  4031c4:	ldrsb	w0, [x0]
  4031c8:	and	w0, w0, #0xff
  4031cc:	and	x0, x0, #0xff
  4031d0:	lsl	x0, x0, #1
  4031d4:	add	x0, x1, x0
  4031d8:	ldrh	w0, [x0]
  4031dc:	and	w0, w0, #0x1000
  4031e0:	cmp	w0, #0x0
  4031e4:	b.ne	403190 <ferror@plt+0x1c10>  // b.any
  4031e8:	ldr	x0, [sp, #16]
  4031ec:	cmp	x0, #0x0
  4031f0:	b.eq	403200 <ferror@plt+0x1c80>  // b.none
  4031f4:	ldr	x0, [sp, #16]
  4031f8:	ldr	x1, [sp, #40]
  4031fc:	str	x1, [x0]
  403200:	ldr	x0, [sp, #40]
  403204:	cmp	x0, #0x0
  403208:	b.eq	403234 <ferror@plt+0x1cb4>  // b.none
  40320c:	ldr	x1, [sp, #40]
  403210:	ldr	x0, [sp, #24]
  403214:	cmp	x1, x0
  403218:	b.ls	403234 <ferror@plt+0x1cb4>  // b.plast
  40321c:	ldr	x0, [sp, #40]
  403220:	ldrsb	w0, [x0]
  403224:	cmp	w0, #0x0
  403228:	b.ne	403234 <ferror@plt+0x1cb4>  // b.any
  40322c:	mov	w0, #0x1                   	// #1
  403230:	b	403238 <ferror@plt+0x1cb8>
  403234:	mov	w0, #0x0                   	// #0
  403238:	ldp	x29, x30, [sp], #48
  40323c:	ret
  403240:	stp	x29, x30, [sp, #-256]!
  403244:	mov	x29, sp
  403248:	str	x0, [sp, #24]
  40324c:	str	x1, [sp, #16]
  403250:	str	x2, [sp, #208]
  403254:	str	x3, [sp, #216]
  403258:	str	x4, [sp, #224]
  40325c:	str	x5, [sp, #232]
  403260:	str	x6, [sp, #240]
  403264:	str	x7, [sp, #248]
  403268:	str	q0, [sp, #80]
  40326c:	str	q1, [sp, #96]
  403270:	str	q2, [sp, #112]
  403274:	str	q3, [sp, #128]
  403278:	str	q4, [sp, #144]
  40327c:	str	q5, [sp, #160]
  403280:	str	q6, [sp, #176]
  403284:	str	q7, [sp, #192]
  403288:	add	x0, sp, #0x100
  40328c:	str	x0, [sp, #32]
  403290:	add	x0, sp, #0x100
  403294:	str	x0, [sp, #40]
  403298:	add	x0, sp, #0xd0
  40329c:	str	x0, [sp, #48]
  4032a0:	mov	w0, #0xffffffd0            	// #-48
  4032a4:	str	w0, [sp, #56]
  4032a8:	mov	w0, #0xffffff80            	// #-128
  4032ac:	str	w0, [sp, #60]
  4032b0:	ldr	w1, [sp, #56]
  4032b4:	ldr	x0, [sp, #32]
  4032b8:	cmp	w1, #0x0
  4032bc:	b.lt	4032d0 <ferror@plt+0x1d50>  // b.tstop
  4032c0:	add	x1, x0, #0xf
  4032c4:	and	x1, x1, #0xfffffffffffffff8
  4032c8:	str	x1, [sp, #32]
  4032cc:	b	403300 <ferror@plt+0x1d80>
  4032d0:	add	w2, w1, #0x8
  4032d4:	str	w2, [sp, #56]
  4032d8:	ldr	w2, [sp, #56]
  4032dc:	cmp	w2, #0x0
  4032e0:	b.le	4032f4 <ferror@plt+0x1d74>
  4032e4:	add	x1, x0, #0xf
  4032e8:	and	x1, x1, #0xfffffffffffffff8
  4032ec:	str	x1, [sp, #32]
  4032f0:	b	403300 <ferror@plt+0x1d80>
  4032f4:	ldr	x2, [sp, #40]
  4032f8:	sxtw	x0, w1
  4032fc:	add	x0, x2, x0
  403300:	ldr	x0, [x0]
  403304:	str	x0, [sp, #72]
  403308:	ldr	x0, [sp, #72]
  40330c:	cmp	x0, #0x0
  403310:	b.eq	4033b0 <ferror@plt+0x1e30>  // b.none
  403314:	ldr	w1, [sp, #56]
  403318:	ldr	x0, [sp, #32]
  40331c:	cmp	w1, #0x0
  403320:	b.lt	403334 <ferror@plt+0x1db4>  // b.tstop
  403324:	add	x1, x0, #0xf
  403328:	and	x1, x1, #0xfffffffffffffff8
  40332c:	str	x1, [sp, #32]
  403330:	b	403364 <ferror@plt+0x1de4>
  403334:	add	w2, w1, #0x8
  403338:	str	w2, [sp, #56]
  40333c:	ldr	w2, [sp, #56]
  403340:	cmp	w2, #0x0
  403344:	b.le	403358 <ferror@plt+0x1dd8>
  403348:	add	x1, x0, #0xf
  40334c:	and	x1, x1, #0xfffffffffffffff8
  403350:	str	x1, [sp, #32]
  403354:	b	403364 <ferror@plt+0x1de4>
  403358:	ldr	x2, [sp, #40]
  40335c:	sxtw	x0, w1
  403360:	add	x0, x2, x0
  403364:	ldr	x0, [x0]
  403368:	str	x0, [sp, #64]
  40336c:	ldr	x0, [sp, #64]
  403370:	cmp	x0, #0x0
  403374:	b.eq	4033b8 <ferror@plt+0x1e38>  // b.none
  403378:	ldr	x1, [sp, #72]
  40337c:	ldr	x0, [sp, #24]
  403380:	bl	401420 <strcmp@plt>
  403384:	cmp	w0, #0x0
  403388:	b.ne	403394 <ferror@plt+0x1e14>  // b.any
  40338c:	mov	w0, #0x1                   	// #1
  403390:	b	4033e0 <ferror@plt+0x1e60>
  403394:	ldr	x1, [sp, #64]
  403398:	ldr	x0, [sp, #24]
  40339c:	bl	401420 <strcmp@plt>
  4033a0:	cmp	w0, #0x0
  4033a4:	b.ne	4032b0 <ferror@plt+0x1d30>  // b.any
  4033a8:	mov	w0, #0x0                   	// #0
  4033ac:	b	4033e0 <ferror@plt+0x1e60>
  4033b0:	nop
  4033b4:	b	4033bc <ferror@plt+0x1e3c>
  4033b8:	nop
  4033bc:	adrp	x0, 417000 <ferror@plt+0x15a80>
  4033c0:	add	x0, x0, #0x1b8
  4033c4:	ldr	w4, [x0]
  4033c8:	ldr	x3, [sp, #24]
  4033cc:	ldr	x2, [sp, #16]
  4033d0:	adrp	x0, 405000 <ferror@plt+0x3a80>
  4033d4:	add	x1, x0, #0xdd8
  4033d8:	mov	w0, w4
  4033dc:	bl	4014f0 <errx@plt>
  4033e0:	ldp	x29, x30, [sp], #256
  4033e4:	ret
  4033e8:	sub	sp, sp, #0x20
  4033ec:	str	x0, [sp, #24]
  4033f0:	str	x1, [sp, #16]
  4033f4:	str	w2, [sp, #12]
  4033f8:	b	403428 <ferror@plt+0x1ea8>
  4033fc:	ldr	x0, [sp, #24]
  403400:	ldrsb	w1, [x0]
  403404:	ldr	w0, [sp, #12]
  403408:	sxtb	w0, w0
  40340c:	cmp	w1, w0
  403410:	b.ne	40341c <ferror@plt+0x1e9c>  // b.any
  403414:	ldr	x0, [sp, #24]
  403418:	b	403450 <ferror@plt+0x1ed0>
  40341c:	ldr	x0, [sp, #24]
  403420:	add	x0, x0, #0x1
  403424:	str	x0, [sp, #24]
  403428:	ldr	x0, [sp, #16]
  40342c:	sub	x1, x0, #0x1
  403430:	str	x1, [sp, #16]
  403434:	cmp	x0, #0x0
  403438:	b.eq	40344c <ferror@plt+0x1ecc>  // b.none
  40343c:	ldr	x0, [sp, #24]
  403440:	ldrsb	w0, [x0]
  403444:	cmp	w0, #0x0
  403448:	b.ne	4033fc <ferror@plt+0x1e7c>  // b.any
  40344c:	mov	x0, #0x0                   	// #0
  403450:	add	sp, sp, #0x20
  403454:	ret
  403458:	stp	x29, x30, [sp, #-48]!
  40345c:	mov	x29, sp
  403460:	str	x0, [sp, #24]
  403464:	str	x1, [sp, #16]
  403468:	ldr	x1, [sp, #16]
  40346c:	ldr	x0, [sp, #24]
  403470:	bl	4035ac <ferror@plt+0x202c>
  403474:	str	w0, [sp, #44]
  403478:	ldr	w0, [sp, #44]
  40347c:	cmn	w0, #0x8, lsl #12
  403480:	b.lt	403494 <ferror@plt+0x1f14>  // b.tstop
  403484:	ldr	w1, [sp, #44]
  403488:	mov	w0, #0x7fff                	// #32767
  40348c:	cmp	w1, w0
  403490:	b.le	4034c8 <ferror@plt+0x1f48>
  403494:	bl	401530 <__errno_location@plt>
  403498:	mov	x1, x0
  40349c:	mov	w0, #0x22                  	// #34
  4034a0:	str	w0, [x1]
  4034a4:	adrp	x0, 417000 <ferror@plt+0x15a80>
  4034a8:	add	x0, x0, #0x1b8
  4034ac:	ldr	w4, [x0]
  4034b0:	ldr	x3, [sp, #24]
  4034b4:	ldr	x2, [sp, #16]
  4034b8:	adrp	x0, 405000 <ferror@plt+0x3a80>
  4034bc:	add	x1, x0, #0xdd8
  4034c0:	mov	w0, w4
  4034c4:	bl	401560 <err@plt>
  4034c8:	ldr	w0, [sp, #44]
  4034cc:	sxth	w0, w0
  4034d0:	ldp	x29, x30, [sp], #48
  4034d4:	ret
  4034d8:	stp	x29, x30, [sp, #-64]!
  4034dc:	mov	x29, sp
  4034e0:	str	x0, [sp, #40]
  4034e4:	str	x1, [sp, #32]
  4034e8:	str	w2, [sp, #28]
  4034ec:	ldr	w2, [sp, #28]
  4034f0:	ldr	x1, [sp, #32]
  4034f4:	ldr	x0, [sp, #40]
  4034f8:	bl	40362c <ferror@plt+0x20ac>
  4034fc:	str	w0, [sp, #60]
  403500:	ldr	w1, [sp, #60]
  403504:	mov	w0, #0xffff                	// #65535
  403508:	cmp	w1, w0
  40350c:	b.ls	403544 <ferror@plt+0x1fc4>  // b.plast
  403510:	bl	401530 <__errno_location@plt>
  403514:	mov	x1, x0
  403518:	mov	w0, #0x22                  	// #34
  40351c:	str	w0, [x1]
  403520:	adrp	x0, 417000 <ferror@plt+0x15a80>
  403524:	add	x0, x0, #0x1b8
  403528:	ldr	w4, [x0]
  40352c:	ldr	x3, [sp, #40]
  403530:	ldr	x2, [sp, #32]
  403534:	adrp	x0, 405000 <ferror@plt+0x3a80>
  403538:	add	x1, x0, #0xdd8
  40353c:	mov	w0, w4
  403540:	bl	401560 <err@plt>
  403544:	ldr	w0, [sp, #60]
  403548:	and	w0, w0, #0xffff
  40354c:	ldp	x29, x30, [sp], #64
  403550:	ret
  403554:	stp	x29, x30, [sp, #-32]!
  403558:	mov	x29, sp
  40355c:	str	x0, [sp, #24]
  403560:	str	x1, [sp, #16]
  403564:	mov	w2, #0xa                   	// #10
  403568:	ldr	x1, [sp, #16]
  40356c:	ldr	x0, [sp, #24]
  403570:	bl	4034d8 <ferror@plt+0x1f58>
  403574:	and	w0, w0, #0xffff
  403578:	ldp	x29, x30, [sp], #32
  40357c:	ret
  403580:	stp	x29, x30, [sp, #-32]!
  403584:	mov	x29, sp
  403588:	str	x0, [sp, #24]
  40358c:	str	x1, [sp, #16]
  403590:	mov	w2, #0x10                  	// #16
  403594:	ldr	x1, [sp, #16]
  403598:	ldr	x0, [sp, #24]
  40359c:	bl	4034d8 <ferror@plt+0x1f58>
  4035a0:	and	w0, w0, #0xffff
  4035a4:	ldp	x29, x30, [sp], #32
  4035a8:	ret
  4035ac:	stp	x29, x30, [sp, #-48]!
  4035b0:	mov	x29, sp
  4035b4:	str	x0, [sp, #24]
  4035b8:	str	x1, [sp, #16]
  4035bc:	ldr	x1, [sp, #16]
  4035c0:	ldr	x0, [sp, #24]
  4035c4:	bl	4036f4 <ferror@plt+0x2174>
  4035c8:	str	x0, [sp, #40]
  4035cc:	ldr	x1, [sp, #40]
  4035d0:	mov	x0, #0xffffffff80000000    	// #-2147483648
  4035d4:	cmp	x1, x0
  4035d8:	b.lt	4035ec <ferror@plt+0x206c>  // b.tstop
  4035dc:	ldr	x1, [sp, #40]
  4035e0:	mov	x0, #0x7fffffff            	// #2147483647
  4035e4:	cmp	x1, x0
  4035e8:	b.le	403620 <ferror@plt+0x20a0>
  4035ec:	bl	401530 <__errno_location@plt>
  4035f0:	mov	x1, x0
  4035f4:	mov	w0, #0x22                  	// #34
  4035f8:	str	w0, [x1]
  4035fc:	adrp	x0, 417000 <ferror@plt+0x15a80>
  403600:	add	x0, x0, #0x1b8
  403604:	ldr	w4, [x0]
  403608:	ldr	x3, [sp, #24]
  40360c:	ldr	x2, [sp, #16]
  403610:	adrp	x0, 405000 <ferror@plt+0x3a80>
  403614:	add	x1, x0, #0xdd8
  403618:	mov	w0, w4
  40361c:	bl	401560 <err@plt>
  403620:	ldr	x0, [sp, #40]
  403624:	ldp	x29, x30, [sp], #48
  403628:	ret
  40362c:	stp	x29, x30, [sp, #-64]!
  403630:	mov	x29, sp
  403634:	str	x0, [sp, #40]
  403638:	str	x1, [sp, #32]
  40363c:	str	w2, [sp, #28]
  403640:	ldr	w2, [sp, #28]
  403644:	ldr	x1, [sp, #32]
  403648:	ldr	x0, [sp, #40]
  40364c:	bl	4037f4 <ferror@plt+0x2274>
  403650:	str	x0, [sp, #56]
  403654:	ldr	x1, [sp, #56]
  403658:	mov	x0, #0xffffffff            	// #4294967295
  40365c:	cmp	x1, x0
  403660:	b.ls	403698 <ferror@plt+0x2118>  // b.plast
  403664:	bl	401530 <__errno_location@plt>
  403668:	mov	x1, x0
  40366c:	mov	w0, #0x22                  	// #34
  403670:	str	w0, [x1]
  403674:	adrp	x0, 417000 <ferror@plt+0x15a80>
  403678:	add	x0, x0, #0x1b8
  40367c:	ldr	w4, [x0]
  403680:	ldr	x3, [sp, #40]
  403684:	ldr	x2, [sp, #32]
  403688:	adrp	x0, 405000 <ferror@plt+0x3a80>
  40368c:	add	x1, x0, #0xdd8
  403690:	mov	w0, w4
  403694:	bl	401560 <err@plt>
  403698:	ldr	x0, [sp, #56]
  40369c:	ldp	x29, x30, [sp], #64
  4036a0:	ret
  4036a4:	stp	x29, x30, [sp, #-32]!
  4036a8:	mov	x29, sp
  4036ac:	str	x0, [sp, #24]
  4036b0:	str	x1, [sp, #16]
  4036b4:	mov	w2, #0xa                   	// #10
  4036b8:	ldr	x1, [sp, #16]
  4036bc:	ldr	x0, [sp, #24]
  4036c0:	bl	40362c <ferror@plt+0x20ac>
  4036c4:	ldp	x29, x30, [sp], #32
  4036c8:	ret
  4036cc:	stp	x29, x30, [sp, #-32]!
  4036d0:	mov	x29, sp
  4036d4:	str	x0, [sp, #24]
  4036d8:	str	x1, [sp, #16]
  4036dc:	mov	w2, #0x10                  	// #16
  4036e0:	ldr	x1, [sp, #16]
  4036e4:	ldr	x0, [sp, #24]
  4036e8:	bl	40362c <ferror@plt+0x20ac>
  4036ec:	ldp	x29, x30, [sp], #32
  4036f0:	ret
  4036f4:	stp	x29, x30, [sp, #-48]!
  4036f8:	mov	x29, sp
  4036fc:	str	x0, [sp, #24]
  403700:	str	x1, [sp, #16]
  403704:	str	xzr, [sp, #32]
  403708:	bl	401530 <__errno_location@plt>
  40370c:	str	wzr, [x0]
  403710:	ldr	x0, [sp, #24]
  403714:	cmp	x0, #0x0
  403718:	b.eq	403788 <ferror@plt+0x2208>  // b.none
  40371c:	ldr	x0, [sp, #24]
  403720:	ldrsb	w0, [x0]
  403724:	cmp	w0, #0x0
  403728:	b.eq	403788 <ferror@plt+0x2208>  // b.none
  40372c:	add	x0, sp, #0x20
  403730:	mov	w2, #0xa                   	// #10
  403734:	mov	x1, x0
  403738:	ldr	x0, [sp, #24]
  40373c:	bl	4012b0 <strtoimax@plt>
  403740:	str	x0, [sp, #40]
  403744:	bl	401530 <__errno_location@plt>
  403748:	ldr	w0, [x0]
  40374c:	cmp	w0, #0x0
  403750:	b.ne	403790 <ferror@plt+0x2210>  // b.any
  403754:	ldr	x0, [sp, #32]
  403758:	ldr	x1, [sp, #24]
  40375c:	cmp	x1, x0
  403760:	b.eq	403790 <ferror@plt+0x2210>  // b.none
  403764:	ldr	x0, [sp, #32]
  403768:	cmp	x0, #0x0
  40376c:	b.eq	403780 <ferror@plt+0x2200>  // b.none
  403770:	ldr	x0, [sp, #32]
  403774:	ldrsb	w0, [x0]
  403778:	cmp	w0, #0x0
  40377c:	b.ne	403790 <ferror@plt+0x2210>  // b.any
  403780:	ldr	x0, [sp, #40]
  403784:	b	4037ec <ferror@plt+0x226c>
  403788:	nop
  40378c:	b	403794 <ferror@plt+0x2214>
  403790:	nop
  403794:	bl	401530 <__errno_location@plt>
  403798:	ldr	w0, [x0]
  40379c:	cmp	w0, #0x22
  4037a0:	b.ne	4037c8 <ferror@plt+0x2248>  // b.any
  4037a4:	adrp	x0, 417000 <ferror@plt+0x15a80>
  4037a8:	add	x0, x0, #0x1b8
  4037ac:	ldr	w4, [x0]
  4037b0:	ldr	x3, [sp, #24]
  4037b4:	ldr	x2, [sp, #16]
  4037b8:	adrp	x0, 405000 <ferror@plt+0x3a80>
  4037bc:	add	x1, x0, #0xdd8
  4037c0:	mov	w0, w4
  4037c4:	bl	401560 <err@plt>
  4037c8:	adrp	x0, 417000 <ferror@plt+0x15a80>
  4037cc:	add	x0, x0, #0x1b8
  4037d0:	ldr	w4, [x0]
  4037d4:	ldr	x3, [sp, #24]
  4037d8:	ldr	x2, [sp, #16]
  4037dc:	adrp	x0, 405000 <ferror@plt+0x3a80>
  4037e0:	add	x1, x0, #0xdd8
  4037e4:	mov	w0, w4
  4037e8:	bl	4014f0 <errx@plt>
  4037ec:	ldp	x29, x30, [sp], #48
  4037f0:	ret
  4037f4:	stp	x29, x30, [sp, #-64]!
  4037f8:	mov	x29, sp
  4037fc:	str	x0, [sp, #40]
  403800:	str	x1, [sp, #32]
  403804:	str	w2, [sp, #28]
  403808:	str	xzr, [sp, #48]
  40380c:	bl	401530 <__errno_location@plt>
  403810:	str	wzr, [x0]
  403814:	ldr	x0, [sp, #40]
  403818:	cmp	x0, #0x0
  40381c:	b.eq	40388c <ferror@plt+0x230c>  // b.none
  403820:	ldr	x0, [sp, #40]
  403824:	ldrsb	w0, [x0]
  403828:	cmp	w0, #0x0
  40382c:	b.eq	40388c <ferror@plt+0x230c>  // b.none
  403830:	add	x0, sp, #0x30
  403834:	ldr	w2, [sp, #28]
  403838:	mov	x1, x0
  40383c:	ldr	x0, [sp, #40]
  403840:	bl	4013d0 <strtoumax@plt>
  403844:	str	x0, [sp, #56]
  403848:	bl	401530 <__errno_location@plt>
  40384c:	ldr	w0, [x0]
  403850:	cmp	w0, #0x0
  403854:	b.ne	403894 <ferror@plt+0x2314>  // b.any
  403858:	ldr	x0, [sp, #48]
  40385c:	ldr	x1, [sp, #40]
  403860:	cmp	x1, x0
  403864:	b.eq	403894 <ferror@plt+0x2314>  // b.none
  403868:	ldr	x0, [sp, #48]
  40386c:	cmp	x0, #0x0
  403870:	b.eq	403884 <ferror@plt+0x2304>  // b.none
  403874:	ldr	x0, [sp, #48]
  403878:	ldrsb	w0, [x0]
  40387c:	cmp	w0, #0x0
  403880:	b.ne	403894 <ferror@plt+0x2314>  // b.any
  403884:	ldr	x0, [sp, #56]
  403888:	b	4038f0 <ferror@plt+0x2370>
  40388c:	nop
  403890:	b	403898 <ferror@plt+0x2318>
  403894:	nop
  403898:	bl	401530 <__errno_location@plt>
  40389c:	ldr	w0, [x0]
  4038a0:	cmp	w0, #0x22
  4038a4:	b.ne	4038cc <ferror@plt+0x234c>  // b.any
  4038a8:	adrp	x0, 417000 <ferror@plt+0x15a80>
  4038ac:	add	x0, x0, #0x1b8
  4038b0:	ldr	w4, [x0]
  4038b4:	ldr	x3, [sp, #40]
  4038b8:	ldr	x2, [sp, #32]
  4038bc:	adrp	x0, 405000 <ferror@plt+0x3a80>
  4038c0:	add	x1, x0, #0xdd8
  4038c4:	mov	w0, w4
  4038c8:	bl	401560 <err@plt>
  4038cc:	adrp	x0, 417000 <ferror@plt+0x15a80>
  4038d0:	add	x0, x0, #0x1b8
  4038d4:	ldr	w4, [x0]
  4038d8:	ldr	x3, [sp, #40]
  4038dc:	ldr	x2, [sp, #32]
  4038e0:	adrp	x0, 405000 <ferror@plt+0x3a80>
  4038e4:	add	x1, x0, #0xdd8
  4038e8:	mov	w0, w4
  4038ec:	bl	4014f0 <errx@plt>
  4038f0:	ldp	x29, x30, [sp], #64
  4038f4:	ret
  4038f8:	stp	x29, x30, [sp, #-32]!
  4038fc:	mov	x29, sp
  403900:	str	x0, [sp, #24]
  403904:	str	x1, [sp, #16]
  403908:	mov	w2, #0xa                   	// #10
  40390c:	ldr	x1, [sp, #16]
  403910:	ldr	x0, [sp, #24]
  403914:	bl	4037f4 <ferror@plt+0x2274>
  403918:	ldp	x29, x30, [sp], #32
  40391c:	ret
  403920:	stp	x29, x30, [sp, #-32]!
  403924:	mov	x29, sp
  403928:	str	x0, [sp, #24]
  40392c:	str	x1, [sp, #16]
  403930:	mov	w2, #0x10                  	// #16
  403934:	ldr	x1, [sp, #16]
  403938:	ldr	x0, [sp, #24]
  40393c:	bl	4037f4 <ferror@plt+0x2274>
  403940:	ldp	x29, x30, [sp], #32
  403944:	ret
  403948:	stp	x29, x30, [sp, #-48]!
  40394c:	mov	x29, sp
  403950:	str	x0, [sp, #24]
  403954:	str	x1, [sp, #16]
  403958:	str	xzr, [sp, #32]
  40395c:	bl	401530 <__errno_location@plt>
  403960:	str	wzr, [x0]
  403964:	ldr	x0, [sp, #24]
  403968:	cmp	x0, #0x0
  40396c:	b.eq	4039d8 <ferror@plt+0x2458>  // b.none
  403970:	ldr	x0, [sp, #24]
  403974:	ldrsb	w0, [x0]
  403978:	cmp	w0, #0x0
  40397c:	b.eq	4039d8 <ferror@plt+0x2458>  // b.none
  403980:	add	x0, sp, #0x20
  403984:	mov	x1, x0
  403988:	ldr	x0, [sp, #24]
  40398c:	bl	4012c0 <strtod@plt>
  403990:	str	d0, [sp, #40]
  403994:	bl	401530 <__errno_location@plt>
  403998:	ldr	w0, [x0]
  40399c:	cmp	w0, #0x0
  4039a0:	b.ne	4039e0 <ferror@plt+0x2460>  // b.any
  4039a4:	ldr	x0, [sp, #32]
  4039a8:	ldr	x1, [sp, #24]
  4039ac:	cmp	x1, x0
  4039b0:	b.eq	4039e0 <ferror@plt+0x2460>  // b.none
  4039b4:	ldr	x0, [sp, #32]
  4039b8:	cmp	x0, #0x0
  4039bc:	b.eq	4039d0 <ferror@plt+0x2450>  // b.none
  4039c0:	ldr	x0, [sp, #32]
  4039c4:	ldrsb	w0, [x0]
  4039c8:	cmp	w0, #0x0
  4039cc:	b.ne	4039e0 <ferror@plt+0x2460>  // b.any
  4039d0:	ldr	d0, [sp, #40]
  4039d4:	b	403a3c <ferror@plt+0x24bc>
  4039d8:	nop
  4039dc:	b	4039e4 <ferror@plt+0x2464>
  4039e0:	nop
  4039e4:	bl	401530 <__errno_location@plt>
  4039e8:	ldr	w0, [x0]
  4039ec:	cmp	w0, #0x22
  4039f0:	b.ne	403a18 <ferror@plt+0x2498>  // b.any
  4039f4:	adrp	x0, 417000 <ferror@plt+0x15a80>
  4039f8:	add	x0, x0, #0x1b8
  4039fc:	ldr	w4, [x0]
  403a00:	ldr	x3, [sp, #24]
  403a04:	ldr	x2, [sp, #16]
  403a08:	adrp	x0, 405000 <ferror@plt+0x3a80>
  403a0c:	add	x1, x0, #0xdd8
  403a10:	mov	w0, w4
  403a14:	bl	401560 <err@plt>
  403a18:	adrp	x0, 417000 <ferror@plt+0x15a80>
  403a1c:	add	x0, x0, #0x1b8
  403a20:	ldr	w4, [x0]
  403a24:	ldr	x3, [sp, #24]
  403a28:	ldr	x2, [sp, #16]
  403a2c:	adrp	x0, 405000 <ferror@plt+0x3a80>
  403a30:	add	x1, x0, #0xdd8
  403a34:	mov	w0, w4
  403a38:	bl	4014f0 <errx@plt>
  403a3c:	ldp	x29, x30, [sp], #48
  403a40:	ret
  403a44:	stp	x29, x30, [sp, #-48]!
  403a48:	mov	x29, sp
  403a4c:	str	x0, [sp, #24]
  403a50:	str	x1, [sp, #16]
  403a54:	str	xzr, [sp, #32]
  403a58:	bl	401530 <__errno_location@plt>
  403a5c:	str	wzr, [x0]
  403a60:	ldr	x0, [sp, #24]
  403a64:	cmp	x0, #0x0
  403a68:	b.eq	403ad8 <ferror@plt+0x2558>  // b.none
  403a6c:	ldr	x0, [sp, #24]
  403a70:	ldrsb	w0, [x0]
  403a74:	cmp	w0, #0x0
  403a78:	b.eq	403ad8 <ferror@plt+0x2558>  // b.none
  403a7c:	add	x0, sp, #0x20
  403a80:	mov	w2, #0xa                   	// #10
  403a84:	mov	x1, x0
  403a88:	ldr	x0, [sp, #24]
  403a8c:	bl	401460 <strtol@plt>
  403a90:	str	x0, [sp, #40]
  403a94:	bl	401530 <__errno_location@plt>
  403a98:	ldr	w0, [x0]
  403a9c:	cmp	w0, #0x0
  403aa0:	b.ne	403ae0 <ferror@plt+0x2560>  // b.any
  403aa4:	ldr	x0, [sp, #32]
  403aa8:	ldr	x1, [sp, #24]
  403aac:	cmp	x1, x0
  403ab0:	b.eq	403ae0 <ferror@plt+0x2560>  // b.none
  403ab4:	ldr	x0, [sp, #32]
  403ab8:	cmp	x0, #0x0
  403abc:	b.eq	403ad0 <ferror@plt+0x2550>  // b.none
  403ac0:	ldr	x0, [sp, #32]
  403ac4:	ldrsb	w0, [x0]
  403ac8:	cmp	w0, #0x0
  403acc:	b.ne	403ae0 <ferror@plt+0x2560>  // b.any
  403ad0:	ldr	x0, [sp, #40]
  403ad4:	b	403b3c <ferror@plt+0x25bc>
  403ad8:	nop
  403adc:	b	403ae4 <ferror@plt+0x2564>
  403ae0:	nop
  403ae4:	bl	401530 <__errno_location@plt>
  403ae8:	ldr	w0, [x0]
  403aec:	cmp	w0, #0x22
  403af0:	b.ne	403b18 <ferror@plt+0x2598>  // b.any
  403af4:	adrp	x0, 417000 <ferror@plt+0x15a80>
  403af8:	add	x0, x0, #0x1b8
  403afc:	ldr	w4, [x0]
  403b00:	ldr	x3, [sp, #24]
  403b04:	ldr	x2, [sp, #16]
  403b08:	adrp	x0, 405000 <ferror@plt+0x3a80>
  403b0c:	add	x1, x0, #0xdd8
  403b10:	mov	w0, w4
  403b14:	bl	401560 <err@plt>
  403b18:	adrp	x0, 417000 <ferror@plt+0x15a80>
  403b1c:	add	x0, x0, #0x1b8
  403b20:	ldr	w4, [x0]
  403b24:	ldr	x3, [sp, #24]
  403b28:	ldr	x2, [sp, #16]
  403b2c:	adrp	x0, 405000 <ferror@plt+0x3a80>
  403b30:	add	x1, x0, #0xdd8
  403b34:	mov	w0, w4
  403b38:	bl	4014f0 <errx@plt>
  403b3c:	ldp	x29, x30, [sp], #48
  403b40:	ret
  403b44:	stp	x29, x30, [sp, #-48]!
  403b48:	mov	x29, sp
  403b4c:	str	x0, [sp, #24]
  403b50:	str	x1, [sp, #16]
  403b54:	str	xzr, [sp, #32]
  403b58:	bl	401530 <__errno_location@plt>
  403b5c:	str	wzr, [x0]
  403b60:	ldr	x0, [sp, #24]
  403b64:	cmp	x0, #0x0
  403b68:	b.eq	403bd8 <ferror@plt+0x2658>  // b.none
  403b6c:	ldr	x0, [sp, #24]
  403b70:	ldrsb	w0, [x0]
  403b74:	cmp	w0, #0x0
  403b78:	b.eq	403bd8 <ferror@plt+0x2658>  // b.none
  403b7c:	add	x0, sp, #0x20
  403b80:	mov	w2, #0xa                   	// #10
  403b84:	mov	x1, x0
  403b88:	ldr	x0, [sp, #24]
  403b8c:	bl	401260 <strtoul@plt>
  403b90:	str	x0, [sp, #40]
  403b94:	bl	401530 <__errno_location@plt>
  403b98:	ldr	w0, [x0]
  403b9c:	cmp	w0, #0x0
  403ba0:	b.ne	403be0 <ferror@plt+0x2660>  // b.any
  403ba4:	ldr	x0, [sp, #32]
  403ba8:	ldr	x1, [sp, #24]
  403bac:	cmp	x1, x0
  403bb0:	b.eq	403be0 <ferror@plt+0x2660>  // b.none
  403bb4:	ldr	x0, [sp, #32]
  403bb8:	cmp	x0, #0x0
  403bbc:	b.eq	403bd0 <ferror@plt+0x2650>  // b.none
  403bc0:	ldr	x0, [sp, #32]
  403bc4:	ldrsb	w0, [x0]
  403bc8:	cmp	w0, #0x0
  403bcc:	b.ne	403be0 <ferror@plt+0x2660>  // b.any
  403bd0:	ldr	x0, [sp, #40]
  403bd4:	b	403c3c <ferror@plt+0x26bc>
  403bd8:	nop
  403bdc:	b	403be4 <ferror@plt+0x2664>
  403be0:	nop
  403be4:	bl	401530 <__errno_location@plt>
  403be8:	ldr	w0, [x0]
  403bec:	cmp	w0, #0x22
  403bf0:	b.ne	403c18 <ferror@plt+0x2698>  // b.any
  403bf4:	adrp	x0, 417000 <ferror@plt+0x15a80>
  403bf8:	add	x0, x0, #0x1b8
  403bfc:	ldr	w4, [x0]
  403c00:	ldr	x3, [sp, #24]
  403c04:	ldr	x2, [sp, #16]
  403c08:	adrp	x0, 405000 <ferror@plt+0x3a80>
  403c0c:	add	x1, x0, #0xdd8
  403c10:	mov	w0, w4
  403c14:	bl	401560 <err@plt>
  403c18:	adrp	x0, 417000 <ferror@plt+0x15a80>
  403c1c:	add	x0, x0, #0x1b8
  403c20:	ldr	w4, [x0]
  403c24:	ldr	x3, [sp, #24]
  403c28:	ldr	x2, [sp, #16]
  403c2c:	adrp	x0, 405000 <ferror@plt+0x3a80>
  403c30:	add	x1, x0, #0xdd8
  403c34:	mov	w0, w4
  403c38:	bl	4014f0 <errx@plt>
  403c3c:	ldp	x29, x30, [sp], #48
  403c40:	ret
  403c44:	stp	x29, x30, [sp, #-48]!
  403c48:	mov	x29, sp
  403c4c:	str	x0, [sp, #24]
  403c50:	str	x1, [sp, #16]
  403c54:	add	x0, sp, #0x28
  403c58:	mov	x1, x0
  403c5c:	ldr	x0, [sp, #24]
  403c60:	bl	403080 <ferror@plt+0x1b00>
  403c64:	cmp	w0, #0x0
  403c68:	b.ne	403c74 <ferror@plt+0x26f4>  // b.any
  403c6c:	ldr	x0, [sp, #40]
  403c70:	b	403ccc <ferror@plt+0x274c>
  403c74:	bl	401530 <__errno_location@plt>
  403c78:	ldr	w0, [x0]
  403c7c:	cmp	w0, #0x0
  403c80:	b.eq	403ca8 <ferror@plt+0x2728>  // b.none
  403c84:	adrp	x0, 417000 <ferror@plt+0x15a80>
  403c88:	add	x0, x0, #0x1b8
  403c8c:	ldr	w4, [x0]
  403c90:	ldr	x3, [sp, #24]
  403c94:	ldr	x2, [sp, #16]
  403c98:	adrp	x0, 405000 <ferror@plt+0x3a80>
  403c9c:	add	x1, x0, #0xdd8
  403ca0:	mov	w0, w4
  403ca4:	bl	401560 <err@plt>
  403ca8:	adrp	x0, 417000 <ferror@plt+0x15a80>
  403cac:	add	x0, x0, #0x1b8
  403cb0:	ldr	w4, [x0]
  403cb4:	ldr	x3, [sp, #24]
  403cb8:	ldr	x2, [sp, #16]
  403cbc:	adrp	x0, 405000 <ferror@plt+0x3a80>
  403cc0:	add	x1, x0, #0xdd8
  403cc4:	mov	w0, w4
  403cc8:	bl	4014f0 <errx@plt>
  403ccc:	ldp	x29, x30, [sp], #48
  403cd0:	ret
  403cd4:	stp	x29, x30, [sp, #-64]!
  403cd8:	mov	x29, sp
  403cdc:	str	x0, [sp, #40]
  403ce0:	str	x1, [sp, #32]
  403ce4:	str	x2, [sp, #24]
  403ce8:	ldr	x1, [sp, #24]
  403cec:	ldr	x0, [sp, #40]
  403cf0:	bl	403948 <ferror@plt+0x23c8>
  403cf4:	str	d0, [sp, #56]
  403cf8:	ldr	d0, [sp, #56]
  403cfc:	fcvtzs	d0, d0
  403d00:	ldr	x0, [sp, #32]
  403d04:	str	d0, [x0]
  403d08:	ldr	x0, [sp, #32]
  403d0c:	ldr	d0, [x0]
  403d10:	scvtf	d0, d0
  403d14:	ldr	d1, [sp, #56]
  403d18:	fsub	d0, d1, d0
  403d1c:	mov	x0, #0x848000000000        	// #145685290680320
  403d20:	movk	x0, #0x412e, lsl #48
  403d24:	fmov	d1, x0
  403d28:	fmul	d0, d0, d1
  403d2c:	fcvtzs	d0, d0
  403d30:	ldr	x0, [sp, #32]
  403d34:	str	d0, [x0, #8]
  403d38:	nop
  403d3c:	ldp	x29, x30, [sp], #64
  403d40:	ret
  403d44:	sub	sp, sp, #0x20
  403d48:	str	w0, [sp, #12]
  403d4c:	str	x1, [sp]
  403d50:	strh	wzr, [sp, #30]
  403d54:	ldr	w0, [sp, #12]
  403d58:	and	w0, w0, #0xf000
  403d5c:	cmp	w0, #0x4, lsl #12
  403d60:	b.ne	403d88 <ferror@plt+0x2808>  // b.any
  403d64:	ldrh	w0, [sp, #30]
  403d68:	add	w1, w0, #0x1
  403d6c:	strh	w1, [sp, #30]
  403d70:	and	x0, x0, #0xffff
  403d74:	ldr	x1, [sp]
  403d78:	add	x0, x1, x0
  403d7c:	mov	w1, #0x64                  	// #100
  403d80:	strb	w1, [x0]
  403d84:	b	403ebc <ferror@plt+0x293c>
  403d88:	ldr	w0, [sp, #12]
  403d8c:	and	w0, w0, #0xf000
  403d90:	cmp	w0, #0xa, lsl #12
  403d94:	b.ne	403dbc <ferror@plt+0x283c>  // b.any
  403d98:	ldrh	w0, [sp, #30]
  403d9c:	add	w1, w0, #0x1
  403da0:	strh	w1, [sp, #30]
  403da4:	and	x0, x0, #0xffff
  403da8:	ldr	x1, [sp]
  403dac:	add	x0, x1, x0
  403db0:	mov	w1, #0x6c                  	// #108
  403db4:	strb	w1, [x0]
  403db8:	b	403ebc <ferror@plt+0x293c>
  403dbc:	ldr	w0, [sp, #12]
  403dc0:	and	w0, w0, #0xf000
  403dc4:	cmp	w0, #0x2, lsl #12
  403dc8:	b.ne	403df0 <ferror@plt+0x2870>  // b.any
  403dcc:	ldrh	w0, [sp, #30]
  403dd0:	add	w1, w0, #0x1
  403dd4:	strh	w1, [sp, #30]
  403dd8:	and	x0, x0, #0xffff
  403ddc:	ldr	x1, [sp]
  403de0:	add	x0, x1, x0
  403de4:	mov	w1, #0x63                  	// #99
  403de8:	strb	w1, [x0]
  403dec:	b	403ebc <ferror@plt+0x293c>
  403df0:	ldr	w0, [sp, #12]
  403df4:	and	w0, w0, #0xf000
  403df8:	cmp	w0, #0x6, lsl #12
  403dfc:	b.ne	403e24 <ferror@plt+0x28a4>  // b.any
  403e00:	ldrh	w0, [sp, #30]
  403e04:	add	w1, w0, #0x1
  403e08:	strh	w1, [sp, #30]
  403e0c:	and	x0, x0, #0xffff
  403e10:	ldr	x1, [sp]
  403e14:	add	x0, x1, x0
  403e18:	mov	w1, #0x62                  	// #98
  403e1c:	strb	w1, [x0]
  403e20:	b	403ebc <ferror@plt+0x293c>
  403e24:	ldr	w0, [sp, #12]
  403e28:	and	w0, w0, #0xf000
  403e2c:	cmp	w0, #0xc, lsl #12
  403e30:	b.ne	403e58 <ferror@plt+0x28d8>  // b.any
  403e34:	ldrh	w0, [sp, #30]
  403e38:	add	w1, w0, #0x1
  403e3c:	strh	w1, [sp, #30]
  403e40:	and	x0, x0, #0xffff
  403e44:	ldr	x1, [sp]
  403e48:	add	x0, x1, x0
  403e4c:	mov	w1, #0x73                  	// #115
  403e50:	strb	w1, [x0]
  403e54:	b	403ebc <ferror@plt+0x293c>
  403e58:	ldr	w0, [sp, #12]
  403e5c:	and	w0, w0, #0xf000
  403e60:	cmp	w0, #0x1, lsl #12
  403e64:	b.ne	403e8c <ferror@plt+0x290c>  // b.any
  403e68:	ldrh	w0, [sp, #30]
  403e6c:	add	w1, w0, #0x1
  403e70:	strh	w1, [sp, #30]
  403e74:	and	x0, x0, #0xffff
  403e78:	ldr	x1, [sp]
  403e7c:	add	x0, x1, x0
  403e80:	mov	w1, #0x70                  	// #112
  403e84:	strb	w1, [x0]
  403e88:	b	403ebc <ferror@plt+0x293c>
  403e8c:	ldr	w0, [sp, #12]
  403e90:	and	w0, w0, #0xf000
  403e94:	cmp	w0, #0x8, lsl #12
  403e98:	b.ne	403ebc <ferror@plt+0x293c>  // b.any
  403e9c:	ldrh	w0, [sp, #30]
  403ea0:	add	w1, w0, #0x1
  403ea4:	strh	w1, [sp, #30]
  403ea8:	and	x0, x0, #0xffff
  403eac:	ldr	x1, [sp]
  403eb0:	add	x0, x1, x0
  403eb4:	mov	w1, #0x2d                  	// #45
  403eb8:	strb	w1, [x0]
  403ebc:	ldr	w0, [sp, #12]
  403ec0:	and	w0, w0, #0x100
  403ec4:	cmp	w0, #0x0
  403ec8:	b.eq	403ed4 <ferror@plt+0x2954>  // b.none
  403ecc:	mov	w0, #0x72                  	// #114
  403ed0:	b	403ed8 <ferror@plt+0x2958>
  403ed4:	mov	w0, #0x2d                  	// #45
  403ed8:	ldrh	w1, [sp, #30]
  403edc:	add	w2, w1, #0x1
  403ee0:	strh	w2, [sp, #30]
  403ee4:	and	x1, x1, #0xffff
  403ee8:	ldr	x2, [sp]
  403eec:	add	x1, x2, x1
  403ef0:	strb	w0, [x1]
  403ef4:	ldr	w0, [sp, #12]
  403ef8:	and	w0, w0, #0x80
  403efc:	cmp	w0, #0x0
  403f00:	b.eq	403f0c <ferror@plt+0x298c>  // b.none
  403f04:	mov	w0, #0x77                  	// #119
  403f08:	b	403f10 <ferror@plt+0x2990>
  403f0c:	mov	w0, #0x2d                  	// #45
  403f10:	ldrh	w1, [sp, #30]
  403f14:	add	w2, w1, #0x1
  403f18:	strh	w2, [sp, #30]
  403f1c:	and	x1, x1, #0xffff
  403f20:	ldr	x2, [sp]
  403f24:	add	x1, x2, x1
  403f28:	strb	w0, [x1]
  403f2c:	ldr	w0, [sp, #12]
  403f30:	and	w0, w0, #0x800
  403f34:	cmp	w0, #0x0
  403f38:	b.eq	403f5c <ferror@plt+0x29dc>  // b.none
  403f3c:	ldr	w0, [sp, #12]
  403f40:	and	w0, w0, #0x40
  403f44:	cmp	w0, #0x0
  403f48:	b.eq	403f54 <ferror@plt+0x29d4>  // b.none
  403f4c:	mov	w0, #0x73                  	// #115
  403f50:	b	403f78 <ferror@plt+0x29f8>
  403f54:	mov	w0, #0x53                  	// #83
  403f58:	b	403f78 <ferror@plt+0x29f8>
  403f5c:	ldr	w0, [sp, #12]
  403f60:	and	w0, w0, #0x40
  403f64:	cmp	w0, #0x0
  403f68:	b.eq	403f74 <ferror@plt+0x29f4>  // b.none
  403f6c:	mov	w0, #0x78                  	// #120
  403f70:	b	403f78 <ferror@plt+0x29f8>
  403f74:	mov	w0, #0x2d                  	// #45
  403f78:	ldrh	w1, [sp, #30]
  403f7c:	add	w2, w1, #0x1
  403f80:	strh	w2, [sp, #30]
  403f84:	and	x1, x1, #0xffff
  403f88:	ldr	x2, [sp]
  403f8c:	add	x1, x2, x1
  403f90:	strb	w0, [x1]
  403f94:	ldr	w0, [sp, #12]
  403f98:	and	w0, w0, #0x20
  403f9c:	cmp	w0, #0x0
  403fa0:	b.eq	403fac <ferror@plt+0x2a2c>  // b.none
  403fa4:	mov	w0, #0x72                  	// #114
  403fa8:	b	403fb0 <ferror@plt+0x2a30>
  403fac:	mov	w0, #0x2d                  	// #45
  403fb0:	ldrh	w1, [sp, #30]
  403fb4:	add	w2, w1, #0x1
  403fb8:	strh	w2, [sp, #30]
  403fbc:	and	x1, x1, #0xffff
  403fc0:	ldr	x2, [sp]
  403fc4:	add	x1, x2, x1
  403fc8:	strb	w0, [x1]
  403fcc:	ldr	w0, [sp, #12]
  403fd0:	and	w0, w0, #0x10
  403fd4:	cmp	w0, #0x0
  403fd8:	b.eq	403fe4 <ferror@plt+0x2a64>  // b.none
  403fdc:	mov	w0, #0x77                  	// #119
  403fe0:	b	403fe8 <ferror@plt+0x2a68>
  403fe4:	mov	w0, #0x2d                  	// #45
  403fe8:	ldrh	w1, [sp, #30]
  403fec:	add	w2, w1, #0x1
  403ff0:	strh	w2, [sp, #30]
  403ff4:	and	x1, x1, #0xffff
  403ff8:	ldr	x2, [sp]
  403ffc:	add	x1, x2, x1
  404000:	strb	w0, [x1]
  404004:	ldr	w0, [sp, #12]
  404008:	and	w0, w0, #0x400
  40400c:	cmp	w0, #0x0
  404010:	b.eq	404034 <ferror@plt+0x2ab4>  // b.none
  404014:	ldr	w0, [sp, #12]
  404018:	and	w0, w0, #0x8
  40401c:	cmp	w0, #0x0
  404020:	b.eq	40402c <ferror@plt+0x2aac>  // b.none
  404024:	mov	w0, #0x73                  	// #115
  404028:	b	404050 <ferror@plt+0x2ad0>
  40402c:	mov	w0, #0x53                  	// #83
  404030:	b	404050 <ferror@plt+0x2ad0>
  404034:	ldr	w0, [sp, #12]
  404038:	and	w0, w0, #0x8
  40403c:	cmp	w0, #0x0
  404040:	b.eq	40404c <ferror@plt+0x2acc>  // b.none
  404044:	mov	w0, #0x78                  	// #120
  404048:	b	404050 <ferror@plt+0x2ad0>
  40404c:	mov	w0, #0x2d                  	// #45
  404050:	ldrh	w1, [sp, #30]
  404054:	add	w2, w1, #0x1
  404058:	strh	w2, [sp, #30]
  40405c:	and	x1, x1, #0xffff
  404060:	ldr	x2, [sp]
  404064:	add	x1, x2, x1
  404068:	strb	w0, [x1]
  40406c:	ldr	w0, [sp, #12]
  404070:	and	w0, w0, #0x4
  404074:	cmp	w0, #0x0
  404078:	b.eq	404084 <ferror@plt+0x2b04>  // b.none
  40407c:	mov	w0, #0x72                  	// #114
  404080:	b	404088 <ferror@plt+0x2b08>
  404084:	mov	w0, #0x2d                  	// #45
  404088:	ldrh	w1, [sp, #30]
  40408c:	add	w2, w1, #0x1
  404090:	strh	w2, [sp, #30]
  404094:	and	x1, x1, #0xffff
  404098:	ldr	x2, [sp]
  40409c:	add	x1, x2, x1
  4040a0:	strb	w0, [x1]
  4040a4:	ldr	w0, [sp, #12]
  4040a8:	and	w0, w0, #0x2
  4040ac:	cmp	w0, #0x0
  4040b0:	b.eq	4040bc <ferror@plt+0x2b3c>  // b.none
  4040b4:	mov	w0, #0x77                  	// #119
  4040b8:	b	4040c0 <ferror@plt+0x2b40>
  4040bc:	mov	w0, #0x2d                  	// #45
  4040c0:	ldrh	w1, [sp, #30]
  4040c4:	add	w2, w1, #0x1
  4040c8:	strh	w2, [sp, #30]
  4040cc:	and	x1, x1, #0xffff
  4040d0:	ldr	x2, [sp]
  4040d4:	add	x1, x2, x1
  4040d8:	strb	w0, [x1]
  4040dc:	ldr	w0, [sp, #12]
  4040e0:	and	w0, w0, #0x200
  4040e4:	cmp	w0, #0x0
  4040e8:	b.eq	40410c <ferror@plt+0x2b8c>  // b.none
  4040ec:	ldr	w0, [sp, #12]
  4040f0:	and	w0, w0, #0x1
  4040f4:	cmp	w0, #0x0
  4040f8:	b.eq	404104 <ferror@plt+0x2b84>  // b.none
  4040fc:	mov	w0, #0x74                  	// #116
  404100:	b	404128 <ferror@plt+0x2ba8>
  404104:	mov	w0, #0x54                  	// #84
  404108:	b	404128 <ferror@plt+0x2ba8>
  40410c:	ldr	w0, [sp, #12]
  404110:	and	w0, w0, #0x1
  404114:	cmp	w0, #0x0
  404118:	b.eq	404124 <ferror@plt+0x2ba4>  // b.none
  40411c:	mov	w0, #0x78                  	// #120
  404120:	b	404128 <ferror@plt+0x2ba8>
  404124:	mov	w0, #0x2d                  	// #45
  404128:	ldrh	w1, [sp, #30]
  40412c:	add	w2, w1, #0x1
  404130:	strh	w2, [sp, #30]
  404134:	and	x1, x1, #0xffff
  404138:	ldr	x2, [sp]
  40413c:	add	x1, x2, x1
  404140:	strb	w0, [x1]
  404144:	ldrh	w0, [sp, #30]
  404148:	ldr	x1, [sp]
  40414c:	add	x0, x1, x0
  404150:	strb	wzr, [x0]
  404154:	ldr	x0, [sp]
  404158:	add	sp, sp, #0x20
  40415c:	ret
  404160:	sub	sp, sp, #0x20
  404164:	str	x0, [sp, #8]
  404168:	mov	w0, #0xa                   	// #10
  40416c:	str	w0, [sp, #28]
  404170:	b	404198 <ferror@plt+0x2c18>
  404174:	ldr	w0, [sp, #28]
  404178:	mov	x1, #0x1                   	// #1
  40417c:	lsl	x0, x1, x0
  404180:	ldr	x1, [sp, #8]
  404184:	cmp	x1, x0
  404188:	b.cc	4041a8 <ferror@plt+0x2c28>  // b.lo, b.ul, b.last
  40418c:	ldr	w0, [sp, #28]
  404190:	add	w0, w0, #0xa
  404194:	str	w0, [sp, #28]
  404198:	ldr	w0, [sp, #28]
  40419c:	cmp	w0, #0x3c
  4041a0:	b.le	404174 <ferror@plt+0x2bf4>
  4041a4:	b	4041ac <ferror@plt+0x2c2c>
  4041a8:	nop
  4041ac:	ldr	w0, [sp, #28]
  4041b0:	sub	w0, w0, #0xa
  4041b4:	add	sp, sp, #0x20
  4041b8:	ret
  4041bc:	stp	x29, x30, [sp, #-128]!
  4041c0:	mov	x29, sp
  4041c4:	str	w0, [sp, #28]
  4041c8:	str	x1, [sp, #16]
  4041cc:	adrp	x0, 405000 <ferror@plt+0x3a80>
  4041d0:	add	x0, x0, #0xde8
  4041d4:	str	x0, [sp, #88]
  4041d8:	add	x0, sp, #0x20
  4041dc:	str	x0, [sp, #104]
  4041e0:	ldr	w0, [sp, #28]
  4041e4:	and	w0, w0, #0x2
  4041e8:	cmp	w0, #0x0
  4041ec:	b.eq	404204 <ferror@plt+0x2c84>  // b.none
  4041f0:	ldr	x0, [sp, #104]
  4041f4:	add	x1, x0, #0x1
  4041f8:	str	x1, [sp, #104]
  4041fc:	mov	w1, #0x20                  	// #32
  404200:	strb	w1, [x0]
  404204:	ldr	x0, [sp, #16]
  404208:	bl	404160 <ferror@plt+0x2be0>
  40420c:	str	w0, [sp, #84]
  404210:	ldr	w0, [sp, #84]
  404214:	cmp	w0, #0x0
  404218:	b.eq	404244 <ferror@plt+0x2cc4>  // b.none
  40421c:	ldr	w0, [sp, #84]
  404220:	mov	w1, #0x6667                	// #26215
  404224:	movk	w1, #0x6666, lsl #16
  404228:	smull	x1, w0, w1
  40422c:	lsr	x1, x1, #32
  404230:	asr	w1, w1, #2
  404234:	asr	w0, w0, #31
  404238:	sub	w0, w1, w0
  40423c:	sxtw	x0, w0
  404240:	b	404248 <ferror@plt+0x2cc8>
  404244:	mov	x0, #0x0                   	// #0
  404248:	ldr	x1, [sp, #88]
  40424c:	add	x0, x1, x0
  404250:	ldrb	w0, [x0]
  404254:	strb	w0, [sp, #83]
  404258:	ldr	w0, [sp, #84]
  40425c:	cmp	w0, #0x0
  404260:	b.eq	404274 <ferror@plt+0x2cf4>  // b.none
  404264:	ldr	w0, [sp, #84]
  404268:	ldr	x1, [sp, #16]
  40426c:	lsr	x0, x1, x0
  404270:	b	404278 <ferror@plt+0x2cf8>
  404274:	ldr	x0, [sp, #16]
  404278:	str	w0, [sp, #124]
  40427c:	ldr	w0, [sp, #84]
  404280:	cmp	w0, #0x0
  404284:	b.eq	4042a4 <ferror@plt+0x2d24>  // b.none
  404288:	ldr	w0, [sp, #84]
  40428c:	mov	x1, #0xffffffffffffffff    	// #-1
  404290:	lsl	x0, x1, x0
  404294:	mvn	x1, x0
  404298:	ldr	x0, [sp, #16]
  40429c:	and	x0, x1, x0
  4042a0:	b	4042a8 <ferror@plt+0x2d28>
  4042a4:	mov	x0, #0x0                   	// #0
  4042a8:	str	x0, [sp, #112]
  4042ac:	ldr	x0, [sp, #104]
  4042b0:	add	x1, x0, #0x1
  4042b4:	str	x1, [sp, #104]
  4042b8:	ldrb	w1, [sp, #83]
  4042bc:	strb	w1, [x0]
  4042c0:	ldr	w0, [sp, #28]
  4042c4:	and	w0, w0, #0x1
  4042c8:	cmp	w0, #0x0
  4042cc:	b.eq	404304 <ferror@plt+0x2d84>  // b.none
  4042d0:	ldrsb	w0, [sp, #83]
  4042d4:	cmp	w0, #0x42
  4042d8:	b.eq	404304 <ferror@plt+0x2d84>  // b.none
  4042dc:	ldr	x0, [sp, #104]
  4042e0:	add	x1, x0, #0x1
  4042e4:	str	x1, [sp, #104]
  4042e8:	mov	w1, #0x69                  	// #105
  4042ec:	strb	w1, [x0]
  4042f0:	ldr	x0, [sp, #104]
  4042f4:	add	x1, x0, #0x1
  4042f8:	str	x1, [sp, #104]
  4042fc:	mov	w1, #0x42                  	// #66
  404300:	strb	w1, [x0]
  404304:	ldr	x0, [sp, #104]
  404308:	strb	wzr, [x0]
  40430c:	ldr	x0, [sp, #112]
  404310:	cmp	x0, #0x0
  404314:	b.eq	4043ec <ferror@plt+0x2e6c>  // b.none
  404318:	ldr	w0, [sp, #28]
  40431c:	and	w0, w0, #0x4
  404320:	cmp	w0, #0x0
  404324:	b.eq	40439c <ferror@plt+0x2e1c>  // b.none
  404328:	ldr	w0, [sp, #84]
  40432c:	sub	w0, w0, #0xa
  404330:	ldr	x1, [sp, #112]
  404334:	lsr	x0, x1, x0
  404338:	add	x1, x0, #0x5
  40433c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  404340:	movk	x0, #0xcccd
  404344:	umulh	x0, x1, x0
  404348:	lsr	x0, x0, #3
  40434c:	str	x0, [sp, #112]
  404350:	ldr	x2, [sp, #112]
  404354:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  404358:	movk	x0, #0xcccd
  40435c:	umulh	x0, x2, x0
  404360:	lsr	x1, x0, #3
  404364:	mov	x0, x1
  404368:	lsl	x0, x0, #2
  40436c:	add	x0, x0, x1
  404370:	lsl	x0, x0, #1
  404374:	sub	x1, x2, x0
  404378:	cmp	x1, #0x0
  40437c:	b.ne	4043ec <ferror@plt+0x2e6c>  // b.any
  404380:	ldr	x1, [sp, #112]
  404384:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  404388:	movk	x0, #0xcccd
  40438c:	umulh	x0, x1, x0
  404390:	lsr	x0, x0, #3
  404394:	str	x0, [sp, #112]
  404398:	b	4043ec <ferror@plt+0x2e6c>
  40439c:	ldr	w0, [sp, #84]
  4043a0:	sub	w0, w0, #0xa
  4043a4:	ldr	x1, [sp, #112]
  4043a8:	lsr	x0, x1, x0
  4043ac:	add	x0, x0, #0x32
  4043b0:	lsr	x1, x0, #2
  4043b4:	mov	x0, #0xf5c3                	// #62915
  4043b8:	movk	x0, #0x5c28, lsl #16
  4043bc:	movk	x0, #0xc28f, lsl #32
  4043c0:	movk	x0, #0x28f5, lsl #48
  4043c4:	umulh	x0, x1, x0
  4043c8:	lsr	x0, x0, #2
  4043cc:	str	x0, [sp, #112]
  4043d0:	ldr	x0, [sp, #112]
  4043d4:	cmp	x0, #0xa
  4043d8:	b.ne	4043ec <ferror@plt+0x2e6c>  // b.any
  4043dc:	ldr	w0, [sp, #124]
  4043e0:	add	w0, w0, #0x1
  4043e4:	str	w0, [sp, #124]
  4043e8:	str	xzr, [sp, #112]
  4043ec:	ldr	x0, [sp, #112]
  4043f0:	cmp	x0, #0x0
  4043f4:	b.eq	404478 <ferror@plt+0x2ef8>  // b.none
  4043f8:	bl	401320 <localeconv@plt>
  4043fc:	str	x0, [sp, #72]
  404400:	ldr	x0, [sp, #72]
  404404:	cmp	x0, #0x0
  404408:	b.eq	404418 <ferror@plt+0x2e98>  // b.none
  40440c:	ldr	x0, [sp, #72]
  404410:	ldr	x0, [x0]
  404414:	b	40441c <ferror@plt+0x2e9c>
  404418:	mov	x0, #0x0                   	// #0
  40441c:	str	x0, [sp, #96]
  404420:	ldr	x0, [sp, #96]
  404424:	cmp	x0, #0x0
  404428:	b.eq	40443c <ferror@plt+0x2ebc>  // b.none
  40442c:	ldr	x0, [sp, #96]
  404430:	ldrsb	w0, [x0]
  404434:	cmp	w0, #0x0
  404438:	b.ne	404448 <ferror@plt+0x2ec8>  // b.any
  40443c:	adrp	x0, 405000 <ferror@plt+0x3a80>
  404440:	add	x0, x0, #0xdf0
  404444:	str	x0, [sp, #96]
  404448:	add	x0, sp, #0x20
  40444c:	add	x7, sp, #0x28
  404450:	mov	x6, x0
  404454:	ldr	x5, [sp, #112]
  404458:	ldr	x4, [sp, #96]
  40445c:	ldr	w3, [sp, #124]
  404460:	adrp	x0, 405000 <ferror@plt+0x3a80>
  404464:	add	x2, x0, #0xdf8
  404468:	mov	x1, #0x20                  	// #32
  40446c:	mov	x0, x7
  404470:	bl	401310 <snprintf@plt>
  404474:	b	40449c <ferror@plt+0x2f1c>
  404478:	add	x0, sp, #0x20
  40447c:	add	x5, sp, #0x28
  404480:	mov	x4, x0
  404484:	ldr	w3, [sp, #124]
  404488:	adrp	x0, 405000 <ferror@plt+0x3a80>
  40448c:	add	x2, x0, #0xe08
  404490:	mov	x1, #0x20                  	// #32
  404494:	mov	x0, x5
  404498:	bl	401310 <snprintf@plt>
  40449c:	add	x0, sp, #0x28
  4044a0:	bl	4013a0 <strdup@plt>
  4044a4:	ldp	x29, x30, [sp], #128
  4044a8:	ret
  4044ac:	stp	x29, x30, [sp, #-96]!
  4044b0:	mov	x29, sp
  4044b4:	str	x0, [sp, #40]
  4044b8:	str	x1, [sp, #32]
  4044bc:	str	x2, [sp, #24]
  4044c0:	str	x3, [sp, #16]
  4044c4:	str	xzr, [sp, #88]
  4044c8:	str	xzr, [sp, #72]
  4044cc:	ldr	x0, [sp, #40]
  4044d0:	cmp	x0, #0x0
  4044d4:	b.eq	40450c <ferror@plt+0x2f8c>  // b.none
  4044d8:	ldr	x0, [sp, #40]
  4044dc:	ldrsb	w0, [x0]
  4044e0:	cmp	w0, #0x0
  4044e4:	b.eq	40450c <ferror@plt+0x2f8c>  // b.none
  4044e8:	ldr	x0, [sp, #32]
  4044ec:	cmp	x0, #0x0
  4044f0:	b.eq	40450c <ferror@plt+0x2f8c>  // b.none
  4044f4:	ldr	x0, [sp, #24]
  4044f8:	cmp	x0, #0x0
  4044fc:	b.eq	40450c <ferror@plt+0x2f8c>  // b.none
  404500:	ldr	x0, [sp, #16]
  404504:	cmp	x0, #0x0
  404508:	b.ne	404514 <ferror@plt+0x2f94>  // b.any
  40450c:	mov	w0, #0xffffffff            	// #-1
  404510:	b	404668 <ferror@plt+0x30e8>
  404514:	ldr	x0, [sp, #40]
  404518:	str	x0, [sp, #80]
  40451c:	b	404640 <ferror@plt+0x30c0>
  404520:	str	xzr, [sp, #64]
  404524:	ldr	x1, [sp, #72]
  404528:	ldr	x0, [sp, #24]
  40452c:	cmp	x1, x0
  404530:	b.cc	40453c <ferror@plt+0x2fbc>  // b.lo, b.ul, b.last
  404534:	mov	w0, #0xfffffffe            	// #-2
  404538:	b	404668 <ferror@plt+0x30e8>
  40453c:	ldr	x0, [sp, #88]
  404540:	cmp	x0, #0x0
  404544:	b.ne	404550 <ferror@plt+0x2fd0>  // b.any
  404548:	ldr	x0, [sp, #80]
  40454c:	str	x0, [sp, #88]
  404550:	ldr	x0, [sp, #80]
  404554:	ldrsb	w0, [x0]
  404558:	cmp	w0, #0x2c
  40455c:	b.ne	404568 <ferror@plt+0x2fe8>  // b.any
  404560:	ldr	x0, [sp, #80]
  404564:	str	x0, [sp, #64]
  404568:	ldr	x0, [sp, #80]
  40456c:	add	x0, x0, #0x1
  404570:	ldrsb	w0, [x0]
  404574:	cmp	w0, #0x0
  404578:	b.ne	404588 <ferror@plt+0x3008>  // b.any
  40457c:	ldr	x0, [sp, #80]
  404580:	add	x0, x0, #0x1
  404584:	str	x0, [sp, #64]
  404588:	ldr	x0, [sp, #88]
  40458c:	cmp	x0, #0x0
  404590:	b.eq	404630 <ferror@plt+0x30b0>  // b.none
  404594:	ldr	x0, [sp, #64]
  404598:	cmp	x0, #0x0
  40459c:	b.eq	404630 <ferror@plt+0x30b0>  // b.none
  4045a0:	ldr	x1, [sp, #64]
  4045a4:	ldr	x0, [sp, #88]
  4045a8:	cmp	x1, x0
  4045ac:	b.hi	4045b8 <ferror@plt+0x3038>  // b.pmore
  4045b0:	mov	w0, #0xffffffff            	// #-1
  4045b4:	b	404668 <ferror@plt+0x30e8>
  4045b8:	ldr	x1, [sp, #64]
  4045bc:	ldr	x0, [sp, #88]
  4045c0:	sub	x0, x1, x0
  4045c4:	ldr	x2, [sp, #16]
  4045c8:	mov	x1, x0
  4045cc:	ldr	x0, [sp, #88]
  4045d0:	blr	x2
  4045d4:	str	w0, [sp, #60]
  4045d8:	ldr	w0, [sp, #60]
  4045dc:	cmn	w0, #0x1
  4045e0:	b.ne	4045ec <ferror@plt+0x306c>  // b.any
  4045e4:	mov	w0, #0xffffffff            	// #-1
  4045e8:	b	404668 <ferror@plt+0x30e8>
  4045ec:	ldr	x0, [sp, #72]
  4045f0:	add	x1, x0, #0x1
  4045f4:	str	x1, [sp, #72]
  4045f8:	lsl	x0, x0, #2
  4045fc:	ldr	x1, [sp, #32]
  404600:	add	x0, x1, x0
  404604:	ldr	w1, [sp, #60]
  404608:	str	w1, [x0]
  40460c:	str	xzr, [sp, #88]
  404610:	ldr	x0, [sp, #64]
  404614:	cmp	x0, #0x0
  404618:	b.eq	404634 <ferror@plt+0x30b4>  // b.none
  40461c:	ldr	x0, [sp, #64]
  404620:	ldrsb	w0, [x0]
  404624:	cmp	w0, #0x0
  404628:	b.eq	404660 <ferror@plt+0x30e0>  // b.none
  40462c:	b	404634 <ferror@plt+0x30b4>
  404630:	nop
  404634:	ldr	x0, [sp, #80]
  404638:	add	x0, x0, #0x1
  40463c:	str	x0, [sp, #80]
  404640:	ldr	x0, [sp, #80]
  404644:	cmp	x0, #0x0
  404648:	b.eq	404664 <ferror@plt+0x30e4>  // b.none
  40464c:	ldr	x0, [sp, #80]
  404650:	ldrsb	w0, [x0]
  404654:	cmp	w0, #0x0
  404658:	b.ne	404520 <ferror@plt+0x2fa0>  // b.any
  40465c:	b	404664 <ferror@plt+0x30e4>
  404660:	nop
  404664:	ldr	x0, [sp, #72]
  404668:	ldp	x29, x30, [sp], #96
  40466c:	ret
  404670:	stp	x29, x30, [sp, #-80]!
  404674:	mov	x29, sp
  404678:	str	x0, [sp, #56]
  40467c:	str	x1, [sp, #48]
  404680:	str	x2, [sp, #40]
  404684:	str	x3, [sp, #32]
  404688:	str	x4, [sp, #24]
  40468c:	ldr	x0, [sp, #56]
  404690:	cmp	x0, #0x0
  404694:	b.eq	4046c8 <ferror@plt+0x3148>  // b.none
  404698:	ldr	x0, [sp, #56]
  40469c:	ldrsb	w0, [x0]
  4046a0:	cmp	w0, #0x0
  4046a4:	b.eq	4046c8 <ferror@plt+0x3148>  // b.none
  4046a8:	ldr	x0, [sp, #32]
  4046ac:	cmp	x0, #0x0
  4046b0:	b.eq	4046c8 <ferror@plt+0x3148>  // b.none
  4046b4:	ldr	x0, [sp, #32]
  4046b8:	ldr	x0, [x0]
  4046bc:	ldr	x1, [sp, #40]
  4046c0:	cmp	x1, x0
  4046c4:	b.cs	4046d0 <ferror@plt+0x3150>  // b.hs, b.nlast
  4046c8:	mov	w0, #0xffffffff            	// #-1
  4046cc:	b	404764 <ferror@plt+0x31e4>
  4046d0:	ldr	x0, [sp, #56]
  4046d4:	ldrsb	w0, [x0]
  4046d8:	cmp	w0, #0x2b
  4046dc:	b.ne	4046f0 <ferror@plt+0x3170>  // b.any
  4046e0:	ldr	x0, [sp, #56]
  4046e4:	add	x0, x0, #0x1
  4046e8:	str	x0, [sp, #72]
  4046ec:	b	404700 <ferror@plt+0x3180>
  4046f0:	ldr	x0, [sp, #56]
  4046f4:	str	x0, [sp, #72]
  4046f8:	ldr	x0, [sp, #32]
  4046fc:	str	xzr, [x0]
  404700:	ldr	x0, [sp, #32]
  404704:	ldr	x0, [x0]
  404708:	lsl	x0, x0, #2
  40470c:	ldr	x1, [sp, #48]
  404710:	add	x4, x1, x0
  404714:	ldr	x0, [sp, #32]
  404718:	ldr	x0, [x0]
  40471c:	ldr	x1, [sp, #40]
  404720:	sub	x0, x1, x0
  404724:	ldr	x3, [sp, #24]
  404728:	mov	x2, x0
  40472c:	mov	x1, x4
  404730:	ldr	x0, [sp, #72]
  404734:	bl	4044ac <ferror@plt+0x2f2c>
  404738:	str	w0, [sp, #68]
  40473c:	ldr	w0, [sp, #68]
  404740:	cmp	w0, #0x0
  404744:	b.le	404760 <ferror@plt+0x31e0>
  404748:	ldr	x0, [sp, #32]
  40474c:	ldr	x1, [x0]
  404750:	ldrsw	x0, [sp, #68]
  404754:	add	x1, x1, x0
  404758:	ldr	x0, [sp, #32]
  40475c:	str	x1, [x0]
  404760:	ldr	w0, [sp, #68]
  404764:	ldp	x29, x30, [sp], #80
  404768:	ret
  40476c:	stp	x29, x30, [sp, #-80]!
  404770:	mov	x29, sp
  404774:	str	x0, [sp, #40]
  404778:	str	x1, [sp, #32]
  40477c:	str	x2, [sp, #24]
  404780:	str	xzr, [sp, #72]
  404784:	ldr	x0, [sp, #40]
  404788:	cmp	x0, #0x0
  40478c:	b.eq	4047a8 <ferror@plt+0x3228>  // b.none
  404790:	ldr	x0, [sp, #24]
  404794:	cmp	x0, #0x0
  404798:	b.eq	4047a8 <ferror@plt+0x3228>  // b.none
  40479c:	ldr	x0, [sp, #32]
  4047a0:	cmp	x0, #0x0
  4047a4:	b.ne	4047b0 <ferror@plt+0x3230>  // b.any
  4047a8:	mov	w0, #0xffffffea            	// #-22
  4047ac:	b	40492c <ferror@plt+0x33ac>
  4047b0:	ldr	x0, [sp, #40]
  4047b4:	str	x0, [sp, #64]
  4047b8:	b	404904 <ferror@plt+0x3384>
  4047bc:	str	xzr, [sp, #56]
  4047c0:	ldr	x0, [sp, #72]
  4047c4:	cmp	x0, #0x0
  4047c8:	b.ne	4047d4 <ferror@plt+0x3254>  // b.any
  4047cc:	ldr	x0, [sp, #64]
  4047d0:	str	x0, [sp, #72]
  4047d4:	ldr	x0, [sp, #64]
  4047d8:	ldrsb	w0, [x0]
  4047dc:	cmp	w0, #0x2c
  4047e0:	b.ne	4047ec <ferror@plt+0x326c>  // b.any
  4047e4:	ldr	x0, [sp, #64]
  4047e8:	str	x0, [sp, #56]
  4047ec:	ldr	x0, [sp, #64]
  4047f0:	add	x0, x0, #0x1
  4047f4:	ldrsb	w0, [x0]
  4047f8:	cmp	w0, #0x0
  4047fc:	b.ne	40480c <ferror@plt+0x328c>  // b.any
  404800:	ldr	x0, [sp, #64]
  404804:	add	x0, x0, #0x1
  404808:	str	x0, [sp, #56]
  40480c:	ldr	x0, [sp, #72]
  404810:	cmp	x0, #0x0
  404814:	b.eq	4048f4 <ferror@plt+0x3374>  // b.none
  404818:	ldr	x0, [sp, #56]
  40481c:	cmp	x0, #0x0
  404820:	b.eq	4048f4 <ferror@plt+0x3374>  // b.none
  404824:	ldr	x1, [sp, #56]
  404828:	ldr	x0, [sp, #72]
  40482c:	cmp	x1, x0
  404830:	b.hi	40483c <ferror@plt+0x32bc>  // b.pmore
  404834:	mov	w0, #0xffffffff            	// #-1
  404838:	b	40492c <ferror@plt+0x33ac>
  40483c:	ldr	x1, [sp, #56]
  404840:	ldr	x0, [sp, #72]
  404844:	sub	x0, x1, x0
  404848:	ldr	x2, [sp, #24]
  40484c:	mov	x1, x0
  404850:	ldr	x0, [sp, #72]
  404854:	blr	x2
  404858:	str	w0, [sp, #52]
  40485c:	ldr	w0, [sp, #52]
  404860:	cmp	w0, #0x0
  404864:	b.ge	404870 <ferror@plt+0x32f0>  // b.tcont
  404868:	ldr	w0, [sp, #52]
  40486c:	b	40492c <ferror@plt+0x33ac>
  404870:	ldr	w0, [sp, #52]
  404874:	add	w1, w0, #0x7
  404878:	cmp	w0, #0x0
  40487c:	csel	w0, w1, w0, lt  // lt = tstop
  404880:	asr	w0, w0, #3
  404884:	mov	w3, w0
  404888:	sxtw	x0, w3
  40488c:	ldr	x1, [sp, #32]
  404890:	add	x0, x1, x0
  404894:	ldrsb	w2, [x0]
  404898:	ldr	w0, [sp, #52]
  40489c:	negs	w1, w0
  4048a0:	and	w0, w0, #0x7
  4048a4:	and	w1, w1, #0x7
  4048a8:	csneg	w0, w0, w1, mi  // mi = first
  4048ac:	mov	w1, #0x1                   	// #1
  4048b0:	lsl	w0, w1, w0
  4048b4:	sxtb	w1, w0
  4048b8:	sxtw	x0, w3
  4048bc:	ldr	x3, [sp, #32]
  4048c0:	add	x0, x3, x0
  4048c4:	orr	w1, w2, w1
  4048c8:	sxtb	w1, w1
  4048cc:	strb	w1, [x0]
  4048d0:	str	xzr, [sp, #72]
  4048d4:	ldr	x0, [sp, #56]
  4048d8:	cmp	x0, #0x0
  4048dc:	b.eq	4048f8 <ferror@plt+0x3378>  // b.none
  4048e0:	ldr	x0, [sp, #56]
  4048e4:	ldrsb	w0, [x0]
  4048e8:	cmp	w0, #0x0
  4048ec:	b.eq	404924 <ferror@plt+0x33a4>  // b.none
  4048f0:	b	4048f8 <ferror@plt+0x3378>
  4048f4:	nop
  4048f8:	ldr	x0, [sp, #64]
  4048fc:	add	x0, x0, #0x1
  404900:	str	x0, [sp, #64]
  404904:	ldr	x0, [sp, #64]
  404908:	cmp	x0, #0x0
  40490c:	b.eq	404928 <ferror@plt+0x33a8>  // b.none
  404910:	ldr	x0, [sp, #64]
  404914:	ldrsb	w0, [x0]
  404918:	cmp	w0, #0x0
  40491c:	b.ne	4047bc <ferror@plt+0x323c>  // b.any
  404920:	b	404928 <ferror@plt+0x33a8>
  404924:	nop
  404928:	mov	w0, #0x0                   	// #0
  40492c:	ldp	x29, x30, [sp], #80
  404930:	ret
  404934:	stp	x29, x30, [sp, #-80]!
  404938:	mov	x29, sp
  40493c:	str	x0, [sp, #40]
  404940:	str	x1, [sp, #32]
  404944:	str	x2, [sp, #24]
  404948:	str	xzr, [sp, #72]
  40494c:	ldr	x0, [sp, #40]
  404950:	cmp	x0, #0x0
  404954:	b.eq	404970 <ferror@plt+0x33f0>  // b.none
  404958:	ldr	x0, [sp, #24]
  40495c:	cmp	x0, #0x0
  404960:	b.eq	404970 <ferror@plt+0x33f0>  // b.none
  404964:	ldr	x0, [sp, #32]
  404968:	cmp	x0, #0x0
  40496c:	b.ne	404978 <ferror@plt+0x33f8>  // b.any
  404970:	mov	w0, #0xffffffea            	// #-22
  404974:	b	404aac <ferror@plt+0x352c>
  404978:	ldr	x0, [sp, #40]
  40497c:	str	x0, [sp, #64]
  404980:	b	404a84 <ferror@plt+0x3504>
  404984:	str	xzr, [sp, #56]
  404988:	ldr	x0, [sp, #72]
  40498c:	cmp	x0, #0x0
  404990:	b.ne	40499c <ferror@plt+0x341c>  // b.any
  404994:	ldr	x0, [sp, #64]
  404998:	str	x0, [sp, #72]
  40499c:	ldr	x0, [sp, #64]
  4049a0:	ldrsb	w0, [x0]
  4049a4:	cmp	w0, #0x2c
  4049a8:	b.ne	4049b4 <ferror@plt+0x3434>  // b.any
  4049ac:	ldr	x0, [sp, #64]
  4049b0:	str	x0, [sp, #56]
  4049b4:	ldr	x0, [sp, #64]
  4049b8:	add	x0, x0, #0x1
  4049bc:	ldrsb	w0, [x0]
  4049c0:	cmp	w0, #0x0
  4049c4:	b.ne	4049d4 <ferror@plt+0x3454>  // b.any
  4049c8:	ldr	x0, [sp, #64]
  4049cc:	add	x0, x0, #0x1
  4049d0:	str	x0, [sp, #56]
  4049d4:	ldr	x0, [sp, #72]
  4049d8:	cmp	x0, #0x0
  4049dc:	b.eq	404a74 <ferror@plt+0x34f4>  // b.none
  4049e0:	ldr	x0, [sp, #56]
  4049e4:	cmp	x0, #0x0
  4049e8:	b.eq	404a74 <ferror@plt+0x34f4>  // b.none
  4049ec:	ldr	x1, [sp, #56]
  4049f0:	ldr	x0, [sp, #72]
  4049f4:	cmp	x1, x0
  4049f8:	b.hi	404a04 <ferror@plt+0x3484>  // b.pmore
  4049fc:	mov	w0, #0xffffffff            	// #-1
  404a00:	b	404aac <ferror@plt+0x352c>
  404a04:	ldr	x1, [sp, #56]
  404a08:	ldr	x0, [sp, #72]
  404a0c:	sub	x0, x1, x0
  404a10:	ldr	x2, [sp, #24]
  404a14:	mov	x1, x0
  404a18:	ldr	x0, [sp, #72]
  404a1c:	blr	x2
  404a20:	str	x0, [sp, #48]
  404a24:	ldr	x0, [sp, #48]
  404a28:	cmp	x0, #0x0
  404a2c:	b.ge	404a38 <ferror@plt+0x34b8>  // b.tcont
  404a30:	ldr	x0, [sp, #48]
  404a34:	b	404aac <ferror@plt+0x352c>
  404a38:	ldr	x0, [sp, #32]
  404a3c:	ldr	x1, [x0]
  404a40:	ldr	x0, [sp, #48]
  404a44:	orr	x1, x1, x0
  404a48:	ldr	x0, [sp, #32]
  404a4c:	str	x1, [x0]
  404a50:	str	xzr, [sp, #72]
  404a54:	ldr	x0, [sp, #56]
  404a58:	cmp	x0, #0x0
  404a5c:	b.eq	404a78 <ferror@plt+0x34f8>  // b.none
  404a60:	ldr	x0, [sp, #56]
  404a64:	ldrsb	w0, [x0]
  404a68:	cmp	w0, #0x0
  404a6c:	b.eq	404aa4 <ferror@plt+0x3524>  // b.none
  404a70:	b	404a78 <ferror@plt+0x34f8>
  404a74:	nop
  404a78:	ldr	x0, [sp, #64]
  404a7c:	add	x0, x0, #0x1
  404a80:	str	x0, [sp, #64]
  404a84:	ldr	x0, [sp, #64]
  404a88:	cmp	x0, #0x0
  404a8c:	b.eq	404aa8 <ferror@plt+0x3528>  // b.none
  404a90:	ldr	x0, [sp, #64]
  404a94:	ldrsb	w0, [x0]
  404a98:	cmp	w0, #0x0
  404a9c:	b.ne	404984 <ferror@plt+0x3404>  // b.any
  404aa0:	b	404aa8 <ferror@plt+0x3528>
  404aa4:	nop
  404aa8:	mov	w0, #0x0                   	// #0
  404aac:	ldp	x29, x30, [sp], #80
  404ab0:	ret
  404ab4:	stp	x29, x30, [sp, #-64]!
  404ab8:	mov	x29, sp
  404abc:	str	x0, [sp, #40]
  404ac0:	str	x1, [sp, #32]
  404ac4:	str	x2, [sp, #24]
  404ac8:	str	w3, [sp, #20]
  404acc:	str	xzr, [sp, #56]
  404ad0:	ldr	x0, [sp, #40]
  404ad4:	cmp	x0, #0x0
  404ad8:	b.ne	404ae4 <ferror@plt+0x3564>  // b.any
  404adc:	mov	w0, #0x0                   	// #0
  404ae0:	b	404cc0 <ferror@plt+0x3740>
  404ae4:	ldr	x0, [sp, #32]
  404ae8:	ldr	w1, [sp, #20]
  404aec:	str	w1, [x0]
  404af0:	ldr	x0, [sp, #32]
  404af4:	ldr	w1, [x0]
  404af8:	ldr	x0, [sp, #24]
  404afc:	str	w1, [x0]
  404b00:	bl	401530 <__errno_location@plt>
  404b04:	str	wzr, [x0]
  404b08:	ldr	x0, [sp, #40]
  404b0c:	ldrsb	w0, [x0]
  404b10:	cmp	w0, #0x3a
  404b14:	b.ne	404b88 <ferror@plt+0x3608>  // b.any
  404b18:	ldr	x0, [sp, #40]
  404b1c:	add	x0, x0, #0x1
  404b20:	str	x0, [sp, #40]
  404b24:	add	x0, sp, #0x38
  404b28:	mov	w2, #0xa                   	// #10
  404b2c:	mov	x1, x0
  404b30:	ldr	x0, [sp, #40]
  404b34:	bl	401460 <strtol@plt>
  404b38:	mov	w1, w0
  404b3c:	ldr	x0, [sp, #24]
  404b40:	str	w1, [x0]
  404b44:	bl	401530 <__errno_location@plt>
  404b48:	ldr	w0, [x0]
  404b4c:	cmp	w0, #0x0
  404b50:	b.ne	404b80 <ferror@plt+0x3600>  // b.any
  404b54:	ldr	x0, [sp, #56]
  404b58:	cmp	x0, #0x0
  404b5c:	b.eq	404b80 <ferror@plt+0x3600>  // b.none
  404b60:	ldr	x0, [sp, #56]
  404b64:	ldrsb	w0, [x0]
  404b68:	cmp	w0, #0x0
  404b6c:	b.ne	404b80 <ferror@plt+0x3600>  // b.any
  404b70:	ldr	x0, [sp, #56]
  404b74:	ldr	x1, [sp, #40]
  404b78:	cmp	x1, x0
  404b7c:	b.ne	404cbc <ferror@plt+0x373c>  // b.any
  404b80:	mov	w0, #0xffffffff            	// #-1
  404b84:	b	404cc0 <ferror@plt+0x3740>
  404b88:	add	x0, sp, #0x38
  404b8c:	mov	w2, #0xa                   	// #10
  404b90:	mov	x1, x0
  404b94:	ldr	x0, [sp, #40]
  404b98:	bl	401460 <strtol@plt>
  404b9c:	mov	w1, w0
  404ba0:	ldr	x0, [sp, #32]
  404ba4:	str	w1, [x0]
  404ba8:	ldr	x0, [sp, #32]
  404bac:	ldr	w1, [x0]
  404bb0:	ldr	x0, [sp, #24]
  404bb4:	str	w1, [x0]
  404bb8:	bl	401530 <__errno_location@plt>
  404bbc:	ldr	w0, [x0]
  404bc0:	cmp	w0, #0x0
  404bc4:	b.ne	404be4 <ferror@plt+0x3664>  // b.any
  404bc8:	ldr	x0, [sp, #56]
  404bcc:	cmp	x0, #0x0
  404bd0:	b.eq	404be4 <ferror@plt+0x3664>  // b.none
  404bd4:	ldr	x0, [sp, #56]
  404bd8:	ldr	x1, [sp, #40]
  404bdc:	cmp	x1, x0
  404be0:	b.ne	404bec <ferror@plt+0x366c>  // b.any
  404be4:	mov	w0, #0xffffffff            	// #-1
  404be8:	b	404cc0 <ferror@plt+0x3740>
  404bec:	ldr	x0, [sp, #56]
  404bf0:	ldrsb	w0, [x0]
  404bf4:	cmp	w0, #0x3a
  404bf8:	b.ne	404c20 <ferror@plt+0x36a0>  // b.any
  404bfc:	ldr	x0, [sp, #56]
  404c00:	add	x0, x0, #0x1
  404c04:	ldrsb	w0, [x0]
  404c08:	cmp	w0, #0x0
  404c0c:	b.ne	404c20 <ferror@plt+0x36a0>  // b.any
  404c10:	ldr	x0, [sp, #24]
  404c14:	ldr	w1, [sp, #20]
  404c18:	str	w1, [x0]
  404c1c:	b	404cbc <ferror@plt+0x373c>
  404c20:	ldr	x0, [sp, #56]
  404c24:	ldrsb	w0, [x0]
  404c28:	cmp	w0, #0x2d
  404c2c:	b.eq	404c40 <ferror@plt+0x36c0>  // b.none
  404c30:	ldr	x0, [sp, #56]
  404c34:	ldrsb	w0, [x0]
  404c38:	cmp	w0, #0x3a
  404c3c:	b.ne	404cbc <ferror@plt+0x373c>  // b.any
  404c40:	ldr	x0, [sp, #56]
  404c44:	add	x0, x0, #0x1
  404c48:	str	x0, [sp, #40]
  404c4c:	str	xzr, [sp, #56]
  404c50:	bl	401530 <__errno_location@plt>
  404c54:	str	wzr, [x0]
  404c58:	add	x0, sp, #0x38
  404c5c:	mov	w2, #0xa                   	// #10
  404c60:	mov	x1, x0
  404c64:	ldr	x0, [sp, #40]
  404c68:	bl	401460 <strtol@plt>
  404c6c:	mov	w1, w0
  404c70:	ldr	x0, [sp, #24]
  404c74:	str	w1, [x0]
  404c78:	bl	401530 <__errno_location@plt>
  404c7c:	ldr	w0, [x0]
  404c80:	cmp	w0, #0x0
  404c84:	b.ne	404cb4 <ferror@plt+0x3734>  // b.any
  404c88:	ldr	x0, [sp, #56]
  404c8c:	cmp	x0, #0x0
  404c90:	b.eq	404cb4 <ferror@plt+0x3734>  // b.none
  404c94:	ldr	x0, [sp, #56]
  404c98:	ldrsb	w0, [x0]
  404c9c:	cmp	w0, #0x0
  404ca0:	b.ne	404cb4 <ferror@plt+0x3734>  // b.any
  404ca4:	ldr	x0, [sp, #56]
  404ca8:	ldr	x1, [sp, #40]
  404cac:	cmp	x1, x0
  404cb0:	b.ne	404cbc <ferror@plt+0x373c>  // b.any
  404cb4:	mov	w0, #0xffffffff            	// #-1
  404cb8:	b	404cc0 <ferror@plt+0x3740>
  404cbc:	mov	w0, #0x0                   	// #0
  404cc0:	ldp	x29, x30, [sp], #64
  404cc4:	ret
  404cc8:	sub	sp, sp, #0x20
  404ccc:	str	x0, [sp, #8]
  404cd0:	str	x1, [sp]
  404cd4:	ldr	x0, [sp, #8]
  404cd8:	str	x0, [sp, #24]
  404cdc:	ldr	x0, [sp]
  404ce0:	str	xzr, [x0]
  404ce4:	b	404cf4 <ferror@plt+0x3774>
  404ce8:	ldr	x0, [sp, #24]
  404cec:	add	x0, x0, #0x1
  404cf0:	str	x0, [sp, #24]
  404cf4:	ldr	x0, [sp, #24]
  404cf8:	cmp	x0, #0x0
  404cfc:	b.eq	404d24 <ferror@plt+0x37a4>  // b.none
  404d00:	ldr	x0, [sp, #24]
  404d04:	ldrsb	w0, [x0]
  404d08:	cmp	w0, #0x2f
  404d0c:	b.ne	404d24 <ferror@plt+0x37a4>  // b.any
  404d10:	ldr	x0, [sp, #24]
  404d14:	add	x0, x0, #0x1
  404d18:	ldrsb	w0, [x0]
  404d1c:	cmp	w0, #0x2f
  404d20:	b.eq	404ce8 <ferror@plt+0x3768>  // b.none
  404d24:	ldr	x0, [sp, #24]
  404d28:	cmp	x0, #0x0
  404d2c:	b.eq	404d40 <ferror@plt+0x37c0>  // b.none
  404d30:	ldr	x0, [sp, #24]
  404d34:	ldrsb	w0, [x0]
  404d38:	cmp	w0, #0x0
  404d3c:	b.ne	404d48 <ferror@plt+0x37c8>  // b.any
  404d40:	mov	x0, #0x0                   	// #0
  404d44:	b	404da8 <ferror@plt+0x3828>
  404d48:	ldr	x0, [sp]
  404d4c:	mov	x1, #0x1                   	// #1
  404d50:	str	x1, [x0]
  404d54:	ldr	x0, [sp, #24]
  404d58:	add	x0, x0, #0x1
  404d5c:	str	x0, [sp, #16]
  404d60:	b	404d84 <ferror@plt+0x3804>
  404d64:	ldr	x0, [sp]
  404d68:	ldr	x0, [x0]
  404d6c:	add	x1, x0, #0x1
  404d70:	ldr	x0, [sp]
  404d74:	str	x1, [x0]
  404d78:	ldr	x0, [sp, #16]
  404d7c:	add	x0, x0, #0x1
  404d80:	str	x0, [sp, #16]
  404d84:	ldr	x0, [sp, #16]
  404d88:	ldrsb	w0, [x0]
  404d8c:	cmp	w0, #0x0
  404d90:	b.eq	404da4 <ferror@plt+0x3824>  // b.none
  404d94:	ldr	x0, [sp, #16]
  404d98:	ldrsb	w0, [x0]
  404d9c:	cmp	w0, #0x2f
  404da0:	b.ne	404d64 <ferror@plt+0x37e4>  // b.any
  404da4:	ldr	x0, [sp, #24]
  404da8:	add	sp, sp, #0x20
  404dac:	ret
  404db0:	stp	x29, x30, [sp, #-64]!
  404db4:	mov	x29, sp
  404db8:	str	x0, [sp, #24]
  404dbc:	str	x1, [sp, #16]
  404dc0:	b	404ec0 <ferror@plt+0x3940>
  404dc4:	add	x0, sp, #0x28
  404dc8:	mov	x1, x0
  404dcc:	ldr	x0, [sp, #24]
  404dd0:	bl	404cc8 <ferror@plt+0x3748>
  404dd4:	str	x0, [sp, #56]
  404dd8:	add	x0, sp, #0x20
  404ddc:	mov	x1, x0
  404de0:	ldr	x0, [sp, #16]
  404de4:	bl	404cc8 <ferror@plt+0x3748>
  404de8:	str	x0, [sp, #48]
  404dec:	ldr	x1, [sp, #40]
  404df0:	ldr	x0, [sp, #32]
  404df4:	add	x0, x1, x0
  404df8:	cmp	x0, #0x0
  404dfc:	b.ne	404e08 <ferror@plt+0x3888>  // b.any
  404e00:	mov	w0, #0x1                   	// #1
  404e04:	b	404edc <ferror@plt+0x395c>
  404e08:	ldr	x1, [sp, #40]
  404e0c:	ldr	x0, [sp, #32]
  404e10:	add	x0, x1, x0
  404e14:	cmp	x0, #0x1
  404e18:	b.ne	404e5c <ferror@plt+0x38dc>  // b.any
  404e1c:	ldr	x0, [sp, #56]
  404e20:	cmp	x0, #0x0
  404e24:	b.eq	404e38 <ferror@plt+0x38b8>  // b.none
  404e28:	ldr	x0, [sp, #56]
  404e2c:	ldrsb	w0, [x0]
  404e30:	cmp	w0, #0x2f
  404e34:	b.eq	404e54 <ferror@plt+0x38d4>  // b.none
  404e38:	ldr	x0, [sp, #48]
  404e3c:	cmp	x0, #0x0
  404e40:	b.eq	404e5c <ferror@plt+0x38dc>  // b.none
  404e44:	ldr	x0, [sp, #48]
  404e48:	ldrsb	w0, [x0]
  404e4c:	cmp	w0, #0x2f
  404e50:	b.ne	404e5c <ferror@plt+0x38dc>  // b.any
  404e54:	mov	w0, #0x1                   	// #1
  404e58:	b	404edc <ferror@plt+0x395c>
  404e5c:	ldr	x0, [sp, #56]
  404e60:	cmp	x0, #0x0
  404e64:	b.eq	404ed8 <ferror@plt+0x3958>  // b.none
  404e68:	ldr	x0, [sp, #48]
  404e6c:	cmp	x0, #0x0
  404e70:	b.eq	404ed8 <ferror@plt+0x3958>  // b.none
  404e74:	ldr	x1, [sp, #40]
  404e78:	ldr	x0, [sp, #32]
  404e7c:	cmp	x1, x0
  404e80:	b.ne	404ed8 <ferror@plt+0x3958>  // b.any
  404e84:	ldr	x0, [sp, #40]
  404e88:	mov	x2, x0
  404e8c:	ldr	x1, [sp, #48]
  404e90:	ldr	x0, [sp, #56]
  404e94:	bl	401360 <strncmp@plt>
  404e98:	cmp	w0, #0x0
  404e9c:	b.ne	404ed8 <ferror@plt+0x3958>  // b.any
  404ea0:	ldr	x0, [sp, #40]
  404ea4:	ldr	x1, [sp, #56]
  404ea8:	add	x0, x1, x0
  404eac:	str	x0, [sp, #24]
  404eb0:	ldr	x0, [sp, #32]
  404eb4:	ldr	x1, [sp, #48]
  404eb8:	add	x0, x1, x0
  404ebc:	str	x0, [sp, #16]
  404ec0:	ldr	x0, [sp, #24]
  404ec4:	cmp	x0, #0x0
  404ec8:	b.eq	404ed8 <ferror@plt+0x3958>  // b.none
  404ecc:	ldr	x0, [sp, #16]
  404ed0:	cmp	x0, #0x0
  404ed4:	b.ne	404dc4 <ferror@plt+0x3844>  // b.any
  404ed8:	mov	w0, #0x0                   	// #0
  404edc:	ldp	x29, x30, [sp], #64
  404ee0:	ret
  404ee4:	stp	x29, x30, [sp, #-64]!
  404ee8:	mov	x29, sp
  404eec:	str	x0, [sp, #40]
  404ef0:	str	x1, [sp, #32]
  404ef4:	str	x2, [sp, #24]
  404ef8:	ldr	x0, [sp, #40]
  404efc:	cmp	x0, #0x0
  404f00:	b.ne	404f20 <ferror@plt+0x39a0>  // b.any
  404f04:	ldr	x0, [sp, #32]
  404f08:	cmp	x0, #0x0
  404f0c:	b.ne	404f20 <ferror@plt+0x39a0>  // b.any
  404f10:	adrp	x0, 405000 <ferror@plt+0x3a80>
  404f14:	add	x0, x0, #0xe10
  404f18:	bl	4013a0 <strdup@plt>
  404f1c:	b	405044 <ferror@plt+0x3ac4>
  404f20:	ldr	x0, [sp, #40]
  404f24:	cmp	x0, #0x0
  404f28:	b.ne	404f3c <ferror@plt+0x39bc>  // b.any
  404f2c:	ldr	x1, [sp, #24]
  404f30:	ldr	x0, [sp, #32]
  404f34:	bl	4014a0 <strndup@plt>
  404f38:	b	405044 <ferror@plt+0x3ac4>
  404f3c:	ldr	x0, [sp, #32]
  404f40:	cmp	x0, #0x0
  404f44:	b.ne	404f54 <ferror@plt+0x39d4>  // b.any
  404f48:	ldr	x0, [sp, #40]
  404f4c:	bl	4013a0 <strdup@plt>
  404f50:	b	405044 <ferror@plt+0x3ac4>
  404f54:	ldr	x0, [sp, #40]
  404f58:	cmp	x0, #0x0
  404f5c:	b.ne	404f80 <ferror@plt+0x3a00>  // b.any
  404f60:	adrp	x0, 405000 <ferror@plt+0x3a80>
  404f64:	add	x3, x0, #0xe70
  404f68:	mov	w2, #0x383                 	// #899
  404f6c:	adrp	x0, 405000 <ferror@plt+0x3a80>
  404f70:	add	x1, x0, #0xe18
  404f74:	adrp	x0, 405000 <ferror@plt+0x3a80>
  404f78:	add	x0, x0, #0xe28
  404f7c:	bl	401520 <__assert_fail@plt>
  404f80:	ldr	x0, [sp, #32]
  404f84:	cmp	x0, #0x0
  404f88:	b.ne	404fac <ferror@plt+0x3a2c>  // b.any
  404f8c:	adrp	x0, 405000 <ferror@plt+0x3a80>
  404f90:	add	x3, x0, #0xe70
  404f94:	mov	w2, #0x384                 	// #900
  404f98:	adrp	x0, 405000 <ferror@plt+0x3a80>
  404f9c:	add	x1, x0, #0xe18
  404fa0:	adrp	x0, 405000 <ferror@plt+0x3a80>
  404fa4:	add	x0, x0, #0xe30
  404fa8:	bl	401520 <__assert_fail@plt>
  404fac:	ldr	x0, [sp, #40]
  404fb0:	bl	401270 <strlen@plt>
  404fb4:	str	x0, [sp, #56]
  404fb8:	ldr	x0, [sp, #56]
  404fbc:	mvn	x0, x0
  404fc0:	ldr	x1, [sp, #24]
  404fc4:	cmp	x1, x0
  404fc8:	b.ls	404fd4 <ferror@plt+0x3a54>  // b.plast
  404fcc:	mov	x0, #0x0                   	// #0
  404fd0:	b	405044 <ferror@plt+0x3ac4>
  404fd4:	ldr	x1, [sp, #56]
  404fd8:	ldr	x0, [sp, #24]
  404fdc:	add	x0, x1, x0
  404fe0:	add	x0, x0, #0x1
  404fe4:	bl	401350 <malloc@plt>
  404fe8:	str	x0, [sp, #48]
  404fec:	ldr	x0, [sp, #48]
  404ff0:	cmp	x0, #0x0
  404ff4:	b.ne	405000 <ferror@plt+0x3a80>  // b.any
  404ff8:	mov	x0, #0x0                   	// #0
  404ffc:	b	405044 <ferror@plt+0x3ac4>
  405000:	ldr	x2, [sp, #56]
  405004:	ldr	x1, [sp, #40]
  405008:	ldr	x0, [sp, #48]
  40500c:	bl	401240 <memcpy@plt>
  405010:	ldr	x1, [sp, #48]
  405014:	ldr	x0, [sp, #56]
  405018:	add	x0, x1, x0
  40501c:	ldr	x2, [sp, #24]
  405020:	ldr	x1, [sp, #32]
  405024:	bl	401240 <memcpy@plt>
  405028:	ldr	x1, [sp, #56]
  40502c:	ldr	x0, [sp, #24]
  405030:	add	x0, x1, x0
  405034:	ldr	x1, [sp, #48]
  405038:	add	x0, x1, x0
  40503c:	strb	wzr, [x0]
  405040:	ldr	x0, [sp, #48]
  405044:	ldp	x29, x30, [sp], #64
  405048:	ret
  40504c:	stp	x29, x30, [sp, #-32]!
  405050:	mov	x29, sp
  405054:	str	x0, [sp, #24]
  405058:	str	x1, [sp, #16]
  40505c:	ldr	x0, [sp, #16]
  405060:	cmp	x0, #0x0
  405064:	b.eq	405074 <ferror@plt+0x3af4>  // b.none
  405068:	ldr	x0, [sp, #16]
  40506c:	bl	401270 <strlen@plt>
  405070:	b	405078 <ferror@plt+0x3af8>
  405074:	mov	x0, #0x0                   	// #0
  405078:	mov	x2, x0
  40507c:	ldr	x1, [sp, #16]
  405080:	ldr	x0, [sp, #24]
  405084:	bl	404ee4 <ferror@plt+0x3964>
  405088:	ldp	x29, x30, [sp], #32
  40508c:	ret
  405090:	stp	x29, x30, [sp, #-304]!
  405094:	mov	x29, sp
  405098:	str	x0, [sp, #56]
  40509c:	str	x1, [sp, #48]
  4050a0:	str	x2, [sp, #256]
  4050a4:	str	x3, [sp, #264]
  4050a8:	str	x4, [sp, #272]
  4050ac:	str	x5, [sp, #280]
  4050b0:	str	x6, [sp, #288]
  4050b4:	str	x7, [sp, #296]
  4050b8:	str	q0, [sp, #128]
  4050bc:	str	q1, [sp, #144]
  4050c0:	str	q2, [sp, #160]
  4050c4:	str	q3, [sp, #176]
  4050c8:	str	q4, [sp, #192]
  4050cc:	str	q5, [sp, #208]
  4050d0:	str	q6, [sp, #224]
  4050d4:	str	q7, [sp, #240]
  4050d8:	add	x0, sp, #0x130
  4050dc:	str	x0, [sp, #80]
  4050e0:	add	x0, sp, #0x130
  4050e4:	str	x0, [sp, #88]
  4050e8:	add	x0, sp, #0x100
  4050ec:	str	x0, [sp, #96]
  4050f0:	mov	w0, #0xffffffd0            	// #-48
  4050f4:	str	w0, [sp, #104]
  4050f8:	mov	w0, #0xffffff80            	// #-128
  4050fc:	str	w0, [sp, #108]
  405100:	add	x2, sp, #0x10
  405104:	add	x3, sp, #0x50
  405108:	ldp	x0, x1, [x3]
  40510c:	stp	x0, x1, [x2]
  405110:	ldp	x0, x1, [x3, #16]
  405114:	stp	x0, x1, [x2, #16]
  405118:	add	x1, sp, #0x10
  40511c:	add	x0, sp, #0x48
  405120:	mov	x2, x1
  405124:	ldr	x1, [sp, #48]
  405128:	bl	401490 <vasprintf@plt>
  40512c:	str	w0, [sp, #124]
  405130:	ldr	w0, [sp, #124]
  405134:	cmp	w0, #0x0
  405138:	b.ge	405144 <ferror@plt+0x3bc4>  // b.tcont
  40513c:	mov	x0, #0x0                   	// #0
  405140:	b	40516c <ferror@plt+0x3bec>
  405144:	ldr	x0, [sp, #72]
  405148:	ldrsw	x1, [sp, #124]
  40514c:	mov	x2, x1
  405150:	mov	x1, x0
  405154:	ldr	x0, [sp, #56]
  405158:	bl	404ee4 <ferror@plt+0x3964>
  40515c:	str	x0, [sp, #112]
  405160:	ldr	x0, [sp, #72]
  405164:	bl	401470 <free@plt>
  405168:	ldr	x0, [sp, #112]
  40516c:	ldp	x29, x30, [sp], #304
  405170:	ret
  405174:	stp	x29, x30, [sp, #-48]!
  405178:	mov	x29, sp
  40517c:	str	x0, [sp, #24]
  405180:	str	x1, [sp, #16]
  405184:	str	wzr, [sp, #44]
  405188:	str	wzr, [sp, #40]
  40518c:	b	4051f8 <ferror@plt+0x3c78>
  405190:	ldr	w0, [sp, #44]
  405194:	cmp	w0, #0x0
  405198:	b.eq	4051a4 <ferror@plt+0x3c24>  // b.none
  40519c:	str	wzr, [sp, #44]
  4051a0:	b	4051ec <ferror@plt+0x3c6c>
  4051a4:	ldrsw	x0, [sp, #40]
  4051a8:	ldr	x1, [sp, #24]
  4051ac:	add	x0, x1, x0
  4051b0:	ldrsb	w0, [x0]
  4051b4:	cmp	w0, #0x5c
  4051b8:	b.ne	4051c8 <ferror@plt+0x3c48>  // b.any
  4051bc:	mov	w0, #0x1                   	// #1
  4051c0:	str	w0, [sp, #44]
  4051c4:	b	4051ec <ferror@plt+0x3c6c>
  4051c8:	ldrsw	x0, [sp, #40]
  4051cc:	ldr	x1, [sp, #24]
  4051d0:	add	x0, x1, x0
  4051d4:	ldrsb	w0, [x0]
  4051d8:	mov	w1, w0
  4051dc:	ldr	x0, [sp, #16]
  4051e0:	bl	4014c0 <strchr@plt>
  4051e4:	cmp	x0, #0x0
  4051e8:	b.ne	405214 <ferror@plt+0x3c94>  // b.any
  4051ec:	ldr	w0, [sp, #40]
  4051f0:	add	w0, w0, #0x1
  4051f4:	str	w0, [sp, #40]
  4051f8:	ldrsw	x0, [sp, #40]
  4051fc:	ldr	x1, [sp, #24]
  405200:	add	x0, x1, x0
  405204:	ldrsb	w0, [x0]
  405208:	cmp	w0, #0x0
  40520c:	b.ne	405190 <ferror@plt+0x3c10>  // b.any
  405210:	b	405218 <ferror@plt+0x3c98>
  405214:	nop
  405218:	ldr	w1, [sp, #40]
  40521c:	ldr	w0, [sp, #44]
  405220:	sub	w0, w1, w0
  405224:	sxtw	x0, w0
  405228:	ldp	x29, x30, [sp], #48
  40522c:	ret
  405230:	stp	x29, x30, [sp, #-64]!
  405234:	mov	x29, sp
  405238:	str	x0, [sp, #40]
  40523c:	str	x1, [sp, #32]
  405240:	str	x2, [sp, #24]
  405244:	str	w3, [sp, #20]
  405248:	ldr	x0, [sp, #40]
  40524c:	ldr	x0, [x0]
  405250:	str	x0, [sp, #56]
  405254:	ldr	x0, [sp, #56]
  405258:	ldrsb	w0, [x0]
  40525c:	cmp	w0, #0x0
  405260:	b.ne	4052a0 <ferror@plt+0x3d20>  // b.any
  405264:	ldr	x0, [sp, #40]
  405268:	ldr	x0, [x0]
  40526c:	ldrsb	w0, [x0]
  405270:	cmp	w0, #0x0
  405274:	b.eq	405298 <ferror@plt+0x3d18>  // b.none
  405278:	adrp	x0, 405000 <ferror@plt+0x3a80>
  40527c:	add	x3, x0, #0xe80
  405280:	mov	w2, #0x3c6                 	// #966
  405284:	adrp	x0, 405000 <ferror@plt+0x3a80>
  405288:	add	x1, x0, #0xe18
  40528c:	adrp	x0, 405000 <ferror@plt+0x3a80>
  405290:	add	x0, x0, #0xe38
  405294:	bl	401520 <__assert_fail@plt>
  405298:	mov	x0, #0x0                   	// #0
  40529c:	b	4054d0 <ferror@plt+0x3f50>
  4052a0:	ldr	x1, [sp, #24]
  4052a4:	ldr	x0, [sp, #56]
  4052a8:	bl	4014b0 <strspn@plt>
  4052ac:	mov	x1, x0
  4052b0:	ldr	x0, [sp, #56]
  4052b4:	add	x0, x0, x1
  4052b8:	str	x0, [sp, #56]
  4052bc:	ldr	x0, [sp, #56]
  4052c0:	ldrsb	w0, [x0]
  4052c4:	cmp	w0, #0x0
  4052c8:	b.ne	4052e0 <ferror@plt+0x3d60>  // b.any
  4052cc:	ldr	x0, [sp, #40]
  4052d0:	ldr	x1, [sp, #56]
  4052d4:	str	x1, [x0]
  4052d8:	mov	x0, #0x0                   	// #0
  4052dc:	b	4054d0 <ferror@plt+0x3f50>
  4052e0:	ldr	w0, [sp, #20]
  4052e4:	cmp	w0, #0x0
  4052e8:	b.eq	405404 <ferror@plt+0x3e84>  // b.none
  4052ec:	ldr	x0, [sp, #56]
  4052f0:	ldrsb	w0, [x0]
  4052f4:	mov	w1, w0
  4052f8:	adrp	x0, 405000 <ferror@plt+0x3a80>
  4052fc:	add	x0, x0, #0xe48
  405300:	bl	4014c0 <strchr@plt>
  405304:	cmp	x0, #0x0
  405308:	b.eq	405404 <ferror@plt+0x3e84>  // b.none
  40530c:	ldr	x0, [sp, #56]
  405310:	ldrsb	w0, [x0]
  405314:	strb	w0, [sp, #48]
  405318:	strb	wzr, [sp, #49]
  40531c:	ldr	x0, [sp, #56]
  405320:	add	x0, x0, #0x1
  405324:	add	x1, sp, #0x30
  405328:	bl	405174 <ferror@plt+0x3bf4>
  40532c:	mov	x1, x0
  405330:	ldr	x0, [sp, #32]
  405334:	str	x1, [x0]
  405338:	ldr	x0, [sp, #32]
  40533c:	ldr	x0, [x0]
  405340:	add	x0, x0, #0x1
  405344:	ldr	x1, [sp, #56]
  405348:	add	x0, x1, x0
  40534c:	ldrsb	w0, [x0]
  405350:	cmp	w0, #0x0
  405354:	b.eq	4053c8 <ferror@plt+0x3e48>  // b.none
  405358:	ldr	x0, [sp, #32]
  40535c:	ldr	x0, [x0]
  405360:	add	x0, x0, #0x1
  405364:	ldr	x1, [sp, #56]
  405368:	add	x0, x1, x0
  40536c:	ldrsb	w1, [x0]
  405370:	ldrsb	w0, [sp, #48]
  405374:	cmp	w1, w0
  405378:	b.ne	4053c8 <ferror@plt+0x3e48>  // b.any
  40537c:	ldr	x0, [sp, #32]
  405380:	ldr	x0, [x0]
  405384:	add	x0, x0, #0x2
  405388:	ldr	x1, [sp, #56]
  40538c:	add	x0, x1, x0
  405390:	ldrsb	w0, [x0]
  405394:	cmp	w0, #0x0
  405398:	b.eq	4053dc <ferror@plt+0x3e5c>  // b.none
  40539c:	ldr	x0, [sp, #32]
  4053a0:	ldr	x0, [x0]
  4053a4:	add	x0, x0, #0x2
  4053a8:	ldr	x1, [sp, #56]
  4053ac:	add	x0, x1, x0
  4053b0:	ldrsb	w0, [x0]
  4053b4:	mov	w1, w0
  4053b8:	ldr	x0, [sp, #24]
  4053bc:	bl	4014c0 <strchr@plt>
  4053c0:	cmp	x0, #0x0
  4053c4:	b.ne	4053dc <ferror@plt+0x3e5c>  // b.any
  4053c8:	ldr	x0, [sp, #40]
  4053cc:	ldr	x1, [sp, #56]
  4053d0:	str	x1, [x0]
  4053d4:	mov	x0, #0x0                   	// #0
  4053d8:	b	4054d0 <ferror@plt+0x3f50>
  4053dc:	ldr	x0, [sp, #56]
  4053e0:	add	x1, x0, #0x1
  4053e4:	str	x1, [sp, #56]
  4053e8:	ldr	x1, [sp, #32]
  4053ec:	ldr	x1, [x1]
  4053f0:	add	x1, x1, #0x2
  4053f4:	add	x1, x0, x1
  4053f8:	ldr	x0, [sp, #40]
  4053fc:	str	x1, [x0]
  405400:	b	4054cc <ferror@plt+0x3f4c>
  405404:	ldr	w0, [sp, #20]
  405408:	cmp	w0, #0x0
  40540c:	b.eq	40549c <ferror@plt+0x3f1c>  // b.none
  405410:	ldr	x1, [sp, #24]
  405414:	ldr	x0, [sp, #56]
  405418:	bl	405174 <ferror@plt+0x3bf4>
  40541c:	mov	x1, x0
  405420:	ldr	x0, [sp, #32]
  405424:	str	x1, [x0]
  405428:	ldr	x0, [sp, #32]
  40542c:	ldr	x0, [x0]
  405430:	ldr	x1, [sp, #56]
  405434:	add	x0, x1, x0
  405438:	ldrsb	w0, [x0]
  40543c:	cmp	w0, #0x0
  405440:	b.eq	405480 <ferror@plt+0x3f00>  // b.none
  405444:	ldr	x0, [sp, #32]
  405448:	ldr	x0, [x0]
  40544c:	ldr	x1, [sp, #56]
  405450:	add	x0, x1, x0
  405454:	ldrsb	w0, [x0]
  405458:	mov	w1, w0
  40545c:	ldr	x0, [sp, #24]
  405460:	bl	4014c0 <strchr@plt>
  405464:	cmp	x0, #0x0
  405468:	b.ne	405480 <ferror@plt+0x3f00>  // b.any
  40546c:	ldr	x0, [sp, #40]
  405470:	ldr	x1, [sp, #56]
  405474:	str	x1, [x0]
  405478:	mov	x0, #0x0                   	// #0
  40547c:	b	4054d0 <ferror@plt+0x3f50>
  405480:	ldr	x0, [sp, #32]
  405484:	ldr	x0, [x0]
  405488:	ldr	x1, [sp, #56]
  40548c:	add	x1, x1, x0
  405490:	ldr	x0, [sp, #40]
  405494:	str	x1, [x0]
  405498:	b	4054cc <ferror@plt+0x3f4c>
  40549c:	ldr	x1, [sp, #24]
  4054a0:	ldr	x0, [sp, #56]
  4054a4:	bl	401500 <strcspn@plt>
  4054a8:	mov	x1, x0
  4054ac:	ldr	x0, [sp, #32]
  4054b0:	str	x1, [x0]
  4054b4:	ldr	x0, [sp, #32]
  4054b8:	ldr	x0, [x0]
  4054bc:	ldr	x1, [sp, #56]
  4054c0:	add	x1, x1, x0
  4054c4:	ldr	x0, [sp, #40]
  4054c8:	str	x1, [x0]
  4054cc:	ldr	x0, [sp, #56]
  4054d0:	ldp	x29, x30, [sp], #64
  4054d4:	ret
  4054d8:	stp	x29, x30, [sp, #-48]!
  4054dc:	mov	x29, sp
  4054e0:	str	x0, [sp, #24]
  4054e4:	ldr	x0, [sp, #24]
  4054e8:	bl	401390 <fgetc@plt>
  4054ec:	str	w0, [sp, #44]
  4054f0:	ldr	w0, [sp, #44]
  4054f4:	cmn	w0, #0x1
  4054f8:	b.ne	405504 <ferror@plt+0x3f84>  // b.any
  4054fc:	mov	w0, #0x1                   	// #1
  405500:	b	405514 <ferror@plt+0x3f94>
  405504:	ldr	w0, [sp, #44]
  405508:	cmp	w0, #0xa
  40550c:	b.ne	4054e4 <ferror@plt+0x3f64>  // b.any
  405510:	mov	w0, #0x0                   	// #0
  405514:	ldp	x29, x30, [sp], #48
  405518:	ret
  40551c:	nop
  405520:	stp	x29, x30, [sp, #-64]!
  405524:	mov	x29, sp
  405528:	stp	x19, x20, [sp, #16]
  40552c:	adrp	x20, 416000 <ferror@plt+0x14a80>
  405530:	add	x20, x20, #0xdf0
  405534:	stp	x21, x22, [sp, #32]
  405538:	adrp	x21, 416000 <ferror@plt+0x14a80>
  40553c:	add	x21, x21, #0xde8
  405540:	sub	x20, x20, x21
  405544:	mov	w22, w0
  405548:	stp	x23, x24, [sp, #48]
  40554c:	mov	x23, x1
  405550:	mov	x24, x2
  405554:	bl	401200 <memcpy@plt-0x40>
  405558:	cmp	xzr, x20, asr #3
  40555c:	b.eq	405588 <ferror@plt+0x4008>  // b.none
  405560:	asr	x20, x20, #3
  405564:	mov	x19, #0x0                   	// #0
  405568:	ldr	x3, [x21, x19, lsl #3]
  40556c:	mov	x2, x24
  405570:	add	x19, x19, #0x1
  405574:	mov	x1, x23
  405578:	mov	w0, w22
  40557c:	blr	x3
  405580:	cmp	x20, x19
  405584:	b.ne	405568 <ferror@plt+0x3fe8>  // b.any
  405588:	ldp	x19, x20, [sp, #16]
  40558c:	ldp	x21, x22, [sp, #32]
  405590:	ldp	x23, x24, [sp, #48]
  405594:	ldp	x29, x30, [sp], #64
  405598:	ret
  40559c:	nop
  4055a0:	ret
  4055a4:	nop
  4055a8:	adrp	x2, 417000 <ferror@plt+0x15a80>
  4055ac:	mov	x1, #0x0                   	// #0
  4055b0:	ldr	x2, [x2, #432]
  4055b4:	b	4012f0 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004055b8 <.fini>:
  4055b8:	stp	x29, x30, [sp, #-16]!
  4055bc:	mov	x29, sp
  4055c0:	ldp	x29, x30, [sp], #16
  4055c4:	ret
