/home/erik/git/dev/LimeSDR-USB_GW/src/general/bus_sync_reg.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/erik/git/dev/LimeSDR-USB_GW/src/general/bus_sync_reg.vhd
Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity bus_sync_reg
-- Compiling architecture arch of bus_sync_reg

} {} {}} /home/erik/git/dev/LimeSDR-USB_GW/src/gpio_chirp_sync/gpio_chirp_sync_FSM.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/erik/git/dev/LimeSDR-USB_GW/src/gpio_chirp_sync/gpio_chirp_sync_FSM.vhd
Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity gpio_chirp_sync_FSM
-- Compiling architecture arch of gpio_chirp_sync_FSM

} {} {}} /home/erik/git/dev/LimeSDR-USB_GW/src/gpio_chirp_sync/timern.v {1 {vlog -work work -stats=none /home/erik/git/dev/LimeSDR-USB_GW/src/gpio_chirp_sync/timern.v
Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
-- Compiling module timern

Top level modules:
	timern

} {} {}} /home/erik/git/dev/LimeSDR-USB_GW/src/gpio_chirp_sync/sim/gpio_chirp_sync_top_tb.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/erik/git/dev/LimeSDR-USB_GW/src/gpio_chirp_sync/sim/gpio_chirp_sync_top_tb.vhd
Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity gpio_chirp_sync_top_tb
-- Compiling architecture arch of gpio_chirp_sync_top_tb

} {} {}} /home/erik/git/dev/LimeSDR-USB_GW/src/general/sync_reg.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/erik/git/dev/LimeSDR-USB_GW/src/general/sync_reg.vhd
Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity sync_reg
-- Compiling architecture arch of sync_reg

} {} {}} /home/erik/git/dev/LimeSDR-USB_GW/src/gpio_chirp_sync/counter.v {1 {vlog -work work -stats=none /home/erik/git/dev/LimeSDR-USB_GW/src/gpio_chirp_sync/counter.v
Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
-- Compiling module counter

Top level modules:
	counter

} {} {}} /home/erik/git/dev/LimeSDR-USB_GW/src/gpio_chirp_sync/gpio_chirp_sync.v {1 {vlog -work work -stats=none /home/erik/git/dev/LimeSDR-USB_GW/src/gpio_chirp_sync/gpio_chirp_sync.v
Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
-- Compiling module gpio_chirp_sync_top

Top level modules:
	gpio_chirp_sync_top

} {} {}} /home/erik/git/dev/LimeSDR-USB_GW/src/gpio_chirp_sync/SM.v {1 {vlog -work work -stats=none /home/erik/git/dev/LimeSDR-USB_GW/src/gpio_chirp_sync/SM.v
Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
-- Compiling module SM

Top level modules:
	SM

} {} {}} /home/erik/git/dev/LimeSDR-USB_GW/src/rx_path_top/smpl_cnt/synth/smpl_cnt.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/erik/git/dev/LimeSDR-USB_GW/src/rx_path_top/smpl_cnt/synth/smpl_cnt.vhd
Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity smpl_cnt
-- Compiling architecture arch of smpl_cnt
-- Loading entity lpm_cnt_inst

} {} {}} /home/erik/git/dev/LimeSDR-USB_GW/src/gpio_chirp_sync/gpio_sync_FSM.v {1 {vlog -work work -stats=none /home/erik/git/dev/LimeSDR-USB_GW/src/gpio_chirp_sync/gpio_sync_FSM.v
Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
-- Compiling module gpio_sync_FSM

Top level modules:
	gpio_sync_FSM

} {} {}} /home/erik/git/dev/LimeSDR-USB_GW/src/altera_inst/lpm_cnt_inst.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/erik/git/dev/LimeSDR-USB_GW/src/altera_inst/lpm_cnt_inst.vhd
Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity lpm_cnt_inst
-- Compiling architecture arch of lpm_cnt_inst

} {} {}}
