Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Mar 19 03:46:34 2025
| Host         : vivado running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_design_analysis -file /home/azureuser/btreeBlock/verilog/find/2/vivado/reports/design_analysis.rpt
| Design       : find
| Device       : xc7a50t
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+-------------------------+
|      Characteristics      |         Path #1         |
+---------------------------+-------------------------+
| Requirement               | 11.200                  |
| Path Delay                | 3.276                   |
| Logic Delay               | 2.705(83%)              |
| Net Delay                 | 0.571(17%)              |
| Clock Skew                | -2.015                  |
| Slack                     | 3.874                   |
| Clock Uncertainty         | 0.035                   |
| Clock Relationship        | Timed                   |
| Clock Delay Group         | Same Clock              |
| Logic Levels              | 1                       |
| Routes                    | NA                      |
| Logical Path              | FDRE/C-(1)-OBUF/data[1] |
| Start Point Clock         | clock                   |
| End Point Clock           | clock                   |
| DSP Block                 | None                    |
| RAM Registers             | None-None               |
| IO Crossings              | 0                       |
| Config Crossings          | 0                       |
| SLR Crossings             | 0                       |
| PBlocks                   | 0                       |
| High Fanout               | 1                       |
| Dont Touch                | 0                       |
| Mark Debug                | 0                       |
| Start Point Pin Primitive | FDRE/C                  |
| End Point Pin Primitive   | data[1]                 |
| Start Point Pin           | T_reg[29]/C             |
| End Point Pin             | data[1]                 |
+---------------------------+-------------------------+
* Bounding box calculated as % of dimensions for the target device (188, 300)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+----+---+
| End Point Clock | Requirement |  0 |  1 |  2 | 3 |
+-----------------+-------------+----+----+----+---+
| clock           | 11.200ns    | 38 | 85 | 32 | 5 |
+-----------------+-------------+----+----+----+---+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 160 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


