# PIPELINE-PROCESSOR-DESIGN

"company" : CODTECH IT SOLUTIONS

"Name" : Mounika Veerla

"Intern Id" : CT06WC138

"Domain" :VLSI

"Duration" : 6weeks

"Mentor" : Neela Santosh

Description : In this repository I perform a task called Designing a 4 stage pipelined processor with basic instructions like ADD, SUB, AND, LOAD. We execute the code, testbench and simulation of processor for each stage operation.

Tools used: Modelsim(questasim), Mentor graphics, Xilinix, Quartus prime

