
# AXI-Lite å®ç°RPCè°ƒç”¨ç¡¬ä»¶å‡½æ•°æœåŠ¡


> ğŸ‘‹ **æœ¬æ–‡ä»‹ç»å¦‚ä½•åŸºäº AXI-Lite æ€»çº¿è®¾è®¡ä¸€ä¸ªé€šç”¨çš„â€œç¡¬ä»¶å‡½æ•°è°ƒç”¨æ¡†æ¶â€**ã€‚ä¸»æœºç«¯ï¼ˆPSï¼‰åªéœ€é€šè¿‡å¯„å­˜å™¨å†™å…¥å‚æ•°ä¸å¯åŠ¨æ ‡å¿—ï¼Œå³å¯è§¦å‘ PL æ¨¡å—æ‰§è¡ŒæŒ‡å®šç®—æ³•é€»è¾‘ï¼Œå¹¶å°†ç»“æœè¿”å›ã€‚  
>
> è¯¥æœºåˆ¶æœ¬è´¨ä¸Šæ˜¯ä¸€ç§**ç¡¬ä»¶å±‚çš„è¿œç¨‹è¿‡ç¨‹è°ƒç”¨ï¼ˆRPCï¼‰**ï¼Œåœ¨åµŒå…¥å¼/FPGA ç³»ç»Ÿä¸­å…·æœ‰å¹¿æ³›åº”ç”¨ä»·å€¼ï¼Œç‰¹åˆ«é€‚ç”¨äºï¼š
>
> - ğŸ’¡ è‡ªå®šä¹‰ç®—æ³•é€»è¾‘ï¼ˆå¦‚åŠ æ³•ã€ä¹˜æ³•ã€æŸ¥è¡¨ï¼‰
> - âš¡ ç¡¬ä»¶åŠ é€Ÿæ¨¡å—ï¼ˆå¦‚æ»¤æ³¢ã€å‹ç¼©ã€æ¯”å¯¹ï¼‰
> - ğŸ§± åŸºäºå¯„å­˜å™¨æ˜ å°„çš„æœåŠ¡å‹æ¨¡å—è‡ªå®šä¹‰å¤–è®¾
>
AXI-Liteçš„åŸç†å’Œä½¿ç”¨å¯å‚è€ƒæˆ‘çš„å¦ä¸€ç¯‡æ–‡ç« ï¼š  
> ğŸ‘‰ [ã€ŠZynq AXI-Lite æ€»çº¿åŸç†ä¸å®ç°ã€‹](Zynq%20AXI-Lite%20æ€»çº¿åŸç†ä¸å®ç°.md)


---



# BDå›¾
![åœ¨è¿™é‡Œæ’å…¥å›¾ç‰‡æè¿°](https://i-blog.csdnimg.cn/direct/0dc97a87778441e29460e706fd034ee5.png)

---

## ğŸ“¦ ç³»ç»Ÿç»“æ„

         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
         â”‚   PS ä¸»æœº    â”‚
         â”‚  (ARM/Linux) â”‚
         â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜
                â”‚AXI-Lite
         â”Œâ”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”
         â”‚ axi_lite_slave â”‚ â† æä¾›å¯„å­˜å™¨è¯»å†™æ¥å£
         â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜
                â”‚
         â”Œâ”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
         â”‚  rpc_processor â”‚ â† æ‰§è¡Œâ€œå‡½æ•°â€è°ƒç”¨ï¼ˆå¦‚åŠ æ³•ï¼‰
         â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜


---

## ğŸ§  åŠŸèƒ½ç®€ä»‹

- âœ… PS ä¸»æœºé€šè¿‡ AXI-Lite å†™å…¥å‚æ•°ã€é€‰æ‹©æ–¹æ³•ã€è§¦å‘æ‰§è¡Œ  
- âœ… PL æ¨¡å— `rpc_processor` æ ¹æ®æ–¹æ³•ç¼–å·æ‰§è¡Œå¯¹åº”å¤„ç†ï¼ˆå¦‚å‚æ•°åŠ æ³•ï¼‰  
- âœ… æ”¯æŒå¤šä¸ªè¿”å›å€¼ï¼ˆæœ€å¤š 4 ä¸ªï¼‰  
- âœ… é€šè¿‡ä»¿çœŸ testbench + PS ä»£ç ä¸¤ç§æ–¹å¼è°ƒç”¨ä¸éªŒè¯  

---

## ğŸ“ å¯„å­˜å™¨å®šä¹‰

| åœ°å€åç§» | åç§°           | ä½œç”¨                      | ä½è¯´æ˜                                  |
|----------|----------------|---------------------------|------------------------------------------|
| 0x00     | REG_CTRL       | æ§åˆ¶ä¸çŠ¶æ€å¯„å­˜å™¨          | [0]=startï¼Œ[1]=readyï¼Œ[2]=doneï¼Œ[3]=valid |
| 0x04     | REG_METHOD     | æ–¹æ³•ç¼–å·ï¼ˆåŠŸèƒ½ç ï¼‰        | 0 = å›æ˜¾ï¼ˆECHOï¼‰ï¼Œ1 = åŠ æ³•ï¼ˆADDï¼‰        |
| 0x08~0x14| REG_ARG0~3     | è¾“å…¥å‚æ•°ï¼ˆå…±4ä¸ªï¼‰         | 32-bit è¾“å…¥                              |
| 0x18~0x24| REG_RES0~3     | è¾“å‡ºç»“æœï¼ˆå…±4ä¸ªï¼‰         | 32-bit è¾“å‡º                              |

> ğŸ“Œ æ‰€æœ‰å¯„å­˜å™¨å‡ä¸º 32-bitï¼Œæ”¯æŒé€šè¿‡ AXI-Lite æ¥å£è¿›è¡Œè¯»å†™è®¿é—®ã€‚

---
# å¯„å­˜å™¨æ˜ å°„è¡¨
| memç´¢å¼• | åœ°å€åç§» | å¯„å­˜å™¨åç§° | è¯´æ˜               |
|---------|----------|-------------|--------------------|
| mem[0]  | 0x00     | REG_CTRL    | æ§åˆ¶/çŠ¶æ€          |
| mem[1]  | 0x04     | REG_METHOD  | æ–¹æ³•ç¼–å·           |
| mem[2]  | 0x08     | REG_ARG0    | è¯·æ±‚å‚æ•°0          |
| mem[3]  | 0x0C     | REG_ARG1    | è¯·æ±‚å‚æ•°1          |
| mem[4]  | 0x10     | REG_ARG2    | è¯·æ±‚å‚æ•°2          |
| mem[5]  | 0x14     | REG_ARG3    | è¯·æ±‚å‚æ•°3          |
| mem[6]  | 0x18     | REG_RES0    | å“åº”ç»“æœ0          |
| mem[7]  | 0x1C     | REG_RES1    | å“åº”ç»“æœ1          |
| mem[8]  | 0x20     | REG_RES2    | å“åº”ç»“æœ2          |
| mem[9]  | 0x24     | REG_RES3    | å“åº”ç»“æœ3          |



# rpc_processor.v
```verilog
`timescale 1ns/1ps

// å®å®šä¹‰ï¼šRPCæ–¹æ³•ï¼ˆ32ä½åŠŸèƒ½ç ï¼‰
`define RPC_FUNC_ECHO    32'h00000000  // å›æ˜¾åŠŸèƒ½ï¼ˆè¿”å›è¾“å…¥å‚æ•°ï¼‰
`define RPC_FUNC_ADD     32'h00000001  // åŠ æ³•åŠŸèƒ½ï¼ˆå‚æ•°ç›¸åŠ ï¼‰

module rpc_processor (
    input  wire        i_clk,         // æ—¶é’Ÿä¿¡å·
    input  wire        i_rst_n,       // å¤ä½ä¿¡å·ï¼ˆä½æœ‰æ•ˆï¼‰

    // å¯„å­˜å™¨æ¥å£ï¼ˆç›´æ¥æš´éœ²ï¼‰
    input  wire [31:0] i_method_reg,  // æ–¹æ³•é€‰æ‹©å¯„å­˜å™¨
    input  wire [31:0] i_req_reg_0,   // è¯·æ±‚å‚æ•°0
    input  wire [31:0] i_req_reg_1,   // è¯·æ±‚å‚æ•°1
    input  wire [31:0] i_req_reg_2,   // è¯·æ±‚å‚æ•°2
    input  wire [31:0] i_req_reg_3,   // è¯·æ±‚å‚æ•°3
    output reg  [31:0] o_res_reg_0,   // å“åº”ç»“æœ0
    output reg  [31:0] o_res_reg_1,   // å“åº”ç»“æœ1
    output reg  [31:0] o_res_reg_2,   // å“åº”ç»“æœ2
    output reg  [31:0] o_res_reg_3,   // å“åº”ç»“æœ3

    // RPCæ§åˆ¶ä¿¡å·ï¼ˆå«å¯åŠ¨ä¿¡å·ï¼‰
    input  wire        i_rpc_start,   // RPCå¯åŠ¨ä¿¡å·ï¼ˆ1=è§¦å‘å¤„ç†ï¼Œä¸Šå‡æ²¿æœ‰æ•ˆï¼‰
    output reg         o_rpc_busy,   // RPCè¯·æ±‚æœ‰æ•ˆï¼ˆå¤„ç†ä¸­ä¿æŒé«˜ï¼‰
    input  wire        i_rpc_valid,   // å¤–éƒ¨æ•°æ®æœ‰æ•ˆï¼ˆ1=å¯æ¥æ”¶è¯·æ±‚ï¼‰
    output reg         o_rpc_done     // RPCå¤„ç†å®Œæˆï¼ˆ1=ç»“æœæœ‰æ•ˆï¼‰
);

    // --------------------------
    // å¯åŠ¨ä¿¡å·è¾¹æ²¿æ£€æµ‹ï¼ˆé˜²æ­¢æŒç»­è§¦å‘ï¼‰
    // --------------------------
    reg r_rpc_start_dly;
    wire w_rpc_start_posedge;  // å¯åŠ¨ä¿¡å·ä¸Šå‡æ²¿ï¼ˆçœŸæ­£çš„è§¦å‘ç‚¹ï¼‰

    always @(posedge i_clk or negedge i_rst_n) begin
        if (!i_rst_n) begin
            r_rpc_start_dly <= 1'b0;
        end else begin
            r_rpc_start_dly <= i_rpc_start;  // å»¶è¿Ÿä¸€æ‹ç”¨äºè¾¹æ²¿æ£€æµ‹
        end
    end

    assign w_rpc_start_posedge = i_rpc_start && !r_rpc_start_dly;  // ä¸Šå‡æ²¿æ£€æµ‹

    // --------------------------
    // å†…éƒ¨é”å­˜å¯„å­˜å™¨ï¼ˆå¤„ç†æœŸé—´ä¿æŒå‚æ•°ç¨³å®šï¼‰
    // --------------------------
    reg [31:0] r_method_latch;
    reg [31:0] r_req_latch_0, r_req_latch_1, r_req_latch_2, r_req_latch_3;

    // --------------------------
    // RPCå¤„ç†çŠ¶æ€æœº
    // --------------------------
    localparam S_IDLE      = 2'b00;
    localparam S_PROCESSING = 2'b01;
    localparam S_DONE      = 2'b10;

    reg [1:0] r_state;
    reg [3:0] r_proc_cnt;  // æ¨¡æ‹Ÿå¤„ç†å»¶è¿Ÿï¼ˆ0~15å‘¨æœŸï¼‰

    always @(posedge i_clk or negedge i_rst_n) begin
        if (!i_rst_n) begin
            r_state <= S_IDLE;
            r_proc_cnt <= 4'h0;
            o_rpc_busy <= 1'b0;
            o_rpc_done <= 1'b0;
            r_method_latch <= 32'h0;
            r_req_latch_0 <= 32'h0;
            r_req_latch_1 <= 32'h0;
            r_req_latch_2 <= 32'h0;
            r_req_latch_3 <= 32'h0;
            o_res_reg_0 <= 32'h0;
            o_res_reg_1 <= 32'h0;
            o_res_reg_2 <= 32'h0;
            o_res_reg_3 <= 32'h0;
        end else begin
            case (r_state)
                S_IDLE: begin
                    // æ£€æµ‹åˆ°å¯åŠ¨ä¿¡å·ä¸Šå‡æ²¿ï¼Œä¸”å¤–éƒ¨æ•°æ®æœ‰æ•ˆæ—¶ï¼Œå¯åŠ¨å¤„ç†
                    if (w_rpc_start_posedge && i_rpc_valid) begin
                        o_rpc_done <= 1'b0;  // å®Œæˆæ ‡å¿—æ¸…0
                        // é”å­˜å½“å‰å¯„å­˜å™¨å€¼ï¼ˆå¤„ç†æœŸé—´å‚æ•°ä¸å˜ï¼‰
                        r_method_latch <= i_method_reg;
                        r_req_latch_0 <= i_req_reg_0;
                        r_req_latch_1 <= i_req_reg_1;
                        r_req_latch_2 <= i_req_reg_2;
                        r_req_latch_3 <= i_req_reg_3;

                        o_rpc_busy <= 1'b1;      // ç½®ä½è¯·æ±‚æœ‰æ•ˆ
                        r_state <= S_PROCESSING;    // è¿›å…¥å¤„ç†çŠ¶æ€
                        r_proc_cnt <= 4'h0;       // é‡ç½®å»¶è¿Ÿè®¡æ•°å™¨
                    end else begin
                        o_rpc_busy <= 1'b0;
                        r_state <= S_IDLE;
                    end
                end

                S_PROCESSING: begin
                    // æ¨¡æ‹Ÿå¤„ç†å»¶è¿Ÿï¼ˆä¾‹å¦‚10ä¸ªæ—¶é’Ÿå‘¨æœŸï¼Œå¯ä¿®æ”¹ï¼‰
                    if (r_proc_cnt >= 4'd9) begin
                        // æ ¹æ®æ–¹æ³•å·æ‰§è¡Œä¸åŒå¤„ç†ï¼ˆç¤ºä¾‹é€»è¾‘ï¼‰
                        case (r_method_latch)
                            `RPC_FUNC_ECHO: begin  // æ–¹æ³•0ï¼šè¿”å›è¯·æ±‚å‚æ•°
                                o_res_reg_0 <= r_req_latch_0;
                                o_res_reg_1 <= r_req_latch_1;
                                o_res_reg_2 <= r_req_latch_2;
                                o_res_reg_3 <= r_req_latch_3;
                            end
                            `RPC_FUNC_ADD: begin  // æ–¹æ³•1ï¼šå‚æ•°ç›¸åŠ 
                                o_res_reg_0 <= r_req_latch_0 + r_req_latch_1;
                                o_res_reg_1 <= r_req_latch_2 + r_req_latch_3;
                                o_res_reg_2 <= r_req_latch_0 + r_req_latch_2;
                                o_res_reg_3 <= r_req_latch_1 + r_req_latch_3;
                            end
                            default: begin  
                                o_res_reg_0 <= 32'h0;
                                o_res_reg_1 <= 32'h0;
                                o_res_reg_2 <= 32'h0;
                                o_res_reg_3 <= 32'h0;
                            end
                        endcase
                        r_state <= S_DONE;
                    end else begin
                        r_proc_cnt <= r_proc_cnt + 1'b1;
                        r_state <= S_PROCESSING;
                    end
                end

                S_DONE: begin
                    o_rpc_busy <= 1'b0;      // æ¸…é™¤è¯·æ±‚æœ‰æ•ˆ
                    o_rpc_done <= 1'b1;       // ç½®ä½å®Œæˆæ ‡å¿—ï¼ˆé€šçŸ¥ç»“æœå°±ç»ªï¼‰
                    r_state <= S_IDLE;          // è¿”å›ç©ºé—²çŠ¶æ€ï¼Œç­‰å¾…ä¸‹ä¸€æ¬¡å¯åŠ¨
                end

                default: r_state <= S_IDLE;
            endcase
        end
    end

endmodule

```
# tb_rpc_processor.sv
```verilog
`timescale 1ns/1ps

// æ¥å£å®šä¹‰ï¼šæŠ½è±¡DUTçš„æ‰€æœ‰ä¿¡å·
interface rpc_if;
    logic         i_clk;
    logic         i_rst_n;
    logic [31:0]  i_method_reg;
    logic [31:0]  i_req_reg_0;
    logic [31:0]  i_req_reg_1;
    logic [31:0]  i_req_reg_2;
    logic [31:0]  i_req_reg_3;
    logic         i_rpc_start;
    logic         i_rpc_valid;
    logic [31:0]  o_res_reg_0;
    logic [31:0]  o_res_reg_1;
    logic [31:0]  o_res_reg_2;
    logic [31:0]  o_res_reg_3;
    logic         o_rpc_busy;
    logic         o_rpc_done;

    // æ—¶é’Ÿç”Ÿæˆï¼ˆ50MHzï¼Œå‘¨æœŸ20nsï¼‰
    initial begin
        i_clk = 1'b0;
        forever #10 i_clk = ~i_clk;
    end
endinterface

// RPCæµ‹è¯•ç±»ï¼šå°è£…æ‰€æœ‰æµ‹è¯•é€»è¾‘
class rpc_tester;
    // è™šæ‹Ÿæ¥å£ï¼šç”¨äºè¿æ¥DUT
    virtual rpc_if vif;
    
    // å®å®šä¹‰ï¼šRPCæ–¹æ³•ï¼ˆä¸DUTä¿æŒä¸€è‡´ï¼‰
    localparam RPC_FUNC_ECHO = 32'h00000000;
    localparam RPC_FUNC_ADD  = 32'h00000001;

    // æ„é€ å‡½æ•°ï¼šç»‘å®šæ¥å£
    function new(virtual rpc_if ifc);
        vif = ifc;
    endfunction

    // åˆå§‹åŒ–æ‰€æœ‰ä¿¡å·
    task initialize();
        vif.i_rst_n = 1'b0;
        vif.i_method_reg = 32'h0;
        vif.i_req_reg_0 = 32'h0;
        vif.i_req_reg_1 = 32'h0;
        vif.i_req_reg_2 = 32'h0;
        vif.i_req_reg_3 = 32'h0;
        vif.i_rpc_start = 1'b0;
        vif.i_rpc_valid = 1'b0;
    endtask

    // æ‰§è¡Œå¤ä½å¹¶ç­‰å¾…ç¨³å®š
    task reset();
        @(posedge vif.i_clk);
        vif.i_rst_n = 1'b0;
        #100;  // ä¿æŒå¤ä½100ns
        @(posedge vif.i_clk);
        vif.i_rst_n = 1'b1;  // é‡Šæ”¾å¤ä½
        #20;   // ç­‰å¾…å¤ä½é‡Šæ”¾ç¨³å®š
    endtask

    // å‘é€RPCè¯·æ±‚å¹¶ç­‰å¾…å®Œæˆ
    task send_rpc(
        input logic [31:0] method,
        input logic [31:0] req0,
        input logic [31:0] req1,
        input logic [31:0] req2,
        input logic [31:0] req3,
        input logic        ready
    );
        // è®¾ç½®è¯·æ±‚å‚æ•°
        @(posedge vif.i_clk);
        vif.i_method_reg = method;
        vif.i_req_reg_0 = req0;
        vif.i_req_reg_1 = req1;
        vif.i_req_reg_2 = req2;
        vif.i_req_reg_3 = req3;
        vif.i_rpc_valid = ready;

        // äº§ç”Ÿstartä¸Šå‡æ²¿
        @(posedge vif.i_clk);
        vif.i_rpc_start = 1'b1;
        @(posedge vif.i_clk);
        vif.i_rpc_start = 1'b0;

        // ç­‰å¾…å¤„ç†å®Œæˆï¼ˆå¦‚æœreadyä¸º1ï¼‰
        if (ready) begin
            wait(vif.o_rpc_done == 1'b1);
            @(posedge vif.i_clk);
        end
    endtask

    // éªŒè¯ADDæ–¹æ³•ç»“æœ
    task verify_add_result(
        input logic [31:0] exp0,
        input logic [31:0] exp1,
        input logic [31:0] exp2,
        input logic [31:0] exp3
    );
        @(posedge vif.i_clk);
        if (vif.o_res_reg_0 == exp0 && vif.o_res_reg_1 == exp1 &&
            vif.o_res_reg_2 == exp2 && vif.o_res_reg_3 == exp3) begin
            $display("ADD method test passed %d",exp0);
        end else begin
            $display("ADD method test failed, Expected: %h %h %h %h, Actual: %h %h %h %h",
                     exp0, exp1, exp2, exp3,
                     vif.o_res_reg_0, vif.o_res_reg_1, vif.o_res_reg_2, vif.o_res_reg_3);
        end
    endtask

    // è¿è¡Œå®Œæ•´æµ‹è¯•åºåˆ—
    task run_test();
        // åˆå§‹åŒ–å¹¶å¤ä½
        initialize();
        reset();

        // æ‰§è¡ŒADDæ–¹æ³•æµ‹è¯•
        send_rpc(
            RPC_FUNC_ADD,
            32'h00000001,  // req0
            32'h00000002,  // req1
            32'h00000003,  // req2
            32'h00000004,  // req3
            1'b1           // ready
        );

        // éªŒè¯ç»“æœï¼ˆ1+2=3, 3+4=7, 1+3=4, 2+4=6ï¼‰
        verify_add_result(
            32'h00000003,
            32'h00000007,
            32'h00000004,
            32'h00000006
        );


           // æ‰§è¡ŒADDæ–¹æ³•æµ‹è¯•
        send_rpc(
            RPC_FUNC_ADD,
            32'h00000001,  // req0
            32'h00000002,  // req1
            32'h00000003,  // req2
            32'h00000004,  // req3
            1'b1           // ready
        );

        // éªŒè¯ç»“æœï¼ˆ1+2=3, 3+4=7, 1+3=4, 2+4=6ï¼‰
        verify_add_result(
            32'h00000003,
            32'h00000007,
            32'h00000004,
            32'h00000006
        );

        // æµ‹è¯•å®Œæˆ
        #100;
        $display("All tests completed");
        $finish;
    endtask
endclass

// é¡¶å±‚æµ‹è¯•å¹³å°
module tb;

    wire w_test;
    // å®ä¾‹åŒ–æ¥å£
    rpc_if rpc_ifc();

    // å®ä¾‹åŒ–DUTå¹¶è¿æ¥æ¥å£
    rpc_processor uut (
        .i_clk         (rpc_ifc.i_clk),
        .i_rst_n       (rpc_ifc.i_rst_n),
        .i_method_reg  (rpc_ifc.i_method_reg),
        .i_req_reg_0   (rpc_ifc.i_req_reg_0),
        .i_req_reg_1   (rpc_ifc.i_req_reg_1),
        .i_req_reg_2   (rpc_ifc.i_req_reg_2),
        .i_req_reg_3   (rpc_ifc.i_req_reg_3),
        .o_res_reg_0   (rpc_ifc.o_res_reg_0),
        .o_res_reg_1   (rpc_ifc.o_res_reg_1),
        .o_res_reg_2   (rpc_ifc.o_res_reg_2),
        .o_res_reg_3   (rpc_ifc.o_res_reg_3),
        .i_rpc_start   (rpc_ifc.i_rpc_start),
        .o_rpc_busy   (rpc_ifc.o_rpc_busy),
        .i_rpc_valid   (rpc_ifc.i_rpc_valid),
        .o_rpc_done    (rpc_ifc.o_rpc_done)
    );

    // å¯åŠ¨æµ‹è¯•
    initial begin
        // åˆ›å»ºæµ‹è¯•å®ä¾‹å¹¶è¿è¡Œæµ‹è¯•
        rpc_tester tester = new(rpc_ifc);
        tester.run_test();
    end
endmodule


```

# axi_lite_slave.v
```verilog
module axi_lite_slave #(
    parameter ADDR_WIDTH = 32,             // åœ°å€æ€»çº¿ä½å®½ Address width
    parameter DATA_WIDTH = 32,             // æ•°æ®æ€»çº¿ä½å®½ Data width
    parameter MEM_SIZE   = 1024            // å†…éƒ¨å­˜å‚¨å™¨å¤§å°ï¼ˆå•ä½ï¼šå­—èŠ‚ï¼‰ Memory size in bytes
)(
    input  wire                     clk,           // æ—¶é’Ÿ Clock
    input  wire                     rst_n,         // å¼‚æ­¥å¤ä½ï¼Œä½æœ‰æ•ˆ Asynchronous reset, active-low

    // AXI å†™åœ°å€é€šé“ï¼ˆWrite Address Channelï¼‰
    input  wire [ADDR_WIDTH-1:0]    s_axi_awaddr,  // å†™åœ°å€ Write address
    input  wire                     s_axi_awvalid, // å†™åœ°å€æœ‰æ•ˆ Write address valid
    output reg                      s_axi_awready, // å†™åœ°å€å°±ç»ª Write address ready

    // AXI å†™æ•°æ®é€šé“ï¼ˆWrite Data Channelï¼‰
    input  wire [DATA_WIDTH-1:0]    s_axi_wdata,   // å†™æ•°æ® Write data
    input  wire [(DATA_WIDTH/8)-1:0] s_axi_wstrb,  // å†™å­—èŠ‚ä½¿èƒ½ Byte enable
    input  wire                     s_axi_wvalid,  // å†™æ•°æ®æœ‰æ•ˆ Write data valid
    output reg                      s_axi_wready,  // å†™æ•°æ®å°±ç»ª Write data ready

    // AXI å†™å“åº”é€šé“ï¼ˆWrite Response Channelï¼‰
    output reg  [1:0]               s_axi_bresp,   // å†™å“åº” Write response
    output reg                      s_axi_bvalid,  // å†™å“åº”æœ‰æ•ˆ Write response valid
    input  wire                     s_axi_bready,  // å†™å“åº”å°±ç»ª Write response ready

    // AXI è¯»åœ°å€é€šé“ï¼ˆRead Address Channelï¼‰
    input  wire [ADDR_WIDTH-1:0]    s_axi_araddr,  // è¯»åœ°å€ Read address
    input  wire                     s_axi_arvalid, // è¯»åœ°å€æœ‰æ•ˆ Read address valid
    output reg                      s_axi_arready, // è¯»åœ°å€å°±ç»ª Read address ready

    // AXI è¯»æ•°æ®é€šé“ï¼ˆRead Data Channelï¼‰
    output reg  [DATA_WIDTH-1:0]    s_axi_rdata,   // è¯»æ•°æ® Read data
    output reg  [1:0]               s_axi_rresp,   // è¯»å“åº” Read response
    output reg                      s_axi_rvalid,  // è¯»æ•°æ®æœ‰æ•ˆ Read data valid
    input  wire                     s_axi_rready   // è¯»æ•°æ®å°±ç»ª Read data ready
);

    // å†…éƒ¨å¯„å­˜å™¨ï¼ˆå¯„å­˜å™¨æ–‡ä»¶ï¼Œ32-bitå¯¹é½ï¼‰
    reg [DATA_WIDTH-1:0] mem [0:(MEM_SIZE/DATA_WIDTH)-1];

    // RPC å¤„ç†å™¨è¾“å‡ºç«¯å£è¿æ¥çº¿
    wire [31:0] w_res_reg_0, w_res_reg_1, w_res_reg_2, w_res_reg_3;
    wire        w_rpc_done, w_rpc_busy;

    // çŠ¶æ€å®šä¹‰ï¼ˆState definitionsï¼‰
    localparam IDLE        = 3'd0;
    localparam WRITE_ADDR  = 3'd1;
    localparam WRITE_DATA  = 3'd2;
    localparam WRITE_RESP  = 3'd3;
    localparam READ_ADDR   = 3'd4;
    localparam READ_DATA   = 3'd5;

    reg [2:0] state, next_state;              // çŠ¶æ€å¯„å­˜å™¨
    reg [ADDR_WIDTH-1:0] write_addr;         // å†™åœ°å€å¯„å­˜å™¨
    reg [ADDR_WIDTH-1:0] read_addr;          // è¯»åœ°å€å¯„å­˜å™¨

    // çŠ¶æ€æœºï¼šçŠ¶æ€è·³è½¬é€»è¾‘
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n)
            state <= IDLE;
        else
            state <= next_state;
    end

    // çŠ¶æ€æœºï¼šä¸‹ä¸€çŠ¶æ€é€»è¾‘
    always @(*) begin
        next_state = state;
        case (state)
            IDLE: begin
                if (s_axi_awvalid)
                    next_state = WRITE_ADDR;
                else if (s_axi_arvalid)
                    next_state = READ_ADDR;
            end
            WRITE_ADDR: next_state = WRITE_DATA;
            WRITE_DATA: if (s_axi_wvalid) next_state = WRITE_RESP;
            WRITE_RESP: if (s_axi_bready) next_state = IDLE;
            READ_ADDR : next_state = READ_DATA;
            READ_DATA : if (s_axi_rready) next_state = IDLE;
            default   : next_state = IDLE;
        endcase
    end

    // è¾“å‡ºé€»è¾‘ï¼šAXI ä¿¡å· + å¯„å­˜å™¨è¯»å†™
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            // æ‰€æœ‰è¾“å‡ºå¤ä½
            s_axi_awready <= 0;
            s_axi_wready  <= 0;
            s_axi_bresp   <= 0;
            s_axi_bvalid  <= 0;
            s_axi_arready <= 0;
            s_axi_rdata   <= 0;
            s_axi_rresp   <= 0;
            s_axi_rvalid  <= 0;
            write_addr    <= 0;
            read_addr     <= 0;
            //mem åˆå§‹åŒ–
            mem[0][0] <= 1'b0;
            mem[0][2] <= 1'b0;
            mem[0][3] <= 1'b0;
            mem[6]    <= 32'd0;
            mem[7]    <= 32'd0;
            mem[8]    <= 32'd0;
            mem[9]    <= 32'd0;
            // æ¨¡å—é‡ç¼–è¯‘ç”Ÿæ•ˆæµ‹è¯•
            mem[20]   <= 7624;
        end else begin
            case (state)
                IDLE: begin
                    // æ¸…é™¤æ‰€æœ‰ ready/valid ä¿¡å·
                    s_axi_awready <= 0;
                    s_axi_wready  <= 0;
                    s_axi_bvalid  <= 0;
                    s_axi_arready <= 0;
                    s_axi_rvalid  <= 0;
                    // æ¥æ”¶å†™åœ°å€æˆ–è¯»åœ°å€
                    if (s_axi_awvalid) begin
                        s_axi_awready <= 1;
                        write_addr    <= s_axi_awaddr;
                    end else if (s_axi_arvalid) begin
                        s_axi_arready <= 1;
                        read_addr     <= s_axi_araddr;
                    end
                end
                WRITE_ADDR: begin
                    s_axi_awready <= 0;
                    s_axi_wready  <= 1;   // ç­‰å¾…å†™æ•°æ®
                end
                WRITE_DATA: begin
                    if (s_axi_wvalid) begin
                        s_axi_wready <= 0;
                        mem[write_addr[8:2]] <= s_axi_wdata;  // å†™å…¥æ•°æ®
                        s_axi_bresp  <= 2'b00;                // OKAY
                        s_axi_bvalid <= 1;
                    end
                end
                WRITE_RESP: begin
                    if (s_axi_bready)
                        s_axi_bvalid <= 0;
                end
                READ_ADDR: begin
                    s_axi_arready <= 0;
                    s_axi_rdata   <= mem[read_addr[8:2]];     // è¯»å–æ•°æ®
                    s_axi_rresp   <= 2'b00;                   // OKAY
                    s_axi_rvalid  <= 1;
                end
                READ_DATA: begin
                    if (s_axi_rready)
                        s_axi_rvalid <= 0;
                end
            endcase

            // æ¯ä¸ªæ—¶é’Ÿå‘¨æœŸæ›´æ–° RPC è¾“å‡ºå€¼åˆ°å¯„å­˜å™¨ï¼ˆ6~9ï¼‰
            mem[6] <= w_res_reg_0;
            mem[7] <= w_res_reg_1;
            mem[8] <= w_res_reg_2;
            mem[9] <= w_res_reg_3;
            mem[0][2] <= w_rpc_done;
            mem[0][3] <= w_rpc_busy;
        end
    end

    // å®ä¾‹åŒ– RPC å¤„ç†å™¨æ¨¡å—ï¼Œè¿æ¥è¾“å…¥å‚æ•°å’Œè¾“å‡ºç»“æœå¯„å­˜å™¨
    rpc_processor u_rpc (
        .i_clk        (clk),
        .i_rst_n      (rst_n),
        .i_method_reg (mem[1]),        // åŠŸèƒ½å·å¯„å­˜å™¨
        .i_req_reg_0  (mem[2]),        // å‚æ•°0
        .i_req_reg_1  (mem[3]),        // å‚æ•°1
        .i_req_reg_2  (mem[4]),        // å‚æ•°2
        .i_req_reg_3  (mem[5]),        // å‚æ•°3
        .o_res_reg_0  (w_res_reg_0),   // è¿”å›å€¼0
        .o_res_reg_1  (w_res_reg_1),   // è¿”å›å€¼1
        .o_res_reg_2  (w_res_reg_2),   // è¿”å›å€¼2
        .o_res_reg_3  (w_res_reg_3),   // è¿”å›å€¼3
        .i_rpc_start  (mem[0][0]),     // å¯åŠ¨æ ‡å¿—
        .i_rpc_valid  (mem[0][1]),     // RPCä¸»æœºæ–¹æ³•å’Œå‚æ•°å‡†å¤‡å¥½äº†
        .o_rpc_done   (w_rpc_done),    // RPCå¤„ç†å®Œæˆï¼ˆ1=ç»“æœæœ‰æ•ˆï¼‰
        .o_rpc_busy  (w_rpc_busy)    // RPCè¯·æ±‚æœ‰æ•ˆï¼ˆå¤„ç†ä¸­ä¿æŒé«˜ï¼‰
    );

endmodule

```

# PS è£¸æœºæµ‹è¯•
```c
#include "xil_io.h"
#include "xil_printf.h"
#include <stdio.h>

#define BASE_ADDR       0x43c00000
#define MAX_INDEX   30
#define REG_CTRL        (BASE_ADDR + 4*0)
#define REG_METHOD      (BASE_ADDR + 4*1)
#define REG_ARG0        (BASE_ADDR + 4*2)
#define REG_ARG1        (BASE_ADDR + 4*3)
#define REG_ARG2        (BASE_ADDR + 4*4)
#define REG_ARG3        (BASE_ADDR + 4*5)
#define REG_RES0        (BASE_ADDR + 4*6)
#define REG_RES1        (BASE_ADDR + 4*7)
#define REG_RES2        (BASE_ADDR + 4*8)
#define REG_RES3        (BASE_ADDR + 4*9)

#define BIT_RPC_START   (1 << 0)
#define BIT_RPC_READY   (1 << 1)
#define BIT_RPC_DONE    (1 << 2)
#define BIT_RPC_VALID   (1 << 3)

void rpc_call(u32 method, u32 a0, u32 a1, u32 a2, u32 a3) {
    Xil_Out32(REG_METHOD, method);
    Xil_Out32(REG_ARG0, a0);
    Xil_Out32(REG_ARG1, a1);
    Xil_Out32(REG_ARG2, a2);
    Xil_Out32(REG_ARG3, a3);
    Xil_Out32(REG_CTRL, BIT_RPC_READY | BIT_RPC_START);
    int timeout_cnt = 0;
    const int TIMEOUT_MAX = 100;
    while (Xil_In32(REG_CTRL) & BIT_RPC_DONE == 0) {
        if (++timeout_cnt > TIMEOUT_MAX) {
            xil_printf("Timeout: RPC method %d failed.\n", method);
            Xil_Out32(REG_CTRL, 0x00);
            return;
        }
    }
    Xil_Out32(REG_CTRL, 0x00);
    u32 r0 = Xil_In32(REG_RES0);
    u32 r1 = Xil_In32(REG_RES1);
    u32 r2 = Xil_In32(REG_RES2);
    u32 r3 = Xil_In32(REG_RES3);
    xil_printf("RPC method %d result:\n", method);
    xil_printf("  res0 : %d=%d+%d\n", r0,a0,a1);
    xil_printf("  res1 : %d=%d+%d\n", r1,a2,a3);
    xil_printf("  res2 : %d=%d+%d\n", r2,a0,a2);
    xil_printf("  res3 : %d=%d+%d\n", r3,a1,a3);
}


void dump_registers() {
    u32 val;

    xil_printf("AXI Register Dump (HEX + DEC):\n");

    val = Xil_In32(REG_CTRL);
    xil_printf("  mem[0]  REG_CTRL   = 0x%08X  (%10u)\n", val, val);

    val = Xil_In32(REG_METHOD);
    xil_printf("  mem[1]  REG_METHOD = 0x%08X  (%10u)\n", val, val);

    val = Xil_In32(REG_ARG0);
    xil_printf("  mem[2]  REG_ARG0   = 0x%08X  (%10u)\n", val, val);

    val = Xil_In32(REG_ARG1);
    xil_printf("  mem[3]  REG_ARG1   = 0x%08X  (%10u)\n", val, val);

    val = Xil_In32(REG_ARG2);
    xil_printf("  mem[4]  REG_ARG2   = 0x%08X  (%10u)\n", val, val);

    val = Xil_In32(REG_ARG3);
    xil_printf("  mem[5]  REG_ARG3   = 0x%08X  (%10u)\n", val, val);

    val = Xil_In32(REG_RES0);
    xil_printf("  mem[6]  REG_RES0   = 0x%08X  (%10u)\n", val, val);

    val = Xil_In32(REG_RES1);
    xil_printf("  mem[7]  REG_RES1   = 0x%08X  (%10u)\n", val, val);

    val = Xil_In32(REG_RES2);
    xil_printf("  mem[8]  REG_RES2   = 0x%08X  (%10u)\n", val, val);

    val = Xil_In32(REG_RES3);
    xil_printf("  mem[9]  REG_RES3   = 0x%08X  (%10u)\n", val, val);
}


int main() {
    xil_printf("AXI RPC Test Console. Type 't' and press Enter to test.\n");

    char cmd;
    int index;
    u32 value;
    static int p=0;

    while (1) {
        xil_printf("> ");
        if (scanf(" %c", &cmd) != 1)
            continue;

        if (cmd == 't' || cmd == 'T') {

            rpc_call(1, 1, 2, 3, 4);

            rpc_call(1, 10, 20, 30, 40);

            continue;
        }

        switch (cmd)
                {
                    case 'r':
                        if (scanf("%d", &index) == 1)
                        {
                            if (index < 0 || index > MAX_INDEX)
                            {
                                xil_printf("Error: index out of range [0 ~ %d]\r\n", MAX_INDEX);
                                while (getchar() != '\n');
                                continue;
                            }

                            u32 read_val = Xil_In32(BASE_ADDR + 4 * index);
                            xil_printf("[r %d] = 0x%08X / %u\r\n", index, read_val, read_val);
                        }
                        else
                        {
                            xil_printf("Invalid input. Use: r <index>\r\n");
                            while (getchar() != '\n');
                        }
                        break;

                    case 'w':
                        if (scanf("%d %u", &index, &value) == 2)
                        {
                            if (index < 0 || index > MAX_INDEX)
                            {
                                xil_printf("Error: index out of range [0 ~ %d]\r\n", MAX_INDEX);
                                while (getchar() != '\n');
                                continue;
                            }

                            Xil_Out32(BASE_ADDR + 4 * index, value);
                            xil_printf("[w %d] = 0x%08X / %u\r\n", index, value, value);
                        }
                        else
                        {
                            xil_printf("Invalid input. Use: w <index> <value>\r\n");
                            while (getchar() != '\n');
                        }
                        break;
                    case 'l':{
                    	dump_registers();
                    	break;
                    }
                    default:
                        xil_printf("Unknown command '%c'. Use 'r' or 'w'.\r\n", cmd);
                        while (getchar() != '\n');
                        break;
                }
    }

    return 0;
}

```

# æµ‹è¯•ç»“æœ
```markdown
[16:27:01.812]å‘â†’â—‡t
â–¡
[16:27:01.815]æ”¶â†â—†RPC method 1 result:
  res0 : 3=1+2
  res1 : 7=3+4
  res2 : 4=1+3
  res3 : 6=2+4
RPC method 1 result:
  res0 : 30=10+20
  res1 : 70=30+40
  res2 : 40=10+30
  res3 : 60=20+40
> 
```

# ç§»æ¤ [AtShell ](https://blog.csdn.net/qq_26074053/article/details/149534940) æµ‹è¯•
###  bsp.h
```h
#ifndef __BSP_H
#define __BSP_H
#include "stdint.h"
#ifdef __cplusplus
extern "C" {
#endif
void BspInit(void);
void BspUartInit();
int  BspUartRead(uint8_t* buf, uint32_t len);
void BspUartWrite(uint8_t* buf, uint32_t len);
uint32_t BspGetMillis();
int Bsp_shell_write(uint8_t* buf, uint32_t len,uint32_t timeout);
#ifdef __cplusplus
}
#endif

#endif
```

### bsp.cpp
```c
#include "bsp.h"
#include "xuartps.h"
#include "xparameters.h"
#include "xscugic.h"
#include "sleep.h"
#include "xtime_l.h"

////////////FifoBufferå¼€å§‹///////////////
class FifoBuffer
{
protected:
	uint8_t* m_bBuffer;
	uint32_t m_capacity;
	uint8_t  m_iPush;
	uint8_t  m_iPop;


public:
	FifoBuffer(uint16_t   capacity);
	virtual ~FifoBuffer();
	virtual uint32_t  Write(uint8_t* pbuf, uint32_t size);
	virtual uint32_t  Read(uint8_t* pbuf, uint32_t size);
	virtual uint32_t  TotalSize();
	virtual uint32_t  FreeSize();
	virtual void  Reset();
	virtual uint32_t  OccupySize();
};


#include <stdlib.h>
#include <string.h>


FifoBuffer::FifoBuffer(uint16_t   capacity) {
	m_bBuffer = new uint8_t[capacity];
	m_capacity = capacity;
	m_iPush = 0;
	m_iPop = 0;
}

FifoBuffer::~FifoBuffer() {

	delete[] m_bBuffer;
}

uint32_t FifoBuffer::Write(uint8_t* pbuf, uint32_t size) {
	uint32_t w_size = 0, free_size = 0;

	if ((size == 0) || (pbuf == NULL))
	{
		return 0;
	}

	free_size = FreeSize();
	if (free_size == 0)
	{
		return 0;
	}

	if (free_size < size)
	{
		size = free_size;
	}
	w_size = size;
	while (w_size-- > 0)
	{
		m_bBuffer[m_iPush++] = *pbuf++;
		if (m_iPush >= m_capacity)
		{
			m_iPush = 0;
		}
	}
	return size;
}

uint32_t FifoBuffer::Read(uint8_t* pbuf, uint32_t size)
{
	uint32_t r_size = 0, occupy_size = 0;

	if ((size == 0) || (pbuf == NULL))
	{
		return 0;
	}

	occupy_size = OccupySize();
	if (occupy_size == 0)
	{
		return 0;
	}

	if (occupy_size < size)
	{
		size = occupy_size;
	}
	r_size = size;
	while (r_size-- > 0)
	{
		*pbuf++ = m_bBuffer[m_iPop++];
		if (m_iPop >= m_capacity)
		{
			m_iPop = 0;
		}
		occupy_size--;
	}
	return size;
}


void FifoBuffer::Reset()
{
	m_iPush = 0;
	m_iPop = 0;
}


uint32_t FifoBuffer::TotalSize()
{

	return m_capacity;
}

uint32_t FifoBuffer::FreeSize()
{
	uint32_t size;
	size = m_capacity - OccupySize() - 1;
	return size;
}


uint32_t FifoBuffer::OccupySize()
{
	if (m_iPush == m_iPop) {
		return 0;
	}
	if (m_iPush > m_iPop) {
		return m_iPush - m_iPop;
	}
	else {
		return m_iPush + m_capacity - m_iPop;
	}
}

////////////FifoBufferç»“æŸ///////////////

static FifoBuffer s_fifoBuffer(512);
#define	UART1_RXBUF_SIZE		256
#define	UART1_TXBUF_SIZE		256

#define GIC_ID 				XPAR_PS7_SCUGIC_0_DEVICE_ID
#define UART_DEVICE_ID		XPAR_XUARTPS_0_DEVICE_ID
#define UART1INIR 			XPAR_XUARTPS_0_INTR

XScuGic xInterruptController;
static XUartPs UartPs;



static u8 UART1_RecBuf[UART1_RXBUF_SIZE];
static u8 UART1_SendBuf[UART1_TXBUF_SIZE];


static void onUartRead(uint8_t* buf, uint32_t len)
{
	s_fifoBuffer.Write(buf, len);
}



static int initSwIntr(){
	int status;
	Xil_ExceptionInit();
	static XScuGic_Config * ScuGicCfgPtr;
	ScuGicCfgPtr = XScuGic_LookupConfig(GIC_ID);
	status = XScuGic_CfgInitialize(&xInterruptController,ScuGicCfgPtr,ScuGicCfgPtr->CpuBaseAddress);
	if(status != XST_SUCCESS){
		return status;
	}
	Xil_ExceptionRegisterHandler(XIL_EXCEPTION_ID_INT,(Xil_ExceptionHandler)XScuGic_InterruptHandler,&xInterruptController);
	status = XScuGic_Connect(&xInterruptController,UART1INIR,(Xil_ExceptionHandler)XUartPs_InterruptHandler,&UartPs);
	if(status != XST_SUCCESS){
			return status;
	}
	XScuGic_Enable(&xInterruptController,UART1INIR);
	Xil_ExceptionEnable();
	return XST_SUCCESS;
}



static void UartHandler(void *CallBackRef, u32 Event, unsigned int EventData){
	   u32 TotalReceivedCount;
	   int i;
	   if (Event == XUARTPS_EVENT_RECV_DATA) {
			TotalReceivedCount = EventData;
			if(TotalReceivedCount == UART1_RXBUF_SIZE) {
				onUartRead(UART1_RecBuf,TotalReceivedCount);
				XUartPs_Recv(&UartPs, UART1_RecBuf, UART1_RXBUF_SIZE);
				TotalReceivedCount=0;
			}
		}
		if (Event == XUARTPS_EVENT_RECV_TOUT) {
			TotalReceivedCount = EventData;
			onUartRead(UART1_RecBuf,TotalReceivedCount);
			XUartPs_Recv(&UartPs, UART1_RecBuf, UART1_RXBUF_SIZE);
			TotalReceivedCount=0;
		}

	 XUartPs_Recv(&UartPs, UART1_RecBuf, UART1_RXBUF_SIZE);
}


static int inituart(){
	int status;
	u32 IntrMask;
	IntrMask = XUARTPS_IXR_TOUT | XUARTPS_IXR_PARITY | XUARTPS_IXR_FRAMING |
	XUARTPS_IXR_OVER | XUARTPS_IXR_TXEMPTY | XUARTPS_IXR_RXFULL |
	XUARTPS_IXR_RXOVR;
	XUartPs_Config *Config;
	Config = XUartPs_LookupConfig(UART_DEVICE_ID);
	status = XUartPs_CfgInitialize(&UartPs, Config, Config->BaseAddress);
	status = XUartPs_SelfTest(&UartPs);
	XUartPs_SetBaudRate(&UartPs,115200);
	XUartPs_SetHandler(&UartPs,(XUartPs_Handler)UartHandler,&UartPs);
	XUartPs_SetInterruptMask(&UartPs, IntrMask);
	XUartPs_SetOperMode(&UartPs, XUARTPS_OPER_MODE_NORMAL);
	XUartPs_SetRecvTimeout(&UartPs, 20);
	XUartPs_Recv(&UartPs, UART1_RecBuf, 32);
	return status;
}

void BspUartWrite(uint8_t* buf, uint32_t len)
{
  int SentCount = 0;
  while (SentCount < len) {
    SentCount += XUartPs_Send(&UartPs, &buf[SentCount], 1);
  }
  return ;
}

int BspUartRead(uint8_t* buf, uint32_t len){
	uint32_t len1 = s_fifoBuffer.Read(buf, 200);
     return len1;
}

void BspUartInit() {
	int status;
	status = initSwIntr();
	status = inituart();
	if(status != XST_SUCCESS){
		return ;
	}

}

void BspInit(void){
	BspUartInit();
}

int Bsp_shell_write(uint8_t* buf, uint32_t len,uint32_t timeout) {
	 BspUartWrite(buf,len);
	 return 0;
}

uint32_t BspGetMillis(){
	XTime t;
	XTime_GetTime(&t);
	uint32_t ms = (uint32_t)(t / (COUNTS_PER_SECOND / 1000));
	return ms;
}
```
### at_app_write.cpp
```c

#include "AtShell.h"
#include "Bsp.h"
#include "xil_io.h"
#include <stdint.h>
#include <stdlib.h>
#include <ctype.h>

#define BASE_ADDR 0x43c00000u

static inline void wr32(uint32_t idx, uint32_t v){
    Xil_Out32(BASE_ADDR + 4u*idx, v);
}
static inline uint32_t rd32(uint32_t idx){
    return Xil_In32(BASE_ADDR + 4u*idx);
}





static int parse_u32_any(const char* s, uint32_t* out){
    if(!s || !*s) return 0;

    // æ”¯æŒ 0b/0B äºŒè¿›åˆ¶
    if( (s[0]=='0') && (s[1]=='b' || s[1]=='B') ){
        uint32_t v = 0;
        const char* p = s+2;
        if(!*p) return 0;
        while(*p){
            if(*p=='_'){ ++p; continue; }      // å…è®¸ä¸‹åˆ’çº¿åˆ†éš”
            if(*p!='0' && *p!='1') return 0;
            v = (v<<1) | (uint32_t)(*p - '0');
            ++p;
        }
        *out = v;
        return 1;
    }
    // å…¶ä½™äº¤ç»™ strtoulï¼Œbase=0 æ”¯æŒ 0x.. / åè¿›åˆ¶ï¼ˆæ³¨æ„å‰å¯¼ 0 å¯èƒ½æŒ‰å…«è¿›åˆ¶ï¼‰
    char* end = NULL;
    unsigned long ul = strtoul(s, &end, 0);
    if(end==s || *end!='\0') return 0;
    *out = (uint32_t)ul;
    return 1;
}








int at_app_write(int argc, char** argv) {
	    if(argc < 3){
	        AT_printf("Usage: write <idx(dec)> <value(dec|0xhex|0bbin)>\r\n");
	        AT_printf("  eg: write 35 0b101 | write 35 0x1235   | write 35 1235\r\n");
	        return -1;
	    }

	    // ç¬¬ä¸€ä¸ªå‚æ•°ï¼šåè¿›åˆ¶ç´¢å¼•
	    char* end = NULL;
	    unsigned long idx_ul = strtoul(argv[1], &end, 10);
	    if(end==argv[1] || *end!='\0'){
	        AT_printf("ERR: bad index (expect decimal): %s\r\n", argv[1]);
	        return -2;
	    }
	    uint32_t idx = (uint32_t)idx_ul;

	    // ç¬¬äºŒä¸ªå‚æ•°ï¼šå€¼ï¼ˆæ”¯æŒ dec/0x/0bï¼‰
	    uint32_t value = 0;
	    if(!parse_u32_any(argv[2], &value)){
	        AT_printf("ERR: bad value: %s\r\n", argv[2]);
	        return -3;
	    }

	    // å†™å…¥ + å›è¯»æ ¡éªŒ
	    wr32(idx, value);
	    uint32_t rb = rd32(idx);
	    AT_printf("W [%u] <= 0x%08X (%u); Rb=0x%08X%s\r\n",
	              (unsigned)idx, value, value, rb,
	              (rb==value ? "" : "  [WARN: mismatch]"));
	    return 0;

}

```

### main.cpp
```c
#include "bsp.h"
#include "AtShell.h"

extern int at_app_write(int argc, char** argv);
extern int at_app_read(int argc, char** argv);

void at_app_init(void)
{
	AT_SHELL_EXPORT(read,read reg, at_app_read);
    AT_SHELL_EXPORT(write,write reg, at_app_write);
}






int main(){
	static uint32_t s_ms_tick=0;
	BspInit();
	at_init(Bsp_shell_write);
    at_app_init();
    at_show_version();
	bool r= PsOpen();
	while (1) {
		uint32_t ms= BspGetMillis();
		if(ms-s_ms_tick>=2){
		   s_ms_tick=ms;
		   int len= BspUartRead((uint8_t *)AT_m_buf, -1);
		   at_import((uint8_t *)AT_m_buf, len, ms);
		}
	}
	return 0;
}

```
### æµ‹è¯•
```
$:0
AtShell commands:
 0.help                 - list cmd
 1.clean                - clean screen
 2.read                 - read reg
 3.write                - write reg
$:3
Usage: write <idx(dec)> <value(dec|0xhex|0bbin)>
  eg: write 35 0b101 | write 35 0x1235   | write 35 1235
$:
```
