GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\prana\Desktop\FPGA\grug_huler_clock_blink\src\main.v'
Analyzing Verilog file 'C:\Users\prana\Desktop\FPGA\grug_huler_clock_blink\src\gowin_osc\gowin_osc.v'
Analyzing Verilog file 'C:\Users\prana\Desktop\FPGA\grug_huler_clock_blink\src\gowin_rpll\gowin_rpll.v'
Analyzing Verilog file 'C:\Users\prana\Desktop\FPGA\grug_huler_clock_blink\src\gowin_clkdiv\gowin_clkdiv.v'
Compiling module 'main'("C:\Users\prana\Desktop\FPGA\grug_huler_clock_blink\src\main.v":1)
WARN  (EX3780) : Using initial value of 'reset_reg' since it is never assigned("C:\Users\prana\Desktop\FPGA\grug_huler_clock_blink\src\main.v":15)
Compiling module 'Gowin_OSC'("C:\Users\prana\Desktop\FPGA\grug_huler_clock_blink\src\gowin_osc\gowin_osc.v":10)
Compiling module 'Gowin_rPLL'("C:\Users\prana\Desktop\FPGA\grug_huler_clock_blink\src\gowin_rpll\gowin_rpll.v":10)
Compiling module 'Gowin_CLKDIV'("C:\Users\prana\Desktop\FPGA\grug_huler_clock_blink\src\gowin_clkdiv\gowin_clkdiv.v":10)
NOTE  (EX0101) : Current top module is "main"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\prana\Desktop\FPGA\grug_huler_clock_blink\impl\gwsynthesis\grug_huler_clock_blink.vg" completed
[100%] Generate report file "C:\Users\prana\Desktop\FPGA\grug_huler_clock_blink\impl\gwsynthesis\grug_huler_clock_blink_syn.rpt.html" completed
GowinSynthesis finish
