163^"cdma_channel"^16^0^4^0^320^0
164^"cellular_system"^16^2^56^0^321^0
165^"plmn"^8^0^2^0^-1^0
166^"mode"^8^0^2^0^395^0
167^"band_mask"^32^0^6^0^396^0
168^"spare"^8^0^2^0^398^0
169^"nam"^8^0^2^0^400^0
648^"data_incoming_csd_call_is_internal"^8^1^211^0^-1^0
853^"esn"^32^0^6^1^-1^0
854^"chksum"^32^0^6^1^-1^0
855^"nam"^8^0^2^0^-1^0
856^"mode"^16^1^223^0^-1^0
857^"unnamed"^8^0^2^1^-1^0
858^"c1_pcs_dacc_qaccum0"^8^0^2^1^-1^0
859^"c1_gps_dacc_qaccum0"^8^0^2^1^-1^0
860^"c1_cdma_dacc_qaccum1"^8^0^2^1^-1^0
861^"c1_pcs_dacc_qaccum1"^8^0^2^1^-1^0
862^"c1_gps_dacc_qaccum1"^8^0^2^1^-1^0
863^"c1_cdma_dacc_qaccum2"^8^0^2^1^-1^0
864^"c1_pcs_dacc_qaccum2"^8^0^2^1^-1^0
865^"c1_gps_dacc_qaccum2"^8^0^2^1^-1^0
866^"c1_cdma_dacc_qaccum3"^8^0^2^1^-1^0
867^"c1_pcs_dacc_qaccum3"^8^0^2^1^-1^0
868^"c1_gps_dacc_qaccum3"^8^0^2^1^-1^0
869^"c1_cdma_dacc_qaccum4"^8^0^2^1^-1^0
870^"c1_pcs_dacc_qaccum4"^8^0^2^1^-1^0
871^"c1_gps_dacc_qaccum4"^8^0^2^1^-1^0
872^"index"^8^0^2^0^-1^0
873^"active_service"^8^1^211^1^-1^0
874^"service_from"^16^0^4^1^-1^0
875^"service_to"^16^0^4^1^-1^0
876^"selected"^8^1^211^1^-1^0
877^"label"^8^0^2^1^-1^0
878^"label_encoding"^8^0^2^1^-1^0
879^"bc_alert"^8^0^2^1^-1^0
880^"max_messages"^8^0^2^1^-1^0
881^"sms_gw_cb_service_table_size"^16^0^4^1^-1^0
882^"sms_gw_cb_config"^8^0^2^1^-1^0
883^"sms_gw_cb_user_pref"^8^0^2^1^-1^0
884^"cdma_rx_diversity_ctrl"^16^0^4^1^-1^0
885^"value"^8^0^2^1^-1^0
886^"cdma_im2_q_value"^8^0^2^1^-1^0
887^"pcs_im2_q_value"^8^0^2^1^-1^0
888^"cdma_im2_i_value"^8^0^2^1^-1^0
889^"pcs_im2_i_value"^8^0^2^1^-1^0
890^"cdma_im2_transconductor_value"^8^0^2^1^-1^0
891^"pcs_im2_transconductor_value"^8^0^2^1^-1^0
892^"c1_vco_coarse_tune_table"^8^0^2^1^-1^0
893^"mdsp_mem_dump_enabled"^8^0^2^1^-1^0
894^"gsm_850_pa_temp_comp_index_14"^8^0^1^1^-1^0
895^"gsm_1900_pa_temp_comp_index_15"^8^0^1^1^-1^0
896^"force_ue_sgsnr_r99"^8^0^2^1^-1^0
897^"force_ue_mscr_r99"^8^0^2^1^-1^0
898^"gps_rf_config"^8^0^2^1^-1^0
899^"c1_cdma_lna_1_rise"^8^0^2^1^-1^0
900^"c1_cdma_lna_2_rise"^8^0^2^1^-1^0
901^"c1_cdma_lna_3_rise"^8^0^2^1^-1^0
902^"c1_cdma_lna_4_rise"^8^0^2^1^-1^0
903^"c1_pcs_lna_1_rise"^8^0^2^1^-1^0
904^"c1_pcs_lna_2_rise"^8^0^2^1^-1^0
905^"c1_pcs_lna_3_rise"^8^0^2^1^-1^0
906^"sony_atten_1"^8^0^2^1^-1^0
907^"c1_pcs_lna_4_rise"^8^0^2^1^-1^0
908^"c1_cdma_lna_1_fall"^8^0^2^1^-1^0
909^"c1_cdma_lna_2_fall"^8^0^2^1^-1^0
910^"c1_cdma_lna_3_fall"^8^0^2^1^-1^0
911^"c1_cdma_lna_4_fall"^8^0^2^1^-1^0
912^"c1_pcs_lna_1_fall"^8^0^2^1^-1^0
913^"c1_pcs_lna_2_fall"^8^0^2^1^-1^0
914^"c1_pcs_lna_3_fall"^8^0^2^1^-1^0
915^"c1_pcs_lna_4_fall"^8^0^2^1^-1^0
916^"c1_cdma_im_level1"^8^0^2^1^-1^0
917^"sony_atten_2"^8^0^2^1^-1^0
918^"c1_cdma_im_level2"^8^0^2^1^-1^0
919^"c1_cdma_im_level3"^8^0^2^1^-1^0
920^"c1_cdma_im_level4"^8^0^2^1^-1^0
921^"c1_pcs_im_level1"^8^0^2^1^-1^0
922^"c1_pcs_im_level2"^8^0^2^1^-1^0
923^"c1_pcs_im_level3"^8^0^2^1^-1^0
924^"c1_pcs_im_level4"^8^0^2^1^-1^0
925^"gsm_1900_cal_arfcn"^16^0^4^1^-1^0
926^"gsm_1900_rx_gain_range_1_freq_comp"^16^0^4^1^-1^0
927^"gsm_1900_rx_gain_range_2_freq_comp"^16^0^3^1^-1^0
928^"voc_gain"^16^0^4^0^-1^0
929^"gsm_1900_rx_gain_range_3_freq_comp"^16^0^3^1^-1^0
930^"gsm_1900_rx_gain_range_4_freq_comp"^16^0^3^1^-1^0
931^"value"^16^0^4^1^-1^0
932^"spare_1"^16^0^4^1^-1^0
933^"spare_2"^16^0^4^1^-1^0
934^"gsm_850_pa_gain_slope"^8^0^2^1^-1^0
935^"gsm_1900_tx_freq_comp"^8^0^1^1^-1^0
936^"gsm_1900_vbatt_hi_pa_comp"^8^0^2^1^-1^0
937^"gsm_1900_vbatt_lo_pa_comp"^8^0^2^1^-1^0
938^"gsm_1900_pa_start_time_offset"^8^0^1^1^-1^0
939^"gsm_1900_pa_stop_time_offset"^8^0^1^1^-1^0
940^"sys"^16^1^224^0^-1^0
941^"data_io_mode"^8^0^2^1^-1^0
942^"max_gainrange_1"^8^0^1^1^-1^0
943^"min_gainrange_2"^8^0^1^1^-1^0
944^"max_gainrange_2"^8^0^1^1^-1^0
945^"min_gainrange_3"^8^0^1^1^-1^0
946^"max_gainrange_3"^8^0^1^1^-1^0
947^"min_gainrange_4"^8^0^1^1^-1^0
948^"gsm_850_cal_arfcn"^16^0^4^1^-1^0
949^"gsm_850_rx_gain_range_1_freq_comp"^16^0^4^1^-1^0
950^"gsm_850_rx_gain_range_2_freq_comp"^16^0^3^1^-1^0
951^"gsm_850_rx_gain_range_3_freq_comp"^16^0^3^1^-1^0
952^"gsm_850_rx_gain_range_4_freq_comp"^16^0^3^1^-1^0
953^"idle_data_timeout"^16^0^4^0^-1^0
954^"max_tx_adj"^8^0^2^1^-1^0
955^"init_mute"^8^0^2^0^-1^0
956^"gsm_850_tx_freq_comp"^8^0^1^1^-1^0
957^"gsm_850_vbatt_hi_pa_comp"^8^0^2^1^-1^0
958^"gsm_850_vbatt_lo_pa_comp"^8^0^2^1^-1^0
959^"gsm_850_pa_start_time_offset"^8^0^1^1^-1^0
960^"gsm_850_pa_stop_time_offset"^8^0^1^1^-1^0
961^"wcdma_1900_vga_gain_offset"^16^0^3^1^-1^0
962^"wcdma_1900_vga_gain_offset_vs_freq"^8^0^1^1^-1^0
963^"wcdma_1900_vga_gain_offset_vs_temp"^8^0^1^1^-1^0
964^"wcdma_1900_lna_range_rise_2"^16^0^3^1^-1^0
965^"wcdma_1900_lna_range_rise_3"^16^0^3^1^-1^0
966^"wcdma_1900_lna_range_fall_2"^16^0^3^1^-1^0
967^"wcdma_1900_lna_range_fall_3"^16^0^3^1^-1^0
968^"sony_atten_3"^8^0^2^1^-1^0
969^"wcdma_1900_im_level_2"^16^0^3^1^-1^0
970^"wcdma_1900_im_level_3"^16^0^3^1^-1^0
971^"wcdma_1900_lna_range_offset_2"^16^0^3^1^-1^0
972^"wcdma_1900_lna_range_offset_3"^16^0^3^1^-1^0
973^"wcdma_1900_lna_offset_vs_freq_2"^8^0^1^1^-1^0
974^"wcdma_1900_lna_offset_vs_freq_3"^8^0^1^1^-1^0
975^"wcdma_1900_im2_i_value"^8^0^2^1^-1^0
976^"wcdma_1900_im2_q_value"^8^0^2^1^-1^0
977^"wcdma_1900_im2_transconductor_value"^8^0^2^1^-1^0
978^"wcdma_1900_rx_agc_min_2"^16^0^3^1^-1^0
979^"sony_atten_4"^8^0^2^1^-1^0
980^"wcdma_1900_rx_agc_min_3"^16^0^3^1^-1^0
981^"wcdma_1900_max_tx_power"^8^0^1^1^-1^0
982^"wcdma_1900_out_of_service_thresh"^16^0^3^1^-1^0
983^"wcdma_1900_lna_range_rise"^16^0^3^1^-1^0
984^"wcdma_1900_lna_range_fall"^16^0^3^1^-1^0
985^"wcdma_1900_im_level"^16^0^3^1^-1^0
986^"wcdma_1900_nonbypass_timer"^8^0^2^1^-1^0
987^"wcdma_1900_bypass_timer"^16^0^4^1^-1^0
988^"wcdma_1900_lna_range_offset"^16^0^3^1^-1^0
989^"wcdma_1900_lna_offset_vs_freq"^8^0^1^1^-1^0
990^"sony_atten_5"^8^0^2^1^-1^0
991^"wcdma_1900_rx_agc_min"^16^0^3^1^-1^0
992^"wcdma_1900_rx_agc_max"^16^0^3^1^-1^0
993^"wcdma_1900_agc_phase_offset"^8^0^2^1^-1^0
994^"wcdma_1900_tx_lin_master_0"^16^0^4^1^-1^0
995^"wcdma_1900_tx_lin_master_1"^16^0^4^1^-1^0
996^"wcdma_1900_tx_comp_vs_freq_0"^8^0^1^1^-1^0
997^"wcdma_1900_tx_comp_vs_freq_1"^8^0^1^1^-1^0
998^"wcdma_1900_tx_lin_vs_temp_0"^8^0^1^1^-1^0
999^"wcdma_1900_tx_lin_vs_temp_1"^8^0^1^1^-1^0
1000^"wcdma_1900_tx_slp_vs_temp_0"^8^0^1^1^-1^0
1001^"dm_addr"^8^0^2^1^-1^0
1002^"wcdma_1900_tx_slp_vs_temp_1"^8^0^1^1^-1^0
1003^"wcdma_1900_r1_rise"^16^0^4^1^-1^0
1004^"wcdma_1900_r1_fall"^16^0^4^1^-1^0
1005^"wcdma_1900_tx_lim_vs_temp"^8^0^2^1^-1^0
1006^"wcdma_1900_tx_lim_vs_freq"^16^0^3^1^-1^0
1007^"wcdma_1900_adj_factor"^8^0^2^1^-1^0
1008^"wcdma_1900_exp_hdet_vs_agc"^8^0^2^1^-1^0
1009^"wcdma_1900_hdet_off"^8^0^2^1^-1^0
1010^"wcdma_1900_hdet_spn"^8^0^2^1^-1^0
1011^"wcdma_1900_enc_btf"^32^0^6^1^-1^0
1012^"cdma_pn_mask"^8^0^2^1^-1^0
1013^"act"^8^0^2^1^-1^0
1014^"ps_data_orig_pref"^16^0^4^1^-1^0
1015^"passwd_len"^8^0^2^1^-1^0
1016^"passwd"^8^0^2^1^-1^0
1017^"ds_mip_qc_handdown_to_1x_opt"^8^0^2^1^-1^0
1018^"user_id_len"^8^0^2^1^-1^0
1019^"user_id"^8^0^2^1^-1^0
1020^"pcs_lna_bypass_timer_0"^16^0^4^1^-1^0
1021^"wcdma_agc_pa_on_rise_delay"^16^0^4^1^-1^0
1022^"wcdma_agc_pa_on_fall_delay"^16^0^4^1^-1^0
1023^"wcdma_agc_tx_on_rise_delay"^16^0^4^1^-1^0
1024^"wcdma_agc_tx_on_fall_delay"^16^0^4^1^-1^0
1025^"send_timeout"^8^0^2^0^-1^0
1026^"wcdma_agc_update_tx_agc_time"^16^0^4^1^-1^0
1027^"wcdma_1900_agc_pa_on_rise_delay"^16^0^4^1^-1^0
1028^"wcdma_1900_agc_pa_on_fall_delay"^16^0^4^1^-1^0
1029^"wcdma_1900_agc_tx_on_rise_delay"^16^0^4^1^-1^0
1030^"wcdma_1900_agc_tx_on_fall_delay"^16^0^4^1^-1^0
1031^"wcdma_1900_agc_update_tx_agc_time"^16^0^4^1^-1^0
1032^"lcp_term_timeout"^16^0^4^0^-1^0
1033^"lcp_ack_timeout"^16^0^4^0^-1^0
1034^"lcp_req_try"^8^0^2^1^-1^0
1035^"lcp_nak_try"^8^0^2^1^-1^0
1036^"lcp_term_try"^8^0^2^1^-1^0
1037^"auth_retry"^8^0^2^1^-1^0
1038^"auth_timeout"^16^0^4^0^-1^0
1039^"ipcp_term_timeout"^16^0^4^0^-1^0
1040^"ipcp_ack_timeout"^16^0^4^0^-1^0
1041^"ipcp_req_try"^8^0^2^1^-1^0
1042^"ipcp_nak_try"^8^0^2^1^-1^0
1043^"ipcp_term_try"^8^0^2^1^-1^0
1044^"ipcp_compression_enable"^8^0^2^1^-1^0
1045^"ipv6cp_term_timeout"^16^0^4^0^-1^0
1046^"ipv6cp_ack_timeout"^16^0^4^0^-1^0
1047^"ipv6cp_req_try"^8^0^2^1^-1^0
1048^"ipv6cp_nak_try"^8^0^2^1^-1^0
1049^"ipv6cp_term_try"^8^0^2^1^-1^0
1050^"ipv6cp_compression_enable"^8^0^2^1^-1^0
1051^"cell_1x_olta_backoff"^8^0^1^1^-1^0
1052^"cell_hdr_olta_backoff"^8^0^1^1^-1^0
1053^"pcs_olta_backoff"^8^0^1^1^-1^0
1054^"fm_agc_set_vs_pwr"^8^0^2^1^-1^0
1055^"bc6_tx_lim_vs_temp"^8^0^2^1^-1^0
1056^"bc6_cal_chan"^16^0^4^1^-1^0
1057^"offset"^16^0^3^1^-1^0
1058^"slope"^8^0^2^1^-1^0
1059^"nv_cdma_tx_lin_vs_temp"^8^0^1^1^-1^0
1060^"nv_cdma_tx_slp_vs_temp"^8^0^1^1^-1^0
1061^"nv_cdma_tx_comp_vs_freq"^8^0^1^1^-1^0
1062^"bc6_tx_lim_vs_freq"^8^0^1^1^-1^0
1063^"bc6_exp_hdet_vs_agc"^8^0^2^1^-1^0
1064^"bc6_hdet_off"^8^0^2^1^-1^0
1065^"bc6_hdet_spn"^8^0^2^1^-1^0
1066^"fm_agc_set_vs_freq"^8^0^1^1^-1^0
1067^"bc6_pa_r1_rise"^8^0^2^1^-1^0
1068^"bc6_pa_r1_fall"^8^0^2^1^-1^0
1069^"bc6_lna_range_pol"^8^0^2^1^-1^0
1070^"bc6_lna_1_rise"^8^0^1^1^-1^0
1071^"bc6_lna_1_fall"^8^0^1^1^-1^0
1072^"c0_bc6_lna_range_offset"^16^0^4^1^-1^0
1073^"c1_bc6_lna_range_offset"^16^0^4^1^-1^0
1074^"bc6_lna_2_rise"^8^0^1^1^-1^0
1075^"bc6_lna_2_fall"^8^0^1^1^-1^0
1076^"bc6_lna_range_12_offset"^16^0^3^1^-1^0
1077^"fm_agc_set_vs_temp"^8^0^1^1^-1^0
1078^"c0_bc6_im_level1"^8^0^2^1^-1^0
1079^"c0_bc6_im_level2"^8^0^2^1^-1^0
1080^"c0_bc6_im_level3"^8^0^2^1^-1^0
1081^"c0_bc6_im_level4"^8^0^2^1^-1^0
1082^"c0_bc6_lna_1_offset_vs_freq"^8^0^1^1^-1^0
1083^"c1_bc6_lna_1_offset_vs_freq"^8^0^1^1^-1^0
1084^"bc6_agc_phase_offset"^8^0^2^1^-1^0
1085^"bc6_adj_factor"^8^0^2^1^-1^0
1086^"min"^8^0^2^0^-1^0
1087^"max"^8^0^2^0^-1^0
1088^"fm_exp_hdet_vs_pwr"^8^0^2^1^-1^0
1089^"bc6_enc_btf"^32^0^6^1^-1^0
1090^"bc6_tx_gain_atten_limit"^16^0^3^1^-1^0
1091^"bc6_lna_3_fall"^8^0^1^1^-1^0
1092^"bc6_lna_3_rise"^8^0^1^1^-1^0
1093^"bc6_lna_3_offset"^16^0^3^1^-1^0
1094^"c0_bc6_lna_3_offset_vs_freq"^8^0^1^1^-1^0
1095^"c1_bc6_lna_3_offset_vs_freq"^8^0^1^1^-1^0
1096^"bc6_lna_4_fall"^8^0^1^1^-1^0
1097^"bc6_lna_4_rise"^8^0^1^1^-1^0
1098^"c0_bc6_lna_4_offset"^16^0^3^1^-1^0
1099^"fm_err_slp_vs_pwr"^8^0^2^1^-1^0
1100^"c1_bc6_lna_4_offset"^16^0^3^1^-1^0
1101^"c0_bc6_im2_i_value"^8^0^2^1^-1^0
1102^"c1_bc6_im2_i_value"^8^0^2^1^-1^0
1103^"c0_bc6_im2_q_value"^8^0^2^1^-1^0
1104^"c1_bc6_im2_q_value"^8^0^2^1^-1^0
1105^"c0_bc6_vga_gain_offset"^16^0^3^1^-1^0
1106^"c1_bc6_vga_gain_offset"^16^0^3^1^-1^0
1107^"c0_bc6_vga_gain_offset_vs_freq"^8^0^1^1^-1^0
1108^"c1_bc6_vga_gain_offset_vs_freq"^8^0^1^1^-1^0
1109^"c0_bc6_vga_gain_offset_vs_temp"^16^0^3^1^-1^0
1110^"fm_freq_sense_gain"^8^0^2^1^-1^0
1111^"c1_bc6_vga_gain_offset_vs_temp"^16^0^3^1^-1^0
1112^"bc6_p1_rise_fall_off"^8^0^2^1^-1^0
1113^"c0_bc6_lna_4_offset_vs_freq"^8^0^1^1^-1^0
1114^"c1_bc6_lna_4_offset_vs_freq"^8^0^1^1^-1^0
1115^"c0_bc6_p1_rise_fall_offset"^8^0^2^1^-1^0
1116^"c1_bc6_p1_rise_fall_offset"^8^0^2^1^-1^0
1117^"c0_bc6_digital_mis_comp_a_offset"^32^0^5^1^-1^0
1118^"c1_bc6_digital_mis_comp_a_offset"^32^0^5^1^-1^0
1119^"c0_bc6_digital_mis_comp_b_offset"^32^0^5^1^-1^0
1120^"c1_bc6_digital_mis_comp_b_offset"^32^0^5^1^-1^0
1121^"cdma_rx_lin_off_0"^8^0^2^1^-1^0
1122^"c0_bc6_im2_transconductor_value"^8^0^2^1^-1^0
1123^"c1_bc6_im2_transconductor_value"^8^0^2^1^-1^0
1124^"bc6_vco_coarse_tune_table"^8^0^2^1^-1^0
1125^"gsm_pa_temp_comp_index_00"^8^0^1^1^-1^0
1126^"gsm_pa_temp_comp_index_01"^8^0^1^1^-1^0
1127^"gsm_pa_temp_comp_index_02"^8^0^1^1^-1^0
1128^"gsm_pa_temp_comp_index_03"^8^0^1^1^-1^0
1129^"gsm_pa_temp_comp_index_04"^8^0^1^1^-1^0
1130^"gsm_pa_temp_comp_index_05"^8^0^1^1^-1^0
1131^"gsm_pa_temp_comp_index_06"^8^0^1^1^-1^0
1132^"cdma_rx_lin_slp"^8^0^2^1^-1^0
1133^"gsm_pa_temp_comp_index_07"^8^0^1^1^-1^0
1134^"gsm_pa_temp_comp_index_08"^8^0^1^1^-1^0
1135^"gsm_pa_temp_comp_index_09"^8^0^1^1^-1^0
1136^"gsm_pa_temp_comp_index_10"^8^0^1^1^-1^0
1137^"gsm_pa_temp_comp_index_11"^8^0^1^1^-1^0
1138^"gsm_pa_temp_comp_index_12"^8^0^1^1^-1^0
1139^"gsm_pa_temp_comp_index_13"^8^0^1^1^-1^0
1140^"dcs_pa_temp_comp_index_00"^8^0^1^1^-1^0
1141^"dcs_pa_temp_comp_index_01"^8^0^1^1^-1^0
1142^"dcs_pa_temp_comp_index_02"^8^0^1^1^-1^0
1143^"cdma_rx_comp_vs_freq"^8^0^1^1^-1^0
1144^"dcs_pa_temp_comp_index_03"^8^0^1^1^-1^0
1145^"dcs_pa_temp_comp_index_04"^8^0^1^1^-1^0
1146^"dcs_pa_temp_comp_index_05"^8^0^1^1^-1^0
1147^"dcs_pa_temp_comp_index_06"^8^0^1^1^-1^0
1148^"dcs_pa_temp_comp_index_07"^8^0^1^1^-1^0
1149^"dcs_pa_temp_comp_index_08"^8^0^1^1^-1^0
1150^"dcs_pa_temp_comp_index_09"^8^0^1^1^-1^0
1151^"dcs_pa_temp_comp_index_10"^8^0^1^1^-1^0
1152^"dcs_pa_temp_comp_index_11"^8^0^1^1^-1^0
1153^"dcs_pa_temp_comp_index_12"^8^0^1^1^-1^0
1154^"sid"^16^0^4^0^-1^0
1155^"cdma_tx_comp_vs_freq"^8^0^1^1^-1^0
1156^"dcs_pa_temp_comp_index_13"^8^0^1^1^-1^0
1157^"dcs_pa_temp_comp_index_14"^8^0^2^1^-1^0
1158^"gsm_amr_call_config"^8^0^1^1^-1^0
1159^"gsm_pa_temp_comp_int8_index_14"^8^0^1^1^-1^0
1160^"dcs_pa_temp_comp_int8_index_15"^8^0^1^1^-1^0
1161^"gmm_ptmsi_sig_tobe_deleted"^8^0^2^1^-1^0
1162^"bc6_tx_cal_chan"^16^0^4^1^-1^0
1163^"cdma_tx_cal_chan"^16^0^4^1^-1^0
1164^"cdma_rx_cal_chan"^16^0^4^1^-1^0
1165^"pcs_rx_cal_chan"^16^0^4^1^-1^0
1166^"cdma_tx_comp_vs_volt"^8^0^1^1^-1^0
1167^"pcs_tx_cal_chan"^16^0^4^1^-1^0
1168^"device_key_len"^8^0^2^1^-1^0
1169^"device_key_data"^8^0^2^1^-1^0
1170^"gsm_850_pa_temp_comp_index_00"^8^0^1^1^-1^0
1171^"gsm_850_pa_temp_comp_index_01"^8^0^1^1^-1^0
1172^"gsm_850_pa_temp_comp_index_02"^8^0^1^1^-1^0
1173^"gsm_850_pa_temp_comp_index_03"^8^0^1^1^-1^0
1174^"gsm_850_pa_temp_comp_index_04"^8^0^1^1^-1^0
1175^"gsm_850_pa_temp_comp_index_05"^8^0^1^1^-1^0
1176^"gsm_850_pa_temp_comp_index_06"^8^0^1^1^-1^0
1177^"gsm_850_pa_temp_comp_index_07"^8^0^1^1^-1^0
1178^"cdma_tx_lin_master_off_0"^16^0^3^1^-1^0
1179^"gsm_850_pa_temp_comp_index_08"^8^0^1^1^-1^0
1180^"gsm_850_pa_temp_comp_index_09"^8^0^1^1^-1^0
1181^"gsm_850_pa_temp_comp_index_10"^8^0^1^1^-1^0
1182^"gsm_850_pa_temp_comp_index_11"^8^0^1^1^-1^0
1183^"gsm_850_pa_temp_comp_index_12"^8^0^1^1^-1^0
1184^"gsm_850_pa_temp_comp_index_13"^8^0^1^1^-1^0
1185^"gsm_1900_pa_temp_comp_index_00"^8^0^1^1^-1^0
1186^"gsm_1900_pa_temp_comp_index_01"^8^0^1^1^-1^0
1187^"gsm_1900_pa_temp_comp_index_02"^8^0^1^1^-1^0
1188^"gsm_1900_pa_temp_comp_index_03"^8^0^1^1^-1^0
1189^"cdma_tx_lin_master_slp"^8^0^1^1^-1^0
1190^"gsm_1900_pa_temp_comp_index_04"^8^0^1^1^-1^0
1191^"gsm_1900_pa_temp_comp_index_05"^8^0^1^1^-1^0
1192^"gsm_1900_pa_temp_comp_index_06"^8^0^1^1^-1^0
1193^"gsm_1900_pa_temp_comp_index_07"^8^0^1^1^-1^0
1194^"gsm_1900_pa_temp_comp_index_08"^8^0^1^1^-1^0
1195^"gsm_1900_pa_temp_comp_index_09"^8^0^1^1^-1^0
1196^"gsm_1900_pa_temp_comp_index_10"^8^0^1^1^-1^0
1197^"gsm_1900_pa_temp_comp_index_11"^8^0^1^1^-1^0
1198^"gsm_1900_pa_temp_comp_index_12"^8^0^1^1^-1^0
1199^"gsm_1900_pa_temp_comp_index_13"^8^0^1^1^-1^0
1200^"cdma_tx_lin_vs_temp"^8^0^1^1^-1^0
1201^"gsm_1900_pa_temp_comp_index_14"^8^0^1^1^-1^0
1202^"tcp_graceful_dormant_close"^8^0^2^1^-1^0
1203^"interfreq_enabled"^8^0^2^1^-1^0
1204^"eplmn_enabled"^8^0^2^1^-1^0
1205^"dtmf"^8^0^2^1^-1^0
1206^"trk_lo_adj_default"^16^0^4^1^-1^0
1207^"trk_lo_adj_slope_default"^16^0^4^1^-1^0
1208^"wcdma_pa_gain_up_time"^16^0^4^1^-1^0
1209^"wcdma_pa_gain_down_time"^16^0^4^1^-1^0
1210^"bc6_gps1_rf_delay"^16^0^3^1^-1^0
1211^"cdma_tx_lin_vs_volt"^8^0^2^1^-1^0
1212^"bc6_rf_tune_reserved"^8^0^2^1^-1^0
1213^"bc6_pa_r2_rise"^8^0^2^1^-1^0
1214^"bc6_pa_r2_fall"^8^0^2^1^-1^0
1215^"bc6_pa_r3_rise"^8^0^2^1^-1^0
1216^"bc6_pa_r3_fall"^8^0^2^1^-1^0
1217^"c0_bc6_lna_2_offset_vs_freq"^8^0^1^1^-1^0
1218^"cdma_tx_lim_vs_temp"^8^0^2^1^-1^0
1219^"c0_bc6_lna_1_offset"^16^0^3^1^-1^0
1220^"c0_bc6_lna_2_offset"^16^0^3^1^-1^0
1221^"c0_bc6_lna_3_offset"^16^0^3^1^-1^0
1222^"c0_bc6_lna_1_rise"^8^0^1^1^-1^0
1223^"c0_bc6_lna_1_fall"^8^0^1^1^-1^0
1224^"c0_bc6_lna_2_rise"^8^0^1^1^-1^0
1225^"c0_bc6_lna_2_fall"^8^0^1^1^-1^0
1226^"c0_bc6_lna_3_rise"^8^0^1^1^-1^0
1227^"c0_bc6_lna_3_fall"^8^0^1^1^-1^0
1228^"c0_bc6_lna_4_rise"^8^0^1^1^-1^0
1229^"cdma_tx_lim_vs_volt"^8^0^1^1^-1^0
1230^"c0_bc6_lna_4_fall"^8^0^1^1^-1^0
1231^"c1_bc6_tx_cal_chan"^16^0^4^1^-1^0
1232^"c1_bc6_rx_cal_chan"^16^0^4^1^-1^0
1233^"c1_bc6_lna_2_offset_vs_freq"^8^0^1^1^-1^0
1234^"c1_bc6_lna_1_offset"^16^0^3^1^-1^0
1235^"c1_bc6_lna_2_offset"^16^0^3^1^-1^0
1236^"c1_bc6_lna_3_offset"^16^0^3^1^-1^0
1237^"c1_bc6_lna_1_rise"^8^0^1^1^-1^0
1238^"c1_bc6_lna_1_fall"^8^0^1^1^-1^0
1239^"c1_bc6_lna_2_rise"^8^0^1^1^-1^0
1240^"pcs_tx_lim_vs_freq"^8^0^1^1^-1^0
1241^"c1_bc6_lna_2_fall"^8^0^1^1^-1^0
1242^"c1_bc6_lna_3_rise"^8^0^1^1^-1^0
1243^"c1_bc6_lna_3_fall"^8^0^1^1^-1^0
1244^"c1_bc6_lna_4_rise"^8^0^1^1^-1^0
1245^"c1_bc6_lna_4_fall"^8^0^1^1^-1^0
1246^"c1_bc6_im_level1"^8^0^2^1^-1^0
1247^"c1_bc6_im_level2"^8^0^2^1^-1^0
1248^"c1_bc6_im_level3"^8^0^2^1^-1^0
1249^"c1_bc6_im_level4"^8^0^2^1^-1^0
1250^"bc5_gps1_rf_delay"^16^0^3^1^-1^0
1251^"pcs_exp_hdet_vs_agc"^8^0^2^1^-1^0
1252^"bc5_rf_tune_reserved"^8^0^2^1^-1^0
1253^"bc5_tx_lim_vs_temp"^8^0^2^1^-1^0
1254^"cdma_err_slp_vs_hdet"^8^0^2^1^-1^0
1255^"bc5_tx_lim_vs_freq"^8^0^1^1^-1^0
1256^"bc5_pa_r1_rise"^8^0^2^1^-1^0
1257^"bc5_pa_r1_fall"^8^0^2^1^-1^0
1258^"bc5_pa_r2_rise"^8^0^2^1^-1^0
1259^"bc5_pa_r2_fall"^8^0^2^1^-1^0
1260^"bc5_pa_r3_rise"^8^0^2^1^-1^0
1261^"bc5_pa_r3_fall"^8^0^2^1^-1^0
1262^"bc5_hdet_off"^8^0^2^1^-1^0
1263^"bc5_hdet_spn"^8^0^2^1^-1^0
1264^"bc5_exp_hdet_vs_agc"^8^0^2^1^-1^0
1265^"bc5_enc_btf"^32^0^6^1^-1^0
1266^"bc5_vco_coarse_tune_table"^8^0^2^1^-1^0
1267^"bc5_p1_rise_fall_off"^8^0^2^1^-1^0
1268^"c0_bc5_tx_cal_chan"^16^0^4^1^-1^0
1269^"c0_bc5_rx_cal_chan"^16^0^4^1^-1^0
1270^"c0_bc5_lna_1_offset_vs_freq"^8^0^1^1^-1^0
1271^"c0_bc5_lna_2_offset_vs_freq"^8^0^1^1^-1^0
1272^"c0_bc5_lna_3_offset_vs_freq"^8^0^1^1^-1^0
1273^"c0_bc5_lna_4_offset_vs_freq"^8^0^1^1^-1^0
1274^"c0_bc5_lna_1_offset"^16^0^3^1^-1^0
1275^"c0_bc5_lna_2_offset"^16^0^3^1^-1^0
1276^"c0_bc5_lna_3_offset"^16^0^3^1^-1^0
1277^"c0_bc5_lna_4_offset"^16^0^3^1^-1^0
1278^"c0_bc5_im2_i_value"^8^0^2^1^-1^0
1279^"c0_bc5_im2_q_value"^8^0^2^1^-1^0
1280^"c0_bc5_vga_gain_offset"^16^0^3^1^-1^0
1281^"c0_bc5_vga_gain_offset_vs_freq"^8^0^1^1^-1^0
1282^"c0_bc5_im2_transconductor_value"^8^0^2^1^-1^0
1283^"c0_bc5_lna_1_rise"^8^0^1^1^-1^0
1284^"c0_bc5_lna_1_fall"^8^0^1^1^-1^0
1285^"hdet_off"^8^0^2^1^-1^0
1286^"c0_bc5_lna_2_rise"^8^0^1^1^-1^0
1287^"c0_bc5_lna_2_fall"^8^0^1^1^-1^0
1288^"c0_bc5_lna_3_rise"^8^0^1^1^-1^0
1289^"c0_bc5_lna_3_fall"^8^0^1^1^-1^0
1290^"c0_bc5_lna_4_rise"^8^0^1^1^-1^0
1291^"c0_bc5_lna_4_fall"^8^0^1^1^-1^0
1292^"c0_bc5_im_level1"^8^0^2^1^-1^0
1293^"c0_bc5_im_level2"^8^0^2^1^-1^0
1294^"c0_bc5_im_level3"^8^0^2^1^-1^0
1295^"c0_bc5_im_level4"^8^0^2^1^-1^0
1296^"hdet_spn"^8^0^2^1^-1^0
1297^"c1_bc5_tx_cal_chan"^16^0^4^1^-1^0
1298^"c1_bc5_rx_cal_chan"^16^0^4^1^-1^0
1299^"c1_bc5_lna_1_offset_vs_freq"^8^0^1^1^-1^0
1300^"c1_bc5_lna_2_offset_vs_freq"^8^0^1^1^-1^0
1301^"c1_bc5_lna_3_offset_vs_freq"^8^0^1^1^-1^0
1302^"c1_bc5_lna_4_offset_vs_freq"^8^0^1^1^-1^0
1303^"c1_bc5_lna_1_offset"^16^0^3^1^-1^0
1304^"c1_bc5_lna_2_offset"^16^0^3^1^-1^0
1305^"c1_bc5_lna_3_offset"^16^0^3^1^-1^0
1306^"c1_bc5_lna_4_offset"^16^0^3^1^-1^0
1307^"onetouch_dial"^8^1^210^0^-1^0
1308^"c1_bc5_im2_i_value"^8^0^2^1^-1^0
1309^"c1_bc5_im2_q_value"^8^0^2^1^-1^0
1310^"c1_bc5_vga_gain_offset"^16^0^3^1^-1^0
1311^"c1_bc5_vga_gain_offset_vs_freq"^8^0^1^1^-1^0
1312^"c1_bc5_im2_transconductor_value"^8^0^2^1^-1^0
1313^"c1_bc5_lna_1_rise"^8^0^1^1^-1^0
1314^"c1_bc5_lna_1_fall"^8^0^1^1^-1^0
1315^"c1_bc5_lna_2_rise"^8^0^1^1^-1^0
1316^"c1_bc5_lna_2_fall"^8^0^1^1^-1^0
1317^"c1_bc5_lna_3_rise"^8^0^1^1^-1^0
1318^"fm_agc_adj_vs_freq"^8^0^2^1^-1^0
1319^"c1_bc5_lna_3_fall"^8^0^1^1^-1^0
1320^"c1_bc5_lna_4_rise"^8^0^1^1^-1^0
1321^"c1_bc5_lna_4_fall"^8^0^1^1^-1^0
1322^"c1_bc5_im_level1"^8^0^2^1^-1^0
1323^"c1_bc5_im_level2"^8^0^2^1^-1^0
1324^"c1_bc5_im_level3"^8^0^2^1^-1^0
1325^"c1_bc5_im_level4"^8^0^2^1^-1^0
1326^"bc4_gps1_rf_delay"^16^0^3^1^-1^0
1327^"bc4_rf_tune_reserved"^8^0^2^1^-1^0
1328^"bc4_tx_lim_vs_temp"^8^0^2^1^-1^0
1329^"fm_agc_adj_vs_temp"^8^0^2^1^-1^0
1330^"bc4_tx_lim_vs_freq"^8^0^1^1^-1^0
1331^"bc4_pa_r1_rise"^8^0^2^1^-1^0
1332^"rf_config"^8^0^2^1^-1^0
1333^"bc4_pa_r1_fall"^8^0^2^1^-1^0
1334^"bc4_pa_r2_rise"^8^0^2^1^-1^0
1335^"bc4_pa_r2_fall"^8^0^2^1^-1^0
1336^"bc4_pa_r3_rise"^8^0^2^1^-1^0
1337^"bc4_pa_r3_fall"^8^0^2^1^-1^0
1338^"bc4_hdet_off"^8^0^2^1^-1^0
1339^"bc4_hdet_spn"^8^0^2^1^-1^0
1340^"bc4_exp_hdet_vs_agc"^8^0^2^1^-1^0
1341^"bc4_enc_btf"^32^0^6^1^-1^0
1342^"bc4_vco_coarse_tune_table"^8^0^2^1^-1^0
1343^"r1_rise"^8^0^2^1^-1^0
1344^"bc4_p1_rise_fall_off"^8^0^2^1^-1^0
1345^"c0_bc4_tx_cal_chan"^16^0^4^1^-1^0
1346^"c0_bc4_rx_cal_chan"^16^0^4^1^-1^0
1347^"c0_bc4_lna_1_offset_vs_freq"^8^0^1^1^-1^0
1348^"c0_bc4_lna_2_offset_vs_freq"^8^0^1^1^-1^0
1349^"c0_bc4_lna_3_offset_vs_freq"^8^0^1^1^-1^0
1350^"c0_bc4_lna_4_offset_vs_freq"^8^0^1^1^-1^0
1351^"c0_bc4_lna_1_offset"^16^0^3^1^-1^0
1352^"c0_bc4_lna_2_offset"^16^0^3^1^-1^0
1353^"c0_bc4_lna_3_offset"^16^0^3^1^-1^0
1354^"r1_fall"^8^0^2^1^-1^0
1355^"c0_bc4_lna_4_offset"^16^0^3^1^-1^0
1356^"c0_bc4_im2_i_value"^8^0^2^1^-1^0
1357^"c0_bc4_im2_q_value"^8^0^2^1^-1^0
1358^"c0_bc4_vga_gain_offset"^16^0^3^1^-1^0
1359^"c0_bc4_vga_gain_offset_vs_freq"^8^0^1^1^-1^0
1360^"c0_bc4_im2_transconductor_value"^8^0^2^1^-1^0
1361^"c0_bc4_lna_1_rise"^8^0^1^1^-1^0
1362^"c0_bc4_lna_1_fall"^8^0^1^1^-1^0
1363^"c0_bc4_lna_2_rise"^8^0^1^1^-1^0
1364^"c0_bc4_lna_2_fall"^8^0^1^1^-1^0
1365^"r2_rise"^8^0^2^1^-1^0
1366^"c0_bc4_lna_3_rise"^8^0^1^1^-1^0
1367^"c0_bc4_lna_3_fall"^8^0^1^1^-1^0
1368^"c0_bc4_lna_4_rise"^8^0^1^1^-1^0
1369^"c0_bc4_lna_4_fall"^8^0^1^1^-1^0
1370^"c0_bc4_im_level1"^8^0^2^1^-1^0
1371^"c0_bc4_im_level2"^8^0^2^1^-1^0
1372^"c0_bc4_im_level3"^8^0^2^1^-1^0
1373^"c0_bc4_im_level4"^8^0^2^1^-1^0
1374^"c1_bc4_tx_cal_chan"^16^0^4^1^-1^0
1375^"c1_bc4_rx_cal_chan"^16^0^4^1^-1^0
1376^"r2_fall"^8^0^2^1^-1^0
1377^"c1_bc4_lna_1_offset_vs_freq"^8^0^1^1^-1^0
1378^"c1_bc4_lna_2_offset_vs_freq"^8^0^1^1^-1^0
1379^"c1_bc4_lna_3_offset_vs_freq"^8^0^1^1^-1^0
1380^"c1_bc4_lna_4_offset_vs_freq"^8^0^1^1^-1^0
1381^"c1_bc4_lna_1_offset"^16^0^3^1^-1^0
1382^"c1_bc4_lna_2_offset"^16^0^3^1^-1^0
1383^"c1_bc4_lna_3_offset"^16^0^3^1^-1^0
1384^"c1_bc4_lna_4_offset"^16^0^3^1^-1^0
1385^"c1_bc4_im2_i_value"^8^0^2^1^-1^0
1386^"c1_bc4_im2_q_value"^8^0^2^1^-1^0
1387^"r3_rise"^8^0^2^1^-1^0
1388^"c1_bc4_vga_gain_offset"^16^0^3^1^-1^0
1389^"c1_bc4_vga_gain_offset_vs_freq"^8^0^1^1^-1^0
1390^"c1_bc4_im2_transconductor_value"^8^0^2^1^-1^0
1391^"c1_bc4_lna_1_rise"^8^0^1^1^-1^0
1392^"c1_bc4_lna_1_fall"^8^0^1^1^-1^0
1393^"c1_bc4_lna_2_rise"^8^0^1^1^-1^0
1394^"c1_bc4_lna_2_fall"^8^0^1^1^-1^0
1395^"c1_bc4_lna_3_rise"^8^0^1^1^-1^0
1396^"c1_bc4_lna_3_fall"^8^0^1^1^-1^0
1397^"c1_bc4_lna_4_rise"^8^0^1^1^-1^0
1398^"r3_fall"^8^0^2^1^-1^0
1399^"c1_bc4_lna_4_fall"^8^0^1^1^-1^0
1400^"c1_bc4_im_level1"^8^0^2^1^-1^0
1401^"c1_bc4_im_level2"^8^0^2^1^-1^0
1402^"c1_bc4_im_level3"^8^0^2^1^-1^0
1403^"c1_bc4_im_level4"^8^0^2^1^-1^0
1404^"bc3_gps1_rf_delay"^16^0^3^1^-1^0
1405^"bc3_rf_tune_reserved"^8^0^2^1^-1^0
1406^"bc3_tx_lim_vs_temp"^8^0^2^1^-1^0
1407^"pa_range_step_cal"^8^0^2^1^-1^0
1408^"bc3_tx_lim_vs_freq"^8^0^1^1^-1^0
1409^"bc3_pa_r1_rise"^8^0^2^1^-1^0
1410^"bc3_pa_r1_fall"^8^0^2^1^-1^0
1411^"lna_range_pol"^8^0^2^1^-1^0
1412^"bc3_pa_r2_rise"^8^0^2^1^-1^0
1413^"bc3_pa_r2_fall"^8^0^2^1^-1^0
1414^"bc3_pa_r3_rise"^8^0^2^1^-1^0
1415^"bc3_pa_r3_fall"^8^0^2^1^-1^0
1416^"bc3_hdet_off"^8^0^2^1^-1^0
1417^"bc3_hdet_spn"^8^0^2^1^-1^0
1418^"bc3_exp_hdet_vs_agc"^8^0^2^1^-1^0
1419^"bc3_enc_btf"^32^0^6^1^-1^0
1420^"bc3_vco_coarse_tune_table"^8^0^2^1^-1^0
1421^"bc3_p1_rise_fall_off"^8^0^2^1^-1^0
1422^"lna_range_rise"^8^0^1^1^-1^0
1423^"c0_bc3_tx_cal_chan"^16^0^4^1^-1^0
1424^"c0_bc3_rx_cal_chan"^16^0^4^1^-1^0
1425^"c0_bc3_lna_1_offset_vs_freq"^8^0^1^1^-1^0
1426^"c0_bc3_lna_2_offset_vs_freq"^8^0^1^1^-1^0
1427^"c0_bc3_lna_3_offset_vs_freq"^8^0^1^1^-1^0
1428^"c0_bc3_lna_4_offset_vs_freq"^8^0^1^1^-1^0
1429^"c0_bc3_lna_1_offset"^16^0^3^1^-1^0
1430^"c0_bc3_lna_2_offset"^16^0^3^1^-1^0
1431^"c0_bc3_lna_3_offset"^16^0^3^1^-1^0
1432^"c0_bc3_lna_4_offset"^16^0^3^1^-1^0
1433^"lna_range_fall"^8^0^1^1^-1^0
1434^"c0_bc3_im2_i_value"^8^0^2^1^-1^0
1435^"c0_bc3_im2_q_value"^8^0^2^1^-1^0
1436^"c0_bc3_vga_gain_offset"^16^0^3^1^-1^0
1437^"c0_bc3_vga_gain_offset_vs_freq"^8^0^1^1^-1^0
1438^"c0_bc3_im2_transconductor_value"^8^0^2^1^-1^0
1439^"c0_bc3_lna_1_rise"^8^0^1^1^-1^0
1440^"c0_bc3_lna_1_fall"^8^0^1^1^-1^0
1441^"c0_bc3_lna_2_rise"^8^0^1^1^-1^0
1442^"c0_bc3_lna_2_fall"^8^0^1^1^-1^0
1443^"c0_bc3_lna_3_rise"^8^0^1^1^-1^0
1444^"lna_range_offset"^16^0^4^1^-1^0
1445^"c0_bc3_lna_3_fall"^8^0^1^1^-1^0
1446^"c0_bc3_lna_4_rise"^8^0^1^1^-1^0
1447^"c0_bc3_lna_4_fall"^8^0^1^1^-1^0
1448^"c0_bc3_im_level1"^8^0^2^1^-1^0
1449^"c0_bc3_im_level2"^8^0^2^1^-1^0
1450^"c0_bc3_im_level3"^8^0^2^1^-1^0
1451^"c0_bc3_im_level4"^8^0^2^1^-1^0
1452^"c1_bc3_tx_cal_chan"^16^0^4^1^-1^0
1453^"c1_bc3_rx_cal_chan"^16^0^4^1^-1^0
1454^"c1_bc3_lna_1_offset_vs_freq"^8^0^1^1^-1^0
1455^"c1_bc3_lna_2_offset_vs_freq"^8^0^1^1^-1^0
1456^"c1_bc3_lna_3_offset_vs_freq"^8^0^1^1^-1^0
1457^"c1_bc3_lna_4_offset_vs_freq"^8^0^1^1^-1^0
1458^"c1_bc3_lna_1_offset"^16^0^3^1^-1^0
1459^"c1_bc3_lna_2_offset"^16^0^3^1^-1^0
1460^"c1_bc3_lna_3_offset"^16^0^3^1^-1^0
1461^"c1_bc3_lna_4_offset"^16^0^3^1^-1^0
1462^"c1_bc3_im2_i_value"^8^0^2^1^-1^0
1463^"c1_bc3_im2_q_value"^8^0^2^1^-1^0
1464^"c1_bc3_vga_gain_offset"^16^0^3^1^-1^0
1465^"alerts_lvl"^8^0^2^0^-1^0
1466^"c1_bc3_vga_gain_offset_vs_freq"^8^0^1^1^-1^0
1467^"c1_bc3_im2_transconductor_value"^8^0^2^1^-1^0
1468^"c1_bc3_lna_1_rise"^8^0^1^1^-1^0
1469^"c1_bc3_lna_1_fall"^8^0^1^1^-1^0
1470^"c1_bc3_lna_2_rise"^8^0^1^1^-1^0
1471^"c1_bc3_lna_2_fall"^8^0^1^1^-1^0
1472^"c1_bc3_lna_3_rise"^8^0^1^1^-1^0
1473^"c1_bc3_lna_3_fall"^8^0^1^1^-1^0
1474^"c1_bc3_lna_4_rise"^8^0^1^1^-1^0
1475^"c1_bc3_lna_4_fall"^8^0^1^1^-1^0
1476^"alerts_lvl_shadow"^8^0^2^0^-1^0
1477^"c1_bc3_im_level1"^8^0^2^1^-1^0
1478^"c1_bc3_im_level2"^8^0^2^1^-1^0
1479^"c1_bc3_im_level3"^8^0^2^1^-1^0
1480^"c1_bc3_im_level4"^8^0^2^1^-1^0
1481^"bc1_gps1_rf_delay"^16^0^3^1^-1^0
1482^"bc1_rf_tune_reserved"^8^0^2^1^-1^0
1483^"bc1_tx_lim_vs_temp"^8^0^2^1^-1^0
1484^"ringer_lvl_shadow"^8^0^2^0^-1^0
1485^"bc1_tx_lim_vs_freq"^8^0^1^1^-1^0
1486^"bc1_pa_r1_rise"^8^0^2^1^-1^0
1487^"bc1_pa_r1_fall"^8^0^2^1^-1^0
1488^"bc1_pa_r2_rise"^8^0^2^1^-1^0
1489^"bc1_pa_r2_fall"^8^0^2^1^-1^0
1490^"beep_lvl_shadow"^8^0^2^0^-1^0
1491^"bc1_pa_r3_rise"^8^0^2^1^-1^0
1492^"bc1_pa_r3_fall"^8^0^2^1^-1^0
1493^"bc1_hdet_off"^8^0^2^1^-1^0
1494^"bc1_hdet_spn"^8^0^2^1^-1^0
1495^"bc1_exp_hdet_vs_agc"^8^0^2^1^-1^0
1496^"bc1_enc_btf"^32^0^6^1^-1^0
1497^"bc1_vco_coarse_tune_table"^8^0^2^1^-1^0
1498^"bc1_p1_rise_fall_off"^8^0^2^1^-1^0
1499^"c0_bc1_tx_cal_chan"^16^0^4^1^-1^0
1500^"c0_bc1_rx_cal_chan"^16^0^4^1^-1^0
1501^"ear_lvl_shadow"^8^0^2^0^-1^0
1502^"c0_bc1_lna_1_offset_vs_freq"^8^0^1^1^-1^0
1503^"c0_bc1_lna_2_offset_vs_freq"^8^0^1^1^-1^0
1504^"c0_bc1_lna_3_offset_vs_freq"^8^0^1^1^-1^0
1505^"c0_bc1_lna_4_offset_vs_freq"^8^0^1^1^-1^0
1506^"c0_bc1_lna_1_offset"^16^0^3^1^-1^0
1507^"c0_bc1_lna_2_offset"^16^0^3^1^-1^0
1508^"time_show"^8^1^211^0^-1^0
1509^"c0_bc1_lna_3_offset"^16^0^3^1^-1^0
1510^"c0_bc1_lna_4_offset"^16^0^3^1^-1^0
1511^"c0_bc1_im2_i_value"^8^0^2^1^-1^0
1512^"c0_bc1_im2_q_value"^8^0^2^1^-1^0
1513^"message_alert"^8^0^2^0^-1^0
1514^"c0_bc1_vga_gain_offset"^16^0^3^1^-1^0
1515^"c0_bc1_vga_gain_offset_vs_freq"^8^0^1^1^-1^0
1516^"c0_bc1_im2_transconductor_value"^8^0^2^1^-1^0
1517^"c0_bc1_lna_1_rise"^8^0^1^1^-1^0
1518^"c0_bc1_lna_1_fall"^8^0^1^1^-1^0
1519^"c0_bc1_lna_2_rise"^8^0^1^1^-1^0
1520^"c0_bc1_lna_2_fall"^8^0^1^1^-1^0
1521^"c0_bc1_lna_3_rise"^8^0^1^1^-1^0
1522^"c0_bc1_lna_3_fall"^8^0^1^1^-1^0
1523^"c0_bc1_lna_4_rise"^8^0^1^1^-1^0
1524^"cnt"^32^0^6^0^-1^0
1525^"c0_bc1_lna_4_fall"^8^0^1^1^-1^0
1526^"c0_bc1_im_level1"^8^0^2^1^-1^0
1527^"c0_bc1_im_level2"^8^0^2^1^-1^0
1528^"c0_bc1_im_level3"^8^0^2^1^-1^0
1529^"c0_bc1_im_level4"^8^0^2^1^-1^0
1530^"c1_bc1_tx_cal_chan"^16^0^4^1^-1^0
1531^"c1_bc1_rx_cal_chan"^16^0^4^1^-1^0
1532^"c1_bc1_lna_1_offset_vs_freq"^8^0^1^1^-1^0
1533^"c1_bc1_lna_2_offset_vs_freq"^8^0^1^1^-1^0
1534^"c1_bc1_lna_3_offset_vs_freq"^8^0^1^1^-1^0
1535^"c1_bc1_lna_4_offset_vs_freq"^8^0^1^1^-1^0
1536^"c1_bc1_lna_1_offset"^16^0^3^1^-1^0
1537^"c1_bc1_lna_2_offset"^16^0^3^1^-1^0
1538^"c1_bc1_lna_3_offset"^16^0^3^1^-1^0
1539^"c1_bc1_lna_4_offset"^16^0^3^1^-1^0
1540^"c1_bc1_im2_i_value"^8^0^2^1^-1^0
1541^"c1_bc1_im2_q_value"^8^0^2^1^-1^0
1542^"c1_bc1_vga_gain_offset"^16^0^3^1^-1^0
1543^"c1_bc1_vga_gain_offset_vs_freq"^8^0^1^1^-1^0
1544^"cdma_channel"^16^0^4^0^-1^0
1545^"life_cnt"^32^0^6^0^-1^0
1546^"c1_bc1_im2_transconductor_value"^8^0^2^1^-1^0
1547^"c1_bc1_lna_1_rise"^8^0^1^1^-1^0
1548^"c1_bc1_lna_1_fall"^8^0^1^1^-1^0
1549^"c1_bc1_lna_2_rise"^8^0^1^1^-1^0
1550^"c1_bc1_lna_2_fall"^8^0^1^1^-1^0
1551^"c1_bc1_lna_3_rise"^8^0^1^1^-1^0
1552^"c1_bc1_lna_3_fall"^8^0^1^1^-1^0
1553^"c1_bc1_lna_4_rise"^8^0^1^1^-1^0
1554^"c1_bc1_lna_4_fall"^8^0^1^1^-1^0
1555^"c1_bc1_im_level1"^8^0^2^1^-1^0
1556^"send_pin"^8^1^211^0^-1^0
1557^"c1_bc1_im_level2"^8^0^2^1^-1^0
1558^"c1_bc1_im_level3"^8^0^2^1^-1^0
1559^"c1_bc1_im_level4"^8^0^2^1^-1^0
1560^"bc0_gps1_rf_delay"^16^0^3^1^-1^0
1561^"bc0_rf_tune_reserved"^8^0^2^1^-1^0
1562^"bc0_tx_lim_vs_temp"^8^0^2^1^-1^0
1563^"auto_answer_shadow"^8^0^2^0^-1^0
1564^"bc0_tx_lim_vs_freq"^8^0^1^1^-1^0
1565^"bc0_pa_r1_rise"^8^0^2^1^-1^0
1566^"bc0_pa_r1_fall"^8^0^2^1^-1^0
1567^"bc0_pa_r2_rise"^8^0^2^1^-1^0
1568^"bc0_pa_r2_fall"^8^0^2^1^-1^0
1569^"bc0_pa_r3_rise"^8^0^2^1^-1^0
1570^"auto_redial_shadow"^8^0^2^0^-1^0
1571^"bc0_pa_r3_fall"^8^0^2^1^-1^0
1572^"bc0_hdet_off"^8^0^2^1^-1^0
1573^"bc0_hdet_spn"^8^0^2^1^-1^0
1574^"bc0_exp_hdet_vs_agc"^8^0^2^1^-1^0
1575^"bc0_enc_btf"^32^0^6^1^-1^0
1576^"bc0_vco_coarse_tune_table"^8^0^2^1^-1^0
1577^"bc0_p1_rise_fall_off"^8^0^2^1^-1^0
1578^"c0_bc0_tx_cal_chan"^16^0^4^1^-1^0
1579^"c0_bc0_rx_cal_chan"^16^0^4^1^-1^0
1580^"c0_bc0_lna_1_offset_vs_freq"^8^0^1^1^-1^0
1581^"confirmation_code"^32^0^6^1^-1^0
1582^"deletion_list"^32^0^6^1^-1^0
1583^"address"^8^0^2^0^-1^0
1584^"status"^8^1^227^0^-1^0
1585^"user_data_length"^8^0^2^1^-1^0
1586^"call_back_length"^8^0^2^1^-1^0
1587^"param_mask"^64^0^8^1^-1^0
1588^"length"^16^0^4^1^-1^0
1589^"data"^8^0^2^1^-1^0
1590^"c0_bc0_lna_2_offset_vs_freq"^8^0^1^1^-1^0
1591^"c0_bc0_lna_3_offset_vs_freq"^8^0^1^1^-1^0
1592^"c0_bc0_lna_4_offset_vs_freq"^8^0^1^1^-1^0
1593^"c0_bc0_lna_1_offset"^16^0^3^1^-1^0
1594^"c0_bc0_lna_2_offset"^16^0^3^1^-1^0
1595^"c0_bc0_lna_3_offset"^16^0^3^1^-1^0
1596^"c0_bc0_lna_4_offset"^16^0^3^1^-1^0
1597^"c0_bc0_im2_i_value"^8^0^2^1^-1^0
1598^"c0_bc0_im2_q_value"^8^0^2^1^-1^0
1599^"c0_bc0_vga_gain_offset"^16^0^3^1^-1^0
1600^"c0_bc0_vga_gain_offset_vs_freq"^8^0^1^1^-1^0
1601^"c0_bc0_im2_transconductor_value"^8^0^2^1^-1^0
1602^"c0_bc0_lna_1_rise"^8^0^1^1^-1^0
1603^"c0_bc0_lna_1_fall"^8^0^1^1^-1^0
1604^"c0_bc0_lna_2_rise"^8^0^1^1^-1^0
1605^"c0_bc0_lna_2_fall"^8^0^1^1^-1^0
1606^"c0_bc0_lna_3_rise"^8^0^1^1^-1^0
1607^"c0_bc0_lna_3_fall"^8^0^1^1^-1^0
1608^"c0_bc0_lna_4_rise"^8^0^1^1^-1^0
1609^"c0_bc0_lna_4_fall"^8^0^1^1^-1^0
1610^"imsi_mcc"^16^0^4^1^-1^0
1611^"c0_bc0_im_level1"^8^0^2^1^-1^0
1612^"c0_bc0_im_level2"^8^0^2^1^-1^0
1613^"c0_bc0_im_level3"^8^0^2^1^-1^0
1614^"c0_bc0_im_level4"^8^0^2^1^-1^0
1615^"c1_bc0_tx_cal_chan"^16^0^4^1^-1^0
1616^"c1_bc0_rx_cal_chan"^16^0^4^1^-1^0
1617^"c1_bc0_lna_1_offset_vs_freq"^8^0^1^1^-1^0
1618^"c1_bc0_lna_2_offset_vs_freq"^8^0^1^1^-1^0
1619^"c1_bc0_lna_3_offset_vs_freq"^8^0^1^1^-1^0
1620^"c1_bc0_lna_4_offset_vs_freq"^8^0^1^1^-1^0
1621^"imsi_11_12"^8^0^2^1^-1^0
1622^"c1_bc0_lna_1_offset"^16^0^3^1^-1^0
1623^"c1_bc0_lna_2_offset"^16^0^3^1^-1^0
1624^"c1_bc0_lna_3_offset"^16^0^3^1^-1^0
1625^"c1_bc0_lna_4_offset"^16^0^3^1^-1^0
1626^"c1_bc0_im2_i_value"^8^0^2^1^-1^0
1627^"c1_bc0_im2_q_value"^8^0^2^1^-1^0
1628^"c1_bc0_vga_gain_offset"^16^0^3^1^-1^0
1629^"c1_bc0_vga_gain_offset_vs_freq"^8^0^1^1^-1^0
1630^"c1_bc0_im2_transconductor_value"^8^0^2^1^-1^0
1631^"c1_bc0_lna_1_rise"^8^0^1^1^-1^0
1632^"dir_number"^80^0^9^0^-1^0
1633^"c1_bc0_lna_1_fall"^8^0^1^1^-1^0
1634^"c1_bc0_lna_2_rise"^8^0^1^1^-1^0
1635^"c1_bc0_lna_2_fall"^8^0^1^1^-1^0
1636^"c1_bc0_lna_3_rise"^8^0^1^1^-1^0
1637^"c1_bc0_lna_3_fall"^8^0^1^1^-1^0
1638^"c1_bc0_lna_4_rise"^8^0^1^1^-1^0
1639^"c1_bc0_lna_4_fall"^8^0^1^1^-1^0
1640^"c1_bc0_im_level1"^8^0^2^1^-1^0
1641^"c1_bc0_im_level2"^8^0^2^1^-1^0
1642^"c1_bc0_im_level3"^8^0^2^1^-1^0
1643^"voice_priv"^8^0^2^0^-1^0
1644^"c1_bc0_im_level4"^8^0^2^1^-1^0
1645^"rfr_bb_filter"^8^0^2^1^-1^0
1646^"rfr_iq_line_resistor"^8^0^2^1^-1^0
1647^"wcdma_rfr_vco_coarse_tuning"^8^0^2^1^-1^0
1648^"rfr_vco_coarse_tuning_1900"^8^0^2^1^-1^0
1649^"wcdma_tx_rot_angle_pa_state_00"^16^0^4^1^-1^0
1650^"wcdma_tx_rot_angle_pa_state_01"^16^0^4^1^-1^0
1651^"wcdma_tx_rot_angle_pa_state_10"^16^0^4^1^-1^0
1652^"wcdma_tx_rot_angle_pa_state_11"^16^0^4^1^-1^0
1653^"amr"^8^0^2^1^-1^0
1654^"spare_b1"^8^0^2^1^-1^0
1655^"spare_b2"^8^0^2^0^-1^0
1656^"spare_w1"^16^0^4^0^-1^0
1657^"spare_w2"^16^0^4^0^-1^0
1682^"wcdma_spike_mitigation_enabled"^8^0^2^1^-1^0
1683^"pa_compensate_up"^16^0^3^1^-1^0
1684^"pa_compensate_down"^16^0^3^1^-1^0
1685^"sn_ppp_status"^8^0^2^1^-1^0
1686^"ds_ucsd_rlpv2_default"^8^0^2^1^-1^0
1687^"select_tech_for_card"^8^0^2^1^-1^0
1688^"ipcp"^8^0^2^1^-1^0
1689^"ipv6cp"^8^0^2^1^-1^0
1690^"ds_ucsd_rlp_version_gsm"^8^0^2^1^-1^0
1691^"ds_ucsd_rlp_version_wcdma"^8^0^2^1^-1^0
1692^"ds_atcop_rlp_version_default"^8^0^2^1^-1^0
1722^"ds_ucsd_recovery_mode_srej"^8^0^2^1^-1^0
1723^"tcp_keepalive_idle_time"^32^0^6^1^-1^0
1724^"rf_tune_reserved"^8^0^2^1^-1^0
1725^"num_digits"^8^0^2^0^-1^0
1726^"digits"^128^0^9^0^-1^0
1727^"wcdma_800_vga_gain_offset"^16^0^3^1^-1^0
1728^"wcdma_800_vga_gain_offset_vs_freq"^8^0^1^1^-1^0
1729^"wcdma_800_vga_gain_offset_vs_temp"^8^0^1^1^-1^0
1730^"wcdma_800_lna_range_rise_2"^16^0^3^1^-1^0
1731^"wcdma_800_lna_range_rise_3"^16^0^3^1^-1^0
1732^"wcdma_800_lna_range_fall_2"^16^0^3^1^-1^0
1755^"wcdma_800_lna_range_fall_3"^16^0^3^1^-1^0
1756^"wcdma_800_im_level_2"^16^0^3^1^-1^0
1757^"wcdma_800_im_level_3"^16^0^3^1^-1^0
1758^"wcdma_800_lna_range_offset_2"^16^0^3^1^-1^0
1759^"wcdma_800_lna_range_offset_3"^16^0^3^1^-1^0
1760^"wcdma_800_lna_offset_vs_freq_2"^8^0^1^1^-1^0
1761^"wcdma_800_lna_offset_vs_freq_3"^8^0^1^1^-1^0
1762^"wcdma_800_im2_i_value"^8^0^2^1^-1^0
1763^"wcdma_800_im2_q_value"^8^0^2^1^-1^0
1764^"wcdma_800_im2_transconductor_value"^8^0^2^1^-1^0
1774^"wcdma_800_rx_agc_min_2"^16^0^3^1^-1^0
1775^"wcdma_800_rx_agc_min_3"^16^0^3^1^-1^0
1776^"wcdma_800_max_tx_power"^8^0^1^1^-1^0
1777^"wcdma_800_out_of_service_thresh"^16^0^3^1^-1^0
1778^"wcdma_800_lna_range_rise"^16^0^3^1^-1^0
1779^"wcdma_800_lna_range_fall"^16^0^3^1^-1^0
1780^"wcdma_800_im_level"^16^0^3^1^-1^0
1781^"wcdma_800_nonbypass_timer"^8^0^2^1^-1^0
1782^"wcdma_800_bypass_timer"^16^0^4^1^-1^0
1783^"wcdma_800_lna_range_offset"^16^0^3^1^-1^0
1784^"fsc"^48^0^9^0^-1^0
1785^"wcdma_800_lna_offset_vs_freq"^8^0^1^1^-1^0
1786^"wcdma_800_rx_agc_min"^16^0^3^1^-1^0
1787^"wcdma_800_rx_agc_max"^16^0^3^1^-1^0
1788^"wcdma_800_agc_phase_offset"^8^0^2^1^-1^0
1789^"wcdma_800_tx_lin_master_0"^16^0^4^1^-1^0
1790^"wcdma_800_tx_lin_master_1"^16^0^4^1^-1^0
1791^"wcdma_800_tx_comp_vs_freq_0"^8^0^1^1^-1^0
1792^"wcdma_800_tx_comp_vs_freq_1"^8^0^1^1^-1^0
1793^"wcdma_800_tx_lin_vs_temp_0"^8^0^1^1^-1^0
1794^"wcdma_800_tx_lin_vs_temp_1"^8^0^1^1^-1^0
1795^"alarm_id"^8^0^2^1^-1^0
1796^"alarms"^32^0^6^1^-1^0
1797^"wcdma_800_tx_slp_vs_temp_0"^8^0^1^1^-1^0
1798^"standing_alarm"^16^0^4^1^-1^0
1799^"wcdma_800_tx_slp_vs_temp_1"^8^0^1^1^-1^0
1800^"wcdma_800_r1_rise"^16^0^4^1^-1^0
1801^"wcdma_800_r1_fall"^16^0^4^1^-1^0
1802^"wcdma_800_tx_lim_vs_temp"^8^0^2^1^-1^0
1803^"wcdma_800_tx_lim_vs_freq"^16^0^3^1^-1^0
1804^"wcdma_800_adj_factor"^8^0^2^1^-1^0
1805^"wcdma_800_exp_hdet_vs_agc"^8^0^2^1^-1^0
1806^"wcdma_800_hdet_off"^8^0^2^1^-1^0
1807^"wcdma_800_hdet_spn"^8^0^2^1^-1^0
1808^"wcdma_800_enc_btf"^32^0^6^1^-1^0
1809^"isd_std_passwd"^8^0^2^1^-1^0
1810^"wcdma_800_agc_pa_on_rise_delay"^16^0^4^1^-1^0
1811^"wcdma_800_agc_pa_on_fall_delay"^16^0^4^1^-1^0
1812^"wcdma_800_agc_tx_on_rise_delay"^16^0^4^1^-1^0
1813^"wcdma_800_agc_tx_on_fall_delay"^16^0^4^1^-1^0
1814^"wcdma_800_agc_update_tx_agc_time"^16^0^4^1^-1^0
1815^"pa_r_map"^8^0^2^1^-1^0
1816^"isd_std_restrict"^8^0^2^1^-1^0
1817^"dialing_plan"^16^0^4^1^-1^0
1818^"kind"^16^1^225^0^-1^0
1819^"time"^32^0^6^0^-1^0
1820^"fsc2"^32^0^6^1^-1^0
1821^"fsc2_chksum"^32^0^6^1^-1^0
1822^"wdc"^40^0^9^0^-1^0
1823^"extra"^8^0^2^1^-1^0
1824^"hw_config"^32^0^6^0^-1^0
1825^"cdma_rx_lin_vs_temp"^8^0^1^1^-1^0
1826^"verno_maj"^8^0^2^0^-1^0
1827^"channel_a"^16^0^4^0^-1^0
1828^"channel_b"^16^0^4^0^-1^0
1829^"cdma_adj_factor"^8^0^2^1^-1^0
1830^"cdma_tx_lim_booster_off"^8^0^2^1^-1^0
1831^"cdma_rx_slp_vs_temp"^8^0^1^1^-1^0
1832^"cdma_tx_slp_vs_temp"^8^0^1^1^-1^0
1833^"pa_range_vs_temp"^8^0^1^1^-1^0
1834^"lna_switch_vs_temp"^8^0^1^1^-1^0
1835^"fm_exp_hdet_vs_temp"^8^0^2^1^-1^0
1836^"n1m"^8^0^2^1^-1^0
1837^"imsi"^64^0^8^1^-1^0
1838^"num"^8^0^2^0^-1^0
1839^"length"^8^0^2^0^-1^0
1840^"zone"^64^0^8^1^-1^0
1841^"code"^32^0^6^1^-1^0
1842^"block"^8^0^2^1^-1^0
1843^"n_digits"^8^0^2^1^-1^0
1844^"digitn"^8^0^2^1^-1^0
1845^"letters"^96^0^9^0^-1^0
1846^"timed_pref_mode"^8^1^211^0^-1^0
1847^"ringer_type"^8^0^2^0^-1^0
1848^"any_key_answer"^8^1^212^0^-1^0
1849^"back_light_hfk"^8^0^2^1^-1^0
1850^"restrict_global"^8^1^212^0^-1^0
1851^"field"^16^0^4^1^-1^0
1852^"ringer_spkr_lvl"^8^0^2^1^-1^0
1853^"beep_spkr_lvl"^8^0^2^1^-1^0
1854^"mode"^8^0^2^0^-1^0
1855^"band_class"^8^1^9013^0^-1^0
1856^"cdma_channel"^16^0^4^0^-1^0
1857^"cellular_system"^16^1^231^0^-1^0
1858^"vibrator"^8^1^212^0^-1^0
1859^"flip_answers"^8^1^212^0^-1^0
1860^"restriction_level"^8^0^2^1^-1^0
1861^"len"^16^0^4^0^-1^0
1862^"next_state"^8^0^2^1^-1^0
1863^"timeout"^8^0^2^0^-1^0
1864^"remaining_digits"^8^0^2^1^-1^0
1865^"voice_priv_alert"^8^1^210^0^-1^0
1866^"chksum"^16^0^4^1^-1^0
1867^"data_qnc_enabled"^8^1^212^0^-1^0
1868^"data_so_set"^8^1^232^0^-1^0
1869^"curr_gateway"^8^0^2^1^-1^0
1870^"alert_state"^8^0^2^1^-1^0
1871^"disconnect_timer"^8^0^2^1^-1^0
1872^"perm_storage"^8^0^2^1^-1^0
1873^"cache"^8^0^2^1^-1^0
1874^"elapsed_time"^16^0^4^0^-1^0
1875^"pdm2"^8^0^2^1^-1^0
1876^"dtaco_control"^16^0^4^1^-1^0
1877^"key"^64^0^8^1^-1^0
1878^"dtaco_interdigit_timeout"^8^0^2^0^-1^0
1879^"pdm1"^8^0^2^1^-1^0
1880^"bell_modem"^8^1^212^0^-1^0
1881^"pdm2_vs_temp"^8^0^1^1^-1^0
1882^"nid"^16^0^4^0^-1^0
1883^"enabled"^8^1^212^0^-1^0
1884^"min1"^32^0^6^1^-1^0
1885^"min2"^16^0^4^1^-1^0
1886^"alert_name"^8^0^2^1^-1^0
1887^"alert_status"^8^0^2^1^-1^0
1888^"alert_id"^16^0^4^1^-1^0
1889^"up_idle_timer"^16^0^4^0^-1^0
1890^"sms_utc"^8^1^221^0^-1^0
1891^"ssd"^64^0^8^1^-1^0
1892^"roam_ringer"^8^1^212^0^-1^0
1893^"ticks"^32^0^6^0^-1^0
1894^"rental_timer_inc"^8^0^2^0^-1^0
1895^"rental_cnt"^32^0^6^0^-1^0
1896^"rental_timer_enabled"^8^1^212^0^-1^0
1897^"full_system_pref"^8^1^222^0^-1^0
1898^"borscht_ringer_freq"^8^0^2^1^-1^0
1899^"payphone_enable"^8^1^212^0^-1^0
1900^"dsp_answer_det_enable"^8^1^212^0^-1^0
1901^"afax_class_20"^8^0^2^1^-1^0
1902^"element"^8^0^2^1^-1^0
1903^"sio_pwrdwn"^8^1^212^0^-1^0
1904^"evrc_capability_enabled"^8^1^211^0^-1^0
1905^"home_page_voice_so"^16^1^233^0^-1^0
1906^"home_orig_voice_so"^16^1^233^0^-1^0
1907^"roam_orig_voice_so"^16^1^233^0^-1^0
1908^"vrhfk_enabled"^8^1^212^0^-1^0
1909^"pdm1_vs_freq"^8^0^1^1^-1^0
1910^"pdm2_vs_freq"^8^0^1^1^-1^0
1911^"sms_auto_delete"^8^1^212^0^-1^0
1912^"srda_enabled"^8^1^212^0^-1^0
1913^"output_ui_keys"^8^1^212^0^-1^0
1914^"pol_rev_timeout"^8^0^2^0^-1^0
1915^"si_test_data_1"^8^0^2^1^-1^0
1916^"si_test_data_2"^8^0^2^1^-1^0
1917^"spc_change_enabled"^8^1^212^0^-1^0
1918^"data_mdr_mode"^8^1^234^0^-1^0
1919^"key"^8^0^2^1^-1^0
1920^"verno_min"^8^0^2^0^-1^0
1921^"data_auto_packet_detection"^8^1^212^0^-1^0
1922^"auto_volume_enabled"^8^1^212^0^-1^0
1923^"wildcard_sid"^8^1^212^0^-1^0
1924^"text"^96^0^9^0^-1^0
1925^"otksl_flag"^8^0^2^1^-1^0
1926^"sms_reminder_tone"^8^0^2^1^-1^0
1927^"btf_adjust"^16^0^3^1^-1^0
1928^"full_pref_mode"^8^0^2^1^-1^0
1929^"count"^8^0^2^0^-1^0
1930^"up_browser_warn"^8^0^2^1^-1^0
1931^"user_zone_enabled"^8^0^2^1^-1^0
1932^"roam_ind"^8^0^2^1^-1^0
1933^"control"^8^0^2^1^-1^0
1934^"password_len"^8^0^2^1^-1^0
1935^"password"^8^0^2^1^-1^0
1936^"pcs_tx_lin_master_slp"^8^0^2^1^-1^0
1937^"pcs_tx_lin_vs_temp"^8^0^2^1^-1^0
1938^"pcs_tx_lim_vs_temp"^8^0^2^1^-1^0
1939^"pcs_hdet_off"^8^0^2^1^-1^0
1940^"pcs_hdet_spn"^8^0^2^1^-1^0
1941^"pcs_r1_rise"^8^0^2^1^-1^0
1942^"pcs_r1_fall"^8^0^2^1^-1^0
1943^"pcs_r2_rise"^8^0^2^1^-1^0
1944^"pcs_r2_fall"^8^0^2^1^-1^0
1945^"pcs_r3_rise"^8^0^2^1^-1^0
1946^"pcs_r3_fall"^8^0^2^1^-1^0
1947^"pcs_pa_range_step_cal"^8^0^2^1^-1^0
1948^"pcs_pdm1_vs_freq"^8^0^1^1^-1^0
1949^"pcs_pdm2_vs_freq"^8^0^1^1^-1^0
1950^"pcs_lna_range_pol"^8^0^2^1^-1^0
1951^"pcs_lna_range_rise"^8^0^1^1^-1^0
1952^"pcs_lna_range_fall"^8^0^1^1^-1^0
1953^"pcs_lna_range_offset"^16^0^4^1^-1^0
1954^"pcs_rx_lin_vs_temp"^8^0^1^1^-1^0
1955^"pcs_adj_factor"^8^0^2^1^-1^0
1956^"pcs_pa_range_vs_temp"^8^0^1^1^-1^0
1957^"pcs_pdm1_vs_temp"^8^0^1^1^-1^0
1958^"pcs_pdm2_vs_temp"^8^0^1^1^-1^0
1959^"pcs_rx_slp_vs_temp"^8^0^1^1^-1^0
1960^"pcs_tx_slp_vs_temp"^8^0^1^1^-1^0
1961^"class"^8^0^2^0^-1^0
1962^"sms_bc_service_table_size"^16^0^4^1^-1^0
1963^"service"^16^0^4^1^-1^0
1964^"language"^8^0^2^1^-1^0
1965^"priority"^8^0^2^1^-1^0
1966^"label"^80^0^9^0^-1^0
1967^"sms_bc_config"^8^0^2^1^-1^0
1968^"sms_bc_user_pref"^8^0^2^1^-1^0
1969^"lna_range_2_rise"^8^0^1^1^-1^0
1970^"lna_range_2_fall"^8^0^1^1^-1^0
1971^"lna_range_12_offset"^16^0^3^1^-1^0
1972^"nonbypass_timer"^8^0^2^0^-1^0
1973^"bypass_timer"^8^0^2^0^-1^0
1974^"im_level1"^8^0^2^1^-1^0
1975^"im_level2"^8^0^2^1^-1^0
1976^"cdma_lna_offset_vs_freq"^8^0^1^1^-1^0
1977^"cdma_lna_12_offset_vs_freq"^8^0^1^1^-1^0
1978^"agc_phase_offset"^8^0^2^1^-1^0
1979^"pcs_lna_range_2_rise"^8^0^1^1^-1^0
1980^"pcs_lna_range_2_fall"^8^0^1^1^-1^0
1981^"pcs_lna_range_12_offset"^16^0^3^1^-1^0
1982^"pcs_nonbypass_timer"^8^0^2^0^-1^0
1983^"pcs_bypass_timer"^8^0^2^0^-1^0
1984^"pcs_im_level1"^8^0^2^1^-1^0
1985^"pcs_im_level2"^8^0^2^1^-1^0
1986^"pcs_cdma_lna_offset_vs_freq"^8^0^1^1^-1^0
1987^"pcs_cdma_lna_12_offset_vs_freq"^8^0^1^1^-1^0
1988^"pcs_agc_phase_offset"^8^0^2^1^-1^0
1989^"scm"^8^0^2^1^-1^0
1990^"curr_nam"^8^0^2^0^-1^0
1991^"gps1_capabilities"^8^0^2^1^-1^0
1992^"gps1_pde_address"^32^0^6^1^-1^0
1993^"gps1_allowed"^8^0^2^1^-1^0
1994^"sio_dev_map_menu_item"^8^0^1^1^-1^0
1995^"tty"^8^0^2^1^-1^0
1996^"id"^8^0^2^0^-1^0
1997^"pa_range_offsets"^16^0^3^1^-1^0
1998^"mm_sdac_lvl"^8^0^2^0^-1^0
1999^"beep_sdac_lvl"^8^0^2^0^-1^0
2000^"sdac_lvl"^8^0^2^0^-1^0
2001^"mm_lvl"^8^0^2^0^-1^0
2002^"mm_lvl_shadow"^8^0^2^0^-1^0
2003^"mm_speaker_lvl"^8^0^2^0^-1^0
2004^"mm_play_mode"^8^0^2^1^-1^0
2005^"mm_repeat_mode"^8^0^2^1^-1^0
2006^"auto_nam"^8^1^211^0^-1^0
2007^"primary_dns"^32^0^6^1^-1^0
2008^"secondary_dns"^32^0^6^1^-1^0
2009^"diag_port_select"^8^0^2^1^-1^0
2010^"gps1_pde_port"^32^0^6^1^-1^0
2011^"mm_ringer_file"^8^0^2^1^-1^0
2012^"mm_storage_device"^8^0^2^1^-1^0
2013^"data_scrm_enabled"^8^0^2^1^-1^0
2014^"name"^96^0^9^0^-1^0
2015^"msg_id"^16^0^4^1^-1^0
2016^"wap_msg_id"^16^0^4^1^-1^0
2017^"mem_avail"^8^0^2^1^-1^0
2018^"pcs_pa_range_offsets"^16^0^3^1^-1^0
2019^"nxtreg"^32^0^6^0^-1^0
2020^"event_config"^8^0^2^1^-1^0
2021^"msg_level"^8^0^2^1^-1^0
2022^"logmask"^8^0^2^1^-1^0
2023^"reserved"^8^0^2^1^-1^0
2024^"band"^16^1^2^1^-1^0
2025^"roam"^16^0^4^1^-1^0
2026^"gps1_gps_rf_delay"^16^0^3^0^-1^0
2027^"gps1_cdma_rf_delay"^16^0^3^0^-1^0
2028^"pcs_enc_btf"^32^0^6^1^-1^0
2029^"cdma_enc_btf"^32^0^6^1^-1^0
2030^"bd_addr"^8^0^2^1^-1^0
2031^"subpcg_pa_warmup_delay"^16^0^4^0^-1^0
2032^"gps1_gps_rf_loss"^8^0^2^1^-1^0
2033^"lstsid"^16^0^4^0^-1^0
2034^"data_trtl_enabled"^8^0^2^1^-1^0
2035^"gps1_lock"^32^0^6^1^-1^0
2036^"ftm_mode"^8^0^2^1^-1^0
2037^"ds_default_baudrate"^16^0^4^1^-1^0
2038^"diag_default_baudrate"^16^0^4^1^-1^0
2039^"jcdma_ds_f92"^16^0^4^1^-1^0
2040^"imei"^32^0^6^1^-1^0
2041^"ds_qcmip"^8^0^2^1^-1^0
2042^"locaid"^16^0^4^0^-1^0
2043^"ds_mip_retries"^8^0^2^0^-1^0
2044^"ds_mip_retry_int"^8^0^2^1^-1^0
2045^"ds_mip_pre_re_rrq_time"^8^0^2^0^-1^0
2046^"ds_mip_num_prof"^8^0^2^1^-1^0
2047^"ds_mip_active_prof"^8^0^2^1^-1^0
2048^"nai_length"^8^0^2^1^-1^0
2049^"nai"^8^0^2^1^-1^0
2050^"mn_ha_spi_set"^8^0^2^1^-1^0
2051^"mn_ha_spi"^32^0^6^1^-1^0
2052^"mn_aaa_spi_set"^8^0^2^1^-1^0
2053^"mn_aaa_spi"^32^0^6^1^-1^0
2054^"rev_tun_pref"^8^0^2^1^-1^0
2055^"home_addr"^32^0^6^1^-1^0
2056^"primary_ha_addr"^32^0^6^1^-1^0
2057^"secondary_ha_addr"^32^0^6^1^-1^0
2058^"mn_ha_shared_secret_length"^8^0^2^1^-1^0
2059^"mn_ha_shared_secret"^8^0^2^1^-1^0
2060^"mn_aaa_shared_secret_length"^8^0^2^1^-1^0
2061^"mn_aaa_shared_secret"^8^0^2^1^-1^0
2062^"hdr_con_suspend"^32^0^6^1^-1^0
2063^"hdr_pre_cc_cyc_enabled"^8^0^2^1^-1^0
2064^"hdr_pre_cc_cyc"^16^0^4^1^-1^0
2065^"pureg"^8^1^211^0^-1^0
2066^"pilot_inc"^16^0^4^1^-1^0
2067^"pilot_add"^8^0^2^0^-1^0
2068^"pilot_drop"^8^0^2^0^-1^0
2069^"pilot_compare"^8^0^2^0^-1^0
2070^"pilot_drop_timer"^8^0^2^0^-1^0
2071^"dynamic_threshold"^8^0^2^0^-1^0
2072^"soft_slope"^8^0^2^0^-1^0
2073^"add_intercept"^8^0^1^0^-1^0
2074^"drop_intercept"^8^0^1^0^-1^0
2075^"aset_win_size"^8^0^2^1^-1^0
2076^"nset_win_size"^8^0^2^1^-1^0
2077^"rset_win_size"^8^0^2^1^-1^0
2078^"nset_max_age"^8^0^2^0^-1^0
2079^"hdrsmp_keep_alive_start"^32^0^6^1^-1^0
2080^"hdrsmp_keep_alive_sent"^32^0^6^1^-1^0
2081^"hdrsmp_keep_alive_req_int"^16^0^4^0^-1^0
2082^"session_seed"^32^0^6^1^-1^0
2083^"transmit_ati"^32^0^6^1^-1^0
2084^"receive_mati"^32^0^6^1^-1^0
2085^"receive_rati"^32^0^6^1^-1^0
2086^"receive_current_uati"^32^0^6^1^-1^0
2087^"obsolete_rec_new_uati"^32^0^6^1^-1^0
2088^"obsolete_new_uati_valid"^8^0^2^1^-1^0
2089^"uati"^8^0^2^1^-1^0
2090^"uati_color_code"^8^0^2^1^-1^0
2091^"uati_subnet_mask"^8^0^2^1^-1^0
2092^"hdrscp_session_status"^16^1^235^1^-1^0
2093^"hdrscp_token"^16^0^4^1^-1^0
2094^"hdrscp_protocol_subtype"^16^0^4^1^-1^0
2095^"hdramp_dual_expire_time"^32^0^6^1^-1^0
2096^"hdrstream_curr_stream_cfg"^16^0^4^1^-1^0
2097^"reg_zone"^16^0^4^1^-1^0
2098^"block_or_sys"^16^1^226^0^-1^0
2099^"dynamic_thresholds"^8^0^2^1^-1^0
2100^"hdrlup_unsolicited_enabled"^8^0^2^0^-1^0
2101^"obsolete_caps_lgth_max"^8^0^2^1^-1^0
2102^"obsolete_power_step"^8^0^2^1^-1^0
2103^"probe_sequence_max"^8^0^2^0^-1^0
2104^"probe_backoff"^8^0^2^0^-1^0
2105^"probe_sequence_backoff"^8^0^2^0^-1^0
2106^"data_offset_nom"^8^0^2^0^-1^0
2107^"data_offset_9k6"^8^0^2^0^-1^0
2108^"hdrfmac_drc_gating"^8^1^236^1^-1^0
2109^"softer_handoff_delay"^8^0^2^0^-1^0
2110^"soft_handoff_delay"^8^0^2^0^-1^0
2111^"data_offset_19k2"^8^0^2^0^-1^0
2112^"data_offset_38k4"^8^0^2^0^-1^0
2113^"data_offset_76k8"^8^0^2^0^-1^0
2114^"data_offset_153k6"^8^0^2^0^-1^0
2115^"rpc_step"^8^0^2^0^-1^0
2116^"transition_009k6_019k2"^8^0^2^0^-1^0
2117^"transition_019k2_038k4"^8^0^2^0^-1^0
2118^"transition_038k4_076k8"^8^0^2^0^-1^0
2119^"transition_076k8_153k6"^8^0^2^0^-1^0
2120^"transition_019k2_009k6"^8^0^2^0^-1^0
2121^"transition_038k4_019k2"^8^0^2^0^-1^0
2122^"transition_076k8_038k4"^8^0^2^0^-1^0
2123^"transition_153k6_076k8"^8^0^2^0^-1^0
2124^"hdrslp_reset_seqno"^8^0^2^0^-1^0
2125^"pwr_backoff_vs_volt_med"^8^0^2^1^-1^0
2126^"pwr_backoff_vs_volt_low"^8^0^2^1^-1^0
2127^"pa_backoff_volts"^8^0^2^1^-1^0
2128^"time_delta"^32^0^6^0^-1^0
2129^"ds_mip_qc_drs_opt"^8^0^2^1^-1^0
2130^"ant2_cdma_rx_lin_off_0"^8^0^2^1^-1^0
2131^"ant2_cdma_rx_lin_slp"^8^0^2^1^-1^0
2132^"ant2_cdma_rx_comp_vs_freq"^8^0^1^1^-1^0
2133^"ant2_cdma_rx_lin_vs_temp"^8^0^1^1^-1^0
2134^"slot_cycle_index"^8^0^1^1^-1^0
2135^"base_lat_reg"^32^0^6^1^-1^0
2136^"base_long_reg"^32^0^6^1^-1^0
2137^"reg_dist_reg"^16^0^4^0^-1^0
2138^"ant2_cdma_rx_slp_vs_temp"^8^0^1^1^-1^0
2139^"ant2_lna_range_offset"^16^0^4^1^-1^0
2140^"ant2_lna_range_12_offset"^16^0^3^1^-1^0
2141^"ant2_cdma_lna_offset_vs_freq"^8^0^1^1^-1^0
2142^"ant2_cdma_lna_12_offset_vs_freq"^8^0^1^1^-1^0
2143^"ant2_pcs_rx_lin_off_0"^8^0^2^1^-1^0
2144^"ant2_pcs_rx_lin_slp"^8^0^2^1^-1^0
2145^"ant2_pcs_rx_comp_vs_freq"^8^0^1^1^-1^0
2146^"ant2_pcs_rx_lin_vs_temp"^8^0^1^1^-1^0
2147^"ant2_pcs_rx_slp_vs_temp"^8^0^1^1^-1^0
2148^"ant2_pcs_lna_range_offset"^16^0^4^1^-1^0
2149^"ant2_pcs_lna_range_12_offset"^16^0^3^1^-1^0
2150^"ant2_pcs_cdma_lna_offset_vs_freq"^8^0^1^1^-1^0
2151^"ant2_pcs_cdma_lna_12_offset_vs_freq"^8^0^1^1^-1^0
2152^"wcdma_rx_lin"^16^0^4^1^-1^0
2153^"wcdma_rx_comp_vs_freq"^8^0^1^1^-1^0
2154^"wcdma_rx_lin_vs_temp"^8^0^1^1^-1^0
2155^"wcdma_rx_slp_vs_temp"^8^0^1^1^-1^0
2156^"wcdma_lna_range_pol"^8^0^2^1^-1^0
2157^"wcdma_lna_range_rise"^16^0^3^1^-1^0
2158^"wcdma_lna_range_fall"^16^0^3^1^-1^0
2159^"wcdma_im_level"^16^0^3^1^-1^0
2160^"wcdma_nonbypass_timer"^8^0^2^0^-1^0
2161^"wcdma_bypass_timer"^16^0^4^0^-1^0
2162^"wcdma_lna_range_offset"^16^0^3^1^-1^0
2163^"wcdma_lna_offset_vs_freq"^8^0^1^1^-1^0
2164^"wcdma_rx_agc_min"^16^0^3^0^-1^0
2165^"wcdma_rx_agc_max"^16^0^3^0^-1^0
2166^"wcdma_agc_phase_offset"^8^0^2^1^-1^0
2167^"tx_lin_master_0"^16^0^4^1^-1^0
2168^"tx_lin_master_1"^16^0^4^1^-1^0
2169^"wcdma_tx_comp_vs_freq_0"^8^0^1^1^-1^0
2170^"wcdma_tx_comp_vs_freq_1"^8^0^1^1^-1^0
2171^"wcdma_tx_lin_vs_temp_0"^8^0^1^1^-1^0
2172^"wcdma_tx_lin_vs_temp_1"^8^0^1^1^-1^0
2173^"wcdma_tx_slp_vs_temp_0"^8^0^1^1^-1^0
2174^"wcdma_tx_slp_vs_temp_1"^8^0^1^1^-1^0
2175^"wcdma_r1_rise"^16^0^4^1^-1^0
2176^"wcdma_r1_fall"^16^0^4^1^-1^0
2177^"wcdma_tx_lim_vs_temp"^8^0^2^1^-1^0
2178^"tx_lim_vs_freq"^16^0^3^1^-1^0
2179^"wcdma_adj_factor"^8^0^2^1^-1^0
2180^"wcdma_exp_hdet_vs_agc"^8^0^2^1^-1^0
2181^"wcdma_hdet_off"^8^0^2^1^-1^0
2182^"wcdma_hdet_spn"^8^0^2^1^-1^0
2183^"wcdma_enc_btf"^32^0^6^1^-1^0
2184^"ds_mip_2002bis_mn_ha_auth"^8^0^2^1^-1^0
2185^"ue_rat_capability"^8^0^2^1^-1^0
2186^"gsm_ue_op_class"^8^0^2^1^-1^0
2187^"umts_ue_op_class"^8^0^2^1^-1^0
2188^"ue_imei"^8^0^2^1^-1^0
2189^"msrac_sms_value"^8^0^2^1^-1^0
2190^"msrac_sm_value"^8^0^2^1^-1^0
2191^"gsm_a5_algorithms_supported"^8^0^2^1^-1^0
2192^"drc_lock_length"^8^0^2^1^-1^0
2193^"drc_lock_period"^8^0^2^1^-1^0
2194^"gps1_lo_cal"^16^0^3^1^-1^0
2195^"gps1_ant_off_db"^16^0^3^1^-1^0
2196^"gps1_pcs_rf_delay"^16^0^3^1^-1^0
2197^"digits"^256^0^9^0^-1^0
2198^"len"^8^0^2^0^-1^0
2199^"data"^8^0^2^1^-1^0
2200^"pp_routes"^40^0^8^1^-1^0
2201^"pp_mem_stores"^40^0^8^1^-1^0
2202^"bc_routes"^40^0^8^1^-1^0
2203^"bc_mem_stores"^40^0^8^1^-1^0
2204^"transfer_status_report"^8^0^2^1^-1^0
2205^"length"^16^0^4^0^-1^0
2206^"data"^8^0^2^1^-1^0
2207^"hybrid_pref"^8^1^237^1^-1^0
2208^"sp_ecc_enabled"^8^0^2^1^-1^0
2209^"ecc_list"^8^0^2^1^-1^0
2210^"bt_lpos_lat"^32^0^6^1^-1^0
2211^"bt_lpos_long"^32^0^6^1^-1^0
2212^"test_code_ver"^8^0^2^1^-1^0
2213^"sys_sw_ver"^8^0^2^1^-1^0
2214^"rf_cal_ver"^8^0^2^1^-1^0
2215^"rf_config_ver"^8^0^2^1^-1^0
2216^"rf_cal_date"^32^0^6^1^-1^0
2217^"rf_nv_loaded_date"^32^0^6^1^-1^0
2218^"rf_cal_dat_file"^8^0^2^1^-1^0
2219^"network_sel_mode"^8^0^2^1^-1^0
2220^"service_type"^8^0^2^1^-1^0
2221^"identity"^8^0^2^1^-1^0
2222^"rat"^8^0^2^1^-1^0
2223^"time_stamp"^32^0^6^0^-1^0
2224^"key_len"^16^1^238^1^-1^0
2225^"keys_are_valid"^8^0^2^1^-1^0
2226^"rpc_auth_key"^8^0^2^1^-1^0
2227^"ac_auth_key_len"^16^0^4^1^-1^0
2228^"im_level3"^8^0^1^1^-1^0
2229^"im_level4"^8^0^1^1^-1^0
2230^"agc_value_3_min"^8^0^1^1^-1^0
2231^"agc_value_4_min"^8^0^1^1^-1^0
2232^"tx_gain_atten_limit"^16^0^3^1^-1^0
2233^"secret"^8^0^2^0^-1^0
2234^"cdma_lna_3_fall"^8^0^1^1^-1^0
2235^"cdma_lna_3_offset"^16^0^3^1^-1^0
2236^"cdma_lna_3_rise"^8^0^1^1^-1^0
2237^"cdma_lna_3_offset_vs_freq"^8^0^1^1^-1^0
2238^"pcs_lna_3_fall"^8^0^1^1^-1^0
2239^"pcs_lna_3_offset"^16^0^3^1^-1^0
2240^"pcs_lna_3_rise"^8^0^1^1^-1^0
2241^"pcs_lna_3_offset_vs_freq"^8^0^1^1^-1^0
2242^"cdma_lna_4_fall"^8^0^1^1^-1^0
2243^"cdma_lna_4_offset"^16^0^3^1^-1^0
2244^"mob_cai_rev"^8^0^2^0^-1^0
2245^"enable"^8^1^212^0^-1^0
2246^"rings"^8^0^2^0^-1^0
2247^"cdma_lna_4_rise"^8^0^1^1^-1^0
2248^"cdma_lna_4_offset_vs_freq"^8^0^1^1^-1^0
2249^"pcs_lna_4_fall"^8^0^1^1^-1^0
2250^"pcs_lna_4_offset"^16^0^3^1^-1^0
2251^"pcs_lna_4_rise"^8^0^1^1^-1^0
2252^"pcs_lna_4_offset_vs_freq"^8^0^1^1^-1^0
2253^"dfm_lna_fall"^8^0^1^1^-1^0
2254^"dfm_lna_offset"^16^0^3^1^-1^0
2255^"dfm_lna_rise"^8^0^1^1^-1^0
2256^"dfm_lna_offset_vs_freq"^8^0^1^1^-1^0
2257^"new"^8^0^2^1^-1^0
2258^"num_chars"^8^0^2^0^-1^0
2259^"chars"^160^0^9^0^-1^0
2260^"dfm_agc_acc_min_1"^8^0^2^1^-1^0
2261^"dfm_agc_im_gain"^8^0^2^1^-1^0
2262^"dfm_agc_dc_gain"^8^0^2^1^-1^0
2263^"dfm_im_level1"^8^0^1^1^-1^0
2264^"gps_fg_trk_offset_scaler"^8^0^2^1^-1^0
2265^"digital_fg_trk_offset_scaler"^8^0^2^1^-1^0
2266^"fm_fg_trk_offset_scaler"^8^0^2^1^-1^0
2267^"dfm_lna_s0_phase_offset"^16^0^4^1^-1^0
2268^"dfm_lna_s1_phase_offset"^16^0^4^1^-1^0
2269^"cdma_rxf_cg_ioffset"^32^0^6^1^-1^0
2270^"pcs_rxf_cg_ioffset"^32^0^6^1^-1^0
2271^"fm_rxf_cg_ioffset"^32^0^6^1^-1^0
2272^"gps_rxf_cg_ioffset"^32^0^6^1^-1^0
2273^"cdma_rxf_cg_qoffset"^32^0^6^1^-1^0
2274^"pcs_rxf_cg_qoffset"^32^0^6^1^-1^0
2275^"fm_rxf_cg_qoffset"^32^0^6^1^-1^0
2276^"gps_rxf_cg_qoffset"^32^0^6^1^-1^0
2277^"cdma_rxf_fg_ioffset"^32^0^6^1^-1^0
2278^"pcs_rxf_fg_ioffset"^32^0^6^1^-1^0
2279^"fm_rxf_fg_ioffset"^32^0^6^1^-1^0
2280^"gps_rxf_fg_ioffset"^32^0^6^1^-1^0
2281^"cdma_rxf_fg_qoffset"^32^0^6^1^-1^0
2282^"pcs_rxf_fg_qoffset"^32^0^6^1^-1^0
2283^"fm_rxf_fg_qoffset"^32^0^6^1^-1^0
2284^"gps_rxf_fg_qoffset"^32^0^6^1^-1^0
2285^"cdma_dacc_est_ioffset"^32^0^6^1^-1^0
2286^"pcs_dacc_est_ioffset"^32^0^6^1^-1^0
2287^"fm_dacc_est_ioffset"^32^0^6^1^-1^0
2288^"gps_dacc_est_ioffset"^32^0^6^1^-1^0
2289^"cdma_dacc_est_qoffset"^32^0^6^1^-1^0
2290^"pcs_dacc_est_qoffset"^32^0^6^1^-1^0
2291^"fm_dacc_est_qoffset"^32^0^6^1^-1^0
2292^"gps_dacc_est_qoffset"^32^0^6^1^-1^0
2293^"cdma_dacc_iaccum0"^8^0^2^1^-1^0
2294^"pcs_dacc_iaccum0"^8^0^2^1^-1^0
2295^"fm_dacc_iaccum0"^8^0^2^1^-1^0
2296^"gps_dacc_iaccum0"^8^0^2^1^-1^0
2297^"cdma_dacc_iaccum1"^8^0^2^1^-1^0
2298^"pcs_dacc_iaccum1"^8^0^2^1^-1^0
2299^"fm_dacc_iaccum1"^8^0^2^1^-1^0
2300^"gps_dacc_iaccum1"^8^0^2^1^-1^0
2301^"cdma_dacc_iaccum2"^8^0^2^1^-1^0
2302^"pcs_dacc_iaccum2"^8^0^2^1^-1^0
2303^"fm_dacc_iaccum2"^8^0^2^1^-1^0
2304^"gps_dacc_iaccum2"^8^0^2^1^-1^0
2305^"cdma_dacc_iaccum3"^8^0^2^1^-1^0
2306^"pcs_dacc_iaccum3"^8^0^2^1^-1^0
2307^"fm_dacc_iaccum3"^8^0^2^1^-1^0
2308^"gps_dacc_iaccum3"^8^0^2^1^-1^0
2309^"cdma_dacc_iaccum4"^8^0^2^1^-1^0
2310^"call_beep"^8^1^210^0^-1^0
2311^"pcs_dacc_iaccum4"^8^0^2^1^-1^0
2312^"fm_dacc_iaccum4"^8^0^2^1^-1^0
2313^"gps_dacc_iaccum4"^8^0^2^1^-1^0
2314^"cdma_dacc_qaccum0"^8^0^2^1^-1^0
2315^"pcs_dacc_qaccum0"^8^0^2^1^-1^0
2316^"fm_dacc_qaccum0"^8^0^2^1^-1^0
2317^"gps_dacc_qaccum0"^8^0^2^1^-1^0
2318^"cdma_dacc_qaccum1"^8^0^2^1^-1^0
2319^"pcs_dacc_qaccum1"^8^0^2^1^-1^0
2320^"fm_dacc_qaccum1"^8^0^2^1^-1^0
2321^"cont_key_dtmf"^8^1^213^0^-1^0
2322^"gps_dacc_qaccum1"^8^0^2^1^-1^0
2323^"cdma_dacc_qaccum2"^8^0^2^1^-1^0
2324^"pcs_dacc_qaccum2"^8^0^2^1^-1^0
2325^"fm_dacc_qaccum2"^8^0^2^1^-1^0
2326^"gps_dacc_qaccum2"^8^0^2^1^-1^0
2327^"cdma_dacc_qaccum3"^8^0^2^1^-1^0
2328^"pcs_dacc_qaccum3"^8^0^2^1^-1^0
2329^"fm_dacc_qaccum3"^8^0^2^1^-1^0
2330^"gps_dacc_qaccum3"^8^0^2^1^-1^0
2331^"cdma_dacc_qaccum4"^8^0^2^1^-1^0
2332^"cont_str_dtmf"^8^1^210^0^-1^0
2333^"pcs_dacc_qaccum4"^8^0^2^1^-1^0
2334^"fm_dacc_qaccum4"^8^0^2^1^-1^0
2335^"gps_dacc_qaccum4"^8^0^2^1^-1^0
2336^"cdma_dacc_gain_mult"^8^0^2^1^-1^0
2337^"pcs_dacc_gain_mult"^8^0^2^1^-1^0
2338^"fm_dacc_gain_mult"^8^0^2^1^-1^0
2339^"gps_dacc_gain_mult"^8^0^2^1^-1^0
2340^"svc_area_alert"^8^1^210^0^-1^0
2341^"rtc_time_adjust"^8^0^2^1^-1^0
2342^"fm_vga_gain_offset"^16^0^3^1^-1^0
2343^"cdma_vga_gain_offset"^16^0^3^1^-1^0
2344^"pcs_vga_gain_offset"^16^0^3^1^-1^0
2345^"fm_vga_gain_offset_vs_freq"^8^0^1^1^-1^0
2346^"cdma_vga_gain_offset_vs_freq"^8^0^1^1^-1^0
2347^"pcs_vga_gain_offset_vs_freq"^8^0^1^1^-1^0
2348^"fm_vga_gain_offset_vs_temp"^16^0^3^1^-1^0
2349^"cdma_vga_gain_offset_vs_temp"^16^0^3^1^-1^0
2350^"mob_firm_rev"^16^0^4^0^-1^0
2351^"call_fade_alert"^8^1^210^0^-1^0
2352^"pcs_vga_gain_offset_vs_temp"^16^0^3^1^-1^0
2353^"fm_mis_comp_a_offset"^32^0^5^1^-1^0
2354^"digital_mis_comp_a_offset"^32^0^5^1^-1^0
2355^"gps_mis_comp_a_offset"^32^0^5^1^-1^0
2356^"fm_mis_comp_b_offset"^32^0^5^1^-1^0
2357^"digital_mis_comp_b_offset"^32^0^5^1^-1^0
2358^"gps_mis_comp_b_offset"^32^0^5^1^-1^0
2359^"ds_mip_rrq_if_tfrk"^8^0^2^1^-1^0
2360^"colloc_disallowed_time"^16^0^4^1^-1^0
2361^"hold_hdr_time"^16^0^4^1^-1^0
2362^"lo_bias_update_cnt"^8^0^2^0^-1^0
2363^"rfnv_dfm_lna_bypass_timer"^16^0^4^1^-1^0
2364^"rfnv_dfm_lna_nonbypass_timer"^16^0^4^1^-1^0
2365^"rfnv_dfm_lna_follower_delay"^8^0^2^1^-1^0
2366^"rfnv_dfm_lna_range_delay"^16^0^4^1^-1^0
2367^"rfnv_dfm_lna_decision_delay"^8^0^2^1^-1^0
2368^"rfnv_dfm_lna_polarity"^8^0^2^1^-1^0
2369^"hdrscp_an_auth_status"^8^0^2^1^-1^0
2370^"imsi_index"^8^0^2^1^-1^0
2371^"ds_mip_enable_prof"^8^0^2^1^-1^0
2372^"pcs_im_level3"^8^0^1^1^-1^0
2373^"pcs_im_level4"^8^0^1^1^-1^0
2374^"pcs_agc_value_3_min"^8^0^1^1^-1^0
2375^"pcs_agc_value_4_min"^8^0^1^1^-1^0
2376^"keep_alive_start"^32^0^6^1^-1^0
2377^"lcd"^8^0^2^0^-1^0
2378^"keep_alive_sent"^32^0^6^1^-1^0
2379^"curr_rd_index"^32^0^6^1^-1^0
2380^"curr_wr_index"^32^0^6^1^-1^0
2381^"last_entry_invalid"^8^0^2^1^-1^0
2382^"acq_list_indices"^8^0^2^1^-1^0
2383^"num_mnc_digits"^8^0^2^1^-1^0
2384^"freq"^32^0^6^1^-1^0
2385^"band_class"^32^1^9013^0^-1^0
2386^"status_mask"^32^0^6^1^-1^0
2387^"cell_id"^32^0^6^1^-1^0
2388^"scr_code"^32^0^6^1^-1^0
2389^"lac"^32^0^6^1^-1^0
2390^"gsm_cal_arfcn"^16^0^4^1^-1^0
2391^"dcs_cal_arfcn"^16^0^4^1^-1^0
2392^"gsm_rx_gain_range_1_freq_comp"^16^0^4^1^-1^0
2393^"gsm_rx_gain_range_2_freq_comp"^16^0^4^1^-1^0
2394^"gsm_rx_gain_range_3_freq_comp"^16^0^4^1^-1^0
2395^"gsm_rx_gain_range_4_freq_comp"^16^0^4^1^-1^0
2396^"auto_power"^8^0^2^0^-1^0
2397^"dcs_rx_gain_range_1_freq_comp"^16^0^4^1^-1^0
2398^"dcs_rx_gain_range_2_freq_comp"^16^0^4^1^-1^0
2399^"dcs_rx_gain_range_3_freq_comp"^16^0^4^1^-1^0
2400^"dcs_rx_gain_range_4_freq_comp"^16^0^4^1^-1^0
2401^"trk_lo_adj_pdm_init_val"^16^0^4^1^-1^0
2402^"gsm_trk_lo_adj_pdm_gain_slope"^16^0^4^1^-1^0
2403^"gps_dopp_sdev"^8^0^2^1^-1^0
2404^"auto_hyphen"^8^1^210^0^-1^0
2405^"back_light"^8^1^228^0^-1^0
2406^"auto_mute"^8^1^210^0^-1^0
2407^"maint_order"^8^1^210^0^-1^0
2408^"maint_reason"^8^0^2^0^-1^0
2409^"mob_model"^8^0^2^0^-1^0
2410^"lock_order"^8^1^210^0^-1^0
2411^"lock_reason"^8^0^2^0^-1^0
2412^"gsm_pa_gain_slope"^8^0^2^1^-1^0
2413^"dcs_pa_gain_slope"^8^0^2^1^-1^0
2414^"gsm_tx_freq_comp"^8^0^1^1^-1^0
2415^"dcs_tx_freq_comp"^8^0^1^1^-1^0
2416^"gsm_vbatt_hi_pa_comp"^8^0^2^1^-1^0
2417^"gsm_vbatt_lo_pa_comp"^8^0^2^1^-1^0
2418^"dcs_vbatt_hi_pa_comp"^8^0^2^1^-1^0
2419^"dcs_vbatt_lo_pa_comp"^8^0^2^1^-1^0
2420^"lock"^8^1^210^0^-1^0
2421^"vbatt_3200_mv_adc"^16^0^4^1^-1^0
2422^"vbatt_3700_mv_adc"^16^0^4^1^-1^0
2423^"vbatt_4200_mv_adc"^16^0^4^1^-1^0
2424^"gsm_precharge"^16^0^4^1^-1^0
2425^"dcs_precharge"^16^0^4^1^-1^0
2426^"gsm_precharge_dur"^16^0^4^1^-1^0
2427^"dcs_precharge_dur"^16^0^4^1^-1^0
2428^"digital_pll_lock_timer"^8^0^2^1^-1^0
2429^"hdr_rx_diversity_ctrl"^8^0^2^1^-1^0
2430^"gsm_pa_start_time_offset"^8^0^1^1^-1^0
2431^"gsm_pa_stop_time_offset"^8^0^1^1^-1^0
2432^"dcs_pa_start_time_offset"^8^0^1^1^-1^0
2433^"dcs_pa_stop_time_offset"^8^0^1^1^-1^0
2434^"gps1_privacy"^8^0^2^1^-1^0
2435^"gps1_net_access"^8^0^2^1^-1^0
2436^"gps1_cellbased_sms"^8^0^2^1^-1^0
2437^"gps1_teleservice_id"^16^0^4^1^-1^0
2438^"dfm_lna_bypass_timer"^16^0^4^1^-1^0
2439^"dfm_lna_nonbypass_timer"^16^0^4^1^-1^0
2440^"auto_lock"^8^1^210^0^-1^0
2441^"pp_routes"^8^0^2^1^-1^0
2442^"pp_mem_stores"^8^0^2^1^-1^0
2443^"bc_routes"^8^0^2^1^-1^0
2444^"bc_mem_stores"^8^0^2^1^-1^0
2445^"gps1_net_dbm_size"^8^0^2^1^-1^0
2446^"hdr_do_not_disturb"^8^1^212^1^-1^0
2447^"cdma_tx_gain_atten_limit"^16^0^3^1^-1^0
2448^"pcs_tx_gain_atten_limit"^16^0^3^1^-1^0
2449^"amps_tx_gain_atten_limit"^16^0^3^1^-1^0
2450^"gps_tx_gain_atten_limit"^16^0^3^1^-1^0
2451^"lna_non_bypass_timer_0"^16^0^4^1^-1^0
2452^"call_rstrc"^16^1^229^0^-1^0
2453^"lna_non_bypass_timer_1"^16^0^4^1^-1^0
2454^"lna_non_bypass_timer_2"^16^0^4^1^-1^0
2455^"lna_non_bypass_timer_3"^16^0^4^1^-1^0
2456^"lna_bypass_timer_0"^16^0^4^1^-1^0
2457^"lna_bypass_timer_1"^16^0^4^1^-1^0
2458^"lna_bypass_timer_2"^16^0^4^1^-1^0
2459^"lna_bypass_timer_3"^16^0^4^1^-1^0
2460^"acq_order"^8^0^2^1^-1^0
2461^"net_sel_mode"^8^0^2^1^-1^0
2462^"srv_domain"^16^1^20148^1^-1^0
2463^"ppp_authentication"^8^0^2^1^-1^0
2464^"apn_name"^8^0^2^1^-1^0
2465^"pkoid"^8^0^2^1^-1^0
2466^"rtre_config"^8^0^2^1^-1^0
2467^"wcdma_vga_gain_offset"^16^0^3^1^-1^0
2468^"wcdma_vga_gain_offset_vs_freq"^8^0^1^1^-1^0
2469^"wcdma_vga_gain_offset_vs_temp"^8^0^1^1^-1^0
2470^"wcdma_lna_range_rise_2"^16^0^3^1^-1^0
2471^"horn_alert"^8^1^210^0^-1^0
2472^"wcdma_lna_range_rise_3"^16^0^3^1^-1^0
2473^"wcdma_lna_range_fall_2"^16^0^3^1^-1^0
2474^"wcdma_lna_range_fall_3"^16^0^3^1^-1^0
2475^"wcdma_im_level_2"^16^0^3^1^-1^0
2476^"wcdma_im_level_3"^16^0^3^1^-1^0
2477^"wcdma_lna_range_offset_2"^16^0^3^1^-1^0
2478^"wcdma_lna_range_offset_3"^16^0^3^1^-1^0
2479^"wcdma_lna_offset_vs_freq_2"^8^0^1^1^-1^0
2480^"wcdma_lna_offset_vs_freq_3"^8^0^1^1^-1^0
2481^"wcdma_im2_i_value"^8^0^2^1^-1^0
2482^"err_count"^8^0^2^0^-1^0
2483^"file_name"^64^0^9^0^-1^0
2484^"line_num"^16^0^4^0^-1^0
2485^"fatal"^8^1^230^0^-1^0
2486^"wcdma_im2_q_value"^8^0^2^1^-1^0
2487^"wcdma_im2_transconductor_value"^8^0^2^1^-1^0
2488^"wcdma_rx_agc_min_2"^16^0^3^1^-1^0
2489^"wcdma_rx_agc_min_3"^16^0^3^1^-1^0
2490^"wcdma_vbatt"^8^0^2^1^-1^0
2491^"wcdma_therm"^8^0^2^1^-1^0
2492^"wcdma_max_tx_power"^8^0^1^1^-1^0
2493^"fm_pa_mac_high"^8^0^2^1^-1^0
2494^"cdma_dynamic_range"^16^0^3^1^-1^0
2495^"cdma_min_rx_rssi"^16^0^3^1^-1^0
2496^"unit_id"^32^0^6^1^-1^0
2497^"integrity_enabled"^8^0^2^1^-1^0
2498^"ciphering_enabled"^8^0^2^1^-1^0
2499^"fake_security_enabled"^8^0^2^1^-1^0
2500^"cdma_powerup_reg_performed"^32^0^6^1^-1^0
2501^"tx_warmup"^16^0^4^1^-1^0
2502^"count"^32^0^6^0^-1^0
2503^"mn_auth"^8^0^2^1^-1^0
2504^"item"^8^0^2^1^-1^0
2505^"usb_product_id_offset"^8^0^2^1^-1^0
2506^"call_duration"^16^0^4^1^-1^0
2507^"time_between_calls"^16^0^4^1^-1^0
2508^"number_of_calls"^16^0^4^1^-1^0
2509^"so"^16^0^4^1^-1^0
2510^"out_of_service_thresh"^16^0^3^1^-1^0
2511^"uim_first_inst_class"^8^1^3^1^-1^0
2512^"override"^8^1^212^1^-1^0
2513^"jcdma_m511_mode"^8^0^2^1^-1^0
2514^"jcdma_m512_mode"^8^0^2^1^-1^0
2515^"jcdma_m513_mode"^8^0^2^1^-1^0
2516^"cdma_p1_rise_fall_off"^8^0^2^1^-1^0
2517^"pcs_p1_rise_fall_off"^8^0^2^1^-1^0
2518^"gsm_locigprs"^8^0^2^1^-1^0
2519^"status"^16^0^4^0^-1^0
2520^"gsm_kcgprs"^8^0^2^1^-1^0
2521^"option"^16^0^4^1^-1^0
2522^"trk_lo_adj_vs_temp"^16^0^4^1^-1^0
2523^"rot_freq_vs_temp"^16^0^3^1^-1^0
2524^"sms_gw_bearer_pref"^8^0^2^1^-1^0
2525^"level_0"^8^0^2^1^-1^0
2526^"level_1"^8^0^2^1^-1^0
2527^"level_2"^8^0^2^1^-1^0
2528^"level_3"^8^0^2^1^-1^0
2529^"level_4"^8^0^2^1^-1^0
2530^"level_5"^8^0^2^1^-1^0
2531^"level_6"^8^0^2^1^-1^0
2532^"level_7"^8^0^2^1^-1^0
2533^"timer"^8^0^2^1^-1^0
2534^"cycle"^8^0^2^1^-1^0
2535^"uim_pref"^8^1^4^1^-1^0
2536^"gsmumts_imsi"^8^0^2^1^-1^0
2537^"flags"^16^0^4^1^-1^0
2538^"port"^16^0^4^1^-1^0
2539^"v6_addr0"^32^0^6^1^-1^0
2540^"v6_addr4"^32^0^6^1^-1^0
2541^"v6_addr8"^32^0^6^1^-1^0
2542^"v6_addr12"^32^0^6^1^-1^0
2543^"mem_store"^8^0^2^1^-1^0
2544^"non_compliance_comment"^512^0^9^1^-1^0
2545^"hysterisis_activation_timer"^16^0^4^1^-1^0
2547^"hysterisis_timer"^16^0^4^1^-1^0
2548^"vco_coarse_tune_table"^8^0^2^1^-1^0
2549^"gsm_pa_temp_comp_index_14"^16^0^3^1^-1^0
2550^"dcs_pa_temp_comp_index_15"^16^0^3^1^-1^0
2551^"rf_test_item_1"^32^0^6^1^-1^0
2552^"rf_test_item_2"^32^0^6^1^-1^0
2553^"neg_slot_cycle_index"^8^0^1^1^-1^0
2554^"btfd_olpc_floor_db"^8^0^1^1^-1^0
2555^"cdma_tx_limit"^8^0^2^0^-1^0
2556^"sspr_p_rev"^8^0^2^1^-1^0
2557^"nv_uim_slot_type"^16^0^4^1^-1^0
2558^"band_mask"^32^0^6^1^-1^0
2559^"spare0"^8^0^2^1^-1^0
2560^"spare1"^8^0^2^1^-1^0
2561^"band_pref_16_31"^16^0^4^1^-1^0
2562^"gprs_anite_gcf"^8^0^2^1^-1^0
2563^"c1_cdma_lna_offset"^16^0^3^1^-1^0
2564^"c1_cdma_lna_offset_vs_freq"^8^0^1^1^-1^0
2565^"c1_pcs_lna_offset"^16^0^3^1^-1^0
2566^"c1_pcs_lna_offset_vs_freq"^8^0^1^1^-1^0
2567^"c1_cdma_lna_2_offset"^16^0^3^1^-1^0
2568^"c1_cdma_lna_2_offset_vs_freq"^8^0^1^1^-1^0
2569^"c1_pcs_lna_2_offset"^16^0^3^1^-1^0
2570^"c1_pcs_lna_2_offset_vs_freq"^8^0^1^1^-1^0
2571^"c1_cdma_lna_3_offset"^16^0^3^1^-1^0
2572^"c1_cdma_lna_3_offset_vs_freq"^8^0^1^1^-1^0
2573^"c1_pcs_lna_3_offset"^16^0^3^1^-1^0
2574^"c1_pcs_lna_3_offset_vs_freq"^8^0^1^1^-1^0
2575^"c1_cdma_lna_4_offset"^16^0^3^1^-1^0
2576^"c1_cdma_lna_4_offset_vs_freq"^8^0^1^1^-1^0
2577^"c1_pcs_lna_4_offset"^16^0^3^1^-1^0
2578^"c1_pcs_lna_4_offset_vs_freq"^8^0^1^1^-1^0
2579^"c1_cdma_p1_rise_fall_offset"^8^0^2^1^-1^0
2580^"c1_pcs_p1_rise_fall_offset"^8^0^2^1^-1^0
2581^"c0_rx_agc_vref_val"^8^0^2^1^-1^0
2582^"c1_rx_agc_vref_val"^8^0^2^1^-1^0
2583^"c0_grp_delay_adj"^8^0^2^1^-1^0
2584^"c1_grp_delay_adj"^8^0^2^1^-1^0
2585^"c1_cdma_vga_gain_offset"^16^0^3^1^-1^0
2586^"c1_cdma_vga_gain_offset_vs_freq"^8^0^1^1^-1^0
2587^"c1_cdma_vga_gain_offset_vs_temp"^16^0^3^1^-1^0
2588^"c1_pcs_vga_gain_offset"^16^0^3^1^-1^0
2589^"c1_pcs_vga_gain_offset_vs_freq"^8^0^1^1^-1^0
2590^"c1_pcs_vga_gain_offset_vs_temp"^16^0^3^1^-1^0
2591^"c1_digital_mis_comp_a_offset"^32^0^5^1^-1^0
2592^"c1_gps_mis_comp_a_offset"^32^0^5^1^-1^0
2593^"c1_digital_mis_comp_b_offset"^32^0^5^1^-1^0
2594^"c1_gps_mis_comp_b_offset"^32^0^5^1^-1^0
2595^"c1_cdma_dacc_iaccum0"^8^0^2^1^-1^0
2596^"c1_pcs_dacc_iaccum0"^8^0^2^1^-1^0
2597^"c1_gps_dacc_iaccum0"^8^0^2^1^-1^0
2598^"c1_cdma_dacc_iaccum1"^8^0^2^1^-1^0
2599^"c1_pcs_dacc_iaccum1"^8^0^2^1^-1^0
2600^"c1_gps_dacc_iaccum1"^8^0^2^1^-1^0
2601^"c1_cdma_dacc_iaccum2"^8^0^2^1^-1^0
2602^"c1_pcs_dacc_iaccum2"^8^0^2^1^-1^0
2603^"c1_gps_dacc_iaccum2"^8^0^2^1^-1^0
2604^"c1_cdma_dacc_iaccum3"^8^0^2^1^-1^0
2605^"c1_pcs_dacc_iaccum3"^8^0^2^1^-1^0
2606^"c1_gps_dacc_iaccum3"^8^0^2^1^-1^0
2607^"c1_cdma_dacc_iaccum4"^8^0^2^1^-1^0
2608^"c1_pcs_dacc_iaccum4"^8^0^2^1^-1^0
2609^"c1_gps_dacc_iaccum4"^8^0^2^1^-1^0
2610^"c1_cdma_dacc_qaccum0"^8^0^2^1^-1^0
2611^"mcc"^8^0^2^1^-1^0
2612^"mnc"^8^0^2^1^-1^0
2613^"index"^8^0^2^0^-1^0
2614^"numAddr"^16^0^4^1^-1^0
2615^"ip"^8^0^2^1^-1^0
2616^"port"^16^0^4^1^-1^0
2617^"key_length"^8^0^2^1^-1^0
2618^"obsolete"^8^0^2^1^-1^0
2619^"identity"^8^0^2^1^-1^0
2620^"length"^8^0^2^0^-1^0
2621^"dial_string"^8^0^2^1^-1^0
2622^"call_type"^16^1^20142^1^-1^0
2623^"modes_permitted"^16^1^20142^1^-1^0
2624^"text"^120^0^9^0^-1^0
2625^"digits"^32^0^9^0^-1^0
2626^"digits"^48^0^9^0^-1^0
2627^"digits"^64^0^9^0^-1^0
2628^"digits"^256^0^9^0^-1^0
2647^"duration"^32^0^6^0^-1^0
2648^"key_sound"^16^1^218^0^-1^0
2649^"sorting_method"^16^1^219^0^-1^0
2650^"menu_format"^16^1^220^0^-1^0
2740^"GSM_850_CALPATH_RSB_A_G1"^16^0^3^0^2422^0
2768^"DCS_AMAM_GAIN_HIGH_TEMP"^16^0^3^0^2410^0
2770^"meid"^56^0^8^1^-1^0
2855^"appx5_enabled"^8^0^0^0^-1^0
2856^"appx5_mpc_addr"^32^0^6^0^-1^0
2857^"appx5_mpc_port"^16^0^4^0^-1^0
2872^"pwrdBm"^16^0^3^0^2526^0
2873^"dacval"^16^0^4^0^2527^0
2874^"pwrdBm"^16^0^3^0^2526^0
2875^"dacval"^16^0^4^0^2527^0
2876^"maxdBm"^32^0^5^0^2567^0
2877^"mindBm"^32^0^5^0^2529^0
2878^"maxdBm"^32^0^5^0^2568^0
2879^"mindBm"^32^0^5^0^2529^0
2880^"maxdBm"^32^0^5^0^2569^0
2881^"mindBm"^32^0^5^0^2575^0
2882^"maxdBm"^32^0^5^0^2570^0
2883^"mindBm"^32^0^5^0^2529^0
2884^"Aval"^16^0^3^0^2534^0
2885^"Bval"^16^0^3^0^2535^0
2886^"Aval"^16^0^3^0^2534^0
2887^"Bval"^16^0^3^0^2535^0
2888^"Aval"^16^0^3^0^2534^0
2889^"Bval"^16^0^3^0^2535^0
2890^"Aval"^16^0^3^0^2534^0
2891^"Bval"^16^0^3^0^2535^0
2912^"gain_percent"^16^0^3^0^2580^0
2913^"dc_percent"^16^0^3^0^2587^0
2914^"gain_percent"^16^0^3^0^2574^0
2915^"dc_percent"^16^0^3^0^2586^0
2920^"gain_percent"^16^0^3^0^2576^0
2921^"dc_percent"^16^0^3^0^2577^0
2922^"gain_percent"^16^0^3^0^2578^0
2923^"dc_percent"^16^0^3^0^2579^0
2924^"current_active_device"^8^2^20019^0^2590^0
2925^"gps1_min_num_svs"^8^0^2^0^-1^0
2926^"aagps_default_allow_rrc"^32^0^6^0^-1^0
2927^"aagps_default_mtlr_guard_timer"^32^0^6^0^-1^0
2928^"aagps_default_smlc_comm_timeout"^32^0^6^0^-1^0
2929^"aagps_default_presupl_ue_timer1_value"^32^0^6^0^-1^0
2930^"aagps_default_presupl_ue_timer2_value"^32^0^6^0^-1^0
2931^"aagps_default_presupl_ue_timer3_value"^32^0^6^0^-1^0
2932^"value"^8^0^2^0^2594^0
2933^"value"^8^0^2^0^2594^0
2934^"value"^8^0^2^0^2594^0
2935^"value"^8^0^2^0^2594^0
2936^"value"^8^0^2^0^2594^0
2937^"value"^8^0^2^0^2594^0
2938^"value"^8^0^2^0^2594^0
2939^"value"^8^0^2^0^2594^0
2940^"value"^8^0^2^0^2594^0
2941^"value"^8^0^2^0^2594^0
2942^"value"^8^0^2^0^2594^0
2943^"value"^8^0^2^0^2594^0
2944^"ccm_version_info"^8^0^2^0^2595^0
2945^"turnoff_counter"^32^0^6^0^2596^0
2946^"powerdown_status"^8^0^2^0^2597^0
2947^"phone_power_on_status"^8^0^2^0^2598^0
2948^"first_power_on_time"^32^0^6^0^-1^0
2949^"sw_version_info"^8^0^2^0^2600^0
2964^"test_item"^8^0^2^0^2655^0
2965^"device_serial_no"^8^0^2^0^2630^0
2966^"index"^8^0^2^0^2654^0
2967^"nai_length"^8^0^2^0^2656^0
2968^"nai"^8^0^2^0^2657^0
2969^"reading_advised"^8^0^0^0^-1^0
2970^"reading_optional"^8^0^0^0^-1^0
2971^"VOC_HS_MIC_GAIN_ADJUST"^16^0^3^0^2633^0
2972^"auto_power_off"^32^0^5^0^2628^0
2973^"fast_search"^8^0^0^0^2634^0
2974^"uploadmedia_album_menu_enabled"^8^0^0^0^-1^0
2975^"uploadmedia_album_addr"^16^0^4^0^-1^0
2976^"uploadmedia_postcard_menu_enabled"^8^0^0^0^-1^0
2977^"uploadmedia_postcard_separator"^8^0^2^0^-1^0
2978^"uploadmedia_postcard_addr"^16^0^4^0^-1^0
2979^"uploadmedia_postcard_max_characters"^16^0^4^0^-1^0
2980^"uploadmedia_postcard_max_recipients"^8^0^2^0^-1^0
2981^"uploadmedia_postcard_auto_save"^8^0^0^0^-1^0
2982^"email_active_profile"^8^0^2^0^-1^0
2983^"bt_active"^8^0^0^0^-1^0
2984^"bt_visible"^8^0^0^0^-1^0
2985^"bt_sap_enable"^8^0^0^0^-1^0
2986^"wclock_auto_nitz_zone_dst"^16^2^20038^0^-1^0
2987^"timezone"^16^2^20037^0^-1^0
2989^"wcdma_1800_vga_gain_offset"^16^0^3^0^-1^0
2990^"wcdma_1800_vga_gain_offset_vs_freq"^8^0^1^0^-1^0
2991^"wcdma_1800_vga_gain_offset_vs_temp"^8^0^1^0^-1^0
2992^"wcdma_1800_lna_range_rise_2"^16^0^3^0^-1^0
2993^"wcdma_1800_lna_range_rise_3"^16^0^3^0^-1^0
2994^"wcdma_1800_lna_range_fall_2"^16^0^3^0^-1^0
2995^"wcdma_1800_lna_range_fall_3"^16^0^3^0^-1^0
2996^"wcdma_1800_im_level_2"^16^0^3^0^-1^0
2997^"wcdma_1800_im_level_3"^16^0^3^0^-1^0
2998^"wcdma_1800_lna_range_offset_2"^16^0^3^0^-1^0
2999^"wcdma_1800_lna_range_offset_3"^16^0^3^0^-1^0
3000^"wcdma_1800_lna_offset_vs_freq_2"^8^0^1^0^-1^0
3001^"wcdma_1800_lna_offset_vs_freq_3"^8^0^1^0^-1^0
3002^"wcdma_1800_im2_i_value"^8^0^2^0^-1^0
3003^"wcdma_1800_im2_q_value"^8^0^2^0^-1^0
3004^"wcdma_1800_im2_transconductor_value"^8^0^2^0^-1^0
3005^"wcdma_1800_rx_agc_min_2"^16^0^3^0^-1^0
3006^"wcdma_1800_rx_agc_min_3"^16^0^3^0^-1^0
3007^"wcdma_1800_lna_range_rise"^16^0^3^0^-1^0
3008^"wcdma_1800_lna_range_fall"^16^0^3^0^-1^0
3009^"wcdma_1800_im_level"^16^0^3^0^-1^0
3010^"wcdma_1800_nonbypass_timer"^8^0^2^0^-1^0
3011^"wcdma_1800_bypass_timer"^16^0^4^0^-1^0
3012^"wcdma_1800_lna_range_offset"^16^0^3^0^-1^0
3013^"wcdma_1800_lna_offset_vs_freq"^8^0^1^0^-1^0
3014^"wcdma_1800_rx_agc_min"^16^0^3^0^-1^0
3015^"wcdma_1800_rx_agc_max"^16^0^3^0^-1^0
3016^"wcdma_1800_agc_phase_offset"^8^0^2^0^-1^0
3017^"wcdma_1800_tx_lin_master_0"^16^0^4^0^-1^0
3018^"wcdma_1800_tx_lin_master_1"^16^0^4^0^-1^0
3019^"wcdma_1800_tx_lin_master_2"^16^0^4^0^-1^0
3020^"wcdma_1800_tx_lin_master_3"^16^0^4^0^-1^0
3021^"wcdma_1800_tx_comp_vs_freq_0"^8^0^1^0^-1^0
3022^"wcdma_1800_tx_comp_vs_freq_1"^8^0^1^0^-1^0
3023^"wcdma_1800_tx_comp_vs_freq_2"^8^0^1^0^-1^0
3024^"wcdma_1800_tx_comp_vs_freq_3"^8^0^1^0^-1^0
3025^"wcdma_1800_tx_lin_vs_temp_0"^8^0^1^0^-1^0
3026^"wcdma_1800_tx_lin_vs_temp_1"^8^0^1^0^-1^0
3027^"wcdma_1800_tx_lin_vs_temp_2"^8^0^1^0^-1^0
3028^"wcdma_1800_tx_lin_vs_temp_3"^8^0^1^0^-1^0
3029^"wcdma_1800_tx_slp_vs_temp_0"^8^0^1^0^-1^0
3030^"wcdma_1800_tx_slp_vs_temp_1"^8^0^1^0^-1^0
3031^"wcdma_1800_tx_slp_vs_temp_2"^8^0^1^0^-1^0
3032^"wcdma_1800_tx_slp_vs_temp_3"^8^0^1^0^-1^0
3033^"wcdma_1800_r1_rise"^16^0^4^0^-1^0
3034^"wcdma_1800_r1_fall"^16^0^4^0^-1^0
3035^"wcdma_1800_tx_lim_vs_temp"^8^0^2^0^-1^0
3036^"wcdma_1800_tx_lim_vs_freq"^16^0^3^0^-1^0
3037^"wcdma_1800_adj_factor"^8^0^2^0^-1^0
3038^"wcdma_1800_exp_hdet_vs_agc"^8^0^2^0^-1^0
3039^"wcdma_1800_hdet_off"^8^0^2^0^-1^0
3040^"wcdma_1800_hdet_spn"^8^0^2^0^-1^0
3041^"wcdma_1800_max_tx_power"^8^0^1^0^-1^0
3042^"wcdma_1800_out_of_service_thresh"^16^0^3^0^-1^0
3043^"wcdma_1800_enc_btf"^32^0^6^0^-1^0
3044^"wcdma_1800_rx_delay"^16^0^3^0^-1^0
3045^"wcdma_1800_agc_pa_on_rise_delay"^16^0^4^0^-1^0
3046^"wcdma_1800_agc_pa_on_fall_delay"^16^0^4^0^-1^0
3047^"wcdma_1800_agc_tx_on_rise_delay"^16^0^4^0^-1^0
3048^"wcdma_1800_agc_tx_on_fall_delay"^16^0^4^0^-1^0
3049^"wcdma_1800_agc_update_tx_agc_time"^16^0^4^0^-1^0
3050^"wcdma_1800_pa_gain_up_time"^16^0^3^0^-1^0
3051^"wcdma_1800_pa_gain_down_time"^16^0^3^0^-1^0
3052^"wcdma_1800_tx_rot_angle_pa_state_00"^16^0^4^0^-1^0
3053^"wcdma_1800_tx_rot_angle_pa_state_01"^16^0^4^0^-1^0
3054^"wcdma_1800_tx_rot_angle_pa_state_10"^16^0^4^0^-1^0
3055^"wcdma_1800_tx_rot_angle_pa_state_11"^16^0^4^0^-1^0
3056^"rfr_vco_coarse_tuning_1800"^8^0^2^0^-1^0
3057^"wcdma_1800_pa_compensate_up"^16^0^3^0^-1^0
3058^"wcdma_1800_pa_compensate_down"^16^0^3^0^-1^0
3059^"wcdma_1800_prach_r1_rise_offset"^16^0^3^0^-1^0
3060^"wcdma_1800_prach_r1_fall_offset"^16^0^3^0^-1^0
3061^"wcdma_1800_tx_cal_chan"^16^0^3^0^-1^0
3062^"wcdma_1800_rx_cal_chan"^16^0^3^0^-1^0
3063^"wcdma_1800_r2_rise"^16^0^4^0^-1^0
3064^"wcdma_1800_r2_fall"^16^0^4^0^-1^0
3065^"wcdma_1800_r3_rise"^16^0^4^0^-1^0
3066^"wcdma_1800_r3_fall"^16^0^4^0^-1^0
3067^"wcdma_1800_pa_compensate_up_r2"^16^0^3^0^-1^0
3068^"wcdma_1800_pa_compensate_down_r2"^16^0^3^0^-1^0
3069^"wcdma_1800_pa_compensate_up_r3"^16^0^3^0^-1^0
3070^"wcdma_1800_pa_compensate_down_r3"^16^0^3^0^-1^0
3071^"wcdma_1800_prach_r2_rise_offset"^16^0^3^0^-1^0
3072^"wcdma_1800_prach_r2_fall_offset"^16^0^3^0^-1^0
3073^"wcdma_1800_prach_r3_rise_offset"^16^0^3^0^-1^0
3074^"wcdma_1800_prach_r3_fall_offset"^16^0^3^0^-1^0
3075^"wcdma_1800_pa_range_map"^8^0^1^0^-1^0
3076^"wcdma_1800_pa_range_for_dvs"^16^0^4^0^-1^0
3077^"wcdma_1800_pa_compensate_up_with_dvs"^16^0^3^0^-1^0
3078^"wcdma_1800_pa_compensate_dn_with_dvs"^16^0^3^0^-1^0
3079^"wcdma_1800_max_pwr_backoff_voltages"^8^0^2^0^-1^0
3080^"wcdma_1800_max_pwr_backoff_volt1"^16^0^3^0^-1^0
3081^"wcdma_1800_max_pwr_backoff_volt2"^16^0^3^0^-1^0
3082^"wcdma_1800_max_pwr_backoff_volt3"^16^0^3^0^-1^0
3083^"wcdma_1800_hs_r1_rise"^16^0^3^0^-1^0
3084^"wcdma_1800_hs_r1_fall"^16^0^3^0^-1^0
3085^"wcdma_1800_hs_r2_rise"^16^0^3^0^-1^0
3086^"wcdma_1800_hs_r2_fall"^16^0^3^0^-1^0
3087^"wcdma_1800_hs_r3_rise"^16^0^3^0^-1^0
3088^"wcdma_1800_hs_r3_fall"^16^0^3^0^-1^0
3089^"wcdma_1800_dch_agc_update_tx_agc_time"^16^0^3^0^-1^0
3090^"wcdma_1800_agc_tx_adj_pdm_delay"^16^0^3^0^-1^0
3091^"wcdma_1900_dch_agc_update_tx_agc_time"^16^0^3^0^-1^0
3092^"wcdma_1900_agc_tx_adj_pdm_delay"^16^0^3^0^-1^0
3093^"wcdma_800_dch_agc_update_tx_agc_time"^16^0^3^0^-1^0
3094^"wcdma_800_agc_tx_adj_pdm_delay"^16^0^3^0^-1^0
3095^"wcdma_dch_agc_update_tx_agc_time"^16^0^3^0^-1^0
3096^"wcdma_agc_tx_adj_pdm_delay"^16^0^3^0^-1^0
3097^"nai_length"^8^0^2^0^2664^0
3098^"nai"^8^0^2^0^2666^0
3099^"nam"^8^0^2^0^2667^0
3100^"band"^32^0^6^0^2653^0
3101^"mms_max_msg_size1"^16^0^4^0^-1^0
3102^"max_msg_size2"^16^0^4^0^-1^0
3103^"mms_max_msg_size3"^16^0^4^0^-1^0
3104^"mms_max_size_user_selectable"^8^0^0^0^-1^0
3105^"mms_active_max_msg_size"^8^0^2^0^-1^0
3106^"mms_active_profile"^8^0^2^0^-1^0
3107^"mms_hide_number"^16^2^20039^0^-1^0
3108^"mms_req_delivery_rpt"^8^0^0^0^-1^0
3109^"mms_req_read_rpt"^8^0^0^0^-1^0
3110^"mms_priority"^16^2^20040^0^-1^0
3111^"mms_validity_period"^16^2^20041^0^-1^0
3112^"mms_slide_duration"^16^2^20042^0^-1^0
3113^"mms_retrieval_home"^16^2^20043^0^-1^0
3114^"mms_retrieval_roam"^16^2^20043^0^-1^0
3115^"mms_delivery_time"^16^2^20044^0^-1^0
3116^"mms_allow_anon_msg"^16^0^0^0^-1^0
3117^"mms_creation_mode"^16^2^20045^0^-1^0
3118^"mms_autosig"^8^0^0^0^-1^0
3119^"mms_auto_save"^8^0^0^0^-1^0
3120^"mms_allow_read_rpt"^8^0^0^0^-1^0
3121^"mms_allow_delivery_rpt"^8^0^0^0^-1^0
3122^"mms_max_recipients"^8^0^2^0^-1^0
3123^"mms_max_stored_mms"^16^0^4^0^-1^0
3124^"mms_signature_active_template"^8^0^2^0^-1^0
3125^"bt_filelocation_ondevice"^8^0^0^0^-1^0
3126^"wcdma_utran_tx_lim_vs_temp_offset"^16^0^3^0^-1^0
3127^"wcdma_1800_utran_tx_lim_vs_temp_offset"^16^0^3^0^-1^0
3128^"wcdma_800_utran_tx_lim_vs_temp_offset"^16^0^3^0^-1^0
3129^"wcdma_1900_utran_tx_lim_vs_temp_offset"^16^0^3^0^-1^0
3130^"sendvia_cfg"^32^0^6^0^-1^0
3131^"pu_prompt_enabled"^8^0^0^0^-1^0
3132^"user_greeting"^16^0^4^0^-1^0
3133^"screensaver_style"^16^2^20046^0^-1^0
3134^"screensaver_timeout"^8^0^2^0^-1^0
3135^"messaging_font"^16^2^20047^0^-1^0
3136^"syncml_dm_activeprofile"^8^0^2^0^-1^0
3137^"syncml_ds_activeprofile"^8^0^2^0^-1^0
3138^"syncml_syncdirection"^16^2^20048^0^-1^0
3139^"syncml_datatosync"^16^2^20049^0^-1^0
3140^"syncml_appstosync"^16^2^20050^0^-1^0
3141^"ms_sms_active_profile"^8^0^2^0^-1^0
3142^"ms_sms_text_size"^16^2^20051^0^-1^0
3143^"ms_sms_autoheader"^8^0^0^0^-1^0
3144^"ms_sms_autosignature"^8^0^0^0^-1^0
3145^"ms_sms_header_active_template"^8^0^2^0^-1^0
3146^"ms_sms_signature_active_template"^8^0^2^0^-1^0
3147^"ms_sms_autosave"^8^0^0^0^-1^0
3148^"ms_sms_autodelete"^8^0^0^0^-1^0
3149^"ms_sms_allow_emoticons"^8^0^0^0^-1^0
3150^"ms_sms_max_segments"^8^0^2^0^-1^0
3151^"ms_sms_max_recipients"^8^0^2^0^-1^0
3152^"ms_sms_max_number_of_sms"^16^0^4^0^-1^0
3153^"ms_sms_max_templates"^8^0^2^0^-1^0
3154^"ms_sms_opco_types_supported"^8^0^0^0^-1^0
3155^"ms_sms_smsc_address1"^16^0^4^0^-1^0
3156^"ms_sms_smsc_address2"^16^0^4^0^-1^0
3157^"ms_sms_smsc_address3"^16^0^4^0^-1^0
3158^"ms_sms_smsc_address4"^16^0^4^0^-1^0
3159^"ms_sms_smsc_address5"^16^0^4^0^-1^0
3160^"WCDMA_MAX_TX_POWER_DCH_PC4"^16^0^3^0^2725^0
3161^"poc_show_pt_menu"^8^0^0^0^-1^0
3162^"poc_server_ip1"^16^0^4^0^-1^0
3163^"poc_server_ip2"^16^0^4^0^-1^0
3164^"poc_server_port"^16^0^4^0^-1^0
3165^"poc_nai"^16^0^4^0^-1^0
3166^"poc_billing_service"^16^0^4^0^-1^0
3167^"poc_glm_password"^16^0^4^0^-1^0
3168^"poc_rtp_port"^16^0^4^0^-1^0
3169^"poc_sip_port"^16^0^4^0^-1^0
3170^"poc_is_sig_comp"^8^0^2^0^-1^0
3171^"poc_max_auth_retries"^8^0^2^0^-1^0
3172^"poc_connection_profile"^8^0^2^0^-1^0
3173^"rf_antsel_umts_1800"^8^0^2^0^-1^0
3174^"im_show_menu"^8^0^0^0^-1^0
3175^"im_connection_profile"^8^0^2^0^-1^0
3176^"im_primary_ip_addr"^16^0^4^0^-1^0
3177^"im_primary_port"^16^0^4^0^-1^0
3178^"im_encoding_method"^16^2^20052^0^-1^0
3179^"im_server_name"^16^0^4^0^-1^0
3180^"im_wv_version"^16^2^20053^0^-1^0
3181^"bc0_pa_dvs_voltage"^16^0^4^0^-1^0
3182^"bc1_pa_dvs_voltage"^16^0^4^0^-1^0
3183^"bc3_pa_dvs_voltage"^16^0^4^0^-1^0
3184^"bc4_pa_dvs_voltage"^16^0^4^0^-1^0
3185^"bc5_pa_dvs_voltage"^16^0^4^0^-1^0
3186^"bc6_pa_dvs_voltage"^16^0^4^0^-1^0
3187^"ext_op_list_entry_valid"^8^0^0^0^-1^0
3188^"ext_op_list_entry_name"^16^0^4^0^-1^0
3189^"mcc"^8^0^2^0^-1^0
3190^"num_mnc_digits"^8^0^2^0^-1^0
3191^"mnc"^8^0^2^0^-1^0
3196^"mins_since_charging"^16^0^4^0^-1^0
3197^"one_min_condition_met"^8^0^2^0^-1^0
3198^"display_language_options"^32^0^6^0^-1^0
3199^"display_language"^32^0^6^0^-1^0
3200^"input_language_mode"^8^0^0^0^-1^0
3201^"language"^32^0^6^0^-1^0
3202^"T9Supported"^8^0^0^0^-1^0
3203^"input_language"^32^0^6^0^-1^0
3205^"sys_prod_spec_convert_script_ver"^32^0^6^0^-1^0
3206^"sys_manual_convert_script_ver"^32^0^6^0^-1^0
3207^"irda_active"^8^0^0^0^-1^0
3208^"irda_file_location"^16^2^20054^0^-1^0
3209^"GSM_RAMP_UP_STEPS"^8^0^2^0^-1^0
3210^"GSM_RAMP_UP_RAISE_COSINE_POWER"^8^0^2^0^-1^0
3211^"GSM_RAMP_DOWN_STEPS"^8^0^2^0^-1^0
3212^"GSM_RAMP_DOWN_RAISE_COSINE_POWER"^8^0^2^0^-1^0
3213^"GSM_POWER_LEVELS"^16^0^3^0^-1^0
3214^"DCS_POWER_LEVELS"^16^0^3^0^-1^0
3215^"GSM_850_POWER_LEVELS"^16^0^3^0^-1^0
3216^"GSM_1900_POWER_LEVELS"^16^0^3^0^-1^0
3217^"GSM_PA_EN_START"^16^0^3^0^-1^0
3218^"GSM_ANT_TIMING_REL_TO_PA_EN_START"^16^0^3^0^-1^0
3219^"DCS_PA_EN_START"^16^0^3^0^-1^0
3220^"DCS_ANT_TIMING_REL_TO_PA_EN_START"^16^0^3^0^-1^0
3221^"GSM_850_PA_EN_START"^16^0^3^0^-1^0
3222^"GSM_1900_PA_EN_START"^16^0^3^0^-1^0
3223^"GSM_1900_ANT_TIMING_REL_TO_PA_EN_START"^16^0^3^0^-1^0
3224^"GSM_PA_EN_STOP"^16^0^3^0^-1^0
3225^"GSM_ANT_TIMING_REL_TO_PA_EN_STOP"^16^0^3^0^-1^0
3226^"DCS_PA_EN_STOP"^16^0^3^0^-1^0
3227^"DCS_ANT_TIMING_REL_TO_PA_EN_STOP"^16^0^3^0^-1^0
3228^"GSM_850_PA_EN_STOP"^16^0^3^0^-1^0
3229^"GSM_850_ANT_TIMING_REL_TO_PA_EN_STOP"^16^0^3^0^-1^0
3230^"GSM_1900_PA_EN_STOP"^16^0^3^0^-1^0
3231^"GSM_1900_ANT_TIMING_REL_TO_PA_EN_STOP"^16^0^3^0^-1^0
3232^"GSM_AMAM_MASTER_TBL_SEG1_F3"^16^0^4^0^-1^0
3233^"GSM_AMAM_MASTER_TBL_SEG2_F3"^16^0^4^0^-1^0
3234^"GSM_AMAM_MASTER_TBL_SEG3_F3"^16^0^4^0^-1^0
3235^"GSM_AMAM_MASTER_TBL_SEG4_F3"^16^0^4^0^-1^0
3236^"GSM_AMAM_MASTER_TBL_SEG5_F3"^16^0^4^0^-1^0
3237^"GSM_AMAM_MASTER_TBL_SEG6_F3"^16^0^4^0^-1^0
3238^"GSM_AMAM_MASTER_TBL_SEG7_F3"^16^0^4^0^-1^0
3239^"GSM_AMAM_MASTER_TBL_SEG8_F3"^16^0^4^0^-1^0
3240^"DCS_AMAM_MASTER_TBL_SEG1_F3"^16^0^4^0^-1^0
3241^"DCS_AMAM_MASTER_TBL_SEG2_F3"^16^0^4^0^-1^0
3242^"DCS_AMAM_MASTER_TBL_SEG3_F3"^16^0^4^0^-1^0
3243^"DCS_AMAM_MASTER_TBL_SEG4_F3"^16^0^4^0^-1^0
3244^"DCS_AMAM_MASTER_TBL_SEG5_F3"^16^0^4^0^-1^0
3245^"DCS_AMAM_MASTER_TBL_SEG6_F3"^16^0^4^0^-1^0
3246^"DCS_AMAM_MASTER_TBL_SEG7_F3"^16^0^4^0^-1^0
3247^"DCS_AMAM_MASTER_TBL_SEG8_F3"^16^0^4^0^-1^0
3248^"GSM_850_AMAM_MASTER_TBL_SEG1_F3"^16^0^4^0^-1^0
3249^"GSM_850_AMAM_MASTER_TBL_SEG2_F3"^16^0^4^0^-1^0
3250^"GSM_850_AMAM_MASTER_TBL_SEG3_F3"^16^0^4^0^-1^0
3251^"GSM_850_AMAM_MASTER_TBL_SEG4_F3"^16^0^4^0^-1^0
3252^"GSM_850_AMAM_MASTER_TBL_SEG5_F3"^16^0^4^0^-1^0
3253^"GSM_850_AMAM_MASTER_TBL_SEG6_F3"^16^0^4^0^-1^0
3254^"GSM_850_AMAM_MASTER_TBL_SEG7_F3"^16^0^4^0^-1^0
3255^"GSM_850_AMAM_MASTER_TBL_SEG8_F3"^16^0^4^0^-1^0
3256^"GSM_1900_AMAM_MASTER_TBL_SEG1_F3"^16^0^4^0^-1^0
3257^"GSM_1900_AMAM_MASTER_TBL_SEG2_F3"^16^0^4^0^-1^0
3258^"GSM_1900_AMAM_MASTER_TBL_SEG3_F3"^16^0^4^0^-1^0
3259^"GSM_1900_AMAM_MASTER_TBL_SEG4_F3"^16^0^4^0^-1^0
3260^"GSM_1900_AMAM_MASTER_TBL_SEG5_F3"^16^0^4^0^-1^0
3261^"GSM_1900_AMAM_MASTER_TBL_SEG6_F3"^16^0^4^0^-1^0
3262^"GSM_1900_AMAM_MASTER_TBL_SEG7_F3"^16^0^4^0^-1^0
3263^"GSM_1900_AMAM_MASTER_TBL_SEG8_F3"^16^0^4^0^-1^0
3264^"GSM_AMPM_MASTER_TBL_SEG1_F3"^32^0^6^0^-1^0
3265^"GSM_AMPM_MASTER_TBL_SEG2_F3"^32^0^6^0^-1^0
3266^"GSM_AMPM_MASTER_TBL_SEG3_F3"^32^0^6^0^-1^0
3267^"GSM_AMPM_MASTER_TBL_SEG4_F3"^32^0^6^0^-1^0
3268^"GSM_AMPM_MASTER_TBL_SEG5_F3"^32^0^6^0^-1^0
3269^"GSM_AMPM_MASTER_TBL_SEG6_F3"^32^0^6^0^-1^0
3270^"GSM_AMPM_MASTER_TBL_SEG7_F3"^32^0^6^0^-1^0
3271^"GSM_AMPM_MASTER_TBL_SEG8_F3"^32^0^6^0^-1^0
3272^"DCS_AMPM_MASTER_TBL_SEG1_F3"^32^0^6^0^-1^0
3273^"DCS_AMPM_MASTER_TBL_SEG2_F3"^32^0^6^0^-1^0
3274^"DCS_AMPM_MASTER_TBL_SEG3_F3"^32^0^6^0^-1^0
3275^"DCS_AMPM_MASTER_TBL_SEG4_F3"^32^0^6^0^-1^0
3276^"DCS_AMPM_MASTER_TBL_SEG5_F3"^32^0^6^0^-1^0
3277^"DCS_AMPM_MASTER_TBL_SEG6_F3"^32^0^6^0^-1^0
3278^"DCS_AMPM_MASTER_TBL_SEG7_F3"^32^0^6^0^-1^0
3279^"DCS_AMPM_MASTER_TBL_SEG8_F3"^32^0^6^0^-1^0
3280^"GSM_850_AMPM_MASTER_TBL_SEG1_F3"^32^0^6^0^-1^0
3281^"GSM_850_AMPM_MASTER_TBL_SEG2_F3"^32^0^6^0^-1^0
3282^"GSM_850_AMPM_MASTER_TBL_SEG3_F3"^32^0^6^0^-1^0
3283^"GSM_850_AMPM_MASTER_TBL_SEG4_F3"^32^0^6^0^-1^0
3284^"GSM_850_AMPM_MASTER_TBL_SEG5_F3"^32^0^6^0^-1^0
3285^"GSM_850_AMPM_MASTER_TBL_SEG6_F3"^32^0^6^0^-1^0
3286^"GSM_850_AMPM_MASTER_TBL_SEG7_F3"^32^0^6^0^-1^0
3287^"GSM_850_AMPM_MASTER_TBL_SEG8_F3"^32^0^6^0^-1^0
3288^"GSM_1900_AMPM_MASTER_TBL_SEG1_F3"^32^0^6^0^-1^0
3289^"GSM_1900_AMPM_MASTER_TBL_SEG2_F3"^32^0^6^0^-1^0
3290^"GSM_1900_AMPM_MASTER_TBL_SEG3_F3"^32^0^6^0^-1^0
3291^"GSM_1900_AMPM_MASTER_TBL_SEG4_F3"^32^0^6^0^-1^0
3292^"GSM_1900_AMPM_MASTER_TBL_SEG5_F3"^32^0^6^0^-1^0
3293^"GSM_1900_AMPM_MASTER_TBL_SEG6_F3"^32^0^6^0^-1^0
3294^"GSM_1900_AMPM_MASTER_TBL_SEG7_F3"^32^0^6^0^-1^0
3295^"GSM_1900_AMPM_MASTER_TBL_SEG8_F3"^32^0^6^0^-1^0
3296^"GSM_AMAM_ARFCN_F3"^16^0^4^0^-1^0
3297^"DCS_AMAM_ARFCN_F3"^16^0^4^0^-1^0
3298^"GSM_850_AMAM_ARFCN_F3"^16^0^4^0^-1^0
3299^"GSM_1900_AMAM_ARFCN_F3"^16^0^4^0^-1^0
3300^"pwrdBm"^16^0^3^0^-1^0
3301^"dacval"^16^0^4^0^-1^0
3302^"pwrdBm"^16^0^3^0^-1^0
3303^"dacval"^16^0^4^0^-1^0
3304^"pwrdBm"^16^0^3^0^-1^0
3305^"dacval"^16^0^4^0^-1^0
3306^"pwrdBm"^16^0^3^0^-1^0
3307^"dacval"^16^0^4^0^-1^0
3308^"GSM_850_ANT_TIMING_REL_TO_PA_EN_START"^16^0^3^0^-1^0
3309^"Aval"^16^0^3^0^-1^0
3310^"Bval"^16^0^3^0^-1^0
3311^"Aval"^16^0^3^0^-1^0
3312^"Bval"^16^0^3^0^-1^0
3313^"Aval"^16^0^3^0^-1^0
3314^"Bval"^16^0^3^0^-1^0
3315^"Aval"^16^0^3^0^-1^0
3316^"Bval"^16^0^3^0^-1^0
3324^"browser_disable_object"^8^0^0^0^-1^0
3325^"browser_mailto_phonenum"^16^2^20057^0^-1^0
3326^"browser_mailto_email"^16^2^20058^0^-1^0
3327^"browser_cookie_enable"^8^0^0^0^-1^0
3328^"browser_secure_prompt"^8^0^0^0^-1^0
3329^"browser_idcache"^8^0^0^0^-1^0
3330^"browser_title_region"^8^0^0^0^-1^0
3331^"browser_showsessioninfo"^8^0^0^0^-1^0
3332^"currently_active_profile"^16^2^20059^0^-1^0
3333^"allow_mp3_ringers"^8^0^0^0^-1^0
3334^"allow_aacplus_ringers"^8^0^0^0^-1^0
3335^"allow_non_drm_ringers"^8^0^0^0^-1^0
3336^"cbs_enabled"^8^0^0^0^-1^0
3337^"cbs_max_topic_index"^16^0^4^0^-1^0
3338^"cbs_min_topic_index"^16^0^4^0^-1^0
3339^"cbs_allow_receive"^8^0^0^0^-1^0
3340^"cbs_display_cell_info"^8^0^0^0^-1^0
3341^"cbs_num_selected_topics"^16^0^4^0^-1^0
3342^"irda_device_name"^8^0^2^0^-1^0
3343^"irda_pnp_device_id"^8^0^2^0^-1^0
3344^"irda_pnp_manufacturer"^8^0^2^0^-1^0
3345^"irda_pnp_name"^8^0^2^0^-1^0
3346^"irda_pnp_device_category"^8^0^2^0^-1^0
3347^"irda_pnp_compatibility_count"^32^0^6^0^-1^0
3348^"irda_pnp_status"^32^0^6^0^-1^0
3349^"irda_pnp_version"^16^0^4^0^-1^0
3350^"display_language_group_num"^16^0^4^0^-1^0
3351^"poc_auto_answer"^8^0^0^0^-1^0
3352^"poc_incoming_call_timeout"^16^0^4^0^-1^0
3353^"poc_auto_login"^16^2^20060^0^-1^0
3354^"poc_wildcards"^16^2^252^0^-1^0
3355^"poc_history_length"^8^0^2^0^-1^0
3356^"poc_secondary_pdp_context"^8^0^0^0^-1^0
3357^"poc_early_session"^8^0^0^0^-1^0
3358^"poc_qos_mode"^8^0^0^0^-1^0
3359^"poc_max_concurrent_user_limit1"^8^0^2^0^-1^0
3360^"poc_max_concurrent_user_limit2"^8^0^2^0^-1^0
3361^"poc_max_concurrent_user_limit3"^8^0^2^0^-1^0
3362^"poc_buffered_packets"^16^0^4^0^-1^0
3363^"poc_speaker_phone"^8^0^0^0^-1^0
3364^"im_notification"^16^2^20061^0^-1^0
3365^"im_auto_login"^8^0^0^0^-1^0
3366^"im_supported_bearers"^16^0^4^0^-1^0
3367^"im_supported_cir_methods"^16^0^4^0^-1^0
3368^"im_max_search_results"^16^0^4^0^-1^0
3369^"im_short_login_sequence"^8^0^0^0^-1^0
3370^"im_no_contacts_exist"^8^0^0^0^-1^0
3371^"im_send_file_disabled"^8^0^0^0^-1^0
3372^"im_version_discovery"^8^0^0^0^-1^0
3373^"im_login_type"^16^2^20064^0^-1^0
3374^"im_initial_delivery_method"^16^2^20065^0^-1^0
3375^"im_any_content"^8^0^0^0^-1^0
3376^"im_accepted_char_sets"^16^0^4^0^-1^0
3377^"im_accepted_content_types"^16^0^4^0^-1^0
3378^"im_accepted_transfer_encodings"^16^0^4^0^-1^0
3379^"im_accepted_content_length"^32^0^6^0^-1^0
3380^"im_parser_size"^32^0^6^0^-1^0
3381^"im_max_saved_conversations"^16^0^4^0^-1^0
3382^"im_max_concurrent_conversations"^16^0^4^0^-1^0
3383^"im_supported_bearer_count"^16^0^4^0^-1^0
3384^"im_server_port"^32^0^6^0^-1^0
3385^"im_hide_server"^8^0^0^0^-1^0
3386^"im_allow_change_server"^8^0^0^0^-1^0
3387^"im_internet_profile"^8^0^2^0^-1^0
3388^"im_knock_esrvice_timeout"^32^0^6^0^-1^0
3389^"im_password"^16^0^4^0^-1^0
3390^"im_cir_port"^16^0^4^0^-1^0
3391^"im_schema_count"^16^0^4^0^-1^0
3392^"im_cir_methods_count"^16^0^4^0^-1^0
3393^"im_multiple_transactions"^32^0^6^0^-1^0
3394^"im_smsc_address"^16^0^4^0^-1^0
3395^"im_optional_header"^16^0^4^0^-1^0
3396^"im_digest_schema_entry"^16^0^4^0^-1^0
3397^"poc_limit_selection"^8^0^2^0^-1^0
3398^"im_userid"^16^0^4^0^-1^0
3399^"vco_coarse_tune_2"^8^0^2^0^-1^0
3400^"vco_coarse_tune_2"^8^0^2^0^-1^0
3401^"vco_coarse_tune_2"^8^0^2^0^-1^0
3402^"vco_coarse_tune_2"^8^0^2^0^-1^0
3403^"vco_coarse_tune_2"^8^0^2^0^-1^0
3404^"New_Field_1"^8^0^2^0^-1^0
3405^"mm_enable_real"^8^0^0^0^-1^0
3406^"diag_debug_call_trace"^8^0^2^0^-1^0
3407^"enable_fasttrack"^8^0^2^0^2906^0
3408^"im_edit_messenger_id_password"^8^0^0^0^-1^0
3409^"im_safety_tip"^8^0^0^0^-1^0
3410^"im_start_string"^16^0^4^0^-1^0
3411^"nv_max_received_file_limit"^32^0^6^0^-1^0
3412^"wap_auto_connect"^8^0^0^0^-1^0
3413^"wap_lockout_time"^16^0^4^0^-1^0
3414^"diag_spc_unlock_ttl"^8^0^2^0^-1^0
3416^"q"^8^0^2^0^-1^0
3417^"transconductor"^8^0^2^0^-1^0
3418^"intelliceiver_cal"^8^0^2^0^-1^0
3419^"intelliceiver_cal"^8^0^2^0^-1^0
3420^"intelliceiver_cal"^8^0^2^0^-1^0
3421^"intelliceiver_cal"^8^0^2^0^-1^0
3422^"intelliceiver_cal"^8^0^2^0^-1^0
3423^"intelliceiver_cal"^8^0^2^0^-1^0
3424^"rf_rx_agc_lpm_rise"^8^0^1^0^-1^0
3425^"rf_rx_agc_lpm_fall"^8^0^1^0^-1^0
3426^"rfr_vco_coarse_tuning_800"^8^0^2^0^-1^0
3427^"poc_netinitdereg"^8^0^0^0^-1^0
3428^"poc_app_timeout"^8^0^2^0^-1^0
3429^"poc_registration_timeout"^16^0^4^0^-1^0
3430^"poc_glm_timeout"^16^0^4^0^-1^0
3431^"java_connection_profile_id"^8^0^2^0^-1^0
3432^"java_internet_profile_id"^8^0^2^0^-1^0
3433^"enable_ext_gps_antenna_pwr_supply"^8^0^0^0^-1^0
3434^"presupl_wap_gateway_address"^8^0^2^0^-1^0
3435^"presupl_wap_gateway_port"^16^0^4^0^-1^0
3456^"cmgr_max_preview_data_size"^32^0^6^0^-1^0
3457^"browser_disable_image_ro"^8^0^0^0^-1^0
3458^"browser_disable_sound_ro"^8^0^0^0^-1^0
3459^"browser_timeout"^16^2^20068^0^-1^0
3460^"browser_timeout_ro"^8^0^0^0^-1^0
3461^"browser_secure_prompt_ro"^8^0^0^0^-1^0
3462^"browser_fontsize"^16^2^20069^0^-1^0
3463^"browser_textwrap"^16^2^20070^0^-1^0
3464^"browser_scrollstep"^16^2^20071^0^-1^0
3465^"browser_exit_prompt"^8^0^0^0^-1^0
3466^"pu_force_on"^8^0^0^0^-1^0
3467^"browser_jump_portal_name"^16^0^4^0^-1^0
3468^"browser_jump_embdlnk1_name"^16^0^4^0^-1^0
3469^"browser_jump_embdlnk2_name"^16^0^4^0^-1^0
3470^"browser_jump_embdlnk3_name"^16^0^4^0^-1^0
3471^"browser_jump_embdlnk4_name"^16^0^4^0^-1^0
3472^"browser_jump_embdlnk5_name"^16^0^4^0^-1^0
3473^"browser_jump_embdlnk6_name"^16^0^4^0^-1^0
3474^"browser_jump_embdlnk7_name"^16^0^4^0^-1^0
3475^"browser_jump_embdlnk8_name"^16^0^4^0^-1^0
3476^"voice_mail_line1"^16^0^4^0^-1^0
3477^"voice_mail_use_sim_number"^8^0^0^0^-1^0
3478^"voice_mail_notify"^8^0^0^0^-1^0
3479^"voice_mail_line2"^16^0^4^0^-1^0
3480^"camera_app_save_location"^8^0^2^0^-1^0
3481^"vt_show_my_image"^8^0^0^0^-1^0
3482^"vt_auto_redial"^8^0^0^0^-1^0
3483^"ringer_volume"^16^2^20072^0^-1^0
3484^"WCDMA_C0_TX_LIM_VS_FREQ"^16^0^3^0^-1^0
3485^"sos_key_enabled"^8^0^0^0^-1^0
3486^"sos_number"^8^0^2^0^-1^0
3487^"wap_trusted_domain"^8^0^2^0^-1^0
3488^"wap_push_autoload"^8^0^2^0^-1^0
3489^"im_server_address"^8^0^2^0^2977^0
3490^"poc_timeout_scale"^16^0^4^0^-1^0
3491^"mr_defaults_stored"^8^0^0^0^-1^0
3492^"set_play_startup_sound"^8^0^0^0^-1^0
3493^"set_play_shutdown_sound"^8^0^0^0^-1^0
3494^"set_play_startup_animation"^8^0^0^0^-1^0
3495^"set_play_shutdown_animation"^8^0^0^0^-1^0
3496^"ramp_up"^16^0^4^1^2985^0
3497^"ramp_down"^16^0^4^1^2984^0
3498^"gps1_msb_back_off_factor"^8^0^2^0^2988^0
3499^"gps1_msb_back_off_min"^32^0^6^0^2988^0
3500^"gps1_msb_back_off_max"^32^0^6^0^2988^0
3501^"gps1_msb_back_off_reset"^32^0^6^0^2988^0
3502^"gps1_msb_throttle_enable"^8^0^0^0^-1^0
3503^"manual_plmn_sel"^8^0^0^0^2992^0
3504^"manua_plmn_sel"^8^0^0^0^2992^0
3505^"consortium_config_numb"^16^0^4^0^2993^0
3506^"hdr_equalizer_ctrl"^8^0^2^0^3000^0
3509^"mf_700_lna_rise_3"^16^0^4^0^-1^0
3510^"mf_700_lna_rise_4"^16^0^4^0^-1^0
3511^"mf_700_lna_fall_2"^16^0^4^0^-1^0
3512^"mf_700_lna_fall_3"^16^0^4^0^-1^0
3513^"mf_700_lna_fall_4"^16^0^4^0^-1^0
3514^"mf_700_agc_vs_freq"^16^0^3^0^-1^0
3515^"mf_700_rx_cal_chan"^16^0^4^0^-1^0
3516^"mf_hw_config"^16^0^4^0^-1^0
3517^"mf_band_config"^16^0^4^0^-1^0
3518^"loop_gain_numer"^16^0^4^0^3006^0
3519^"loop_gain_denom"^16^0^4^0^3006^0
3520^"fast_adjust_limit"^16^0^4^0^3007^0
3521^"slow_adjust_limit"^16^0^4^0^3008^0
3522^"last_registered_sci"^8^0^1^0^3019^0
3523^"mmc_max_chars_slide"^16^0^3^0^3016^0
3524^"mms_max_number_of_slides"^8^0^2^0^3017^0
3525^"mms_max_subject_size"^8^0^2^0^3018^0
3526^"qvp_app_default_audio_capability_type"^16^0^4^0^-1^0
3527^"qvp_app_default_video_capability_type"^16^0^4^0^-1^0
3528^"hdrmrlp_num_bytes_to_log"^16^0^4^0^-1^0
3529^"local_offset"^64^0^7^0^3017^0
3530^"user_offset"^64^0^7^0^3018^0
3531^"ds_ucsd_nt_connect_state"^8^0^2^0^-1^0
3536^"bc0_hdr_g0_im_level"^8^0^1^0^-1^0
3537^"set_linger_time"^32^0^5^0^3034^0
3538^"pb_sim_default_number_priority_first"^16^2^20073^0^3035^0
3539^"pb_sim_default_number_priority_second"^16^2^20073^0^3035^0
3540^"pb_sim_default_number_priority_third"^16^2^20073^0^3035^0
3541^"pb_default_sorting"^16^2^20074^0^-1^0
3542^"snd_send_restricted"^8^0^0^0^3030^0
3543^"poc_roaming_alert_enabled"^8^0^0^0^3031^0
3544^"gsm_850_precharge"^16^0^4^0^-1^0
3545^"gsm_850_precharge_duration"^16^0^4^0^-1^0
3546^"gsm_1900_precharge"^16^0^4^0^-1^0
3547^"gsm_1900_precharge_dur"^16^0^4^0^-1^0
3548^"ms_sms_use_smsc_from_sim"^8^0^0^0^-1^0
3549^"browser_jump_menu_setting_enabled"^8^0^0^0^-1^0
3550^"browser_drm_wait_time"^32^0^6^0^-1^0
3551^"lc_enabled"^8^0^0^0^-1^0
3552^"lc_servicename"^16^0^4^0^-1^0
3553^"lc_connectionprofile"^8^0^2^0^-1^0
3554^"lc_internetprofile"^8^0^2^0^-1^0
3555^"lc_udppushservername"^8^0^2^0^-1^0
3556^"lc_udppushserverport"^16^0^4^0^-1^0
3557^"lc_udppushretrytimes"^8^0^2^0^-1^0
3558^"lc_udppushretryseconds"^16^0^4^0^-1^0
3559^"lc_msgassemblytimeout"^16^0^4^0^-1^0
3560^"lc_tickertimeout"^16^0^4^0^-1^0
3561^"lc_tickerspeed"^16^2^20075^0^-1^0
3562^"lc_tickerstartdelay"^8^0^2^0^-1^0
3563^"lc_maxtickeritems"^16^2^20076^0^-1^0
3564^"lc_backlighttimeout"^16^0^4^0^-1^0
3565^"lc_trusteddomain"^8^0^2^0^-1^0
3566^"lc_suburl_key_label"^16^0^4^0^-1^0
3567^"homezone_enabled"^8^0^0^0^-1^0
3568^"bc0_ant_quality"^16^0^3^0^-1^0
3569^"bc1_ant_quality"^16^0^4^0^3045^0
3570^"bc3_ant_quality"^16^0^4^0^3046^0
3571^"bc4_ant_quality"^16^0^4^0^3047^0
3572^"bc5_ant_quality"^16^0^4^0^-1^0
3573^"bc6_ant_quality"^16^0^4^0^-1^0
3574^"media_player_min_udp_port"^16^0^4^0^-1^0
3575^"media_player_max_udp_port"^16^0^4^0^-1^0
3576^"media_player_conn_prof"^8^0^2^0^-1^0
3577^"media_player_qos_enable"^8^0^0^0^-1^0
3578^"gps1_num_searcher_tasks"^8^0^2^0^3051^0
3579^"pa_transition_table"^16^0^4^0^-1^0
3585^"key"^8^0^2^0^3073^0
3586^"nam"^8^0^2^0^3078^0
3587^"key_id"^8^0^2^0^3078^0
3588^"nam"^8^0^2^0^3076^0
3589^"sseq"^32^0^6^0^3077^0
3590^"nam"^8^0^2^0^3075^0
3591^"threshold"^24^0^6^0^3072^0
3592^"nam"^8^0^2^0^3073^0
3593^"seq"^8^0^2^0^3074^0
3594^"nam"^8^0^2^0^3075^0
3595^"seq"^8^0^2^0^3074^0
3596^"wcdma_min_tx_power"^16^0^3^0^3078^0
3597^"ccbs_sel"^8^0^2^0^3080^0
3598^"home_screen_enabled"^8^0^0^0^3077^0
3599^"home_screen_layout"^16^2^20077^0^3082^0
3600^"is_thm_initialized"^8^0^0^0^3084^0
3601^"heaptracker_enabled"^8^0^0^0^-1^0
3602^"rf_config"^16^2^20078^0^3088^0
3603^"mask"^32^0^6^0^3087^0
3604^"irda_inactivity_timer"^32^0^6^0^-1^0
3605^"mms_max_templates"^8^0^2^0^-1^0
3606^"mms_text_size"^16^2^20079^0^-1^0
3607^"video_app_save_location"^8^0^2^0^-1^0
3608^"camera_default_name_prefix"^16^0^4^0^-1^0
3609^"video_default_name_prefix"^16^0^4^0^-1^0
3610^"camera_audio_record"^8^0^0^0^-1^0
3611^"camera_pict_resolution_front"^8^0^2^0^-1^0
3612^"camera_pict_resolution_back"^8^0^2^0^-1^0
3613^"camera_video_resolution_front"^8^0^2^0^-1^0
3614^"camera_video_resolution_back"^8^0^2^0^-1^0
3626^"pccc_enabled"^8^0^2^0^3124^0
3627^"pccc"^16^0^4^0^3123^0
3628^"slot_cycle1"^8^0^2^0^3125^0
3629^"slot_cycle2"^8^0^2^0^3120^0
3630^"slot_cycle3"^8^0^2^0^3123^0
3631^"wake_count1"^8^0^2^0^3124^0
3632^"wake_count2"^8^0^2^0^3124^0
3633^"slot_cycle1_timeout"^64^0^8^0^3125^0
3634^"slot_cycle2_timeout"^64^0^8^0^3126^0
3635^"back_light_intensity"^8^0^2^0^-1^0
3636^"display_duration"^32^0^6^0^-1^0
3637^"intelliceiver_detector_offsets_vs_gain"^8^0^1^0^3129^0
3638^"set_voice_volume"^16^1^20086^0^-1^0
3639^"set_media_volume"^16^1^20086^0^-1^0
3642^"transition_038k4_076k8"^8^0^2^0^3155^0
3643^"transition_076k8_153k6"^8^0^2^0^3157^0
3644^"transition_019k2_009k6"^8^0^2^0^3152^0
3645^"transition_038k4_019k2"^8^0^2^0^3154^0
3646^"transition_076k8_038k4"^8^0^2^0^3156^0
3647^"transition_153k6_076k8"^8^0^2^0^3158^0
3648^"data_offset_nom"^8^0^2^0^3150^0
3649^"data_offset_9k6"^8^0^2^0^3148^0
3655^"gps1_cross_corr_threshold_dbhz"^8^0^2^0^-1^0
3656^"gps1_cme_t_track_threshold"^8^0^2^0^3149^0
3657^"gps1_vx_lcsagent_v2_handoff_enable"^8^0^0^0^3146^0
3658^"gps1_vx_lcsagent_mo_backoff_duration"^16^0^4^0^3144^0
3659^"odm_backlight_intensity"^16^0^4^0^-1^0
3660^"odm_power_save_timeout"^32^0^5^0^-1^0
3661^"odm_backlight_timeout"^32^0^5^0^-1^0
3662^"timezone_city"^16^0^4^0^-1^0
3663^"SigmaReject"^32^0^6^0^3153^0
3664^"VelNoiseInOneSecDrive"^32^0^6^0^3149^0
3665^"VelNoiseInOneSecPed"^32^0^6^0^3150^0
3666^"VelNoiseInOneSecStatic"^32^0^6^0^3150^0
3667^"ExtraClockBiasError"^32^0^6^0^3151^0
3668^"ConfigMask"^16^0^4^0^3148^0
3669^"MaxPropagationWoNewMeas"^32^0^6^0^3152^0
3670^"ConfigControlMask"^8^0^2^0^3146^0
3671^"aagps_development_test_control6"^32^0^6^0^-1^0
3682^"dcs_rx_gain_range_5_freq_comp"^16^0^4^0^-1^0
3683^"gsm_850_rx_gain_range_5_freq_comp"^16^0^4^0^-1^0
3684^"gsm_1900_rx_gain_range_5_freq_comp"^16^0^4^0^-1^0
3685^"max_gainrange_4"^8^0^1^0^-1^0
3686^"min_gainrange_5"^8^0^1^0^-1^0
3687^"max_gainrange_4"^8^0^1^0^-1^0
3688^"min_gainrange_5"^8^0^1^0^-1^0
3689^"max_gainrange_4"^8^0^1^0^-1^0
3690^"min_gainrange_5"^8^0^1^0^-1^0
3691^"ramp_up"^16^0^4^0^3203^0
3692^"ramp_down"^16^0^4^1^3202^0
3693^"ramp_up"^16^0^4^0^3201^0
3694^"ramp_down"^16^0^4^0^3200^0
3695^"ramp_up"^16^0^4^1^3201^0
3696^"ramp_down"^16^0^4^1^3200^0
3697^"wcdma_tx_lim_vs_temp_voice_call_active"^8^0^2^0^-1^0
3698^"hdrbcmcs_disable_one_time_reg"^8^0^2^0^3199^0
3699^"hdrbcmcs_disable_subnet_reg"^8^0^2^0^3198^0
3700^"upper_thresh"^16^0^3^0^3220^0
3701^"lower_thresh"^16^0^3^0^3221^0
3702^"set_auto_keylock"^8^0^0^0^3213^0
3703^"set_any_key_answer"^8^0^0^0^3209^0
3704^"vp_frame_rate"^32^0^6^0^3217^0
3705^"slope"^8^0^2^0^3273^0
3706^"offset"^16^0^3^0^3265^0
3707^"dyn_clock_on"^8^0^0^0^3211^0
3708^"dyn_voltage_on"^8^0^0^0^3212^0
3709^"seedpos_option_type"^16^0^4^1^3216^0
3710^"ms_send_attempts"^8^0^2^0^-1^0
3711^"ms_period_betw_send_attempts"^16^0^4^0^-1^0
3712^"ms_send_in_background"^8^0^0^0^-1^0
3716^"ms_sms_smsc_address7"^16^0^4^0^-1^0
3717^"ms_sms_smsc_address8"^16^0^4^0^-1^0
3718^"ms_sms_smsc_address9"^16^0^4^0^-1^0
3719^"ms_sms_smsc_address10"^16^0^4^0^-1^0
3720^"auto_time_enable"^8^0^0^0^3247^0
3721^"sms_mo_retry_period"^8^0^2^0^3264^0
3722^"sms_mo_retry_interval"^8^0^2^0^3272^0
3723^"index"^8^0^2^0^3244^0
3724^"enable"^8^0^0^0^3283^0
3725^"nv_enable_bt_diag_type"^8^0^0^0^3241^0
3726^"offset"^16^0^3^0^3265^0
3727^"slope"^8^0^2^0^3273^0
3728^"offset"^16^0^3^0^3265^0
3729^"slope"^8^0^2^0^3273^0
3730^"offset"^16^0^3^0^3265^0
3731^"slope"^8^0^2^0^3273^0
3732^"bc14_gps1_rf_delay"^16^0^4^0^-1^0
3733^"bc14_tx_lim_vs_temp"^8^0^2^0^-1^0
3734^"nv_cdma_tx_lin_vs_temp"^8^0^1^0^-1^0
3735^"nv_cdma_tx_slp_vs_temp"^8^0^1^0^-1^0
3736^"nv_cdma_tx_comp_vs_freq"^8^0^1^0^-1^0
3737^"nv_cdma_tx_lin_vs_temp"^8^0^1^0^-1^0
3738^"nv_cdma_tx_slp_vs_temp"^8^0^1^0^-1^0
3739^"nv_cdma_tx_comp_vs_freq"^8^0^1^0^-1^0
3740^"nv_cdma_tx_lin_vs_temp"^8^0^1^0^-1^0
3741^"nv_cdma_tx_slp_vs_temp"^8^0^1^0^-1^0
3742^"nv_cdma_tx_comp_vs_temp"^8^0^1^0^-1^0
3743^"nv_cdma_tx_lin_vs_temp"^8^0^1^0^-1^0
3744^"nv_cdma_tx_slp_vs_temp"^8^0^1^0^-1^0
3745^"nv_cdma_tx_comp_vs_freq"^8^0^1^0^-1^0
3746^"bc14_tx_lim_vs_freq"^8^0^1^0^-1^0
3747^"bc14_pa_r1_rise"^8^0^2^0^-1^0
3748^"bc14_pa_r1_fall"^8^0^2^0^-1^0
3749^"bc14_pa_r2_rise"^8^0^2^0^-1^0
3750^"bc14_pa_r2_fall"^8^0^2^0^-1^0
3751^"bc14_pa_r3_rise"^8^0^2^0^-1^0
3752^"bc14_pa_r3_fall"^8^0^2^0^-1^0
3753^"bc14_hdet_off"^8^0^2^0^-1^0
3754^"bc14_hdet_spn"^8^0^2^0^-1^0
3755^"bc14_exp_hdet_vs_agc"^8^0^2^0^-1^0
3756^"bc14_enc_btf"^32^0^6^0^-1^0
3757^"bc14_vco_coarse_tune_table"^8^0^2^0^-1^0
3758^"vco_coarse_tune_2"^8^0^2^0^-1^0
3759^"bc14_p1_rise_fall_off"^8^0^2^0^-1^0
3760^"bc14_hdr_p1_rise_fall_off"^8^0^2^0^1730^0
3761^"c0_bc14_tx_cal_chan"^16^0^4^0^-1^0
3762^"c0_bc14_rx_cal_chan"^16^0^4^0^-1^0
3763^"value"^8^0^2^0^3245^0
3764^"c0_bc14_lna_1_offset"^16^0^3^0^-1^0
3765^"c0_bc14_lna_2_offset"^16^0^3^0^-1^0
3766^"c0_bc14_lna_3_offset"^16^0^3^0^-1^0
3767^"c0_bc14_lna_4_offset"^16^0^3^0^-1^0
3768^"c0_bc14_lna_1_offset_vs_freq"^8^0^1^0^-1^0
3769^"co_bc14_lna_2_offset_vs_freq"^8^0^1^0^-1^0
3770^"c0_bc14_lna_3_offset_vs_freq"^8^0^1^0^-1^0
3771^"c0_bc14_lna_4_offset_vs_freq"^8^0^1^0^-1^0
3772^"c0_bc14_im2_i_value"^8^0^2^0^-1^0
3773^"c0_bc14_im2_q_value"^8^0^2^0^-1^0
3774^"c0_bc14_vga_gain_offset"^16^0^3^0^-1^0
3775^"c0_bc14_vga_gain_offset_vs_freq"^8^0^1^0^-1^0
3776^"c0_bc14_im2_transconductor_value"^8^0^2^0^-1^0
3777^"c0_bc14_lna_1_rise"^8^0^1^0^-1^0
3778^"c0_bc14_lna_1_fall"^8^0^1^0^-1^0
3779^"c0_bc14_lna_2_rise"^8^0^1^0^-1^0
3780^"c0_bc14_lna_2_fall"^8^0^1^0^-1^0
3781^"c0_bc14_lna_3_rise"^8^0^1^0^-1^0
3782^"c0_bc14_lna_3_fall"^8^0^1^0^-1^0
3783^"c0_bc14_lna_4_rise"^8^0^1^0^-1^0
3784^"c0_bc14_lna_4_fall"^8^0^1^0^-1^0
3785^"c0_bc14_im_level1"^8^0^2^0^-1^0
3786^"c0_bc14_im_level2"^8^0^2^0^-1^0
3787^"c0_bc14_im_level3"^8^0^2^0^-1^0
3788^"c0_bc14_im_level4"^8^0^2^0^-1^0
3789^"c1_bc14_tx_cal_chan"^16^0^4^0^-1^0
3790^"c1_bc14_rx_cal_chan"^16^0^4^0^-1^0
3791^"c1_bc14_lna_1_offset_vs_freq"^8^0^1^0^-1^0
3792^"c1_bc14_lna_2_offset_vs_freq"^8^0^1^0^-1^0
3793^"c1_bc14_lna_3_offset_vs_freq"^8^0^1^0^-1^0
3794^"c1_bc14_lna_4_offset_vs_freq"^8^0^1^0^-1^0
3795^"c1_bc14_lna_1_offset"^16^0^3^0^-1^0
3796^"c1_bc14_lna_2_offset"^16^0^3^0^-1^0
3797^"c1_bc14_lna_3_offset"^16^0^3^0^-1^0
3798^"c1_bc14_lna_4_offset"^16^0^3^0^-1^0
3799^"c1_bc14_im2_i_value"^8^0^2^0^-1^0
3800^"c1_bc14_im2_q_value"^8^0^2^0^-1^0
3801^"c1_bc14_vga_gain_offset"^16^0^3^0^-1^0
3802^"c1_bc14_vga_gain_offset_vs_freq"^8^0^1^0^-1^0
3803^"c1_bc14_im2_transconductor_value"^8^0^2^0^-1^0
3804^"c1_bc14_lna_1_rise"^8^0^1^0^-1^0
3805^"c1_bc14_lna_1_fall"^8^0^1^0^-1^0
3806^"c1_bc14_lna_2_rise"^8^0^1^0^-1^0
3807^"c1_bc14_lna_2_fall"^8^0^1^0^-1^0
3808^"c1_bc14_lna_3_rise"^8^0^1^0^-1^0
3809^"c1_bc14_lna_3_fall"^8^0^1^0^-1^0
3810^"c1_bc14_lna_4_rise"^8^0^1^0^-1^0
3811^"c1_bc14_lna_4_fall"^8^0^1^0^-1^0
3812^"c1_bc14_im_level1"^8^0^2^0^-1^0
3813^"c1_bc14_im_level2"^8^0^2^0^-1^0
3814^"c1_bc14_im_level3"^8^0^2^0^-1^0
3815^"c1_bc14_im_level4"^8^0^2^0^-1^0
3816^"c1_bc14_vco_coarse_tune_table"^8^0^2^0^-1^0
3817^"bc14_ant_quality"^16^0^4^0^-1^0
3818^"bc14_pa_dvs_voltage"^16^0^4^0^-1^0
3819^"rf_rx_agc_lpm_rise"^8^0^1^0^-1^0
3820^"rf_rx_agc_lpm_fall"^8^0^1^0^-1^0
3821^"rf_rx_agc_lpm_rise"^8^0^1^0^-1^0
3822^"rf_rx_agc_lpm_fall"^8^0^1^0^-1^0
3823^"i"^8^0^2^0^-1^0
3824^"q"^8^0^2^0^-1^0
3825^"transconductor"^8^0^2^0^-1^0
3826^"i"^8^0^2^0^-1^0
3827^"q"^8^0^2^0^-1^0
3828^"transconductor"^8^0^2^0^-1^0
3829^"intelliceiver_cal"^8^0^2^0^-1^0
3830^"intelliceiver_detector_offset_vs_gain"^8^0^1^0^3249^0
3831^"value"^8^0^2^0^3245^0
3832^"sys_variant_name"^8^0^2^0^-1^0
3833^"set_ssaver_auto_keylock"^8^0^0^0^3289^0
3834^"dtm_feature_support"^8^0^0^0^-1^0
3835^"dtm_multislot_class"^8^0^2^0^-1^0
3836^"eda_feature_support"^8^0^0^0^-1^0
3837^"MF_MRU_CHAN"^16^0^4^0^-1^0
3838^"srch_dbg_mask"^64^0^8^1^3291^0
3839^"stride_active"^8^0^0^0^-1^0
3840^"ddtm_pref"^16^2^20137^0^-1^0
3841^"ddtm_act"^16^2^20138^0^-1^0
3842^"num_srv_opt"^16^0^4^0^3317^0
3843^"srv_opt_list"^16^0^4^0^3318^0
3844^"version"^16^0^4^0^3336^0
3845^"count"^16^0^4^0^3334^0
3846^"items"^32^0^6^0^3330^0
3847^"voip_qos_evdo_sip_profile_id"^16^0^4^0^3333^0
3848^"voip_qos_evdo_rtp_profile_id"^16^0^4^0^3332^0
3849^"voip_qos_evdo_dscp"^16^0^4^0^3333^0
3850^"voip_dtx_enabled"^8^0^0^0^3335^0
3851^"MF_AFC_INNER_LOOP_GAIN"^8^0^2^0^-1^0
3852^"MF_AFC_INIT_FREQ_OFFSET"^16^0^4^0^-1^0
3853^"MF_C0_IM2_I_VALUE"^8^0^2^0^-1^0
3854^"MF_C0_IM2_Q_VALUE"^8^0^2^0^-1^0
3855^"MF_C0_IM2_TRANSCONDUCTOR_VALUE"^8^0^2^0^-1^0
3856^"MF_C1_IM2_I_VALUE"^8^0^2^0^-1^0
3857^"MF_C1_IM2_Q_VALUE"^8^0^2^0^-1^0
3858^"MF_C1_IM2_TRANSCONDUCTOR_VALUE"^8^0^2^0^-1^0
3859^"wcdma_900_im_level_3"^16^0^3^0^-1^0
3860^"rc_rise_edge"^32^0^6^0^-1^0
3861^"rc_false_rise"^32^0^6^0^-1^0
3862^"rc_fall"^32^0^6^0^-1^0
3863^"rc_after_fall"^32^0^6^0^-1^0
3864^"hc_false_rise"^32^0^6^0^-1^0
3865^"hc_flat"^32^0^6^0^-1^0
3866^"hc_fall"^32^0^6^0^-1^0
3867^"ic_flat"^32^0^6^0^-1^0
3868^"ic_after_fall"^32^0^6^0^-1^0
3869^"sw_corr"^32^0^6^0^-1^0
3870^"spare_1"^32^0^6^0^-1^0
3871^"spare_2"^32^0^6^0^-1^0
3872^"wcdma_rrc_version"^8^0^2^0^-1^0
3873^"wcdma_900_vga_gain_offset"^16^0^3^0^-1^0
3874^"wcdma_900_vga_gain_offset_vs_freq"^8^0^1^0^-1^0
3875^"wcdma_900_vga_gain_offset_vs_temp"^8^0^1^0^-1^0
3876^"wcdma_900_lna_range_rise_2"^16^0^3^0^-1^0
3877^"wcdma_900_lna_range_rise_3"^16^0^3^0^-1^0
3878^"wcdma_900_lna_range_fall_2"^16^0^3^0^-1^0
3879^"wcdma_900_lna_range_fall_3"^16^0^3^0^-1^0
3880^"wcdma_900_im_level_2"^16^0^3^0^-1^0
3881^"wcdma_900_lna_range_offset_2"^16^0^3^0^-1^0
3882^"wcdma_900_lna_range_offset_3"^16^0^3^0^-1^0
3883^"wcdma_900_lna_offset_vs_freq_2"^8^0^1^0^-1^0
3884^"wcdma_900_lna_offset_vs_freq_3"^8^0^1^0^-1^0
3885^"wcdma_900_im2_i_value"^8^0^2^0^-1^0
3886^"wcdma_900_im2_q_value"^8^0^2^0^-1^0
3887^"wcdma_900_im2_transconductor_value"^8^0^2^0^-1^0
3888^"wcdma_900_rx_agc_min_2"^16^0^3^0^-1^0
3889^"wcdma_900_rx_agc_min_3"^16^0^3^0^-1^0
3890^"wcdma_900_max_tx_power"^8^0^1^0^-1^0
3891^"wcdma_900_out_of_service_thresh"^16^0^3^0^-1^0
3892^"wcdma_900_lna_range_rise"^16^0^3^0^-1^0
3893^"wcdma_900_lna_range_fall"^16^0^3^0^-1^0
3894^"wcdma_900_im_level"^16^0^3^0^-1^0
3895^"wcdma_900_nonbypass_timer"^8^0^2^0^-1^0
3896^"wcdma_900_bypass_timer"^16^0^4^0^-1^0
3897^"wcdma_900_lna_range_offset"^16^0^3^0^-1^0
3898^"wcdma_900_lna_offset_vs_freq"^8^0^1^0^-1^0
3899^"wcdma_900_rx_agc_min"^16^0^3^0^-1^0
3900^"wcdma_900_rx_agc_max"^16^0^3^0^-1^0
3901^"wcdma_900_agc_phase_offset"^8^0^2^0^-1^0
3902^"wcdma_900_tx_lin_master_0"^16^0^4^0^-1^0
3903^"wcdma_900_tx_lin_master_1"^16^0^4^0^-1^0
3904^"wcdma_900_tx_comp_vs_freq_0"^8^0^1^0^-1^0
3905^"wcdma_900_tx_comp_vs_freq_1"^8^0^1^0^-1^0
3906^"wcdma_900_tx_lin_vs_temp_0"^8^0^1^0^-1^0
3907^"wcdma_900_tx_lin_vs_temp_1"^8^0^1^0^-1^0
3908^"wcdma_900_tx_slp_vs_temp_0"^8^0^1^0^-1^0
3909^"wcdma_900_tx_slp_vs_temp_1"^8^0^1^0^-1^0
3910^"wcdma_900_r1_rise"^16^0^4^0^-1^0
3911^"wcdma_900_r1_fall"^16^0^4^0^-1^0
3912^"wcdma_900_tx_lim_vs_temp"^8^0^2^0^-1^0
3913^"wcdma_900_tx_lim_vs_freq"^16^0^3^0^-1^0
3914^"wcdma_900_adj_factor"^8^0^2^0^-1^0
3915^"wcdma_900_exp_hdet_vs_agc"^8^0^2^0^-1^0
3916^"wcdma_900_hdet_off"^8^0^2^0^-1^0
3917^"wcdma_900_hdet_spn"^8^0^2^0^-1^0
3918^"wcdma_900_enc_btf"^32^0^6^0^-1^0
3919^"wcdma_900_agc_pa_on_rise_delay"^16^0^4^0^-1^0
3920^"wcdma_900_agc_pa_on_fall_delay"^16^0^4^0^-1^0
3921^"wcdma_900_agc_tx_on_rise_delay"^16^0^4^0^-1^0
3922^"wcdma_900_agc_tx_on_fall_delay"^16^0^4^0^-1^0
3923^"wcdma_900_agc_update_tx_agc_time"^16^0^4^0^-1^0
3924^"wcdma_900_prach_r1_rise"^16^0^3^0^-1^0
3925^"wcdma_900_prach_r1_fall"^16^0^3^0^-1^0
3926^"wcdma_900_tx_cal_chan"^16^0^3^0^-1^0
3927^"wcdma_900_rx_cal_chan"^16^0^3^0^-1^0
3928^"wcdma_900_tx_lin_master_2"^16^0^4^0^-1^0
3929^"wcdma_900_tx_lin_master_3"^16^0^4^0^-1^0
3930^"wcdma_900_tx_comp_vs_freq_2"^8^0^1^0^-1^0
3931^"wcdma_900_tx_comp_vs_freq_3"^8^0^1^0^-1^0
3932^"wcdma_900_tx_lin_vs_temp_2"^8^0^1^0^-1^0
3933^"wcdma_900_tx_lin_vs_temp_3"^8^0^1^0^-1^0
3934^"wcdma_900_tx_slp_vs_temp_2"^8^0^2^0^-1^0
3935^"wcdma_900_tx_slp_vs_temp_3"^8^0^1^0^-1^0
3936^"wcdma_900_r2_rise"^16^0^4^0^-1^0
3937^"wcdma_900_r2_fall"^16^0^4^0^-1^0
3938^"wcdma_900_r3_rise"^16^0^4^0^-1^0
3939^"wcdma_900_r3_fall"^16^0^4^0^-1^0
3940^"wcdma_900_pa_compensate_up_r2"^16^0^3^0^-1^0
3941^"wcdma_900_pa_compensate_down_r2"^16^0^3^0^-1^0
3942^"wcdma_900_pa_compensate_up_r3"^16^0^3^0^-1^0
3943^"wcdma_900_pa_compensate_down_r3"^16^0^3^0^-1^0
3944^"wcdma_900_tx_rot_angle_pa_state_00"^16^0^4^0^-1^0
3945^"wcdma_900_tx_rot_angle_pa_state_01"^16^0^4^0^-1^0
3946^"wcdma_900_tx_rot_angle_pa_state_10"^16^0^4^0^-1^0
3947^"wcdma_900_tx_rot_angle_pa_state_11"^16^0^4^0^-1^0
3948^"wcdma_900_prach_r2_rise_offset"^16^0^3^0^-1^0
3949^"wcdma_900_prach_r2_fall_offset"^16^0^3^0^-1^0
3950^"wcdma_900_prach_r3_rise_offset"^16^0^3^0^-1^0
3951^"wcdma_900_prach_r3_fall_offset"^16^0^3^0^-1^0
3952^"wcdma_900_pa_range_map"^8^0^1^0^-1^0
3953^"wcdma_900_dch_agc_update_tx_agc_time"^16^0^3^0^-1^0
3954^"wcdma_900_agc_tx_adj_pdm_delay"^16^0^3^0^-1^0
3955^"wcdma_900_utran_tx_lim_vs_temp_offset"^16^0^3^0^-1^0
3956^"wcdma_900_pa_gain_up_time"^16^0^3^0^-1^0
3957^"wcdma_900_pa_gain_down_time"^16^0^3^0^-1^0
3958^"wcdma_900_pa_compensate_up"^16^0^3^0^-1^0
3959^"wcdma_900_pa_compensate_down"^16^0^3^0^-1^0
3960^"wcdma_900_rx_delay"^16^0^3^0^-1^0
3961^"wcdma_900_pa_range_for_dvs"^16^0^4^0^-1^0
3962^"wcdma_900_pa_compensate_up_with_dvs"^16^0^3^0^-1^0
3963^"wcdma_900_pa_compensate_dn_with_dvs"^16^0^3^0^-1^0
3964^"wcdma_900_max_pwr_backoff_voltages"^8^0^2^0^-1^0
3965^"wcdma_900_max_pwr_backoff_volt1"^16^0^3^0^-1^0
3966^"wcdma_900_max_pwr_backoff_volt2"^16^0^3^0^-1^0
3967^"wcdma_900_max_pwr_backoff_volt3"^16^0^3^0^-1^0
3968^"wcdma_900_hs_r1_rise"^16^0^3^0^-1^0
3969^"wcdma_900_hs_r1_fall"^16^0^3^0^-1^0
3970^"wcdma_900_hs_r2_rise"^16^0^3^0^-1^0
3971^"wcdma_900_hs_r2_fall"^16^0^3^0^-1^0
3972^"wcdma_900_hs_r3_rise"^16^0^3^0^-1^0
3973^"wcdma_900_hs_r3_fall"^16^0^3^0^-1^0
3974^"rfr_vco_coarse_tuning_900"^8^0^2^0^-1^0
3975^"plmn_name"^8^0^2^0^3395^0
3976^"cbs_max_msgs_per_topic"^16^0^4^0^3398^0
3977^"camera_type"^8^0^2^0^3406^0
3978^"mask"^8^0^2^0^-1^0
3979^"dqos_supported"^8^0^0^0^3399^0
3980^"use_security"^8^0^2^0^3403^0
3981^"c1_wcdma_2100_vga_gain_offset"^16^0^3^0^-1^0
3982^"c1_wcdma_2100_lna_range_rise"^16^0^3^0^-1^0
3983^"c1_wcdma_2100_lna_range_fall"^16^0^3^0^-1^0
3984^"c1_wcdma_2100_im_level"^16^0^3^0^-1^0
3985^"c1_wcdma_2100_nonbypass_timer"^8^0^2^0^-1^0
3986^"c1_wcdma_2100_bypass_timer"^16^0^4^0^-1^0
3987^"c1_wcdma_2100_lna_range_offset"^16^0^3^0^-1^0
3988^"c1_wcdma_2100_lna_offset_vs_freq"^8^0^1^0^-1^0
3989^"c1_wcdma_2100_vga_gain_offset_vs_freq"^8^0^1^0^-1^0
3990^"c1_wcdma_2100_vga_gain_offset_vs_temp"^8^0^1^0^-1^0
3991^"c1_wcdma_2100_lna_range_rise_2"^16^0^3^0^-1^0
3992^"c1_wcdma_2100_lna_range_rise_3"^16^0^3^0^-1^0
3993^"c1_wcdma_2100_lna_range_rise_4"^16^0^3^0^-1^0
3994^"c1_wcdma_2100_lna_range_fall_2"^16^0^3^0^-1^0
3995^"c1_wcdma_2100_lna_range_fall_3"^16^0^3^0^-1^0
3996^"c1_wcdma_2100_lna_range_fall_4"^16^0^3^0^-1^0
3997^"c1_wcdma_2100_im_level_2"^16^0^3^0^-1^0
3998^"c1_wcdma_2100_im_level_3"^16^0^3^0^-1^0
3999^"c1_wcdma_2100_im_level_4"^16^0^3^0^-1^0
4000^"c1_wcdma_2100_lna_range_offset_2"^16^0^3^0^-1^0
4001^"c1_wcdma_2100_lna_range_offset_3"^16^0^3^0^-1^0
4002^"c1_wcdma_2100_lna_range_offset_4"^16^0^3^0^-1^0
4003^"c1_wcdma_2100_lna_offset_vs_freq_2"^8^0^1^0^-1^0
4004^"c1_wcdma_2100_lna_offset_vs_freq_3"^8^0^1^0^-1^0
4005^"c1_wcdma_2100_lna_offset_vs_freq_4"^8^0^1^0^-1^0
4006^"c1_wcdma_2100_im2_i_value"^8^0^2^0^-1^0
4007^"c1_wcdma_2100_im2_q_value"^8^0^2^0^-1^0
4008^"c1_wcdma_2100_im2_transconductor_value"^8^0^2^0^-1^0
4009^"c1_wcdma_2100_rx_cal_chan"^16^0^4^0^-1^0
4010^"c1_rf_antsel_umts_2100"^8^0^2^0^-1^0
4011^"c1_wcdma_1900_vga_gain_offset"^16^0^3^0^-1^0
4012^"c1_wcdma_1900_vga_gain_offset_vs_freq"^8^0^1^0^-1^0
4013^"c1_wcdma_1900_vga_gain_offset_vs_temp"^8^0^1^0^-1^0
4014^"c1_wcdma_1900_lna_range_rise"^16^0^3^0^-1^0
4015^"c1_wcdma_1900_lna_range_rise_2"^16^0^3^0^-1^0
4016^"c1_wcdma_1900_lna_range_rise_3"^16^0^3^0^-1^0
4017^"c1_wcdma_1900_lna_range_rise_4"^16^0^3^0^-1^0
4018^"c1_wcdma_1900_lna_range_fall"^16^0^3^0^-1^0
4019^"c1_wcdma_1900_lna_range_fall_2"^16^0^3^0^-1^0
4020^"c1_wcdma_1900_lna_range_fall_3"^16^0^3^0^-1^0
4021^"c1_wcdma_1900_lna_range_fall_4"^16^0^3^0^-1^0
4022^"c1_wcdma_1900_im_level"^16^0^3^0^-1^0
4023^"c1_wcdma_1900_im_level_2"^16^0^3^0^-1^0
4024^"c1_wcdma_1900_im_level_3"^16^0^3^0^-1^0
4025^"c1_wcdma_1900_im_level_4"^16^0^3^0^-1^0
4026^"c1_wcdma_1900_lna_range_offset_2"^16^0^3^0^-1^0
4027^"c1_wcdma_1900_lna_range_offset_3"^16^0^3^0^-1^0
4028^"c1_wcdma_1900_lna_range_offset_4"^16^0^3^0^-1^0
4029^"c1_wcdma_1900_lna_offset_vs_freq_2"^8^0^1^0^-1^0
4030^"c1_wcdma_1900_lna_offset_vs_freq_3"^8^0^1^0^-1^0
4031^"c1_wcdma_1900_lna_offset_vs_freq_4"^8^0^1^0^-1^0
4032^"c1_wcdma_1900_im2_i_value"^8^0^2^0^-1^0
4033^"c1_wcdma_1900_im2_q_value"^8^0^2^0^-1^0
4034^"c1_wcdma_1900_im2_transconductor_value"^8^0^2^0^-1^0
4035^"c1_wcdma_1900_nonbypass_timer"^8^0^2^0^-1^0
4036^"c1_wcdma_1900_bypass_timer"^16^0^4^0^-1^0
4037^"c1_wcdma_1900_lna_range_offset"^16^0^3^0^-1^0
4038^"c1_wcdma_1900_lna_offset_vs_freq"^8^0^1^0^-1^0
4039^"c1_wcdma_1900_rx_cal_chan"^16^0^4^0^-1^0
4040^"c1_rf_antsel_umts_1900"^8^0^2^0^-1^0
4041^"c1_wcdma_800_vga_gain_offset"^16^0^3^0^-1^0
4042^"c1_wcdma_800_vga_gain_offset_vs_freq"^8^0^1^0^-1^0
4043^"c1_wcdma_800_vga_gain_offset_vs_temp"^8^0^1^0^-1^0
4044^"c1_wcdma_800_lna_range_rise"^16^0^3^0^-1^0
4045^"c1_wcdma_800_lna_range_rise_2"^16^0^4^0^-1^0
4046^"c1_wcdma_800_lna_range_rise_3"^16^0^3^0^-1^0
4047^"c1_wcdma_800_lna_range_rise_4"^16^0^3^0^-1^0
4048^"c1_wcdma_800_lna_range_fall"^16^0^3^0^-1^0
4049^"c1_wcdma_800_lna_range_fall_2"^16^0^3^0^-1^0
4050^"c1_wcdma_800_lna_range_fall_3"^16^0^3^0^-1^0
4051^"c1_wcdma_800_lna_range_fall_4"^16^0^3^0^-1^0
4052^"c1_wcdma_800_im_level"^16^0^3^0^-1^0
4053^"c1_wcdma_800_im_level_2"^16^0^3^0^-1^0
4054^"c1_wcdma_800_im_level_3"^16^0^3^0^-1^0
4055^"c1_wcdma_800_im_level_4"^16^0^3^0^-1^0
4056^"c1_wcdma_800_lna_range_offset"^16^0^3^0^-1^0
4057^"c1_wcdma_800_lna_range_offset_2"^16^0^3^0^-1^0
4058^"c1_wcdma_800_lna_range_offset_3"^16^0^3^0^-1^0
4059^"c1_wcdma_800_lna_range_offset_4"^16^0^3^0^-1^0
4060^"c1_wcdma_800_lna_offset_vs_freq"^8^0^1^0^-1^0
4061^"c1_wcdma_800_lna_offset_vs_freq_2"^8^0^1^0^-1^0
4062^"c1_wcdma_800_lna_offset_vs_freq_3"^8^0^1^0^-1^0
4063^"c1_wcdma_800_lna_offset_vs_freq_4"^8^0^1^0^-1^0
4064^"c1_wcdma_800_im2_i_value"^8^0^2^0^-1^0
4065^"c1_wcdma_800_im2_q_value"^8^0^2^0^-1^0
4066^"c1_wcdma_800_im2_transconductor_value"^8^0^2^0^-1^0
4067^"c1_wcdma_800_nonbypass_timer"^8^0^2^0^-1^0
4068^"c1_wcdma_800_bypass_timer"^16^0^4^0^-1^0
4069^"c1_wcdma_800_rx_cal_chan"^16^0^4^0^-1^0
4070^"c1_rf_antsel_umts_800"^8^0^2^0^-1^0
4071^"rfr_vco_coarse_tuning_1900"^8^0^2^0^-1^0
4072^"rfr_c0_c1_delay"^8^0^1^0^-1^0
4073^"wcdma_rx_diversity_ctrl"^8^0^2^0^-1^0
4074^"wcdma_equalizer_ctrl"^8^0^2^0^-1^0
4075^"offset"^16^0^3^0^3265^0
4076^"slope"^8^0^2^0^3273^0
4077^"nv_cdma_tx_lin_vs_temp"^8^0^1^0^-1^0
4078^"nv_cdma_tx_slp_vs_temp"^8^0^1^0^-1^0
4079^"nv_cdma_tx_comp_vs_freq"^8^0^1^0^-1^0
4080^"bc11_gps1_rf_delay"^16^0^4^0^-1^0
4081^"bc11_tx_lim_vs_temp"^8^0^2^0^-1^0
4082^"bc11_tx_lim_vs_freq"^8^0^1^0^-1^0
4083^"bc11_pa_r1_rise"^8^0^2^0^-1^0
4084^"bc11_pa_r1_fall"^8^0^2^0^-1^0
4085^"bc11_pa_r2_rise"^8^0^2^0^-1^0
4086^"bc11_pa_r2_fall"^8^0^2^0^-1^0
4087^"bc11_pa_r3_rise"^8^0^2^0^-1^0
4088^"bc11_pa_r3_fall"^8^0^2^0^-1^0
4089^"bc11_hdet_off"^8^0^2^0^-1^0
4090^"bc11_hdet_spn"^8^0^2^0^-1^0
4091^"bc11_exp_hdet_vs_agc"^8^0^2^0^-1^0
4092^"bc11_enc_btf"^32^0^6^0^-1^0
4093^"bc11_vco_coarse_tune_table"^8^0^2^0^-1^0
4094^"bc11_p1_rise_fall_off"^8^0^2^0^-1^0
4095^"c0_bc11_tx_cal_chan"^16^0^4^0^-1^0
4096^"c0_bc11_rx_cal_chan"^16^0^4^0^-1^0
4097^"c0_bc11_lna_1_offset_vs_freq"^8^0^1^0^-1^0
4098^"c0_bc11_lna_2_offset_vs_freq"^8^0^1^0^-1^0
4099^"c0_bc11_lna_3_offset_vs_freq"^8^0^1^0^-1^0
4100^"c0_bc11_lna_4_offset_vs_freq"^8^0^1^0^-1^0
4101^"c0_bc11_lna_1_offset"^16^0^3^0^-1^0
4102^"c0_bc11_lna_2_offset"^16^0^3^0^-1^0
4103^"c0_bc11_lna_3_offset"^16^0^3^0^-1^0
4104^"c0_bc11_lna_4_offset"^16^0^3^0^-1^0
4105^"c0_bc11_im2_i_value"^8^0^2^0^-1^0
4106^"c0_bc11_im2_q_value"^8^0^2^0^-1^0
4107^"c0_bc11_vga_gain_offset"^16^0^3^0^-1^0
4108^"c0_bc11_vga_gain_offset_vs_freq"^8^0^1^0^-1^0
4109^"c0_bc11_im2_transconductor_value"^8^0^2^0^-1^0
4110^"c0_bc11_lna_1_rise"^8^0^1^0^-1^0
4111^"c0_bc11_lna_1_fall"^8^0^1^0^-1^0
4112^"c0_bc11_lna_2_rise"^8^0^1^0^-1^0
4113^"c0_bc11_lna_2_fall"^8^0^1^0^-1^0
4114^"c0_bc11_lna_3_rise"^8^0^1^0^-1^0
4115^"c0_bc11_lna_3_fall"^8^0^1^0^-1^0
4116^"c0_bc11_lna_4_rise"^8^0^1^0^-1^0
4117^"c0_bc11_lna_4_fall"^8^0^1^0^-1^0
4118^"c0_bc11_im_level1"^8^0^2^0^-1^0
4119^"c0_bc11_im_level2"^8^0^2^0^-1^0
4120^"c0_bc11_im_level3"^8^0^2^0^-1^0
4121^"c0_bc11_im_level4"^8^0^2^0^-1^0
4122^"c1_bc11_tx_cal_chan"^16^0^4^0^-1^0
4123^"c1_bc11_rx_cal_chan"^16^0^4^0^-1^0
4124^"c1_bc11_lna_1_offset_vs_freq"^8^0^1^0^-1^0
4125^"c1_bc11_lna_2_offset_vs_freq"^8^0^1^0^-1^0
4126^"c1_bc11_lna_3_offset_vs_freq"^8^0^1^0^-1^0
4127^"c1_bc11_lna_4_offset_vs_freq"^8^0^1^0^-1^0
4128^"c1_bc11_lna_1_offset"^16^0^3^0^-1^0
4129^"c1_bc11_lna_2_offset"^16^0^3^0^-1^0
4130^"c1_bc11_lna_3_offset"^16^0^3^0^-1^0
4131^"c1_bc11_lna_4_offset"^16^0^3^0^-1^0
4132^"c1_bc11_im2_i_value"^8^0^2^0^-1^0
4133^"c1_bc11_im2_q_value"^8^0^2^0^-1^0
4134^"c1_bc11_vga_gain_offset"^16^0^3^0^-1^0
4135^"c1_bc11_vga_gain_offset_vs_freq"^8^0^1^0^-1^0
4136^"c1_bc11_im2_transconductor_value"^8^0^2^0^-1^0
4137^"c1_bc11_lna_1_rise"^8^0^1^0^-1^0
4138^"c1_bc11_lna_1_fall"^8^0^1^0^-1^0
4139^"c1_bc11_lna_2_rise"^8^0^1^0^-1^0
4140^"c1_bc11_lna_2_fall"^8^0^1^0^-1^0
4141^"c1_bc11_lna_3_rise"^8^0^1^0^-1^0
4142^"c1_bc11_lna_3_fall"^8^0^1^0^-1^0
4143^"c1_bc11_lna_4_rise"^8^0^1^0^-1^0
4144^"c1_bc11_lna_4_fall"^8^0^1^0^-1^0
4145^"c1_bc11_im_level1"^8^0^2^0^-1^0
4146^"c1_bc11_im_level2"^8^0^2^0^-1^0
4147^"c1_bc11_im_level3"^8^0^2^0^-1^0
4148^"c1_bc11_im_level4"^8^0^2^0^-1^0
4149^"vco_coarse_tune_2"^8^0^2^0^-1^0
4150^"bc11_hdr_p1_rise_fall_off"^8^0^2^0^1730^0
4151^"value"^8^0^2^0^2594^0
4152^"value"^8^0^2^0^2594^0
4153^"bc11_ant_quality"^16^0^4^0^-1^0
4154^"i"^8^0^2^0^-1^0
4155^"q"^8^0^2^0^-1^0
4156^"transconductor"^8^0^2^0^-1^0
4157^"intelliceiver_cal"^8^0^2^0^-1^0
4158^"rf_rx_agc_lpm_rise"^8^0^1^0^-1^0
4159^"rf_rx_agc_lpm_fall"^8^0^1^0^-1^0
4160^"intelliceiver_detector_offsets_vs_gain"^8^0^1^0^3400^0
4161^"bc11_pa_dvs_voltage"^16^0^4^0^-1^0
4162^"c1_bc11_vco_coarse_tune_table"^8^0^2^0^-1^0
4163^"voip_wlan_prfrd_codec"^16^0^4^0^3475^0
4164^"voip_evdo_prfrd_codec"^16^0^4^0^3474^0
4165^"wcdma_pa_comp_up_vs_freq"^16^0^3^0^-1^0
4166^"wcdma_pa_comp_down_vs_freq"^16^0^3^0^-1^0
4167^"wcdma_pa_comp_up_r2_vs_freq"^16^0^3^0^3519^0
4168^"wcdma_pa_comp_down_r2_vs_freq"^16^0^3^0^3517^0
4169^"wcdma_pa_comp_up_r3_vs_freq"^16^0^3^0^3523^0
4170^"wcdma_pa_comp_down_r3_vs_freq"^16^0^3^0^3521^0
4171^"wcdma_800_pa_comp_up_vs_freq"^16^0^3^0^3528^0
4172^"wcdma_800_pa_comp_down_vs_freq"^16^0^3^0^3527^0
4173^"wcdma_800_pa_comp_up_r2_vs_freq"^16^0^3^0^3520^0
4174^"wcdma_800_pa_comp_down_r2_vs_freq"^16^0^3^0^3518^0
4175^"wcdma_800_pa_comp_up_r3_vs_freq"^16^0^3^0^3524^0
4176^"wcdma_800_pa_comp_down_r3_vs_freq"^16^0^3^0^3522^0
4177^"wcdma_1900_pa_comp_up_vs_freq"^16^0^3^0^3528^0
4178^"wcdma_1900_pa_comp_down_vs_freq"^16^0^3^0^3527^0
4179^"wcdma_1900_pa_comp_up_r2_vs_freq"^16^0^3^0^3520^0
4180^"wcdma_1900_pa_comp_down_r2_vs_freq"^16^0^3^0^3518^0
4181^"wcdma_1900_pa_comp_up_r3_vs_freq"^16^0^3^0^3524^0
4182^"wcdma_1900_pa_comp_down_r3_vs_freq"^16^0^3^0^3522^0
4183^"wcdma_900_pa_comp_up_vs_freq"^16^0^3^0^3528^0
4184^"wcdma_900_pa_comp_down_vs_freq"^16^0^3^0^3527^0
4185^"wcdma_900_pa_comp_up_r2_vs_freq"^16^0^3^0^3520^0
4186^"wcdma_900_pa_comp_down_r2_vs_freq"^16^0^3^0^3518^0
4187^"wcdma_900_pa_comp_up_r3_vs_freq"^16^0^3^0^3524^0
4188^"wcdma_900_pa_comp_down_r3_vs_freq"^16^0^3^0^3522^0
4189^"wcdma_tx_pdm_lin_0"^16^0^4^0^3531^0
4190^"wcdma_tx_pdm_lin_1"^16^0^4^0^3532^0
4191^"wcdma_tx_pdm_lin_2"^16^0^4^0^3533^0
4192^"wcdma_tx_pdm_lin_3"^16^0^4^0^3534^0
4193^"wcdma_800_tx_pdm_lin_0"^16^0^4^0^3531^0
4194^"wcdma_800_tx_pdm_lin_1"^16^0^4^0^3532^0
4195^"wcdma_800_tx_pdm_lin_2"^16^0^4^0^3533^0
4196^"wcdma_800_tx_pdm_lin_3"^16^0^4^0^3534^0
4197^"wcdma_1900_tx_pdm_lin_0"^16^0^4^0^3531^0
4198^"wcdma_1900_tx_pdm_lin_1"^16^0^4^0^3532^0
4199^"wcdma_1900_tx_pdm_lin_2"^16^0^4^0^3533^0
4200^"wcdma_1900_tx_pdm_lin_3"^16^0^4^0^3534^0
4201^"wcdma_900_tx_pdm_lin_0"^16^0^4^0^3531^0
4202^"wcdma_900_tx_pdm_lin_1"^16^0^4^0^3532^0
4203^"wcdma_900_tx_pdm_lin_2"^16^0^4^0^3533^0
4204^"wcdma_900_tx_pdm_lin_3"^16^0^4^0^3534^0
4205^"wcdma_1800_pa_comp_up_vs_freq"^16^0^3^0^3528^0
4206^"wcdma_1800_pa_comp_down_vs_freq"^16^0^3^0^3527^0
4207^"wcdma_1800_pa_comp_up_r2_vs_freq"^16^0^3^0^3520^0
4208^"wcdma_1800_pa_comp_down_r2_vs_freq"^16^0^3^0^3518^0
4209^"wcdma_1800_pa_comp_up_r3_vs_freq"^16^0^3^0^3524^0
4210^"wcdma_1800_pa_comp_down_r3_vs_freq"^16^0^3^0^3522^0
4211^"wcdma_1800_tx_pdm_lin_0"^16^0^4^0^3531^0
4212^"wcdma_1800_tx_pdm_lin_1"^16^0^4^0^3532^0
4213^"wcdma_1800_tx_pdm_lin_2"^16^0^4^0^3533^0
4214^"wcdma_1800_tx_pdm_lin_3"^16^0^4^0^3534^0
4215^"wcdma_bc4_im_level_3"^16^0^3^0^-1^0
4216^"wcdma_bc4_vga_gain_offset"^16^0^3^0^-1^0
4217^"wcdma_bc4_vga_gain_offset_vs_freq"^8^0^1^0^-1^0
4218^"wcdma_bc4_vga_gain_offset_vs_temp"^8^0^1^0^-1^0
4219^"wcdma_bc4_lna_range_rise_2"^16^0^3^0^-1^0
4220^"wcdma_bc4_lna_range_rise_3"^16^0^3^0^-1^0
4221^"wcdma_bc4_lna_range_fall_2"^16^0^3^0^-1^0
4222^"wcdma_bc4_lna_range_fall_3"^16^0^3^0^-1^0
4223^"wcdma_bc4_im_level_2"^16^0^3^0^-1^0
4224^"wcdma_bc4_lna_range_offset_2"^16^0^3^0^-1^0
4225^"wcdma_bc4_lna_range_offset_3"^16^0^3^0^-1^0
4226^"wcdma_bc4_lna_offset_vs_freq_2"^8^0^1^0^-1^0
4227^"wcdma_bc4_lna_offset_vs_freq_3"^8^0^1^0^-1^0
4228^"wcdma_bc4_im2_i_value"^8^0^2^0^-1^0
4229^"wcdma_bc4_im2_q_value"^8^0^2^0^-1^0
4230^"wcdma_bc4_im2_transconductor_value"^8^0^2^0^-1^0
4231^"wcdma_bc4_rx_agc_min_2"^16^0^3^0^-1^0
4232^"wcdma_bc4_rx_agc_min_3"^16^0^3^0^-1^0
4233^"wcdma_bc4_max_tx_power"^8^0^1^0^-1^0
4234^"wcdma_bc4_out_of_service_thresh"^16^0^3^0^-1^0
4235^"wcdma_bc4_lna_range_rise"^16^0^3^0^-1^0
4236^"wcdma_bc4_lna_range_fall"^16^0^3^0^-1^0
4237^"wcdma_bc4_im_level"^16^0^3^0^-1^0
4238^"wcdma_bc4_nonbypass_timer"^8^0^2^0^-1^0
4239^"wcdma_bc4_bypass_timer"^16^0^4^0^-1^0
4240^"wcdma_bc4_lna_range_offset"^16^0^3^0^-1^0
4241^"wcdma_bc4_lna_offset_vs_freq"^8^0^1^0^-1^0
4242^"wcdma_bc4_rx_agc_min"^16^0^3^0^-1^0
4243^"wcdma_bc4_rx_agc_max"^16^0^3^0^-1^0
4244^"wcdma_bc4_agc_phase_offset"^8^0^2^0^-1^0
4245^"wcdma_bc4_tx_lin_master_0"^16^0^4^0^-1^0
4246^"wcdma_bc4_tx_lin_master_1"^16^0^4^0^-1^0
4247^"wcdma_bc4_tx_comp_vs_freq_0"^8^0^1^0^-1^0
4248^"wcdma_bc4_tx_comp_vs_freq_1"^8^0^1^0^-1^0
4249^"wcdma_bc4_tx_lin_vs_temp_0"^8^0^1^0^-1^0
4250^"wcdma_bc4_tx_lin_vs_temp_1"^8^0^1^0^-1^0
4251^"wcdma_bc4_tx_slp_vs_temp_0"^8^0^1^0^-1^0
4252^"wcdma_bc4_tx_slp_vs_temp_1"^8^0^1^0^-1^0
4253^"wcdma_bc4_r1_rise"^16^0^4^0^-1^0
4254^"wcdma_bc4_r1_fall"^16^0^4^0^-1^0
4255^"wcdma_bc4_tx_lim_vs_temp"^8^0^2^0^-1^0
4256^"wcdma_bc4_tx_lim_vs_freq"^16^0^3^0^-1^0
4257^"wcdma_bc4_adj_factor"^8^0^2^0^-1^0
4258^"wcdma_bc4_exp_hdet_vs_agc"^8^0^2^0^-1^0
4259^"wcdma_bc4_hdet_off"^8^0^2^0^-1^0
4260^"wcdma_bc4_hdet_spn"^8^0^2^0^-1^0
4261^"wcdma_bc4_enc_btf"^32^0^6^0^-1^0
4262^"wcdma_bc4_agc_pa_on_rise_delay"^16^0^4^0^-1^0
4263^"wcdma_bc4_agc_pa_on_fall_delay"^16^0^4^0^-1^0
4264^"wcdma_bc4_agc_tx_on_rise_delay"^16^0^4^0^-1^0
4265^"wcdma_bc4_agc_tx_on_fall_delay"^16^0^4^0^-1^0
4266^"wcdma_bc4_agc_update_tx_agc_time"^16^0^4^0^-1^0
4267^"wcdma_bc4_prach_r1_rise"^16^0^3^0^-1^0
4268^"wcdma_bc4_prach_r1_fall"^16^0^3^0^-1^0
4269^"wcdma_bc4_tx_cal_chan"^16^0^3^0^-1^0
4270^"wcdma_bc4_rx_cal_chan"^16^0^3^0^-1^0
4271^"wcdma_bc4_tx_lin_master_2"^16^0^4^0^-1^0
4272^"wcdma_bc4_tx_lin_master_3"^16^0^4^0^-1^0
4273^"wcdma_bc4_tx_comp_vs_freq_2"^8^0^1^0^-1^0
4274^"wcdma_bc4_tx_comp_vs_freq_3"^8^0^1^0^-1^0
4275^"wcdma_bc4_tx_lin_vs_temp_2"^8^0^1^0^-1^0
4276^"wcdma_bc4_tx_lin_vs_temp_3"^8^0^1^0^-1^0
4277^"wcdma_bc4_tx_slp_vs_temp_2"^8^0^2^0^-1^0
4278^"wcdma_bc4_tx_slp_vs_temp_3"^8^0^1^0^-1^0
4279^"wcdma_bc4_r2_rise"^16^0^4^0^-1^0
4280^"wcdma_bc4_r2_fall"^16^0^4^0^-1^0
4281^"wcdma_bc4_r3_rise"^16^0^4^0^-1^0
4282^"wcdma_bc4_r3_fall"^16^0^4^0^-1^0
4283^"wcdma_bc4_pa_compensate_up_r2"^16^0^3^0^-1^0
4284^"wcdma_bc4_pa_compensate_down_r2"^16^0^3^0^-1^0
4285^"wcdma_bc4_pa_compensate_up_r3"^16^0^3^0^-1^0
4286^"wcdma_bc4_pa_compensate_down_r3"^16^0^3^0^-1^0
4287^"wcdma_bc4_tx_rot_angle_pa_state_00"^16^0^4^0^-1^0
4288^"wcdma_bc4_tx_rot_angle_pa_state_01"^16^0^4^0^-1^0
4289^"wcdma_bc4_tx_rot_angle_pa_state_10"^16^0^4^0^-1^0
4290^"wcdma_bc4_tx_rot_angle_pa_state_11"^16^0^4^0^-1^0
4291^"wcdma_bc4_prach_r2_rise_offset"^16^0^3^0^-1^0
4292^"wcdma_bc4_prach_r2_fall_offset"^16^0^3^0^-1^0
4293^"wcdma_bc4_prach_r3_rise_offset"^16^0^3^0^-1^0
4294^"wcdma_bc4_prach_r3_fall_offset"^16^0^3^0^-1^0
4295^"wcdma_bc4_pa_range_map"^8^0^1^0^-1^0
4296^"wcdma_bc4_dch_agc_update_tx_agc_time"^16^0^3^0^-1^0
4297^"wcdma_bc4_agc_tx_adj_pdm_delay"^16^0^3^0^-1^0
4298^"wcdma_bc4_utran_tx_lim_vs_temp_offset"^16^0^3^0^-1^0
4299^"wcdma_bc4_pa_gain_up_time"^16^0^3^0^-1^0
4300^"wcdma_bc4_pa_gain_down_time"^16^0^3^0^-1^0
4301^"wcdma_bc4_pa_compensate_up"^16^0^3^0^-1^0
4302^"wcdma_bc4_pa_compensate_down"^16^0^3^0^-1^0
4303^"wcdma_bc4_rx_delay"^16^0^3^0^-1^0
4304^"wcdma_bc4_pa_range_for_dvs"^16^0^4^0^-1^0
4305^"wcdma_bc4_pa_compensate_up_with_dvs"^16^0^3^0^-1^0
4306^"wcdma_bc4_pa_compensate_dn_with_dvs"^16^0^3^0^-1^0
4307^"wcdma_bc4_max_pwr_backoff_voltages"^8^0^2^0^-1^0
4308^"wcdma_bc4_max_pwr_backoff_volt1"^16^0^3^0^-1^0
4309^"wcdma_bc4_max_pwr_backoff_volt2"^16^0^3^0^-1^0
4310^"wcdma_bc4_max_pwr_backoff_volt3"^16^0^3^0^-1^0
4311^"wcdma_bc4_hs_r1_rise"^16^0^3^0^-1^0
4312^"wcdma_bc4_hs_r1_fall"^16^0^3^0^-1^0
4313^"wcdma_bc4_hs_r2_rise"^16^0^3^0^-1^0
4314^"wcdma_bc4_hs_r2_fall"^16^0^3^0^-1^0
4315^"wcdma_bc4_hs_r3_rise"^16^0^3^0^-1^0
4316^"wcdma_bc4_hs_r3_fall"^16^0^3^0^-1^0
4317^"rfr_vco_coarse_tuning_bc4"^8^0^2^0^-1^0
4318^"rf_antsel_umts_900"^8^0^2^0^-1^0
4319^"rf_antsel_umts_bc4"^8^0^2^0^-1^0
4320^"gps1_nmea_output"^8^0^2^0^-1^0
4321^"roam_ind_custom_home"^8^0^2^1^3548^0
4322^"cdma_so68_enabled"^8^0^0^0^-1^0
4323^"rtr_bb_filter"^8^0^2^0^-1^0
4324^"MF_CHAN_SUPPORT"^16^0^4^0^-1^0
4325^"MF_RF_PATH_CONFIG"^16^0^4^0^-1^0
4326^"MF_RSSI_CAL_VS_FREQ_0"^16^0^3^0^-1^0
4327^"MF_RSSI_CAL_VS_FREQ_1"^16^0^3^0^-1^0
4328^"MF_RSSI_CAL_VS_FREQ_2"^16^0^3^0^-1^0
4329^"MF_RSSI_CAL_VS_FREQ_3"^16^0^3^0^-1^0
4330^"uploadmedia_postcard_server_readonly"^8^0^0^0^3559^0
4331^"umts_call_vt_codec_list"^8^0^0^0^3347^0
4332^"wcdma_bc4_tx_pdm_lin_0"^16^0^4^0^3531^0
4333^"wcdma_bc4_tx_pdm_lin_1"^16^0^4^0^3532^0
4334^"wcdma_bc4_tx_pdm_lin_2"^16^0^4^0^3533^0
4335^"wcdma_bc4_tx_pdm_lin_3"^16^0^4^0^3534^0
4336^"interrat_nacc_support"^8^0^2^1^3348^0
4337^"darp_feature_support"^8^0^2^1^3552^0
4338^"hsdpa_cat"^8^0^2^0^3553^0
4339^"set_display_layouot"^8^0^2^0^3578^0
4340^"set_chinese_associated_switch"^8^0^0^0^3576^0
4341^"set_chinese_input_methods"^8^0^2^0^3577^0
4343^"game_mode_persist"^8^0^0^0^3601^0
4344^"game_mode"^8^0^0^0^-1^0
4345^"GSM_850_GMSK_MULTISLOT_2_TX_PWR"^16^0^3^0^-1^0
4346^"GSM_850_GMSK_MULTISLOT_3_TX_PWR"^16^0^3^0^-1^0
4347^"GSM_850_GMSK_MULTISLOT_4_TX_PWR"^16^0^3^0^-1^0
4348^"GSM_850_GMSK_MULTISLOT_5_TX_PWR"^16^0^3^0^-1^0
4349^"GSM_GMSK_MULTISLOT_2_TX_PWR"^16^0^3^0^-1^0
4350^"GSM_GMSK_MULTISLOT_3_TX_PWR"^16^0^3^0^-1^0
4351^"GSM_GMSK_MULTISLOT_4_TX_PWR"^16^0^3^0^-1^0
4352^"GSM_GMSK_MULTISLOT_5_TX_PWR"^16^0^3^0^-1^0
4353^"DCS_GMSK_MULTISLOT_2_TX_PWR"^16^0^3^0^-1^0
4354^"DCS_GMSK_MULTISLOT_3_TX_PWR"^16^0^3^0^-1^0
4355^"DCS_GMSK_MULTISLOT_4_TX_PWR"^16^0^3^0^-1^0
4356^"DCS_GMSK_MULTISLOT_5_TX_PWR"^16^0^3^0^-1^0
4357^"GSM_1900_GMSK_MULTISLOT_2_TX_PWR"^16^0^3^0^-1^0
4358^"GSM_1900_GMSK_MULTISLOT_3_TX_PWR"^16^0^3^0^-1^0
4359^"GSM_1900_GMSK_MULTISLOT_4_TX_PWR"^16^0^3^0^-1^0
4360^"GSM_1900_GMSK_MULTISLOT_5_TX_PWR"^16^0^3^0^-1^0
4361^"GSM_850_8PSK_MULTISLOT_2_TX_PWR"^16^0^3^0^-1^0
4362^"GSM_850_8PSK_MULTISLOT_3_TX_PWR"^16^0^3^0^-1^0
4363^"GSM_850_8PSK_MULTISLOT_4_TX_PWR"^16^0^3^0^-1^0
4364^"GSM_850_8PSK_MULTISLOT_5_TX_PWR"^16^0^3^0^-1^0
4365^"GSM_8PSK_MULTISLOT_2_TX_PWR"^16^0^3^0^-1^0
4366^"GSM_8PSK_MULTISLOT_3_TX_PWR"^16^0^3^0^-1^0
4367^"GSM_8PSK_MULTISLOT_4_TX_PWR"^16^0^3^0^-1^0
4368^"GSM_8PSK_MULTISLOT_5_TX_PWR"^16^0^3^0^-1^0
4369^"DCS_8PSK_MULTISLOT_2_TX_PWR"^16^0^3^0^-1^0
4370^"DCS_8PSK_MULTISLOT_3_TX_PWR"^16^0^3^0^-1^0
4371^"DCS_8PSK_MULTISLOT_4_TX_PWR"^16^0^3^0^-1^0
4372^"DCS_8PSK_MULTISLOT_5_TX_PWR"^16^0^3^0^-1^0
4373^"GSM_1900_8PSK_MULTISLOT_2_TX_PWR"^16^0^3^0^-1^0
4374^"GSM_1900_8PSK_MULTISLOT_3_TX_PWR"^16^0^3^0^-1^0
4375^"GSM_1900_8PSK_MULTISLOT_4_TX_PWR"^16^0^3^0^-1^0
4376^"GSM_1900_8PSK_MULTISLOT_5_TX_PWR"^16^0^3^0^-1^0
4377^"MULTISLOT_GMSK_POWER_PROFILE"^8^0^2^0^-1^0
4378^"MULTISLOT_8PSK_POWER_PROFILE"^8^0^2^0^-1^0
4379^"hsdpa_compressed_mode_enabled"^8^0^2^0^-1^0
4380^"numLockRetries"^8^0^2^0^3600^0
4381^"numUnblockRetries"^8^0^2^0^3603^0
4382^"digits"^8^0^2^0^3604^0
4383^"wcdma_iaccum"^16^0^4^0^-1^0
4384^"wcdma_qaccum"^16^0^4^0^-1^0
4385^"wcdma_1900_iaccum"^16^0^4^0^-1^0
4386^"wcdma_1900_qaccum"^16^0^4^0^-1^0
4387^"wcdma_1800_iaccum"^16^0^4^0^-1^0
4388^"wcdma_1800_qaccum"^16^0^4^0^-1^0
4389^"wcdma_bc4_iaccum"^16^0^4^0^-1^0
4390^"wcdma_bc4_qaccum"^16^0^4^0^-1^0
4391^"wcdma_800_iaccum"^16^0^4^0^-1^0
4392^"wcdma_800_qaccum"^16^0^4^0^-1^0
4393^"wcdma_900_iaccum"^16^0^4^0^-1^0
4394^"wcdma_900_qaccum"^16^0^4^0^-1^0
4395^"NV_WCDMA_RRC_PDCP_DISABLED_I"^8^0^0^0^3602^0
4396^"idac"^8^0^2^0^-1^0
4397^"qdac"^8^0^2^0^-1^0
4398^"gm"^8^0^2^0^-1^0
4399^"idac"^8^0^2^0^-1^0
4400^"qdac"^8^0^2^0^-1^0
4401^"gm"^8^0^2^0^-1^0
4402^"idac"^8^0^2^0^-1^0
4403^"qdac"^8^0^2^0^-1^0
4404^"gm"^8^0^2^0^-1^0
4405^"idac"^8^0^2^0^-1^0
4406^"qdac"^8^0^2^0^-1^0
4407^"gm"^8^0^2^0^-1^0
4408^"channel"^16^0^4^0^-1^0
4409^"channel"^16^0^4^0^-1^0
4410^"channel"^16^0^4^0^-1^0
4411^"channel"^16^0^4^0^-1^0
4412^"market_region_ui"^8^0^2^0^3612^0
4413^"Aval"^8^0^2^0^3611^0
4414^"Bval"^8^0^2^0^3607^0
4415^"Aval"^8^0^2^0^3606^0
4416^"Bval"^8^0^2^0^3607^0
4417^"Aval"^8^0^2^0^3606^0
4418^"Bval"^8^0^2^0^3607^0
4419^"Aval"^8^0^2^0^3606^0
4420^"Bval"^8^0^2^0^3607^0
4421^"voip_qos_enabled"^8^0^0^0^3617^0
4422^"sec_csprng_init_seed"^8^0^2^0^-1^0
4423^"hdr_min_uati_mode"^8^0^0^0^-1^0
4424^"voip_write_media_file_enabled"^8^0^0^0^-1^0
4425^"voip_read_media_file_enabled"^8^0^0^0^-1^0
4426^"rdb_lock_to_user"^8^0^0^0^-1^0
4427^"ms_messagingdaemon_log_enabled"^8^0^2^0^3619^0
4428^"java_positioning_enabled"^8^0^0^0^3620^0
4429^"lock_code_ext_digits"^8^0^2^0^-1^0
4430^"cdma_so70_enabled"^8^0^0^0^-1^0
4431^"slot_cycle1"^8^0^2^0^-1^0
4432^"slot_cycle2"^8^0^2^0^-1^0
4433^"slot_cycle3"^8^0^2^0^-1^0
4434^"wake_count1"^8^0^2^0^-1^0
4435^"wake_count2"^8^0^2^0^-1^0
4436^"enabled"^8^0^0^0^-1^0
4437^"drx_mode_sel"^8^0^2^0^-1^0
4438^"drx_mode_sel"^8^0^2^0^-1^0
4439^"drx_mode_Sel"^8^0^2^0^-1^0
4440^"drx_mode_sel"^8^0^2^0^-1^0
4441^"drx_mode_sel"^8^0^2^0^-1^0
4442^"drx_mode_sel"^8^0^2^0^-1^0
4443^"drx_mode_sel"^8^0^2^0^-1^0
4444^"apps_pwrc_disable"^8^0^2^0^-1^0
4445^"wlan_oem_index"^8^2^20141^0^3645^0
4446^"ms_notify_first_retry"^8^0^0^0^-1^0
4447^"hdrscp_force_rel0_config"^8^0^2^0^-1^0
4448^"additional_delay_for_atr"^16^0^4^0^3656^0
4449^"future_use"^8^0^2^0^3655^0
4450^"key_len"^16^0^4^0^3651^0
4451^"keys_are_valid"^8^0^0^0^3650^0
4452^"rpc_auth_key"^8^0^2^0^3654^0
4453^"hash"^8^0^2^0^3652^0
4454^"latitude"^32^0^5^0^-1^0
4455^"longitude"^32^0^5^0^-1^0
4456^"crash_debug_disallowed"^8^0^0^0^-1^0
4457^"edtm_feature_support"^8^0^0^0^-1^0
4458^"wcdma_hsupa_category"^8^0^2^0^3671^0
4459^"wcdma_optional_feature_list"^32^0^6^1^3668^0
4460^"current"^8^0^2^0^3669^0
4461^"table"^8^0^2^0^3674^0
4462^"gsm_path_delay_comp_freq_tbl"^16^0^4^0^-1^0
4463^"gsm_850_path_delay_comp_freq_tbl"^16^0^4^0^-1^0
4464^"gsm_path_delay_cold_temp_vs_freq"^16^0^3^0^-1^0
4465^"gsm_path_delay_room_temp_vs_freq"^16^0^3^0^-1^0
4466^"gsm_path_delay_hot_temp_vs_freq"^16^0^3^0^-1^0
4467^"gsm_850_path_delay_cold_temp_vs_freq"^16^0^3^0^-1^0
4468^"gsm_850_path_delay_room_temp_vs_freq"^16^0^3^0^-1^0
4469^"gsm_850_path_delay_hot_temp_vs_freq"^16^0^3^0^-1^0
4470^"therm_value_t1"^8^0^1^0^-1^0
4471^"therm_value_t2"^8^0^1^0^-1^0
4472^"therm_value_t3"^8^0^1^0^-1^0
4473^"therm_value_t4"^8^0^1^0^-1^0
4474^"therm_temp_min"^8^0^1^0^-1^0
4475^"therm_temp_max"^8^0^1^0^-1^0
4476^"sms_max_payload_length"^32^0^6^0^-1^0
4477^"channel_preference"^8^0^2^0^-1^0
4478^"sms_mo_on_traffic"^8^0^0^0^-1^0
4479^"voip_confrd_uri"^16^0^4^0^-1^0
4528^"hdrsrch_dbg_msk"^64^0^8^0^3485^0
4529^"hdrmac_dbg_msk"^64^0^8^0^3484^0
4530^"enable"^8^0^0^0^3509^0
4531^"enable"^8^0^0^0^3510^0
4532^"mode"^8^0^0^1^3511^0
4533^"mode"^8^0^0^0^3511^0
4534^"trigger_id"^32^0^6^0^3703^0
4535^"trigger_id"^32^0^6^0^3703^0
4536^"count"^32^0^6^0^3501^0
4537^"count"^32^0^6^0^3501^0
4538^"enable"^8^0^0^0^-1^0
4539^"enable"^8^0^0^0^3500^0
4540^"read_write"^8^0^2^0^3513^0
4541^"lock_unlock"^8^0^2^0^3512^0
4542^"burst_size"^8^0^2^0^3507^0
4543^"slave"^8^0^2^0^3508^0
4544^"aid"^8^0^2^0^3503^0
4545^"cid"^8^0^2^0^3504^0
4546^"address"^32^0^6^1^3506^0
4547^"address_mask"^32^0^6^1^3505^0
4548^"read_write"^8^0^2^0^3513^0
4549^"lock_unlock"^8^0^2^0^3512^0
4550^"burst_size"^8^0^2^0^3507^0
4551^"slave"^8^0^2^0^3508^0
4552^"aid"^8^0^2^0^3503^0
4553^"cid"^8^0^2^0^3504^0
4554^"address"^32^0^6^1^3506^0
4555^"address_mask"^32^0^6^1^3505^0
4556^"enable"^8^0^0^0^3500^0
4557^"read_write"^8^0^2^0^3513^0
4558^"lock_unlock"^8^0^2^0^3512^0
4559^"burst_size"^8^0^2^0^3507^0
4560^"slave"^8^0^2^0^3508^0
4561^"aid"^8^0^2^0^3503^0
4562^"cid"^8^0^2^0^3504^0
4563^"address"^32^0^6^1^3506^0
4564^"address_mask"^32^0^6^1^3505^0
4565^"enable"^8^0^0^0^3500^0
4566^"read_write"^8^0^2^0^3513^0
4567^"lock_unlock"^8^0^2^0^3512^0
4568^"burst_size"^8^0^2^0^3507^0
4569^"slave"^8^0^2^0^3508^0
4570^"aid"^8^0^2^0^3503^0
4571^"cid"^8^0^2^0^3504^0
4572^"address"^32^0^6^1^3506^0
4573^"address_mask"^32^0^6^1^3505^0
4574^"enable"^8^0^0^0^3500^0
4575^"read_write"^8^0^2^0^3513^0
4576^"lock_unlock"^8^0^2^0^3512^0
4577^"burst_size"^8^0^2^0^3507^0
4578^"slave"^8^0^2^0^3508^0
4579^"aid"^8^0^2^0^3503^0
4580^"cid"^8^0^2^0^3504^0
4581^"address"^32^0^6^1^3506^0
4582^"address_mask"^32^0^6^1^3505^0
4583^"enable"^8^0^0^0^3500^0
4584^"read_write"^8^0^2^0^3513^0
4585^"lock_unlock"^8^0^2^0^3512^0
4586^"burst_size"^8^0^2^0^3507^0
4587^"slave"^8^0^2^0^3508^0
4588^"aid"^8^0^2^0^3503^0
4589^"cid"^8^0^2^0^3504^0
4590^"address"^32^0^6^1^3506^0
4591^"address_mask"^32^0^6^1^3505^0
4592^"enable"^8^0^0^0^3500^0
4593^"read_write"^8^0^2^0^3513^0
4594^"lock_unlock"^8^0^2^0^3512^0
4595^"burst_size"^8^0^2^0^3507^0
4596^"slave"^8^0^2^0^3508^0
4597^"aid"^8^0^2^0^3503^0
4598^"cid"^8^0^2^0^3504^0
4599^"address"^32^0^6^1^3506^0
4600^"address_mask"^32^0^6^1^3505^0
4601^"enable"^8^0^0^0^3500^0
4602^"read_write"^8^0^2^0^3513^0
4603^"lock_unlock"^8^0^2^0^3512^0
4604^"burst_size"^8^0^2^0^3507^0
4605^"slave"^8^0^2^0^3508^0
4606^"aid"^8^0^2^0^3503^0
4607^"cid"^8^0^2^0^3504^0
4608^"address"^32^0^6^1^3506^0
4609^"address_mask"^32^0^6^1^3505^0
4610^"enable"^8^0^0^0^3500^0
4611^"cmd1_match"^16^0^4^1^3514^0
4612^"cmd1_msk"^16^0^4^1^3515^0
4613^"cmd2_match"^16^0^4^1^3516^0
4614^"cmd2_msk"^16^0^4^1^3675^0
4615^"address"^32^0^6^1^3506^0
4616^"address_mask"^32^0^6^1^3505^0
4617^"enable"^8^0^0^0^3500^0
4618^"cmd1_match"^16^0^4^1^3514^0
4619^"cmd1_msk"^16^0^4^1^3515^0
4620^"cmd2_match"^16^0^4^1^3516^0
4621^"cmd2_msk"^16^0^4^1^3675^0
4622^"address"^32^0^6^1^3506^0
4623^"address_mask"^32^0^6^1^3505^0
4624^"enable"^8^0^0^0^3500^0
4625^"cmd1_match"^16^0^4^1^3514^0
4626^"cmd1_msk"^16^0^4^1^3515^0
4627^"cmd2_match"^16^0^4^1^3516^0
4628^"cmd2_msk"^16^0^4^1^3675^0
4629^"address"^32^0^6^1^3506^0
4630^"address_mask"^32^0^6^1^3505^0
4631^"enable"^8^0^0^0^3500^0
4632^"cmd1_match"^16^0^4^1^3514^0
4633^"cmd1_msk"^16^0^4^1^3515^0
4634^"cmd2_match"^16^0^4^1^3516^0
4635^"cmd2_msk"^16^0^4^1^3675^0
4636^"address"^32^0^6^1^3506^0
4637^"address_mask"^32^0^6^1^3505^0
4638^"enable"^8^0^0^0^3500^0
4639^"cmd1_match"^16^0^4^1^3514^0
4640^"cmd1_msk"^16^0^4^1^3515^0
4641^"cmd2_match"^16^0^4^1^3516^0
4642^"cmd2_msk"^16^0^4^1^3675^0
4643^"address"^32^0^6^1^3506^0
4644^"address_mask"^32^0^6^1^3505^0
4645^"enable"^8^0^0^0^3500^0
4646^"cmd1_match"^16^0^4^1^3514^0
4647^"cmd1_msk"^16^0^4^1^3515^0
4648^"cmd2_match"^16^0^4^1^3516^0
4649^"cmd2_msk"^16^0^4^1^3675^0
4650^"address"^32^0^6^1^3506^0
4651^"address_mask"^32^0^6^1^3505^0
4652^"enable"^8^0^0^0^3500^0
4653^"cmd1_match"^16^0^4^1^3514^0
4654^"cmd1_msk"^16^0^4^1^3515^0
4655^"cmd2_match"^16^0^4^1^3516^0
4656^"cmd2_msk"^16^0^4^1^3675^0
4657^"address"^32^0^6^1^3506^0
4658^"address_mask"^32^0^6^1^3505^0
4659^"enable"^8^0^0^0^3500^0
4660^"cmd1_match"^16^0^4^1^3514^0
4661^"cmd1_msk"^16^0^4^1^3515^0
4662^"cmd2_match"^16^0^4^1^3516^0
4663^"cmd2_msk"^16^0^4^1^3675^0
4664^"address"^32^0^6^1^3506^0
4665^"address_mask"^32^0^6^1^3505^0
4666^"hdr_qos_flow_priority"^8^0^2^0^3704^0
4667^"RF_PM_CONFIG"^8^0^2^0^-1^0
4668^"tl_ack_enabled"^8^0^0^0^-1^0
4669^"nam"^8^0^2^0^2276^0
4670^"bss_type_pref"^32^0^6^0^3707^0
4671^"slot_cycle1"^8^0^2^0^3711^0
4672^"slot_cycle2"^8^0^2^0^3712^0
4673^"slot_cycle3"^8^0^2^0^3713^0
4674^"wake_count1"^8^0^2^0^3709^0
4675^"wake_count2"^8^0^2^0^3711^0
4676^"cpu_based_flow_control"^8^0^0^0^3710^0
4677^"pat_acq_timeout"^32^0^6^0^3537^0
4678^"pmt_acq_timeout"^32^0^6^0^3538^0
4679^"int_acq_timeout"^32^0^6^0^3539^0
4680^"voip_registration_mode"^8^0^2^0^3540^0
4681^"gps1_cme_max_throttle_duration"^16^0^4^0^3541^0
4682^"time_tod_offset"^64^0^8^0^3542^0
4683^"slope"^8^0^2^0^3273^0
4684^"offset"^16^0^3^0^3265^0
4685^"offset"^16^0^3^0^3265^0
4686^"slope"^8^0^2^0^3273^0
4687^"offset"^16^0^3^0^3265^0
4688^"slope"^8^0^2^0^3273^0
4689^"offset"^16^0^3^0^3265^0
4690^"slope"^8^0^2^0^3273^0
4691^"bc15_gps1_rf_delay"^16^0^4^0^-1^0
4692^"bc15_tx_lim_vs_temp"^8^0^2^0^-1^0
4693^"nv_cdma_tx_lin_vs_temp"^8^0^1^0^-1^0
4694^"nv_cdma_tx_slp_vs_temp"^8^0^1^0^-1^0
4695^"nv_cdma_tx_comp_vs_freq"^8^0^1^0^-1^0
4696^"nv_cdma_tx_lin_vs_temp"^8^0^1^0^-1^0
4697^"nv_cdma_tx_slp_vs_temp"^8^0^1^0^-1^0
4698^"nv_cdma_tx_comp_vs_freq"^8^0^1^0^-1^0
4699^"nv_cdma_tx_lin_vs_temp"^8^0^1^0^-1^0
4700^"nv_cdma_tx_slp_vs_temp"^8^0^1^0^-1^0
4701^"nv_cdma_tx_comp_vs_temp"^8^0^1^0^-1^0
4702^"nv_cdma_tx_lin_vs_temp"^8^0^1^0^-1^0
4703^"nv_cdma_tx_slp_vs_temp"^8^0^1^0^-1^0
4704^"nv_cdma_tx_comp_vs_freq"^8^0^1^0^-1^0
4705^"bc15_tx_lim_vs_freq"^8^0^1^0^-1^0
4706^"bc15_pa_r1_rise"^8^0^2^0^-1^0
4707^"bc15_pa_r1_fall"^8^0^2^0^-1^0
4708^"bc15_pa_r2_rise"^8^0^2^0^-1^0
4709^"bc15_pa_r2_fall"^8^0^2^0^-1^0
4710^"bc15_pa_r3_rise"^8^0^2^0^-1^0
4711^"bc15_pa_r3_fall"^8^0^2^0^-1^0
4712^"bc15_hdet_off"^8^0^2^0^-1^0
4713^"bc15_hdet_spn"^8^0^2^0^-1^0
4714^"bc15_exp_hdet_vs_agc"^8^0^2^0^-1^0
4715^"bc15_enc_btf"^32^0^6^0^-1^0
4716^"bc15_vco_coarse_tune_table"^8^0^2^0^-1^0
4717^"vco_coarse_tune_2"^8^0^2^0^-1^0
4718^"bc15_p1_rise_fall_off"^8^0^2^0^-1^0
4719^"bc15_hdr_p1_rise_fall_off"^8^0^2^0^1730^0
4720^"c0_bc15_tx_cal_chan"^16^0^4^0^-1^0
4721^"c0_bc15_rx_cal_chan"^16^0^4^0^-1^0
4722^"c0_bc15_rx_cal_chan_lru"^8^0^2^0^3245^0
4723^"c0_bc15_lna_1_offset"^16^0^3^0^-1^0
4724^"c0_bc15_lna_2_offset"^16^0^3^0^-1^0
4725^"c0_bc15_lna_3_offset"^16^0^3^0^-1^0
4726^"c0_bc15_lna_4_offset"^16^0^3^0^-1^0
4727^"c0_bc15_lna_1_offset_vs_freq"^8^0^1^0^-1^0
4728^"co_bc15_lna_2_offset_vs_freq"^8^0^1^0^-1^0
4729^"c0_bc15_lna_3_offset_vs_freq"^8^0^1^0^-1^0
4730^"c0_bc15_lna_4_offset_vs_freq"^8^0^1^0^-1^0
4731^"c0_bc15_im2_i_value"^8^0^2^0^-1^0
4732^"c0_bc15_im2_q_value"^8^0^2^0^-1^0
4733^"c0_bc15_vga_gain_offset"^16^0^3^0^-1^0
4734^"c0_bc15_vga_gain_offset_vs_freq"^8^0^1^0^-1^0
4735^"c0_bc15_im2_transconductor_value"^8^0^2^0^-1^0
4736^"c0_bc15_lna_1_rise"^8^0^1^0^-1^0
4737^"c0_bc15_lna_1_fall"^8^0^1^0^-1^0
4738^"c0_bc15_lna_2_rise"^8^0^1^0^-1^0
4739^"c0_bc15_lna_2_fall"^8^0^1^0^-1^0
4740^"c0_bc15_lna_3_rise"^8^0^1^0^-1^0
4741^"c0_bc15_lna_3_fall"^8^0^1^0^-1^0
4742^"c0_bc15_lna_4_rise"^8^0^1^0^-1^0
4743^"c0_bc15_lna_4_fall"^8^0^1^0^-1^0
4744^"c0_bc15_im_level1"^8^0^2^0^-1^0
4745^"c0_bc15_im_level2"^8^0^2^0^-1^0
4746^"c0_bc15_im_level3"^8^0^2^0^-1^0
4747^"c0_bc15_im_level4"^8^0^2^0^-1^0
4748^"c1_bc15_tx_cal_chan"^16^0^4^0^-1^0
4749^"c1_bc15_rx_cal_chan"^16^0^4^0^-1^0
4750^"c1_bc15_lna_1_offset_vs_freq"^8^0^1^0^-1^0
4751^"c1_bc15_lna_2_offset_vs_freq"^8^0^1^0^-1^0
4752^"c1_bc15_lna_3_offset_vs_freq"^8^0^1^0^-1^0
4753^"c1_bc15_lna_4_offset_vs_freq"^8^0^1^0^-1^0
4754^"c1_bc15_lna_1_offset"^16^0^3^0^-1^0
4755^"c1_bc15_lna_2_offset"^16^0^3^0^-1^0
4756^"c1_bc15_lna_3_offset"^16^0^3^0^-1^0
4757^"c1_bc15_lna_4_offset"^16^0^3^0^-1^0
4758^"c1_bc15_im2_i_value"^8^0^2^0^-1^0
4759^"c1_bc15_im2_q_value"^8^0^2^0^-1^0
4760^"c1_bc15_vga_gain_offset"^16^0^3^0^-1^0
4761^"c1_bc15_vga_gain_offset_vs_freq"^8^0^1^0^-1^0
4762^"c1_bc15_im2_transconductor_value"^8^0^2^0^-1^0
4763^"c1_bc15_lna_1_rise"^8^0^1^0^-1^0
4764^"c1_bc15_lna_1_fall"^8^0^1^0^-1^0
4765^"c1_bc15_lna_2_rise"^8^0^1^0^-1^0
4766^"c1_bc15_lna_2_fall"^8^0^1^0^-1^0
4767^"c1_bc15_lna_3_rise"^8^0^1^0^-1^0
4768^"c1_bc15_lna_3_fall"^8^0^1^0^-1^0
4769^"c1_bc15_lna_4_rise"^8^0^1^0^-1^0
4770^"c1_bc15_lna_4_fall"^8^0^1^0^-1^0
4771^"c1_bc15_im_level1"^8^0^2^0^-1^0
4772^"c1_bc15_im_level2"^8^0^2^0^-1^0
4773^"c1_bc15_im_level3"^8^0^2^0^-1^0
4774^"c1_bc15_im_level4"^8^0^2^0^-1^0
4775^"c1_bc15_vco_coarse_tune_table"^8^0^2^0^-1^0
4776^"bc15_ant_quality"^16^0^4^0^-1^0
4777^"bc15_pa_dvs_voltage"^16^0^4^0^-1^0
4778^"rf_rx_agc_lpm_rise"^8^0^1^0^-1^0
4779^"rf_rx_agc_lpm_fall"^8^0^1^0^-1^0
4780^"rf_rx_agc_lpm_rise"^8^0^1^0^-1^0
4781^"rf_rx_agc_lpm_fall"^8^0^1^0^-1^0
4782^"i"^8^0^2^0^-1^0
4783^"q"^8^0^2^0^-1^0
4784^"transconductor"^8^0^2^0^-1^0
4785^"i"^8^0^2^0^-1^0
4786^"q"^8^0^2^0^-1^0
4787^"transconductor"^8^0^2^0^-1^0
4788^"intelliceiver_cal"^8^0^2^0^-1^0
4789^"intelliceiver_detector_offset_vs_gain"^8^0^1^0^3249^0
4790^"c1_bc15_rx_cal_chan_lru"^8^0^2^0^3245^0
4791^"dcvs_acpu_enable"^32^0^6^0^3544^0
4792^"password_len"^8^0^2^0^558^0
4793^"password"^8^0^2^0^559^0
4794^"voip_callerid_mode"^16^0^4^0^3547^0
4795^"wlan_multidomain_capability"^8^0^2^0^3715^0
4796^"umts_nbns_enable"^8^0^0^0^3714^0
4797^"scudif_callsetup_pref"^8^2^278^0^3717^0
4798^"voip_refer_subscription_expires_duration"^16^0^4^0^3721^0
4799^"voip_notify_refer_response_duration"^16^0^4^0^3720^0
4800^"sms_so"^32^0^6^0^3719^0
4801^"nv_drm_binding_type"^8^0^2^0^3718^0
4802^"gsm_850_pa_temp_comp_max_pwr"^16^0^3^0^-1^0
4803^"gsm_pa_temp_comp_max_pwr"^16^0^3^0^-1^0
4804^"dcs_pa_temp_comp_max_pwr"^16^0^3^0^-1^0
4805^"gsm_1900_pa_temp_comp_max_pwr"^16^0^3^0^-1^0
4806^"gsm_rssi_temp_values"^8^0^1^0^-1^0
4807^"gsm_850_rx_gain_range_1_temp_comp"^16^0^3^0^-1^0
4808^"gsm_rx_gain_range_1_temp_comp"^16^0^3^0^-1^0
4809^"dcs_rx_gain_range_1_temp_comp"^16^0^3^0^-1^0
4810^"gsm_1900_rx_gain_range_1_temp_comp"^16^0^3^0^-1^0
4811^"gsm_850_rx_gain_range_2_temp_comp"^16^0^3^0^-1^0
4812^"gsm_rx_gain_range_2_temp_comp"^16^0^3^0^-1^0
4813^"dcs_rx_gain_range_2_temp_comp"^16^0^3^0^-1^0
4814^"gsm_1900_rx_gain_range_2_temp_comp"^16^0^3^0^-1^0
4815^"gsm_850_rx_gain_range_3_temp_comp"^16^0^3^0^-1^0
4816^"gsm_rx_gain_range_3_temp_comp"^16^0^3^0^-1^0
4817^"dcs_rx_gain_range_3_temp_comp"^16^0^3^0^-1^0
4818^"gsm_1900_rx_gain_range_3_temp_comp"^16^0^3^0^-1^0
4819^"gsm_850_rx_gain_range_4_temp_comp"^16^0^3^0^-1^0
4820^"gsm_rx_gain_range_4_temp_comp"^16^0^3^0^-1^0
4821^"dcs_rx_gain_range_4_temp_comp"^16^0^3^0^-1^0
4822^"gsm_1900_rx_gain_range_4_temp_comp"^16^0^3^0^-1^0
4823^"gsm_850_rx_gain_range_5_temp_comp"^16^0^3^0^-1^0
4824^"gsm_rx_gain_range_5_temp_comp"^16^0^3^0^-1^0
4825^"dcs_rx_gain_range_5_temp_comp"^16^0^3^0^-1^0
4826^"gsm_1900_rx_gain_range_5_temp_comp"^16^0^3^0^-1^0
4827^"type"^8^0^2^0^3732^0
4828^"timer_period"^32^0^6^0^3731^0
4829^"lower_n"^8^0^2^0^3580^0
4830^"raise_n"^8^0^2^0^3581^0
4831^"high_watermark"^32^0^6^0^3730^0
4832^"low_watermark"^32^0^6^0^3579^0
4833^"gps1_sec_update_rate_type"^8^0^2^0^3728^0
4834^"mmgsdi_me_config_param"^32^0^6^0^3727^0
4835^"ds_mip_dereg_retries"^8^0^2^0^-1^0
4836^"ruim_no_support"^8^0^0^0^3734^0
4837^"uim_select_default_usim_app"^8^0^0^0^3733^0
4838^"detect_hw_reset"^8^0^2^0^-1^0
4839^"wcdma_im_level_4"^16^0^3^0^-1^0
4840^"wcdma_lna_offset_vs_freq_4"^8^0^1^0^-1^0
4841^"wcdma_lna_range_fall_4"^16^0^3^0^-1^0
4842^"wcdma_lna_range_offset_4"^16^0^3^0^-1^0
4843^"wcdma_lna_range_rise_4"^16^0^3^0^-1^0
4844^"wcdma_1900_im_level_4"^16^0^3^0^-1^0
4845^"wcdma_1900_lna_offset_vs_freq_4"^8^0^1^0^-1^0
4846^"wcdma_1900_lna_range_fall_4"^16^0^3^0^-1^0
4847^"wcdma_1900_lna_range_offset_4"^16^0^3^0^-1^0
4848^"wcdma_1900_lna_range_rise_4"^16^0^3^0^-1^0
4849^"wcdma_800_im_level_4"^16^0^3^0^-1^0
4850^"wcdma_800_lna_offset_vs_freq_4"^8^0^1^0^-1^0
4851^"wcdma_800_lna_range_fall_4"^16^0^3^0^-1^0
4852^"wcdma_800_lna_range_offset_4"^16^0^3^0^-1^0
4853^"wcdma_800_lna_range_rise_4"^16^0^3^0^-1^0
4854^"wcdma_1800_im_level_4"^16^0^3^0^-1^0
4855^"wcdma_1800_lna_offset_vs_freq_4"^8^0^1^0^-1^0
4856^"wcdma_1800_lna_range_fall_4"^16^0^3^0^-1^0
4857^"wcdma_1800_lna_range_offset_4"^16^0^3^0^-1^0
4858^"wcdma_1800_lna_range_rise_4"^16^0^3^0^-1^0
4859^"wcdma_900_im_level_4"^16^0^3^0^-1^0
4860^"wcdma_900_lna_offset_vs_freq_4"^8^0^1^0^-1^0
4861^"wcdma_900_lna_range_fall_4"^16^0^3^0^-1^0
4862^"wcdma_900_lna_range_offset_4"^16^0^3^0^-1^0
4863^"wcdma_900_lna_range_rise_4"^16^0^3^0^-1^0
4864^"wcdma_bc4_im_level_4"^16^0^3^0^-1^0
4865^"wcdma_bc4_lna_offset_vs_freq_4"^8^0^1^0^-1^0
4866^"wcdma_bc4_lna_range_fall_4"^16^0^3^0^-1^0
4867^"wcdma_bc4_lna_range_offset_4"^16^0^3^0^-1^0
4868^"wcdma_bc4_lna_range_rise_4"^16^0^3^0^-1^0
4869^"ipv6_priv_ext_enabled"^8^0^0^0^-1^0
4870^"ipv6_priv_preferred_lifetime"^32^0^6^0^3737^0
4871^"ipv6_priv_valid_lifetime"^32^0^6^0^3739^0
4872^"gprs_gea_algorithms_supported"^8^0^2^0^3735^0
4873^"rex_trace"^8^0^0^0^3748^0
4874^"c1_wcdma_1800_vga_gain_offset"^16^0^3^0^-1^0
4875^"c1_wcdma_1800_vga_gain_offset_vs_freq"^8^0^1^0^-1^0
4876^"c1_wcdma_1800_vga_gain_offset_vs_temp"^8^0^1^0^-1^0
4877^"c1_wcdma_1800_lna_range_rise"^16^0^3^0^-1^0
4878^"c1_wcdma_1800_lna_range_rise_2"^16^0^3^0^-1^0
4879^"c1_wcdma_1800_lna_range_rise_3"^16^0^3^0^-1^0
4880^"c1_wcdma_1800_lna_range_rise_4"^16^0^3^0^-1^0
4881^"c1_wcdma_1800_lna_range_fall"^16^0^3^0^-1^0
4882^"c1_wcdma_1800_lna_range_fall_2"^16^0^3^0^-1^0
4883^"c1_wcdma_1800_lna_range_fall_3"^16^0^3^0^-1^0
4884^"c1_wcdma_1800_lna_range_fall_4"^16^0^3^0^-1^0
4885^"c1_wcdma_1800_im_level"^16^0^3^0^-1^0
4886^"c1_wcdma_1800_im_level_2"^16^0^3^0^-1^0
4887^"c1_wcdma_1800_im_level_3"^16^0^3^0^-1^0
4888^"c1_wcdma_1800_im_level_4"^16^0^3^0^-1^0
4889^"c1_wcdma_1800_lna_range_offset_2"^16^0^3^0^-1^0
4890^"c1_wcdma_1800_lna_range_offset_3"^16^0^3^0^-1^0
4891^"c1_wcdma_1800_lna_range_offset_4"^16^0^3^0^-1^0
4892^"c1_wcdma_1800_lna_offset_vs_freq_2"^8^0^1^0^-1^0
4893^"c1_wcdma_1800_lna_offset_vs_freq_3"^8^0^1^0^-1^0
4894^"c1_wcdma_1800_lna_offset_vs_freq_4"^8^0^1^0^-1^0
4895^"c1_wcdma_1800_im2_i_value"^8^0^2^0^-1^0
4896^"c1_wcdma_1800_im2_q_value"^8^0^2^0^-1^0
4897^"c1_wcdma_1800_im2_transconductor_value"^8^0^2^0^-1^0
4898^"c1_wcdma_1800_nonbypass_timer"^8^0^2^0^-1^0
4899^"c1_wcdma_1800_bypass_timer"^16^0^4^0^-1^0
4900^"c1_wcdma_1800_lna_range_offset"^16^0^3^0^-1^0
4901^"c1_wcdma_1800_lna_offset_vs_freq"^8^0^1^0^-1^0
4902^"c1_wcdma_1800_rx_cal_chan"^16^0^4^0^-1^0
4903^"c1_wcdma_900_vga_gain_offset"^16^0^3^0^-1^0
4904^"c1_wcdma_900_vga_gain_offset_vs_freq"^8^0^1^0^-1^0
4905^"c1_wcdma_900_vga_gain_offset_vs_temp"^8^0^1^0^-1^0
4906^"c1_wcdma_900_lna_range_rise"^16^0^3^0^-1^0
4907^"c1_wcdma_900_lna_range_rise_2"^16^0^3^0^-1^0
4908^"c1_wcdma_900_lna_range_rise_3"^16^0^3^0^-1^0
4909^"c1_wcdma_900_lna_range_rise_4"^16^0^3^0^-1^0
4910^"c1_wcdma_900_lna_range_fall"^16^0^3^0^-1^0
4911^"c1_wcdma_900_lna_range_fall_2"^16^0^3^0^-1^0
4912^"c1_wcdma_900_lna_range_fall_3"^16^0^3^0^-1^0
4913^"c1_wcdma_900_lna_range_fall_4"^16^0^3^0^-1^0
4914^"c1_wcdma_900_im_level"^16^0^3^0^-1^0
4915^"c1_wcdma_900_im_level_2"^16^0^3^0^-1^0
4916^"c1_wcdma_900_im_level_3"^16^0^3^0^-1^0
4917^"c1_wcdma_900_im_level_4"^16^0^3^0^-1^0
4918^"c1_wcdma_900_lna_range_offset_2"^16^0^3^0^-1^0
4919^"c1_wcdma_900_lna_range_offset_3"^16^0^3^0^-1^0
4920^"c1_wcdma_900_lna_range_offset_4"^16^0^3^0^-1^0
4921^"c1_wcdma_900_lna_offset_vs_freq_2"^8^0^1^0^-1^0
4922^"c1_wcdma_900_lna_offset_vs_freq_3"^8^0^1^0^-1^0
4923^"c1_wcdma_900_lna_offset_vs_freq_4"^8^0^1^0^-1^0
4924^"c1_wcdma_900_im2_i_value"^8^0^2^0^-1^0
4925^"c1_wcdma_900_im2_q_value"^8^0^2^0^-1^0
4926^"c1_wcdma_900_im2_transconductor_value"^8^0^2^0^-1^0
4927^"c1_wcdma_900_nonbypass_timer"^8^0^2^0^-1^0
4928^"c1_wcdma_900_bypass_timer"^16^0^4^0^-1^0
4929^"c1_wcdma_900_lna_range_offset"^16^0^3^0^-1^0
4930^"c1_wcdma_900_lna_offset_vs_freq"^8^0^1^0^-1^0
4931^"c1_wcdma_900_rx_cal_chan"^16^0^4^0^-1^0
4932^"c1_wcdma_bc4_vga_gain_offset"^16^0^3^0^-1^0
4933^"c1_wcdma_bc4_vga_gain_offset_vs_freq"^8^0^1^0^-1^0
4934^"c1_wcdma_bc4_vga_gain_offset_vs_temp"^8^0^1^0^-1^0
4935^"c1_wcdma_bc4_lna_range_rise"^16^0^3^0^-1^0
4936^"c1_wcdma_bc4_lna_range_rise_2"^16^0^3^0^-1^0
4937^"c1_wcdma_bc4_lna_range_rise_3"^16^0^3^0^-1^0
4938^"c1_wcdma_bc4_lna_range_rise_4"^16^0^3^0^-1^0
4939^"c1_wcdma_bc4_lna_range_fall"^16^0^3^0^-1^0
4940^"c1_wcdma_bc4_lna_range_fall_2"^16^0^3^0^-1^0
4941^"c1_wcdma_bc4_lna_range_fall_3"^16^0^3^0^-1^0
4942^"c1_wcdma_bc4_lna_range_fall_4"^16^0^3^0^-1^0
4943^"c1_wcdma_bc4_im_level"^16^0^3^0^-1^0
4944^"c1_wcdma_bc4_im_level_2"^16^0^3^0^-1^0
4945^"c1_wcdma_bc4_im_level_3"^16^0^3^0^-1^0
4946^"c1_wcdma_bc4_im_level_4"^16^0^3^0^-1^0
4947^"c1_wcdma_bc4_lna_range_offset_2"^16^0^3^0^-1^0
4948^"c1_wcdma_bc4_lna_range_offset_3"^16^0^3^0^-1^0
4949^"c1_wcdma_bc4_lna_range_offset_4"^16^0^3^0^-1^0
4950^"c1_wcdma_bc4_lna_offset_vs_freq_2"^8^0^1^0^-1^0
4951^"c1_wcdma_bc4_lna_offset_vs_freq_3"^8^0^1^0^-1^0
4952^"c1_wcdma_bc4_lna_offset_vs_freq_4"^8^0^1^0^-1^0
4953^"c1_wcdma_bc4_im2_i_value"^8^0^2^0^-1^0
4954^"c1_wcdma_bc4_im2_q_value"^8^0^2^0^-1^0
4955^"c1_wcdma_bc4_im2_transconductor_value"^8^0^2^0^-1^0
4956^"c1_wcdma_bc4_nonbypass_timer"^8^0^2^0^-1^0
4957^"c1_wcdma_bc4_bypass_timer"^16^0^4^0^-1^0
4958^"c1_wcdma_bc4_lna_range_offset"^16^0^3^0^-1^0
4959^"c1_wcdma_bc4_lna_offset_vs_freq"^8^0^1^0^-1^0
4960^"c1_wcdma_bc4_rx_cal_chan"^16^0^4^0^-1^0
4961^"rf_freq"^32^0^6^0^3750^0
4962^"bandwidth"^8^0^2^0^3769^0
4963^"band"^8^0^2^0^3768^0
4964^"mf_ic_update_rate"^16^0^4^0^-1^0
4965^"npt_count"^8^0^2^0^-1^0
4966^"nv_sms_bearer_prefs_type"^16^2^279^0^3772^0
4967^"bt_disabled"^8^0^2^0^3773^0
4968^"hs_usb_current_composition"^8^2^280^0^3775^0
4969^"wlan_enable_bt_coex"^8^0^0^0^3774^0
4970^"hdr_empa_supported"^8^0^2^0^-1^0
4971^"aagps_xtra_enabled"^8^0^0^0^-1^0
4972^"aagps_xtra_download_interval"^16^0^4^0^-1^0
4973^"aagps_xtra_num_download_attempts"^8^0^2^0^-1^0
4974^"aagps_xtra_primary_server_url"^8^0^2^0^-1^0
4975^"aagps_xtra_secondary_server_url"^8^0^2^0^-1^0
4976^"aagps_xtra_time_between_attempts"^8^0^2^0^-1^0
4977^"aagps_xtra_tertiary_server_url"^8^0^2^0^-1^0
4978^"dmtt_1"^32^0^6^0^-1^0
4979^"dmtt_2"^32^0^6^0^-1^0
4980^"aagps_xtra_auto_download_enabled"^8^0^0^0^-1^0
4981^"aagps_xtra_time_info_enabled"^8^0^2^0^-1^0
4982^"aagps_xtra_time_info_unc_thresh"^16^0^4^0^-1^0
4983^"aagps_xtra_time_info_delay_thresh"^16^0^4^0^-1^0
4984^"aagps_xtra_primary_sntp_server_url"^8^0^2^0^-1^0
4985^"aagps_xtra_secondary_sntp_server_url"^8^0^2^0^-1^0
4986^"aagps_xtra_tertiary_sntp_server_url"^8^0^2^0^-1^0
4987^"VOIP_PRECONDITION_ENABLE"^8^0^0^0^-1^0
4988^"aagps_ipc_dm_thread_mask"^32^0^6^1^-1^0
4989^"rf_freq"^32^0^6^0^3788^0
4990^"bandwidth"^8^0^2^0^3778^0
4991^"band"^8^0^2^0^3791^0
4992^"dmtt_3"^32^0^6^0^-1^0
4993^"dmtt_4"^32^0^6^0^-1^0
4994^"dmtt_5"^32^0^6^0^-1^0
4995^"camera_default_preview_rotation"^8^0^2^0^3779^0
4996^"rf_bc_config_div"^64^0^8^0^-1^0
4997^"offset"^16^0^3^0^3265^0
4998^"slope"^8^0^2^0^3273^0
4999^"nv_cdma_tx_lin_vs_temp"^8^0^1^0^-1^0
5000^"nv_cdma_tx_slp_vs_temp"^8^0^1^0^-1^0
5001^"nv_cdma_tx_comp_vs_freq"^8^0^1^0^-1^0
5002^"bcx_block_gps1_rf_delay"^16^0^4^0^-1^0
5003^"bcx_block_rf_tune_reserved"^8^0^2^0^-1^0
5004^"bcx_block_tx_lim_vs_temp"^8^0^2^0^-1^0
5005^"bcx_block_tx_lim_vs_freq"^8^0^1^0^-1^0
5006^"bcx_block_pa_r1_rise"^8^0^2^0^-1^0
5007^"bcx_block_pa_r1_fall"^8^0^2^0^-1^0
5008^"bcx_block_pa_r2_rise"^8^0^2^0^-1^0
5009^"bcx_block_pa_r2_fall"^8^0^2^0^-1^0
5010^"bcx_block_pa_r3_rise"^8^0^2^0^-1^0
5011^"bcx_block_pa_r3_fall"^8^0^2^0^-1^0
5012^"bcx_block_hdet_off"^8^0^2^0^-1^0
5013^"bcx_block_hdet_spn"^8^0^2^0^-1^0
5014^"bcx_block_exp_hdet_vs_agc"^8^0^2^0^-1^0
5015^"bcx_block_enc_btf"^32^0^6^0^-1^0
5016^"bcx_block_vco_coarse_tune_table"^8^0^2^0^-1^0
5017^"bcx_block_p1_rise_fall_off"^8^0^2^0^-1^0
5018^"c0_bcx_block_tx_cal_chan"^16^0^4^0^-1^0
5019^"c0_bcx_block_rx_cal_chan"^16^0^4^0^-1^0
5020^"c0_bcx_block_lna_1_offset_vs_freq"^8^0^1^0^-1^0
5021^"c0_bcx_block_lna_2_offset_vs_freq"^8^0^1^0^-1^0
5022^"c0_bcx_block_lna_3_offset_vs_freq"^8^0^1^0^-1^0
5023^"c0_bcx_block_lna_4_offset_vs_freq"^8^0^1^0^-1^0
5024^"c0_bcx_block_lna_1_offset"^16^0^3^0^-1^0
5025^"c0_bcx_block_lna_2_offset"^16^0^3^0^-1^0
5026^"c0_bcx_block_lna_3_offset"^16^0^3^0^-1^0
5027^"c0_bcx_block_lna_4_offset"^16^0^3^0^-1^0
5028^"c0_bcx_block_im2_i_value"^8^0^2^0^-1^0
5029^"c0_bcx_block_im2_q_value"^8^0^2^0^-1^0
5030^"c0_bcx_block_vga_gain_offset"^16^0^3^0^-1^0
5031^"c0_bcx_block_vga_gain_offset_vs_freq"^8^0^1^0^-1^0
5032^"c0_bcx_block_im2_transconductor_value"^8^0^2^0^-1^0
5033^"c0_bcx_block_lna_1_rise"^8^0^1^0^-1^0
5034^"c0_bcx_block_lna_1_fall"^8^0^1^0^-1^0
5035^"c0_bcx_block_lna_2_rise"^8^0^1^0^-1^0
5036^"c0_bcx_block_lna_2_fall"^8^0^1^0^-1^0
5037^"c0_bcx_block_lna_3_rise"^8^0^1^0^-1^0
5038^"c0_bcx_block_lna_3_fall"^8^0^1^0^-1^0
5039^"c0_bcx_block_lna_4_rise"^8^0^1^0^-1^0
5040^"c0_bcx_block_lna_4_fall"^8^0^1^0^-1^0
5041^"c0_bcx_block_im_level1"^8^0^2^0^-1^0
5042^"c0_bcx_block_im_level2"^8^0^2^0^-1^0
5043^"c0_bcx_block_im_level3"^8^0^2^0^-1^0
5044^"c0_bcx_block_im_level4"^8^0^2^0^-1^0
5045^"c1_bcx_block_tx_cal_chan"^16^0^4^0^-1^0
5046^"c1_bcx_block_rx_cal_chan"^16^0^4^0^-1^0
5047^"c1_bcx_block_lna_1_offset_vs_freq"^8^0^1^0^-1^0
5048^"c1_bcx_block_lna_2_offset_vs_freq"^8^0^1^0^-1^0
5049^"c1_bcx_block_lna_3_offset_vs_freq"^8^0^1^0^-1^0
5050^"c1_bcx_block_lna_4_offset_vs_freq"^8^0^1^0^-1^0
5051^"c1_bcx_block_lna_1_offset"^16^0^3^0^-1^0
5052^"c1_bcx_block_lna_2_offset"^16^0^3^0^-1^0
5053^"c1_bcx_block_lna_3_offset"^16^0^3^0^-1^0
5054^"c1_bcx_block_lna_4_offset"^16^0^3^0^-1^0
5055^"c1_bcx_block_im2_i_value"^8^0^2^0^-1^0
5056^"c1_bcx_block_im2_q_value"^8^0^2^0^-1^0
5057^"c1_bcx_block_vga_gain_offset"^16^0^3^0^-1^0
5058^"c1_bcx_block_vga_gain_offset_vs_freq"^8^0^1^0^-1^0
5059^"c1_bcx_block_im2_transconductor_value"^8^0^2^0^-1^0
5060^"c1_bcx_block_lna_1_rise"^8^0^1^0^-1^0
5061^"c1_bcx_block_lna_1_fall"^8^0^1^0^-1^0
5062^"c1_bcx_block_lna_2_rise"^8^0^1^0^-1^0
5063^"c1_bcx_block_lna_2_fall"^8^0^1^0^-1^0
5064^"c1_bcx_block_lna_3_rise"^8^0^1^0^-1^0
5065^"c1_bcx_block_lna_3_fall"^8^0^1^0^-1^0
5066^"c1_bcx_block_lna_4_rise"^8^0^1^0^-1^0
5067^"c1_bcx_block_lna_4_fall"^8^0^1^0^-1^0
5068^"c1_bcx_block_im_level1"^8^0^2^0^-1^0
5069^"c1_bcx_block_im_level2"^8^0^2^0^-1^0
5070^"c1_bcx_block_im_level3"^8^0^2^0^-1^0
5071^"c1_bcx_block_im_level4"^8^0^2^0^-1^0
5072^"gps1_xtra_enabled"^8^0^0^0^3639^0
5073^"gps1_xtra_download_interval"^16^0^4^0^3783^0
5074^"gps1_xtra_num_download_attempts"^8^0^2^0^3785^0
5075^"gps1_xtra_time_between_attempts"^8^0^2^0^3784^0
5076^"gps1_xtra_auto_download_enabled"^8^0^0^0^3793^0
5077^"gps1_xtra_primary_server_url"^8^0^2^0^3641^0
5078^"gps1_xtra_secondary_server_url"^8^0^2^0^3642^0
5079^"gps1_xtra_tertiary_server_url"^8^0^2^0^3643^0
5080^"db_lp_sec"^8^0^2^0^-1^0
5081^"db_ltm_off"^8^0^2^0^-1^0
5082^"db_daylt"^8^0^0^0^-1^0
5083^"bc0_tx_pdm_lin_0"^16^0^4^0^3531^0
5084^"bc0_tx_pdm_lin_1"^16^0^4^0^3532^0
5085^"bc0_tx_pdm_lin_2"^16^0^4^0^3533^0
5086^"bc0_tx_pdm_lin_3"^16^0^4^0^3534^0
5087^"bc1_tx_pdm_lin_0"^16^0^4^0^3531^0
5088^"bc1_tx_pdm_lin_1"^16^0^4^0^3532^0
5089^"bc1_tx_pdm_lin_2"^16^0^4^0^3533^0
5090^"bc1_tx_pdm_lin_3"^16^0^4^0^3534^0
5091^"bc3_tx_pdm_lin_0"^16^0^4^0^3531^0
5092^"bc3_tx_pdm_lin_1"^16^0^4^0^3532^0
5093^"bc3_tx_pdm_lin_2"^16^0^4^0^3533^0
5094^"bc3_tx_pdm_lin_3"^16^0^4^0^3534^0
5095^"bc4_tx_pdm_lin_0"^16^0^4^0^3531^0
5096^"bc4_tx_pdm_lin_1"^16^0^4^0^3532^0
5097^"bc4_tx_pdm_lin_2"^16^0^4^0^3533^0
5098^"bc4_tx_pdm_lin_3"^16^0^4^0^3534^0
5099^"bc5_tx_pdm_lin_0"^16^0^4^0^3531^0
5100^"bc5_tx_pdm_lin_1"^16^0^4^0^3532^0
5101^"bc5_tx_pdm_lin_2"^16^0^4^0^3533^0
5102^"bc5_tx_pdm_lin_3"^16^0^4^0^3534^0
5103^"bc6_tx_pdm_lin_0"^16^0^4^0^3531^0
5104^"bc6_tx_pdm_lin_1"^16^0^4^0^3532^0
5105^"bc6_tx_pdm_lin_2"^16^0^4^0^3533^0
5106^"bc6_tx_pdm_lin_3"^16^0^4^0^3534^0
5107^"bc11_tx_pdm_lin_0"^16^0^4^0^3531^0
5108^"bc11_tx_pdm_lin_1"^16^0^4^0^3532^0
5109^"bc11_tx_pdm_lin_2"^16^0^4^0^3533^0
5110^"bc11_tx_pdm_lin_3"^16^0^4^0^3534^0
5111^"bc14_tx_pdm_lin_0"^16^0^4^0^3531^0
5112^"bc14_tx_pdm_lin_1"^16^0^4^0^3532^0
5113^"bc14_tx_pdm_lin_2"^16^0^4^0^3533^0
5114^"bc14_tx_pdm_lin_3"^16^0^4^0^3534^0
5115^"bc15_tx_pdm_lin_0"^16^0^4^0^3531^0
5116^"bc15_tx_pdm_lin_1"^16^0^4^0^3532^0
5117^"bc15_tx_pdm_lin_2"^16^0^4^0^3533^0
5118^"bc15_tx_pdm_lin_3"^16^0^4^0^3534^0
5119^"hit_enable"^8^0^2^0^-1^0
5120^"num_vci_retries"^16^0^4^0^3797^0
5121^"vci_timeout"^32^0^5^0^3800^0
5122^"vci_enable"^8^0^0^0^3801^0
5123^"mpit_enable"^8^0^0^0^3798^0
5124^"DS707_GO_NULL_TIMER_1X"^32^0^6^0^3795^0
5125^"DS707_GO_NULL_TIMER_DO"^32^0^6^0^3796^0
5126^"mac_address"^8^0^2^0^-1^0
5128^"cllk_regime_test_cfg"^32^0^6^0^-1^0
5129^"dvbh_pat_acq_timeout"^32^0^6^0^3657^0
5130^"dvbh_pmt_acq_timeout"^32^0^6^0^3659^0
5131^"dvbh_int_acq_timeout"^32^0^6^0^3658^0
5132^"valid"^8^0^0^0^3666^0
5133^"freqLow"^32^0^6^0^3807^0
5134^"freqHigh"^32^0^6^0^3806^0
5135^"valid"^8^0^0^0^3804^0
5136^"freqLow"^32^0^6^0^3807^0
5137^"freqHigh"^32^0^6^0^3806^0
5138^"valid"^8^0^0^0^3810^0
5139^"freqLow"^32^0^6^0^3807^0
5140^"freqHigh"^32^0^6^0^3806^0
5141^"uhf_band_bw"^32^0^6^0^3664^0
5142^"uhf_band_offset"^32^0^6^0^3665^0
5143^"dvbh_vhf_band_bw"^32^0^6^0^3802^0
5144^"dvbh_vhf_band_offset"^32^0^6^0^3803^0
5145^"dvbh_l_band_bw"^32^0^6^0^3660^0
5146^"dvbh_l_band_offset"^32^0^6^0^3661^0
5147^"platform_id"^32^0^6^0^3663^0
5148^"num_nw_ids"^8^0^2^0^3808^0
5149^"nw_id_list"^16^0^4^0^3809^0
5150^"flags"^16^2^118^0^3815^0
5151^"port"^16^0^4^1^3830^0
5152^"v4"^32^0^6^1^3831^0
5153^"v6"^64^0^8^1^3832^0
5154^"flags"^16^2^118^0^3816^0
5155^"port"^16^0^4^1^3830^0
5156^"v4"^32^0^6^1^3831^0
5157^"v6"^64^0^8^1^3832^0
5158^"cgps_1x_pde_server_addr_ipv4"^32^0^6^0^-1^0
5159^"cgps_1x_pde_server_addr_ipv6"^16^0^4^0^-1^0
5160^"cgps_1x_pde_server_addr_url"^0^0^11^0^-1^0
5161^"cgps_1x_mpc_server_addr_ipv4"^32^0^6^0^-1^0
5162^"cgps_1x_mpc_server_addr_ipv6"^16^0^4^0^-1^0
5163^"cgps_1x_mpc_server_addr_url"^0^0^11^0^-1^0
5164^"cgps_umts_pde_server_addr_ipv4"^32^0^6^0^-1^0
5165^"cgps_umts_pde_server_addr_ipv6"^16^0^4^0^-1^0
5166^"cgps_umts_pde_server_addr_url"^0^0^11^0^-1^0
5167^"cgps_1x_pde_server_port"^32^0^6^0^-1^0
5168^"cgps_1x_mpc_server_port"^32^0^6^0^-1^0
5169^"cgps_umts_pde_server_port"^32^0^6^0^-1^0
5170^"cgps_mo_method"^8^0^2^0^-1^0
5171^"cgps_nmea_sentence_type"^8^0^2^0^-1^0
5172^"cgps_max_osc_unc_active_sys"^32^0^6^0^-1^0
5173^"cgps_max_osc_unc_rgs"^32^0^6^0^-1^0
5174^"cgps_max_osc_unc_temp_tbl"^32^0^6^0^-1^0
5175^"cgps_max_osc_unc_rgs_old"^32^0^6^0^-1^0
5176^"cgps_max_carrier_code_filter"^8^0^2^0^-1^0
5177^"cgps_max_integrate_ms"^32^0^6^0^-1^0
5178^"cgps_me_reserved1"^32^0^6^0^-1^0
5179^"cgps_me_reserved2"^32^0^6^0^-1^0
5180^"cgps_me_reserved3"^32^0^6^0^-1^0
5181^"cgps_me_reserved4"^32^0^6^0^-1^0
5182^"ftm_mode_boot_count"^32^0^6^0^3833^0
5183^"MF_RSSI_CAL_VS_FREQ_4"^16^0^3^0^-1^0
5184^"MF_RSSI_CAL_VS_FREQ_5"^16^0^3^0^-1^0
5185^"nas_release_compliance"^8^0^2^0^-1^0
5186^"wcdma_bc4_hs_im_level_4"^16^0^3^0^-1^0
5187^"wcdma_bc4_hs_im_level_4"^16^0^3^0^-1^0
5188^"wcdma_bc4_hs_im_level_2"^16^0^3^0^-1^0
5189^"wcdma_bc4_hs_im_level"^16^0^3^0^-1^0
5190^"wcdma_bc4_hs_lna_range_rise_4"^16^0^3^0^-1^0
5191^"wcdma_bc4_hs_lna_range_rise_3"^16^0^3^0^-1^0
5192^"wcdma_bc4_hs_lna_range_rise_2"^16^0^3^0^-1^0
5193^"wcdma_bc4_hs_lna_range_rise"^16^0^3^0^-1^0
5194^"wcdma_bc4_hs_lna_range_fall_2"^16^0^3^0^-1^0
5195^"wcdma_bc4_hs_lna_range_fall_3"^16^0^3^0^-1^0
5196^"wcdma_bc4_hs_lna_range_fall_4"^16^0^3^0^-1^0
5197^"wcdma_bc4_hs_lna_range_fall"^16^0^3^0^-1^0
5198^"wcdma_900_hs_lna_range_rise_2"^16^0^3^0^-1^0
5199^"wcdma_900_hs_lna_range_rise"^16^0^3^0^-1^0
5200^"wcdma_900_hs_lna_range_rise_3"^16^0^3^0^-1^0
5201^"wcdma_900_hs_lna_range_rise_4"^16^0^3^0^-1^0
5202^"wcdma_900_hs_lna_range_fall_4"^16^0^3^0^-1^0
5203^"wcdma_900_hs_lna_range_rise_3"^16^0^3^0^-1^0
5204^"wcdma_900_hs_lna_range_fall_2"^16^0^3^0^-1^0
5205^"wcdma_900_hs_lna_range_fall"^16^0^3^0^-1^0
5206^"wcdma_900_hs_im_level_2"^16^0^3^0^-1^0
5207^"wcdma_900_hs_im_level_3"^16^0^3^0^-1^0
5208^"wcdma_900_hs_im_level"^16^0^3^0^-1^0
5209^"wcdma_900_hs_im_level_4"^16^0^3^0^-1^0
5210^"wcdma_1800_hs_lna_range_rise_3"^16^0^3^0^-1^0
5211^"wcdma_1800_hs_lna_range_rise_4"^16^0^3^0^-1^0
5212^"wcdma_1800_hs_lna_range_rise_2"^16^0^3^0^-1^0
5213^"wcdma_1800_hs_lna_range_rise"^16^0^3^0^-1^0
5214^"wcdma_1800_hs_lna_range_fall_3"^16^0^3^0^-1^0
5215^"wcdma_1800_hs_lna_range_fall_2"^16^0^3^0^-1^0
5216^"wcdma_1800_hs_lna_range_fall_4"^16^0^3^0^-1^0
5217^"wcdma_1800_hs_lna_range_fall"^16^0^3^0^-1^0
5218^"wcdma_1800_hs_im_level_4"^16^0^3^0^-1^0
5219^"wcdma_1800_hs_im_level_3"^16^0^3^0^-1^0
5220^"wcdma_1800_hs_im_level_2"^16^0^3^0^-1^0
5221^"wcdma_1800_hs_im_level"^16^0^3^0^-1^0
5222^"wcdma_1900_hs_lna_range_fall_4"^16^0^3^0^-1^0
5223^"wcdma_1900_hs_lna_range_fall_3"^16^0^3^0^-1^0
5224^"wcdma_1900_hs_lna_range_fall_2"^16^0^3^0^-1^0
5225^"wcdma_1900_hs_lna_range_fall"^16^0^3^0^-1^0
5226^"wcdma_1900_hs_lna_range_rise_4"^16^0^3^0^-1^0
5227^"wcdma_1900_hs_lna_range_rise_3"^16^0^3^0^-1^0
5228^"wcdma_1900_hs_lna_range_rise_2"^16^0^3^0^-1^0
5229^"wcdma_1900_hs_lna_range_rise"^16^0^3^0^-1^0
5230^"wcdma_1900_hs_im_level_2"^16^0^3^0^-1^0
5231^"wcdma_1900_hs_im_level_2"^16^0^3^0^-1^0
5232^"wcdma_1900_hs_im_level_3"^16^0^3^0^-1^0
5233^"wcdma_1900_hs_im_level_4"^16^0^3^0^-1^0
5234^"wcdma_800_hs_lna_range_rise_4"^16^0^3^0^-1^0
5235^"wcdma_800_hs_lna_range_rise_3"^16^0^3^0^-1^0
5236^"wcdma_800_hs_lna_range_rise_2"^16^0^3^0^-1^0
5237^"wcdma_800_hs_lna_range_rise"^16^0^3^0^-1^0
5238^"wcdma_800_hs_lna_range_fall_2"^16^0^3^0^-1^0
5239^"wcdma_800_hs_lna_range_fall"^16^0^3^0^-1^0
5240^"wcdma_800_hs_lna_range_fall_3"^16^0^3^0^-1^0
5241^"wcdma_800_hs_lna_range_fall_4"^16^0^3^0^-1^0
5242^"wcdma_800_hs_im_level_3"^16^0^3^0^-1^0
5243^"wcdma_800_hs_im_level_2"^16^0^3^0^-1^0
5244^"wcdma_800_hs_im_level"^16^0^3^0^-1^0
5245^"wcdma_800_hs_im_level_4"^16^0^3^0^-1^0
5246^"wcdma_hs_im_level_2"^16^0^3^0^-1^0
5247^"wcdma_hs_im_level_3"^16^0^3^0^-1^0
5248^"wcdma_hs_im_level_4"^16^0^3^0^-1^0
5249^"wcdma_hs_im_level"^16^0^3^0^-1^0
5250^"wcdma_hs_lna_range_fall_4"^16^0^3^0^-1^0
5251^"wcdma_hs_lna_range_fall_3"^16^0^3^0^-1^0
5252^"wcdma_hs_lna_range_fall_2"^16^0^3^0^-1^0
5253^"wcdma_hs_lna_range_fall"^16^0^3^0^-1^0
5254^"wcdma_hs_lna_range_rise_4"^16^0^3^0^-1^0
5255^"wcdma_hs_lna_range_rise_3"^16^0^3^0^-1^0
5256^"wcdma_hs_lna_range_rise_2"^16^0^3^0^-1^0
5257^"wcdma_hs_lna_range_rise"^16^0^3^0^-1^0
5258^"bc0_tx_pdm_0"^16^0^3^0^3857^0
5259^"bc0_tx_pdm_1"^16^0^3^0^3858^0
5260^"bc0_tx_pdm_2"^16^0^3^0^3859^0
5261^"bc0_tx_pdm_3"^16^0^3^0^3860^0
5262^"bc1_tx_pdm_0"^16^0^3^0^3857^0
5263^"bc1_tx_pdm_1"^16^0^3^0^3858^0
5264^"bc1_tx_pdm_2"^16^0^3^0^3859^0
5265^"bc1_tx_pdm_3"^16^0^3^0^3860^0
5266^"bc3_tx_pdm_0"^16^0^3^0^3857^0
5267^"bc3_tx_pdm_1"^16^0^3^0^3858^0
5268^"bc3_tx_pdm_2"^16^0^3^0^3859^0
5269^"bc3_tx_pdm_3"^16^0^3^0^3860^0
5270^"bc4_tx_pdm_0"^16^0^3^0^3857^0
5271^"bc4_tx_pdm_1"^16^0^3^0^3858^0
5272^"bc4_tx_pdm_2"^16^0^3^0^3859^0
5273^"bc4_tx_pdm_3"^16^0^3^0^3860^0
5274^"bc5_tx_pdm_0"^16^0^3^0^3857^0
5275^"bc5_tx_pdm_1"^16^0^3^0^3858^0
5276^"bc5_tx_pdm_2"^16^0^3^0^3859^0
5277^"bc5_tx_pdm_3"^16^0^3^0^3860^0
5278^"bc6_tx_pdm_0"^16^0^3^0^3857^0
5279^"bc6_tx_pdm_1"^16^0^3^0^3858^0
5280^"bc6_tx_pdm_2"^16^0^3^0^3859^0
5281^"bc6_tx_pdm_3"^16^0^3^0^3860^0
5282^"bc11_tx_pdm_0"^16^0^3^0^3857^0
5283^"bc11_tx_pdm_1"^16^0^3^0^3858^0
5284^"bc11_tx_pdm_2"^16^0^3^0^3859^0
5285^"bc11_tx_pdm_3"^16^0^3^0^3860^0
5286^"bc14_tx_pdm_0"^16^0^3^0^3857^0
5287^"bc14_tx_pdm_1"^16^0^3^0^3858^0
5288^"bc14_tx_pdm_2"^16^0^3^0^3859^0
5289^"bc14_tx_pdm_3"^16^0^3^0^3860^0
5290^"bc15_tx_pdm_0"^16^0^3^0^3857^0
5291^"bc15_tx_pdm_1"^16^0^3^0^3858^0
5292^"bc15_tx_pdm_2"^16^0^3^0^3859^0
5293^"bc15_tx_pdm_3"^16^0^3^0^3860^0
5294^"bc0_tx_lin_0"^16^0^3^0^3861^0
5295^"bc0_tx_lin_1"^16^0^3^0^3862^0
5296^"bc0_tx_lin_2"^16^0^3^0^3863^0
5297^"bc0_tx_lin_3"^16^0^3^0^3864^0
5298^"bc1_tx_lin_0"^16^0^3^0^3861^0
5299^"bc1_tx_lin_1"^16^0^3^0^3862^0
5300^"bc1_tx_lin_2"^16^0^3^0^3863^0
5301^"bc1_tx_lin_3"^16^0^3^0^3864^0
5302^"bc3_tx_lin_0"^16^0^3^0^3861^0
5303^"bc3_tx_lin_1"^16^0^3^0^3862^0
5304^"bc3_tx_lin_2"^16^0^3^0^3863^0
5305^"bc3_tx_lin_3"^16^0^3^0^3864^0
5306^"bc4_tx_lin_0"^16^0^3^0^3861^0
5307^"bc4_tx_lin_1"^16^0^3^0^3862^0
5308^"bc4_tx_lin_2"^16^0^3^0^3863^0
5309^"bc4_tx_lin_3"^16^0^3^0^3864^0
5310^"bc5_tx_lin_0"^16^0^3^0^3861^0
5311^"bc5_tx_lin_1"^16^0^3^0^3862^0
5312^"bc5_tx_lin_2"^16^0^3^0^3863^0
5313^"bc5_tx_lin_3"^16^0^3^0^3864^0
5314^"bc6_tx_lin_0"^16^0^3^0^3861^0
5315^"bc6_tx_lin_1"^16^0^3^0^3862^0
5316^"bc6_tx_lin_2"^16^0^3^0^3863^0
5317^"bc6_tx_lin_3"^16^0^3^0^3864^0
5318^"bc11_tx_lin_0"^16^0^3^0^3861^0
5319^"bc11_tx_lin_1"^16^0^3^0^3862^0
5320^"bc11_tx_lin_2"^16^0^3^0^3863^0
5321^"bc11_tx_lin_3"^16^0^3^0^3864^0
5322^"bc14_tx_lin_0"^16^0^3^0^3861^0
5323^"bc14_tx_lin_1"^16^0^3^0^3862^0
5324^"bc14_tx_lin_2"^16^0^3^0^3863^0
5325^"bc14_tx_lin_3"^16^0^3^0^3864^0
5326^"bc15_tx_lin_0"^16^0^3^0^3861^0
5327^"bc15_tx_lin_1"^16^0^3^0^3862^0
5328^"bc15_tx_lin_2"^16^0^3^0^3863^0
5329^"bc15_tx_lin_3"^16^0^3^0^3864^0
5330^"hdr_rx_div_bc_enable_mask"^32^0^6^1^-1^0
5331^"cdma_rx_div_bc_enable_mask"^32^0^6^1^-1^0
5332^"gsm_carrier_suppression"^16^0^3^0^-1^0
5333^"gsm_850_carrier_suppression"^16^0^3^0^-1^0
5334^"gsm_dcs_carrier_suppression"^16^0^3^0^-1^0
5335^"gsm_1900_carrier_suppression"^16^0^3^0^-1^0
5336^"nv_dvbh_store_nw_info_to_efs"^8^0^0^0^3888^0
5337^"nv_dvbh_efs_nw_info_expiry_time"^32^0^6^0^3887^0
5338^"nv_dvbh_nw_acq_on_cell_id_mismatch"^8^0^0^0^3889^0
5339^"nv_dvbh_wait_for_nit_other"^8^0^0^0^3890^0
5340^"nv_dvbh_all_nit_acq_timeout"^32^0^6^0^3887^0
5341^"dvbh_lnkg_acq_timeout"^32^0^6^0^3891^0
5342^"display_update_power_test_mode"^8^0^0^0^3901^0
5343^"nv_bc0_pa_r_map"^8^0^2^0^-1^0
5344^"nv_bc1_pa_r_map"^8^0^2^0^-1^0
5345^"nv_bc3_pa_r_map"^8^0^2^0^-1^0
5346^"nv_bc4_pa_r_map"^8^0^2^0^-1^0
5347^"nv_bc5_pa_r_map"^8^0^2^0^-1^0
5348^"nv_bc6_pa_r_map"^8^0^2^0^-1^0
5349^"nv_bc11_pa_r_map"^8^0^2^0^-1^0
5350^"nv_bc14_pa_r_map"^8^0^2^0^-1^0
5351^"nv_bc15_pa_r_map"^8^0^2^0^-1^0
5352^"hdrsrch_dbg_msk"^8^0^2^1^3885^0
5353^"aims_on"^8^0^0^0^3865^0
5354^"freq"^32^0^6^0^3878^0
5355^"gainstate_1"^16^0^3^0^-1^0
5356^"gainstate_2"^16^0^3^0^-1^0
5357^"gainstate_3"^16^0^3^0^-1^0
5358^"gainstate_4"^16^0^3^0^-1^0
5359^"gainstate_5"^16^0^3^0^-1^0
5360^"gs0"^16^0^3^0^-1^0
5361^"freqs"^32^0^6^0^-1^0
5362^"gainstate_0"^32^0^6^0^3871^0
5363^"gainstate_1"^16^0^3^0^-1^0
5364^"gainstate_2"^16^0^3^0^-1^0
5365^"gainstate_3"^16^0^3^0^-1^0
5366^"gainstate_4"^16^0^3^0^-1^0
5367^"nv_psvt_enable"^8^0^0^0^-1^0
5368^"gainstate_5"^16^0^3^0^-1^0
5369^"cgps_dgps_corrections_allowed"^8^0^2^0^-1^0
5370^"cgps_maximum_dgps_interval"^16^0^4^0^-1^0
5371^"cgps_use_fdic"^8^0^2^0^-1^0
5372^"cgps_altitude_hold_mode"^8^0^2^0^-1^0
5373^"cgps_pdop_mask"^8^0^2^0^-1^0
5374^"cgps_2d_pdop_mask"^8^0^2^0^-1^0
5375^"cgps_reference_mode"^8^0^2^0^-1^0
5376^"cgps_operation_mode"^8^0^2^0^-1^0
5377^"cgps_elevation_mask"^8^0^1^0^-1^0
5378^"cgps_max_almanac_age_in_weeks"^8^0^2^0^-1^0
5379^"cgps_steering_on_startup"^8^0^2^0^-1^0
5380^"max_nd_solicits"^16^0^4^0^-1^0
5381^"max_nd_retransmits"^16^0^4^0^-1^0
5382^"max_nd_retransmit_interval"^16^0^4^0^-1^0
5383^"max_nd_reachable_time"^16^0^4^0^-1^0
5384^"max_nd_delay_first_probe_time"^16^0^4^0^-1^0
5385^"hs_usb_remote_wakeup_delay"^32^0^6^0^3916^0
5386^"valid"^8^0^0^0^3810^0
5387^"freqLow"^32^0^6^0^3807^0
5388^"freqHigh"^32^0^6^0^3806^0
5389^"freqOffset"^32^0^6^0^3904^0
5390^"valid"^8^0^0^0^3810^0
5391^"freqLow"^32^0^6^0^3807^0
5392^"freqHigh"^32^0^6^0^3806^0
5393^"freqOffset"^32^0^6^0^3918^0
5394^"valid"^8^0^0^0^3810^0
5395^"cellIdLow"^16^0^4^0^3903^0
5396^"cellIdHigh"^16^0^4^0^3917^0
5397^"ruim_id"^32^0^6^0^-1^0
5398^"ruim_id"^32^0^6^0^-1^0
5399^"imsi_mcc1"^16^0^4^0^-1^0
5400^"imsi_mcc2"^16^0^4^0^-1^0
5401^"sp_id"^8^0^2^0^-1^0
5402^"ug_id"^8^0^2^0^-1^0
5403^"indicator"^8^0^0^0^-1^0
5404^"diag_ftm_mode_switch"^8^0^2^0^3919^0
5405^"dhcp4_options_mask"^32^0^6^0^3922^0
5406^"dhcp6_options_mask"^32^0^6^0^3923^0
5407^"gps1_xtra_time_info_enabled"^8^0^2^0^-1^0
5408^"gps1_xtra_time_info_unc_thresh"^16^0^4^0^-1^0
5409^"gps1_xtra_time_info_delay_thresh"^16^0^4^0^-1^0
5410^"gps1_xtra_primary_sntp_server_url"^0^0^11^0^-1^0
5411^"gps1_xtra_secondary_sntp_server_url"^0^0^11^0^-1^0
5412^"gps1_xtra_tertiary_sntp_server_url"^0^0^11^0^-1^0
5413^"mf_proxy"^1024^0^9^0^-1^0
5414^"mf_proxy_length"^8^0^2^0^-1^0
5415^"wcdma_1900_c0_c1_delay"^8^0^1^0^3927^0
5416^"wcdma_1800_c0_c1_delay"^8^0^1^0^3926^0
5417^"wcdma_bc4_c0_c1_delay"^8^0^1^0^3930^0
5418^"wcdma_900_c0_c1_delay"^8^0^1^0^3929^0
5419^"wcdma_800_c0_c1_delay"^8^0^1^0^3928^0
5420^"ims_fw_api_enable_flag"^8^0^2^0^-1^0
5421^"wcdma_rel6_tx_beta_scaling_comp"^16^0^4^0^-1^0
5422^"wcdma_rel6_tx_agc_offset"^8^0^2^0^-1^0
5423^"wcdma_rel6_tx_mpr_backoff"^8^0^2^0^3948^0
5424^"wcdma_1900_rel6_tx_beta_scaling_comp"^16^0^4^0^3942^0
5425^"wcdma_1900_rel6_tx_agc_offset"^8^0^2^0^3942^0
5426^"wcdma_1900_rel6_tx_mpr_backoff"^8^0^2^0^3948^0
5427^"wcdma_800_rel6_tx_beta_scaling_comp"^16^0^4^0^3942^0
5428^"wcdma_800_rel6_tx_agc_offset"^8^0^2^0^3942^0
5429^"wcdma_800_rel6_tx_mpr_backoff"^8^0^2^0^3948^0
5430^"wcdma_bc4_rel6_tx_beta_scaling_comp"^16^0^4^0^3942^0
5431^"wcdma_bc4_rel6_tx_agc_offset"^8^0^2^0^3942^0
5432^"wcdma_bc4_rel6_tx_mpr_backoff"^8^0^2^0^3948^0
5433^"c1toc2_0"^32^0^5^0^-1^0
5434^"c1toc2_1"^32^0^5^0^-1^0
5435^"c1toc3_0"^32^0^5^0^-1^0
5436^"c1toc3_1"^32^0^5^0^-1^0
5437^"c3"^32^0^5^0^3933^0
5438^"c2"^32^0^5^0^3966^0
5439^"c1"^32^0^5^0^3965^0
5440^"c0"^32^0^5^0^3932^0
5441^"t0"^32^0^5^0^3932^0
5442^"t0p"^32^0^5^0^3933^0
5443^"p"^32^0^5^0^3946^0
5444^"timestamp"^64^0^7^0^3964^0
5445^"ft_qual_ind"^16^2^282^0^3961^0
5446^"xo_trim"^8^0^2^0^3946^0
5447^"c3"^32^0^5^0^3952^0
5448^"c2"^32^0^5^0^3966^0
5449^"c1"^32^0^5^0^3965^0
5450^"c0"^32^0^5^0^3958^0
5451^"t0"^32^0^5^0^3932^0
5452^"t0p"^32^0^5^0^3933^0
5453^"p"^32^0^5^0^3946^0
5454^"ft_qual_ind"^16^2^282^0^3961^0
5455^"xo_trim"^8^0^2^0^3946^0
5456^"ft_sample_cnt"^16^0^4^0^3961^0
5457^"state"^16^2^283^0^-1^0
5458^"wcdma_lna_phase_ctl"^16^0^4^0^-1^0
5459^"c1_wcdma_lna_phase_ctl"^16^0^4^0^-1^0
5460^"home_mcc"^16^0^4^0^-1^0
5461^"tbl_len"^8^0^2^0^3951^0
5462^"sid_to_mcc_list"^32^0^6^0^3962^0
5463^"hs_based_plus_dial_setting"^8^0^2^0^3953^0
5464^"e_reg_val"^8^0^2^0^3941^0
5465^"q_reg_val"^8^0^2^0^3947^0
5466^"v_reg_val"^8^0^2^0^3954^0
5467^"x_reg_val"^8^0^2^0^3955^0
5468^"amp_c_reg_val"^8^0^2^0^3934^0
5469^"amp_d_reg_val"^8^0^2^0^3935^0
5470^"amp_s_reg_val"^8^0^2^0^3936^0
5471^"ifc_reg_val"^8^0^2^0^3937^0
5472^"slash_v_reg_val"^8^0^2^0^3956^0
5473^"s0_reg_val"^8^0^2^0^3940^0
5474^"s7_reg_val"^8^0^2^0^3950^0
5475^"s10_reg_val"^8^0^2^0^3949^0
5476^"enable"^8^0^2^0^3945^0
5477^"timer_period"^32^0^6^0^3963^0
5478^"modem_restart_count"^32^0^6^0^3960^0
5479^"apps_restart_count"^32^0^6^0^3959^0
5481^"wcdma_tx_comp_vs_freq_0_secondary"^8^0^1^0^3972^0
5482^"wcdma_tx_comp_vs_freq_1_secondary"^8^0^1^0^3970^0
5483^"wcdma_tx_comp_vs_freq_2_secondary"^8^0^1^0^3972^0
5484^"wcdma_tx_comp_vs_freq_3_secondary"^8^0^1^0^3973^0
5485^"wcdma_tx_comp_vs_freq_sec_pdm_list"^16^0^4^0^3969^0
5486^"wcdma_1900_tx_comp_vs_freq_0_secondary"^8^0^1^0^3972^0
5487^"wcdma_1900_tx_comp_vs_freq_1_secondary"^8^0^1^0^3970^0
5488^"wcdma_1900_tx_comp_vs_freq_2_secondary"^8^0^1^0^3972^0
5489^"wcdma_1900_tx_comp_vs_freq_3_secondary"^8^0^1^0^3973^0
5490^"wcdma_1900_tx_comp_vs_freq_sec_pdm_list"^16^0^4^0^3969^0
5491^"wcdma_800_tx_comp_vs_freq_0_secondary"^8^0^1^0^3972^0
5492^"wcdma_800_tx_comp_vs_freq_1_secondary"^8^0^1^0^3970^0
5493^"wcdma_800_tx_comp_vs_freq_2_secondary"^8^0^1^0^3972^0
5494^"wcdma_800_tx_comp_vs_freq_3_secondary"^8^0^1^0^3973^0
5495^"wcdma_800_tx_comp_vs_freq_sec_pdm_list"^16^0^4^0^3970^0
5496^"wcdma_1800_tx_comp_vs_freq_0_secondary"^8^0^1^0^3972^0
5497^"wcdma_1800_tx_comp_vs_freq_1_secondary"^8^0^1^0^3970^0
5498^"wcdma_1800_tx_comp_vs_freq_2_secondary"^8^0^1^0^3972^0
5499^"wcdma_1800_tx_comp_vs_freq_3_secondary"^8^0^1^0^3973^0
5500^"wcdma_1800_tx_comp_vs_freq_sec_pdm_list"^16^0^4^0^3970^0
5501^"wcdma_bc4_tx_comp_vs_freq_0_secondary"^8^0^1^0^3972^0
5502^"wcdma_bc4_tx_comp_vs_freq_1_secondary"^8^0^1^0^3970^0
5503^"wcdma_bc4_tx_comp_vs_freq_2_secondary"^8^0^1^0^3972^0
5504^"wcdma_bc4_tx_comp_vs_freq_3_secondary"^8^0^1^0^3973^0
5505^"wcdma_bc4_tx_comp_vs_freq_sec_pdm_list"^16^0^4^0^3970^0
5506^"wcdma_900_tx_comp_vs_freq_0_secondary"^8^0^1^0^3972^0
5507^"wcdma_900_tx_comp_vs_freq_1_secondary"^8^0^1^0^3970^0
5508^"wcdma_900_tx_comp_vs_freq_2_secondary"^8^0^1^0^3972^0
5509^"wcdma_900_tx_comp_vs_freq_3_secondary"^8^0^1^0^3973^0
5510^"wcdma_900_tx_comp_vs_freq_sec_pdm_list"^16^0^4^0^3969^0
5511^"cust_uqcn_c2k_version"^32^0^6^1^3978^0
5512^"cust_uqcn_umts_version"^32^0^6^1^3979^0
5513^"nv_tx_pwr_comp_lin_vs_temp"^8^0^1^0^-1^0
5514^"nv_tx_pwr_comp_slp_vs_temp"^8^0^1^0^-1^0
5515^"nv_tx_pwr_comp_vs_freq"^8^0^1^0^-1^0
5516^"nv_tx_pwr_comp_lin_vs_temp"^8^0^1^0^-1^0
5517^"nv_tx_pwr_comp_slp_vs_temp"^8^0^1^0^-1^0
5518^"nv_tx_pwr_comp_vs_freq"^8^0^1^0^-1^0
5519^"nv_tx_pwr_comp_lin_vs_temp"^8^0^1^0^-1^0
5520^"nv_tx_pwr_comp_slp_vs_temp"^8^0^1^0^-1^0
5521^"nv_tx_pwr_comp_vs_freq"^8^0^1^0^-1^0
5522^"nv_tx_pwr_comp_lin_vs_temp"^8^0^1^0^-1^0
5523^"nv_tx_pwr_comp_slp_vs_temp"^8^0^1^0^-1^0
5524^"nv_tx_pwr_comp_vs_freq"^8^0^1^0^-1^0
5525^"nv_tx_pwr_comp_lin_vs_temp"^8^0^1^0^-1^0
5526^"nv_tx_pwr_comp_slp_vs_temp"^8^0^1^0^-1^0
5527^"nv_tx_pwr_comp_vs_freq"^8^0^1^0^-1^0
5528^"nv_tx_pwr_comp_lin_vs_temp"^8^0^1^0^-1^0
5529^"nv_tx_pwr_comp_slp_vs_temp"^8^0^1^0^-1^0
5530^"nv_tx_pwr_comp_vs_freq"^8^0^1^0^-1^0
5531^"nv_tx_pwr_comp_lin_vs_temp"^8^0^1^0^-1^0
5532^"nv_tx_pwr_comp_slp_vs_temp"^8^0^1^0^-1^0
5533^"nv_tx_pwr_comp_vs_freq"^8^0^1^0^-1^0
5534^"nv_tx_pwr_comp_lin_vs_temp"^8^0^1^0^-1^0
5535^"nv_tx_pwr_comp_slp_vs_temp"^8^0^1^0^-1^0
5536^"nv_tx_pwr_comp_vs_freq"^8^0^1^0^-1^0
5537^"nv_tx_pwr_comp_lin_vs_temp"^8^0^1^0^-1^0
5538^"nv_tx_pwr_comp_slp_vs_temp"^8^0^1^0^-1^0
5539^"nv_tx_pwr_comp_vs_freq"^8^0^1^0^-1^0
5540^"nv_tx_pwr_comp_lin_vs_temp"^8^0^1^0^-1^0
5541^"nv_tx_pwr_comp_slp_vs_temp"^8^0^1^0^-1^0
5542^"nv_tx_pwr_comp_vs_freq"^8^0^1^0^-1^0
5543^"nv_tx_pwr_comp_lin_vs_temp"^8^0^1^0^-1^0
5544^"nv_tx_pwr_comp_slp_vs_temp"^8^0^1^0^-1^0
5545^"nv_tx_pwr_comp_vs_freq"^8^0^1^0^-1^0
5546^"nv_tx_pwr_comp_lin_vs_temp"^8^0^1^0^-1^0
5547^"nv_tx_pwr_comp_slp_vs_temp"^8^0^1^0^-1^0
5548^"nv_tx_pwr_comp_vs_freq"^8^0^1^0^-1^0
5549^"nv_tx_pwr_comp_lin_vs_temp"^8^0^1^0^-1^0
5550^"nv_tx_pwr_comp_slp_vs_temp"^8^0^1^0^-1^0
5551^"nv_tx_pwr_comp_vs_freq"^8^0^1^0^-1^0
5552^"nv_tx_pwr_comp_lin_vs_temp"^8^0^1^0^-1^0
5553^"nv_tx_pwr_comp_slp_vs_temp"^8^0^1^0^-1^0
5554^"nv_tx_pwr_comp_vs_freq"^8^0^1^0^-1^0
5555^"nv_tx_pwr_comp_lin_vs_temp"^8^0^1^0^-1^0
5556^"nv_tx_pwr_comp_slp_vs_temp"^8^0^1^0^-1^0
5557^"nv_tx_pwr_comp_vs_freq"^8^0^1^0^-1^0
5558^"nv_tx_pwr_comp_lin_vs_temp"^8^0^1^0^-1^0
5559^"nv_tx_pwr_comp_slp_vs_temp"^8^0^1^0^-1^0
5560^"nv_tx_pwr_comp_vs_freq"^8^0^1^0^-1^0
5561^"nv_tx_pwr_comp_lin_vs_temp"^8^0^1^0^-1^0
5562^"nv_tx_pwr_comp_slp_vs_temp"^8^0^1^0^-1^0
5563^"nv_tx_pwr_comp_vs_freq"^8^0^1^0^-1^0
5564^"nv_tx_pwr_comp_lin_vs_temp"^8^0^1^0^-1^0
5565^"nv_tx_pwr_comp_slp_vs_temp"^8^0^1^0^-1^0
5566^"nv_tx_pwr_comp_vs_freq"^8^0^1^0^-1^0
5567^"nv_tx_pwr_comp_lin_vs_temp"^8^0^1^0^-1^0
5568^"nv_tx_pwr_comp_slp_vs_temp"^8^0^1^0^-1^0
5569^"nv_tx_pwr_comp_vs_freq"^8^0^1^0^-1^0
5570^"nv_tx_pwr_comp_lin_vs_temp"^8^0^1^0^-1^0
5571^"nv_tx_pwr_comp_slp_vs_temp"^8^0^1^0^-1^0
5572^"nv_tx_pwr_comp_vs_freq"^8^0^1^0^-1^0
5573^"nv_tx_pwr_comp_lin_vs_temp"^8^0^1^0^-1^0
5574^"nv_tx_pwr_comp_slp_vs_temp"^8^0^1^0^-1^0
5575^"nv_tx_pwr_comp_vs_freq"^8^0^1^0^-1^0
5576^"nv_tx_pwr_comp_lin_vs_temp"^8^0^1^0^-1^0
5577^"nv_tx_pwr_comp_slp_vs_temp"^8^0^1^0^-1^0
5578^"nv_tx_pwr_comp_vs_freq"^8^0^1^0^-1^0
5579^"nv_tx_pwr_comp_lin_vs_temp"^8^0^1^0^-1^0
5580^"nv_tx_pwr_comp_slp_vs_temp"^8^0^1^0^-1^0
5581^"nv_tx_pwr_comp_vs_freq"^8^0^1^0^-1^0
5582^"nv_tx_pwr_comp_lin_vs_temp"^8^0^1^0^-1^0
5583^"nv_tx_pwr_comp_slp_vs_temp"^8^0^1^0^-1^0
5584^"nv_tx_pwr_comp_vs_freq"^8^0^1^0^-1^0
5585^"nv_tx_pwr_comp_lin_vs_temp"^8^0^1^0^-1^0
5586^"nv_tx_pwr_comp_slp_vs_temp"^8^0^1^0^-1^0
5587^"nv_tx_pwr_comp_vs_freq"^8^0^1^0^-1^0
5588^"nv_tx_pwr_comp_lin_vs_temp"^8^0^1^0^-1^0
5589^"nv_tx_pwr_comp_slp_vs_temp"^8^0^1^0^-1^0
5590^"nv_tx_pwr_comp_vs_freq"^8^0^1^0^-1^0
5591^"nv_tx_pwr_comp_lin_vs_temp"^8^0^1^0^-1^0
5592^"nv_tx_pwr_comp_slp_vs_temp"^8^0^1^0^-1^0
5593^"nv_tx_pwr_comp_vs_freq"^8^0^1^0^-1^0
5594^"nv_tx_pwr_comp_lin_vs_temp"^8^0^1^0^-1^0
5595^"nv_tx_pwr_comp_slp_vs_temp"^8^0^1^0^-1^0
5596^"nv_tx_pwr_comp_vs_freq"^8^0^1^0^-1^0
5597^"nv_tx_pwr_comp_lin_vs_temp"^8^0^1^0^-1^0
5598^"nv_tx_pwr_comp_slp_vs_temp"^8^0^1^0^-1^0
5599^"nv_tx_pwr_comp_vs_freq"^8^0^1^0^-1^0
5600^"nv_tx_pwr_comp_lin_vs_temp"^8^0^1^0^-1^0
5601^"nv_tx_pwr_comp_slp_vs_temp"^8^0^1^0^-1^0
5602^"nv_tx_pwr_comp_vs_freq"^8^0^1^0^-1^0
5603^"nv_tx_pwr_comp_lin_vs_temp"^8^0^1^0^-1^0
5604^"nv_tx_pwr_comp_slp_vs_temp"^8^0^1^0^-1^0
5605^"nv_tx_pwr_comp_vs_freq"^8^0^1^0^-1^0
5606^"nv_tx_pwr_comp_lin_vs_temp"^8^0^1^0^-1^0
5607^"nv_tx_pwr_comp_slp_vs_temp"^8^0^1^0^-1^0
5608^"nv_tx_pwr_comp_vs_freq"^8^0^1^0^-1^0
5609^"nv_thermistor_bins_type"^16^0^4^0^-1^0
5610^"nv_tx_pwr_comp_lin_vs_temp"^8^0^1^0^-1^0
5611^"nv_tx_pwr_comp_slp_vs_temp"^8^0^1^0^-1^0
5612^"nv_tx_pwr_comp_vs_freq"^8^0^1^0^-1^0
5613^"nv_tx_pwr_comp_lin_vs_temp"^8^0^1^0^-1^0
5614^"nv_tx_pwr_comp_slp_vs_temp"^8^0^1^0^-1^0
5615^"nv_tx_pwr_comp_vs_freq"^8^0^1^0^-1^0
5616^"nv_tx_pwr_comp_lin_vs_temp"^8^0^1^0^-1^0
5617^"nv_tx_pwr_comp_slp_vs_temp"^8^0^1^0^-1^0
5618^"nv_tx_pwr_comp_vs_freq"^8^0^1^0^-1^0
5619^"nv_tx_pwr_comp_lin_vs_temp"^8^0^1^0^-1^0
5620^"nv_tx_pwr_comp_slp_vs_temp"^8^0^1^0^-1^0
5621^"nv_tx_pwr_comp_vs_freq"^8^0^1^0^-1^0
5622^"cgps_qos_override_acc_threshold"^16^0^4^0^-1^0
5623^"cgps_qos_override_time"^8^0^2^0^-1^0
5624^"wFlags"^16^0^3^0^3989^0
5625^"dwIP"^32^0^6^0^3984^0
5626^"wPort"^16^0^4^0^3987^0
5627^"dwDNS"^32^0^6^0^3985^0
5628^"dwLinger"^32^0^6^0^3986^0
5629^"siota_call_info"^8^0^2^0^3982^0
5630^"phone_boot_naiurl"^8^0^2^0^3991^0
5631^"phone_boot_url"^8^0^2^0^3992^0
5632^"ds_phone_rdf_url"^8^0^2^0^3993^0
5633^"browser_domain_trusted"^8^0^2^0^3990^0
5634^"iota_commit"^8^0^0^0^3983^0
5635^"dvbh_nit_actual_acq_timeout"^32^0^6^0^3994^0
5636^"hs_usb_diag_on_legacy_usb_port"^8^0^0^0^3995^0
5637^"hw_entropy"^64^0^8^0^3996^0
5638^"cgps_mem_config"^8^0^2^0^-1^0
5639^"nmea_port_type"^32^0^6^0^3999^0
5640^"nmea_reporting_type"^32^0^6^0^4000^0
5641^"WCDMA_800_TIMER_HYSTERISIS"^16^0^3^0^4011^0
5642^"WCDMA_900_TIMER_HYSTERISIS"^16^0^3^0^-1^0
5643^"WCDMA_BC4_TIMER_HYSTERISIS"^16^0^3^0^-1^0
5644^"WCDMA_1800_TIMER_HYSTERISIS"^16^0^3^0^-1^0
5645^"WCDMA_1900_TIMER_HYSTERISIS"^16^0^3^0^-1^0
5646^"WCDMA_2100_TIMER_HYSTERISIS"^16^0^3^0^-1^0
5647^"WCDMA_800_TX_LIN_MASTER_0_ENH"^16^0^4^0^-1^0
5648^"WCDMA_900_TX_LIN_MASTER_0_ENH"^16^0^4^0^-1^0
5649^"WCDMA_BC4_TX_LIN_MASTER_0_ENH"^16^0^4^0^-1^0
5650^"WCDMA_1800_TX_LIN_MASTER_0_ENH"^16^0^4^0^-1^0
5651^"WCDMA_1900_TX_LIN_MASTER_0_ENH"^16^0^4^0^-1^0
5652^"WCDMA_2100_TX_LIN_MASTER_0_ENH"^16^0^4^0^-1^0
5653^"WCDMA_800_TX_PDM_LIN_0_ENH"^16^0^4^0^-1^0
5654^"WCDMA_900_TX_PDM_LIN_0_ENH"^16^0^4^0^-1^0
5655^"WCDMA_BC4_TX_PDM_LIN_0_ENH"^16^0^4^0^-1^0
5656^"WCDMA_1800_TX_PDM_LIN_0_ENH"^16^0^4^0^-1^0
5657^"WCDMA_1900_TX_PDM_LIN_0_ENH"^16^0^4^0^-1^0
5658^"WCDMA_2100_TX_PDM_LIN_0_ENH"^16^0^4^0^-1^0
5659^"GSM_850_KV_CAL"^32^0^6^0^-1^0
5660^"GSM_900_KV_CAL"^32^0^6^0^-1^0
5661^"GSM_1800_KV_CAL"^32^0^6^0^-1^0
5662^"GSM_1900_KV_CAL"^32^0^6^0^-1^0
5663^"BC1_BALUN_CTL"^16^0^4^0^-1^0
5664^"BC2_BALUN_CTL"^16^0^4^0^-1^0
5665^"BC3_BALUN_CTL"^16^0^4^0^-1^0
5666^"BC4_BALUN_CTL"^16^0^4^0^-1^0
5667^"BC6_BALUN_CTL"^16^0^4^0^-1^0
5668^"BC8_BALUN_CTL"^16^0^4^0^-1^0
5669^"BC9_BALUN_CTL"^16^0^4^0^-1^0
5670^"VID"^16^0^4^1^4010^0
5671^"PID"^16^0^4^1^4007^0
5672^"composition"^16^0^4^0^4002^0
5673^"undp_mfgstr"^1016^0^9^0^4009^0
5674^"undp_prodstr"^1016^0^9^0^4008^0
5675^"hashed_arfcn"^16^0^4^0^-1^0
5676^"plmn_id"^8^0^2^0^-1^0
5677^"hashed_arfcn"^16^0^4^0^-1^0
5678^"plmn_id"^8^0^2^0^-1^0
5679^"hashed_arfcn"^16^0^4^0^-1^0
5680^"plmn_id"^8^0^2^0^-1^0
5681^"hashed_arfcn"^16^0^4^0^-1^0
5682^"plmn_id"^8^0^2^0^-1^0
5683^"hashed_arfcn"^16^0^4^0^-1^0
5684^"plmn_id"^8^0^2^0^-1^0
5685^"hashed_arfcn"^16^0^4^0^-1^0
5686^"plmn_id"^8^0^2^0^-1^0
5687^"hashed_arfcn"^16^0^4^0^-1^0
5688^"plmn_id"^8^0^2^0^-1^0
5689^"hashed_arfcn"^16^0^4^0^-1^0
5690^"plmn_id"^8^0^2^0^-1^0
5691^"nitz_nw_info_mcc"^32^0^6^0^4019^0
5692^"nitz_nw_info_mnc"^32^0^6^0^4020^0
5693^"wcdma_hsupda_cm_ctrl"^8^0^0^0^4018^0
5694^"gsm_850_smps_pdm_tbl"^16^0^4^0^-1^0
5695^"gsm_900_smps_pdm_tbl"^16^0^4^0^-1^0
5696^"gsm_1800_smps_pdm_tbl"^16^0^4^0^-1^0
5697^"gsm_1900_smps_pdm_tbl"^16^0^4^0^-1^0
5698^"wcdma_1900_lna_phase_ctl"^16^0^4^0^-1^0
5699^"c1_wcdma_1900_lna_phase_ctl"^16^0^4^0^-1^0
5700^"wcdma_800_lna_phase_ctl"^16^0^4^0^-1^0
5701^"c1_wcdma_800_lna_phase_ctl"^16^0^4^0^-1^0
5702^"wcdma_bc4_lna_phase_ctl"^16^0^4^0^-1^0
5703^"c1_wcdma_bc4_lna_phase_ctl"^16^0^4^0^-1^0
5704^"wcdma_900_lna_phase_ctl"^16^0^4^0^-1^0
5705^"c1_wcdma_900_lna_phase_ctl"^16^0^4^0^-1^0
5706^"wcdma_1800_lna_phase_ctl"^16^0^4^0^-1^0
5707^"c1_wcdma_1800_lna_phase_ctl"^16^0^4^0^-1^0
5708^"diag_diagbuf_tx_sleep_time_nv"^16^0^4^0^-1^0
5709^"diag_diagbuf_tx_sleep_threshold_nv"^16^0^4^0^-1^0
5710^"repeated_acch"^16^0^4^0^4038^0
5711^"bc0_p2_rise_fall_off"^8^0^2^0^4056^0
5712^"bc1_p2_rise_fall_off"^8^0^2^0^4039^0
5713^"bc3_p2_rise_fall_off"^8^0^2^0^4039^0
5714^"bc4_p2_rise_fall_off"^8^0^2^0^4039^0
5715^"bc5_p2_rise_fall_off"^8^0^2^0^4039^0
5716^"bc6_p2_rise_fall_off"^8^0^2^0^4039^0
5717^"bc11_p2_rise_fall_off"^8^0^2^0^4039^0
5718^"bc14_p2_rise_fall_off"^8^0^2^0^4039^0
5719^"bc15_p2_rise_fall_off"^8^0^2^0^4039^0
5720^"bcx_block_p2_rise_fall_off"^8^0^2^0^4039^0
5721^"bc0_p3_rise_fall_off"^8^0^2^0^4057^0
5722^"bc1_p3_rise_fall_off"^8^0^2^0^4041^0
5723^"bc3_p3_rise_fall_off"^8^0^2^0^4041^0
5724^"bc4_p3_rise_fall_off"^8^0^2^0^4041^0
5725^"bc5_p3_rise_fall_off"^8^0^2^0^4041^0
5726^"bc6_p3_rise_fall_off"^8^0^2^0^4041^0
5727^"bc11_p3_rise_fall_off"^8^0^2^0^4041^0
5728^"bc14_p3_rise_fall_off"^8^0^2^0^4041^0
5729^"bc15_p3_rise_fall_off"^8^0^2^0^4041^0
5730^"bcx_block_p3_rise_fall_off"^8^0^2^0^4041^0
5731^"bc0_hdr_p2_rise_fall_off"^8^0^2^0^4040^0
5732^"bc1_hdr_p2_rise_fall_off"^8^0^2^0^4040^0
5733^"bc3_hdr_p2_rise_fall_off"^8^0^2^0^4040^0
5734^"bc4_hdr_p2_rise_fall_off"^8^0^2^0^4040^0
5735^"bc5_hdr_p2_rise_fall_off"^8^0^2^0^4040^0
5736^"bc6_hdr_p2_rise_fall_off"^8^0^2^0^4040^0
5737^"bc11_hdr_p2_rise_fall_off"^8^0^2^0^4040^0
5738^"bc14_hdr_p2_rise_fall_off"^8^0^2^0^4040^0
5739^"bc15_hdr_p2_rise_fall_off"^8^0^2^0^4040^0
5740^"bcx_block_hdr_p2_rise_fall_off"^8^0^2^0^4040^0
5741^"bc0_hdr_p3_rise_fall_off"^8^0^2^0^4042^0
5742^"bc1_hdr_p3_rise_fall_off"^8^0^2^0^4042^0
5743^"bc3_hdr_p3_rise_fall_off"^8^0^2^0^4042^0
5744^"bc4_hdr_p3_rise_fall_off"^8^0^2^0^4042^0
5745^"bc5_hdr_p3_rise_fall_off"^8^0^2^0^4042^0
5746^"bc6_hdr_p3_rise_fall_off"^8^0^2^0^4042^0
5747^"bc11_hdr_p3_rise_fall_off"^8^0^2^0^4042^0
5748^"bc14_hdr_p3_rise_fall_off"^8^0^2^0^4042^0
5749^"bc15_hdr_p3_rise_fall_off"^8^0^2^0^4042^0
5750^"bcx_block_hdr_p3_rise_fall_off"^8^0^2^0^4042^0
5751^"bt_tx_rfcal"^8^0^1^0^4043^0
5752^"bt_lisbon_disabled"^8^0^0^0^4059^0
5753^"sca"^8^0^2^0^4045^0
5754^"tosca"^8^0^2^0^4046^0
5755^"fo"^8^0^2^0^4053^0
5756^"vp"^8^0^2^0^4044^0
5757^"mode"^8^0^2^0^4050^0
5758^"mids"^8^0^2^0^4049^0
5759^"dcss"^8^0^2^0^4048^0
5760^"pid"^8^0^2^0^4054^0
5761^"dcs"^8^0^2^0^4052^0
5762^"ue_imeisv_svn"^8^0^2^1^-1^0
5763^"gps_engine_type"^8^0^2^0^-1^0
5764^"valid_flag"^8^0^0^0^4080^0
5765^"undp_vid"^16^0^4^1^4080^0
5766^"undp_pid"^16^0^4^1^4084^0
5767^"undp_notebook_id"^32^0^6^1^4082^0
5768^"undp_notebook_model_num"^32^0^6^1^4083^0
5769^"DVBH_DO_FREQ_SCAN_AFTER_SYS_LOST"^8^0^0^0^4077^0
5770^"DVBH_BAT_ACQ_TIMEOUT"^32^0^6^0^4062^0
5771^"DVBH_USE_NW_IDS_FOR_COMPLETE_NW_ACQ"^8^0^0^0^4070^0
5772^"DVBH_INACTIVITY_TIMEOUT"^32^0^6^0^4065^0
5773^"DVBH_GET_PLATFORM_LIST_FROM_FIRST_NIT"^8^0^0^0^4072^0
5774^"DVBH_UPDATE_NW_INFO_FROM_TS"^8^0^0^0^4069^0
5775^"offset"^16^0^3^0^3265^0
5776^"slope"^8^0^2^0^3273^0
5777^"offset"^16^0^3^0^4078^0
5778^"slope"^8^0^2^0^3273^0
5779^"offset"^16^0^3^0^4079^0
5780^"New_Field_3"^8^0^2^0^-1^0
5781^"offset"^16^0^3^0^4078^0
5782^"slope"^8^0^2^0^4079^0
5783^"bc10_gps1_rf_delay"^16^0^4^0^-1^0
5784^"bc10_tx_lim_vs_temp"^8^0^2^0^-1^0
5785^"nv_cdma_tx_lin_vs_temp"^8^0^1^0^-1^0
5786^"nv_cdma_tx_slp_vs_temp"^8^0^1^0^-1^0
5787^"nv_cdma_tx_comp_vs_freq"^8^0^1^0^-1^0
5788^"nv_cdma_tx_lin_vs_temp"^8^0^1^0^-1^0
5789^"nv_cdma_tx_slp_vs_temp"^8^0^1^0^-1^0
5790^"nv_cdma_tx_comp_vs_freq"^8^0^1^0^-1^0
5791^"nv_cdma_tx_lin_vs_temp"^8^0^1^0^-1^0
5792^"nv_cdma_tx_slp_vs_temp"^8^0^1^0^-1^0
5793^"nv_cdma_tx_comp_vs_temp"^8^0^1^0^-1^0
5794^"nv_cdma_tx_lin_vs_temp"^8^0^1^0^-1^0
5795^"nv_cdma_tx_slp_vs_temp"^8^0^1^0^-1^0
5796^"nv_cdma_tx_comp_vs_freq"^8^0^1^0^-1^0
5797^"bc10_tx_lim_vs_freq"^8^0^1^0^-1^0
5798^"bc10_pa_r1_rise"^8^0^2^0^-1^0
5799^"bc10_pa_r1_fall"^8^0^2^0^-1^0
5800^"bc10_pa_r2_rise"^8^0^2^0^-1^0
5801^"bc10_pa_r2_fall"^8^0^2^0^-1^0
5802^"bc10_pa_r3_rise"^8^0^2^0^-1^0
5803^"bc10_pa_r3_fall"^8^0^2^0^-1^0
5804^"bc10_hdet_off"^8^0^2^0^-1^0
5805^"bc10_hdet_spn"^8^0^2^0^-1^0
5806^"bc10_exp_hdet_vs_agc"^8^0^2^0^-1^0
5807^"bc10_enc_btf"^32^0^6^0^-1^0
5808^"bc10_vco_coarse_tune_table"^8^0^2^0^-1^0
5809^"vco_coarse_tune_2"^8^0^2^0^-1^0
5810^"bc10_p1_rise_fall_off"^8^0^2^0^-1^0
5811^"bc10_hdr_p1_rise_fall_off"^8^0^2^0^-1^0
5812^"bc10_ant_quality"^16^0^4^0^-1^0
5813^"bc10_pa_dvs_voltage"^16^0^4^0^-1^0
5814^"bc10_tx_pdm_lin_0"^16^0^4^0^3531^0
5815^"bc10_tx_pdm_lin_1"^16^0^4^0^3532^0
5816^"bc10_tx_pdm_lin_2"^16^0^4^0^3533^0
5817^"bc10_tx_pdm_lin_3"^16^0^4^0^3534^0
5818^"bc10_tx_pdm_0"^16^0^3^0^3857^0
5819^"bc15_pdm_1"^16^0^3^0^3858^0
5820^"bc10_tx_pdm2"^16^0^3^0^3859^0
5821^"bc10_tx_pdm_3"^16^0^3^0^3860^0
5822^"bc10tx_lin_0"^16^0^3^0^3861^0
5823^"bc10_tx_lin_1"^16^0^3^0^3862^0
5824^"bc10_tx_lin_2"^16^0^3^0^3863^0
5825^"bc10_tx_lin_3"^16^0^3^0^3864^0
5826^"bc10_pa_r_map"^8^0^2^0^4074^0
5827^"nv_tx_pwr_comp_lin_vs_temp"^8^0^1^0^-1^0
5828^"nv_tx_pwr_comp_slp_vs_temp"^8^0^1^0^-1^0
5829^"nv_tx_pwr_comp_vs_freq"^8^0^1^0^-1^0
5830^"nv_tx_pwr_comp_lin_vs_temp"^8^0^1^0^-1^0
5831^"nv_tx_pwr_comp_slp_vs_temp"^8^0^1^0^-1^0
5832^"nv_tx_pwr_comp_vs_freq"^8^0^1^0^-1^0
5833^"nv_tx_pwr_comp_lin_vs_temp"^8^0^1^0^-1^0
5834^"nv_tx_pwr_comp_slp_vs_temp"^8^0^1^0^-1^0
5835^"nv_tx_pwr_comp_vs_freq"^8^0^1^0^-1^0
5836^"nv_tx_pwr_comp_lin_vs_temp"^8^0^1^0^-1^0
5837^"nv_tx_pwr_comp_slp_vs_temp"^8^0^1^0^-1^0
5838^"nv_tx_pwr_comp_vs_freq"^8^0^1^0^-1^0
5839^"c0_bc10_tx_cal_chan"^16^0^4^0^-1^0
5840^"c0_bc10_rx_cal_chan"^16^0^4^0^-1^0
5841^"value"^8^0^2^0^3245^0
5842^"c0_bc10_lna_1_offset"^16^0^3^0^-1^0
5843^"c0_bc10_lna_2_offset"^16^0^3^0^-1^0
5844^"c0_bc10_lna_3_offset"^16^0^3^0^-1^0
5845^"c0_bc10_lna_4_offset"^16^0^3^0^-1^0
5846^"c0_bc10_lna_1_offset_vs_freq"^8^0^1^0^-1^0
5847^"c0_bc10_lna_2_offset_vs_freq"^8^0^1^0^-1^0
5848^"c0_bc10_lna_3_offset_vs_freq"^8^0^1^0^-1^0
5849^"c0_bc10_lna_4_offset_vs_freq"^8^0^1^0^-1^0
5850^"c0_bc10_im2_i_value"^8^0^2^0^-1^0
5851^"c0_bc10_im2_q_value"^8^0^2^0^-1^0
5852^"c0_bc10_vga_gain_offset"^16^0^3^0^-1^0
5853^"c0_bc10_vga_gain_offset_vs_freq"^8^0^1^0^-1^0
5854^"c0_bc10_im2_transconductor_value"^8^0^2^0^-1^0
5855^"c0_bc10_lna_1_rise"^8^0^1^0^-1^0
5856^"c0_bc10_lna_1_fall"^8^0^1^0^-1^0
5857^"c0_bc10_lna_2_rise"^8^0^1^0^-1^0
5858^"c0_bc10_lna_2_fall"^8^0^1^0^-1^0
5859^"c0_bc10_lna_3_rise"^8^0^1^0^-1^0
5860^"c0_bc10_lna_3_fall"^8^0^1^0^-1^0
5861^"c0_bc10_lna_4_rise"^8^0^1^0^-1^0
5862^"c0_bc10_lna_4_fall"^8^0^1^0^-1^0
5863^"c0_bc10_im_level1"^8^0^2^0^-1^0
5864^"c0_bc10_im_level2"^8^0^2^0^-1^0
5865^"c0_bc10_im_level3"^8^0^2^0^-1^0
5866^"c0_bc10_im_level4"^8^0^2^0^-1^0
5867^"rf_rx_agc_lpm_rise"^8^0^1^0^-1^0
5868^"rf_rx_agc_lpm_fall"^8^0^1^0^-1^0
5869^"rf_rx_agc_lpm_rise"^8^0^1^0^-1^0
5870^"rf_rx_agc_lpm_fall"^8^0^1^0^-1^0
5871^"i"^8^0^2^0^-1^0
5872^"q"^8^0^2^0^-1^0
5873^"transconductor"^8^0^2^0^-1^0
5874^"i"^8^0^2^0^-1^0
5875^"q"^8^0^2^0^-1^0
5876^"transconductor"^8^0^2^0^-1^0
5877^"intelliceiver_cal"^8^0^2^0^-1^0
5878^"intelliceiver_detector_offset_vs_gain"^8^0^1^0^1954^0
5879^"c1_bc10_tx_cal_chan"^16^0^4^0^-1^0
5880^"c1_bc10_rx_cal_chan"^16^0^4^0^-1^0
5881^"value"^8^0^2^0^2594^0
5882^"c1_bc10_lna_1_offset_vs_freq"^8^0^1^0^-1^0
5883^"c1_bc10_lna_2_offset_vs_freq"^8^0^1^0^-1^0
5884^"c1_bc10_lna_3_offset_vs_freq"^8^0^1^0^-1^0
5885^"c1_bc10_lna_4_offeset_vs_freq"^8^0^1^0^-1^0
5886^"c1_bc10_lna_1_offset"^16^0^3^0^-1^0
5887^"c1_bc10_lna_2_offset"^16^0^3^0^-1^0
5888^"c1_bc10_lna_3_offset"^16^0^3^0^-1^0
5889^"c1_bc10_lna_4_offset"^16^0^3^0^-1^0
5890^"c1_bc10_im2_i_value"^8^0^2^0^-1^0
5891^"c1_bc10_im2_q_value"^8^0^2^0^-1^0
5892^"c1_bc10_vga_gain_offset"^16^0^3^0^-1^0
5893^"c1_bc15_vga_gain_offset_vs_freq"^8^0^1^0^-1^0
5894^"c1_bc10_im2_transconductor_value"^8^0^2^0^-1^0
5895^"c1_bc10_lna_1_rise"^8^0^1^0^-1^0
5896^"c1_bc10_lna_1_fall"^8^0^1^0^-1^0
5897^"c1_bc10_lna_2_rise"^8^0^1^0^-1^0
5898^"c1_bc10_lna_2_fall"^8^0^1^0^-1^0
5899^"c1_bc10_lna_3_rise"^8^0^1^0^-1^0
5900^"c1_bc10_lna_3_fall"^8^0^1^0^-1^0
5901^"c1_bc10_lna_4_rise"^8^0^1^0^-1^0
5902^"c1_bc10_lna_4_fall"^8^0^1^0^-1^0
5903^"c1_bc10_im_level1"^8^0^2^0^-1^0
5904^"c1_bc10_im_level2"^8^0^2^0^-1^0
5905^"c1_bc10_im_level3"^8^0^2^0^-1^0
5906^"c1_bc10_im_level4"^8^0^2^0^-1^0
5907^"c1_bc10_vco_coarse_tune_table"^8^0^2^0^-1^0
5914^"kv_cal_low_chan"^16^0^4^0^4087^0
5915^"kv_cal_high_chan"^16^0^4^0^4086^0
5916^"wcdma_900_rel6_tx_beta_scaling_comp"^16^0^4^0^-1^0
5917^"wcdma_900_rel6_tx_agc_offset"^8^0^2^0^-1^0
5918^"wcdma_900_rel6_tx_mpr_backoff"^8^0^2^0^-1^0
5919^"wcdma_1800_rel6_tx_beta_scaling_comp"^16^0^4^0^-1^0
5920^"wcdma_1800_rel6_tx_agc_offset"^8^0^2^0^-1^0
5921^"wcdma_1800_rel6_tx_mpr_backoff"^8^0^2^0^-1^0
5922^"disable_cm_call_type"^64^0^8^0^-1^0
5927^"index"^8^0^2^0^-1^0
5928^"digits"^8^0^2^0^-1^0
5929^"index"^8^0^2^0^-1^0
5930^"otksl_flag"^8^0^2^0^-1^0
5931^"index"^8^0^2^0^-1^0
5932^"digits"^8^0^2^0^-1^0
5933^"dvbh_do_freq_scan_after_int_acq"^8^0^2^0^4090^0
5934^"gsm_850_padac_dc_offset_tbl"^8^0^1^0^4095^0
5935^"gsm_900_padac_dc_offset_tbl"^8^0^1^0^4096^0
5936^"gsm_1800_padac_dc_offset_tbl"^8^0^1^0^4097^0
5937^"gsm_1900_padac_dc_offset_tbl"^8^0^1^0^4098^0
5938^"cgps_vco_age"^8^0^2^0^-1^0
5939^"cgps_optimistic_punc"^8^0^2^0^-1^0
5940^"GSM_850_RGI_G0_F1"^8^0^2^0^-1^0
5941^"GSM_850_RGI_G1_F1"^8^0^2^0^-1^0
5942^"GSM_850_RGI_G2_F1"^8^0^2^0^-1^0
5943^"GSM_850_RGI_G3_F1"^8^0^2^0^-1^0
5944^"GSM_850_RGI_G0_F2"^8^0^2^0^-1^0
5945^"GSM_850_RGI_G1_F2"^8^0^2^0^-1^0
5946^"GSM_850_RGI_G2_F2"^8^0^2^0^-1^0
5947^"GSM_850_RGI_G3_F2"^8^0^2^0^-1^0
5948^"GSM_900_RGI_G0_F1"^8^0^2^0^-1^0
5949^"GSM_900_RGI_G1_F1"^8^0^2^0^-1^0
5950^"GSM_900_RGI_G2_F1"^8^0^2^0^-1^0
5951^"GSM_900_RGI_G3_F1"^8^0^2^0^-1^0
5952^"GSM_900_RGI_G0_F2"^8^0^2^0^-1^0
5953^"GSM_900_RGI_G1_F2"^8^0^2^0^-1^0
5954^"GSM_900_RGI_G2_F2"^8^0^2^0^-1^0
5955^"GSM_900_RGI_G3_F2"^8^0^2^0^-1^0
5956^"GSM_1800_RGI_G0_F1"^8^0^2^0^-1^0
5957^"GSM_1800_RGI_G1_F1"^8^0^2^0^-1^0
5958^"GSM_1800_RGI_G2_F1"^8^0^2^0^-1^0
5959^"GSM_1800_RGI_G3_F1"^8^0^2^0^-1^0
5960^"GSM_1800_RGI_G0_F2"^8^0^2^0^-1^0
5961^"GSM_1800_RGI_G1_F2"^8^0^2^0^-1^0
5962^"GSM_1800_RGI_G2_F2"^8^0^2^0^-1^0
5963^"GSM_1800_RGI_G3_F2"^8^0^2^0^-1^0
5964^"GSM_1900_RGI_G0_F1"^8^0^2^0^-1^0
5965^"GSM_1900_RGI_G1_F1"^8^0^2^0^-1^0
5966^"GSM_1900_RGI_G2_F1"^8^0^2^0^-1^0
5967^"GSM_1900_RGI_G3_F1"^8^0^2^0^-1^0
5968^"GSM_1900_RGI_G0_F2"^8^0^2^0^-1^0
5969^"GSM_1900_RGI_G1_F2"^8^0^2^0^-1^0
5970^"GSM_1900_RGI_G2_F2"^8^0^2^0^-1^0
5971^"GSM_1900_RGI_G3_F2"^8^0^2^0^-1^0
5972^"GSM_850_PMEAS_G0_F1"^16^0^4^0^-1^0
5973^"GSM_850_PMEAS_G1_F1"^16^0^4^0^-1^0
5974^"GSM_850_PMEAS_G2_F1"^16^0^4^0^-1^0
5975^"GSM_850_PMEAS_G3_F1"^16^0^4^0^-1^0
5976^"GSM_850_PMEAS_G0_F2"^16^0^4^0^-1^0
5977^"GSM_850_PMEAS_G1_F2"^16^0^4^0^-1^0
5978^"GSM_850_PMEAS_G2_F2"^16^0^4^0^-1^0
5979^"GSM_850_PMEAS_G3_F2"^16^0^4^0^-1^0
5980^"GSM_900_PMEAS_G0_F1"^16^0^4^0^-1^0
5981^"GSM_900_PMEAS_G1_F1"^16^0^4^0^-1^0
5982^"GSM_900_PMEAS_G2_F1"^16^0^4^0^-1^0
5983^"GSM_900_PMEAS_G3_F1"^16^0^4^0^-1^0
5984^"GSM_900_PMEAS_G0_F2"^16^0^4^0^-1^0
5985^"GSM_900_PMEAS_G1_F2"^16^0^4^0^-1^0
5986^"GSM_900_PMEAS_G2_F2"^16^0^4^0^-1^0
5987^"GSM_900_PMEAS_G3_F2"^16^0^4^0^-1^0
5988^"GSM_1800_PMEAS_G0_F1"^16^0^4^0^-1^0
5989^"GSM_1800_PMEAS_G1_F1"^16^0^4^0^-1^0
5990^"GSM_1800_PMEAS_G2_F1"^16^0^4^0^-1^0
5991^"GSM_1800_PMEAS_G3_F1"^16^0^4^0^-1^0
5992^"GSM_1800_PMEAS_G0_F2"^16^0^4^0^-1^0
5993^"GSM_1800_PMEAS_G1_F2"^16^0^4^0^-1^0
5994^"GSM_1800_PMEAS_G2_F2"^16^0^4^0^-1^0
5995^"GSM_1800_PMEAS_G3_F2"^16^0^4^0^-1^0
5996^"GSM_1900_PMEAS_G0_F1"^16^0^4^0^-1^0
5997^"GSM_1900_PMEAS_G1_F1"^16^0^4^0^-1^0
5998^"GSM_1900_PMEAS_G2_F1"^16^0^4^0^-1^0
5999^"GSM_1900_PMEAS_G3_F1"^16^0^4^0^-1^0
6000^"GSM_1900_PMEAS_G0_F2"^16^0^4^0^-1^0
6001^"GSM_1900_PMEAS_G1_F2"^16^0^4^0^-1^0
6002^"GSM_1900_PMEAS_G2_F2"^16^0^4^0^-1^0
6003^"GSM_1900_PMEAS_G3_F2"^16^0^4^0^-1^0
6004^"GSM_1800_PA_R1_TO_R2"^16^0^4^0^-1^0
6005^"GSM_1800_PA_R2_TO_R4"^16^0^4^0^-1^0
6006^"GSM_1900_PA_R1_TO_R2"^16^0^4^0^-1^0
6007^"GSM_1900_PA_R2_TO_R4"^16^0^4^0^-1^0
6008^"GSM_850_PA_R1_TO_R2"^16^0^4^0^-1^0
6009^"GSM_850_PA_R2_TO_R3"^16^0^4^0^-1^0
6010^"GSM_850_PA_R3_TO_R4"^16^0^4^0^-1^0
6011^"GSM_900_PA_R1_TO_R2"^16^0^4^0^-1^0
6012^"GSM_900_PA_R2_TO_R3"^16^0^4^0^-1^0
6013^"GSM_900_PA_R3_TO_R4"^16^0^4^0^-1^0
6014^"GSM_850_PA_PREDIST_SWPT1"^16^0^4^0^-1^0
6015^"GSM_850_PA_PREDIST_SWPT2"^16^0^4^0^-1^0
6016^"GSM_900_PA_PREDIST_SWPT1"^16^0^4^0^-1^0
6017^"GSM_900_PA_PREDIST_SWPT2"^16^0^4^0^-1^0
6018^"GSM_1800_PA_PREDIST_SWPT1"^16^0^4^0^-1^0
6019^"GSM_1800_PA_PREDIST_SWPT2"^16^0^4^0^-1^0
6020^"GSM_1900_PA_PREDIST_SWPT1"^16^0^4^0^-1^0
6021^"GSM_1900_PA_PREDIST_SWPT2"^16^0^4^0^-1^0
6022^"HSUPA_IRQ_FLOW_CTRL_2ms_PDU_SIZE_336_ARRAY"^16^0^4^0^-1^0
6023^"bc10_p2_rise_fall_off"^8^0^2^0^4056^0
6024^"HSUPA_IRQ_FLOW_CTRL_2ms_PDU_SIZE_656_ARRAY"^16^0^4^0^-1^0
6025^"bc10_p3_rise_fall_off"^8^0^2^0^4057^0
6026^"bc10_hdr_p2_rise_fall_off"^8^0^2^0^4040^0
6027^"bc10_hdr_p3_rise_fall_off"^8^0^2^0^4042^0
6028^"psho_support_flag"^8^0^0^0^-1^0
6029^"gsm_850_kv_vs_temp"^16^0^3^0^4112^0
6030^"gsm_900_kv_vs_temp"^16^0^3^0^4112^0
6031^"gsm_1800_kv_vs_temp"^16^0^3^0^4112^0
6032^"gsm_1900_kv_vs_temp"^16^0^3^0^4112^0
6033^"GSM_900_EDGE_PA_ULTRA_LO_TO_LO"^16^0^4^0^4105^0
6034^"GSM_900_EDGE_PA_LO_TO_MID"^16^0^4^0^4107^0
6035^"GSM_900_EDGE_PA_MID_TO_HI"^16^0^4^0^4108^0
6036^"GSM_850_EDGE_PA_ULTRA_LO_TO_LO"^16^0^4^0^4106^0
6037^"GSM_850_EDGE_PA_LO_TO_MID"^16^0^4^0^4105^0
6038^"GSM_850_EDGE_PA_MID_TO_HI"^16^0^4^0^4108^0
6039^"GSM_1800_EDGE_PA_LO_TO_MID"^16^0^4^0^4107^0
6040^"GSM_1800_EDGE_PA_MID_TO_HI"^16^0^4^0^4107^0
6041^"GSM_1900_EDGE_PA_LO_TO_MID"^16^0^4^0^4106^0
6042^"GSM_1900_EDGE_PA_MID_TO_HI"^16^0^4^0^4107^0
6043^"call_accept_tis"^8^0^0^0^4113^0
6044^"gsm_900_linear_pa_temp_comp"^16^0^3^0^4125^0
6045^"undp_test_b1"^8^0^2^1^4114^0
6046^"undp_test_b2"^8^0^2^1^4115^0
6047^"GSM_850_RGI_G0_F3"^8^0^2^0^4132^0
6048^"undp_test_uw1"^16^0^4^1^4118^0
6049^"GSM_850_RGI_G2_F3"^8^0^2^0^-1^0
6050^"undp_test_uw2"^16^0^4^1^4119^0
6051^"undp_test_ul1"^32^0^6^1^4116^0
6052^"undp_test_ul2"^32^0^6^1^4117^0
6053^"gsm_850_linear_pa_temp_comp"^16^0^3^0^4125^0
6054^"gsm_1800_linear_pa_temp_comp"^16^0^3^0^4125^0
6055^"gsm_1900_linear_pa_temp_comp"^16^0^3^0^4125^0
6056^"GSM_850_RGI_G1_F3"^8^0^2^0^-1^0
6057^"GSM_850_RGI_G3_F3"^8^0^2^0^-1^0
6058^"GSM_900_RGI_G0_F3"^8^0^2^0^-1^0
6059^"GSM_900_RGI_G1_F3"^8^0^2^0^-1^0
6060^"GSM_900_RGI_G2_F3"^8^0^2^0^-1^0
6061^"GSM_900_RGI_G3_F3"^8^0^2^0^-1^0
6062^"GSM_1800_RGI_G0_F3"^8^0^2^0^-1^0
6063^"GSM_1800_RGI_G1_F3"^8^0^2^0^-1^0
6064^"GSM_1800_RGI_G2_F3"^8^0^2^0^-1^0
6065^"GSM_1800_RGI_G3_F3"^8^0^2^0^-1^0
6066^"GSM_1900_RGI_G0_F3"^8^0^2^0^-1^0
6067^"GSM_1900_RGI_G1_F3"^8^0^2^0^-1^0
6068^"GSM_1900_RGI_G2_F3"^8^0^2^0^-1^0
6069^"GSM_1900_RGI_G3_F3"^8^0^2^0^-1^0
6070^"GSM_850_PMEAS_G0_F3"^16^0^4^0^-1^0
6071^"GSM_850_PMEAS_G1_F3"^16^0^4^0^-1^0
6072^"GSM_850_PMEAS_G2_F3"^16^0^4^0^-1^0
6073^"GSM_850_PMEAS_G3_F3"^16^0^4^0^-1^0
6074^"GSM_900_PMEAS_G0_F3"^16^0^4^0^-1^0
6075^"GSM_900_PMEAS_G1_F3"^16^0^4^0^-1^0
6076^"GSM_900_PMEAS_G2_F3"^16^0^4^0^-1^0
6077^"GSM_900_PMEAS_G3_F3"^16^0^4^0^-1^0
6078^"GSM_1800_PMEAS_G0_F3"^16^0^4^0^-1^0
6079^"GSM_1800_PMEAS_G1_F3"^16^0^4^0^-1^0
6080^"GSM_1800_PMEAS_G2_F3"^16^0^4^0^-1^0
6081^"GSM_1800_PMEAS_G3_F3"^16^0^4^0^-1^0
6082^"GSM_1900_PMEAS_G0_F3"^16^0^4^0^-1^0
6083^"GSM_1900_PMEAS_G1_F3"^16^0^4^0^-1^0
6084^"GSM_1900_PMEAS_G2_F3"^16^0^4^0^-1^0
6085^"GSM_1900_PMEAS_G3_F3"^16^0^4^0^-1^0
6086^"mf_ipdc_supercedes_clipcast"^8^0^2^0^-1^0
6087^"pr_info"^16^0^4^0^4128^0
6088^"rcv"^8^0^2^0^4131^0
6089^"rch"^8^0^2^0^4130^0
6090^"cc"^8^0^2^0^4121^0
6091^"fs"^16^0^4^0^4123^0
6092^"ms"^16^0^4^0^4126^0
6123^"i_dc"^8^0^2^0^-1^0
6124^"q_dc"^8^0^2^0^-1^0
6125^"nv_mf_sp_info"^8^0^2^0^-1^0
6126^"index"^8^0^2^0^-1^0
6127^"app_priority"^8^0^2^0^-1^0
6128^"data_rate_mode"^8^0^2^0^-1^0
6129^"data_bearer"^8^0^2^0^-1^0
6130^"auth_algorithm"^8^0^2^0^-1^0
6131^"app_type"^32^0^6^0^-1^0
6132^"ds_sip_active_profile_index"^8^0^2^0^-1^0
6133^"ds_sip_num_valid_profiles"^8^0^2^0^-1^0
6134^"index"^8^0^2^0^-1^0
6135^"nai_length"^8^0^2^0^-1^0
6136^"nai"^8^0^2^0^-1^0
6137^"index"^8^0^2^0^-1^0
6138^"ss_length"^8^0^2^0^-1^0
6139^"ss"^8^0^2^0^-1^0
6140^"diag_diagbuf_tx_sleep_threshold_ext"^64^0^8^0^-1^0
6141^"wcdma_cltd_ber_thresh"^32^0^6^0^-1^0
6142^"wcdma_test_nv_1"^32^0^6^0^-1^0
6143^"wcdma_2100_exp_hdet_vs_agc_v2"^16^0^4^0^4149^0
6144^"wcdma_1900_exp_hdet_vs_agc_v2"^16^0^4^0^4149^0
6145^"wcdma_800_exp_hdet_vs_agc_v2"^16^0^4^0^4149^0
6146^"wcdma_bc4_exp_hdet_vs_agc_v2"^16^0^4^0^4149^0
6147^"wcdma_1800_exp_hdet_vs_agc_v2"^16^0^4^0^4149^0
6148^"wcdma_900_exp_hdet_vs_agc_v2"^16^0^4^0^4149^0
6149^"wcdma_2100_hdet_off_v2"^16^0^4^0^4147^0
6150^"wcdma_1900_hdet_off_v2"^16^0^4^0^4147^0
6151^"wcdma_800_hdet_off_v2"^16^0^4^0^4147^0
6152^"wcdma_bc4_hdet_off_v2"^16^0^4^0^4147^0
6153^"wcdma_1800_hdet_off_v2"^16^0^4^0^4147^0
6154^"wcdma_900_hdet_off_v2"^16^0^4^0^4147^0
6155^"wcdma_2100_hdet_spn_v2"^16^0^4^0^4148^0
6156^"wcdma_1900_hdet_spn_v2"^16^0^4^0^4148^0
6157^"wcdma_800_hdet_spn_v2"^16^0^4^0^4148^0
6158^"wcdma_bc4_hdet_spn_v2"^16^0^4^0^4148^0
6159^"wcdma_1800_hdet_spn_v2"^16^0^4^0^4148^0
6160^"wcdma_900_hdet_spn_v2"^16^0^4^0^4148^0
6173^"fs_i"^8^0^2^0^4151^0
6189^"fs_q"^8^0^2^0^4152^0
6205^"ms_i"^8^0^2^0^4154^0
6221^"ms_q"^8^0^2^0^4155^0
6223^"EDGE_850_RGI_G0_F1"^8^0^2^0^-1^0
6224^"EDGE_850_RGI_G1_F1"^8^0^2^0^-1^0
6225^"EDGE_850_RGI_G2_F1"^8^0^2^0^-1^0
6226^"EDGE_850_RGI_G3_F1"^8^0^2^0^-1^0
6227^"EDGE_850_RGI_G0_F2"^8^0^2^0^-1^0
6228^"EDGE_850_RGI_G1_F2"^8^0^2^0^-1^0
6229^"EDGE_850_RGI_G2_F2"^8^0^2^0^-1^0
6230^"EDGE_850_RGI_G3_F2"^8^0^2^0^-1^0
6231^"EDGE_850_RGI_G0_F3"^8^0^2^0^-1^0
6232^"EDGE_850_RGI_G1_F3"^8^0^2^0^-1^0
6233^"EDGE_850_RGI_G2_F3"^8^0^2^0^-1^0
6234^"EDGE_850_RGI_G3_F3"^8^0^2^0^-1^0
6235^"EDGE_900_RGI_G0_F1"^8^0^2^0^-1^0
6236^"EDGE_900_RGI_G1_F1"^8^0^2^0^-1^0
6237^"EDGE_900_RGI_G2_F1"^8^0^2^0^-1^0
6238^"EDGE_900_RGI_G3_F1"^8^0^2^0^-1^0
6239^"EDGE_900_RGI_G0_F2"^8^0^2^0^-1^0
6240^"EDGE_900_RGI_G1_F2"^8^0^2^0^-1^0
6241^"EDGE_900_RGI_G2_F2"^8^0^2^0^-1^0
6242^"EDGE_900_RGI_G3_F2"^8^0^2^0^-1^0
6243^"EDGE_900_RGI_G0_F3"^8^0^2^0^-1^0
6244^"EDGE_900_RGI_G1_F3"^8^0^2^0^-1^0
6245^"EDGE_900_RGI_G2_F3"^8^0^2^0^-1^0
6246^"EDGE_900_RGI_G3_F3"^8^0^2^0^-1^0
6247^"EDGE_1800_RGI_G0_F1"^8^0^2^0^-1^0
6248^"EDGE_1800_RGI_G1_F1"^8^0^2^0^-1^0
6249^"EDGE_1800_RGI_G2_F1"^8^0^2^0^-1^0
6250^"EDGE_1800_RGI_G3_F1"^8^0^2^0^-1^0
6251^"EDGE_1800_RGI_G0_F2"^8^0^2^0^-1^0
6252^"EDGE_1800_RGI_G1_F2"^8^0^2^0^-1^0
6253^"EDGE_1800_RGI_G2_F2"^8^0^2^0^-1^0
6254^"EDGE_1800_RGI_G3_F2"^8^0^2^0^-1^0
6255^"EDGE_1800_RGI_G0_F3"^8^0^2^0^-1^0
6256^"EDGE_1800_RGI_G1_F3"^8^0^2^0^-1^0
6257^"EDGE_1800_RGI_G2_F3"^8^0^2^0^-1^0
6258^"EDGE_1800_RGI_G3_F3"^8^0^2^0^-1^0
6259^"EDGE_1900_RGI_G0_F1"^8^0^2^0^-1^0
6260^"EDGE_1900_RGI_G1_F1"^8^0^2^0^-1^0
6261^"EDGE_1900_RGI_G2_F1"^8^0^2^0^-1^0
6262^"EDGE_1900_RGI_G3_F1"^8^0^2^0^-1^0
6263^"EDGE_1900_RGI_G0_F2"^8^0^2^0^-1^0
6264^"EDGE_1900_RGI_G1_F2"^8^0^2^0^-1^0
6265^"EDGE_1900_RGI_G2_F2"^8^0^2^0^-1^0
6266^"EDGE_1900_RGI_G3_F2"^8^0^2^0^-1^0
6267^"EDGE_1900_RGI_G0_F3"^8^0^2^0^-1^0
6268^"EDGE_1900_RGI_G1_F3"^8^0^2^0^-1^0
6269^"EDGE_1900_RGI_G2_F3"^8^0^2^0^-1^0
6270^"EDGE_1900_RGI_G3_F3"^8^0^2^0^-1^0
6271^"EDGE_850_PMEAS_G0_F1"^16^0^4^0^-1^0
6272^"EDGE_850_PMEAS_G1_F1"^16^0^4^0^-1^0
6273^"EDGE_850_PMEAS_G2_F1"^16^0^4^0^-1^0
6274^"EDGE_850_PMEAS_G3_F1"^16^0^4^0^-1^0
6275^"EDGE_850_PMEAS_G0_F2"^16^0^4^0^-1^0
6276^"EDGE_850_PMEAS_G1_F2"^16^0^4^0^-1^0
6277^"EDGE_850_PMEAS_G2_F2"^16^0^4^0^-1^0
6278^"EDGE_850_PMEAS_G3_F2"^16^0^4^0^-1^0
6279^"EDGE_850_PMEAS_G0_F3"^16^0^4^0^-1^0
6280^"EDGE_850_PMEAS_G1_F3"^16^0^4^0^-1^0
6281^"EDGE_850_PMEAS_G2_F3"^16^0^4^0^-1^0
6282^"EDGE_850_PMEAS_G3_F3"^16^0^4^0^-1^0
6283^"EDGE_900_PMEAS_G0_F1"^16^0^4^0^-1^0
6284^"EDGE_900_PMEAS_G1_F1"^16^0^4^0^-1^0
6285^"EDGE_900_PMEAS_G2_F1"^16^0^4^0^-1^0
6286^"EDGE_900_PMEAS_G3_F1"^16^0^4^0^-1^0
6287^"EDGE_900_PMEAS_G0_F2"^16^0^4^0^-1^0
6288^"EDGE_900_PMEAS_G1_F2"^16^0^4^0^-1^0
6289^"EDGE_900_PMEAS_G2_F2"^16^0^4^0^-1^0
6290^"EDGE_900_PMEAS_G3_F2"^16^0^4^0^-1^0
6291^"EDGE_900_PMEAS_G0_F3"^16^0^4^0^-1^0
6292^"EDGE_900_PMEAS_G1_F3"^16^0^4^0^-1^0
6293^"EDGE_900_PMEAS_G2_F3"^16^0^4^0^-1^0
6294^"EDGE_900_PMEAS_G3_F3"^16^0^4^0^-1^0
6295^"EDGE_1800_PMEAS_G0_F1"^16^0^4^0^-1^0
6296^"EDGE_1800_PMEAS_G1_F1"^16^0^4^0^-1^0
6297^"EDGE_1800_PMEAS_G2_F1"^16^0^4^0^-1^0
6298^"EDGE_1800_PMEAS_G3_F1"^16^0^4^0^-1^0
6299^"EDGE_1800_PMEAS_G0_F2"^16^0^4^0^-1^0
6300^"EDGE_1800_PMEAS_G1_F2"^16^0^4^0^-1^0
6301^"EDGE_1800_PMEAS_G2_F2"^16^0^4^0^-1^0
6302^"EDGE_1800_PMEAS_G3_F2"^16^0^4^0^-1^0
6303^"EDGE_1800_PMEAS_G0_F3"^16^0^4^0^-1^0
6304^"EDGE_1800_PMEAS_G1_F3"^16^0^4^0^-1^0
6305^"EDGE_1800_PMEAS_G2_F3"^16^0^4^0^-1^0
6306^"EDGE_1800_PMEAS_G3_F3"^16^0^4^0^-1^0
6307^"EDGE_1900_PMEAS_G0_F1"^16^0^4^0^-1^0
6308^"EDGE_1900_PMEAS_G1_F1"^16^0^4^0^-1^0
6309^"EDGE_1900_PMEAS_G2_F1"^16^0^4^0^-1^0
6310^"EDGE_1900_PMEAS_G3_F1"^16^0^4^0^-1^0
6311^"EDGE_1900_PMEAS_G0_F2"^16^0^4^0^-1^0
6312^"EDGE_1900_PMEAS_G1_F2"^16^0^4^0^-1^0
6313^"EDGE_1900_PMEAS_G2_F2"^16^0^4^0^-1^0
6314^"EDGE_1900_PMEAS_G3_F2"^16^0^4^0^-1^0
6315^"EDGE_1900_PMEAS_G0_F3"^16^0^4^0^-1^0
6316^"EDGE_1900_PMEAS_G1_F3"^16^0^4^0^-1^0
6317^"EDGE_1900_PMEAS_G2_F3"^16^0^4^0^-1^0
6318^"EDGE_1900_PMEAS_G3_F3"^16^0^4^0^-1^0
6319^"TX_GAIN"^16^0^4^0^-1^0
6321^"min"^32^0^6^0^4150^0
6322^"max"^32^0^6^0^4153^0
6323^"SUPPLY"^16^0^4^0^4144^0
6324^"res"^8^0^2^0^4156^0
6342^"ss_i"^8^0^2^0^4157^0
6358^"ss_q"^8^0^2^0^4158^0
6374^"toolkit_env_retry_flag"^8^0^0^0^4159^0
6375^"cgps_sbas_enabled"^8^0^2^0^-1^0
6376^"cgps_sbas_user_preference"^8^0^2^0^-1^0
6377^"cgps_dpo_control"^8^0^2^0^-1^0
6378^"esn_me"^32^0^6^1^-1^0
6379^"meid_me"^64^0^8^1^-1^0
6380^"cgps_on_demand_enabled"^8^0^2^0^-1^0
6381^"bcmcs_config"^8^2^285^0^-1^0
6382^"amam_tbl_seg"^16^0^4^0^-1^0
6383^"ampm_tbl_seg"^16^0^3^0^-1^0
6384^"rgi_index"^16^0^4^0^4163^0
6386^"mipv6_behavior"^8^2^281^0^4266^0
6387^"mipv6_active_user"^8^0^2^0^-1^0
6388^"enabled"^8^0^0^0^-1^0
6389^"use_static_config_info"^8^0^0^0^-1^0
6390^"nai_length"^8^0^2^0^-1^0
6391^"nai"^8^0^2^0^-1^0
6400^"credential"^8^0^2^0^-1^0
6401^"prefix"^64^0^8^0^-1^0
6402^"iid"^64^0^8^0^-1^0
6403^"prefix"^64^0^8^0^-1^0
6404^"iid"^64^0^8^0^-1^0
6405^"prefix"^64^0^8^0^-1^0
6406^"iid"^64^0^8^0^-1^0
6407^"prefix"^64^0^8^0^-1^0
6408^"iid"^64^0^8^0^-1^0
6409^"ikev2_max_retransmissions"^32^0^6^0^4287^0
6410^"ikev2_retransmission_interval"^32^0^6^0^4268^0
6411^"ipsec_enc_algo_proposal_mask"^32^0^6^0^4280^0
6412^"ike_sa_prf_algo_proposal_mask"^32^0^6^0^4281^0
6413^"ipsec_auth_algo_proposal_mask"^32^0^6^0^4279^0
6414^"soft_child_sa_lifetime_bytes"^32^0^6^0^4294^0
6415^"hard_child_sa_lifetime_bytes"^32^0^6^0^4293^0
6416^"ikev2_dh_mode_mask"^32^0^6^0^4278^0
6417^"soft_ike_rekey_time"^32^0^6^0^4289^0
6418^"hard_ike_rekey_time"^32^0^6^0^4288^0
6419^"soft_child_sa_lifetime_sec"^32^0^6^0^4290^0
6420^"hard_child_sa_lifetime_sec"^32^0^6^0^4296^0
6421^"nat_supported"^8^0^0^0^4261^0
6422^"nat_keepalive_interval"^32^0^6^0^4291^0
6423^"max_binding_update_attempts"^16^0^4^0^4283^0
6424^"max_binding_dereg_attempts"^16^0^4^0^4282^0
6425^"initial_bindack_timeout_first_reg"^32^0^6^0^4292^0
6426^"initial_bindack_timeout"^32^0^6^0^4269^0
6427^"mipv6_ipsec_on_payload"^8^0^0^0^-1^0
6428^"mipv6_request_visited_network_ha"^8^0^0^0^-1^0
6429^"mipv6_protection_method"^8^2^286^0^-1^0
6430^"secret"^8^0^2^0^-1^0
6431^"secret"^8^0^2^0^-1^0
6432^"use_autogen_mn_ha_key"^8^0^0^0^4264^0
6433^"mn_aaa_spi"^32^0^6^0^4285^0
6434^"mn_ha_spi"^32^0^6^0^4286^0
6435^"credential_length"^8^0^2^0^-1^0
6436^"secret_length"^8^0^2^0^-1^0
6437^"secret_length"^8^0^2^0^-1^0
6438^"BC0_EXP_HDET_VS_AGC_V2"^16^0^4^0^-1^0
6439^"BC1_EXP_HDET_VS_AGC_V2"^16^0^4^0^-1^0
6440^"BC2_EXP_HDET_VS_AGC_V2"^16^0^4^0^-1^0
6441^"BC3_EXP_HDET_VS_AGC_V2"^16^0^4^0^-1^0
6442^"BC4_EXP_HDET_VS_AGC_V2"^16^0^4^0^-1^0
6443^"BC5_EXP_HDET_VS_AGC_V2"^16^0^4^0^-1^0
6448^"BC6_EXP_HDET_VS_AGC_V2"^16^0^4^0^-1^0
6449^"BC7_EXP_HDET_VS_AGC_V2"^16^0^4^0^-1^0
6450^"BC8_EXP_HDET_VS_AGC_V2"^16^0^4^0^-1^0
6451^"BC9_EXP_HDET_VS_AGC_V2"^16^0^4^0^-1^0
6452^"BC10_EXP_HDET_VS_AGC_V2"^16^0^4^0^-1^0
6453^"BC11_EXP_HDET_VS_AGC_V2"^16^0^4^0^-1^0
6454^"BC12_EXP_HDET_VS_AGC_V2"^16^0^4^0^-1^0
6455^"BC13_EXP_HDET_VS_AGC_V2"^16^0^4^0^-1^0
6456^"BC14_EXP_HDET_VS_AGC_V2"^16^0^4^0^-1^0
6457^"BC15_EXP_HDET_VS_AGC_V2"^16^0^4^0^-1^0
6458^"BC0_HDET_OFF_V2"^16^0^4^0^-1^0
6459^"BC1_HDET_OFF_V2"^16^0^4^0^-1^0
6460^"BC2_HDET_OFF_V2"^16^0^4^0^-1^0
6461^"BC3_HDET_OFF_V2"^16^0^4^0^-1^0
6462^"BC4_HDET_OFF_V2"^16^0^4^0^-1^0
6463^"BC5_HDET_OFF_V2"^16^0^4^0^-1^0
6464^"BC6_HDET_OFF_V2"^16^0^4^0^-1^0
6465^"BC7_HDET_OFF_V2"^16^0^4^0^-1^0
6466^"BC8_HDET_OFF_V2"^16^0^4^0^-1^0
6467^"BC9_HDET_OFF_V2"^16^0^4^0^-1^0
6468^"BC10_HDET_OFF_V2"^16^0^4^0^-1^0
6469^"BC10_HDET_OFF_V2"^16^0^4^0^-1^0
6470^"BC12_HDET_OFF_V2"^16^0^4^0^-1^0
6471^"BC13_HDET_OFF_V2"^16^0^4^0^-1^0
6472^"BC14_HDET_OFF_V2"^16^0^4^0^-1^0
6473^"BC15_HDET_OFF_V2"^16^0^4^0^-1^0
6474^"BC0_HDET_SPN_V2"^16^0^4^0^-1^0
6475^"BC1_HDET_SPN_V2"^16^0^4^0^-1^0
6476^"BC2_HDET_SPN_V2"^16^0^4^0^-1^0
6477^"BC3_HDET_SPN_V2"^16^0^4^0^-1^0
6478^"BC4_HDET_SPN_V2"^16^0^4^0^-1^0
6479^"BC5_HDET_SPN_V2"^16^0^4^0^-1^0
6480^"BC6_HDET_SPN_V2"^16^0^4^0^-1^0
6481^"BC7_HDET_SPN_V2"^16^0^4^0^-1^0
6482^"BC8_HDET_SPN_V2"^16^0^4^0^-1^0
6483^"BC9_HDET_SPN_V2"^16^0^4^0^-1^0
6484^"BC10_HDET_SPN_V2"^16^0^4^0^-1^0
6485^"BC11_HDET_SPN_V2"^16^0^4^0^-1^0
6486^"BC12_HDET_SPN_V2"^16^0^4^0^-1^0
6487^"BC13_HDET_SPN_V2"^16^0^4^0^-1^0
6488^"BC14_HDET_SPN_V2"^16^0^4^0^-1^0
6489^"BC15_HDET_SPN_V2"^16^0^4^0^-1^0
6490^"toolkit_cs_ps_parallel_is_enabled"^8^0^0^0^4302^0
6491^"DVBH_MAX_TS_ACQ_ATTEMPTS"^32^0^6^0^4300^0
6492^"DVBH_MAX_SYS_ACQ_ATTEMPTS"^32^0^6^0^4301^0
6493^"dsat707_cta_timer"^32^0^6^0^4304^0
6494^"data_agg_timer"^16^0^4^0^-1^0
6495^"dhcp6_inform_req_tries"^32^0^6^0^4348^0
6496^"dhcp6_inform_req_init_retry_interval"^32^0^6^0^4347^0
6497^"wcdma_mimo_ctrl"^8^0^2^0^-1^0
6498^"UBM_DVBH_L1_CFG_EBI2_WS"^32^0^6^0^4343^0
6499^"UBM_DVBH_L1_CFG_DEBUG"^32^0^6^0^4341^0
6500^"UBM_DVBH_L1_CFG_USE_ACQ_TIMEOUT"^32^0^6^0^4344^0
6501^"UBM_DVBH_L1_CFG_SNOOZE"^32^0^6^0^4346^0
6502^"UBM_DVBH_L1_CFG_SLEEP"^32^0^6^0^4345^0
6503^"UBM_DVBH_L1_CFG_BW"^32^0^6^0^4306^0
6504^"UBM_DVBH_L1_CFG_T_SCAN_LOCKOUT_MS"^32^0^6^0^4326^0
6505^"UBM_DVBH_L1_CFG_T_SCAN_NO_AGC_MS"^32^0^6^0^4332^0
6506^"UBM_DVBH_L1_CFG_SCAN_NO_SIG_TRS_DB_Q6"^32^0^5^0^4330^0
6507^"UBM_DVBH_L1_CFG_T_SCAN_AGC_MS"^32^0^6^0^4334^0
6508^"UBM_DVBH_L1_CFG_T_SCAN_TPS_MS"^32^0^6^0^4333^0
6509^"UBM_DVBH_L1_CFG_SCAN_ENBLD_TRS_DB_Q6"^32^0^5^0^4328^0
6510^"UBM_DVBH_L1_CFG_HANDOFF_THRESH_DB_Q6"^32^0^6^0^4329^0
6511^"UBM_DVBH_L1_CFG_ACQ_TIMEOUT_MS"^32^0^6^0^4352^0
6512^"UBM_DVBH_L1_CFG_RECOVERY_RETRIES"^32^0^6^0^4315^0
6513^"UBM_DVBH_L1_CFG_TOTAL_RECOVERY_CNT"^32^0^6^0^4321^0
6514^"UBM_DVBH_L1_CFG_ACQ_BAILOUT"^32^0^6^0^4340^0
6515^"UBM_DVBH_L1_CFG_PRE_JAMMER_CFG"^32^0^6^0^4325^0
6516^"UBM_DVBH_L1_CFG_JAMMER_NOTCH_GAIN"^32^0^6^0^4312^0
6517^"UBM_DVBH_L1_CFG_POST_JAMMER_CFG"^32^0^6^0^4324^0
6518^"UBM_DVBH_L1_CFG_CPCE_ENABLED"^32^0^6^0^4307^0
6519^"UBM_DVBH_L1_CFG_FAP_LAP_SENS"^32^0^6^0^4336^0
6520^"UBM_DVBH_L1_CFG_MAX_CAND_PATHS"^32^0^6^0^4313^0
6521^"UBM_DVBH_L1_CFG_SIG_RECOVERED_TRSH_Q7"^32^0^6^0^4349^0
6522^"UBM_DVBH_L1_CFG_DISABLE_CPCE_IIR"^32^0^6^0^4342^0
6523^"UBM_DVBH_L1_CFG_TT_CIR_THRESH"^32^0^6^0^4335^0
6524^"UBM_DVBH_L1_CFG_FULL_SLEEP_REACQ"^32^0^6^0^4350^0
6525^"UBM_DVBH_L1_CFG_JAMMER_DETECT_THRESH"^32^0^6^0^4311^0
6526^"UBM_DVBH_L1_CFG_CPCE_LNA_THRESH"^32^0^6^0^4339^0
6527^"UBM_DVBH_L1_CFG_CE_IRR_FILT_GAIN"^32^0^6^0^4308^0
6528^"UBM_DVBH_L1_CFG_CPCE_CHECK_SYM_COUNT"^32^0^6^0^4318^0
6529^"UBM_DVBH_L1_CFG_CPCE_CAND_PS_QPSK_TRS"^32^0^6^0^4323^0
6530^"UBM_DVBH_L1_CFG_ADD_RAMPUP_SYMBOLS"^32^0^6^0^4305^0
6531^"UBM_DVBH_L1_CFG_CPCE_CHCK_SYM_IGNRE_CNT"^32^0^6^0^4319^0
6532^"UBM_DVBH_L1_CFG_RECOVERY_MIN_GOOD_RS1"^32^0^6^0^4317^0
6533^"UBM_DVBH_L1_CFG_RECOVERY_MAX_DROP_COUNT"^32^0^6^0^4316^0
6534^"UBM_DVBH_L1_CFG_T_RECOVERY_SCAN_MS"^32^0^6^0^4331^0
6535^"UBM_DVBH_L1_CFG_CAND_PER_TRS_QPSK_Q14"^32^0^6^0^4337^0
6536^"UBM_DVBH_L1_CFG_CPCE_AGC_VAR_THRESH"^32^0^6^0^4327^0
6537^"UBM_DVBH_L1_CFG_CPCE_AGC_IGNORE_CNT"^32^0^6^0^4320^0
6538^"UBM_DVBH_L1_CFG_CPCE_CAND_PS_16QAM_TRS"^32^0^6^0^4322^0
6539^"UBM_DVBH_L1_CFG_CAND_PER_TRS_16QAM_Q14"^32^0^6^0^4338^0
6540^"UBM_DVBH_L1_JAMMER_SYMBOLS_TO_IIR"^32^0^6^0^4314^0
6541^"UBM_DVBH_L1_JAMMER_IIR_GAIN"^32^0^6^0^4310^0
6542^"UBM_DVBH_L1_CFG_JAMMER_PEAK_ABS_TRS"^32^0^6^0^4351^0
6543^"MAO_CFG"^32^0^6^1^4376^0
6544^"wwan_access_over_wifi_preferred"^8^0^0^0^4360^0
6545^"wifi_local_breakout_allowed"^8^2^287^0^-1^0
6546^"length"^8^0^2^0^4387^0
6547^"value"^8^0^2^0^4379^0
6548^"length"^8^0^2^0^4361^0
6549^"value"^8^0^2^0^4382^0
6550^"iwlan_auth_mode"^8^2^288^0^-1^0
6551^"iwlan_soft_ike_rekey_time"^32^0^6^0^4369^0
6552^"iwlan_hard_ike_rekey_time"^32^0^6^0^4368^0
6553^"iwlan_child_sa_soft_lifetime_sec"^32^0^6^0^4365^0
6554^"iwlan_child_sa_hard_lifetime_sec"^32^0^6^0^4363^0
6555^"iwlan_child_sa_soft_lifetime_bytes"^32^0^6^0^4364^0
6556^"iwlan_child_sa_hard_lifetime_bytes"^32^0^6^0^4362^0
6557^"iwlan_nat_keepalive_interval"^32^0^6^0^4378^0
6558^"iwlan_ike_retransmission_interval"^32^0^6^0^4371^0
6559^"iwlan_ike_max_retransmissions"^32^0^6^0^4377^0
6560^"iwlan_ikev2_ip_config_mask"^32^0^6^0^4375^0
6561^"iwlan_dhcp_ip_config_mask"^32^0^6^0^4374^0
6562^"iwlan_child_sa_enc_algo_proposal_mask"^32^0^6^0^4357^0
6563^"iwlan_ike_sa_enc_algo_proposal_mask"^32^0^6^0^4356^0
6564^"iwlan_ike_sa_prf_algo_proposal_mask"^32^0^6^0^4353^0
6565^"iwlan_child_sa_auth_algo_proposal_mask"^32^0^6^0^4354^0
6566^"iwlan_ike_sa_auth_algo_proposal_mask"^32^0^6^0^4355^0
6567^"iwlan_ike_dh_mode"^8^2^289^0^-1^0
6568^"iwlan_multi_auth_supported"^8^0^0^0^4358^0
6569^"iwlan_pdif_address"^32^0^6^0^4373^0
6570^"length"^8^0^2^0^4385^0
6571^"value"^8^0^2^0^4384^0
6572^"latitude"^8^0^1^0^4424^0
6573^"longitude"^8^0^1^0^4425^0
6641^"iwlan_dpd_enabled"^8^0^0^0^4390^0
6642^"iwlan_dpd_time_secs"^32^0^6^0^4391^0
6643^"ps_bt_soc_refclock_type"^8^2^290^0^4421^0
6644^"ps_bt_soc_clock_sharing_type"^8^2^291^0^4416^0
6645^"ps_bt_soc_inband_sleep_type"^8^2^292^0^4418^0
6646^"ps_bt_soc_logging_enabled"^8^0^0^0^4419^0
6647^"ps_bt_soc_pm_mode"^8^2^293^0^-1^0
6648^"tcp_default_round_trip_time"^32^0^6^0^4428^0
6649^"I_IM2_DAC"^16^0^3^0^4435^0
6650^"Q_IM2_DAC"^16^0^3^0^4436^0
6651^"BC0_HDR_REVA_TX_PREDISTORT"^8^0^1^0^-1^0
6652^"BC1_HDR_REVA_TX_PREDISTORT"^8^0^1^0^-1^0
6653^"BC3_HDR_REVA_TX_PREDISTORT"^8^0^1^0^-1^0
6654^"BC4_HDR_REVA_TX_PREDISTORT"^8^0^1^0^-1^0
6655^"BC6_HDR_REVA_TX_PREDISTORT"^8^0^1^0^-1^0
6656^"BC5_HDR_REVA_TX_PREDISTORT"^8^0^1^0^-1^0
6657^"BC10_HDR_REVA_TX_PREDISTORT"^8^0^1^0^-1^0
6658^"BC11_HDR_REVA_TX_PREDISTORT"^8^0^1^0^-1^0
6659^"BC14_HDR_REVA_TX_PREDISTORT"^8^0^1^0^-1^0
6660^"BC15_HDR_REVA_TX_PREDISTORT"^8^0^1^0^-1^0
6661^"BCx_HDR_REVA_TX_PREDISTORT"^8^0^1^0^-1^0
6662^"m1"^32^0^6^0^4432^0
6663^"n1"^32^0^6^0^4429^0
6664^"m2"^32^0^6^0^4431^0
6665^"n2"^32^0^6^0^4430^0
6666^"mgrf_supported"^8^0^0^0^-1^0
6667^"wcdma_rxf_mis_comp_a_coeff"^16^0^3^0^-1^0
6668^"wcdma_rxf_mis_comp_b_coeff"^16^0^3^0^-1^0
6669^"c1_wcdma_2100_rxf_mis_comp_a_coeff"^16^0^3^0^-1^0
6670^"c1_wcdma_2100_rxf_mis_comp_b_coeff"^16^0^3^0^-1^0
6671^"wcdma_1900_rxf_mis_comp_a_coeff"^16^0^3^0^-1^0
6672^"wcdma_1900_rxf_mis_comp_b_coeff"^16^0^3^0^-1^0
6673^"c1_wcdma_1900_rxf_mis_comp_a_coeff"^16^0^3^0^-1^0
6674^"c1_wcdma_1900_rxf_mis_comp_b_coeff"^16^0^3^0^-1^0
6675^"wcdma_bc4_rxf_mis_comp_a_coeff"^16^0^3^0^-1^0
6676^"wcdma_bc4_rxf_mis_comp_b_coeff"^16^0^3^0^-1^0
6677^"c1_wcdma_bc4_rxf_mis_comp_a_coeff"^16^0^3^0^-1^0
6678^"c1_wcdma_bc4_rxf_mis_comp_b_coeff"^16^0^3^0^-1^0
6679^"wcdma_800_rxf_mis_comp_a_coeff"^16^0^3^0^-1^0
6680^"wcdma_800_rxf_mis_comp_b_coeff"^16^0^3^0^-1^0
6681^"c1_wcdma_800_rxf_mis_comp_a_coeff"^16^0^3^0^-1^0
6682^"c1_wcdma_800_rxf_mis_comp_b_coeff"^16^0^3^0^-1^0
6683^"wcdma_rxf_ici_i_coef0_1"^32^0^6^0^-1^0
6684^"wcdma_rxf_ici_i_coef2_3"^32^0^6^0^-1^0
6685^"wcdma_rxf_ici_i_coef4_5"^32^0^6^0^-1^0
6686^"wcdma_rxf_ici_i_coef6_7"^32^0^6^0^-1^0
6687^"wcdma_rxf_ici_i_coef8_9"^32^0^6^0^-1^0
6688^"wcdma_rxf_ici_i_coef10_11"^32^0^6^0^-1^0
6689^"wcdma_rxf_ici_i_coef12_13"^32^0^6^0^-1^0
6690^"wcdma_rxf_ici_i_coef14_15"^32^0^6^0^-1^0
6691^"wcdma_rxf_ici_q_coef0_1"^32^0^6^0^-1^0
6692^"wcdma_rxf_ici_q_coef2_3"^32^0^6^0^-1^0
6693^"wcdma_rxf_ici_q_coef4_5"^32^0^6^0^-1^0
6694^"wcdma_rxf_ici_q_coef6_7"^32^0^6^0^-1^0
6695^"wcdma_rxf_ici_q_coef8_9"^32^0^6^0^-1^0
6696^"wcdma_rxf_ici_q_coef10_11"^32^0^6^0^-1^0
6697^"wcdma_rxf_ici_q_coef12_13"^32^0^6^0^-1^0
6698^"wcdma_rxf_ici_q_coef14_15"^32^0^6^0^-1^0
6699^"c1_wcdma_2100_rxf_ici_i_coef0_1"^32^0^6^0^-1^0
6700^"c1_wcdma_2100_rxf_ici_i_coef2_3"^32^0^6^0^-1^0
6701^"c1_wcdma_2100_rxf_ici_i_coef4_5"^32^0^6^0^-1^0
6702^"c1_wcdma_2100_rxf_ici_i_coef6_7"^32^0^6^0^-1^0
6703^"c1_wcdma_2100_rxf_ici_i_coef8_9"^32^0^6^0^-1^0
6704^"c1_wcdma_2100_rxf_ici_i_coef10_11"^32^0^6^0^-1^0
6705^"c1_wcdma_2100_rxf_ici_i_coef12_13"^32^0^6^0^-1^0
6706^"c1_wcdma_2100_rxf_ici_i_coef14_15"^32^0^6^0^-1^0
6707^"c1_wcdma_2100_rxf_ici_q_coef0_1"^32^0^6^0^-1^0
6708^"c1_wcdma_2100_rxf_ici_q_coef2_3"^32^0^6^0^-1^0
6709^"c1_wcdma_2100_rxf_ici_q_coef4_5"^32^0^6^0^-1^0
6710^"c1_wcdma_2100_rxf_ici_q_coef6_7"^32^0^6^0^-1^0
6711^"c1_wcdma_2100_rxf_ici_q_coef8_9"^32^0^6^0^-1^0
6712^"c1_wcdma_2100_rxf_ici_q_coef10_11"^32^0^6^0^-1^0
6713^"c1_wcdma_2100_rxf_ici_q_coef12_13"^32^0^6^0^-1^0
6714^"c1_wcdma_2100_rxf_ici_q_coef14_15"^32^0^6^0^-1^0
6715^"wcdma_rxf_ici_iq_trunc"^8^0^2^0^-1^0
6716^"c1_wcdma_2100_rxf_ici_iq_trunc"^8^0^2^0^-1^0
6717^"wcdma_1900_rxf_ici_i_coef0_1"^32^0^6^0^-1^0
6718^"wcdma_1900_rxf_ici_i_coef2_3"^32^0^6^0^-1^0
6719^"wcdma_1900_rxf_ici_i_coef4_5"^32^0^6^0^-1^0
6720^"wcdma_1900_rxf_ici_i_coef6_7"^32^0^6^0^-1^0
6721^"wcdma_1900_rxf_ici_i_coef8_9"^32^0^6^0^-1^0
6722^"wcdma_1900_rxf_ici_i_coef10_11"^32^0^6^0^-1^0
6723^"wcdma_1900_rxf_ici_i_coef12_13"^32^0^6^0^-1^0
6724^"wcdma_1900_rxf_ici_i_coef14_15"^32^0^6^0^-1^0
6725^"wcdma_1900_rxf_ici_q_coef0_1"^32^0^6^0^-1^0
6726^"wcdma_1900_rxf_ici_q_coef2_3"^32^0^6^0^-1^0
6727^"wcdma_1900_rxf_ici_q_coef4_5"^32^0^6^0^-1^0
6728^"wcdma_1900_rxf_ici_q_coef6_7"^32^0^6^0^-1^0
6729^"wcdma_1900_rxf_ici_q_coef8_9"^32^0^6^0^-1^0
6730^"wcdma_1900_rxf_ici_q_coef10_11"^32^0^6^0^-1^0
6731^"wcdma_1900_rxf_ici_q_coef12_13"^32^0^6^0^-1^0
6732^"wcdma_1900_rxf_ici_q_coef14_15"^32^0^6^0^-1^0
6733^"c1_wcdma_1900_rxf_ici_i_coef0_1"^32^0^6^0^-1^0
6734^"c1_wcdma_1900_rxf_ici_i_coef2_3"^32^0^6^0^-1^0
6735^"c1_wcdma_1900_rxf_ici_i_coef4_5"^32^0^6^0^-1^0
6736^"c1_wcdma_1900_rxf_ici_i_coef6_7"^32^0^6^0^-1^0
6737^"c1_wcdma_1900_rxf_ici_i_coef8_9"^32^0^6^0^-1^0
6738^"c1_wcdma_1900_rxf_ici_i_coef10_11"^32^0^6^0^-1^0
6739^"c1_wcdma_1900_rxf_ici_i_coef12_13"^32^0^6^0^-1^0
6740^"c1_wcdma_1900_rxf_ici_i_coef14_15"^32^0^6^0^-1^0
6741^"c1_wcdma_1900_rxf_ici_q_coef0_1"^32^0^6^0^-1^0
6742^"c1_wcdma_1900_rxf_ici_q_coef2_3"^32^0^6^0^-1^0
6743^"c1_wcdma_1900_rxf_ici_q_coef4_5"^32^0^6^0^-1^0
6744^"c1_wcdma_1900_rxf_ici_q_coef6_7"^32^0^6^0^-1^0
6745^"c1_wcdma_1900_rxf_ici_q_coef8_9"^32^0^6^0^-1^0
6746^"c1_wcdma_1900_rxf_ici_q_coef10_11"^32^0^6^0^-1^0
6747^"c1_wcdma_1900_rxf_ici_q_coef12_13"^32^0^6^0^-1^0
6748^"c1_wcdma_1900_rxf_ici_q_coef14_15"^32^0^6^0^-1^0
6749^"wcdma_1900_rxf_ici_iq_trunc"^8^0^2^0^-1^0
6750^"c1_wcdma_1900_rxf_ici_iq_trunc"^8^0^2^0^-1^0
6751^"wcdma_bc4_rxf_ici_i_coef0_1"^32^0^6^0^-1^0
6752^"wcdma_bc4_rxf_ici_i_coef2_3"^32^0^6^0^-1^0
6753^"wcdma_bc4_rxf_ici_i_coef4_5"^32^0^6^0^-1^0
6754^"wcdma_bc4_rxf_ici_i_coef6_7"^32^0^6^0^-1^0
6755^"wcdma_bc4_rxf_ici_i_coef8_9"^32^0^6^0^-1^0
6756^"wcdma_bc4_rxf_ici_i_coef10_11"^32^0^6^0^-1^0
6757^"wcdma_bc4_rxf_ici_i_coef12_13"^32^0^6^0^-1^0
6758^"wcdma_bc4_rxf_ici_i_coef14_15"^32^0^6^0^-1^0
6759^"wcdma_bc4_rxf_ici_q_coef0_1"^32^0^6^0^-1^0
6760^"wcdma_bc4_rxf_ici_q_coef2_3"^32^0^6^0^-1^0
6761^"wcdma_bc4_rxf_ici_q_coef4_5"^32^0^6^0^-1^0
6762^"wcdma_bc4_rxf_ici_q_coef6_7"^32^0^6^0^-1^0
6763^"wcdma_bc4_rxf_ici_q_coef8_9"^32^0^6^0^-1^0
6764^"wcdma_bc4_rxf_ici_q_coef10_11"^32^0^6^0^-1^0
6765^"wcdma_bc4_rxf_ici_q_coef12_13"^32^0^6^0^-1^0
6766^"wcdma_bc4_rxf_ici_q_coef14_15"^32^0^6^0^-1^0
6767^"c1_wcdma_bc4_rxf_ici_i_coef0_1"^32^0^6^0^-1^0
6768^"c1_wcdma_bc4_rxf_ici_i_coef2_3"^32^0^6^0^-1^0
6769^"c1_wcdma_bc4_rxf_ici_i_coef4_5"^32^0^6^0^-1^0
6770^"c1_wcdma_bc4_rxf_ici_i_coef6_7"^32^0^6^0^-1^0
6771^"c1_wcdma_bc4_rxf_ici_i_coef8_9"^32^0^6^0^-1^0
6772^"c1_wcdma_bc4_rxf_ici_i_coef10_11"^32^0^6^0^-1^0
6773^"c1_wcdma_bc4_rxf_ici_i_coef12_13"^32^0^6^0^-1^0
6774^"c1_wcdma_bc4_rxf_ici_i_coef14_15"^32^0^6^0^-1^0
6775^"c1_wcdma_bc4_rxf_ici_q_coef0_1"^32^0^6^0^-1^0
6776^"c1_wcdma_bc4_rxf_ici_q_coef2_3"^32^0^6^0^-1^0
6777^"c1_wcdma_bc4_rxf_ici_q_coef4_5"^32^0^6^0^-1^0
6778^"c1_wcdma_bc4_rxf_ici_q_coef6_7"^32^0^6^0^-1^0
6779^"c1_wcdma_bc4_rxf_ici_q_coef8_9"^32^0^6^0^-1^0
6780^"c1_wcdma_bc4_rxf_ici_q_coef10_11"^32^0^6^0^-1^0
6781^"c1_wcdma_bc4_rxf_ici_q_coef12_13"^32^0^6^0^-1^0
6782^"c1_wcdma_bc4_rxf_ici_q_coef14_15"^32^0^6^0^-1^0
6783^"wcdma_bc4_rxf_ici_iq_trunc"^8^0^2^0^-1^0
6784^"c1_wcdma_bc4_rxf_ici_iq_trunc"^8^0^2^0^-1^0
6785^"wcdma_800_rxf_ici_i_coef0_1"^32^0^6^0^-1^0
6786^"wcdma_800_rxf_ici_i_coef2_3"^32^0^6^0^-1^0
6787^"wcdma_800_rxf_ici_i_coef4_5"^32^0^6^0^-1^0
6788^"wcdma_800_rxf_ici_i_coef6_7"^32^0^6^0^-1^0
6789^"wcdma_800_rxf_ici_i_coef8_9"^32^0^6^0^-1^0
6790^"wcdma_800_rxf_ici_i_coef10_11"^32^0^6^0^-1^0
6791^"wcdma_800_rxf_ici_i_coef12_13"^32^0^6^0^-1^0
6792^"wcdma_800_rxf_ici_i_coef14_15"^32^0^6^0^-1^0
6793^"wcdma_800_rxf_ici_q_coef0_1"^32^0^6^0^-1^0
6794^"wcdma_800_rxf_ici_q_coef2_3"^32^0^6^0^-1^0
6795^"wcdma_800_rxf_ici_q_coef4_5"^32^0^6^0^-1^0
6796^"wcdma_800_rxf_ici_q_coef6_7"^32^0^6^0^-1^0
6797^"wcdma_800_rxf_ici_q_coef8_9"^32^0^6^0^-1^0
6798^"wcdma_800_rxf_ici_q_coef10_11"^32^0^6^0^-1^0
6799^"wcdma_800_rxf_ici_q_coef12_13"^32^0^6^0^-1^0
6800^"wcdma_800_rxf_ici_q_coef14_15"^32^0^6^0^-1^0
6801^"c1_wcdma_800_rxf_ici_i_coef0_1"^32^0^6^0^-1^0
6802^"c1_wcdma_800_rxf_ici_i_coef2_3"^32^0^6^0^-1^0
6803^"c1_wcdma_800_rxf_ici_i_coef4_5"^32^0^6^0^-1^0
6804^"c1_wcdma_800_rxf_ici_i_coef6_7"^32^0^6^0^-1^0
6805^"c1_wcdma_800_rxf_ici_i_coef8_9"^32^0^6^0^-1^0
6806^"c1_wcdma_800_rxf_ici_i_coef10_11"^32^0^6^0^-1^0
6807^"c1_wcdma_800_rxf_ici_i_coef12_13"^32^0^6^0^-1^0
6808^"c1_wcdma_800_rxf_ici_i_coef14_15"^32^0^6^0^-1^0
6809^"c1_wcdma_800_rxf_ici_q_coef0_1"^32^0^6^0^-1^0
6810^"c1_wcdma_800_rxf_ici_q_coef2_3"^32^0^6^0^-1^0
6811^"c1_wcdma_800_rxf_ici_q_coef4_5"^32^0^6^0^-1^0
6812^"c1_wcdma_800_rxf_ici_q_coef6_7"^32^0^6^0^-1^0
6813^"c1_wcdma_800_rxf_ici_q_coef8_9"^32^0^6^0^-1^0
6814^"c1_wcdma_800_rxf_ici_q_coef10_11"^32^0^6^0^-1^0
6815^"c1_wcdma_800_rxf_ici_q_coef12_13"^32^0^6^0^-1^0
6816^"c1_wcdma_800_rxf_ici_q_coef14_15"^32^0^6^0^-1^0
6817^"wcdma_800_rxf_ici_iq_trunc"^8^0^2^0^-1^0
6818^"c1_wcdma_800_rxf_ici_iq_trunc"^8^0^2^0^-1^0
6819^"wcdma_2100_hs_switchpoints_shift"^8^0^1^0^4565^0
6820^"wcdma_1900_hs_switchpoints_shift"^8^0^1^0^4565^0
6821^"wcdma_1800_hs_switchpoints_shift"^8^0^1^0^4565^0
6822^"wcdma_900_hs_switchpoints_shift"^8^0^1^0^4565^0
6823^"wcdma_800_hs_switchpoints_shift"^8^0^1^0^4565^0
6824^"wcdma_bc4_hs_switchpoints_shift"^8^0^1^0^4565^0
6825^"bcx_block_1_gps1_rf_delay"^16^0^3^0^-1^0
6826^"bcx_block_1_rf_tune_reserved"^8^0^2^0^-1^0
6827^"bcx_block_1_tx_lim_vs_temp"^8^0^2^0^-1^0
6828^"offset"^16^0^3^0^3265^0
6829^"slope"^8^0^2^0^3273^0
6836^"nv_cdma_tx_lin_vs_temp"^8^0^1^0^-1^0
6837^"nv_cdma_tx_slp_vs_temp"^8^0^1^0^-1^0
6838^"nv_cdma_tx_comp_vs_freq"^8^0^1^0^-1^0
6839^"nv_cdma_tx_lin_vs_temp"^8^0^1^0^-1^0
6840^"nv_cdma_tx_slp_vs_temp"^8^0^1^0^-1^0
6841^"nv_cdma_tx_comp_vs_freq"^8^0^1^0^-1^0
6842^"nv_cdma_tx_lin_vs_temp"^8^0^1^0^-1^0
6843^"nv_cdma_tx_slp_vs_temp"^8^0^1^0^-1^0
6844^"nv_cdma_tx_comp_vs_freq"^8^0^1^0^-1^0
6845^"nv_cdma_tx_lin_vs_temp"^8^0^1^0^-1^0
6846^"nv_cdma_tx_slp_vs_temp"^8^0^1^0^-1^0
6847^"nv_cdma_tx_comp_vs_freq"^8^0^1^0^-1^0
6848^"bcx_block_1_tx_lim_vs_freq"^8^0^1^0^-1^0
6849^"bcx_block_1_pa_r1_rise"^8^0^2^0^-1^0
6850^"bcx_block_1_pa_r1_fall"^8^0^2^0^-1^0
6851^"bcx_block_1_pa_r2_rise"^8^0^2^0^-1^0
6852^"bcx_block_1_pa_r2_fall"^8^0^2^0^-1^0
6853^"bcx_block_1_pa_r3_rise"^8^0^2^0^-1^0
6854^"bcx_block_1_pa_r3_fall"^8^0^2^0^-1^0
6855^"bcx_block_1_hdet_off"^8^0^2^0^-1^0
6856^"bcx_block_1_hdet_spn"^8^0^2^0^-1^0
6857^"bcx_block_1_exp_hdet_vs_agc"^8^0^2^0^-1^0
6858^"bcx_block_1_enc_btf"^32^0^6^0^-1^0
6859^"bcx_block_1_vco_coarse_tune_table"^8^0^2^0^-1^0
6860^"bcx_block_1_p1_rise_fall_off"^8^0^2^0^-1^0
6861^"c0_bcx_block_1_tx_cal_chan"^16^0^4^0^-1^0
6862^"c0_bcx_block_1_rx_cal_chan"^16^0^4^0^-1^0
6863^"c0_bcx_block_1_lna_1_offset_vs_freq"^8^0^1^0^-1^0
6864^"c0_common_sc_1_lna_2_offset_vs_freq"^8^0^1^0^-1^0
6865^"c0_bcx_block_1_lna_3_offset_vs_freq"^8^0^1^0^-1^0
6866^"c0_bcx_block_1_lna_4_offset_vs_freq"^8^0^1^0^-1^0
6867^"c0_bcx_block_1_lna_1_offset"^16^0^3^0^-1^0
6868^"c0_bcx_block_1_lna_2_offset"^16^0^3^0^-1^0
6869^"c0_bcx_block_1_lna_3_offset"^16^0^3^0^-1^0
6870^"c0_bcx_block_1_lna_4_offset"^16^0^3^0^-1^0
6871^"c0_bcx_block_1_im2_i_value"^8^0^2^0^-1^0
6872^"c0_bcx_block_1_im2_q_value"^8^0^2^0^-1^0
6873^"c0_bcx_block_1_vga_gain_offset"^16^0^3^0^-1^0
6874^"c0_bcx_block_1_vga_gain_offset_vs_freq"^8^0^1^0^-1^0
6875^"c0_bcx_block_1_im2_transconductor_value"^8^0^2^0^-1^0
6876^"c0_bcx_block_1_lna_1_rise"^8^0^1^0^-1^0
6877^"c0_bcx_block_1_lna_1_fall"^8^0^1^0^-1^0
6878^"c0_bcx_block_1_lna_2_rise"^8^0^1^0^-1^0
6879^"c0_bcx_block_1_lna_2_fall"^8^0^1^0^-1^0
6880^"c0_bcx_block_1_lna_3_rise"^8^0^1^0^-1^0
6881^"c0_bcx_block_1_lna_3_fall"^8^0^1^0^-1^0
6882^"c0_bcx_block_1_lna_4_rise"^8^0^1^0^-1^0
6883^"c0_bcx_block_1_lna_4_fall"^8^0^1^0^-1^0
6884^"c0_bcx_block_1_im_level1"^8^0^2^0^-1^0
6885^"c0_bcx_block_1_im_level2"^8^0^2^0^-1^0
6886^"c0_bcx_block_1_im_level3"^8^0^2^0^-1^0
6887^"c0_bcx_block_1_im_level4"^8^0^2^0^-1^0
6888^"c1_bcx_block_1_tx_cal_chan"^16^0^4^0^-1^0
6889^"c1_bcx_block_1_rx_cal_chan"^16^0^4^0^-1^0
6890^"c1_bcx_block_1_lna_1_offset_vs_freq"^8^0^1^0^-1^0
6891^"c1_bcx_block_1_lna_2_offset_vs_freq"^8^0^1^0^-1^0
6892^"c1_bcx_block_1_lna_3_offset_vs_freq"^8^0^1^0^-1^0
6893^"c1_bcx_block_1_lna_4_offset_vs_freq"^8^0^1^0^-1^0
6894^"c1_bcx_block_1_lna_1_offset"^16^0^3^0^-1^0
6895^"c1_bcx_block_1_lna_2_offset"^16^0^3^0^-1^0
6896^"c1_bcx_block_1_lna_3_offset"^16^0^3^0^-1^0
6897^"c1_bcx_block_1_lna_4_offset"^16^0^3^0^-1^0
6898^"c1_bcx_block_1_im2_i_value"^8^0^2^0^-1^0
6899^"c1_bcx_block_1_im2_q_value"^8^0^2^0^-1^0
6900^"c1_bcx_block_1_vga_gain_offset"^16^0^3^0^-1^0
6901^"c1_bcx_block_1_vga_gain_offset_vs_freq"^8^0^1^0^-1^0
6902^"c1_bcx_block_1_im2_transconductor_value"^8^0^2^0^-1^0
6903^"c1_bcx_block_1_lna_1_rise"^8^0^1^0^-1^0
6904^"c1_bcx_block_1_lna_1_fall"^8^0^1^0^-1^0
6905^"c1_bcx_block_1_lna_2_rise"^8^0^1^0^-1^0
6906^"c1_bcx_block_1_lna_2_fall"^8^0^1^0^-1^0
6907^"c1_bcx_block_1_lna_3_rise"^8^0^1^0^-1^0
6908^"c1_bcx_block_1_lna_3_fall"^8^0^1^0^-1^0
6909^"c1_bcx_block_1_lna_4_rise"^8^0^1^0^-1^0
6910^"c1_bcx_block_1_lna_4_fall"^8^0^1^0^-1^0
6911^"c1_bcx_block_1_im_level1"^8^0^2^0^-1^0
6912^"c1_bcx_block_1_im_level2"^8^0^2^0^-1^0
6913^"c1_bcx_block_1_im_level3"^8^0^2^0^-1^0
6914^"c1_bcx_block_1_im_level4"^8^0^2^0^-1^0
6915^"bcx_block_1_p2_rise_fall_off"^8^0^2^0^4039^0
6916^"bcx_block_1_p3_rise_fall_off"^8^0^2^0^4041^0
6917^"bcx_block_1_hdr_p2_rise_fall_off"^8^0^2^0^4040^0
6918^"bcx_block_1_hdr_p3_rise_fall_off"^8^0^2^0^4042^0
6919^"bcx_block_vco_coarse_tune_2"^8^0^2^0^-1^0
6920^"c1_bcx_block_vco_coarse_tune_table"^8^0^2^0^-1^0
6921^"c0_bcx_block_rx_cal_chan_lru"^8^0^2^0^2594^0
6922^"c1_bcx_block_rx_cal_chan_lru"^8^0^2^0^2594^0
6923^"bcx_block_hdr_p1_rise_fall_off"^8^0^2^0^1730^0
6924^"bcx_block_PA_DVS_VOLTAGE"^16^0^4^0^-1^0
6925^"bcx_block_vco_tune_2"^8^0^2^0^-1^0
6926^"i"^8^0^2^0^-1^0
6927^"q"^8^0^2^0^-1^0
6928^"transconductor"^8^0^2^0^-1^0
6932^"c0_bcx_block_intelliceiver_cal"^8^0^2^0^-1^0
6933^"rf_rx_agc_lpm_rise"^8^0^1^0^-1^0
6934^"rf_rx_agc_lpm_fall"^8^0^1^0^-1^0
6935^"rf_rx_agc_lpm_rise"^8^0^1^0^-1^0
6936^"rf_rx_agc_lpm_fall"^8^0^1^0^-1^0
6937^"bcx_block_ant_quality"^16^0^4^0^-1^0
6938^"intelliceiver_detector_offsets_vs_gain"^8^0^1^0^3129^0
6939^"bcx_block_tx_pdm_lin_0"^16^0^4^0^3531^0
6940^"bcx_block_tx_pdm_lin_1"^16^0^4^0^3532^0
6941^"bcx_block_tx_pdm_lin_2"^16^0^4^0^3533^0
6942^"bcx_block_tx_pdm_lin_3"^16^0^4^0^3534^0
6943^"bcx_block_tx_pdm_0"^16^0^3^0^3857^0
6944^"bcx_block_tx_pdm_1"^16^0^3^0^3858^0
6945^"bcx_block_tx_pdm_2"^16^0^3^0^3859^0
6946^"bcx_block_tx_pdm_3"^16^0^3^0^3860^0
6947^"bcx_block_tx_lin_0"^16^0^3^0^3861^0
6948^"bcx_block_tx_lin_1"^16^0^3^0^3862^0
6949^"bcx_block_tx_lin_2"^16^0^3^0^3863^0
6950^"bcx_block_tx_lin_3"^16^0^3^0^3864^0
6951^"bcx_block_pa_r_map"^8^0^2^0^3899^0
6952^"nv_tx_pwr_comp_lin_vs_temp"^8^0^1^0^-1^0
6953^"nv_tx_pwr_comp_slp_vs_temp"^8^0^1^0^-1^0
6954^"nv_tx_pwr_comp_vs_freq"^8^0^1^0^-1^0
6955^"nv_tx_pwr_comp_lin_vs_temp"^8^0^1^0^-1^0
6956^"nv_tx_pwr_comp_slp_vs_temp"^8^0^1^0^-1^0
6957^"nv_tx_pwr_comp_vs_freq"^8^0^1^0^-1^0
6958^"nv_tx_pwr_comp_lin_vs_temp"^8^0^1^0^-1^0
6959^"nv_tx_pwr_comp_slp_vs_temp"^8^0^1^0^-1^0
6960^"nv_tx_pwr_comp_vs_freq"^8^0^1^0^-1^0
6961^"nv_tx_pwr_comp_lin_vs_temp"^8^0^1^0^-1^0
6962^"nv_tx_pwr_comp_slp_vs_temp"^8^0^1^0^-1^0
6963^"nv_tx_pwr_comp_vs_freq"^8^0^1^0^-1^0
6964^"fs"^16^0^4^0^4123^0
6965^"ms"^16^0^4^0^4126^0
6966^"res"^8^0^2^0^4156^0
6967^"fs_i"^8^0^2^0^4151^0
6968^"fs_q"^8^0^2^0^4152^0
6969^"ms_i"^8^0^2^0^4154^0
6970^"ms_q"^8^0^2^0^4155^0
6971^"ss_i"^8^0^2^0^4157^0
6972^"ss_q"^8^0^2^0^4158^0
6973^"bcx_block_EXP_HDET_VS_AGC_V2"^16^0^4^0^-1^0
6974^"bcx_block_HDET_OFF_V2"^16^0^4^0^4568^0
6975^"bcx_block_HDET_SPN_V2"^16^0^4^0^4567^0
6976^"vco_coarse_tune_2"^8^0^2^0^-1^0
6977^"c1_bcx_block_1_vco_coarse_tune_table"^8^0^2^0^-1^0
6978^"c0_bcx_block_1_rx_cal_chan_lru"^8^0^2^0^2594^0
6979^"c1_bcx_block_1_rx_cal_chan_lru"^8^0^2^0^2594^0
6980^"bcx_block_1_hdr_p1_rise_fall_off"^8^0^2^0^1730^0
6981^"bcx_block_1_PA_DVS_VOLTAGE"^16^0^4^0^-1^0
6982^"vco_coarse_tune_2"^8^0^2^0^-1^0
6989^"c0_bcx_block_1_intelliceiver_cal"^8^0^2^0^-1^0
6990^"rf_rx_agc_lpm_rise"^8^0^1^0^-1^0
6991^"rf_rx_agc_lpm_fall"^8^0^1^0^-1^0
6992^"rf_rx_agc_lpm_rise"^8^0^1^0^-1^0
6993^"rf_rx_agc_lpm_fall"^8^0^1^0^-1^0
6994^"bcx_block_1_ant_quality"^16^0^4^0^-1^0
6995^"intelliceiver_detector_offsets_vs_gain"^8^0^1^0^3129^0
6996^"bcx_block_1_tx_pdm_lin_0"^16^0^4^0^3531^0
6997^"bcx_block_1_tx_pdm_lin_1"^16^0^4^0^3532^0
6998^"bcx_block_1_tx_pdm_lin_2"^16^0^4^0^3533^0
6999^"bcx_block_1_tx_pdm_lin_3"^16^0^4^0^3534^0
7000^"bcx_block_1_tx_pdm_0"^16^0^3^0^3857^0
7001^"bcx_block_1_tx_pdm_1"^16^0^3^0^3858^0
7002^"bcx_block_1_tx_pdm_2"^16^0^3^0^3859^0
7003^"bcx_block_1_tx_pdm_3"^16^0^3^0^3860^0
7004^"bcx_block_1_tx_lin_0"^16^0^3^0^3861^0
7005^"bcx_block_1_tx_lin_1"^16^0^3^0^3862^0
7006^"bcx_block_1_tx_lin_2"^16^0^3^0^3863^0
7007^"bcx_block_1_tx_lin_3"^16^0^3^0^3864^0
7008^"bcx_block_1_pa_r_map"^8^0^2^0^-1^0
7009^"nv_tx_pwr_comp_lin_vs_temp"^8^0^1^0^-1^0
7010^"nv_tx_pwr_comp_slp_vs_temp"^8^0^1^0^-1^0
7011^"nv_tx_pwr_comp_vs_freq"^8^0^1^0^-1^0
7012^"nv_tx_pwr_comp_lin_vs_temp"^8^0^1^0^-1^0
7013^"nv_tx_pwr_comp_slp_vs_temp"^8^0^1^0^-1^0
7014^"nv_tx_pwr_comp_vs_freq"^8^0^1^0^-1^0
7015^"nv_tx_pwr_comp_lin_vs_temp"^8^0^1^0^-1^0
7016^"nv_tx_pwr_comp_slp_vs_temp"^8^0^1^0^-1^0
7017^"nv_tx_pwr_comp_vs_freq"^8^0^1^0^-1^0
7018^"nv_tx_pwr_comp_lin_vs_temp"^8^0^1^0^-1^0
7019^"nv_tx_pwr_comp_slp_vs_temp"^8^0^1^0^-1^0
7020^"nv_tx_pwr_comp_vs_freq"^8^0^1^0^-1^0
7030^"bcx_block_1_EXP_HDET_VS_AGC_V2"^16^0^4^0^-1^0
7031^"bcx_block_1_HDET_OFF_V2"^16^0^4^0^-1^0
7032^"bcx_block_1_HDET_SPN_V2"^16^0^4^0^-1^0
7033^"bcx_block_band_class"^8^0^2^0^4569^0
7034^"bcx_block_1_band_class"^8^0^2^0^4569^0
7035^"bcx_block_subclass_mask"^32^0^6^0^4570^0
7036^"bcx_block_1_subclass_mask"^32^0^6^0^4570^0
7037^"uim_par_err_workaround"^8^0^0^0^-1^0
7038^"gps1_er_curve_fit_interval"^16^0^4^0^4573^0
7039^"cgps_er_enable"^8^0^2^0^4571^0
7040^"cgps_er_start_time"^16^0^3^0^4577^0
7041^"cgps_er_slot_interval"^16^0^4^0^4575^0
7042^"cgps_er_slot_period"^8^0^2^0^4576^0
7043^"timer_val"^32^0^5^0^4574^0
7044^"bc0_subclass_mask"^32^0^6^0^4578^0
7045^"bc1_subclass_mask"^32^0^6^0^4578^0
7046^"bc2_subclass_mask"^32^0^6^0^4578^0
7047^"bc3_subclass_mask"^32^0^6^0^4578^0
7048^"bc4_subclass_mask"^32^0^6^0^4578^0
7049^"bc5_subclass_mask"^32^0^6^0^4578^0
7050^"bc6_subclass_mask"^32^0^6^0^4578^0
7051^"bc7_subclass_mask"^32^0^6^0^4578^0
7052^"bc8_subclass_mask"^32^0^6^0^4578^0
7053^"bc9_subclass_mask"^32^0^6^0^4578^0
7054^"bc10_subclass_mask"^32^0^6^0^4578^0
7055^"bc11_subclass_mask"^32^0^6^0^4578^0
7056^"bc12_subclass_mask"^32^0^6^0^4578^0
7057^"bc13_subclass_mask"^32^0^6^0^4578^0
7058^"bc14_subclass_mask"^32^0^6^0^4578^0
7059^"bc15_subclass_mask"^32^0^6^0^4578^0
7060^"hs_usb_use_pmic_otg_comparators"^8^0^0^0^4579^0
7061^"rfr_multi_chipset_1_bb_filter"^8^0^2^0^1848^0
7062^"c1_rfr_multi_chipset_1_bb_filter"^8^0^2^0^4580^0
7063^"rfr_multi_chipset_1_iq_line_resistor"^8^0^2^0^1849^0
7064^"hs_usb_number_of_sdcc_luns"^8^0^2^0^4581^0
7065^"thresh1"^8^0^2^0^4604^0
7066^"thresh2"^8^0^2^0^4603^0
7067^"hysteresis"^8^0^2^0^4602^0
7068^"basic_loop"^32^0^6^0^4583^0
7069^"mitigation_loop"^32^0^6^0^4595^0
7070^"t_down"^32^0^6^0^4596^0
7071^"misc_timer"^32^0^6^0^4594^0
7072^"pa_change_holdoff"^8^0^2^0^4597^0
7073^"delta_tx_power"^16^0^4^0^4582^0
7074^"version"^16^0^4^0^4606^0
7075^"extern_temp_sensors_present"^8^0^0^0^4590^0
7076^"current_sensor_present"^8^0^0^0^4585^0
7077^"dev_therm_sensitivity_factor"^8^0^2^0^4587^0
7078^"dev_current_sensitvity_factor"^8^0^2^0^4586^0
7079^"sensor_id"^8^0^2^0^4600^0
7080^"temp"^8^0^2^0^4592^0
7081^"ppp_eap_user_id_len"^8^0^2^0^4611^0
7082^"ppp_eap_user_id"^8^0^2^0^4589^0
7083^"vsncp_term_timeout"^32^0^6^0^4609^0
7084^"vsncp_ack_timeout"^32^0^6^0^4610^0
7085^"vsncp_req_try"^16^0^4^0^4598^0
7086^"vsncp_term_try"^16^0^4^0^4599^0
7087^"ehrpd_enabled"^8^0^0^0^4612^0
7088^"eap_shared_secret_len"^8^0^2^0^4591^0
7089^"eap_shared_secret"^8^0^2^0^4588^0
7090^"atheros_clk_freq_index"^16^2^294^0^4622^0
7091^"idle_period"^16^0^4^0^4620^0
7092^"ps_poll_number"^16^0^4^0^4617^0
7093^"dtim_policy"^16^2^295^0^4618^0
7094^"gan_mode_preference"^8^2^296^0^4616^0
7095^"iwlan_enforce_peer_cert_auth"^8^0^0^0^4615^0
7096^"lpm_persistence"^8^0^2^1^4623^0
7097^"csim_support"^8^0^0^0^4613^0
7098^"qmi_roam_pref"^16^0^4^1^4619^0
7099^"uw_fmc_v4_mtu"^16^0^4^0^4621^0
7100^"aagps_global_altitude"^16^0^3^0^4624^0
7101^"aagps_global_alt_unc"^16^0^4^0^4625^0
7102^"bEnabled"^8^0^0^0^4626^0
7103^"dwMask"^32^0^6^1^604^0
7104^"hs_usb_host_mode_enabled"^8^0^0^0^4631^0
7105^"wlan_cpu_flow_control_cfg"^16^0^4^0^4633^0
7106^"dyn_clock_on"^8^0^0^0^4628^0
7107^"dyn_voltage_on"^8^0^0^0^4627^0
7108^"aagps_acquisition_timer"^32^0^6^0^4635^0
7109^"cgps_minimum_gps_week_number"^32^0^6^0^4637^0
7113^"profile_no"^8^0^2^0^4638^0
7114^"timeout"^32^0^5^0^4636^0
7115^"APN"^8^0^2^0^4634^0
7116^"thresh1"^16^0^4^0^4641^0
7117^"thresh2"^16^0^4^0^4640^0
7118^"thermal_current_monitor_cfg_mitigation"^32^0^6^0^4645^0
7119^"hysteresis"^16^0^4^0^4646^0
7120^"cgps_qwip_loc_engine_config"^8^0^2^0^4642^0
7121^"server_ip_address"^32^0^6^0^4643^0
7122^"server_ip_port_num"^32^0^6^0^4648^0
7123^"tile_size_mb"^8^0^2^0^4644^0
7124^"num_geo_tiles"^8^0^2^0^4647^0
7125^"cgps_qwip_reserved_1"^32^0^6^0^4649^0
7126^"cgps_qwip_reserved_2"^32^0^6^0^4642^0
7127^"cgps_xtra_t_control"^8^0^2^0^4659^0
7128^"gps_default_operating_mode"^32^0^6^1^4658^0
7129^"gps_default_tbf"^32^0^6^0^4658^0
7130^"r_code"^16^0^4^0^4654^0
7131^"c_code"^16^0^4^0^4653^0
7132^"temp_offset_par0"^16^0^3^0^-1^0
7133^"temp_offset_par1"^16^0^3^0^-1^0
7134^"temp_offset_par2"^16^0^3^0^-1^0
7135^"temp_offset_par3"^16^0^3^0^-1^0
7136^"vbatt_lo_tx_offset_par0"^16^0^3^0^-1^0
7137^"vbatt_hi_tx_offset_par0"^16^0^3^0^-1^0
7138^"vbatt_lo_tx_offset_par1"^16^0^3^0^-1^0
7139^"vbatt_hi_tx_offset_par1"^16^0^3^0^-1^0
7140^"vbatt_lo_tx_offset_par2"^16^0^3^0^-1^0
7141^"vbatt_hi_tx_offset_par2"^16^0^3^0^-1^0
7142^"vbatt_lo_tx_offset_par3"^16^0^3^0^-1^0
7143^"vbatt_hi_tx_offset_par3"^16^0^3^0^-1^0
7181^"adsp_pwrc_disable"^8^0^2^0^4655^0
7182^"gsm_850_linear_envdc_cal_val"^16^0^3^0^4656^0
7183^"gsm_900_linear_envdc_cal_val"^16^0^3^0^4657^0
7184^"gsm_1800_linear_envdc_cal_val"^16^0^3^0^4660^0
7185^"gsm_1900_linear_envdc_cal_val"^16^0^3^0^4660^0
7186^"hs_usb_reconnect_on_reset_during_suspend"^8^0^0^0^4668^0
7187^"MF_RSSI_CAL_VS_FREQ_6"^16^0^3^0^-1^0
7188^"MF_CHAN_SUPPORT"^16^0^4^0^-1^0
7189^"MF_RSSI_CAL_VS_L_BAND_FREQ_0"^16^0^3^0^-1^0
7190^"MF_RSSI_CAL_VS_L_BAND_FREQ_1"^16^0^3^0^-1^0
7191^"MF_RSSI_CAL_VS_L_BAND_FREQ_2"^16^0^3^0^-1^0
7192^"MF_RSSI_CAL_VS_L_BAND_FREQ_3"^16^0^3^0^-1^0
7193^"MF_RSSI_CAL_VS_L_BAND_FREQ_4"^16^0^3^0^-1^0
7194^"MF_RSSI_CAL_VS_L_BAND_FREQ_5"^16^0^3^0^-1^0
7195^"MF_RSSI_CAL_VS_L_BAND_FREQ_6"^16^0^3^0^-1^0
7196^"MF_CHAN_SUPPORT_VHF"^16^0^4^0^-1^0
7197^"MF_RSSI_CAL_VS_VHF_FREQ_0"^16^0^3^0^-1^0
7198^"MF_RSSI_CAL_VS_VHF_FREQ_1"^16^0^3^0^-1^0
7199^"MF_RSSI_CAL_VS_VHF_FREQ_2"^16^0^3^0^-1^0
7200^"MF_RSSI_CAL_VS_VHF_FREQ_3"^16^0^3^0^-1^0
7201^"MF_RSSI_CAL_VS_VHF_FREQ_4"^16^0^3^0^-1^0
7202^"MF_RSSI_CAL_VS_VHF_FREQ_5"^16^0^3^0^-1^0
7203^"MF_RSSI_CAL_VS_VHF_FREQ_6"^16^0^3^0^-1^0
7204^"MF_PLATFORM_CONFIG"^16^0^4^1^-1^0
7205^"freqs"^32^0^6^0^-1^0
7206^"gainstate_0"^16^0^3^0^-1^0
7207^"gainstate_1"^16^0^3^0^-1^0
7208^"gainstate_2"^16^0^3^0^-1^0
7209^"gainstate_3"^16^0^3^0^-1^0
7210^"gainstate_4"^16^0^3^0^-1^0
7211^"gainstate_5"^16^0^3^0^-1^0
7212^"gainstate_6"^16^0^3^0^-1^0
7213^"gainstate_6"^16^0^3^0^-1^0
7214^"RTP_MANAGER_MAX_DEJITTER_DELAY"^16^0^4^0^-1^0
7215^"hs_usb_disable_sleep_voting"^8^0^0^0^-1^0
7216^"wb_cal_passed"^8^0^0^0^4696^0
7217^"all_outliers"^8^0^0^0^4696^0
7218^"rg_adj_ratio"^32^0^6^0^4692^0
7219^"bg_adj_ratio"^32^0^6^0^4675^0
7220^"rg_high_tol"^32^0^6^0^4693^0
7221^"rg_low_tol"^32^0^6^0^4694^0
7222^"bg_high_tol"^32^0^6^0^4676^0
7223^"bg_low_tol"^32^0^6^0^4677^0
7224^"iccid_data"^8^0^2^0^4679^0
7225^"terminal_profile_len"^16^0^4^0^4695^0
7226^"ehrpd_milenage_op"^8^0^2^0^4691^0
7227^"ehrpd_milenage_op_length"^8^0^2^0^4689^0
7228^"ehrpd_mcc"^8^0^2^0^4681^0
7229^"num_of_mcc_digits"^8^0^2^0^4688^0
7230^"ehrpd_mnc"^8^0^2^0^4685^0
7231^"num_of_mnc_digits"^8^0^2^0^778^0
7232^"ehrpd_msin"^8^0^2^0^4686^0
7233^"num_of_msin_digits"^8^0^2^0^4687^0
7234^"cgps_me_shallow_integ_stage1"^32^0^6^0^-1^0
7235^"cgps_me_shallow_integ_stage2"^32^0^6^0^-1^0
7236^"cgps_me_shallow_integ_stage3"^32^0^6^0^-1^0
7237^"wcdma_1800_rxf_mis_comp_a_coeff"^16^0^3^0^4747^0
7238^"wcdma_1800_rxf_mis_comp_b_coeff"^16^0^3^0^-1^0
7239^"c1_wcdma_1800_rxf_mis_comp_a_coeff"^16^0^3^0^-1^0
7240^"c1_wcdma_1800_rxf_mis_comp_b_coeff"^16^0^3^0^-1^0
7241^"wcdma_1800_rxf_ici_i_coef0_1"^32^0^6^0^-1^0
7242^"wcdma_1800_rxf_ici_i_coef2_3"^32^0^6^0^-1^0
7243^"wcdma_1800_rxf_ici_i_coef4_5"^32^0^6^0^-1^0
7244^"wcdma_1800_rxf_ici_i_coef6_7"^32^0^6^0^-1^0
7245^"wcdma_1800_rxf_ici_i_coef8_9"^32^0^6^0^-1^0
7246^"wcdma_1800_rxf_ici_i_coef10_11"^32^0^6^0^-1^0
7247^"wcdma_1800_rxf_ici_i_coef12_13"^32^0^6^0^-1^0
7248^"wcdma_1800_rxf_ici_i_coef14_15"^32^0^6^0^-1^0
7249^"wcdma_1800_rxf_ici_q_coef0_1"^32^0^6^0^-1^0
7250^"wcdma_1800_rxf_ici_q_coef2_3"^32^0^6^0^-1^0
7251^"wcdma_1800_rxf_ici_q_coef4_5"^32^0^6^0^-1^0
7252^"wcdma_1800_rxf_ici_q_coef6_7"^32^0^6^0^-1^0
7253^"wcdma_1800_rxf_ici_q_coef8_9"^32^0^6^0^-1^0
7254^"wcdma_1800_rxf_ici_q_coef10_11"^32^0^6^0^-1^0
7255^"wcdma_1800_rxf_ici_q_coef12_13"^32^0^6^0^-1^0
7256^"wcdma_1800_rxf_ici_q_coef14_15"^32^0^6^0^-1^0
7257^"wcdma_1800_rxf_ici_iq_trunc"^8^0^2^0^-1^0
7258^"c1_wcdma_1800_rxf_ici_i_coef0_1"^32^0^6^0^-1^0
7259^"c1_wcdma_1800_rxf_ici_i_coef2_3"^32^0^6^0^-1^0
7260^"c1_wcdma_1800_rxf_ici_i_coef4_5"^32^0^6^0^-1^0
7261^"c1_wcdma_1800_rxf_ici_i_coef6_7"^32^0^6^0^-1^0
7262^"c1_wcdma_1800_rxf_ici_i_coef8_9"^32^0^6^0^-1^0
7263^"c1_wcdma_1800_rxf_ici_i_coef10_11"^32^0^6^0^-1^0
7264^"c1_wcdma_1800_rxf_ici_i_coef12_13"^32^0^6^0^-1^0
7265^"c1_wcdma_1800_rxf_ici_i_coef14_15"^32^0^6^0^-1^0
7266^"c1_wcdma_1800_rxf_ici_q_coef0_1"^32^0^6^0^-1^0
7267^"c1_wcdma_1800_rxf_ici_q_coef2_3"^32^0^6^0^-1^0
7268^"c1_wcdma_1800_rxf_ici_q_coef4_5"^32^0^6^0^-1^0
7269^"c1_wcdma_1800_rxf_ici_q_coef6_7"^32^0^6^0^-1^0
7270^"c1_wcdma_1800_rxf_ici_q_coef8_9"^32^0^6^0^-1^0
7271^"c1_wcdma_1800_rxf_ici_q_coef10_11"^32^0^6^0^-1^0
7272^"c1_wcdma_1800_rxf_ici_q_coef12_13"^32^0^6^0^-1^0
7273^"c1_wcdma_1800_rxf_ici_q_coef14_15"^32^0^6^0^-1^0
7274^"c1_wcdma_1800_rxf_ici_iq_trunc"^8^0^2^0^-1^0
7275^"wlan_uuid"^8^0^2^1^4746^0
7276^"nam"^8^0^2^0^426^0
7277^"band"^8^0^2^0^4782^0
7278^"chan"^16^0^4^0^4780^0
7279^"cgps_vel_unc_mask"^16^0^4^0^-1^0
7280^"wcdma_900_rxf_mis_comp_a_coeff"^16^0^3^0^-1^0
7281^"wcdma_900_rxf_mis_comp_b_coeff"^16^0^3^0^-1^0
7282^"c1_wcdma_900_rxf_mis_comp_a_coeff"^16^0^3^0^-1^0
7283^"c1_wcdma_900_rxf_mis_comp_b_coeff"^16^0^3^0^-1^0
7284^"wcdma_900_rxf_ici_i_coef0_1"^32^0^6^0^-1^0
7285^"wcdma_900_rxf_ici_i_coef2_3"^32^0^6^0^-1^0
7286^"wcdma_900_rxf_ici_i_coef4_5"^32^0^6^0^-1^0
7287^"wcdma_900_rxf_ici_i_coef6_7"^32^0^6^0^-1^0
7288^"wcdma_900_rxf_ici_i_coef8_9"^32^0^6^0^-1^0
7289^"wcdma_900_rxf_ici_i_coef10_11"^32^0^6^0^-1^0
7290^"wcdma_900_rxf_ici_i_coef12_13"^32^0^6^0^-1^0
7291^"wcdma_900_rxf_ici_i_coef14_15"^32^0^6^0^-1^0
7292^"wcdma_900_rxf_ici_q_coef0_1"^32^0^6^0^-1^0
7293^"wcdma_900_rxf_ici_q_coef2_3"^32^0^6^0^-1^0
7294^"wcdma_900_rxf_ici_q_coef4_5"^32^0^6^0^-1^0
7295^"wcdma_900_rxf_ici_q_coef6_7"^32^0^6^0^-1^0
7296^"wcdma_900_rxf_ici_q_coef8_9"^32^0^6^0^-1^0
7297^"wcdma_900_rxf_ici_q_coef10_11"^32^0^6^0^-1^0
7298^"wcdma_900_rxf_ici_q_coef12_13"^32^0^6^0^-1^0
7299^"wcdma_900_rxf_ici_q_coef14_15"^32^0^6^0^-1^0
7300^"wcdma_900_rxf_ici_iq_trunc"^8^0^2^0^-1^0
7301^"c1_wcdma_900_rxf_ici_i_coef0_1"^32^0^6^0^-1^0
7302^"c1_wcdma_900_rxf_ici_i_coef2_3"^32^0^6^0^-1^0
7303^"c1_wcdma_900_rxf_ici_i_coef4_5"^32^0^6^0^-1^0
7304^"c1_wcdma_900_rxf_ici_i_coef6_7"^32^0^6^0^-1^0
7305^"c1_wcdma_900_rxf_ici_i_coef8_9"^32^0^6^0^-1^0
7306^"c1_wcdma_900_rxf_ici_i_coef10_11"^32^0^6^0^-1^0
7307^"c1_wcdma_900_rxf_ici_i_coef12_13"^32^0^6^0^-1^0
7308^"c1_wcdma_900_rxf_ici_i_coef14_15"^32^0^6^0^-1^0
7309^"c1_wcdma_900_rxf_ici_q_coef0_1"^32^0^6^0^-1^0
7310^"c1_wcdma_900_rxf_ici_q_coef2_3"^32^0^6^0^-1^0
7311^"c1_wcdma_900_rxf_ici_q_coef4_5"^32^0^6^0^-1^0
7312^"c1_wcdma_900_rxf_ici_q_coef6_7"^32^0^6^0^-1^0
7313^"c1_wcdma_900_rxf_ici_q_coef8_9"^32^0^6^0^-1^0
7314^"c1_wcdma_900_rxf_ici_q_coef10_11"^32^0^6^0^-1^0
7315^"c1_wcdma_900_rxf_ici_q_coef12_13"^32^0^6^0^-1^0
7316^"c1_wcdma_900_rxf_ici_q_coef14_15"^32^0^6^0^-1^0
7317^"c1_wcdma_900_rxf_ici_iq_trunc"^8^0^2^0^-1^0
7318^"min_hepe_thres_m"^32^0^6^0^4787^0
7319^"max_hepe_thres_m"^32^0^6^0^4786^0
7320^"cache_wt"^8^0^2^0^-1^0
7321^"qdj_dequeue_log_enabled"^8^0^0^0^-1^0
7322^"TX_GAIN"^16^0^4^0^-1^0
7328^"pdp_deactivate_before_detach"^8^0^0^0^-1^0
7329^"mode"^32^0^6^0^4801^0
7330^"prefix"^64^0^8^0^-1^0
7331^"iid"^64^0^8^0^-1^0
7332^"prefix_length"^8^0^2^0^-1^0
7333^"wcdma_qice_ctrl"^8^0^2^1^4806^0
7334^"wcdma_qice_lmmse_oride"^8^0^2^0^4803^0
7335^"wcdma_qice_sf16_oride"^32^0^6^1^4804^0
7336^"wcdma_qice_sf16_nonlinear_oride"^32^0^6^1^4805^0
7337^"cgps_utc_gps_time_offset"^8^0^2^0^-1^0
7338^"nv_bt_qsoc_nvm_mode"^8^2^297^0^4814^0
7339^"nv_bt_qsoc_class_type"^8^2^298^0^-1^0
7340^"hsu_flags"^32^0^6^1^4868^0
7341^"reg_status"^32^0^6^1^4848^0
7342^"undp_feat_future_use"^32^0^6^0^-1^0
7343^"rise_threshold"^16^0^3^0^4823^0
7344^"fall_threshold"^16^0^3^0^4829^0
7345^"lte_rx_cal_chan"^16^0^4^0^-1^0
7346^"lte_rx_delay"^16^0^3^0^4822^0
7347^"non_bypass_timer"^16^0^4^0^-1^0
7348^"bypass_timer"^16^0^3^0^-1^0
7349^"lte_b13_im_level"^16^0^3^0^-1^0
7350^"lte_rx_gain"^16^0^4^0^-1^0
7351^"i_level"^8^0^2^0^-1^0
7352^"q_level"^8^0^2^0^-1^0
7353^"transconductance"^8^0^2^0^-1^0
7354^"A_COEFF"^16^0^3^0^-1^0
7355^"B_COEFF"^16^0^3^0^-1^0
7356^"lte_enc_btf"^32^0^5^0^4859^0
7357^"lte_max_tx_power"^8^0^1^0^4857^0
7358^"rise_delay"^16^0^4^0^4822^0
7359^"fall_delay"^16^0^4^0^-1^0
7360^"RISE_DELAY"^16^0^4^0^4823^0
7361^"FALL_DELAY"^16^0^4^0^4829^0
7362^"up_time"^16^0^4^0^4837^0
7363^"down_time"^16^0^4^0^4850^0
7364^"lte_tx_rot_angle"^16^0^4^0^4851^0
7365^"up_compensate"^16^0^3^0^4857^0
7366^"down_compensate"^16^0^3^0^4859^0
7367^"temp_comp"^8^0^1^0^-1^0
7368^"rx_gain_vs_temp"^8^0^1^0^-1^0
7369^"lte_gain_vs_freq"^8^0^1^0^-1^0
7370^"tx_ra_range_map"^8^0^1^0^-1^0
7371^"lte_timer_hystersis"^16^0^3^0^-1^0
7372^"rise_threshold"^16^0^3^0^4867^0
7373^"fall_threshod"^16^0^3^0^4828^0
7374^"lte_tx_cal_chan_list"^16^0^4^0^-1^0
7375^"lte_tx_lim_vs_temp"^8^0^1^0^-1^0
7376^"lte_mpr_based_pa_switchpoint_shift"^16^0^4^0^-1^0
7377^"lte_tx_mpr_backoff"^16^0^4^0^4846^0
7378^"lte_tx_digital_gain_comp"^16^0^3^0^-1^0
7379^"lte_tx_agc_offset"^16^0^3^0^-1^0
7380^"lte_tx_lin_master_0"^16^0^4^0^-1^0
7381^"lte_tx_lin_master_1"^16^0^4^0^-1^0
7382^"lte_tx_lin_master_2"^16^0^4^0^-1^0
7383^"lte_tx_lin_master_3"^16^0^4^0^-1^0
7384^"lte_tx_gain_index_0"^16^0^4^0^-1^0
7385^"lte_tx_gain_index_1"^16^0^4^0^-1^0
7386^"lte_tx_gain_index_2"^16^0^4^0^-1^0
7387^"lte_tx_gain_index_3"^16^0^4^0^-1^0
7388^"tx_comp_vs_Freq"^8^0^1^0^-1^0
7389^"lte_exp_hdet_vs_agc"^16^0^4^0^-1^0
7390^"lte_tx_limit_vs_freq"^8^0^1^0^-1^0
7391^"offset"^16^0^4^0^-1^0
7392^"span"^16^0^4^0^-1^0
7393^"lte_antsel"^8^0^2^0^-1^0
7394^"lte_c1_antsel"^8^0^2^0^-1^0
7395^"non_bypass_timer"^16^0^4^0^-1^0
7396^"bypass_timer"^16^0^4^0^-1^0
7397^"rise_threshold"^16^0^3^0^-1^0
7398^"fall_threshold"^16^0^3^0^-1^0
7399^"lte_c1_im_level"^16^0^3^0^-1^0
7400^"rx_gain_vs_temp"^8^0^1^0^-1^0
7401^"lte_c1_lna_phase_Ctrl"^16^0^4^0^-1^0
7402^"lte_c1_rx_gain"^16^0^4^0^-1^0
7403^"lte_c1_gain_vs_freq"^8^0^1^0^-1^0
7404^"i_level"^8^0^2^0^-1^0
7405^"q_level"^8^0^2^0^-1^0
7406^"transconductance"^8^0^2^0^-1^0
7407^"lte_c1_rx_cal_chan"^16^0^4^0^-1^0
7408^"non_bypass_timer"^16^0^4^0^-1^0
7409^"bypass_timer"^16^0^4^0^-1^0
7410^"lte_rx_delay"^16^0^3^0^-1^0
7411^"lte_rx_cal_chan"^16^0^4^0^-1^0
7412^"rise_threshold"^16^0^3^0^-1^0
7413^"fall_threshold"^16^0^3^0^-1^0
7414^"lte_im_level"^16^0^3^0^-1^0
7415^"lte_rx_gain_vs_temp"^8^0^1^0^-1^0
7416^"lte_rx_gain"^16^0^4^0^-1^0
7417^"lte_rx_gain_vs_freq"^8^0^1^0^-1^0
7418^"lte_lna_phase_ctrl"^16^0^4^0^-1^0
7419^"i_level"^8^0^2^0^-1^0
7420^"q_level"^8^0^2^0^-1^0
7421^"transconductance"^8^0^2^0^-1^0
7422^"A_COEFF"^16^0^3^0^-1^0
7423^"B_COEFF"^16^0^3^0^-1^0
7424^"lte_enc_btf"^32^0^5^0^-1^0
7425^"lte_max_tx_power"^8^0^1^0^-1^0
7426^"rise_delay"^16^0^4^0^-1^0
7427^"fall_delay"^16^0^4^0^-1^0
7428^"rise_delay"^16^0^4^0^-1^0
7429^"fall_delay"^16^0^4^0^-1^0
7430^"up_time"^16^0^4^0^-1^0
7431^"down_time"^16^0^4^0^-1^0
7432^"lte_tx_rot_angle_pa_state"^16^0^4^0^-1^0
7433^"up_compensate"^16^0^3^0^-1^0
7434^"down_compensate"^16^0^3^0^-1^0
7435^"tx_lin_vs_temp"^8^0^1^0^-1^0
7436^"lte_pa_range_map"^8^0^1^0^-1^0
7437^"lte_timer_hysterisis"^16^0^3^0^-1^0
7438^"rise_threshold"^8^0^1^0^-1^0
7439^"fall_threshold"^8^0^1^0^-1^0
7440^"lte_tx_cal_chan"^16^0^4^0^-1^0
7441^"tx_limit_vs_temp"^8^0^1^0^-1^0
7442^"lte_mpr_based_pa_switchpoint_shift"^16^0^4^0^-1^0
7443^"lte_mpr_backoff"^16^0^4^0^-1^0
7444^"lte_tx_digital_gain_comp"^16^0^3^0^-1^0
7445^"lte_tx_agc_offset"^16^0^3^0^-1^0
7446^"lte_tx_lin_master_0"^16^0^4^0^-1^0
7447^"nv_tx_lin_master_1"^16^0^4^0^-1^0
7448^"nv_tx_lin_master_2"^16^0^4^0^-1^0
7449^"lte_tx_lin_master_3"^16^0^4^0^-1^0
7450^"lte_tx_gain_index_0"^16^0^4^0^-1^0
7451^"lte_tx_gain_index_1"^16^0^4^0^-1^0
7452^"lte_tx_gain_index_2"^16^0^4^0^-1^0
7453^"lte_tx_gain_index_3"^16^0^4^0^-1^0
7454^"lte_tx_comp_vs_freq"^8^0^1^0^-1^0
7455^"lte_exp_hdet_vs_agc"^16^0^4^0^-1^0
7456^"lte_tx_limit_vs_freq"^8^0^1^0^-1^0
7457^"offset"^16^0^4^0^-1^0
7458^"span"^16^0^4^0^-1^0
7459^"lte_antsel"^8^0^2^0^-1^0
7460^"lte_c1_antsel"^8^0^2^0^-1^0
7461^"nonbypass_timer"^16^0^4^0^-1^0
7462^"bypass_timer"^16^0^4^0^-1^0
7463^"lte_c0_c1_delay"^8^0^1^0^-1^0
7464^"lte_c0_c1_delay"^8^0^1^0^-1^0
7465^"rise_threshold"^16^0^3^0^-1^0
7466^"fall_threshold"^16^0^3^0^-1^0
7467^"lte_im_level"^16^0^3^0^-1^0
7468^"lte_gain_vs_temp"^8^0^1^0^-1^0
7469^"lte_c1_lna_phase_ctrl"^16^0^4^0^-1^0
7470^"lte_c1_rx_gain"^16^0^4^0^-1^0
7471^"lte_c1_rx_gain_vs_freq"^8^0^1^0^-1^0
7472^"i_level"^8^0^2^0^-1^0
7473^"q_level"^8^0^2^0^-1^0
7474^"transconductance"^8^0^2^0^-1^0
7475^"lte_c1_rx_cal_chan"^16^0^4^0^-1^0
7476^"nonbypass_timer"^16^0^4^0^-1^0
7477^"bypass_timer"^16^0^4^0^-1^0
7478^"lte_rx_delay"^16^0^3^0^-1^0
7479^"lte_rx_cal_chan"^16^0^4^0^-1^0
7480^"rise_threshold"^16^0^3^0^-1^0
7481^"fall_threshold"^16^0^3^0^-1^0
7482^"lte_im_level"^16^0^3^0^-1^0
7483^"lte_rx_gain_vs_temp"^8^0^1^0^-1^0
7484^"lte_rx_gain"^16^0^3^0^-1^0
7485^"lte_rx_gain_vs_freq"^8^0^1^0^-1^0
7486^"lte_lna_phase_ctrl"^16^0^4^0^-1^0
7487^"i_level"^8^0^2^0^-1^0
7488^"q_level"^8^0^2^0^-1^0
7489^"tranconductance"^8^0^2^0^-1^0
7490^"A_COEFF"^16^0^3^0^-1^0
7491^"B_COEFF"^16^0^3^0^-1^0
7492^"lte_enc_btf"^16^0^3^0^-1^0
7493^"lte_max_tx_power"^8^0^1^0^-1^0
7494^"rise_delay"^16^0^4^0^-1^0
7495^"fall_delay"^16^0^4^0^-1^0
7496^"rise_delay"^16^0^4^0^-1^0
7497^"fall_delay"^16^0^4^0^-1^0
7498^"up_time"^16^0^4^0^-1^0
7499^"down_time"^16^0^4^0^-1^0
7500^"lte_tx_rot_angle_pa_state"^16^0^4^0^-1^0
7501^"up_compensate"^16^0^3^0^-1^0
7502^"down_compensate"^16^0^3^0^-1^0
7503^"tx_lin_vs_temp"^8^0^1^0^-1^0
7504^"lte_pa_range_map"^8^0^1^0^-1^0
7505^"lte_timer_hysterisis"^16^0^3^0^-1^0
7506^"rise_threshold"^16^0^3^0^-1^0
7507^"fall_threshold"^16^0^3^0^-1^0
7508^"lte_cal_chan"^16^0^4^0^-1^0
7509^"lte_tx_limit_vs_temp"^8^0^1^0^-1^0
7510^"lte_tx_lin_master_0"^16^0^4^0^-1^0
7511^"lte_mpr_based_pa_switchpoint_shift"^16^0^4^0^-1^0
7512^"lte_mpr_backoff"^16^0^4^0^-1^0
7513^"lte_tx_digital_gain_comp"^16^0^3^0^-1^0
7514^"lte_tx_agc_offset"^16^0^3^0^-1^0
7515^"lte_tx_lin_master_1"^16^0^4^0^-1^0
7516^"lte_tx_lin_master_2"^16^0^4^0^-1^0
7517^"lte_tx_lin_master_3"^16^0^4^0^-1^0
7518^"lte_tx_Gain_index_0"^16^0^4^0^-1^0
7519^"lte_tx_gain_index_1"^16^0^4^0^-1^0
7520^"lte_tx_gain_index_2"^16^0^4^0^-1^0
7521^"lte_tx_gain_index_3"^16^0^4^0^-1^0
7522^"lte_tx_comp_vs_freq"^8^0^1^0^-1^0
7523^"lte_exp_hdet_vs_agc"^16^0^4^0^-1^0
7524^"lte_tx_limit_vs_freq"^8^0^1^0^-1^0
7525^"offset"^16^0^4^0^-1^0
7526^"span"^16^0^4^0^-1^0
7527^"lte_antsel"^8^0^2^0^-1^0
7528^"lte_c1_antsel"^8^0^2^0^-1^0
7529^"lte_c0_c1_delay"^8^0^1^0^-1^0
7530^"rise_threshold"^16^0^4^0^-1^0
7531^"fall_threshold"^16^0^4^0^-1^0
7532^"lte_c1_im_level"^16^0^3^0^-1^0
7533^"lte_c1_lna_gain_vs_temp"^8^0^1^0^-1^0
7534^"lte_c1_lna_phase_ctrl"^16^0^4^0^-1^0
7535^"lte_c1_rx_gain"^16^0^4^0^-1^0
7537^"lte_c1_rx_gain_vs_Freq"^8^0^1^0^-1^0
7538^"i_level"^8^0^2^0^-1^0
7539^"q_level"^8^0^2^0^-1^0
7540^"transconductance"^8^0^2^0^-1^0
7541^"lte_c1_rx_cal_chan"^16^0^4^0^-1^0
7542^"nonbypass_timer"^16^0^4^0^-1^0
7543^"bypass_timer"^16^0^4^0^-1^0
7544^"nonbypass_timer"^16^0^4^0^-1^0
7545^"bypass_timer"^16^0^4^0^-1^0
7546^"lte_rx_delay"^16^0^3^0^-1^0
7547^"lte_rx_cal_chan"^16^0^4^0^-1^0
7548^"rise_threshold"^16^0^3^0^-1^0
7549^"fall_threshold"^16^0^3^0^-1^0
7550^"lte_im_level"^16^0^3^0^-1^0
7551^"lte_rx_gain_vs_temp"^8^0^1^0^-1^0
7552^"lte_rx_gain"^16^0^4^0^-1^0
7553^"lte_rx_gain_vs_freq"^8^0^1^0^-1^0
7554^"lte_lna_phase_ctrl"^16^0^4^0^-1^0
7555^"i_level"^8^0^2^0^-1^0
7556^"q_level"^8^0^2^0^-1^0
7557^"transconductance"^8^0^2^0^-1^0
7558^"A_COEFF"^16^0^3^0^-1^0
7559^"B_COEFF"^16^0^3^0^-1^0
7560^"lte_enc_btf"^32^0^5^0^-1^0
7561^"lte_max_tx_power"^8^0^1^0^-1^0
7562^"rise_delay"^16^0^4^0^-1^0
7563^"fall_delay"^16^0^4^0^-1^0
7564^"rise_delay"^16^0^4^0^-1^0
7565^"fall_delay"^16^0^4^0^-1^0
7566^"up_time"^16^0^4^0^-1^0
7567^"down_time"^16^0^4^0^-1^0
7568^"lte_tx_rot_angle_pa_state"^16^0^4^0^-1^0
7569^"up_compensate"^16^0^4^0^-1^0
7570^"down_compensate"^16^0^4^0^-1^0
7571^"lte_tx_lin_vs_temp"^8^0^1^0^-1^0
7572^"lte_pa_range_map"^8^0^1^0^-1^0
7573^"lte_timer_hysterisis"^16^0^3^0^-1^0
7574^"rise_threshold"^16^0^3^0^-1^0
7575^"fall_threshold"^16^0^3^0^-1^0
7576^"lte_tx_cal_chan"^16^0^4^0^-1^0
7578^"lte_mpr_based_pa_switchpoints_shift"^16^0^4^0^-1^0
7579^"lte_tx_mpr_backoff"^16^0^4^0^-1^0
7580^"lte_tx_digital_gain_comp"^16^0^3^0^-1^0
7581^"lte_tx_agc_offset"^16^0^3^0^-1^0
7582^"lte_tx_lin_master_0"^16^0^4^0^-1^0
7583^"lte_tx_lin_master_1"^16^0^4^0^-1^0
7584^"lte_tx_lin_master_2"^16^0^4^0^-1^0
7585^"lte_tx_lin_master_3"^16^0^4^0^-1^0
7586^"lte_tx_gain_index_0"^16^0^4^0^-1^0
7587^"lte_tx_gain_index_1"^16^0^4^0^-1^0
7588^"lte_tx_gain_index_2"^16^0^4^0^-1^0
7589^"nv_tx_gain_index_3"^16^0^4^0^-1^0
7590^"lte_tx_comp_vs_freq"^8^0^1^0^-1^0
7591^"lte_exp_hdet_vs_agc"^16^0^4^0^-1^0
7592^"lte_tx_limit_vs_freq"^8^0^1^0^-1^0
7593^"offset"^16^0^4^0^-1^0
7594^"span"^16^0^4^0^-1^0
7595^"lte_antsel"^8^0^2^0^-1^0
7596^"lte_c1_antsel"^8^0^2^0^-1^0
7597^"lte_c0_c1_delay"^8^0^1^0^-1^0
7598^"nonbypass_timer"^16^0^4^0^-1^0
7599^"bypass_timer"^16^0^4^0^-1^0
7600^"rise_threshold"^16^0^3^0^-1^0
7601^"fall_threshold"^16^0^3^0^-1^0
7602^"lte_c1_im_level"^16^0^3^0^-1^0
7603^"lte_c1_rx_gain_vs_temp"^8^0^1^0^-1^0
7604^"lte_c1_lna_phase_ctrl"^16^0^4^0^-1^0
7605^"lte_c1_rx_gain"^16^0^4^0^-1^0
7607^"lte_c1_rx_gain_vs_freq"^8^0^1^0^-1^0
7608^"i_level"^8^0^2^0^-1^0
7609^"q_level"^8^0^2^0^-1^0
7610^"transconductance"^8^0^2^0^-1^0
7611^"lte_c1_rx_cal_chan"^16^0^4^0^-1^0
7612^"nonbypass_timer"^16^0^4^0^-1^0
7613^"bypass_timer"^16^0^4^0^-1^0
7614^"lte_rx_delay"^16^0^3^0^-1^0
7615^"lte_rx_cal_chan"^16^0^4^0^-1^0
7616^"rise_threshold"^16^0^3^0^-1^0
7617^"fall_threshold"^16^0^3^0^-1^0
7618^"lte_im_level"^16^0^3^0^-1^0
7619^"lte_rx_gain_vs_temp"^8^0^1^0^-1^0
7620^"lte_rx_gain"^16^0^4^0^-1^0
7621^"lte_rx_gain_vs_freq"^8^0^1^0^-1^0
7622^"lte_lna_phase_ctrl"^16^0^4^0^-1^0
7623^"i_level"^8^0^2^0^-1^0
7624^"q_level"^8^0^2^0^-1^0
7625^"transconductance"^8^0^2^0^-1^0
7626^"A_COEFF"^16^0^3^0^-1^0
7627^"B_COEFF"^16^0^3^0^-1^0
7628^"lte_enc_btf"^32^0^5^0^-1^0
7629^"lte_max_tx_power"^8^0^1^0^-1^0
7630^"rise_delay"^16^0^4^0^-1^0
7631^"fall_delay"^16^0^4^0^-1^0
7632^"rise_delay"^16^0^4^0^-1^0
7633^"fall_delay"^16^0^4^0^-1^0
7634^"up_time"^16^0^4^0^-1^0
7635^"down_time"^16^0^4^0^-1^0
7636^"lte_tx_rot_angle_pa_state"^16^0^4^0^-1^0
7637^"up_comp"^16^0^3^0^-1^0
7638^"down_comp"^16^0^3^0^-1^0
7639^"lte_tx_lin_vs_temp"^8^0^1^0^-1^0
7640^"lte_pa_range_map"^8^0^1^0^-1^0
7641^"lte_timer_hysterisis"^16^0^3^0^-1^0
7642^"rise_threshold"^16^0^4^0^-1^0
7643^"fall_threshold"^16^0^4^0^-1^0
7644^"lte_tx_cal_chan"^16^0^4^0^-1^0
7645^"lte_tx_limit_vs_temp"^8^0^1^0^-1^0
7646^"lte_mpr_based_pa_switchpoints_shift"^16^0^4^0^-1^0
7647^"lte_tx_mpr_backoff"^16^0^4^0^-1^0
7648^"lte_tx_digital_gain_comp"^16^0^3^0^-1^0
7649^"lte_tx_agc_offset"^16^0^3^0^-1^0
7650^"lte_tx_lin_master_0"^16^0^4^0^-1^0
7651^"lte_tx_lin_master_1"^16^0^4^0^-1^0
7652^"lte_tx_lin_master_2"^16^0^4^0^-1^0
7653^"lte_tx_lin_master_3"^16^0^4^0^-1^0
7654^"lte_tx_gain_index_0"^16^0^4^0^-1^0
7655^"lte_tx_gain_index_1"^16^0^4^0^-1^0
7656^"lte_tx_gain_index_2"^16^0^4^0^-1^0
7657^"lte_tx_gain_index_3"^16^0^4^0^-1^0
7658^"lte_tx_comp_vs_freq"^8^0^1^0^-1^0
7659^"lte_exp_hdet_vs_agc"^16^0^4^0^-1^0
7660^"lte_tx_limit_vs_freq"^8^0^1^0^-1^0
7661^"offset"^16^0^4^0^-1^0
7662^"span"^16^0^4^0^-1^0
7663^"lte_antsel"^8^0^2^0^-1^0
7664^"lte_c1_antsel"^8^0^2^0^-1^0
7665^"lte_c0_c1_delay"^8^0^1^0^-1^0
7666^"nonbypass_timer"^16^0^4^0^-1^0
7667^"bypass_timer"^16^0^4^0^-1^0
7668^"rise_threshold"^16^0^3^0^-1^0
7669^"fall_threshold"^16^0^3^0^-1^0
7670^"lte_c1_im_level"^16^0^3^0^-1^0
7671^"lte_c1_rx_gain_vs_temp"^8^0^1^0^-1^0
7672^"lte_c1_lna_phase_ctlr"^16^0^4^0^-1^0
7673^"lte_c1_rx_gain"^16^0^4^0^-1^0
7674^"lte_c1_rx_gain_vs_freq"^8^0^1^0^-1^0
7675^"i_level"^8^0^2^0^-1^0
7676^"q_level"^8^0^2^0^-1^0
7677^"transconductance"^8^0^2^0^-1^0
7678^"lte_c1_rx_cal_chan"^16^0^4^0^-1^0
7679^"lte_lna_phase_ctrl"^16^0^4^0^-1^0
7680^"lte_tx_limit_vs_temp"^8^0^1^0^-1^0
7681^"lte_drx_mode_sel"^8^0^2^0^-1^0
7682^"lte_drx_mode_sel"^8^0^2^0^-1^0
7683^"lte_drx_mode_sel"^8^0^2^0^-1^0
7684^"lte_drx_mode_sel"^8^0^2^0^-1^0
7685^"lte_drx_mode_sel"^8^0^2^0^-1^0
7686^"cgps_sensors_enable"^8^0^2^0^-1^0
7687^"wcdma_rel7_pa_mpr_backoff"^16^0^4^0^-1^0
7688^"wcdma_iq_gain"^16^0^4^0^-1^0
7689^"gnss_GPS_RxD_Enable"^8^0^2^0^-1^0
7690^"gnss_System_Control"^8^0^2^0^-1^0
7691^"gnss_GLO_Control"^8^0^2^0^-1^0
7692^"gnss_RXD_Path_Loss"^8^0^2^0^-1^0
7693^"gnss_HBW_Path_Loss"^8^0^2^0^-1^0
7694^"gnss_GLO_Path_Loss_Center_minus7"^8^0^2^0^-1^0
7695^"gnss_GLO_Path_Loss_Center_0"^8^0^2^0^-1^0
7696^"gnss_GLO_Path_Loss_Center_plus6"^8^0^2^0^-1^0
7697^"gnss_LBW_RXD_Group_DELAY_DIFF"^16^0^3^0^-1^0
7698^"gnss_Timed_Output_Mode_Selection"^8^0^2^0^-1^0
7699^"gnss_Timed_Output_Fixed_Bias_Offset"^32^0^6^0^-1^0
7700^"gnss_Max_M_RXD_Tasks"^8^0^2^0^-1^0
7701^"gnss_Max_GNSS_Tasks"^8^0^2^0^-1^0
7702^"gnss_Shallow_First_Dwell_Duration"^16^0^4^0^-1^0
7703^"gnss_Shallow_Successive_Dwells_Duration"^16^0^4^0^-1^0
7704^"gnss_Deep_First_Dwell_Duration"^16^0^4^0^-1^0
7705^"gnss_Deep_Second_Dwell_Duration"^16^0^4^0^-1^0
7706^"gnss_Deep_Third_Dwell_Duration"^16^0^4^0^-1^0
7707^"gnss_Verification_Dwell_Duration"^16^0^4^0^-1^0
7708^"gnss_Probationary_Scan_Dwell_Duration"^16^0^4^0^-1^0
7709^"gnss_Acquisition_Sampling_Mode"^8^0^2^0^-1^0
7710^"gnss_PP_Reserved"^32^0^6^0^-1^0
7711^"gnss_Max_Num_GPS_SV_Measurements_in_Fix"^8^0^2^0^-1^0
7712^"gnss_Spcfc_GPS_SV_Measures_Not_in_Fix"^32^0^6^0^-1^0
7713^"gnss_Max_Num_GLO_SV_Measurements_in_Fix"^8^0^2^0^-1^0
7714^"gnss_Spcfc_GLO_SV_Measures_Not_in_Fix"^32^0^6^0^-1^0
7715^"gnss_Disable_GGTB_Constraint_in_WLS"^8^0^2^0^-1^0
7716^"gnss_Disable_GLO_Only_KF"^8^0^2^0^-1^0
7717^"gnss_Enable_Extended_On_feature_for_GNSS"^8^0^2^0^-1^0
7718^"gnss_Spcfc_GLO_SV_Nav_Data_Not_Decoded"^16^0^4^0^-1^0
7719^"gnss_Spcfc_GPS_SV_Nav_Data_Not_Decoded"^32^0^6^0^-1^0
7720^"gnss_NMEA_Sentence_Type"^8^0^2^0^-1^0
7721^"gnss_NMEA_Extended_Sentence_Type"^16^0^4^0^-1^0
7722^"gnss_801_B_Protocol_Support"^8^0^2^0^-1^0
7723^"gnss_SUPL_Version"^32^0^6^0^-1^0
7724^"gnss_RRLP8_RRC8_Supported"^8^0^2^0^-1^0
7725^"gnss_DPO_Dwell_Duration"^16^0^4^0^-1^0
7726^"cgps_dpo_entry_criteria_control"^32^0^6^0^-1^0
7727^"cgps_default_region_size"^32^0^6^0^-1^0
7728^"cgps_use_qwip_for_odp"^8^0^2^0^-1^0
7729^"nv_multimode_system_preference"^8^2^299^0^4845^0
7730^"clkrgm_debug_array"^32^0^6^0^4849^0
7731^"board_capabilities"^8^0^2^0^4884^0
7732^"data_len"^32^0^5^0^4885^0
7733^"data_ptr"^8^0^2^0^4885^0
7734^"data_len"^32^0^5^0^4896^0
7735^"data_ptr"^8^0^2^0^4896^0
7736^"slip_pref_mode"^8^0^0^0^-1^0
7737^"bus_prof_imem_enable"^8^0^0^0^4900^0
7738^"bus_prof_imem_mode"^8^0^0^0^4901^0
7739^"bus_prof_imem_trigger_id"^32^0^6^0^3703^0
7740^"bus_prof_imem_bus_count"^32^0^6^0^4898^0
7741^"enable"^8^0^0^0^3500^0
7742^"read_write"^8^0^2^0^3512^0
7743^"burst_size"^8^0^2^0^3507^0
7744^"slave"^8^0^2^0^3508^0
7745^"aid"^8^0^2^0^3503^0
7746^"cid"^8^0^2^0^3504^0
7747^"address"^32^0^6^0^3506^0
7748^"address_mask"^32^0^6^0^3505^0
7749^"lock_unlock"^8^0^2^0^3512^0
7750^"enable"^8^0^0^0^3500^0
7751^"read_write"^8^0^2^0^3513^0
7752^"lock_unlock"^8^0^2^0^3512^0
7753^"burst_size"^8^0^2^0^3507^0
7754^"slave"^8^0^2^0^3508^0
7755^"aid"^8^0^2^0^3503^0
7756^"cid"^8^0^2^0^3504^0
7757^"address"^32^0^6^0^3506^0
7758^"address_mask"^32^0^6^0^3505^0
7759^"enable"^8^0^0^0^3500^0
7760^"read_write"^8^0^2^0^3513^0
7761^"lock_unlock"^8^0^2^0^3512^0
7762^"burst_size"^8^0^2^0^3507^0
7763^"slave"^8^0^2^0^3508^0
7764^"aid"^8^0^2^0^3503^0
7765^"cid"^8^0^2^0^3504^0
7766^"address"^32^0^6^0^3506^0
7767^"address_mask"^32^0^6^0^3505^0
7768^"enable"^8^0^0^0^3500^0
7769^"read_write"^8^0^2^0^3513^0
7770^"lock_unlock"^8^0^2^0^3512^0
7771^"burst_size"^8^0^2^0^3507^0
7772^"slave"^8^0^2^0^3508^0
7773^"aid"^8^0^2^0^3503^0
7774^"cid"^8^0^2^0^3504^0
7775^"address"^32^0^6^0^3506^0
7776^"address_mask"^32^0^6^0^3505^0
7777^"enable"^8^0^0^0^3500^0
7778^"cmd1_match"^16^0^4^0^3514^0
7779^"cmd1_msk"^16^0^4^0^3515^0
7780^"cmd2_match"^16^0^4^0^3516^0
7781^"cmd2_msk"^16^0^4^0^3675^0
7782^"address"^32^0^6^0^3506^0
7783^"address_mask"^32^0^6^0^3505^0
7784^"enable"^8^0^0^0^3500^0
7785^"cmd1_match"^16^0^4^0^3514^0
7786^"cmd1_msk"^16^0^4^0^3515^0
7787^"cmd2_match"^16^0^4^0^3516^0
7788^"cmd2_msk"^16^0^4^0^3675^0
7789^"address"^32^0^6^0^3506^0
7790^"address_mask"^32^0^6^0^3505^0
7791^"enable"^8^0^0^0^3500^0
7792^"cmd1_match"^16^0^4^0^3514^0
7793^"cmd1_msk"^16^0^4^0^3515^0
7794^"cmd2_match"^16^0^4^0^3516^0
7795^"cmd2_msk"^16^0^4^0^3675^0
7796^"address"^32^0^6^0^3506^0
7797^"address_mask"^32^0^6^0^3505^0
7798^"enable"^8^0^0^0^3500^0
7799^"cmd1_match"^16^0^4^0^3514^0
7800^"cmd1_msk"^16^0^4^0^3515^0
7801^"cmd2_match"^16^0^4^0^3516^0
7802^"cmd2_msk"^16^0^4^0^3675^0
7803^"address"^32^0^6^0^3506^0
7804^"address_mask"^32^0^6^0^3505^0
7805^"gnss_MGP_Error_Recovery"^8^0^2^0^-1^0
7806^"gnss_HBW_Control"^8^0^2^0^-1^0
7807^"IQ_SCALE_ALPHA"^16^0^3^0^-1^0
7808^"IQ_SCALE_BETA"^16^0^3^0^-1^0
7809^"IQ_SCALE_ALPHA"^16^0^3^0^-1^0
7810^"IQ_SCALE_BETA"^16^0^3^0^-1^0
7811^"IQ_SCALE_ALPHA"^16^0^3^0^-1^0
7812^"IQ_SCALE_BETA"^16^0^3^0^-1^0
7813^"IQ_SCALE_ALPHA"^16^0^3^0^-1^0
7814^"NV_SCALE_BETA"^16^0^3^0^-1^0
7815^"IQ_SCALE_ALPHA"^16^0^3^0^-1^0
7816^"IQ_SCALE_BETA"^16^0^3^0^-1^0
7817^"I_OFFSET"^16^0^3^0^-1^0
7818^"Q_OFFSET"^16^0^3^0^-1^0
7819^"I_OFFSET"^16^0^3^0^-1^0
7820^"Q_OFFSET"^16^0^3^0^-1^0
7821^"I_COMP"^16^0^3^0^-1^0
7822^"Q_COMP"^16^0^3^0^-1^0
7823^"I_COMP"^16^0^3^0^-1^0
7824^"Q_COMP"^16^0^3^0^-1^0
7825^"I_COMP"^16^0^3^0^-1^0
7826^"Q_COMP"^16^0^3^0^-1^0
7827^"lte_bc_config"^64^0^8^0^-1^0
7828^"lte_bc_config_ext"^64^0^8^0^-1^0
7829^"lte_bc_config_div"^64^0^8^0^-1^0
7830^"lte_bc_config_div_ext"^64^0^8^0^-1^0
7831^"cs_to_voip_fallback_timer"^8^0^2^0^4906^0
7832^"voip_cancel_retry_timer"^8^0^2^0^4907^0
7833^"hdrscp_force_restricted_cf"^8^0^0^0^-1^0
7834^"adc_vbatt_slope"^32^0^6^0^-1^0
7835^"adc_vbatt_offset"^32^0^6^0^-1^0
7836^"cgps_sensors_spi_opinterval"^16^0^4^0^-1^0
7837^"cgps_sensors_spi_detectthreshold"^16^0^4^0^-1^0
7838^"snsd_motion_scale_factor"^16^0^4^0^-1^0
7839^"snsd_motion_zmd_window_samples"^16^0^4^0^-1^0
7840^"snsd_motion_zmd_method"^8^0^2^0^-1^0
7841^"snsd_motion_transient_length"^8^0^2^0^-1^0
7842^"level"^8^2^300^0^-1^0
7843^"wlan_pal_link_pref"^8^2^301^0^4925^0
7844^"hs_usb_disable_lpm"^8^0^0^0^4910^0
7845^"enhanced_hplmn_srch_tbl"^8^0^2^0^-1^0
7846^"gnss_Embedded_XTRA_Client_Enabled"^8^0^2^0^-1^0
7847^"gnss_WWAN_Network_Preference"^8^2^302^0^-1^0
7848^"gnss_Medium_Preferences_Number"^8^0^2^0^-1^0
7849^"gnss_Medium_Preference_List"^8^0^2^0^-1^0
7850^"gnss_Auto_NMEA_Comport_Enabled"^8^0^2^0^-1^0
7851^"umts_amr_codec_preference_config"^8^0^2^0^4924^0
7852^"gnss_Embedded_XTRA_Time_Client_Enabled"^8^0^2^0^-1^0
7853^"gnss_1xUP_MSA_Trusted_Mode_Disable"^8^0^2^0^-1^0
7854^"oem_item_1"^32^0^6^0^-1^0
7855^"oem_item_2"^32^0^6^0^-1^0
7856^"oem_item_3"^32^0^6^0^-1^0
7857^"oem_item_4"^32^0^6^0^-1^0
7858^"oem_item_5"^32^0^6^0^-1^0
7859^"oem_item_6"^32^0^6^0^-1^0
7860^"oem_item_7"^32^0^6^0^-1^0
7861^"oem_item_8"^32^0^6^0^-1^0
7862^"RC_Process_Error"^8^0^2^0^4918^0
7889^"hard_fail_thr_time"^32^0^6^0^4992^0
7890^"wcdma_cs_voice_over_hspa_enabled"^8^0^0^0^4998^0
7891^"wcdma_2100_lna_range_offset_car0"^16^0^3^0^-1^0
7892^"wcdma_2100_lna_range_offset_2_car0"^16^0^3^0^5001^0
7893^"wcdma_2100_lna_range_offset_3_car0"^16^0^3^0^5004^0
7894^"wcdma_2100_lna_range_offset_4_car0"^16^0^3^0^-1^0
7895^"wcdma_2100_lna_range_offset_5_car0"^16^0^3^0^-1^0
7896^"wcdma_2100_lna_range_offset_car1"^16^0^3^0^-1^0
7897^"wcdma_2100_na_range_offset_2_car1"^16^0^3^0^-1^0
7898^"wcdma_2100_lna_range_offset_3_car1"^16^0^3^0^-1^0
7899^"wcdma_2100_lna_range_offset_4_car1"^16^0^3^0^-1^0
7900^"wcdma_2100_lna_range_offset_5_car1"^16^0^3^0^-1^0
7901^"wcdma_2100_vga_gain_offset_car0"^16^0^3^0^-1^0
7902^"wcdma_2100_vga_gain_offset_car1"^16^0^3^0^-1^0
7903^"wcdma_2100_lna_range_rise_car0"^16^0^3^0^-1^0
7904^"wcdma_2100_lna_range_rise_2_car0"^16^0^3^0^-1^0
7905^"wcdma_2100_lna_range_rise_3_car0"^16^0^3^0^-1^0
7906^"wcdma_2100_lna_range_rise_4_car0"^16^0^3^0^-1^0
7907^"wcdma_2100_lna_range_rise_car1"^16^0^3^0^-1^0
7908^"wcdma_2100_lna_range_rise_2_car1"^16^0^3^0^-1^0
7909^"wcdma_2100_lna_range_rise_3_car1"^16^0^3^0^-1^0
7910^"wcdma_2100_lna_range_rise_4_car1"^16^0^3^0^-1^0
7911^"wcdma_2100_lna_range_fall_car0"^16^0^3^0^-1^0
7912^"wcdma_2100_lna_range_fall_2_car0"^16^0^3^0^-1^0
7913^"wcdma_2100_lna_range_fall_4_car0"^16^0^3^0^-1^0
7914^"wcdma_2100_lna_range_fall_3_car0"^16^0^3^0^-1^0
7915^"wcdma_2100_lna_range_fall_car1"^16^0^3^0^-1^0
7916^"wcdma_2100_lna_range_fall_2_car1"^16^0^3^0^-1^0
7917^"wcdma_2100_lna_range_fall_3_car1"^16^0^3^0^-1^0
7918^"wcdma_2100_lna_range_fall_4_car1"^16^0^3^0^-1^0
7919^"nv_uim_hw_sim_config"^8^2^305^0^-1^0
7920^"wcdma_1500_vga_gain_offset"^16^0^3^0^-1^0
7921^"wcdma_1500_vga_gain_offset_vs_freq"^8^0^1^0^-1^0
7922^"wcdma_1500_vga_gain_offset_vs_temp"^8^0^1^0^-1^0
7923^"wcdma_1500_lna_range_rise_2"^16^0^3^0^-1^0
7924^"wcdma_1500_lna_range_rise_3"^16^0^3^0^-1^0
7925^"wcdma_1500_lna_range_fall_2"^16^0^3^0^-1^0
7926^"wcdma_1500_lna_range_fall_3"^16^0^3^0^-1^0
7927^"wcdma_1500_im_level_2"^16^0^3^0^-1^0
7928^"wcdma_1500_im_level_3"^16^0^3^0^-1^0
7929^"wcdma_1500_lna_range_offset_2"^16^0^3^0^-1^0
7930^"wcdma_1500_lna_range_offset_3"^16^0^3^0^-1^0
7931^"wcdma_1500_lna_offset_vs_freq_2"^8^0^1^0^-1^0
7932^"wcdma_1500_lna_offset_vs_freq_3"^8^0^1^0^-1^0
7933^"wcdma_1500_im2_i_value"^8^0^2^0^-1^0
7934^"wcdma_1500_im2_q_value"^8^0^2^0^-1^0
7935^"wcdma_1500_im2_transconductor_value"^8^0^2^0^-1^0
7936^"wcdma_1500_rx_agc_min_2"^16^0^3^0^1825^0
7937^"wcdma_1500_rx_agc_min_3"^16^0^3^0^-1^0
7938^"wcdma_1900_max_tx_power"^8^0^1^0^-1^0
7939^"wcdma_1500_out_of_service_thresh"^16^0^3^0^-1^0
7940^"wcdma_1500_lna_range_rise"^16^0^3^0^-1^0
7941^"wcdma_1500_lna_range_fall"^16^0^3^0^-1^0
7942^"wcdma_1500_im_level"^16^0^3^0^-1^0
7943^"wcdma_1500_nonbypass_timer"^8^0^2^0^-1^0
7944^"wcdma_1500_bypass_timer"^16^0^4^0^-1^0
7945^"wcdma_1500_lna_range_offset"^16^0^3^0^-1^0
7946^"wcdma_1500_lna_offset_vs_freq"^8^0^1^0^-1^0
7947^"wcdma_1500_rx_agc_min"^16^0^3^0^-1^0
7948^"wcdma_1500_rx_agc_max"^16^0^3^0^-1^0
7949^"wcdma_1500_agc_phase_offset"^8^0^2^0^-1^0
7950^"wcdma_1500_tx_lin_master_0"^16^0^4^0^-1^0
7951^"wcdma_1500_tx_lin_master_1"^16^0^4^0^-1^0
7952^"wcdma_1500_tx_comp_vs_freq_0"^8^0^1^0^-1^0
7953^"wcdma_1500_tx_comp_vs_freq_1"^8^0^1^0^-1^0
7954^"wcdma_1500_tx_lin_vs_temp_0"^8^0^1^0^-1^0
7955^"wcdma_1500_tx_lin_vs_temp_1"^8^0^1^0^-1^0
7956^"wcdma_1500_tx_slp_vs_temp_0"^8^0^1^0^-1^0
7957^"wcdma_1500_tx_slp_vs_temp_1"^8^0^1^0^-1^0
7958^"wcdma_1500_r1_rise"^16^0^4^0^-1^0
7959^"wcdma_1500_r1_fall"^16^0^4^0^-1^0
7960^"wcdma_1500_tx_lim_vs_temp"^8^0^2^0^-1^0
7961^"wcdma_1500_tx_lim_vs_freq"^16^0^3^0^-1^0
7962^"wcdma_1500_adj_factor"^8^0^2^0^-1^0
7963^"wcdma_1500_exp_hdet_vs_agc"^8^0^2^0^-1^0
7964^"wcdma_1500_hdet_off"^8^0^2^0^-1^0
7965^"wcdma_1500_hdet_spn"^8^0^2^0^-1^0
7966^"wcdma_1500_enc_btf"^32^0^6^0^-1^0
7967^"wcdma_1500_pa_compensate_up"^16^0^3^0^-1^0
7968^"wcdma_1500_pa_compensate_down"^16^0^3^0^-1^0
7969^"wcdma_1500_agc_pa_on_rise_delay"^16^0^4^0^-1^0
7970^"wcdma_1500_agc_pa_on_fall_delay"^16^0^4^0^-1^0
7971^"wcdma_1500_agc_tx_on_rise_delay"^16^0^4^0^-1^0
7972^"wcdma_1500_agc_tx_on_fall_delay"^16^0^4^0^-1^0
7973^"wcdma_1500_agc_update_tx_agc_time"^16^0^4^0^-1^0
7974^"wcdma_1500_prach_r1_rise_offset"^16^0^3^0^-1^0
7975^"wcdma_1500_prach_r1_fall_offset"^16^0^3^0^-1^0
7976^"wcdma_1500_rx_delay"^16^0^3^0^-1^0
7977^"wcdma_1500_tx_lin_master_2"^16^0^4^0^-1^0
7978^"wcdma_1500_tx_lin_master_3"^16^0^4^0^-1^0
7979^"wcdma_1500_tx_comp_vs_freq_2"^8^0^1^0^-1^0
7980^"wcdma_1500_tx_comp_vs_freq_3"^8^0^1^0^-1^0
7981^"wcdma_1500_tx_lin_vs_temp_2"^8^0^1^0^-1^0
7982^"wcdma_1500_tx_lin_vs_temp_3"^8^0^1^0^-1^0
7983^"wcdma_1500_tx_slp_vs_temp_2"^8^0^1^0^-1^0
7984^"wcdma_1500_tx_slp_vs_temp_3"^8^0^1^0^-1^0
7985^"wcdma_1500_r2_rise"^16^0^4^0^-1^0
7986^"wcdma_1500_r2_fall"^16^0^4^0^-1^0
7987^"wcdma_1500_r3_rise"^16^0^4^0^-1^0
7988^"wcdma_1500_r3_fall"^16^0^4^0^-1^0
7989^"wcdma_1500_pa_compensate_up_r2"^16^0^3^0^-1^0
7990^"wcdma_1500_pa_compensate_down_r2"^16^0^3^0^-1^0
7991^"wcdma_1500_pa_compensate_up_r3"^16^0^3^0^-1^0
7992^"wcdma_1500_pa_compensate_down_r3"^16^0^3^0^-1^0
7993^"wcdma_1500_tx_rot_angle_pa_state_00"^16^0^4^0^-1^0
7994^"wcdma_1500_tx_rot_angle_pa_state_01"^16^0^4^0^-1^0
7995^"wcdma_1500_tx_rot_angle_pa_state_10"^16^0^4^0^-1^0
7996^"wcdma_1500_tx_rot_angle_pa_state_11"^16^0^4^0^-1^0
7997^"wcdma_1500_prach_r2_rise_offset"^16^0^3^0^-1^0
7998^"wcdma_1500_prach_r2_fall_offset"^16^0^3^0^-1^0
7999^"wcdma_1500_prach_r3_rise_offset"^16^0^3^0^-1^0
8000^"wcdma_1500_prach_r3_fall_offset"^16^0^3^0^-1^0
8001^"wcdma_1500_pa_range_map"^8^0^1^0^-1^0
8002^"wcdma_1500_tx_cal_chan"^16^0^3^0^-1^0
8003^"wcdma_1500_rx_cal_chan"^16^0^3^0^-1^0
8004^"wcdma_1500_pa_range_for_dvs"^16^0^3^0^-1^0
8005^"wcdma_1500_pa_compensate_up_with_dvs"^16^0^3^0^-1^0
8006^"wcdma_1500_pa_compensate_dn_with_dvs"^16^0^3^0^-1^0
8007^"wcdma_1500_dch_agc_update_tx_agc_time"^16^0^3^0^-1^0
8008^"wcdma_1500_agc_tx_adj_pdm_delay"^16^0^3^0^-1^0
8009^"wcdma_1500_utran_tx_lim_vs_temp_offset"^16^0^3^0^-1^0
8010^"wcdma_1500_max_pwr_backoff_voltages"^8^0^2^0^-1^0
8011^"wcdma_1500_max_pwr_backoff_volt1"^16^0^3^0^-1^0
8012^"wcdma_1500_max_pwr_backoff_volt2"^16^0^3^0^-1^0
8013^"wcdma_1500_max_pwr_backoff_volt3"^16^0^3^0^-1^0
8014^"wcdma_1500_pa_gain_up_time"^16^0^3^0^-1^0
8015^"wcdma_1500_pa_gain_down_time"^16^0^3^0^-1^0
8016^"wcdma_1500_tx_pdm_lin_0"^16^0^4^0^-1^0
8017^"wcdma_1500_tx_pdm_lin_1"^16^0^4^0^-1^0
8018^"wcdma_1500_tx_pdm_lin_2"^16^0^4^0^-1^0
8019^"wcdma_1500_tx_pdm_lin_3"^16^0^4^0^-1^0
8020^"wcdma_1500_iaccum"^16^0^4^0^-1^0
8021^"wcdma_1500_qaccum"^16^0^4^0^-1^0
8022^"wcdma_1500_im_level_4"^16^0^3^0^-1^0
8023^"wcdma_1500_lna_offset_vs_freq_4"^8^0^1^0^-1^0
8024^"wcdma_1500_lna_range_fall_4"^16^0^3^0^-1^0
8025^"wcdma_1500_lna_range_offset_4"^16^0^3^0^-1^0
8026^"wcdma_1500_lna_range_rise_4"^16^0^3^0^-1^0
8027^"wcdma_1500_c0_c1_delay"^8^0^1^0^-1^0
8028^"wcdma_1500_rel6_tx_beta_scaling_comp"^16^0^4^0^-1^0
8029^"wcdma_1500_rel6_tx_agc_offset"^8^0^2^0^-1^0
8030^"wcdma_1500_rel6_tx_mpr_backoff"^8^0^2^0^-1^0
8031^"wcdma_1500_tx_comp_vs_freq_0_secondary"^8^0^1^0^-1^0
8032^"wcdma_1500_tx_comp_vs_freq_1_secondary"^8^0^1^0^-1^0
8033^"wcdma_1500_tx_comp_vs_freq_2_secondary"^8^0^1^0^-1^0
8034^"wcdma_1500_tx_comp_vs_freq_3_secondary"^8^0^1^0^-1^0
8035^"wcdma_1500_tx_comp_vs_freq_sec_pdm_list"^16^0^4^0^-1^0
8036^"WCDMA_1500_TX_LIN_MASTER_0_ENH"^16^0^4^0^-1^0
8037^"wcdma_1500_tx_pdm_lin_0_enh"^16^0^4^0^-1^0
8038^"wcdma_1500_lna_phase_ctl"^16^0^4^0^-1^0
8039^"wcdma_1500_timer_hysterisis"^16^0^3^0^-1^0
8040^"wcdma_1500_rxf_mis_comp_a_coeff"^16^0^3^0^-1^0
8041^"wcdma_1500_rxf_mis_comp_b_coeff"^16^0^3^0^-1^0
8042^"wcdma_1500_rxf_ici_i_coef0_1"^32^0^6^0^-1^0
8043^"wcdma_1500_rxf_ici_i_coef2_3"^32^0^6^0^-1^0
8044^"wcdma_1500_rxf_ici_i_coef4_5"^32^0^6^0^-1^0
8045^"wcdma_1500_rxf_ici_i_coef6_7"^32^0^6^0^-1^0
8046^"wcdma_1500_rxf_ici_i_coef8_9"^32^0^6^0^-1^0
8047^"wcdma_1500_rxf_ici_i_coef10_11"^32^0^6^0^-1^0
8048^"wcdma_1500_rxf_ici_i_coef12_13"^32^0^6^0^-1^0
8049^"wcdma_1500_rxf_ici_i_coef14_15"^32^0^6^0^-1^0
8050^"wcdma_1500_rxf_ici_q_coef0_1"^32^0^6^0^-1^0
8051^"wcdma_1500_rxf_ici_q_coef2_3"^32^0^6^0^-1^0
8052^"wcdma_1500_rxf_ici_q_coef4_5"^32^0^6^0^-1^0
8053^"wcdma_1500_rxf_ici_q_coef6_7"^32^0^6^0^-1^0
8054^"wcdma_1500_rxf_ici_q_coef8_9"^32^0^6^0^-1^0
8055^"wcdma_1500_rxf_ici_q_coef10_11"^32^0^6^0^-1^0
8056^"wcdma_1500_rxf_ici_q_coef12_13"^32^0^6^0^-1^0
8057^"wcdma_1500_rxf_ici_q_coef14_15"^32^0^6^0^-1^0
8058^"wcdma_1500_rxf_ici_iq_trunc"^8^0^2^0^-1^0
8059^"wcdma_1500_hs_r1_rise"^16^0^3^0^-1^0
8060^"wcdma_1500_hs_r1_fall"^16^0^3^0^-1^0
8061^"wcdma_1500_hs_r2_rise"^16^0^3^0^-1^0
8062^"wcdma_1500_hs_r2_fall"^16^0^3^0^-1^0
8063^"wcdma_1500_hs_r3_rise"^16^0^3^0^-1^0
8064^"wcdma_1500_hs_r3_fall"^16^0^3^0^-1^0
8065^"wcdma_1500_hs_lna_range_fall_4"^16^0^3^0^-1^0
8066^"wcdma_1500_hs_lna_range_fall_3"^16^0^3^0^-1^0
8067^"wcdma_1500_hs_lna_range_fall_2"^16^0^3^0^-1^0
8068^"wcdma_1500_hs_lna_range_fall"^16^0^3^0^-1^0
8069^"wcdma_1500_hs_lna_range_rise_4"^16^0^3^0^-1^0
8070^"wcdma_1500_hs_lna_range_rise_3"^16^0^3^0^-1^0
8071^"wcdma_1500_hs_lna_range_rise_2"^16^0^3^0^-1^0
8072^"wcdma_1500_hs_lna_range_rise"^16^0^3^0^-1^0
8073^"wcdma_1500_hs_im_level_2"^16^0^3^0^-1^0
8074^"wcdma_1500_hs_im_level"^16^0^3^0^-1^0
8075^"wcdma_1500_hs_im_level_3"^16^0^3^0^-1^0
8076^"wcdma_1500_hs_im_level_4"^16^0^3^0^-1^0
8077^"wcdma_1500_hs_switchpoints_shift"^8^0^1^0^-1^0
8078^"wcdma_1500_drx_mode_sel"^8^0^2^0^-1^0
8079^"c1_wcdma_1500_vga_gain_offset"^16^0^3^0^-1^0
8080^"c1_wcdma_1500_vga_gain_offset_vs_freq"^8^0^1^0^-1^0
8081^"c1_wcdma_1500_vga_gain_offset_vs_temp"^8^0^1^0^-1^0
8082^"c1_wcdma_1500_lna_range_rise"^16^0^3^0^-1^0
8083^"c1_wcdma_1500_lna_range_rise_2"^16^0^3^0^-1^0
8084^"c1_wcdma_1500_lna_range_rise_3"^16^0^3^0^-1^0
8085^"c1_wcdma_1500_lna_range_rise_4"^16^0^3^0^-1^0
8086^"c1_wcdma_1500_lna_range_fall"^16^0^3^0^-1^0
8087^"c1_wcdma_1500_lna_range_fall_2"^16^0^3^0^-1^0
8088^"c1_wcdma_1500_lna_range_fall_3"^16^0^3^0^-1^0
8089^"c1_wcdma_1500_lna_range_fall_4"^16^0^3^0^-1^0
8090^"c1_wcdma_1500_im_level"^16^0^3^0^-1^0
8091^"c1_wcdma_1500_im_level_2"^16^0^3^0^-1^0
8092^"c1_wcdma_1500_im_level_3"^16^0^3^0^-1^0
8093^"c1_wcdma_1500_im_level_4"^16^0^3^0^-1^0
8094^"c1_wcdma_1500_lna_range_offset_2"^16^0^3^0^-1^0
8095^"c1_wcdma_1500_lna_range_offset_3"^16^0^3^0^-1^0
8096^"c1_wcdma_1500_lna_range_offset_4"^16^0^3^0^-1^0
8097^"c1_wcdma_1500_lna_offset_vs_freq_2"^8^0^1^0^-1^0
8098^"c1_wcdma_1500_lna_offset_vs_freq_3"^8^0^1^0^-1^0
8099^"c1_wcdma_1500_lna_offset_vs_freq_4"^8^0^1^0^-1^0
8100^"c1_wcdma_1500_im2_i_value"^8^0^2^0^-1^0
8101^"c1_wcdma_1500_im2_q_value"^8^0^2^0^-1^0
8102^"c1_wcdma_1500_im2_transconductor_value"^8^0^2^0^-1^0
8103^"c1_wcdma_1500_nonbypass_timer"^8^0^2^0^-1^0
8104^"c1_wcdma_1500_bypass_timer"^16^0^4^0^-1^0
8105^"c1_wcdma_1500_lna_range_offset"^16^0^3^0^-1^0
8106^"c1_wcdma_1500_lna_offset_vs_freq"^8^0^1^0^-1^0
8107^"c1_wcdma_1500_rx_cal_chan"^16^0^4^0^-1^0
8108^"c1_rf_antsel_umts_1900"^8^0^2^0^-1^0
8109^"c1_wcdma_1500_lna_phase_ctl"^16^0^4^0^-1^0
8110^"c1_wcdma_1500_rxf_mis_comp_a_coeff"^16^0^3^0^-1^0
8111^"c1_wcdma_1500_rxf_mis_comp_b_coeff"^16^0^3^0^-1^0
8112^"c1_wcdma_1500_rxf_ici_i_coef0_1"^32^0^6^0^-1^0
8113^"c1_wcdma_1500_rxf_ici_i_coef2_3"^32^0^6^0^-1^0
8114^"c1_wcdma_1500_rxf_ici_i_coef4_5"^32^0^6^0^-1^0
8115^"c1_wcdma_1500_rxf_ici_i_coef6_7"^32^0^6^0^-1^0
8116^"c1_wcdma_1500_rxf_ici_i_coef8_9"^32^0^6^0^-1^0
8117^"c1_wcdma_1500_rxf_ici_i_coef10_11"^32^0^6^0^-1^0
8118^"c1_wcdma_1500_rxf_ici_i_coef12_13"^32^0^6^0^-1^0
8119^"c1_wcdma_1500_rxf_ici_i_coef14_15"^32^0^6^0^-1^0
8120^"c1_wcdma_1500_rxf_ici_q_coef0_1"^32^0^6^0^-1^0
8121^"c1_wcdma_1500_rxf_ici_q_coef2_3"^32^0^6^0^-1^0
8122^"c1_wcdma_1500_rxf_ici_q_coef4_5"^32^0^6^0^-1^0
8123^"c1_wcdma_1500_rxf_ici_q_coef6_7"^32^0^6^0^-1^0
8124^"c1_wcdma_1500_rxf_ici_q_coef8_9"^32^0^6^0^-1^0
8125^"c1_wcdma_1500_rxf_ici_q_coef10_11"^32^0^6^0^-1^0
8126^"c1_wcdma_1500_rxf_ici_q_coef12_13"^32^0^6^0^-1^0
8127^"c1_wcdma_1500_rxf_ici_q_coef14_15"^32^0^6^0^-1^0
8128^"c1_wcdma_1500_rxf_ici_iq_trunc"^8^0^2^0^-1^0
8129^"wcdma_1500_pa_comp_up_vs_freq"^16^0^3^0^3528^0
8130^"wcdma_1500_pa_comp_down_vs_freq"^16^0^3^0^3527^0
8131^"wcdma_1500_pa_comp_up_r2_vs_freq"^16^0^3^0^3520^0
8132^"wcdma_1500_pa_comp_down_r2_vs_freq"^16^0^3^0^3518^0
8133^"wcdma_1500_pa_comp_up_r3_vs_freq"^16^0^3^0^3524^0
8134^"wcdma_1500_pa_comp_down_r3_vs_freq"^16^0^3^0^3522^0
8135^"wcdma_1500_exp_hdet_vs_agc_v2"^16^0^4^0^4149^0
8136^"wcdma_1500_hdet_off_v2"^16^0^4^0^4147^0
8137^"wcdma_1500_hdet_spn_v2"^16^0^4^0^4148^0
8138^"WCDMA_2100_TX_LIN_MASTER_3_ENH"^16^0^4^0^-1^0
8139^"WCDMA_800_TX_LIN_MASTER_3_ENH"^16^0^4^0^-1^0
8140^"WCDMA_900_TX_LIN_MASTER_3_ENH"^16^0^4^0^-1^0
8141^"WCDMA_BC4_TX_LIN_MASTER_3_ENH"^16^0^4^0^-1^0
8142^"WCDMA_1800_TX_LIN_MASTER_3_ENH"^16^0^4^0^-1^0
8143^"WCDMA_1900_TX_LIN_MASTER_3_ENH"^16^0^4^0^-1^0
8144^"WCDMA_1500_TX_LIN_MASTER_3_ENH"^16^0^4^0^-1^0
8145^"WCDMA_2100_TX_PDM_LIN_3_ENH"^16^0^4^0^-1^0
8146^"WCDMA_800_TX_PDM_LIN_3_ENH"^16^0^4^0^-1^0
8147^"WCDMA_900_TX_PDM_LIN_3_ENH"^16^0^4^0^-1^0
8148^"WCDMA_BC4_TX_PDM_LIN_3_ENH"^16^0^4^0^-1^0
8149^"WCDMA_1800_TX_PDM_LIN_3_ENH"^16^0^4^0^-1^0
8150^"WCDMA_1900_TX_PDM_LIN_3_ENH"^16^0^4^0^-1^0
8151^"WCDMA_1500_TX_PDM_LIN_3_ENH"^16^0^4^0^-1^0
8152^"uim1_clk_drvstr"^8^0^2^0^5031^0
8153^"uim1_rst_drvstr"^8^0^2^0^5033^0
8154^"uim1_data_drvstr"^8^0^2^0^5032^0
8155^"uim2_clk_drvstr"^8^0^2^0^5034^0
8156^"uim2_rst_drvstr"^8^0^2^0^5036^0
8157^"uim2_data_drvstr"^8^0^2^0^5035^0
8158^"gnss_Enable_External_Confidence_Infor"^8^0^2^0^-1^0
8159^"gnss_Internal_Confidence_Stationary"^8^0^2^0^-1^0
8160^"gnss_Internal_Confidence_Non_Stationary"^8^0^2^0^-1^0
8161^"gnss_XSPI_injection_timeout"^8^0^2^0^-1^0
8162^"lu_reject_auto_enabled"^8^0^0^0^-1^0
8163^"plmn_identity"^8^0^2^0^-1^0
8164^"ehrpd_only_flag"^8^0^0^0^-1^0
8165^"max_failure_count"^8^0^2^0^-1^0
8166^"max_failure_total_count"^8^0^2^0^-1^0
8167^"new_attempt_max_timer"^8^0^2^0^-1^0
8168^"wcdma_2100_rxf_ici_cal_data_car0"^32^0^6^0^5048^0
8169^"wcdma_2100_rxf_ici_cal_data_car1"^32^0^6^0^5048^0
8170^"c1_wcdma_2100_rxf_ici_cal_data_car0"^32^0^6^0^5050^0
8171^"c1_wcdma_2100_rxf_ici_cal_data_car1"^32^0^6^0^5051^0
8172^"gobi_qdl_index"^32^0^6^1^5046^0
8173^"gobi_boot_config"^32^0^6^1^5042^0
8174^"gobi_boot_uqcn_filename"^512^0^9^0^5043^0
8175^"gobi_boot_amss_part_index"^8^0^2^0^5041^0
8176^"build_id"^256^0^9^0^5039^0
8177^"unique_id"^8^0^2^1^5042^0
8178^"status"^16^0^4^1^5043^0
8179^"failure_count"^16^0^4^0^5045^0
8180^"rfu"^8^0^2^1^5046^0
8192^"index"^8^0^2^0^508^0
8193^"rodem_off_display"^32^0^6^0^5038^0
8194^"wcdma_800_rxf_ici_cal_data_car0"^32^0^6^0^5058^0
8195^"wcdma_800_rxf_ici_cal_data_car1"^32^0^6^0^5059^0
8196^"c1_wcdma_800_rxf_ici_cal_data_car0"^32^0^6^0^5060^0
8197^"c1_wcdma_800_rxf_ici_cal_data_car1"^32^0^6^0^5061^0
8198^"allow_num_srv_opt"^16^0^4^0^3317^0
8199^"allow_srv_opt_list"^16^0^4^0^3318^0
8200^"supl_network_param_1"^32^0^6^0^5053^0
8201^"supl_network_param_2"^32^0^6^0^5057^0
8202^"HDET_AUTOCAL_OFFSET"^8^0^2^0^5055^0
8203^"gnss_OEM_Feature_Mask"^32^0^6^0^-1^0
8204^"cdma_so73_enabled"^8^0^0^0^-1^0
8205^"wcdma_dc1_lna_range_offset_car1"^16^0^3^0^5092^0
8206^"wcdma_dc2_lna_range_offset_car1"^16^0^3^0^5101^0
8207^"wcdma_dc1_lna_range_offset_2_car1"^16^0^3^0^5096^0
8208^"wcdma_dc2_lna_range_offset_2_car1"^16^0^3^0^5102^0
8209^"wcdma_dc1_lna_range_offset_3_car1"^16^0^3^0^5100^0
8210^"wcdma_dc2_lna_range_offset_3_car1"^16^0^3^0^5093^0
8211^"wcdma_dc1_lna_range_offset_4_car1"^16^0^3^0^5098^0
8212^"wcdma_dc2_lna_range_offset_4_car1"^16^0^3^0^5094^0
8213^"wcdma_dc1_lna_range_offset_5_car1"^16^0^3^0^5095^0
8214^"wcdma_dc2_lna_range_offset_5_car1"^16^0^3^0^5099^0
8215^"wcdma_dc1_vga_gain_offset_car1"^16^0^3^0^5090^0
8216^"wcdma_dc2_vga_gain_offset_car1"^16^0^3^0^5104^0
8217^"wcdma_dc1_lna_range_rise_car1"^16^0^3^0^5091^0
8218^"wcdma_dc2_lna_range_rise_car1"^16^0^3^0^5103^0
8219^"wcdma_dc1_lna_range_rise_2_car1"^16^0^3^0^5084^0
8220^"wcdma_dc2_lna_range_rise_2_car1"^16^0^3^0^5084^0
8221^"wcdma_dc1_lna_range_rise_3_car1"^16^0^3^0^5086^0
8222^"wcdma_dc2_lna_range_rise_3_car1"^16^0^3^0^5086^0
8223^"wcdma_dc1_lna_range_rise_4_car1"^16^0^3^0^5066^0
8224^"wcdma_dc2_lna_range_rise_4_car1"^8^0^2^0^5087^0
8225^"wcdma_dc1_lna_range_rise_5_car1"^16^0^3^0^5088^0
8226^"wcdma_dc2_lna_range_rise_5_car1"^16^0^3^0^5088^0
8227^"wcdma_dc1_lna_range_fall_car1"^16^0^3^0^5074^0
8228^"wcdma_dc2_lna_range_fall_car1"^16^0^3^0^5074^0
8229^"wcdma_dc1_lna_range_fall_2_car1"^16^0^3^0^5064^0
8230^"wcdma_dc2_lna_range_fall_2_car1"^16^0^3^0^5075^0
8231^"wcdma_dc1_lna_range_fall_3_car1"^16^0^3^0^5076^0
8232^"wcdma_dc2_lna_range_fall_3_car1"^16^0^3^0^5076^0
8233^"wcdma_dc1_lna_range_fall_4_car1"^16^0^3^0^5077^0
8234^"wcdma_dc2_lna_range_fall_4_car1"^16^0^3^0^5077^0
8235^"wcdma_dc1_lna_range_fall_5_car1"^16^0^3^0^5078^0
8236^"wcdma_dc2_lna_range_fall_5_car1"^16^0^3^0^5078^0
8237^"wcdma_dc1_rxf_ici_cal_data_car0"^32^0^6^0^5069^0
8238^"wcdma_dc2_rxf_ici_cal_data_car0"^32^0^6^0^5068^0
8239^"wcdma_dc1_rxf_ici_cal_data_car1"^32^0^6^0^5071^0
8240^"wcdma_dc2_rxf_ici_cal_data_car1"^32^0^6^0^5070^0
8241^"c1_wcdma_dc1_rxf_ici_cal_data_car0"^32^0^6^0^5072^0
8242^"c1_wcdma_dc2_rxf_ici_cal_data_car0"^32^0^6^0^5063^0
8243^"c1_wcdma_dc1_rxf_ici_cal_data_car1"^32^0^6^0^5073^0
8244^"c1_wcdma_dc2_rxf_ici_cal_data_car1"^32^0^6^0^5073^0
8245^"c1_wcdma_dc1_lna_range_offset_car1"^16^0^3^0^5079^0
8246^"c1_wcdma_dc2_lna_range_offset_car1"^16^0^3^0^5065^0
8247^"c1_wcdma_dc1_lna_range_offset_2_car1"^16^0^3^0^5080^0
8248^"c1_wcdma_dc2_lna_range_offset_2_car1"^16^0^3^0^5080^0
8249^"c1_wcdma_dc1_lna_range_offset_3_car1"^16^0^3^0^5081^0
8250^"c1_wcdma_dc2_lna_range_offset_3_car1"^16^0^3^0^5081^0
8251^"c1_wcdma_dc1_lna_range_offset_4_car1"^16^0^3^0^5082^0
8252^"c1_wcdma_dc2_lna_range_offset_4_car1"^16^0^3^0^5082^0
8253^"c1_wcdma_dc1_lna_range_offset_5_car1"^16^0^3^0^5083^0
8254^"c1_wcdma_dc2_lna_range_offset_5_car1"^16^0^3^0^5083^0
8255^"c1_wcdma_dc1_vga_gain_offset_car1"^16^0^3^0^5089^0
8256^"c1_wcdma_dc2_vga_gain_offset_car1"^16^0^3^0^5089^0
8257^"c1_wcdma_2100_lna_range_offset_car1"^16^0^3^0^5079^0
8258^"c1_wcdma_2100_lna_range_offset_2_car1"^16^0^3^0^5080^0
8259^"c1_wcdma_2100_lna_range_offset_3_car1"^16^0^3^0^5081^0
8260^"c1_wcdma_2100_lna_range_offset_4_car1"^16^0^3^0^5082^0
8261^"c1_wcdma_2100_lna_range_offset_5_car1"^16^0^3^0^5083^0
8262^"c1_wcdma_2100_vga_gain_offset_car1"^16^0^3^0^5089^0
8263^"lte_c1_rx_gain_vs_freq"^8^0^1^0^-1^0
8264^"lte_exp_lpm_hdet_vs_agc"^16^0^4^0^-1^0
8265^"lte_hdet_hpm_lpm_switch_point"^16^0^4^0^-1^0
8266^"lte_tx_limit_vs_freq_lpm"^8^0^1^0^-1^0
8267^"lte_hdet_hpm_lpm_switch_point"^16^0^4^0^-1^0
8268^"lte_exp_lpm_hdet_vs_agc"^16^0^4^0^-1^0
8272^"lte_tx_limit_vs_freq_lpm"^8^0^1^0^-1^0
8273^"nv_thermistor_bins_2_type"^16^0^4^0^-1^0
300158^"ipv6_iid_enum_type"^8^0^2^0^-1^0
300159^"iid_val"^64^0^8^0^-1^0
300160^"rf_bc_config"^64^0^8^0^-1^0
300161^"rf_hw_config"^8^0^2^0^-1^0
300162^"bc0_hdr_im_fall"^8^0^1^0^-1^0
300163^"bc0_hdr_im_rise"^8^0^1^0^-1^0
300164^"vco_temp"^16^0^3^0^-1^0
300165^"vco_default"^16^0^3^0^-1^0
300166^"vco_slope"^16^0^4^0^-1^0
300167^"vco_slope_range"^8^0^2^0^-1^0
300168^"rgs_time"^32^0^6^0^-1^0
300169^"rgs_type"^8^0^2^0^-1^0
300170^"rgs_temp"^8^0^2^0^-1^0
300171^"rgs_rot"^16^0^3^0^-1^0
300172^"rgs_vco"^16^0^3^0^-1^0
300173^"bc0_hdr_im_level"^8^0^1^0^-1^0
300174^"gsm_tx_burst_offset_adj"^16^0^3^0^-1^0
300175^"diag_debug_control"^8^0^2^0^-1^0
300176^"qvp_app_default_capability_type"^16^1^239^0^-1^0
300177^"no_of_entries"^8^0^2^0^-1^0
300178^"num"^16^0^4^0^-1^0
300179^"band"^16^0^4^0^-1^0
300180^"diag_debug_detail"^8^0^2^0^-1^0
300181^"ipv6_enabled"^8^0^0^0^-1^0
300182^"init_sol_delay"^16^0^3^0^-1^0
300183^"sol_interval"^16^0^3^0^-1^0
300184^"resol_interval"^16^0^3^0^-1^0
300185^"max_sol_attempts"^16^0^3^0^-1^0
300186^"max_resol_attempts"^16^0^3^0^-1^0
300187^"pre_ra_exp_resol_time"^16^0^3^0^-1^0
300188^"c1_bc0_vco_coarse_tune_table"^8^0^2^0^-1^0
300189^"c1_bc1_vco_coarse_tune_table"^8^0^2^0^-1^0
300190^"c1_bc3_vco_coarse_tune_table"^8^0^2^0^-1^0
300191^"c1_bc4_vco_coarse_tune_table"^8^0^2^0^-1^0
300192^"c1_bc5_vco_coarse_tune_table"^8^0^2^0^-1^0
300193^"c1_bc6_vco_coarse_tune_table"^8^0^2^0^-1^0
300194^"c1_rfr_bb_filter"^8^0^2^0^-1^0
301221^"prefix"^64^0^8^0^-1^0
301222^"iid"^64^0^8^0^-1^0
301223^"auth_require_password_encryption"^8^0^0^0^-1^0
301224^"wcdma_prach_r1_rise"^16^0^3^0^-1^0
301225^"wcdma_1900_prach_r1_rise"^16^0^3^0^-1^0
301226^"wcdma_prach_r1_fall"^16^0^3^0^-1^0
301227^"wcdma_1900_prach_r1_fall"^16^0^3^0^-1^0
301228^"wcdma_800_prach_r1_fall"^16^0^3^0^-1^0
301229^"aagps_max_osc_unc"^32^0^6^0^-1^0
301230^"aagps_max_osc_unc_rate"^32^0^6^0^-1^0
301231^"aagps_processing_losses"^32^0^6^0^-1^0
301232^"aagps_max_platform_velocity"^32^0^6^0^-1^0
301233^"aagps_max_platform_accl"^32^0^6^0^-1^0
301234^"aagps_default_qos_time"^32^0^6^0^-1^0
301235^"aagps_rapid_fix_report_max_latency"^32^0^6^0^-1^0
301236^"aagps_positioning_modes_supported"^32^0^6^0^-1^0
301237^"aagps_default_ref_time_unc"^32^0^6^0^-1^0
301238^"aagps_default_ref_position_unc"^32^0^6^0^-1^0
301239^"aagps_app_tracking_gpsidle_thsld"^32^0^6^0^-1^0
301240^"aagps_gps_lock_control"^8^0^2^0^-1^0
301241^"aagps_default_url"^128^0^11^0^-1^0
301242^"aagps_default_ip_address"^8^0^2^0^-1^0
301243^"aagps_transport_type"^8^0^2^0^-1^0
301244^"aagps_keep_warm_mode"^8^0^2^0^-1^0
301245^"aagps_2g_mo_lrsupport"^8^0^2^0^-1^0
301246^"aagps_emergency_services_spprt"^8^0^2^0^-1^0
301247^"wcdma_800_prach_r1_rise"^16^0^3^0^-1^0
301248^"pdsn_as_proxy_ipv6_dns_server"^8^0^0^0^-1^0
301249^"hdramp_hardware_id"^32^0^6^1^-1^0
301250^"aagps_protocol_select"^8^0^2^0^-1^0
301251^"aagps_app_trkg_periodic_req_dly_margin"^32^0^6^0^-1^0
301252^"aagps_default_qos_unc"^32^0^6^0^-1^0
301253^"aagps_app_tracking_gpson_thsld"^32^0^6^0^-1^0
301254^"aagps_mt_lrsupport"^8^0^2^0^-1^0
301599^"ipv6_failover_config"^8^0^2^0^-1^0
301600^"uim_use_cave_for_an_auth"^8^0^0^0^-1^0
301601^"gps1_call_related"^8^0^2^0^-1^0
301602^"rf_antsel_gsm_default"^8^0^2^0^-1^0
301603^"rf_antsel_gsm_850_tx"^8^0^2^0^-1^0
301604^"rf_antsel_gsm_850_rx"^8^0^2^0^-1^0
301605^"rf_antsel_gsm_900_tx"^8^0^2^0^-1^0
301606^"rf_antsel_gsm_900_rx"^8^0^2^0^-1^0
301607^"rf_antsel_gsm_1800_tx"^8^0^2^0^-1^0
301608^"rf_antsel_gsm_1800_rx"^8^0^2^0^-1^0
301609^"rf_antsel_gsm_1900_tx"^8^0^2^0^-1^0
301610^"rf_antsel_gsm_1900_rx"^8^0^2^0^-1^0
301611^"rf_antsel_umts_800"^8^0^2^0^-1^0
301612^"rf_antsel_umts_1900"^8^0^2^0^-1^0
301613^"rf_antsel_umts_2100"^8^0^2^0^-1^0
301614^"tcp_sack_timestamp_enabled"^8^0^0^0^-1^0
301615^"nam"^8^0^2^0^-1^0
301616^"prl"^32^0^6^0^-1^0
301617^"aagps_default_ip_port"^16^0^4^0^-1^0
301618^"aagps_3g_mo_lrsupport"^8^0^2^0^-1^0
301619^"aagps_development_test_control"^32^0^6^0^-1^0
301620^"diag_debug_max_files"^8^0^2^0^-1^0
301621^"wcdma_800_pa_compensate_up"^16^0^3^0^-1^0
301622^"wcdma_800_pa_compensate_down"^16^0^3^0^-1^0
301623^"wcdma_1900_pa_compensate_up"^16^0^3^0^-1^0
301624^"wcdma_1900_pa_compensate_down"^16^0^3^0^-1^0
301625^"wcdma_800_pa_gain_up_time"^16^0^3^0^-1^0
301626^"wcdma_800_pa_gain_down_time"^16^0^3^0^-1^0
301627^"wcdma_1900_pa_gain_up_time"^16^0^3^0^-1^0
301628^"wcdma_1900_pa_gain_down_time"^16^0^3^0^-1^0
301629^"wcdma_tx_cal_chan"^16^0^3^0^-1^0
301630^"wcdma_rx_cal_chan"^16^0^3^0^-1^0
301631^"wcdma_1900_tx_cal_chan"^16^0^3^0^-1^0
301632^"wcdma_1900_rx_cal_chan"^16^0^3^0^-1^0
301633^"wcdma_800_tx_cal_chan"^16^0^3^0^-1^0
301634^"wcdma_800_rx_cal_chan"^16^0^3^0^-1^0
301635^"brew_carrier_id"^32^0^6^0^-1^0
301636^"brew_platform_id"^32^0^6^0^-1^0
301637^"brew_bkey"^8^0^2^0^-1^0
301638^"brew_server"^8^0^2^0^-1^0
301639^"brew_download_flags"^16^0^4^0^-1^0
301640^"brew_auth_policy"^32^0^6^0^-1^0
301641^"brew_privacy_policy"^32^0^6^0^-1^0
301642^"brew_subscriber_id"^8^0^2^0^-1^0
301643^"wcdma_rx_delay"^16^0^3^0^-1^0
301644^"wcdma_800_rx_delay"^16^0^3^0^-1^0
301645^"wcdma_1900_rx_delay"^16^0^3^0^-1^0
301646^"aagps_development_test_control2"^32^0^6^0^-1^0
301647^"aagps_development_test_control3"^32^0^6^0^-1^0
301648^"aagps_development_test_control4"^32^0^6^0^-1^0
301649^"aagps_development_test_control5"^32^0^6^0^-1^0
301679^"Dynamic Feature Bytes"^8^0^2^1^-1^0
301722^"meid_cd"^8^0^2^0^-1^0
301723^"gps1_vx_lcs_agent"^8^0^2^0^-1^0
301724^"gps1_vx_app_trusted_settings"^8^0^2^0^-1^0
301725^"gps1_vx_ni_teleservice_id"^16^0^4^0^-1^0
301726^"gps1_vx_lcs_agent_prev6_only"^8^0^0^0^-1^0
301727^"gps1_vx_mo_max_duration"^32^0^6^0^-1^0
301728^"oosoperationpref"^8^0^2^0^-1^0
301729^"gps1_vx_gps_during_voice_call"^8^0^2^0^-1^0
301730^"nam"^8^0^2^0^1232^0
301731^"tech_pref"^32^0^6^0^2181^0
301732^"ds_ucsd_rlp_adm_idle"^32^0^6^0^-1^0
301733^"ppp_ccp_reject"^8^0^2^0^-1^0
301734^"nam"^8^0^2^0^1232^0
301735^"scan_mode"^32^0^6^0^2185^0
301736^"hdrbcmcs_ovhd_period"^8^0^2^0^-1^0
301737^"hdrbcmcs_page_reg_period"^8^0^2^0^-1^0
301738^"hdrbcmcs_dyn_reg_period"^8^0^2^0^-1^0
301739^"hdrbcmcs_monitor_period"^8^0^2^0^-1^0
301740^"hdrbcmcs_num_periods"^8^0^2^0^-1^0
301741^"wcdma_tx_lin_master_2"^16^0^4^0^2200^0
301742^"wcdma_tx_lin_master_3"^16^0^4^0^2201^0
301743^"wcdma_tx_comp_vs_freq_2"^8^0^1^0^2198^0
301744^"wcdma_tx_comp_vs_freq_3"^8^0^1^0^2199^0
301745^"wcdma_tx_lin_vs_temp_2"^8^0^1^0^2202^0
301746^"wcdma_tx_lin_vs_temp_3"^8^0^1^0^2203^0
301747^"wcdma_tx_slp_vs_temp_2"^8^0^1^0^2204^0
301748^"wcdma_tx_slp_vs_temp_3"^8^0^1^0^2180^0
301749^"wcdma_r2_rise"^16^0^4^0^-1^0
301750^"wcdma_r2_fall"^16^0^4^0^-1^0
301751^"wcdma_r3_rise"^16^0^4^0^-1^0
301752^"wcdma_r3_fall"^16^0^4^0^2196^0
301753^"pa_compensate_up_r2"^16^0^3^0^2192^0
301754^"pa_compensate_down_r2"^16^0^3^0^2191^0
301755^"pa_compensate_up_r3"^16^0^3^0^2193^0
301756^"pa_compensate_down_r3"^16^0^3^0^2191^0
301757^"wcdma_prach_r2_rise_offset"^16^0^3^0^-1^0
301758^"wcdma_prach_r2_fall_offset"^16^0^3^0^-1^0
301759^"wcdma_prach_r3_rise_offset"^16^0^3^0^-1^0
301760^"wcdma_prach_r3_fall_offset"^16^0^3^0^-1^0
301761^"wcdma_pa_range_map"^8^0^1^0^-1^0
301762^"wcdma_1900_tx_lin_master_2"^16^0^4^0^-1^0
301763^"wcdma_1900_tx_lin_master_3"^16^0^4^0^-1^0
301764^"wcdma_1900_tx_comp_vs_freq_2"^8^0^1^0^-1^0
301765^"wcdma_1900_tx_comp_vs_freq_3"^8^0^1^0^-1^0
301766^"wcdma_1900_tx_lin_vs_temp_2"^8^0^1^0^-1^0
301767^"wcdma_1900_tx_lin_vs_temp_3"^8^0^1^0^-1^0
301768^"wcdma_1900_tx_slp_vs_temp_2"^8^0^1^0^-1^0
301769^"wcdma_1900_tx_slp_vs_temp_3"^8^0^1^0^-1^0
301770^"wcdma_1900_r1_rise"^16^0^4^0^-1^0
301771^"wcdma_1900_r2_fall"^16^0^4^0^-1^0
301772^"wcdma_1900_r3_rise"^16^0^4^0^-1^0
301773^"wcdma_1900_r3_fall"^16^0^4^0^-1^0
301774^"wcdma_1900_pa_compensate_up_r2"^16^0^3^0^-1^0
301775^"wcdma_1900_pa_compensate_down_r2"^16^0^3^0^-1^0
301776^"wcdma_1900_pa_compensate_up_r3"^16^0^3^0^-1^0
301777^"wcdma_1900_pa_compensate_down_r3"^16^0^3^0^-1^0
301778^"wcdma_1900_tx_rot_angle_pa_state_00"^16^0^4^0^-1^0
301779^"wcdma_1900_tx_rot_angle_pa_state_01"^16^0^4^0^-1^0
301780^"wcdma_1900_tx_rot_angle_pa_state_10"^16^0^4^0^-1^0
301781^"wcdma_1900_tx_rot_angle_pa_state_11"^16^0^4^0^-1^0
301782^"wcdma_1900_prach_r2_rise_offset"^16^0^3^0^-1^0
301783^"wcdma_1900_prach_r2_fall_offset"^16^0^3^0^-1^0
301784^"wcdma_1900_prach_r3_rise_offset"^16^0^3^0^-1^0
301785^"wcdma_1900_prach_r3_fall_offset"^16^0^3^0^-1^0
301786^"wcdma_1900_pa_range_map"^8^0^1^0^-1^0
301787^"wcdma_800_tx_lin_master_2"^16^0^4^0^-1^0
301788^"wcdma_800_tx_lin_master_3"^16^0^4^0^-1^0
301789^"wcdma_800_tx_comp_vs_freq_2"^8^0^1^0^-1^0
301790^"wcdma_800_tx_comp_vs_freq_3"^8^0^1^0^-1^0
301791^"wcdma_800_tx_lin_vs_temp_2"^8^0^1^0^-1^0
301792^"wcdma_800_tx_lin_vs_temp_3"^8^0^1^0^-1^0
301793^"wcdma_800_tx_slp_vs_temp_2"^8^0^1^0^-1^0
301794^"wcdma_800_tx_slp_vs_temp_3"^8^0^1^0^-1^0
301795^"wcdma_800_r2_rise"^16^0^4^0^-1^0
301796^"wcdma_800_r2_fall"^16^0^4^0^-1^0
301797^"wcdma_800_r3_rise"^16^0^4^0^-1^0
301798^"wcdma_800_r3_fall"^16^0^4^0^-1^0
301799^"wcdma_800_pa_compensate_up_r2"^16^0^3^0^-1^0
301800^"wcdma_800_pa_compensate_down_r2"^16^0^3^0^-1^0
301801^"wcdma_800_pa_compensate_up_r3"^16^0^3^0^-1^0
301802^"wcdma_800_pa_compensate_down_r3"^16^0^3^0^-1^0
301803^"wcdma_800_tx_rot_angle_pa_state_00"^16^0^4^0^-1^0
301804^"wcdma_800_tx_rot_angle_pa_state_01"^16^0^4^0^-1^0
301805^"wcdma_800_tx_rot_angle_pa_state_10"^16^0^4^0^-1^0
301806^"wcdma_800_tx_rot_angle_pa_state_11"^16^0^4^0^-1^0
301807^"wcdma_800_prach_r2_rise_offset"^16^0^3^0^-1^0
301808^"wcdma_800_prach_r2_fall_offset"^16^0^3^0^-1^0
301809^"wcdma_800_prach_r3_rise_offset"^16^0^3^0^-1^0
301810^"wcdma_800_prach_r3_fall_offset"^16^0^3^0^-1^0
301811^"wcdma_800_pa_range_map"^8^0^1^0^-1^0
301812^"vco_coarse_tune_2"^8^0^2^0^-1^0
301813^"vco_coarse_tune_2"^8^0^2^0^-1^0
301814^"vco_coarse_tune_2"^8^0^2^0^-1^0
301815^"vco_coarse_tune_2"^8^0^2^0^-1^0
301816^"vco_coarse_tune_2"^8^0^2^0^-1^0
301817^"vco_coarse_tune_2"^8^0^2^0^-1^0
301818^"GSM_PRUI_00"^8^0^2^0^-1^0
301819^"GSM_PRUI_01"^8^0^2^0^-1^0
301820^"GSM_PRUI_02"^8^0^2^0^-1^0
301821^"GSM_PRUI_03"^8^0^2^0^-1^0
301822^"GSM_PRUI_04"^8^0^2^0^-1^0
301823^"GSM_PRUI_05"^8^0^2^0^-1^0
301824^"GSM_PRUI_06"^8^0^2^0^-1^0
301825^"GSM_PRUI_07"^8^0^2^0^-1^0
301826^"GSM_PRUI_08"^8^0^2^0^-1^0
301827^"GSM_PRUI_09"^8^0^2^0^-1^0
301828^"GSM_PRUI_10"^8^0^2^0^-1^0
301829^"GSM_PRDI_00"^8^0^2^0^-1^0
301830^"GSM_PRDI_01"^8^0^2^0^-1^0
301831^"GSM_PRDI_02"^8^0^2^0^-1^0
301832^"GSM_PRDI_03"^8^0^2^0^-1^0
301833^"GSM_PRDI_04"^8^0^2^0^-1^0
301834^"GSM_PRDI_05"^8^0^2^0^-1^0
301835^"GSM_PRDI_06"^8^0^2^0^-1^0
301836^"GSM_PRDI_07"^8^0^2^0^-1^0
301837^"GSM_PRDI_08"^8^0^2^0^-1^0
301838^"GSM_PRDI_09"^8^0^2^0^-1^0
301839^"GSM_PRDI_10"^8^0^2^0^-1^0
301840^"GSM_PRDI_11"^8^0^2^0^-1^0
301841^"DCS_PRUI_00"^8^0^2^0^-1^0
301842^"DCS_PRUI_01"^8^0^2^0^-1^0
301843^"DCS_PRUI_02"^8^0^2^0^-1^0
301844^"DCS_PRUI_03"^8^0^2^0^-1^0
301845^"DCS_PRUI_04"^8^0^2^0^-1^0
301846^"DCS_PRUI_05"^8^0^2^0^-1^0
301847^"DCS_PRUI_06"^8^0^2^0^-1^0
301848^"DCS_PRUI_07"^8^0^2^0^-1^0
301849^"DCS_PRUI_08"^8^0^2^0^-1^0
301850^"DCS_PRUI_09"^8^0^2^0^-1^0
301851^"DCS_PRUI_10"^8^0^2^0^-1^0
301852^"DCS_PRUI_11"^8^0^2^0^-1^0
301853^"DCS_PRUI_12"^8^0^2^0^-1^0
301854^"DCS_PRDI_00"^8^0^2^0^-1^0
301855^"DCS_PRDI_01"^8^0^2^0^-1^0
301856^"DCS_PRDI_02"^8^0^2^0^-1^0
301857^"DCS_PRDI_03"^8^0^2^0^-1^0
301858^"DCS_PRDI_04"^8^0^2^0^-1^0
301859^"DCS_PRDI_05"^8^0^2^0^-1^0
301860^"DCS_PRDI_06"^8^0^2^0^-1^0
301861^"DCS_PRDI_07"^8^0^2^0^-1^0
301862^"DCS_PRDI_08"^8^0^2^0^-1^0
301863^"DCS_PRDI_09"^8^0^2^0^-1^0
301864^"DCS_PRDI_10"^8^0^2^0^-1^0
301865^"DCS_PRDI_11"^8^0^2^0^-1^0
301866^"DCS_PRDI_12"^8^0^2^0^-1^0
301867^"GSM_1900_PRUI_00"^8^0^2^0^-1^0
301868^"GSM_1900_PRUI_01"^8^0^2^0^-1^0
301869^"GSM_1900_PRUI_02"^8^0^2^0^-1^0
301870^"GSM_1900_PRUI_03"^8^0^2^0^-1^0
301871^"GSM_1900_PRUI_04"^8^0^2^0^-1^0
301872^"GSM_1900_PRUI_05"^8^0^2^0^-1^0
301873^"GSM_1900_PRUI_06"^8^0^2^0^-1^0
301874^"GSM_1900_PRUI_07"^8^0^2^0^-1^0
301875^"GSM_1900_PRUI_08"^8^0^2^0^-1^0
301876^"GSM_1900_PRUI_09"^8^0^2^0^-1^0
301877^"GSM_1900_PRUI_10"^8^0^2^0^-1^0
301878^"GSM_1900_PRUI_11"^8^0^2^0^-1^0
301879^"GSM_1900_PRUI_12"^8^0^2^0^-1^0
301880^"GSM_1900_PRDI_02"^8^0^2^0^-1^0
301881^"GSM_1900_PRDI_03"^8^0^2^0^-1^0
301882^"GSM_1900_PRDI_04"^8^0^2^0^-1^0
301883^"GSM_1900_PRDI_05"^8^0^2^0^-1^0
301884^"GSM_1900_PRDI_06"^8^0^2^0^-1^0
301885^"GSM_1900_PRDI_07"^8^0^2^0^-1^0
301886^"GSM_1900_PRDI_09"^8^0^2^0^-1^0
301887^"GSM_1900_PRDI_10"^8^0^2^0^-1^0
301888^"GSM_1900_PRDI_12"^8^0^2^0^-1^0
301889^"GSM_VL_TL_BRUI_14"^16^0^4^0^2216^0
301890^"GSM_VL_TL_BRUI_13"^16^0^4^0^-1^0
301891^"GSM_VL_TL_BRUI_12"^16^0^4^0^-1^0
301892^"GSM_VL_TL_BRDI_14"^16^0^4^0^-1^0
301893^"GSM_VL_TL_BRDI_13"^16^0^4^0^-1^0
301894^"GSM_VL_TL_BRDI_12"^16^0^4^0^-1^0
301895^"DCS_VL_TL_BRUI_15"^16^0^4^0^-1^0
301896^"DCS_VL_TL_BRUI_14"^16^0^4^0^-1^0
301897^"DCS_VL_TL_BRUI_13"^16^0^4^0^-1^0
301898^"DCS_VL_TL_BRDI_15"^16^0^4^0^-1^0
301899^"DCS_VL_TL_BRDI_14"^16^0^4^0^-1^0
301900^"DCS_VL_TL_BRDI_13"^16^0^4^0^-1^0
301901^"GSM_1900_VL_TL_BRUI_15"^16^0^4^0^-1^0
301902^"GSM_1900_VL_TL_BRUI_14"^16^0^4^0^-1^0
301903^"GSM_1900_VL_TL_BRUI_13"^16^0^4^0^-1^0
301904^"GSM_1900_VL_TL_BRDI_15"^16^0^4^0^-1^0
301905^"GSM_1900_VL_TL_BRDI_14"^16^0^4^0^-1^0
301906^"GSM_1900_VL_TL_BRDI_13"^16^0^4^0^-1^0
301907^"GSM_VM_TL_BRUI_14"^16^0^4^0^-1^0
301908^"GSM_VM_TL_BRUI_13"^16^0^4^0^-1^0
301909^"GSM_VM_TL_BRUI_12"^16^0^4^0^-1^0
301910^"GSM_VM_TL_BRDI_14"^16^0^4^0^-1^0
301911^"GSM_VM_TL_BRDI_13"^16^0^4^0^-1^0
301912^"GSM_VM_TL_BRDI_12"^16^0^4^0^-1^0
301913^"DCS_VM_TL_BRUI_15"^16^0^4^0^-1^0
301914^"DCS_VM_TL_BRUI_14"^16^0^4^0^-1^0
301915^"DCS_VM_TL_BRUI_13"^16^0^4^0^-1^0
301916^"DCS_VM_TL_BRDI_15"^16^0^4^0^-1^0
301917^"DCS_VM_TL_BRDI_14"^16^0^4^0^-1^0
301918^"DCS_VM_TL_BRDI_13"^16^0^4^0^-1^0
301919^"GSM_1900_VM_TL_BRUI_15"^16^0^4^0^-1^0
301920^"GSM_1900_VM_TL_BRUI_14"^16^0^4^0^-1^0
301921^"GSM_1900_VM_TL_BRUI_13"^16^0^4^0^-1^0
301922^"GSM_1900_VM_TL_BRDI_15"^16^0^4^0^-1^0
301923^"GSM_1900_VM_TL_BRDI_14"^16^0^4^0^-1^0
301924^"GSM_1900_VM_TL_BRDI_13"^16^0^4^0^-1^0
301925^"GSM_VH_TL_BRUI_14"^16^0^4^0^-1^0
301926^"GSM_VH_TL_BRUI_13"^16^0^4^0^-1^0
301927^"GSM_VH_TL_BRUI_12"^16^0^4^0^-1^0
301928^"GSM_VH_TL_BRDI_14"^16^0^4^0^-1^0
301929^"GSM_VH_TL_BRDI_13"^16^0^4^0^-1^0
301930^"GSM_VH_TL_BRDI_12"^16^0^4^0^-1^0
301931^"DCS_VH_TL_BRUI_15"^16^0^4^0^-1^0
301932^"DCS_VH_TL_BRUI_14"^16^0^4^0^-1^0
301933^"DCS_VH_TL_BRUI_13"^16^0^4^0^-1^0
301934^"DCS_VH_TL_BRDI_15"^16^0^4^0^-1^0
301935^"DCS_VH_TL_BRDI_14"^16^0^4^0^-1^0
301936^"DCS_VH_TL_BRDI_13"^16^0^4^0^-1^0
301937^"GSM_1900_VH_TL_BRUI_15"^16^0^4^0^-1^0
301938^"GSM_1900_VH_TL_BRUI_14"^16^0^4^0^-1^0
301939^"GSM_1900_VH_TL_BRUI_13"^16^0^4^0^-1^0
301940^"GSM_1900_VH_TL_BRDI_15"^16^0^4^0^-1^0
301941^"GSM_1900_VH_TL_BRDI_14"^16^0^4^0^-1^0
301942^"GSM_1900_VH_TL_BRDI_13"^16^0^4^0^-1^0
301943^"GSM_VL_TM_BRUI_14"^16^0^4^0^-1^0
301944^"GSM_VL_TM_BRUI_13"^16^0^4^0^-1^0
301945^"GSM_VL_TM_BRUI_12"^16^0^4^0^-1^0
301946^"GSM_VL_TM_BRDI_14"^16^0^4^0^-1^0
301947^"GSM_VL_TM_BRDI_13"^16^0^4^0^-1^0
301948^"GSM_VL_TM_BRDI_12"^16^0^4^0^-1^0
301949^"DCS_VL_TM_BRUI_15"^16^0^4^0^-1^0
301950^"DCS_VL_TM_BRUI_14"^16^0^4^0^-1^0
301951^"DCS_VL_TM_BRUI_13"^16^0^4^0^-1^0
301952^"DCS_VL_TM_BRDI_15"^16^0^4^0^-1^0
301953^"DCS_VL_TM_BRDI_14"^16^0^4^0^-1^0
301954^"DCS_VL_TM_BRDI_13"^16^0^4^0^-1^0
301955^"GSM_1900_VL_TM_BRUI_15"^16^0^4^0^-1^0
301956^"GSM_1900_VL_TM_BRUI_14"^16^0^4^0^-1^0
301957^"GSM_1900_VL_TM_BRUI_13"^16^0^4^0^-1^0
301958^"GSM_1900_VL_TM_BRDI_15"^16^0^4^0^-1^0
301959^"GSM_1900_VL_TM_BRDI_14"^16^0^4^0^-1^0
301960^"GSM_1900_VL_TM_BRDI_13"^16^0^4^0^-1^0
301961^"GSM_VM_TM_BRUI_14"^16^0^4^0^-1^0
301962^"GSM_VM_TM_BRUI_13"^16^0^4^0^-1^0
301963^"GSM_VM_TM_BRUI_12"^16^0^4^0^-1^0
301964^"GSM_VM_TM_BRDI_14"^16^0^4^0^-1^0
301965^"GSM_VM_TM_BRDI_13"^16^0^4^0^-1^0
301966^"GSM_VM_TM_BRDI_12"^16^0^4^0^-1^0
301967^"DCS_VM_TM_BRUI_15"^16^0^4^0^-1^0
301968^"DCS_VM_TM_BRUI_14"^16^0^4^0^-1^0
301969^"DCS_VM_TM_BRUI_13"^16^0^4^0^-1^0
301970^"DCS_VM_TM_BRDI_15"^16^0^4^0^-1^0
301971^"DCS_VM_TM_BRDI_14"^16^0^4^0^-1^0
301972^"DCS_VM_TM_BRDI_13"^16^0^4^0^-1^0
301973^"GSM_1900_VM_TM_BRUI_15"^16^0^4^0^-1^0
301974^"GSM_1900_VM_TM_BRUI_14"^16^0^4^0^-1^0
301975^"GSM_1900_VM_TM_BRUI_13"^16^0^4^0^-1^0
301976^"GSM_1900_VM_TM_BRDI_15"^16^0^4^0^-1^0
301977^"GSM_1900_VM_TM_BRDI_14"^16^0^4^0^-1^0
301978^"GSM_1900_VM_TM_BRDI_13"^16^0^4^0^-1^0
301979^"GSM_VH_TM_BRUI_14"^16^0^4^0^-1^0
301980^"GSM_VH_TM_BRUI_13"^16^0^4^0^-1^0
301981^"GSM_VH_TM_BRUI_12"^16^0^4^0^-1^0
301982^"GSM_VH_TM_BRDI_14"^16^0^4^0^-1^0
301983^"GSM_VH_TM_BRDI_13"^16^0^4^0^-1^0
301984^"GSM_VH_TM_BRDI_12"^16^0^4^0^-1^0
301985^"DCS_VH_TM_BRUI_15"^16^0^4^0^-1^0
301986^"DCS_VH_TM_BRUI_14"^16^0^4^0^-1^0
301987^"DCS_VH_TM_BRUI_13"^16^0^4^0^-1^0
301988^"DCS_VH_TM_BRDI_15"^16^0^4^0^-1^0
301989^"DCS_VH_TM_BRDI_14"^16^0^4^0^-1^0
301990^"DCS_VH_TM_BRDI_13"^16^0^4^0^-1^0
301991^"GSM_1900_VH_TM_BRUI_15"^16^0^4^0^-1^0
301992^"GSM_1900_VH_TM_BRUI_14"^16^0^4^0^-1^0
301993^"GSM_1900_VH_TM_BRUI_13"^16^0^4^0^-1^0
301994^"GSM_1900_VH_TM_BRDI_15"^16^0^4^0^-1^0
301995^"GSM_1900_VH_TM_BRDI_14"^16^0^4^0^-1^0
301996^"GSM_1900_VH_TM_BRDI_13"^16^0^4^0^-1^0
301997^"GSM_VL_TH_BRUI_14"^16^0^4^0^-1^0
301998^"GSM_VL_TH_BRUI_13"^16^0^4^0^-1^0
301999^"GSM_VL_TH_BRUI_12"^16^0^4^0^-1^0
302000^"GSM_VL_TH_BRDI_14"^16^0^4^0^-1^0
302001^"GSM_VL_TH_BRDI_13"^16^0^4^0^-1^0
302002^"GSM_VL_TH_BRDI_12"^16^0^4^0^-1^0
302003^"DCS_VL_TH_BRUI_15"^16^0^4^0^-1^0
302004^"DCS_VL_TH_BRUI_14"^16^0^4^0^-1^0
302005^"DCS_VL_TH_BRUI_13"^16^0^4^0^-1^0
302006^"DCS_VL_TH_BRDI_15"^16^0^4^0^-1^0
302007^"DCS_VL_TH_BRDI_14"^16^0^4^0^-1^0
302008^"DCS_VL_TH_BRDI_13"^16^0^4^0^-1^0
302009^"GSM_1900_VL_TH_BRUI_15"^16^0^4^0^-1^0
302010^"GSM_1900_VL_TH_BRUI_14"^16^0^4^0^-1^0
302011^"GSM_1900_VL_TH_BRUI_13"^16^0^4^0^-1^0
302012^"GSM_1900_VL_TH_BRDI_15"^16^0^4^0^-1^0
302013^"GSM_1900_VL_TH_BRDI_14"^16^0^4^0^-1^0
302014^"GSM_1900_VL_TH_BRDI_13"^16^0^4^0^-1^0
302015^"GSM_VM_TH_BRUI_14"^16^0^4^0^-1^0
302016^"GSM_VM_TH_BRUI_13"^16^0^4^0^-1^0
302017^"GSM_VM_TH_BRUI_12"^16^0^4^0^-1^0
302018^"GSM_VM_TH_BRDI_14"^16^0^4^0^-1^0
302019^"GSM_VM_TH_BRDI_13"^16^0^4^0^-1^0
302020^"GSM_VM_TH_BRDI_12"^16^0^4^0^-1^0
302021^"DCS_VM_TH_BRUI_15"^16^0^4^0^-1^0
302022^"DCS_VM_TH_BRUI_14"^16^0^4^0^-1^0
302023^"DCS_VM_TH_BRUI_13"^16^0^4^0^-1^0
302024^"DCS_VM_TH_BRDI_15"^16^0^4^0^-1^0
302025^"DCS_VM_TH_BRDI_14"^16^0^4^0^-1^0
302026^"DCS_VM_TH_BRDI_13"^16^0^4^0^-1^0
302027^"GSM_1900_VM_TH_BRUI_15"^16^0^4^0^-1^0
302028^"GSM_1900_VM_TH_BRUI_14"^16^0^4^0^-1^0
302029^"GSM_1900_VM_TH_BRUI_13"^16^0^4^0^-1^0
302030^"GSM_1900_VM_TH_BRDI_15"^16^0^4^0^-1^0
302031^"GSM_1900_VM_TH_BRDI_14"^16^0^4^0^-1^0
302032^"GSM_1900_VM_TH_BRDI_13"^16^0^4^0^-1^0
302033^"GSM_VH_TH_BRUI_14"^16^0^4^0^-1^0
302034^"GSM_VH_TH_BRUI_13"^16^0^4^0^-1^0
302035^"GSM_VH_TH_BRUI_12"^16^0^4^0^-1^0
302036^"GSM_VH_TH_BRDI_14"^16^0^4^0^-1^0
302037^"GSM_VH_TH_BRDI_13"^16^0^4^0^-1^0
302038^"GSM_VH_TH_BRDI_12"^16^0^4^0^-1^0
302039^"DCS_VH_TH_BRUI_15"^16^0^4^0^-1^0
302040^"DCS_VH_TH_BRUI_14"^16^0^4^0^-1^0
302041^"DCS_VH_TH_BRUI_13"^16^0^4^0^-1^0
302042^"DCS_VH_TH_BRDI_15"^16^0^4^0^-1^0
302043^"DCS_VH_TH_BRDI_14"^16^0^4^0^-1^0
302044^"DCS_VH_TH_BRDI_13"^16^0^4^0^-1^0
302045^"GSM_1900_VH_TH_BRUI_15"^16^0^4^0^-1^0
302046^"GSM_1900_VH_TH_BRUI_14"^16^0^4^0^-1^0
302047^"GSM_1900_VH_TH_BRUI_13"^16^0^4^0^-1^0
302048^"GSM_1900_VH_TH_BRDI_15"^16^0^4^0^-1^0
302049^"GSM_1900_VH_TH_BRDI_14"^16^0^4^0^-1^0
302050^"GSM_1900_VH_TH_BRDI_13"^16^0^4^0^-1^0
302051^"GSM_C0_TX_FREQ_COMP"^8^0^1^0^-1^0
302052^"DCS_C0_TX_FREQ_COMP"^8^0^1^0^-1^0
302053^"GSM_1900_C0_TX_FREQ_COMP"^8^0^1^0^-1^0
302054^"GSM_C1_TX_FREQ_COMP"^8^0^1^0^-1^0
302055^"DCS_C1_TX_FREQ_COMP"^8^0^1^0^-1^0
302056^"GSM1900_C1_TX_FREQ_COMP"^8^0^1^0^-1^0
302057^"GSM_ENABLE_TX_FREQ_COMP_VS_PCL"^8^0^2^0^-1^0
302058^"DCS_ENABLE_TX_FREQ_COMP_VS_PCL"^8^0^2^0^-1^0
302059^"GSM_1900_ENABLE_TX_FREQ_COMP_VS_PCL"^8^0^2^0^-1^0
302060^"THERM_COMP_THRESHOLDS"^8^0^2^0^-1^0
302061^"VBATT_COMP_THRESHOLDS"^8^0^2^0^-1^0
302062^"WCDMA_C0_TX_COMP_VS_FREQ_0"^8^0^1^0^-1^0
302063^"WCDMA_C0_TX_COMP_VS_FREQ_1"^8^0^1^0^-1^0
302064^"WCDMA_C1_TX_COMP_VS_FREQ_0"^8^0^1^0^-1^0
302065^"WCDMA_C1_TX_COMP_VS_FREQ_1"^8^0^1^0^-1^0
302066^"WCDMA_TX_LIM_VS_VOLT_OFFSET"^8^0^1^0^-1^0
302067^"GSM_VL_TL_PRUI_14"^8^0^2^0^-1^0
302068^"GSM_VL_TL_PRUI_13"^8^0^2^0^-1^0
302069^"GSM_VL_TL_PRUI_12"^8^0^2^0^-1^0
302070^"GSM_VL_TL_PRDI_14"^8^0^2^0^-1^0
302071^"GSM_VL_TL_PRDI_13"^8^0^2^0^-1^0
302072^"GSM_VL_TL_PRDI_12"^8^0^2^0^-1^0
302073^"DCS_VL_TL_PRUI_15"^8^0^2^0^-1^0
302074^"DCS_VL_TL_PRUI_14"^8^0^2^0^-1^0
302075^"DCS_VL_TL_PRUI_13"^8^0^2^0^-1^0
302076^"DCS_VL_TL_PRDI_15"^8^0^2^0^-1^0
302077^"DCS_VL_TL_PRDI_14"^8^0^2^0^-1^0
302078^"DCS_VL_TL_PRDI_13"^8^0^2^0^-1^0
302079^"GSM_1900_VL_TL_PRUI_15"^8^0^2^0^-1^0
302080^"GSM_1900_VL_TL_PRUI_14"^8^0^2^0^-1^0
302081^"GSM_1900_VL_TL_PRUI_13"^8^0^2^0^-1^0
302082^"GSM_1900_VL_TL_PRDI_15"^8^0^2^0^-1^0
302083^"GSM_1900_VL_TL_PRDI_14"^8^0^2^0^-1^0
302084^"GSM_1900_VL_TL_PRDI_13"^8^0^2^0^-1^0
302085^"GSM_VM_TL_PRUI_14"^8^0^2^0^-1^0
302086^"GSM_VM_TL_PRUI_13"^8^0^2^0^-1^0
302087^"GSM_VM_TL_PRUI_12"^8^0^2^0^-1^0
302088^"GSM_VM_TL_PRDI_14"^8^0^2^0^-1^0
302089^"GSM_VM_TL_PRDI_13"^8^0^2^0^-1^0
302090^"GSM_VM_TL_PRDI_12"^8^0^2^0^-1^0
302091^"DCS_VM_TL_PRUI_15"^8^0^2^0^-1^0
302092^"DCS_VM_TL_PRUI_14"^8^0^2^0^-1^0
302093^"DCS_VM_TL_PRUI_13"^8^0^2^0^-1^0
302094^"DCS_VM_TL_PRDI_15"^8^0^2^0^-1^0
302095^"DCS_VM_TL_PRDI_14"^8^0^2^0^-1^0
302096^"DCS_VM_TL_PRDI_13"^8^0^2^0^-1^0
302097^"GSM_1900_VM_TL_PRUI_15"^8^0^2^0^-1^0
302098^"GSM_1900_VM_TL_PRUI_14"^8^0^2^0^-1^0
302099^"GSM_1900_VM_TL_PRUI_13"^8^0^2^0^-1^0
302100^"GSM_1900_VM_TL_PRDI_15"^8^0^2^0^-1^0
302101^"GSM_1900_VM_TL_PRDI_14"^8^0^2^0^-1^0
302102^"GSM_1900_VM_TL_PRDI_13"^8^0^2^0^-1^0
302103^"GSM_VH_TL_PRUI_14"^8^0^2^0^-1^0
302104^"GSM_VH_TL_PRUI_13"^8^0^2^0^-1^0
302105^"GSM_VH_TL_PRUI_12"^8^0^2^0^-1^0
302106^"GSM_VH_TL_PRDI_14"^8^0^2^0^-1^0
302107^"GSM_VH_TL_PRDI_13"^8^0^2^0^-1^0
302108^"GSM_VH_TL_PRDI_12"^8^0^2^0^-1^0
302109^"DCS_VH_TL_PRUI_15"^8^0^2^0^-1^0
302110^"DCS_VH_TL_PRUI_14"^8^0^2^0^-1^0
302111^"DCS_VH_TL_PRUI_13"^8^0^2^0^-1^0
302112^"DCS_VH_TL_PRDI_15"^8^0^2^0^-1^0
302113^"DCS_VH_TL_PRDI_14"^8^0^2^0^-1^0
302114^"DCS_VH_TL_PRDI_13"^8^0^2^0^-1^0
302115^"GSM_1900_VH_TL_PRUI_15"^8^0^2^0^-1^0
302116^"GSM_1900_VH_TL_PRUI_14"^8^0^2^0^-1^0
302117^"GSM_1900_VH_TL_PRUI_13"^8^0^2^0^-1^0
302118^"GSM_1900_VH_TL_PRDI_15"^8^0^2^0^-1^0
302119^"GSM_1900_VH_TL_PRDI_14"^8^0^2^0^-1^0
302120^"GSM_1900_VH_TL_PRDI_13"^8^0^2^0^-1^0
302121^"GSM_VL_TM_PRUI_14"^8^0^2^0^-1^0
302122^"GSM_VL_TM_PRUI_13"^8^0^2^0^-1^0
302123^"GSM_VL_TM_PRUI_12"^8^0^2^0^-1^0
302124^"GSM_VL_TM_PRDI_14"^8^0^2^0^-1^0
302125^"GSM_VL_TM_PRDI_13"^8^0^2^0^-1^0
302126^"GSM_VL_TM_PRDI_12"^8^0^2^0^-1^0
302127^"DCS_VL_TM_PRUI_15"^8^0^2^0^-1^0
302128^"DCS_VL_TM_PRUI_14"^8^0^2^0^-1^0
302129^"DCS_VL_TM_PRUI_13"^8^0^2^0^-1^0
302130^"DCS_VL_TM_PRDI_15"^8^0^2^0^-1^0
302131^"DCS_VL_TM_PRDI_14"^8^0^2^0^-1^0
302132^"DCS_VL_TM_PRDI_13"^8^0^2^0^-1^0
302133^"GSM_1900_VL_TM_PRUI_15"^8^0^2^0^-1^0
302134^"GSM_1900_VL_TM_PRUI_14"^8^0^2^0^-1^0
302135^"GSM_1900_VL_TM_PRUI_13"^8^0^2^0^-1^0
302136^"GSM_1900_VL_TM_PRDI_15"^8^0^2^0^-1^0
302137^"GSM_1900_VL_TM_PRDI_14"^8^0^2^0^-1^0
302138^"GSM_1900_VL_TM_PRDI_13"^8^0^2^0^-1^0
302139^"GSM_VM_TM_PRUI_14"^8^0^2^0^-1^0
302140^"GSM_VM_TM_PRUI_13"^8^0^2^0^-1^0
302141^"GSM_VM_TM_PRUI_12"^8^0^2^0^-1^0
302142^"GSM_VM_TM_PRDI_14"^8^0^2^0^-1^0
302143^"GSM_VM_TM_PRDI_13"^8^0^2^0^-1^0
302144^"GSM_VM_TM_PRDI_12"^8^0^2^0^-1^0
302145^"DCS_VM_TM_PRUI_15"^8^0^2^0^-1^0
302146^"DCS_VM_TM_PRUI_14"^8^0^2^0^-1^0
302147^"DCS_VM_TM_PRUI_13"^8^0^2^0^-1^0
302148^"DCS_VM_TM_PRDI_15"^8^0^2^0^-1^0
302149^"DCS_VM_TM_PRDI_14"^8^0^2^0^-1^0
302150^"DCS_VM_TM_PRDI_13"^8^0^2^0^-1^0
302151^"GSM_1900_VM_TM_PRUI_15"^8^0^2^0^-1^0
302152^"GSM_1900_VM_TM_PRUI_14"^8^0^2^0^-1^0
302153^"GSM_1900_VM_TM_PRUI_13"^8^0^2^0^-1^0
302154^"GSM_1900_VM_TM_PRDI_15"^8^0^2^0^-1^0
302155^"GSM_1900_VM_TM_PRDI_14"^8^0^2^0^-1^0
302156^"GSM_1900_VM_TM_PRDI_13"^8^0^2^0^-1^0
302157^"GSM_VH_TM_PRUI_14"^8^0^2^0^-1^0
302158^"GSM_VH_TM_PRUI_13"^8^0^2^0^-1^0
302159^"GSM_VH_TM_PRUI_12"^8^0^2^0^-1^0
302160^"GSM_VH_TM_PRDI_14"^8^0^2^0^-1^0
302161^"GSM_VH_TM_PRDI_13"^8^0^2^0^-1^0
302162^"GSM_VH_TM_PRDI_12"^8^0^2^0^-1^0
302163^"DCS_VH_TM_PRUI_15"^8^0^2^0^-1^0
302164^"DCS_VH_TM_PRUI_14"^8^0^2^0^-1^0
302165^"DCS_VH_TM_PRUI_13"^8^0^2^0^-1^0
302166^"DCS_VH_TM_PRDI_15"^8^0^2^0^-1^0
302167^"DCS_VH_TM_PRDI_14"^8^0^2^0^-1^0
302168^"DCS_VH_TM_PRDI_13"^8^0^2^0^-1^0
302169^"GSM_1900_VH_TM_PRUI_15"^8^0^2^0^-1^0
302170^"GSM_1900_VH_TM_PRUI_14"^8^0^2^0^-1^0
302171^"GSM_1900_VH_TM_PRUI_13"^8^0^2^0^-1^0
302172^"GSM_1900_VH_TM_PRDI_15"^8^0^2^0^-1^0
302173^"GSM_1900_VH_TM_PRDI_14"^8^0^2^0^-1^0
302174^"GSM_1900_VH_TM_PRDI_13"^8^0^2^0^-1^0
302175^"GSM_VL_TH_PRUI_14"^8^0^2^0^-1^0
302176^"GSM_VL_TH_PRUI_13"^8^0^2^0^-1^0
302177^"GSM_VL_TH_PRUI_12"^8^0^2^0^-1^0
302178^"GSM_VL_TH_PRDI_14"^8^0^2^0^-1^0
302179^"GSM_VL_TH_PRDI_13"^8^0^2^0^-1^0
302180^"GSM_VL_TH_PRDI_12"^8^0^2^0^-1^0
302181^"DCS_VL_TH_PRUI_15"^8^0^2^0^-1^0
302182^"DCS_VL_TH_PRUI_14"^8^0^2^0^-1^0
302183^"DCS_VL_TH_PRUI_13"^8^0^2^0^-1^0
302184^"DCS_VL_TH_PRDI_15"^8^0^2^0^-1^0
302185^"DCS_VL_TH_PRDI_14"^8^0^2^0^-1^0
302186^"DCS_VL_TH_PRDI_13"^8^0^2^0^-1^0
302187^"GSM_1900_VL_TH_PRUI_15"^8^0^2^0^-1^0
302188^"GSM_1900_VL_TH_PRUI_14"^8^0^2^0^-1^0
302189^"GSM_1900_VL_TH_PRUI_13"^8^0^2^0^-1^0
302190^"GSM_1900_VL_TH_PRDI_15"^8^0^2^0^-1^0
302191^"GSM_1900_VL_TH_PRDI_14"^8^0^2^0^-1^0
302192^"GSM_1900_VL_TH_PRDI_13"^8^0^2^0^-1^0
302193^"GSM_VM_TH_PRUI_14"^8^0^2^0^-1^0
302194^"GSM_VM_TH_PRUI_13"^8^0^2^0^-1^0
302195^"GSM_VM_TH_PRUI_12"^8^0^2^0^-1^0
302196^"GSM_VM_TH_PRDI_14"^8^0^2^0^-1^0
302197^"GSM_VM_TH_PRDI_13"^8^0^2^0^-1^0
302198^"GSM_VM_TH_PRDI_12"^8^0^2^0^-1^0
302199^"DCS_VM_TH_PRUI_15"^8^0^2^0^-1^0
302200^"DCS_VM_TH_PRUI_14"^8^0^2^0^-1^0
302201^"DCS_VM_TH_PRUI_13"^8^0^2^0^-1^0
302202^"DCS_VM_TH_PRDI_15"^8^0^2^0^-1^0
302203^"DCS_VM_TH_PRDI_14"^8^0^2^0^-1^0
302204^"DCS_VM_TH_PRDI_13"^8^0^2^0^-1^0
302205^"GSM_1900_VM_TH_PRUI_15"^8^0^2^0^-1^0
302206^"GSM_1900_VM_TH_PRUI_14"^8^0^2^0^-1^0
302207^"GSM_1900_VM_TH_PRUI_13"^8^0^2^0^-1^0
302208^"GSM_1900_VM_TH_PRDI_15"^8^0^2^0^-1^0
302209^"GSM_1900_VM_TH_PRDI_14"^8^0^2^0^-1^0
302210^"GSM_1900_VM_TH_PRDI_13"^8^0^2^0^-1^0
302211^"GSM_VH_TH_PRUI_14"^8^0^2^0^-1^0
302212^"GSM_VH_TH_PRUI_13"^8^0^2^0^-1^0
302213^"GSM_VH_TH_PRUI_12"^8^0^2^0^-1^0
302214^"GSM_VH_TH_PRDI_14"^8^0^2^0^-1^0
302215^"GSM_VH_TH_PRDI_13"^8^0^2^0^-1^0
302216^"GSM_VH_TH_PRDI_12"^8^0^2^0^-1^0
302217^"DCS_VH_TH_PRUI_15"^8^0^2^0^-1^0
302218^"DCS_VH_TH_PRUI_14"^8^0^2^0^-1^0
302219^"DCS_VH_TH_PRUI_13"^8^0^2^0^-1^0
302220^"DCS_VH_TH_PRDI_15"^8^0^2^0^-1^0
302221^"DCS_VH_TH_PRDI_14"^8^0^2^0^-1^0
302222^"DCS_VH_TH_PRDI_13"^8^0^2^0^-1^0
302223^"GSM_1900_VH_TH_PRUI_15"^8^0^2^0^-1^0
302224^"GSM_1900_VH_TH_PRUI_14"^8^0^2^0^-1^0
302225^"GSM_1900_VH_TH_PRUI_13"^8^0^2^0^-1^0
302226^"GSM_1900_VH_TH_PRDI_15"^8^0^2^0^-1^0
302227^"GSM_1900_VH_TH_PRDI_14"^8^0^2^0^-1^0
302228^"GSM_1900_VH_TH_PRDI_13"^8^0^2^0^-1^0
302229^"FACTORY_DATA_1"^8^0^2^0^-1^0
302230^"FACTORY_DATA_2"^8^0^2^0^-1^0
302231^"FACTORY_DATA_3"^8^0^2^0^-1^0
302232^"FACTORY_DATA_4"^8^0^2^0^-1^0
302233^"GSM_PRUI_11"^8^0^2^0^-1^0
302234^"GSM_1900_PRDI_00"^8^0^2^0^-1^0
302235^"GSM_1900_PRDI_01"^8^0^2^0^-1^0
302236^"GSM_1900_PRDI_11"^8^0^2^0^-1^0
302237^"GSM_1900_PRDI_08"^8^0^2^0^-1^0
302299^"nam"^8^0^1^0^2276^0
302300^"net_sel_mode"^16^0^4^0^2278^0
302301^"edge_feature_support"^8^0^0^0^-1^0
302302^"edge_multislot_class"^8^0^2^0^-1^0
302303^"edge_8psk_power_class"^8^0^2^1^-1^0
302304^"edge_8psk_power_capability"^8^0^2^1^-1^0
302305^"geran_feature_pack_1"^8^0^2^1^-1^0
302307^"v4_addr"^32^0^6^0^-1^0
302308^"plmn"^8^0^2^0^-1^0
302309^"index"^8^0^2^0^-1^0
302310^"GSM_AMAM_MAX_PWR"^16^0^3^0^2438^0
302311^"GSM_AMAM_MIN_PWR"^16^0^3^0^2439^0
302312^"DCS_AMAM_MAX_PWR"^16^0^3^0^2317^0
302313^"DCS_AMAM_MIN_PWR"^16^0^3^0^2320^0
302314^"GSM_850_AMAM_MAX_PWR"^16^0^3^0^2319^0
302315^"GSM_850_AMAM_MIN_PWR"^16^0^3^0^2322^0
302316^"GSM_1900_AMAM_MAX_PWR"^16^0^3^0^2318^0
302317^"GSM_1900_AMAM_MIN_PWR"^16^0^3^0^2321^0
302318^"GSM_AMAM_MASTER_TBL_SEG1_F1"^16^0^4^0^2308^0
302319^"GSM_AMAM_MASTER_TBL_SEG2_F1"^16^0^4^0^2310^0
302320^"GSM_AMAM_MASTER_TBL_SEG3_F1"^16^0^4^0^2311^0
302321^"GSM_AMAM_MASTER_TBL_SEG4_F1"^16^0^4^0^2312^0
302322^"GSM_AMAM_MASTER_TBL_SEG5_F1"^16^0^4^0^2313^0
302323^"GSM_AMAM_MASTER_TBL_SEG1_F1"^16^0^4^0^2314^0
302324^"GSM_AMAM_MASTER_TBL_SEG7_F1"^16^0^4^0^2315^0
302325^"GSM_AMAM_MASTER_TBL_SEG8_F1"^16^0^4^0^2316^0
302326^"DCS_AMAM_MASTER_TBL_SEG1_F1"^16^0^4^0^2286^0
302327^"DCS_AMAM_MASTER_TBL_SEG2_F1"^16^0^4^0^2287^0
302328^"DCS_AMAM_MASTER_TBL_SEG3_F1"^16^0^4^0^2288^0
302329^"DCS_AMAM_MASTER_TBL_SEG4_F1"^16^0^4^0^2289^0
302330^"DCS_AMAM_MASTER_TBL_SEG5_F1"^16^0^4^0^2290^0
302331^"DCS_AMAM_MASTER_TBL_SEG6_F1"^16^0^4^0^2291^0
302332^"DCS_AMAM_MASTER_TBL_SEG7_F1"^16^0^4^0^2292^0
302333^"DCS_AMAM_MASTER_TBL_SEG8_F1"^16^0^4^0^2293^0
302334^"GSM_850_AMAM_MASTER_TBL_SEG1_F1"^16^0^4^0^2301^0
302335^"GSM_850_AMAM_MASTER_TBL_SEG2_F1"^16^0^4^0^2302^0
302336^"GSM_850_AMAM_MASTER_TBL_SEG3_F1"^16^0^4^0^2448^0
302337^"GSM_850_AMAM_MASTER_TBL_SEG4_F1"^16^0^4^0^2303^0
302338^"GSM_850_AMAM_MASTER_TBL_SEG5_F1"^16^0^4^0^2304^0
302339^"GSM_850_AMAM_MASTER_TBL_SEG1_F1"^16^0^4^0^2305^0
302340^"GSM_850_AMAM_MASTER_TBL_SEG7_F1"^16^0^4^0^2306^0
302341^"GSM_850_AMAM_MASTER_TBL_SEG8_F1"^16^0^4^0^2307^0
302342^"GSM_1900_AMAM_MASTER_TBL_SEG1_F1"^16^0^4^0^2294^0
302343^"GSM_1900_AMAM_MASTER_TBL_SEG2_F1"^16^0^4^0^2295^0
302344^"GSM_1900_AMAM_MASTER_TBL_SEG3_F1"^16^0^4^0^2296^0
302345^"GSM_1900_AMAM_MASTER_TBL_SEG4_F1"^16^0^4^0^2297^0
302346^"GSM_1900_AMAM_MASTER_TBL_SEG5_F1"^16^0^4^0^2298^0
302347^"GSM_1900_AMAM_MASTER_TBL_SEG6_F1"^16^0^4^0^2299^0
302348^"GSM_1900_AMAM_MASTER_TBL_SEG7_F1"^16^0^4^0^2300^0
302349^"GSM_1900_AMAM_MASTER_TBL_SEG8_F1"^16^0^4^0^2284^0
302350^"GSM_AMAM_MASTER_TBL_SEG1_F2"^16^0^4^0^2309^0
302351^"GSM_AMAM_MASTER_TBL_SEG2_F2"^16^0^4^0^2286^0
302352^"GSM_AMAM_MASTER_TBL_SEG3_F2"^16^0^4^0^2287^0
302353^"GSM_AMAM_MASTER_TBL_SEG4_F2"^16^0^4^0^2288^0
302354^"GSM_AMAM_MASTER_TBL_SEG5_F2"^16^0^4^0^2289^0
302355^"GSM_AMAM_MASTER_TBL_SEG6_F2"^16^0^4^0^2290^0
302356^"GSM_AMAM_MASTER_TBL_SEG7_F2"^16^0^4^0^2291^0
302357^"GSM_AMAM_MASTER_TBL_SEG8_F2"^16^0^4^0^2292^0
302358^"DCS_AMAM_MASTER_TBL_SEG1_F2"^16^0^4^0^2293^0
302359^"DCS_AMAM_MASTER_TBL_SEG2_F2"^16^0^4^0^2294^0
302360^"DCS_AMAM_MASTER_TBL_SEG3_F2"^16^0^4^0^2295^0
302361^"DCS_AMAM_MASTER_TBL_SEG4_F2"^16^0^4^0^2296^0
302362^"DCS_AMAM_MASTER_TBL_SEG5_F2"^16^0^4^0^2297^0
302363^"DCS_AMAM_MASTER_TBL_SEG6_F2"^16^0^4^0^2298^0
302364^"DCS_AMAM_MASTER_TBL_SEG7_F2"^16^0^4^0^2299^0
302365^"DCS_AMAM_MASTER_TBL_SEG8_F2"^16^0^4^0^2300^0
302366^"GSM_850_AMAM_MASTER_TBL_SEG1_F2"^16^0^4^0^2301^0
302367^"GSM_850_AMAM_MASTER_TBL_SEG2_F2"^16^0^4^0^2302^0
302368^"GSM_850_AMAM_MASTER_TBL_SEG3_F2"^16^0^4^0^2303^0
302369^"GSM_850_AMAM_MASTER_TBL_SEG4_F2"^16^0^4^0^2304^0
302370^"GSM_850_AMAM_MASTER_TBL_SEG5_F2"^16^0^4^0^2305^0
302371^"GSM_850_AMAM_MASTER_TBL_SEG6_F2"^16^0^4^0^2306^0
302372^"GSM_850_AMAM_MASTER_TBL_SEG7_F2"^16^0^4^0^2307^0
302373^"GSM_850_AMAM_MASTER_TBL_SEG8_F2"^16^0^4^0^2308^0
302374^"GSM_1900_AMAM_MASTER_TBL_SEG1_F2"^16^0^4^0^2309^0
302375^"GSM_1900_AMAM_MASTER_TBL_SEG2_F2"^16^0^4^0^2310^0
302376^"GSM_1900_AMAM_MASTER_TBL_SEG3_F2"^16^0^4^0^2311^0
302377^"GSM_1900_AMAM_MASTER_TBL_SEG4_F2"^16^0^4^0^2312^0
302378^"GSM_1900_AMAM_MASTER_TBL_SEG5_F2"^16^0^4^0^2313^0
302379^"GSM_1900_AMAM_MASTER_TBL_SEG6_F2"^16^0^4^0^2306^0
302380^"GSM_1900_AMAM_MASTER_TBL_SEG7_F2"^16^0^4^0^2315^0
302381^"GSM_1900_AMAM_MASTER_TBL_SEG8_F2"^16^0^4^0^2316^0
302382^"GSM_AMPM_MASTER_TBL_SEG1_F1"^32^0^6^0^2317^0
302383^"GSM_AMPM_MASTER_TBL_SEG2_F1"^32^0^6^0^2318^0
302384^"GSM_AMPM_MASTER_TBL_SEG3_F1"^32^0^6^0^2319^0
302385^"GSM_AMPM_MASTER_TBL_SEG4_F1"^32^0^6^0^2320^0
302386^"GSM_AMPM_MASTER_TBL_SEG5_F1"^32^0^6^0^2321^0
302387^"GSM_AMPM_MASTER_TBL_SEG6_F1"^32^0^6^0^2322^0
302388^"GSM_AMPM_MASTER_TBL_SEG7_F1"^32^0^6^0^2323^0
302389^"GSM_AMPM_MASTER_TBL_SEG8_F1"^32^0^6^0^2324^0
302390^"DCS_AMPM_MASTER_TBL_SEG1_F1"^32^0^6^0^2325^0
302391^"DCS_AMPM_MASTER_TBL_SEG2_F1"^32^0^6^0^2326^0
302392^"DCS_AMPM_MASTER_TBL_SEG3_F1"^32^0^6^0^2327^0
302393^"DCS_AMPM_MASTER_TBL_SEG4_F1"^32^0^6^0^2328^0
302394^"DCS_AMPM_MASTER_TBL_SEG5_F1"^32^0^6^0^2329^0
302395^"DCS_AMPM_MASTER_TBL_SEG6_F1"^32^0^6^0^2330^0
302396^"DCS_AMPM_MASTER_TBL_SEG7_F1"^32^0^6^0^2331^0
302397^"DCS_AMPM_MASTER_TBL_SEG8_F1"^32^0^6^0^2332^0
302398^"GSM_850_AMPM_MASTER_TBL_SEG1_F1"^32^0^6^0^2333^0
302399^"GSM_850_AMPM_MASTER_TBL_SEG2_F1"^32^0^6^0^2334^0
302400^"GSM_850_AMPM_MASTER_TBL_SEG3_F1"^32^0^6^0^2335^0
302401^"GSM_850_AMPM_MASTER_TBL_SEG4_F1"^32^0^6^0^2336^0
302402^"GSM_850_AMPM_MASTER_TBL_SEG5_F1"^32^0^6^0^2337^0
302403^"GSM_850_AMPM_MASTER_TBL_SEG6_F1"^32^0^6^0^2338^0
302404^"GSM_850_AMPM_MASTER_TBL_SEG7_F1"^32^0^6^0^2339^0
302405^"GSM_850_AMPM_MASTER_TBL_SEG8_F1"^32^0^6^0^2340^0
302406^"GSM_1900_AMPM_MASTER_TBL_SEG1_F1"^32^0^6^0^2341^0
302407^"GSM_1900_AMPM_MASTER_TBL_SEG2_F1"^32^0^6^0^2342^0
302408^"GSM_1900_AMPM_MASTER_TBL_SEG3_F1"^32^0^6^0^2343^0
302409^"GSM_1900_AMPM_MASTER_TBL_SEG4_F1"^32^0^6^0^2344^0
302410^"GSM_1900_AMPM_MASTER_TBL_SEG5_F1"^32^0^6^0^2345^0
302411^"GSM_1900_AMPM_MASTER_TBL_SEG6_F1"^32^0^6^0^2346^0
302412^"GSM_1900_AMPM_MASTER_TBL_SEG7_F1"^32^0^6^0^2347^0
302413^"GSM_1900_AMPM_MASTER_TBL_SEG8_F1"^32^0^6^0^2348^0
302414^"GSM_AMPM_MASTER_TBL_SEG1_F2"^32^0^6^0^2437^0
302415^"GSM_AMPM_MASTER_TBL_SEG2_F2"^32^0^6^0^2350^0
302416^"GSM_AMPM_MASTER_TBL_SEG3_F2"^32^0^6^0^2351^0
302417^"GSM_AMPM_MASTER_TBL_SEG4_F2"^32^0^6^0^2352^0
302418^"GSM_AMPM_MASTER_TBL_SEG5_F2"^32^0^6^0^2353^0
302419^"GSM_AMPM_MASTER_TBL_SEG6_F2"^32^0^6^0^2354^0
302420^"GSM_AMPM_MASTER_TBL_SEG7_F2"^32^0^6^0^2355^0
302421^"GSM_AMPM_MASTER_TBL_SEG8_F2"^32^0^6^0^2356^0
302422^"DCS_AMPM_MASTER_TBL_SEG1_F2"^32^0^6^0^2357^0
302423^"DCS_AMPM_MASTER_TBL_SEG2_F2"^32^0^6^0^2326^0
302424^"DCS_AMPM_MASTER_TBL_SEG3_F2"^32^0^6^0^2358^0
302425^"DCS_AMPM_MASTER_TBL_SEG4_F2"^32^0^6^0^2359^0
302426^"DCS_AMPM_MASTER_TBL_SEG5_F2"^32^0^6^0^2360^0
302427^"DCS_AMPM_MASTER_TBL_SEG6_F2"^32^0^6^0^2361^0
302428^"DCS_AMPM_MASTER_TBL_SEG7_F2"^32^0^6^0^2362^0
302429^"DCS_AMPM_MASTER_TBL_SEG8_F2"^32^0^6^0^2363^0
302430^"GSM_850_AMPM_MASTER_TBL_SEG1_F2"^32^0^6^0^2333^0
302431^"GSM_850_AMPM_MASTER_TBL_SEG2_F2"^32^0^6^0^2365^0
302432^"GSM_850_AMPM_MASTER_TBL_SEG3_F2"^32^0^6^0^2366^0
302433^"GSM_850_AMPM_MASTER_TBL_SEG4_F2"^32^0^6^0^2367^0
302434^"GSM_850_AMPM_MASTER_TBL_SEG5_F2"^32^0^6^0^2368^0
302435^"GSM_850_AMPM_MASTER_TBL_SEG6_F2"^32^0^6^0^2369^0
302436^"GSM_850_AMPM_MASTER_TBL_SEG7_F2"^32^0^6^0^2370^0
302437^"GSM_850_AMPM_MASTER_TBL_SEG8_F2"^32^0^6^0^2371^0
302438^"GSM_1900_AMPM_MASTER_TBL_SEG1_F2"^32^0^6^0^2372^0
302439^"GSM_1900_AMPM_MASTER_TBL_SEG2_F2"^32^0^6^0^2373^0
302440^"GSM_1900_AMPM_MASTER_TBL_SEG3_F2"^32^0^6^0^2374^0
302441^"GSM_1900_AMPM_MASTER_TBL_SEG4_F2"^32^0^6^0^2375^0
302442^"GSM_1900_AMPM_MASTER_TBL_SEG5_F2"^32^0^6^0^2376^0
302443^"GSM_1900_AMPM_MASTER_TBL_SEG6_F2"^32^0^6^0^2377^0
302444^"GSM_1900_AMPM_MASTER_TBL_SEG7_F2"^32^0^6^0^2378^0
302445^"GSM_1900_AMPM_MASTER_TBL_SEG8_F2"^32^0^6^0^2379^0
302446^"GSM_CALPATH_RSB_A_G1"^16^0^3^0^2420^0
302447^"GSM_CALPATH_RSB_B_G1"^16^0^3^0^2421^0
302448^"GSM_850_CALPATH_RSB_B_G1"^16^0^3^0^2424^0
302449^"DCS_CALPATH_RSB_A_G1"^16^0^3^0^2423^0
302450^"DCS_CALPATH_RSB_B_G1"^16^0^3^0^2425^0
302451^"GSM_1900_CALPATH_RSB_A_G1"^16^0^3^0^2426^0
302452^"GSM_1900_CALPATH_RSB_B_G1"^16^0^3^0^2427^0
302453^"GSM_CALPATH_RSB_A_G2"^16^0^3^0^2428^0
302454^"GSM_CALPATH_RSB_B_G2"^16^0^3^0^2436^0
302455^"GSM_850_CALPATH_RSB_A_G2"^16^0^3^0^2430^0
302456^"GSM_850_CALPATH_RSB_B_G2"^16^0^3^0^2431^0
302457^"DCS_CALPATH_RSB_A_G2"^16^0^3^0^2432^0
302458^"DCS_CALPATH_RSB_B_G2"^16^0^3^0^2433^0
302459^"GSM_1900_CALPATH_RSB_A_G2"^16^0^3^0^2434^0
302460^"GSM_1900_CALPATH_RSB_B_G2"^16^0^3^0^2435^0
302461^"GSM_AMAM_GAIN_LOW_TEMP"^16^0^3^0^2396^0
302462^"GSM_AMAM_DC_LOW_TEMP"^16^0^3^0^2397^0
302463^"GSM_AMAM_GAIN_HIGH_TEMP"^16^0^3^0^2398^0
302464^"GSM_AMAM_DC_HIGH_TEMP"^16^0^3^0^2399^0
302465^"GSM_AMAM_GAIN_NOM_TEMP"^16^0^3^0^2400^0
302466^"GSM_AMAM_DC_NOM_TEMP"^16^0^3^0^2401^0
302467^"GSM_850_AMAM_GAIN_LOW_TEMP"^16^0^3^0^2402^0
302468^"GSM_850_AMAM_DC_LOW_TEMP"^16^0^3^0^2403^0
302469^"GSM_850_AMAM_GAIN_HIGH_TEMP"^16^0^3^0^2404^0
302470^"GSM_850_AMAM_DC_HIGH_TEMP"^16^0^3^0^2405^0
302471^"GSM_850_AMAM_GAIN_NOM_TEMP"^16^0^3^0^2406^0
302472^"GSM_850_AMAM_DC_NOM_TEMP"^16^0^3^0^2407^0
302473^"DCS_AMAM_GAIN_LOW_TEMP"^16^0^3^0^2408^0
302474^"DCS_AMAM_DC_LOW_TEMP"^16^0^3^0^2409^0
302475^"DCS_AMAM_DC_HIGH_TEMP"^16^0^3^0^2411^0
302476^"DCS_AMAM_GAIN_NOM_TEMP"^16^0^3^0^2412^0
302477^"DCS_AMAM_DC_NOM_TEMP"^16^0^3^0^2413^0
302478^"GSM_1900_AMAM_GAIN_LOW_TEMP"^16^0^3^0^2414^0
302479^"GSM_1900_AMAM_DC_LOW_TEMP"^16^0^3^0^2415^0
302480^"GSM_1900_AMAM_GAIN_HIGH_TEMP"^16^0^3^0^2416^0
302481^"GSM_1900_AMAM_DC_HIGH_TEMP"^16^0^3^0^2417^0
302482^"GSM_1900_AMAM_GAIN_NOM_TEMP"^16^0^3^0^2418^0
302483^"GSM_1900_AMAM_DC_NOM_TEMP"^16^0^3^0^2419^0
302484^"GSM_AMAM_ARFCN"^16^0^4^0^2444^0
302485^"DCS_AMAM_ARFCN"^16^0^4^0^2445^0
302486^"GSM_850_AMAM_ARFCN"^16^0^4^0^2446^0
302487^"GSM_1900_AMAM_ARFCN"^16^0^4^0^2447^0
302527^"active_epzid_type"^8^2^20020^0^-1^0
302528^"abnormal_exit_count"^32^0^6^0^2485^0
302529^"sys_struct_fct_file_name"^8^0^2^0^2507^0
302530^"sys_struct_fct_file_xsum"^32^0^6^0^-1^0
302531^"sys_custom_ini_file_name"^8^0^2^0^-1^0
302532^"sys_custom_ini_file_xsum"^32^0^6^0^-1^0
302533^"sys_std_map_file_ver"^16^0^3^0^-1^0
302534^"sys_std_map_file_xsum"^32^0^6^0^-1^0
302535^"sys_spc_delta_file_ver"^16^0^4^0^-1^0
302536^"sys_spc_delta_file_xsum"^32^0^6^0^-1^0
302537^"lcd_id"^8^0^2^0^2490^0
302538^"wcdma_pa_range_for_dvs"^16^0^4^0^-1^0
302539^"wcdma_pa_compensate_up_with_dvs"^16^0^3^0^-1^0
302540^"wcdma_pa_compensate_dn_with_dvs"^16^0^3^0^-1^0
302541^"wcdma_1900_pa_range_for_dvs"^16^0^4^0^-1^0
302542^"wcdma_1900_pa_compensate_up_with_dvs"^16^0^3^0^-1^0
302543^"wcdma_1900_pa_compensate_dn_with_dvs"^16^0^3^0^-1^0
302544^"wcdma_800_pa_range_for_dvs"^16^0^4^0^-1^0
302545^"wcdma_800_pa_compensate_up_with_dvs"^16^0^3^0^-1^0
302546^"wcdma_800_pa_compensate_dn_with_dvs"^16^0^3^0^-1^0
302547^"wcdma_max_pwr_backoff_voltages"^8^0^2^0^-1^0
302548^"wcdma_max_pwr_backoff_volt1"^16^0^3^0^-1^0
302549^"wcdma_max_pwr_backoff_volt2"^16^0^3^0^-1^0
302550^"wcdma_max_pwr_backoff_volt3"^16^0^3^0^-1^0
302551^"wcdma_1900_max_pwr_backoff_voltages"^8^0^2^0^-1^0
302552^"wcdma_1900_max_pwr_backoff_volt1"^16^0^3^0^-1^0
302553^"wcdma_1900_max_pwr_backoff_volt2"^16^0^3^0^-1^0
302554^"wcdma_1900_max_pwr_backoff_volt3"^16^0^3^0^-1^0
302555^"wcdma_800_max_pwr_backoff_voltages"^8^0^2^0^-1^0
302556^"wcdma_800_max_pwr_backoff_volt1"^16^0^3^0^-1^0
302557^"wcdma_800_max_pwr_backoff_volt2"^16^0^3^0^-1^0
302558^"wcdma_800_max_pwr_backoff_volt3"^16^0^3^0^-1^0
302559^"wcdma_hs_r1_rise"^16^0^3^0^-1^0
302560^"wcdma_hs_r1_fall"^16^0^3^0^-1^0
302561^"wcdma_hs_r2_rise"^16^0^3^0^-1^0
302562^"wcdma_hs_r2_fall"^16^0^3^0^-1^0
302563^"wcdma_hs_r3_rise"^16^0^3^0^-1^0
302564^"wcdma_hs_r3_fall"^16^0^3^0^-1^0
302565^"wcdma_1900_hs_r1_rise"^16^0^3^0^-1^0
302566^"wcdma_1900_hs_r1_fall"^16^0^3^0^-1^0
302567^"wcdma_1900_hs_r2_rise"^16^0^3^0^-1^0
302568^"wcdma_1900_hs_r2_fall"^16^0^3^0^-1^0
302569^"wcdma_1900_hs_r3_rise"^16^0^3^0^-1^0
302570^"wcdma_1900_hs_r3_fall"^16^0^3^0^-1^0
302571^"wcdma_800_hs_r1_rise"^16^0^3^0^-1^0
302572^"wcdma_800_hs_r1_fall"^16^0^3^0^-1^0
302573^"wcdma_800_hs_r2_rise"^16^0^3^0^-1^0
302574^"wcdma_800_hs_r2_fall"^16^0^3^0^-1^0
302575^"wcdma_800_hs_r3_rise"^16^0^3^0^-1^0
302576^"wcdma_800_hs_r3_fall"^16^0^3^0^-1^0
302577^"GSM_AMAM_ARFCN_F1"^16^0^4^0^-1^0
302578^"DCS_AMAM_ARFCN_F1"^16^0^4^0^-1^0
302579^"GSM_850_AMAM_ARFCN_F1"^16^0^4^0^-1^0
302580^"GSM_1900_AMAM_ARFCN_F1"^16^0^4^0^-1^0
302581^"GSM_AMAM_ARFCN_F2"^16^0^4^0^-1^0
302582^"DCS_AMAM_ARFCN_F2"^16^0^4^0^-1^0
302583^"GSM_850_AMAM_ARFCN_F2"^16^0^4^0^-1^0
302584^"GSM_1900_AMAM_ARFCN_F2"^16^0^4^0^-1^0
302585^"gsm_polar_path_delay"^16^0^3^0^-1^0
302586^"dcs_polar_path_delay"^16^0^3^0^-1^0
302587^"gsm_850_polar_path_delay"^16^0^3^0^-1^0
302588^"gsm_1900_polar_path_delay"^16^0^3^0^-1^0
302589^"gsm_opll_bw_val"^8^0^2^0^-1^0
302590^"dcs_opll_bw_val"^8^0^2^0^-1^0
302591^"gsm_850_opll_bw_val"^8^0^2^0^-1^0
302592^"gsm_1900_opll_bw_val"^8^0^2^0^-1^0
302593^"gsm_baseband_bw_val"^8^0^2^0^-1^0
302594^"dcs_baseband_bw_val"^8^0^2^0^-1^0
302595^"gsm_850_baseband_bw_val"^8^0^2^0^-1^0
302596^"gsm_1900_baseband_bw_val"^8^0^2^0^-1^0
302597^"pwrdBm"^16^0^3^0^2526^0
302598^"dacval"^16^0^4^0^2527^0
302599^"pwrdBm"^16^0^3^0^2526^0
302600^"dacval"^16^0^4^0^2527^0
302601^"pwrdBm"^16^0^3^0^2526^0
302602^"dacval"^16^0^4^0^2527^0
302603^"pwrdBm"^16^0^3^0^2526^0
302604^"dacval"^16^0^4^0^2527^0
302605^"pwrdBm"^16^0^3^0^2526^0
302606^"dacval"^16^0^4^0^2527^0
302607^"pwrdBm"^16^0^3^0^2526^0
302608^"dacval"^16^0^4^0^2527^0
302788^"hdrscp_bcmcs_enable"^32^0^6^0^-1^0
302838^"set_date_format"^16^2^20034^0^-1^0
302839^"set_time_format"^16^2^20035^0^-1^0
302840^"set_show_time"^8^0^0^0^-1^0
302841^"set_auto_time"^8^0^0^0^-1^0
302842^"set_buddhist_year"^8^0^0^0^-1^0
302843^"bc0_hdr_p1_rise_fall_off"^8^0^2^0^1730^0
302844^"bc1_hdr_p1_rise_fall_off"^8^0^2^0^1730^0
302845^"bc3_hdr_p1_rise_fall_off"^8^0^2^0^1730^0
302846^"bc4_hdr_p1_rise_fall_off"^8^0^2^0^1730^0
302847^"bc5_hdr_p1_rise_fall_off"^8^0^2^0^1730^0
302848^"bc6_hdr_p1_rise_fall_off"^8^0^2^0^1730^0
302849^"nv_ds_incoming_data_RLP_timeout"^32^0^6^0^2641^0
302850^"nv_ds_default_inactivity_restore_timeout"^32^0^6^0^2650^0
302851^"nv_chg_usb_nvdisable_type"^8^2^20036^0^-1^0
302864^"num_broken_charges"^16^0^4^0^-1^0
302865^"num_charges"^16^0^4^0^-1^0
302866^"num_usb_charges"^16^0^4^0^-1^0
302867^"num_mins_charging"^16^0^4^0^-1^0
302878^"sys_convert_script_ver"^32^0^6^0^-1^0
302961^"display_language_auto"^8^0^0^0^-1^0
302962^"input_language_auto"^8^0^0^0^-1^0
302963^"browser_display_splash"^8^0^0^0^-1^0
302964^"browser_http_referer"^8^0^0^0^-1^0
302965^"browser_active_profile"^8^0^2^0^-1^0
302966^"browser_disable_image"^8^0^0^0^-1^0
302967^"browser_disable_sound"^8^0^0^0^-1^0
302968^"i"^8^0^2^0^-1^0
303025^"gps1_position_report"^8^0^2^0^-1^0
303026^"set_voice_call_tone"^16^2^20066^0^-1^0
303027^"conn_profile_unpw_ro_override"^8^0^0^0^-1^0
303028^"internet_profile_unpw_ro_override"^8^0^0^0^-1^0
303029^"aagps_rti_validity_dur"^32^0^6^0^2970^0
303030^"ipv6_umts_failover_config"^8^0^2^0^-1^0
303031^"poc_forbid_change_userid"^8^0^0^0^-1^0
303032^"poc_wtuser_password"^16^0^4^0^-1^0
303033^"cbs_max_msg_per_topic"^8^0^2^0^-1^0
303034^"browser_fwdurl_to"^16^2^20067^0^-1^0
303035^"browser_wap_sim_combinelock"^8^0^0^0^-1^0
303036^"browser_startpage_readonly"^8^0^0^0^-1^0
303037^"cmgr_display_ro_for_missing_dcf"^8^0^0^0^-1^0
303038^"cmgr_prompt_for_ro_delete"^8^0^0^0^-1^0
303039^"cmgr_auto_redirect_to_license_server"^8^0^0^0^-1^0
303040^"set_drm_content_prompt"^8^0^0^0^-1^0
303041^"cmgr_wd_remaining_hours_1_threshold"^8^0^2^0^-1^0
303042^"cmgr_wd_remaining_hours_2_threshold"^8^0^2^0^-1^0
303043^"cmgr_wd_run_every_hours"^8^0^2^0^-1^0
303044^"set_drm_expire_warning"^8^0^0^0^-1^0
303045^"wlan_enable_ps_mode"^8^0^2^0^3008^0
303046^"mf_700_lna_rise_2"^16^0^4^0^-1^0
303050^"pb_recordasound"^8^0^0^0^3021^0
303051^"pb_auto_power_off"^32^0^5^0^3022^0
303055^"bc0_hdr_g0_im_fall"^8^0^1^0^-1^0
303056^"bc0_hdr_g0_im_rise"^8^0^1^0^-1^0
303076^"nam"^8^0^2^0^3079^0
303077^"key"^8^0^2^0^3064^0
303078^"nam"^8^0^2^0^3079^0
303079^"key"^8^0^2^0^3074^0
303080^"nam"^8^0^2^0^3079^0
303095^"Custom Config Is Active"^8^1^211^0^3117^0
303096^"Subtype 2 Physical Layer"^1^0^6^0^-1^0
303097^"Enhanced CCMAC"^1^0^6^0^-1^0
303098^"Enhanced ACMAC"^1^0^6^0^-1^0
303099^"Enhanced FTCMAC"^1^0^6^0^-1^0
303100^"Subtype 3 RTCMAC"^1^0^6^0^-1^0
303101^"Subtype 1 RTCMAC"^1^0^6^0^-1^0
303102^"Enhanced Idle"^1^0^6^0^-1^0
303103^"Reserved"^19^0^6^1^-1^0
303104^"Generic Broadcast Is Enabled"^1^0^6^0^-1^0
303105^"Reserved"^31^0^6^1^-1^0
303106^"SN Multiflow Packet Application"^1^0^6^0^-1^0
303107^"Reserved"^28^0^6^1^-1^0
303108^"set_linger_time_item_enable"^8^0^0^0^3118^0
303109^"java_show_logo_on_start"^8^0^0^0^-1^0
303110^"ens_enabled"^8^0^0^0^-1^0
303111^"diag_spc_timeout"^16^0^4^0^3128^0
303112^"ms_sms_header_template_file"^16^0^4^0^-1^0
303113^"ms_sms_signature_template_file"^16^0^4^0^-1^0
303114^"small_slot_cycle_allowed"^8^0^2^0^3120^0
303123^"access_hashing_class_mask"^16^0^4^0^3141^0
303124^"transition_009k6_019k2"^8^0^2^0^3151^0
303125^"transition_019k2_038k4"^8^0^2^0^3153^0
303126^"data_offset_19k2"^8^0^2^0^3150^0
303127^"data_offset_38k4"^8^0^2^0^3151^0
303128^"data_offset_76k8"^8^0^2^0^3152^0
303129^"data_offset_153k6"^8^0^2^0^3153^0
303130^"rpc_step"^8^0^2^0^3154^0
303133^"set_alarm_clock_tone_setting"^16^2^20066^0^-1^0
303134^"sys_default_efs_file_name"^8^0^2^0^-1^0
303135^"sys_efs_file_name"^8^0^2^0^-1^0
303136^"sys_default_nv_ini_file_name"^8^0^2^0^-1^0
303137^"sys_nv_ini_file_name"^8^0^2^0^-1^0
303138^"sys_script_file_name"^8^0^2^0^-1^0
303139^"max_gainrange_4"^8^0^1^0^-1^0
303140^"min_gainrange_5"^8^0^1^0^-1^0
303141^"gsm_rx_gain_range_5_freq_comp"^16^0^4^0^-1^0
303701^"nv_wcdma_dl_freq_type"^32^0^6^0^-1^0
303702^"nv_wcdma_dl_freq_enabled_type"^8^0^0^0^-1^0
303804^"ms_sms_smsc_address6"^16^0^4^0^-1^0
304866^"wlan_qos_mode"^16^2^20140^0^3582^0
304867^"Generic Multimode Capable Disc Port"^1^0^6^0^-1^0
304868^"Enhanced Multiflow Packet Application"^1^0^6^0^-1^0
304869^"Circuit Services Notification Application"^1^0^6^0^-1^0
304870^"Subtype 3 Physical Layer"^1^0^6^0^-1^0
304871^"MC FTCMAC"^1^0^6^0^-1^0
304872^"MC RTCMAC"^1^0^6^0^-1^0
304873^"MC RUP"^1^0^6^0^-1^0
304874^"Quick Idle"^1^0^6^0^-1^0
304875^"SN Multilink Multiflow Packet Application"^1^0^6^0^-1^0
304876^"nv_hdrscp_force_at_config_type"^16^2^1^0^3968^0
304877^"Mode"^8^1^20143^0^4930^0
304878^"pa_smps_level"^16^0^3^0^-1^0
304879^"pre_emphasis_enable"^8^0^2^1^4940^0
304880^"pre_emphasis_value"^8^0^2^1^4952^0
304881^"amplitude_adjustment_enable"^8^0^2^1^4953^0
304882^"amplitude_adjustment_value"^8^0^2^1^4954^0
304883^"num_ports"^8^0^2^0^4949^0
304884^"qmi_port"^16^0^4^0^4950^0
304885^"qmi_stream"^16^1^20144^0^4947^0
304886^"frame_mode"^16^1^20145^0^4948^0
304887^"data_port"^16^0^3^0^4951^0
304888^"session_type"^8^0^2^0^-1^0
304889^"dedicated_voice_subs"^8^0^2^0^-1^0
304890^"dedicated_data_subs"^8^0^2^0^-1^0
304891^"active_subs"^8^0^2^0^-1^0
304892^"priority_subs"^8^0^2^0^-1^0
304893^"dual_standby_pref"^8^0^2^0^-1^0
304894^"RRC Release Version"^8^2^20146^0^-1^0
304895^"3GPP Release Version"^8^2^20147^0^-1^0
304896^"Band Pref"^32^0^6^0^-1^0
304897^"Net Select Mode"^8^0^2^0^-1^0
304898^"subnet"^48^0^8^1^-1^0
304899^"band_chan_u_type"^32^0^6^1^-1^0
304900^"Is Chan"^8^0^2^0^-1^0
304901^"Acq Mode"^8^0^2^0^-1^0
304902^"amss_build_id"^256^0^9^0^-1^0
304903^"amss_unique_id"^8^0^2^1^-1^0
304904^"uqcn_build_id"^256^0^9^0^-1^0
304905^"uqcn_unique_id"^8^0^2^1^-1^0
304906^"iwlan_ike_cert_req_enabled"^8^0^0^0^-1^0
304907^"Visible Light Trans Ratio"^8^0^2^0^-1^0
304908^"IR Trans Ratio"^8^0^2^0^-1^0
304909^"Infinite Dis Offset"^16^0^4^0^-1^0
304910^"Near Threshold"^16^0^4^0^-1^0
304911^"Far Threshold"^16^0^4^0^-1^0
304912^"dbg_eq_ctrl"^32^0^6^1^-1^0
304913^"AccelDisThreshold"^16^0^4^0^-1^0
304914^"SelWinLen"^8^0^2^0^-1^0
304915^"SelSampRate"^8^0^2^0^-1^0
304916^"Thresh3D"^32^0^5^0^-1^0
304917^"Thresh2D"^32^0^5^0^-1^0
304918^"UpRate2D"^8^0^2^0^-1^0
304919^"TimeConstant2D"^16^0^4^0^-1^0
304920^"UpRate3D"^8^0^2^0^-1^0
304921^"TimeConstant3D"^16^0^4^0^-1^0
304922^"AccelFilterBandwidth"^32^0^6^1^-1^0
304923^"Threshold"^32^0^6^1^-1^0
304924^"Duration"^32^0^6^1^-1^0
304925^"StationaryDetectDuration"^32^0^6^1^-1^0
304926^"Frequency"^8^0^2^0^-1^0
304927^"MaxTimeWin"^32^0^5^0^-1^0
304928^"MaxBufSize"^8^0^2^0^-1^0
304929^"RDTimeWin"^32^0^5^0^-1^0
304930^"RDRestThresh"^32^0^5^0^-1^0
304931^"RDAxisThresh"^32^0^5^0^-1^0
304932^"OriTimeWin"^32^0^5^0^-1^0
304933^"OriThresh"^32^0^5^0^-1^0
304934^"OriAngle"^32^0^5^0^-1^0
304935^"FacTimeWin"^32^0^5^0^-1^0
304936^"FacThresh"^32^0^5^0^-1^0
304937^"BGTimeWin"^32^0^5^0^-1^0
304938^"BGSleep"^32^0^5^0^-1^0
304939^"BGPushThresh"^32^0^5^0^-1^0
304940^"BGPullThresh"^32^0^5^0^-1^0
304941^"BGShakeThresh"^32^0^5^0^-1^0
304942^"BGZThresh"^32^0^5^0^-1^0
304943^"SPIScaleFactor"^16^0^4^0^-1^0
304944^"SPIProcWin"^16^0^4^0^-1^0
304945^"SPISampRate"^16^0^4^0^-1^0
304946^"SPIa1"^64^0^7^0^-1^0
304947^"SPIa2"^64^0^7^0^-1^0
304948^"SPIa3"^64^0^7^0^-1^0
304949^"SPIa4"^64^0^7^0^-1^0
304950^"SPIb0"^64^0^7^0^-1^0
304951^"SPIb1"^64^0^7^0^-1^0
304952^"SPIb2"^64^0^7^0^-1^0
304953^"SPIb3"^64^0^7^0^-1^0
304954^"SPIb4"^64^0^7^0^-1^0
304955^"ecall_mode"^8^1^20149^0^-1^0
304956^"tv_res"^8^0^2^0^-1^0
304957^"lcdc_res"^8^0^2^0^-1^0
304958^"backoff_timer_value"^32^0^6^0^-1^0
304959^"boot_sw_ver"^256^0^9^0^-1^0
304960^"fast_enum_enabled"^8^0^2^1^-1^0
304961^"last_mip_err_code"^8^0^2^1^-1^0
304962^"last_otasp_state"^8^0^2^1^-1^0
304963^"muxd_consl_profile_dir_index"^8^0^2^1^-1^0
304964^"muxd_uqcn_version"^32^0^6^1^-1^0
304965^"muxd_factory_index"^8^0^2^1^-1^0
304966^"index"^8^0^2^0^-1^0
304967^"app_priority"^8^0^2^0^-1^0
304968^"data_rate_mode"^8^0^2^0^-1^0
304969^"data_bearer"^8^0^2^0^-1^0
304970^"auth_algorithm"^8^0^2^0^-1^0
304971^"1XtoHDRHandupDelayTimer"^32^0^6^0^-1^0
304972^"1XtoLTEHandupDelayTimer"^32^0^6^0^-1^0
304973^"1XDataServiceTransferTimer"^32^0^6^0^-1^0
304974^"ehplmn"^8^0^2^1^-1^0
304975^"cgps_sleep_timetag_offset"^32^0^6^0^-1^0
304976^"cgps_xtra_preferred_max_valid_age"^16^0^4^0^-1^0
304977^"ignore_uplmn"^8^0^0^0^-1^0
304978^"app_type_mask"^32^0^6^1^-1^0
304979^"ds_3gpd_active_profile_index"^8^0^2^0^-1^0
304980^"ds_3gpd_num_valid_profiles"^8^0^2^0^-1^0
304981^"imsi_switch"^8^0^0^0^-1^0
304982^"Enable RX Debug"^8^0^2^0^-1^0
304983^"Enable TX Debug"^8^0^2^0^-1^0
304984^"num_states"^8^0^2^0^-1^0
304985^"default_state"^8^1^20150^0^-1^0
304986^"target_rate"^32^0^6^0^-1^0
304987^"hsic_enabled"^8^0^0^0^-1^0
304988^"rssiOffSet"^16^0^3^0^-1^0
304989^"Power Limit"^8^0^1^0^-1^0
304990^"Antenna Gain"^32^0^5^0^-1^0
304991^"bRatePowerOffset"^32^0^5^0^-1^0
304992^"gnRatePowerOffset"^32^0^5^0^-1^0
304993^"pwrOptimum"^32^0^6^0^-1^0
304994^"productId"^16^0^4^0^-1^0
304995^"prodectBands"^8^0^2^0^-1^0
304996^"numOfTxChains"^8^0^2^0^-1^0
304997^"numOfRxChains"^8^0^2^0^-1^0
304998^"macAddr"^8^0^2^0^-1^0
304999^"mfgSN"^8^0^2^0^-1^0
305000^"Data"^32^0^6^0^-1^0
305001^"fcc_auth_enable"^8^0^2^1^-1^0
305002^"LTE Band Pref"^64^0^8^1^-1^0
305003^"TX_ROT_ANGLE_PA_STATE_0"^16^0^3^0^5114^0
305004^"TX_ROT_ANGLE_PA_STATE_1"^16^0^3^0^5115^0
305005^"TX_ROT_ANGLE_PA_STATE_2"^16^0^3^0^5116^0
305006^"TX_ROT_ANGLE_PA_STATE_3"^16^0^3^0^5117^0
305007^"Enabled"^8^0^2^0^-1^0
305008^"so73_cop0_supported"^8^0^0^0^-1^0
305009^"WCDMA_2100_TX_LIM_VS_FREQ_DTX"^16^0^3^0^-1^0
305010^"WCDMA_2100_TX_COMP_VS_FREQ_2_DTX"^8^0^1^0^-1^0
305011^"WCDMA_2100_TX_COMP_VS_FREQ_3_DTX"^8^0^1^0^-1^0
305012^"WCDMA_2100_TX_LIN_VS_TEMP_2_DTX"^16^0^3^0^-1^0
305013^"WCDMA_2100_TX_LIN_VS_TEMP_3_DTX"^16^0^3^0^-1^0
305014^"WCDMA_1800_TX_LIM_FREQ_DTX"^16^0^3^0^-1^0
305015^"WCDMA_1800_TX_COMP_VS_FREQ_2_DTX"^8^0^1^0^-1^0
305016^"WCDMA_1800_TX_COMP_VS_FREQ_3_DTX"^8^0^1^0^-1^0
305017^"WCDMA_1800_TX_LIN_VS_TEMP_2_DTX"^16^0^3^0^-1^0
305018^"WCDMA_1800_TX_LIN_VS_TEMP_3_DTX"^16^0^3^0^-1^0
305019^"WCDMA_1900_TX_LIM_FREQ_DTX"^16^0^3^0^-1^0
305020^"WCDMA_1900_TX_COMP_VS_FREQ_2_DTX"^8^0^1^0^-1^0
305021^"WCDMA_1900_TX_COMP_VS_FREQ_3_DTX"^8^0^1^0^-1^0
305022^"WCDMA_1900_TX_LIN_VS_TEMP_2_DTX"^16^0^3^0^-1^0
305023^"WCDMA_1900_TX_LIN_VS_TEMP_3_DTX"^16^0^3^0^-1^0
305024^"WCDMA_800_TX_LIM_FREQ_DTX"^16^0^3^0^-1^0
305025^"WCDMA_800_TX_COMP_VS_FREQ_2_DTX"^8^0^1^0^-1^0
305026^"WCDMA_800_TX_COMP_VS_FREQ_3_DTX"^8^0^1^0^-1^0
305027^"WCDMA_800_TX_LIN_VS_TEMP_2_DTX"^16^0^3^0^-1^0
305028^"WCDMA_800_TX_LIN_VS_TEMP_3_DTX"^16^0^3^0^-1^0
305029^"WCDMA_900_TX_LIM_FREQ_DTX"^16^0^3^0^-1^0
305030^"WCDMA_900_TX_COMP_VS_FREQ_2_DTX"^8^0^1^0^-1^0
305031^"WCDMA_900_TX_COMP_VS_FREQ_3_DTX"^8^0^1^0^-1^0
305032^"WCDMA_900_TX_LIN_VS_TEMP_2_DTX"^16^0^3^0^-1^0
305033^"WCDMA_900_TX_LIN_VS_TEMP_3_DTX"^16^0^3^0^5124^0
305034^"WCDMA_BC4_TX_LIM_FREQ_DTX"^16^0^3^0^-1^0
305035^"WCDMA_BC4_TX_COMP_VS_FREQ_2_DTX"^8^0^1^0^-1^0
305036^"WCDMA_BC4_TX_COMP_VS_FREQ_3_DTX"^8^0^1^0^-1^0
305037^"WCDMA_BC4_TX_LIN_VS_TEMP_2_DTX"^16^0^3^0^-1^0
305038^"WCDMA_BC4_TX_LIN_VS_TEMP_3_DTX"^16^0^3^0^-1^0
305039^"hide_ftl"^8^0^0^0^-1^0
305040^"Number of Rats"^8^0^2^0^-1^0
305041^"index"^8^0^2^0^-1^0
305042^"dns_addr"^32^0^6^1^-1^0
305045^"dc_service_update"^8^0^2^0^5132^0
305046^"prl_service_update"^8^0^2^0^5138^0
305047^"hfa_done_status"^8^0^2^0^5134^0
305048^"log_service_update"^8^0^2^0^5136^0
305049^"hfa_service_update"^8^0^2^0^5131^0
305051^"pause_setting"^8^2^20151^0^5137^0
305053^"roam_setting"^8^2^20152^0^5141^0
305054^"last_dun_rmnet_mip_err_code"^8^0^2^1^5127^0
305055^"hsu_alt_net_config"^8^0^2^1^5126^0
