<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3959" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3959{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_3959{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3959{left:601px;bottom:1141px;letter-spacing:-0.14px;}
#t4_3959{left:70px;bottom:1084px;}
#t5_3959{left:96px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-1.25px;}
#t6_3959{left:306px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-1.3px;}
#t7_3959{left:96px;bottom:1071px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t8_3959{left:96px;bottom:1054px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t9_3959{left:96px;bottom:1037px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#ta_3959{left:70px;bottom:877px;letter-spacing:-0.14px;word-spacing:-0.4px;}
#tb_3959{left:70px;bottom:852px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#tc_3959{left:70px;bottom:826px;}
#td_3959{left:96px;bottom:830px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#te_3959{left:285px;bottom:830px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#tf_3959{left:353px;bottom:830px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tg_3959{left:96px;bottom:813px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#th_3959{left:96px;bottom:796px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#ti_3959{left:391px;bottom:803px;}
#tj_3959{left:70px;bottom:770px;}
#tk_3959{left:96px;bottom:773px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#tl_3959{left:302px;bottom:773px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#tm_3959{left:370px;bottom:773px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tn_3959{left:96px;bottom:756px;letter-spacing:-0.16px;word-spacing:-1.08px;}
#to_3959{left:96px;bottom:739px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tp_3959{left:70px;bottom:715px;letter-spacing:-0.14px;word-spacing:-0.4px;}
#tq_3959{left:70px;bottom:647px;letter-spacing:0.15px;}
#tr_3959{left:151px;bottom:647px;letter-spacing:0.2px;word-spacing:0.02px;}
#ts_3959{left:70px;bottom:622px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tt_3959{left:70px;bottom:605px;letter-spacing:-0.14px;}
#tu_3959{left:70px;bottom:546px;letter-spacing:0.14px;}
#tv_3959{left:152px;bottom:546px;letter-spacing:0.16px;}
#tw_3959{left:70px;bottom:522px;letter-spacing:-0.14px;}
#tx_3959{left:99px;bottom:522px;letter-spacing:-0.15px;word-spacing:-1.13px;}
#ty_3959{left:240px;bottom:522px;letter-spacing:-0.15px;word-spacing:-1.12px;}
#tz_3959{left:682px;bottom:522px;letter-spacing:-0.19px;word-spacing:-1.09px;}
#t10_3959{left:70px;bottom:506px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#t11_3959{left:70px;bottom:171px;letter-spacing:-0.11px;}
#t12_3959{left:92px;bottom:171px;letter-spacing:-0.12px;}
#t13_3959{left:92px;bottom:154px;letter-spacing:-0.12px;}
#t14_3959{left:330px;bottom:1005px;letter-spacing:0.13px;word-spacing:-0.08px;}
#t15_3959{left:425px;bottom:1005px;letter-spacing:0.14px;word-spacing:-0.04px;}
#t16_3959{left:77px;bottom:985px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t17_3959{left:207px;bottom:985px;letter-spacing:-0.13px;}
#t18_3959{left:77px;bottom:962px;letter-spacing:-0.13px;}
#t19_3959{left:207px;bottom:962px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1a_3959{left:77px;bottom:940px;letter-spacing:-0.14px;}
#t1b_3959{left:207px;bottom:940px;letter-spacing:-0.12px;}
#t1c_3959{left:77px;bottom:917px;letter-spacing:-0.14px;}
#t1d_3959{left:207px;bottom:917px;letter-spacing:-0.13px;}
#t1e_3959{left:70px;bottom:133px;letter-spacing:-0.11px;}
#t1f_3959{left:92px;bottom:133px;letter-spacing:-0.12px;}
#t1g_3959{left:92px;bottom:116px;letter-spacing:-0.12px;}
#t1h_3959{left:301px;bottom:469px;letter-spacing:0.13px;word-spacing:0.02px;}
#t1i_3959{left:396px;bottom:469px;letter-spacing:0.12px;word-spacing:0.03px;}
#t1j_3959{left:77px;bottom:449px;letter-spacing:-0.11px;word-spacing:-0.11px;}
#t1k_3959{left:176px;bottom:449px;letter-spacing:-0.18px;}
#t1l_3959{left:299px;bottom:449px;letter-spacing:-0.12px;}
#t1m_3959{left:77px;bottom:426px;}
#t1n_3959{left:176px;bottom:426px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1o_3959{left:176px;bottom:409px;letter-spacing:-0.12px;}
#t1p_3959{left:299px;bottom:426px;letter-spacing:-0.12px;}
#t1q_3959{left:299px;bottom:405px;letter-spacing:-0.11px;word-spacing:-0.52px;}
#t1r_3959{left:299px;bottom:388px;letter-spacing:-0.11px;}
#t1s_3959{left:77px;bottom:365px;}
#t1t_3959{left:176px;bottom:365px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1u_3959{left:299px;bottom:365px;letter-spacing:-0.11px;}
#t1v_3959{left:299px;bottom:348px;letter-spacing:-0.11px;}
#t1w_3959{left:299px;bottom:331px;letter-spacing:-0.14px;word-spacing:0.08px;}
#t1x_3959{left:356px;bottom:338px;}
#t1y_3959{left:299px;bottom:310px;letter-spacing:-0.11px;}
#t1z_3959{left:77px;bottom:287px;letter-spacing:-0.13px;}
#t20_3959{left:176px;bottom:287px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t21_3959{left:299px;bottom:287px;letter-spacing:-0.12px;}
#t22_3959{left:299px;bottom:270px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t23_3959{left:77px;bottom:247px;letter-spacing:-0.15px;}
#t24_3959{left:176px;bottom:247px;letter-spacing:-0.11px;}
#t25_3959{left:176px;bottom:231px;letter-spacing:-0.13px;}
#t26_3959{left:299px;bottom:247px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t27_3959{left:299px;bottom:231px;letter-spacing:-0.12px;}

.s1_3959{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3959{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3959{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_3959{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s5_3959{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_3959{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_3959{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3959{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s9_3959{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.sa_3959{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.sb_3959{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.sc_3959{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3959" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3959Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3959" style="-webkit-user-select: none;"><object width="935" height="1210" data="3959/3959.svg" type="image/svg+xml" id="pdf3959" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3959" class="t s1_3959">Vol. 3C </span><span id="t2_3959" class="t s1_3959">25-23 </span>
<span id="t3_3959" class="t s2_3959">VIRTUAL MACHINE CONTROL STRUCTURES </span>
<span id="t4_3959" class="t s3_3959">• </span><span id="t5_3959" class="t s4_3959">VM-exit MSR-store address </span><span id="t6_3959" class="t s5_3959">(64 bits). This field contains the physical address of the VM-exit MSR-store area. </span>
<span id="t7_3959" class="t s5_3959">The area is a table of entries, 16 bytes per entry, where the number of entries is given by the VM-exit MSR- </span>
<span id="t8_3959" class="t s5_3959">store count. The format of each entry is given in Table 25-15. If the VM-exit MSR-store count is not zero, the </span>
<span id="t9_3959" class="t s5_3959">address must be 16-byte aligned. </span>
<span id="ta_3959" class="t s5_3959">See Section 28.4 for how this area is used on VM exits. </span>
<span id="tb_3959" class="t s5_3959">The following VM-exit control fields determine how MSRs are loaded on VM exits: </span>
<span id="tc_3959" class="t s3_3959">• </span><span id="td_3959" class="t s4_3959">VM-exit MSR-load count </span><span id="te_3959" class="t s5_3959">(32 bits). </span><span id="tf_3959" class="t s5_3959">This field contains the number of MSRs to be loaded on VM exit. It is </span>
<span id="tg_3959" class="t s5_3959">recommended that this count not exceed 512. Otherwise, unpredictable processor behavior (including a </span>
<span id="th_3959" class="t s5_3959">machine check) may result during VM exit. </span>
<span id="ti_3959" class="t s6_3959">1 </span>
<span id="tj_3959" class="t s3_3959">• </span><span id="tk_3959" class="t s4_3959">VM-exit MSR-load address </span><span id="tl_3959" class="t s5_3959">(64 bits). </span><span id="tm_3959" class="t s5_3959">This field contains the physical address of the VM-exit MSR-load area. </span>
<span id="tn_3959" class="t s5_3959">The area is a table of entries, 16 bytes per entry, where the number of entries is given by the VM-exit MSR-load </span>
<span id="to_3959" class="t s5_3959">count (see Table 25-15). If the VM-exit MSR-load count is not zero, the address must be 16-byte aligned. </span>
<span id="tp_3959" class="t s5_3959">See Section 28.6 for how this area is used on VM exits. </span>
<span id="tq_3959" class="t s7_3959">25.8 </span><span id="tr_3959" class="t s7_3959">VM-ENTRY CONTROL FIELDS </span>
<span id="ts_3959" class="t s5_3959">The VM-entry control fields govern the behavior of VM entries. They are discussed in Sections 25.8.1 through </span>
<span id="tt_3959" class="t s5_3959">25.8.3. </span>
<span id="tu_3959" class="t s8_3959">25.8.1 </span><span id="tv_3959" class="t s8_3959">VM-Entry Controls </span>
<span id="tw_3959" class="t s5_3959">The </span><span id="tx_3959" class="t s4_3959">VM-entry controls </span><span id="ty_3959" class="t s5_3959">constitute a 32-bit vector that governs the basic operation of VM </span><span id="tz_3959" class="t s5_3959">entries. Table 25-16 lists </span>
<span id="t10_3959" class="t s5_3959">the controls supported. See Chapter 25 for how these controls affect VM entries. </span>
<span id="t11_3959" class="t s9_3959">1. </span><span id="t12_3959" class="t s9_3959">Future implementations may allow more MSRs to be stored reliably. Software should consult the VMX capability MSR IA32_VMX_- </span>
<span id="t13_3959" class="t s9_3959">MISC to determine the number supported (see Appendix A.6). </span>
<span id="t14_3959" class="t sa_3959">Table 25-15. </span><span id="t15_3959" class="t sa_3959">Format of an MSR Entry </span>
<span id="t16_3959" class="t sb_3959">Bit Position(s) </span><span id="t17_3959" class="t sb_3959">Contents </span>
<span id="t18_3959" class="t s9_3959">31:0 </span><span id="t19_3959" class="t s9_3959">MSR index </span>
<span id="t1a_3959" class="t s9_3959">63:32 </span><span id="t1b_3959" class="t s9_3959">Reserved </span>
<span id="t1c_3959" class="t s9_3959">127:64 </span><span id="t1d_3959" class="t s9_3959">MSR data </span>
<span id="t1e_3959" class="t s9_3959">1. </span><span id="t1f_3959" class="t s9_3959">Future implementations may allow more MSRs to be loaded reliably. Software should consult the VMX capability MSR IA32_VMX_- </span>
<span id="t1g_3959" class="t s9_3959">MISC to determine the number supported (see Appendix A.6). </span>
<span id="t1h_3959" class="t sa_3959">Table 25-16. </span><span id="t1i_3959" class="t sa_3959">Definitions of VM-Entry Controls </span>
<span id="t1j_3959" class="t sb_3959">Bit Position(s) </span><span id="t1k_3959" class="t sb_3959">Name </span><span id="t1l_3959" class="t sb_3959">Description </span>
<span id="t1m_3959" class="t s9_3959">2 </span><span id="t1n_3959" class="t s9_3959">Load debug </span>
<span id="t1o_3959" class="t s9_3959">controls </span>
<span id="t1p_3959" class="t s9_3959">This control determines whether DR7 and the IA32_DEBUGCTL MSR are loaded on VM entry. </span>
<span id="t1q_3959" class="t s9_3959">The first processors to support the virtual-machine extensions supported only the 1-setting of </span>
<span id="t1r_3959" class="t s9_3959">this control. </span>
<span id="t1s_3959" class="t s9_3959">9 </span><span id="t1t_3959" class="t s9_3959">IA-32e mode guest </span><span id="t1u_3959" class="t s9_3959">On processors that support Intel 64 architecture, this control determines whether the logical </span>
<span id="t1v_3959" class="t s9_3959">processor is in IA-32e mode after VM entry. Its value is loaded into IA32_EFER.LMA as part of </span>
<span id="t1w_3959" class="t s9_3959">VM entry. </span>
<span id="t1x_3959" class="t sc_3959">1 </span>
<span id="t1y_3959" class="t s9_3959">This control must be 0 on processors that do not support Intel 64 architecture. </span>
<span id="t1z_3959" class="t s9_3959">10 </span><span id="t20_3959" class="t s9_3959">Entry to SMM </span><span id="t21_3959" class="t s9_3959">This control determines whether the logical processor is in system-management mode (SMM) </span>
<span id="t22_3959" class="t s9_3959">after VM entry. This control must be 0 for any VM entry from outside SMM. </span>
<span id="t23_3959" class="t s9_3959">11 </span><span id="t24_3959" class="t s9_3959">Deactivate dual- </span>
<span id="t25_3959" class="t s9_3959">monitor treatment </span>
<span id="t26_3959" class="t s9_3959">If set to 1, the default treatment of SMIs and SMM is in effect after the VM entry (see Section </span>
<span id="t27_3959" class="t s9_3959">32.15.7). This control must be 0 for any VM entry from outside SMM. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
