#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000027bc6668e70 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000027bc66e3d60_0 .net "PC", 31 0, v0000027bc66dc6b0_0;  1 drivers
v0000027bc66e2140_0 .var "clk", 0 0;
v0000027bc66e2460_0 .net "clkout", 0 0, L_0000027bc672cc50;  1 drivers
v0000027bc66e3400_0 .net "cycles_consumed", 31 0, v0000027bc66e1fd0_0;  1 drivers
v0000027bc66e32c0_0 .var "rst", 0 0;
S_0000027bc66065b0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000027bc6668e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000027bc6681930 .param/l "RType" 0 4 2, C4<000000>;
P_0000027bc6681968 .param/l "add" 0 4 5, C4<100000>;
P_0000027bc66819a0 .param/l "addi" 0 4 8, C4<001000>;
P_0000027bc66819d8 .param/l "addu" 0 4 5, C4<100001>;
P_0000027bc6681a10 .param/l "and_" 0 4 5, C4<100100>;
P_0000027bc6681a48 .param/l "andi" 0 4 8, C4<001100>;
P_0000027bc6681a80 .param/l "beq" 0 4 10, C4<000100>;
P_0000027bc6681ab8 .param/l "bne" 0 4 10, C4<000101>;
P_0000027bc6681af0 .param/l "handler_addr" 0 3 4, C4<00000000000000000000001111101000>;
P_0000027bc6681b28 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000027bc6681b60 .param/l "j" 0 4 12, C4<000010>;
P_0000027bc6681b98 .param/l "jal" 0 4 12, C4<000011>;
P_0000027bc6681bd0 .param/l "jr" 0 4 6, C4<001000>;
P_0000027bc6681c08 .param/l "lw" 0 4 8, C4<100011>;
P_0000027bc6681c40 .param/l "nor_" 0 4 5, C4<100111>;
P_0000027bc6681c78 .param/l "or_" 0 4 5, C4<100101>;
P_0000027bc6681cb0 .param/l "ori" 0 4 8, C4<001101>;
P_0000027bc6681ce8 .param/l "sgt" 0 4 6, C4<101011>;
P_0000027bc6681d20 .param/l "sll" 0 4 6, C4<000000>;
P_0000027bc6681d58 .param/l "slt" 0 4 5, C4<101010>;
P_0000027bc6681d90 .param/l "slti" 0 4 8, C4<101010>;
P_0000027bc6681dc8 .param/l "srl" 0 4 6, C4<000010>;
P_0000027bc6681e00 .param/l "sub" 0 4 5, C4<100010>;
P_0000027bc6681e38 .param/l "subu" 0 4 5, C4<100011>;
P_0000027bc6681e70 .param/l "sw" 0 4 8, C4<101011>;
P_0000027bc6681ea8 .param/l "xor_" 0 4 5, C4<100110>;
P_0000027bc6681ee0 .param/l "xori" 0 4 8, C4<001110>;
L_0000027bc6647930 .functor NOT 1, v0000027bc66e32c0_0, C4<0>, C4<0>, C4<0>;
L_0000027bc672ca90 .functor NOT 1, v0000027bc66e32c0_0, C4<0>, C4<0>, C4<0>;
L_0000027bc672cfd0 .functor NOT 1, v0000027bc66e32c0_0, C4<0>, C4<0>, C4<0>;
L_0000027bc672cb00 .functor NOT 1, v0000027bc66e32c0_0, C4<0>, C4<0>, C4<0>;
L_0000027bc672c1d0 .functor NOT 1, v0000027bc66e32c0_0, C4<0>, C4<0>, C4<0>;
L_0000027bc672cda0 .functor NOT 1, v0000027bc66e32c0_0, C4<0>, C4<0>, C4<0>;
L_0000027bc672c470 .functor NOT 1, v0000027bc66e32c0_0, C4<0>, C4<0>, C4<0>;
L_0000027bc672cb70 .functor NOT 1, v0000027bc66e32c0_0, C4<0>, C4<0>, C4<0>;
L_0000027bc672cc50 .functor OR 1, v0000027bc66e2140_0, v0000027bc666a340_0, C4<0>, C4<0>;
L_0000027bc672c9b0 .functor OR 1, L_0000027bc66e3360, L_0000027bc66e2640, C4<0>, C4<0>;
L_0000027bc672c240 .functor AND 1, L_0000027bc66e3cc0, L_0000027bc66e2fa0, C4<1>, C4<1>;
L_0000027bc672c320 .functor NOT 1, v0000027bc66e32c0_0, C4<0>, C4<0>, C4<0>;
L_0000027bc672cef0 .functor OR 1, L_0000027bc673f730, L_0000027bc67409f0, C4<0>, C4<0>;
L_0000027bc672c780 .functor OR 1, L_0000027bc672cef0, L_0000027bc673f7d0, C4<0>, C4<0>;
L_0000027bc672cd30 .functor OR 1, L_0000027bc6740d10, L_0000027bc673fb90, C4<0>, C4<0>;
L_0000027bc672c400 .functor AND 1, L_0000027bc6740590, L_0000027bc672cd30, C4<1>, C4<1>;
L_0000027bc672c630 .functor OR 1, L_0000027bc6740e50, L_0000027bc673fa50, C4<0>, C4<0>;
L_0000027bc672c7f0 .functor AND 1, L_0000027bc6740950, L_0000027bc672c630, C4<1>, C4<1>;
L_0000027bc672c860 .functor NOT 1, L_0000027bc672cc50, C4<0>, C4<0>, C4<0>;
v0000027bc66dd510_0 .net "ALUOp", 3 0, v0000027bc666a0c0_0;  1 drivers
v0000027bc66dcbb0_0 .net "ALUResult", 31 0, v0000027bc66d9f90_0;  1 drivers
v0000027bc66dca70_0 .net "ALUSrc", 0 0, v0000027bc6669c60_0;  1 drivers
v0000027bc66ddfb0_0 .net "ALUin2", 31 0, L_0000027bc673f230;  1 drivers
v0000027bc66dd3d0_0 .net "MemReadEn", 0 0, v0000027bc666a2a0_0;  1 drivers
v0000027bc66dd650_0 .net "MemWriteEn", 0 0, v0000027bc666ac00_0;  1 drivers
v0000027bc66dd5b0_0 .net "MemtoReg", 0 0, v0000027bc666a840_0;  1 drivers
v0000027bc66ddb50_0 .net "PC", 31 0, v0000027bc66dc6b0_0;  alias, 1 drivers
v0000027bc66dda10_0 .net "PCPlus1", 31 0, L_0000027bc66e2f00;  1 drivers
v0000027bc66ddf10_0 .net "PCsrc", 1 0, v0000027bc66d9270_0;  1 drivers
v0000027bc66dd470_0 .net "RegDst", 0 0, v0000027bc666b060_0;  1 drivers
v0000027bc66dcc50_0 .net "RegWriteEn", 0 0, v0000027bc666ad40_0;  1 drivers
v0000027bc66dd790_0 .net "WriteRegister", 4 0, L_0000027bc673f4b0;  1 drivers
v0000027bc66ddc90_0 .net *"_ivl_0", 0 0, L_0000027bc6647930;  1 drivers
L_0000027bc66e4150 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000027bc66dccf0_0 .net/2u *"_ivl_10", 4 0, L_0000027bc66e4150;  1 drivers
L_0000027bc66e4540 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027bc66dddd0_0 .net *"_ivl_101", 15 0, L_0000027bc66e4540;  1 drivers
v0000027bc66dd6f0_0 .net *"_ivl_102", 31 0, L_0000027bc66e3b80;  1 drivers
L_0000027bc66e4588 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027bc66dcd90_0 .net *"_ivl_105", 25 0, L_0000027bc66e4588;  1 drivers
L_0000027bc66e45d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027bc66dd830_0 .net/2u *"_ivl_106", 31 0, L_0000027bc66e45d0;  1 drivers
v0000027bc66dc430_0 .net *"_ivl_108", 0 0, L_0000027bc66e3cc0;  1 drivers
L_0000027bc66e4618 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000027bc66dd8d0_0 .net/2u *"_ivl_110", 5 0, L_0000027bc66e4618;  1 drivers
v0000027bc66dce30_0 .net *"_ivl_112", 0 0, L_0000027bc66e2fa0;  1 drivers
v0000027bc66ddd30_0 .net *"_ivl_115", 0 0, L_0000027bc672c240;  1 drivers
v0000027bc66dc4d0_0 .net *"_ivl_116", 47 0, L_0000027bc66e3ea0;  1 drivers
L_0000027bc66e4660 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027bc66dd970_0 .net *"_ivl_119", 15 0, L_0000027bc66e4660;  1 drivers
L_0000027bc66e4198 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000027bc66dc390_0 .net/2u *"_ivl_12", 5 0, L_0000027bc66e4198;  1 drivers
v0000027bc66dc110_0 .net *"_ivl_120", 47 0, L_0000027bc66e3180;  1 drivers
L_0000027bc66e46a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027bc66dde70_0 .net *"_ivl_123", 15 0, L_0000027bc66e46a8;  1 drivers
v0000027bc66dc570_0 .net *"_ivl_125", 0 0, L_0000027bc66e3f40;  1 drivers
v0000027bc66dc610_0 .net *"_ivl_126", 31 0, L_0000027bc66e3fe0;  1 drivers
v0000027bc66dc1b0_0 .net *"_ivl_128", 47 0, L_0000027bc66e2280;  1 drivers
v0000027bc66dc250_0 .net *"_ivl_130", 47 0, L_0000027bc66e2500;  1 drivers
v0000027bc66dced0_0 .net *"_ivl_132", 47 0, L_0000027bc66e2780;  1 drivers
v0000027bc66dc750_0 .net *"_ivl_134", 47 0, L_0000027bc66e2820;  1 drivers
L_0000027bc66e46f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027bc66dcf70_0 .net/2u *"_ivl_138", 1 0, L_0000027bc66e46f0;  1 drivers
v0000027bc66dd010_0 .net *"_ivl_14", 0 0, L_0000027bc66e25a0;  1 drivers
v0000027bc66dc9d0_0 .net *"_ivl_140", 0 0, L_0000027bc66e2960;  1 drivers
L_0000027bc66e4738 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000027bc66dd0b0_0 .net/2u *"_ivl_142", 1 0, L_0000027bc66e4738;  1 drivers
v0000027bc66dc7f0_0 .net *"_ivl_144", 0 0, L_0000027bc66e2aa0;  1 drivers
L_0000027bc66e4780 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000027bc66dc890_0 .net/2u *"_ivl_146", 1 0, L_0000027bc66e4780;  1 drivers
v0000027bc66dc2f0_0 .net *"_ivl_148", 0 0, L_0000027bc673f2d0;  1 drivers
L_0000027bc66e47c8 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000027bc66dc930_0 .net/2u *"_ivl_150", 31 0, L_0000027bc66e47c8;  1 drivers
L_0000027bc66e4810 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000027bc66dd150_0 .net/2u *"_ivl_152", 31 0, L_0000027bc66e4810;  1 drivers
v0000027bc66dd1f0_0 .net *"_ivl_154", 31 0, L_0000027bc6740b30;  1 drivers
v0000027bc66dd290_0 .net *"_ivl_156", 31 0, L_0000027bc673fc30;  1 drivers
L_0000027bc66e41e0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000027bc66dfac0_0 .net/2u *"_ivl_16", 4 0, L_0000027bc66e41e0;  1 drivers
v0000027bc66df480_0 .net *"_ivl_160", 0 0, L_0000027bc672c320;  1 drivers
L_0000027bc66e48a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027bc66df660_0 .net/2u *"_ivl_162", 31 0, L_0000027bc66e48a0;  1 drivers
L_0000027bc66e4978 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000027bc66df840_0 .net/2u *"_ivl_166", 5 0, L_0000027bc66e4978;  1 drivers
v0000027bc66de4e0_0 .net *"_ivl_168", 0 0, L_0000027bc673f730;  1 drivers
L_0000027bc66e49c0 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000027bc66dfb60_0 .net/2u *"_ivl_170", 5 0, L_0000027bc66e49c0;  1 drivers
v0000027bc66deb20_0 .net *"_ivl_172", 0 0, L_0000027bc67409f0;  1 drivers
v0000027bc66df200_0 .net *"_ivl_175", 0 0, L_0000027bc672cef0;  1 drivers
L_0000027bc66e4a08 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000027bc66de1c0_0 .net/2u *"_ivl_176", 5 0, L_0000027bc66e4a08;  1 drivers
v0000027bc66de9e0_0 .net *"_ivl_178", 0 0, L_0000027bc673f7d0;  1 drivers
v0000027bc66de580_0 .net *"_ivl_181", 0 0, L_0000027bc672c780;  1 drivers
L_0000027bc66e4a50 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027bc66df700_0 .net/2u *"_ivl_182", 15 0, L_0000027bc66e4a50;  1 drivers
v0000027bc66dee40_0 .net *"_ivl_184", 31 0, L_0000027bc673f870;  1 drivers
v0000027bc66dfd40_0 .net *"_ivl_187", 0 0, L_0000027bc67408b0;  1 drivers
v0000027bc66dea80_0 .net *"_ivl_188", 15 0, L_0000027bc6740db0;  1 drivers
v0000027bc66debc0_0 .net *"_ivl_19", 4 0, L_0000027bc66e3680;  1 drivers
v0000027bc66dfa20_0 .net *"_ivl_190", 31 0, L_0000027bc673fcd0;  1 drivers
v0000027bc66df020_0 .net *"_ivl_194", 31 0, L_0000027bc6740c70;  1 drivers
L_0000027bc66e4a98 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027bc66dec60_0 .net *"_ivl_197", 25 0, L_0000027bc66e4a98;  1 drivers
L_0000027bc66e4ae0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027bc66df5c0_0 .net/2u *"_ivl_198", 31 0, L_0000027bc66e4ae0;  1 drivers
L_0000027bc66e4108 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000027bc66df520_0 .net/2u *"_ivl_2", 5 0, L_0000027bc66e4108;  1 drivers
v0000027bc66de260_0 .net *"_ivl_20", 4 0, L_0000027bc66e3540;  1 drivers
v0000027bc66deda0_0 .net *"_ivl_200", 0 0, L_0000027bc6740590;  1 drivers
L_0000027bc66e4b28 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000027bc66df160_0 .net/2u *"_ivl_202", 5 0, L_0000027bc66e4b28;  1 drivers
v0000027bc66deee0_0 .net *"_ivl_204", 0 0, L_0000027bc6740d10;  1 drivers
L_0000027bc66e4b70 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000027bc66de8a0_0 .net/2u *"_ivl_206", 5 0, L_0000027bc66e4b70;  1 drivers
v0000027bc66df8e0_0 .net *"_ivl_208", 0 0, L_0000027bc673fb90;  1 drivers
v0000027bc66dfca0_0 .net *"_ivl_211", 0 0, L_0000027bc672cd30;  1 drivers
v0000027bc66de620_0 .net *"_ivl_213", 0 0, L_0000027bc672c400;  1 drivers
L_0000027bc66e4bb8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000027bc66df980_0 .net/2u *"_ivl_214", 5 0, L_0000027bc66e4bb8;  1 drivers
v0000027bc66df7a0_0 .net *"_ivl_216", 0 0, L_0000027bc6740f90;  1 drivers
L_0000027bc66e4c00 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000027bc66dfc00_0 .net/2u *"_ivl_218", 31 0, L_0000027bc66e4c00;  1 drivers
v0000027bc66de440_0 .net *"_ivl_220", 31 0, L_0000027bc67404f0;  1 drivers
v0000027bc66df0c0_0 .net *"_ivl_224", 31 0, L_0000027bc673f9b0;  1 drivers
L_0000027bc66e4c48 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027bc66ded00_0 .net *"_ivl_227", 25 0, L_0000027bc66e4c48;  1 drivers
L_0000027bc66e4c90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027bc66de6c0_0 .net/2u *"_ivl_228", 31 0, L_0000027bc66e4c90;  1 drivers
v0000027bc66df2a0_0 .net *"_ivl_230", 0 0, L_0000027bc6740950;  1 drivers
L_0000027bc66e4cd8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000027bc66dfde0_0 .net/2u *"_ivl_232", 5 0, L_0000027bc66e4cd8;  1 drivers
v0000027bc66df340_0 .net *"_ivl_234", 0 0, L_0000027bc6740e50;  1 drivers
L_0000027bc66e4d20 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000027bc66dfe80_0 .net/2u *"_ivl_236", 5 0, L_0000027bc66e4d20;  1 drivers
v0000027bc66dff20_0 .net *"_ivl_238", 0 0, L_0000027bc673fa50;  1 drivers
v0000027bc66dffc0_0 .net *"_ivl_24", 0 0, L_0000027bc672cfd0;  1 drivers
v0000027bc66de120_0 .net *"_ivl_241", 0 0, L_0000027bc672c630;  1 drivers
v0000027bc66def80_0 .net *"_ivl_243", 0 0, L_0000027bc672c7f0;  1 drivers
L_0000027bc66e4d68 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000027bc66df3e0_0 .net/2u *"_ivl_244", 5 0, L_0000027bc66e4d68;  1 drivers
v0000027bc66de300_0 .net *"_ivl_246", 0 0, L_0000027bc673faf0;  1 drivers
v0000027bc66de3a0_0 .net *"_ivl_248", 31 0, L_0000027bc6740ef0;  1 drivers
L_0000027bc66e4228 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000027bc66de760_0 .net/2u *"_ivl_26", 4 0, L_0000027bc66e4228;  1 drivers
v0000027bc66de800_0 .net *"_ivl_29", 4 0, L_0000027bc66e2c80;  1 drivers
v0000027bc66de940_0 .net *"_ivl_32", 0 0, L_0000027bc672cb00;  1 drivers
L_0000027bc66e4270 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000027bc66e1a30_0 .net/2u *"_ivl_34", 4 0, L_0000027bc66e4270;  1 drivers
v0000027bc66e0770_0 .net *"_ivl_37", 4 0, L_0000027bc66e2be0;  1 drivers
v0000027bc66e0f90_0 .net *"_ivl_40", 0 0, L_0000027bc672c1d0;  1 drivers
L_0000027bc66e42b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027bc66e0310_0 .net/2u *"_ivl_42", 15 0, L_0000027bc66e42b8;  1 drivers
v0000027bc66e0db0_0 .net *"_ivl_45", 15 0, L_0000027bc66e3e00;  1 drivers
v0000027bc66e1b70_0 .net *"_ivl_48", 0 0, L_0000027bc672cda0;  1 drivers
v0000027bc66e1ad0_0 .net *"_ivl_5", 5 0, L_0000027bc66e2d20;  1 drivers
L_0000027bc66e4300 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027bc66e1170_0 .net/2u *"_ivl_50", 36 0, L_0000027bc66e4300;  1 drivers
L_0000027bc66e4348 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027bc66e1850_0 .net/2u *"_ivl_52", 31 0, L_0000027bc66e4348;  1 drivers
v0000027bc66e1990_0 .net *"_ivl_55", 4 0, L_0000027bc66e37c0;  1 drivers
v0000027bc66e1710_0 .net *"_ivl_56", 36 0, L_0000027bc66e39a0;  1 drivers
v0000027bc66e18f0_0 .net *"_ivl_58", 36 0, L_0000027bc66e3c20;  1 drivers
v0000027bc66e0270_0 .net *"_ivl_62", 0 0, L_0000027bc672c470;  1 drivers
L_0000027bc66e4390 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000027bc66e1350_0 .net/2u *"_ivl_64", 5 0, L_0000027bc66e4390;  1 drivers
v0000027bc66e1c10_0 .net *"_ivl_67", 5 0, L_0000027bc66e3860;  1 drivers
v0000027bc66e1cb0_0 .net *"_ivl_70", 0 0, L_0000027bc672cb70;  1 drivers
L_0000027bc66e43d8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027bc66e1530_0 .net/2u *"_ivl_72", 57 0, L_0000027bc66e43d8;  1 drivers
L_0000027bc66e4420 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027bc66e15d0_0 .net/2u *"_ivl_74", 31 0, L_0000027bc66e4420;  1 drivers
v0000027bc66e0450_0 .net *"_ivl_77", 25 0, L_0000027bc66e23c0;  1 drivers
v0000027bc66e0b30_0 .net *"_ivl_78", 57 0, L_0000027bc66e3a40;  1 drivers
v0000027bc66e13f0_0 .net *"_ivl_8", 0 0, L_0000027bc672ca90;  1 drivers
v0000027bc66e1670_0 .net *"_ivl_80", 57 0, L_0000027bc66e26e0;  1 drivers
L_0000027bc66e4468 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000027bc66e08b0_0 .net/2u *"_ivl_84", 31 0, L_0000027bc66e4468;  1 drivers
L_0000027bc66e44b0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000027bc66e1d50_0 .net/2u *"_ivl_88", 5 0, L_0000027bc66e44b0;  1 drivers
v0000027bc66e06d0_0 .net *"_ivl_90", 0 0, L_0000027bc66e3360;  1 drivers
L_0000027bc66e44f8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000027bc66e1f30_0 .net/2u *"_ivl_92", 5 0, L_0000027bc66e44f8;  1 drivers
v0000027bc66e1490_0 .net *"_ivl_94", 0 0, L_0000027bc66e2640;  1 drivers
v0000027bc66e0a90_0 .net *"_ivl_97", 0 0, L_0000027bc672c9b0;  1 drivers
v0000027bc66e17b0_0 .net *"_ivl_98", 47 0, L_0000027bc66e30e0;  1 drivers
v0000027bc66e1df0_0 .net "adderResult", 31 0, L_0000027bc66e28c0;  1 drivers
v0000027bc66e0bd0_0 .net "address", 31 0, L_0000027bc66e3040;  1 drivers
v0000027bc66e1e90_0 .net "clk", 0 0, L_0000027bc672cc50;  alias, 1 drivers
v0000027bc66e1fd0_0 .var "cycles_consumed", 31 0;
o0000027bc66a1048 .functor BUFZ 1, C4<z>; HiZ drive
v0000027bc66e0130_0 .net "excep_flag", 0 0, o0000027bc66a1048;  0 drivers
v0000027bc66e0d10_0 .net "extImm", 31 0, L_0000027bc673f910;  1 drivers
v0000027bc66e01d0_0 .net "funct", 5 0, L_0000027bc66e3900;  1 drivers
v0000027bc66e0810_0 .net "hlt", 0 0, v0000027bc666a340_0;  1 drivers
v0000027bc66e03b0_0 .net "imm", 15 0, L_0000027bc66e21e0;  1 drivers
v0000027bc66e1030_0 .net "immediate", 31 0, L_0000027bc6740bd0;  1 drivers
v0000027bc66e10d0_0 .net "input_clk", 0 0, v0000027bc66e2140_0;  1 drivers
v0000027bc66e04f0_0 .net "instruction", 31 0, L_0000027bc673ff50;  1 drivers
v0000027bc66e0590_0 .net "memoryReadData", 31 0, v0000027bc66d80f0_0;  1 drivers
v0000027bc66e0630_0 .net "nextPC", 31 0, L_0000027bc673f370;  1 drivers
v0000027bc66e0950_0 .net "opcode", 5 0, L_0000027bc66e34a0;  1 drivers
v0000027bc66e0ef0_0 .net "rd", 4 0, L_0000027bc66e3ae0;  1 drivers
v0000027bc66e09f0_0 .net "readData1", 31 0, L_0000027bc672c710;  1 drivers
v0000027bc66e0e50_0 .net "readData1_w", 31 0, L_0000027bc673fd70;  1 drivers
v0000027bc66e0c70_0 .net "readData2", 31 0, L_0000027bc672ccc0;  1 drivers
v0000027bc66e1210_0 .net "rs", 4 0, L_0000027bc66e2b40;  1 drivers
v0000027bc66e12b0_0 .net "rst", 0 0, v0000027bc66e32c0_0;  1 drivers
v0000027bc66e35e0_0 .net "rt", 4 0, L_0000027bc66e3720;  1 drivers
v0000027bc66e3220_0 .net "shamt", 31 0, L_0000027bc66e2e60;  1 drivers
v0000027bc66e2dc0_0 .net "wire_instruction", 31 0, L_0000027bc672c2b0;  1 drivers
v0000027bc66e2a00_0 .net "writeData", 31 0, L_0000027bc673fff0;  1 drivers
v0000027bc66e2320_0 .net "zero", 0 0, L_0000027bc673f190;  1 drivers
L_0000027bc66e2d20 .part L_0000027bc673ff50, 26, 6;
L_0000027bc66e34a0 .functor MUXZ 6, L_0000027bc66e2d20, L_0000027bc66e4108, L_0000027bc6647930, C4<>;
L_0000027bc66e25a0 .cmp/eq 6, L_0000027bc66e34a0, L_0000027bc66e4198;
L_0000027bc66e3680 .part L_0000027bc673ff50, 11, 5;
L_0000027bc66e3540 .functor MUXZ 5, L_0000027bc66e3680, L_0000027bc66e41e0, L_0000027bc66e25a0, C4<>;
L_0000027bc66e3ae0 .functor MUXZ 5, L_0000027bc66e3540, L_0000027bc66e4150, L_0000027bc672ca90, C4<>;
L_0000027bc66e2c80 .part L_0000027bc673ff50, 21, 5;
L_0000027bc66e2b40 .functor MUXZ 5, L_0000027bc66e2c80, L_0000027bc66e4228, L_0000027bc672cfd0, C4<>;
L_0000027bc66e2be0 .part L_0000027bc673ff50, 16, 5;
L_0000027bc66e3720 .functor MUXZ 5, L_0000027bc66e2be0, L_0000027bc66e4270, L_0000027bc672cb00, C4<>;
L_0000027bc66e3e00 .part L_0000027bc673ff50, 0, 16;
L_0000027bc66e21e0 .functor MUXZ 16, L_0000027bc66e3e00, L_0000027bc66e42b8, L_0000027bc672c1d0, C4<>;
L_0000027bc66e37c0 .part L_0000027bc673ff50, 6, 5;
L_0000027bc66e39a0 .concat [ 5 32 0 0], L_0000027bc66e37c0, L_0000027bc66e4348;
L_0000027bc66e3c20 .functor MUXZ 37, L_0000027bc66e39a0, L_0000027bc66e4300, L_0000027bc672cda0, C4<>;
L_0000027bc66e2e60 .part L_0000027bc66e3c20, 0, 32;
L_0000027bc66e3860 .part L_0000027bc673ff50, 0, 6;
L_0000027bc66e3900 .functor MUXZ 6, L_0000027bc66e3860, L_0000027bc66e4390, L_0000027bc672c470, C4<>;
L_0000027bc66e23c0 .part L_0000027bc673ff50, 0, 26;
L_0000027bc66e3a40 .concat [ 26 32 0 0], L_0000027bc66e23c0, L_0000027bc66e4420;
L_0000027bc66e26e0 .functor MUXZ 58, L_0000027bc66e3a40, L_0000027bc66e43d8, L_0000027bc672cb70, C4<>;
L_0000027bc66e3040 .part L_0000027bc66e26e0, 0, 32;
L_0000027bc66e2f00 .arith/sum 32, v0000027bc66dc6b0_0, L_0000027bc66e4468;
L_0000027bc66e3360 .cmp/eq 6, L_0000027bc66e34a0, L_0000027bc66e44b0;
L_0000027bc66e2640 .cmp/eq 6, L_0000027bc66e34a0, L_0000027bc66e44f8;
L_0000027bc66e30e0 .concat [ 32 16 0 0], L_0000027bc66e3040, L_0000027bc66e4540;
L_0000027bc66e3b80 .concat [ 6 26 0 0], L_0000027bc66e34a0, L_0000027bc66e4588;
L_0000027bc66e3cc0 .cmp/eq 32, L_0000027bc66e3b80, L_0000027bc66e45d0;
L_0000027bc66e2fa0 .cmp/eq 6, L_0000027bc66e3900, L_0000027bc66e4618;
L_0000027bc66e3ea0 .concat [ 32 16 0 0], L_0000027bc672c710, L_0000027bc66e4660;
L_0000027bc66e3180 .concat [ 32 16 0 0], v0000027bc66dc6b0_0, L_0000027bc66e46a8;
L_0000027bc66e3f40 .part L_0000027bc66e21e0, 15, 1;
LS_0000027bc66e3fe0_0_0 .concat [ 1 1 1 1], L_0000027bc66e3f40, L_0000027bc66e3f40, L_0000027bc66e3f40, L_0000027bc66e3f40;
LS_0000027bc66e3fe0_0_4 .concat [ 1 1 1 1], L_0000027bc66e3f40, L_0000027bc66e3f40, L_0000027bc66e3f40, L_0000027bc66e3f40;
LS_0000027bc66e3fe0_0_8 .concat [ 1 1 1 1], L_0000027bc66e3f40, L_0000027bc66e3f40, L_0000027bc66e3f40, L_0000027bc66e3f40;
LS_0000027bc66e3fe0_0_12 .concat [ 1 1 1 1], L_0000027bc66e3f40, L_0000027bc66e3f40, L_0000027bc66e3f40, L_0000027bc66e3f40;
LS_0000027bc66e3fe0_0_16 .concat [ 1 1 1 1], L_0000027bc66e3f40, L_0000027bc66e3f40, L_0000027bc66e3f40, L_0000027bc66e3f40;
LS_0000027bc66e3fe0_0_20 .concat [ 1 1 1 1], L_0000027bc66e3f40, L_0000027bc66e3f40, L_0000027bc66e3f40, L_0000027bc66e3f40;
LS_0000027bc66e3fe0_0_24 .concat [ 1 1 1 1], L_0000027bc66e3f40, L_0000027bc66e3f40, L_0000027bc66e3f40, L_0000027bc66e3f40;
LS_0000027bc66e3fe0_0_28 .concat [ 1 1 1 1], L_0000027bc66e3f40, L_0000027bc66e3f40, L_0000027bc66e3f40, L_0000027bc66e3f40;
LS_0000027bc66e3fe0_1_0 .concat [ 4 4 4 4], LS_0000027bc66e3fe0_0_0, LS_0000027bc66e3fe0_0_4, LS_0000027bc66e3fe0_0_8, LS_0000027bc66e3fe0_0_12;
LS_0000027bc66e3fe0_1_4 .concat [ 4 4 4 4], LS_0000027bc66e3fe0_0_16, LS_0000027bc66e3fe0_0_20, LS_0000027bc66e3fe0_0_24, LS_0000027bc66e3fe0_0_28;
L_0000027bc66e3fe0 .concat [ 16 16 0 0], LS_0000027bc66e3fe0_1_0, LS_0000027bc66e3fe0_1_4;
L_0000027bc66e2280 .concat [ 16 32 0 0], L_0000027bc66e21e0, L_0000027bc66e3fe0;
L_0000027bc66e2500 .arith/sum 48, L_0000027bc66e3180, L_0000027bc66e2280;
L_0000027bc66e2780 .functor MUXZ 48, L_0000027bc66e2500, L_0000027bc66e3ea0, L_0000027bc672c240, C4<>;
L_0000027bc66e2820 .functor MUXZ 48, L_0000027bc66e2780, L_0000027bc66e30e0, L_0000027bc672c9b0, C4<>;
L_0000027bc66e28c0 .part L_0000027bc66e2820, 0, 32;
L_0000027bc66e2960 .cmp/eq 2, v0000027bc66d9270_0, L_0000027bc66e46f0;
L_0000027bc66e2aa0 .cmp/eq 2, v0000027bc66d9270_0, L_0000027bc66e4738;
L_0000027bc673f2d0 .cmp/eq 2, v0000027bc66d9270_0, L_0000027bc66e4780;
L_0000027bc6740b30 .functor MUXZ 32, L_0000027bc66e4810, L_0000027bc66e47c8, L_0000027bc673f2d0, C4<>;
L_0000027bc673fc30 .functor MUXZ 32, L_0000027bc6740b30, L_0000027bc66e28c0, L_0000027bc66e2aa0, C4<>;
L_0000027bc673f370 .functor MUXZ 32, L_0000027bc673fc30, L_0000027bc66e2f00, L_0000027bc66e2960, C4<>;
L_0000027bc673ff50 .functor MUXZ 32, L_0000027bc672c2b0, L_0000027bc66e48a0, L_0000027bc672c320, C4<>;
L_0000027bc673f730 .cmp/eq 6, L_0000027bc66e34a0, L_0000027bc66e4978;
L_0000027bc67409f0 .cmp/eq 6, L_0000027bc66e34a0, L_0000027bc66e49c0;
L_0000027bc673f7d0 .cmp/eq 6, L_0000027bc66e34a0, L_0000027bc66e4a08;
L_0000027bc673f870 .concat [ 16 16 0 0], L_0000027bc66e21e0, L_0000027bc66e4a50;
L_0000027bc67408b0 .part L_0000027bc66e21e0, 15, 1;
LS_0000027bc6740db0_0_0 .concat [ 1 1 1 1], L_0000027bc67408b0, L_0000027bc67408b0, L_0000027bc67408b0, L_0000027bc67408b0;
LS_0000027bc6740db0_0_4 .concat [ 1 1 1 1], L_0000027bc67408b0, L_0000027bc67408b0, L_0000027bc67408b0, L_0000027bc67408b0;
LS_0000027bc6740db0_0_8 .concat [ 1 1 1 1], L_0000027bc67408b0, L_0000027bc67408b0, L_0000027bc67408b0, L_0000027bc67408b0;
LS_0000027bc6740db0_0_12 .concat [ 1 1 1 1], L_0000027bc67408b0, L_0000027bc67408b0, L_0000027bc67408b0, L_0000027bc67408b0;
L_0000027bc6740db0 .concat [ 4 4 4 4], LS_0000027bc6740db0_0_0, LS_0000027bc6740db0_0_4, LS_0000027bc6740db0_0_8, LS_0000027bc6740db0_0_12;
L_0000027bc673fcd0 .concat [ 16 16 0 0], L_0000027bc66e21e0, L_0000027bc6740db0;
L_0000027bc673f910 .functor MUXZ 32, L_0000027bc673fcd0, L_0000027bc673f870, L_0000027bc672c780, C4<>;
L_0000027bc6740c70 .concat [ 6 26 0 0], L_0000027bc66e34a0, L_0000027bc66e4a98;
L_0000027bc6740590 .cmp/eq 32, L_0000027bc6740c70, L_0000027bc66e4ae0;
L_0000027bc6740d10 .cmp/eq 6, L_0000027bc66e3900, L_0000027bc66e4b28;
L_0000027bc673fb90 .cmp/eq 6, L_0000027bc66e3900, L_0000027bc66e4b70;
L_0000027bc6740f90 .cmp/eq 6, L_0000027bc66e34a0, L_0000027bc66e4bb8;
L_0000027bc67404f0 .functor MUXZ 32, L_0000027bc673f910, L_0000027bc66e4c00, L_0000027bc6740f90, C4<>;
L_0000027bc6740bd0 .functor MUXZ 32, L_0000027bc67404f0, L_0000027bc66e2e60, L_0000027bc672c400, C4<>;
L_0000027bc673f9b0 .concat [ 6 26 0 0], L_0000027bc66e34a0, L_0000027bc66e4c48;
L_0000027bc6740950 .cmp/eq 32, L_0000027bc673f9b0, L_0000027bc66e4c90;
L_0000027bc6740e50 .cmp/eq 6, L_0000027bc66e3900, L_0000027bc66e4cd8;
L_0000027bc673fa50 .cmp/eq 6, L_0000027bc66e3900, L_0000027bc66e4d20;
L_0000027bc673faf0 .cmp/eq 6, L_0000027bc66e34a0, L_0000027bc66e4d68;
L_0000027bc6740ef0 .functor MUXZ 32, L_0000027bc672c710, v0000027bc66dc6b0_0, L_0000027bc673faf0, C4<>;
L_0000027bc673fd70 .functor MUXZ 32, L_0000027bc6740ef0, L_0000027bc672ccc0, L_0000027bc672c7f0, C4<>;
S_0000027bc6606740 .scope module, "ALUMux" "mux2x1" 3 83, 5 1 0, S_0000027bc66065b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000027bc667bb60 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000027bc672cf60 .functor NOT 1, v0000027bc6669c60_0, C4<0>, C4<0>, C4<0>;
v0000027bc6669e40_0 .net *"_ivl_0", 0 0, L_0000027bc672cf60;  1 drivers
v0000027bc6669f80_0 .net "in1", 31 0, L_0000027bc672ccc0;  alias, 1 drivers
v0000027bc666a7a0_0 .net "in2", 31 0, L_0000027bc6740bd0;  alias, 1 drivers
v0000027bc666a8e0_0 .net "out", 31 0, L_0000027bc673f230;  alias, 1 drivers
v0000027bc666a520_0 .net "s", 0 0, v0000027bc6669c60_0;  alias, 1 drivers
L_0000027bc673f230 .functor MUXZ 32, L_0000027bc6740bd0, L_0000027bc672ccc0, L_0000027bc672cf60, C4<>;
S_0000027bc65b29c0 .scope module, "CU" "controlUnit" 3 68, 6 1 0, S_0000027bc66065b0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000027bc669cbc0 .param/l "RType" 0 4 2, C4<000000>;
P_0000027bc669cbf8 .param/l "add" 0 4 5, C4<100000>;
P_0000027bc669cc30 .param/l "addi" 0 4 8, C4<001000>;
P_0000027bc669cc68 .param/l "addu" 0 4 5, C4<100001>;
P_0000027bc669cca0 .param/l "and_" 0 4 5, C4<100100>;
P_0000027bc669ccd8 .param/l "andi" 0 4 8, C4<001100>;
P_0000027bc669cd10 .param/l "beq" 0 4 10, C4<000100>;
P_0000027bc669cd48 .param/l "bne" 0 4 10, C4<000101>;
P_0000027bc669cd80 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000027bc669cdb8 .param/l "j" 0 4 12, C4<000010>;
P_0000027bc669cdf0 .param/l "jal" 0 4 12, C4<000011>;
P_0000027bc669ce28 .param/l "jr" 0 4 6, C4<001000>;
P_0000027bc669ce60 .param/l "lw" 0 4 8, C4<100011>;
P_0000027bc669ce98 .param/l "nor_" 0 4 5, C4<100111>;
P_0000027bc669ced0 .param/l "or_" 0 4 5, C4<100101>;
P_0000027bc669cf08 .param/l "ori" 0 4 8, C4<001101>;
P_0000027bc669cf40 .param/l "sgt" 0 4 6, C4<101011>;
P_0000027bc669cf78 .param/l "sll" 0 4 6, C4<000000>;
P_0000027bc669cfb0 .param/l "slt" 0 4 5, C4<101010>;
P_0000027bc669cfe8 .param/l "slti" 0 4 8, C4<101010>;
P_0000027bc669d020 .param/l "srl" 0 4 6, C4<000010>;
P_0000027bc669d058 .param/l "sub" 0 4 5, C4<100010>;
P_0000027bc669d090 .param/l "subu" 0 4 5, C4<100011>;
P_0000027bc669d0c8 .param/l "sw" 0 4 8, C4<101011>;
P_0000027bc669d100 .param/l "xor_" 0 4 5, C4<100110>;
P_0000027bc669d138 .param/l "xori" 0 4 8, C4<001110>;
v0000027bc666a0c0_0 .var "ALUOp", 3 0;
v0000027bc6669c60_0 .var "ALUSrc", 0 0;
v0000027bc666a2a0_0 .var "MemReadEn", 0 0;
v0000027bc666ac00_0 .var "MemWriteEn", 0 0;
v0000027bc666a840_0 .var "MemtoReg", 0 0;
v0000027bc666b060_0 .var "RegDst", 0 0;
v0000027bc666ad40_0 .var "RegWriteEn", 0 0;
v0000027bc666a980_0 .net "funct", 5 0, L_0000027bc66e3900;  alias, 1 drivers
v0000027bc666a340_0 .var "hlt", 0 0;
v0000027bc666b1a0_0 .net "opcode", 5 0, L_0000027bc66e34a0;  alias, 1 drivers
v0000027bc666a3e0_0 .net "rst", 0 0, v0000027bc66e32c0_0;  alias, 1 drivers
E_0000027bc667c8a0 .event anyedge, v0000027bc666a3e0_0, v0000027bc666b1a0_0, v0000027bc666a980_0;
S_0000027bc65b2b50 .scope module, "InstMem" "IM" 3 64, 7 1 0, S_0000027bc66065b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000027bc667bf20 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000027bc672c2b0 .functor BUFZ 32, L_0000027bc67401d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027bc6669d00_0 .net "Data_Out", 31 0, L_0000027bc672c2b0;  alias, 1 drivers
v0000027bc666a480 .array "InstMem", 0 1023, 31 0;
v0000027bc666aa20_0 .net *"_ivl_0", 31 0, L_0000027bc67401d0;  1 drivers
v0000027bc666aac0_0 .net *"_ivl_3", 9 0, L_0000027bc673feb0;  1 drivers
v0000027bc666ade0_0 .net *"_ivl_4", 11 0, L_0000027bc673f410;  1 drivers
L_0000027bc66e4858 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027bc6644350_0 .net *"_ivl_7", 1 0, L_0000027bc66e4858;  1 drivers
v0000027bc6644e90_0 .net "addr", 31 0, v0000027bc66dc6b0_0;  alias, 1 drivers
v0000027bc66d96d0_0 .var/i "i", 31 0;
L_0000027bc67401d0 .array/port v0000027bc666a480, L_0000027bc673f410;
L_0000027bc673feb0 .part v0000027bc66dc6b0_0, 0, 10;
L_0000027bc673f410 .concat [ 10 2 0 0], L_0000027bc673feb0, L_0000027bc66e4858;
S_0000027bc6605c70 .scope module, "RF" "registerFile" 3 74, 8 1 0, S_0000027bc66065b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000027bc672c710 .functor BUFZ 32, L_0000027bc673f550, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027bc672ccc0 .functor BUFZ 32, L_0000027bc673f690, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027bc66d8370_0 .net *"_ivl_0", 31 0, L_0000027bc673f550;  1 drivers
v0000027bc66d9130_0 .net *"_ivl_10", 6 0, L_0000027bc6740270;  1 drivers
L_0000027bc66e4930 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027bc66d82d0_0 .net *"_ivl_13", 1 0, L_0000027bc66e4930;  1 drivers
v0000027bc66d9a90_0 .net *"_ivl_2", 6 0, L_0000027bc673f5f0;  1 drivers
L_0000027bc66e48e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027bc66d8b90_0 .net *"_ivl_5", 1 0, L_0000027bc66e48e8;  1 drivers
v0000027bc66d8230_0 .net *"_ivl_8", 31 0, L_0000027bc673f690;  1 drivers
v0000027bc66d9310_0 .net "clk", 0 0, L_0000027bc672cc50;  alias, 1 drivers
v0000027bc66d8a50_0 .var/i "i", 31 0;
v0000027bc66d9090_0 .net "readData1", 31 0, L_0000027bc672c710;  alias, 1 drivers
v0000027bc66d94f0_0 .net "readData2", 31 0, L_0000027bc672ccc0;  alias, 1 drivers
v0000027bc66d9590_0 .net "readRegister1", 4 0, L_0000027bc66e2b40;  alias, 1 drivers
v0000027bc66d8410_0 .net "readRegister2", 4 0, L_0000027bc66e3720;  alias, 1 drivers
v0000027bc66d8af0 .array "registers", 31 0, 31 0;
v0000027bc66d8690_0 .net "rst", 0 0, v0000027bc66e32c0_0;  alias, 1 drivers
v0000027bc66d9630_0 .net "we", 0 0, v0000027bc666ad40_0;  alias, 1 drivers
v0000027bc66d8c30_0 .net "writeData", 31 0, L_0000027bc673fff0;  alias, 1 drivers
v0000027bc66d84b0_0 .net "writeRegister", 4 0, L_0000027bc673f4b0;  alias, 1 drivers
E_0000027bc667c260/0 .event negedge, v0000027bc666a3e0_0;
E_0000027bc667c260/1 .event posedge, v0000027bc66d9310_0;
E_0000027bc667c260 .event/or E_0000027bc667c260/0, E_0000027bc667c260/1;
L_0000027bc673f550 .array/port v0000027bc66d8af0, L_0000027bc673f5f0;
L_0000027bc673f5f0 .concat [ 5 2 0 0], L_0000027bc66e2b40, L_0000027bc66e48e8;
L_0000027bc673f690 .array/port v0000027bc66d8af0, L_0000027bc6740270;
L_0000027bc6740270 .concat [ 5 2 0 0], L_0000027bc66e3720, L_0000027bc66e4930;
S_0000027bc6605e00 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000027bc6605c70;
 .timescale 0 0;
v0000027bc66d85f0_0 .var/i "i", 31 0;
S_0000027bc65ef020 .scope module, "RFMux" "mux2x1" 3 72, 5 1 0, S_0000027bc66065b0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000027bc667c520 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000027bc672cbe0 .functor NOT 1, v0000027bc666b060_0, C4<0>, C4<0>, C4<0>;
v0000027bc66d9770_0 .net *"_ivl_0", 0 0, L_0000027bc672cbe0;  1 drivers
v0000027bc66d9810_0 .net "in1", 4 0, L_0000027bc66e3720;  alias, 1 drivers
v0000027bc66d8550_0 .net "in2", 4 0, L_0000027bc66e3ae0;  alias, 1 drivers
v0000027bc66d98b0_0 .net "out", 4 0, L_0000027bc673f4b0;  alias, 1 drivers
v0000027bc66d8730_0 .net "s", 0 0, v0000027bc666b060_0;  alias, 1 drivers
L_0000027bc673f4b0 .functor MUXZ 5, L_0000027bc66e3ae0, L_0000027bc66e3720, L_0000027bc672cbe0, C4<>;
S_0000027bc65ef1b0 .scope module, "WBMux" "mux2x1" 3 94, 5 1 0, S_0000027bc66065b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000027bc667c960 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000027bc672c8d0 .functor NOT 1, v0000027bc666a840_0, C4<0>, C4<0>, C4<0>;
v0000027bc66d9950_0 .net *"_ivl_0", 0 0, L_0000027bc672c8d0;  1 drivers
v0000027bc66d99f0_0 .net "in1", 31 0, v0000027bc66d9f90_0;  alias, 1 drivers
v0000027bc66d87d0_0 .net "in2", 31 0, v0000027bc66d80f0_0;  alias, 1 drivers
v0000027bc66d9b30_0 .net "out", 31 0, L_0000027bc673fff0;  alias, 1 drivers
v0000027bc66d8870_0 .net "s", 0 0, v0000027bc666a840_0;  alias, 1 drivers
L_0000027bc673fff0 .functor MUXZ 32, v0000027bc66d80f0_0, v0000027bc66d9f90_0, L_0000027bc672c8d0, C4<>;
S_0000027bc6634aa0 .scope module, "alu" "ALU" 3 88, 9 1 0, S_0000027bc66065b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000027bc6634c30 .param/l "ADD" 0 9 12, C4<0000>;
P_0000027bc6634c68 .param/l "AND" 0 9 12, C4<0010>;
P_0000027bc6634ca0 .param/l "NOR" 0 9 12, C4<0101>;
P_0000027bc6634cd8 .param/l "OR" 0 9 12, C4<0011>;
P_0000027bc6634d10 .param/l "SGT" 0 9 12, C4<0111>;
P_0000027bc6634d48 .param/l "SLL" 0 9 12, C4<1000>;
P_0000027bc6634d80 .param/l "SLT" 0 9 12, C4<0110>;
P_0000027bc6634db8 .param/l "SRL" 0 9 12, C4<1001>;
P_0000027bc6634df0 .param/l "SUB" 0 9 12, C4<0001>;
P_0000027bc6634e28 .param/l "XOR" 0 9 12, C4<0100>;
P_0000027bc6634e60 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000027bc6634e98 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000027bc66e4db0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027bc66d91d0_0 .net/2u *"_ivl_0", 31 0, L_0000027bc66e4db0;  1 drivers
v0000027bc66d8910_0 .net "opSel", 3 0, v0000027bc666a0c0_0;  alias, 1 drivers
v0000027bc66d9bd0_0 .net "operand1", 31 0, L_0000027bc673fd70;  alias, 1 drivers
v0000027bc66d89b0_0 .net "operand2", 31 0, L_0000027bc673f230;  alias, 1 drivers
v0000027bc66d9f90_0 .var "result", 31 0;
v0000027bc66d9c70_0 .net "zero", 0 0, L_0000027bc673f190;  alias, 1 drivers
E_0000027bc667bd60 .event anyedge, v0000027bc666a0c0_0, v0000027bc66d9bd0_0, v0000027bc666a8e0_0;
L_0000027bc673f190 .cmp/eq 32, v0000027bc66d9f90_0, L_0000027bc66e4db0;
S_0000027bc661d0b0 .scope module, "branchcontroller" "BranchController" 3 44, 10 1 0, S_0000027bc66065b0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_0000027bc669d180 .param/l "RType" 0 4 2, C4<000000>;
P_0000027bc669d1b8 .param/l "add" 0 4 5, C4<100000>;
P_0000027bc669d1f0 .param/l "addi" 0 4 8, C4<001000>;
P_0000027bc669d228 .param/l "addu" 0 4 5, C4<100001>;
P_0000027bc669d260 .param/l "and_" 0 4 5, C4<100100>;
P_0000027bc669d298 .param/l "andi" 0 4 8, C4<001100>;
P_0000027bc669d2d0 .param/l "beq" 0 4 10, C4<000100>;
P_0000027bc669d308 .param/l "bne" 0 4 10, C4<000101>;
P_0000027bc669d340 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000027bc669d378 .param/l "j" 0 4 12, C4<000010>;
P_0000027bc669d3b0 .param/l "jal" 0 4 12, C4<000011>;
P_0000027bc669d3e8 .param/l "jr" 0 4 6, C4<001000>;
P_0000027bc669d420 .param/l "lw" 0 4 8, C4<100011>;
P_0000027bc669d458 .param/l "nor_" 0 4 5, C4<100111>;
P_0000027bc669d490 .param/l "or_" 0 4 5, C4<100101>;
P_0000027bc669d4c8 .param/l "ori" 0 4 8, C4<001101>;
P_0000027bc669d500 .param/l "sgt" 0 4 6, C4<101011>;
P_0000027bc669d538 .param/l "sll" 0 4 6, C4<000000>;
P_0000027bc669d570 .param/l "slt" 0 4 5, C4<101010>;
P_0000027bc669d5a8 .param/l "slti" 0 4 8, C4<101010>;
P_0000027bc669d5e0 .param/l "srl" 0 4 6, C4<000010>;
P_0000027bc669d618 .param/l "sub" 0 4 5, C4<100010>;
P_0000027bc669d650 .param/l "subu" 0 4 5, C4<100011>;
P_0000027bc669d688 .param/l "sw" 0 4 8, C4<101011>;
P_0000027bc669d6c0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000027bc669d6f8 .param/l "xori" 0 4 8, C4<001110>;
v0000027bc66d9270_0 .var "PCsrc", 1 0;
v0000027bc66d8d70_0 .net "excep_flag", 0 0, o0000027bc66a1048;  alias, 0 drivers
v0000027bc66d9d10_0 .net "funct", 5 0, L_0000027bc66e3900;  alias, 1 drivers
v0000027bc66d8cd0_0 .net "opcode", 5 0, L_0000027bc66e34a0;  alias, 1 drivers
v0000027bc66d8e10_0 .net "operand1", 31 0, L_0000027bc672c710;  alias, 1 drivers
v0000027bc66d9db0_0 .net "operand2", 31 0, L_0000027bc673f230;  alias, 1 drivers
v0000027bc66d9e50_0 .net "rst", 0 0, v0000027bc66e32c0_0;  alias, 1 drivers
E_0000027bc667c460/0 .event anyedge, v0000027bc666a3e0_0, v0000027bc66d8d70_0, v0000027bc666b1a0_0, v0000027bc66d9090_0;
E_0000027bc667c460/1 .event anyedge, v0000027bc666a8e0_0, v0000027bc666a980_0;
E_0000027bc667c460 .event/or E_0000027bc667c460/0, E_0000027bc667c460/1;
S_0000027bc661d240 .scope module, "dataMem" "DM" 3 92, 11 1 0, S_0000027bc66065b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000027bc66d8eb0 .array "DataMem", 0 1023, 31 0;
v0000027bc66d93b0_0 .net "address", 31 0, v0000027bc66d9f90_0;  alias, 1 drivers
v0000027bc66d9ef0_0 .net "clock", 0 0, L_0000027bc672c860;  1 drivers
v0000027bc66d8f50_0 .net "data", 31 0, L_0000027bc672ccc0;  alias, 1 drivers
v0000027bc66d9450_0 .var/i "i", 31 0;
v0000027bc66d80f0_0 .var "q", 31 0;
v0000027bc66d8190_0 .net "rden", 0 0, v0000027bc666a2a0_0;  alias, 1 drivers
v0000027bc66ddab0_0 .net "wren", 0 0, v0000027bc666ac00_0;  alias, 1 drivers
E_0000027bc667c360 .event posedge, v0000027bc66d9ef0_0;
S_0000027bc661a310 .scope module, "pc" "programCounter" 3 61, 12 1 0, S_0000027bc66065b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000027bc667bf60 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000027bc66dcb10_0 .net "PCin", 31 0, L_0000027bc673f370;  alias, 1 drivers
v0000027bc66dc6b0_0 .var "PCout", 31 0;
v0000027bc66dd330_0 .net "clk", 0 0, L_0000027bc672cc50;  alias, 1 drivers
v0000027bc66ddbf0_0 .net "rst", 0 0, v0000027bc66e32c0_0;  alias, 1 drivers
    .scope S_0000027bc661d0b0;
T_0 ;
    %wait E_0000027bc667c460;
    %load/vec4 v0000027bc66d9e50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027bc66d9270_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000027bc66d8d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000027bc66d9270_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000027bc66d8cd0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v0000027bc66d8e10_0;
    %load/vec4 v0000027bc66d9db0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v0000027bc66d8cd0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v0000027bc66d8e10_0;
    %load/vec4 v0000027bc66d9db0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v0000027bc66d8cd0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v0000027bc66d8cd0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v0000027bc66d8cd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v0000027bc66d9d10_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000027bc66d9270_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027bc66d9270_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000027bc661a310;
T_1 ;
    %wait E_0000027bc667c260;
    %load/vec4 v0000027bc66ddbf0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000027bc66dc6b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000027bc66dcb10_0;
    %assign/vec4 v0000027bc66dc6b0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000027bc65b2b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027bc66d96d0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000027bc66d96d0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000027bc66d96d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027bc666a480, 0, 4;
    %load/vec4 v0000027bc66d96d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027bc66d96d0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027bc666a480, 0, 4;
    %pushi/vec4 88192, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027bc666a480, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027bc666a480, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027bc666a480, 0, 4;
    %pushi/vec4 71712, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027bc666a480, 0, 4;
    %pushi/vec4 4931618, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027bc666a480, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027bc666a480, 0, 4;
    %pushi/vec4 333447174, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027bc666a480, 0, 4;
    %pushi/vec4 2890072064, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027bc666a480, 0, 4;
    %pushi/vec4 2890072065, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027bc666a480, 0, 4;
    %pushi/vec4 541196290, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027bc666a480, 0, 4;
    %pushi/vec4 543424511, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027bc666a480, 0, 4;
    %pushi/vec4 268500985, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027bc666a480, 0, 4;
    %pushi/vec4 537067520, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027bc666a480, 0, 4;
    %pushi/vec4 275447824, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027bc666a480, 0, 4;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027bc666a480, 0, 4;
    %pushi/vec4 735264, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027bc666a480, 0, 4;
    %pushi/vec4 14891042, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027bc666a480, 0, 4;
    %pushi/vec4 277282826, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027bc666a480, 0, 4;
    %pushi/vec4 2357526528, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027bc666a480, 0, 4;
    %pushi/vec4 2357592065, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027bc666a480, 0, 4;
    %pushi/vec4 10895394, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027bc666a480, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027bc666a480, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027bc666a480, 0, 4;
    %pushi/vec4 2894397441, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027bc666a480, 0, 4;
    %pushi/vec4 2894462976, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027bc666a480, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027bc666a480, 0, 4;
    %pushi/vec4 268500983, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027bc666a480, 0, 4;
    %pushi/vec4 543358977, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027bc666a480, 0, 4;
    %pushi/vec4 268500977, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027bc666a480, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027bc666a480, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027bc666a480, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027bc666a480, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027bc666a480, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000027bc65b29c0;
T_3 ;
    %wait E_0000027bc667c8a0;
    %load/vec4 v0000027bc666a3e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000027bc666a340_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000027bc666a0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027bc6669c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027bc666ad40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027bc666ac00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027bc666a840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027bc666a2a0_0, 0;
    %assign/vec4 v0000027bc666b060_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000027bc666a340_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000027bc666a0c0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000027bc6669c60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000027bc666ad40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000027bc666ac00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000027bc666a840_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000027bc666a2a0_0, 0, 1;
    %store/vec4 v0000027bc666b060_0, 0, 1;
    %load/vec4 v0000027bc666b1a0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027bc666a340_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027bc666b060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027bc666ad40_0, 0;
    %load/vec4 v0000027bc666a980_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027bc666a0c0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027bc666a0c0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000027bc666a0c0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000027bc666a0c0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000027bc666a0c0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000027bc666a0c0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000027bc666a0c0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000027bc666a0c0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000027bc666a0c0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000027bc666a0c0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027bc6669c60_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000027bc666a0c0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027bc6669c60_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000027bc666a0c0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027bc666a0c0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027bc666ad40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027bc666b060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027bc6669c60_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027bc666ad40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027bc666b060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027bc6669c60_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000027bc666a0c0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027bc666ad40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027bc6669c60_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000027bc666a0c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027bc666ad40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027bc6669c60_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000027bc666a0c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027bc666ad40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027bc6669c60_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000027bc666a0c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027bc666ad40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027bc6669c60_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027bc666a2a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027bc666ad40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027bc6669c60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027bc666a840_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027bc666ac00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027bc6669c60_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000027bc666a0c0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000027bc666a0c0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000027bc6605c70;
T_4 ;
    %wait E_0000027bc667c260;
    %fork t_1, S_0000027bc6605e00;
    %jmp t_0;
    .scope S_0000027bc6605e00;
t_1 ;
    %load/vec4 v0000027bc66d8690_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027bc66d85f0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000027bc66d85f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000027bc66d85f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027bc66d8af0, 0, 4;
    %load/vec4 v0000027bc66d85f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027bc66d85f0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000027bc66d9630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000027bc66d8c30_0;
    %load/vec4 v0000027bc66d84b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027bc66d8af0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027bc66d8af0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000027bc6605c70;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000027bc6605c70;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027bc66d8a50_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000027bc66d8a50_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000027bc66d8a50_0;
    %ix/getv/s 4, v0000027bc66d8a50_0;
    %load/vec4a v0000027bc66d8af0, 4;
    %ix/getv/s 4, v0000027bc66d8a50_0;
    %load/vec4a v0000027bc66d8af0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000027bc66d8a50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027bc66d8a50_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000027bc6634aa0;
T_6 ;
    %wait E_0000027bc667bd60;
    %load/vec4 v0000027bc66d8910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000027bc66d9f90_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000027bc66d9bd0_0;
    %load/vec4 v0000027bc66d89b0_0;
    %add;
    %assign/vec4 v0000027bc66d9f90_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000027bc66d9bd0_0;
    %load/vec4 v0000027bc66d89b0_0;
    %sub;
    %assign/vec4 v0000027bc66d9f90_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000027bc66d9bd0_0;
    %load/vec4 v0000027bc66d89b0_0;
    %and;
    %assign/vec4 v0000027bc66d9f90_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000027bc66d9bd0_0;
    %load/vec4 v0000027bc66d89b0_0;
    %or;
    %assign/vec4 v0000027bc66d9f90_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000027bc66d9bd0_0;
    %load/vec4 v0000027bc66d89b0_0;
    %xor;
    %assign/vec4 v0000027bc66d9f90_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000027bc66d9bd0_0;
    %load/vec4 v0000027bc66d89b0_0;
    %or;
    %inv;
    %assign/vec4 v0000027bc66d9f90_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000027bc66d9bd0_0;
    %load/vec4 v0000027bc66d89b0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000027bc66d9f90_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000027bc66d89b0_0;
    %load/vec4 v0000027bc66d9bd0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000027bc66d9f90_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000027bc66d9bd0_0;
    %ix/getv 4, v0000027bc66d89b0_0;
    %shiftl 4;
    %assign/vec4 v0000027bc66d9f90_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000027bc66d9bd0_0;
    %ix/getv 4, v0000027bc66d89b0_0;
    %shiftr 4;
    %assign/vec4 v0000027bc66d9f90_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000027bc661d240;
T_7 ;
    %wait E_0000027bc667c360;
    %load/vec4 v0000027bc66d8190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000027bc66d93b0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000027bc66d8eb0, 4;
    %assign/vec4 v0000027bc66d80f0_0, 0;
T_7.0 ;
    %load/vec4 v0000027bc66ddab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000027bc66d8f50_0;
    %ix/getv 3, v0000027bc66d93b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027bc66d8eb0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000027bc661d240;
T_8 ;
    %end;
    .thread T_8;
    .scope S_0000027bc661d240;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 41 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027bc66d9450_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000027bc66d9450_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000027bc66d9450_0;
    %load/vec4a v0000027bc66d8eb0, 4;
    %vpi_call 11 43 "$display", "Mem[%d] = %d", &PV<v0000027bc66d9450_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000027bc66d9450_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027bc66d9450_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000027bc66065b0;
T_10 ;
    %wait E_0000027bc667c260;
    %load/vec4 v0000027bc66e12b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027bc66e1fd0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000027bc66e1fd0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000027bc66e1fd0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000027bc6668e70;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027bc66e2140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027bc66e32c0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000027bc6668e70;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000027bc66e2140_0;
    %inv;
    %assign/vec4 v0000027bc66e2140_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000027bc6668e70;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./BubbleSort(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027bc66e32c0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027bc66e32c0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000027bc66e3400_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
