#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue Nov 16 14:36:28 2021
# Process ID: 8528
# Current directory: C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12404 C:\Users\david_davis1\Box\SoC\ClassReports\SoC\CR3\CR3\CR3.xpr
# Log file: C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/vivado.log
# Journal file: C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw_manager
create_ip -name microblaze_mcs -vendor xilinx.com -library ip -version 3.0 -module_name microblaze_mcs_0
set_property -dict [list CONFIG.MEMSIZE {131072}] [get_ips microblaze_mcs_0]
generate_target {instantiation_template} [get_files c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.srcs/sources_1/ip/microblaze_mcs_0/microblaze_mcs_0.xci]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.srcs/sources_1/ip/microblaze_mcs_0/microblaze_mcs_0.xci]
generate_target all [get_files  c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.srcs/sources_1/ip/microblaze_mcs_0/microblaze_mcs_0.xci]
export_ip_user_files -of_objects [get_files c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.srcs/sources_1/ip/microblaze_mcs_0/microblaze_mcs_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.srcs/sources_1/ip/microblaze_mcs_0/microblaze_mcs_0.xci] -directory C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.ip_user_files -ipstatic_source_dir C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.cache/compile_simlib/modelsim} {questa=C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.cache/compile_simlib/questa} {riviera=C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.cache/compile_simlib/riviera} {activehdl=C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.srcs/sources_1/ip/microblaze_mcs_0/microblaze_mcs_0.xci] -no_script -reset -force -quiet
remove_files  c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.srcs/sources_1/ip/microblaze_mcs_0/microblaze_mcs_0.xci
create_ip -name microblaze_mcs -vendor xilinx.com -library ip -version 3.0 -module_name cpu
set_property -dict [list CONFIG.MEMSIZE {131072} CONFIG.Component_Name {cpu}] [get_ips cpu]
generate_target {instantiation_template} [get_files c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.srcs/sources_1/ip/cpu_1/cpu.xci]
set_property generate_synth_checkpoint false [get_files  c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.srcs/sources_1/ip/cpu_1/cpu.xci]
generate_target all [get_files  c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.srcs/sources_1/ip/cpu_1/cpu.xci]
export_ip_user_files -of_objects [get_files c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.srcs/sources_1/ip/cpu_1/cpu.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.srcs/sources_1/ip/cpu_1/cpu.xci] -directory C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.ip_user_files -ipstatic_source_dir C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.cache/compile_simlib/modelsim} {questa=C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.cache/compile_simlib/questa} {riviera=C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.cache/compile_simlib/riviera} {activehdl=C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.srcs/sources_1/ip/xadc_fpro/xadc_fpro.xci] -no_script -reset -force -quiet
remove_files  -fileset xadc_fpro C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.srcs/sources_1/ip/xadc_fpro/xadc_fpro.xci
create_ip -name xadc_wiz -vendor xilinx.com -library ip -version 3.3 -module_name xadc_fpro
set_property -dict [list CONFIG.Component_Name {xadc_fpro} CONFIG.XADC_STARUP_SELECTION {channel_sequencer} CONFIG.OT_ALARM {false} CONFIG.USER_TEMP_ALARM {false} CONFIG.VCCINT_ALARM {false} CONFIG.VCCAUX_ALARM {false} CONFIG.CHANNEL_ENABLE_TEMPERATURE {true} CONFIG.CHANNEL_ENABLE_VCCINT {true} CONFIG.CHANNEL_ENABLE_VP_VN {false} CONFIG.CHANNEL_ENABLE_VAUXP2_VAUXN2 {true} CONFIG.CHANNEL_ENABLE_VAUXP3_VAUXN3 {true} CONFIG.CHANNEL_ENABLE_VAUXP10_VAUXN10 {true} CONFIG.CHANNEL_ENABLE_VAUXP11_VAUXN11 {true} CONFIG.SEQUENCER_MODE {Continuous} CONFIG.EXTERNAL_MUX_CHANNEL {VP_VN} CONFIG.SINGLE_CHANNEL_SELECTION {TEMPERATURE}] [get_ips xadc_fpro]
generate_target {instantiation_template} [get_files c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.srcs/sources_1/ip/xadc_fpro_1/xadc_fpro.xci]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.srcs/sources_1/ip/xadc_fpro_1/xadc_fpro.xci]
generate_target all [get_files  c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.srcs/sources_1/ip/xadc_fpro_1/xadc_fpro.xci]
export_ip_user_files -of_objects [get_files c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.srcs/sources_1/ip/xadc_fpro_1/xadc_fpro.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.srcs/sources_1/ip/xadc_fpro_1/xadc_fpro.xci] -directory C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.ip_user_files -ipstatic_source_dir C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.cache/compile_simlib/modelsim} {questa=C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.cache/compile_simlib/questa} {riviera=C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.cache/compile_simlib/riviera} {activehdl=C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
export_ip_user_files -of_objects  [get_files c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.srcs/sources_1/ip/cpu_1/cpu.xci] -no_script -reset -force -quiet
remove_files  c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.srcs/sources_1/ip/cpu_1/cpu.xci
create_ip -name microblaze_mcs -vendor xilinx.com -library ip -version 3.0 -module_name cpu
set_property -dict [list CONFIG.MEMSIZE {131072} CONFIG.USE_IO_BUS {1} CONFIG.Component_Name {cpu}] [get_ips cpu]
generate_target {instantiation_template} [get_files c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.srcs/sources_1/ip/cpu_2/cpu.xci]
set_property generate_synth_checkpoint false [get_files  c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.srcs/sources_1/ip/cpu_2/cpu.xci]
generate_target all [get_files  c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.srcs/sources_1/ip/cpu_2/cpu.xci]
export_ip_user_files -of_objects [get_files c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.srcs/sources_1/ip/cpu_2/cpu.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.srcs/sources_1/ip/cpu_2/cpu.xci] -directory C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.ip_user_files -ipstatic_source_dir C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.cache/compile_simlib/modelsim} {questa=C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.cache/compile_simlib/questa} {riviera=C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.cache/compile_simlib/riviera} {activehdl=C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_run impl_1
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.runs/impl_1/mcs_top_vanilla.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.runs/impl_1/mcs_top_vanilla.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/Jackson5.xsa
