# Reading D:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do SuperRegister_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying D:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/caspergtxxxxxxxxxxxx/Desktop/8-bit Register Walhy last version 5las/SuperRegister.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SuperRegister
# -- Compiling architecture BEHAVIOR of SuperRegister
# 
vsim work.superregister
# vsim work.superregister 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.superregister(behavior)
add wave -position insertpoint  \
sim:/superregister/data_in \
sim:/superregister/control \
sim:/superregister/clk \
sim:/superregister/data_sh_r \
sim:/superregister/data_sh_l \
sim:/superregister/data_out \
sim:/superregister/Z
force -freeze sim:/superregister/data_in 10101010 0
force -freeze sim:/superregister/control 110 0
force -freeze sim:/superregister/clk 1 0, 0 {50 ps} -r 100
run
run
run
run
run
run
run
run
run
run
run
run
