"This document refers to the AMD Secure Processor technology as Platform Security Processor (PSP)."
----------------------------------------------------------------------------
ABL Delivery Release Notes

Copyright 2020, Advanced Micro Devices, Inc.

Version: WABLMT98262043 for Matisse

Date:   March 4 2020

----------------------------------------------------------------------------

Content:

  Filename                          AGESA V9 Destination Folder      Description
  AgesaBLReleaseNotes.txt           AgesaModulePkg\Firmwares\MTS\    This Release notes file for AM4
  AgesaBootloader_U_prod_MTS        AgesaModulePkg\Firmwares\MTS\    Main AGESA Bootloader

DXIO Version:      v46.580
DXIO PHY Version:  v4.19.28

Path to files:
  \\atlcorpnetfs\Biosonly\simulation\Matisse\WABLMT98262043

Repo Manifest Info:
  repo init -u ssh://gerritgit/BIOS/ec/Client/Components/AGESA/ABL-V2/manifest -b Custom -m WABLMT98262042.xml

Based On:
  WABLMT98262042

ABL Version String:
  0x98262043

project Memory/
  PLAT-58523 [MTS] Start bubble of RRW test is incorrect

project Program/
  PLAT-59502 MTS: ABL Release WABLMT98262043

"This document refers to the AMD Secure Processor technology as Platform Security Processor (PSP)."
----------------------------------------------------------------------------
ABL Delivery Release Notes

Copyright 2020, Advanced Micro Devices, Inc.

Version: WABLMT98262042 for Matisse

Date:   Feb 24 2020

----------------------------------------------------------------------------

Content:

  Filename                          AGESA V9 Destination Folder      Description
  AgesaBLReleaseNotes.txt           AgesaModulePkg\Firmwares\MTS\    This Release notes file for AM4
  AgesaBootloader_U_prod_MTS        AgesaModulePkg\Firmwares\MTS\    Main AGESA Bootloader

DXIO Version:      v46.580
DXIO PHY Version:  v4.19.28

Path to files:
  \\atlcorpnetfs\Biosonly\simulation\Matisse\WABLMT98262042

Repo Manifest Info:
  repo init -u ssh://gerritgit/BIOS/ec/Client/Components/AGESA/ABL-V2/manifest -b Custom -m WABLMT98262042.xml

Based On:
  WABLMT98262041

ABL Version String:
  0x98262042

project Lib/
  PLAT-52070 [MTS]Serial out can't output when connected with SIO
  PLAT-55537 [MTS] Shadow memory will keep old spd data after replace another memory dimm with specific dimm

project Memory/
  PLAT-51444: [MTS_Myrtle]Bios init result of full boot will be bad performance if changed HW without restart and no default when run ADK.

project Program/
  PLAT-59062 MTS: ABL Release WABLMT98262042

"This document refers to the AMD Secure Processor technology as Platform Security Processor (PSP)."
----------------------------------------------------------------------------
ABL Delivery Release Notes

Copyright 2019, Advanced Micro Devices, Inc.

Version: WABLMT98262041 for Matisse

Date:   Sep 6 2019

----------------------------------------------------------------------------

Content:

  Filename                          AGESA V9 Destination Folder      Description
  AgesaBLReleaseNotes.txt           AgesaModulePkg\Firmwares\MTS\    This Release notes file for AM4
  AgesaBootloader_U_prod_MTS        AgesaModulePkg\Firmwares\MTS\    Main AGESA Bootloader

DXIO Version:      v46.580
DXIO PHY Version:  v4.19.28

Path to files:
  \\atlcorpnetfs\Biosonly\simulation\Matisse\WABLMT98262041

Repo Manifest Info:
  repo init -u ssh://gerritgit/BIOS/ec/Client/Components/AGESA/ABL-V2/manifest -b Custom -m WABLMT98262040.xml

Based On:
  WABLMT98262040

ABL Version String:
  0x98262041

project Memory/
  PLAT-49793 MTS: Memory context restore fail with 2133 DIMMs

project Program/
  PLAT-51190 MTS: ABL Release WABLMT98262041 for ComboAM4 1004RC10

"This document refers to the AMD Secure Processor technology as Platform Security Processor (PSP)."
----------------------------------------------------------------------------
ABL Delivery Release Notes

Copyright 2019, Advanced Micro Devices, Inc.

Version: WABLMT98262040 for Matisse

Date:   August 26 2019

----------------------------------------------------------------------------

Content:

  Filename                          AGESA V9 Destination Folder      Description
  AgesaBLReleaseNotes.txt           AgesaModulePkg\Firmwares\MTS\    This Release notes file for AM4
  AgesaBootloader_U_prod_MTS        AgesaModulePkg\Firmwares\MTS\    Main AGESA Bootloader

DXIO Version:      v46.580
DXIO PHY Version:  v4.19.28

Path to files:
  \\atlcorpnetfs\Biosonly\simulation\Matisse\WABLMT98262040

Repo Manifest Info:
  repo init -u ssh://gerritgit/BIOS/ec/Client/Components/AGESA/ABL-V2/manifest -b Custom -m WABLMT98262040.xml

Based On:
  trunk_Ssp

ABL Version String:
  0x98262040

project APCB/
  PLAT-42221 - [SSP] BMC initialization prior to memory training

project DF/
  Revert "Revert "PLAT-46998 [DF] Add MCTP support""

project Lib/
  PLAT-42558 [MTS]Request for memory error handler
  PLAT-42221 - [SSP] BMC initialization prior to memory training

project Memory/
  PLAT-42558 [MTS]Request for memory error handler (Build size issue)

project NBIO/
  PLAT-46648 [SSP] ABL hangs with early early video and a 2P config
  PLAT-46852 [SSP] Prevent pre-DRAM early link training on A0
  PLAT-42221 - [SSP] BMC initialization prior to memory training

project Program/
  PLAT-50628 MTS: ABL Release WABLMT98262040
  PLAT-42221 - [SSP] BMC initialization prior to memory training

"This document refers to the AMD Secure Processor technology as Platform Security Processor (PSP)."
----------------------------------------------------------------------------
ABL Delivery Release Notes

Copyright 2019, Advanced Micro Devices, Inc.

Version: WABLMT98122040 for Matisse

Date:   August 12 2019

----------------------------------------------------------------------------

Content:

  Filename                          AGESA V9 Destination Folder      Description
  AgesaBLReleaseNotes.txt           AgesaModulePkg\Firmwares\MTS\    This Release notes file for AM4
  AgesaBootloader_U_prod_MTS        AgesaModulePkg\Firmwares\MTS\    Main AGESA Bootloader

DXIO Version:      v46.580
DXIO PHY Version:  v4.19.28

Path to files:
  \\atlcorpnetfs\Biosonly\simulation\Matisse\WABLMT98122040

Repo Manifest Info:
  repo init -u ssh://gerritgit/BIOS/ec/Client/Components/AGESA/ABL-V2/manifest -b Custom -m WABLMT98122040.xml

Based On:
  trunk_Ssp

ABL Version String:
  0x98122040

project DF/
  PLAT-46606 ABL changes for 2-link xGMI support for Hero2 platform Revert "PLAT-31620 Remove unsupported xGMI link configuration"

project NBIO/
  PLAT-46998: [DF] Add MCTP support

project Program/
  PLAT-49807 MTS: ABL Release WABLMT98122040
   PLAT-49799 CP: ABL Release WABLCP98122020
  PLAT-46998 [DF] Add MCTP support

"This document refers to the AMD Secure Processor technology as Platform Security Processor (PSP)."
----------------------------------------------------------------------------
ABL Delivery Release Notes

Copyright 2019, Advanced Micro Devices, Inc.

Version: WABLMT98052040 for Matisse

Date:   August 05 2019

----------------------------------------------------------------------------

Content:

  Filename                          AGESA V9 Destination Folder      Description
  AgesaBLReleaseNotes.txt           AgesaModulePkg\Firmwares\MTS\    This Release notes file for AM4
  AgesaBootloader_U_prod_MTS        AgesaModulePkg\Firmwares\MTS\    Main AGESA Bootloader

DXIO Version:      v46.580
DXIO PHY Version:  v4.19.28

Path to files:
  \\atlcorpnetfs\Biosonly\simulation\Matisse\WABLMT98052040

Repo Manifest Info:
  repo init -u ssh://gerritgit/BIOS/ec/Client/Components/AGESA/ABL-V2/manifest -b Custom -m WABLMT98052040.xml

Based On:
  trunk_Ssp

ABL Version String:
  0x98052040

project APCB/
  PLAT-46606 ABL changes for 2-link xGMI support for Hero2 platform Revert "PLAT-31620 Remove unsupported xGMI link configuration"

project DF/
  Revert "PLAT-46998 [DF] Add MCTP support"
  PLAT-48871: Incorrect values sent in SVC_SET_TWIX_THRESHOLD_PARAMS during token unlock warm reset on 2CCD MTS part

project Memory/
  PLAT-49464 CPK: APOB Overflow for fully populated configs
  PLAT-49427 MTS: Missing MR6 entries for DRAM Device Init along the restore path

project Program/
  PLAT-49542 MTS: ABL Release WABLMT98052040
  PLAT-49538 CP: ABL Release WABLCP98052020
   PLAT-49538 CP: ABL Release WABLCP98052020
  PLAT-49427 MTS: Missing MR6 entries for DRAM Device Init along the restore path

"This document refers to the AMD Secure Processor technology as Platform Security Processor (PSP)."
----------------------------------------------------------------------------
ABL Delivery Release Notes

Copyright 2019, Advanced Micro Devices, Inc.

Version: WABLMT97312040 for Matisse

Date:   July 31 2019

----------------------------------------------------------------------------

Content:

  Filename                          AGESA V9 Destination Folder      Description
  AgesaBLReleaseNotes.txt           AgesaModulePkg\Firmwares\MTS\    This Release notes file for AM4
  AgesaBootloader_U_prod_MTS        AgesaModulePkg\Firmwares\MTS\    Main AGESA Bootloader

DXIO Version:      v46.580
DXIO PHY Version:  v4.19.28

Path to files:
  \\atlcorpnetfs\Biosonly\simulation\Matisse\WABLMT97312040

Repo Manifest Info:
  repo init -u ssh://gerritgit/BIOS/ec/Client/Components/AGESA/ABL-V2/manifest -b Custom -m WABLMT97312040.xml

Based On:
  trunk_Ssp

ABL Version String:
  0x97312040

project APCB/
  PLAT-48798:Castle Peak: Need to separate BIOS option for VDDG into VDDG IOD and VDDG CCD

project DF/
  PLAT-46998 [DF] Add MCTP support

project NBIO/
  PLAT-48798:Castle Peak: Need to separate BIOS option for VDDG into VDDG IOD and VDDG CCD

project Program/
  PLAT-49344 MTS: ABL Release WABLMT97312040
   PLAT-49245 CP: ABL Release WABLCP97292020
  PLAT-48798:Castle Peak: Need to separate BIOS option for VDDG into VDDG IOD and VDDG CCD

"This document refers to the AMD Secure Processor technology as Platform Security Processor (PSP)."
----------------------------------------------------------------------------
ABL Delivery Release Notes

Copyright 2019, Advanced Micro Devices, Inc.

Version: WABLMT97222040 for Matisse

Date:   July 22 2019

----------------------------------------------------------------------------

Content:

  Filename                          AGESA V9 Destination Folder      Description
  AgesaBLReleaseNotes.txt           AgesaModulePkg\Firmwares\MTS\    This Release notes file for AM4
  AgesaBootloader_U_prod_MTS        AgesaModulePkg\Firmwares\MTS\    Main AGESA Bootloader

DXIO Version:      v46.580
DXIO PHY Version:  v4.19.28

Path to files:
  \\atlcorpnetfs\Biosonly\simulation\Matisse\WABLMT97222040

Repo Manifest Info:
  repo init -u ssh://gerritgit/BIOS/ec/Client/Components/AGESA/ABL-V2/manifest -b Custom -m WABLMT97222040.xml

Based On:
  trunk_Ssp

ABL Version String:
  0x97222040

project APCB/
  PLAT-46513 - [SSP] Create APCB token for MCTP workaround

project APOB/
  PLAT-48623 CPK: DCT_STRUCT overflows in APOB

project DF/
  PLAT-48658 Integrate DXIO FW version 36.616 into CPK ABL

project Lib/
  PLAT-48623 CPK: DCT_STRUCT overflows in APOB

project NBIO/
  PLAT-47969: BixBy Detection Failed on Warm Reset with ABL passed BixBy Information

project Program/
  PLAT-48918 MTS: ABL Release WABLMT97222040
  PLAT-48649: [MTS-Qogir]system cant resume from S4 with disable SMT controller
   PLAT-48690 CP: ABL Release WABLCP97172020
   PLAT-48523 CP: ABL Release WABLCP97152020

"This document refers to the AMD Secure Processor technology as Platform Security Processor (PSP)."
----------------------------------------------------------------------------
ABL Delivery Release Notes

Copyright 2019, Advanced Micro Devices, Inc.

Version: WABLMT97102040 for Matisse

Date:   July 10 2019

----------------------------------------------------------------------------

Content:

  Filename                          AGESA V9 Destination Folder      Description
  AgesaBLReleaseNotes.txt           AgesaModulePkg\Firmwares\MTS\    This Release notes file for AM4
  AgesaBootloader_U_prod_MTS        AgesaModulePkg\Firmwares\MTS\    Main AGESA Bootloader

DXIO Version:      v46.580
DXIO PHY Version:  v4.19.28

Path to files:
  \\atlcorpnetfs\Biosonly\simulation\Matisse\WABLMT97102040

Repo Manifest Info:
  repo init -u ssh://gerritgit/BIOS/ec/Client/Components/AGESA/ABL-V2/manifest -b Custom -m WABLMT97102040.xml

Based On:
  trunk_Ssp

ABL Version String:
  0x97102040

project CCX/
  PLAT-48120: [Ryzen Master]Parked cores are being enabled if user performs cold reset

project Program/
  PLAT-48316 MTS: ABL Release WABLMT97102040
  PLAT-47141 [MTS]POST will randomly hang with Samsung 16G UDIMM when MTS memory restore function is enabled

"This document refers to the AMD Secure Processor technology as Platform Security Processor (PSP)."
----------------------------------------------------------------------------
ABL Delivery Release Notes

Copyright 2019, Advanced Micro Devices, Inc.

Version: WABLMT97082040 for Matisse

Date:   July 08 2019

----------------------------------------------------------------------------

Content:

  Filename                          AGESA V9 Destination Folder      Description
  AgesaBLReleaseNotes.txt           AgesaModulePkg\Firmwares\MTS\    This Release notes file for AM4
  AgesaBootloader_U_prod_MTS        AgesaModulePkg\Firmwares\MTS\    Main AGESA Bootloader

DXIO Version:      v46.580
DXIO PHY Version:  v4.19.28

Path to files:
  \\atlcorpnetfs\Biosonly\simulation\Matisse\WABLMT97082040

Repo Manifest Info:
  repo init -u ssh://gerritgit/BIOS/ec/Client/Components/AGESA/ABL-V2/manifest -b Custom -m WABLMT97082040.xml

Based On:
  trunk_Ssp

ABL Version String:
  0x97082040

project DF/
  PLAT-46637 - [SSP] Disable SMT causes MCE
  PLAT-47360 SSP xGMI DLWM issue fix
  PLAT-47516 [SSP] Integrate DXIO FW version 36.613 into ABL
  PLAT-46292 No Preferred Interleaving Warning Message
  PLAT-47263 [SSP]Integrate DXIO FW version 36.610 into ABL

project Lib/
  PLAT-47296 [CPK] Castle Peak Overclocking MEM VDDIO vs Training sequence
  PLAT-47329 MTS ABL Memory error handling request for Dell StarHawk
  PLAT-47718:[CP WS ABL] Add Bixby early train for CPK WS, Fix MTS build error
  PLAT-47779 [CP WS] Configure memory feature set for CP Workstation
  PLAT-44639: Add APCB option to enable / disable permission to use non-ECC DIMMs
  PLAT-47765 MTS: Enable decoder for 2E/2F for SuperIO configuration
  PLAT-46292 No Preferred Interleaving Warning Message
  PLAT-47487 CP: Consolidate Pkg Pin to UMC map table between HEDT and WS
  PLAT-39433: Memory RAS CBS setting change
  PLAT-41814: Create APCB Token (APCB_TOKEN_UID_MOTHERBOARD_TYPE_0) to select Type0 and Type1 memory frequency support

project Memory/
  PLAT-47973 MTS: Remove memory test from restore path
  PLAT-46553: [MTS]The information of Interleave position and Interleave data depth are incorrect in the SMBIOS Type 20
  PLAT-47903 [CP_WS] Do NOT initialize S3 replay buffer when replay is not supported
  PLAT-47779 [CP WS] Configure memory feature set for CP Workstation
  PLAT-44639: Add APCB option to enable / disable permission to use non-ECC DIMMs
  PLAT-47646 MTS: Incorrect Vld_D1 upon memory context restore
  PLAT-39433: Memory RAS CBS setting change
  PLAT-44839: MCA_DESTAT address is wrong in AGESA memory tester
  PLAT-41814: Create APCB Token (APCB_TOKEN_UID_MOTHERBOARD_TYPE_0) to select Type0 and Type1 memory frequency support
  PLAT-41814: Create APCB Token (APCB_TOKEN_UID_MOTHERBOARD_TYPE_0) to select Type0 and Type1 memory frequency support
  PLAT-44811: 3DS 256GB R/LRDIMM doesn't boot up when set TREFi to Fixed 2x
  PLAT-46418: APCB_TOKEN_UID_ODTSCMDTHROTEN check

project NBIO/
  PLAT-47718:[CP WS ABL] Add Bixby early train for CPK WS

project Program/
  PLAT-48186 MTS: ABL Release WABLMT97082040
   PLAT-48183 CP: ABL Release WABLCP97082020
   PLAT-47904 CP: ABL Release WABLCP97012020
  PLAT-47779 [CP WS] Configure memory feature set for CP Workstation
   PLAT-47575 CP: ABL Release WABLCP96242020
  PLAT-47569 CP: APCB Recovery cannot clear ABL ConsoleOut
  PLAT-41814: Create APCB Token (APCB_TOKEN_UID_MOTHERBOARD_TYPE_0) to select Type0 and Type1 memory frequency support
  PLAT-44811: 3DS 256GB R/LRDIMM doesn't boot up when set TREFi to Fixed 2x

"This document refers to the AMD Secure Processor technology as Platform Security Processor (PSP)."
----------------------------------------------------------------------------

ABL Delivery Release Notes

Copyright 2019, Advanced Micro Devices, Inc.

Version: WABLMT96192040 for Matisse

Date:   June 19, 2019

----------------------------------------------------------------------------

Content:
Filename                              AGESA V9 Destination Folder         Description
  AblPostCode.h                       AgesaModulePkg\Firmwares\MTS\       ABL Post Code Definitions
  AgesaBLReleaseNotes.txt             AgesaModulePkg\Firmwares\MTS\       This Release notes file for AM4
  AgesaBootloader_U_prod_MTS.bin      AgesaModulePkg\Firmwares\MTS\       Unified AGESA Bootloader
  APCB.h                              Include\APCB.h                      AGESA PSP Configuration Block Definition
  APOB.h                              Include\APOB.h                      AGESA PSP Output Block Definition


Path to files:
  \\atlcorpnetfs\Biosonly\simulation\Matisse\WABLMT96192040

XML Path:
  /BIOS/ec/Client/Components/AGESA/ABL-V2/manifest/Custom/WABLMT96192040.xml

Based On:
  trunk_Ssp

ABL Version String:
  0x96192040

Features and Fixes:
project APCB/
  PLAT-37358: Throttle control tokens need adjusting (UMC::CH::ThrottlCtrl)
project DF/
  PLAT-46830 [MTS] DXIO Phy FW breakout
  PLAT-45720 GMI2/TWIX OPN update
  PLAT-46942 Remove SPF optimization for SP3
project Lib/
  PLAT-46988: [ABLv2] Error logs along with APCB_TOKEN_UID_FCH_CONSOLE_OUT_BASIC_ENABLE enablement
  PLAT-47132 CP: S3 replay buffer overwritten by unaligned sub-index
  PLAT-47189 CP: Optimize CH_DEF_STRUCT to free up heap space
  PLAT-47009: [CP WS ABL] add a lib to detect CP WS
  PLAT-45482: SSP PPR MEM - Enable Wrcrc DqMapSwapDis feature for 2DR RDIMMs
  PLAT-37358: Throttle control tokens need adjusting (UMC::CH::ThrottlCtrl)
  PLAT-44477: Excessive ECC errors and data corruption after NVDIMM-N Restore
  PLAT-42404: [RomePI 0.0.8.0]Power down enable option setting does not change PwrDownEn bit 28
  PLAT-46781: [ABLv2][Ssp_trunk][Rome] Fatal APCB Checksum Error when CMOS clear
project Memory/
  PLAT-46397: [SSP] 3DS DIMM does not work
  PLAT-45943: Update UMC::Phy::ForceClkDisable and UMC::CH::BeqCtrl2[DfiDramClkDis] for RDIMM/LRDIMM
  PLAT-46235: [SSP_Rome] MEM RAS - Hardlock with Parity Error Injection w DF Pstates & Write CRC Disabled
  PLAT-45942: Update UMC::CH::DramTiming13.Tmrd for RDIMM/LRDIMM
  PLAT-46279: Set FlushCsWriteOnNvdimmReq
  PLAT-44775: [SSP] Move LRDIMM Command and Address Bus configuration table from ABL to APCB
  PLAT-46827 CP: RttPark parameter need to be updated to APOB
  PLAT-47132 CP: S3 replay buffer overwritten by unaligned sub-index
  PLAT-47189 CP: Optimize CH_DEF_STRUCT to free up heap space
  PLAT-46018: Rome MEM - Specific Vendor DIMMs need Dram DLL relocked during Pstate Changes
  PLAT-45897: SSP SP3 MEM - Revise Increase Tpd minimum DDR4 minimum Power Down duration
  PLAT-45615: SSP SP3 MEM - Better workaround for Plat-44634
  PLAT-45835: SSP SP3 MEM - Non-Pstate0 PHY TxImpedanceCtrl0/1/2 setup - Part2 of2
  PLAT-45892: [SSP][MEM] DirectMappedPgt incorrect on RDIMM
  PLAT-45828: SSP SP3 MEM - Pstate1 SRSM RC0A command missing Contect2 enable
  PLAT-45482: SSP PPR MEM - Enable Wrcrc DqMapSwapDis feature for 2DR RDIMMs
  PLAT-45198: SSP SP3 DDR - Pstates should have same TxDqImpedance for all Pstates
  PLAT-44990: Micron NVDIMM DDP DIMM (MTA36ASS4G72XF1Z-2G9PR1ABVGD) fails to train
  PLAT-37358: Throttle control tokens need adjusting (UMC::CH::ThrottlCtrl)
  PLAT-44880: DRAM THROTTLE APCB Token values not applied to all ThrottleCtrl registers
  PLAT-44713: [SSP] ABL clear DIMM size data structure incorrectly on the channel with unsupported DIMM configuration
  PLAT-44477: Excessive ECC errors and data corruption after NVDIMM-N Restore
  PLAT-42531: sPPR Intermittently failed
  PLAT-42404: [RomePI 0.0.8.0]Power down enable option setting does not change PwrDownEn bit 28
  PLAT-43915: [SSP] Missing SMBIOS TYPE 20
  PLAT-46806 [MTS] Incorrect MemClkFreq above DDR-5000
project Program/
   PLAT-47281 CP: ABL Release WABLCP96172020
   PLAT-47194 CP: ABL Release WABLCP96132020
  PLAT-45720 GMI2/TWIX OPN update
   PLAT-46968 CP: ABL Release WABLCP96102020
  PLAT-46781: [ABLv2][Ssp_trunk][Rome] Fatal APCB Checksum Error when CMOS clear
project Tools/
  PLAT-46840 Update KDS signing server

----------------------------------------------------------------------------

ABL Delivery Release Notes

Copyright 2019, Advanced Micro Devices, Inc.

Version: WABLMT96052041 for Matisse

Date:   June 05, 2019

----------------------------------------------------------------------------

Content:
Filename                              AGESA V9 Destination Folder         Description
  AblPostCode.h                       AgesaModulePkg\Firmwares\MTS\       ABL Post Code Definitions
  AgesaBLReleaseNotes.txt             AgesaModulePkg\Firmwares\MTS\       This Release notes file for AM4
  AgesaBootloader_U_prod_MTS.bin      AgesaModulePkg\Firmwares\MTS\       Unified AGESA Bootloader
  APCB.h                              Include\APCB.h                      AGESA PSP Configuration Block Definition
  APOB.h                              Include\APOB.h                      AGESA PSP Output Block Definition


Path to files:
  \\atlcorpnetfs\Biosonly\simulation\Matisse\WABLMT96052041

XML Path:
  /BIOS/ec/Client/Components/AGESA/ABL-V2/manifest/Custom/WABLMT96052041.xml

Based On:
  trunk_Ssp

ABL Version String:
  0x96052041

Features and Fixes:
project DF/
  Revert "PLAT-45732: [Castle Peak] Disable CC6 region encryption"
  PLAT-46794 [MTS] Integrate DXIO FW Lib v46.580 - Update INVECAS PHY FW to v4.19.28
project Memory/
  PLAT-43763: [SSP][ABL] Display NVDIMM CAPABILITIES1 and CSAVE_FAIL_INFO to console
  PLAT-43760: [SSP] Toggle ResetNvdimmOrS3WrpStates on B0 part after warm reset

----------------------------------------------------------------------------

ABL Delivery Release Notes

Copyright 2019, Advanced Micro Devices, Inc.

Version: WABLMT96052040 for Matisse

Date:   June 05, 2019

----------------------------------------------------------------------------

Content:
Filename                              AGESA V9 Destination Folder         Description
  AblPostCode.h                       AgesaModulePkg\Firmwares\MTS\       ABL Post Code Definitions
  AgesaBLReleaseNotes.txt             AgesaModulePkg\Firmwares\MTS\       This Release notes file for AM4
  AgesaBootloader_U_prod_MTS.bin      AgesaModulePkg\Firmwares\MTS\       Unified AGESA Bootloader
  APCB.h                              Include\APCB.h                      AGESA PSP Configuration Block Definition
  APOB.h                              Include\APOB.h                      AGESA PSP Output Block Definition


Path to files:
  \\atlcorpnetfs\Biosonly\simulation\Matisse\WABLMT96052040

XML Path:
  /BIOS/ec/Client/Components/AGESA/ABL-V2/manifest/Custom/WABLMT96052040.xml

Based On:
  trunk_Ssp

ABL Version String:
  0x96052040

Features and Fixes:
project DF/
  PLAT-46529 [MTS] Integrate DXIO FW Lib v46.579 - Update INVECAS PHY FW to v4.19.27
  PLAT-46517 Integrate DXIO FW version 36.607
  PLAT-46030 NPS - Max NPS incorrect when NPS1 or AUTO is selected
project Lib/
  PLAT-44672 [MTS] No beep sound and LED blinking when no DIMM
  PLAT-46704: [Ssp_Trunk][Rome] ABL data abort(s)
  PLAT-46433 [MTS] Remove degrade to 1866 for some selective DIMM
project Memory/
  PLAT-46700 [MTS] Memory OC GDM Disable for Speeds <= 3200
  PLAT-46704: [Ssp_Trunk][Rome] ABL data abort(s)
  PLAT-46433 [MTS] Remove degrade to 1866 for some selective DIMM
project NBIO/
  PLAT-42460: ABL to make SVC call to pass Bixby information
project Program/
  PLAT-44672 [MTS] No beep sound and LED blinking when no DIMM
   PLAT-46717 CP: ABL Release WABLCP96032020
  PLAT-42460:ABL to make SVC call to pass Bixby information
project Tools/
  PLAT-45564 [MTS] Sign PMU Firmware with PMU specific Key

----------------------------------------------------------------------------

ABL Delivery Release Notes

Copyright 2019, Advanced Micro Devices, Inc.

Version: WABLMT95222040 for Matisse

Date:   May 22, 2019

----------------------------------------------------------------------------

Content:
Filename                              AGESA V9 Destination Folder         Description
  AblPostCode.h                       AgesaModulePkg\Firmwares\MTS\       ABL Post Code Definitions
  AgesaBLReleaseNotes.txt             AgesaModulePkg\Firmwares\MTS\       This Release notes file for AM4
  AgesaBootloader_U_prod_MTS.bin      AgesaModulePkg\Firmwares\MTS\       Unified AGESA Bootloader
  APCB.h                              Include\APCB.h                      AGESA PSP Configuration Block Definition
  APOB.h                              Include\APOB.h                      AGESA PSP Output Block Definition


Path to files:
  \\atlcorpnetfs\Biosonly\simulation\Matisse\WABLMT95222040

XML Path:
  /BIOS/ec/Client/Components/AGESA/ABL-V2/manifest/Custom/WABLMT95222040.xml

Based On:
  trunk_Ssp

ABL Version String:
  0x95222040

Features and Fixes:
project APCB/
  PLAT-46089: support boot from SPI ROM for MTS/CP
project CCX/
  PLAT-46089: support boot from SPI ROM for MTS/CP
project DF/
  PLAT-46089: support boot from SPI ROM for MTS/CP
  PLAT-45931: IntrLvAddrSel field should have constraint documentated
  PLAT-46225 Integrate DXIO FW version 36.606
  PLAT-46212: CCMConfig2 is not restored correctly after S3
  PLAT-46163: [CP ABL] S3 replay buffer overflow
  PLAT-46153: MTS: Turn off Memory Clear by default
  PLAT-33440: CastlePeak IOMS0 ABL instructions
project Lib/
  PLAT-46363 [MTS] Validate checksum fail upon APCB recovery
  PLAT-44974: [MTS ]Request memory error handling for OEM feature.(Enable beep for no dimm error)
  PLAT-44974: [MTS ]Request memory error handling for OEM feature(Fix Rome Build issue)
  PLAT-44974: [MTS ]Request memory error handling for OEM feature(Fix build size issue)
  PLAT-44974: [MTS ]Request memory error handling for OEM feature.
  PLAT-46152 MTS: Optimize ABL ConsoleOut service for boot time
project Memory/
  PLAT-46376 [MTS] Remove error level of CAS Latency
  PLAT-46099 [CP] Reduce turnaround timing register writes in S3 replay buffer
project Program/
   PLAT-46256 CP: ABL Release WABLCP95202020
  PLAT-44974: [MTS ]Request memory error handling for OEM feature(Fix Rome Build issue)
  PLAT-44974: [MTS ]Request memory error handling for OEM feature.
  PLAT-46163: [CP ABL] S3 replay buffer overflow
  PLAT-46162 MTS: Disable memory test in the restore path
project Tools/
  PLAT-45564 [MTS] Sign PMU Firmware with PMU specific Key

----------------------------------------------------------------------------

ABL Delivery Release Notes

Copyright 2019, Advanced Micro Devices, Inc.

Version: WABLMT95152040 for Matisse

Date:   May 15, 2019

----------------------------------------------------------------------------

Content:
Filename                              AGESA V9 Destination Folder         Description
  AblPostCode.h                       AgesaModulePkg\Firmwares\MTS\       ABL Post Code Definitions
  AgesaBLReleaseNotes.txt             AgesaModulePkg\Firmwares\MTS\       This Release notes file for AM4
  AgesaBootloader_U_prod_MTS.bin      AgesaModulePkg\Firmwares\MTS\       Unified AGESA Bootloader
  APCB.h                              Include\APCB.h                      AGESA PSP Configuration Block Definition
  APOB.h                              Include\APOB.h                      AGESA PSP Output Block Definition


Path to files:
  \\atlcorpnetfs\Biosonly\simulation\Matisse\WABLMT95152040

XML Path:
  /BIOS/ec/Client/Components/AGESA/ABL-V2/manifest/Custom/WABLMT95152040.xml

Based On:
  trunk_Ssp

ABL Version String:
  0x95152040

Features and Fixes:
project APCB/
  PLAT-45898 [MTS] Move PhyVref Seed option from DBG to CMN
  PLAT-45861 [MTS] Move MR6VrefDQ option from DBG to CMN
project CCX/
  PLAT-45784: Clear SmmLock at the beginning of S3 resume
project DF/
  PLAT-34942: SPF related changes to create CastlePeak "game mode" config on SP3r2 system
  PLAT-45701 Integrate DXIO FW version 36.601
  PLAT-45646 Integrate DXIO FW version 36.600
  PLAT-33440: CastlePeak IOMS0 ABL instructions
  PLAT-45637 [SSP] Integrate DXIO 36.598
  PLAT-45732: [Castle Peak] Disable CC6 region encryption
project Lib/
  PLAT-44715 [MTS] Feature MEM_OC_SAFE_BOOT_CONTROL_METHOD
  PLAT-43355: [Rome][Daytona] ABL debug output to LPC not functioning
  PLAT-45675 MTS: Fix issues of APOB authentication upon memory context restore
project Memory/
  PLAT-45898 [MTS] Move PhyVref Seed option from DBG to CMN
  PLAT-45861 [MTS] Move MR6VrefDQ option from DBG to CMN
  PLAT-45675 MTS: Fix issues of APOB authentication upon memory context restore
project Program/
  PLAT-44715 [MTS] Feature MEM_OC_SAFE_BOOT_CONTROL_METHOD
   PLAT-45804 CP: ABL Release WABLCP95082020
  PLAT-45646 Integrate DXIO FW version 36.600

----------------------------------------------------------------------------

ABL Delivery Release Notes

Copyright 2019, Advanced Micro Devices, Inc.

Version: WABLMT95082040 for Matisse

Date:   May 08, 2019

----------------------------------------------------------------------------

Content:
Filename                              AGESA V9 Destination Folder         Description
  AblPostCode.h                       AgesaModulePkg\Firmwares\MTS\       ABL Post Code Definitions
  AgesaBLReleaseNotes.txt             AgesaModulePkg\Firmwares\MTS\       This Release notes file for AM4
  AgesaBootloader_U_prod_MTS.bin      AgesaModulePkg\Firmwares\MTS\       Unified AGESA Bootloader
  APCB.h                              Include\APCB.h                      AGESA PSP Configuration Block Definition
  APOB.h                              Include\APOB.h                      AGESA PSP Output Block Definition


Path to files:
  \\atlcorpnetfs\Biosonly\simulation\Matisse\WABLMT95082040

XML Path:
  /BIOS/ec/Client/Components/AGESA/ABL-V2/manifest/Custom/WABLMT95082040.xml

Based On:
  trunk_Ssp

ABL Version String:
  0x95082040

Features and Fixes:
project APCB/
  PLAT-45672 [MTS] Memory RAS CBS setting change
  PLAT-45654 SSP: Cached offsets inside entry 0x60 should be invalidated upon APCB recovery
project DF/
  PLAT-45643 [MTS] Integrate DXIO FW Lib v46.578
project Lib/
  PLAT-45672 [MTS] Memory RAS CBS setting change
  PLAT-45654 SSP: Cached offsets inside entry 0x60 should be invalidated upon APCB recovery
  PLAT-45590 CP: Minimize APCB API Debug strings to avoid ABL 0 size break
project Memory/
  PLAT-45665 MTS: Load APOB into DRAM via Svc_MapSysHubEx()
project Program/
   PLAT-45685 CP: ABL Release WABLCP95062020
  PLAT-45654 SSP: Cached offsets inside entry 0x60 should be invalidated upon APCB recovery
  PLAT-33968: Correct ABL makefiles buildall.bat and buildall_nosign
project Tools/
  PLAT-33968: Correct ABL makefiles buildall.bat and buildall_nosign

----------------------------------------------------------------------------

ABL Delivery Release Notes

Copyright 2019, Advanced Micro Devices, Inc.

Version: WABLMT95012040 for Matisse

Date:   May 01, 2019

----------------------------------------------------------------------------

Content:
Filename                              AGESA V9 Destination Folder         Description
  AblPostCode.h                       AgesaModulePkg\Firmwares\MTS\       ABL Post Code Definitions
  AgesaBLReleaseNotes.txt             AgesaModulePkg\Firmwares\MTS\       This Release notes file for AM4
  AgesaBootloader_U_prod_MTS.bin      AgesaModulePkg\Firmwares\MTS\       Unified AGESA Bootloader
  APCB.h                              Include\APCB.h                      AGESA PSP Configuration Block Definition
  APOB.h                              Include\APOB.h                      AGESA PSP Output Block Definition


Path to files:
  \\atlcorpnetfs\Biosonly\simulation\Matisse\WABLMT95012040

XML Path:
  /BIOS/ec/Client/Components/AGESA/ABL-V2/manifest/Custom/WABLMT95012040.xml

Based On:
  trunk_Ssp

ABL Version String:
  0x95012040

Features and Fixes:
project APCB/
  PLAT-45111 MTS LN2 mode modifications
  PLAT-45276 [MTS] Enable APCB_TOKEN_UID_MEM_OVERCLOCK_FAIL_CNT
project DF/
  PLAT-45328 Pick up DXIO 36.597 in ABL for 0090
project Lib/
  PLAT-44674 MTS: Recover from corrupted Updatable/EventLogging APCB binary
  PLAT-39390 [MTS] Disable Gear Down Mode for some DRAM vendor
  PLAT-45311 [MTS] Improve flexibility on handle termination for different dram vendor
  PLAT-45276 [MTS] Enable APCB_TOKEN_UID_MEM_OVERCLOCK_FAIL_CNT
  PLAT-45009 MTS: Load APOB into DRAM after memory context restore
project Memory/
  PLAT-39390 [MTS] Disable Gear Down Mode for some DRAM vendor
  PLAT-45311 [MTS] Improve flexibility on handle termination for different dram vendor
  PLAT-44103 [MTS] Add BIOS fix to resolve boot up failure of Gloway SRX16 UDIMM
  PLAT-45276 [MTS] Enable APCB_TOKEN_UID_MEM_OVERCLOCK_FAIL_CNT
  PLAT-45303 MTS: Reinitialize S3 replay buffer if memory context restore is found disabled
  PLAT-45009 MTS: Load APOB into DRAM after memory context restore
  PLAT-45180 [MTS] System cannot resume from S3 with Weekly BIOS hang at PC: 001b
project NBIO/
  PLAT-45111 MTS LN2 mode modifications
project Program/
   PLAT-45410 CP: ABL Release WABLCP94282020
  PLAT-45303 MTS: Reinitialize S3 replay buffer if memory context restore is found disabled
  PLAT-45009 MTS: Load APOB into DRAM after memory context restore
  PLAT-45295 SSP: Postpone DF Broadcast lock to after memory detection
  PLAT-45175 MTS: ABL Release WABLMT94242043

----------------------------------------------------------------------------

ABL Delivery Release Notes

Copyright 2019, Advanced Micro Devices, Inc.

Version: WABLMT94242043 for Matisse

Date:   April 24, 2019

----------------------------------------------------------------------------

Content:
Filename                              AGESA V9 Destination Folder         Description
  AblPostCode.h                       AgesaModulePkg\Firmwares\MTS\       ABL Post Code Definitions
  AgesaBLReleaseNotes.txt             AgesaModulePkg\Firmwares\MTS\       This Release notes file for AM4
  AgesaBootloader_U_prod_MTS.bin      AgesaModulePkg\Firmwares\MTS\       Unified AGESA Bootloader
  APCB.h                              Include\APCB.h                      AGESA PSP Configuration Block Definition
  APOB.h                              Include\APOB.h                      AGESA PSP Output Block Definition


Path to files:
  \\atlcorpnetfs\Biosonly\simulation\Matisse\WABLMT94242042

XML Path:
  /BIOS/ec/Client/Components/AGESA/ABL-V2/manifest/Custom/WABLMT94242042.xml

Based On:
  WABLMT94242042

ABL Version String:
  0x94242043

Features and Fixes:
project DF/
  Revert "PLAT-44663: set APCB_TOKEN_UID_DF_SAVE_RESTORE_MEM_ENCRYPT to disabled for MTS"
  PLAT-44868 SSP LLTO feature tuning
  PLAT-45036 Integrate DXIO FW cmodel version 36.596
project Memory/
  PLAT-45180 [MTS] System cannot resume from S3 with Weekly BIOS hang at PC: 001b
project Program/
  PLAT-45129 MTS: ABL Release WABLMT94242041

----------------------------------------------------------------------------

ABL Delivery Release Notes

Copyright 2019, Advanced Micro Devices, Inc.

Version: WABLMT94242041 for Matisse

Date:   April 24, 2019

----------------------------------------------------------------------------

Content:
Filename                              AGESA V9 Destination Folder         Description
  AblPostCode.h                       AgesaModulePkg\Firmwares\MTS\       ABL Post Code Definitions
  AgesaBLReleaseNotes.txt             AgesaModulePkg\Firmwares\MTS\       This Release notes file for AM4
  AgesaBootloader_U_prod_MTS.bin      AgesaModulePkg\Firmwares\MTS\       Unified AGESA Bootloader
  APCB.h                              Include\APCB.h                      AGESA PSP Configuration Block Definition
  APOB.h                              Include\APOB.h                      AGESA PSP Output Block Definition


Path to files:
  \\atlcorpnetfs\Biosonly\simulation\Matisse\WABLMT94242040

XML Path:
  /BIOS/ec/Client/Components/AGESA/ABL-V2/manifest/Custom/WABLMT94242040.xml

Based On:
  trunk_Ssp

ABL Version String:
  0x94242041

Features and Fixes:
project APCB/
  PLAT-44824 ABL changes required for DENBFW-451 TXEQ/RX Vetting
  PLAT-27030 [SSP] Mem feature - Add Memory Context Restore support for SSP
  PLAT-44824 ABL changes required for DENBFW-451 TXEQ/RX Vetting
project APOB/
  PLAT-44695: Interpretation of DIMM vs. chip select incorrect in ABL PPR code
  PLAT-27030 [SSP] Mem feature - Add Memory Context Restore support for SSP
project CCX/
  PLAT-45002: [SSP] Core Context Restore support for SSP
project DF/
  PLAT-45132 [MTS] Integrate DXIO FW Lib v46.577
  PLAT-45002: [SSP] Core Context Restore support for SSP
  PLAT-45001: [MTS ABL] implement the function which provides BusBase/Limit
  PLAT-44980 Increase allocated space for DXIO Phy FW binary
  PLAT-44867 DF SPF replacement policy optimization
  PLAT-44940 Integrate DXO FW cmodel version 36.594
  PLAT-44824 ABL changes required for DENBFW-451 TXEQ/RX Vetting
  PLAT-44830 [SSP] integrate DXIO FW v36.593
  PLAT-44827 Capability for supporting PHY FW based on rev
  PLAT-44885 [MTS] Integrate DXIO FW Lib v46.576 - GMI2 update, Invecas PHY v4.19.24
project Lib/
  PLAT-45084 Matisse:Extend BIOS / SMU DDR Overclocking range beyond DDR5000 (2500MHz)
  PLAT-45003 SSP: Turn off ABL ConsoleOut by default
  PLAT-27030 [SSP] Mem feature - Add Memory Context Restore support for SSP
project Memory/
  PLAT-45084 Matisse:Extend BIOS / SMU DDR Overclocking range beyond DDR5000 (2500MHz)
  PLAT-45005 [MTS] Reduce error level of CAS Latency
  PLAT-44695: Interpretation of DIMM vs. chip select incorrect in ABL PPR code
  PLAT-27030 [SSP] Mem feature - Add Memory Context Restore support for SSP
  PLAT-44866 [MTS] - increasing DramTim20[Tstag]
project NBIO/
  PLAT-44766 [MTS] Define Frequency Override through ABL Handshake (patch 1)
  PLAT-45084 Matisse:Extend BIOS / SMU DDR Overclocking range beyond DDR5000 (2500MHz)
  PLAT-43919:[CP] Bixby early train support in ABL
  PLAT-44896:[CP] restore IOMux register after programming GPIO
project Program/
  PLAT-45002: [SSP] Core Context Restore support for SSP
  PLAT-27030 [SSP] Mem feature - Add Memory Context Restore support for SSP
  PLAT-44897 MTS: ABL Release WABLMT94172041

----------------------------------------------------------------------------
ABL Delivery Release Notes

Copyright 2019, Advanced Micro Devices, Inc.

Version: WABLMT94172041 for Matisse

Date:   April 17, 2019

----------------------------------------------------------------------------

Content:

  Filename                          AGESA V9 Destination Folder      Description
  AgesaBLReleaseNotes.txt           AgesaModulePkg\Firmwares\MTS\    This Release notes file for AM4
  AgesaBootloader_U_prod_MTS        AgesaModulePkg\Firmwares\MTS\    Main AGESA Bootloader

DXIO Version:      v46.576
DXIO PHY Version:  v4.19.24

Path to files:
  \\atlcorpnetfs\Biosonly\simulation\Matisse\WABLMT94172041

Repo Manifest Info:
  repo init -u ssh://gerritgit/BIOS/ec/Client/Components/AGESA/ABL-V2/manifest -b Custom -m WABLMT94172041.xml

Based On:
  trunk_Ssp

ABL Version String:
  0x94172041

project DF/
  PLAT-44885 [MTS] Integrate DXIO FW Lib v46.576 - GMI2 update, Invecas PHY v4.19.24

project Program/
  PLAT-44897 MTS: ABL Release WABLMT94172041

----------------------------------------------------------------------------

ABL Delivery Release Notes

Copyright 2019, Advanced Micro Devices, Inc.

Version: WABLMT94172040 for Matisse

Date:   April 17, 2019

----------------------------------------------------------------------------

Content:
Filename                              AGESA V9 Destination Folder         Description
  AblPostCode.h                       AgesaModulePkg\Firmwares\MTS\       ABL Post Code Definitions
  AgesaBLReleaseNotes.txt             AgesaModulePkg\Firmwares\MTS\       This Release notes file for AM4
  AgesaBootloader_U_prod_MTS.bin      AgesaModulePkg\Firmwares\MTS\       Unified AGESA Bootloader
  APCB.h                              Include\APCB.h                      AGESA PSP Configuration Block Definition
  APOB.h                              Include\APOB.h                      AGESA PSP Output Block Definition


Path to files:
  \\atlcorpnetfs\Biosonly\simulation\Matisse\WABLMT94172040

XML Path:
  /BIOS/ec/Client/Components/AGESA/ABL-V2/manifest/Custom/WABLMT94172040.xml

Based On:
  trunk_Ssp

ABL Version String:
  0x94172040

Features and Fixes:
project APCB/
  PLAT-44766 [MTS] Define Frequency Override through ABL Handshake
  PLAT-41927 [MTS ABL Enhancement] Read/Write SPD
  PLAT-44255 MTS: Remove unused APCB tokens
  PLAT-43720 ABL needs to have data structures for Platform BIOS to pass for xGMI tuning
project CCX/
  PLAT-44181 Change the Lowthrottle threshold value for Core Prefetch Throttler
project DF/
  PLAT-43720 ABL needs to have data structures for Platform BIOS to pass for xGMI tuning
  PLAT-43509 Update LinkTgtCfg_CS for CS[2345] populations
  PLAT-44663: set APCB_TOKEN_UID_DF_SAVE_RESTORE_MEM_ENCRYPT to disabled for MTS
  PLAT-44645 [MTS] Integrate DXIO FW Lib v46.575
  PLAT-44469 Need to force NC DRAM transactions to Coherent to avoid a deadlock due to accidental or malicious mem-type mixing
  PLAT-43997 ABL Hard code GMI2 and TWIX BER limit to 0x53
  PLAT-44577 Integrate DXIO FW cmodel version 36.589
  PLAT-44504 Integrate DXIO FW cmodel version 36.587
project Lib/
  PLAT-44766 [MTS] Define Frequency Override through ABL Handshake
  PLAT-41927 [MTS ABL Enhancement] Read/Write SPD
  PLAT-44841 CP: Remove unnecessary code snippets from ABL0
  PLAT-44255 MTS: Remove unused APCB tokens
  PLAT-44163 [MTS] SMBIOS Type 17 Part Number information shows unknown
project Memory/
  PLAT-41927 [MTS ABL Enhancement] Read/Write SPD
  PLAT-44841 CP: Remove unnecessary code snippets from ABL0
  PLAT-44255 MTS: Remove unused APCB tokens
  PLAT-44721 [MTS] Update Twrrd programming eqn
  PLAT-44665 [MTS] Enhancement for PMU load process
project NBIO/
  PLAT-44766 [MTS] Define Frequency Override through ABL Handshake
project Program/
   PLAT-44845 CP: ABL Release WABLCP94152020
  PLAT-44841 CP: Remove unnecessary code snippets from ABL0
  PLAT-44178 ComboAM4 1000RC4 L3CRB registers S3 fail
  PLAT-43706: Remove boot_loader.dis source file from the ABL repository as it is no longer required

----------------------------------------------------------------------------

ABL Delivery Release Notes

Copyright 2019, Advanced Micro Devices, Inc.

Version: WABLMT94102042 for Matisse

Date:   April 10, 2019

----------------------------------------------------------------------------

Content:
Filename                              AGESA V9 Destination Folder         Description
  AblPostCode.h                       AgesaModulePkg\Firmwares\MTS\       ABL Post Code Definitions
  AgesaBLReleaseNotes.txt             AgesaModulePkg\Firmwares\MTS\       This Release notes file for AM4
  AgesaBootloader_U_prod_MTS.bin      AgesaModulePkg\Firmwares\MTS\       Unified AGESA Bootloader
  APCB.h                              Include\APCB.h                      AGESA PSP Configuration Block Definition
  APOB.h                              Include\APOB.h                      AGESA PSP Output Block Definition


Path to files:
  \\atlcorpnetfs\Biosonly\simulation\Matisse\WABLMT94102040

XML Path:
  /BIOS/ec/Client/Components/AGESA/ABL-V2/manifest/Custom/WABLMT94102040.xml

Based On:
  trunk_Ssp

ABL Version String:
  0x94102042

Features and Fixes:
project APCB/
  PLAT-40213 [MTS] Adjust_VDDIO_Mem should be set before training (update behavior to remove dependency with mem oc)
project DF/
  PLAT-44663: set APCB_TOKEN_UID_DF_SAVE_RESTORE_MEM_ENCRYPT to disabled for MTS
  PLAT-44645 [MTS] Integrate DXIO FW Lib v46.575
  PLAT-44254 When IntLvAddrSel is greater than 512 bytes you cannot use IntLvNumChan as COD
project Lib/
  PLAT-40213 [MTS] Adjust_VDDIO_Mem should be set before training (update behavior to remove dependency with mem oc)
project Memory/
  PLAT-42726: Update TstagLr Programming for 3DS Devices
  PLAT-41573: UMC Bandwidth drops going from 3R to 4R with mixed DIMM capacity in a channel
  PLAT-43758: [SSP][ABL] Asymmetric DIMM size calculation error on high density DIMM
  PLAT-41913: Port mixed DIMM config from Naples to Rome
  PLAT-43068: Increase MaxBypass* threshold values
project Program/
   PLAT-44569 CP: ABL Release WABLCP94082020
  PLAT-44371 MTS: APCB token to configure SMBUS clock

----------------------------------------------------------------------------

ABL Delivery Release Notes

Copyright 2019, Advanced Micro Devices, Inc.

Version: WABLMT94032040 for Matisse

Date:   April 03, 2019

----------------------------------------------------------------------------

Content:
Filename                              AGESA V9 Destination Folder         Description
  AblPostCode.h                       AgesaModulePkg\Firmwares\MTS\       ABL Post Code Definitions
  AgesaBLReleaseNotes.txt             AgesaModulePkg\Firmwares\MTS\       This Release notes file for AM4
  AgesaBootloader_U_prod_MTS.bin      AgesaModulePkg\Firmwares\MTS\       Unified AGESA Bootloader
  APCB.h                              Include\APCB.h                      AGESA PSP Configuration Block Definition
  APOB.h                              Include\APOB.h                      AGESA PSP Output Block Definition


Path to files:
  \\atlcorpnetfs\Biosonly\simulation\Matisse\WABLMT94032040

XML Path:
  /BIOS/ec/Client/Components/AGESA/ABL-V2/manifest/Custom/WABLMT94032040.xml

Based On:
  trunk_Ssp

ABL Version String:
  0x94032040

Features and Fixes:
project CCX/
  PLAt-42486 [RomePI 0.0.8.0]MSR::ChL3Cfg0 [ReportResponsibleVic] bit is set when System Probe Filter is disabled on Daytona-X Platforms
project DF/
  PLAT-44034 Starship memory clear time improvement
  PLAt-42486 [RomePI 0.0.8.0]MSR::ChL3Cfg0 [ReportResponsibleVic] bit is set when System Probe Filter is disabled on Daytona-X Platforms
  PLAT-43995 DisLclCluster missing it's init requirement
  PLAT-44215 MTS: SMBIOS Type 20 does not reflect correct memory ranges
  PLAT-44215 MTS: SMBIOS Type 20 does not reflect correct memory ranges
  PLAT-44030 DF VC8 token optimization for SPEC performance
project Lib/
  PLAT-40820 SSP: Validate the size of APCB header before usage
project Memory/
  PLAT-44264 [MTS] Enhance memory tCWL, tCL setting rule
  PLAT-44256: [SSP/Rome] Slave memory speed sync'ed up overflow
  PLAT-44185: [SSP] Re-claim UMC fail result before memory training
  PLAT-44065 [MTS] Skip check supported CAS Latencies when memory oc (skip tAAmax check)
project NBIO/
  PLAT-42632: [CP] S3 gets reset after 'RSM' instruction
project Program/
   PLAT-44325 CP: ABL Release WABLCP94012020
project Tools/
  PLAT-44232: [SSP] PMU FW in the weekly BIOS needs to signed using PMU key

----------------------------------------------------------------------------

ABL Delivery Release Notes

Copyright 2019, Advanced Micro Devices, Inc.

Version: WABLMT93272040 for Matisse

Date:   March 27, 2019

----------------------------------------------------------------------------

Content:
Filename                              AGESA V9 Destination Folder         Description
  AblPostCode.h                       AgesaModulePkg\Firmwares\MTS\       ABL Post Code Definitions
  AgesaBLReleaseNotes.txt             AgesaModulePkg\Firmwares\MTS\       This Release notes file for AM4
  AgesaBootloader_U_prod_MTS.bin      AgesaModulePkg\Firmwares\MTS\       Unified AGESA Bootloader
  APCB.h                              Include\APCB.h                      AGESA PSP Configuration Block Definition
  APOB.h                              Include\APOB.h                      AGESA PSP Output Block Definition


Path to files:
  \\atlcorpnetfs\Biosonly\simulation\Matisse\WABLMT93272040

XML Path:
  /BIOS/ec/Client/Components/AGESA/ABL-V2/manifest/Custom/WABLMT93272040.xml

Based On:
  trunk_Ssp

ABL Version String:
  0x93272040

Features and Fixes:
project APCB/
  PLAT-41279 SSP: Catch debug messages/errors before board mask is initialized by GetBoardMask ()
  PLAT-43087 Add descriptive #defines to APCB versus just using literals for settings
project APOB/
  PLAT-43753 Add Phy FW override table to APOB structure
project CCX/
  PLAT-43901 BIOS: SSP to pull in patch 8301012 and set bits described below
  PLAT-30806: [SSP] ABL 2.0 Add x86 ROM Handler for ABL errors - DF/Core handling
project DF/
  PLAT-43969 [MTS] Integrate DXIO FW Lib v46.573 - Update INVECAS PHY FW to 4.19.23
  PLAT-43755 SSP DF to UMC request credit optimization
  PLAT-30806: [SSP] ABL 2.0 Add x86 ROM Handler for ABL errors - DF/Core handling
  PLAT-43814 Reboot during memtest
  PLAT-43858 [SSP] integrate DXIO FW v36.581
  PLAT-43753 Add Phy FW override table to APOB structure
  PLAT-43803 ABL needs to update Pwr mgmt config
project Lib/
  PLAT-41279 SSP: Catch debug messages/errors before board mask is initialized by GetBoardMask ()
  PLAT-43753 Add Phy FW override table to APOB structure
project Memory/
  PLAT-44065 [MTS] Skip check supported CAS Latencies when memory oc
  PLAT-43913 Matisse: Change behavior of 'enforce supported frequencies' Debug option
  PLAT-43930 [MTS] Incorrect ConfiguredMemoryClockSpeed of SMBIOS Type 17
project Program/
   PLAT-44051 CP: ABL Release WABLCP93252020
  PLAT-43985: [ABLV2] Incorrect PCI access function called to enable IO port decode in BoardId IO method
  PLAT-30806: [SSP] ABL 2.0 Add x86 ROM Handler for ABL errors - DF/Core handling
  PLAT-41279 SSP: Catch debug messages/errors before board mask is initialized by GetBoardMask ()

----------------------------------------------------------------------------

ABL Delivery Release Notes

Copyright 2019, Advanced Micro Devices, Inc.

Version: WABLMT93202040 for Matisse

Date:   March 20, 2019

----------------------------------------------------------------------------

Content:
Filename                              AGESA V9 Destination Folder         Description
  AblPostCode.h                       AgesaModulePkg\Firmwares\MTS\       ABL Post Code Definitions
  AgesaBLReleaseNotes.txt             AgesaModulePkg\Firmwares\MTS\       This Release notes file for AM4
  AgesaBootloader_U_prod_MTS.bin      AgesaModulePkg\Firmwares\MTS\       Unified AGESA Bootloader
  APCB.h                              Include\APCB.h                      AGESA PSP Configuration Block Definition
  APOB.h                              Include\APOB.h                      AGESA PSP Output Block Definition


Path to files:
  \\atlcorpnetfs\Biosonly\simulation\Matisse\WABLMT93202040

XML Path:
  /BIOS/ec/Client/Components/AGESA/ABL-V2/manifest/Custom/WABLMT93202040.xml

Based On:
  trunk_Ssp

ABL Version String:
  0x93202040

Features and Fixes:
project APCB/
  PLAT-43689: [MTS] Move DFE and FFE option from DBG to CMN
  PLAT-43691: [MTS] Expose option for Number of pattern-bits
  PLAT-43693 [MTS] Create option for ABL VDDIO programming
project DF/
  Revert "PLAT-42962 Request to change BIOS programming of DF::CoherentSlaveConfigA0_CCIX[DisFmiFlushWrReq]"
  PLAT-43597 Replay CCM init for S3 resume
  PLAT-42962 Request to change BIOS programming of DF::CoherentSlaveConfigA0_CCIX[DisFmiFlushWrReq]
  PLAT-43625 XGMI speed doesn't meet Naples POR when setting APCB_TOKEN_UID_MOTHERBOARD_TYPE_0_VALUE to TRUE.
  PLAT-43598 Update DfIsSiRevAx implementation for MTS
project Lib/
  PLAT-43689: [MTS] Move DFE and FFE option from DBG to CMN
  PLAT-43693 [MTS] Create option for ABL VDDIO programming
project Memory/
  PLAT-43547 [MTS] 2D Training Aggressors should not be enabled for UMCs that fail 1D
  PLAT-43689: [MTS] Move DFE and FFE option from DBG to CMN
  PLAT-43691: [MTS] Expose option for Number of pattern-bits
  PLAT-43082: [SSP][MEM] Need to switch to StartupDfPstate before RRW
project Program/
  PLAT-43168 MTS: Nested IF statements not allowed in batch file

----------------------------------------------------------------------------

ABL Delivery Release Notes

Copyright 2019, Advanced Micro Devices, Inc.

Version: WABLMT93132040 for Matisse

Date:   March 13, 2019

----------------------------------------------------------------------------

Content:
Filename                              AGESA V9 Destination Folder         Description
  AblPostCode.h                       AgesaModulePkg\Firmwares\MTS\       ABL Post Code Definitions
  AgesaBLReleaseNotes.txt             AgesaModulePkg\Firmwares\MTS\       This Release notes file for AM4
  AgesaBootloader_U_prod_MTS.bin      AgesaModulePkg\Firmwares\MTS\       Unified AGESA Bootloader
  APCB.h                              Include\APCB.h                      AGESA PSP Configuration Block Definition
  APOB.h                              Include\APOB.h                      AGESA PSP Output Block Definition


Path to files:
  \\atlcorpnetfs\Biosonly\simulation\Matisse\WABLMT93132040

XML Path:
  /BIOS/ec/Client/Components/AGESA/ABL-V2/manifest/Custom/WABLMT93132040.xml

Based On:
  trunk_Ssp

ABL Version String:
  0x93132040

Features and Fixes:
project APCB/
  PLAT-40213 [MTS] Adjust_VDDIO_Mem should be set before training
  PLAT-41670 Matisse: Add External Functionality to disable FCLK DPM and Memory Pstates
project CCX/
  PLAT-43047: BIOS option opt-in does not work as expected.
  PLAT-42769 Revise xtrig7 cbs option to default to 'No Workaround' on SSP B0
project DF/
  PLAT-43389 Internal change for CBS option for method 1
  PLAT-43498 [SSP] Integrate DXIO FW v36.575
  PLAT-43136 Perf updates for SSP A0 conditionals
  PLAT-43098 Update DF HWAssertMsks for DataPoisonEnabled condition
  PLAT-43138 Update SSP init from BTS feedback
  PLAT-43135 Update CAKE compression bug workaround
  PLAT-43143 [MTS] and [BXB] Integrate DXIO FW Lib v45.571 and Invecas PHY 4.19.18
project Lib/
  PLAT-40213 [MTS] Adjust_VDDIO_Mem should be set before training
  PLAT-43389 Internal change for CBS option for method 1
  PLAT-33220: [SSP] SP3 [MEM] Add support for Asymmetric DIMM
project Memory/
  PLAT-40213 [MTS] Adjust_VDDIO_Mem should be set before training
  PLAT-43518 SSP: SrsmCmdOffset not properly restored upon S3 resume
  PLAT-43412: [Rome_ABL] Data abort in ABL when booting from PSP recovery mode
  PLAT-43412: [Rome_ABL] Data abort in ABL when booting from PSP recovery mode
  PLAT-37906: [SSP] SP3 MEM LRDIMM Fails Pstate1 1D Training when 2 or more Pstates are enabled
  PLAT-33220: [SSP] SP3 [MEM] Add support for Asymmetric DIMM
project NBIO/
  PLAT-43356:[CP] Enable early train for Bixby
  PLAT-41670 Matisse: Add External Functionality to disable FCLK DPM and Memory Pstates
project Program/
  PLAT-42081 [MTS] Update UABL Format for security improvements
   PLAT-43530 CP: ABL Release WABLCP93112020
  PLAT-43520: [ABLV2] Incorrect port width used in BoardID IO method
  PLAT-40213 [MTS] Adjust_VDDIO_Mem should be set before training
  PLAT-37906: [SSP] SP3 MEM LRDIMM Fails Pstate1 1D Training when 2 or more Pstates are enabled
  PLAT-43143 [MTS] and [BXB] Integrate DXIO FW Lib v46.571 and Invecas PHY 4.19.18

----------------------------------------------------------------------------

ABL Delivery Release Notes

Copyright 2019, Advanced Micro Devices, Inc.

Version: WABLMT93062040 for Matisse

Date:   March 06, 2019

----------------------------------------------------------------------------

Content:
Filename                              AGESA V9 Destination Folder         Description
  AblPostCode.h                       AgesaModulePkg\Firmwares\MTS\       ABL Post Code Definitions
  AgesaBLReleaseNotes.txt             AgesaModulePkg\Firmwares\MTS\       This Release notes file for AM4
  AgesaBootloader_U_prod_MTS.bin      AgesaModulePkg\Firmwares\MTS\       Unified AGESA Bootloader
  APCB.h                              Include\APCB.h                      AGESA PSP Configuration Block Definition
  APOB.h                              Include\APOB.h                      AGESA PSP Output Block Definition


Path to files:
  \\atlcorpnetfs\Biosonly\simulation\Matisse\WABLMT93062040

XML Path:
  /BIOS/ec/Client/Components/AGESA/ABL-V2/manifest/Custom/WABLMT93062040.xml

Based On:
  trunk_Ssp

ABL Version String:
  0x93062040

Features and Fixes:
project APOB/
  PLAT-42174 Documenting usage of Error Log with regard to NPSx & Interleave status on boot
project DF/
  PLAT-42174 Documenting usage of Error Log with regard to NPSx & interleave status on boot
  PLAT-42844 ABL for Weekly 2/25 needs to add reset for DLWM
  PLAT-42926 [SSP] Update LinkTgtCfg recommended settings to the latest PPR
  PLAT-42755 [Rome] CRB - system reset during stress test (SST or GSA) with 3-xGMI links
  PLAT-42845 [SSP] Integrate DXIO FW 36.573
  PLAT-42284 Allocate additional 150 bytes memory space for dual PHY FW image
project Lib/
  PLAT-42174 Documenting usage of Error Log with regard to NPSx & interleave status on boot
  PLAT-42826 [MTS] Sync up Copyright
project Memory/
  PLAT-42860 [MTS] PMU Message Update: High Effort WR DQ
  PLAT-41714: [SSP] SP3 [MEM] Change programming of RCD F0RC0F nLadd for LRDIMM Rcd Parity Disabled
  PLAT-41170: Revert SSP-A0 Workaround of Arb1Cmd=1 when in 2:1 mode
  PLAT-38337: [SSP] SP3 [MEM] 3DS RDIMM failed to boot with more than 2 multiple memory pstate
  PLAT-41109: Support for Post Package Repair (Hard Repair)
project NBIO/
  PLAT-43034 - Remove Gen 2 Requirement on Bixby Link
project Program/
  PLAT-42825 CP: Nested IF statements not allowed in batch file

----------------------------------------------------------------------------

ABL Delivery Release Notes

Copyright 2019, Advanced Micro Devices, Inc.

Version: WABLMT92272041 for Matisse

Date:   February 27, 2019

----------------------------------------------------------------------------

Content:
Filename                              AGESA V9 Destination Folder         Description
  AblPostCode.h                       AgesaModulePkg\Firmwares\MTS\       ABL Post Code Definitions
  AgesaBLReleaseNotes.txt             AgesaModulePkg\Firmwares\MTS\       This Release notes file for AM4
  AgesaBootloader_U_prod_MTS.bin      AgesaModulePkg\Firmwares\MTS\       Unified AGESA Bootloader
  APCB.h                              Include\APCB.h                      AGESA PSP Configuration Block Definition
  APOB.h                              Include\APOB.h                      AGESA PSP Output Block Definition


Path to files:
  \\atlcorpnetfs\Biosonly\simulation\Matisse\WABLMT92272040

XML Path:
  /BIOS/ec/Client/Components/AGESA/ABL-V2/manifest/Custom/WABLMT92272040.xml

Based On:
  WABLMT92272040

ABL Version String:
  0x92272041

Features and Fixes:
project APCB/
  PLAT-42972:Add build option to select DF P-State Mode
  PLAT-41420:Update VDDP/VDDG CBS options
  PLAT-42826 [MTS] Sync up Copyright
  PLAT-42432:[MTS] Change hardcoded ABL reset controls to use APCB values
project DF/
  PLAT-42553 Integrate DXIO FW v36.570
  PLAT-42539 [MTS] Integrate DXIO FW Lib v46.567
project Memory/
  PLAT-42366: After recovery mode set ABL abort/reset in latest BIOS
  PLAT-42602 [MTS] Turnaround timing BIOS options not working
project NBIO/
  PLAT-42972:Add build option to select DF P-State Mode
  PLAT-41420:Update VDDP/VDDG CBS options
  PLAT-42432:[MTS] Change hardcoded ABL reset controls to use APCB values
project Program/
  PLAT-41420:Update VDDP/VDDG CBS options
  PLAT-42815 MTS: ABL Release WABLMT92272040

----------------------------------------------------------------------------

ABL Delivery Release Notes

Copyright 2019, Advanced Micro Devices, Inc.

Version: WABLMT92272040 for Matisse

Date:   February 27, 2019

----------------------------------------------------------------------------

Content:
Filename                              AGESA V9 Destination Folder         Description
  AblPostCode.h                       AgesaModulePkg\Firmwares\MTS\       ABL Post Code Definitions
  AgesaBLReleaseNotes.txt             AgesaModulePkg\Firmwares\MTS\       This Release notes file for AM4
  AgesaBootloader_U_prod_MTS.bin      AgesaModulePkg\Firmwares\MTS\       Unified AGESA Bootloader
  APCB.h                              Include\APCB.h                      AGESA PSP Configuration Block Definition
  APOB.h                              Include\APOB.h                      AGESA PSP Output Block Definition


Path to files:
  \\atlcorpnetfs\Biosonly\simulation\Matisse\WABLMT92272040

XML Path:
  /BIOS/ec/Client/Components/AGESA/ABL-V2/manifest/Custom/WABLMT92272040.xml

Based On:
  trunk_Ssp

ABL Version String:
  0x92272040

Features and Fixes:
project APCB/
  PLAT-42432:[MTS] Change hardcoded ABL reset controls to use APCB values
project DF/
  PLAT-42553 Integrate DXIO FW v36.570
  PLAT-42539 [MTS] Integrate DXIO FW Lib v46.567
project Memory/
  PLAT-42366: After recovery mode set ABL abort/reset in latest BIOS
  PLAT-42602 [MTS] Turnaround timing BIOS options not working
project NBIO/
  PLAT-42432:[MTS] Change hardcoded ABL reset controls to use APCB values

----------------------------------------------------------------------------

ABL Delivery Release Notes

Copyright 2019, Advanced Micro Devices, Inc.

Version: WABLMT92202040 for Matisse

Date:   February 20, 2019

----------------------------------------------------------------------------

Content:
Filename                              AGESA V9 Destination Folder         Description
  AblPostCode.h                       AgesaModulePkg\Firmwares\MTS\       ABL Post Code Definitions
  AgesaBLReleaseNotes.txt             AgesaModulePkg\Firmwares\MTS\       This Release notes file for AM4
  AgesaBootloader_U_prod_MTS.bin      AgesaModulePkg\Firmwares\MTS\       Unified AGESA Bootloader
  APCB.h                              Include\APCB.h                      AGESA PSP Configuration Block Definition
  APOB.h                              Include\APOB.h                      AGESA PSP Output Block Definition


Path to files:
  \\atlcorpnetfs\Biosonly\simulation\Matisse\WABLMT92202040

XML Path:
  /BIOS/ec/Client/Components/AGESA/ABL-V2/manifest/Custom/WABLMT92202040.xml

Based On:
  trunk_Ssp

ABL Version String:
  0x92202040

Features and Fixes:
project APCB/
  PLAT-41814: Create APCB Token (APCB_TOKEN_UID_MOTHERBOARD_TYPE_0) to select Type0 and Type1 memory frequency support
project APOB/
  PLAT-42141 MTS: Adjust the size of S3 replay buffer in heap
project DF/
  PLAT-42286 FW Workaround for IOHC issue
  PLAT-42236 Request to sync BIOS to upcoming changes in SSP DF RemoteRoutingTable
  PLAT-42421 Set xGMI default frequency to 16GT/s
  PLAT-42344 A0 GMI OTP settings loaded on links 4 and 6 of 4+1 B0 parts
  PLAT-42288 unconditionally set mask for CCM HWA25 to 1
  PLAT-42260 MTS BIOS update to DF::CCMConfig2[DisFullWrTransErr]
project Lib/
  PLAT-42508 [MTS] Memory OC mode policy
  PLAT-42360: [SSP_ABL] ConsoleOutBasicCtrl should not depend on ConsoleOut filter
  PLAT-42140 MTS: Refine S3 debugging messages
  PLAT-42141 MTS: Adjust the size of S3 replay buffer in heap
project Memory/
  PLAT-42508 [MTS] Memory OC mode policy
  PLAT-42471: [RomePI 0.0.8.0]Platform stuck in E0D2 Post loop with DRAM ECC enable option disabled
  PLAT-42415 [MTS/SSP] MBIST DQVref high bound out of spec
  PLAT-42140 MTS: Refine S3 debugging messages
project NBIO/
  PLAT-41378:Change DfPState ModeSel to Normal by default
  PLAT-42508 [MTS] Memory OC mode policy
  Revert "PLAT-41378:Change DfPState ModeSel to Normal by default"
project Program/
  PLAT-42090 [MTS] Update ABL Signing to use Matisse ABL Key
  PLAT-42447 [MTS] Temporary fix for the impact of new UABL format update
  PLAT-42335 MTS: ABL Release WABLMT92132041
  PLAT-34111: [Rome] Update UABL Format for security improvements
  PLAT-42140 MTS: Refine S3 debugging messages
  PLAT-42141 MTS: Adjust the size of S3 replay buffer in heap
project Tools/
  PLAT-42090 [MTS] Update ABL Signing to use Matisse ABL Key
  PLAT-34111: [Rome] Update UABL Format for security improvements

----------------------------------------------------------------------------

ABL Delivery Release Notes

Copyright 2019, Advanced Micro Devices, Inc.

Version: WABLMT92132041 for Matisse

Date:   February 13, 2019

----------------------------------------------------------------------------

Content:
Filename                              AGESA V9 Destination Folder         Description
  AblPostCode.h                       AgesaModulePkg\Firmwares\MTS\       ABL Post Code Definitions
  AgesaBLReleaseNotes.txt             AgesaModulePkg\Firmwares\MTS\       This Release notes file for AM4
  AgesaBootloader_U_prod_MTS.bin      AgesaModulePkg\Firmwares\MTS\       Unified AGESA Bootloader
  APCB.h                              Include\APCB.h                      AGESA PSP Configuration Block Definition
  APOB.h                              Include\APOB.h                      AGESA PSP Output Block Definition


Path to files:
  \\atlcorpnetfs\Biosonly\simulation\Matisse\WABLMT92132040

XML Path:
  /BIOS/ec/Client/Components/AGESA/ABL-V2/manifest/Custom/WABLMT92132040.xml

Based On:
  trunk_Ssp

ABL Version String:
  0x92132041

Features and Fixes:
project DF/
  PLAT-41815 APCB Token (APCB_TOKEN_UID_MOTHERBOARD_TYPE_0) to select Type0 and Type1 xGMI frequency support
  PLAT-42157 Integrate DXIO FW v36.567
  PLAT-42110 SPF Method2 inspection identified register update required
project Lib/
  PLAT-42110 SPF Method2 inspection identified register update required
project NBIO/
  Revert "PLAT-41378:Change DfPState ModeSel to Normal by default"
  PLAT-41378:Change DfPState ModeSel to Normal by default
project Program/
  PLAT-42162 MTS: ABL Release WABLMT92062040

----------------------------------------------------------------------------

ABL Delivery Release Notes

Copyright 2019, Advanced Micro Devices, Inc.

Version: WABLMT92062040 for Matisse

Date:   February 06, 2019

----------------------------------------------------------------------------

Content:
Filename                              AGESA V9 Destination Folder         Description
  AblPostCode.h                       AgesaModulePkg\Firmwares\MTS\       ABL Post Code Definitions
  AgesaBLReleaseNotes.txt             AgesaModulePkg\Firmwares\MTS\       This Release notes file for AM4
  AgesaBootloader_U_prod_MTS.bin      AgesaModulePkg\Firmwares\MTS\       Unified AGESA Bootloader
  APCB.h                              Include\APCB.h                      AGESA PSP Configuration Block Definition
  APOB.h                              Include\APOB.h                      AGESA PSP Output Block Definition


Path to files:
  \\atlcorpnetfs\Biosonly\simulation\Matisse\WABLMT92062040

XML Path:
  /BIOS/ec/Client/Components/AGESA/ABL-V2/manifest/Custom/WABLMT92062040.xml

Based On:
  trunk_Ssp

ABL Version String:
  0x92062040

Features and Fixes:
project APCB/
  PLAT-41111 [MTS] Adding CBS option to support Aggressor Training feature
project APOB/
  PLAT-42139 CP: Align Maximum S3 Buffer size with replay buffer structure
  PLAT-42136 CP: Insufficient S3 replay buffer for 4 Channels x 3 Memory P-states
project DF/
  PLAT-42136 CP: Insufficient S3 replay buffer for 4 Channels x 3 Memory P-states
  PLAT-39993 CAKE4&5 coarse clock gating not fully enabled by default
  PLAT-41662: Update SpecDramRd settings to optimal for Starship
project Lib/
  PLAT-42139 CP: Align Maximum S3 Buffer size with replay buffer structure
  PLAT-42136 CP: Insufficient S3 replay buffer for 4 Channels x 3 Memory P-states
  PLAT-41111 [MTS] Adding CBS option to support Aggressor Training feature
  PLAT-41470 [MTS] Get Current Memory clock issue (update freq. limit to 2500Mhz)
project Memory/
  PLAT-42139 CP: Align Maximum S3 Buffer size with replay buffer structure
  PLAT-42136 CP: Insufficient S3 replay buffer for 4 Channels x 3 Memory P-states
  PLAT-42003 MTS: Type 20 entries missing from SMBIOS
  PLAT-41111 [MTS] Adding CBS option to support Aggressor Training feature
  PLAT-41714: [SSP] SP3 [MEM] Change programming of RCD F0RC0F nLadd for LRDIMM Rcd Parity Disabled
  PLAT-41837: [SSP] SP3 [MEM] Enable MemPstates for LRDIMM
project Program/
  PLAT-42139 CP: Align Maximum S3 Buffer size with replay buffer structure
  PLAT-42136 CP: Insufficient S3 replay buffer for 4 Channels x 3 Memory P-states
  PLAT-42043 SSP: Board ID cannot be read from EEPROM on socket 1
  PLAT-41908 MTS: ABL Release WABLMT91302040

----------------------------------------------------------------------------

ABL Delivery Release Notes

Copyright 2018, Advanced Micro Devices, Inc.

Version: WABLMT91302040 for Matisse

Date:   January 30, 2019

----------------------------------------------------------------------------

Content:
Filename                              AGESA V9 Destination Folder         Description
  AblPostCode.h                       AgesaModulePkg\Firmwares\MTS\       ABL Post Code Definitions
  AgesaBLReleaseNotes.txt             AgesaModulePkg\Firmwares\MTS\       This Release notes file for AM4
  AgesaBootloader_U_prod_MTS.bin      AgesaModulePkg\Firmwares\MTS\       Unified AGESA Bootloader
  APCB.h                              Include\APCB.h                      AGESA PSP Configuration Block Definition
  APOB.h                              Include\APOB.h                      AGESA PSP Output Block Definition


Path to files:
  \\atlcorpnetfs\Biosonly\simulation\Matisse\WABLMT91302040

XML Path:
  /BIOS/ec/Client/Components/AGESA/ABL-V2/manifest/Custom/WABLMT91302040.xml

Based On:
  MtTrunk

ABL Version String:
  0x91302040

Features and Fixes:
project APCB/
  PLAT-41470 [MTS] Get Current Memory clock issue
  PLAT-41576: [SSP] Remove APCB_TOKEN_UID_MEM_AGESA_EXTENDED_MEM_TEST_EN to be not confused in spec.
project DF/
  PLAT-41791: [DF] MDOM issue when not all registers are used
  PLAT-41769 [MTS] Integrate DXIO FW Lib v46.463
  PLAT-41659 Incorrect offset populated for OTP settings
  PLAT-41553 [SSP] Integrate DXIO FW v36.563
project Lib/
  PLAT-41470 [MTS] Get Current Memory clock issue
  PLAT-41576: [SSP] Remove APCB_TOKEN_UID_MEM_AGESA_EXTENDED_MEM_TEST_EN to be not confused in spec.
project Memory/
  PLAT-41576: [SSP] Remove APCB_TOKEN_UID_MEM_AGESA_EXTENDED_MEM_TEST_EN to be not confused in spec.
  PLAT-41371: SSP Enable UMC/DF feature SdpCancelEn
  PLAT-37774: NVDIMM-N Restore does not poll for being done, extends boot time
  PLAT-39284: [ROME Weekly] SLTX System hangs on boot
  PLAT-41229: [SSP] SP3 [MEM] RomePI-0071A Fails boot downclock 2666 DIMM to 2400
  PLAT-41355: [SSP] SP3 [MEM] LRDIMM Fails training with fix for Plat-41173
  PLAT-41482: Need Better ABL Console Output
  PLAT-41569: [SSP][Rome] DRAM Post Package Repair was stuck in while in repair loop
  PLAT-41600 MTS: Remove redundant SMBIOS Type 17 entries
project NBIO/
  PLAT-41470 [MTS] Get Current Memory clock issue
  PLAT-39930 Set GroupDPlat flag before send ConfigSocRail message
project Program/
  PLAT-41579 MTS: ABL Release WABLMT91232040

----------------------------------------------------------------------------

ABL Delivery Release Notes

Copyright 2018, Advanced Micro Devices, Inc.

Version: WABLMT91232040 for Matisse

Date:   January 23, 2019

----------------------------------------------------------------------------

Content:
Filename                              AGESA V9 Destination Folder         Description
  AblPostCode.h                       AgesaModulePkg\Firmwares\MTS\       ABL Post Code Definitions
  AgesaBLReleaseNotes.txt             AgesaModulePkg\Firmwares\MTS\       This Release notes file for AM4
  AgesaBootloader_U_prod_MTS.bin      AgesaModulePkg\Firmwares\MTS\       Unified AGESA Bootloader
  APCB.h                              Include\APCB.h                      AGESA PSP Configuration Block Definition
  APOB.h                              Include\APOB.h                      AGESA PSP Output Block Definition


Path to files:
  \\atlcorpnetfs\Biosonly\simulation\Matisse\WABLMT91232040

XML Path:
  /BIOS/ec/Client/Components/AGESA/ABL-V2/manifest/Custom/WABLMT91232040.xml

Based On:
  MtTrunk

ABL Version String:
  0x91232040

Features and Fixes:
project APCB/
  PLAT-31620 Remove unsupported xGMI link configuration
  PLAT-41192 [Matisse] Data Mask CBS Option Not Working
project DF/
  PLAT-41501 [MTS] Integrate DXIO FW Lib v46.562
  PLAT-31620 Remove unsupported xGMI link configuration
  PLAT-41309 XGMI2 link still at 16Gbps after DF P-state change to FCLK 800MHz
  PLAT-41071 [SSP][ABL] Pass CPU revision info to DXIOFW
project Memory/
  PLAT-41350 [MTS] SODIMM Memory Margin Test fail
  PLAT-41192 [Matisse] Data Mask CBS Option Not Working
project Program/
  PLAT-41501 [MTS] Integrate DXIO FW Lib v46.562
  PLAT-41033 [SSP]WEX9102N - Setting BIOS SEV-ES ASID Space does not change the actual value
  PLAT-41523: [SSP] Multi-board mask bits ORed together for multiple ACPB instances in one BIOS is not going to work
  PLAT-41105: APCB BoardIDGettingMethod IO support - code missing
  PLAT-41397 MTS: ABL Release WABLMT91162040

----------------------------------------------------------------------------

ABL Delivery Release Notes

Copyright 2018, Advanced Micro Devices, Inc.

Version: WABLMT91162040 for Matisse

Date:   January 16, 2019

----------------------------------------------------------------------------

Content:
Filename                              AGESA V9 Destination Folder         Description
  AblPostCode.h                       AgesaModulePkg\Firmwares\MTS\       ABL Post Code Definitions
  AgesaBLReleaseNotes.txt             AgesaModulePkg\Firmwares\MTS\       This Release notes file for AM4
  AgesaBootloader_U_prod_MTS.bin      AgesaModulePkg\Firmwares\MTS\       Unified AGESA Bootloader
  APCB.h                              Include\APCB.h                      AGESA PSP Configuration Block Definition
  APOB.h                              Include\APOB.h                      AGESA PSP Output Block Definition


Path to files:
  \\atlcorpnetfs\Biosonly\simulation\Matisse\WABLMT91162040

XML Path:
  /BIOS/ec/Client/Components/AGESA/ABL-V2/manifest/Custom/WABLMT91162040.xml

Based On:
  MtTrunk

ABL Version String:
  0x91162040

Features and Fixes:
project APCB/
  PLAT-41220 Matisse - Data Mask should be disable by default
  PLAT-41057: MTS: BIOS leverage SMU messages for CPU OC
  PLAT-40842: [ABL MTS] send message 0x1C to SMU when CPB is disabled
  PLAT-41107 [MTS] Add MTS BIOS option for NoColXor address map
  PLAT-41143 [SSP] Remove loading APCB binary to SRAM
  PLAT-41139 [SSP] Remove APCB V2 service support on locate data type
  PLAT-36463 [SSP] Convert ApcbLocateType to APCB V3 service - APCB_MEM_TYPE_ERROR_OUT_EVENT_CONTROL
project CCX/
  PLAT-40842: [ABL MTS] send message 0x1C to SMU when CPB is disabled
  PLAT-41112: [CCX] Add S3 image support for B0 CCD
project DF/
  PLAT-40577 BIOS changes to program MultiDieHystCtl to it's PPR suggested init value
  PLAT-41152 [SSP] Integrate DXIO FW v36.558
  PLAT-41023: [MTS] Mapping of DRAM address 0xFFFD_F700_4000 fails
  PLAT-41068 [SSP] Integrate DXIO firmware v36.556
project Lib/
  PLAT-41057: MTS: BIOS leverage SMU messages for CPU OC
  PLAT-39269 SSP B0: Set 'DropNonOwnerCTXClean = 1' for SPF Method2
  PLAT-41196 SSP: Move AgesaIdsDebugInit () back to ABL0
  PLAT-41173: [SSP] SP3 [MEM] TEX0071A Fails Training using old DDR4 DIMM
  PLAT-41112: [CCX] Add S3 image support for B0 CCD
  PLAT-41144 [SSP] Free APCB SRAM space to heap
  PLAT-41139 [SSP] Remove APCB V2 service support on locate data type
  PLAT-41135 [SSP] Convert APCB V3 service for APCB_MEM_TYPE_PSO_DATA to SPI access
  PLAT-36464 [SSP] Convert ApcbLocateType to APCB V3 service - APCB_MEM_TYPE_MEM_OVERCLOCK_CONFIG
  PLAT-36465 [SSP] Convert ApcbLocateType to APCB V3 service - APCB_MEM_TYPE_EXT_VOLTAGE_CONTROL
  PLAT-36462 [SSP] Convert ApcbLocateType to APCB V3 service - APCB_MEM_TYPE_SPD_INFO
  PLAT-36460 [SSP] Convert ApcbLocateType to APCB V3 service - APCB_MEM_TYPE_CONSOLE_OUT_CONTROL
  PLAT-36470 [SSP] Convert ApcbLocateType to APCB V3 service - APCB_MEM_TYPE_PS_* types
  PLAT-36463 [SSP] Convert ApcbLocateType to APCB V3 service - APCB_MEM_TYPE_ERROR_OUT_EVENT_CONTROL
  PLAT-36463 [SSP] Convert ApcbLocateType to APCB V3 service - APCB_MEM_TYPE_ERROR_OUT_EVENT_CONTROL
  PLAT-36461 [SSP] Convert ApcbLocateType to APCB V3 service - APCB_MEM_TYPE_DIMM_INFO_SMBUS
  PLAT-41102 APCB V3 data in heap service fix
  PLAT-41016 [APCBV3] APCB tokens of incorrect board instance get accessed in multiple board solution
project Memory/
  PLAT-41220 Matisse - Data Mask should be disable by default
  PLAT-21794: Add write leveling, read enable and VrefDQ values to memory training data capture
  PLAT-41173: [SSP] SP3 [MEM] TEX0071A Fails Training using old DDR4 DIMM
  PLAT-41251: [SSP] SP3 [MEM] Plat-40993 not implemented completely
  PLAT-41107 [MTS] Add MTS BIOS option for NoColXor address map
  PLAT-39991: [SSP] RDIMM 2of2 1R - 2R RRW failed
  PLAT-41135 [SSP] Convert APCB V3 service for APCB_MEM_TYPE_PSO_DATA to SPI access
  PLAT-36469 [SSP] Convert ApcbLocateType to APCB V3 service - APCB_MEM_TYPE_PLATFORM_TUNING
  PLAT-36470 [SSP] Convert ApcbLocateType to APCB V3 service - APCB_MEM_TYPE_PS_* types
  PLAT-36461 [SSP] Convert ApcbLocateType to APCB V3 service - APCB_MEM_TYPE_DIMM_INFO_SMBUS
  PLAT-40968: Update LRDIMM PMU 1D to SSP_20181220
  PLAT-40993: Fix LRDIMM RC09/BC09 Settings
  PLAT-39472: SSP SP3 [MEM] Dram Power reduction by disabling unused signals and pullups
project Program/
  PLAT-41196 SSP: Move AgesaIdsDebugInit () back to ABL0
  PLAT-40842: [ABL MTS] send message 0x1C to SMU when CPB is disabled
  PLAT-41112: [CCX] Add S3 image support for B0 CCD
  PLAT-41144 [SSP] Free APCB SRAM space to heap
  PLAT-41143 [SSP] Remove loading APCB binary to SRAM
  PLAT-41134 SSP: Context variables for ConsoleOut should be initialized after AgesaIdsDebugInit ()
  PLAT-41091: [SSP] Multiple board mask-bits ORed for I2C EEPROM board ID detection
  PLAT-41016 [APCBV3] APCB tokens of incorrect board instance get accessed in multiple board solution

----------------------------------------------------------------------------

ABL Delivery Release Notes

Copyright 2018, Advanced Micro Devices, Inc.

Version: WABLMT91092040 for Matisse

Date:   January 09, 2019

----------------------------------------------------------------------------

Content:
Filename                              AGESA V9 Destination Folder         Description
  AblPostCode.h                       AgesaModulePkg\Firmwares\MTS\       ABL Post Code Definitions
  AgesaBLReleaseNotes.txt             AgesaModulePkg\Firmwares\MTS\       This Release notes file for AM4
  AgesaBootloader_U_prod_MTS.bin      AgesaModulePkg\Firmwares\MTS\       Unified AGESA Bootloader
  APCB.h                              Include\APCB.h                      AGESA PSP Configuration Block Definition
  APOB.h                              Include\APOB.h                      AGESA PSP Output Block Definition


Path to files:
  \\atlcorpnetfs\Biosonly\simulation\Matisse\WABLMT91092040

XML Path:
  /BIOS/ec/Client/Components/AGESA/ABL-V2/manifest/Custom/WABLMT91092040.xml

Based On:
  MtTrunk

ABL Version String:
  0x91092040

Features and Fixes:
project APCB/
  PLAT-40871 [MTS] Requesting CBS optiongs for TxSlewRate and ATxSlewRate
  PLAT-40864 SSP: Sync up SPD_DEF_STRUCT between ABL and AGESA
  PLAT-40454: APCB Editor tool 1.0.0.2 release
  PLAT-40299: [SSP] Support board detection I2C method in ABL/APCB
  PLAT-40829 SSP: Validate APCB Checksum before usage
  PLAT-39940 APCB Token for Group D platforms
project DF/
  PLAT-40880 Integrate DXIO FW version 36.552 (Phy FW 4.19.10) into ABL
project Lib/
  PLAT-40898: [SSP] Add the ability of ABL sub-table execution
  PLAT-40864 SSP: Sync up SPD_DEF_STRUCT between ABL and AGESA
  PLAT-40829 SSP: Validate APCB Checksum before usage
  PLAT-40815 SSP: Increment APCB unique instance ID upon APCB write
  PLAT-40113 SSP: ABL APCB recovery
project Memory/
  PLAT-40898: [SSP] Add the ability of ABL sub-table execution
  PLAT-40871 [MTS] Requesting CBS optiongs for TxSlewRate and ATxSlewRate
  PLAT-40815 SSP: Increment APCB unique instance ID upon APCB write
project NBIO/
  PLAT-36499 [SSP] ABL device remapping is not enabled
project Program/
  PLAT-40898: [SSP] Add the ability of ABL sub-table execution - missing make files
  PLAT-36625 [MTS] Matisse 0050RC1 badword test fail - ABL
  PLAT-40898: [SSP] Add the ability of ABL sub-table execution
  Prepare and Release WABLSSP91022010 for Weekly BIOS
  PLAT-40113 SSP: ABL APCB recovery
  PLAT-40799 MTS: ABL Release WABLMT8C262040
project Tools/
  PLAT-40898: [SSP] Add the ability of ABL sub-table execution

----------------------------------------------------------------------------

ABL Delivery Release Notes

Copyright 2018, Advanced Micro Devices, Inc.

Version: WABLMT8C262040 for Matisse

Date:   December 26, 2018

----------------------------------------------------------------------------

Content:
Filename                              AGESA V9 Destination Folder         Description
  AblPostCode.h                       AgesaModulePkg\Firmwares\MTS\       ABL Post Code Definitions
  AgesaBLReleaseNotes.txt             AgesaModulePkg\Firmwares\MTS\       This Release notes file for AM4
  AgesaBootloader_U_prod_MTS.bin      AgesaModulePkg\Firmwares\MTS\       Unified AGESA Bootloader
  APCB.h                              Include\APCB.h                      AGESA PSP Configuration Block Definition
  APOB.h                              Include\APOB.h                      AGESA PSP Output Block Definition


Path to files:
  \\atlcorpnetfs\Biosonly\simulation\Matisse\WABLMT8C262040

XML Path:
  /BIOS/ec/Client/Components/AGESA/ABL-V2/manifest/Custom/WABLMT8C262040.xml

Based On:
  MtTrunk

ABL Version String:
  0x8C262040

Features and Fixes:
project APCB/
  PLAT-25246:[SSP] DDR4 PPR - PPR code needs to consider AddrCfg[NumBanks], AddrCfg[NumBankGroups], and AddrCfg[NumRM] when interpreting bank/RM values in repair list
  PLAT-40524 [SSP] Add APCB to configure early link speed
  PLAT-40478: Update DDR4 RCD F0RC0F Command Latency Adder Control Word Programming
project Lib/
  PLAT-40759 [SSP] Isolate 3rd party customization which manipulates 0x4E/0x4F
  PLAT-40478: Update DDR4 RCD F0RC0F Command Latency Adder Control Word Programming
  PLAT-40511: Needs PPR code commitment to the latest trunk
  PLAT-39472: SSP SP3 [MEM] Dram Power reduction by disabling unused signals and pullups
project Memory/
  PLAT-25246:[SSP] DDR4 PPR - PPR code needs to consider AddrCfg[NumBanks], AddrCfg[NumBankGroups], and AddrCfg[NumRM] when interpreting bank/RM values in repair list
  PLAT-40478: Update DDR4 RCD F0RC0F Command Latency Adder Control Word Programming
  PLAT-39441: SSP SP3 [Pstates] - RDIMM fails to boot with Context2 RC0A enabled for training if RDIMMPArEn=0
  PLAT-40511: Needs PPR code commitment to the latest trunk
  PLAT-39472: SSP SP3 [MEM] Dram Power reduction by disabling unused signals and pullups
project NBIO/
  PLAT-40524 [SSP] Add APCB to configure early link speed
project Program/
  PLAT-40567 MTS: ABL release WABLMT8C192041

----------------------------------------------------------------------------

ABL Delivery Release Notes

Copyright 2018, Advanced Micro Devices, Inc.

Version: WABLMT8C192041 for Matisse

Date:   December 19, 2018

----------------------------------------------------------------------------

Content:
Filename                              AGESA V9 Destination Folder         Description
  AblPostCode.h                       AgesaModulePkg\Firmwares\MTS\       ABL Post Code Definitions
  AgesaBLReleaseNotes.txt             AgesaModulePkg\Firmwares\MTS\       This Release notes file for AM4
  AgesaBootloader_U_prod_MTS.bin      AgesaModulePkg\Firmwares\MTS\       Unified AGESA Bootloader
  APCB.h                              Include\APCB.h                      AGESA PSP Configuration Block Definition
  APOB.h                              Include\APOB.h                      AGESA PSP Output Block Definition


Path to files:
  \\atlcorpnetfs\Biosonly\simulation\Matisse\WABLMT8C192040

XML Path:
  /BIOS/ec/Client/Components/AGESA/ABL-V2/manifest/Custom/WABLMT8C192040.xml

Based On:
  MtTrunk

ABL Version String:
  0x8C192041

Features and Fixes:
project DF/
 PLAT-40563 [MTS] and [BXB] Integrate DXIO FW Lib v46.557, Phy FW 4.19.10
  
project Program/
 PLAT-40563 [MTS] and [BXB] Integrate DXIO FW Lib v46.557, Phy FW 4.19.10

----------------------------------------------------------------------------

ABL Delivery Release Notes

Copyright 2018, Advanced Micro Devices, Inc.

Version: WABLMT8C192040 for Matisse

Date:   December 19, 2018

----------------------------------------------------------------------------

Content:
Filename                              AGESA V9 Destination Folder         Description
  AblPostCode.h                       AgesaModulePkg\Firmwares\MTS\       ABL Post Code Definitions
  AgesaBLReleaseNotes.txt             AgesaModulePkg\Firmwares\MTS\       This Release notes file for AM4
  AgesaBootloader_U_prod_MTS.bin      AgesaModulePkg\Firmwares\MTS\       Unified AGESA Bootloader
  APCB.h                              Include\APCB.h                      AGESA PSP Configuration Block Definition
  APOB.h                              Include\APOB.h                      AGESA PSP Output Block Definition


Path to files:
  \\atlcorpnetfs\Biosonly\simulation\Matisse\WABLMT8C192040

XML Path:
  /BIOS/ec/Client/Components/AGESA/ABL-V2/manifest/Custom/WABLMT8C192040.xml

Based On:
  MtTrunk

ABL Version String:
  0x8C192040

Features and Fixes:
project APCB/
  PLAT-40536 [MTS] Remove duplicate SPD JEDEC timing option in CBS
  PLAT-40532 [MTS] Remove unsupported Proc ODT timing option in CBS
  PLAT-40482 [MTS] Add Proc ODT timing option in CBS
  PLAT-40299: [SSP] Support board detection I2C method in ABL/APCB
  PLAT-39404 MTS: APOB doesn't get updated upon DIMM configuraion change
project APOB/
  PLAT-39404 MTS: APOB doesn't get updated upon DIMM configuraion change
project DF/
  PLAT-40457 Add new sOTP changes (DXIO FW 36.549, Phy FW 4.19.10) to SSP
  PLAT-37094 Back out FW Workaround PLAT-34615 for IOHC issue DEIPCIOH-1994
  PLAT-40380 Integrate DXIO 36.546, Phy FW 4.19.10 into ABL
  PLAT-38933 [SSP-DF] IO Write performance improvement
project Lib/
  PLAT-40532 [MTS] Remove unsupported Proc ODT timing option in CBS
  PLAT-39379: Update for LRDIMM Post-buffer Termination Schemes
  PLAT-34068: Add #IFNDEF / #DEFINE pair to ABL header file
  PLAT-40443:[SSP] MBIST- Add the test points to indicate MBIST tests phases
  PLAT-40299: [SSP] Support board detection I2C method in ABL/APCB
  PLAT-39404 MTS: APOB doesn't get updated upon DIMM configuraion change
  PLAT-40294 SSP: Release APCB SMN aperture correctly upon error/finish
  PLAT-40278 [MTS]System hang @PC:0091 when installed memory on B1 if Force Encryption enabled
project Memory/
  PLAT-40532 [MTS] Remove unsupported Proc ODT timing option in CBS
  PLAT-40482 [MTS] Add Proc ODT timing option in CBS
  PLAT-39379: Update for LRDIMM Post-buffer Termination Schemes
  PLAT-40443:[SSP] MBIST- Add the test points to indicate MBIST tests phases
  PLAT-40346 [MTS] Breakpoint APCB_BREAKPOINT_DONE (bit 31) happens multiple times during ABL post
  PLAT-40177:[SSP] MBIST- Address Connectivity Test failing to certain bank addresses
  PLAT-40376: [SSP] MBIST- Address Connectivity Test reports incorrect bank group and bank info in serial log
  PLAT-40299: [SSP] Support board detection I2C method in ABL/APCB
  PLAT-39404 MTS: APOB doesn't get updated upon DIMM configuraion change
  PLAT-40294 SSP: Release APCB SMN aperture correctly upon error/finish
project Program/
  PLAT-40442: [SSP] Modify DXIO src compilation to support CI
  PLAT-40346 [MTS] Breakpoint APCB_BREAKPOINT_DONE (bit 31) happens multiple times during ABL post
  PLAT-40299: [SSP] Support board detection I2C method in ABL/APCB
  PLAT-40280 MTS: ABL Release WABLMT8C122040

----------------------------------------------------------------------------

ABL Delivery Release Notes

Copyright 2018, Advanced Micro Devices, Inc.

Version: WABLMT8C122040 for Matisse

Date:   December 12, 2018

----------------------------------------------------------------------------

Content:
Filename                              AGESA V9 Destination Folder         Description
  AblPostCode.h                       AgesaModulePkg\Firmwares\MTS\       ABL Post Code Definitions
  AgesaBLReleaseNotes.txt             AgesaModulePkg\Firmwares\MTS\       This Release notes file for AM4
  AgesaBootloader_U_prod_MTS.bin      AgesaModulePkg\Firmwares\MTS\       Unified AGESA Bootloader
  APCB.h                              Include\APCB.h                      AGESA PSP Configuration Block Definition
  APOB.h                              Include\APOB.h                      AGESA PSP Output Block Definition


Path to files:
  \\atlcorpnetfs\Biosonly\simulation\Matisse\WABLMT8C122040

XML Path:
  /BIOS/ec/Client/Components/AGESA/ABL-V2/manifest/Custom/WABLMT8C122040.xml

Based On:
  MtTrunk

ABL Version String:
  0x8C122040

Features and Fixes:
project APCB/
  PLAT-40277 [MTS] Breakpoint enhance to support get Pmu Training Stage
project DF/
  PLAT-40045 BIOS update for upcoming change in PPR::DF::NCSConfigurationRegister
project Lib/
  PLAT-40277 [MTS] Breakpoint enhance to support get Pmu Training Stage
project Memory/
  PLAT-40277 [MTS] Breakpoint enhance to support get Pmu Training Stage
  PLAT-40177: [SSP] MBIST- Address Connectivity Test failing to certain bank addresses
project NBIO/
  PLAT-40277 [MTS] Breakpoint enhance to support get Pmu Training Stage
project Program/
  Prepare and Release WABLSSP8C122010 for Weekly BIOS
  PLAT-40093 MTS: ABL Release WABLMT8C052040

----------------------------------------------------------------------------

ABL Delivery Release Notes

Copyright 2018, Advanced Micro Devices, Inc.

Version: WABLMT8C052040 for Matisse

Date:   December 05, 2018

----------------------------------------------------------------------------

Content:
Filename                              AGESA V9 Destination Folder         Description
  AblPostCode.h                       AgesaModulePkg\Firmwares\MTS\       ABL Post Code Definitions
  AgesaBLReleaseNotes.txt             AgesaModulePkg\Firmwares\MTS\       This Release notes file for AM4
  AgesaBootloader_U_prod_MTS.bin      AgesaModulePkg\Firmwares\MTS\       Unified AGESA Bootloader
  APCB.h                              Include\APCB.h                      AGESA PSP Configuration Block Definition
  APOB.h                              Include\APOB.h                      AGESA PSP Output Block Definition


Path to files:
  \\atlcorpnetfs\Biosonly\simulation\Matisse\WABLMT8C052040

XML Path:
  /BIOS/ec/Client/Components/AGESA/ABL-V2/manifest/Custom/WABLMT8C052040.xml

Based On:
  MtTrunk

ABL Version String:
  0x8C052040

Features and Fixes:
project APCB/
  PLAT-39095: [SSP] Convert APCB token naming to V3 style without CBS naming - CCX/DF
  PLAT-39889: [SSP] Add external CBS item to control PMU message display
project DF/
  PLAT-38304 SSP BIOS updates needed due to changes in PPR.
  PLAT-39929 [MTS] and [BXB] Integrate DXIO FW Lib v46.550
  PLAT-39906 [MTS] and [BXB] Integrate DXIO FW Lib v46.549
  PLAT-39915 [SSP] integrate DXIO FW v36.540
  PLAT-39788 [SSP] Integrate DXIO FW v36.538
  PLAT-39739 Enable TxEq search at 16G and above
project Lib/
  PLAT-39377: Update SSP PMU Revision for RDIMM and LRDIMM
  PLAT-39889: [SSP] Add external CBS item to control PMU message display
  PLAT-28677: [ABL V2] Clean up ABL build warning message - LIB
  PLAT-39134: separate ABL IDS code into several files to reduce binary size
project Memory/
  PLAT-40034 [MTS] DRx8/SRx16 mixed config failed to boot
  PLAT-39381: Update RDIMM PMU Training Vref Seeds
  PLAT-39377: Update SSP PMU Revision for RDIMM and LRDIMM
  PLAT-39889: [SSP] Add external CBS item to control PMU message display
  PLAT-39275:  [SSP] SP3 comprehensive MBIST function
  PLAT-39293: [MTS] Enable BLDCFG_NUM_MOTHERBOARD_LAYERS to control MaxFreq table per Board
project Program/
  PLAT-39906 [MTS] and [BXB] Integrate DXIO FW Lib v46.549
  PLAT-28677: [ABL V2] Clean up ABL build warning message - LIB
  PLAT-39134: separate ABL IDS code into several files to reduce binary size
project Tools/
  PLAT-37407: [ABL V2] Change to sign ABLs with ABL signing key - Part1 (files' changes ready)

----------------------------------------------------------------------------

ABL Delivery Release Notes

Copyright 2018, Advanced Micro Devices, Inc.

Version: WABLMT8B282040 for Matisse

Date:   November 28, 2018

----------------------------------------------------------------------------

Content:
Filename                              AGESA V9 Destination Folder         Description
  AblPostCode.h                       AgesaModulePkg\Firmwares\MTS\       ABL Post Code Definitions
  AgesaBLReleaseNotes.txt             AgesaModulePkg\Firmwares\MTS\       This Release notes file for AM4
  AgesaBootloader_U_prod_MTS.bin      AgesaModulePkg\Firmwares\MTS\       Unified AGESA Bootloader
  APCB.h                              Include\APCB.h                      AGESA PSP Configuration Block Definition
  APOB.h                              Include\APOB.h                      AGESA PSP Output Block Definition


Path to files:
  \\atlcorpnetfs\Biosonly\simulation\Matisse\WABLMT8B282040

XML Path:
  /BIOS/ec/Client/Components/AGESA/ABL-V2/manifest/Custom/WABLMT8B282040.xml

Based On:
  MtTrunk

ABL Version String:
  0x8B282040

Features and Fixes:
project APCB/
  PLAT-36471 [SSP] APCB V3 data retrieve service should return priority level on success
  PLAT-32670 [SSP] Remove APCB V2 Token
project Lib/
  PLAT-39666 [MTS] Unlock CBS options from 2100 MHz => 2500 MHz
  PLAT-36471 [SSP] APCB V3 data retrieve service should return priority level on success
project Memory/
  PLAT-39666 [MTS] Unlock CBS options from 2100 MHz => 2500 MHz
  PLAT-36471 [SSP] APCB V3 data retrieve service should return priority level on success
project NBIO/
  PLAT-39666 [MTS] Unlock CBS options from 2100 MHz => 2500 MHz
project Program/
  PLAT-39568 MTS Eval ABL Release EABLMTS18112200

----------------------------------------------------------------------------

ABL Delivery Release Notes

Copyright 2018, Advanced Micro Devices, Inc.

Version: EABLMTS18112200 for Matisse

Date:   November 22, 2018

----------------------------------------------------------------------------

Content:
Filename                              AGESA V9 Destination Folder         Description
  AblPostCode.h                       AgesaModulePkg\Firmwares\MTS\       ABL Post Code Definitions
  AgesaBLReleaseNotes.txt             AgesaModulePkg\Firmwares\MTS\       This Release notes file for AM4
  AgesaBootloader_U_prod_MTS.bin      AgesaModulePkg\Firmwares\MTS\       Unified AGESA Bootloader
  APCB.h                              Include\APCB.h                      AGESA PSP Configuration Block Definition
  APOB.h                              Include\APOB.h                      AGESA PSP Output Block Definition


Path to files:
  \\atlcorpnetfs\Biosonly\simulation\Matisse\EABLMTS18112200

XML Path:
  /BIOS/ec/Client/Components/AGESA/ABL-V2/manifest/Custom/EABLMTS18112200.xml

Based On:
  MtTrunk

ABL Version String:
  0x8112200

Features and Fixes:
project APCB/
 PLAT-39483 MTS: Increase SPD space in APCB
 PLAT-29546: [SSP] Mem feature - Add display of PMU training results
project CCX/
 PLAT-39276: Core team is still not setting DisableStreamPgSz
 PLAT-28675: [ABL V2] Clean up ABL build warning message - DF/CCX 
project DF/
 PLAT-39201 BIOS update needed for CAKE compression bug workaround
project Lib/
 PLAT-39166 APCB V3 get type data to heap space for some data type
 PLAT-29546: [SSP] Mem feature - Add display of PMU training results
project Memory/
 PLAT-36467 [SSP] Convert ApcbLocateType to APCB V3 service - APCB_MEM_TYPE_PSO_DATA
 PLAT-29546: [SSP] Mem feature - Add display of PMU training results
project NBIO/
 PLAT-39480 - Merge Bixby ABL support to "master"
project Program/
 PLAT-39166 APCB V3 get type data to heap space for some data type
 PLAT-39418 MTS: ABL Release WABLMT8B212040

----------------------------------------------------------------------------

ABL Delivery Release Notes

Copyright 2018, Advanced Micro Devices, Inc.

Version: WABLMT8B212040 for Matisse

Date:   November 21, 2018

----------------------------------------------------------------------------

Content:
Filename                              AGESA V9 Destination Folder         Description
  AblPostCode.h                       AgesaModulePkg\Firmwares\MTS\       ABL Post Code Definitions
  AgesaBLReleaseNotes.txt             AgesaModulePkg\Firmwares\MTS\       This Release notes file for AM4
  AgesaBootloader_U_prod_MTS.bin      AgesaModulePkg\Firmwares\MTS\       Unified AGESA Bootloader
  APCB.h                              Include\APCB.h                      AGESA PSP Configuration Block Definition
  APOB.h                              Include\APOB.h                      AGESA PSP Output Block Definition


Path to files:
  \\atlcorpnetfs\Biosonly\simulation\Matisse\WABLMT8B212040

XML Path:
  /BIOS/ec/Client/Components/AGESA/ABL-V2/manifest/Custom/WABLMT8B212040.xml

Based On:
  MtTrunk

ABL Version String:
  0x8B212040

Features and Fixes:
project APCB/
 PLAT-28675: [ABL V2] Clean up ABL build warning message - DF/CCX
 PLAT-39310 [MTS] Create CBS option for Memory Pstate Enable/Disable
 PLAT-37368 Make GMI2 Replay CBS option INTERNAL
project DF/
 PLAT-39321: BIOS: ReqDatBypDis not being initialized in 1P systems, in 2P it is.
 PLAT-28675: [ABL V2] Clean up ABL build warning message - DF/CCX
 PLAT-38963 [Matisse] Memory timings from APOB
 PLAT-38934 Change SSP DF CCM read response watermark register setting
project Lib/
 PLAT-39409 [MTS] Memory OC Support: 33Mhz Step Size, Speeds up to 4400, ABL Parameters
 PLAT-35048: ABL debug output to LPC serial port
 PLAT-28675: [ABL V2] Clean up ABL build warning message - DF/CCX
 PLAT-38644 ComboAM4 0060RC1 non-ASCII characters - ABL
project Memory/
 PLAT-39409 [MTS] Memory OC Support: 33Mhz Step Size, Speeds up to 4400, ABL Parameters
 PLAT-39311 [MTS] Fix the value of FF in msg blk is broken via CBS Message Control option
 PLAT-39310 [MTS] Create CBS option for Memory Pstate Enable/Disable
 PLAT-38963 [Matisse] Memory timings from APOB
project Program/
 PLAT-28675: [ABL V2] Clean up ABL build warning message - DF/CCX
 PLAT-37407: [ABL V2] Change to sign ABLs with ABL signing key - Part 2 (switch to ABL signing key)
 PLAT-39162 MTS: ABL Release WABLMT8B142041

----------------------------------------------------------------------------

ABL Delivery Release Notes

Copyright 2018, Advanced Micro Devices, Inc.

Version: WABLMT8B142041 for Matisse

Date:   November 14, 2018

----------------------------------------------------------------------------

Content:
Filename                              AGESA V9 Destination Folder         Description
  AblPostCode.h                       AgesaModulePkg\Firmwares\MTS\       ABL Post Code Definitions
  AgesaBLReleaseNotes.txt             AgesaModulePkg\Firmwares\MTS\       This Release notes file for AM4
  AgesaBootloader_U_prod_MTS.bin      AgesaModulePkg\Firmwares\MTS\       Unified AGESA Bootloader
  APCB.h                              Include\APCB.h                      AGESA PSP Configuration Block Definition
  APOB.h                              Include\APOB.h                      AGESA PSP Output Block Definition


Path to files:
  \\atlcorpnetfs\Biosonly\simulation\Matisse\WABLMT8B142041

XML Path:
  /BIOS/ec/Client/Components/AGESA/ABL-V2/manifest/Custom/WABLMT8B142041.xml

Based On:
  MtTrunk

ABL Version String:
  0x8B142041

Features and Fixes:
project DF/
 PLAT-39122 [SSP] Integrate DXIO FW v36.531
 PLAT-38968 WA for DEDFRTL-5270
 PLAT-38936 Change MTS DF CCM read response watermark register setting
project Lib/
 PLAT-34968: CBS option Trace to DRAM on CS TCB instances
project Program/
 PLAT-39098 MTS: ABL Release WABLMT8B142040

----------------------------------------------------------------------------

ABL Delivery Release Notes

Copyright 2018, Advanced Micro Devices, Inc.

Version: WABLMT8B142040 for Matisse

Date:   November 14, 2018

----------------------------------------------------------------------------

Content:
Filename                              AGESA V9 Destination Folder         Description
  AblPostCode.h                       AgesaModulePkg\Firmwares\MTS\       ABL Post Code Definitions
  AgesaBLReleaseNotes.txt             AgesaModulePkg\Firmwares\MTS\       This Release notes file for AM4
  AgesaBootloader_U_prod_MTS.bin      AgesaModulePkg\Firmwares\MTS\       Unified AGESA Bootloader
  APCB.h                              Include\APCB.h                      AGESA PSP Configuration Block Definition
  APOB.h                              Include\APOB.h                      AGESA PSP Output Block Definition


Path to files:
  \\atlcorpnetfs\Biosonly\simulation\Matisse\WABLMT8B142040

XML Path:
  /BIOS/ec/Client/Components/AGESA/ABL-V2/manifest/Custom/WABLMT8B142040.xml

Based On:
  MtTrunk

ABL Version String:
  0x8B142040

Features and Fixes:
project APCB/
 PLAT-36378:[SSP] APCB token clean up - NBIO
 PLAT-39085 [CP][MTS] Update SMU interface PSPSMC_MSG_ConfigMemoryOverclockFrequency
 PLAT-38822 APCB V3 rename APCB_PRIORITY_LEVEL_CUSTOM* for readability
 PLAT-33272: Create a CBS option to switch between allowing One vs Many Encryption Keys per Tag in the Probe Filter
project DF/
 PLAT-34389: [SSP] DF ABL breakpoints missing
 PLAT-39044 [SSP] Integrate DXIO FW v36.530
 PLAT-38969 WA for DEDFRTL-5270
 PLAT-38799 [SSP] Integrate DXIO FW v36.527
 PLAT-38744 Set MCA_CTL_MASK_LS[SystemReadDataErrorT0], MCA_CTL_MASK_LS[SystemReadDataErrorT1], and MCA_CTL_MASK_IF[SystemReadDataError]
 PLAT-38743 Set MCA_CTL_MASK_LS[SystemReadDataErrorT0], MCA_CTL_MASK_LS[SystemReadDataErrorT1], and MCA_CTL_MASK_IF[SystemReadDataError]
 PLAT-38696 Disable TxEq search on xGMI for now on all data rates
project Lib/
 PLAT-38822 APCB V3 rename APCB_PRIORITY_LEVEL_CUSTOM* for readability
 PLAT-36643 SSP: Avoid unmapping SMN space if APCB is not found
 PLAT-38937 CP: Enable S3 replay flow (Part 15)
 PLAT-38804 SSP: Allow MBIST to enable ABL log at certain stages
 PLAT-33272: Create a CBS option to switch between allowing One vs Many Encryption Keys per Tag in the Probe Filter
project Memory/
 PLAT-38796 MTS - BIOS should only set DFE ctrl bit in lower MPstates if DFE is enabled in MPstate0
 PLAT-38937 CP: Enable S3 replay flow (Part 15)
 PLAT-37706: [SSP] SP3 MEM - MBIST Dataeye mode Enablement for RDIMM
 PLAT-38804 SSP: Allow MBIST to enable ABL log at certain stages
project NBIO/
 PLAT-39085 [CP][MTS] Update SMU interface PSPSMC_MSG_ConfigMemoryOverclockFrequency
project Program/
 PLAT-39085 [CP][MTS] Update SMU interface PSPSMC_MSG_ConfigMemoryOverclockFrequency
 Prepare and Release WABLSSP8B072011 for Weekly BIOS
 PLAT-38799 [SSP] Integrate DXIO FW v36.527
 PLAT-36643 SSP: Avoid unmapping SMN space if APCB is not found
 PLAT-37407: [ABL V2] Change to sign ABLs with ABL signing key - Part1

----------------------------------------------------------------------------

ABL Delivery Release Notes

Copyright 2018, Advanced Micro Devices, Inc.

Version: WABLMT8B072040 for Matisse

Date:   November 07, 2018

----------------------------------------------------------------------------

Content:
Filename                              AGESA V9 Destination Folder         Description
  AblPostCode.h                       AgesaModulePkg\Firmwares\MTS\       ABL Post Code Definitions
  AgesaBLReleaseNotes.txt             AgesaModulePkg\Firmwares\MTS\       This Release notes file for AM4
  AgesaBootloader_U_prod_MTS.bin      AgesaModulePkg\Firmwares\MTS\       Unified AGESA Bootloader
  APCB.h                              Include\APCB.h                      AGESA PSP Configuration Block Definition
  APOB.h                              Include\APOB.h                      AGESA PSP Output Block Definition


Path to files:
  \\atlcorpnetfs\Biosonly\simulation\Matisse\WABLMT8B072040

XML Path:
  /BIOS/ec/Client/Components/AGESA/ABL-V2/manifest/Custom/WABLMT8B072040.xml

Based On:
  MtTrunk

ABL Version String:
  0x8B072040

Features and Fixes:
project APCB/
 PLAT-38500 APCB V3 multiple board data build system support
 PLAT-38544 MTS: I2C Mux switch support before board ID detection
 PLAT-38589 SSP: Move hard force data to entry 0x60 instance 0
project DF/
 PLAT-38339 DisUmcCancel recommendation based on UMC setting
 PLAT-38082: [SSP] SP3 - Certain vendor 3DS RDIMM not posting in 2of2 config
 PLAT-38293 MTS DF Update after sysexam checks
project Lib/
 PLAT-34968: CBS option Trace to DRAM on CS TCB instances
 PLAT-38656 [SSP] Remove APCB V3 wrapper debug post code
 PLAT-38124 [MTS] Update memory helper routines in AgesaPspLibMts
 Add ABL UART configuration support to work with customer BMC
project Memory/
 PLAT-38776 MTS: Update PMU FW 1007
 PLAT-38767 MTS: To invoke TrainingDone that is special request to WA FCLK smu table issue
 PLAT-38759 MTS: Fix S3 resume stuck on Startup DF Pstate
 PLAT-38753 [CP] Patch HclkEn and ForceClkDisable after Startup Df Pstate
 PLAT-38752 [CP] Update PowerDownRcvrDqs Programming
 PLAT-38751 [CP] Disable Unused DRAM Clocks
 PLAT-36553 CP:Removing GlobalVref DAC in lowest Mstate
 PLAT-38723 MTS: Incorrect offset/size of MOP array programming
 PLAT-36340 CP:Set DfeCtrl bit for lower MPstate
 PLAT-38124 [MTS] Update memory helper routines in AgesaPspLibMts
 PLAT-37581: Enhanced NVDIMM-N support on Rome [UEFI] - remove erase/arm from ABL
 PLAT-38573: [SSP] Current ABL enables DDR ECC by default, ignores CBS settings
 PLAT-37980: Add AGESA Mode to Re-attempt DDR Training after a Failed Attempt
project NBIO/
 PLAT-38767 MTS: To invoke TrainingDone that is special request to WA FCLK smu table issue
project Program/
 PLAT-38770 MTS: Enable 4K Signing in MTS ABL
 PLAT-38544 MTS: I2C Mux switch support before board ID detection

----------------------------------------------------------------------------

ABL Delivery Release Notes

Copyright 2018, Advanced Micro Devices, Inc.

Version: WABLMT8A292040 for Matisse

Date:   October 29, 2018

----------------------------------------------------------------------------

Content:
Filename                              AGESA V9 Destination Folder         Description
  AblPostCode.h                       AgesaModulePkg\Firmwares\MTS\       ABL Post Code Definitions
  AgesaBLReleaseNotes.txt             AgesaModulePkg\Firmwares\MTS\       This Release notes file for AM4
  AgesaBootloader_U_prod_MTS.bin      AgesaModulePkg\Firmwares\MTS\       Unified AGESA Bootloader
  APCB.h                              Include\APCB.h                      AGESA PSP Configuration Block Definition
  APOB.h                              Include\APOB.h                      AGESA PSP Output Block Definition


Path to files:
  \\atlcorpnetfs\Biosonly\simulation\Matisse\WABLMT8A292040

XML Path:
  /BIOS/ec/Client/Components/AGESA/ABL-V2/manifest/Custom/WABLMT8A292040.xml

Based On:
  MtTrunk

ABL Version String:
  0x8A292040

Features and Fixes:
project APCB/
  PLAT-38421: [SSP][ROME] - MBIST Setup Tokens Cleanup
  PLAT-36299 [SSP] APCB V3 remove unused definition
  PLAT-36376: [SSP] APCB token clean up - DF/CCX
  PLAT-34633 SSP: Distinguish APCB type instances by priority mask and board mask
  PLAT-38081: [CBS] create a new option to control F5x104[19]
  PLAT-38131: [SSP] Add APCB_TOKEN_UID_MEM_TRAINING_HDTCTRL for PMU training MsgBlock->HdtCtrl
  PLAT-32733: APCB_TOKEN_CONFIG_FCH_SMBUS_SPEED Missing
  PLAT-33611: Enhance ABL UART configuration
  PLAT-35758: CBS options for DDR terminations listed in two places
  PLAT-37186: Enable 3DS RDIMM in SSP
  PLAT-37463 [SSP] Sync APCB header files
  PLAT-35390: SSP memory configuration issue with 1TB
  PLAT-35776:Castle Peak FCLK CBS: 33MHz Step size and 1:1 vs 2:1 mode
project APOB/
  PLAT-34633 SSP: Distinguish APCB type instances by priority mask and board mask
  PLAT-35390: SSP memory configuration issue with 1TB
project CCX/
  PLAT-[MTS] Clear ChL3Cfg0 ReportResponsibleVic and ReportSharedVic
  PLAT-37711: [MTS] change xtrig7 IO SMN base address
  PLAT-37673: split SSP CCX code to SSP/MTS
project DF/
  PLAT-38133 [MTS] integrate DXIO FW v46.526
  PLAT-38274 [MTS] ABL to set CCMConfig3[DisFastTprWrTcdxByp]
  PLAT-38360 Disable TxEq search at 13G xGMI
  PLAT-38069: Matisse: BIOS Changes to Match PPR
  PLAT-38235 BIOS: PcsEnable bit should be set only after credit programming of all CAKEs
  PLAT-37729 SSP DF update - IOMConfig1 [EnIomP2pSpltLrgRdCmd]
  PLAT-38190 [MTS] Incorrect GMI2 OTP settings used
  PLAT-33425: [SSP] ABL early PCIe endpoint access is failing
  Revert "Revert "PLAT-38132 [SSP] Integrate DXIO FW v36.522""
  Revert "PLAT-38132 [SSP] Integrate DXIO FW v36.522"
  PLAT-37761: ABL should call PSP for MBAT re-init for UMC Low-Power Mode
  PLAT-38128 DF changes to unblock validation from CAKE data compression issues
  PLAT-38066 [SSP] DF update - CAKE to CAKE data token correction
  PLAT-38132 [SSP] Integrate DXIO FW v36.522
  PLAT-38081: [CBS] create a new option to control F5x104[19]
  PLAT-37648 BIOS Workaround Needed for Silicon Issue - DECPLCPLK-3409
  PLAT-37685 [MTS] Remove programming of F2x94[0]
  PLAT-37869 SSP: Move ABL logging service to ABL0
  PLAT-37741 [SSP] Integrate DXIO FW v36.487
  PLAT-37456: ABL support for Rome xGMI encryption needs to be ported
  PLAT-37675 [SSP] Integrate DXIO FW v36.485
  PLAT-37501: [MTS] InstanceID is wrong for CsUmc
  PLAT-37486 [MTS] Integrate DXIO FW v46.515
  PLAT-37342 Update DXIO structure to be program specific
  PLAT-37450: [MTS] DF updates from PPR 0.71
  PLAT-35390: SSP memory configuration issue with 1TB
  PLAT-37432 [SSP] Integrate DXIO FW v36.483
  PLAT-36908 SSP xGMI TX EQ call to DXIO FW
  PLAT-37155 BIOS: Cake register programming should be done before DF credit release
  PLAT-37360 [SSP] integrate DXIO FW v36.482
  PLAT-36806 BIOS correction needed for DF::LinkTgtMode to match PPR
  PLAT-36344 SDP port connect/disconnect optimized value
  PLAT-37193 BIOS with settings to avoid CAKE losing a response
  PLAT-37312 Resolve MTS ABL4 build error
  PLAT-37101 [SSP] PPR update for StartGmiLoadReleaseHystOnQuietCmd
  PLAT-37085 [SSP] Integrate DXIO FW v36.476
  Revert "PLAT-37985 [SSP] Integrate DXIO FW v36.476"
  PLAT-37985 [SSP] Integrate DXIO FW v36.476
  PLAT-37198 Wrong ReqLnkIndx
project Lib/
  PLAT-37980: Add AGESA Mode to Re-attempt DDR Training after a Failed Attempt
  PLAT-38461 MTS: Avoid to update output buffer if token value is not found
  PLAT-37502 MTS: Create a Channel Mapping Transaltion Table for MTS
  PLAT-34633 SSP: Distinguish APCB type instances by priority mask and board mask
  PLAT-38313: [SSP] SPD SMBus Stuck Bus Recovery
  PLAT-38128 DF changes to unblock validation from CAKE data compression issues
  PLAT-38131: [SSP] Add APCB_TOKEN_UID_MEM_TRAINING_HDTCTRL for PMU training MsgBlock->HdtCtrl
  PLAT-37648 BIOS Workaround Needed for Silicon Issue - DECPLCPLK-3409
  PLAT-33611: Enhance ABL UART configuration
  PLAT-37162: [SSP] SP3 Multiple Memory Pstate failed to boot with DRx8 DDR4
  PLAT-37929 CP: Move S3 replay buffer to heap
  PLAT-37869 SSP: Move ABL logging service to ABL0
  PLAT-37800: [SSP] NVDIMM & non-NVDIMM status incorrect
  PLAT-34887 : Cap DDR speeds on FR4 boards used for Rome to Naples speeds - Fix buffer overwrite
  PLAT-34887: Cap DDR speeds on FR4 boards used for Rome to Naples speeds
  PLAT-37673: split SSP CCX code to SSP/MTS
  PLAT-36390: [SSP] SP3 MEM - MBIST DataEye enablement for RDIMM
  PLAT-37160: [SSP] SP3 Multiple Memory Pstate failed RRW Memory Test with SR DDR4
  PLAT-37342 Update DXIO structure to be program specific
  PLAT-35390: SSP memory configuration issue with 1TB
project Memory/
  PLAT-38421: [SSP][ROME] - MBIST Setup Tokens Cleanup
  PLAT-37980: Add AGESA Mode to Re-attempt DDR Training after a Failed Attempt
  PLAT-37818: Add support for UMC three rank interleaving
  PLAT-38469 MTS: ABL hang on AGESA Memory test
  PLAT-36376: [SSP] APCB token clean up - DF/CCX
  PLAT-34633 SSP: Distinguish APCB type instances by priority mask and board mask
  PLAT-38119: Default Recommendation for AeCtrl2/3 Burst Fields
  PLAT-31890: Enhanced NVDIMM-N support on Rome [ABL]
  PLAT-38309: [SSP] Master need to broadcast NvdimmNeedRestore to slave die
  PLAT-38131: [SSP] Add APCB_TOKEN_UID_MEM_TRAINING_HDTCTRL for PMU training MsgBlock->HdtCtrl
  PLAT-32733: APCB_TOKEN_CONFIG_FCH_SMBUS_SPEED Missing
  PLAT-38049: [SSP] SP3 MEM - UMC PHY DFIPHYUPDCNT should be enabled after RRW usage
  PLAT-37988: [SSP] Display MCA_DESTAT_UMC contents on Agesa memory test failure to ABL ConsoleOut
  PLAT-35758: CBS options for DDR terminations listed in two places
  PLAT-37162: [SSP] SP3 Multiple Memory Pstate failed to boot with DRx8 DDR4
  PLAT-37929 CP: Move S3 replay buffer to heap
  PLAT-37918: [SSP] Agesa Memory Test failure report does not cover single socket case
  PLAT-37869 SSP: Move ABL logging service to ABL0
  PLAT-37800: [SSP] NVDIMM & non-NVDIMM status incorrect
  PLAT-37798: [SSP] Agesa memory test fail at 32GB 2Rx4 2of2
  PLAT-34887: Cap DDR speeds on FR4 boards used for Rome to Naples speeds
  PLAT-37186: Enable 3DS RDIMM in SSP
  PLAT-37630: [SSP] DDR DRAM thermal management and bandwidth capping enablement
  PLAT-37562 CP: Conditional programming of MR5[A5] in Power Down Mode
  PLAT-36390: [SSP] SP3 MEM - MBIST DataEye enablement for RDIMM
  PLAT-37160: [SSP] SP3 Multiple Memory Pstate failed RRW Memory Test with SR DDR4
  PLAT-37160: [SSP] SP3 Multiple Memory Pstate failed RRW Memory Test with SR DDR4
  PLAT-37444 MTS: Incorrect memory speed pass to SMU
  PLAT-36874: UMC init missing clock gater setting
  PLAT-37299 CP: Enable memory P-state
  PLAT-36673: [SSP] SP3 - Early Page Activate EpaEn is not set for LRDIMM and 3DS RDIMM
project NBIO/
  PLAT-38522 - Increase FCLK to 1333Mhz for some parts
  PLAT-33425 - [SSP] PCIe early access
  PLAT-37869 SSP: Move ABL logging service to ABL0
  PLAT-37374 WarmReset in ConfigSocRail message
  PLAT-35776:Castle Peak FCLK CBS: 33MHz Step size and 1:1 vs 2:1 mode
  PLAT-37327 - Default DF Pstate limit to 800MHz
  PLAT-37299 CP: Enable memory P-state
  PLAT-37126 - Default DF Pstate Mode Select option to force all FCLK to 800MHz
project Program/
  PLAT-38426 MTS: Sync up ABL0 between CP and MTS
  PLAT-34633 SSP: Distinguish APCB type instances by priority mask and board mask
  PLAT-34633 SSP: Distinguish APCB type instances by priority mask and board mask
  PLAT-37761: ABL should call PSP for MBAT re-init for UMC Low-Power Mode
  PLAT-37929 CP: Move S3 replay buffer to heap
  PLAT-36373 CP: Enable S3 replay flow (Part 13)
  PLAT-36373 CP: Enable S3 replay flow (Part 13)
  PLAT-36076 CP: Enable S3 replay flow (Part 10)
  Prepare and Release WABLSSP8A242010 for Weekly BIOS
  PLAT-37648 BIOS Workaround Needed for Silicon Issue - DECPLCPLK-3409
  PLAT-37929 CP: Move S3 replay buffer to heap
  PLAT-37869 SSP: Move ABL logging service to ABL0
  Prepare and Release WABLSSP8A172010 for Weekly BIOS
  PLAT-37673: split SSP CCX code to SSP/MTS
  PLAT-34887: Cap DDR speeds on FR4 boards used for Rome to Naples speeds
  PLAT-37160: [SSP] SP3 Multiple Memory Pstate failed RRW Memory Test with SR DDR4
  PLAT-37160: [SSP] SP3 Multiple Memory Pstate failed RRW Memory Test with SR DDR4
  Enable 4K Signing in SSP ABL
  PLAT-37342 Update DXIO structure to be program specific
  PLAT-36806 BIOS correction needed for DF::LinkTgtMode to match PPR
  PLAT-35776:Castle Peak FCLK CBS: 33MHz Step size and 1:1 vs 2:1 mode
  PLAT-37258: [SSP] - Update the ABL Binary Naming Convention to align its version with PI Releases
  PLAT-37213 MTS: ABL Release BABLMT89282040

----------------------------------------------------------------------------

ABL Delivery Release Notes

Copyright 2018, Advanced Micro Devices, Inc.

Version: BABLMT89282040 for Matisse

Date:   September 28, 2018

----------------------------------------------------------------------------

Content:
Filename                              AGESA V9 Destination Folder         Description
  AblPostCode.h                       AgesaModulePkg\Firmwares\MTS\       ABL Post Code Definitions
  AgesaBLReleaseNotes.txt             AgesaModulePkg\Firmwares\MTS\       This Release notes file for AM4
  AgesaBootloader_U_prod_MTS.bin      AgesaModulePkg\Firmwares\MTS\       Unified AGESA Bootloader
  APCB.h                              Include\APCB.h                      AGESA PSP Configuration Block Definition
  APOB.h                              Include\APOB.h                      AGESA PSP Output Block Definition


Path to files:
  \\atlcorpnetfs\Biosonly\simulation\Matisse\BABLMT89282040

XML Path:
  /BIOS/ec/Client/Components/AGESA/ABL-V2/manifest/Custom/BABLMT89282040.xml

Based On:
  MtTrunk

ABL Version String:
  0x89282040

Features and Fixes:
project APCB/
  PLAT-36645 - New behavior for DfPstateModeSelect CBS option and ConfigSocRail message
  PLAT-35437 Daytona S5R platform BMC VGA does not work
  PLAT-36452: [SSP] Make existing APCB V3 LibApcbLocateTypeData service accept V2 InstanceId
project APOB/
  PLAT-36630 CP: Enable S3 replay flow (Part 14)
  PLAT-36240 CP: Enable S3 replay flow (Part 12)
  PLAT-36076 CP: Enable S3 replay flow (Part 10)
project DF/
  PLAT-37141: [SSP] DF changes for SSP-B0
  PLAT-36749 3 xGMI links option from CBS is not functioning
  PLAT-36984 Update DF settings
  PLAT-36856: BIOS should not clear DfCstateDisable.
  PLAT-36141 Implement writeInterDieSmnReg for dxio_fw
  PLAT-36517: Enable S3 for CastlePeak (DF part)
  PLAT-36517: Enable S3 for CastlePeak (DF part)
  PLAT-36517: Enable S3 for CastlePeak (DF part)
  PLAT-35445 SSP TCDX VC/Pool token allocation corrections
  PLAT-36247: Pc6GmiPwrDnEn Bit should not be set by the BIOS
  PLAT-36394 Integrate DXIO FW v36.470
  PLAT-34885: New 3-link route overrides from DF
  PLAT-36375: [MTS] CCMSdpCgHyst updated recommendations
project Lib/
  PLAT-37141: [SSP] DF changes for SSP-B0
  PLAT-34509: [SSP] SP3-MEM Validation Readiness for UECC Retry
  PLAT-36141 Implement writeInterDieSmnReg for dxio_fw
  PLAT-24535 [MT] Add support for x86 based Error handler for PSP errors (part 1)
  PLAT-36635 [SSP] Failure on SMN mapping in AblApcbLocateTypeDataEx should assert
  PLAT-36630 CP: Enable S3 replay flow (Part 14)
  PLAT-36620 SSP: Unmap APCB region if the target APCB type instance is not located
  PLAT-36620 SSP: Unmap APCB region if the target APCB type instance is not located
  Revert "PLAT-36592 [SSP] APCB V3 AblApcbLocateTypeData to unmap SMN on failure return"
  PLAT-36592 [SSP] APCB V3 AblApcbLocateTypeData to unmap SMN on failure return
  PLAT-36517: Enable S3 for CastlePeak (DF part)
  PLAT-36240 CP: Enable S3 replay flow (Part 12)
  PLAT-36076 CP: Enable S3 replay flow (Part 10)
  PLAT-36452: [SSP] Make existing APCB V3 LibApcbLocateTypeData service accept V2 InstanceId
  PLAT-35902 [MTS] Create PcAtBeepLib
  PLAT-35824 [MTS] Create TimerLib
project Memory/
  PLAT-34509: [SSP] SP3-MEM Validation Readiness for UECC Retry
  PLAT-34509: [SSP] SP3-MEM Validation Readiness for UECC Retry
  PLAT-36829: [SSP] Enable bad DIMM detection/isolation
  PLAT-35310: [SSP] SP3 - Address Hash RM, (a.k.a CID) is not configured
  PLAT-35310: [SSP] SP3 - Address Hash RM, (a.k.a CID) is not configured
  PLAT-33950 [SS][SP3r2] Add Memory RRW test in ABL code
  PLAT-36630 CP: Enable S3 replay flow (Part 14)
  PLAT-36545: [SSP] LRDIMM 1of1 1D PMU training failure
  PLAT-36517: Enable S3 for CastlePeak (DF part)
  PLAT-36373 CP: Enable S3 replay flow (Part 13)
  PLAT-36123 CP: Enable S3 replay flow (Part 11)
  PLAT-36240 CP: Enable S3 replay flow (Part 12)
  PLAT-36076 CP: Enable S3 replay flow (Part 10)
  PLAT-36452: [SSP] Make existing APCB V3 LibApcbLocateTypeData service accept V2 InstanceId
  PLAT-36045 [CP] Enable UMC and PHY Power Saving Features by default
project NBIO/
  PLAT-35293 [RomePI 0.0.5.2] ABL Coverity scan reports failures in EarlyVgaSSp.c
  PLAT-36645 - New behavior for DfPstateModeSelect CBS option and ConfigSocRail message
  PLAT-35437 Daytona S5R platform BMC VGA does not work
project Program/
  PLAT-34509: [SSP] SP3-MEM Validation Readiness for UECC Retry
  PLAT-37064 [MTS] Update with 2K and 4K signed files for Matisse
  PLAT-34509: [SSP] SP3-MEM Validation Readiness for UECC Retry
  PLAT-36940 [SSP] ABL build failure with signing option on
  PLAT-36141 Implement writeInterDieSmnReg for dxio_fw
  PLAT-24535 [MT] Add support for x86 based Error handler for PSP errors (part 1)
  PLAT-36630 CP: Enable S3 replay flow (Part 14)
  PLAT-36517: Enable S3 for CastlePeak (DF part)
  PLAT-36517: Enable S3 for CastlePeak (DF part)
  PLAT-36373 CP: Enable S3 replay flow (Part 13)
  PLAT-36123 CP: Enable S3 replay flow (Part 11)
  PLAT-36076 CP: Enable S3 replay flow (Part 10)
  PLAT-36490: [SSP] [Rome] Prepare and Release WABLSSP89122010 for weekly bios
  PLAT-35902 [MTS] Create PcAtBeepLib
  PLAT-35902 [MTS] Create PcAtBeepLib
  PLAT-35824 [MTS] Create TimerLib
  PLAT-36450: [MTS] ABL: Build environment identification for Srv BIOS Test
  PLAT-35313: [SSP] ABL: Build environment identification for Srv BIOS Test
  PLAT-36359 MTS: ABL Release MABLMT89062040
project Tools/
  PLAT-37064 [MTS] Update with 2K and 4K signed files for Matisse
  PLAT-37086: [MTS] Add Matisse Signing capability to PMU APPB Tool

----------------------------------------------------------------------------

ABL Delivery Release Notes

Copyright 2018, Advanced Micro Devices, Inc.

Version: MABLMT89062041 for Matisse

Date:   September 6, 2018

----------------------------------------------------------------------------

Content:
Filename                              AGESA V9 Destination Folder         Description
  AblPostCode.h                       AgesaModulePkg\Firmwares\MTS\       ABL Post Code Definitions
  AgesaBLReleaseNotes.txt             AgesaModulePkg\Firmwares\MTS\       This Release notes file for AM4
  AgesaBootloader_U_prod_MTS.bin      AgesaModulePkg\Firmwares\MTS\       Unified AGESA Bootloader
  APCB.h                              Include\APCB.h                      AGESA PSP Configuration Block Definition
  APOB.h                              Include\APOB.h                      AGESA PSP Output Block Definition


Path to files:
  \\atlcorpnetfs\Biosonly\simulation\Matisse\MABLMT89062041

XML Path:
  /BIOS/ec/Client/Components/AGESA/ABL-V2/manifest/Custom/MABLMT89062040.xml

Based On:
  MtTrunk

ABL Version String:
  0x89062041

Features and Fixes:
APCB :
  None
APOB :
  None
CCX :
  None
DF :
  PLAT-36375: [MTS] CCMSdpCgHyst updated recommendations
Lib :
  None
Memory :
  None
NBIO :
  None
Program :
  None
Tools :
  None

----------------------------------------------------------------------------

ABL Delivery Release Notes

Copyright 2018, Advanced Micro Devices, Inc.

Version: MABLMT89062040 for Matisse

Date:   September 6, 2018

----------------------------------------------------------------------------

Content:
Filename                              AGESA V9 Destination Folder         Description
  AblPostCode.h                       AgesaModulePkg\Firmwares\MTS\       ABL Post Code Definitions
  AgesaBLReleaseNotes.txt             AgesaModulePkg\Firmwares\MTS\       This Release notes file for AM4
  AgesaBootloader_U_prod_MTS.bin      AgesaModulePkg\Firmwares\MTS\       Unified AGESA Bootloader
  APCB.h                              Include\APCB.h                      AGESA PSP Configuration Block Definition
  APOB.h                              Include\APOB.h                      AGESA PSP Output Block Definition


Path to files:
  \\atlcorpnetfs\Biosonly\simulation\Matisse\MABLMT89062040

XML Path:
  /BIOS/ec/Client/Components/AGESA/ABL-V2/manifest/Custom/MABLMT89062040.xml

Based On:
  MtTrunk

ABL Version String:
  0x89062040

Features and Fixes:
APCB : 
  PLAT-31538 Notify MP1 of the xGMI Pstate bitrates
  PLAT-35768 - Create CBS Option to control DfPstateModeSel for 8829 weekly
  PLAT-35870 SSP: Map APCB priority levels to customizable purposes
  PLAT-35102:[SSP] SP3 MEM - MBIST DataEye enablement for RDIMM
  PLAT-35742 [MTS] Create a separated ExternalVoltageControlLib
  PLAT-35706 SSP: Coverity error in mp.c
  PLAT-35632: [SSP] APCB V3 UID hash value realign with released RC
  PLAT-34876: [SSP] Make address/command parity and write crc APCB tokens publicly available
  Revert "PLAT-35632: [SSP] APCB V3 UID hash value realign with released RC"
  PLAT-35632: [SSP] APCB V3 UID hash value realign with released RC
  PLAT-34632: SSP: Create APCB type instances for multiple priorities/boards
  PLAT-33267: [SSP] SP3-MEM DisErrInj
  PLAT-34626: BIOS changes to program MultiDieHystCtl to its PPR suggested init value
  PLAT-35120 SSP: APCB V3 UID generation with proper config
  PLAT-34483: [SSP] ABL console output filter support
  PLAT-34628 SSP: Turn on APCB 3.0
  PLAT-34597 Move xtrig7 workaround to CBS group
  PLAT-34224: [SSP] Switch to APCB V2 operation
  PLAT-34192: [SSP] APCB V3 migration
APOB : 
  None
CCX :
  PLAT-35363: set MSR_C001_0058[BusRange] in ABL
  PLAT-34063 New SVC call in ABL to set the UMC key mode in PSP
  PLAT-34804: Set bank counts in L3::SCFCTP::PMREG_MCAMSTR for non-master threads to highest bank count
  PLAT-32350: CBS option for PPIN opt-in
  PLAT-30637: copy PPIN fuse values to secure boot image
  PLAT-34597 Move xtrig7 workaround to CBS group
  PLAT-34192: [SSP] APCB V3 migration
DF :
  PLAT-36324 Integrate DXIO FW v36.469.1
  PLAT-36257: [MTS] Publish valid NPS info
  PLAT-31538 Norify MP1 of the xGMI Pstate bitrates
  PLAT-35400: [MTS] ABL is not compatible with APCB v3
  PLAT-35770: MBAT Index 8 (MP5) is not set
  PLAT-35341 Observe incorrect value of CCM HwAssertMsk25
  PLAT-33386 [SSP] CC6 area encryption
  PLAT-36039 [SSP][ABL] Add detection to switch xGMI speed
  PLAT-35976 [SSP] Integrate DXIO FW v36.465
  PLAT-35862: Program Master threads in "Thread 0s First" order
  PLAT-35876: SSP]  Update Memory and Feature and ad just the ABL execution before MemClear
  PLAT-35378 Temporarily clear Xc1GmiPwrDnEn
  PLAT-35698 [SSP] integrate DXIO FW v36.463
  PLAT-25764: MBAT re-init for UMC Low-Power Mode
  PLAT-35304: [SSP[Rome] -Need to move MemClr after MBIST execution.
  PLAT-35698 [SSP] Integrate DXIO FW v36.463
  PLAT-35591: [SSP] Sync flood prop dis causes CsCfgA0 corruption
  PLAT-34063 New SVC call in ABL to set the UMC key mode in PSP
  PLAT-33734: DeadCode w/ 4 way interleaving on UMC's 2,3,4,5
  PLAT-34804: Set bank counts in L3::SCFCTP::PMREG_MCAMSTR for non-master threads to highest bank count
  PLAT-35397 Integrate DXIO FW v36.443.1
  PLAT-33440: CastlePeak IOMS0 ABL instructions check in and comment out the change. Waiting for PLAT-34376 to be completed.
  PLAT-34287 New SPF method 2 initialization requirements
  PLAT-34626: BIOS changes to program MultiDieHystCtl to its PPR suggested init value
  PLAT-34308 BIOS should fix DF register programming mismatches SSP::PPR
  PLAT-35615: FW Workaround for IOHC issue
  PLAT-34525: TcdxRspNdFreePoolCfg0 -> 0x0c0c0707 - for plat34442
  PLAT-34754: [SSP][ABL]update dxioif.c to ensure 100MHz REFCLK is selected for xGMI
  PLAT-34497: Adjust MDOM programming so that the highest-numbered logical core has the most MCA banks
  PLAT-33598: Memory Interleaving Options
  PLAT-33042 BIOS workaround for MCOMMIT handshake
  PLAT-34149 [SSP] Integrate DXIO v36.443
  PLAT-33813 SSP DF register programming updates
  PLAT-34192: [SSP] APCB V3 migration
  PLAT-34214: Cc6SaveAddrAndMask and Cc6SaveAddrOrMask set incorrectly on WEX8718N
Lib : 
  PLAT-36232: [MTS ABL] GetSocLogicalId doesnt return correct value
  PLAT-35200 MTS: Initial Matisse ABL
  PLAT-35400: [MTS] ABL is not compatible with APCB v3
  PLAT-35900: [SSP] ABL: Nested ASSERT in error report stop
  PLAT-35921: [SSP] Free more space to ABL PMU training module for future development
  PLAT-35742 [MTS] Create a separated ExternalVoltageControlLib
  PLAT-34876: [SSP] Make address/command parity and write crc APCB tokens publicly available
  PLAT-35363: set MSR_C001_0058[BusRange] in ABL
  PLAT-33242: [SSP] SP3 [MEM] Channel Disable cause system stop booting
  PLAT-33267: [SSP] SP3-MEM DisErrInj
  PLAT-35420: [Rome ABL] Coverity defects in ApcbBackEndF17Ssp.c and so on
  PLAT-35183 SSP: Coverity error in creating DdrPhyReplayBuffPhaseOffset of APOB
  PLAT-34626: BIOS changes to program MultiDieHystCtl to its PPR suggested init value
  PLAT-35061: [Rome ABL] Coverity scan reports the defects of ABL codes - APOB.c
  PLAT-34483: [SSP] ABL console output filter support
  PLAT-34628 SSP: Turn on APCB 3.0
  PLAT-34371 SSP: SMN mapping for APCB does not work properly on the slave die
  PLAT-34340 Update default value for F3x284
  PLAT-33784: [RomePI 0.0.5.1] ABL debug messaging redirect to serial console is enabled in external BIOS
  PLAT-34224: [SSP] Switch to APCB V2 operation
  PLAT-34192: [SSP] APCB V3 migration
Memory :
  PLAT-35200 MTS: Initial Matisse ABL
  PLAT-36178: [SSP] Change RcdParity & DRAM Address Command Parity Retry to default Disabled
  PLAT-36092: Set TrdrdScDlr As Per Workaround of DEUMCRTL-3187
  PLAT-36179: [SSP] LRDIMM recipe
  PLAT-36050: Dynamic Idle Cycle init values recommendation
  PLAT-36030: [SSP] ABL: DDR Post Package Repair log can't be read
  PLAT-35921: [SSP] Free more space to ABL PMU training module for future development
  PLAT-35102:[SSP] SP3 MEM - MBIST DataEye enablement for RDIMM
  PLAT-35876: [SSP] Update Memory and Feature and ad just the ABL execution before MemClear
  PLAT-35304: [SSP[Rome] -Need to move MemClr after MBIST execution.
  PLAT-35725 CP: Enable PMU FW messages at level 3
  PLAT-35710 CP: Enable Address hash CS by default with CS interleaving
  PLAT-35679: [Rome ABL] Coverity defects - mm.c and so on
  PLAT-34876: [SSP] Make address/command parity and write crc APCB tokens publicly available
  PLAT-35660 CP: Incorrect offset/size of MOP array programming
  PLAT-35044: [SSP] SP3 [MEM] - TrcPage calculation for DDR4 should be updated
  PLAT-35388: [SSP] Update SSP SP3 DDR4 PMU PhyVref & DIMM VrefDq - attempt 2
  PLAT-33242: [SSP] SP3 [MEM] Channel Disable cause system stop booting
  PLAT-34950: UMC UC ECC Errors w/ DirectMappedPgt = 0 and ArbBypassEn =1 and EpaEn = 1
  PLAT-33267: [SSP] SP3-MEM DisErrInj
  PLAT-35420: [Rome ABL] Coverity defects in ApcbBackEndF17Ssp.c and so on
  PLAT-32999: DDR pin to bump mapping needs to be updated for address/command signals
  PLAT-35377 CP: MOP array programming for UDIMM
  PLAT-35337 CP: Disable unused UMC channels
  PLAT-35314: [Rome ABL] Coverity defects - Mmumc.c, Mmumcp1ssp.c and Mpmaxfreq.c
  PLAT-35313 CP: Update PMU FW 703
  PLAT-35184 CP: Update UDIMM CadBus/DataBus/ODT tables
  PLAT-34386 [CP] Address Hash options does not take effect
  PLAT-35169 CP: Incorrect x16 DIMM support in PMU SRAM message
  PLAT-35168 CP: Geardown mode and 2T mode are not correctly programmed
  PLAT-35061: [Rome ABL] Coverity scan reports the defects of ABL codes - APOB.c
  PLAT-34945: [SSP] Update SSP SP3 DDR4 PMU PhyVref & DIMM VrefDq
  PLAT-34850 CP: Enable PHY Power saving features
  PLAT-34882: Update ABL to support max DDR speeds
  PLAT-34722: EccBitInterleaving set to 1 when x4 symbol size enabled
  PLAT-34651: Requesting to implement SRSM offsets in the BIOS
  PLAT-34114: Update AeCtrl2 per Initial Performance
  PLAT-34266: [SSP] Disable memory PMU training console output to reduce POST time on ABL phase
  PLAT-34264: [SSP] SMBIOS lack of DRAM related data, TYPE 16/17/19/20
  PLAT-34192: [SSP] APCB V3 migration
NBIO :
  PLAT-35768 - Create CBS Option to control DfPstateModeSel for 8829 weekly
  PLAT-35767 (Updated) - Set SocConfigRail.DfPstateModeSel = 1 for 8829 weekly
  PLAT-35767 - Set SocConfigRail.DfPstateModeSel = 2 for 8829 weekly
  PLAT-35635 - Disable SMU DF P-state table workaround (SocConfigRail.DfPstateModelSel = 0
  PLAT-34514 Changes in ConfigSocRail to cap FCLK at 1067MHz
  PLAT-34192: [SSP] APCB V3 migration
Program :
  PLAT-36350 [MTS] Correct ABL version information and release note for MTS
  PLAT-31538 Notify MP1 of the xGMI Pstate bitrates
  PLAT-36242: [SSP] Build issue related to asm predefine
  PLAT-36243: [SSP] [Matisse] Build issue related to asm predefine
  PLAT-36133: [SSP] WA for PLAT-36132 for PLAT-36118
  PLAT-36161: [SSP][Matisse] Update PSP Firmware header format to include 'FwType and FwSubtype'.
  PLAT-36161: [SSP] Update PSP Firmware header format to include 'FwType and FwSubtype'.
  PLAT-36177: [SSP] ABL: Build pre-process PATH environment setup side effect
  PLAT-35400: [MTS] ABL is not compatible with APCB v3
  Revert "PLAT-36133: [SSP] WA for PLAT-36132 for PLAT-36118"
  PLAT-36133: [SSP] WA for PLAT-36132 for PLAT-36118
  PLAT-35998: [SSP] ABL: Load APCB alternatively from RO copy
  PLAT-35876: SSP]  Update Memory and Feature and ad just the ABL execution before MemClear
  PLAT-35304: [SSP[Rome] -Need to move MemClr after MBIST execution.
  PLAT-35742 [MTS] Create a separated ExternalVoltageControlLib
  Prepare and release RABLSSP88232010 for RomePI_SP3_0060
  PLAT-34063 New SVC call in ABL to set the UMC key mode in PSP
  PLAT-32443: [SSP] ABL: APCB V3 token UID conflict check on Git
  PLAT-33242: [SSP] SP3 [MEM] Channel Disable cause system stop booting
  PLAT-34846: Check in ABL postcode file to AGESA firmware folder
  PLAT-35147 Typo in build file
  PLAT-34935: [SSP] [Rome] Prepare and Release WABLSSP88062010 for weekly bios
  PLAT-34483: [SSP] ABL console output filter support
  PLAT-34629 SSP: ABL Release EABLSSP87302010
  PLAT-34404: [MCM][SSP] Prepare and Release WABLSSP87252011 for weekly BIOS
  PLAT-34367: ABLv2 makefile update for build issue
  PLAT-34322: [SSP][MCM] Prepare and Release WABLSSP87252010 for weekly bios
  PLAT-34192: [SSP] APCB V3 migration
Tools :
  PLAT-36161: [SSP] Update PSP Firmware header format to include 'FwType and FwSubtype'.
  PLAT-35400: [MTS] ABL is not compatible with APCB v3
  PLAT-35304: [SSP[Rome] -Need to move MemClr after MBIST execution.
  Revert "Revert "PLAT-35632: [SSP] APCB V3 UID hash value realign with released RC""
  Revert "PLAT-35632: [SSP] APCB V3 UID hash value realign with released RC"
  PLAT-35632: [SSP] APCB V3 UID hash value realign with released RC
  PLAT-35628: Update ApcbV3Uid tool to fix known git check issue
  Change conflict log location to batch working path, fix some routine issue when run by cmd
  PLAT-32443: [SSP] ABL: APCB V3 token UID conflict check on Git
  Update icon of ApcbV3Uid tool to AmdLogo
  Fix root path incorrect issue when running in ApcbV3Uid folder
  PLAT-35120 SSP: APCB V3 UID generation with proper config
  Add bash into path; Fix root path incorrect issue
  Add ApcbV3Uid tool

----------------------------------------------------------------------------

ABL Delivery Release Notes

Copyright 2018, Advanced Micro Devices, Inc.

Version: MABLMT87192040 for Matisse

Date:   July 19, 2018

----------------------------------------------------------------------------

Content:
Filename                              AGESA V9 Destination Folder         Description
  AblPostCode.h                       AgesaModulePkg\Firmwares\MTS\       ABL Post Code Definitions
  AgesaBLReleaseNotes.txt             AgesaModulePkg\Firmwares\MTS\       This Release notes file for AM4
  AgesaBootloader_U_prod_MTS.bin      AgesaModulePkg\Firmwares\MTS\       Unified AGESA Bootloader
  APCB.h                              Include\APCB.h                      AGESA PSP Configuration Block Definition
  APOB.h                              Include\APOB.h                      AGESA PSP Output Block Definition


Path to files:
  \\atlcorpnetfs\Biosonly\simulation\Matisse\MABLMT87192040

XML Path:
  /BIOS/ec/Client/Components/AGESA/ABL-V2/manifest/Custom/MtE005.xml

Based On:
  SspE005

ABL Version String:
  0x87182040

Features and Fixes:
  Disable streamed messages at port 0x80

----------------------------------------------------------------------------

ABL Delivery Release Notes

Copyright 2018, Advanced Micro Devices, Inc.

Version: MABLMT87182040 for Matisse

Date:   July 18, 2018

----------------------------------------------------------------------------

Content:
Filename                              AGESA V9 Destination Folder         Description
  AblPostCode.h                       AgesaModulePkg\Firmwares\MTS\       ABL Post Code Definitions
  AgesaBLReleaseNotes.txt             AgesaModulePkg\Firmwares\MTS\       This Release notes file for AM4
  AgesaBootloader_U_prod_MTS.bin      AgesaModulePkg\Firmwares\MTS\       Unified AGESA Bootloader
  APCB.h                              Include\APCB.h                      AGESA PSP Configuration Block Definition
  APOB.h                              Include\APOB.h                      AGESA PSP Output Block Definition


Path to files:
  \\atlcorpnetfs\Biosonly\simulation\Matisse\MABLMT87182040

XML Path:
  /BIOS/ec/Client/Components/AGESA/ABL-V2/manifest/Custom/MtE005.xml

Based On:
  SspE005

ABL Version String:
  0x87182040

Features and Fixes:
  Incorrect CsPortMask programming

----------------------------------------------------------------------------

ABL Delivery Release Notes

Copyright 2018, Advanced Micro Devices, Inc.

Version: MABLMT87122040 for Matisse

Date:   July 12, 2018

----------------------------------------------------------------------------

Content:
Filename                              AGESA V9 Destination Folder         Description
  AblPostCode.h                       AgesaModulePkg\Firmwares\MTS\       ABL Post Code Definitions
  AgesaBLReleaseNotes.txt             AgesaModulePkg\Firmwares\MTS\       This Release notes file for AM4
  AgesaBootloader_U_prod_MTS.bin      AgesaModulePkg\Firmwares\MTS\       Unified AGESA Bootloader
  APCB.h                              Include\APCB.h                      AGESA PSP Configuration Block Definition
  APOB.h                              Include\APOB.h                      AGESA PSP Output Block Definition


Path to files:
  \\atlcorpnetfs\Biosonly\simulation\Matisse\MABLMT87122040

XML Path:
  /BIOS/ec/Client/Components/AGESA/ABL-V2/manifest/Custom/MtE005.xml

Based On:
  SspE005

ABL Version String:
  0x87122040

Features and Fixes:
  Set F6x1FC[20] = 1 to unconditionally mask HWA52

----------------------------------------------------------------------------

ABL Delivery Release Notes

Copyright 2018, Advanced Micro Devices, Inc.

Version: MABLMT87112040 for Matisse

Date:   July 11, 2018

----------------------------------------------------------------------------

Content:
Filename                              AGESA V9 Destination Folder         Description
  AblPostCode.h                       AgesaModulePkg\Firmwares\MTS\       ABL Post Code Definitions
  AgesaBLReleaseNotes.txt             AgesaModulePkg\Firmwares\MTS\       This Release notes file for AM4
  AgesaBootloader_U_prod_MTS.bin      AgesaModulePkg\Firmwares\MTS\       Unified AGESA Bootloader
  APCB.h                              Include\APCB.h                      AGESA PSP Configuration Block Definition
  APOB.h                              Include\APOB.h                      AGESA PSP Output Block Definition


Path to files:
  \\atlcorpnetfs\Biosonly\simulation\Matisse\MABLMT87112040

XML Path:
  /BIOS/ec/Client/Components/AGESA/ABL-V2/manifest/Custom/MtE005.xml

Based On:
  SspE005

ABL Version String:
  0x87112040

Features and Fixes:
  Set F6x1FC[20] = 1 to mask HWA52

----------------------------------------------------------------------------

ABL Delivery Release Notes

Copyright 2018, Advanced Micro Devices, Inc.

Version: MABLMT87092040 for Matisse

Date:   July 9, 2018

----------------------------------------------------------------------------

Content:
Filename                              AGESA V9 Destination Folder         Description
  AblPostCode.h                       AgesaModulePkg\Firmwares\MTS\       ABL Post Code Definitions
  AgesaBLReleaseNotes.txt             AgesaModulePkg\Firmwares\MTS\       This Release notes file for AM4
  AgesaBootloader_U_prod_MTS.bin      AgesaModulePkg\Firmwares\MTS\       Unified AGESA Bootloader
  APCB.h                              Include\APCB.h                      AGESA PSP Configuration Block Definition
  APOB.h                              Include\APOB.h                      AGESA PSP Output Block Definition


Path to files:
  \\atlcorpnetfs\Biosonly\simulation\Starship\MABLMT87092040

XML Path:
  /BIOS/ec/Client/Components/AGESA/ABL-V2/manifest/Custom/SspE005.xml

Based On:
  SspE005

ABL Version String:
  0x87092040

Features and Fixes:
  Set LclClusterEn to 1 per upcoming PPR

----------------------------------------------------------------------------

ABL Delivery Release Notes

Copyright 2018, Advanced Micro Devices, Inc.

Version: MABLMT86252040 for Matisse

Date:   June 25, 2018

----------------------------------------------------------------------------

Content:
Filename                              AGESA V9 Destination Folder         Description
  AblPostCode.h                       AgesaModulePkg\Firmwares\MTS\       ABL Post Code Definitions
  AgesaBLReleaseNotes.txt             AgesaModulePkg\Firmwares\MTS\       This Release notes file for AM4
  AgesaBootloader_U_prod_MTS.bin      AgesaModulePkg\Firmwares\MTS\       Unified AGESA Bootloader
  APCB.h                              Include\APCB.h                      AGESA PSP Configuration Block Definition
  APOB.h                              Include\APOB.h                      AGESA PSP Output Block Definition


Path to files:
  \\atlcorpnetfs\Biosonly\simulation\Starship\MABLMT86252040

XML Path:
  /BIOS/ec/Client/Components/AGESA/ABL-V2/manifest/Custom/SspE005.xml

Based On:
  SspE005

ABL Version String:
  0x86252040

Features and Fixes:
  Fix MR0 extra write issue

----------------------------------------------------------------------------

ABL Delivery Release Notes

Copyright 2018, Advanced Micro Devices, Inc.

Version: MABLMT86222040 for Matisse

Date:   June 22, 2018

----------------------------------------------------------------------------

Content:
Filename                              AGESA V9 Destination Folder         Description
  AblPostCode.h                       AgesaModulePkg\Firmwares\MTS\       ABL Post Code Definitions
  AgesaBLReleaseNotes.txt             AgesaModulePkg\Firmwares\MTS\       This Release notes file for AM4
  AgesaBootloader_U_prod_MTS.bin      AgesaModulePkg\Firmwares\MTS\       Unified AGESA Bootloader
  APCB.h                              Include\APCB.h                      AGESA PSP Configuration Block Definition
  APOB.h                              Include\APOB.h                      AGESA PSP Output Block Definition


Path to files:
  \\atlcorpnetfs\Biosonly\simulation\Starship\MABLMT86222040

XML Path:
  /BIOS/ec/Client/Components/AGESA/ABL-V2/manifest/Custom/SspE005.xml

Based On:
  SspE005

ABL Version String:
  0x86222040

Features and Fixes:
  Fix an issue with down CCD parts.
  Disable probes as there is no SPF on MTS

----------------------------------------------------------------------------

ABL Delivery Release Notes

Copyright 2018, Advanced Micro Devices, Inc.

Version: RABLMT86182011 for Matisse

Date:   June 18, 2018

----------------------------------------------------------------------------

Content:
Filename                              AGESA V9 Destination Folder         Description
  AblPostCode.h                       AgesaModulePkg\Firmwares\SSP\    ABL Post Code Definitions
  AgesaBLReleaseNotes_MCM.txt         AgesaModulePkg\Firmwares\SSP\    This Release notes file for AM4
  AgesaBootloader_U_prod_Mcm_SSP.bin  AgesaModulePkg\Firmwares\SSP\    Unified AGESA Bootloader
  APCB.h                              Include\APCB.h                      AGESA PSP Configuration Block Definition
  APOB.h                              Include\APOB.h                      AGESA PSP Output Block Definition


Path to files:
  \\atlcorpnetfs\Biosonly\simulation\Starship\RABLMT86182011

XML Path:
  /BIOS/ec/Client/Components/AGESA/ABL-V2/manifest/Custom/SspE005.xml

Based On:
  SspE005

ABL Version String:
  0x86182011

Features and Fixes:
  Sync with DF fix

----------------------------------------------------------------------------

ABL Delivery Release Notes

Copyright 2018, Advanced Micro Devices, Inc.

Version: RABLMT86182010 for Matisse

Date:   June 18, 2018

----------------------------------------------------------------------------

Content:
Filename                              AGESA V9 Destination Folder         Description
  AblPostCode.h                       AgesaModulePkg\Firmwares\SSP\    ABL Post Code Definitions
  AgesaBLReleaseNotes_MCM.txt         AgesaModulePkg\Firmwares\SSP\    This Release notes file for AM4
  AgesaBootloader_U_prod_Mcm_SSP.bin  AgesaModulePkg\Firmwares\SSP\    Unified AGESA Bootloader
  APCB.h                              Include\APCB.h                      AGESA PSP Configuration Block Definition
  APOB.h                              Include\APOB.h                      AGESA PSP Output Block Definition


Path to files:
  \\atlcorpnetfs\Biosonly\simulation\Starship\RABLMT86182010

XML Path:
  /BIOS/ec/Client/Components/AGESA/ABL-V2/manifest/Custom/SspE005.xml

Based On:
  SspE005

ABL Version String:
  0x86182010

Features and Fixes:
  Add fix for tcl, tcwl and df pstate fixes
  Fix accessing unused UMC

----------------------------------------------------------------------------

ABL Delivery Release Notes

Copyright 2018, Advanced Micro Devices, Inc.

Version: RABLMT86092010 for Matisse

Date:   June 6, 2018

----------------------------------------------------------------------------

Content:
Filename                              AGESA V9 Destination Folder         Description
  AblPostCode.h                       AgesaModulePkg\Firmwares\SSP\    ABL Post Code Definitions
  AgesaBLReleaseNotes_MCM.txt         AgesaModulePkg\Firmwares\SSP\    This Release notes file for AM4
  AgesaBootloader_U_prod_Mcm_SSP.bin  AgesaModulePkg\Firmwares\SSP\    Unified AGESA Bootloader
  APCB.h                              Include\APCB.h                      AGESA PSP Configuration Block Definition
  APOB.h                              Include\APOB.h                      AGESA PSP Output Block Definition


Path to files:
  \\atlcorpnetfs\Biosonly\simulation\Starship\RABLMT86092010

XML Path:
  /BIOS/ec/Client/Components/AGESA/ABL-V2/manifest/Custom/SspE005.xml

Based On:
  SspE005

ABL Version String:
  0x86092010

Features and Fixes:
  Add fix for accessing unsupported umcs

----------------------------------------------------------------------------

ABL Delivery Release Notes

Copyright 2018, Advanced Micro Devices, Inc.

Version: RABLMT85312010 for Matisse

Date:   May 31, 2018

----------------------------------------------------------------------------

Content:
Filename                              AGESA V9 Destination Folder         Description
  AblPostCode.h                       AgesaModulePkg\Firmwares\SSP\    ABL Post Code Definitions
  AgesaBLReleaseNotes_MCM.txt         AgesaModulePkg\Firmwares\SSP\    This Release notes file for AM4
  AgesaBootloader_U_prod_Mcm_SSP.bin  AgesaModulePkg\Firmwares\SSP\    Unified AGESA Bootloader
  APCB.h                              Include\APCB.h                      AGESA PSP Configuration Block Definition
  APOB.h                              Include\APOB.h                      AGESA PSP Output Block Definition


Path to files:
  \\atlcorpnetfs\Biosonly\simulation\Starship\RABLMT85312010

XML Path:
  /BIOS/ec/Client/Components/AGESA/ABL-V2/manifest/Custom/SspE005.xml

Based On:
  SspE005

ABL Version String:
  0x85312010

Features and Fixes:
  Add initial DF and Memory MT support
