
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//pre-grohtml_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401800 <.init>:
  401800:	stp	x29, x30, [sp, #-16]!
  401804:	mov	x29, sp
  401808:	bl	401fa8 <feof@plt+0x308>
  40180c:	ldp	x29, x30, [sp], #16
  401810:	ret

Disassembly of section .plt:

0000000000401820 <_Znam@plt-0x20>:
  401820:	stp	x16, x30, [sp, #-16]!
  401824:	adrp	x16, 421000 <_ZdlPvm@@Base+0x15294>
  401828:	ldr	x17, [x16, #4088]
  40182c:	add	x16, x16, #0xff8
  401830:	br	x17
  401834:	nop
  401838:	nop
  40183c:	nop

0000000000401840 <_Znam@plt>:
  401840:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401844:	ldr	x17, [x16]
  401848:	add	x16, x16, #0x0
  40184c:	br	x17

0000000000401850 <fputs@plt>:
  401850:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401854:	ldr	x17, [x16, #8]
  401858:	add	x16, x16, #0x8
  40185c:	br	x17

0000000000401860 <memcpy@plt>:
  401860:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401864:	ldr	x17, [x16, #16]
  401868:	add	x16, x16, #0x10
  40186c:	br	x17

0000000000401870 <fread@plt>:
  401870:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401874:	ldr	x17, [x16, #24]
  401878:	add	x16, x16, #0x18
  40187c:	br	x17

0000000000401880 <execvp@plt>:
  401880:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401884:	ldr	x17, [x16, #32]
  401888:	add	x16, x16, #0x20
  40188c:	br	x17

0000000000401890 <ungetc@plt>:
  401890:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401894:	ldr	x17, [x16, #40]
  401898:	add	x16, x16, #0x28
  40189c:	br	x17

00000000004018a0 <pipe@plt>:
  4018a0:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  4018a4:	ldr	x17, [x16, #48]
  4018a8:	add	x16, x16, #0x30
  4018ac:	br	x17

00000000004018b0 <dup2@plt>:
  4018b0:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  4018b4:	ldr	x17, [x16, #56]
  4018b8:	add	x16, x16, #0x38
  4018bc:	br	x17

00000000004018c0 <_ZSt9terminatev@plt>:
  4018c0:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  4018c4:	ldr	x17, [x16, #64]
  4018c8:	add	x16, x16, #0x40
  4018cc:	br	x17

00000000004018d0 <strlen@plt>:
  4018d0:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  4018d4:	ldr	x17, [x16, #72]
  4018d8:	add	x16, x16, #0x48
  4018dc:	br	x17

00000000004018e0 <fprintf@plt>:
  4018e0:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  4018e4:	ldr	x17, [x16, #80]
  4018e8:	add	x16, x16, #0x50
  4018ec:	br	x17

00000000004018f0 <__cxa_begin_catch@plt>:
  4018f0:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  4018f4:	ldr	x17, [x16, #88]
  4018f8:	add	x16, x16, #0x58
  4018fc:	br	x17

0000000000401900 <putc@plt>:
  401900:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401904:	ldr	x17, [x16, #96]
  401908:	add	x16, x16, #0x60
  40190c:	br	x17

0000000000401910 <open@plt>:
  401910:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401914:	ldr	x17, [x16, #104]
  401918:	add	x16, x16, #0x68
  40191c:	br	x17

0000000000401920 <fclose@plt>:
  401920:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401924:	ldr	x17, [x16, #112]
  401928:	add	x16, x16, #0x70
  40192c:	br	x17

0000000000401930 <isspace@plt>:
  401930:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401934:	ldr	x17, [x16, #120]
  401938:	add	x16, x16, #0x78
  40193c:	br	x17

0000000000401940 <memcmp@plt>:
  401940:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401944:	ldr	x17, [x16, #128]
  401948:	add	x16, x16, #0x80
  40194c:	br	x17

0000000000401950 <strtol@plt>:
  401950:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401954:	ldr	x17, [x16, #136]
  401958:	add	x16, x16, #0x88
  40195c:	br	x17

0000000000401960 <free@plt>:
  401960:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401964:	ldr	x17, [x16, #144]
  401968:	add	x16, x16, #0x90
  40196c:	br	x17

0000000000401970 <memset@plt>:
  401970:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401974:	ldr	x17, [x16, #152]
  401978:	add	x16, x16, #0x98
  40197c:	br	x17

0000000000401980 <strchr@plt>:
  401980:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401984:	ldr	x17, [x16, #160]
  401988:	add	x16, x16, #0xa0
  40198c:	br	x17

0000000000401990 <realloc@plt>:
  401990:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401994:	ldr	x17, [x16, #168]
  401998:	add	x16, x16, #0xa8
  40199c:	br	x17

00000000004019a0 <wait@plt>:
  4019a0:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  4019a4:	ldr	x17, [x16, #176]
  4019a8:	add	x16, x16, #0xb0
  4019ac:	br	x17

00000000004019b0 <_exit@plt>:
  4019b0:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  4019b4:	ldr	x17, [x16, #184]
  4019b8:	add	x16, x16, #0xb8
  4019bc:	br	x17

00000000004019c0 <read@plt>:
  4019c0:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  4019c4:	ldr	x17, [x16, #192]
  4019c8:	add	x16, x16, #0xc0
  4019cc:	br	x17

00000000004019d0 <strerror@plt>:
  4019d0:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  4019d4:	ldr	x17, [x16, #200]
  4019d8:	add	x16, x16, #0xc8
  4019dc:	br	x17

00000000004019e0 <strcpy@plt>:
  4019e0:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  4019e4:	ldr	x17, [x16, #208]
  4019e8:	add	x16, x16, #0xd0
  4019ec:	br	x17

00000000004019f0 <strtok@plt>:
  4019f0:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  4019f4:	ldr	x17, [x16, #216]
  4019f8:	add	x16, x16, #0xd8
  4019fc:	br	x17

0000000000401a00 <sprintf@plt>:
  401a00:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401a04:	ldr	x17, [x16, #224]
  401a08:	add	x16, x16, #0xe0
  401a0c:	br	x17

0000000000401a10 <creat@plt>:
  401a10:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401a14:	ldr	x17, [x16, #232]
  401a18:	add	x16, x16, #0xe8
  401a1c:	br	x17

0000000000401a20 <unlink@plt>:
  401a20:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401a24:	ldr	x17, [x16, #240]
  401a28:	add	x16, x16, #0xf0
  401a2c:	br	x17

0000000000401a30 <putchar@plt>:
  401a30:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401a34:	ldr	x17, [x16, #248]
  401a38:	add	x16, x16, #0xf8
  401a3c:	br	x17

0000000000401a40 <__libc_start_main@plt>:
  401a40:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401a44:	ldr	x17, [x16, #256]
  401a48:	add	x16, x16, #0x100
  401a4c:	br	x17

0000000000401a50 <memchr@plt>:
  401a50:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401a54:	ldr	x17, [x16, #264]
  401a58:	add	x16, x16, #0x108
  401a5c:	br	x17

0000000000401a60 <mkstemp@plt>:
  401a60:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401a64:	ldr	x17, [x16, #272]
  401a68:	add	x16, x16, #0x110
  401a6c:	br	x17

0000000000401a70 <getpid@plt>:
  401a70:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401a74:	ldr	x17, [x16, #280]
  401a78:	add	x16, x16, #0x118
  401a7c:	br	x17

0000000000401a80 <getc@plt>:
  401a80:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401a84:	ldr	x17, [x16, #288]
  401a88:	add	x16, x16, #0x120
  401a8c:	br	x17

0000000000401a90 <strncmp@plt>:
  401a90:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401a94:	ldr	x17, [x16, #296]
  401a98:	add	x16, x16, #0x128
  401a9c:	br	x17

0000000000401aa0 <fputc@plt>:
  401aa0:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401aa4:	ldr	x17, [x16, #304]
  401aa8:	add	x16, x16, #0x130
  401aac:	br	x17

0000000000401ab0 <fgets_unlocked@plt>:
  401ab0:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401ab4:	ldr	x17, [x16, #312]
  401ab8:	add	x16, x16, #0x138
  401abc:	br	x17

0000000000401ac0 <__ctype_b_loc@plt>:
  401ac0:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401ac4:	ldr	x17, [x16, #320]
  401ac8:	add	x16, x16, #0x140
  401acc:	br	x17

0000000000401ad0 <__isoc99_sscanf@plt>:
  401ad0:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401ad4:	ldr	x17, [x16, #328]
  401ad8:	add	x16, x16, #0x148
  401adc:	br	x17

0000000000401ae0 <__cxa_atexit@plt>:
  401ae0:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401ae4:	ldr	x17, [x16, #336]
  401ae8:	add	x16, x16, #0x150
  401aec:	br	x17

0000000000401af0 <fflush@plt>:
  401af0:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401af4:	ldr	x17, [x16, #344]
  401af8:	add	x16, x16, #0x158
  401afc:	br	x17

0000000000401b00 <pathconf@plt>:
  401b00:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401b04:	ldr	x17, [x16, #352]
  401b08:	add	x16, x16, #0x160
  401b0c:	br	x17

0000000000401b10 <_ZdaPv@plt>:
  401b10:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401b14:	ldr	x17, [x16, #360]
  401b18:	add	x16, x16, #0x168
  401b1c:	br	x17

0000000000401b20 <__errno_location@plt>:
  401b20:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401b24:	ldr	x17, [x16, #368]
  401b28:	add	x16, x16, #0x170
  401b2c:	br	x17

0000000000401b30 <dup@plt>:
  401b30:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401b34:	ldr	x17, [x16, #376]
  401b38:	add	x16, x16, #0x178
  401b3c:	br	x17

0000000000401b40 <mkdir@plt>:
  401b40:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401b44:	ldr	x17, [x16, #384]
  401b48:	add	x16, x16, #0x180
  401b4c:	br	x17

0000000000401b50 <vsnprintf@plt>:
  401b50:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401b54:	ldr	x17, [x16, #392]
  401b58:	add	x16, x16, #0x188
  401b5c:	br	x17

0000000000401b60 <fork@plt>:
  401b60:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401b64:	ldr	x17, [x16, #400]
  401b68:	add	x16, x16, #0x190
  401b6c:	br	x17

0000000000401b70 <system@plt>:
  401b70:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401b74:	ldr	x17, [x16, #408]
  401b78:	add	x16, x16, #0x198
  401b7c:	br	x17

0000000000401b80 <wcwidth@plt>:
  401b80:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401b84:	ldr	x17, [x16, #416]
  401b88:	add	x16, x16, #0x1a0
  401b8c:	br	x17

0000000000401b90 <fopen@plt>:
  401b90:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401b94:	ldr	x17, [x16, #424]
  401b98:	add	x16, x16, #0x1a8
  401b9c:	br	x17

0000000000401ba0 <close@plt>:
  401ba0:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401ba4:	ldr	x17, [x16, #432]
  401ba8:	add	x16, x16, #0x1b0
  401bac:	br	x17

0000000000401bb0 <strcmp@plt>:
  401bb0:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401bb4:	ldr	x17, [x16, #440]
  401bb8:	add	x16, x16, #0x1b8
  401bbc:	br	x17

0000000000401bc0 <write@plt>:
  401bc0:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401bc4:	ldr	x17, [x16, #448]
  401bc8:	add	x16, x16, #0x1c0
  401bcc:	br	x17

0000000000401bd0 <malloc@plt>:
  401bd0:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401bd4:	ldr	x17, [x16, #456]
  401bd8:	add	x16, x16, #0x1c8
  401bdc:	br	x17

0000000000401be0 <abort@plt>:
  401be0:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401be4:	ldr	x17, [x16, #464]
  401be8:	add	x16, x16, #0x1d0
  401bec:	br	x17

0000000000401bf0 <getenv@plt>:
  401bf0:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401bf4:	ldr	x17, [x16, #472]
  401bf8:	add	x16, x16, #0x1d8
  401bfc:	br	x17

0000000000401c00 <strcasecmp@plt>:
  401c00:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401c04:	ldr	x17, [x16, #480]
  401c08:	add	x16, x16, #0x1e0
  401c0c:	br	x17

0000000000401c10 <__gxx_personality_v0@plt>:
  401c10:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401c14:	ldr	x17, [x16, #488]
  401c18:	add	x16, x16, #0x1e8
  401c1c:	br	x17

0000000000401c20 <tan@plt>:
  401c20:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401c24:	ldr	x17, [x16, #496]
  401c28:	add	x16, x16, #0x1f0
  401c2c:	br	x17

0000000000401c30 <exit@plt>:
  401c30:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401c34:	ldr	x17, [x16, #504]
  401c38:	add	x16, x16, #0x1f8
  401c3c:	br	x17

0000000000401c40 <fwrite@plt>:
  401c40:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401c44:	ldr	x17, [x16, #512]
  401c48:	add	x16, x16, #0x200
  401c4c:	br	x17

0000000000401c50 <_Unwind_Resume@plt>:
  401c50:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401c54:	ldr	x17, [x16, #520]
  401c58:	add	x16, x16, #0x208
  401c5c:	br	x17

0000000000401c60 <fdopen@plt>:
  401c60:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401c64:	ldr	x17, [x16, #528]
  401c68:	add	x16, x16, #0x210
  401c6c:	br	x17

0000000000401c70 <__gmon_start__@plt>:
  401c70:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401c74:	ldr	x17, [x16, #536]
  401c78:	add	x16, x16, #0x218
  401c7c:	br	x17

0000000000401c80 <strcat@plt>:
  401c80:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401c84:	ldr	x17, [x16, #544]
  401c88:	add	x16, x16, #0x220
  401c8c:	br	x17

0000000000401c90 <printf@plt>:
  401c90:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401c94:	ldr	x17, [x16, #552]
  401c98:	add	x16, x16, #0x228
  401c9c:	br	x17

0000000000401ca0 <feof@plt>:
  401ca0:	adrp	x16, 422000 <_Znam@GLIBCXX_3.4>
  401ca4:	ldr	x17, [x16, #560]
  401ca8:	add	x16, x16, #0x230
  401cac:	br	x17

Disassembly of section .text:

0000000000401cb0 <_Znwm@@Base-0xa00c>:
  401cb0:	stp	x29, x30, [sp, #-48]!
  401cb4:	str	x21, [sp, #16]
  401cb8:	stp	x20, x19, [sp, #32]
  401cbc:	mov	x29, sp
  401cc0:	adrp	x19, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401cc4:	add	x19, x19, #0xeb8
  401cc8:	mov	x0, x19
  401ccc:	bl	40bd78 <_ZdlPvm@@Base+0xc>
  401cd0:	add	x20, x19, #0x70
  401cd4:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  401cd8:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2294>
  401cdc:	add	x1, x1, #0x1b0
  401ce0:	add	x2, x2, #0x1c0
  401ce4:	mov	x0, x20
  401ce8:	mov	w3, wzr
  401cec:	mov	w4, wzr
  401cf0:	bl	40c278 <_ZdlPvm@@Base+0x50c>
  401cf4:	adrp	x21, 422000 <_Znam@GLIBCXX_3.4>
  401cf8:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x294>
  401cfc:	add	x21, x21, #0x240
  401d00:	add	x0, x0, #0x428
  401d04:	mov	x1, x20
  401d08:	mov	x2, x21
  401d0c:	bl	401ae0 <__cxa_atexit@plt>
  401d10:	mov	x1, x19
  401d14:	adrp	x0, 403000 <feof@plt+0x1360>
  401d18:	str	xzr, [x1, #144]!
  401d1c:	add	x0, x0, #0x14c
  401d20:	mov	x2, x21
  401d24:	str	xzr, [x19, #152]
  401d28:	str	wzr, [x19, #160]
  401d2c:	bl	401ae0 <__cxa_atexit@plt>
  401d30:	str	xzr, [x19, #128]!
  401d34:	str	xzr, [x19, #8]
  401d38:	mov	x1, x19
  401d3c:	mov	x2, x21
  401d40:	ldp	x20, x19, [sp, #32]
  401d44:	ldr	x21, [sp, #16]
  401d48:	adrp	x0, 402000 <feof@plt+0x360>
  401d4c:	add	x0, x0, #0x444
  401d50:	ldp	x29, x30, [sp], #48
  401d54:	b	401ae0 <__cxa_atexit@plt>
  401d58:	stp	x29, x30, [sp, #-16]!
  401d5c:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2294>
  401d60:	add	x0, x0, #0x971
  401d64:	mov	x29, sp
  401d68:	bl	401bf0 <getenv@plt>
  401d6c:	cbz	x0, 401d78 <feof@plt+0xd8>
  401d70:	adrp	x8, 422000 <_Znam@GLIBCXX_3.4>
  401d74:	str	x0, [x8, #608]
  401d78:	ldp	x29, x30, [sp], #16
  401d7c:	ret
  401d80:	stp	x29, x30, [sp, #-32]!
  401d84:	str	x19, [sp, #16]
  401d88:	mov	x29, sp
  401d8c:	adrp	x19, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401d90:	add	x19, x19, #0xf88
  401d94:	mov	x0, x19
  401d98:	bl	40ddc8 <_ZdlPvm@@Base+0x205c>
  401d9c:	add	x0, x19, #0x1
  401da0:	ldr	x19, [sp, #16]
  401da4:	ldp	x29, x30, [sp], #32
  401da8:	b	40bd78 <_ZdlPvm@@Base+0xc>
  401dac:	stp	x29, x30, [sp, #-32]!
  401db0:	str	x19, [sp, #16]
  401db4:	mov	x29, sp
  401db8:	adrp	x19, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401dbc:	add	x19, x19, #0xf90
  401dc0:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  401dc4:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2294>
  401dc8:	add	x1, x1, #0x1b0
  401dcc:	add	x2, x2, #0x1c0
  401dd0:	mov	x0, x19
  401dd4:	mov	w3, wzr
  401dd8:	mov	w4, wzr
  401ddc:	bl	40c278 <_ZdlPvm@@Base+0x50c>
  401de0:	mov	x1, x19
  401de4:	ldr	x19, [sp, #16]
  401de8:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x294>
  401dec:	adrp	x2, 422000 <_Znam@GLIBCXX_3.4>
  401df0:	add	x0, x0, #0x428
  401df4:	add	x2, x2, #0x240
  401df8:	ldp	x29, x30, [sp], #32
  401dfc:	b	401ae0 <__cxa_atexit@plt>
  401e00:	stp	x29, x30, [sp, #-48]!
  401e04:	str	x21, [sp, #16]
  401e08:	stp	x20, x19, [sp, #32]
  401e0c:	mov	x29, sp
  401e10:	adrp	x19, 424000 <stderr@@GLIBC_2.17+0x158>
  401e14:	add	x19, x19, #0x40
  401e18:	mov	w8, #0x11                  	// #17
  401e1c:	mov	w0, #0x110                 	// #272
  401e20:	str	w8, [x19, #8]
  401e24:	bl	401840 <_Znam@plt>
  401e28:	movi	v0.2d, #0x0
  401e2c:	str	x0, [x19]
  401e30:	stp	q0, q0, [x0]
  401e34:	stp	q0, q0, [x0, #32]
  401e38:	stp	q0, q0, [x0, #64]
  401e3c:	stp	q0, q0, [x0, #96]
  401e40:	stp	q0, q0, [x0, #128]
  401e44:	stp	q0, q0, [x0, #160]
  401e48:	stp	q0, q0, [x0, #192]
  401e4c:	stp	q0, q0, [x0, #224]
  401e50:	str	q0, [x0, #256]
  401e54:	adrp	x0, 40a000 <feof@plt+0x8360>
  401e58:	adrp	x2, 422000 <_Znam@GLIBCXX_3.4>
  401e5c:	add	x0, x0, #0x6c4
  401e60:	add	x2, x2, #0x240
  401e64:	mov	x1, x19
  401e68:	str	wzr, [x19, #12]
  401e6c:	bl	401ae0 <__cxa_atexit@plt>
  401e70:	adrp	x21, 422000 <_Znam@GLIBCXX_3.4>
  401e74:	mov	x20, #0xffffffffffffe500    	// #-6912
  401e78:	add	x21, x21, #0x280
  401e7c:	mov	w0, #0x8                   	// #8
  401e80:	bl	401840 <_Znam@plt>
  401e84:	add	x8, x21, x20
  401e88:	ldr	x9, [x8, #6920]
  401e8c:	ldr	x1, [x8, #6912]
  401e90:	mov	x2, x0
  401e94:	str	x9, [x0]
  401e98:	mov	x0, x19
  401e9c:	bl	40a730 <feof@plt+0x8a90>
  401ea0:	adds	x20, x20, #0x10
  401ea4:	b.ne	401e7c <feof@plt+0x1dc>  // b.any
  401ea8:	ldp	x20, x19, [sp, #32]
  401eac:	ldr	x21, [sp, #16]
  401eb0:	ldp	x29, x30, [sp], #48
  401eb4:	ret
  401eb8:	stp	x29, x30, [sp, #-32]!
  401ebc:	str	x19, [sp, #16]
  401ec0:	mov	x29, sp
  401ec4:	adrp	x19, 424000 <stderr@@GLIBC_2.17+0x158>
  401ec8:	add	x19, x19, #0x80
  401ecc:	mov	x0, x19
  401ed0:	bl	40b650 <feof@plt+0x99b0>
  401ed4:	mov	x1, x19
  401ed8:	ldr	x19, [sp, #16]
  401edc:	adrp	x0, 40b000 <feof@plt+0x9360>
  401ee0:	adrp	x2, 422000 <_Znam@GLIBCXX_3.4>
  401ee4:	add	x0, x0, #0x7c4
  401ee8:	add	x2, x2, #0x240
  401eec:	ldp	x29, x30, [sp], #32
  401ef0:	b	401ae0 <__cxa_atexit@plt>
  401ef4:	b	40bd78 <_ZdlPvm@@Base+0xc>
  401ef8:	stp	x29, x30, [sp, #-32]!
  401efc:	str	x19, [sp, #16]
  401f00:	mov	x29, sp
  401f04:	bl	40d64c <_ZdlPvm@@Base+0x18e0>
  401f08:	adrp	x19, 422000 <_Znam@GLIBCXX_3.4>
  401f0c:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x1294>
  401f10:	adrp	x1, 425000 <stderr@@GLIBC_2.17+0x1158>
  401f14:	add	x19, x19, #0x240
  401f18:	add	x0, x0, #0x76c
  401f1c:	add	x1, x1, #0x4b4
  401f20:	mov	x2, x19
  401f24:	bl	401ae0 <__cxa_atexit@plt>
  401f28:	mov	x2, x19
  401f2c:	ldr	x19, [sp, #16]
  401f30:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x1294>
  401f34:	adrp	x1, 425000 <stderr@@GLIBC_2.17+0x1158>
  401f38:	add	x0, x0, #0x828
  401f3c:	add	x1, x1, #0x4c0
  401f40:	ldp	x29, x30, [sp], #32
  401f44:	b	401ae0 <__cxa_atexit@plt>
  401f48:	adrp	x0, 425000 <stderr@@GLIBC_2.17+0x1158>
  401f4c:	add	x0, x0, #0x4c1
  401f50:	b	40ddc8 <_ZdlPvm@@Base+0x205c>
  401f54:	b	40ddc8 <_ZdlPvm@@Base+0x205c>
  401f58:	mov	x29, #0x0                   	// #0
  401f5c:	mov	x30, #0x0                   	// #0
  401f60:	mov	x5, x0
  401f64:	ldr	x1, [sp]
  401f68:	add	x2, sp, #0x8
  401f6c:	mov	x6, sp
  401f70:	movz	x0, #0x0, lsl #48
  401f74:	movk	x0, #0x0, lsl #32
  401f78:	movk	x0, #0x40, lsl #16
  401f7c:	movk	x0, #0x40a4
  401f80:	movz	x3, #0x0, lsl #48
  401f84:	movk	x3, #0x0, lsl #32
  401f88:	movk	x3, #0x40, lsl #16
  401f8c:	movk	x3, #0xdfa0
  401f90:	movz	x4, #0x0, lsl #48
  401f94:	movk	x4, #0x0, lsl #32
  401f98:	movk	x4, #0x40, lsl #16
  401f9c:	movk	x4, #0xe020
  401fa0:	bl	401a40 <__libc_start_main@plt>
  401fa4:	bl	401be0 <abort@plt>
  401fa8:	adrp	x0, 421000 <_ZdlPvm@@Base+0x15294>
  401fac:	ldr	x0, [x0, #4064]
  401fb0:	cbz	x0, 401fb8 <feof@plt+0x318>
  401fb4:	b	401c70 <__gmon_start__@plt>
  401fb8:	ret
  401fbc:	nop
  401fc0:	adrp	x0, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401fc4:	add	x0, x0, #0xe98
  401fc8:	adrp	x1, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401fcc:	add	x1, x1, #0xe98
  401fd0:	cmp	x1, x0
  401fd4:	b.eq	401fec <feof@plt+0x34c>  // b.none
  401fd8:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  401fdc:	ldr	x1, [x1, #72]
  401fe0:	cbz	x1, 401fec <feof@plt+0x34c>
  401fe4:	mov	x16, x1
  401fe8:	br	x16
  401fec:	ret
  401ff0:	adrp	x0, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401ff4:	add	x0, x0, #0xe98
  401ff8:	adrp	x1, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401ffc:	add	x1, x1, #0xe98
  402000:	sub	x1, x1, x0
  402004:	lsr	x2, x1, #63
  402008:	add	x1, x2, x1, asr #3
  40200c:	cmp	xzr, x1, asr #1
  402010:	asr	x1, x1, #1
  402014:	b.eq	40202c <feof@plt+0x38c>  // b.none
  402018:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2294>
  40201c:	ldr	x2, [x2, #80]
  402020:	cbz	x2, 40202c <feof@plt+0x38c>
  402024:	mov	x16, x2
  402028:	br	x16
  40202c:	ret
  402030:	stp	x29, x30, [sp, #-32]!
  402034:	mov	x29, sp
  402038:	str	x19, [sp, #16]
  40203c:	adrp	x19, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402040:	ldrb	w0, [x19, #3760]
  402044:	cbnz	w0, 402054 <feof@plt+0x3b4>
  402048:	bl	401fc0 <feof@plt+0x320>
  40204c:	mov	w0, #0x1                   	// #1
  402050:	strb	w0, [x19, #3760]
  402054:	ldr	x19, [sp, #16]
  402058:	ldp	x29, x30, [sp], #32
  40205c:	ret
  402060:	b	401ff0 <feof@plt+0x350>
  402064:	sub	sp, sp, #0x30
  402068:	stp	x29, x30, [sp, #32]
  40206c:	add	x29, sp, #0x20
  402070:	mov	x1, x0
  402074:	add	x0, sp, #0x10
  402078:	bl	405c30 <feof@plt+0x3f90>
  40207c:	bl	401b20 <__errno_location@plt>
  402080:	ldr	w0, [x0]
  402084:	bl	4019d0 <strerror@plt>
  402088:	mov	x1, x0
  40208c:	mov	x0, sp
  402090:	bl	405c30 <feof@plt+0x3f90>
  402094:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2294>
  402098:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40209c:	add	x0, x0, #0x3e2
  4020a0:	add	x3, x3, #0xf68
  4020a4:	add	x1, sp, #0x10
  4020a8:	mov	x2, sp
  4020ac:	bl	405ee8 <feof@plt+0x4248>
  4020b0:	ldp	x29, x30, [sp, #32]
  4020b4:	add	sp, sp, #0x30
  4020b8:	ret
  4020bc:	stp	x29, x30, [sp, #-80]!
  4020c0:	stp	x26, x25, [sp, #16]
  4020c4:	stp	x24, x23, [sp, #32]
  4020c8:	stp	x22, x21, [sp, #48]
  4020cc:	stp	x20, x19, [sp, #64]
  4020d0:	mov	x29, sp
  4020d4:	cbz	x0, 4021c4 <feof@plt+0x524>
  4020d8:	adrp	x24, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4020dc:	ldr	x8, [x24, #3800]
  4020e0:	mov	x19, x0
  4020e4:	cbnz	x8, 402104 <feof@plt+0x464>
  4020e8:	mov	w0, #0x80                  	// #128
  4020ec:	mov	w20, #0x80                  	// #128
  4020f0:	bl	401840 <_Znam@plt>
  4020f4:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4020f8:	add	x8, x8, #0xec8
  4020fc:	str	x0, [x8, #16]
  402100:	str	w20, [x8]
  402104:	mov	x0, x19
  402108:	bl	401a80 <getc@plt>
  40210c:	cmp	w0, #0x9
  402110:	b.eq	402104 <feof@plt+0x464>  // b.none
  402114:	cmp	w0, #0x20
  402118:	b.eq	402104 <feof@plt+0x464>  // b.none
  40211c:	cmn	w0, #0x1
  402120:	b.ne	40212c <feof@plt+0x48c>  // b.any
  402124:	mov	w0, wzr
  402128:	b	4021c4 <feof@plt+0x524>
  40212c:	mov	x1, x19
  402130:	bl	401890 <ungetc@plt>
  402134:	mov	x9, xzr
  402138:	adrp	x26, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40213c:	b	402158 <feof@plt+0x4b8>
  402140:	str	w21, [x26, #3784]
  402144:	ldr	x8, [x24, #3800]
  402148:	cmp	w20, #0xa
  40214c:	add	x9, x25, #0x1
  402150:	strb	w20, [x8, x25]
  402154:	b.eq	4021bc <feof@plt+0x51c>  // b.none
  402158:	mov	x0, x19
  40215c:	mov	x25, x9
  402160:	bl	401a80 <getc@plt>
  402164:	cmn	w0, #0x1
  402168:	b.eq	4021b8 <feof@plt+0x518>  // b.none
  40216c:	ldrsw	x22, [x26, #3784]
  402170:	add	w8, w25, #0x1
  402174:	mov	w20, w0
  402178:	cmp	w8, w22
  40217c:	b.lt	402144 <feof@plt+0x4a4>  // b.tstop
  402180:	ldr	x23, [x24, #3800]
  402184:	lsl	x21, x22, #1
  402188:	mov	x0, x21
  40218c:	bl	401840 <_Znam@plt>
  402190:	mov	x1, x23
  402194:	mov	x2, x22
  402198:	str	x0, [x24, #3800]
  40219c:	bl	401860 <memcpy@plt>
  4021a0:	cbz	x23, 402140 <feof@plt+0x4a0>
  4021a4:	mov	x0, x23
  4021a8:	bl	401b10 <_ZdaPv@plt>
  4021ac:	ldr	w8, [x26, #3784]
  4021b0:	lsl	w21, w8, #1
  4021b4:	b	402140 <feof@plt+0x4a0>
  4021b8:	ldr	x8, [x24, #3800]
  4021bc:	strb	wzr, [x8, x25]
  4021c0:	mov	w0, #0x1                   	// #1
  4021c4:	ldp	x20, x19, [sp, #64]
  4021c8:	ldp	x22, x21, [sp, #48]
  4021cc:	ldp	x24, x23, [sp, #32]
  4021d0:	ldp	x26, x25, [sp, #16]
  4021d4:	ldp	x29, x30, [sp], #80
  4021d8:	ret
  4021dc:	stp	x29, x30, [sp, #-64]!
  4021e0:	str	x23, [sp, #16]
  4021e4:	stp	x22, x21, [sp, #32]
  4021e8:	stp	x20, x19, [sp, #48]
  4021ec:	mov	x29, sp
  4021f0:	mov	x21, x0
  4021f4:	mov	w0, #0x2                   	// #2
  4021f8:	mov	w22, w1
  4021fc:	bl	401b30 <dup@plt>
  402200:	mov	w19, w0
  402204:	mov	w0, #0x1                   	// #1
  402208:	bl	401b30 <dup@plt>
  40220c:	mov	w20, w0
  402210:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2294>
  402214:	add	x0, x0, #0x206
  402218:	mov	w1, #0x1                   	// #1
  40221c:	mov	w2, #0x1b6                 	// #438
  402220:	bl	401910 <open@plt>
  402224:	cmp	w19, #0x3
  402228:	mov	w23, w0
  40222c:	b.lt	402244 <feof@plt+0x5a4>  // b.tstop
  402230:	cmp	w23, #0x3
  402234:	b.lt	402244 <feof@plt+0x5a4>  // b.tstop
  402238:	mov	w1, #0x2                   	// #2
  40223c:	mov	w0, w23
  402240:	bl	4018b0 <dup2@plt>
  402244:	cbz	w22, 402268 <feof@plt+0x5c8>
  402248:	cmp	w20, #0x2
  40224c:	b.lt	402268 <feof@plt+0x5c8>  // b.tstop
  402250:	cmp	w23, #0x2
  402254:	b.lt	402268 <feof@plt+0x5c8>  // b.tstop
  402258:	mov	w1, #0x1                   	// #1
  40225c:	mov	w0, w23
  402260:	bl	4018b0 <dup2@plt>
  402264:	b	40226c <feof@plt+0x5cc>
  402268:	tbnz	w23, #31, 402274 <feof@plt+0x5d4>
  40226c:	mov	w0, w23
  402270:	bl	401ba0 <close@plt>
  402274:	mov	x0, x21
  402278:	bl	401b70 <system@plt>
  40227c:	mov	w23, w0
  402280:	mov	w1, #0x2                   	// #2
  402284:	mov	w0, w19
  402288:	bl	4018b0 <dup2@plt>
  40228c:	cbz	w22, 40229c <feof@plt+0x5fc>
  402290:	mov	w1, #0x1                   	// #1
  402294:	mov	w0, w20
  402298:	bl	4018b0 <dup2@plt>
  40229c:	cbnz	w23, 4022c0 <feof@plt+0x620>
  4022a0:	mov	w0, w19
  4022a4:	bl	401ba0 <close@plt>
  4022a8:	mov	w0, w20
  4022ac:	ldp	x20, x19, [sp, #48]
  4022b0:	ldp	x22, x21, [sp, #32]
  4022b4:	ldr	x23, [sp, #16]
  4022b8:	ldp	x29, x30, [sp], #64
  4022bc:	b	401ba0 <close@plt>
  4022c0:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4022c4:	cmn	w23, #0x1
  4022c8:	b.ne	4022e4 <feof@plt+0x644>  // b.any
  4022cc:	ldr	x0, [x8, #3752]
  4022d0:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  4022d4:	add	x1, x1, #0x210
  4022d8:	mov	x2, x21
  4022dc:	bl	4018e0 <fprintf@plt>
  4022e0:	b	4022a0 <feof@plt+0x600>
  4022e4:	ldr	x0, [x8, #3752]
  4022e8:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  4022ec:	add	x1, x1, #0x225
  4022f0:	mov	x2, x21
  4022f4:	mov	w3, w23
  4022f8:	bl	4018e0 <fprintf@plt>
  4022fc:	b	4022a0 <feof@plt+0x600>
  402300:	sub	sp, sp, #0x150
  402304:	stp	x29, x30, [sp, #256]
  402308:	stp	x28, x25, [sp, #272]
  40230c:	stp	x24, x23, [sp, #288]
  402310:	stp	x22, x21, [sp, #304]
  402314:	stp	x20, x19, [sp, #320]
  402318:	add	x29, sp, #0x100
  40231c:	mov	x19, x0
  402320:	mov	w0, #0x64                  	// #100
  402324:	stp	x1, x2, [x29, #-120]
  402328:	stp	x3, x4, [x29, #-104]
  40232c:	stp	x5, x6, [x29, #-88]
  402330:	stur	x7, [x29, #-72]
  402334:	stp	q0, q1, [sp]
  402338:	stp	q2, q3, [sp, #32]
  40233c:	stp	q4, q5, [sp, #64]
  402340:	stp	q6, q7, [sp, #96]
  402344:	bl	401bd0 <malloc@plt>
  402348:	cbz	x0, 4023e8 <feof@plt+0x748>
  40234c:	sub	x8, x29, #0x78
  402350:	mov	x23, #0xffffffffffffffc8    	// #-56
  402354:	mov	x9, sp
  402358:	mov	w21, #0x64                  	// #100
  40235c:	add	x22, x29, #0x50
  402360:	movk	x23, #0xff80, lsl #32
  402364:	add	x24, x8, #0x38
  402368:	add	x25, x9, #0x80
  40236c:	b	402384 <feof@plt+0x6e4>
  402370:	lsl	w21, w21, #1
  402374:	sxtw	x1, w21
  402378:	mov	x0, x20
  40237c:	bl	401990 <realloc@plt>
  402380:	cbz	x0, 4023e0 <feof@plt+0x740>
  402384:	stp	x22, x24, [x29, #-32]
  402388:	stp	x25, x23, [x29, #-16]
  40238c:	ldp	q0, q1, [x29, #-32]
  402390:	mov	w1, w21
  402394:	sub	x3, x29, #0x40
  402398:	mov	x2, x19
  40239c:	mov	x20, x0
  4023a0:	stp	q0, q1, [x29, #-64]
  4023a4:	bl	401b50 <vsnprintf@plt>
  4023a8:	tbnz	w0, #31, 402370 <feof@plt+0x6d0>
  4023ac:	sub	w8, w21, #0x1
  4023b0:	cmp	w0, w8
  4023b4:	b.ge	402370 <feof@plt+0x6d0>  // b.tcont
  4023b8:	add	w8, w0, #0x1
  4023bc:	cmp	w21, w8
  4023c0:	b.le	4023ec <feof@plt+0x74c>
  4023c4:	mov	x0, x20
  4023c8:	bl	40d618 <_ZdlPvm@@Base+0x18ac>
  4023cc:	mov	x19, x0
  4023d0:	mov	x0, x20
  4023d4:	bl	401960 <free@plt>
  4023d8:	mov	x20, x19
  4023dc:	b	4023ec <feof@plt+0x74c>
  4023e0:	mov	x0, x20
  4023e4:	bl	401960 <free@plt>
  4023e8:	mov	x20, xzr
  4023ec:	mov	x0, x20
  4023f0:	ldp	x20, x19, [sp, #320]
  4023f4:	ldp	x22, x21, [sp, #304]
  4023f8:	ldp	x24, x23, [sp, #288]
  4023fc:	ldp	x28, x25, [sp, #272]
  402400:	ldp	x29, x30, [sp, #256]
  402404:	add	sp, sp, #0x150
  402408:	ret
  40240c:	movi	v0.2d, #0x0
  402410:	str	xzr, [x0, #264]
  402414:	stp	q0, q0, [x0]
  402418:	stp	q0, q0, [x0, #32]
  40241c:	stp	q0, q0, [x0, #64]
  402420:	stp	q0, q0, [x0, #96]
  402424:	stp	q0, q0, [x0, #128]
  402428:	stp	q0, q0, [x0, #160]
  40242c:	stp	q0, q0, [x0, #192]
  402430:	stp	q0, q0, [x0, #224]
  402434:	str	wzr, [x0, #256]
  402438:	ret
  40243c:	stp	xzr, xzr, [x0]
  402440:	ret
  402444:	stp	x29, x30, [sp, #-32]!
  402448:	str	x19, [sp, #16]
  40244c:	mov	x19, x0
  402450:	ldr	x0, [x0]
  402454:	mov	x29, sp
  402458:	cbz	x0, 402470 <feof@plt+0x7d0>
  40245c:	ldr	x8, [x0, #264]
  402460:	str	x8, [x19]
  402464:	bl	40bd60 <_ZdlPv@@Base>
  402468:	ldr	x0, [x19]
  40246c:	cbnz	x0, 40245c <feof@plt+0x7bc>
  402470:	ldr	x19, [sp, #16]
  402474:	ldp	x29, x30, [sp], #32
  402478:	ret
  40247c:	stp	x29, x30, [sp, #-48]!
  402480:	stp	x22, x21, [sp, #16]
  402484:	stp	x20, x19, [sp, #32]
  402488:	mov	x29, sp
  40248c:	mov	x20, x0
  402490:	mov	x0, x1
  402494:	mov	x19, x1
  402498:	bl	401ca0 <feof@plt>
  40249c:	cbnz	w0, 402574 <feof@plt+0x8d4>
  4024a0:	mov	w22, #0x100                 	// #256
  4024a4:	ldr	x21, [x20, #8]
  4024a8:	cbz	x21, 4024fc <feof@plt+0x85c>
  4024ac:	ldr	w8, [x21, #256]
  4024b0:	cmp	w8, #0x100
  4024b4:	b.ne	402538 <feof@plt+0x898>  // b.any
  4024b8:	mov	w0, #0x110                 	// #272
  4024bc:	bl	40bcbc <_Znwm@@Base>
  4024c0:	movi	v0.2d, #0x0
  4024c4:	str	xzr, [x0, #264]
  4024c8:	stp	q0, q0, [x0]
  4024cc:	stp	q0, q0, [x0, #32]
  4024d0:	stp	q0, q0, [x0, #64]
  4024d4:	stp	q0, q0, [x0, #96]
  4024d8:	stp	q0, q0, [x0, #128]
  4024dc:	stp	q0, q0, [x0, #160]
  4024e0:	stp	q0, q0, [x0, #192]
  4024e4:	stp	q0, q0, [x0, #224]
  4024e8:	str	wzr, [x0, #256]
  4024ec:	str	x0, [x21, #264]
  4024f0:	mov	x21, x0
  4024f4:	str	x0, [x20, #8]
  4024f8:	b	402538 <feof@plt+0x898>
  4024fc:	mov	w0, #0x110                 	// #272
  402500:	bl	40bcbc <_Znwm@@Base>
  402504:	movi	v0.2d, #0x0
  402508:	mov	x21, x0
  40250c:	str	xzr, [x0, #264]
  402510:	stp	q0, q0, [x0]
  402514:	stp	q0, q0, [x0, #32]
  402518:	stp	q0, q0, [x0, #64]
  40251c:	stp	q0, q0, [x0, #96]
  402520:	stp	q0, q0, [x0, #128]
  402524:	stp	q0, q0, [x0, #160]
  402528:	stp	q0, q0, [x0, #192]
  40252c:	stp	q0, q0, [x0, #224]
  402530:	str	wzr, [x0, #256]
  402534:	stp	x0, x0, [x20]
  402538:	ldrsw	x8, [x21, #256]
  40253c:	mov	w1, #0x1                   	// #1
  402540:	mov	x0, x21
  402544:	mov	x3, x19
  402548:	sub	x2, x22, x8
  40254c:	bl	401870 <fread@plt>
  402550:	cmp	w0, #0x1
  402554:	b.lt	402588 <feof@plt+0x8e8>  // b.tstop
  402558:	ldr	x8, [x20, #8]
  40255c:	ldr	w9, [x8, #256]
  402560:	add	w9, w9, w0
  402564:	mov	x0, x19
  402568:	str	w9, [x8, #256]
  40256c:	bl	401ca0 <feof@plt>
  402570:	cbz	w0, 4024a4 <feof@plt+0x804>
  402574:	mov	w0, #0x1                   	// #1
  402578:	ldp	x20, x19, [sp, #32]
  40257c:	ldp	x22, x21, [sp, #16]
  402580:	ldp	x29, x30, [sp], #48
  402584:	ret
  402588:	mov	w0, wzr
  40258c:	ldp	x20, x19, [sp, #32]
  402590:	ldp	x22, x21, [sp, #16]
  402594:	ldp	x29, x30, [sp], #48
  402598:	ret
  40259c:	sub	sp, sp, #0x90
  4025a0:	stp	x29, x30, [sp, #48]
  4025a4:	stp	x28, x27, [sp, #64]
  4025a8:	stp	x26, x25, [sp, #80]
  4025ac:	stp	x24, x23, [sp, #96]
  4025b0:	stp	x22, x21, [sp, #112]
  4025b4:	stp	x20, x19, [sp, #128]
  4025b8:	add	x29, sp, #0x30
  4025bc:	ldr	x8, [x1]
  4025c0:	cbz	x8, 402eb4 <feof@plt+0x1214>
  4025c4:	ldr	w9, [x2]
  4025c8:	ldrsw	x11, [x8, #256]
  4025cc:	mov	x20, x2
  4025d0:	mov	x21, x1
  4025d4:	sxtw	x10, w9
  4025d8:	cmp	w9, w11
  4025dc:	mov	w28, w9
  4025e0:	str	x0, [sp]
  4025e4:	str	w3, [sp, #12]
  4025e8:	b.ge	40261c <feof@plt+0x97c>  // b.tcont
  4025ec:	lsl	x12, x10, #32
  4025f0:	mov	x13, #0x100000000           	// #4294967296
  4025f4:	mov	x28, x10
  4025f8:	ldrb	w14, [x8, x28]
  4025fc:	cmp	w14, #0xa
  402600:	b.eq	40262c <feof@plt+0x98c>  // b.none
  402604:	cmp	w14, #0x5c
  402608:	b.eq	40262c <feof@plt+0x98c>  // b.none
  40260c:	add	x28, x28, #0x1
  402610:	cmp	x28, x11
  402614:	add	x12, x12, x13
  402618:	b.lt	4025f8 <feof@plt+0x958>  // b.tstop
  40261c:	sub	w22, w28, w9
  402620:	cmp	w22, #0x1
  402624:	b.ge	402648 <feof@plt+0x9a8>  // b.tcont
  402628:	b	4026d4 <feof@plt+0xa34>
  40262c:	asr	x11, x12, #32
  402630:	ldrb	w11, [x8, x11]
  402634:	cmp	w11, #0xa
  402638:	cinc	w28, w28, eq  // eq = none
  40263c:	sub	w22, w28, w9
  402640:	cmp	w22, #0x1
  402644:	b.lt	4026d4 <feof@plt+0xa34>  // b.tstop
  402648:	adrp	x24, 40e000 <_ZdlPvm@@Base+0x2294>
  40264c:	adrp	x25, 40e000 <_ZdlPvm@@Base+0x2294>
  402650:	adrp	x26, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402654:	mov	w19, wzr
  402658:	add	x23, x8, x10
  40265c:	add	x24, x24, #0x485
  402660:	add	x25, x25, #0x3e2
  402664:	add	x26, x26, #0xf68
  402668:	b	40267c <feof@plt+0x9dc>
  40266c:	add	w19, w19, w27
  402670:	cmp	w19, w22
  402674:	add	x23, x23, w27, sxtw
  402678:	b.ge	4026d4 <feof@plt+0xa34>  // b.tcont
  40267c:	sub	w8, w22, w19
  402680:	sxtw	x2, w8
  402684:	mov	w0, #0x1                   	// #1
  402688:	mov	x1, x23
  40268c:	bl	401bc0 <write@plt>
  402690:	mov	x27, x0
  402694:	tbz	w27, #31, 40266c <feof@plt+0x9cc>
  402698:	sub	x0, x29, #0x10
  40269c:	mov	x1, x24
  4026a0:	bl	405c30 <feof@plt+0x3f90>
  4026a4:	bl	401b20 <__errno_location@plt>
  4026a8:	ldr	w0, [x0]
  4026ac:	bl	4019d0 <strerror@plt>
  4026b0:	mov	x1, x0
  4026b4:	add	x0, sp, #0x10
  4026b8:	bl	405c30 <feof@plt+0x3f90>
  4026bc:	sub	x1, x29, #0x10
  4026c0:	add	x2, sp, #0x10
  4026c4:	mov	x0, x25
  4026c8:	mov	x3, x26
  4026cc:	bl	405ee8 <feof@plt+0x4248>
  4026d0:	b	40266c <feof@plt+0x9cc>
  4026d4:	cmp	w28, #0xff
  4026d8:	b.gt	4028f8 <feof@plt+0xc58>
  4026dc:	ldr	x8, [x21]
  4026e0:	add	x23, x8, w28, sxtw
  4026e4:	ldrb	w9, [x23]
  4026e8:	cmp	w9, #0x5c
  4026ec:	b.ne	4028f8 <feof@plt+0xc58>  // b.any
  4026f0:	cbz	x8, 402858 <feof@plt+0xbb8>
  4026f4:	adrp	x10, 40e000 <_ZdlPvm@@Base+0x2294>
  4026f8:	mov	w11, wzr
  4026fc:	add	x10, x10, #0x246
  402700:	mov	x9, x8
  402704:	mov	w22, w28
  402708:	b	402728 <feof@plt+0xa88>
  40270c:	ldrb	w12, [x9, w22, sxtw]
  402710:	ldrb	w13, [x10, w11, sxtw]
  402714:	cmp	w12, w13
  402718:	b.ne	4027a4 <feof@plt+0xb04>  // b.any
  40271c:	ldr	x9, [x9, #264]
  402720:	mov	w22, wzr
  402724:	cbz	x9, 4027a4 <feof@plt+0xb04>
  402728:	ldr	w13, [x9, #256]
  40272c:	cmp	w11, #0x1a
  402730:	sxtw	x12, w13
  402734:	b.gt	402780 <feof@plt+0xae0>
  402738:	cmp	w22, w13
  40273c:	b.ge	402780 <feof@plt+0xae0>  // b.tcont
  402740:	sxtw	x22, w22
  402744:	sxtw	x14, w11
  402748:	ldrb	w11, [x9, x22]
  40274c:	ldrb	w13, [x10, x14]
  402750:	cmp	w11, w13
  402754:	b.ne	40278c <feof@plt+0xaec>  // b.any
  402758:	add	x22, x22, #0x1
  40275c:	cmp	x22, x12
  402760:	cset	w13, lt  // lt = tstop
  402764:	cmp	x14, #0x19
  402768:	add	x11, x14, #0x1
  40276c:	b.gt	402794 <feof@plt+0xaf4>
  402770:	cmp	x22, x12
  402774:	mov	x14, x11
  402778:	b.lt	402748 <feof@plt+0xaa8>  // b.tstop
  40277c:	b	402794 <feof@plt+0xaf4>
  402780:	cmp	w22, w12
  402784:	b.lt	40270c <feof@plt+0xa6c>  // b.tstop
  402788:	b	40271c <feof@plt+0xa7c>
  40278c:	mov	w13, #0x1                   	// #1
  402790:	mov	w11, w14
  402794:	cmp	w11, #0x1b
  402798:	b.eq	402940 <feof@plt+0xca0>  // b.none
  40279c:	cbnz	w13, 40270c <feof@plt+0xa6c>
  4027a0:	b	40271c <feof@plt+0xa7c>
  4027a4:	cbz	x8, 402858 <feof@plt+0xbb8>
  4027a8:	adrp	x10, 40e000 <_ZdlPvm@@Base+0x2294>
  4027ac:	mov	w11, wzr
  4027b0:	add	x10, x10, #0x262
  4027b4:	mov	x9, x8
  4027b8:	mov	w22, w28
  4027bc:	b	4027dc <feof@plt+0xb3c>
  4027c0:	ldrb	w12, [x9, w22, sxtw]
  4027c4:	ldrb	w13, [x10, w11, sxtw]
  4027c8:	cmp	w12, w13
  4027cc:	b.ne	402858 <feof@plt+0xbb8>  // b.any
  4027d0:	ldr	x9, [x9, #264]
  4027d4:	mov	w22, wzr
  4027d8:	cbz	x9, 402858 <feof@plt+0xbb8>
  4027dc:	ldr	w13, [x9, #256]
  4027e0:	cmp	w11, #0x18
  4027e4:	sxtw	x12, w13
  4027e8:	b.gt	402834 <feof@plt+0xb94>
  4027ec:	cmp	w22, w13
  4027f0:	b.ge	402834 <feof@plt+0xb94>  // b.tcont
  4027f4:	sxtw	x22, w22
  4027f8:	sxtw	x14, w11
  4027fc:	ldrb	w11, [x9, x22]
  402800:	ldrb	w13, [x10, x14]
  402804:	cmp	w11, w13
  402808:	b.ne	402840 <feof@plt+0xba0>  // b.any
  40280c:	add	x22, x22, #0x1
  402810:	cmp	x22, x12
  402814:	cset	w13, lt  // lt = tstop
  402818:	cmp	x14, #0x17
  40281c:	add	x11, x14, #0x1
  402820:	b.gt	402848 <feof@plt+0xba8>
  402824:	cmp	x22, x12
  402828:	mov	x14, x11
  40282c:	b.lt	4027fc <feof@plt+0xb5c>  // b.tstop
  402830:	b	402848 <feof@plt+0xba8>
  402834:	cmp	w22, w12
  402838:	b.lt	4027c0 <feof@plt+0xb20>  // b.tstop
  40283c:	b	4027d0 <feof@plt+0xb30>
  402840:	mov	w13, #0x1                   	// #1
  402844:	mov	w11, w14
  402848:	cmp	w11, #0x19
  40284c:	b.eq	402c40 <feof@plt+0xfa0>  // b.none
  402850:	cbnz	w13, 4027c0 <feof@plt+0xb20>
  402854:	b	4027d0 <feof@plt+0xb30>
  402858:	ldr	w8, [x8, #256]
  40285c:	cmp	w28, w8
  402860:	b.ge	4028f8 <feof@plt+0xc58>  // b.tcont
  402864:	adrp	x24, 40e000 <_ZdlPvm@@Base+0x2294>
  402868:	adrp	x25, 40e000 <_ZdlPvm@@Base+0x2294>
  40286c:	adrp	x26, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402870:	mov	w19, wzr
  402874:	mov	w22, #0x1                   	// #1
  402878:	add	x24, x24, #0x485
  40287c:	add	x25, x25, #0x3e2
  402880:	add	x26, x26, #0xf68
  402884:	str	w28, [x20]
  402888:	b	40289c <feof@plt+0xbfc>
  40288c:	add	w19, w19, w27
  402890:	cmp	w19, #0x1
  402894:	add	x23, x23, w27, sxtw
  402898:	b.ge	4028f4 <feof@plt+0xc54>  // b.tcont
  40289c:	sub	w8, w22, w19
  4028a0:	sxtw	x2, w8
  4028a4:	mov	w0, #0x1                   	// #1
  4028a8:	mov	x1, x23
  4028ac:	bl	401bc0 <write@plt>
  4028b0:	mov	x27, x0
  4028b4:	tbz	w27, #31, 40288c <feof@plt+0xbec>
  4028b8:	sub	x0, x29, #0x10
  4028bc:	mov	x1, x24
  4028c0:	bl	405c30 <feof@plt+0x3f90>
  4028c4:	bl	401b20 <__errno_location@plt>
  4028c8:	ldr	w0, [x0]
  4028cc:	bl	4019d0 <strerror@plt>
  4028d0:	mov	x1, x0
  4028d4:	add	x0, sp, #0x10
  4028d8:	bl	405c30 <feof@plt+0x3f90>
  4028dc:	sub	x1, x29, #0x10
  4028e0:	add	x2, sp, #0x10
  4028e4:	mov	x0, x25
  4028e8:	mov	x3, x26
  4028ec:	bl	405ee8 <feof@plt+0x4248>
  4028f0:	b	40288c <feof@plt+0xbec>
  4028f4:	add	w28, w28, #0x1
  4028f8:	ldr	x8, [x21]
  4028fc:	ldr	w9, [x8, #256]
  402900:	cmp	w28, w9
  402904:	b.ne	402eb0 <feof@plt+0x1210>  // b.any
  402908:	str	wzr, [x20]
  40290c:	ldr	x8, [x8, #264]
  402910:	ldr	w3, [sp, #12]
  402914:	ldr	x0, [sp]
  402918:	str	x8, [x21]
  40291c:	cbz	x8, 402eb4 <feof@plt+0x1214>
  402920:	add	x8, x8, w28, sxtw
  402924:	ldurb	w8, [x8, #-1]
  402928:	cmp	w8, #0xa
  40292c:	b.eq	402eb4 <feof@plt+0x1214>  // b.none
  402930:	mov	x1, x21
  402934:	mov	x2, x20
  402938:	bl	40259c <feof@plt+0x8fc>
  40293c:	b	402eb4 <feof@plt+0x1214>
  402940:	adrp	x23, 40e000 <_ZdlPvm@@Base+0x2294>
  402944:	adrp	x24, 40e000 <_ZdlPvm@@Base+0x2294>
  402948:	adrp	x25, 40e000 <_ZdlPvm@@Base+0x2294>
  40294c:	adrp	x26, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402950:	mov	w28, wzr
  402954:	add	x23, x23, #0x48b
  402958:	mov	w19, #0x4                   	// #4
  40295c:	add	x24, x24, #0x485
  402960:	add	x25, x25, #0x3e2
  402964:	add	x26, x26, #0xf68
  402968:	str	x9, [x21]
  40296c:	b	402980 <feof@plt+0xce0>
  402970:	add	w28, w28, w27
  402974:	cmp	w28, #0x4
  402978:	add	x23, x23, w27, sxtw
  40297c:	b.ge	4029d8 <feof@plt+0xd38>  // b.tcont
  402980:	sub	w8, w19, w28
  402984:	sxtw	x2, w8
  402988:	mov	w0, #0x1                   	// #1
  40298c:	mov	x1, x23
  402990:	bl	401bc0 <write@plt>
  402994:	mov	x27, x0
  402998:	tbz	w27, #31, 402970 <feof@plt+0xcd0>
  40299c:	sub	x0, x29, #0x10
  4029a0:	mov	x1, x24
  4029a4:	bl	405c30 <feof@plt+0x3f90>
  4029a8:	bl	401b20 <__errno_location@plt>
  4029ac:	ldr	w0, [x0]
  4029b0:	bl	4019d0 <strerror@plt>
  4029b4:	mov	x1, x0
  4029b8:	add	x0, sp, #0x10
  4029bc:	bl	405c30 <feof@plt+0x3f90>
  4029c0:	sub	x1, x29, #0x10
  4029c4:	add	x2, sp, #0x10
  4029c8:	mov	x0, x25
  4029cc:	mov	x3, x26
  4029d0:	bl	405ee8 <feof@plt+0x4248>
  4029d4:	b	402970 <feof@plt+0xcd0>
  4029d8:	adrp	x23, 40f000 <_ZdlPvm@@Base+0x3294>
  4029dc:	adrp	x24, 40e000 <_ZdlPvm@@Base+0x2294>
  4029e0:	adrp	x25, 40e000 <_ZdlPvm@@Base+0x2294>
  4029e4:	adrp	x26, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4029e8:	mov	w19, wzr
  4029ec:	add	x23, x23, #0x7c9
  4029f0:	mov	w28, #0x1                   	// #1
  4029f4:	add	x24, x24, #0x485
  4029f8:	add	x25, x25, #0x3e2
  4029fc:	add	x26, x26, #0xf68
  402a00:	b	402a14 <feof@plt+0xd74>
  402a04:	add	w19, w19, w27
  402a08:	cmp	w19, #0x1
  402a0c:	add	x23, x23, w27, sxtw
  402a10:	b.ge	402a6c <feof@plt+0xdcc>  // b.tcont
  402a14:	sub	w8, w28, w19
  402a18:	sxtw	x2, w8
  402a1c:	mov	w0, #0x1                   	// #1
  402a20:	mov	x1, x23
  402a24:	bl	401bc0 <write@plt>
  402a28:	mov	x27, x0
  402a2c:	tbz	w27, #31, 402a04 <feof@plt+0xd64>
  402a30:	sub	x0, x29, #0x10
  402a34:	mov	x1, x24
  402a38:	bl	405c30 <feof@plt+0x3f90>
  402a3c:	bl	401b20 <__errno_location@plt>
  402a40:	ldr	w0, [x0]
  402a44:	bl	4019d0 <strerror@plt>
  402a48:	mov	x1, x0
  402a4c:	add	x0, sp, #0x10
  402a50:	bl	405c30 <feof@plt+0x3f90>
  402a54:	sub	x1, x29, #0x10
  402a58:	add	x2, sp, #0x10
  402a5c:	mov	x0, x25
  402a60:	mov	x3, x26
  402a64:	bl	405ee8 <feof@plt+0x4248>
  402a68:	b	402a04 <feof@plt+0xd64>
  402a6c:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402a70:	ldr	x23, [x8, #3864]
  402a74:	mov	x0, x23
  402a78:	bl	4018d0 <strlen@plt>
  402a7c:	mov	x24, x0
  402a80:	cmp	w24, #0x1
  402a84:	b.lt	402b10 <feof@plt+0xe70>  // b.tstop
  402a88:	adrp	x25, 40e000 <_ZdlPvm@@Base+0x2294>
  402a8c:	adrp	x26, 40e000 <_ZdlPvm@@Base+0x2294>
  402a90:	adrp	x27, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402a94:	mov	w19, wzr
  402a98:	add	x25, x25, #0x485
  402a9c:	add	x26, x26, #0x3e2
  402aa0:	add	x27, x27, #0xf68
  402aa4:	b	402ab8 <feof@plt+0xe18>
  402aa8:	add	w19, w19, w28
  402aac:	cmp	w19, w24
  402ab0:	add	x23, x23, w28, sxtw
  402ab4:	b.ge	402b10 <feof@plt+0xe70>  // b.tcont
  402ab8:	sub	w8, w24, w19
  402abc:	sxtw	x2, w8
  402ac0:	mov	w0, #0x1                   	// #1
  402ac4:	mov	x1, x23
  402ac8:	bl	401bc0 <write@plt>
  402acc:	mov	x28, x0
  402ad0:	tbz	w28, #31, 402aa8 <feof@plt+0xe08>
  402ad4:	sub	x0, x29, #0x10
  402ad8:	mov	x1, x25
  402adc:	bl	405c30 <feof@plt+0x3f90>
  402ae0:	bl	401b20 <__errno_location@plt>
  402ae4:	ldr	w0, [x0]
  402ae8:	bl	4019d0 <strerror@plt>
  402aec:	mov	x1, x0
  402af0:	add	x0, sp, #0x10
  402af4:	bl	405c30 <feof@plt+0x3f90>
  402af8:	sub	x1, x29, #0x10
  402afc:	add	x2, sp, #0x10
  402b00:	mov	x0, x26
  402b04:	mov	x3, x27
  402b08:	bl	405ee8 <feof@plt+0x4248>
  402b0c:	b	402aa8 <feof@plt+0xe08>
  402b10:	adrp	x23, 40e000 <_ZdlPvm@@Base+0x2294>
  402b14:	adrp	x24, 40e000 <_ZdlPvm@@Base+0x2294>
  402b18:	adrp	x25, 40e000 <_ZdlPvm@@Base+0x2294>
  402b1c:	adrp	x26, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402b20:	mov	w28, wzr
  402b24:	add	x23, x23, #0x490
  402b28:	mov	w19, #0x5                   	// #5
  402b2c:	add	x24, x24, #0x485
  402b30:	add	x25, x25, #0x3e2
  402b34:	add	x26, x26, #0xf68
  402b38:	b	402b4c <feof@plt+0xeac>
  402b3c:	add	w28, w28, w27
  402b40:	cmp	w28, #0x5
  402b44:	add	x23, x23, w27, sxtw
  402b48:	b.ge	402ba4 <feof@plt+0xf04>  // b.tcont
  402b4c:	sub	w8, w19, w28
  402b50:	sxtw	x2, w8
  402b54:	mov	w0, #0x1                   	// #1
  402b58:	mov	x1, x23
  402b5c:	bl	401bc0 <write@plt>
  402b60:	mov	x27, x0
  402b64:	tbz	w27, #31, 402b3c <feof@plt+0xe9c>
  402b68:	sub	x0, x29, #0x10
  402b6c:	mov	x1, x24
  402b70:	bl	405c30 <feof@plt+0x3f90>
  402b74:	bl	401b20 <__errno_location@plt>
  402b78:	ldr	w0, [x0]
  402b7c:	bl	4019d0 <strerror@plt>
  402b80:	mov	x1, x0
  402b84:	add	x0, sp, #0x10
  402b88:	bl	405c30 <feof@plt+0x3f90>
  402b8c:	sub	x1, x29, #0x10
  402b90:	add	x2, sp, #0x10
  402b94:	mov	x0, x25
  402b98:	mov	x3, x26
  402b9c:	bl	405ee8 <feof@plt+0x4248>
  402ba0:	b	402b3c <feof@plt+0xe9c>
  402ba4:	ldr	w8, [sp, #12]
  402ba8:	cbz	w8, 402d74 <feof@plt+0x10d4>
  402bac:	adrp	x23, 40e000 <_ZdlPvm@@Base+0x2294>
  402bb0:	adrp	x24, 40e000 <_ZdlPvm@@Base+0x2294>
  402bb4:	adrp	x25, 40e000 <_ZdlPvm@@Base+0x2294>
  402bb8:	adrp	x26, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402bbc:	mov	w28, wzr
  402bc0:	add	x23, x23, #0x496
  402bc4:	mov	w19, #0xa                   	// #10
  402bc8:	add	x24, x24, #0x485
  402bcc:	add	x25, x25, #0x3e2
  402bd0:	add	x26, x26, #0xf68
  402bd4:	b	402be8 <feof@plt+0xf48>
  402bd8:	add	w28, w28, w27
  402bdc:	cmp	w28, #0xa
  402be0:	add	x23, x23, w27, sxtw
  402be4:	b.ge	402e9c <feof@plt+0x11fc>  // b.tcont
  402be8:	sub	w8, w19, w28
  402bec:	sxtw	x2, w8
  402bf0:	mov	w0, #0x1                   	// #1
  402bf4:	mov	x1, x23
  402bf8:	bl	401bc0 <write@plt>
  402bfc:	mov	x27, x0
  402c00:	tbz	w27, #31, 402bd8 <feof@plt+0xf38>
  402c04:	sub	x0, x29, #0x10
  402c08:	mov	x1, x24
  402c0c:	bl	405c30 <feof@plt+0x3f90>
  402c10:	bl	401b20 <__errno_location@plt>
  402c14:	ldr	w0, [x0]
  402c18:	bl	4019d0 <strerror@plt>
  402c1c:	mov	x1, x0
  402c20:	add	x0, sp, #0x10
  402c24:	bl	405c30 <feof@plt+0x3f90>
  402c28:	sub	x1, x29, #0x10
  402c2c:	add	x2, sp, #0x10
  402c30:	mov	x0, x25
  402c34:	mov	x3, x26
  402c38:	bl	405ee8 <feof@plt+0x4248>
  402c3c:	b	402bd8 <feof@plt+0xf38>
  402c40:	adrp	x23, 40e000 <_ZdlPvm@@Base+0x2294>
  402c44:	adrp	x24, 40e000 <_ZdlPvm@@Base+0x2294>
  402c48:	adrp	x25, 40e000 <_ZdlPvm@@Base+0x2294>
  402c4c:	adrp	x26, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402c50:	mov	w28, wzr
  402c54:	add	x23, x23, #0x4ac
  402c58:	mov	w19, #0xa                   	// #10
  402c5c:	add	x24, x24, #0x485
  402c60:	add	x25, x25, #0x3e2
  402c64:	add	x26, x26, #0xf68
  402c68:	str	x9, [x21]
  402c6c:	b	402c80 <feof@plt+0xfe0>
  402c70:	add	w28, w28, w27
  402c74:	cmp	w28, #0xa
  402c78:	add	x23, x23, w27, sxtw
  402c7c:	b.ge	402cd8 <feof@plt+0x1038>  // b.tcont
  402c80:	sub	w8, w19, w28
  402c84:	sxtw	x2, w8
  402c88:	mov	w0, #0x1                   	// #1
  402c8c:	mov	x1, x23
  402c90:	bl	401bc0 <write@plt>
  402c94:	mov	x27, x0
  402c98:	tbz	w27, #31, 402c70 <feof@plt+0xfd0>
  402c9c:	sub	x0, x29, #0x10
  402ca0:	mov	x1, x24
  402ca4:	bl	405c30 <feof@plt+0x3f90>
  402ca8:	bl	401b20 <__errno_location@plt>
  402cac:	ldr	w0, [x0]
  402cb0:	bl	4019d0 <strerror@plt>
  402cb4:	mov	x1, x0
  402cb8:	add	x0, sp, #0x10
  402cbc:	bl	405c30 <feof@plt+0x3f90>
  402cc0:	sub	x1, x29, #0x10
  402cc4:	add	x2, sp, #0x10
  402cc8:	mov	x0, x25
  402ccc:	mov	x3, x26
  402cd0:	bl	405ee8 <feof@plt+0x4248>
  402cd4:	b	402c70 <feof@plt+0xfd0>
  402cd8:	ldr	w8, [sp, #12]
  402cdc:	cbz	w8, 402e08 <feof@plt+0x1168>
  402ce0:	adrp	x23, 40e000 <_ZdlPvm@@Base+0x2294>
  402ce4:	adrp	x24, 40e000 <_ZdlPvm@@Base+0x2294>
  402ce8:	adrp	x25, 40e000 <_ZdlPvm@@Base+0x2294>
  402cec:	adrp	x26, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402cf0:	mov	w28, wzr
  402cf4:	add	x23, x23, #0x4b7
  402cf8:	mov	w19, #0x5                   	// #5
  402cfc:	add	x24, x24, #0x485
  402d00:	add	x25, x25, #0x3e2
  402d04:	add	x26, x26, #0xf68
  402d08:	b	402d1c <feof@plt+0x107c>
  402d0c:	add	w28, w28, w27
  402d10:	cmp	w28, #0x5
  402d14:	add	x23, x23, w27, sxtw
  402d18:	b.ge	402e9c <feof@plt+0x11fc>  // b.tcont
  402d1c:	sub	w8, w19, w28
  402d20:	sxtw	x2, w8
  402d24:	mov	w0, #0x1                   	// #1
  402d28:	mov	x1, x23
  402d2c:	bl	401bc0 <write@plt>
  402d30:	mov	x27, x0
  402d34:	tbz	w27, #31, 402d0c <feof@plt+0x106c>
  402d38:	sub	x0, x29, #0x10
  402d3c:	mov	x1, x24
  402d40:	bl	405c30 <feof@plt+0x3f90>
  402d44:	bl	401b20 <__errno_location@plt>
  402d48:	ldr	w0, [x0]
  402d4c:	bl	4019d0 <strerror@plt>
  402d50:	mov	x1, x0
  402d54:	add	x0, sp, #0x10
  402d58:	bl	405c30 <feof@plt+0x3f90>
  402d5c:	sub	x1, x29, #0x10
  402d60:	add	x2, sp, #0x10
  402d64:	mov	x0, x25
  402d68:	mov	x3, x26
  402d6c:	bl	405ee8 <feof@plt+0x4248>
  402d70:	b	402d0c <feof@plt+0x106c>
  402d74:	adrp	x23, 40e000 <_ZdlPvm@@Base+0x2294>
  402d78:	adrp	x24, 40e000 <_ZdlPvm@@Base+0x2294>
  402d7c:	adrp	x25, 40e000 <_ZdlPvm@@Base+0x2294>
  402d80:	adrp	x26, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402d84:	mov	w28, wzr
  402d88:	add	x23, x23, #0x4a1
  402d8c:	mov	w19, #0xa                   	// #10
  402d90:	add	x24, x24, #0x485
  402d94:	add	x25, x25, #0x3e2
  402d98:	add	x26, x26, #0xf68
  402d9c:	b	402db0 <feof@plt+0x1110>
  402da0:	add	w28, w28, w27
  402da4:	cmp	w28, #0xa
  402da8:	add	x23, x23, w27, sxtw
  402dac:	b.ge	402e9c <feof@plt+0x11fc>  // b.tcont
  402db0:	sub	w8, w19, w28
  402db4:	sxtw	x2, w8
  402db8:	mov	w0, #0x1                   	// #1
  402dbc:	mov	x1, x23
  402dc0:	bl	401bc0 <write@plt>
  402dc4:	mov	x27, x0
  402dc8:	tbz	w27, #31, 402da0 <feof@plt+0x1100>
  402dcc:	sub	x0, x29, #0x10
  402dd0:	mov	x1, x24
  402dd4:	bl	405c30 <feof@plt+0x3f90>
  402dd8:	bl	401b20 <__errno_location@plt>
  402ddc:	ldr	w0, [x0]
  402de0:	bl	4019d0 <strerror@plt>
  402de4:	mov	x1, x0
  402de8:	add	x0, sp, #0x10
  402dec:	bl	405c30 <feof@plt+0x3f90>
  402df0:	sub	x1, x29, #0x10
  402df4:	add	x2, sp, #0x10
  402df8:	mov	x0, x25
  402dfc:	mov	x3, x26
  402e00:	bl	405ee8 <feof@plt+0x4248>
  402e04:	b	402da0 <feof@plt+0x1100>
  402e08:	adrp	x23, 40e000 <_ZdlPvm@@Base+0x2294>
  402e0c:	adrp	x24, 40e000 <_ZdlPvm@@Base+0x2294>
  402e10:	adrp	x25, 40e000 <_ZdlPvm@@Base+0x2294>
  402e14:	adrp	x26, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402e18:	mov	w28, wzr
  402e1c:	add	x23, x23, #0x4bd
  402e20:	mov	w19, #0x5                   	// #5
  402e24:	add	x24, x24, #0x485
  402e28:	add	x25, x25, #0x3e2
  402e2c:	add	x26, x26, #0xf68
  402e30:	b	402e44 <feof@plt+0x11a4>
  402e34:	add	w28, w28, w27
  402e38:	cmp	w28, #0x5
  402e3c:	add	x23, x23, w27, sxtw
  402e40:	b.ge	402e9c <feof@plt+0x11fc>  // b.tcont
  402e44:	sub	w8, w19, w28
  402e48:	sxtw	x2, w8
  402e4c:	mov	w0, #0x1                   	// #1
  402e50:	mov	x1, x23
  402e54:	bl	401bc0 <write@plt>
  402e58:	mov	x27, x0
  402e5c:	tbz	w27, #31, 402e34 <feof@plt+0x1194>
  402e60:	sub	x0, x29, #0x10
  402e64:	mov	x1, x24
  402e68:	bl	405c30 <feof@plt+0x3f90>
  402e6c:	bl	401b20 <__errno_location@plt>
  402e70:	ldr	w0, [x0]
  402e74:	bl	4019d0 <strerror@plt>
  402e78:	mov	x1, x0
  402e7c:	add	x0, sp, #0x10
  402e80:	bl	405c30 <feof@plt+0x3f90>
  402e84:	sub	x1, x29, #0x10
  402e88:	add	x2, sp, #0x10
  402e8c:	mov	x0, x25
  402e90:	mov	x3, x26
  402e94:	bl	405ee8 <feof@plt+0x4248>
  402e98:	b	402e34 <feof@plt+0x1194>
  402e9c:	mov	w28, w22
  402ea0:	ldr	x8, [x21]
  402ea4:	ldr	w9, [x8, #256]
  402ea8:	cmp	w28, w9
  402eac:	b.eq	402908 <feof@plt+0xc68>  // b.none
  402eb0:	str	w28, [x20]
  402eb4:	ldp	x20, x19, [sp, #128]
  402eb8:	ldp	x22, x21, [sp, #112]
  402ebc:	ldp	x24, x23, [sp, #96]
  402ec0:	ldp	x26, x25, [sp, #80]
  402ec4:	ldp	x28, x27, [sp, #64]
  402ec8:	ldp	x29, x30, [sp, #48]
  402ecc:	add	sp, sp, #0x90
  402ed0:	ret
  402ed4:	stp	x29, x30, [sp, #-48]!
  402ed8:	mov	x0, x3
  402edc:	str	x21, [sp, #16]
  402ee0:	stp	x20, x19, [sp, #32]
  402ee4:	mov	x29, sp
  402ee8:	mov	x21, x3
  402eec:	mov	x20, x2
  402ef0:	mov	x19, x1
  402ef4:	bl	4018d0 <strlen@plt>
  402ef8:	ldr	x9, [x19]
  402efc:	cbz	x9, 402f9c <feof@plt+0x12fc>
  402f00:	ldr	w12, [x20]
  402f04:	mov	w10, wzr
  402f08:	sxtw	x11, w0
  402f0c:	b	402f20 <feof@plt+0x1280>
  402f10:	ldr	x9, [x9, #264]
  402f14:	mov	w12, wzr
  402f18:	mov	w8, wzr
  402f1c:	cbz	x9, 402fb0 <feof@plt+0x1310>
  402f20:	ldr	w13, [x9, #256]
  402f24:	cmp	w12, w13
  402f28:	cset	w8, lt  // lt = tstop
  402f2c:	cmp	w10, w0
  402f30:	b.ge	402f80 <feof@plt+0x12e0>  // b.tcont
  402f34:	cmp	w12, w13
  402f38:	b.ge	402f80 <feof@plt+0x12e0>  // b.tcont
  402f3c:	sxtw	x13, w13
  402f40:	sxtw	x12, w12
  402f44:	sxtw	x10, w10
  402f48:	ldrb	w8, [x9, x12]
  402f4c:	ldrb	w14, [x21, x10]
  402f50:	cmp	w8, w14
  402f54:	b.ne	402f7c <feof@plt+0x12dc>  // b.any
  402f58:	add	x12, x12, #0x1
  402f5c:	add	x10, x10, #0x1
  402f60:	cmp	x12, x13
  402f64:	cset	w8, lt  // lt = tstop
  402f68:	cmp	x10, x11
  402f6c:	b.ge	402f80 <feof@plt+0x12e0>  // b.tcont
  402f70:	cmp	x12, x13
  402f74:	b.lt	402f48 <feof@plt+0x12a8>  // b.tstop
  402f78:	b	402f80 <feof@plt+0x12e0>
  402f7c:	mov	w8, #0x1                   	// #1
  402f80:	cmp	w10, w0
  402f84:	b.eq	402fa4 <feof@plt+0x1304>  // b.none
  402f88:	cbz	w8, 402f10 <feof@plt+0x1270>
  402f8c:	ldrb	w8, [x9, w12, sxtw]
  402f90:	ldrb	w12, [x21, w10, sxtw]
  402f94:	cmp	w8, w12
  402f98:	b.eq	402f10 <feof@plt+0x1270>  // b.none
  402f9c:	mov	w8, wzr
  402fa0:	b	402fb0 <feof@plt+0x1310>
  402fa4:	str	w12, [x20]
  402fa8:	str	x9, [x19]
  402fac:	mov	w8, #0x1                   	// #1
  402fb0:	ldp	x20, x19, [sp, #32]
  402fb4:	ldr	x21, [sp, #16]
  402fb8:	mov	w0, w8
  402fbc:	ldp	x29, x30, [sp], #48
  402fc0:	ret
  402fc4:	stp	x29, x30, [sp, #-48]!
  402fc8:	stp	x22, x21, [sp, #16]
  402fcc:	stp	x20, x19, [sp, #32]
  402fd0:	ldr	x20, [x1]
  402fd4:	mov	x29, sp
  402fd8:	cbz	x20, 403034 <feof@plt+0x1394>
  402fdc:	ldr	w21, [x2]
  402fe0:	mov	x19, x2
  402fe4:	ldrsw	x22, [x20, #256]
  402fe8:	cmp	w21, w22
  402fec:	b.ge	40300c <feof@plt+0x136c>  // b.tcont
  402ff0:	sxtw	x21, w21
  402ff4:	ldrb	w0, [x20, x21]
  402ff8:	bl	401930 <isspace@plt>
  402ffc:	cbz	w0, 40300c <feof@plt+0x136c>
  403000:	add	x21, x21, #0x1
  403004:	cmp	x21, x22
  403008:	b.lt	402ff4 <feof@plt+0x1354>  // b.tstop
  40300c:	cmp	w21, w22
  403010:	b.ne	403048 <feof@plt+0x13a8>  // b.any
  403014:	ldr	x20, [x20, #264]
  403018:	mov	w21, wzr
  40301c:	mov	w0, wzr
  403020:	cbnz	x20, 402fe4 <feof@plt+0x1344>
  403024:	ldp	x20, x19, [sp, #32]
  403028:	ldp	x22, x21, [sp, #16]
  40302c:	ldp	x29, x30, [sp], #48
  403030:	ret
  403034:	mov	w0, wzr
  403038:	ldp	x20, x19, [sp, #32]
  40303c:	ldp	x22, x21, [sp, #16]
  403040:	ldp	x29, x30, [sp], #48
  403044:	ret
  403048:	mov	w0, #0x1                   	// #1
  40304c:	str	w21, [x19]
  403050:	ldp	x20, x19, [sp, #32]
  403054:	ldp	x22, x21, [sp, #16]
  403058:	ldp	x29, x30, [sp], #48
  40305c:	ret
  403060:	ldr	x8, [x1]
  403064:	cbz	x8, 4030b0 <feof@plt+0x1410>
  403068:	ldr	w9, [x2]
  40306c:	ldrsw	x10, [x8, #256]
  403070:	cmp	w9, w10
  403074:	b.ge	403094 <feof@plt+0x13f4>  // b.tcont
  403078:	sxtw	x9, w9
  40307c:	ldrb	w11, [x8, x9]
  403080:	cmp	w11, #0xa
  403084:	b.eq	403094 <feof@plt+0x13f4>  // b.none
  403088:	add	x9, x9, #0x1
  40308c:	cmp	x9, x10
  403090:	b.lt	40307c <feof@plt+0x13dc>  // b.tstop
  403094:	cmp	w9, w10
  403098:	b.ne	4030b4 <feof@plt+0x1414>  // b.any
  40309c:	str	wzr, [x2]
  4030a0:	ldr	x8, [x8, #264]
  4030a4:	mov	w9, wzr
  4030a8:	str	x8, [x1]
  4030ac:	cbnz	x8, 40306c <feof@plt+0x13cc>
  4030b0:	ret
  4030b4:	str	w9, [x2]
  4030b8:	ret
  4030bc:	sub	sp, sp, #0x30
  4030c0:	stp	x29, x30, [sp, #16]
  4030c4:	stp	x20, x19, [sp, #32]
  4030c8:	add	x29, sp, #0x10
  4030cc:	stur	wzr, [x29, #-4]
  4030d0:	ldr	x8, [x0]
  4030d4:	str	x8, [sp]
  4030d8:	cbz	x8, 403100 <feof@plt+0x1460>
  4030dc:	mov	w19, w1
  4030e0:	mov	x20, x0
  4030e4:	mov	x1, sp
  4030e8:	sub	x2, x29, #0x4
  4030ec:	mov	x0, x20
  4030f0:	mov	w3, w19
  4030f4:	bl	40259c <feof@plt+0x8fc>
  4030f8:	ldr	x8, [sp]
  4030fc:	cbnz	x8, 4030e4 <feof@plt+0x1444>
  403100:	ldp	x20, x19, [sp, #32]
  403104:	ldp	x29, x30, [sp, #16]
  403108:	add	sp, sp, #0x30
  40310c:	ret
  403110:	ldr	x8, [sp]
  403114:	stp	w1, w2, [x0, #8]
  403118:	stp	w3, w4, [x0, #16]
  40311c:	stp	w7, w5, [x0, #36]
  403120:	str	w6, [x0, #32]
  403124:	str	x8, [x0, #24]
  403128:	str	xzr, [x0]
  40312c:	ret
  403130:	ldr	x0, [x0, #24]
  403134:	cbz	x0, 40313c <feof@plt+0x149c>
  403138:	b	401960 <free@plt>
  40313c:	ret
  403140:	stp	xzr, xzr, [x0]
  403144:	str	wzr, [x0, #16]
  403148:	ret
  40314c:	stp	x29, x30, [sp, #-32]!
  403150:	stp	x20, x19, [sp, #16]
  403154:	ldr	x20, [x0]
  403158:	mov	x29, sp
  40315c:	cbz	x20, 403190 <feof@plt+0x14f0>
  403160:	mov	x19, x0
  403164:	b	403178 <feof@plt+0x14d8>
  403168:	mov	x0, x20
  40316c:	bl	40bd60 <_ZdlPv@@Base>
  403170:	ldr	x20, [x19]
  403174:	cbz	x20, 403190 <feof@plt+0x14f0>
  403178:	ldr	x8, [x20]
  40317c:	str	x8, [x19]
  403180:	ldr	x0, [x20, #24]
  403184:	cbz	x0, 403168 <feof@plt+0x14c8>
  403188:	bl	401960 <free@plt>
  40318c:	b	403168 <feof@plt+0x14c8>
  403190:	ldp	x20, x19, [sp, #16]
  403194:	ldp	x29, x30, [sp], #32
  403198:	ret
  40319c:	sub	sp, sp, #0x70
  4031a0:	stp	x29, x30, [sp, #48]
  4031a4:	str	x23, [sp, #64]
  4031a8:	stp	x22, x21, [sp, #80]
  4031ac:	stp	x20, x19, [sp, #96]
  4031b0:	add	x29, sp, #0x30
  4031b4:	adrp	x21, 422000 <_Znam@GLIBCXX_3.4>
  4031b8:	ldr	w8, [x21, #584]
  4031bc:	cmp	w8, w1
  4031c0:	b.eq	403360 <feof@plt+0x16c0>  // b.none
  4031c4:	adrp	x22, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4031c8:	mov	w19, w1
  4031cc:	mov	x20, x0
  4031d0:	cmp	w8, #0x1
  4031d4:	add	x22, x22, #0xee0
  4031d8:	b.lt	4031ec <feof@plt+0x154c>  // b.tstop
  4031dc:	ldr	x0, [x22]
  4031e0:	bl	401a20 <unlink@plt>
  4031e4:	ldr	x0, [x22, #8]
  4031e8:	bl	401a20 <unlink@plt>
  4031ec:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4031f0:	ldrb	w8, [x8, #3772]
  4031f4:	cmp	w8, #0x1
  4031f8:	b.eq	40337c <feof@plt+0x16dc>  // b.none
  4031fc:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403200:	add	x8, x8, #0xee8
  403204:	ldp	x3, x2, [x8]
  403208:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2294>
  40320c:	add	x0, x0, #0x282
  403210:	mov	w1, w19
  403214:	bl	402300 <feof@plt+0x660>
  403218:	cbz	x0, 403224 <feof@plt+0x1584>
  40321c:	mov	w1, #0x1                   	// #1
  403220:	b	403270 <feof@plt+0x15d0>
  403224:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  403228:	add	x1, x1, #0x29a
  40322c:	sub	x0, x29, #0x10
  403230:	bl	405c30 <feof@plt+0x3f90>
  403234:	bl	401b20 <__errno_location@plt>
  403238:	ldr	w0, [x0]
  40323c:	bl	4019d0 <strerror@plt>
  403240:	mov	x1, x0
  403244:	add	x0, sp, #0x10
  403248:	bl	405c30 <feof@plt+0x3f90>
  40324c:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2294>
  403250:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403254:	add	x0, x0, #0x3e2
  403258:	add	x3, x3, #0xf68
  40325c:	sub	x1, x29, #0x10
  403260:	add	x2, sp, #0x10
  403264:	bl	405ee8 <feof@plt+0x4248>
  403268:	mov	w1, #0x1                   	// #1
  40326c:	mov	x0, xzr
  403270:	bl	4021dc <feof@plt+0x53c>
  403274:	adrp	x8, 422000 <_Znam@GLIBCXX_3.4>
  403278:	ldr	w8, [x8, #592]
  40327c:	adrp	x9, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403280:	ldr	x10, [x20]
  403284:	ldr	x1, [x9, #3832]
  403288:	lsl	w9, w8, #3
  40328c:	sub	w9, w9, w8
  403290:	cbnz	x10, 4032e8 <feof@plt+0x1648>
  403294:	adrp	x10, 422000 <_Znam@GLIBCXX_3.4>
  403298:	ldr	w5, [x10, #588]
  40329c:	ldr	x6, [x22, #32]
  4032a0:	ldp	x7, x10, [x22]
  4032a4:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2294>
  4032a8:	mul	w9, w5, w9
  4032ac:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2294>
  4032b0:	adrp	x4, 40e000 <_ZdlPvm@@Base+0x2294>
  4032b4:	sdiv	w3, w9, w8
  4032b8:	add	x0, x0, #0x2a7
  4032bc:	add	x2, x2, #0x7a1
  4032c0:	add	x4, x4, #0x4c3
  4032c4:	str	x10, [sp]
  4032c8:	bl	402300 <feof@plt+0x660>
  4032cc:	mov	x20, x0
  4032d0:	cbz	x0, 403304 <feof@plt+0x1664>
  4032d4:	mov	w1, #0x1                   	// #1
  4032d8:	mov	x0, x20
  4032dc:	b	403350 <feof@plt+0x16b0>
  4032e0:	ldr	x10, [x10]
  4032e4:	cbz	x10, 403294 <feof@plt+0x15f4>
  4032e8:	ldr	w11, [x10, #40]
  4032ec:	cmp	w11, w19
  4032f0:	b.ne	4032e0 <feof@plt+0x1640>  // b.any
  4032f4:	ldr	w11, [x10, #16]
  4032f8:	cmp	w11, w9
  4032fc:	csel	w9, w11, w9, gt
  403300:	b	4032e0 <feof@plt+0x1640>
  403304:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  403308:	add	x1, x1, #0x29a
  40330c:	sub	x0, x29, #0x10
  403310:	bl	405c30 <feof@plt+0x3f90>
  403314:	bl	401b20 <__errno_location@plt>
  403318:	ldr	w0, [x0]
  40331c:	bl	4019d0 <strerror@plt>
  403320:	mov	x1, x0
  403324:	add	x0, sp, #0x10
  403328:	bl	405c30 <feof@plt+0x3f90>
  40332c:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2294>
  403330:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403334:	add	x0, x0, #0x3e2
  403338:	add	x3, x3, #0xf68
  40333c:	sub	x1, x29, #0x10
  403340:	add	x2, sp, #0x10
  403344:	bl	405ee8 <feof@plt+0x4248>
  403348:	mov	w1, #0x1                   	// #1
  40334c:	mov	x0, xzr
  403350:	bl	4021dc <feof@plt+0x53c>
  403354:	mov	x0, x20
  403358:	bl	401960 <free@plt>
  40335c:	str	w19, [x21, #584]
  403360:	ldp	x20, x19, [sp, #96]
  403364:	ldp	x22, x21, [sp, #80]
  403368:	ldr	x23, [sp, #64]
  40336c:	ldp	x29, x30, [sp, #48]
  403370:	mov	w0, wzr
  403374:	add	sp, sp, #0x70
  403378:	ret
  40337c:	adrp	x23, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403380:	ldr	x0, [x23, #3752]
  403384:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  403388:	add	x1, x1, #0x27c
  40338c:	mov	w2, w19
  403390:	bl	4018e0 <fprintf@plt>
  403394:	ldr	x0, [x23, #3752]
  403398:	bl	401af0 <fflush@plt>
  40339c:	b	4031fc <feof@plt+0x155c>
  4033a0:	adrp	x8, 422000 <_Znam@GLIBCXX_3.4>
  4033a4:	ldr	w9, [x8, #592]
  4033a8:	ldr	x8, [x0]
  4033ac:	lsl	w10, w9, #3
  4033b0:	sub	w0, w10, w9
  4033b4:	cbnz	x8, 4033c4 <feof@plt+0x1724>
  4033b8:	ret
  4033bc:	ldr	x8, [x8]
  4033c0:	cbz	x8, 4033b8 <feof@plt+0x1718>
  4033c4:	ldr	w9, [x8, #40]
  4033c8:	cmp	w9, w1
  4033cc:	b.ne	4033bc <feof@plt+0x171c>  // b.any
  4033d0:	ldr	w9, [x8, #16]
  4033d4:	cmp	w9, w0
  4033d8:	csel	w0, w9, w0, gt
  4033dc:	b	4033bc <feof@plt+0x171c>
  4033e0:	cmp	w0, w1
  4033e4:	csel	w0, w0, w1, lt  // lt = tstop
  4033e8:	ret
  4033ec:	cmp	w0, w1
  4033f0:	csel	w0, w0, w1, gt
  4033f4:	ret
  4033f8:	sub	sp, sp, #0x90
  4033fc:	stp	x29, x30, [sp, #48]
  403400:	str	x27, [sp, #64]
  403404:	stp	x26, x25, [sp, #80]
  403408:	stp	x24, x23, [sp, #96]
  40340c:	stp	x22, x21, [sp, #112]
  403410:	stp	x20, x19, [sp, #128]
  403414:	add	x29, sp, #0x30
  403418:	ldr	w8, [x1, #8]
  40341c:	cmn	w8, #0x1
  403420:	b.eq	403560 <feof@plt+0x18c0>  // b.none
  403424:	adrp	x9, 422000 <_Znam@GLIBCXX_3.4>
  403428:	adrp	x22, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40342c:	ldp	w11, w10, [x1, #12]
  403430:	add	x9, x9, #0x24c
  403434:	add	x22, x22, #0xecc
  403438:	ldr	w13, [x22]
  40343c:	ldp	w23, w25, [x9]
  403440:	ldr	w12, [x1, #20]
  403444:	cmp	w8, w10
  403448:	csel	w14, w8, w10, lt  // lt = tstop
  40344c:	csel	w24, w8, w10, gt
  403450:	mov	w8, #0x8e39                	// #36409
  403454:	movk	w8, #0x38e3, lsl #16
  403458:	mul	w9, w13, w23
  40345c:	smull	x8, w9, w8
  403460:	cmp	w11, w12
  403464:	lsr	x10, x8, #63
  403468:	asr	x8, x8, #36
  40346c:	mov	x19, x1
  403470:	csel	w9, w11, w12, lt  // lt = tstop
  403474:	add	w27, w8, w10
  403478:	ldr	w1, [x1, #40]
  40347c:	mul	w8, w14, w23
  403480:	sdiv	w8, w8, w25
  403484:	mul	w9, w9, w23
  403488:	bic	w20, w8, w8, asr #31
  40348c:	sdiv	w8, w9, w25
  403490:	add	w8, w8, w27
  403494:	csel	w26, w11, w12, gt
  403498:	bic	w21, w8, w8, asr #31
  40349c:	bl	40319c <feof@plt+0x14fc>
  4034a0:	mul	w8, w26, w23
  4034a4:	sdiv	w8, w8, w25
  4034a8:	mul	w9, w24, w23
  4034ac:	ldur	x6, [x22, #20]
  4034b0:	ldr	x10, [x19, #24]
  4034b4:	add	w8, w27, w8
  4034b8:	sdiv	w9, w9, w25
  4034bc:	sub	w8, w8, w21
  4034c0:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  4034c4:	sub	w9, w9, w20
  4034c8:	add	w5, w8, #0x2
  4034cc:	adrp	x8, 40e000 <_ZdlPvm@@Base+0x2294>
  4034d0:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2294>
  4034d4:	add	x1, x1, #0x7a1
  4034d8:	add	w4, w9, #0x1
  4034dc:	add	x8, x8, #0x37c
  4034e0:	add	x0, x0, #0x33b
  4034e4:	mov	w2, w20
  4034e8:	mov	w3, w21
  4034ec:	mov	x7, x1
  4034f0:	stp	x8, x10, [sp]
  4034f4:	bl	402300 <feof@plt+0x660>
  4034f8:	mov	x19, x0
  4034fc:	cbz	x0, 403508 <feof@plt+0x1868>
  403500:	mov	x0, x19
  403504:	b	403550 <feof@plt+0x18b0>
  403508:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  40350c:	add	x1, x1, #0x29a
  403510:	sub	x0, x29, #0x10
  403514:	bl	405c30 <feof@plt+0x3f90>
  403518:	bl	401b20 <__errno_location@plt>
  40351c:	ldr	w0, [x0]
  403520:	bl	4019d0 <strerror@plt>
  403524:	mov	x1, x0
  403528:	add	x0, sp, #0x10
  40352c:	bl	405c30 <feof@plt+0x3f90>
  403530:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2294>
  403534:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403538:	add	x0, x0, #0x3e2
  40353c:	add	x3, x3, #0xf68
  403540:	sub	x1, x29, #0x10
  403544:	add	x2, sp, #0x10
  403548:	bl	405ee8 <feof@plt+0x4248>
  40354c:	mov	x0, xzr
  403550:	mov	w1, wzr
  403554:	bl	4021dc <feof@plt+0x53c>
  403558:	mov	x0, x19
  40355c:	bl	401960 <free@plt>
  403560:	ldp	x20, x19, [sp, #128]
  403564:	ldp	x22, x21, [sp, #112]
  403568:	ldp	x24, x23, [sp, #96]
  40356c:	ldp	x26, x25, [sp, #80]
  403570:	ldr	x27, [sp, #64]
  403574:	ldp	x29, x30, [sp, #48]
  403578:	add	sp, sp, #0x90
  40357c:	ret
  403580:	stp	x29, x30, [sp, #-96]!
  403584:	str	x27, [sp, #16]
  403588:	stp	x26, x25, [sp, #32]
  40358c:	stp	x24, x23, [sp, #48]
  403590:	stp	x22, x21, [sp, #64]
  403594:	stp	x20, x19, [sp, #80]
  403598:	mov	x29, sp
  40359c:	ldr	x27, [x29, #96]
  4035a0:	mov	x19, x0
  4035a4:	mov	w0, #0x30                  	// #48
  4035a8:	mov	w20, w7
  4035ac:	mov	w21, w6
  4035b0:	mov	w22, w5
  4035b4:	mov	w23, w4
  4035b8:	mov	w24, w3
  4035bc:	mov	w25, w2
  4035c0:	mov	w26, w1
  4035c4:	bl	40bcbc <_Znwm@@Base>
  4035c8:	stp	w26, w25, [x0, #8]
  4035cc:	stp	w24, w23, [x0, #16]
  4035d0:	stp	w20, w22, [x0, #36]
  4035d4:	str	w21, [x0, #32]
  4035d8:	str	x27, [x0, #24]
  4035dc:	str	xzr, [x0]
  4035e0:	ldr	x8, [x19]
  4035e4:	cbz	x8, 4035f4 <feof@plt+0x1954>
  4035e8:	ldr	x8, [x19, #8]!
  4035ec:	str	x0, [x8]
  4035f0:	b	4035f8 <feof@plt+0x1958>
  4035f4:	str	x0, [x19], #8
  4035f8:	str	x0, [x19]
  4035fc:	ldp	x20, x19, [sp, #80]
  403600:	ldp	x22, x21, [sp, #64]
  403604:	ldp	x24, x23, [sp, #48]
  403608:	ldp	x26, x25, [sp, #32]
  40360c:	ldr	x27, [sp, #16]
  403610:	ldp	x29, x30, [sp], #96
  403614:	ret
  403618:	stp	x29, x30, [sp, #-32]!
  40361c:	stp	x20, x19, [sp, #16]
  403620:	mov	x29, sp
  403624:	ldr	x20, [x0]
  403628:	cbz	x20, 403644 <feof@plt+0x19a4>
  40362c:	mov	x19, x0
  403630:	mov	x0, x19
  403634:	mov	x1, x20
  403638:	bl	4033f8 <feof@plt+0x1758>
  40363c:	ldr	x20, [x20]
  403640:	cbnz	x20, 403630 <feof@plt+0x1990>
  403644:	ldp	x20, x19, [sp, #16]
  403648:	ldp	x29, x30, [sp], #32
  40364c:	ret
  403650:	sub	sp, sp, #0x50
  403654:	stp	x29, x30, [sp, #32]
  403658:	stp	x22, x21, [sp, #48]
  40365c:	stp	x20, x19, [sp, #64]
  403660:	add	x29, sp, #0x20
  403664:	add	w8, w0, #0x2
  403668:	mov	w19, w0
  40366c:	sbfiz	x0, x8, #3, #32
  403670:	mov	x22, x2
  403674:	mov	x21, x1
  403678:	bl	401bd0 <malloc@plt>
  40367c:	mov	x20, x0
  403680:	cbz	x0, 4036e8 <feof@plt+0x1a48>
  403684:	cmp	w19, #0x1
  403688:	b.lt	403734 <feof@plt+0x1a94>  // b.tstop
  40368c:	ldr	x8, [x21]
  403690:	str	x8, [x20]
  403694:	mov	w8, #0x1                   	// #1
  403698:	cmp	w8, w19
  40369c:	str	x22, [x20, w8, uxtw #3]
  4036a0:	b.ge	4036c8 <feof@plt+0x1a28>  // b.tcont
  4036a4:	lsl	x9, x8, #3
  4036a8:	mvn	w8, w8
  4036ac:	add	w8, w8, w19
  4036b0:	add	x10, x9, x20
  4036b4:	lsl	x8, x8, #3
  4036b8:	add	x1, x21, x9
  4036bc:	add	x0, x10, #0x8
  4036c0:	add	x2, x8, #0x8
  4036c4:	bl	401860 <memcpy@plt>
  4036c8:	add	w8, w19, #0x1
  4036cc:	str	xzr, [x20, w8, sxtw #3]
  4036d0:	mov	x0, x20
  4036d4:	ldp	x20, x19, [sp, #64]
  4036d8:	ldp	x22, x21, [sp, #48]
  4036dc:	ldp	x29, x30, [sp, #32]
  4036e0:	add	sp, sp, #0x50
  4036e4:	ret
  4036e8:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  4036ec:	add	x1, x1, #0x3a9
  4036f0:	add	x0, sp, #0x10
  4036f4:	bl	405c30 <feof@plt+0x3f90>
  4036f8:	bl	401b20 <__errno_location@plt>
  4036fc:	ldr	w0, [x0]
  403700:	bl	4019d0 <strerror@plt>
  403704:	mov	x1, x0
  403708:	mov	x0, sp
  40370c:	bl	405c30 <feof@plt+0x3f90>
  403710:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2294>
  403714:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403718:	add	x0, x0, #0x3e2
  40371c:	add	x3, x3, #0xf68
  403720:	add	x1, sp, #0x10
  403724:	mov	x2, sp
  403728:	bl	405ee8 <feof@plt+0x4248>
  40372c:	cmp	w19, #0x1
  403730:	b.ge	40368c <feof@plt+0x19ec>  // b.tcont
  403734:	mov	w8, wzr
  403738:	cmp	w8, w19
  40373c:	str	x22, [x20, w8, uxtw #3]
  403740:	b.lt	4036a4 <feof@plt+0x1a04>  // b.tstop
  403744:	b	4036c8 <feof@plt+0x1a28>
  403748:	sub	sp, sp, #0x50
  40374c:	stp	x29, x30, [sp, #32]
  403750:	stp	x22, x21, [sp, #48]
  403754:	stp	x20, x19, [sp, #64]
  403758:	add	x29, sp, #0x20
  40375c:	add	w8, w0, #0x2
  403760:	mov	w19, w0
  403764:	sbfiz	x0, x8, #3, #32
  403768:	mov	x20, x2
  40376c:	mov	x22, x1
  403770:	bl	401bd0 <malloc@plt>
  403774:	mov	x21, x0
  403778:	cbz	x0, 4037c0 <feof@plt+0x1b20>
  40377c:	cmp	w19, #0x1
  403780:	b.lt	403798 <feof@plt+0x1af8>  // b.tstop
  403784:	mov	w8, w19
  403788:	lsl	x2, x8, #3
  40378c:	mov	x0, x21
  403790:	mov	x1, x22
  403794:	bl	401860 <memcpy@plt>
  403798:	mov	x0, x20
  40379c:	bl	40d618 <_ZdlPvm@@Base+0x18ac>
  4037a0:	add	x8, x21, w19, sxtw #3
  4037a4:	stp	x0, xzr, [x8]
  4037a8:	mov	x0, x21
  4037ac:	ldp	x20, x19, [sp, #64]
  4037b0:	ldp	x22, x21, [sp, #48]
  4037b4:	ldp	x29, x30, [sp, #32]
  4037b8:	add	sp, sp, #0x50
  4037bc:	ret
  4037c0:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  4037c4:	add	x1, x1, #0x3a9
  4037c8:	add	x0, sp, #0x10
  4037cc:	bl	405c30 <feof@plt+0x3f90>
  4037d0:	bl	401b20 <__errno_location@plt>
  4037d4:	ldr	w0, [x0]
  4037d8:	bl	4019d0 <strerror@plt>
  4037dc:	mov	x1, x0
  4037e0:	mov	x0, sp
  4037e4:	bl	405c30 <feof@plt+0x3f90>
  4037e8:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2294>
  4037ec:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4037f0:	add	x0, x0, #0x3e2
  4037f4:	add	x3, x3, #0xf68
  4037f8:	add	x1, sp, #0x10
  4037fc:	mov	x2, sp
  403800:	bl	405ee8 <feof@plt+0x4248>
  403804:	cmp	w19, #0x1
  403808:	b.ge	403784 <feof@plt+0x1ae4>  // b.tcont
  40380c:	b	403798 <feof@plt+0x1af8>
  403810:	stp	x29, x30, [sp, #-48]!
  403814:	stp	x22, x21, [sp, #16]
  403818:	stp	x20, x19, [sp, #32]
  40381c:	adrp	x21, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403820:	ldr	x8, [x21, #3752]
  403824:	mov	x19, x1
  403828:	mov	w20, w0
  40382c:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  403830:	add	x1, x1, #0x3b0
  403834:	mov	x0, x8
  403838:	mov	w2, w20
  40383c:	mov	x29, sp
  403840:	bl	4018e0 <fprintf@plt>
  403844:	ldr	x1, [x21, #3752]
  403848:	cmp	w20, #0x1
  40384c:	b.lt	403878 <feof@plt+0x1bd8>  // b.tstop
  403850:	mov	w22, w20
  403854:	adrp	x20, 40e000 <_ZdlPvm@@Base+0x2294>
  403858:	add	x20, x20, #0x3c0
  40385c:	ldr	x2, [x19], #8
  403860:	mov	x0, x1
  403864:	mov	x1, x20
  403868:	bl	4018e0 <fprintf@plt>
  40386c:	ldr	x1, [x21, #3752]
  403870:	subs	x22, x22, #0x1
  403874:	b.ne	40385c <feof@plt+0x1bbc>  // b.any
  403878:	ldp	x20, x19, [sp, #32]
  40387c:	ldp	x22, x21, [sp, #16]
  403880:	mov	w0, #0xa                   	// #10
  403884:	ldp	x29, x30, [sp], #48
  403888:	b	401aa0 <fputc@plt>
  40388c:	ret
  403890:	sub	sp, sp, #0x70
  403894:	stp	x29, x30, [sp, #48]
  403898:	str	x23, [sp, #64]
  40389c:	stp	x22, x21, [sp, #80]
  4038a0:	stp	x20, x19, [sp, #96]
  4038a4:	add	x29, sp, #0x30
  4038a8:	mov	x20, x0
  4038ac:	add	x0, x29, #0x18
  4038b0:	mov	x22, x3
  4038b4:	mov	w19, w1
  4038b8:	bl	4018a0 <pipe@plt>
  4038bc:	tbnz	w0, #31, 4038f4 <feof@plt+0x1c54>
  4038c0:	bl	401b60 <fork@plt>
  4038c4:	tbnz	w0, #31, 403940 <feof@plt+0x1ca0>
  4038c8:	ldr	w1, [x29, #24]
  4038cc:	mov	w21, w0
  4038d0:	cbz	w0, 403ad0 <feof@plt+0x1e30>
  4038d4:	mov	w0, w1
  4038d8:	bl	401ba0 <close@plt>
  4038dc:	tbnz	w0, #31, 40394c <feof@plt+0x1cac>
  4038e0:	ldr	w23, [x29, #28]
  4038e4:	cmp	w23, #0x1
  4038e8:	b.ne	40399c <feof@plt+0x1cfc>  // b.any
  4038ec:	mov	w22, #0x1                   	// #1
  4038f0:	b	4039b8 <feof@plt+0x1d18>
  4038f4:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  4038f8:	add	x1, x1, #0x3c4
  4038fc:	sub	x0, x29, #0x10
  403900:	bl	405c30 <feof@plt+0x3f90>
  403904:	bl	401b20 <__errno_location@plt>
  403908:	ldr	w0, [x0]
  40390c:	bl	4019d0 <strerror@plt>
  403910:	mov	x1, x0
  403914:	add	x0, sp, #0x10
  403918:	bl	405c30 <feof@plt+0x3f90>
  40391c:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2294>
  403920:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403924:	add	x0, x0, #0x3e2
  403928:	add	x3, x3, #0xf68
  40392c:	sub	x1, x29, #0x10
  403930:	add	x2, sp, #0x10
  403934:	bl	405ee8 <feof@plt+0x4248>
  403938:	bl	401b60 <fork@plt>
  40393c:	tbz	w0, #31, 4038c8 <feof@plt+0x1c28>
  403940:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  403944:	add	x1, x1, #0x3c9
  403948:	b	403a18 <feof@plt+0x1d78>
  40394c:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  403950:	add	x1, x1, #0x3ce
  403954:	sub	x0, x29, #0x10
  403958:	bl	405c30 <feof@plt+0x3f90>
  40395c:	bl	401b20 <__errno_location@plt>
  403960:	ldr	w0, [x0]
  403964:	bl	4019d0 <strerror@plt>
  403968:	mov	x1, x0
  40396c:	add	x0, sp, #0x10
  403970:	bl	405c30 <feof@plt+0x3f90>
  403974:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2294>
  403978:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40397c:	add	x0, x0, #0x3e2
  403980:	add	x3, x3, #0xf68
  403984:	sub	x1, x29, #0x10
  403988:	add	x2, sp, #0x10
  40398c:	bl	405ee8 <feof@plt+0x4248>
  403990:	ldr	w23, [x29, #28]
  403994:	cmp	w23, #0x1
  403998:	b.eq	4038ec <feof@plt+0x1c4c>  // b.none
  40399c:	mov	w0, #0x1                   	// #1
  4039a0:	bl	401b30 <dup@plt>
  4039a4:	mov	w22, w0
  4039a8:	tbnz	w0, #31, 403a70 <feof@plt+0x1dd0>
  4039ac:	mov	w0, #0x1                   	// #1
  4039b0:	mov	w1, w23
  4039b4:	bl	403bd0 <feof@plt+0x1f30>
  4039b8:	str	w22, [x29, #28]
  4039bc:	str	wzr, [sp, #16]
  4039c0:	ldr	x8, [x20]
  4039c4:	cmp	w19, #0x0
  4039c8:	cset	w19, eq  // eq = none
  4039cc:	stur	x8, [x29, #-16]
  4039d0:	cbz	x8, 4039f4 <feof@plt+0x1d54>
  4039d4:	sub	x1, x29, #0x10
  4039d8:	add	x2, sp, #0x10
  4039dc:	mov	x0, x20
  4039e0:	mov	w3, w19
  4039e4:	bl	40259c <feof@plt+0x8fc>
  4039e8:	ldur	x8, [x29, #-16]
  4039ec:	cbnz	x8, 4039d4 <feof@plt+0x1d34>
  4039f0:	ldr	w22, [x29, #28]
  4039f4:	mov	w0, #0x1                   	// #1
  4039f8:	mov	w1, w22
  4039fc:	bl	403bd0 <feof@plt+0x1f30>
  403a00:	mov	x0, sp
  403a04:	bl	4019a0 <wait@plt>
  403a08:	cmp	w0, w21
  403a0c:	b.eq	403a54 <feof@plt+0x1db4>  // b.none
  403a10:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  403a14:	add	x1, x1, #0x3e9
  403a18:	sub	x0, x29, #0x10
  403a1c:	bl	405c30 <feof@plt+0x3f90>
  403a20:	bl	401b20 <__errno_location@plt>
  403a24:	ldr	w0, [x0]
  403a28:	bl	4019d0 <strerror@plt>
  403a2c:	mov	x1, x0
  403a30:	add	x0, sp, #0x10
  403a34:	bl	405c30 <feof@plt+0x3f90>
  403a38:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2294>
  403a3c:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403a40:	add	x0, x0, #0x3e2
  403a44:	add	x3, x3, #0xf68
  403a48:	sub	x1, x29, #0x10
  403a4c:	add	x2, sp, #0x10
  403a50:	bl	405ee8 <feof@plt+0x4248>
  403a54:	ldp	x20, x19, [sp, #96]
  403a58:	ldp	x22, x21, [sp, #80]
  403a5c:	ldr	x23, [sp, #64]
  403a60:	ldp	x29, x30, [sp, #48]
  403a64:	mov	w0, wzr
  403a68:	add	sp, sp, #0x70
  403a6c:	ret
  403a70:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403a74:	ldr	x0, [x8, #3752]
  403a78:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  403a7c:	add	x1, x1, #0x51f
  403a80:	mov	w2, #0x1                   	// #1
  403a84:	bl	4018e0 <fprintf@plt>
  403a88:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  403a8c:	add	x1, x1, #0x546
  403a90:	sub	x0, x29, #0x10
  403a94:	bl	405c30 <feof@plt+0x3f90>
  403a98:	bl	401b20 <__errno_location@plt>
  403a9c:	ldr	w0, [x0]
  403aa0:	bl	4019d0 <strerror@plt>
  403aa4:	mov	x1, x0
  403aa8:	add	x0, sp, #0x10
  403aac:	bl	405c30 <feof@plt+0x3f90>
  403ab0:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2294>
  403ab4:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403ab8:	add	x0, x0, #0x3e2
  403abc:	add	x3, x3, #0xf68
  403ac0:	sub	x1, x29, #0x10
  403ac4:	add	x2, sp, #0x10
  403ac8:	bl	405ee8 <feof@plt+0x4248>
  403acc:	b	4039ac <feof@plt+0x1d0c>
  403ad0:	mov	w0, wzr
  403ad4:	bl	403bd0 <feof@plt+0x1f30>
  403ad8:	ldr	w0, [x29, #28]
  403adc:	bl	401ba0 <close@plt>
  403ae0:	tbz	w0, #31, 403b28 <feof@plt+0x1e88>
  403ae4:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  403ae8:	add	x1, x1, #0x3ce
  403aec:	sub	x0, x29, #0x10
  403af0:	bl	405c30 <feof@plt+0x3f90>
  403af4:	bl	401b20 <__errno_location@plt>
  403af8:	ldr	w0, [x0]
  403afc:	bl	4019d0 <strerror@plt>
  403b00:	mov	x1, x0
  403b04:	add	x0, sp, #0x10
  403b08:	bl	405c30 <feof@plt+0x3f90>
  403b0c:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2294>
  403b10:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403b14:	add	x0, x0, #0x3e2
  403b18:	add	x3, x3, #0xf68
  403b1c:	sub	x1, x29, #0x10
  403b20:	add	x2, sp, #0x10
  403b24:	bl	405ee8 <feof@plt+0x4248>
  403b28:	cmp	w19, #0x1
  403b2c:	b.ne	403b68 <feof@plt+0x1ec8>  // b.any
  403b30:	adrp	x19, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403b34:	add	x19, x19, #0xef0
  403b38:	ldr	x0, [x19]
  403b3c:	mov	w1, #0x180                 	// #384
  403b40:	bl	401a10 <creat@plt>
  403b44:	mov	w1, w0
  403b48:	mov	w0, #0x1                   	// #1
  403b4c:	bl	403bd0 <feof@plt+0x1f30>
  403b50:	ldr	x0, [x19, #24]
  403b54:	mov	w1, #0x180                 	// #384
  403b58:	bl	401a10 <creat@plt>
  403b5c:	mov	w1, w0
  403b60:	mov	w0, #0x2                   	// #2
  403b64:	bl	403bd0 <feof@plt+0x1f30>
  403b68:	ldr	x0, [x22]
  403b6c:	mov	x1, x22
  403b70:	bl	401880 <execvp@plt>
  403b74:	ldr	x1, [x22]
  403b78:	sub	x0, x29, #0x10
  403b7c:	bl	405c30 <feof@plt+0x3f90>
  403b80:	bl	401b20 <__errno_location@plt>
  403b84:	ldr	w0, [x0]
  403b88:	bl	4019d0 <strerror@plt>
  403b8c:	mov	x1, x0
  403b90:	add	x0, sp, #0x10
  403b94:	bl	405c30 <feof@plt+0x3f90>
  403b98:	mov	x0, sp
  403b9c:	mov	x1, xzr
  403ba0:	bl	405c30 <feof@plt+0x3f90>
  403ba4:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2294>
  403ba8:	add	x0, x0, #0x3d4
  403bac:	sub	x1, x29, #0x10
  403bb0:	add	x2, sp, #0x10
  403bb4:	mov	x3, sp
  403bb8:	bl	405e80 <feof@plt+0x41e0>
  403bbc:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403bc0:	ldr	x0, [x8, #3752]
  403bc4:	bl	401af0 <fflush@plt>
  403bc8:	mov	w0, #0x1                   	// #1
  403bcc:	bl	401c30 <exit@plt>
  403bd0:	sub	sp, sp, #0x50
  403bd4:	stp	x29, x30, [sp, #32]
  403bd8:	str	x21, [sp, #48]
  403bdc:	stp	x20, x19, [sp, #64]
  403be0:	add	x29, sp, #0x20
  403be4:	cmp	w0, w1
  403be8:	b.eq	403c54 <feof@plt+0x1fb4>  // b.none
  403bec:	mov	w20, w0
  403bf0:	mov	w19, w1
  403bf4:	mov	w0, w1
  403bf8:	mov	w1, w20
  403bfc:	bl	4018b0 <dup2@plt>
  403c00:	tbnz	w0, #31, 403c68 <feof@plt+0x1fc8>
  403c04:	mov	w0, w19
  403c08:	bl	401ba0 <close@plt>
  403c0c:	tbz	w0, #31, 403c54 <feof@plt+0x1fb4>
  403c10:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  403c14:	add	x1, x1, #0x3ce
  403c18:	add	x0, sp, #0x10
  403c1c:	bl	405c30 <feof@plt+0x3f90>
  403c20:	bl	401b20 <__errno_location@plt>
  403c24:	ldr	w0, [x0]
  403c28:	bl	4019d0 <strerror@plt>
  403c2c:	mov	x1, x0
  403c30:	mov	x0, sp
  403c34:	bl	405c30 <feof@plt+0x3f90>
  403c38:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2294>
  403c3c:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403c40:	add	x0, x0, #0x3e2
  403c44:	add	x3, x3, #0xf68
  403c48:	add	x1, sp, #0x10
  403c4c:	mov	x2, sp
  403c50:	bl	405ee8 <feof@plt+0x4248>
  403c54:	ldp	x20, x19, [sp, #64]
  403c58:	ldr	x21, [sp, #48]
  403c5c:	ldp	x29, x30, [sp, #32]
  403c60:	add	sp, sp, #0x50
  403c64:	ret
  403c68:	adrp	x21, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403c6c:	ldr	x0, [x21, #3752]
  403c70:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  403c74:	add	x1, x1, #0x4ca
  403c78:	mov	w2, w20
  403c7c:	mov	w3, w19
  403c80:	bl	4018e0 <fprintf@plt>
  403c84:	cmp	w19, #0x1
  403c88:	b.eq	403ce0 <feof@plt+0x2040>  // b.none
  403c8c:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  403c90:	add	x1, x1, #0x51a
  403c94:	add	x0, sp, #0x10
  403c98:	bl	405c30 <feof@plt+0x3f90>
  403c9c:	bl	401b20 <__errno_location@plt>
  403ca0:	ldr	w0, [x0]
  403ca4:	bl	4019d0 <strerror@plt>
  403ca8:	mov	x1, x0
  403cac:	mov	x0, sp
  403cb0:	bl	405c30 <feof@plt+0x3f90>
  403cb4:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2294>
  403cb8:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403cbc:	add	x0, x0, #0x3e2
  403cc0:	add	x3, x3, #0xf68
  403cc4:	add	x1, sp, #0x10
  403cc8:	mov	x2, sp
  403ccc:	bl	405ee8 <feof@plt+0x4248>
  403cd0:	mov	w0, w19
  403cd4:	bl	401ba0 <close@plt>
  403cd8:	tbz	w0, #31, 403c54 <feof@plt+0x1fb4>
  403cdc:	b	403c10 <feof@plt+0x1f70>
  403ce0:	ldr	x0, [x21, #3752]
  403ce4:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  403ce8:	add	x1, x1, #0x4eb
  403cec:	mov	w2, w20
  403cf0:	bl	4018e0 <fprintf@plt>
  403cf4:	b	403c8c <feof@plt+0x1fec>
  403cf8:	sub	sp, sp, #0x60
  403cfc:	stp	x29, x30, [sp, #16]
  403d00:	stp	x26, x25, [sp, #32]
  403d04:	stp	x24, x23, [sp, #48]
  403d08:	stp	x22, x21, [sp, #64]
  403d0c:	stp	x20, x19, [sp, #80]
  403d10:	add	x29, sp, #0x10
  403d14:	mov	x19, x0
  403d18:	mov	x0, sp
  403d1c:	mov	x21, x2
  403d20:	mov	w20, w1
  403d24:	bl	40c938 <_ZdlPvm@@Base+0xbcc>
  403d28:	cmp	w20, #0x1
  403d2c:	adrp	x23, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403d30:	b.lt	403db0 <feof@plt+0x2110>  // b.tstop
  403d34:	ldrb	w8, [x23, #3776]
  403d38:	adrp	x22, 40e000 <_ZdlPvm@@Base+0x2294>
  403d3c:	mov	w24, w20
  403d40:	add	x22, x22, #0x559
  403d44:	tbz	w8, #0, 403d7c <feof@plt+0x20dc>
  403d48:	adrp	x25, 40e000 <_ZdlPvm@@Base+0x2294>
  403d4c:	add	x25, x25, #0x551
  403d50:	mov	x26, x21
  403d54:	b	403d64 <feof@plt+0x20c4>
  403d58:	subs	x24, x24, #0x1
  403d5c:	add	x26, x26, #0x8
  403d60:	b.eq	403db0 <feof@plt+0x2110>  // b.none
  403d64:	ldr	x0, [x26]
  403d68:	mov	x1, x22
  403d6c:	bl	401bb0 <strcmp@plt>
  403d70:	cbnz	w0, 403d58 <feof@plt+0x20b8>
  403d74:	str	x25, [x26]
  403d78:	b	403d58 <feof@plt+0x20b8>
  403d7c:	adrp	x25, 40e000 <_ZdlPvm@@Base+0x2294>
  403d80:	add	x25, x25, #0x54a
  403d84:	mov	x26, x21
  403d88:	b	403d98 <feof@plt+0x20f8>
  403d8c:	subs	x24, x24, #0x1
  403d90:	add	x26, x26, #0x8
  403d94:	b.eq	403db0 <feof@plt+0x2110>  // b.none
  403d98:	ldr	x0, [x26]
  403d9c:	mov	x1, x22
  403da0:	bl	401bb0 <strcmp@plt>
  403da4:	cbnz	w0, 403d8c <feof@plt+0x20ec>
  403da8:	str	x25, [x26]
  403dac:	b	403d8c <feof@plt+0x20ec>
  403db0:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403db4:	ldrsw	x8, [x8, #3792]
  403db8:	adrp	x9, 40e000 <_ZdlPvm@@Base+0x2294>
  403dbc:	add	x9, x9, #0x55e
  403dc0:	add	x1, x21, x8, lsl #3
  403dc4:	sub	w20, w20, w8
  403dc8:	str	x9, [x1]
  403dcc:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2294>
  403dd0:	add	x2, x2, #0x3ee
  403dd4:	mov	w0, w20
  403dd8:	bl	403650 <feof@plt+0x19b0>
  403ddc:	mov	x21, x0
  403de0:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  403de4:	add	x1, x1, #0x3f1
  403de8:	mov	x0, sp
  403dec:	bl	40cb74 <_ZdlPvm@@Base+0xe08>
  403df0:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403df4:	ldr	x1, [x8, #3856]
  403df8:	mov	x0, sp
  403dfc:	bl	40cd48 <_ZdlPvm@@Base+0xfdc>
  403e00:	ldp	w8, w9, [sp, #8]
  403e04:	cmp	w8, w9
  403e08:	b.lt	403e18 <feof@plt+0x2178>  // b.tstop
  403e0c:	mov	x0, sp
  403e10:	bl	40ccb0 <_ZdlPvm@@Base+0xf44>
  403e14:	ldr	w8, [sp, #8]
  403e18:	ldr	x9, [sp]
  403e1c:	add	w10, w8, #0x1
  403e20:	str	w10, [sp, #8]
  403e24:	add	w0, w20, #0x1
  403e28:	strb	wzr, [x9, w8, sxtw]
  403e2c:	ldr	x2, [sp]
  403e30:	mov	x1, x21
  403e34:	bl	403748 <feof@plt+0x1aa8>
  403e38:	ldrb	w8, [x23, #3776]
  403e3c:	mov	x3, x0
  403e40:	cmp	w8, #0x1
  403e44:	b.ne	403e88 <feof@plt+0x21e8>  // b.any
  403e48:	add	w0, w20, #0x2
  403e4c:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2294>
  403e50:	add	x2, x2, #0x407
  403e54:	mov	x1, x3
  403e58:	bl	403748 <feof@plt+0x1aa8>
  403e5c:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403e60:	ldrb	w8, [x8, #3780]
  403e64:	mov	x3, x0
  403e68:	cmp	w8, #0x1
  403e6c:	b.ne	403e88 <feof@plt+0x21e8>  // b.any
  403e70:	add	w0, w20, #0x3
  403e74:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2294>
  403e78:	add	x2, x2, #0x411
  403e7c:	mov	x1, x3
  403e80:	bl	403748 <feof@plt+0x1aa8>
  403e84:	mov	x3, x0
  403e88:	mov	x0, x19
  403e8c:	mov	w1, wzr
  403e90:	bl	403890 <feof@plt+0x1bf0>
  403e94:	mov	x0, sp
  403e98:	bl	40cad8 <_ZdlPvm@@Base+0xd6c>
  403e9c:	ldp	x20, x19, [sp, #80]
  403ea0:	ldp	x22, x21, [sp, #64]
  403ea4:	ldp	x24, x23, [sp, #48]
  403ea8:	ldp	x26, x25, [sp, #32]
  403eac:	ldp	x29, x30, [sp, #16]
  403eb0:	mov	w0, wzr
  403eb4:	add	sp, sp, #0x60
  403eb8:	ret
  403ebc:	mov	x19, x0
  403ec0:	mov	x0, sp
  403ec4:	bl	40cad8 <_ZdlPvm@@Base+0xd6c>
  403ec8:	mov	x0, x19
  403ecc:	bl	401c50 <_Unwind_Resume@plt>
  403ed0:	sub	sp, sp, #0x70
  403ed4:	stp	x29, x30, [sp, #16]
  403ed8:	str	x27, [sp, #32]
  403edc:	stp	x26, x25, [sp, #48]
  403ee0:	stp	x24, x23, [sp, #64]
  403ee4:	stp	x22, x21, [sp, #80]
  403ee8:	stp	x20, x19, [sp, #96]
  403eec:	add	x29, sp, #0x10
  403ef0:	mov	x19, x0
  403ef4:	mov	x0, sp
  403ef8:	mov	x21, x2
  403efc:	mov	w20, w1
  403f00:	bl	40c938 <_ZdlPvm@@Base+0xbcc>
  403f04:	cmp	w20, #0x1
  403f08:	b.lt	403f68 <feof@plt+0x22c8>  // b.tstop
  403f0c:	adrp	x22, 40e000 <_ZdlPvm@@Base+0x2294>
  403f10:	adrp	x26, 40e000 <_ZdlPvm@@Base+0x2294>
  403f14:	adrp	x23, 40e000 <_ZdlPvm@@Base+0x2294>
  403f18:	mov	w25, w20
  403f1c:	add	x22, x22, #0x54a
  403f20:	add	x26, x26, #0x559
  403f24:	add	x23, x23, #0x551
  403f28:	mov	x27, x21
  403f2c:	b	403f40 <feof@plt+0x22a0>
  403f30:	str	x26, [x27]
  403f34:	subs	x25, x25, #0x1
  403f38:	add	x27, x27, #0x8
  403f3c:	b.eq	403f68 <feof@plt+0x22c8>  // b.none
  403f40:	ldr	x24, [x27]
  403f44:	mov	x1, x22
  403f48:	mov	x0, x24
  403f4c:	bl	401bb0 <strcmp@plt>
  403f50:	cbz	w0, 403f30 <feof@plt+0x2290>
  403f54:	mov	x0, x24
  403f58:	mov	x1, x23
  403f5c:	bl	401bb0 <strcmp@plt>
  403f60:	cbnz	w0, 403f34 <feof@plt+0x2294>
  403f64:	b	403f30 <feof@plt+0x2290>
  403f68:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403f6c:	ldrsw	x8, [x8, #3792]
  403f70:	adrp	x9, 40e000 <_ZdlPvm@@Base+0x2294>
  403f74:	add	x9, x9, #0x55e
  403f78:	add	x1, x21, x8, lsl #3
  403f7c:	sub	w20, w20, w8
  403f80:	str	x9, [x1]
  403f84:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2294>
  403f88:	add	x2, x2, #0x414
  403f8c:	mov	w0, w20
  403f90:	bl	403748 <feof@plt+0x1aa8>
  403f94:	mov	x21, x0
  403f98:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  403f9c:	add	x1, x1, #0x3f1
  403fa0:	mov	x0, sp
  403fa4:	bl	40cb74 <_ZdlPvm@@Base+0xe08>
  403fa8:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403fac:	ldr	x1, [x8, #3856]
  403fb0:	mov	x0, sp
  403fb4:	bl	40cd48 <_ZdlPvm@@Base+0xfdc>
  403fb8:	ldp	w8, w9, [sp, #8]
  403fbc:	cmp	w8, w9
  403fc0:	b.lt	403fd0 <feof@plt+0x2330>  // b.tstop
  403fc4:	mov	x0, sp
  403fc8:	bl	40ccb0 <_ZdlPvm@@Base+0xf44>
  403fcc:	ldr	w8, [sp, #8]
  403fd0:	ldr	x9, [sp]
  403fd4:	add	w10, w8, #0x1
  403fd8:	str	w10, [sp, #8]
  403fdc:	add	w0, w20, #0x1
  403fe0:	strb	wzr, [x9, w8, sxtw]
  403fe4:	ldr	x2, [sp]
  403fe8:	mov	x1, x21
  403fec:	bl	403748 <feof@plt+0x1aa8>
  403ff0:	mov	x1, x0
  403ff4:	add	w0, w20, #0x2
  403ff8:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2294>
  403ffc:	add	x2, x2, #0x420
  404000:	bl	403748 <feof@plt+0x1aa8>
  404004:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404008:	ldrb	w8, [x8, #3776]
  40400c:	mov	x3, x0
  404010:	cmp	w8, #0x1
  404014:	b.ne	404058 <feof@plt+0x23b8>  // b.any
  404018:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40401c:	ldrb	w8, [x8, #3780]
  404020:	add	w0, w20, #0x3
  404024:	cmp	w8, #0x1
  404028:	b.ne	404044 <feof@plt+0x23a4>  // b.any
  40402c:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2294>
  404030:	add	x2, x2, #0x407
  404034:	mov	x1, x3
  404038:	bl	403748 <feof@plt+0x1aa8>
  40403c:	mov	x3, x0
  404040:	add	w0, w20, #0x4
  404044:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2294>
  404048:	add	x2, x2, #0x411
  40404c:	mov	x1, x3
  404050:	bl	403748 <feof@plt+0x1aa8>
  404054:	mov	x3, x0
  404058:	mov	w1, #0x1                   	// #1
  40405c:	mov	x0, x19
  404060:	bl	403890 <feof@plt+0x1bf0>
  404064:	mov	x0, sp
  404068:	bl	40cad8 <_ZdlPvm@@Base+0xd6c>
  40406c:	ldp	x20, x19, [sp, #96]
  404070:	ldp	x22, x21, [sp, #80]
  404074:	ldp	x24, x23, [sp, #64]
  404078:	ldp	x26, x25, [sp, #48]
  40407c:	ldr	x27, [sp, #32]
  404080:	ldp	x29, x30, [sp, #16]
  404084:	mov	w0, wzr
  404088:	add	sp, sp, #0x70
  40408c:	ret
  404090:	mov	x19, x0
  404094:	mov	x0, sp
  404098:	bl	40cad8 <_ZdlPvm@@Base+0xd6c>
  40409c:	mov	x0, x19
  4040a0:	bl	401c50 <_Unwind_Resume@plt>
  4040a4:	sub	sp, sp, #0x90
  4040a8:	stp	x29, x30, [sp, #48]
  4040ac:	stp	x28, x27, [sp, #64]
  4040b0:	stp	x26, x25, [sp, #80]
  4040b4:	stp	x24, x23, [sp, #96]
  4040b8:	stp	x22, x21, [sp, #112]
  4040bc:	stp	x20, x19, [sp, #128]
  4040c0:	add	x29, sp, #0x30
  4040c4:	ldr	x8, [x1]
  4040c8:	adrp	x11, 40e000 <_ZdlPvm@@Base+0x2294>
  4040cc:	adrp	x9, 425000 <stderr@@GLIBC_2.17+0x1158>
  4040d0:	adrp	x10, 422000 <_Znam@GLIBCXX_3.4>
  4040d4:	add	x11, x11, #0x54c
  4040d8:	mov	x20, x1
  4040dc:	mov	w28, w0
  4040e0:	str	x8, [x9, #1160]
  4040e4:	str	x11, [x10, #608]
  4040e8:	bl	408918 <feof@plt+0x6c78>
  4040ec:	cbnz	w0, 40410c <feof@plt+0x246c>
  4040f0:	adrp	x1, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4040f4:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2294>
  4040f8:	add	x1, x1, #0xf68
  4040fc:	add	x0, x0, #0x42b
  404100:	mov	x2, x1
  404104:	mov	x3, x1
  404108:	bl	405ee8 <feof@plt+0x4248>
  40410c:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404110:	ldr	x8, [x8, #4056]
  404114:	adrp	x9, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404118:	str	x8, [x9, #3832]
  40411c:	cbz	x8, 404128 <feof@plt+0x2488>
  404120:	ldrb	w8, [x8]
  404124:	cbnz	w8, 404144 <feof@plt+0x24a4>
  404128:	adrp	x1, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40412c:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2294>
  404130:	add	x1, x1, #0xf68
  404134:	add	x0, x0, #0x44c
  404138:	mov	x2, x1
  40413c:	mov	x3, x1
  404140:	bl	405ee8 <feof@plt+0x4248>
  404144:	adrp	x0, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404148:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  40414c:	add	x0, x0, #0xf28
  404150:	add	x1, x1, #0x56f
  404154:	sub	x2, x29, #0x10
  404158:	bl	40c540 <_ZdlPvm@@Base+0x7d4>
  40415c:	ldur	x8, [x29, #-16]
  404160:	mov	x21, x0
  404164:	mov	x0, x8
  404168:	bl	401960 <free@plt>
  40416c:	cbnz	x21, 40418c <feof@plt+0x24ec>
  404170:	adrp	x1, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404174:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2294>
  404178:	add	x1, x1, #0xf68
  40417c:	add	x0, x0, #0x564
  404180:	mov	x2, x1
  404184:	mov	x3, x1
  404188:	bl	405ee8 <feof@plt+0x4248>
  40418c:	adrp	x22, 40e000 <_ZdlPvm@@Base+0x2294>
  404190:	adrp	x19, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404194:	add	x22, x22, #0x57a
  404198:	mov	x0, x21
  40419c:	bl	4020bc <feof@plt+0x41c>
  4041a0:	cbz	w0, 4041cc <feof@plt+0x252c>
  4041a4:	ldr	x0, [x19, #3800]
  4041a8:	add	x2, sp, #0x10
  4041ac:	mov	x1, x22
  4041b0:	bl	401ad0 <__isoc99_sscanf@plt>
  4041b4:	cmp	w0, #0x1
  4041b8:	b.lt	404198 <feof@plt+0x24f8>  // b.tstop
  4041bc:	mov	x0, x21
  4041c0:	bl	401920 <fclose@plt>
  4041c4:	ldr	w8, [sp, #16]
  4041c8:	b	4041ec <feof@plt+0x254c>
  4041cc:	adrp	x1, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4041d0:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2294>
  4041d4:	add	x1, x1, #0xf68
  4041d8:	add	x0, x0, #0x581
  4041dc:	mov	x2, x1
  4041e0:	mov	x3, x1
  4041e4:	bl	405ee8 <feof@plt+0x4248>
  4041e8:	mov	w8, wzr
  4041ec:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2294>
  4041f0:	adrp	x9, 422000 <_Znam@GLIBCXX_3.4>
  4041f4:	add	x0, x0, #0x5a8
  4041f8:	str	w8, [x9, #592]
  4041fc:	bl	401bf0 <getenv@plt>
  404200:	adrp	x8, 40e000 <_ZdlPvm@@Base+0x2294>
  404204:	add	x8, x8, #0x7a1
  404208:	cmp	x0, #0x0
  40420c:	csel	x22, x8, x0, eq  // eq = none
  404210:	mov	x0, x22
  404214:	bl	4018d0 <strlen@plt>
  404218:	add	x0, x0, #0x6
  40421c:	bl	401840 <_Znam@plt>
  404220:	mov	x1, x22
  404224:	mov	x21, x0
  404228:	bl	4019e0 <strcpy@plt>
  40422c:	bl	4018d0 <strlen@plt>
  404230:	mov	w9, #0x7274                	// #29300
  404234:	adrp	x22, 40e000 <_ZdlPvm@@Base+0x2294>
  404238:	adrp	x23, 40e000 <_ZdlPvm@@Base+0x2294>
  40423c:	adrp	x26, 40e000 <_ZdlPvm@@Base+0x2294>
  404240:	add	x8, x21, x0
  404244:	movk	w9, #0x666f, lsl #16
  404248:	mov	w10, #0x66                  	// #102
  40424c:	add	x22, x22, #0x5d0
  404250:	add	x23, x23, #0x150
  404254:	add	x26, x26, #0x58
  404258:	adrp	x27, 425000 <stderr@@GLIBC_2.17+0x1158>
  40425c:	adrp	x25, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404260:	mov	w19, #0x4                   	// #4
  404264:	mov	w24, #0x1                   	// #1
  404268:	str	w9, [x8]
  40426c:	strh	w10, [x8, #4]
  404270:	str	w28, [sp, #12]
  404274:	mov	w0, w28
  404278:	mov	x1, x20
  40427c:	mov	x2, x22
  404280:	mov	x3, x23
  404284:	mov	x4, xzr
  404288:	bl	40a628 <feof@plt+0x8988>
  40428c:	add	w8, w0, #0x1
  404290:	cmp	w8, #0x79
  404294:	b.hi	4043cc <feof@plt+0x272c>  // b.pmore
  404298:	adr	x9, 404274 <feof@plt+0x25d4>
  40429c:	ldrh	w10, [x26, x8, lsl #1]
  4042a0:	add	x9, x9, x10, lsl #2
  4042a4:	br	x9
  4042a8:	ldr	x8, [x27, #4040]
  4042ac:	adrp	x9, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4042b0:	str	x8, [x9, #3872]
  4042b4:	b	404274 <feof@plt+0x25d4>
  4042b8:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4042bc:	strb	w24, [x8, #3772]
  4042c0:	b	404274 <feof@plt+0x25d4>
  4042c4:	ldr	x0, [x27, #4040]
  4042c8:	mov	w2, #0xa                   	// #10
  4042cc:	mov	x1, xzr
  4042d0:	bl	401950 <strtol@plt>
  4042d4:	adrp	x8, 422000 <_Znam@GLIBCXX_3.4>
  4042d8:	str	w0, [x8, #588]
  4042dc:	b	404274 <feof@plt+0x25d4>
  4042e0:	ldr	x28, [x27, #4040]
  4042e4:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x3294>
  4042e8:	add	x1, x1, #0xa7c
  4042ec:	mov	x0, x28
  4042f0:	bl	401bb0 <strcmp@plt>
  4042f4:	cbz	w0, 4043d8 <feof@plt+0x2738>
  4042f8:	adrp	x1, 410000 <_ZdlPvm@@Base+0x4294>
  4042fc:	mov	x0, x28
  404300:	add	x1, x1, #0x1c6
  404304:	bl	401bb0 <strcmp@plt>
  404308:	cbz	w0, 4043e8 <feof@plt+0x2748>
  40430c:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2294>
  404310:	add	x0, x0, #0x645
  404314:	mov	x1, x28
  404318:	bl	401c90 <printf@plt>
  40431c:	ldr	w28, [sp, #12]
  404320:	b	404274 <feof@plt+0x25d4>
  404324:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404328:	strb	w24, [x8, #3780]
  40432c:	b	404274 <feof@plt+0x25d4>
  404330:	ldr	x0, [x27, #4040]
  404334:	mov	w2, #0xa                   	// #10
  404338:	mov	x1, xzr
  40433c:	bl	401950 <strtol@plt>
  404340:	bic	w8, w0, w0, asr #31
  404344:	cmp	w8, #0x4
  404348:	csel	w8, w8, w19, lt  // lt = tstop
  40434c:	cmp	w8, #0x3
  404350:	adrp	x9, 422000 <_Znam@GLIBCXX_3.4>
  404354:	str	w8, [x9, #600]
  404358:	b.ne	404274 <feof@plt+0x25d4>  // b.any
  40435c:	b	404ab8 <feof@plt+0x2e18>
  404360:	ldr	x1, [x27, #4040]
  404364:	adrp	x0, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404368:	add	x0, x0, #0xf28
  40436c:	bl	40c438 <_ZdlPvm@@Base+0x6cc>
  404370:	b	404274 <feof@plt+0x25d4>
  404374:	ldr	x0, [x27, #4040]
  404378:	mov	w2, #0xa                   	// #10
  40437c:	mov	x1, xzr
  404380:	bl	401950 <strtol@plt>
  404384:	bic	w8, w0, w0, asr #31
  404388:	cmp	w8, #0x4
  40438c:	csel	w8, w8, w19, lt  // lt = tstop
  404390:	cmp	w8, #0x3
  404394:	adrp	x9, 422000 <_Znam@GLIBCXX_3.4>
  404398:	str	w8, [x9, #596]
  40439c:	b.ne	404274 <feof@plt+0x25d4>  // b.any
  4043a0:	b	404ab8 <feof@plt+0x2e18>
  4043a4:	ldr	x0, [x27, #4040]
  4043a8:	mov	w2, #0xa                   	// #10
  4043ac:	mov	x1, xzr
  4043b0:	bl	401950 <strtol@plt>
  4043b4:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4043b8:	str	w0, [x8, #3788]
  4043bc:	b	404274 <feof@plt+0x25d4>
  4043c0:	ldr	x8, [x27, #4040]
  4043c4:	str	x8, [x25, #3864]
  4043c8:	b	404274 <feof@plt+0x25d4>
  4043cc:	cmp	w0, #0x100
  4043d0:	b.ne	404274 <feof@plt+0x25d4>  // b.any
  4043d4:	b	404aa4 <feof@plt+0x2e04>
  4043d8:	ldr	w28, [sp, #12]
  4043dc:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4043e0:	strb	w24, [x8, #3776]
  4043e4:	b	404274 <feof@plt+0x25d4>
  4043e8:	ldr	w28, [sp, #12]
  4043ec:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4043f0:	strb	wzr, [x8, #3776]
  4043f4:	b	404274 <feof@plt+0x25d4>
  4043f8:	adrp	x8, 422000 <_Znam@GLIBCXX_3.4>
  4043fc:	ldr	w23, [x8, #628]
  404400:	cmp	w23, w28
  404404:	b.ge	404450 <feof@plt+0x27b0>  // b.tcont
  404408:	sxtw	x8, w23
  40440c:	add	x19, x20, x8, lsl #3
  404410:	adrp	x24, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404414:	b	40442c <feof@plt+0x278c>
  404418:	str	w23, [x24, #3792]
  40441c:	add	w23, w23, #0x1
  404420:	cmp	w28, w23
  404424:	add	x19, x19, #0x8
  404428:	b.eq	404450 <feof@plt+0x27b0>  // b.none
  40442c:	ldr	x22, [x19]
  404430:	mov	x1, x21
  404434:	mov	x0, x22
  404438:	bl	401bb0 <strcmp@plt>
  40443c:	cbz	w0, 404418 <feof@plt+0x2778>
  404440:	ldrb	w8, [x22]
  404444:	cmp	w8, #0x2d
  404448:	b.eq	40441c <feof@plt+0x277c>  // b.none
  40444c:	b	40445c <feof@plt+0x27bc>
  404450:	mov	x0, x21
  404454:	bl	401b10 <_ZdaPv@plt>
  404458:	mov	w23, w28
  40445c:	adrp	x8, 422000 <_Znam@GLIBCXX_3.4>
  404460:	add	x8, x8, #0x254
  404464:	ldp	w1, w2, [x8]
  404468:	orr	w8, w2, w1
  40446c:	cbz	w8, 40448c <feof@plt+0x27ec>
  404470:	adrp	x24, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404474:	cbz	w1, 4044a0 <feof@plt+0x2800>
  404478:	cbz	w2, 4044b0 <feof@plt+0x2810>
  40447c:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2294>
  404480:	add	x0, x0, #0x7b6
  404484:	bl	402300 <feof@plt+0x660>
  404488:	b	4044bc <feof@plt+0x281c>
  40448c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x4294>
  404490:	add	x0, x0, #0x1cb
  404494:	bl	402300 <feof@plt+0x660>
  404498:	adrp	x24, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40449c:	b	4044bc <feof@plt+0x281c>
  4044a0:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2294>
  4044a4:	add	x0, x0, #0x7c9
  4044a8:	mov	w1, w2
  4044ac:	b	4044b8 <feof@plt+0x2818>
  4044b0:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2294>
  4044b4:	add	x0, x0, #0x7a2
  4044b8:	bl	402300 <feof@plt+0x660>
  4044bc:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4044c0:	add	x8, x8, #0xf00
  4044c4:	ldr	x21, [x8, #32]
  4044c8:	str	x0, [x8]
  4044cc:	cbz	x21, 404520 <feof@plt+0x2880>
  4044d0:	ldrb	w8, [x21]
  4044d4:	cbz	w8, 404500 <feof@plt+0x2860>
  4044d8:	mov	w1, #0x1ff                 	// #511
  4044dc:	mov	x0, x21
  4044e0:	bl	401b40 <mkdir@plt>
  4044e4:	cbz	w0, 4044f8 <feof@plt+0x2858>
  4044e8:	bl	401b20 <__errno_location@plt>
  4044ec:	ldr	w8, [x0]
  4044f0:	cmp	w8, #0x11
  4044f4:	b.ne	404af4 <feof@plt+0x2e54>  // b.any
  4044f8:	ldr	x21, [x24, #3872]
  4044fc:	cbz	x21, 404520 <feof@plt+0x2880>
  404500:	mov	w1, #0x25                  	// #37
  404504:	mov	x0, x21
  404508:	bl	401980 <strchr@plt>
  40450c:	cbnz	x0, 404ad0 <feof@plt+0x2e30>
  404510:	mov	w19, wzr
  404514:	ldr	x0, [x25, #3864]
  404518:	cbnz	x0, 40452c <feof@plt+0x288c>
  40451c:	b	404538 <feof@plt+0x2898>
  404520:	mov	w19, #0x1                   	// #1
  404524:	ldr	x0, [x25, #3864]
  404528:	cbz	x0, 404538 <feof@plt+0x2898>
  40452c:	mov	w1, #0x25                  	// #37
  404530:	bl	401980 <strchr@plt>
  404534:	cbnz	x0, 404ac4 <feof@plt+0x2e24>
  404538:	cbz	w19, 40457c <feof@plt+0x28dc>
  40453c:	adrp	x21, 40e000 <_ZdlPvm@@Base+0x2294>
  404540:	add	x21, x21, #0x7a1
  404544:	str	x21, [x24, #3872]
  404548:	ldr	x2, [x25, #3864]
  40454c:	cbnz	x2, 4045bc <feof@plt+0x291c>
  404550:	bl	401a70 <getpid@plt>
  404554:	mov	w2, w0
  404558:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2294>
  40455c:	add	x0, x0, #0x860
  404560:	mov	x1, x21
  404564:	bl	402300 <feof@plt+0x660>
  404568:	mov	x21, x0
  40456c:	adrp	x19, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404570:	str	x0, [x19, #3856]
  404574:	cbnz	x0, 404624 <feof@plt+0x2984>
  404578:	b	4045dc <feof@plt+0x293c>
  40457c:	mov	x0, x21
  404580:	bl	4018d0 <strlen@plt>
  404584:	cbz	x0, 4045b4 <feof@plt+0x2914>
  404588:	add	x8, x0, x21
  40458c:	ldurb	w8, [x8, #-1]
  404590:	cmp	w8, #0x2f
  404594:	b.eq	4045b4 <feof@plt+0x2914>  // b.none
  404598:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2294>
  40459c:	add	x0, x0, #0x85c
  4045a0:	mov	x1, x21
  4045a4:	bl	402300 <feof@plt+0x660>
  4045a8:	mov	x21, x0
  4045ac:	str	x0, [x24, #3872]
  4045b0:	cbz	x0, 4049f8 <feof@plt+0x2d58>
  4045b4:	ldr	x2, [x25, #3864]
  4045b8:	cbz	x2, 404550 <feof@plt+0x28b0>
  4045bc:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2294>
  4045c0:	add	x0, x0, #0x86d
  4045c4:	mov	x1, x21
  4045c8:	bl	402300 <feof@plt+0x660>
  4045cc:	mov	x21, x0
  4045d0:	adrp	x19, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4045d4:	str	x0, [x19, #3856]
  4045d8:	cbnz	x0, 404624 <feof@plt+0x2984>
  4045dc:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  4045e0:	add	x1, x1, #0x29a
  4045e4:	sub	x0, x29, #0x10
  4045e8:	bl	405c30 <feof@plt+0x3f90>
  4045ec:	bl	401b20 <__errno_location@plt>
  4045f0:	ldr	w0, [x0]
  4045f4:	bl	4019d0 <strerror@plt>
  4045f8:	mov	x1, x0
  4045fc:	add	x0, sp, #0x10
  404600:	bl	405c30 <feof@plt+0x3f90>
  404604:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2294>
  404608:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40460c:	add	x0, x0, #0x3e2
  404610:	add	x3, x3, #0xf68
  404614:	sub	x1, x29, #0x10
  404618:	add	x2, sp, #0x10
  40461c:	bl	405ee8 <feof@plt+0x4248>
  404620:	ldr	x21, [x19, #3856]
  404624:	mov	x0, x21
  404628:	bl	4018d0 <strlen@plt>
  40462c:	add	x0, x0, #0x4
  404630:	bl	401bd0 <malloc@plt>
  404634:	str	x0, [x25, #3864]
  404638:	cbnz	x0, 40468c <feof@plt+0x29ec>
  40463c:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  404640:	add	x1, x1, #0x3a9
  404644:	sub	x0, x29, #0x10
  404648:	bl	405c30 <feof@plt+0x3f90>
  40464c:	bl	401b20 <__errno_location@plt>
  404650:	ldr	w0, [x0]
  404654:	bl	4019d0 <strerror@plt>
  404658:	mov	x1, x0
  40465c:	add	x0, sp, #0x10
  404660:	bl	405c30 <feof@plt+0x3f90>
  404664:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2294>
  404668:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40466c:	add	x0, x0, #0x3e2
  404670:	add	x3, x3, #0xf68
  404674:	sub	x1, x29, #0x10
  404678:	add	x2, sp, #0x10
  40467c:	bl	405ee8 <feof@plt+0x4248>
  404680:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404684:	add	x8, x8, #0xf10
  404688:	ldp	x21, x0, [x8]
  40468c:	mov	x1, x21
  404690:	bl	4019e0 <strcpy@plt>
  404694:	ldr	x21, [x25, #3864]
  404698:	mov	x0, x21
  40469c:	bl	4018d0 <strlen@plt>
  4046a0:	mov	w8, #0x252d                	// #9517
  4046a4:	movk	w8, #0x64, lsl #16
  4046a8:	cmp	w23, w28
  4046ac:	str	w8, [x21, x0]
  4046b0:	b.ge	4046f4 <feof@plt+0x2a54>  // b.tcont
  4046b4:	mov	w8, wzr
  4046b8:	add	x19, x20, w23, sxtw #3
  4046bc:	sub	w21, w28, w23
  4046c0:	b	4046d0 <feof@plt+0x2a30>
  4046c4:	subs	w21, w21, #0x1
  4046c8:	add	x19, x19, #0x8
  4046cc:	b.eq	4046f0 <feof@plt+0x2a50>  // b.none
  4046d0:	ldr	x0, [x19]
  4046d4:	ldrb	w9, [x0]
  4046d8:	cmp	w9, #0x2d
  4046dc:	b.eq	4046c4 <feof@plt+0x2a24>  // b.none
  4046e0:	bl	404b38 <feof@plt+0x2e98>
  4046e4:	cbz	w0, 404818 <feof@plt+0x2b78>
  4046e8:	mov	w8, #0x1                   	// #1
  4046ec:	b	4046c4 <feof@plt+0x2a24>
  4046f0:	cbnz	w8, 404700 <feof@plt+0x2a60>
  4046f4:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x3294>
  4046f8:	add	x0, x0, #0x5fc
  4046fc:	bl	404b38 <feof@plt+0x2e98>
  404700:	adrp	x0, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404704:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  404708:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2294>
  40470c:	add	x0, x0, #0xee8
  404710:	add	x1, x1, #0x872
  404714:	add	x2, x2, #0x55b
  404718:	mov	w3, #0x1                   	// #1
  40471c:	bl	40d8dc <_ZdlPvm@@Base+0x1b70>
  404720:	cbz	x0, 4047d0 <feof@plt+0x2b30>
  404724:	bl	401920 <fclose@plt>
  404728:	adrp	x0, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40472c:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  404730:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2294>
  404734:	add	x0, x0, #0xee0
  404738:	add	x1, x1, #0x880
  40473c:	add	x2, x2, #0x887
  404740:	mov	w3, #0x1                   	// #1
  404744:	bl	40d8dc <_ZdlPvm@@Base+0x1b70>
  404748:	cbz	x0, 4047d0 <feof@plt+0x2b30>
  40474c:	bl	401920 <fclose@plt>
  404750:	adrp	x0, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404754:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  404758:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2294>
  40475c:	add	x0, x0, #0xef0
  404760:	add	x1, x1, #0x872
  404764:	add	x2, x2, #0x55b
  404768:	mov	w3, #0x1                   	// #1
  40476c:	bl	40d8dc <_ZdlPvm@@Base+0x1b70>
  404770:	cbz	x0, 4047d0 <feof@plt+0x2b30>
  404774:	bl	401920 <fclose@plt>
  404778:	adrp	x21, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40477c:	add	x21, x21, #0xf08
  404780:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  404784:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2294>
  404788:	add	x1, x1, #0x88a
  40478c:	add	x2, x2, #0x894
  404790:	mov	w3, #0x1                   	// #1
  404794:	mov	x0, x21
  404798:	bl	40d8dc <_ZdlPvm@@Base+0x1b70>
  40479c:	cbz	x0, 4047d0 <feof@plt+0x2b30>
  4047a0:	bl	401920 <fclose@plt>
  4047a4:	add	x0, x21, #0x30
  4047a8:	mov	w1, w28
  4047ac:	mov	x2, x20
  4047b0:	bl	403ed0 <feof@plt+0x2230>
  4047b4:	ldr	x22, [x21]
  4047b8:	mov	w0, #0x28                  	// #40
  4047bc:	bl	40bcbc <_Znwm@@Base>
  4047c0:	mov	x21, x0
  4047c4:	mov	x1, x22
  4047c8:	bl	404c2c <feof@plt+0x2f8c>
  4047cc:	b	404850 <feof@plt+0x2bb0>
  4047d0:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  4047d4:	add	x1, x1, #0x877
  4047d8:	sub	x0, x29, #0x10
  4047dc:	bl	405c30 <feof@plt+0x3f90>
  4047e0:	bl	401b20 <__errno_location@plt>
  4047e4:	ldr	w0, [x0]
  4047e8:	bl	4019d0 <strerror@plt>
  4047ec:	mov	x1, x0
  4047f0:	add	x0, sp, #0x10
  4047f4:	bl	405c30 <feof@plt+0x3f90>
  4047f8:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2294>
  4047fc:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404800:	add	x0, x0, #0x3e2
  404804:	add	x3, x3, #0xf68
  404808:	sub	x1, x29, #0x10
  40480c:	add	x2, sp, #0x10
  404810:	bl	405ee8 <feof@plt+0x4248>
  404814:	mov	w0, #0x1                   	// #1
  404818:	ldp	x20, x19, [sp, #128]
  40481c:	ldp	x22, x21, [sp, #112]
  404820:	ldp	x24, x23, [sp, #96]
  404824:	ldp	x26, x25, [sp, #80]
  404828:	ldp	x28, x27, [sp, #64]
  40482c:	ldp	x29, x30, [sp, #48]
  404830:	add	sp, sp, #0x90
  404834:	ret
  404838:	mov	x0, x21
  40483c:	bl	404d28 <feof@plt+0x3088>
  404840:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404844:	ldr	x1, [x8, #3752]
  404848:	and	w0, w0, #0xff
  40484c:	bl	401aa0 <fputc@plt>
  404850:	mov	x0, x21
  404854:	bl	404d28 <feof@plt+0x3088>
  404858:	mov	w1, w0
  40485c:	mov	x0, x21
  404860:	bl	404dc0 <feof@plt+0x3120>
  404864:	mvn	w8, w0
  404868:	tst	w8, #0xff
  40486c:	b.eq	404994 <feof@plt+0x2cf4>  // b.none
  404870:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  404874:	mov	x0, x21
  404878:	add	x1, x1, #0x897
  40487c:	bl	405294 <feof@plt+0x35f4>
  404880:	cbz	w0, 404838 <feof@plt+0x2b98>
  404884:	mov	x0, x21
  404888:	mov	x19, x20
  40488c:	bl	40558c <feof@plt+0x38ec>
  404890:	mov	w23, w0
  404894:	mov	x0, x21
  404898:	bl	40558c <feof@plt+0x38ec>
  40489c:	mov	w24, w0
  4048a0:	mov	x0, x21
  4048a4:	bl	40558c <feof@plt+0x38ec>
  4048a8:	mov	w25, w0
  4048ac:	mov	x0, x21
  4048b0:	bl	40558c <feof@plt+0x38ec>
  4048b4:	mov	w26, w0
  4048b8:	mov	x0, x21
  4048bc:	bl	40558c <feof@plt+0x38ec>
  4048c0:	mov	w27, w0
  4048c4:	mov	x0, x21
  4048c8:	bl	40558c <feof@plt+0x38ec>
  4048cc:	mov	w28, w0
  4048d0:	mov	x0, x21
  4048d4:	bl	4059cc <feof@plt+0x3d2c>
  4048d8:	adrp	x8, 422000 <_Znam@GLIBCXX_3.4>
  4048dc:	ldr	w20, [x8, #592]
  4048e0:	mov	x22, x0
  4048e4:	mov	w0, #0x30                  	// #48
  4048e8:	bl	40bcbc <_Znwm@@Base>
  4048ec:	adrp	x10, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4048f0:	add	x10, x10, #0xf48
  4048f4:	ldp	x8, x9, [x10]
  4048f8:	stp	w24, w25, [x0, #8]
  4048fc:	stp	w26, w27, [x0, #16]
  404900:	stp	w28, w23, [x0, #36]
  404904:	cmp	x8, #0x0
  404908:	csel	x8, x10, x9, eq  // eq = none
  40490c:	str	w20, [x0, #32]
  404910:	str	x22, [x0, #24]
  404914:	str	xzr, [x0]
  404918:	str	x0, [x8]
  40491c:	str	x0, [x10, #8]
  404920:	mov	x0, x21
  404924:	bl	404d28 <feof@plt+0x3088>
  404928:	mov	w1, w0
  40492c:	mov	x0, x21
  404930:	bl	404dc0 <feof@plt+0x3120>
  404934:	and	w20, w0, #0xff
  404938:	mov	x0, x21
  40493c:	bl	404d28 <feof@plt+0x3088>
  404940:	cmp	w20, #0xa
  404944:	mov	w1, w0
  404948:	b.eq	40496c <feof@plt+0x2ccc>  // b.none
  40494c:	mov	x0, x21
  404950:	bl	404dc0 <feof@plt+0x3120>
  404954:	mvn	w8, w0
  404958:	mov	x0, x21
  40495c:	and	w20, w8, #0xff
  404960:	bl	404d28 <feof@plt+0x3088>
  404964:	cbnz	w20, 404920 <feof@plt+0x2c80>
  404968:	mov	w1, w0
  40496c:	mov	x0, x21
  404970:	bl	404dc0 <feof@plt+0x3120>
  404974:	ldr	w28, [sp, #12]
  404978:	and	w8, w0, #0xff
  40497c:	cmp	w8, #0xa
  404980:	mov	x20, x19
  404984:	b.ne	404850 <feof@plt+0x2bb0>  // b.any
  404988:	mov	x0, x21
  40498c:	bl	404d28 <feof@plt+0x3088>
  404990:	b	404850 <feof@plt+0x2bb0>
  404994:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404998:	ldr	x22, [x8, #3912]
  40499c:	cbz	x22, 4049bc <feof@plt+0x2d1c>
  4049a0:	adrp	x23, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4049a4:	add	x23, x23, #0xf48
  4049a8:	mov	x0, x23
  4049ac:	mov	x1, x22
  4049b0:	bl	4033f8 <feof@plt+0x1758>
  4049b4:	ldr	x22, [x22]
  4049b8:	cbnz	x22, 4049a8 <feof@plt+0x2d08>
  4049bc:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4049c0:	ldrb	w8, [x8, #3772]
  4049c4:	cmp	w8, #0x1
  4049c8:	b.eq	404a4c <feof@plt+0x2dac>  // b.none
  4049cc:	mov	x0, x21
  4049d0:	bl	404cc8 <feof@plt+0x3028>
  4049d4:	mov	x0, x21
  4049d8:	bl	40bd60 <_ZdlPv@@Base>
  4049dc:	adrp	x0, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4049e0:	add	x0, x0, #0xf38
  4049e4:	mov	w1, w28
  4049e8:	mov	x2, x20
  4049ec:	bl	403cf8 <feof@plt+0x2058>
  4049f0:	mov	w0, wzr
  4049f4:	b	404818 <feof@plt+0x2b78>
  4049f8:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  4049fc:	add	x1, x1, #0x29a
  404a00:	sub	x0, x29, #0x10
  404a04:	bl	405c30 <feof@plt+0x3f90>
  404a08:	bl	401b20 <__errno_location@plt>
  404a0c:	ldr	w0, [x0]
  404a10:	bl	4019d0 <strerror@plt>
  404a14:	mov	x1, x0
  404a18:	add	x0, sp, #0x10
  404a1c:	bl	405c30 <feof@plt+0x3f90>
  404a20:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2294>
  404a24:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404a28:	add	x0, x0, #0x3e2
  404a2c:	add	x3, x3, #0xf68
  404a30:	sub	x1, x29, #0x10
  404a34:	add	x2, sp, #0x10
  404a38:	bl	405ee8 <feof@plt+0x4248>
  404a3c:	ldr	x21, [x24, #3872]
  404a40:	ldr	x2, [x25, #3864]
  404a44:	cbnz	x2, 4045bc <feof@plt+0x291c>
  404a48:	b	404550 <feof@plt+0x28b0>
  404a4c:	adrp	x19, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404a50:	ldr	x3, [x19, #3752]
  404a54:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2294>
  404a58:	add	x0, x0, #0x8a9
  404a5c:	mov	w1, #0x5                   	// #5
  404a60:	mov	w2, #0x1                   	// #1
  404a64:	bl	401c40 <fwrite@plt>
  404a68:	ldr	x0, [x19, #3752]
  404a6c:	bl	401af0 <fflush@plt>
  404a70:	b	4049cc <feof@plt+0x2d2c>
  404a74:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404a78:	ldr	x0, [x8, #3752]
  404a7c:	bl	404c10 <feof@plt+0x2f70>
  404a80:	mov	w0, #0x1                   	// #1
  404a84:	bl	401c30 <exit@plt>
  404a88:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404a8c:	ldr	x1, [x8, #3728]
  404a90:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2294>
  404a94:	add	x0, x0, #0x621
  404a98:	bl	401c90 <printf@plt>
  404a9c:	mov	w0, wzr
  404aa0:	bl	401c30 <exit@plt>
  404aa4:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404aa8:	ldr	x0, [x8, #3744]
  404aac:	bl	404c10 <feof@plt+0x2f70>
  404ab0:	mov	w0, wzr
  404ab4:	bl	401c30 <exit@plt>
  404ab8:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2294>
  404abc:	add	x0, x0, #0x5f3
  404ac0:	b	404ad8 <feof@plt+0x2e38>
  404ac4:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2294>
  404ac8:	add	x0, x0, #0x830
  404acc:	b	404ad8 <feof@plt+0x2e38>
  404ad0:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2294>
  404ad4:	add	x0, x0, #0x7fe
  404ad8:	adrp	x1, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404adc:	add	x1, x1, #0xf68
  404ae0:	mov	x2, x1
  404ae4:	mov	x3, x1
  404ae8:	bl	405e80 <feof@plt+0x41e0>
  404aec:	mov	w0, #0x1                   	// #1
  404af0:	bl	401c30 <exit@plt>
  404af4:	ldr	x1, [x24, #3872]
  404af8:	sub	x0, x29, #0x10
  404afc:	bl	405c30 <feof@plt+0x3f90>
  404b00:	adrp	x2, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404b04:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2294>
  404b08:	add	x2, x2, #0xf68
  404b0c:	add	x0, x0, #0x7e1
  404b10:	sub	x1, x29, #0x10
  404b14:	mov	x3, x2
  404b18:	bl	405e80 <feof@plt+0x41e0>
  404b1c:	mov	w0, #0x1                   	// #1
  404b20:	bl	401c30 <exit@plt>
  404b24:	mov	x19, x0
  404b28:	mov	x0, x21
  404b2c:	bl	40bd60 <_ZdlPv@@Base>
  404b30:	mov	x0, x19
  404b34:	bl	401c50 <_Unwind_Resume@plt>
  404b38:	sub	sp, sp, #0x50
  404b3c:	stp	x29, x30, [sp, #32]
  404b40:	stp	x22, x21, [sp, #48]
  404b44:	stp	x20, x19, [sp, #64]
  404b48:	add	x29, sp, #0x20
  404b4c:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x3294>
  404b50:	adrp	x21, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404b54:	add	x1, x1, #0x5fc
  404b58:	mov	x19, x0
  404b5c:	str	x0, [x21, #3960]
  404b60:	bl	401bb0 <strcmp@plt>
  404b64:	adrp	x22, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404b68:	cbz	w0, 404bcc <feof@plt+0x2f2c>
  404b6c:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x3294>
  404b70:	add	x1, x1, #0xa4f
  404b74:	mov	x0, x19
  404b78:	bl	401b90 <fopen@plt>
  404b7c:	mov	x20, x0
  404b80:	cbnz	x0, 404bd0 <feof@plt+0x2f30>
  404b84:	add	x0, sp, #0x10
  404b88:	mov	x1, x19
  404b8c:	bl	405c30 <feof@plt+0x3f90>
  404b90:	bl	401b20 <__errno_location@plt>
  404b94:	ldr	w0, [x0]
  404b98:	bl	4019d0 <strerror@plt>
  404b9c:	mov	x1, x0
  404ba0:	mov	x0, sp
  404ba4:	bl	405c30 <feof@plt+0x3f90>
  404ba8:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2294>
  404bac:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404bb0:	add	x0, x0, #0x8af
  404bb4:	add	x3, x3, #0xf68
  404bb8:	add	x1, sp, #0x10
  404bbc:	mov	x2, sp
  404bc0:	bl	405e80 <feof@plt+0x41e0>
  404bc4:	mov	w0, wzr
  404bc8:	b	404bfc <feof@plt+0x2f5c>
  404bcc:	ldr	x20, [x22, #3736]
  404bd0:	adrp	x0, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404bd4:	add	x0, x0, #0xf38
  404bd8:	mov	x1, x20
  404bdc:	bl	40247c <feof@plt+0x7dc>
  404be0:	ldr	x8, [x22, #3736]
  404be4:	cmp	x20, x8
  404be8:	b.eq	404bf4 <feof@plt+0x2f54>  // b.none
  404bec:	mov	x0, x20
  404bf0:	bl	401920 <fclose@plt>
  404bf4:	str	xzr, [x21, #3960]
  404bf8:	mov	w0, #0x1                   	// #1
  404bfc:	ldp	x20, x19, [sp, #64]
  404c00:	ldp	x22, x21, [sp, #48]
  404c04:	ldp	x29, x30, [sp, #32]
  404c08:	add	sp, sp, #0x50
  404c0c:	ret
  404c10:	adrp	x8, 40e000 <_ZdlPvm@@Base+0x2294>
  404c14:	add	x8, x8, #0x678
  404c18:	mov	w1, #0x129                 	// #297
  404c1c:	mov	w2, #0x1                   	// #1
  404c20:	mov	x3, x0
  404c24:	mov	x0, x8
  404c28:	b	401c40 <fwrite@plt>
  404c2c:	stp	x29, x30, [sp, #-32]!
  404c30:	stp	x20, x19, [sp, #16]
  404c34:	mov	x29, sp
  404c38:	mov	x20, x0
  404c3c:	mov	w0, #0x1000                	// #4096
  404c40:	mov	x19, x1
  404c44:	bl	401bd0 <malloc@plt>
  404c48:	str	x0, [x20]
  404c4c:	cbnz	x0, 404c5c <feof@plt+0x2fbc>
  404c50:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2294>
  404c54:	add	x0, x0, #0x3a9
  404c58:	bl	402064 <feof@plt+0x3c4>
  404c5c:	mov	w8, #0x1                   	// #1
  404c60:	stp	xzr, xzr, [x20, #8]
  404c64:	str	w8, [x20, #32]
  404c68:	ldrb	w8, [x19]
  404c6c:	cbz	w8, 404cbc <feof@plt+0x301c>
  404c70:	mov	w0, wzr
  404c74:	bl	401b30 <dup@plt>
  404c78:	str	w0, [x20, #36]
  404c7c:	tbz	w0, #31, 404c8c <feof@plt+0x2fec>
  404c80:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2294>
  404c84:	add	x0, x0, #0x8c3
  404c88:	bl	402064 <feof@plt+0x3c4>
  404c8c:	mov	w0, wzr
  404c90:	bl	401ba0 <close@plt>
  404c94:	mov	x0, x19
  404c98:	mov	w1, wzr
  404c9c:	bl	401910 <open@plt>
  404ca0:	cbz	w0, 404cb8 <feof@plt+0x3018>
  404ca4:	ldp	x20, x19, [sp, #16]
  404ca8:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2294>
  404cac:	add	x0, x0, #0x8cd
  404cb0:	ldp	x29, x30, [sp], #32
  404cb4:	b	402064 <feof@plt+0x3c4>
  404cb8:	str	x19, [x20, #24]
  404cbc:	ldp	x20, x19, [sp, #16]
  404cc0:	ldp	x29, x30, [sp], #32
  404cc4:	ret
  404cc8:	stp	x29, x30, [sp, #-32]!
  404ccc:	str	x19, [sp, #16]
  404cd0:	mov	x29, sp
  404cd4:	mov	x19, x0
  404cd8:	ldr	x0, [x0]
  404cdc:	cbz	x0, 404ce4 <feof@plt+0x3044>
  404ce0:	bl	401960 <free@plt>
  404ce4:	mov	w0, wzr
  404ce8:	bl	401ba0 <close@plt>
  404cec:	ldr	w0, [x19, #36]
  404cf0:	bl	401b30 <dup@plt>
  404cf4:	tbz	w0, #31, 404d04 <feof@plt+0x3064>
  404cf8:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2294>
  404cfc:	add	x0, x0, #0x8e6
  404d00:	bl	402064 <feof@plt+0x3c4>
  404d04:	ldr	w0, [x19, #36]
  404d08:	bl	401ba0 <close@plt>
  404d0c:	ldr	x19, [sp, #16]
  404d10:	ldp	x29, x30, [sp], #32
  404d14:	ret
  404d18:	bl	405bfc <feof@plt+0x3f5c>
  404d1c:	stp	x29, x30, [sp, #-16]!
  404d20:	mov	x29, sp
  404d24:	bl	401c30 <exit@plt>
  404d28:	sub	sp, sp, #0x30
  404d2c:	stp	x29, x30, [sp, #16]
  404d30:	stp	x20, x19, [sp, #32]
  404d34:	add	x29, sp, #0x10
  404d38:	ldrsw	x8, [x0, #8]
  404d3c:	mov	x19, x0
  404d40:	cmp	w8, #0x1
  404d44:	b.lt	404d5c <feof@plt+0x30bc>  // b.tstop
  404d48:	ldr	x9, [x19]
  404d4c:	sub	x8, x8, #0x1
  404d50:	str	w8, [x19, #8]
  404d54:	ldrb	w20, [x9, x8]
  404d58:	b	404dac <feof@plt+0x310c>
  404d5c:	sub	x1, x29, #0x4
  404d60:	mov	w2, #0x1                   	// #1
  404d64:	mov	w0, wzr
  404d68:	mov	w20, #0x1                   	// #1
  404d6c:	bl	4019c0 <read@plt>
  404d70:	cmp	x0, #0x1
  404d74:	b.ne	404da4 <feof@plt+0x3104>  // b.any
  404d78:	ldr	w8, [x19, #16]
  404d7c:	ldurb	w20, [x29, #-4]
  404d80:	cbz	w8, 404d8c <feof@plt+0x30ec>
  404d84:	mov	w0, w20
  404d88:	bl	401a30 <putchar@plt>
  404d8c:	cmp	w20, #0xa
  404d90:	b.ne	404dac <feof@plt+0x310c>  // b.any
  404d94:	ldr	w8, [x19, #32]
  404d98:	add	w8, w8, #0x1
  404d9c:	str	w8, [x19, #32]
  404da0:	b	404dac <feof@plt+0x310c>
  404da4:	str	w20, [x19, #20]
  404da8:	mov	w20, #0xff                  	// #255
  404dac:	mov	w0, w20
  404db0:	ldp	x20, x19, [sp, #32]
  404db4:	ldp	x29, x30, [sp, #16]
  404db8:	add	sp, sp, #0x30
  404dbc:	ret
  404dc0:	stp	x29, x30, [sp, #-32]!
  404dc4:	stp	x20, x19, [sp, #16]
  404dc8:	ldrsw	x8, [x0, #8]
  404dcc:	mov	w19, w1
  404dd0:	mov	x29, sp
  404dd4:	cmp	w8, #0xfff
  404dd8:	b.gt	404e00 <feof@plt+0x3160>
  404ddc:	ldr	x9, [x0]
  404de0:	strb	w19, [x9, x8]
  404de4:	ldr	w8, [x0, #8]
  404de8:	add	w8, w8, #0x1
  404dec:	str	w8, [x0, #8]
  404df0:	mov	w0, w19
  404df4:	ldp	x20, x19, [sp, #16]
  404df8:	ldp	x29, x30, [sp], #32
  404dfc:	ret
  404e00:	adrp	x20, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404e04:	ldr	x0, [x20, #3752]
  404e08:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  404e0c:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2294>
  404e10:	adrp	x4, 40e000 <_ZdlPvm@@Base+0x2294>
  404e14:	add	x1, x1, #0x8f4
  404e18:	add	x2, x2, #0x904
  404e1c:	add	x4, x4, #0x922
  404e20:	mov	w3, #0x93                  	// #147
  404e24:	bl	4018e0 <fprintf@plt>
  404e28:	cbz	w0, 404df0 <feof@plt+0x3150>
  404e2c:	ldr	x0, [x20, #3752]
  404e30:	bl	401af0 <fflush@plt>
  404e34:	cbz	w0, 404df0 <feof@plt+0x3150>
  404e38:	mov	w0, #0x1                   	// #1
  404e3c:	bl	404d1c <feof@plt+0x307c>
  404e40:	stp	x29, x30, [sp, #-80]!
  404e44:	str	x25, [sp, #16]
  404e48:	stp	x24, x23, [sp, #32]
  404e4c:	stp	x22, x21, [sp, #48]
  404e50:	stp	x20, x19, [sp, #64]
  404e54:	mov	x29, sp
  404e58:	adrp	x20, 40e000 <_ZdlPvm@@Base+0x2294>
  404e5c:	adrp	x21, 40e000 <_ZdlPvm@@Base+0x2294>
  404e60:	adrp	x22, 40e000 <_ZdlPvm@@Base+0x2294>
  404e64:	mov	x19, x0
  404e68:	mov	w24, #0x1                   	// #1
  404e6c:	adrp	x25, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404e70:	add	x20, x20, #0x8f4
  404e74:	add	x21, x21, #0x904
  404e78:	add	x22, x22, #0x922
  404e7c:	b	404e84 <feof@plt+0x31e4>
  404e80:	str	w8, [x19, #8]
  404e84:	ldrsw	x8, [x19, #8]
  404e88:	cmp	w8, #0x1
  404e8c:	b.lt	404f1c <feof@plt+0x327c>  // b.tstop
  404e90:	ldr	x9, [x19]
  404e94:	sub	x8, x8, #0x1
  404e98:	str	w8, [x19, #8]
  404e9c:	ldrb	w23, [x9, x8]
  404ea0:	cmp	w8, #0xfff
  404ea4:	b.gt	404f68 <feof@plt+0x32c8>
  404ea8:	ldr	x9, [x19]
  404eac:	strb	w23, [x9, w8, sxtw]
  404eb0:	ldr	w8, [x19, #8]
  404eb4:	add	w8, w8, #0x1
  404eb8:	str	w8, [x19, #8]
  404ebc:	cmp	w23, #0xa
  404ec0:	b.eq	404fb4 <feof@plt+0x3314>  // b.none
  404ec4:	ldr	w8, [x19, #20]
  404ec8:	cbnz	w8, 404fb4 <feof@plt+0x3314>
  404ecc:	ldr	w8, [x19, #8]
  404ed0:	subs	w8, w8, #0x1
  404ed4:	b.ge	404e80 <feof@plt+0x31e0>  // b.tcont
  404ed8:	add	x1, x29, #0x1c
  404edc:	mov	w2, #0x1                   	// #1
  404ee0:	mov	w0, wzr
  404ee4:	bl	4019c0 <read@plt>
  404ee8:	cmp	x0, #0x1
  404eec:	b.ne	404fac <feof@plt+0x330c>  // b.any
  404ef0:	ldr	w8, [x19, #16]
  404ef4:	ldrb	w23, [x29, #28]
  404ef8:	cbz	w8, 404f04 <feof@plt+0x3264>
  404efc:	mov	w0, w23
  404f00:	bl	401a30 <putchar@plt>
  404f04:	cmp	w23, #0xa
  404f08:	b.ne	404e84 <feof@plt+0x31e4>  // b.any
  404f0c:	ldr	w8, [x19, #32]
  404f10:	add	w8, w8, #0x1
  404f14:	str	w8, [x19, #32]
  404f18:	b	404e84 <feof@plt+0x31e4>
  404f1c:	add	x1, x29, #0x18
  404f20:	mov	w2, #0x1                   	// #1
  404f24:	mov	w0, wzr
  404f28:	bl	4019c0 <read@plt>
  404f2c:	cmp	x0, #0x1
  404f30:	b.ne	404f94 <feof@plt+0x32f4>  // b.any
  404f34:	ldr	w8, [x19, #16]
  404f38:	ldrb	w23, [x29, #24]
  404f3c:	cbz	w8, 404f48 <feof@plt+0x32a8>
  404f40:	mov	w0, w23
  404f44:	bl	401a30 <putchar@plt>
  404f48:	cmp	w23, #0xa
  404f4c:	b.ne	404f5c <feof@plt+0x32bc>  // b.any
  404f50:	ldr	w8, [x19, #32]
  404f54:	add	w8, w8, #0x1
  404f58:	str	w8, [x19, #32]
  404f5c:	ldr	w8, [x19, #8]
  404f60:	cmp	w8, #0xfff
  404f64:	b.le	404ea8 <feof@plt+0x3208>
  404f68:	ldr	x0, [x25, #3752]
  404f6c:	mov	w3, #0x93                  	// #147
  404f70:	mov	x1, x20
  404f74:	mov	x2, x21
  404f78:	mov	x4, x22
  404f7c:	bl	4018e0 <fprintf@plt>
  404f80:	cbz	w0, 404ebc <feof@plt+0x321c>
  404f84:	ldr	x0, [x25, #3752]
  404f88:	bl	401af0 <fflush@plt>
  404f8c:	cbz	w0, 404ebc <feof@plt+0x321c>
  404f90:	b	404fcc <feof@plt+0x332c>
  404f94:	mov	w23, #0xff                  	// #255
  404f98:	str	w24, [x19, #20]
  404f9c:	ldr	w8, [x19, #8]
  404fa0:	cmp	w8, #0xfff
  404fa4:	b.le	404ea8 <feof@plt+0x3208>
  404fa8:	b	404f68 <feof@plt+0x32c8>
  404fac:	str	w24, [x19, #20]
  404fb0:	b	404e84 <feof@plt+0x31e4>
  404fb4:	ldp	x20, x19, [sp, #64]
  404fb8:	ldp	x22, x21, [sp, #48]
  404fbc:	ldp	x24, x23, [sp, #32]
  404fc0:	ldr	x25, [sp, #16]
  404fc4:	ldp	x29, x30, [sp], #80
  404fc8:	ret
  404fcc:	mov	w0, #0x1                   	// #1
  404fd0:	bl	404d1c <feof@plt+0x307c>
  404fd4:	sub	sp, sp, #0x60
  404fd8:	stp	x29, x30, [sp, #16]
  404fdc:	stp	x26, x25, [sp, #32]
  404fe0:	stp	x24, x23, [sp, #48]
  404fe4:	stp	x22, x21, [sp, #64]
  404fe8:	stp	x20, x19, [sp, #80]
  404fec:	add	x29, sp, #0x10
  404ff0:	adrp	x20, 40e000 <_ZdlPvm@@Base+0x2294>
  404ff4:	adrp	x21, 40e000 <_ZdlPvm@@Base+0x2294>
  404ff8:	adrp	x22, 40e000 <_ZdlPvm@@Base+0x2294>
  404ffc:	mov	x26, #0x600                 	// #1536
  405000:	mov	x19, x0
  405004:	adrp	x24, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405008:	add	x20, x20, #0x8f4
  40500c:	add	x21, x21, #0x904
  405010:	add	x22, x22, #0x922
  405014:	mov	w25, #0x1                   	// #1
  405018:	movk	x26, #0x1, lsl #32
  40501c:	ldrsw	x8, [x19, #8]
  405020:	cmp	w8, #0x1
  405024:	b.lt	4050d8 <feof@plt+0x3438>  // b.tstop
  405028:	ldr	x9, [x19]
  40502c:	sub	x8, x8, #0x1
  405030:	str	w8, [x19, #8]
  405034:	ldrb	w23, [x9, x8]
  405038:	cmp	w8, #0xfff
  40503c:	b.gt	405128 <feof@plt+0x3488>
  405040:	ldr	x9, [x19]
  405044:	strb	w23, [x9, w8, sxtw]
  405048:	ldr	w8, [x19, #8]
  40504c:	add	w8, w8, #0x1
  405050:	str	w8, [x19, #8]
  405054:	cmp	w23, #0x20
  405058:	b.hi	405068 <feof@plt+0x33c8>  // b.pmore
  40505c:	lsl	x8, x25, x23
  405060:	tst	x8, x26
  405064:	b.ne	4050a8 <feof@plt+0x3408>  // b.any
  405068:	ldrsw	x8, [x19, #8]
  40506c:	cmp	w8, #0x1
  405070:	b.lt	4051c8 <feof@plt+0x3528>  // b.tstop
  405074:	ldr	x9, [x19]
  405078:	sub	x8, x8, #0x1
  40507c:	str	w8, [x19, #8]
  405080:	ldrb	w23, [x9, x8]
  405084:	cmp	w8, #0xfff
  405088:	b.gt	405214 <feof@plt+0x3574>
  40508c:	ldr	x9, [x19]
  405090:	strb	w23, [x9, w8, sxtw]
  405094:	ldr	w8, [x19, #8]
  405098:	add	w8, w8, #0x1
  40509c:	str	w8, [x19, #8]
  4050a0:	cmp	w23, #0x23
  4050a4:	b.ne	405270 <feof@plt+0x35d0>  // b.any
  4050a8:	ldr	w8, [x19, #20]
  4050ac:	cbnz	w8, 405270 <feof@plt+0x35d0>
  4050b0:	ldrsw	x8, [x19, #8]
  4050b4:	cmp	w8, #0x1
  4050b8:	b.lt	405154 <feof@plt+0x34b4>  // b.tstop
  4050bc:	ldr	x9, [x19]
  4050c0:	sub	x8, x8, #0x1
  4050c4:	str	w8, [x19, #8]
  4050c8:	ldrb	w23, [x9, x8]
  4050cc:	cmp	w23, #0x23
  4050d0:	b.ne	40501c <feof@plt+0x337c>  // b.any
  4050d4:	b	405190 <feof@plt+0x34f0>
  4050d8:	add	x1, sp, #0x4
  4050dc:	mov	w2, #0x1                   	// #1
  4050e0:	mov	w0, wzr
  4050e4:	bl	4019c0 <read@plt>
  4050e8:	cmp	x0, #0x1
  4050ec:	b.ne	40519c <feof@plt+0x34fc>  // b.any
  4050f0:	ldr	w8, [x19, #16]
  4050f4:	ldrb	w23, [sp, #4]
  4050f8:	cbz	w8, 405104 <feof@plt+0x3464>
  4050fc:	mov	w0, w23
  405100:	bl	401a30 <putchar@plt>
  405104:	cmp	w23, #0xa
  405108:	b.ne	40511c <feof@plt+0x347c>  // b.any
  40510c:	ldr	w8, [x19, #32]
  405110:	mov	w23, #0xa                   	// #10
  405114:	add	w8, w8, #0x1
  405118:	str	w8, [x19, #32]
  40511c:	ldr	w8, [x19, #8]
  405120:	cmp	w8, #0xfff
  405124:	b.le	405040 <feof@plt+0x33a0>
  405128:	ldr	x0, [x24, #3752]
  40512c:	mov	w3, #0x93                  	// #147
  405130:	mov	x1, x20
  405134:	mov	x2, x21
  405138:	mov	x4, x22
  40513c:	bl	4018e0 <fprintf@plt>
  405140:	cbz	w0, 405054 <feof@plt+0x33b4>
  405144:	ldr	x0, [x24, #3752]
  405148:	bl	401af0 <fflush@plt>
  40514c:	cbz	w0, 405054 <feof@plt+0x33b4>
  405150:	b	40528c <feof@plt+0x35ec>
  405154:	sub	x1, x29, #0x4
  405158:	mov	w2, #0x1                   	// #1
  40515c:	mov	w0, wzr
  405160:	bl	4019c0 <read@plt>
  405164:	cmp	x0, #0x1
  405168:	b.ne	4051b4 <feof@plt+0x3514>  // b.any
  40516c:	ldr	w8, [x19, #16]
  405170:	ldurb	w23, [x29, #-4]
  405174:	cbz	w8, 405180 <feof@plt+0x34e0>
  405178:	mov	w0, w23
  40517c:	bl	401a30 <putchar@plt>
  405180:	cmp	w23, #0xa
  405184:	b.eq	405240 <feof@plt+0x35a0>  // b.none
  405188:	cmp	w23, #0x23
  40518c:	b.ne	40501c <feof@plt+0x337c>  // b.any
  405190:	mov	x0, x19
  405194:	bl	404e40 <feof@plt+0x31a0>
  405198:	b	40501c <feof@plt+0x337c>
  40519c:	mov	w23, #0xff                  	// #255
  4051a0:	str	w25, [x19, #20]
  4051a4:	ldr	w8, [x19, #8]
  4051a8:	cmp	w8, #0xfff
  4051ac:	b.le	405040 <feof@plt+0x33a0>
  4051b0:	b	405128 <feof@plt+0x3488>
  4051b4:	mov	w23, #0xff                  	// #255
  4051b8:	str	w25, [x19, #20]
  4051bc:	cmp	w23, #0x23
  4051c0:	b.ne	40501c <feof@plt+0x337c>  // b.any
  4051c4:	b	405190 <feof@plt+0x34f0>
  4051c8:	add	x1, sp, #0x8
  4051cc:	mov	w2, #0x1                   	// #1
  4051d0:	mov	w0, wzr
  4051d4:	bl	4019c0 <read@plt>
  4051d8:	cmp	x0, #0x1
  4051dc:	b.ne	405258 <feof@plt+0x35b8>  // b.any
  4051e0:	ldr	w8, [x19, #16]
  4051e4:	ldrb	w23, [sp, #8]
  4051e8:	cbz	w8, 4051f4 <feof@plt+0x3554>
  4051ec:	mov	w0, w23
  4051f0:	bl	401a30 <putchar@plt>
  4051f4:	cmp	w23, #0xa
  4051f8:	b.ne	405208 <feof@plt+0x3568>  // b.any
  4051fc:	ldr	w8, [x19, #32]
  405200:	add	w8, w8, #0x1
  405204:	str	w8, [x19, #32]
  405208:	ldr	w8, [x19, #8]
  40520c:	cmp	w8, #0xfff
  405210:	b.le	40508c <feof@plt+0x33ec>
  405214:	ldr	x0, [x24, #3752]
  405218:	mov	w3, #0x93                  	// #147
  40521c:	mov	x1, x20
  405220:	mov	x2, x21
  405224:	mov	x4, x22
  405228:	bl	4018e0 <fprintf@plt>
  40522c:	cbz	w0, 4050a0 <feof@plt+0x3400>
  405230:	ldr	x0, [x24, #3752]
  405234:	bl	401af0 <fflush@plt>
  405238:	cbz	w0, 4050a0 <feof@plt+0x3400>
  40523c:	b	40528c <feof@plt+0x35ec>
  405240:	ldr	w8, [x19, #32]
  405244:	add	w8, w8, #0x1
  405248:	str	w8, [x19, #32]
  40524c:	cmp	w23, #0x23
  405250:	b.ne	40501c <feof@plt+0x337c>  // b.any
  405254:	b	405190 <feof@plt+0x34f0>
  405258:	mov	w23, #0xff                  	// #255
  40525c:	str	w25, [x19, #20]
  405260:	ldr	w8, [x19, #8]
  405264:	cmp	w8, #0xfff
  405268:	b.le	40508c <feof@plt+0x33ec>
  40526c:	b	405214 <feof@plt+0x3574>
  405270:	ldp	x20, x19, [sp, #80]
  405274:	ldp	x22, x21, [sp, #64]
  405278:	ldp	x24, x23, [sp, #48]
  40527c:	ldp	x26, x25, [sp, #32]
  405280:	ldp	x29, x30, [sp, #16]
  405284:	add	sp, sp, #0x60
  405288:	ret
  40528c:	mov	w0, #0x1                   	// #1
  405290:	bl	404d1c <feof@plt+0x307c>
  405294:	sub	sp, sp, #0x70
  405298:	stp	x29, x30, [sp, #16]
  40529c:	stp	x28, x27, [sp, #32]
  4052a0:	stp	x26, x25, [sp, #48]
  4052a4:	stp	x24, x23, [sp, #64]
  4052a8:	stp	x22, x21, [sp, #80]
  4052ac:	stp	x20, x19, [sp, #96]
  4052b0:	add	x29, sp, #0x10
  4052b4:	mov	x19, x0
  4052b8:	mov	x0, x1
  4052bc:	mov	x20, x1
  4052c0:	bl	4018d0 <strlen@plt>
  4052c4:	mov	x21, x0
  4052c8:	cmp	w21, #0x1
  4052cc:	b.lt	405480 <feof@plt+0x37e0>  // b.tstop
  4052d0:	adrp	x22, 40e000 <_ZdlPvm@@Base+0x2294>
  4052d4:	adrp	x23, 40e000 <_ZdlPvm@@Base+0x2294>
  4052d8:	mov	x27, xzr
  4052dc:	and	x28, x21, #0xffffffff
  4052e0:	adrp	x24, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4052e4:	add	x22, x22, #0x8f4
  4052e8:	add	x23, x23, #0x904
  4052ec:	mov	w25, #0x1                   	// #1
  4052f0:	ldrsw	x8, [x19, #8]
  4052f4:	cmp	w8, #0x1
  4052f8:	b.lt	405354 <feof@plt+0x36b4>  // b.tstop
  4052fc:	ldr	x9, [x19]
  405300:	sub	x8, x8, #0x1
  405304:	str	w8, [x19, #8]
  405308:	ldrb	w26, [x9, x8]
  40530c:	cmp	w8, #0xfff
  405310:	b.gt	4053a0 <feof@plt+0x3700>
  405314:	ldr	x9, [x19]
  405318:	strb	w26, [x9, w8, sxtw]
  40531c:	ldr	w8, [x19, #8]
  405320:	add	w8, w8, #0x1
  405324:	str	w8, [x19, #8]
  405328:	ldrb	w8, [x20, x27]
  40532c:	cmp	w26, w8
  405330:	b.ne	405484 <feof@plt+0x37e4>  // b.any
  405334:	ldrsw	x8, [x19, #8]
  405338:	cmp	w8, #0x1
  40533c:	b.lt	4053d0 <feof@plt+0x3730>  // b.tstop
  405340:	ldr	x9, [x19]
  405344:	sub	x8, x8, #0x1
  405348:	str	w8, [x19, #8]
  40534c:	ldrb	w26, [x9, x8]
  405350:	b	405434 <feof@plt+0x3794>
  405354:	add	x1, sp, #0x8
  405358:	mov	w2, #0x1                   	// #1
  40535c:	mov	w0, wzr
  405360:	bl	4019c0 <read@plt>
  405364:	cmp	x0, #0x1
  405368:	b.ne	405414 <feof@plt+0x3774>  // b.any
  40536c:	ldr	w8, [x19, #16]
  405370:	ldrb	w26, [sp, #8]
  405374:	cbz	w8, 405380 <feof@plt+0x36e0>
  405378:	mov	w0, w26
  40537c:	bl	401a30 <putchar@plt>
  405380:	cmp	w26, #0xa
  405384:	b.ne	405394 <feof@plt+0x36f4>  // b.any
  405388:	ldr	w8, [x19, #32]
  40538c:	add	w8, w8, #0x1
  405390:	str	w8, [x19, #32]
  405394:	ldr	w8, [x19, #8]
  405398:	cmp	w8, #0xfff
  40539c:	b.le	405314 <feof@plt+0x3674>
  4053a0:	ldr	x0, [x24, #3752]
  4053a4:	adrp	x4, 40e000 <_ZdlPvm@@Base+0x2294>
  4053a8:	mov	w3, #0x93                  	// #147
  4053ac:	mov	x1, x22
  4053b0:	mov	x2, x23
  4053b4:	add	x4, x4, #0x922
  4053b8:	bl	4018e0 <fprintf@plt>
  4053bc:	cbz	w0, 405328 <feof@plt+0x3688>
  4053c0:	ldr	x0, [x24, #3752]
  4053c4:	bl	401af0 <fflush@plt>
  4053c8:	cbz	w0, 405328 <feof@plt+0x3688>
  4053cc:	b	405560 <feof@plt+0x38c0>
  4053d0:	sub	x1, x29, #0x4
  4053d4:	mov	w2, #0x1                   	// #1
  4053d8:	mov	w0, wzr
  4053dc:	bl	4019c0 <read@plt>
  4053e0:	cmp	x0, #0x1
  4053e4:	b.ne	40542c <feof@plt+0x378c>  // b.any
  4053e8:	ldr	w8, [x19, #16]
  4053ec:	ldurb	w26, [x29, #-4]
  4053f0:	cbz	w8, 4053fc <feof@plt+0x375c>
  4053f4:	mov	w0, w26
  4053f8:	bl	401a30 <putchar@plt>
  4053fc:	cmp	w26, #0xa
  405400:	b.ne	405434 <feof@plt+0x3794>  // b.any
  405404:	ldr	w8, [x19, #32]
  405408:	add	w8, w8, #0x1
  40540c:	str	w8, [x19, #32]
  405410:	b	405434 <feof@plt+0x3794>
  405414:	mov	w26, #0xff                  	// #255
  405418:	str	w25, [x19, #20]
  40541c:	ldr	w8, [x19, #8]
  405420:	cmp	w8, #0xfff
  405424:	b.le	405314 <feof@plt+0x3674>
  405428:	b	4053a0 <feof@plt+0x3700>
  40542c:	mov	w26, #0xff                  	// #255
  405430:	str	w25, [x19, #20]
  405434:	ldrb	w8, [x20, x27]
  405438:	cmp	w26, w8
  40543c:	b.ne	405450 <feof@plt+0x37b0>  // b.any
  405440:	add	x27, x27, #0x1
  405444:	cmp	x28, x27
  405448:	b.ne	4052f0 <feof@plt+0x3650>  // b.any
  40544c:	b	40548c <feof@plt+0x37ec>
  405450:	ldr	x0, [x24, #3752]
  405454:	adrp	x4, 40e000 <_ZdlPvm@@Base+0x2294>
  405458:	mov	w3, #0xc9                  	// #201
  40545c:	mov	x1, x22
  405460:	mov	x2, x23
  405464:	add	x4, x4, #0x963
  405468:	bl	4018e0 <fprintf@plt>
  40546c:	cbz	w0, 405440 <feof@plt+0x37a0>
  405470:	ldr	x0, [x24, #3752]
  405474:	bl	401af0 <fflush@plt>
  405478:	cbz	w0, 405440 <feof@plt+0x37a0>
  40547c:	b	405560 <feof@plt+0x38c0>
  405480:	mov	w27, wzr
  405484:	cmp	w27, w21
  405488:	b.ne	405494 <feof@plt+0x37f4>  // b.any
  40548c:	mov	w0, #0x1                   	// #1
  405490:	b	40556c <feof@plt+0x38cc>
  405494:	cmp	w27, #0x1
  405498:	b.lt	405568 <feof@plt+0x38c8>  // b.tstop
  40549c:	sub	x25, x20, #0x1
  4054a0:	adrp	x20, 40e000 <_ZdlPvm@@Base+0x2294>
  4054a4:	adrp	x21, 40e000 <_ZdlPvm@@Base+0x2294>
  4054a8:	adrp	x22, 40e000 <_ZdlPvm@@Base+0x2294>
  4054ac:	adrp	x23, 40e000 <_ZdlPvm@@Base+0x2294>
  4054b0:	mov	w24, w27
  4054b4:	adrp	x26, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4054b8:	add	x20, x20, #0x8f4
  4054bc:	add	x21, x21, #0x904
  4054c0:	add	x22, x22, #0x963
  4054c4:	add	x23, x23, #0x922
  4054c8:	b	4054dc <feof@plt+0x383c>
  4054cc:	sub	x24, x24, #0x1
  4054d0:	add	x8, x24, #0x1
  4054d4:	cmp	x8, #0x1
  4054d8:	b.le	405568 <feof@plt+0x38c8>
  4054dc:	ldrsw	x8, [x19, #8]
  4054e0:	ldrb	w27, [x25, x24]
  4054e4:	cmp	w8, #0xfff
  4054e8:	b.gt	405538 <feof@plt+0x3898>
  4054ec:	ldr	x9, [x19]
  4054f0:	strb	w27, [x9, x8]
  4054f4:	ldr	w8, [x19, #8]
  4054f8:	add	w8, w8, #0x1
  4054fc:	str	w8, [x19, #8]
  405500:	ldrb	w8, [x25, x24]
  405504:	cmp	w27, w8
  405508:	b.eq	4054cc <feof@plt+0x382c>  // b.none
  40550c:	ldr	x0, [x26, #3752]
  405510:	mov	w3, #0xd3                  	// #211
  405514:	mov	x1, x20
  405518:	mov	x2, x21
  40551c:	mov	x4, x22
  405520:	bl	4018e0 <fprintf@plt>
  405524:	cbz	w0, 4054cc <feof@plt+0x382c>
  405528:	ldr	x0, [x26, #3752]
  40552c:	bl	401af0 <fflush@plt>
  405530:	cbz	w0, 4054cc <feof@plt+0x382c>
  405534:	b	405560 <feof@plt+0x38c0>
  405538:	ldr	x0, [x26, #3752]
  40553c:	mov	w3, #0x93                  	// #147
  405540:	mov	x1, x20
  405544:	mov	x2, x21
  405548:	mov	x4, x23
  40554c:	bl	4018e0 <fprintf@plt>
  405550:	cbz	w0, 405500 <feof@plt+0x3860>
  405554:	ldr	x0, [x26, #3752]
  405558:	bl	401af0 <fflush@plt>
  40555c:	cbz	w0, 405500 <feof@plt+0x3860>
  405560:	mov	w0, #0x1                   	// #1
  405564:	bl	404d1c <feof@plt+0x307c>
  405568:	mov	w0, wzr
  40556c:	ldp	x20, x19, [sp, #96]
  405570:	ldp	x22, x21, [sp, #80]
  405574:	ldp	x24, x23, [sp, #64]
  405578:	ldp	x26, x25, [sp, #48]
  40557c:	ldp	x28, x27, [sp, #32]
  405580:	ldp	x29, x30, [sp, #16]
  405584:	add	sp, sp, #0x70
  405588:	ret
  40558c:	sub	sp, sp, #0x50
  405590:	stp	x29, x30, [sp, #16]
  405594:	stp	x24, x23, [sp, #32]
  405598:	stp	x22, x21, [sp, #48]
  40559c:	stp	x20, x19, [sp, #64]
  4055a0:	add	x29, sp, #0x10
  4055a4:	ldrsw	x8, [x0, #8]
  4055a8:	mov	x19, x0
  4055ac:	cmp	w8, #0x1
  4055b0:	b.lt	4055c8 <feof@plt+0x3928>  // b.tstop
  4055b4:	ldr	x9, [x19]
  4055b8:	sub	x8, x8, #0x1
  4055bc:	str	w8, [x19, #8]
  4055c0:	ldrb	w20, [x9, x8]
  4055c4:	b	405618 <feof@plt+0x3978>
  4055c8:	mov	x1, sp
  4055cc:	mov	w2, #0x1                   	// #1
  4055d0:	mov	w0, wzr
  4055d4:	mov	w20, #0x1                   	// #1
  4055d8:	bl	4019c0 <read@plt>
  4055dc:	cmp	x0, #0x1
  4055e0:	b.ne	405610 <feof@plt+0x3970>  // b.any
  4055e4:	ldr	w8, [x19, #16]
  4055e8:	ldrb	w20, [sp]
  4055ec:	cbz	w8, 4055f8 <feof@plt+0x3958>
  4055f0:	mov	w0, w20
  4055f4:	bl	401a30 <putchar@plt>
  4055f8:	cmp	w20, #0xa
  4055fc:	b.ne	405618 <feof@plt+0x3978>  // b.any
  405600:	ldr	w8, [x19, #32]
  405604:	add	w8, w8, #0x1
  405608:	str	w8, [x19, #32]
  40560c:	b	405618 <feof@plt+0x3978>
  405610:	str	w20, [x19, #20]
  405614:	mov	w20, #0xff                  	// #255
  405618:	mov	w21, #0x1                   	// #1
  40561c:	b	405630 <feof@plt+0x3990>
  405620:	ldr	x9, [x19]
  405624:	sub	x8, x8, #0x1
  405628:	str	w8, [x19, #8]
  40562c:	ldrb	w20, [x9, x8]
  405630:	and	w8, w20, #0xff
  405634:	sub	w9, w8, #0x9
  405638:	cmp	w9, #0x2
  40563c:	b.cc	405648 <feof@plt+0x39a8>  // b.lo, b.ul, b.last
  405640:	cmp	w8, #0x20
  405644:	b.ne	4056a4 <feof@plt+0x3a04>  // b.any
  405648:	ldrsw	x8, [x19, #8]
  40564c:	cmp	w8, #0x1
  405650:	b.ge	405620 <feof@plt+0x3980>  // b.tcont
  405654:	add	x1, sp, #0x4
  405658:	mov	w2, #0x1                   	// #1
  40565c:	mov	w0, wzr
  405660:	bl	4019c0 <read@plt>
  405664:	cmp	x0, #0x1
  405668:	b.ne	405698 <feof@plt+0x39f8>  // b.any
  40566c:	ldr	w8, [x19, #16]
  405670:	ldrb	w20, [sp, #4]
  405674:	cbz	w8, 405680 <feof@plt+0x39e0>
  405678:	mov	w0, w20
  40567c:	bl	401a30 <putchar@plt>
  405680:	cmp	w20, #0xa
  405684:	b.ne	405630 <feof@plt+0x3990>  // b.any
  405688:	ldr	w8, [x19, #32]
  40568c:	add	w8, w8, #0x1
  405690:	str	w8, [x19, #32]
  405694:	b	405630 <feof@plt+0x3990>
  405698:	str	w21, [x19, #20]
  40569c:	mov	w20, #0xff                  	// #255
  4056a0:	b	405630 <feof@plt+0x3990>
  4056a4:	cmp	w8, #0x2d
  4056a8:	b.ne	4056cc <feof@plt+0x3a2c>  // b.any
  4056ac:	ldrsw	x8, [x19, #8]
  4056b0:	cmp	w8, #0x1
  4056b4:	b.lt	405784 <feof@plt+0x3ae4>  // b.tstop
  4056b8:	ldr	x9, [x19]
  4056bc:	sub	x8, x8, #0x1
  4056c0:	str	w8, [x19, #8]
  4056c4:	ldrb	w20, [x9, x8]
  4056c8:	b	4057d4 <feof@plt+0x3b34>
  4056cc:	mov	w21, #0x1                   	// #1
  4056d0:	sub	w8, w20, #0x30
  4056d4:	and	w8, w8, #0xff
  4056d8:	cmp	w8, #0x9
  4056dc:	b.hi	4057e8 <feof@plt+0x3b48>  // b.pmore
  4056e0:	mov	w22, wzr
  4056e4:	mov	w23, #0xa                   	// #10
  4056e8:	mov	w24, #0x1                   	// #1
  4056ec:	b	40570c <feof@plt+0x3a6c>
  4056f0:	ldr	x9, [x19]
  4056f4:	sub	x8, x8, #0x1
  4056f8:	str	w8, [x19, #8]
  4056fc:	ldrb	w20, [x9, x8]
  405700:	sub	w8, w20, #0x30
  405704:	cmp	w8, #0xa
  405708:	b.cs	4057ec <feof@plt+0x3b4c>  // b.hs, b.nlast
  40570c:	sub	w10, w20, #0x30
  405710:	ldrsw	x8, [x19, #8]
  405714:	and	w9, w20, #0xff
  405718:	and	w10, w10, #0xff
  40571c:	sub	w9, w9, #0x30
  405720:	cmp	w10, #0xa
  405724:	csel	w9, w9, wzr, cc  // cc = lo, ul, last
  405728:	cmp	w8, #0x1
  40572c:	madd	w22, w22, w23, w9
  405730:	b.ge	4056f0 <feof@plt+0x3a50>  // b.tcont
  405734:	sub	x1, x29, #0x4
  405738:	mov	w2, #0x1                   	// #1
  40573c:	mov	w0, wzr
  405740:	bl	4019c0 <read@plt>
  405744:	cmp	x0, #0x1
  405748:	b.ne	405778 <feof@plt+0x3ad8>  // b.any
  40574c:	ldr	w8, [x19, #16]
  405750:	ldurb	w20, [x29, #-4]
  405754:	cbz	w8, 405760 <feof@plt+0x3ac0>
  405758:	mov	w0, w20
  40575c:	bl	401a30 <putchar@plt>
  405760:	cmp	w20, #0xa
  405764:	b.ne	405700 <feof@plt+0x3a60>  // b.any
  405768:	ldr	w8, [x19, #32]
  40576c:	add	w8, w8, #0x1
  405770:	str	w8, [x19, #32]
  405774:	b	405700 <feof@plt+0x3a60>
  405778:	mov	w20, #0xff                  	// #255
  40577c:	str	w24, [x19, #20]
  405780:	b	405700 <feof@plt+0x3a60>
  405784:	add	x1, sp, #0x8
  405788:	mov	w2, #0x1                   	// #1
  40578c:	mov	w0, wzr
  405790:	mov	w20, #0x1                   	// #1
  405794:	bl	4019c0 <read@plt>
  405798:	cmp	x0, #0x1
  40579c:	b.ne	4057cc <feof@plt+0x3b2c>  // b.any
  4057a0:	ldr	w8, [x19, #16]
  4057a4:	ldrb	w20, [sp, #8]
  4057a8:	cbz	w8, 4057b4 <feof@plt+0x3b14>
  4057ac:	mov	w0, w20
  4057b0:	bl	401a30 <putchar@plt>
  4057b4:	cmp	w20, #0xa
  4057b8:	b.ne	4057d4 <feof@plt+0x3b34>  // b.any
  4057bc:	ldr	w8, [x19, #32]
  4057c0:	add	w8, w8, #0x1
  4057c4:	str	w8, [x19, #32]
  4057c8:	b	4057d4 <feof@plt+0x3b34>
  4057cc:	str	w20, [x19, #20]
  4057d0:	mov	w20, #0xff                  	// #255
  4057d4:	mov	w21, #0xffffffff            	// #-1
  4057d8:	sub	w8, w20, #0x30
  4057dc:	and	w8, w8, #0xff
  4057e0:	cmp	w8, #0x9
  4057e4:	b.ls	4056e0 <feof@plt+0x3a40>  // b.plast
  4057e8:	mov	w22, wzr
  4057ec:	ldrsw	x8, [x19, #8]
  4057f0:	cmp	w8, #0xfff
  4057f4:	b.gt	405828 <feof@plt+0x3b88>
  4057f8:	ldr	x9, [x19]
  4057fc:	strb	w20, [x9, x8]
  405800:	ldr	w8, [x19, #8]
  405804:	add	w8, w8, #0x1
  405808:	str	w8, [x19, #8]
  40580c:	mul	w0, w22, w21
  405810:	ldp	x20, x19, [sp, #64]
  405814:	ldp	x22, x21, [sp, #48]
  405818:	ldp	x24, x23, [sp, #32]
  40581c:	ldp	x29, x30, [sp, #16]
  405820:	add	sp, sp, #0x50
  405824:	ret
  405828:	adrp	x19, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40582c:	ldr	x0, [x19, #3752]
  405830:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  405834:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2294>
  405838:	adrp	x4, 40e000 <_ZdlPvm@@Base+0x2294>
  40583c:	add	x1, x1, #0x8f4
  405840:	add	x2, x2, #0x904
  405844:	add	x4, x4, #0x922
  405848:	mov	w3, #0x93                  	// #147
  40584c:	bl	4018e0 <fprintf@plt>
  405850:	cbz	w0, 40580c <feof@plt+0x3b6c>
  405854:	ldr	x0, [x19, #3752]
  405858:	bl	401af0 <fflush@plt>
  40585c:	cbz	w0, 40580c <feof@plt+0x3b6c>
  405860:	mov	w0, #0x1                   	// #1
  405864:	bl	404d1c <feof@plt+0x307c>
  405868:	stp	x29, x30, [sp, #-48]!
  40586c:	str	x21, [sp, #16]
  405870:	stp	x20, x19, [sp, #32]
  405874:	mov	x29, sp
  405878:	mov	x20, x0
  40587c:	bl	40558c <feof@plt+0x38ec>
  405880:	ldrsw	x8, [x20, #8]
  405884:	mov	w19, w0
  405888:	cmp	w8, #0x1
  40588c:	b.lt	4058ac <feof@plt+0x3c0c>  // b.tstop
  405890:	ldr	x9, [x20]
  405894:	sub	x8, x8, #0x1
  405898:	str	w8, [x20, #8]
  40589c:	ldrb	w21, [x9, x8]
  4058a0:	cmp	w21, #0x2e
  4058a4:	b.eq	4058f8 <feof@plt+0x3c58>  // b.none
  4058a8:	b	405958 <feof@plt+0x3cb8>
  4058ac:	add	x1, x29, #0x1c
  4058b0:	mov	w2, #0x1                   	// #1
  4058b4:	mov	w0, wzr
  4058b8:	mov	w21, #0x1                   	// #1
  4058bc:	bl	4019c0 <read@plt>
  4058c0:	cmp	x0, #0x1
  4058c4:	b.ne	405948 <feof@plt+0x3ca8>  // b.any
  4058c8:	ldr	w8, [x20, #16]
  4058cc:	ldrb	w21, [x29, #28]
  4058d0:	cbz	w8, 4058dc <feof@plt+0x3c3c>
  4058d4:	mov	w0, w21
  4058d8:	bl	401a30 <putchar@plt>
  4058dc:	cmp	w21, #0xa
  4058e0:	b.ne	4058f0 <feof@plt+0x3c50>  // b.any
  4058e4:	ldr	w8, [x20, #32]
  4058e8:	add	w8, w8, #0x1
  4058ec:	str	w8, [x20, #32]
  4058f0:	cmp	w21, #0x2e
  4058f4:	b.ne	405958 <feof@plt+0x3cb8>  // b.any
  4058f8:	mov	x0, x20
  4058fc:	bl	40558c <feof@plt+0x38ec>
  405900:	cmp	w0, #0xb
  405904:	b.lt	405924 <feof@plt+0x3c84>  // b.tstop
  405908:	mov	w8, #0xa                   	// #10
  40590c:	add	w8, w8, w8, lsl #2
  405910:	lsl	w8, w8, #1
  405914:	cmp	w8, w0
  405918:	b.lt	40590c <feof@plt+0x3c6c>  // b.tstop
  40591c:	scvtf	d0, w8
  405920:	b	405928 <feof@plt+0x3c88>
  405924:	fmov	d0, #1.000000000000000000e+01
  405928:	scvtf	d2, w0
  40592c:	scvtf	d1, w19
  405930:	fdiv	d0, d2, d0
  405934:	fadd	d0, d0, d1
  405938:	ldp	x20, x19, [sp, #32]
  40593c:	ldr	x21, [sp, #16]
  405940:	ldp	x29, x30, [sp], #48
  405944:	ret
  405948:	str	w21, [x20, #20]
  40594c:	mov	w21, #0xff                  	// #255
  405950:	cmp	w21, #0x2e
  405954:	b.eq	4058f8 <feof@plt+0x3c58>  // b.none
  405958:	ldrsw	x8, [x20, #8]
  40595c:	cmp	w8, #0xfff
  405960:	b.gt	40598c <feof@plt+0x3cec>
  405964:	ldr	x9, [x20]
  405968:	strb	w21, [x9, x8]
  40596c:	ldr	w8, [x20, #8]
  405970:	add	w8, w8, #0x1
  405974:	str	w8, [x20, #8]
  405978:	scvtf	d0, w19
  40597c:	ldp	x20, x19, [sp, #32]
  405980:	ldr	x21, [sp, #16]
  405984:	ldp	x29, x30, [sp], #48
  405988:	ret
  40598c:	adrp	x20, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405990:	ldr	x0, [x20, #3752]
  405994:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  405998:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2294>
  40599c:	adrp	x4, 40e000 <_ZdlPvm@@Base+0x2294>
  4059a0:	add	x1, x1, #0x8f4
  4059a4:	add	x2, x2, #0x904
  4059a8:	add	x4, x4, #0x922
  4059ac:	mov	w3, #0x93                  	// #147
  4059b0:	bl	4018e0 <fprintf@plt>
  4059b4:	cbz	w0, 405978 <feof@plt+0x3cd8>
  4059b8:	ldr	x0, [x20, #3752]
  4059bc:	bl	401af0 <fflush@plt>
  4059c0:	cbz	w0, 405978 <feof@plt+0x3cd8>
  4059c4:	mov	w0, #0x1                   	// #1
  4059c8:	bl	404d1c <feof@plt+0x307c>
  4059cc:	stp	x29, x30, [sp, #-80]!
  4059d0:	str	x28, [sp, #16]
  4059d4:	stp	x24, x23, [sp, #32]
  4059d8:	stp	x22, x21, [sp, #48]
  4059dc:	stp	x20, x19, [sp, #64]
  4059e0:	mov	x29, sp
  4059e4:	sub	sp, sp, #0x1, lsl #12
  4059e8:	ldrsw	x8, [x0, #8]
  4059ec:	mov	x19, x0
  4059f0:	cmp	w8, #0x1
  4059f4:	b.lt	405a0c <feof@plt+0x3d6c>  // b.tstop
  4059f8:	ldr	x9, [x19]
  4059fc:	sub	x8, x8, #0x1
  405a00:	str	w8, [x19, #8]
  405a04:	ldrb	w20, [x9, x8]
  405a08:	b	405a60 <feof@plt+0x3dc0>
  405a0c:	mov	x1, sp
  405a10:	mov	w2, #0x1                   	// #1
  405a14:	mov	w0, wzr
  405a18:	mov	w20, #0x1                   	// #1
  405a1c:	bl	4019c0 <read@plt>
  405a20:	cmp	x0, #0x1
  405a24:	b.ne	405a58 <feof@plt+0x3db8>  // b.any
  405a28:	ldr	w8, [x19, #16]
  405a2c:	ldrb	w20, [sp]
  405a30:	cbz	w8, 405a3c <feof@plt+0x3d9c>
  405a34:	mov	w0, w20
  405a38:	bl	401a30 <putchar@plt>
  405a3c:	cmp	w20, #0xa
  405a40:	b.ne	405a60 <feof@plt+0x3dc0>  // b.any
  405a44:	ldr	w8, [x19, #32]
  405a48:	mov	w20, #0xa                   	// #10
  405a4c:	add	w8, w8, #0x1
  405a50:	str	w8, [x19, #32]
  405a54:	b	405a60 <feof@plt+0x3dc0>
  405a58:	str	w20, [x19, #20]
  405a5c:	mov	w20, #0xff                  	// #255
  405a60:	mov	x22, #0x600                 	// #1536
  405a64:	mov	w21, #0x1                   	// #1
  405a68:	movk	x22, #0x1, lsl #32
  405a6c:	b	405a80 <feof@plt+0x3de0>
  405a70:	ldr	x9, [x19]
  405a74:	sub	x8, x8, #0x1
  405a78:	str	w8, [x19, #8]
  405a7c:	ldrb	w20, [x9, x8]
  405a80:	and	w8, w20, #0xff
  405a84:	cmp	w8, #0x20
  405a88:	b.hi	405afc <feof@plt+0x3e5c>  // b.pmore
  405a8c:	and	x8, x20, #0xff
  405a90:	lsl	x8, x21, x8
  405a94:	tst	x8, x22
  405a98:	b.eq	405afc <feof@plt+0x3e5c>  // b.none
  405a9c:	ldrsw	x8, [x19, #8]
  405aa0:	cmp	w8, #0x1
  405aa4:	b.ge	405a70 <feof@plt+0x3dd0>  // b.tcont
  405aa8:	mov	x1, sp
  405aac:	mov	w2, #0x1                   	// #1
  405ab0:	mov	w0, wzr
  405ab4:	bl	4019c0 <read@plt>
  405ab8:	cmp	x0, #0x1
  405abc:	b.ne	405af0 <feof@plt+0x3e50>  // b.any
  405ac0:	ldr	w8, [x19, #16]
  405ac4:	ldrb	w20, [sp]
  405ac8:	cbz	w8, 405ad4 <feof@plt+0x3e34>
  405acc:	mov	w0, w20
  405ad0:	bl	401a30 <putchar@plt>
  405ad4:	cmp	w20, #0xa
  405ad8:	b.ne	405a80 <feof@plt+0x3de0>  // b.any
  405adc:	ldr	w8, [x19, #32]
  405ae0:	mov	w20, #0xa                   	// #10
  405ae4:	add	w8, w8, #0x1
  405ae8:	str	w8, [x19, #32]
  405aec:	b	405a80 <feof@plt+0x3de0>
  405af0:	str	w21, [x19, #20]
  405af4:	mov	w20, #0xff                  	// #255
  405af8:	b	405a80 <feof@plt+0x3de0>
  405afc:	mov	x24, #0x600                 	// #1536
  405b00:	mov	x21, xzr
  405b04:	mov	x22, sp
  405b08:	mov	w23, #0x1                   	// #1
  405b0c:	movk	x24, #0x1, lsl #32
  405b10:	b	405b2c <feof@plt+0x3e8c>
  405b14:	ldr	x9, [x19]
  405b18:	sub	x8, x8, #0x1
  405b1c:	str	w8, [x19, #8]
  405b20:	ldrb	w20, [x9, x8]
  405b24:	cmp	x21, #0x1, lsl #12
  405b28:	b.eq	405bdc <feof@plt+0x3f3c>  // b.none
  405b2c:	and	w8, w20, #0xff
  405b30:	cmp	w8, #0x20
  405b34:	b.hi	405b48 <feof@plt+0x3ea8>  // b.pmore
  405b38:	and	x8, x20, #0xff
  405b3c:	lsl	x8, x23, x8
  405b40:	tst	x8, x24
  405b44:	b.ne	405bb8 <feof@plt+0x3f18>  // b.any
  405b48:	ldr	w8, [x19, #20]
  405b4c:	cbnz	w8, 405bb8 <feof@plt+0x3f18>
  405b50:	strb	w20, [x22, x21]
  405b54:	ldrsw	x8, [x19, #8]
  405b58:	add	x21, x21, #0x1
  405b5c:	cmp	w8, #0x1
  405b60:	b.ge	405b14 <feof@plt+0x3e74>  // b.tcont
  405b64:	add	x1, x29, #0x1c
  405b68:	mov	w2, #0x1                   	// #1
  405b6c:	mov	w0, wzr
  405b70:	bl	4019c0 <read@plt>
  405b74:	cmp	x0, #0x1
  405b78:	b.ne	405bac <feof@plt+0x3f0c>  // b.any
  405b7c:	ldr	w8, [x19, #16]
  405b80:	ldrb	w20, [x29, #28]
  405b84:	cbz	w8, 405b90 <feof@plt+0x3ef0>
  405b88:	mov	w0, w20
  405b8c:	bl	401a30 <putchar@plt>
  405b90:	cmp	w20, #0xa
  405b94:	b.ne	405b24 <feof@plt+0x3e84>  // b.any
  405b98:	ldr	w8, [x19, #32]
  405b9c:	mov	w20, #0xa                   	// #10
  405ba0:	add	w8, w8, #0x1
  405ba4:	str	w8, [x19, #32]
  405ba8:	b	405b24 <feof@plt+0x3e84>
  405bac:	mov	w20, #0xff                  	// #255
  405bb0:	str	w23, [x19, #20]
  405bb4:	b	405b24 <feof@plt+0x3e84>
  405bb8:	mov	x8, sp
  405bbc:	mov	x0, sp
  405bc0:	strb	wzr, [x8, x21]
  405bc4:	bl	4018d0 <strlen@plt>
  405bc8:	add	x0, x0, #0x1
  405bcc:	bl	401bd0 <malloc@plt>
  405bd0:	mov	x1, sp
  405bd4:	bl	4019e0 <strcpy@plt>
  405bd8:	b	405be0 <feof@plt+0x3f40>
  405bdc:	mov	x0, xzr
  405be0:	add	sp, sp, #0x1, lsl #12
  405be4:	ldp	x20, x19, [sp, #64]
  405be8:	ldp	x22, x21, [sp, #48]
  405bec:	ldp	x24, x23, [sp, #32]
  405bf0:	ldr	x28, [sp, #16]
  405bf4:	ldp	x29, x30, [sp], #80
  405bf8:	ret
  405bfc:	str	x30, [sp, #-16]!
  405c00:	bl	4018f0 <__cxa_begin_catch@plt>
  405c04:	bl	4018c0 <_ZSt9terminatev@plt>
  405c08:	stp	x29, x30, [sp, #-16]!
  405c0c:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2294>
  405c10:	add	x0, x0, #0x971
  405c14:	mov	x29, sp
  405c18:	bl	401bf0 <getenv@plt>
  405c1c:	cbz	x0, 405c28 <feof@plt+0x3f88>
  405c20:	adrp	x8, 422000 <_Znam@GLIBCXX_3.4>
  405c24:	str	x0, [x8, #608]
  405c28:	ldp	x29, x30, [sp], #16
  405c2c:	ret
  405c30:	adrp	x9, 40e000 <_ZdlPvm@@Base+0x2294>
  405c34:	mov	w8, #0x1                   	// #1
  405c38:	add	x9, x9, #0x996
  405c3c:	cmp	x1, #0x0
  405c40:	str	w8, [x0]
  405c44:	csel	x8, x9, x1, eq  // eq = none
  405c48:	str	x8, [x0, #8]
  405c4c:	ret
  405c50:	str	wzr, [x0]
  405c54:	ret
  405c58:	mov	w8, #0x3                   	// #3
  405c5c:	str	w8, [x0]
  405c60:	str	w1, [x0, #8]
  405c64:	ret
  405c68:	mov	w8, #0x4                   	// #4
  405c6c:	str	w8, [x0]
  405c70:	str	w1, [x0, #8]
  405c74:	ret
  405c78:	mov	w8, #0x2                   	// #2
  405c7c:	str	w8, [x0]
  405c80:	strb	w1, [x0, #8]
  405c84:	ret
  405c88:	mov	w8, #0x2                   	// #2
  405c8c:	str	w8, [x0]
  405c90:	strb	w1, [x0, #8]
  405c94:	ret
  405c98:	mov	w8, #0x5                   	// #5
  405c9c:	str	w8, [x0]
  405ca0:	str	d0, [x0, #8]
  405ca4:	ret
  405ca8:	ldr	w8, [x0]
  405cac:	cmp	w8, #0x0
  405cb0:	cset	w0, eq  // eq = none
  405cb4:	ret
  405cb8:	stp	x29, x30, [sp, #-16]!
  405cbc:	mov	x29, sp
  405cc0:	ldr	w8, [x0]
  405cc4:	sub	w8, w8, #0x1
  405cc8:	cmp	w8, #0x4
  405ccc:	b.hi	405cfc <feof@plt+0x405c>  // b.pmore
  405cd0:	adrp	x9, 40e000 <_ZdlPvm@@Base+0x2294>
  405cd4:	add	x9, x9, #0x982
  405cd8:	adr	x10, 405ce8 <feof@plt+0x4048>
  405cdc:	ldrb	w11, [x9, x8]
  405ce0:	add	x10, x10, x11, lsl #2
  405ce4:	br	x10
  405ce8:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405cec:	ldrb	w0, [x0, #8]
  405cf0:	ldr	x1, [x8, #3752]
  405cf4:	ldp	x29, x30, [sp], #16
  405cf8:	b	401900 <putc@plt>
  405cfc:	ldp	x29, x30, [sp], #16
  405d00:	ret
  405d04:	ldr	x0, [x0, #8]
  405d08:	b	405d20 <feof@plt+0x4080>
  405d0c:	ldr	w0, [x0, #8]
  405d10:	bl	40ac3c <feof@plt+0x8f9c>
  405d14:	b	405d20 <feof@plt+0x4080>
  405d18:	ldr	w0, [x0, #8]
  405d1c:	bl	40acd8 <feof@plt+0x9038>
  405d20:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405d24:	ldr	x1, [x8, #3752]
  405d28:	ldp	x29, x30, [sp], #16
  405d2c:	b	401850 <fputs@plt>
  405d30:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405d34:	ldr	x8, [x8, #3752]
  405d38:	ldr	d0, [x0, #8]
  405d3c:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  405d40:	add	x1, x1, #0x99d
  405d44:	mov	x0, x8
  405d48:	ldp	x29, x30, [sp], #16
  405d4c:	b	4018e0 <fprintf@plt>
  405d50:	stp	x29, x30, [sp, #-80]!
  405d54:	stp	x26, x25, [sp, #16]
  405d58:	stp	x24, x23, [sp, #32]
  405d5c:	stp	x22, x21, [sp, #48]
  405d60:	stp	x20, x19, [sp, #64]
  405d64:	mov	x29, sp
  405d68:	mov	x19, x3
  405d6c:	mov	x20, x2
  405d70:	mov	x21, x1
  405d74:	mov	x23, x0
  405d78:	cbnz	x0, 405d8c <feof@plt+0x40ec>
  405d7c:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  405d80:	add	x1, x1, #0x9a0
  405d84:	mov	w0, #0x62                  	// #98
  405d88:	bl	40db60 <_ZdlPvm@@Base+0x1df4>
  405d8c:	adrp	x22, 40e000 <_ZdlPvm@@Base+0x2294>
  405d90:	adrp	x24, 40e000 <_ZdlPvm@@Base+0x2294>
  405d94:	add	x22, x22, #0x9a0
  405d98:	add	x24, x24, #0x987
  405d9c:	adrp	x25, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405da0:	b	405db0 <feof@plt+0x4110>
  405da4:	mov	w0, #0x78                  	// #120
  405da8:	mov	x1, x22
  405dac:	bl	40db60 <_ZdlPvm@@Base+0x1df4>
  405db0:	mov	x26, x23
  405db4:	ldrb	w0, [x26], #1
  405db8:	cmp	w0, #0x25
  405dbc:	b.eq	405dd4 <feof@plt+0x4134>  // b.none
  405dc0:	cbz	w0, 405e68 <feof@plt+0x41c8>
  405dc4:	ldr	x1, [x25, #3752]
  405dc8:	bl	401900 <putc@plt>
  405dcc:	mov	x23, x26
  405dd0:	b	405db0 <feof@plt+0x4110>
  405dd4:	ldrb	w8, [x23, #1]
  405dd8:	add	x23, x23, #0x2
  405ddc:	sub	w8, w8, #0x25
  405de0:	cmp	w8, #0xe
  405de4:	b.hi	405da4 <feof@plt+0x4104>  // b.pmore
  405de8:	adr	x9, 405da4 <feof@plt+0x4104>
  405dec:	ldrb	w10, [x24, x8]
  405df0:	add	x9, x9, x10, lsl #2
  405df4:	br	x9
  405df8:	ldr	w8, [x21]
  405dfc:	cbnz	w8, 405e0c <feof@plt+0x416c>
  405e00:	mov	w0, #0x6c                  	// #108
  405e04:	mov	x1, x22
  405e08:	bl	40db60 <_ZdlPvm@@Base+0x1df4>
  405e0c:	mov	x0, x21
  405e10:	bl	405cb8 <feof@plt+0x4018>
  405e14:	b	405db0 <feof@plt+0x4110>
  405e18:	ldr	w8, [x20]
  405e1c:	cbnz	w8, 405e2c <feof@plt+0x418c>
  405e20:	mov	w0, #0x70                  	// #112
  405e24:	mov	x1, x22
  405e28:	bl	40db60 <_ZdlPvm@@Base+0x1df4>
  405e2c:	mov	x0, x20
  405e30:	bl	405cb8 <feof@plt+0x4018>
  405e34:	b	405db0 <feof@plt+0x4110>
  405e38:	ldr	w8, [x19]
  405e3c:	cbnz	w8, 405e4c <feof@plt+0x41ac>
  405e40:	mov	w0, #0x74                  	// #116
  405e44:	mov	x1, x22
  405e48:	bl	40db60 <_ZdlPvm@@Base+0x1df4>
  405e4c:	mov	x0, x19
  405e50:	bl	405cb8 <feof@plt+0x4018>
  405e54:	b	405db0 <feof@plt+0x4110>
  405e58:	ldr	x1, [x25, #3752]
  405e5c:	mov	w0, #0x25                  	// #37
  405e60:	bl	401aa0 <fputc@plt>
  405e64:	b	405db0 <feof@plt+0x4110>
  405e68:	ldp	x20, x19, [sp, #64]
  405e6c:	ldp	x22, x21, [sp, #48]
  405e70:	ldp	x24, x23, [sp, #32]
  405e74:	ldp	x26, x25, [sp, #16]
  405e78:	ldp	x29, x30, [sp], #80
  405e7c:	ret
  405e80:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405e84:	adrp	x9, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405e88:	adrp	x10, 424000 <stderr@@GLIBC_2.17+0x158>
  405e8c:	ldr	x8, [x8, #3960]
  405e90:	mov	x6, x2
  405e94:	mov	x5, x1
  405e98:	ldr	x1, [x9, #3968]
  405e9c:	ldr	w2, [x10, #124]
  405ea0:	mov	x7, x3
  405ea4:	mov	w3, #0x1                   	// #1
  405ea8:	mov	x4, x0
  405eac:	mov	x0, x8
  405eb0:	b	405f3c <feof@plt+0x429c>
  405eb4:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405eb8:	adrp	x9, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405ebc:	adrp	x10, 424000 <stderr@@GLIBC_2.17+0x158>
  405ec0:	ldr	x8, [x8, #3960]
  405ec4:	mov	x6, x2
  405ec8:	mov	x5, x1
  405ecc:	ldr	x1, [x9, #3968]
  405ed0:	ldr	w2, [x10, #124]
  405ed4:	mov	x7, x3
  405ed8:	mov	x4, x0
  405edc:	mov	x0, x8
  405ee0:	mov	w3, wzr
  405ee4:	b	405f3c <feof@plt+0x429c>
  405ee8:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405eec:	adrp	x9, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405ef0:	adrp	x10, 424000 <stderr@@GLIBC_2.17+0x158>
  405ef4:	ldr	x8, [x8, #3960]
  405ef8:	mov	x6, x2
  405efc:	mov	x5, x1
  405f00:	ldr	x1, [x9, #3968]
  405f04:	ldr	w2, [x10, #124]
  405f08:	mov	x7, x3
  405f0c:	mov	w3, #0x2                   	// #2
  405f10:	mov	x4, x0
  405f14:	mov	x0, x8
  405f18:	b	405f3c <feof@plt+0x429c>
  405f1c:	mov	x7, x5
  405f20:	mov	x6, x4
  405f24:	mov	x5, x3
  405f28:	mov	x4, x2
  405f2c:	mov	w2, w1
  405f30:	mov	w3, #0x1                   	// #1
  405f34:	mov	x1, xzr
  405f38:	b	405f3c <feof@plt+0x429c>
  405f3c:	stp	x29, x30, [sp, #-96]!
  405f40:	str	x27, [sp, #16]
  405f44:	stp	x26, x25, [sp, #32]
  405f48:	stp	x24, x23, [sp, #48]
  405f4c:	stp	x22, x21, [sp, #64]
  405f50:	stp	x20, x19, [sp, #80]
  405f54:	mov	x29, sp
  405f58:	adrp	x8, 425000 <stderr@@GLIBC_2.17+0x1158>
  405f5c:	mov	w24, w2
  405f60:	ldr	x2, [x8, #1160]
  405f64:	mov	x20, x7
  405f68:	mov	x21, x6
  405f6c:	mov	x22, x5
  405f70:	mov	x23, x4
  405f74:	mov	w19, w3
  405f78:	mov	x25, x1
  405f7c:	mov	x26, x0
  405f80:	adrp	x27, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405f84:	cbnz	x2, 405f94 <feof@plt+0x42f4>
  405f88:	mov	w8, wzr
  405f8c:	cbnz	x26, 405fac <feof@plt+0x430c>
  405f90:	b	405ff0 <feof@plt+0x4350>
  405f94:	ldr	x0, [x27, #3752]
  405f98:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  405f9c:	add	x1, x1, #0x9bd
  405fa0:	bl	4018e0 <fprintf@plt>
  405fa4:	mov	w8, #0x1                   	// #1
  405fa8:	cbz	x26, 405ff0 <feof@plt+0x4350>
  405fac:	tbnz	w24, #31, 405ff0 <feof@plt+0x4350>
  405fb0:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x3294>
  405fb4:	add	x1, x1, #0x5fc
  405fb8:	mov	x0, x26
  405fbc:	bl	401bb0 <strcmp@plt>
  405fc0:	mov	w8, w0
  405fc4:	ldr	x0, [x27, #3752]
  405fc8:	adrp	x9, 40e000 <_ZdlPvm@@Base+0x2294>
  405fcc:	add	x9, x9, #0x9c1
  405fd0:	cmp	w8, #0x0
  405fd4:	csel	x2, x9, x26, eq  // eq = none
  405fd8:	cbnz	x25, 406014 <feof@plt+0x4374>
  405fdc:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  405fe0:	add	x1, x1, #0x9de
  405fe4:	mov	w3, w24
  405fe8:	bl	4018e0 <fprintf@plt>
  405fec:	b	406028 <feof@plt+0x4388>
  405ff0:	cbnz	w8, 406028 <feof@plt+0x4388>
  405ff4:	cbz	w19, 406038 <feof@plt+0x4398>
  405ff8:	cmp	w19, #0x2
  405ffc:	b.ne	40605c <feof@plt+0x43bc>  // b.any
  406000:	ldr	x3, [x27, #3752]
  406004:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2294>
  406008:	add	x0, x0, #0x9e5
  40600c:	mov	w1, #0xc                   	// #12
  406010:	b	406048 <feof@plt+0x43a8>
  406014:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  406018:	add	x1, x1, #0x9d2
  40601c:	mov	x3, x25
  406020:	mov	w4, w24
  406024:	bl	4018e0 <fprintf@plt>
  406028:	ldr	x1, [x27, #3752]
  40602c:	mov	w0, #0x20                  	// #32
  406030:	bl	401aa0 <fputc@plt>
  406034:	cbnz	w19, 405ff8 <feof@plt+0x4358>
  406038:	ldr	x3, [x27, #3752]
  40603c:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2294>
  406040:	add	x0, x0, #0x9f2
  406044:	mov	w1, #0x8                   	// #8
  406048:	mov	w2, #0x1                   	// #1
  40604c:	bl	401c40 <fwrite@plt>
  406050:	ldr	x1, [x27, #3752]
  406054:	mov	w0, #0x20                  	// #32
  406058:	bl	401aa0 <fputc@plt>
  40605c:	mov	x0, x23
  406060:	mov	x1, x22
  406064:	mov	x2, x21
  406068:	mov	x3, x20
  40606c:	bl	405d50 <feof@plt+0x40b0>
  406070:	ldr	x1, [x27, #3752]
  406074:	mov	w0, #0xa                   	// #10
  406078:	bl	401aa0 <fputc@plt>
  40607c:	ldr	x0, [x27, #3752]
  406080:	bl	401af0 <fflush@plt>
  406084:	cmp	w19, #0x2
  406088:	b.ne	4060a8 <feof@plt+0x4408>  // b.any
  40608c:	ldp	x20, x19, [sp, #80]
  406090:	ldp	x22, x21, [sp, #64]
  406094:	ldp	x24, x23, [sp, #48]
  406098:	ldp	x26, x25, [sp, #32]
  40609c:	ldr	x27, [sp, #16]
  4060a0:	ldp	x29, x30, [sp], #96
  4060a4:	b	406104 <feof@plt+0x4464>
  4060a8:	ldp	x20, x19, [sp, #80]
  4060ac:	ldp	x22, x21, [sp, #64]
  4060b0:	ldp	x24, x23, [sp, #48]
  4060b4:	ldp	x26, x25, [sp, #32]
  4060b8:	ldr	x27, [sp, #16]
  4060bc:	ldp	x29, x30, [sp], #96
  4060c0:	ret
  4060c4:	mov	x7, x5
  4060c8:	mov	x6, x4
  4060cc:	mov	x5, x3
  4060d0:	mov	x4, x2
  4060d4:	mov	w2, w1
  4060d8:	mov	x1, xzr
  4060dc:	mov	w3, wzr
  4060e0:	b	405f3c <feof@plt+0x429c>
  4060e4:	mov	x7, x5
  4060e8:	mov	x6, x4
  4060ec:	mov	x5, x3
  4060f0:	mov	x4, x2
  4060f4:	mov	w2, w1
  4060f8:	mov	w3, #0x2                   	// #2
  4060fc:	mov	x1, xzr
  406100:	b	405f3c <feof@plt+0x429c>
  406104:	stp	x29, x30, [sp, #-16]!
  406108:	mov	w0, #0x3                   	// #3
  40610c:	mov	x29, sp
  406110:	bl	401c30 <exit@plt>
  406114:	adrp	x8, 40e000 <_ZdlPvm@@Base+0x2294>
  406118:	ldr	d0, [x8, #2560]
  40611c:	stp	x1, x2, [x0]
  406120:	str	xzr, [x0, #16]
  406124:	str	xzr, [x0, #32]
  406128:	str	d0, [x0, #24]
  40612c:	ret
  406130:	stp	x29, x30, [sp, #-32]!
  406134:	str	x19, [sp, #16]
  406138:	mov	x29, sp
  40613c:	mov	x19, x0
  406140:	ldr	x0, [x0, #32]
  406144:	cbz	x0, 40614c <feof@plt+0x44ac>
  406148:	bl	401b10 <_ZdaPv@plt>
  40614c:	ldr	x0, [x19, #8]
  406150:	bl	401960 <free@plt>
  406154:	ldr	x0, [x19]
  406158:	cbz	x0, 406168 <feof@plt+0x44c8>
  40615c:	ldr	x19, [sp, #16]
  406160:	ldp	x29, x30, [sp], #32
  406164:	b	401920 <fclose@plt>
  406168:	ldr	x19, [sp, #16]
  40616c:	ldp	x29, x30, [sp], #32
  406170:	ret
  406174:	sub	sp, sp, #0x70
  406178:	stp	x29, x30, [sp, #16]
  40617c:	stp	x28, x27, [sp, #32]
  406180:	stp	x26, x25, [sp, #48]
  406184:	stp	x24, x23, [sp, #64]
  406188:	stp	x22, x21, [sp, #80]
  40618c:	stp	x20, x19, [sp, #96]
  406190:	add	x29, sp, #0x10
  406194:	ldr	x20, [x0]
  406198:	cbz	x20, 40631c <feof@plt+0x467c>
  40619c:	ldr	x8, [x0, #32]
  4061a0:	mov	x19, x0
  4061a4:	cbz	x8, 4061bc <feof@plt+0x451c>
  4061a8:	mov	x0, x20
  4061ac:	bl	401a80 <getc@plt>
  4061b0:	cmn	w0, #0x1
  4061b4:	b.ne	4061e0 <feof@plt+0x4540>  // b.any
  4061b8:	b	40631c <feof@plt+0x467c>
  4061bc:	mov	w0, #0x80                  	// #128
  4061c0:	mov	w21, #0x80                  	// #128
  4061c4:	bl	401840 <_Znam@plt>
  4061c8:	str	x0, [x19, #32]
  4061cc:	str	w21, [x19, #20]
  4061d0:	mov	x0, x20
  4061d4:	bl	401a80 <getc@plt>
  4061d8:	cmn	w0, #0x1
  4061dc:	b.eq	40631c <feof@plt+0x467c>  // b.none
  4061e0:	adrp	x26, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4061e4:	adrp	x21, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4061e8:	adrp	x27, 425000 <stderr@@GLIBC_2.17+0x1158>
  4061ec:	mov	w22, w0
  4061f0:	mov	w20, wzr
  4061f4:	add	x26, x26, #0xd80
  4061f8:	add	x21, x21, #0xf68
  4061fc:	add	x27, x27, #0x9c4
  406200:	b	406220 <feof@plt+0x4580>
  406204:	ldr	x0, [x19]
  406208:	bl	401a80 <getc@plt>
  40620c:	mov	w22, w0
  406210:	mov	w20, wzr
  406214:	cmn	w0, #0x1
  406218:	mov	w0, wzr
  40621c:	b.eq	406320 <feof@plt+0x4680>  // b.none
  406220:	tbnz	w22, #31, 406268 <feof@plt+0x45c8>
  406224:	ldrb	w8, [x26, w22, uxtw]
  406228:	cbz	w8, 406268 <feof@plt+0x45c8>
  40622c:	mov	x0, sp
  406230:	mov	w1, w22
  406234:	bl	405c58 <feof@plt+0x3fb8>
  406238:	ldr	w8, [x19, #28]
  40623c:	cbnz	w8, 406260 <feof@plt+0x45c0>
  406240:	ldr	x0, [x19, #8]
  406244:	ldr	w1, [x19, #16]
  406248:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2294>
  40624c:	mov	x3, sp
  406250:	add	x2, x2, #0xb60
  406254:	mov	x4, x21
  406258:	mov	x5, x21
  40625c:	bl	405f1c <feof@plt+0x427c>
  406260:	mov	w28, w20
  406264:	b	4062c4 <feof@plt+0x4624>
  406268:	ldrsw	x24, [x19, #20]
  40626c:	add	w28, w20, #0x1
  406270:	cmp	w28, w24
  406274:	b.lt	4062b0 <feof@plt+0x4610>  // b.tstop
  406278:	ldr	x25, [x19, #32]
  40627c:	lsl	x23, x24, #1
  406280:	mov	x0, x23
  406284:	bl	401840 <_Znam@plt>
  406288:	mov	x1, x25
  40628c:	mov	x2, x24
  406290:	str	x0, [x19, #32]
  406294:	bl	401860 <memcpy@plt>
  406298:	cbz	x25, 4062ac <feof@plt+0x460c>
  40629c:	mov	x0, x25
  4062a0:	bl	401b10 <_ZdaPv@plt>
  4062a4:	ldr	w8, [x19, #20]
  4062a8:	lsl	w23, w8, #1
  4062ac:	str	w23, [x19, #20]
  4062b0:	ldr	x8, [x19, #32]
  4062b4:	cmp	w22, #0xa
  4062b8:	strb	w22, [x8, w20, sxtw]
  4062bc:	mov	w20, w28
  4062c0:	b.eq	4062d8 <feof@plt+0x4638>  // b.none
  4062c4:	ldr	x0, [x19]
  4062c8:	bl	401a80 <getc@plt>
  4062cc:	mov	w22, w0
  4062d0:	cmn	w0, #0x1
  4062d4:	b.ne	406220 <feof@plt+0x4580>  // b.any
  4062d8:	cbz	w28, 40631c <feof@plt+0x467c>
  4062dc:	ldr	x8, [x19, #32]
  4062e0:	strb	wzr, [x8, w28, sxtw]
  4062e4:	ldr	w8, [x19, #16]
  4062e8:	ldr	x9, [x19, #32]
  4062ec:	add	w8, w8, #0x1
  4062f0:	str	w8, [x19, #16]
  4062f4:	ldrb	w8, [x9], #1
  4062f8:	ldrb	w10, [x27, x8]
  4062fc:	cbnz	w10, 4062f4 <feof@plt+0x4654>
  406300:	cbz	w8, 406204 <feof@plt+0x4564>
  406304:	cmp	w8, #0x23
  406308:	mov	w0, #0x1                   	// #1
  40630c:	b.ne	406320 <feof@plt+0x4680>  // b.any
  406310:	ldr	w8, [x19, #24]
  406314:	cbnz	w8, 406204 <feof@plt+0x4564>
  406318:	b	406320 <feof@plt+0x4680>
  40631c:	mov	w0, wzr
  406320:	ldp	x20, x19, [sp, #96]
  406324:	ldp	x22, x21, [sp, #80]
  406328:	ldp	x24, x23, [sp, #64]
  40632c:	ldp	x26, x25, [sp, #48]
  406330:	ldp	x28, x27, [sp, #32]
  406334:	ldp	x29, x30, [sp, #16]
  406338:	add	sp, sp, #0x70
  40633c:	ret
  406340:	ldr	w8, [x0, #28]
  406344:	cbz	w8, 40634c <feof@plt+0x46ac>
  406348:	ret
  40634c:	ldr	x8, [x0, #8]
  406350:	mov	x5, x4
  406354:	mov	x4, x3
  406358:	mov	x3, x2
  40635c:	mov	x2, x1
  406360:	ldr	w1, [x0, #16]
  406364:	mov	x0, x8
  406368:	b	405f1c <feof@plt+0x427c>
  40636c:	sub	sp, sp, #0x30
  406370:	stp	x29, x30, [sp, #16]
  406374:	str	x19, [sp, #32]
  406378:	add	x29, sp, #0x10
  40637c:	bl	40b9fc <feof@plt+0x9d5c>
  406380:	cbz	x0, 40649c <feof@plt+0x47fc>
  406384:	ldrb	w8, [x0]
  406388:	mov	x19, x0
  40638c:	cmp	w8, #0x63
  406390:	b.ne	406424 <feof@plt+0x4784>  // b.any
  406394:	ldrb	w8, [x19, #1]
  406398:	cmp	w8, #0x68
  40639c:	b.ne	406424 <feof@plt+0x4784>  // b.any
  4063a0:	ldrb	w8, [x19, #2]
  4063a4:	cmp	w8, #0x61
  4063a8:	b.ne	406424 <feof@plt+0x4784>  // b.any
  4063ac:	ldrb	w8, [x19, #3]
  4063b0:	cmp	w8, #0x72
  4063b4:	b.ne	406424 <feof@plt+0x4784>  // b.any
  4063b8:	ldrb	w9, [x19, #4]
  4063bc:	sub	w0, w9, #0x30
  4063c0:	cmp	w0, #0x9
  4063c4:	b.hi	406424 <feof@plt+0x4784>  // b.pmore
  4063c8:	ldrb	w8, [x19, #5]
  4063cc:	cbz	w8, 406440 <feof@plt+0x47a0>
  4063d0:	cmp	w9, #0x31
  4063d4:	b.cc	406424 <feof@plt+0x4784>  // b.lo, b.ul, b.last
  4063d8:	sub	w9, w8, #0x30
  4063dc:	and	w9, w9, #0xff
  4063e0:	cmp	w9, #0x9
  4063e4:	b.hi	406424 <feof@plt+0x4784>  // b.pmore
  4063e8:	ldrb	w9, [x19, #6]
  4063ec:	mov	w10, #0xa                   	// #10
  4063f0:	madd	w8, w0, w10, w8
  4063f4:	sub	w0, w8, #0x30
  4063f8:	cbz	w9, 406440 <feof@plt+0x47a0>
  4063fc:	sub	w8, w9, #0x30
  406400:	cmp	w8, #0x9
  406404:	b.hi	406424 <feof@plt+0x4784>  // b.pmore
  406408:	mov	w8, #0xa                   	// #10
  40640c:	madd	w8, w0, w8, w9
  406410:	sub	w0, w8, #0x30
  406414:	cmp	w0, #0x7f
  406418:	b.gt	406424 <feof@plt+0x4784>
  40641c:	ldrb	w8, [x19, #7]
  406420:	cbz	w8, 406440 <feof@plt+0x47a0>
  406424:	mov	x0, x19
  406428:	bl	40da88 <_ZdlPvm@@Base+0x1d1c>
  40642c:	cbz	x0, 406450 <feof@plt+0x47b0>
  406430:	add	x0, x19, #0x1
  406434:	add	x1, x29, #0x18
  406438:	mov	w2, #0x10                  	// #16
  40643c:	bl	401950 <strtol@plt>
  406440:	ldr	x19, [sp, #32]
  406444:	ldp	x29, x30, [sp, #16]
  406448:	add	sp, sp, #0x30
  40644c:	ret
  406450:	mov	w8, #0x5c                  	// #92
  406454:	sturb	wzr, [x29, #-2]
  406458:	sturh	w8, [x29, #-4]
  40645c:	ldrb	w8, [x19, #1]
  406460:	cbz	w8, 406474 <feof@plt+0x47d4>
  406464:	mov	x0, x19
  406468:	bl	40ab80 <feof@plt+0x8ee0>
  40646c:	cbnz	x0, 40648c <feof@plt+0x47ec>
  406470:	b	40649c <feof@plt+0x47fc>
  406474:	ldrb	w8, [x19]
  406478:	sub	x19, x29, #0x4
  40647c:	sturb	w8, [x29, #-3]
  406480:	mov	x0, x19
  406484:	bl	40ab80 <feof@plt+0x8ee0>
  406488:	cbz	x0, 40649c <feof@plt+0x47fc>
  40648c:	mov	w1, #0x5f                  	// #95
  406490:	mov	x19, x0
  406494:	bl	401980 <strchr@plt>
  406498:	cbz	x0, 4064b0 <feof@plt+0x4810>
  40649c:	mov	w0, #0xffffffff            	// #-1
  4064a0:	ldr	x19, [sp, #32]
  4064a4:	ldp	x29, x30, [sp, #16]
  4064a8:	add	sp, sp, #0x30
  4064ac:	ret
  4064b0:	add	x1, x29, #0x18
  4064b4:	mov	w2, #0x10                  	// #16
  4064b8:	mov	x0, x19
  4064bc:	b	40643c <feof@plt+0x479c>
  4064c0:	stp	x29, x30, [sp, #-32]!
  4064c4:	stp	x20, x19, [sp, #16]
  4064c8:	mov	x29, sp
  4064cc:	adrp	x8, 40e000 <_ZdlPvm@@Base+0x2294>
  4064d0:	add	x8, x8, #0xa90
  4064d4:	mov	x20, x0
  4064d8:	str	wzr, [x0, #8]
  4064dc:	str	xzr, [x0, #64]
  4064e0:	str	wzr, [x0, #72]
  4064e4:	stp	xzr, xzr, [x0, #16]
  4064e8:	stp	xzr, xzr, [x0, #88]
  4064ec:	str	x8, [x0]
  4064f0:	str	xzr, [x0, #80]
  4064f4:	mov	x0, x1
  4064f8:	mov	x19, x1
  4064fc:	bl	4018d0 <strlen@plt>
  406500:	add	x0, x0, #0x1
  406504:	bl	401840 <_Znam@plt>
  406508:	mov	x1, x19
  40650c:	str	x0, [x20, #32]
  406510:	bl	4019e0 <strcpy@plt>
  406514:	stp	xzr, xzr, [x20, #40]
  406518:	str	wzr, [x20, #56]
  40651c:	ldp	x20, x19, [sp, #16]
  406520:	ldp	x29, x30, [sp], #32
  406524:	ret
  406528:	stp	x29, x30, [sp, #-48]!
  40652c:	stp	x20, x19, [sp, #32]
  406530:	ldr	w9, [x0, #88]
  406534:	mov	x19, x0
  406538:	ldr	x0, [x0, #80]
  40653c:	adrp	x8, 40e000 <_ZdlPvm@@Base+0x2294>
  406540:	add	x8, x8, #0xa90
  406544:	cmp	w9, #0x1
  406548:	str	x21, [sp, #16]
  40654c:	mov	x29, sp
  406550:	str	x8, [x19]
  406554:	b.lt	406590 <feof@plt+0x48f0>  // b.tstop
  406558:	mov	x20, xzr
  40655c:	mov	w21, #0x20                  	// #32
  406560:	b	406574 <feof@plt+0x48d4>
  406564:	add	x20, x20, #0x1
  406568:	cmp	x20, w9, sxtw
  40656c:	add	x21, x21, #0x28
  406570:	b.ge	406590 <feof@plt+0x48f0>  // b.tcont
  406574:	ldr	x8, [x0, x21]
  406578:	cbz	x8, 406564 <feof@plt+0x48c4>
  40657c:	mov	x0, x8
  406580:	bl	401b10 <_ZdaPv@plt>
  406584:	ldr	w9, [x19, #88]
  406588:	ldr	x0, [x19, #80]
  40658c:	b	406564 <feof@plt+0x48c4>
  406590:	cbz	x0, 406598 <feof@plt+0x48f8>
  406594:	bl	401b10 <_ZdaPv@plt>
  406598:	ldr	x0, [x19, #64]
  40659c:	cbz	x0, 4065a4 <feof@plt+0x4904>
  4065a0:	bl	401b10 <_ZdaPv@plt>
  4065a4:	ldr	x0, [x19, #16]
  4065a8:	cbz	x0, 4065ec <feof@plt+0x494c>
  4065ac:	mov	x20, xzr
  4065b0:	b	4065c0 <feof@plt+0x4920>
  4065b4:	add	x20, x20, #0x1
  4065b8:	cmp	x20, #0x1f7
  4065bc:	b.eq	4065e4 <feof@plt+0x4944>  // b.none
  4065c0:	ldr	x8, [x0, x20, lsl #3]
  4065c4:	cbz	x8, 4065b4 <feof@plt+0x4914>
  4065c8:	ldr	x21, [x8, #24]
  4065cc:	mov	x0, x8
  4065d0:	bl	40bd60 <_ZdlPv@@Base>
  4065d4:	mov	x8, x21
  4065d8:	cbnz	x21, 4065c8 <feof@plt+0x4928>
  4065dc:	ldr	x0, [x19, #16]
  4065e0:	b	4065b4 <feof@plt+0x4914>
  4065e4:	cbz	x0, 4065ec <feof@plt+0x494c>
  4065e8:	bl	401b10 <_ZdaPv@plt>
  4065ec:	ldr	x0, [x19, #32]
  4065f0:	cbz	x0, 4065f8 <feof@plt+0x4958>
  4065f4:	bl	401b10 <_ZdaPv@plt>
  4065f8:	ldr	x0, [x19, #40]
  4065fc:	cbz	x0, 406610 <feof@plt+0x4970>
  406600:	bl	401b10 <_ZdaPv@plt>
  406604:	b	406610 <feof@plt+0x4970>
  406608:	mov	x0, x20
  40660c:	bl	40bd60 <_ZdlPv@@Base>
  406610:	ldr	x20, [x19, #96]
  406614:	cbz	x20, 406630 <feof@plt+0x4990>
  406618:	ldr	x8, [x20]
  40661c:	str	x8, [x19, #96]
  406620:	ldr	x0, [x20, #16]
  406624:	cbz	x0, 406608 <feof@plt+0x4968>
  406628:	bl	401b10 <_ZdaPv@plt>
  40662c:	b	406608 <feof@plt+0x4968>
  406630:	ldp	x20, x19, [sp, #32]
  406634:	ldr	x21, [sp, #16]
  406638:	ldp	x29, x30, [sp], #48
  40663c:	ret
  406640:	stp	x29, x30, [sp, #-32]!
  406644:	str	x19, [sp, #16]
  406648:	mov	x29, sp
  40664c:	mov	x19, x0
  406650:	bl	406528 <feof@plt+0x4888>
  406654:	mov	x0, x19
  406658:	ldr	x19, [sp, #16]
  40665c:	ldp	x29, x30, [sp], #32
  406660:	b	40bd60 <_ZdlPv@@Base>
  406664:	stp	x29, x30, [sp, #-16]!
  406668:	mov	x29, sp
  40666c:	and	w8, w1, #0xff
  406670:	sub	w8, w8, #0x50
  406674:	cmp	w8, #0x20
  406678:	b.hi	4066a0 <feof@plt+0x4a00>  // b.pmore
  40667c:	adrp	x9, 40e000 <_ZdlPvm@@Base+0x2294>
  406680:	add	x9, x9, #0xa18
  406684:	adr	x10, 406698 <feof@plt+0x49f8>
  406688:	ldrb	w11, [x9, x8]
  40668c:	add	x10, x10, x11, lsl #2
  406690:	fmov	d0, #1.000000000000000000e+00
  406694:	br	x10
  406698:	fmov	d0, #6.000000000000000000e+00
  40669c:	b	4066d0 <feof@plt+0x4a30>
  4066a0:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  4066a4:	add	x1, x1, #0xb82
  4066a8:	mov	w0, #0x11f                 	// #287
  4066ac:	bl	40db60 <_ZdlPvm@@Base+0x1df4>
  4066b0:	mov	w0, wzr
  4066b4:	ldp	x29, x30, [sp], #16
  4066b8:	ret
  4066bc:	adrp	x8, 40e000 <_ZdlPvm@@Base+0x2294>
  4066c0:	ldr	d0, [x8, #2568]
  4066c4:	b	4066d0 <feof@plt+0x4a30>
  4066c8:	mov	x8, #0x4052000000000000    	// #4634766966517661696
  4066cc:	fmov	d0, x8
  4066d0:	ldr	d1, [x0]
  4066d4:	fdiv	d0, d1, d0
  4066d8:	str	d0, [x0]
  4066dc:	mov	w0, #0x1                   	// #1
  4066e0:	ldp	x29, x30, [sp], #16
  4066e4:	ret
  4066e8:	str	d8, [sp, #-64]!
  4066ec:	stp	x29, x30, [sp, #16]
  4066f0:	stp	x22, x21, [sp, #32]
  4066f4:	stp	x20, x19, [sp, #48]
  4066f8:	mov	x29, sp
  4066fc:	ldrsw	x22, [x1]
  406700:	mov	w19, w3
  406704:	mov	w21, w2
  406708:	mov	x20, x0
  40670c:	tbnz	w22, #31, 406720 <feof@plt+0x4a80>
  406710:	ldr	w8, [x20, #72]
  406714:	cmp	w22, w8
  406718:	b.lt	40673c <feof@plt+0x4a9c>  // b.tstop
  40671c:	b	40676c <feof@plt+0x4acc>
  406720:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  406724:	add	x1, x1, #0xb82
  406728:	mov	w0, #0x190                 	// #400
  40672c:	bl	40db60 <_ZdlPvm@@Base+0x1df4>
  406730:	ldr	w8, [x20, #72]
  406734:	cmp	w22, w8
  406738:	b.ge	40676c <feof@plt+0x4acc>  // b.tcont
  40673c:	ldr	x8, [x20, #64]
  406740:	ldr	w8, [x8, x22, lsl #2]
  406744:	tbnz	w8, #31, 40676c <feof@plt+0x4acc>
  406748:	ldr	x9, [x20, #80]
  40674c:	mov	w10, #0x28                  	// #40
  406750:	mov	x0, x20
  406754:	mov	w2, w21
  406758:	madd	x8, x8, x10, x9
  40675c:	ldr	w1, [x8, #12]
  406760:	bl	409520 <feof@plt+0x7880>
  406764:	scvtf	d8, w0
  406768:	b	40677c <feof@plt+0x4adc>
  40676c:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406770:	ldr	w8, [x8, #4048]
  406774:	fmov	d8, xzr
  406778:	cbz	w8, 4067cc <feof@plt+0x4b2c>
  40677c:	ldr	d0, [x20, #48]
  406780:	adrp	x8, 40e000 <_ZdlPvm@@Base+0x2294>
  406784:	ldr	d1, [x8, #2576]
  406788:	scvtf	d2, w19
  40678c:	mov	x8, #0x800000000000        	// #140737488355328
  406790:	fadd	d0, d0, d2
  406794:	movk	x8, #0x4066, lsl #48
  406798:	fmul	d0, d0, d1
  40679c:	fmov	d1, x8
  4067a0:	fdiv	d0, d0, d1
  4067a4:	bl	401c20 <tan@plt>
  4067a8:	ldp	x20, x19, [sp, #48]
  4067ac:	ldp	x22, x21, [sp, #32]
  4067b0:	ldp	x29, x30, [sp, #16]
  4067b4:	fmul	d0, d8, d0
  4067b8:	fmov	d1, #5.000000000000000000e-01
  4067bc:	fadd	d0, d0, d1
  4067c0:	fcvtzs	w0, d0
  4067c4:	ldr	d8, [sp], #64
  4067c8:	ret
  4067cc:	bl	401be0 <abort@plt>
  4067d0:	stp	x29, x30, [sp, #-48]!
  4067d4:	str	x21, [sp, #16]
  4067d8:	stp	x20, x19, [sp, #32]
  4067dc:	mov	x29, sp
  4067e0:	ldrsw	x21, [x1]
  4067e4:	mov	w19, w2
  4067e8:	mov	x20, x0
  4067ec:	tbnz	w21, #31, 406800 <feof@plt+0x4b60>
  4067f0:	ldr	w8, [x20, #72]
  4067f4:	cmp	w21, w8
  4067f8:	b.lt	40681c <feof@plt+0x4b7c>  // b.tstop
  4067fc:	b	406850 <feof@plt+0x4bb0>
  406800:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  406804:	add	x1, x1, #0xb82
  406808:	mov	w0, #0x190                 	// #400
  40680c:	bl	40db60 <_ZdlPvm@@Base+0x1df4>
  406810:	ldr	w8, [x20, #72]
  406814:	cmp	w21, w8
  406818:	b.ge	406850 <feof@plt+0x4bb0>  // b.tcont
  40681c:	ldr	x8, [x20, #64]
  406820:	ldr	w8, [x8, x21, lsl #2]
  406824:	tbnz	w8, #31, 406850 <feof@plt+0x4bb0>
  406828:	ldr	x9, [x20, #80]
  40682c:	mov	w10, #0x28                  	// #40
  406830:	mov	x0, x20
  406834:	mov	w2, w19
  406838:	madd	x8, x8, x10, x9
  40683c:	ldr	w1, [x8, #12]
  406840:	ldp	x20, x19, [sp, #32]
  406844:	ldr	x21, [sp, #16]
  406848:	ldp	x29, x30, [sp], #48
  40684c:	b	409520 <feof@plt+0x7880>
  406850:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406854:	ldr	w8, [x8, #4048]
  406858:	cbz	w8, 406870 <feof@plt+0x4bd0>
  40685c:	ldp	x20, x19, [sp, #32]
  406860:	ldr	x21, [sp, #16]
  406864:	mov	w0, wzr
  406868:	ldp	x29, x30, [sp], #48
  40686c:	ret
  406870:	bl	401be0 <abort@plt>
  406874:	stp	x29, x30, [sp, #-48]!
  406878:	str	x21, [sp, #16]
  40687c:	stp	x20, x19, [sp, #32]
  406880:	mov	x29, sp
  406884:	ldrsw	x21, [x1]
  406888:	mov	x19, x1
  40688c:	mov	x20, x0
  406890:	tbnz	w21, #31, 4068a4 <feof@plt+0x4c04>
  406894:	ldr	w8, [x20, #72]
  406898:	cmp	w21, w8
  40689c:	b.lt	4068c0 <feof@plt+0x4c20>  // b.tstop
  4068a0:	b	4068cc <feof@plt+0x4c2c>
  4068a4:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  4068a8:	add	x1, x1, #0xb82
  4068ac:	mov	w0, #0x132                 	// #306
  4068b0:	bl	40db60 <_ZdlPvm@@Base+0x1df4>
  4068b4:	ldr	w8, [x20, #72]
  4068b8:	cmp	w21, w8
  4068bc:	b.ge	4068cc <feof@plt+0x4c2c>  // b.tcont
  4068c0:	ldr	x8, [x20, #64]
  4068c4:	ldr	w8, [x8, x21, lsl #2]
  4068c8:	tbz	w8, #31, 4068ec <feof@plt+0x4c4c>
  4068cc:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4068d0:	ldr	w8, [x8, #4048]
  4068d4:	cbz	w8, 406900 <feof@plt+0x4c60>
  4068d8:	mov	x0, x19
  4068dc:	bl	40636c <feof@plt+0x46cc>
  4068e0:	tbz	w0, #31, 4068ec <feof@plt+0x4c4c>
  4068e4:	ldr	w8, [x19, #4]
  4068e8:	tbnz	w8, #31, 406900 <feof@plt+0x4c60>
  4068ec:	mov	w0, #0x1                   	// #1
  4068f0:	ldp	x20, x19, [sp, #32]
  4068f4:	ldr	x21, [sp, #16]
  4068f8:	ldp	x29, x30, [sp], #48
  4068fc:	ret
  406900:	mov	w0, wzr
  406904:	ldp	x20, x19, [sp, #32]
  406908:	ldr	x21, [sp, #16]
  40690c:	ldp	x29, x30, [sp], #48
  406910:	ret
  406914:	ldr	w0, [x0, #28]
  406918:	ret
  40691c:	stp	x29, x30, [sp, #-32]!
  406920:	stp	x20, x19, [sp, #16]
  406924:	mov	x29, sp
  406928:	mov	w19, w2
  40692c:	sxtw	x8, w19
  406930:	sbfiz	x9, x19, #2, #32
  406934:	cmp	xzr, x8, lsr #62
  406938:	mov	x20, x0
  40693c:	str	x3, [x0]
  406940:	str	w1, [x0, #8]
  406944:	csinv	x0, x9, xzr, eq  // eq = none
  406948:	bl	401840 <_Znam@plt>
  40694c:	cmp	w19, #0x1
  406950:	str	x0, [x20, #16]
  406954:	b.lt	406968 <feof@plt+0x4cc8>  // b.tstop
  406958:	mov	w8, w19
  40695c:	lsl	x2, x8, #2
  406960:	mov	w1, #0xff                  	// #255
  406964:	bl	401970 <memset@plt>
  406968:	ldp	x20, x19, [sp, #16]
  40696c:	ldp	x29, x30, [sp], #32
  406970:	ret
  406974:	ldr	x0, [x0, #16]
  406978:	cbz	x0, 406980 <feof@plt+0x4ce0>
  40697c:	b	401b10 <_ZdaPv@plt>
  406980:	ret
  406984:	stp	x29, x30, [sp, #-80]!
  406988:	str	x25, [sp, #16]
  40698c:	stp	x24, x23, [sp, #32]
  406990:	stp	x22, x21, [sp, #48]
  406994:	stp	x20, x19, [sp, #64]
  406998:	mov	x29, sp
  40699c:	ldrsw	x23, [x1]
  4069a0:	mov	w19, w2
  4069a4:	mov	x21, x1
  4069a8:	mov	x20, x0
  4069ac:	tbz	w23, #31, 4069c0 <feof@plt+0x4d20>
  4069b0:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  4069b4:	add	x1, x1, #0xb82
  4069b8:	mov	w0, #0x158                 	// #344
  4069bc:	bl	40db60 <_ZdlPvm@@Base+0x1df4>
  4069c0:	ldr	w8, [x20, #56]
  4069c4:	mov	w22, w19
  4069c8:	cbz	w8, 406a08 <feof@plt+0x4d68>
  4069cc:	mov	w9, #0xfe0b                	// #65035
  4069d0:	movk	w9, #0x7fff, lsl #16
  4069d4:	sdiv	w9, w9, w8
  4069d8:	cmp	w9, w19
  4069dc:	b.ge	406a18 <feof@plt+0x4d78>  // b.tcont
  4069e0:	scvtf	d1, w8
  4069e4:	mov	x8, #0x400000000000        	// #70368744177664
  4069e8:	scvtf	d0, w19
  4069ec:	movk	x8, #0x408f, lsl #48
  4069f0:	fmul	d0, d0, d1
  4069f4:	fmov	d1, x8
  4069f8:	fdiv	d0, d0, d1
  4069fc:	fmov	d1, #5.000000000000000000e-01
  406a00:	fadd	d0, d0, d1
  406a04:	fcvtzs	w22, d0
  406a08:	ldr	w8, [x20, #72]
  406a0c:	cmp	w23, w8
  406a10:	b.lt	406a44 <feof@plt+0x4da4>  // b.tstop
  406a14:	b	406a94 <feof@plt+0x4df4>
  406a18:	mul	w8, w8, w19
  406a1c:	mov	w9, #0x4dd3                	// #19923
  406a20:	movk	w9, #0x1062, lsl #16
  406a24:	add	w8, w8, #0x1f4
  406a28:	smull	x8, w8, w9
  406a2c:	lsr	x9, x8, #63
  406a30:	asr	x8, x8, #38
  406a34:	add	w22, w8, w9
  406a38:	ldr	w8, [x20, #72]
  406a3c:	cmp	w23, w8
  406a40:	b.ge	406a94 <feof@plt+0x4df4>  // b.tcont
  406a44:	ldr	x9, [x20, #64]
  406a48:	ldr	w23, [x9, x23, lsl #2]
  406a4c:	tbnz	w23, #31, 406a94 <feof@plt+0x4df4>
  406a50:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406a54:	ldr	w8, [x8, #4004]
  406a58:	cmp	w22, w8
  406a5c:	b.eq	406b60 <feof@plt+0x4ec0>  // b.none
  406a60:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406a64:	ldr	w8, [x8, #4040]
  406a68:	cbnz	w8, 406b60 <feof@plt+0x4ec0>
  406a6c:	ldr	x24, [x20, #96]
  406a70:	cbz	x24, 406b74 <feof@plt+0x4ed4>
  406a74:	ldr	w8, [x24, #8]
  406a78:	cmp	w8, w22
  406a7c:	b.ne	406bb0 <feof@plt+0x4f10>  // b.any
  406a80:	mov	x21, x24
  406a84:	ldr	x21, [x21, #16]
  406a88:	ldr	w1, [x21, w23, sxtw #2]
  406a8c:	tbz	w1, #31, 406c5c <feof@plt+0x4fbc>
  406a90:	b	406c34 <feof@plt+0x4f94>
  406a94:	adrp	x23, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406a98:	ldr	w9, [x23, #4048]
  406a9c:	cbz	w9, 406c78 <feof@plt+0x4fd8>
  406aa0:	ldrsw	x24, [x21]
  406aa4:	tbnz	w24, #31, 406ab4 <feof@plt+0x4e14>
  406aa8:	cmp	w24, w8
  406aac:	b.lt	406ad0 <feof@plt+0x4e30>  // b.tstop
  406ab0:	b	406af0 <feof@plt+0x4e50>
  406ab4:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  406ab8:	add	x1, x1, #0xb82
  406abc:	mov	w0, #0x224                 	// #548
  406ac0:	bl	40db60 <_ZdlPvm@@Base+0x1df4>
  406ac4:	ldr	w8, [x20, #72]
  406ac8:	cmp	w24, w8
  406acc:	b.ge	406af0 <feof@plt+0x4e50>  // b.tcont
  406ad0:	ldr	x8, [x20, #64]
  406ad4:	ldr	w8, [x8, x24, lsl #2]
  406ad8:	tbnz	w8, #31, 406af0 <feof@plt+0x4e50>
  406adc:	ldr	x9, [x20, #80]
  406ae0:	mov	w10, #0x28                  	// #40
  406ae4:	madd	x8, x8, x10, x9
  406ae8:	ldr	w0, [x8, #4]
  406aec:	b	406b0c <feof@plt+0x4e6c>
  406af0:	ldr	w8, [x23, #4048]
  406af4:	cbz	w8, 406c78 <feof@plt+0x4fd8>
  406af8:	mov	x0, x21
  406afc:	bl	40636c <feof@plt+0x46cc>
  406b00:	tbz	w0, #31, 406b0c <feof@plt+0x4e6c>
  406b04:	ldr	w0, [x21, #4]
  406b08:	tbnz	w0, #31, 406c78 <feof@plt+0x4fd8>
  406b0c:	bl	401b80 <wcwidth@plt>
  406b10:	adrp	x9, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406b14:	ldr	w9, [x9, #4004]
  406b18:	add	w8, w0, w0, lsl #1
  406b1c:	lsl	w8, w8, #3
  406b20:	cmp	w0, #0x1
  406b24:	mov	w10, #0x18                  	// #24
  406b28:	csel	w1, w8, w10, gt
  406b2c:	cmp	w22, w9
  406b30:	b.eq	406c5c <feof@plt+0x4fbc>  // b.none
  406b34:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406b38:	ldr	w8, [x8, #4040]
  406b3c:	cbnz	w8, 406c5c <feof@plt+0x4fbc>
  406b40:	mov	x0, x20
  406b44:	mov	w2, w19
  406b48:	ldp	x20, x19, [sp, #64]
  406b4c:	ldp	x22, x21, [sp, #48]
  406b50:	ldp	x24, x23, [sp, #32]
  406b54:	ldr	x25, [sp, #16]
  406b58:	ldp	x29, x30, [sp], #80
  406b5c:	b	409520 <feof@plt+0x7880>
  406b60:	ldr	x8, [x20, #80]
  406b64:	mov	w9, #0x28                  	// #40
  406b68:	madd	x8, x23, x9, x8
  406b6c:	ldr	w1, [x8, #8]
  406b70:	b	406c5c <feof@plt+0x4fbc>
  406b74:	mov	w0, #0x18                  	// #24
  406b78:	bl	40bcbc <_Znwm@@Base>
  406b7c:	ldrsw	x24, [x20, #92]
  406b80:	mov	x21, x0
  406b84:	str	xzr, [x0]
  406b88:	str	w22, [x0, #8]
  406b8c:	lsl	x8, x24, #2
  406b90:	cmp	xzr, x24, lsr #62
  406b94:	csinv	x0, x8, xzr, eq  // eq = none
  406b98:	bl	401840 <_Znam@plt>
  406b9c:	and	x8, x24, #0xffffffff
  406ba0:	cmp	w8, #0x1
  406ba4:	str	x0, [x21, #16]
  406ba8:	b.ge	406c18 <feof@plt+0x4f78>  // b.tcont
  406bac:	b	406c24 <feof@plt+0x4f84>
  406bb0:	mov	x21, x24
  406bb4:	mov	x8, x21
  406bb8:	ldr	x21, [x21]
  406bbc:	cbz	x21, 406be0 <feof@plt+0x4f40>
  406bc0:	ldr	w9, [x21, #8]
  406bc4:	cmp	w9, w22
  406bc8:	b.ne	406bb4 <feof@plt+0x4f14>  // b.any
  406bcc:	ldr	x9, [x21]
  406bd0:	str	x9, [x8]
  406bd4:	ldr	x8, [x20, #96]
  406bd8:	str	x8, [x21]
  406bdc:	b	406c24 <feof@plt+0x4f84>
  406be0:	mov	w0, #0x18                  	// #24
  406be4:	bl	40bcbc <_Znwm@@Base>
  406be8:	ldrsw	x25, [x20, #92]
  406bec:	mov	x21, x0
  406bf0:	str	x24, [x0]
  406bf4:	str	w22, [x0, #8]
  406bf8:	lsl	x8, x25, #2
  406bfc:	cmp	xzr, x25, lsr #62
  406c00:	csinv	x0, x8, xzr, eq  // eq = none
  406c04:	bl	401840 <_Znam@plt>
  406c08:	and	x8, x25, #0xffffffff
  406c0c:	cmp	w8, #0x1
  406c10:	str	x0, [x21, #16]
  406c14:	b.lt	406c24 <feof@plt+0x4f84>  // b.tstop
  406c18:	lsl	x2, x8, #2
  406c1c:	mov	w1, #0xff                  	// #255
  406c20:	bl	401970 <memset@plt>
  406c24:	str	x21, [x20, #96]
  406c28:	ldr	x21, [x21, #16]
  406c2c:	ldr	w1, [x21, w23, sxtw #2]
  406c30:	tbz	w1, #31, 406c5c <feof@plt+0x4fbc>
  406c34:	ldr	x8, [x20, #80]
  406c38:	sxtw	x22, w23
  406c3c:	mov	w9, #0x28                  	// #40
  406c40:	mov	x0, x20
  406c44:	madd	x8, x22, x9, x8
  406c48:	ldr	w1, [x8, #8]
  406c4c:	mov	w2, w19
  406c50:	bl	409520 <feof@plt+0x7880>
  406c54:	mov	w1, w0
  406c58:	str	w0, [x21, x22, lsl #2]
  406c5c:	ldp	x20, x19, [sp, #64]
  406c60:	ldp	x22, x21, [sp, #48]
  406c64:	ldp	x24, x23, [sp, #32]
  406c68:	ldr	x25, [sp, #16]
  406c6c:	mov	w0, w1
  406c70:	ldp	x29, x30, [sp], #80
  406c74:	ret
  406c78:	bl	401be0 <abort@plt>
  406c7c:	b	406c80 <feof@plt+0x4fe0>
  406c80:	mov	x19, x0
  406c84:	mov	x0, x21
  406c88:	bl	40bd60 <_ZdlPv@@Base>
  406c8c:	mov	x0, x19
  406c90:	bl	401c50 <_Unwind_Resume@plt>
  406c94:	stp	x29, x30, [sp, #-48]!
  406c98:	str	x21, [sp, #16]
  406c9c:	stp	x20, x19, [sp, #32]
  406ca0:	mov	x29, sp
  406ca4:	ldrsw	x21, [x1]
  406ca8:	mov	x19, x1
  406cac:	mov	x20, x0
  406cb0:	tbnz	w21, #31, 406cc4 <feof@plt+0x5024>
  406cb4:	ldr	w8, [x20, #72]
  406cb8:	cmp	w21, w8
  406cbc:	b.lt	406ce0 <feof@plt+0x5040>  // b.tstop
  406cc0:	b	406d00 <feof@plt+0x5060>
  406cc4:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  406cc8:	add	x1, x1, #0xb82
  406ccc:	mov	w0, #0x224                 	// #548
  406cd0:	bl	40db60 <_ZdlPvm@@Base+0x1df4>
  406cd4:	ldr	w8, [x20, #72]
  406cd8:	cmp	w21, w8
  406cdc:	b.ge	406d00 <feof@plt+0x5060>  // b.tcont
  406ce0:	ldr	x8, [x20, #64]
  406ce4:	ldr	w8, [x8, x21, lsl #2]
  406ce8:	tbnz	w8, #31, 406d00 <feof@plt+0x5060>
  406cec:	ldr	x9, [x20, #80]
  406cf0:	mov	w10, #0x28                  	// #40
  406cf4:	madd	x8, x8, x10, x9
  406cf8:	ldr	w0, [x8, #4]
  406cfc:	b	406d20 <feof@plt+0x5080>
  406d00:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406d04:	ldr	w8, [x8, #4048]
  406d08:	cbz	w8, 406d30 <feof@plt+0x5090>
  406d0c:	mov	x0, x19
  406d10:	bl	40636c <feof@plt+0x46cc>
  406d14:	tbz	w0, #31, 406d20 <feof@plt+0x5080>
  406d18:	ldr	w0, [x19, #4]
  406d1c:	tbnz	w0, #31, 406d30 <feof@plt+0x5090>
  406d20:	ldp	x20, x19, [sp, #32]
  406d24:	ldr	x21, [sp, #16]
  406d28:	ldp	x29, x30, [sp], #48
  406d2c:	ret
  406d30:	bl	401be0 <abort@plt>
  406d34:	stp	x29, x30, [sp, #-48]!
  406d38:	str	x21, [sp, #16]
  406d3c:	stp	x20, x19, [sp, #32]
  406d40:	mov	x29, sp
  406d44:	ldrsw	x21, [x1]
  406d48:	mov	w19, w2
  406d4c:	mov	x20, x0
  406d50:	tbnz	w21, #31, 406d64 <feof@plt+0x50c4>
  406d54:	ldr	w8, [x20, #72]
  406d58:	cmp	w21, w8
  406d5c:	b.lt	406d80 <feof@plt+0x50e0>  // b.tstop
  406d60:	b	406db4 <feof@plt+0x5114>
  406d64:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  406d68:	add	x1, x1, #0xb82
  406d6c:	mov	w0, #0x19f                 	// #415
  406d70:	bl	40db60 <_ZdlPvm@@Base+0x1df4>
  406d74:	ldr	w8, [x20, #72]
  406d78:	cmp	w21, w8
  406d7c:	b.ge	406db4 <feof@plt+0x5114>  // b.tcont
  406d80:	ldr	x8, [x20, #64]
  406d84:	ldr	w8, [x8, x21, lsl #2]
  406d88:	tbnz	w8, #31, 406db4 <feof@plt+0x5114>
  406d8c:	ldr	x9, [x20, #80]
  406d90:	mov	w10, #0x28                  	// #40
  406d94:	mov	x0, x20
  406d98:	mov	w2, w19
  406d9c:	madd	x8, x8, x10, x9
  406da0:	ldr	w1, [x8, #16]
  406da4:	ldp	x20, x19, [sp, #32]
  406da8:	ldr	x21, [sp, #16]
  406dac:	ldp	x29, x30, [sp], #48
  406db0:	b	409520 <feof@plt+0x7880>
  406db4:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406db8:	ldr	w8, [x8, #4048]
  406dbc:	cbz	w8, 406dd4 <feof@plt+0x5134>
  406dc0:	ldp	x20, x19, [sp, #32]
  406dc4:	ldr	x21, [sp, #16]
  406dc8:	mov	w0, wzr
  406dcc:	ldp	x29, x30, [sp], #48
  406dd0:	ret
  406dd4:	bl	401be0 <abort@plt>
  406dd8:	stp	x29, x30, [sp, #-48]!
  406ddc:	str	x21, [sp, #16]
  406de0:	stp	x20, x19, [sp, #32]
  406de4:	mov	x29, sp
  406de8:	ldrsw	x21, [x1]
  406dec:	mov	w19, w2
  406df0:	mov	x20, x0
  406df4:	tbnz	w21, #31, 406e08 <feof@plt+0x5168>
  406df8:	ldr	w8, [x20, #72]
  406dfc:	cmp	w21, w8
  406e00:	b.lt	406e24 <feof@plt+0x5184>  // b.tstop
  406e04:	b	406e58 <feof@plt+0x51b8>
  406e08:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  406e0c:	add	x1, x1, #0xb82
  406e10:	mov	w0, #0x1ae                 	// #430
  406e14:	bl	40db60 <_ZdlPvm@@Base+0x1df4>
  406e18:	ldr	w8, [x20, #72]
  406e1c:	cmp	w21, w8
  406e20:	b.ge	406e58 <feof@plt+0x51b8>  // b.tcont
  406e24:	ldr	x8, [x20, #64]
  406e28:	ldr	w8, [x8, x21, lsl #2]
  406e2c:	tbnz	w8, #31, 406e58 <feof@plt+0x51b8>
  406e30:	ldr	x9, [x20, #80]
  406e34:	mov	w10, #0x28                  	// #40
  406e38:	mov	x0, x20
  406e3c:	mov	w2, w19
  406e40:	madd	x8, x8, x10, x9
  406e44:	ldr	w1, [x8, #24]
  406e48:	ldp	x20, x19, [sp, #32]
  406e4c:	ldr	x21, [sp, #16]
  406e50:	ldp	x29, x30, [sp], #48
  406e54:	b	409520 <feof@plt+0x7880>
  406e58:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406e5c:	ldr	w8, [x8, #4048]
  406e60:	cbz	w8, 406e78 <feof@plt+0x51d8>
  406e64:	ldp	x20, x19, [sp, #32]
  406e68:	ldr	x21, [sp, #16]
  406e6c:	mov	w0, wzr
  406e70:	ldp	x29, x30, [sp], #48
  406e74:	ret
  406e78:	bl	401be0 <abort@plt>
  406e7c:	stp	x29, x30, [sp, #-48]!
  406e80:	str	x21, [sp, #16]
  406e84:	stp	x20, x19, [sp, #32]
  406e88:	mov	x29, sp
  406e8c:	ldrsw	x21, [x1]
  406e90:	mov	w19, w2
  406e94:	mov	x20, x0
  406e98:	tbnz	w21, #31, 406eac <feof@plt+0x520c>
  406e9c:	ldr	w8, [x20, #72]
  406ea0:	cmp	w21, w8
  406ea4:	b.lt	406ec8 <feof@plt+0x5228>  // b.tstop
  406ea8:	b	406efc <feof@plt+0x525c>
  406eac:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  406eb0:	add	x1, x1, #0xb82
  406eb4:	mov	w0, #0x1bd                 	// #445
  406eb8:	bl	40db60 <_ZdlPvm@@Base+0x1df4>
  406ebc:	ldr	w8, [x20, #72]
  406ec0:	cmp	w21, w8
  406ec4:	b.ge	406efc <feof@plt+0x525c>  // b.tcont
  406ec8:	ldr	x8, [x20, #64]
  406ecc:	ldr	w8, [x8, x21, lsl #2]
  406ed0:	tbnz	w8, #31, 406efc <feof@plt+0x525c>
  406ed4:	ldr	x9, [x20, #80]
  406ed8:	mov	w10, #0x28                  	// #40
  406edc:	mov	x0, x20
  406ee0:	mov	w2, w19
  406ee4:	madd	x8, x8, x10, x9
  406ee8:	ldr	w1, [x8, #20]
  406eec:	ldp	x20, x19, [sp, #32]
  406ef0:	ldr	x21, [sp, #16]
  406ef4:	ldp	x29, x30, [sp], #48
  406ef8:	b	409520 <feof@plt+0x7880>
  406efc:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406f00:	ldr	w8, [x8, #4048]
  406f04:	cbz	w8, 406f1c <feof@plt+0x527c>
  406f08:	ldp	x20, x19, [sp, #32]
  406f0c:	ldr	x21, [sp, #16]
  406f10:	mov	w0, wzr
  406f14:	ldp	x29, x30, [sp], #48
  406f18:	ret
  406f1c:	bl	401be0 <abort@plt>
  406f20:	stp	x29, x30, [sp, #-48]!
  406f24:	str	x21, [sp, #16]
  406f28:	stp	x20, x19, [sp, #32]
  406f2c:	mov	x29, sp
  406f30:	ldrsw	x21, [x1]
  406f34:	mov	w19, w2
  406f38:	mov	x20, x0
  406f3c:	tbnz	w21, #31, 406f50 <feof@plt+0x52b0>
  406f40:	ldr	w8, [x20, #72]
  406f44:	cmp	w21, w8
  406f48:	b.lt	406f6c <feof@plt+0x52cc>  // b.tstop
  406f4c:	b	406fa0 <feof@plt+0x5300>
  406f50:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  406f54:	add	x1, x1, #0xb82
  406f58:	mov	w0, #0x1cc                 	// #460
  406f5c:	bl	40db60 <_ZdlPvm@@Base+0x1df4>
  406f60:	ldr	w8, [x20, #72]
  406f64:	cmp	w21, w8
  406f68:	b.ge	406fa0 <feof@plt+0x5300>  // b.tcont
  406f6c:	ldr	x8, [x20, #64]
  406f70:	ldr	w8, [x8, x21, lsl #2]
  406f74:	tbnz	w8, #31, 406fa0 <feof@plt+0x5300>
  406f78:	ldr	x9, [x20, #80]
  406f7c:	mov	w10, #0x28                  	// #40
  406f80:	mov	x0, x20
  406f84:	mov	w2, w19
  406f88:	madd	x8, x8, x10, x9
  406f8c:	ldr	w1, [x8, #28]
  406f90:	ldp	x20, x19, [sp, #32]
  406f94:	ldr	x21, [sp, #16]
  406f98:	ldp	x29, x30, [sp], #48
  406f9c:	b	409520 <feof@plt+0x7880>
  406fa0:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406fa4:	ldr	w8, [x8, #4048]
  406fa8:	cbz	w8, 406fc0 <feof@plt+0x5320>
  406fac:	ldp	x20, x19, [sp, #32]
  406fb0:	ldr	x21, [sp, #16]
  406fb4:	mov	w0, wzr
  406fb8:	ldp	x29, x30, [sp], #48
  406fbc:	ret
  406fc0:	bl	401be0 <abort@plt>
  406fc4:	stp	x29, x30, [sp, #-32]!
  406fc8:	stp	x20, x19, [sp, #16]
  406fcc:	mov	x29, sp
  406fd0:	mov	w20, w1
  406fd4:	mov	x19, x0
  406fd8:	tbz	w1, #31, 406fec <feof@plt+0x534c>
  406fdc:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  406fe0:	add	x1, x1, #0xb82
  406fe4:	mov	w0, #0x1da                 	// #474
  406fe8:	bl	40db60 <_ZdlPvm@@Base+0x1df4>
  406fec:	cmp	w20, #0x3e8
  406ff0:	csel	w8, wzr, w20, eq  // eq = none
  406ff4:	str	w8, [x19, #56]
  406ff8:	ldp	x20, x19, [sp, #16]
  406ffc:	ldp	x29, x30, [sp], #32
  407000:	ret
  407004:	ldr	w0, [x0, #56]
  407008:	ret
  40700c:	ldr	w8, [x0, #24]
  407010:	mov	w2, w1
  407014:	mov	w1, w8
  407018:	b	409520 <feof@plt+0x7880>
  40701c:	stp	x1, x2, [x0]
  407020:	str	w3, [x0, #16]
  407024:	str	x4, [x0, #24]
  407028:	ret
  40702c:	stp	x29, x30, [sp, #-64]!
  407030:	str	x23, [sp, #16]
  407034:	stp	x22, x21, [sp, #32]
  407038:	stp	x20, x19, [sp, #48]
  40703c:	mov	x29, sp
  407040:	ldr	x22, [x0, #16]
  407044:	mov	w19, w3
  407048:	mov	x20, x2
  40704c:	mov	x21, x1
  407050:	cbnz	x22, 407080 <feof@plt+0x53e0>
  407054:	mov	x23, x0
  407058:	mov	w0, #0xfb8                 	// #4024
  40705c:	bl	401840 <_Znam@plt>
  407060:	mov	x22, x0
  407064:	mov	x8, xzr
  407068:	str	x0, [x23, #16]
  40706c:	str	xzr, [x22, x8]
  407070:	ldr	x22, [x23, #16]
  407074:	add	x8, x8, #0x8
  407078:	cmp	x8, #0xfb8
  40707c:	b.ne	40706c <feof@plt+0x53cc>  // b.any
  407080:	ldr	w8, [x21]
  407084:	ldr	w9, [x20]
  407088:	mov	w10, #0x4e61                	// #20065
  40708c:	movk	w10, #0x824a, lsl #16
  407090:	mov	w0, #0x20                  	// #32
  407094:	add	w8, w9, w8, lsl #10
  407098:	smull	x9, w8, w10
  40709c:	lsr	x9, x9, #32
  4070a0:	add	w9, w9, w8
  4070a4:	asr	w10, w9, #8
  4070a8:	add	w9, w10, w9, lsr #31
  4070ac:	mov	w10, #0x1f7                 	// #503
  4070b0:	msub	w8, w9, w10, w8
  4070b4:	cmp	w8, #0x0
  4070b8:	cneg	w8, w8, mi  // mi = first
  4070bc:	lsl	x23, x8, #3
  4070c0:	bl	40bcbc <_Znwm@@Base>
  4070c4:	ldr	x8, [x22, x23]
  4070c8:	stp	x21, x20, [x0]
  4070cc:	str	w19, [x0, #16]
  4070d0:	str	x8, [x0, #24]
  4070d4:	str	x0, [x22, x23]
  4070d8:	ldp	x20, x19, [sp, #48]
  4070dc:	ldp	x22, x21, [sp, #32]
  4070e0:	ldr	x23, [sp, #16]
  4070e4:	ldp	x29, x30, [sp], #64
  4070e8:	ret
  4070ec:	ldr	x8, [x0, #16]
  4070f0:	cbz	x8, 407134 <feof@plt+0x5494>
  4070f4:	ldr	w9, [x1]
  4070f8:	ldr	w10, [x2]
  4070fc:	mov	w11, #0x4e61                	// #20065
  407100:	movk	w11, #0x824a, lsl #16
  407104:	add	w9, w10, w9, lsl #10
  407108:	smull	x10, w9, w11
  40710c:	lsr	x10, x10, #32
  407110:	add	w10, w10, w9
  407114:	asr	w11, w10, #8
  407118:	add	w10, w11, w10, lsr #31
  40711c:	mov	w11, #0x1f7                 	// #503
  407120:	msub	w9, w10, w11, w9
  407124:	cmp	w9, #0x0
  407128:	cneg	w9, w9, mi  // mi = first
  40712c:	ldr	x8, [x8, w9, uxtw #3]
  407130:	cbnz	x8, 407144 <feof@plt+0x54a4>
  407134:	mov	w0, wzr
  407138:	ret
  40713c:	ldr	x8, [x8, #24]
  407140:	cbz	x8, 407134 <feof@plt+0x5494>
  407144:	ldr	x9, [x8]
  407148:	cmp	x9, x1
  40714c:	b.ne	40713c <feof@plt+0x549c>  // b.any
  407150:	ldr	x9, [x8, #8]
  407154:	cmp	x9, x2
  407158:	b.ne	40713c <feof@plt+0x549c>  // b.any
  40715c:	ldr	w1, [x8, #16]
  407160:	mov	w2, w3
  407164:	b	409520 <feof@plt+0x7880>
  407168:	ldr	w8, [x0, #8]
  40716c:	and	w0, w8, w1
  407170:	ret
  407174:	stp	x29, x30, [sp, #-32]!
  407178:	stp	x20, x19, [sp, #16]
  40717c:	mov	x29, sp
  407180:	ldrsw	x20, [x1]
  407184:	mov	x19, x0
  407188:	tbnz	w20, #31, 40719c <feof@plt+0x54fc>
  40718c:	ldr	w8, [x19, #72]
  407190:	cmp	w20, w8
  407194:	b.lt	4071b8 <feof@plt+0x5518>  // b.tstop
  407198:	b	4071e0 <feof@plt+0x5540>
  40719c:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  4071a0:	add	x1, x1, #0xb82
  4071a4:	mov	w0, #0x215                 	// #533
  4071a8:	bl	40db60 <_ZdlPvm@@Base+0x1df4>
  4071ac:	ldr	w8, [x19, #72]
  4071b0:	cmp	w20, w8
  4071b4:	b.ge	4071e0 <feof@plt+0x5540>  // b.tcont
  4071b8:	ldr	x8, [x19, #64]
  4071bc:	ldr	w8, [x8, x20, lsl #2]
  4071c0:	tbnz	w8, #31, 4071e0 <feof@plt+0x5540>
  4071c4:	ldr	x9, [x19, #80]
  4071c8:	mov	w10, #0x28                  	// #40
  4071cc:	mul	x8, x8, x10
  4071d0:	ldrb	w0, [x9, x8]
  4071d4:	ldp	x20, x19, [sp, #16]
  4071d8:	ldp	x29, x30, [sp], #32
  4071dc:	ret
  4071e0:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4071e4:	ldr	w8, [x8, #4048]
  4071e8:	cbz	w8, 4071fc <feof@plt+0x555c>
  4071ec:	mov	w0, wzr
  4071f0:	ldp	x20, x19, [sp, #16]
  4071f4:	ldp	x29, x30, [sp], #32
  4071f8:	ret
  4071fc:	bl	401be0 <abort@plt>
  407200:	ldr	x0, [x0, #32]
  407204:	ret
  407208:	ldr	x0, [x0, #40]
  40720c:	ret
  407210:	stp	x29, x30, [sp, #-32]!
  407214:	stp	x20, x19, [sp, #16]
  407218:	mov	x29, sp
  40721c:	ldrsw	x20, [x1]
  407220:	mov	x19, x0
  407224:	tbnz	w20, #31, 407238 <feof@plt+0x5598>
  407228:	ldr	w8, [x19, #72]
  40722c:	cmp	w20, w8
  407230:	b.lt	407254 <feof@plt+0x55b4>  // b.tstop
  407234:	b	40727c <feof@plt+0x55dc>
  407238:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  40723c:	add	x1, x1, #0xb82
  407240:	mov	w0, #0x245                 	// #581
  407244:	bl	40db60 <_ZdlPvm@@Base+0x1df4>
  407248:	ldr	w8, [x19, #72]
  40724c:	cmp	w20, w8
  407250:	b.ge	40727c <feof@plt+0x55dc>  // b.tcont
  407254:	ldr	x8, [x19, #64]
  407258:	ldr	w8, [x8, x20, lsl #2]
  40725c:	tbnz	w8, #31, 40727c <feof@plt+0x55dc>
  407260:	ldr	x9, [x19, #80]
  407264:	mov	w10, #0x28                  	// #40
  407268:	madd	x8, x8, x10, x9
  40726c:	ldr	x0, [x8, #32]
  407270:	ldp	x20, x19, [sp, #16]
  407274:	ldp	x29, x30, [sp], #32
  407278:	ret
  40727c:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407280:	ldr	w8, [x8, #4048]
  407284:	cbz	w8, 407298 <feof@plt+0x55f8>
  407288:	mov	x0, xzr
  40728c:	ldp	x20, x19, [sp, #16]
  407290:	ldp	x29, x30, [sp], #32
  407294:	ret
  407298:	bl	401be0 <abort@plt>
  40729c:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4072a0:	ldr	x0, [x8, #4056]
  4072a4:	ret
  4072a8:	stp	x29, x30, [sp, #-64]!
  4072ac:	stp	x24, x23, [sp, #16]
  4072b0:	stp	x22, x21, [sp, #32]
  4072b4:	stp	x20, x19, [sp, #48]
  4072b8:	mov	x29, sp
  4072bc:	ldrsw	x23, [x0, #72]
  4072c0:	mov	x21, x0
  4072c4:	cbz	w23, 40737c <feof@plt+0x56dc>
  4072c8:	lsl	w8, w23, #1
  4072cc:	add	w9, w1, #0xa
  4072d0:	cmp	w8, w1
  4072d4:	csel	w24, w8, w9, gt
  4072d8:	ldr	x19, [x21, #64]
  4072dc:	sxtw	x22, w24
  4072e0:	sbfiz	x8, x24, #2, #32
  4072e4:	cmp	xzr, x22, lsr #62
  4072e8:	csinv	x0, x8, xzr, eq  // eq = none
  4072ec:	str	w24, [x21, #72]
  4072f0:	bl	401840 <_Znam@plt>
  4072f4:	lsl	x2, x23, #2
  4072f8:	mov	x1, x19
  4072fc:	mov	x20, x0
  407300:	str	x0, [x21, #64]
  407304:	bl	401860 <memcpy@plt>
  407308:	cmp	w23, w24
  40730c:	b.ge	407360 <feof@plt+0x56c0>  // b.tcont
  407310:	sub	x8, x22, x23
  407314:	cmp	x8, #0x7
  407318:	b.ls	40734c <feof@plt+0x56ac>  // b.plast
  40731c:	and	x9, x8, #0xfffffffffffffff8
  407320:	add	x10, x20, x23, lsl #2
  407324:	add	x23, x9, x23
  407328:	add	x10, x10, #0x10
  40732c:	movi	v0.2d, #0xffffffffffffffff
  407330:	mov	x11, x9
  407334:	stp	q0, q0, [x10, #-16]
  407338:	subs	x11, x11, #0x8
  40733c:	add	x10, x10, #0x20
  407340:	b.ne	407334 <feof@plt+0x5694>  // b.any
  407344:	cmp	x8, x9
  407348:	b.eq	407360 <feof@plt+0x56c0>  // b.none
  40734c:	mov	w8, #0xffffffff            	// #-1
  407350:	str	w8, [x20, x23, lsl #2]
  407354:	add	x23, x23, #0x1
  407358:	cmp	x23, x22
  40735c:	b.lt	407350 <feof@plt+0x56b0>  // b.tstop
  407360:	cbz	x19, 4073fc <feof@plt+0x575c>
  407364:	mov	x0, x19
  407368:	ldp	x20, x19, [sp, #48]
  40736c:	ldp	x22, x21, [sp, #32]
  407370:	ldp	x24, x23, [sp, #16]
  407374:	ldp	x29, x30, [sp], #64
  407378:	b	401b10 <_ZdaPv@plt>
  40737c:	add	w8, w1, #0xa
  407380:	cmp	w1, #0x80
  407384:	mov	w9, #0x80                  	// #128
  407388:	csel	w20, w9, w8, lt  // lt = tstop
  40738c:	sxtw	x19, w20
  407390:	sbfiz	x8, x20, #2, #32
  407394:	cmp	xzr, x19, lsr #62
  407398:	csinv	x0, x8, xzr, eq  // eq = none
  40739c:	str	w20, [x21, #72]
  4073a0:	bl	401840 <_Znam@plt>
  4073a4:	cmp	w20, #0x1
  4073a8:	str	x0, [x21, #64]
  4073ac:	b.lt	4073fc <feof@plt+0x575c>  // b.tstop
  4073b0:	cmp	w19, #0x8
  4073b4:	b.cs	4073c0 <feof@plt+0x5720>  // b.hs, b.nlast
  4073b8:	mov	x8, xzr
  4073bc:	b	4073e8 <feof@plt+0x5748>
  4073c0:	and	x8, x19, #0xfffffffffffffff8
  4073c4:	add	x9, x0, #0x10
  4073c8:	movi	v0.2d, #0xffffffffffffffff
  4073cc:	mov	x10, x8
  4073d0:	stp	q0, q0, [x9, #-16]
  4073d4:	subs	x10, x10, #0x8
  4073d8:	add	x9, x9, #0x20
  4073dc:	b.ne	4073d0 <feof@plt+0x5730>  // b.any
  4073e0:	cmp	x8, x19
  4073e4:	b.eq	4073fc <feof@plt+0x575c>  // b.none
  4073e8:	mov	w9, #0xffffffff            	// #-1
  4073ec:	str	w9, [x0, x8, lsl #2]
  4073f0:	add	x8, x8, #0x1
  4073f4:	cmp	x8, x19
  4073f8:	b.lt	4073ec <feof@plt+0x574c>  // b.tstop
  4073fc:	ldp	x20, x19, [sp, #48]
  407400:	ldp	x22, x21, [sp, #32]
  407404:	ldp	x24, x23, [sp, #16]
  407408:	ldp	x29, x30, [sp], #64
  40740c:	ret
  407410:	stp	x29, x30, [sp, #-48]!
  407414:	str	x21, [sp, #16]
  407418:	stp	x20, x19, [sp, #32]
  40741c:	mov	x29, sp
  407420:	ldr	x20, [x0, #80]
  407424:	mov	x19, x0
  407428:	cbz	x20, 407478 <feof@plt+0x57d8>
  40742c:	ldrsw	x8, [x19, #92]
  407430:	mov	w9, #0x28                  	// #40
  407434:	lsl	x10, x8, #1
  407438:	add	x21, x8, x8, lsl #2
  40743c:	umulh	x8, x10, x9
  407440:	lsl	x9, x21, #4
  407444:	cmp	xzr, x8
  407448:	csinv	x0, x9, xzr, eq  // eq = none
  40744c:	str	w10, [x19, #92]
  407450:	bl	401840 <_Znam@plt>
  407454:	lsl	x2, x21, #3
  407458:	mov	x1, x20
  40745c:	str	x0, [x19, #80]
  407460:	bl	401860 <memcpy@plt>
  407464:	mov	x0, x20
  407468:	ldp	x20, x19, [sp, #32]
  40746c:	ldr	x21, [sp, #16]
  407470:	ldp	x29, x30, [sp], #48
  407474:	b	401b10 <_ZdaPv@plt>
  407478:	mov	w8, #0x10                  	// #16
  40747c:	mov	w0, #0x280                 	// #640
  407480:	str	w8, [x19, #92]
  407484:	bl	401840 <_Znam@plt>
  407488:	str	x0, [x19, #80]
  40748c:	ldp	x20, x19, [sp, #32]
  407490:	ldr	x21, [sp, #16]
  407494:	ldp	x29, x30, [sp], #48
  407498:	ret
  40749c:	stp	x29, x30, [sp, #-48]!
  4074a0:	stp	x22, x21, [sp, #16]
  4074a4:	stp	x20, x19, [sp, #32]
  4074a8:	mov	x29, sp
  4074ac:	ldrsw	x8, [x0, #72]
  4074b0:	mov	x19, x0
  4074b4:	mov	x10, #0xffffffff00000000    	// #-4294967296
  4074b8:	lsl	x12, x8, #32
  4074bc:	mov	x11, x8
  4074c0:	mov	x22, x11
  4074c4:	subs	x11, x11, #0x1
  4074c8:	mov	x9, x12
  4074cc:	b.lt	4074e4 <feof@plt+0x5844>  // b.tstop
  4074d0:	ldr	x12, [x19, #64]
  4074d4:	add	x12, x12, x22, lsl #2
  4074d8:	ldur	w13, [x12, #-4]
  4074dc:	add	x12, x9, x10
  4074e0:	tbnz	w13, #31, 4074c0 <feof@plt+0x5820>
  4074e4:	cmp	w8, w22
  4074e8:	b.gt	407508 <feof@plt+0x5868>
  4074ec:	ldp	w22, w8, [x19, #88]
  4074f0:	cmp	w22, w8
  4074f4:	b.lt	40754c <feof@plt+0x58ac>  // b.tstop
  4074f8:	ldp	x20, x19, [sp, #32]
  4074fc:	ldp	x22, x21, [sp, #16]
  407500:	ldp	x29, x30, [sp], #48
  407504:	ret
  407508:	ldr	x20, [x19, #64]
  40750c:	asr	x8, x9, #32
  407510:	cmp	xzr, x8, lsr #62
  407514:	asr	x21, x9, #30
  407518:	csinv	x0, x21, xzr, eq  // eq = none
  40751c:	bl	401840 <_Znam@plt>
  407520:	mov	x1, x20
  407524:	mov	x2, x21
  407528:	str	x0, [x19, #64]
  40752c:	bl	401860 <memcpy@plt>
  407530:	cbz	x20, 40753c <feof@plt+0x589c>
  407534:	mov	x0, x20
  407538:	bl	401b10 <_ZdaPv@plt>
  40753c:	str	w22, [x19, #72]
  407540:	ldp	w22, w8, [x19, #88]
  407544:	cmp	w22, w8
  407548:	b.ge	4074f8 <feof@plt+0x5858>  // b.tcont
  40754c:	sxtw	x8, w22
  407550:	mov	w9, #0x28                  	// #40
  407554:	ldr	x20, [x19, #80]
  407558:	umulh	x9, x8, x9
  40755c:	add	x8, x8, x8, lsl #2
  407560:	lsl	x21, x8, #3
  407564:	cmp	xzr, x9
  407568:	csinv	x0, x21, xzr, eq  // eq = none
  40756c:	bl	401840 <_Znam@plt>
  407570:	mov	x1, x20
  407574:	mov	x2, x21
  407578:	str	x0, [x19, #80]
  40757c:	bl	401860 <memcpy@plt>
  407580:	cbz	x20, 407590 <feof@plt+0x58f0>
  407584:	mov	x0, x20
  407588:	bl	401b10 <_ZdaPv@plt>
  40758c:	ldr	w22, [x19, #88]
  407590:	str	w22, [x19, #92]
  407594:	ldp	x20, x19, [sp, #32]
  407598:	ldp	x22, x21, [sp, #16]
  40759c:	ldp	x29, x30, [sp], #48
  4075a0:	ret
  4075a4:	stp	x29, x30, [sp, #-80]!
  4075a8:	str	x25, [sp, #16]
  4075ac:	stp	x24, x23, [sp, #32]
  4075b0:	stp	x22, x21, [sp, #48]
  4075b4:	stp	x20, x19, [sp, #64]
  4075b8:	mov	x29, sp
  4075bc:	ldrsw	x21, [x1]
  4075c0:	mov	x19, x2
  4075c4:	mov	x20, x0
  4075c8:	tbnz	w21, #31, 407654 <feof@plt+0x59b4>
  4075cc:	ldr	w8, [x20, #72]
  4075d0:	cmp	w21, w8
  4075d4:	b.ge	407670 <feof@plt+0x59d0>  // b.tcont
  4075d8:	cmp	w21, w8
  4075dc:	b.ge	407688 <feof@plt+0x59e8>  // b.tcont
  4075e0:	ldp	w23, w24, [x20, #88]
  4075e4:	add	w25, w23, #0x1
  4075e8:	cmp	w25, w24
  4075ec:	b.ge	4076a8 <feof@plt+0x5a08>  // b.tcont
  4075f0:	cmp	w25, w24
  4075f4:	b.lt	40760c <feof@plt+0x596c>  // b.tstop
  4075f8:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  4075fc:	add	x1, x1, #0xb82
  407600:	mov	w0, #0x29c                 	// #668
  407604:	bl	40db60 <_ZdlPvm@@Base+0x1df4>
  407608:	ldr	w23, [x20, #88]
  40760c:	ldr	x8, [x20, #64]
  407610:	mov	w11, #0x28                  	// #40
  407614:	str	w23, [x8, x21, lsl #2]
  407618:	ldrsw	x8, [x20, #88]
  40761c:	ldr	x9, [x20, #80]
  407620:	add	w10, w8, #0x1
  407624:	str	w10, [x20, #88]
  407628:	ldr	x10, [x19, #32]
  40762c:	ldp	q0, q1, [x19]
  407630:	madd	x8, x8, x11, x9
  407634:	str	x10, [x8, #32]
  407638:	stp	q0, q1, [x8]
  40763c:	ldp	x20, x19, [sp, #64]
  407640:	ldp	x22, x21, [sp, #48]
  407644:	ldp	x24, x23, [sp, #32]
  407648:	ldr	x25, [sp, #16]
  40764c:	ldp	x29, x30, [sp], #80
  407650:	ret
  407654:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  407658:	add	x1, x1, #0xb82
  40765c:	mov	w0, #0x296                 	// #662
  407660:	bl	40db60 <_ZdlPvm@@Base+0x1df4>
  407664:	ldr	w8, [x20, #72]
  407668:	cmp	w21, w8
  40766c:	b.lt	4075d8 <feof@plt+0x5938>  // b.tstop
  407670:	mov	x0, x20
  407674:	mov	w1, w21
  407678:	bl	4072a8 <feof@plt+0x5608>
  40767c:	ldr	w8, [x20, #72]
  407680:	cmp	w21, w8
  407684:	b.lt	4075e0 <feof@plt+0x5940>  // b.tstop
  407688:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  40768c:	add	x1, x1, #0xb82
  407690:	mov	w0, #0x299                 	// #665
  407694:	bl	40db60 <_ZdlPvm@@Base+0x1df4>
  407698:	ldp	w23, w24, [x20, #88]
  40769c:	add	w25, w23, #0x1
  4076a0:	cmp	w25, w24
  4076a4:	b.lt	4075f0 <feof@plt+0x5950>  // b.tstop
  4076a8:	ldr	x22, [x20, #80]
  4076ac:	cbz	x22, 407704 <feof@plt+0x5a64>
  4076b0:	sxtw	x8, w24
  4076b4:	mov	w9, #0x28                  	// #40
  4076b8:	lsl	x10, x8, #1
  4076bc:	add	x23, x8, x8, lsl #2
  4076c0:	umulh	x8, x10, x9
  4076c4:	lsl	x9, x23, #4
  4076c8:	cmp	xzr, x8
  4076cc:	csinv	x0, x9, xzr, eq  // eq = none
  4076d0:	str	w10, [x20, #92]
  4076d4:	bl	401840 <_Znam@plt>
  4076d8:	lsl	x2, x23, #3
  4076dc:	mov	x1, x22
  4076e0:	str	x0, [x20, #80]
  4076e4:	bl	401860 <memcpy@plt>
  4076e8:	mov	x0, x22
  4076ec:	bl	401b10 <_ZdaPv@plt>
  4076f0:	ldp	w23, w24, [x20, #88]
  4076f4:	add	w25, w23, #0x1
  4076f8:	cmp	w25, w24
  4076fc:	b.ge	4075f8 <feof@plt+0x5958>  // b.tcont
  407700:	b	40760c <feof@plt+0x596c>
  407704:	mov	w24, #0x10                  	// #16
  407708:	mov	w0, #0x280                 	// #640
  40770c:	str	w24, [x20, #92]
  407710:	bl	401840 <_Znam@plt>
  407714:	str	x0, [x20, #80]
  407718:	cmp	w25, w24
  40771c:	b.ge	4075f8 <feof@plt+0x5958>  // b.tcont
  407720:	b	40760c <feof@plt+0x596c>
  407724:	stp	x29, x30, [sp, #-48]!
  407728:	str	x21, [sp, #16]
  40772c:	stp	x20, x19, [sp, #32]
  407730:	mov	x29, sp
  407734:	ldrsw	x19, [x1]
  407738:	ldrsw	x21, [x2]
  40773c:	mov	x20, x0
  407740:	orr	w8, w21, w19
  407744:	tbnz	w8, #31, 407754 <feof@plt+0x5ab4>
  407748:	ldr	w8, [x20, #72]
  40774c:	cmp	w21, w8
  407750:	b.lt	407768 <feof@plt+0x5ac8>  // b.tstop
  407754:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  407758:	add	x1, x1, #0xb82
  40775c:	mov	w0, #0x2a5                 	// #677
  407760:	bl	40db60 <_ZdlPvm@@Base+0x1df4>
  407764:	ldr	w8, [x20, #72]
  407768:	cmp	w19, w8
  40776c:	b.lt	40777c <feof@plt+0x5adc>  // b.tstop
  407770:	mov	x0, x20
  407774:	mov	w1, w19
  407778:	bl	4072a8 <feof@plt+0x5608>
  40777c:	ldr	x8, [x20, #64]
  407780:	ldr	w9, [x8, x21, lsl #2]
  407784:	ldr	x21, [sp, #16]
  407788:	str	w9, [x8, x19, lsl #2]
  40778c:	ldp	x20, x19, [sp, #32]
  407790:	ldp	x29, x30, [sp], #48
  407794:	ret
  407798:	stp	x29, x30, [sp, #-48]!
  40779c:	stp	x22, x21, [sp, #16]
  4077a0:	stp	x20, x19, [sp, #32]
  4077a4:	mov	x29, sp
  4077a8:	mov	x22, x0
  4077ac:	mov	w0, #0x68                  	// #104
  4077b0:	mov	w20, w2
  4077b4:	mov	x21, x1
  4077b8:	bl	40bcbc <_Znwm@@Base>
  4077bc:	adrp	x8, 40e000 <_ZdlPvm@@Base+0x2294>
  4077c0:	add	x8, x8, #0xa90
  4077c4:	mov	x19, x0
  4077c8:	str	wzr, [x0, #8]
  4077cc:	str	xzr, [x0, #64]
  4077d0:	str	wzr, [x0, #72]
  4077d4:	stp	xzr, xzr, [x0, #16]
  4077d8:	stp	xzr, xzr, [x0, #88]
  4077dc:	str	x8, [x0]
  4077e0:	str	xzr, [x0, #80]
  4077e4:	mov	x0, x22
  4077e8:	bl	4018d0 <strlen@plt>
  4077ec:	add	x0, x0, #0x1
  4077f0:	bl	401840 <_Znam@plt>
  4077f4:	mov	x1, x22
  4077f8:	str	x0, [x19, #32]
  4077fc:	bl	4019e0 <strcpy@plt>
  407800:	mov	x0, x19
  407804:	mov	x1, x21
  407808:	mov	w2, w20
  40780c:	stp	xzr, xzr, [x19, #40]
  407810:	str	wzr, [x19, #56]
  407814:	bl	407858 <feof@plt+0x5bb8>
  407818:	cbnz	w0, 407830 <feof@plt+0x5b90>
  40781c:	ldr	x8, [x19]
  407820:	mov	x0, x19
  407824:	ldr	x8, [x8, #8]
  407828:	blr	x8
  40782c:	mov	x19, xzr
  407830:	mov	x0, x19
  407834:	ldp	x20, x19, [sp, #32]
  407838:	ldp	x22, x21, [sp, #16]
  40783c:	ldp	x29, x30, [sp], #48
  407840:	ret
  407844:	mov	x20, x0
  407848:	mov	x0, x19
  40784c:	bl	40bd60 <_ZdlPv@@Base>
  407850:	mov	x0, x20
  407854:	bl	401c50 <_Unwind_Resume@plt>
  407858:	sub	sp, sp, #0x130
  40785c:	stp	x29, x30, [sp, #208]
  407860:	stp	x28, x27, [sp, #224]
  407864:	stp	x26, x25, [sp, #240]
  407868:	stp	x24, x23, [sp, #256]
  40786c:	stp	x22, x21, [sp, #272]
  407870:	stp	x20, x19, [sp, #288]
  407874:	add	x29, sp, #0xd0
  407878:	ldr	x21, [x0, #32]
  40787c:	mov	x20, x1
  407880:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  407884:	mov	x19, x0
  407888:	add	x1, x1, #0x575
  40788c:	mov	x0, x21
  407890:	mov	w24, w2
  407894:	bl	401bb0 <strcmp@plt>
  407898:	cbz	w0, 407bf8 <feof@plt+0x5f58>
  40789c:	sub	x1, x29, #0x10
  4078a0:	mov	x0, x21
  4078a4:	bl	4096a0 <feof@plt+0x7a00>
  4078a8:	cbz	x0, 407c18 <feof@plt+0x5f78>
  4078ac:	ldur	x8, [x29, #-16]
  4078b0:	adrp	x21, 40e000 <_ZdlPvm@@Base+0x2294>
  4078b4:	adrp	x22, 40e000 <_ZdlPvm@@Base+0x2294>
  4078b8:	adrp	x23, 40e000 <_ZdlPvm@@Base+0x2294>
  4078bc:	adrp	x28, 40e000 <_ZdlPvm@@Base+0x2294>
  4078c0:	adrp	x25, 40e000 <_ZdlPvm@@Base+0x2294>
  4078c4:	adrp	x27, 40e000 <_ZdlPvm@@Base+0x2294>
  4078c8:	mov	x20, #0x800000000000        	// #140737488355328
  4078cc:	adrp	x26, 425000 <stderr@@GLIBC_2.17+0x1158>
  4078d0:	mov	w9, #0x1                   	// #1
  4078d4:	add	x21, x21, #0xbfb
  4078d8:	add	x22, x22, #0xbdc
  4078dc:	add	x23, x23, #0xc00
  4078e0:	add	x28, x28, #0xd6c
  4078e4:	add	x25, x25, #0xc31
  4078e8:	add	x27, x27, #0xc37
  4078ec:	movk	x20, #0xc056, lsl #48
  4078f0:	add	x26, x26, #0x9c4
  4078f4:	stur	xzr, [x29, #-40]
  4078f8:	stur	xzr, [x29, #-24]
  4078fc:	stp	w9, w24, [x29, #-32]
  407900:	str	w24, [sp, #60]
  407904:	stp	x0, x8, [x29, #-56]
  407908:	sub	x0, x29, #0x38
  40790c:	bl	406174 <feof@plt+0x44d4>
  407910:	cbz	w0, 4080f0 <feof@plt+0x6450>
  407914:	ldur	x0, [x29, #-24]
  407918:	mov	x1, x21
  40791c:	bl	4019f0 <strtok@plt>
  407920:	mov	x1, x22
  407924:	mov	x24, x0
  407928:	bl	401bb0 <strcmp@plt>
  40792c:	cbz	w0, 407908 <feof@plt+0x5c68>
  407930:	mov	x0, x24
  407934:	mov	x1, x23
  407938:	bl	401bb0 <strcmp@plt>
  40793c:	cbz	w0, 407a18 <feof@plt+0x5d78>
  407940:	mov	x0, x24
  407944:	mov	x1, x25
  407948:	bl	401bb0 <strcmp@plt>
  40794c:	cbz	w0, 407a50 <feof@plt+0x5db0>
  407950:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  407954:	mov	x0, x24
  407958:	add	x1, x1, #0xc5c
  40795c:	bl	401bb0 <strcmp@plt>
  407960:	cbz	w0, 407aa8 <feof@plt+0x5e08>
  407964:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  407968:	mov	x0, x24
  40796c:	add	x1, x1, #0xc89
  407970:	bl	401bb0 <strcmp@plt>
  407974:	cbz	w0, 407b7c <feof@plt+0x5edc>
  407978:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x3294>
  40797c:	mov	x0, x24
  407980:	add	x1, x1, #0x4d
  407984:	bl	401bb0 <strcmp@plt>
  407988:	cbz	w0, 407bac <feof@plt+0x5f0c>
  40798c:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  407990:	mov	x0, x24
  407994:	add	x1, x1, #0xcbf
  407998:	bl	401bb0 <strcmp@plt>
  40799c:	cbz	w0, 407cc8 <feof@plt+0x6028>
  4079a0:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  4079a4:	mov	x0, x24
  4079a8:	add	x1, x1, #0xcc9
  4079ac:	bl	401bb0 <strcmp@plt>
  4079b0:	cbz	w0, 407cc8 <feof@plt+0x6028>
  4079b4:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  4079b8:	mov	x0, xzr
  4079bc:	add	x1, x1, #0x7a0
  4079c0:	mov	x20, x27
  4079c4:	mov	x27, x23
  4079c8:	mov	x23, x25
  4079cc:	mov	x25, x28
  4079d0:	bl	4019f0 <strtok@plt>
  4079d4:	cbz	x0, 407bb8 <feof@plt+0x5f18>
  4079d8:	sub	x28, x0, #0x1
  4079dc:	ldrb	w8, [x28, #1]!
  4079e0:	ldrb	w8, [x26, x8]
  4079e4:	cbnz	w8, 4079dc <feof@plt+0x5d3c>
  4079e8:	mov	x0, x28
  4079ec:	bl	4018d0 <strlen@plt>
  4079f0:	add	x9, x28, x0
  4079f4:	mov	x8, x9
  4079f8:	cmp	x9, x28
  4079fc:	b.ls	407a10 <feof@plt+0x5d70>  // b.plast
  407a00:	mov	x9, x8
  407a04:	ldrb	w10, [x9, #-1]!
  407a08:	ldrb	w10, [x26, x10]
  407a0c:	cbnz	w10, 4079f4 <feof@plt+0x5d54>
  407a10:	strb	wzr, [x8]
  407a14:	b	407bbc <feof@plt+0x5f1c>
  407a18:	mov	x0, xzr
  407a1c:	mov	x1, x21
  407a20:	bl	4019f0 <strtok@plt>
  407a24:	cbz	x0, 407c5c <feof@plt+0x5fbc>
  407a28:	sub	x2, x29, #0x60
  407a2c:	mov	x1, x28
  407a30:	bl	401ad0 <__isoc99_sscanf@plt>
  407a34:	cmp	w0, #0x1
  407a38:	b.ne	407c5c <feof@plt+0x5fbc>  // b.any
  407a3c:	ldur	w8, [x29, #-96]
  407a40:	cmp	w8, #0x0
  407a44:	b.le	407c5c <feof@plt+0x5fbc>
  407a48:	str	w8, [x19, #24]
  407a4c:	b	407908 <feof@plt+0x5c68>
  407a50:	mov	x0, xzr
  407a54:	mov	x1, x21
  407a58:	bl	4019f0 <strtok@plt>
  407a5c:	mov	x24, x0
  407a60:	cbz	x0, 407c8c <feof@plt+0x5fec>
  407a64:	add	x2, sp, #0x60
  407a68:	mov	x0, x24
  407a6c:	mov	x1, x27
  407a70:	bl	401ad0 <__isoc99_sscanf@plt>
  407a74:	ldr	d0, [sp, #96]
  407a78:	fmov	d1, x20
  407a7c:	fcmp	d0, d1
  407a80:	b.ls	407c8c <feof@plt+0x5fec>  // b.plast
  407a84:	cmp	w0, #0x1
  407a88:	b.ne	407c8c <feof@plt+0x5fec>  // b.any
  407a8c:	mov	x8, #0x800000000000        	// #140737488355328
  407a90:	movk	x8, #0x4056, lsl #48
  407a94:	fmov	d1, x8
  407a98:	fcmp	d0, d1
  407a9c:	b.ge	407c8c <feof@plt+0x5fec>  // b.tcont
  407aa0:	str	d0, [x19, #48]
  407aa4:	b	407908 <feof@plt+0x5c68>
  407aa8:	mov	x0, xzr
  407aac:	mov	x1, x21
  407ab0:	bl	4019f0 <strtok@plt>
  407ab4:	cbz	x0, 407908 <feof@plt+0x5c68>
  407ab8:	mov	x24, x0
  407abc:	b	407ae4 <feof@plt+0x5e44>
  407ac0:	mov	w8, #0x1                   	// #1
  407ac4:	ldr	w9, [x19, #8]
  407ac8:	mov	x0, xzr
  407acc:	mov	x1, x21
  407ad0:	orr	w8, w9, w8
  407ad4:	str	w8, [x19, #8]
  407ad8:	bl	4019f0 <strtok@plt>
  407adc:	mov	x24, x0
  407ae0:	cbz	x0, 407908 <feof@plt+0x5c68>
  407ae4:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x3294>
  407ae8:	mov	x0, x24
  407aec:	add	x1, x1, #0xb16
  407af0:	bl	401bb0 <strcmp@plt>
  407af4:	cbz	w0, 407908 <feof@plt+0x5c68>
  407af8:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  407afc:	mov	x0, x24
  407b00:	add	x1, x1, #0x561
  407b04:	bl	401bb0 <strcmp@plt>
  407b08:	cbz	w0, 407ac0 <feof@plt+0x5e20>
  407b0c:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  407b10:	mov	x0, x24
  407b14:	add	x1, x1, #0xc67
  407b18:	bl	401bb0 <strcmp@plt>
  407b1c:	cbz	w0, 407b64 <feof@plt+0x5ec4>
  407b20:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  407b24:	mov	x0, x24
  407b28:	add	x1, x1, #0xc6b
  407b2c:	bl	401bb0 <strcmp@plt>
  407b30:	cbz	w0, 407b6c <feof@plt+0x5ecc>
  407b34:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  407b38:	mov	x0, x24
  407b3c:	add	x1, x1, #0xc66
  407b40:	bl	401bb0 <strcmp@plt>
  407b44:	cbz	w0, 407b74 <feof@plt+0x5ed4>
  407b48:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  407b4c:	mov	x0, x24
  407b50:	add	x1, x1, #0xc6a
  407b54:	bl	401bb0 <strcmp@plt>
  407b58:	cbnz	w0, 408200 <feof@plt+0x6560>
  407b5c:	mov	w8, #0x10                  	// #16
  407b60:	b	407ac4 <feof@plt+0x5e24>
  407b64:	mov	w8, #0x2                   	// #2
  407b68:	b	407ac4 <feof@plt+0x5e24>
  407b6c:	mov	w8, #0x4                   	// #4
  407b70:	b	407ac4 <feof@plt+0x5e24>
  407b74:	mov	w8, #0x8                   	// #8
  407b78:	b	407ac4 <feof@plt+0x5e24>
  407b7c:	mov	x0, xzr
  407b80:	mov	x1, x21
  407b84:	bl	4019f0 <strtok@plt>
  407b88:	cbz	x0, 4082a0 <feof@plt+0x6600>
  407b8c:	mov	x24, x0
  407b90:	bl	4018d0 <strlen@plt>
  407b94:	add	x0, x0, #0x1
  407b98:	bl	401840 <_Znam@plt>
  407b9c:	mov	x1, x24
  407ba0:	str	x0, [x19, #40]
  407ba4:	bl	4019e0 <strcpy@plt>
  407ba8:	b	407908 <feof@plt+0x5c68>
  407bac:	mov	w8, #0x1                   	// #1
  407bb0:	str	w8, [x19, #28]
  407bb4:	b	407908 <feof@plt+0x5c68>
  407bb8:	mov	x28, xzr
  407bbc:	ldr	x8, [x19]
  407bc0:	ldur	x3, [x29, #-48]
  407bc4:	ldur	w4, [x29, #-40]
  407bc8:	ldr	x8, [x8, #16]
  407bcc:	mov	x0, x19
  407bd0:	mov	x1, x24
  407bd4:	mov	x2, x28
  407bd8:	blr	x8
  407bdc:	mov	x28, x25
  407be0:	mov	x25, x23
  407be4:	mov	x23, x27
  407be8:	mov	x27, x20
  407bec:	mov	x20, #0x800000000000        	// #140737488355328
  407bf0:	movk	x20, #0xc056, lsl #48
  407bf4:	b	407908 <feof@plt+0x5c68>
  407bf8:	cbnz	x20, 407c1c <feof@plt+0x5f7c>
  407bfc:	adrp	x1, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407c00:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2294>
  407c04:	add	x1, x1, #0xf68
  407c08:	add	x0, x0, #0xbbc
  407c0c:	mov	x2, x1
  407c10:	mov	x3, x1
  407c14:	b	407c50 <feof@plt+0x5fb0>
  407c18:	cbz	x20, 407c2c <feof@plt+0x5f8c>
  407c1c:	mov	w19, wzr
  407c20:	mov	w8, #0x1                   	// #1
  407c24:	str	w8, [x20]
  407c28:	b	4085ec <feof@plt+0x694c>
  407c2c:	ldr	x1, [x19, #32]
  407c30:	sub	x0, x29, #0x38
  407c34:	bl	405c30 <feof@plt+0x3f90>
  407c38:	adrp	x2, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407c3c:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2294>
  407c40:	add	x2, x2, #0xf68
  407c44:	add	x0, x0, #0xbe1
  407c48:	sub	x1, x29, #0x38
  407c4c:	mov	x3, x2
  407c50:	bl	405e80 <feof@plt+0x41e0>
  407c54:	mov	w19, wzr
  407c58:	b	4085ec <feof@plt+0x694c>
  407c5c:	ldur	w8, [x29, #-28]
  407c60:	cbnz	w8, 4085c8 <feof@plt+0x6928>
  407c64:	ldur	x0, [x29, #-48]
  407c68:	ldur	w1, [x29, #-40]
  407c6c:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407c70:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2294>
  407c74:	add	x3, x3, #0xf68
  407c78:	add	x2, x2, #0xc0b
  407c7c:	mov	x4, x3
  407c80:	mov	x5, x3
  407c84:	bl	405f1c <feof@plt+0x427c>
  407c88:	b	4085c8 <feof@plt+0x6928>
  407c8c:	sub	x0, x29, #0x60
  407c90:	mov	x1, x24
  407c94:	bl	405c30 <feof@plt+0x3f90>
  407c98:	ldur	w8, [x29, #-28]
  407c9c:	cbnz	w8, 4085c8 <feof@plt+0x6928>
  407ca0:	ldur	x0, [x29, #-48]
  407ca4:	ldur	w1, [x29, #-40]
  407ca8:	adrp	x4, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407cac:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2294>
  407cb0:	add	x4, x4, #0xf68
  407cb4:	add	x2, x2, #0xc3b
  407cb8:	sub	x3, x29, #0x60
  407cbc:	mov	x5, x4
  407cc0:	bl	405f1c <feof@plt+0x427c>
  407cc4:	b	4085c8 <feof@plt+0x6928>
  407cc8:	cbz	x24, 4080f0 <feof@plt+0x6450>
  407ccc:	sub	x8, x29, #0x60
  407cd0:	add	x9, x8, #0xc
  407cd4:	str	x9, [sp, #48]
  407cd8:	add	x9, x8, #0x10
  407cdc:	str	x9, [sp, #40]
  407ce0:	add	x9, x8, #0x14
  407ce4:	adrp	x23, 40e000 <_ZdlPvm@@Base+0x2294>
  407ce8:	adrp	x22, 40e000 <_ZdlPvm@@Base+0x2294>
  407cec:	adrp	x25, 40e000 <_ZdlPvm@@Base+0x2294>
  407cf0:	adrp	x26, 40e000 <_ZdlPvm@@Base+0x2294>
  407cf4:	adrp	x27, 40e000 <_ZdlPvm@@Base+0x2294>
  407cf8:	str	x9, [sp, #32]
  407cfc:	add	x9, x8, #0x18
  407d00:	mov	w21, wzr
  407d04:	add	x23, x23, #0xcbf
  407d08:	add	x22, x22, #0xbfb
  407d0c:	add	x25, x25, #0xd33
  407d10:	add	x26, x26, #0xb82
  407d14:	add	x27, x27, #0xd5d
  407d18:	str	x9, [sp, #24]
  407d1c:	add	x9, x8, #0x1c
  407d20:	add	x8, x8, #0x8
  407d24:	stur	wzr, [x29, #-32]
  407d28:	stp	x8, x9, [sp, #8]
  407d2c:	mov	x0, x24
  407d30:	mov	x1, x23
  407d34:	bl	401bb0 <strcmp@plt>
  407d38:	cbz	w0, 407f9c <feof@plt+0x62fc>
  407d3c:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  407d40:	mov	x0, x24
  407d44:	add	x1, x1, #0xcc9
  407d48:	bl	401bb0 <strcmp@plt>
  407d4c:	cbnz	w0, 4083f0 <feof@plt+0x6750>
  407d50:	ldr	w8, [sp, #60]
  407d54:	cbnz	w8, 408110 <feof@plt+0x6470>
  407d58:	mov	x20, xzr
  407d5c:	b	407d6c <feof@plt+0x60cc>
  407d60:	ldr	x8, [x19, #64]
  407d64:	ldr	w9, [x8, x21, lsl #2]
  407d68:	str	w9, [x8, x24, lsl #2]
  407d6c:	sub	x0, x29, #0x38
  407d70:	bl	406174 <feof@plt+0x44d4>
  407d74:	cbz	w0, 4080b4 <feof@plt+0x6414>
  407d78:	ldur	x0, [x29, #-24]
  407d7c:	mov	x1, x22
  407d80:	bl	4019f0 <strtok@plt>
  407d84:	cbz	x0, 407d6c <feof@plt+0x60cc>
  407d88:	mov	x24, x0
  407d8c:	mov	x0, xzr
  407d90:	mov	x1, x22
  407d94:	bl	4019f0 <strtok@plt>
  407d98:	cbz	x0, 4080b8 <feof@plt+0x6418>
  407d9c:	ldrb	w8, [x0]
  407da0:	cmp	w8, #0x22
  407da4:	b.ne	407e08 <feof@plt+0x6168>  // b.any
  407da8:	cbz	x20, 408314 <feof@plt+0x6674>
  407dac:	mov	x0, x24
  407db0:	mov	x1, x25
  407db4:	bl	401bb0 <strcmp@plt>
  407db8:	cbz	w0, 408344 <feof@plt+0x66a4>
  407dbc:	mov	x0, x24
  407dc0:	bl	40b91c <feof@plt+0x9c7c>
  407dc4:	ldrsw	x24, [x0]
  407dc8:	ldrsw	x21, [x20]
  407dcc:	orr	w8, w21, w24
  407dd0:	tbnz	w8, #31, 407de0 <feof@plt+0x6140>
  407dd4:	ldr	w8, [x19, #72]
  407dd8:	cmp	w21, w8
  407ddc:	b.lt	407df0 <feof@plt+0x6150>  // b.tstop
  407de0:	mov	w0, #0x2a5                 	// #677
  407de4:	mov	x1, x26
  407de8:	bl	40db60 <_ZdlPvm@@Base+0x1df4>
  407dec:	ldr	w8, [x19, #72]
  407df0:	cmp	w24, w8
  407df4:	b.lt	407d60 <feof@plt+0x60c0>  // b.tstop
  407df8:	mov	x0, x19
  407dfc:	mov	w1, w24
  407e00:	bl	4072a8 <feof@plt+0x5608>
  407e04:	b	407d60 <feof@plt+0x60c0>
  407e08:	ldp	x4, x3, [sp, #40]
  407e0c:	ldp	x2, x7, [sp, #8]
  407e10:	ldp	x5, x6, [sp, #24]
  407e14:	mov	x1, x27
  407e18:	stp	xzr, xzr, [x3]
  407e1c:	str	wzr, [x3, #16]
  407e20:	bl	401ad0 <__isoc99_sscanf@plt>
  407e24:	cmp	w0, #0x0
  407e28:	b.le	40845c <feof@plt+0x67bc>
  407e2c:	mov	x0, xzr
  407e30:	mov	x1, x22
  407e34:	bl	4019f0 <strtok@plt>
  407e38:	cbz	x0, 408498 <feof@plt+0x67f8>
  407e3c:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  407e40:	add	x2, sp, #0x5c
  407e44:	add	x1, x1, #0xd6c
  407e48:	bl	401ad0 <__isoc99_sscanf@plt>
  407e4c:	cmp	w0, #0x1
  407e50:	b.ne	4084d4 <feof@plt+0x6834>  // b.any
  407e54:	ldr	w1, [sp, #92]
  407e58:	cmp	w1, #0x100
  407e5c:	b.cs	408510 <feof@plt+0x6870>  // b.hs, b.nlast
  407e60:	sturb	w1, [x29, #-96]
  407e64:	mov	x0, xzr
  407e68:	mov	x1, x22
  407e6c:	bl	4019f0 <strtok@plt>
  407e70:	cbz	x0, 408548 <feof@plt+0x68a8>
  407e74:	add	x1, sp, #0x50
  407e78:	mov	w2, wzr
  407e7c:	mov	x20, x0
  407e80:	bl	401950 <strtol@plt>
  407e84:	stur	w0, [x29, #-92]
  407e88:	cbnz	w0, 407e98 <feof@plt+0x61f8>
  407e8c:	ldr	x8, [sp, #80]
  407e90:	cmp	x8, x20
  407e94:	b.eq	408584 <feof@plt+0x68e4>  // b.none
  407e98:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407e9c:	ldr	w8, [x8, #4048]
  407ea0:	cbz	w8, 407ebc <feof@plt+0x621c>
  407ea4:	bl	401b80 <wcwidth@plt>
  407ea8:	cmp	w0, #0x2
  407eac:	b.lt	407ebc <feof@plt+0x621c>  // b.tstop
  407eb0:	ldur	w8, [x29, #-88]
  407eb4:	mul	w8, w8, w0
  407eb8:	stur	w8, [x29, #-88]
  407ebc:	mov	x0, xzr
  407ec0:	mov	x1, x22
  407ec4:	bl	4019f0 <strtok@plt>
  407ec8:	cbz	x0, 407f00 <feof@plt+0x6260>
  407ecc:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  407ed0:	add	x1, x1, #0xd34
  407ed4:	mov	x20, x0
  407ed8:	bl	401bb0 <strcmp@plt>
  407edc:	cbz	w0, 407efc <feof@plt+0x625c>
  407ee0:	mov	x0, x20
  407ee4:	bl	4018d0 <strlen@plt>
  407ee8:	add	x0, x0, #0x1
  407eec:	bl	401840 <_Znam@plt>
  407ef0:	mov	x1, x20
  407ef4:	bl	4019e0 <strcpy@plt>
  407ef8:	b	407f00 <feof@plt+0x6260>
  407efc:	mov	x0, xzr
  407f00:	stur	x0, [x29, #-64]
  407f04:	mov	x0, x24
  407f08:	mov	x1, x25
  407f0c:	bl	401bb0 <strcmp@plt>
  407f10:	cbz	w0, 407f7c <feof@plt+0x62dc>
  407f14:	mov	x0, x24
  407f18:	bl	40b91c <feof@plt+0x9c7c>
  407f1c:	mov	x20, x0
  407f20:	sub	x2, x29, #0x60
  407f24:	mov	x0, x19
  407f28:	mov	x1, x20
  407f2c:	bl	4075a4 <feof@plt+0x5904>
  407f30:	ldur	w0, [x29, #-92]
  407f34:	bl	40b908 <feof@plt+0x9c68>
  407f38:	ldrsw	x24, [x0]
  407f3c:	ldrsw	x21, [x20]
  407f40:	orr	w8, w21, w24
  407f44:	tbnz	w8, #31, 407f54 <feof@plt+0x62b4>
  407f48:	ldr	w8, [x19, #72]
  407f4c:	cmp	w21, w8
  407f50:	b.lt	407f64 <feof@plt+0x62c4>  // b.tstop
  407f54:	mov	w0, #0x2a5                 	// #677
  407f58:	mov	x1, x26
  407f5c:	bl	40db60 <_ZdlPvm@@Base+0x1df4>
  407f60:	ldr	w8, [x19, #72]
  407f64:	cmp	w24, w8
  407f68:	b.lt	407d60 <feof@plt+0x60c0>  // b.tstop
  407f6c:	mov	x0, x19
  407f70:	mov	w1, w24
  407f74:	bl	4072a8 <feof@plt+0x5608>
  407f78:	b	407d60 <feof@plt+0x60c0>
  407f7c:	ldur	w0, [x29, #-92]
  407f80:	bl	40b908 <feof@plt+0x9c68>
  407f84:	mov	x20, x0
  407f88:	sub	x2, x29, #0x60
  407f8c:	mov	x0, x19
  407f90:	mov	x1, x20
  407f94:	bl	4075a4 <feof@plt+0x5904>
  407f98:	b	407d6c <feof@plt+0x60cc>
  407f9c:	ldr	w8, [sp, #60]
  407fa0:	cbnz	w8, 408110 <feof@plt+0x6470>
  407fa4:	sub	x0, x29, #0x38
  407fa8:	bl	406174 <feof@plt+0x44d4>
  407fac:	cbz	w0, 4080dc <feof@plt+0x643c>
  407fb0:	ldur	x0, [x29, #-24]
  407fb4:	mov	x1, x22
  407fb8:	bl	4019f0 <strtok@plt>
  407fbc:	cbz	x0, 407fa4 <feof@plt+0x6304>
  407fc0:	mov	x24, x0
  407fc4:	mov	x0, xzr
  407fc8:	mov	x1, x22
  407fcc:	bl	4019f0 <strtok@plt>
  407fd0:	cbz	x0, 4080c8 <feof@plt+0x6428>
  407fd4:	mov	x27, x0
  407fd8:	mov	x0, xzr
  407fdc:	mov	x1, x22
  407fe0:	bl	4019f0 <strtok@plt>
  407fe4:	cbz	x0, 408384 <feof@plt+0x66e4>
  407fe8:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  407fec:	add	x2, sp, #0x60
  407ff0:	add	x1, x1, #0xd6c
  407ff4:	mov	x20, x0
  407ff8:	bl	401ad0 <__isoc99_sscanf@plt>
  407ffc:	cmp	w0, #0x1
  408000:	b.ne	4083b4 <feof@plt+0x6714>  // b.any
  408004:	mov	x0, x24
  408008:	mov	x26, x23
  40800c:	bl	40b91c <feof@plt+0x9c7c>
  408010:	mov	x20, x0
  408014:	mov	x0, x27
  408018:	bl	40b91c <feof@plt+0x9c7c>
  40801c:	ldr	x27, [x19, #16]
  408020:	ldr	w28, [sp, #96]
  408024:	mov	x24, x0
  408028:	cbnz	x27, 408054 <feof@plt+0x63b4>
  40802c:	mov	w0, #0xfb8                 	// #4024
  408030:	bl	401840 <_Znam@plt>
  408034:	mov	x27, x0
  408038:	mov	x8, xzr
  40803c:	str	x0, [x19, #16]
  408040:	str	xzr, [x27, x8]
  408044:	ldr	x27, [x19, #16]
  408048:	add	x8, x8, #0x8
  40804c:	cmp	x8, #0xfb8
  408050:	b.ne	408040 <feof@plt+0x63a0>  // b.any
  408054:	ldr	w8, [x20]
  408058:	ldr	w9, [x24]
  40805c:	add	w8, w9, w8, lsl #10
  408060:	mov	w9, #0x4e61                	// #20065
  408064:	movk	w9, #0x824a, lsl #16
  408068:	smull	x9, w8, w9
  40806c:	lsr	x9, x9, #32
  408070:	add	w9, w9, w8
  408074:	asr	w10, w9, #8
  408078:	add	w9, w10, w9, lsr #31
  40807c:	mov	w10, #0x1f7                 	// #503
  408080:	msub	w8, w9, w10, w8
  408084:	cmp	w8, #0x0
  408088:	cneg	w23, w8, mi  // mi = first
  40808c:	mov	w0, #0x20                  	// #32
  408090:	bl	40bcbc <_Znwm@@Base>
  408094:	lsl	x8, x23, #3
  408098:	ldr	x9, [x27, x8]
  40809c:	stp	x20, x24, [x0]
  4080a0:	str	w28, [x0, #16]
  4080a4:	mov	x23, x26
  4080a8:	str	x9, [x0, #24]
  4080ac:	str	x0, [x27, x8]
  4080b0:	b	407fa4 <feof@plt+0x6304>
  4080b4:	mov	x24, xzr
  4080b8:	cbz	x20, 40842c <feof@plt+0x678c>
  4080bc:	mov	w21, #0x1                   	// #1
  4080c0:	cbnz	x24, 407d2c <feof@plt+0x608c>
  4080c4:	b	4080dc <feof@plt+0x643c>
  4080c8:	adrp	x26, 40e000 <_ZdlPvm@@Base+0x2294>
  4080cc:	adrp	x27, 40e000 <_ZdlPvm@@Base+0x2294>
  4080d0:	add	x26, x26, #0xb82
  4080d4:	add	x27, x27, #0xd5d
  4080d8:	cbnz	x24, 407d2c <feof@plt+0x608c>
  4080dc:	mov	x0, x19
  4080e0:	bl	40749c <feof@plt+0x57fc>
  4080e4:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4080e8:	ldr	w8, [x8, #4048]
  4080ec:	b	408100 <feof@plt+0x6460>
  4080f0:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4080f4:	ldr	w8, [x8, #4048]
  4080f8:	cbz	w8, 408118 <feof@plt+0x6478>
  4080fc:	mov	w21, wzr
  408100:	orr	w8, w8, w21
  408104:	cbz	w8, 408148 <feof@plt+0x64a8>
  408108:	ldr	w8, [x19, #24]
  40810c:	cbz	w8, 408178 <feof@plt+0x64d8>
  408110:	mov	w19, #0x1                   	// #1
  408114:	b	4085cc <feof@plt+0x692c>
  408118:	ldur	w8, [x29, #-28]
  40811c:	cbnz	w8, 4085c8 <feof@plt+0x6928>
  408120:	ldur	x0, [x29, #-48]
  408124:	ldur	w1, [x29, #-40]
  408128:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40812c:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2294>
  408130:	add	x3, x3, #0xf68
  408134:	add	x2, x2, #0xcd1
  408138:	mov	x4, x3
  40813c:	mov	x5, x3
  408140:	bl	405f1c <feof@plt+0x427c>
  408144:	b	4085c8 <feof@plt+0x6928>
  408148:	ldur	w8, [x29, #-28]
  40814c:	cbnz	w8, 4085c8 <feof@plt+0x6928>
  408150:	ldur	x0, [x29, #-48]
  408154:	ldur	w1, [x29, #-40]
  408158:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40815c:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2294>
  408160:	add	x3, x3, #0xf68
  408164:	add	x2, x2, #0xe7c
  408168:	mov	x4, x3
  40816c:	mov	x5, x3
  408170:	bl	405f1c <feof@plt+0x427c>
  408174:	b	4085c8 <feof@plt+0x6928>
  408178:	adrp	x10, 422000 <_Znam@GLIBCXX_3.4>
  40817c:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408180:	adrp	x9, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408184:	ldr	w24, [x10, #624]
  408188:	ldr	w23, [x19, #56]
  40818c:	ldr	w20, [x8, #4004]
  408190:	ldr	w22, [x9, #4000]
  408194:	mov	w8, #0xd8                  	// #216
  408198:	mul	w21, w24, w8
  40819c:	cbz	w23, 40823c <feof@plt+0x659c>
  4081a0:	cmp	w23, #0x1
  4081a4:	b.lt	4081b4 <feof@plt+0x6514>  // b.tstop
  4081a8:	tbnz	w22, #31, 4081b4 <feof@plt+0x6514>
  4081ac:	cmp	w24, #0x0
  4081b0:	b.gt	4081c4 <feof@plt+0x6524>
  4081b4:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  4081b8:	add	x1, x1, #0xb82
  4081bc:	mov	w0, #0xfc                  	// #252
  4081c0:	bl	40db60 <_ZdlPvm@@Base+0x1df4>
  4081c4:	cbz	w22, 408298 <feof@plt+0x65f8>
  4081c8:	mov	x8, #0x400000000000        	// #70368744177664
  4081cc:	scvtf	d0, w20
  4081d0:	scvtf	d1, w22
  4081d4:	movk	x8, #0x408f, lsl #48
  4081d8:	scvtf	d2, w21
  4081dc:	scvtf	d3, w23
  4081e0:	fmul	d0, d0, d1
  4081e4:	fmov	d1, x8
  4081e8:	fdiv	d0, d0, d2
  4081ec:	fdiv	d1, d3, d1
  4081f0:	fmul	d0, d1, d0
  4081f4:	tbnz	w20, #31, 4082fc <feof@plt+0x665c>
  4081f8:	fmov	d1, #5.000000000000000000e-01
  4081fc:	b	408300 <feof@plt+0x6660>
  408200:	sub	x0, x29, #0x60
  408204:	mov	x1, x24
  408208:	bl	405c30 <feof@plt+0x3f90>
  40820c:	ldur	w8, [x29, #-28]
  408210:	cbnz	w8, 4085c8 <feof@plt+0x6928>
  408214:	ldur	x0, [x29, #-48]
  408218:	ldur	w1, [x29, #-40]
  40821c:	adrp	x4, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408220:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2294>
  408224:	add	x4, x4, #0xf68
  408228:	add	x2, x2, #0xc6e
  40822c:	sub	x3, x29, #0x60
  408230:	mov	x5, x4
  408234:	bl	405f1c <feof@plt+0x427c>
  408238:	b	4085c8 <feof@plt+0x6928>
  40823c:	tbnz	w22, #31, 408248 <feof@plt+0x65a8>
  408240:	cmp	w24, #0x0
  408244:	b.gt	408258 <feof@plt+0x65b8>
  408248:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  40824c:	add	x1, x1, #0xb82
  408250:	mov	w0, #0xea                  	// #234
  408254:	bl	40db60 <_ZdlPvm@@Base+0x1df4>
  408258:	cbz	w22, 408298 <feof@plt+0x65f8>
  40825c:	mov	w8, #0x6c                  	// #108
  408260:	mul	w8, w24, w8
  408264:	tbnz	w20, #31, 4082d0 <feof@plt+0x6630>
  408268:	mov	w9, #0x7fffffff            	// #2147483647
  40826c:	sub	w9, w9, w8
  408270:	sdiv	w9, w9, w22
  408274:	cmp	w9, w20
  408278:	b.ge	408378 <feof@plt+0x66d8>  // b.tcont
  40827c:	scvtf	d0, w20
  408280:	scvtf	d1, w22
  408284:	scvtf	d2, w21
  408288:	fmul	d0, d0, d1
  40828c:	fdiv	d0, d0, d2
  408290:	fmov	d1, #5.000000000000000000e-01
  408294:	b	408300 <feof@plt+0x6660>
  408298:	mov	w8, wzr
  40829c:	b	408308 <feof@plt+0x6668>
  4082a0:	ldur	w8, [x29, #-28]
  4082a4:	cbnz	w8, 4085c8 <feof@plt+0x6928>
  4082a8:	ldur	x0, [x29, #-48]
  4082ac:	ldur	w1, [x29, #-40]
  4082b0:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4082b4:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2294>
  4082b8:	add	x3, x3, #0xf68
  4082bc:	add	x2, x2, #0xc96
  4082c0:	mov	x4, x3
  4082c4:	mov	x5, x3
  4082c8:	bl	405f1c <feof@plt+0x427c>
  4082cc:	b	4085c8 <feof@plt+0x6928>
  4082d0:	mov	w10, #0x80000000            	// #-2147483648
  4082d4:	sub	w10, w10, w8
  4082d8:	neg	w9, w20
  4082dc:	udiv	w10, w10, w22
  4082e0:	cmp	w10, w9
  4082e4:	b.cs	408374 <feof@plt+0x66d4>  // b.hs, b.nlast
  4082e8:	scvtf	d0, w20
  4082ec:	scvtf	d1, w22
  4082f0:	scvtf	d2, w21
  4082f4:	fmul	d0, d0, d1
  4082f8:	fdiv	d0, d0, d2
  4082fc:	fmov	d1, #-5.000000000000000000e-01
  408300:	fadd	d0, d0, d1
  408304:	fcvtzs	w8, d0
  408308:	str	w8, [x19, #24]
  40830c:	mov	w19, #0x1                   	// #1
  408310:	b	4085cc <feof@plt+0x692c>
  408314:	ldur	w8, [x29, #-28]
  408318:	cbnz	w8, 4085c8 <feof@plt+0x6928>
  40831c:	ldur	x0, [x29, #-48]
  408320:	ldur	w1, [x29, #-40]
  408324:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408328:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2294>
  40832c:	add	x3, x3, #0xf68
  408330:	add	x2, x2, #0xd12
  408334:	mov	x4, x3
  408338:	mov	x5, x3
  40833c:	bl	405f1c <feof@plt+0x427c>
  408340:	b	4085c8 <feof@plt+0x6928>
  408344:	ldur	w8, [x29, #-28]
  408348:	cbnz	w8, 4085c8 <feof@plt+0x6928>
  40834c:	ldur	x0, [x29, #-48]
  408350:	ldur	w1, [x29, #-40]
  408354:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408358:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2294>
  40835c:	add	x3, x3, #0xf68
  408360:	add	x2, x2, #0xd37
  408364:	mov	x4, x3
  408368:	mov	x5, x3
  40836c:	bl	405f1c <feof@plt+0x427c>
  408370:	b	4085c8 <feof@plt+0x6928>
  408374:	neg	w8, w8
  408378:	madd	w8, w22, w20, w8
  40837c:	sdiv	w8, w8, w21
  408380:	b	408308 <feof@plt+0x6668>
  408384:	ldur	w8, [x29, #-28]
  408388:	cbnz	w8, 4085c8 <feof@plt+0x6928>
  40838c:	ldur	x0, [x29, #-48]
  408390:	ldur	w1, [x29, #-40]
  408394:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408398:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2294>
  40839c:	add	x3, x3, #0xf68
  4083a0:	add	x2, x2, #0xce9
  4083a4:	mov	x4, x3
  4083a8:	mov	x5, x3
  4083ac:	bl	405f1c <feof@plt+0x427c>
  4083b0:	b	4085c8 <feof@plt+0x6928>
  4083b4:	sub	x0, x29, #0x60
  4083b8:	mov	x1, x20
  4083bc:	bl	405c30 <feof@plt+0x3f90>
  4083c0:	ldur	w8, [x29, #-28]
  4083c4:	cbnz	w8, 4085c8 <feof@plt+0x6928>
  4083c8:	ldur	x0, [x29, #-48]
  4083cc:	ldur	w1, [x29, #-40]
  4083d0:	adrp	x4, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4083d4:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2294>
  4083d8:	add	x4, x4, #0xf68
  4083dc:	add	x2, x2, #0xcfd
  4083e0:	sub	x3, x29, #0x60
  4083e4:	mov	x5, x4
  4083e8:	bl	405f1c <feof@plt+0x427c>
  4083ec:	b	4085c8 <feof@plt+0x6928>
  4083f0:	sub	x0, x29, #0x60
  4083f4:	mov	x1, x24
  4083f8:	bl	405c30 <feof@plt+0x3f90>
  4083fc:	ldur	w8, [x29, #-28]
  408400:	cbnz	w8, 4085c8 <feof@plt+0x6928>
  408404:	ldur	x0, [x29, #-48]
  408408:	ldur	w1, [x29, #-40]
  40840c:	adrp	x4, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408410:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2294>
  408414:	add	x4, x4, #0xf68
  408418:	add	x2, x2, #0xe3b
  40841c:	sub	x3, x29, #0x60
  408420:	mov	x5, x4
  408424:	bl	405f1c <feof@plt+0x427c>
  408428:	b	4085c8 <feof@plt+0x6928>
  40842c:	ldur	w8, [x29, #-28]
  408430:	cbnz	w8, 4085c8 <feof@plt+0x6928>
  408434:	ldur	x0, [x29, #-48]
  408438:	ldur	w1, [x29, #-40]
  40843c:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408440:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2294>
  408444:	add	x3, x3, #0xf68
  408448:	add	x2, x2, #0xe16
  40844c:	mov	x4, x3
  408450:	mov	x5, x3
  408454:	bl	405f1c <feof@plt+0x427c>
  408458:	b	4085c8 <feof@plt+0x6928>
  40845c:	add	x0, sp, #0x60
  408460:	mov	x1, x24
  408464:	bl	405c30 <feof@plt+0x3f90>
  408468:	ldur	w8, [x29, #-28]
  40846c:	cbnz	w8, 4085c8 <feof@plt+0x6928>
  408470:	ldur	x0, [x29, #-48]
  408474:	ldur	w1, [x29, #-40]
  408478:	adrp	x4, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40847c:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2294>
  408480:	add	x4, x4, #0xf68
  408484:	add	x2, x2, #0xd6f
  408488:	add	x3, sp, #0x60
  40848c:	mov	x5, x4
  408490:	bl	405f1c <feof@plt+0x427c>
  408494:	b	4085c8 <feof@plt+0x6928>
  408498:	add	x0, sp, #0x60
  40849c:	mov	x1, x24
  4084a0:	bl	405c30 <feof@plt+0x3f90>
  4084a4:	ldur	w8, [x29, #-28]
  4084a8:	cbnz	w8, 4085c8 <feof@plt+0x6928>
  4084ac:	ldur	x0, [x29, #-48]
  4084b0:	ldur	w1, [x29, #-40]
  4084b4:	adrp	x4, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4084b8:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2294>
  4084bc:	add	x4, x4, #0xf68
  4084c0:	add	x2, x2, #0xd82
  4084c4:	add	x3, sp, #0x60
  4084c8:	mov	x5, x4
  4084cc:	bl	405f1c <feof@plt+0x427c>
  4084d0:	b	4085c8 <feof@plt+0x6928>
  4084d4:	add	x0, sp, #0x60
  4084d8:	mov	x1, x24
  4084dc:	bl	405c30 <feof@plt+0x3f90>
  4084e0:	ldur	w8, [x29, #-28]
  4084e4:	cbnz	w8, 4085c8 <feof@plt+0x6928>
  4084e8:	ldur	x0, [x29, #-48]
  4084ec:	ldur	w1, [x29, #-40]
  4084f0:	adrp	x4, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4084f4:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2294>
  4084f8:	add	x4, x4, #0xf68
  4084fc:	add	x2, x2, #0xda2
  408500:	add	x3, sp, #0x60
  408504:	mov	x5, x4
  408508:	bl	405f1c <feof@plt+0x427c>
  40850c:	b	4085c8 <feof@plt+0x6928>
  408510:	add	x0, sp, #0x60
  408514:	bl	405c58 <feof@plt+0x3fb8>
  408518:	ldur	w8, [x29, #-28]
  40851c:	cbnz	w8, 4085c8 <feof@plt+0x6928>
  408520:	ldur	x0, [x29, #-48]
  408524:	ldur	w1, [x29, #-40]
  408528:	adrp	x4, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40852c:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2294>
  408530:	add	x4, x4, #0xf68
  408534:	add	x2, x2, #0xdbe
  408538:	add	x3, sp, #0x60
  40853c:	mov	x5, x4
  408540:	bl	405f1c <feof@plt+0x427c>
  408544:	b	4085c8 <feof@plt+0x6928>
  408548:	add	x0, sp, #0x60
  40854c:	mov	x1, x24
  408550:	bl	405c30 <feof@plt+0x3f90>
  408554:	ldur	w8, [x29, #-28]
  408558:	cbnz	w8, 4085c8 <feof@plt+0x6928>
  40855c:	ldur	x0, [x29, #-48]
  408560:	ldur	w1, [x29, #-40]
  408564:	adrp	x4, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408568:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2294>
  40856c:	add	x4, x4, #0xf68
  408570:	add	x2, x2, #0xddf
  408574:	add	x3, sp, #0x60
  408578:	mov	x5, x4
  40857c:	bl	405f1c <feof@plt+0x427c>
  408580:	b	4085c8 <feof@plt+0x6928>
  408584:	add	x0, sp, #0x60
  408588:	mov	x1, x20
  40858c:	bl	405c30 <feof@plt+0x3f90>
  408590:	add	x0, sp, #0x40
  408594:	mov	x1, x24
  408598:	bl	405c30 <feof@plt+0x3f90>
  40859c:	ldur	w8, [x29, #-28]
  4085a0:	cbnz	w8, 4085c8 <feof@plt+0x6928>
  4085a4:	ldur	x0, [x29, #-48]
  4085a8:	ldur	w1, [x29, #-40]
  4085ac:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2294>
  4085b0:	adrp	x5, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4085b4:	add	x2, x2, #0xdf5
  4085b8:	add	x5, x5, #0xf68
  4085bc:	add	x3, sp, #0x60
  4085c0:	add	x4, sp, #0x40
  4085c4:	bl	405f1c <feof@plt+0x427c>
  4085c8:	mov	w19, wzr
  4085cc:	ldur	x0, [x29, #-24]
  4085d0:	cbz	x0, 4085d8 <feof@plt+0x6938>
  4085d4:	bl	401b10 <_ZdaPv@plt>
  4085d8:	ldur	x0, [x29, #-48]
  4085dc:	bl	401960 <free@plt>
  4085e0:	ldur	x0, [x29, #-56]
  4085e4:	cbz	x0, 4085ec <feof@plt+0x694c>
  4085e8:	bl	401920 <fclose@plt>
  4085ec:	mov	w0, w19
  4085f0:	ldp	x20, x19, [sp, #288]
  4085f4:	ldp	x22, x21, [sp, #272]
  4085f8:	ldp	x24, x23, [sp, #256]
  4085fc:	ldp	x26, x25, [sp, #240]
  408600:	ldp	x28, x27, [sp, #224]
  408604:	ldp	x29, x30, [sp, #208]
  408608:	add	sp, sp, #0x130
  40860c:	ret
  408610:	b	408678 <feof@plt+0x69d8>
  408614:	b	408678 <feof@plt+0x69d8>
  408618:	b	408678 <feof@plt+0x69d8>
  40861c:	b	408678 <feof@plt+0x69d8>
  408620:	b	408678 <feof@plt+0x69d8>
  408624:	b	408678 <feof@plt+0x69d8>
  408628:	b	408678 <feof@plt+0x69d8>
  40862c:	b	408678 <feof@plt+0x69d8>
  408630:	b	408678 <feof@plt+0x69d8>
  408634:	b	408678 <feof@plt+0x69d8>
  408638:	b	408678 <feof@plt+0x69d8>
  40863c:	b	408678 <feof@plt+0x69d8>
  408640:	b	408678 <feof@plt+0x69d8>
  408644:	b	408678 <feof@plt+0x69d8>
  408648:	b	408678 <feof@plt+0x69d8>
  40864c:	b	408678 <feof@plt+0x69d8>
  408650:	b	408678 <feof@plt+0x69d8>
  408654:	b	408678 <feof@plt+0x69d8>
  408658:	b	408678 <feof@plt+0x69d8>
  40865c:	b	408678 <feof@plt+0x69d8>
  408660:	b	408678 <feof@plt+0x69d8>
  408664:	b	408678 <feof@plt+0x69d8>
  408668:	b	408678 <feof@plt+0x69d8>
  40866c:	b	408678 <feof@plt+0x69d8>
  408670:	b	408678 <feof@plt+0x69d8>
  408674:	b	408678 <feof@plt+0x69d8>
  408678:	mov	x19, x0
  40867c:	ldur	x0, [x29, #-24]
  408680:	cbnz	x0, 40869c <feof@plt+0x69fc>
  408684:	ldur	x0, [x29, #-48]
  408688:	bl	401960 <free@plt>
  40868c:	ldur	x0, [x29, #-56]
  408690:	cbnz	x0, 4086b0 <feof@plt+0x6a10>
  408694:	mov	x0, x19
  408698:	bl	401c50 <_Unwind_Resume@plt>
  40869c:	bl	401b10 <_ZdaPv@plt>
  4086a0:	ldur	x0, [x29, #-48]
  4086a4:	bl	401960 <free@plt>
  4086a8:	ldur	x0, [x29, #-56]
  4086ac:	cbz	x0, 408694 <feof@plt+0x69f4>
  4086b0:	bl	401920 <fclose@plt>
  4086b4:	mov	x0, x19
  4086b8:	bl	401c50 <_Unwind_Resume@plt>
  4086bc:	sub	sp, sp, #0x190
  4086c0:	stp	x29, x30, [sp, #304]
  4086c4:	stp	x28, x27, [sp, #320]
  4086c8:	stp	x26, x25, [sp, #336]
  4086cc:	stp	x24, x23, [sp, #352]
  4086d0:	stp	x22, x21, [sp, #368]
  4086d4:	stp	x20, x19, [sp, #384]
  4086d8:	add	x29, sp, #0x130
  4086dc:	ldrb	w8, [x0]
  4086e0:	adrp	x27, 425000 <stderr@@GLIBC_2.17+0x1158>
  4086e4:	add	x27, x27, #0x7c4
  4086e8:	mov	x21, x2
  4086ec:	ldrb	w8, [x27, x8]
  4086f0:	mov	x22, x0
  4086f4:	mov	x20, x1
  4086f8:	str	x3, [sp, #8]
  4086fc:	cbz	w8, 408780 <feof@plt+0x6ae0>
  408700:	mov	x24, x22
  408704:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  408708:	add	x1, x1, #0xb9d
  40870c:	sub	x2, x29, #0x10
  408710:	sub	x3, x29, #0x1c
  408714:	sub	x4, x29, #0x18
  408718:	sub	x5, x29, #0x20
  40871c:	mov	x0, x24
  408720:	bl	401ad0 <__isoc99_sscanf@plt>
  408724:	cmp	w0, #0x4
  408728:	mov	w0, wzr
  40872c:	b.ne	4088f8 <feof@plt+0x6c58>  // b.any
  408730:	ldur	d2, [x29, #-16]
  408734:	fcmp	d2, #0.0
  408738:	b.le	4088f8 <feof@plt+0x6c58>
  40873c:	ldur	d0, [x29, #-24]
  408740:	fcmp	d0, #0.0
  408744:	b.le	4088f8 <feof@plt+0x6c58>
  408748:	ldurb	w8, [x29, #-28]
  40874c:	sub	w8, w8, #0x50
  408750:	cmp	w8, #0x20
  408754:	b.hi	40889c <feof@plt+0x6bfc>  // b.pmore
  408758:	adrp	x9, 40e000 <_ZdlPvm@@Base+0x2294>
  40875c:	add	x9, x9, #0xa39
  408760:	fmov	d1, #1.000000000000000000e+00
  408764:	adr	x10, 408778 <feof@plt+0x6ad8>
  408768:	ldrb	w11, [x9, x8]
  40876c:	add	x10, x10, x11, lsl #2
  408770:	mov	v3.16b, v1.16b
  408774:	br	x10
  408778:	fmov	d3, #6.000000000000000000e+00
  40877c:	b	408864 <feof@plt+0x6bc4>
  408780:	add	x8, sp, #0x10
  408784:	adrp	x26, 425000 <stderr@@GLIBC_2.17+0x1158>
  408788:	mov	w23, #0x1                   	// #1
  40878c:	add	x26, x26, #0xa8
  408790:	sub	x28, x8, #0x1
  408794:	mov	x24, x22
  408798:	mov	x19, xzr
  40879c:	ldr	x25, [x26, x19]
  4087a0:	mov	x1, x24
  4087a4:	mov	x0, x25
  4087a8:	bl	401c00 <strcasecmp@plt>
  4087ac:	cbz	w0, 408820 <feof@plt+0x6b80>
  4087b0:	add	x19, x19, #0x18
  4087b4:	cmp	x19, #0x3d8
  4087b8:	b.ne	40879c <feof@plt+0x6afc>  // b.any
  4087bc:	cbz	w23, 4088ac <feof@plt+0x6c0c>
  4087c0:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x3294>
  4087c4:	mov	x0, x22
  4087c8:	add	x1, x1, #0xa4f
  4087cc:	bl	401b90 <fopen@plt>
  4087d0:	cbz	x0, 4088f8 <feof@plt+0x6c58>
  4087d4:	mov	x24, x0
  4087d8:	add	x0, sp, #0x10
  4087dc:	mov	w1, #0xfe                  	// #254
  4087e0:	mov	x2, x24
  4087e4:	bl	401ab0 <fgets_unlocked@plt>
  4087e8:	mov	x0, x24
  4087ec:	bl	401920 <fclose@plt>
  4087f0:	add	x0, sp, #0x10
  4087f4:	bl	4018d0 <strlen@plt>
  4087f8:	ldrb	w8, [x28, x0]
  4087fc:	cmp	w8, #0xa
  408800:	b.ne	408808 <feof@plt+0x6b68>  // b.any
  408804:	strb	wzr, [x28, x0]
  408808:	ldrb	w8, [sp, #16]
  40880c:	mov	w23, wzr
  408810:	add	x24, sp, #0x10
  408814:	ldrb	w8, [x27, x8]
  408818:	cbz	w8, 408798 <feof@plt+0x6af8>
  40881c:	b	408704 <feof@plt+0x6a64>
  408820:	cbz	x21, 408830 <feof@plt+0x6b90>
  408824:	add	x8, x26, x19
  408828:	ldr	x8, [x8, #8]
  40882c:	str	x8, [x21]
  408830:	ldr	x9, [sp, #8]
  408834:	cbz	x9, 408844 <feof@plt+0x6ba4>
  408838:	add	x8, x26, x19
  40883c:	ldr	x8, [x8, #16]
  408840:	str	x8, [x9]
  408844:	cbz	x20, 4088f4 <feof@plt+0x6c54>
  408848:	str	x25, [x20]
  40884c:	b	4088f4 <feof@plt+0x6c54>
  408850:	adrp	x8, 40e000 <_ZdlPvm@@Base+0x2294>
  408854:	ldr	d3, [x8, #2568]
  408858:	b	408864 <feof@plt+0x6bc4>
  40885c:	mov	x8, #0x4052000000000000    	// #4634766966517661696
  408860:	fmov	d3, x8
  408864:	ldurb	w8, [x29, #-32]
  408868:	fdiv	d2, d2, d3
  40886c:	stur	d2, [x29, #-16]
  408870:	sub	w8, w8, #0x50
  408874:	cmp	w8, #0x20
  408878:	b.hi	40889c <feof@plt+0x6bfc>  // b.pmore
  40887c:	adrp	x9, 40e000 <_ZdlPvm@@Base+0x2294>
  408880:	add	x9, x9, #0xa5a
  408884:	adr	x10, 408894 <feof@plt+0x6bf4>
  408888:	ldrb	w11, [x9, x8]
  40888c:	add	x10, x10, x11, lsl #2
  408890:	br	x10
  408894:	fmov	d1, #6.000000000000000000e+00
  408898:	b	4088c8 <feof@plt+0x6c28>
  40889c:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  4088a0:	add	x1, x1, #0xb82
  4088a4:	mov	w0, #0x11f                 	// #287
  4088a8:	bl	40db60 <_ZdlPvm@@Base+0x1df4>
  4088ac:	mov	w0, wzr
  4088b0:	b	4088f8 <feof@plt+0x6c58>
  4088b4:	adrp	x8, 40e000 <_ZdlPvm@@Base+0x2294>
  4088b8:	ldr	d1, [x8, #2568]
  4088bc:	b	4088c8 <feof@plt+0x6c28>
  4088c0:	mov	x8, #0x4052000000000000    	// #4634766966517661696
  4088c4:	fmov	d1, x8
  4088c8:	fdiv	d0, d0, d1
  4088cc:	stur	d0, [x29, #-24]
  4088d0:	cbz	x21, 4088d8 <feof@plt+0x6c38>
  4088d4:	str	d2, [x21]
  4088d8:	ldr	x8, [sp, #8]
  4088dc:	cbz	x8, 4088e4 <feof@plt+0x6c44>
  4088e0:	str	d0, [x8]
  4088e4:	cbz	x20, 4088f4 <feof@plt+0x6c54>
  4088e8:	adrp	x8, 40e000 <_ZdlPvm@@Base+0x2294>
  4088ec:	add	x8, x8, #0xbb5
  4088f0:	str	x8, [x20]
  4088f4:	mov	w0, #0x1                   	// #1
  4088f8:	ldp	x20, x19, [sp, #384]
  4088fc:	ldp	x22, x21, [sp, #368]
  408900:	ldp	x24, x23, [sp, #352]
  408904:	ldp	x26, x25, [sp, #336]
  408908:	ldp	x28, x27, [sp, #320]
  40890c:	ldp	x29, x30, [sp, #304]
  408910:	add	sp, sp, #0x190
  408914:	ret
  408918:	sub	sp, sp, #0xc0
  40891c:	str	d8, [sp, #80]
  408920:	stp	x29, x30, [sp, #96]
  408924:	stp	x28, x27, [sp, #112]
  408928:	stp	x26, x25, [sp, #128]
  40892c:	stp	x24, x23, [sp, #144]
  408930:	stp	x22, x21, [sp, #160]
  408934:	stp	x20, x19, [sp, #176]
  408938:	add	x29, sp, #0x50
  40893c:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2294>
  408940:	add	x0, x0, #0x575
  408944:	sub	x1, x29, #0x8
  408948:	str	wzr, [x29, #12]
  40894c:	bl	4096a0 <feof@plt+0x7a00>
  408950:	cbz	x0, 408fdc <feof@plt+0x733c>
  408954:	adrp	x9, 40e000 <_ZdlPvm@@Base+0x2294>
  408958:	ldur	x8, [x29, #-8]
  40895c:	ldr	d0, [x9, #2560]
  408960:	adrp	x19, 40e000 <_ZdlPvm@@Base+0x2294>
  408964:	adrp	x23, 40e000 <_ZdlPvm@@Base+0x2294>
  408968:	adrp	x24, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40896c:	adrp	x10, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408970:	add	x19, x19, #0xbfb
  408974:	add	x23, x23, #0xaa8
  408978:	add	x24, x24, #0xfb0
  40897c:	fmov	d8, #5.000000000000000000e-01
  408980:	adrp	x22, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408984:	stp	x8, xzr, [sp, #40]
  408988:	str	xzr, [sp, #64]
  40898c:	str	d0, [sp, #56]
  408990:	str	x0, [sp, #32]
  408994:	str	wzr, [x10, #4000]
  408998:	add	x0, sp, #0x20
  40899c:	bl	406174 <feof@plt+0x44d4>
  4089a0:	cbz	w0, 409030 <feof@plt+0x7390>
  4089a4:	ldr	x0, [sp, #64]
  4089a8:	mov	x1, x19
  4089ac:	bl	4019f0 <strtok@plt>
  4089b0:	mov	x27, x0
  4089b4:	mov	x25, xzr
  4089b8:	mov	w21, wzr
  4089bc:	mov	x20, x23
  4089c0:	ldr	x0, [x20], #16
  4089c4:	mov	x1, x27
  4089c8:	bl	401bb0 <strcmp@plt>
  4089cc:	cmp	w0, #0x0
  4089d0:	csinc	w21, w21, wzr, ne  // ne = any
  4089d4:	cmp	x25, #0x8
  4089d8:	b.hi	4089e4 <feof@plt+0x6d44>  // b.pmore
  4089dc:	add	x25, x25, #0x1
  4089e0:	cbz	w21, 4089c0 <feof@plt+0x6d20>
  4089e4:	cbz	w21, 408a18 <feof@plt+0x6d78>
  4089e8:	mov	x0, xzr
  4089ec:	mov	x1, x19
  4089f0:	bl	4019f0 <strtok@plt>
  4089f4:	cbz	x0, 4090c8 <feof@plt+0x7428>
  4089f8:	ldur	x2, [x20, #-8]
  4089fc:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  408a00:	add	x1, x1, #0xd6c
  408a04:	mov	x28, x0
  408a08:	bl	401ad0 <__isoc99_sscanf@plt>
  408a0c:	cmp	w0, #0x1
  408a10:	b.eq	408998 <feof@plt+0x6cf8>  // b.none
  408a14:	b	409104 <feof@plt+0x7464>
  408a18:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2294>
  408a1c:	add	x0, x0, #0xedc
  408a20:	mov	x1, x27
  408a24:	bl	401bb0 <strcmp@plt>
  408a28:	cbz	w0, 408b7c <feof@plt+0x6edc>
  408a2c:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2294>
  408a30:	add	x0, x0, #0xf6c
  408a34:	mov	x1, x27
  408a38:	bl	401bb0 <strcmp@plt>
  408a3c:	adrp	x25, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408a40:	cbz	w0, 408bb0 <feof@plt+0x6f10>
  408a44:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2294>
  408a48:	add	x0, x0, #0xf72
  408a4c:	mov	x1, x27
  408a50:	bl	401bb0 <strcmp@plt>
  408a54:	cbz	w0, 408c88 <feof@plt+0x6fe8>
  408a58:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2294>
  408a5c:	add	x0, x0, #0xfb2
  408a60:	mov	x1, x27
  408a64:	bl	401bb0 <strcmp@plt>
  408a68:	cbz	w0, 408cc0 <feof@plt+0x7020>
  408a6c:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2294>
  408a70:	add	x0, x0, #0xfc6
  408a74:	mov	x1, x27
  408a78:	bl	401bb0 <strcmp@plt>
  408a7c:	cbz	w0, 408d10 <feof@plt+0x7070>
  408a80:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x3294>
  408a84:	add	x0, x0, #0x26
  408a88:	mov	x1, x27
  408a8c:	bl	401bb0 <strcmp@plt>
  408a90:	cbz	w0, 408d20 <feof@plt+0x7080>
  408a94:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x3294>
  408a98:	add	x0, x0, #0x2c
  408a9c:	mov	x1, x27
  408aa0:	bl	401bb0 <strcmp@plt>
  408aa4:	cbz	w0, 408e54 <feof@plt+0x71b4>
  408aa8:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x3294>
  408aac:	add	x0, x0, #0x33
  408ab0:	mov	x1, x27
  408ab4:	bl	401bb0 <strcmp@plt>
  408ab8:	cbz	w0, 408f68 <feof@plt+0x72c8>
  408abc:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x3294>
  408ac0:	add	x0, x0, #0x3c
  408ac4:	mov	x1, x27
  408ac8:	bl	401bb0 <strcmp@plt>
  408acc:	cbz	w0, 408f78 <feof@plt+0x72d8>
  408ad0:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x3294>
  408ad4:	add	x0, x0, #0x55
  408ad8:	mov	x1, x27
  408adc:	bl	401bb0 <strcmp@plt>
  408ae0:	cbz	w0, 408f88 <feof@plt+0x72e8>
  408ae4:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x3294>
  408ae8:	add	x0, x0, #0x5d
  408aec:	mov	x1, x27
  408af0:	bl	401bb0 <strcmp@plt>
  408af4:	cbz	w0, 408f98 <feof@plt+0x72f8>
  408af8:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2294>
  408afc:	add	x0, x0, #0xcc9
  408b00:	mov	x1, x27
  408b04:	bl	401bb0 <strcmp@plt>
  408b08:	cbz	w0, 409030 <feof@plt+0x7390>
  408b0c:	adrp	x8, 424000 <stderr@@GLIBC_2.17+0x158>
  408b10:	ldr	x8, [x8]
  408b14:	cbz	x8, 408998 <feof@plt+0x6cf8>
  408b18:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  408b1c:	mov	x0, xzr
  408b20:	add	x1, x1, #0x7a0
  408b24:	bl	4019f0 <strtok@plt>
  408b28:	adrp	x8, 424000 <stderr@@GLIBC_2.17+0x158>
  408b2c:	ldr	x20, [x8]
  408b30:	cbz	x0, 408fc0 <feof@plt+0x7320>
  408b34:	adrp	x21, 425000 <stderr@@GLIBC_2.17+0x1158>
  408b38:	sub	x28, x0, #0x1
  408b3c:	add	x21, x21, #0x9c4
  408b40:	ldrb	w8, [x28, #1]!
  408b44:	ldrb	w8, [x21, x8]
  408b48:	cbnz	w8, 408b40 <feof@plt+0x6ea0>
  408b4c:	mov	x0, x28
  408b50:	bl	4018d0 <strlen@plt>
  408b54:	add	x9, x28, x0
  408b58:	mov	x8, x9
  408b5c:	cmp	x9, x28
  408b60:	b.ls	408b74 <feof@plt+0x6ed4>  // b.plast
  408b64:	mov	x9, x8
  408b68:	ldrb	w10, [x9, #-1]!
  408b6c:	ldrb	w10, [x21, x10]
  408b70:	cbnz	w10, 408b58 <feof@plt+0x6eb8>
  408b74:	strb	wzr, [x8]
  408b78:	b	408fc4 <feof@plt+0x7324>
  408b7c:	mov	x0, xzr
  408b80:	mov	x1, x19
  408b84:	bl	4019f0 <strtok@plt>
  408b88:	cbz	x0, 40923c <feof@plt+0x759c>
  408b8c:	mov	x27, x0
  408b90:	bl	4018d0 <strlen@plt>
  408b94:	add	x0, x0, #0x1
  408b98:	bl	401840 <_Znam@plt>
  408b9c:	mov	x1, x27
  408ba0:	bl	4019e0 <strcpy@plt>
  408ba4:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408ba8:	str	x0, [x8, #4080]
  408bac:	b	408998 <feof@plt+0x6cf8>
  408bb0:	mov	x0, xzr
  408bb4:	mov	x1, x19
  408bb8:	bl	4019f0 <strtok@plt>
  408bbc:	mov	x27, x0
  408bc0:	cbz	x0, 4091d0 <feof@plt+0x7530>
  408bc4:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  408bc8:	add	x2, x29, #0xc
  408bcc:	mov	x0, x27
  408bd0:	add	x1, x1, #0xd6c
  408bd4:	bl	401ad0 <__isoc99_sscanf@plt>
  408bd8:	cmp	w0, #0x1
  408bdc:	b.ne	4091d0 <feof@plt+0x7530>  // b.any
  408be0:	ldr	w8, [x29, #12]
  408be4:	cmp	w8, #0x0
  408be8:	b.le	4091d0 <feof@plt+0x7530>
  408bec:	add	w8, w8, #0x1
  408bf0:	sbfiz	x0, x8, #3, #32
  408bf4:	bl	401840 <_Znam@plt>
  408bf8:	str	x0, [x25, #4064]
  408bfc:	mov	x0, xzr
  408c00:	mov	x1, x19
  408c04:	bl	4019f0 <strtok@plt>
  408c08:	mov	x27, x0
  408c0c:	mov	x21, xzr
  408c10:	cbnz	x27, 408c34 <feof@plt+0x6f94>
  408c14:	add	x0, sp, #0x20
  408c18:	bl	406174 <feof@plt+0x44d4>
  408c1c:	cbz	w0, 409000 <feof@plt+0x7360>
  408c20:	ldr	x0, [sp, #64]
  408c24:	mov	x1, x19
  408c28:	bl	4019f0 <strtok@plt>
  408c2c:	cbz	x0, 408c14 <feof@plt+0x6f74>
  408c30:	mov	x27, x0
  408c34:	mov	x0, x27
  408c38:	bl	4018d0 <strlen@plt>
  408c3c:	add	x0, x0, #0x1
  408c40:	bl	401840 <_Znam@plt>
  408c44:	mov	x1, x27
  408c48:	bl	4019e0 <strcpy@plt>
  408c4c:	ldr	x8, [x25, #4064]
  408c50:	mov	x1, x19
  408c54:	str	x0, [x8, x21, lsl #3]
  408c58:	ldrsw	x20, [x29, #12]
  408c5c:	mov	x0, xzr
  408c60:	add	x21, x21, #0x1
  408c64:	bl	4019f0 <strtok@plt>
  408c68:	cmp	x21, x20
  408c6c:	mov	x27, x0
  408c70:	b.lt	408c10 <feof@plt+0x6f70>  // b.tstop
  408c74:	cbnz	x27, 409398 <feof@plt+0x76f8>
  408c78:	ldr	x8, [x25, #4064]
  408c7c:	ldrsw	x9, [x29, #12]
  408c80:	str	xzr, [x8, x9, lsl #3]
  408c84:	b	408998 <feof@plt+0x6cf8>
  408c88:	mov	x0, xzr
  408c8c:	mov	x1, x19
  408c90:	bl	4019f0 <strtok@plt>
  408c94:	cbz	x0, 409308 <feof@plt+0x7668>
  408c98:	add	x2, sp, #0x8
  408c9c:	add	x3, sp, #0x10
  408ca0:	mov	x1, x24
  408ca4:	bl	4086bc <feof@plt+0x6a1c>
  408ca8:	cbnz	w0, 408cd0 <feof@plt+0x7030>
  408cac:	mov	x0, xzr
  408cb0:	mov	x1, x19
  408cb4:	bl	4019f0 <strtok@plt>
  408cb8:	cbnz	x0, 408c98 <feof@plt+0x6ff8>
  408cbc:	b	409098 <feof@plt+0x73f8>
  408cc0:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408cc4:	mov	w9, #0x1                   	// #1
  408cc8:	str	w9, [x8, #4040]
  408ccc:	b	408998 <feof@plt+0x6cf8>
  408cd0:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408cd4:	ldr	s0, [x8, #4000]
  408cd8:	ldp	d2, d1, [sp, #8]
  408cdc:	adrp	x10, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408ce0:	sxtl	v0.2d, v0.2s
  408ce4:	scvtf	d0, d0
  408ce8:	fmul	d1, d1, d0
  408cec:	fmul	d0, d2, d0
  408cf0:	fadd	d1, d1, d8
  408cf4:	fadd	d0, d0, d8
  408cf8:	fcvtzs	w8, d1
  408cfc:	fcvtzs	w9, d0
  408d00:	str	w8, [x10, #4008]
  408d04:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408d08:	str	w9, [x8, #4012]
  408d0c:	b	408998 <feof@plt+0x6cf8>
  408d10:	mov	w8, #0x1                   	// #1
  408d14:	adrp	x9, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408d18:	str	w8, [x9, #4036]
  408d1c:	b	408998 <feof@plt+0x6cf8>
  408d20:	mov	w0, #0x40                  	// #64
  408d24:	bl	401840 <_Znam@plt>
  408d28:	mov	x28, xzr
  408d2c:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408d30:	mov	w21, #0x10                  	// #16
  408d34:	str	x0, [x8, #4072]
  408d38:	mov	x0, xzr
  408d3c:	mov	x1, x19
  408d40:	bl	4019f0 <strtok@plt>
  408d44:	mov	x27, x0
  408d48:	cbnz	x0, 408d6c <feof@plt+0x70cc>
  408d4c:	add	x0, sp, #0x20
  408d50:	bl	406174 <feof@plt+0x44d4>
  408d54:	cbz	w0, 409170 <feof@plt+0x74d0>
  408d58:	ldr	x0, [sp, #64]
  408d5c:	mov	x1, x19
  408d60:	bl	4019f0 <strtok@plt>
  408d64:	cbz	x0, 408d4c <feof@plt+0x70ac>
  408d68:	mov	x27, x0
  408d6c:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  408d70:	add	x2, sp, #0x8
  408d74:	add	x3, x29, #0x8
  408d78:	mov	x0, x27
  408d7c:	add	x1, x1, #0xffd
  408d80:	bl	401ad0 <__isoc99_sscanf@plt>
  408d84:	cmp	w0, #0x1
  408d88:	b.eq	408da0 <feof@plt+0x7100>  // b.none
  408d8c:	cmp	w0, #0x2
  408d90:	b.ne	40929c <feof@plt+0x75fc>  // b.any
  408d94:	ldr	w25, [sp, #8]
  408d98:	ldr	w8, [x29, #8]
  408d9c:	b	408dac <feof@plt+0x710c>
  408da0:	ldr	w8, [sp, #8]
  408da4:	mov	w25, w8
  408da8:	str	w8, [x29, #8]
  408dac:	tbnz	w25, #31, 40929c <feof@plt+0x75fc>
  408db0:	cmp	w25, w8
  408db4:	b.gt	40929c <feof@plt+0x75fc>
  408db8:	add	x26, x28, #0x2
  408dbc:	cmp	w21, w26
  408dc0:	b.ge	408e20 <feof@plt+0x7180>  // b.tcont
  408dc4:	str	x28, [sp]
  408dc8:	mov	x28, x23
  408dcc:	mov	x23, x24
  408dd0:	adrp	x24, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408dd4:	ldr	x27, [x24, #4072]
  408dd8:	lsl	w20, w21, #1
  408ddc:	sxtw	x8, w20
  408de0:	sbfiz	x9, x20, #2, #32
  408de4:	cmp	xzr, x8, lsr #62
  408de8:	csinv	x0, x9, xzr, eq  // eq = none
  408dec:	bl	401840 <_Znam@plt>
  408df0:	sbfiz	x2, x21, #2, #32
  408df4:	mov	x1, x27
  408df8:	str	x0, [x24, #4072]
  408dfc:	bl	401860 <memcpy@plt>
  408e00:	cbz	x27, 408e10 <feof@plt+0x7170>
  408e04:	mov	x0, x27
  408e08:	bl	401b10 <_ZdaPv@plt>
  408e0c:	ldr	w25, [sp, #8]
  408e10:	mov	x24, x23
  408e14:	mov	x23, x28
  408e18:	ldr	x28, [sp]
  408e1c:	b	408e24 <feof@plt+0x7184>
  408e20:	mov	w20, w21
  408e24:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408e28:	ldr	x8, [x8, #4072]
  408e2c:	str	w25, [x8, x28, lsl #2]
  408e30:	ldr	w9, [sp, #8]
  408e34:	cbz	w9, 408fb8 <feof@plt+0x7318>
  408e38:	ldr	w9, [x29, #8]
  408e3c:	lsl	x10, x28, #2
  408e40:	orr	x10, x10, #0x4
  408e44:	mov	x28, x26
  408e48:	str	w9, [x8, x10]
  408e4c:	mov	w21, w20
  408e50:	b	408d38 <feof@plt+0x7098>
  408e54:	mov	w0, #0x28                  	// #40
  408e58:	bl	401840 <_Znam@plt>
  408e5c:	movi	v0.2d, #0x0
  408e60:	str	x0, [x22, #4088]
  408e64:	str	xzr, [x0, #32]
  408e68:	stp	q0, q0, [x0]
  408e6c:	mov	x0, xzr
  408e70:	mov	x1, x19
  408e74:	bl	4019f0 <strtok@plt>
  408e78:	cbz	x0, 408998 <feof@plt+0x6cf8>
  408e7c:	mov	x27, x0
  408e80:	mov	x21, xzr
  408e84:	mov	w26, #0x5                   	// #5
  408e88:	add	x25, x21, #0x1
  408e8c:	cmp	w26, w25
  408e90:	b.gt	408f2c <feof@plt+0x728c>
  408e94:	ldr	x28, [x22, #4088]
  408e98:	lsl	w26, w26, #1
  408e9c:	sxtw	x8, w26
  408ea0:	sbfiz	x9, x26, #3, #32
  408ea4:	cmp	xzr, x8, lsr #61
  408ea8:	csinv	x0, x9, xzr, eq  // eq = none
  408eac:	bl	401840 <_Znam@plt>
  408eb0:	str	x0, [x22, #4088]
  408eb4:	cbz	x21, 408ef8 <feof@plt+0x7258>
  408eb8:	ldr	x8, [x28]
  408ebc:	cmp	x21, #0x1
  408ec0:	str	x8, [x0]
  408ec4:	b.eq	408ee8 <feof@plt+0x7248>  // b.none
  408ec8:	mov	w8, #0x1                   	// #1
  408ecc:	lsl	x10, x8, #3
  408ed0:	ldr	x9, [x22, #4088]
  408ed4:	ldr	x11, [x28, x10]
  408ed8:	add	x8, x8, #0x1
  408edc:	cmp	x21, x8
  408ee0:	str	x11, [x9, x10]
  408ee4:	b.ne	408ecc <feof@plt+0x722c>  // b.any
  408ee8:	mov	w8, w21
  408eec:	cmp	w8, w26
  408ef0:	b.lt	408f04 <feof@plt+0x7264>  // b.tstop
  408ef4:	b	408f20 <feof@plt+0x7280>
  408ef8:	mov	w8, wzr
  408efc:	cmp	w8, w26
  408f00:	b.ge	408f20 <feof@plt+0x7280>  // b.tcont
  408f04:	mov	w8, w8
  408f08:	mov	w9, w26
  408f0c:	ldr	x10, [x22, #4088]
  408f10:	str	xzr, [x10, x8, lsl #3]
  408f14:	add	x8, x8, #0x1
  408f18:	cmp	x9, x8
  408f1c:	b.ne	408f0c <feof@plt+0x726c>  // b.any
  408f20:	cbz	x28, 408f2c <feof@plt+0x728c>
  408f24:	mov	x0, x28
  408f28:	bl	401b10 <_ZdaPv@plt>
  408f2c:	mov	x0, x27
  408f30:	bl	4018d0 <strlen@plt>
  408f34:	add	x0, x0, #0x1
  408f38:	bl	401840 <_Znam@plt>
  408f3c:	mov	x1, x27
  408f40:	bl	4019e0 <strcpy@plt>
  408f44:	ldr	x8, [x22, #4088]
  408f48:	mov	x1, x19
  408f4c:	str	x0, [x8, x21, lsl #3]
  408f50:	mov	x0, xzr
  408f54:	bl	4019f0 <strtok@plt>
  408f58:	mov	x27, x0
  408f5c:	mov	x21, x25
  408f60:	cbnz	x0, 408e88 <feof@plt+0x71e8>
  408f64:	b	408998 <feof@plt+0x6cf8>
  408f68:	mov	w8, #0x1                   	// #1
  408f6c:	adrp	x9, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408f70:	str	w8, [x9, #4032]
  408f74:	b	408998 <feof@plt+0x6cf8>
  408f78:	mov	w8, #0x1                   	// #1
  408f7c:	adrp	x9, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408f80:	str	w8, [x9, #4044]
  408f84:	b	408998 <feof@plt+0x6cf8>
  408f88:	mov	w8, #0x1                   	// #1
  408f8c:	adrp	x9, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408f90:	str	w8, [x9, #4048]
  408f94:	b	408998 <feof@plt+0x6cf8>
  408f98:	mov	x0, xzr
  408f9c:	mov	x1, x19
  408fa0:	bl	4019f0 <strtok@plt>
  408fa4:	cbz	x0, 409410 <feof@plt+0x7770>
  408fa8:	bl	40d618 <_ZdlPvm@@Base+0x18ac>
  408fac:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408fb0:	str	x0, [x8, #4056]
  408fb4:	b	408998 <feof@plt+0x6cf8>
  408fb8:	cbnz	w28, 408998 <feof@plt+0x6cf8>
  408fbc:	b	409440 <feof@plt+0x77a0>
  408fc0:	mov	x28, xzr
  408fc4:	ldr	x2, [sp, #40]
  408fc8:	ldr	w3, [sp, #48]
  408fcc:	mov	x0, x27
  408fd0:	mov	x1, x28
  408fd4:	blr	x20
  408fd8:	b	408998 <feof@plt+0x6cf8>
  408fdc:	adrp	x1, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408fe0:	adrp	x0, 40e000 <_ZdlPvm@@Base+0x2294>
  408fe4:	add	x1, x1, #0xf68
  408fe8:	add	x0, x0, #0xe96
  408fec:	mov	x2, x1
  408ff0:	mov	x3, x1
  408ff4:	bl	405e80 <feof@plt+0x41e0>
  408ff8:	mov	w19, wzr
  408ffc:	b	4093e8 <feof@plt+0x7748>
  409000:	ldr	w8, [sp, #60]
  409004:	cbnz	w8, 4093c4 <feof@plt+0x7724>
  409008:	ldr	x0, [sp, #40]
  40900c:	ldr	w1, [sp, #48]
  409010:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  409014:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2294>
  409018:	add	x3, x3, #0xf68
  40901c:	add	x2, x2, #0xf20
  409020:	mov	x4, x3
  409024:	mov	x5, x3
  409028:	bl	405f1c <feof@plt+0x427c>
  40902c:	b	4093c4 <feof@plt+0x7724>
  409030:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  409034:	ldr	w8, [x8, #4000]
  409038:	cbz	w8, 409140 <feof@plt+0x74a0>
  40903c:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  409040:	ldr	w8, [x8, #4004]
  409044:	cbz	w8, 4091a0 <feof@plt+0x7500>
  409048:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40904c:	ldr	x8, [x8, #4064]
  409050:	cbz	x8, 40920c <feof@plt+0x756c>
  409054:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  409058:	ldr	x8, [x8, #4072]
  40905c:	cbz	x8, 40926c <feof@plt+0x75cc>
  409060:	adrp	x8, 422000 <_Znam@GLIBCXX_3.4>
  409064:	ldr	w8, [x8, #624]
  409068:	cmp	w8, #0x0
  40906c:	b.le	4092d8 <feof@plt+0x7638>
  409070:	adrp	x8, 422000 <_Znam@GLIBCXX_3.4>
  409074:	ldr	w8, [x8, #616]
  409078:	cmp	w8, #0x0
  40907c:	b.le	409338 <feof@plt+0x7698>
  409080:	adrp	x8, 422000 <_Znam@GLIBCXX_3.4>
  409084:	ldr	w8, [x8, #620]
  409088:	cmp	w8, #0x0
  40908c:	b.le	409368 <feof@plt+0x76c8>
  409090:	mov	w19, #0x1                   	// #1
  409094:	b	4093c8 <feof@plt+0x7728>
  409098:	ldr	w8, [sp, #60]
  40909c:	cbnz	w8, 4093c4 <feof@plt+0x7724>
  4090a0:	ldr	x0, [sp, #40]
  4090a4:	ldr	w1, [sp, #48]
  4090a8:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4090ac:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2294>
  4090b0:	add	x3, x3, #0xf68
  4090b4:	add	x2, x2, #0xfa3
  4090b8:	mov	x4, x3
  4090bc:	mov	x5, x3
  4090c0:	bl	405f1c <feof@plt+0x427c>
  4090c4:	b	4093c4 <feof@plt+0x7724>
  4090c8:	add	x0, sp, #0x10
  4090cc:	mov	x1, x27
  4090d0:	bl	405c30 <feof@plt+0x3f90>
  4090d4:	ldr	w8, [sp, #60]
  4090d8:	cbnz	w8, 4093c4 <feof@plt+0x7724>
  4090dc:	ldr	x0, [sp, #40]
  4090e0:	ldr	w1, [sp, #48]
  4090e4:	adrp	x4, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4090e8:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2294>
  4090ec:	add	x4, x4, #0xf68
  4090f0:	add	x2, x2, #0xead
  4090f4:	add	x3, sp, #0x10
  4090f8:	mov	x5, x4
  4090fc:	bl	405f1c <feof@plt+0x427c>
  409100:	b	4093c4 <feof@plt+0x7724>
  409104:	add	x0, sp, #0x10
  409108:	mov	x1, x28
  40910c:	bl	405c30 <feof@plt+0x3f90>
  409110:	ldr	w8, [sp, #60]
  409114:	cbnz	w8, 4093c4 <feof@plt+0x7724>
  409118:	ldr	x0, [sp, #40]
  40911c:	ldr	w1, [sp, #48]
  409120:	adrp	x4, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  409124:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2294>
  409128:	add	x4, x4, #0xf68
  40912c:	add	x2, x2, #0xecc
  409130:	add	x3, sp, #0x10
  409134:	mov	x5, x4
  409138:	bl	405f1c <feof@plt+0x427c>
  40913c:	b	4093c4 <feof@plt+0x7724>
  409140:	ldr	w8, [sp, #60]
  409144:	cbnz	w8, 4093c4 <feof@plt+0x7724>
  409148:	ldr	x0, [sp, #40]
  40914c:	ldr	w1, [sp, #48]
  409150:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  409154:	adrp	x2, 40f000 <_ZdlPvm@@Base+0x3294>
  409158:	add	x3, x3, #0xf68
  40915c:	add	x2, x2, #0x9a
  409160:	mov	x4, x3
  409164:	mov	x5, x3
  409168:	bl	405f1c <feof@plt+0x427c>
  40916c:	b	4093c4 <feof@plt+0x7724>
  409170:	ldr	w8, [sp, #60]
  409174:	cbnz	w8, 4093c4 <feof@plt+0x7724>
  409178:	ldr	x0, [sp, #40]
  40917c:	ldr	w1, [sp, #48]
  409180:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  409184:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2294>
  409188:	add	x3, x3, #0xf68
  40918c:	add	x2, x2, #0xfd5
  409190:	mov	x4, x3
  409194:	mov	x5, x3
  409198:	bl	405f1c <feof@plt+0x427c>
  40919c:	b	4093c4 <feof@plt+0x7724>
  4091a0:	ldr	w8, [sp, #60]
  4091a4:	cbnz	w8, 4093c4 <feof@plt+0x7724>
  4091a8:	ldr	x0, [sp, #40]
  4091ac:	ldr	w1, [sp, #48]
  4091b0:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4091b4:	adrp	x2, 40f000 <_ZdlPvm@@Base+0x3294>
  4091b8:	add	x3, x3, #0xf68
  4091bc:	add	x2, x2, #0xb0
  4091c0:	mov	x4, x3
  4091c4:	mov	x5, x3
  4091c8:	bl	405f1c <feof@plt+0x427c>
  4091cc:	b	4093c4 <feof@plt+0x7724>
  4091d0:	add	x0, sp, #0x10
  4091d4:	mov	x1, x27
  4091d8:	bl	405c30 <feof@plt+0x3f90>
  4091dc:	ldr	w8, [sp, #60]
  4091e0:	cbnz	w8, 4093c4 <feof@plt+0x7724>
  4091e4:	ldr	x0, [sp, #40]
  4091e8:	ldr	w1, [sp, #48]
  4091ec:	adrp	x4, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4091f0:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2294>
  4091f4:	add	x4, x4, #0xf68
  4091f8:	add	x2, x2, #0xf07
  4091fc:	add	x3, sp, #0x10
  409200:	mov	x5, x4
  409204:	bl	405f1c <feof@plt+0x427c>
  409208:	b	4093c4 <feof@plt+0x7724>
  40920c:	ldr	w8, [sp, #60]
  409210:	cbnz	w8, 4093c4 <feof@plt+0x7724>
  409214:	ldr	x0, [sp, #40]
  409218:	ldr	w1, [sp, #48]
  40921c:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  409220:	adrp	x2, 40f000 <_ZdlPvm@@Base+0x3294>
  409224:	add	x3, x3, #0xf68
  409228:	add	x2, x2, #0xcc
  40922c:	mov	x4, x3
  409230:	mov	x5, x3
  409234:	bl	405f1c <feof@plt+0x427c>
  409238:	b	4093c4 <feof@plt+0x7724>
  40923c:	ldr	w8, [sp, #60]
  409240:	cbnz	w8, 4093c4 <feof@plt+0x7724>
  409244:	ldr	x0, [sp, #40]
  409248:	ldr	w1, [sp, #48]
  40924c:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  409250:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2294>
  409254:	add	x3, x3, #0xf68
  409258:	add	x2, x2, #0xee3
  40925c:	mov	x4, x3
  409260:	mov	x5, x3
  409264:	bl	405f1c <feof@plt+0x427c>
  409268:	b	4093c4 <feof@plt+0x7724>
  40926c:	ldr	w8, [sp, #60]
  409270:	cbnz	w8, 4093c4 <feof@plt+0x7724>
  409274:	ldr	x0, [sp, #40]
  409278:	ldr	w1, [sp, #48]
  40927c:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  409280:	adrp	x2, 40f000 <_ZdlPvm@@Base+0x3294>
  409284:	add	x3, x3, #0xf68
  409288:	add	x2, x2, #0xe4
  40928c:	mov	x4, x3
  409290:	mov	x5, x3
  409294:	bl	405f1c <feof@plt+0x427c>
  409298:	b	4093c4 <feof@plt+0x7724>
  40929c:	add	x0, sp, #0x10
  4092a0:	mov	x1, x27
  4092a4:	bl	405c30 <feof@plt+0x3f90>
  4092a8:	ldr	w8, [sp, #60]
  4092ac:	cbnz	w8, 4093c4 <feof@plt+0x7724>
  4092b0:	ldr	x0, [sp, #40]
  4092b4:	ldr	w1, [sp, #48]
  4092b8:	adrp	x4, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4092bc:	adrp	x2, 40f000 <_ZdlPvm@@Base+0x3294>
  4092c0:	add	x4, x4, #0xf68
  4092c4:	add	x2, x2, #0x3
  4092c8:	add	x3, sp, #0x10
  4092cc:	mov	x5, x4
  4092d0:	bl	405f1c <feof@plt+0x427c>
  4092d4:	b	4093c4 <feof@plt+0x7724>
  4092d8:	ldr	w8, [sp, #60]
  4092dc:	cbnz	w8, 4093c4 <feof@plt+0x7724>
  4092e0:	ldr	x0, [sp, #40]
  4092e4:	ldr	w1, [sp, #48]
  4092e8:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4092ec:	adrp	x2, 40f000 <_ZdlPvm@@Base+0x3294>
  4092f0:	add	x3, x3, #0xf68
  4092f4:	add	x2, x2, #0xfc
  4092f8:	mov	x4, x3
  4092fc:	mov	x5, x3
  409300:	bl	405f1c <feof@plt+0x427c>
  409304:	b	4093c4 <feof@plt+0x7724>
  409308:	ldr	w8, [sp, #60]
  40930c:	cbnz	w8, 4093c4 <feof@plt+0x7724>
  409310:	ldr	x0, [sp, #40]
  409314:	ldr	w1, [sp, #48]
  409318:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40931c:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2294>
  409320:	add	x3, x3, #0xf68
  409324:	add	x2, x2, #0xf7c
  409328:	mov	x4, x3
  40932c:	mov	x5, x3
  409330:	bl	405f1c <feof@plt+0x427c>
  409334:	b	4093c4 <feof@plt+0x7724>
  409338:	ldr	w8, [sp, #60]
  40933c:	cbnz	w8, 4093c4 <feof@plt+0x7724>
  409340:	ldr	x0, [sp, #40]
  409344:	ldr	w1, [sp, #48]
  409348:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40934c:	adrp	x2, 40f000 <_ZdlPvm@@Base+0x3294>
  409350:	add	x3, x3, #0xf68
  409354:	add	x2, x2, #0x112
  409358:	mov	x4, x3
  40935c:	mov	x5, x3
  409360:	bl	405f1c <feof@plt+0x427c>
  409364:	b	4093c4 <feof@plt+0x7724>
  409368:	ldr	w8, [sp, #60]
  40936c:	cbnz	w8, 4093c4 <feof@plt+0x7724>
  409370:	ldr	x0, [sp, #40]
  409374:	ldr	w1, [sp, #48]
  409378:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40937c:	adrp	x2, 40f000 <_ZdlPvm@@Base+0x3294>
  409380:	add	x3, x3, #0xf68
  409384:	add	x2, x2, #0x122
  409388:	mov	x4, x3
  40938c:	mov	x5, x3
  409390:	bl	405f1c <feof@plt+0x427c>
  409394:	b	4093c4 <feof@plt+0x7724>
  409398:	ldr	w8, [sp, #60]
  40939c:	cbnz	w8, 4093c4 <feof@plt+0x7724>
  4093a0:	ldr	x0, [sp, #40]
  4093a4:	ldr	w1, [sp, #48]
  4093a8:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4093ac:	adrp	x2, 40e000 <_ZdlPvm@@Base+0x2294>
  4093b0:	add	x3, x3, #0xf68
  4093b4:	add	x2, x2, #0xf48
  4093b8:	mov	x4, x3
  4093bc:	mov	x5, x3
  4093c0:	bl	405f1c <feof@plt+0x427c>
  4093c4:	mov	w19, wzr
  4093c8:	ldr	x0, [sp, #64]
  4093cc:	cbz	x0, 4093d4 <feof@plt+0x7734>
  4093d0:	bl	401b10 <_ZdaPv@plt>
  4093d4:	ldr	x0, [sp, #40]
  4093d8:	bl	401960 <free@plt>
  4093dc:	ldr	x0, [sp, #32]
  4093e0:	cbz	x0, 4093e8 <feof@plt+0x7748>
  4093e4:	bl	401920 <fclose@plt>
  4093e8:	mov	w0, w19
  4093ec:	ldp	x20, x19, [sp, #176]
  4093f0:	ldp	x22, x21, [sp, #160]
  4093f4:	ldp	x24, x23, [sp, #144]
  4093f8:	ldp	x26, x25, [sp, #128]
  4093fc:	ldp	x28, x27, [sp, #112]
  409400:	ldp	x29, x30, [sp, #96]
  409404:	ldr	d8, [sp, #80]
  409408:	add	sp, sp, #0xc0
  40940c:	ret
  409410:	ldr	w8, [sp, #60]
  409414:	cbnz	w8, 4093c4 <feof@plt+0x7724>
  409418:	ldr	x0, [sp, #40]
  40941c:	ldr	w1, [sp, #48]
  409420:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  409424:	adrp	x2, 40f000 <_ZdlPvm@@Base+0x3294>
  409428:	add	x3, x3, #0xf68
  40942c:	add	x2, x2, #0x6d
  409430:	mov	x4, x3
  409434:	mov	x5, x3
  409438:	bl	405f1c <feof@plt+0x427c>
  40943c:	b	4093c4 <feof@plt+0x7724>
  409440:	ldr	w8, [sp, #60]
  409444:	cbnz	w8, 4093c4 <feof@plt+0x7724>
  409448:	ldr	x0, [sp, #40]
  40944c:	ldr	w1, [sp, #48]
  409450:	adrp	x3, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  409454:	adrp	x2, 40f000 <_ZdlPvm@@Base+0x3294>
  409458:	add	x3, x3, #0xf68
  40945c:	add	x2, x2, #0x17
  409460:	mov	x4, x3
  409464:	mov	x5, x3
  409468:	bl	405f1c <feof@plt+0x427c>
  40946c:	b	4093c4 <feof@plt+0x7724>
  409470:	b	4094c4 <feof@plt+0x7824>
  409474:	b	4094c4 <feof@plt+0x7824>
  409478:	b	4094c4 <feof@plt+0x7824>
  40947c:	b	4094c4 <feof@plt+0x7824>
  409480:	b	4094c4 <feof@plt+0x7824>
  409484:	b	4094c4 <feof@plt+0x7824>
  409488:	b	4094c4 <feof@plt+0x7824>
  40948c:	b	4094c4 <feof@plt+0x7824>
  409490:	b	4094c4 <feof@plt+0x7824>
  409494:	b	4094c4 <feof@plt+0x7824>
  409498:	b	4094c4 <feof@plt+0x7824>
  40949c:	b	4094c4 <feof@plt+0x7824>
  4094a0:	b	4094c4 <feof@plt+0x7824>
  4094a4:	b	4094c4 <feof@plt+0x7824>
  4094a8:	b	4094c4 <feof@plt+0x7824>
  4094ac:	b	4094c4 <feof@plt+0x7824>
  4094b0:	b	4094c4 <feof@plt+0x7824>
  4094b4:	b	4094c4 <feof@plt+0x7824>
  4094b8:	b	4094c4 <feof@plt+0x7824>
  4094bc:	b	4094c4 <feof@plt+0x7824>
  4094c0:	b	4094c4 <feof@plt+0x7824>
  4094c4:	mov	x19, x0
  4094c8:	ldr	x0, [sp, #64]
  4094cc:	cbnz	x0, 4094e8 <feof@plt+0x7848>
  4094d0:	ldr	x0, [sp, #40]
  4094d4:	bl	401960 <free@plt>
  4094d8:	ldr	x0, [sp, #32]
  4094dc:	cbnz	x0, 4094fc <feof@plt+0x785c>
  4094e0:	mov	x0, x19
  4094e4:	bl	401c50 <_Unwind_Resume@plt>
  4094e8:	bl	401b10 <_ZdaPv@plt>
  4094ec:	ldr	x0, [sp, #40]
  4094f0:	bl	401960 <free@plt>
  4094f4:	ldr	x0, [sp, #32]
  4094f8:	cbz	x0, 4094e0 <feof@plt+0x7840>
  4094fc:	bl	401920 <fclose@plt>
  409500:	mov	x0, x19
  409504:	bl	401c50 <_Unwind_Resume@plt>
  409508:	ret
  40950c:	adrp	x9, 424000 <stderr@@GLIBC_2.17+0x158>
  409510:	ldr	x8, [x9]
  409514:	str	x0, [x9]
  409518:	mov	x0, x8
  40951c:	ret
  409520:	stp	x29, x30, [sp, #-48]!
  409524:	stp	x22, x21, [sp, #16]
  409528:	stp	x20, x19, [sp, #32]
  40952c:	mov	x29, sp
  409530:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  409534:	ldr	w22, [x0, #56]
  409538:	ldr	w21, [x8, #4004]
  40953c:	mov	w20, w2
  409540:	mov	w19, w1
  409544:	cbz	w22, 409564 <feof@plt+0x78c4>
  409548:	cmp	w22, #0x1
  40954c:	b.lt	409588 <feof@plt+0x78e8>  // b.tstop
  409550:	tbnz	w20, #31, 409588 <feof@plt+0x78e8>
  409554:	cmp	w21, #0x0
  409558:	b.le	409588 <feof@plt+0x78e8>
  40955c:	cbnz	w20, 40959c <feof@plt+0x78fc>
  409560:	b	409628 <feof@plt+0x7988>
  409564:	cmp	w21, w20
  409568:	b.eq	409668 <feof@plt+0x79c8>  // b.none
  40956c:	tbnz	w20, #31, 4095d4 <feof@plt+0x7934>
  409570:	cmp	w21, #0x0
  409574:	b.le	4095d4 <feof@plt+0x7934>
  409578:	cmp	w21, #0x0
  40957c:	cinc	w8, w21, lt  // lt = tstop
  409580:	cbnz	w20, 4095f0 <feof@plt+0x7950>
  409584:	b	409628 <feof@plt+0x7988>
  409588:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  40958c:	add	x1, x1, #0xb82
  409590:	mov	w0, #0xfc                  	// #252
  409594:	bl	40db60 <_ZdlPvm@@Base+0x1df4>
  409598:	cbz	w20, 409628 <feof@plt+0x7988>
  40959c:	mov	x8, #0x400000000000        	// #70368744177664
  4095a0:	scvtf	d0, w19
  4095a4:	scvtf	d1, w20
  4095a8:	movk	x8, #0x408f, lsl #48
  4095ac:	scvtf	d2, w21
  4095b0:	scvtf	d3, w22
  4095b4:	fmul	d0, d0, d1
  4095b8:	fmov	d1, x8
  4095bc:	fdiv	d0, d0, d2
  4095c0:	fdiv	d1, d3, d1
  4095c4:	fmul	d0, d1, d0
  4095c8:	tbnz	w19, #31, 40965c <feof@plt+0x79bc>
  4095cc:	fmov	d1, #5.000000000000000000e-01
  4095d0:	b	409660 <feof@plt+0x79c0>
  4095d4:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  4095d8:	add	x1, x1, #0xb82
  4095dc:	mov	w0, #0xea                  	// #234
  4095e0:	bl	40db60 <_ZdlPvm@@Base+0x1df4>
  4095e4:	cmp	w21, #0x0
  4095e8:	cinc	w8, w21, lt  // lt = tstop
  4095ec:	cbz	w20, 409628 <feof@plt+0x7988>
  4095f0:	asr	w8, w8, #1
  4095f4:	tbnz	w19, #31, 409630 <feof@plt+0x7990>
  4095f8:	mov	w9, #0x7fffffff            	// #2147483647
  4095fc:	sub	w9, w9, w8
  409600:	sdiv	w9, w9, w20
  409604:	cmp	w9, w19
  409608:	b.ge	409680 <feof@plt+0x79e0>  // b.tcont
  40960c:	scvtf	d0, w19
  409610:	scvtf	d1, w20
  409614:	scvtf	d2, w21
  409618:	fmul	d0, d0, d1
  40961c:	fdiv	d0, d0, d2
  409620:	fmov	d1, #5.000000000000000000e-01
  409624:	b	409660 <feof@plt+0x79c0>
  409628:	mov	w19, wzr
  40962c:	b	409668 <feof@plt+0x79c8>
  409630:	mov	w10, #0x80000000            	// #-2147483648
  409634:	sub	w10, w10, w8
  409638:	neg	w9, w19
  40963c:	udiv	w10, w10, w20
  409640:	cmp	w10, w9
  409644:	b.cs	40967c <feof@plt+0x79dc>  // b.hs, b.nlast
  409648:	scvtf	d0, w19
  40964c:	scvtf	d1, w20
  409650:	scvtf	d2, w21
  409654:	fmul	d0, d0, d1
  409658:	fdiv	d0, d0, d2
  40965c:	fmov	d1, #-5.000000000000000000e-01
  409660:	fadd	d0, d0, d1
  409664:	fcvtzs	w19, d0
  409668:	mov	w0, w19
  40966c:	ldp	x20, x19, [sp, #32]
  409670:	ldp	x22, x21, [sp, #16]
  409674:	ldp	x29, x30, [sp], #48
  409678:	ret
  40967c:	neg	w8, w8
  409680:	madd	w8, w20, w19, w8
  409684:	sdiv	w19, w8, w21
  409688:	b	409668 <feof@plt+0x79c8>
  40968c:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  409690:	add	x8, x8, #0xf90
  409694:	mov	x1, x0
  409698:	mov	x0, x8
  40969c:	b	40c438 <_ZdlPvm@@Base+0x6cc>
  4096a0:	stp	x29, x30, [sp, #-48]!
  4096a4:	stp	x22, x21, [sp, #16]
  4096a8:	stp	x20, x19, [sp, #32]
  4096ac:	mov	x29, sp
  4096b0:	mov	x19, x1
  4096b4:	mov	x20, x0
  4096b8:	bl	4018d0 <strlen@plt>
  4096bc:	adrp	x8, 422000 <_Znam@GLIBCXX_3.4>
  4096c0:	ldr	x21, [x8, #608]
  4096c4:	mov	x22, x0
  4096c8:	mov	x0, x21
  4096cc:	bl	4018d0 <strlen@plt>
  4096d0:	add	x8, x22, x0
  4096d4:	add	x0, x8, #0x5
  4096d8:	bl	401840 <_Znam@plt>
  4096dc:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x3294>
  4096e0:	add	x1, x1, #0x181
  4096e4:	mov	x2, x21
  4096e8:	mov	x3, x20
  4096ec:	mov	x22, x0
  4096f0:	bl	401a00 <sprintf@plt>
  4096f4:	adrp	x0, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4096f8:	add	x0, x0, #0xf90
  4096fc:	mov	x1, x22
  409700:	mov	x2, x19
  409704:	bl	40c540 <_ZdlPvm@@Base+0x7d4>
  409708:	mov	x19, x0
  40970c:	mov	x0, x22
  409710:	bl	401b10 <_ZdaPv@plt>
  409714:	mov	x0, x19
  409718:	ldp	x20, x19, [sp, #32]
  40971c:	ldp	x22, x21, [sp, #16]
  409720:	ldp	x29, x30, [sp], #48
  409724:	ret
  409728:	sub	sp, sp, #0xc0
  40972c:	stp	x29, x30, [sp, #96]
  409730:	stp	x28, x27, [sp, #112]
  409734:	stp	x26, x25, [sp, #128]
  409738:	stp	x24, x23, [sp, #144]
  40973c:	stp	x22, x21, [sp, #160]
  409740:	stp	x20, x19, [sp, #176]
  409744:	ldrb	w8, [x2]
  409748:	ldr	w9, [x7, #4]
  40974c:	add	x29, sp, #0x60
  409750:	cmp	w8, #0x3a
  409754:	csel	w26, wzr, w9, eq  // eq = none
  409758:	cmp	w0, #0x1
  40975c:	b.lt	409e54 <feof@plt+0x81b4>  // b.tstop
  409760:	ldr	w23, [x7]
  409764:	mov	x19, x7
  409768:	mov	x27, x3
  40976c:	mov	x24, x2
  409770:	mov	w21, w0
  409774:	mov	x20, x1
  409778:	mov	x22, x4
  40977c:	str	xzr, [x7, #16]
  409780:	stur	x3, [x29, #-8]
  409784:	stur	x4, [x29, #-24]
  409788:	stur	w26, [x29, #-12]
  40978c:	cbz	w23, 40982c <feof@plt+0x7b8c>
  409790:	ldr	w8, [x19, #24]
  409794:	cbz	w8, 409834 <feof@plt+0x7b94>
  409798:	mov	x25, x19
  40979c:	ldr	x22, [x25, #32]!
  4097a0:	cbz	x22, 409930 <feof@plt+0x7c90>
  4097a4:	ldrb	w8, [x22]
  4097a8:	cbz	w8, 409930 <feof@plt+0x7c90>
  4097ac:	cbz	x27, 409ffc <feof@plt+0x835c>
  4097b0:	ldr	x9, [x20, w23, sxtw #3]
  4097b4:	ldrb	w10, [x9, #1]
  4097b8:	cmp	w10, #0x2d
  4097bc:	b.eq	4097cc <feof@plt+0x7b2c>  // b.none
  4097c0:	cbz	w5, 409ffc <feof@plt+0x835c>
  4097c4:	ldrb	w8, [x9, #2]
  4097c8:	cbz	w8, 409fd4 <feof@plt+0x8334>
  4097cc:	sxtw	x8, w23
  4097d0:	mov	x26, x22
  4097d4:	str	x8, [sp, #16]
  4097d8:	ldrb	w8, [x26]
  4097dc:	cbz	w8, 4097f0 <feof@plt+0x7b50>
  4097e0:	cmp	w8, #0x3d
  4097e4:	b.eq	4097f0 <feof@plt+0x7b50>  // b.none
  4097e8:	ldrb	w8, [x26, #1]!
  4097ec:	cbnz	w8, 4097e0 <feof@plt+0x7b40>
  4097f0:	ldr	x28, [x27]
  4097f4:	str	x9, [sp, #32]
  4097f8:	cbz	x28, 409f80 <feof@plt+0x82e0>
  4097fc:	str	x24, [sp, #24]
  409800:	sub	x27, x26, x22
  409804:	mov	w24, wzr
  409808:	stp	w10, w5, [sp, #8]
  40980c:	str	x25, [sp, #40]
  409810:	cbz	w5, 409e7c <feof@plt+0x81dc>
  409814:	ldur	x25, [x29, #-8]
  409818:	mov	w8, #0xffffffff            	// #-1
  40981c:	stur	wzr, [x29, #-36]
  409820:	stur	xzr, [x29, #-32]
  409824:	str	w8, [sp, #48]
  409828:	b	4098a0 <feof@plt+0x7c00>
  40982c:	mov	w23, #0x1                   	// #1
  409830:	str	w23, [x19]
  409834:	stp	w23, w23, [x19, #48]
  409838:	str	xzr, [x19, #32]
  40983c:	cbz	w6, 4098d8 <feof@plt+0x7c38>
  409840:	mov	w8, #0x1                   	// #1
  409844:	str	w8, [x19, #44]
  409848:	ldrb	w9, [x24]
  40984c:	cmp	w9, #0x2b
  409850:	b.eq	409904 <feof@plt+0x7c64>  // b.none
  409854:	cmp	w9, #0x2d
  409858:	b.ne	409910 <feof@plt+0x7c70>  // b.any
  40985c:	mov	w8, #0x2                   	// #2
  409860:	str	w8, [x19, #40]
  409864:	add	x24, x24, #0x1
  409868:	b	409924 <feof@plt+0x7c84>
  40986c:	ldur	x8, [x29, #-32]
  409870:	cmp	x8, #0x0
  409874:	csel	x8, x25, x8, eq  // eq = none
  409878:	stur	x8, [x29, #-32]
  40987c:	ldur	w8, [x29, #-36]
  409880:	csinc	w8, w8, wzr, eq  // eq = none
  409884:	stur	w8, [x29, #-36]
  409888:	ldr	w8, [sp, #48]
  40988c:	csel	w8, w24, w8, eq  // eq = none
  409890:	str	w8, [sp, #48]
  409894:	ldr	x28, [x25, #32]!
  409898:	add	w24, w24, #0x1
  40989c:	cbz	x28, 409f14 <feof@plt+0x8274>
  4098a0:	mov	x0, x28
  4098a4:	mov	x1, x22
  4098a8:	mov	x2, x27
  4098ac:	bl	401a90 <strncmp@plt>
  4098b0:	cbnz	w0, 409894 <feof@plt+0x7bf4>
  4098b4:	mov	x0, x28
  4098b8:	bl	4018d0 <strlen@plt>
  4098bc:	cmp	w27, w0
  4098c0:	b.ne	40986c <feof@plt+0x7bcc>  // b.any
  4098c4:	mov	x27, x25
  4098c8:	mov	w28, w24
  4098cc:	ldr	x24, [sp, #24]
  4098d0:	ldr	x25, [sp, #40]
  4098d4:	b	409f54 <feof@plt+0x82b4>
  4098d8:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x3294>
  4098dc:	add	x0, x0, #0x312
  4098e0:	mov	w25, w5
  4098e4:	bl	401bf0 <getenv@plt>
  4098e8:	cmp	x0, #0x0
  4098ec:	mov	w5, w25
  4098f0:	cset	w8, ne  // ne = any
  4098f4:	str	w8, [x19, #44]
  4098f8:	ldrb	w9, [x24]
  4098fc:	cmp	w9, #0x2b
  409900:	b.ne	409854 <feof@plt+0x7bb4>  // b.any
  409904:	str	wzr, [x19, #40]
  409908:	add	x24, x24, #0x1
  40990c:	b	409924 <feof@plt+0x7c84>
  409910:	cbz	w8, 40991c <feof@plt+0x7c7c>
  409914:	str	wzr, [x19, #40]
  409918:	b	409924 <feof@plt+0x7c84>
  40991c:	mov	w8, #0x1                   	// #1
  409920:	str	w8, [x19, #40]
  409924:	mov	w8, #0x1                   	// #1
  409928:	add	x25, x19, #0x20
  40992c:	str	w8, [x19, #24]
  409930:	ldr	w27, [x19, #52]
  409934:	cmp	w27, w23
  409938:	b.le	409b18 <feof@plt+0x7e78>
  40993c:	mov	w27, w23
  409940:	str	w23, [x19, #52]
  409944:	ldr	w26, [x19, #48]
  409948:	cmp	w26, w23
  40994c:	b.gt	409b24 <feof@plt+0x7e84>
  409950:	ldr	w22, [x19, #40]
  409954:	cmp	w22, #0x1
  409958:	b.ne	409b38 <feof@plt+0x7e98>  // b.any
  40995c:	cmp	w26, w27
  409960:	b.eq	409b44 <feof@plt+0x7ea4>  // b.none
  409964:	cmp	w27, w23
  409968:	b.eq	409b44 <feof@plt+0x7ea4>  // b.none
  40996c:	cmp	w23, w27
  409970:	b.le	409b60 <feof@plt+0x7ec0>
  409974:	cmp	w26, w27
  409978:	b.ge	409b60 <feof@plt+0x7ec0>  // b.tcont
  40997c:	add	x9, x20, w27, sxtw #3
  409980:	sxtw	x8, w27
  409984:	add	x10, x20, #0x10
  409988:	add	x11, x9, #0x10
  40998c:	mov	w12, w26
  409990:	mov	w13, w23
  409994:	sub	w14, w13, w27
  409998:	sub	w15, w27, w12
  40999c:	cmp	w14, w15
  4099a0:	b.le	409a20 <feof@plt+0x7d80>
  4099a4:	cmp	w15, #0x1
  4099a8:	sub	w13, w13, w15
  4099ac:	b.lt	409a8c <feof@plt+0x7dec>  // b.tstop
  4099b0:	sxtw	x14, w12
  4099b4:	sxtw	x16, w13
  4099b8:	cmp	w15, #0x4
  4099bc:	mov	w15, w15
  4099c0:	b.cc	4099ec <feof@plt+0x7d4c>  // b.lo, b.ul, b.last
  4099c4:	add	x18, x16, x15
  4099c8:	add	x17, x20, x14, lsl #3
  4099cc:	add	x18, x20, x18, lsl #3
  4099d0:	cmp	x17, x18
  4099d4:	b.cs	409aa0 <feof@plt+0x7e00>  // b.hs, b.nlast
  4099d8:	add	x17, x14, x15
  4099dc:	add	x17, x20, x17, lsl #3
  4099e0:	add	x18, x20, x16, lsl #3
  4099e4:	cmp	x18, x17
  4099e8:	b.cs	409aa0 <feof@plt+0x7e00>  // b.hs, b.nlast
  4099ec:	mov	x17, xzr
  4099f0:	add	x16, x17, x16
  4099f4:	add	x18, x17, x14
  4099f8:	add	x14, x20, x16, lsl #3
  4099fc:	add	x16, x20, x18, lsl #3
  409a00:	sub	x15, x15, x17
  409a04:	ldr	x17, [x14]
  409a08:	ldr	x18, [x16]
  409a0c:	subs	x15, x15, #0x1
  409a10:	str	x17, [x16], #8
  409a14:	str	x18, [x14], #8
  409a18:	b.ne	409a04 <feof@plt+0x7d64>  // b.any
  409a1c:	b	409a8c <feof@plt+0x7dec>
  409a20:	cmp	w14, #0x1
  409a24:	b.lt	409a88 <feof@plt+0x7de8>  // b.tstop
  409a28:	sxtw	x15, w12
  409a2c:	cmp	w14, #0x3
  409a30:	mov	w16, w14
  409a34:	b.ls	409a58 <feof@plt+0x7db8>  // b.plast
  409a38:	add	x17, x20, x15, lsl #3
  409a3c:	add	x18, x9, x16, lsl #3
  409a40:	cmp	x17, x18
  409a44:	b.cs	409adc <feof@plt+0x7e3c>  // b.hs, b.nlast
  409a48:	add	x17, x15, x16
  409a4c:	add	x17, x20, x17, lsl #3
  409a50:	cmp	x9, x17
  409a54:	b.cs	409adc <feof@plt+0x7e3c>  // b.hs, b.nlast
  409a58:	mov	x17, xzr
  409a5c:	add	x18, x8, x17
  409a60:	add	x0, x17, x15
  409a64:	add	x15, x20, x18, lsl #3
  409a68:	add	x18, x20, x0, lsl #3
  409a6c:	sub	x16, x16, x17
  409a70:	ldr	x17, [x15]
  409a74:	ldr	x0, [x18]
  409a78:	subs	x16, x16, #0x1
  409a7c:	str	x17, [x18], #8
  409a80:	str	x0, [x15], #8
  409a84:	b.ne	409a70 <feof@plt+0x7dd0>  // b.any
  409a88:	add	w12, w14, w12
  409a8c:	cmp	w13, w27
  409a90:	b.le	409b60 <feof@plt+0x7ec0>
  409a94:	cmp	w27, w12
  409a98:	b.gt	409994 <feof@plt+0x7cf4>
  409a9c:	b	409b60 <feof@plt+0x7ec0>
  409aa0:	and	x17, x15, #0xfffffffc
  409aa4:	add	x18, x10, x14, lsl #3
  409aa8:	add	x0, x10, x16, lsl #3
  409aac:	mov	x1, x17
  409ab0:	ldp	q0, q3, [x18, #-16]
  409ab4:	ldp	q1, q2, [x0, #-16]
  409ab8:	subs	x1, x1, #0x4
  409abc:	stp	q1, q2, [x18, #-16]
  409ac0:	stp	q0, q3, [x0, #-16]
  409ac4:	add	x18, x18, #0x20
  409ac8:	add	x0, x0, #0x20
  409acc:	b.ne	409ab0 <feof@plt+0x7e10>  // b.any
  409ad0:	cmp	x17, x15
  409ad4:	b.eq	409a8c <feof@plt+0x7dec>  // b.none
  409ad8:	b	4099f0 <feof@plt+0x7d50>
  409adc:	and	x17, x16, #0xfffffffc
  409ae0:	add	x18, x10, x15, lsl #3
  409ae4:	mov	x0, x17
  409ae8:	mov	x1, x11
  409aec:	ldp	q0, q3, [x18, #-16]
  409af0:	ldp	q1, q2, [x1, #-16]
  409af4:	subs	x0, x0, #0x4
  409af8:	stp	q1, q2, [x18, #-16]
  409afc:	stp	q0, q3, [x1, #-16]
  409b00:	add	x18, x18, #0x20
  409b04:	add	x1, x1, #0x20
  409b08:	b.ne	409aec <feof@plt+0x7e4c>  // b.any
  409b0c:	cmp	x17, x16
  409b10:	b.ne	409a5c <feof@plt+0x7dbc>  // b.any
  409b14:	b	409a88 <feof@plt+0x7de8>
  409b18:	ldr	w26, [x19, #48]
  409b1c:	cmp	w26, w23
  409b20:	b.le	409950 <feof@plt+0x7cb0>
  409b24:	mov	w26, w23
  409b28:	str	w23, [x19, #48]
  409b2c:	ldr	w22, [x19, #40]
  409b30:	cmp	w22, #0x1
  409b34:	b.eq	40995c <feof@plt+0x7cbc>  // b.none
  409b38:	cmp	w23, w21
  409b3c:	b.ne	409bd0 <feof@plt+0x7f30>  // b.any
  409b40:	b	409e48 <feof@plt+0x81a8>
  409b44:	cmp	w27, w23
  409b48:	b.eq	409b54 <feof@plt+0x7eb4>  // b.none
  409b4c:	mov	w26, w23
  409b50:	str	w23, [x19, #48]
  409b54:	cmp	w23, w21
  409b58:	b.ge	409ba8 <feof@plt+0x7f08>  // b.tcont
  409b5c:	b	409b74 <feof@plt+0x7ed4>
  409b60:	add	w8, w26, w23
  409b64:	sub	w26, w8, w27
  409b68:	stp	w26, w23, [x19, #48]
  409b6c:	cmp	w23, w21
  409b70:	b.ge	409ba8 <feof@plt+0x7f08>  // b.tcont
  409b74:	add	x8, x20, w23, sxtw #3
  409b78:	b	409b90 <feof@plt+0x7ef0>
  409b7c:	add	w23, w23, #0x1
  409b80:	cmp	w21, w23
  409b84:	add	x8, x8, #0x8
  409b88:	str	w23, [x19]
  409b8c:	b.eq	409bbc <feof@plt+0x7f1c>  // b.none
  409b90:	ldr	x9, [x8]
  409b94:	ldrb	w10, [x9]
  409b98:	cmp	w10, #0x2d
  409b9c:	b.ne	409b7c <feof@plt+0x7edc>  // b.any
  409ba0:	ldrb	w9, [x9, #1]
  409ba4:	cbz	w9, 409b7c <feof@plt+0x7edc>
  409ba8:	mov	w27, w23
  409bac:	str	w23, [x19, #52]
  409bb0:	cmp	w23, w21
  409bb4:	b.ne	409bd0 <feof@plt+0x7f30>  // b.any
  409bb8:	b	409e48 <feof@plt+0x81a8>
  409bbc:	mov	w23, w21
  409bc0:	mov	w27, w23
  409bc4:	str	w23, [x19, #52]
  409bc8:	cmp	w23, w21
  409bcc:	b.eq	409e48 <feof@plt+0x81a8>  // b.none
  409bd0:	ldr	x0, [x20, w23, sxtw #3]
  409bd4:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  409bd8:	add	x1, x1, #0xd34
  409bdc:	mov	w28, w5
  409be0:	bl	401bb0 <strcmp@plt>
  409be4:	cbz	w0, 409c40 <feof@plt+0x7fa0>
  409be8:	cmp	w23, w21
  409bec:	b.eq	409e48 <feof@plt+0x81a8>  // b.none
  409bf0:	sxtw	x8, w23
  409bf4:	ldr	x8, [x20, x8, lsl #3]
  409bf8:	ldrb	w9, [x8]
  409bfc:	cmp	w9, #0x2d
  409c00:	b.ne	409e04 <feof@plt+0x8164>  // b.any
  409c04:	mov	x9, x8
  409c08:	ldrb	w10, [x9, #1]!
  409c0c:	cbz	w10, 409e04 <feof@plt+0x8164>
  409c10:	ldur	x27, [x29, #-8]
  409c14:	ldur	w26, [x29, #-12]
  409c18:	mov	w5, w28
  409c1c:	cmp	x27, #0x0
  409c20:	cset	w8, ne  // ne = any
  409c24:	cmp	w10, #0x2d
  409c28:	cset	w10, eq  // eq = none
  409c2c:	and	w8, w8, w10
  409c30:	add	x22, x9, x8
  409c34:	str	x22, [x25]
  409c38:	cbnz	x27, 4097b0 <feof@plt+0x7b10>
  409c3c:	b	409ffc <feof@plt+0x835c>
  409c40:	add	w8, w23, #0x1
  409c44:	cmp	w26, w27
  409c48:	str	w8, [x19]
  409c4c:	b.eq	409e1c <feof@plt+0x817c>  // b.none
  409c50:	cmp	w27, w8
  409c54:	b.eq	409e1c <feof@plt+0x817c>  // b.none
  409c58:	cmp	w23, w27
  409c5c:	b.lt	409e30 <feof@plt+0x8190>  // b.tstop
  409c60:	cmp	w26, w27
  409c64:	b.ge	409e30 <feof@plt+0x8190>  // b.tcont
  409c68:	add	x10, x20, w27, sxtw #3
  409c6c:	sxtw	x9, w27
  409c70:	add	x11, x20, #0x10
  409c74:	add	x12, x10, #0x10
  409c78:	mov	w13, w26
  409c7c:	mov	w14, w8
  409c80:	sub	w15, w14, w27
  409c84:	sub	w16, w27, w13
  409c88:	cmp	w15, w16
  409c8c:	b.le	409d0c <feof@plt+0x806c>
  409c90:	cmp	w16, #0x1
  409c94:	sub	w14, w14, w16
  409c98:	b.lt	409d78 <feof@plt+0x80d8>  // b.tstop
  409c9c:	sxtw	x15, w13
  409ca0:	sxtw	x17, w14
  409ca4:	cmp	w16, #0x4
  409ca8:	mov	w16, w16
  409cac:	b.cc	409cd8 <feof@plt+0x8038>  // b.lo, b.ul, b.last
  409cb0:	add	x0, x17, x16
  409cb4:	add	x18, x20, x15, lsl #3
  409cb8:	add	x0, x20, x0, lsl #3
  409cbc:	cmp	x18, x0
  409cc0:	b.cs	409d8c <feof@plt+0x80ec>  // b.hs, b.nlast
  409cc4:	add	x18, x15, x16
  409cc8:	add	x18, x20, x18, lsl #3
  409ccc:	add	x0, x20, x17, lsl #3
  409cd0:	cmp	x0, x18
  409cd4:	b.cs	409d8c <feof@plt+0x80ec>  // b.hs, b.nlast
  409cd8:	mov	x18, xzr
  409cdc:	add	x17, x18, x17
  409ce0:	add	x0, x18, x15
  409ce4:	add	x15, x20, x17, lsl #3
  409ce8:	add	x17, x20, x0, lsl #3
  409cec:	sub	x16, x16, x18
  409cf0:	ldr	x18, [x15]
  409cf4:	ldr	x0, [x17]
  409cf8:	subs	x16, x16, #0x1
  409cfc:	str	x18, [x17], #8
  409d00:	str	x0, [x15], #8
  409d04:	b.ne	409cf0 <feof@plt+0x8050>  // b.any
  409d08:	b	409d78 <feof@plt+0x80d8>
  409d0c:	cmp	w15, #0x1
  409d10:	b.lt	409d74 <feof@plt+0x80d4>  // b.tstop
  409d14:	sxtw	x16, w13
  409d18:	cmp	w15, #0x3
  409d1c:	mov	w17, w15
  409d20:	b.ls	409d44 <feof@plt+0x80a4>  // b.plast
  409d24:	add	x18, x20, x16, lsl #3
  409d28:	add	x0, x10, x17, lsl #3
  409d2c:	cmp	x18, x0
  409d30:	b.cs	409dc8 <feof@plt+0x8128>  // b.hs, b.nlast
  409d34:	add	x18, x16, x17
  409d38:	add	x18, x20, x18, lsl #3
  409d3c:	cmp	x10, x18
  409d40:	b.cs	409dc8 <feof@plt+0x8128>  // b.hs, b.nlast
  409d44:	mov	x18, xzr
  409d48:	add	x0, x9, x18
  409d4c:	add	x1, x18, x16
  409d50:	add	x16, x20, x0, lsl #3
  409d54:	add	x0, x20, x1, lsl #3
  409d58:	sub	x17, x17, x18
  409d5c:	ldr	x18, [x16]
  409d60:	ldr	x1, [x0]
  409d64:	subs	x17, x17, #0x1
  409d68:	str	x18, [x0], #8
  409d6c:	str	x1, [x16], #8
  409d70:	b.ne	409d5c <feof@plt+0x80bc>  // b.any
  409d74:	add	w13, w15, w13
  409d78:	cmp	w14, w27
  409d7c:	b.le	409e30 <feof@plt+0x8190>
  409d80:	cmp	w27, w13
  409d84:	b.gt	409c80 <feof@plt+0x7fe0>
  409d88:	b	409e30 <feof@plt+0x8190>
  409d8c:	and	x18, x16, #0xfffffffc
  409d90:	add	x0, x11, x15, lsl #3
  409d94:	add	x1, x11, x17, lsl #3
  409d98:	mov	x2, x18
  409d9c:	ldp	q0, q3, [x0, #-16]
  409da0:	ldp	q1, q2, [x1, #-16]
  409da4:	subs	x2, x2, #0x4
  409da8:	stp	q1, q2, [x0, #-16]
  409dac:	stp	q0, q3, [x1, #-16]
  409db0:	add	x0, x0, #0x20
  409db4:	add	x1, x1, #0x20
  409db8:	b.ne	409d9c <feof@plt+0x80fc>  // b.any
  409dbc:	cmp	x18, x16
  409dc0:	b.eq	409d78 <feof@plt+0x80d8>  // b.none
  409dc4:	b	409cdc <feof@plt+0x803c>
  409dc8:	and	x18, x17, #0xfffffffc
  409dcc:	add	x0, x11, x16, lsl #3
  409dd0:	mov	x1, x18
  409dd4:	mov	x2, x12
  409dd8:	ldp	q0, q3, [x0, #-16]
  409ddc:	ldp	q1, q2, [x2, #-16]
  409de0:	subs	x1, x1, #0x4
  409de4:	stp	q1, q2, [x0, #-16]
  409de8:	stp	q0, q3, [x2, #-16]
  409dec:	add	x0, x0, #0x20
  409df0:	add	x2, x2, #0x20
  409df4:	b.ne	409dd8 <feof@plt+0x8138>  // b.any
  409df8:	cmp	x18, x17
  409dfc:	b.ne	409d48 <feof@plt+0x80a8>  // b.any
  409e00:	b	409d74 <feof@plt+0x80d4>
  409e04:	cbz	w22, 409e54 <feof@plt+0x81b4>
  409e08:	add	w9, w23, #0x1
  409e0c:	str	x8, [x19, #16]
  409e10:	str	w9, [x19]
  409e14:	mov	w27, #0x1                   	// #1
  409e18:	b	409e58 <feof@plt+0x81b8>
  409e1c:	cmp	w26, w27
  409e20:	b.ne	409e3c <feof@plt+0x819c>  // b.any
  409e24:	mov	w26, w8
  409e28:	str	w8, [x19, #48]
  409e2c:	b	409e3c <feof@plt+0x819c>
  409e30:	add	w9, w26, w8
  409e34:	sub	w26, w9, w27
  409e38:	stp	w26, w8, [x19, #48]
  409e3c:	str	w21, [x19, #52]
  409e40:	str	w21, [x19]
  409e44:	mov	w27, w21
  409e48:	cmp	w26, w27
  409e4c:	b.eq	409e54 <feof@plt+0x81b4>  // b.none
  409e50:	str	w26, [x19]
  409e54:	mov	w27, #0xffffffff            	// #-1
  409e58:	mov	w0, w27
  409e5c:	ldp	x20, x19, [sp, #176]
  409e60:	ldp	x22, x21, [sp, #160]
  409e64:	ldp	x24, x23, [sp, #144]
  409e68:	ldp	x26, x25, [sp, #128]
  409e6c:	ldp	x28, x27, [sp, #112]
  409e70:	ldp	x29, x30, [sp, #96]
  409e74:	add	sp, sp, #0xc0
  409e78:	ret
  409e7c:	ldur	x25, [x29, #-8]
  409e80:	mov	w8, #0xffffffff            	// #-1
  409e84:	stur	wzr, [x29, #-36]
  409e88:	stur	xzr, [x29, #-32]
  409e8c:	str	w8, [sp, #48]
  409e90:	b	409ea8 <feof@plt+0x8208>
  409e94:	mov	w8, #0x1                   	// #1
  409e98:	stur	w8, [x29, #-36]
  409e9c:	ldr	x28, [x25, #32]!
  409ea0:	add	w24, w24, #0x1
  409ea4:	cbz	x28, 409f14 <feof@plt+0x8274>
  409ea8:	mov	x0, x28
  409eac:	mov	x1, x22
  409eb0:	mov	x2, x27
  409eb4:	bl	401a90 <strncmp@plt>
  409eb8:	cbnz	w0, 409e9c <feof@plt+0x81fc>
  409ebc:	mov	x0, x28
  409ec0:	bl	4018d0 <strlen@plt>
  409ec4:	cmp	w27, w0
  409ec8:	b.eq	4098c4 <feof@plt+0x7c24>  // b.none
  409ecc:	ldur	x10, [x29, #-32]
  409ed0:	cbz	x10, 409f08 <feof@plt+0x8268>
  409ed4:	ldr	w8, [x10, #8]
  409ed8:	ldr	w9, [x25, #8]
  409edc:	cmp	w8, w9
  409ee0:	b.ne	409e94 <feof@plt+0x81f4>  // b.any
  409ee4:	ldr	x8, [x10, #16]
  409ee8:	ldr	x9, [x25, #16]
  409eec:	cmp	x8, x9
  409ef0:	b.ne	409e94 <feof@plt+0x81f4>  // b.any
  409ef4:	ldr	w8, [x10, #24]
  409ef8:	ldr	w9, [x25, #24]
  409efc:	cmp	w8, w9
  409f00:	b.ne	409e94 <feof@plt+0x81f4>  // b.any
  409f04:	b	409e9c <feof@plt+0x81fc>
  409f08:	stur	x25, [x29, #-32]
  409f0c:	str	w24, [sp, #48]
  409f10:	b	409e9c <feof@plt+0x81fc>
  409f14:	ldr	x24, [sp, #24]
  409f18:	ldr	x25, [sp, #40]
  409f1c:	ldur	w8, [x29, #-36]
  409f20:	cbz	w8, 409f44 <feof@plt+0x82a4>
  409f24:	ldur	w8, [x29, #-12]
  409f28:	cbnz	w8, 40a3c0 <feof@plt+0x8720>
  409f2c:	mov	x0, x22
  409f30:	bl	4018d0 <strlen@plt>
  409f34:	add	x8, x22, x0
  409f38:	add	w9, w23, #0x1
  409f3c:	str	wzr, [x19, #8]
  409f40:	b	40a23c <feof@plt+0x859c>
  409f44:	ldp	w10, w5, [sp, #8]
  409f48:	ldur	x27, [x29, #-32]
  409f4c:	ldr	w28, [sp, #48]
  409f50:	cbz	x27, 409f80 <feof@plt+0x82e0>
  409f54:	ldr	x8, [sp, #16]
  409f58:	add	x8, x8, #0x1
  409f5c:	str	w8, [x19]
  409f60:	ldrb	w10, [x26]
  409f64:	ldr	w9, [x27, #8]
  409f68:	cbz	w10, 40a0ac <feof@plt+0x840c>
  409f6c:	ldr	x10, [sp, #32]
  409f70:	cbz	w9, 40a110 <feof@plt+0x8470>
  409f74:	add	x8, x26, #0x1
  409f78:	str	x8, [x19, #16]
  409f7c:	b	40a0cc <feof@plt+0x842c>
  409f80:	ldur	w26, [x29, #-12]
  409f84:	ldr	x27, [sp, #32]
  409f88:	cbz	w5, 409fac <feof@plt+0x830c>
  409f8c:	cmp	w10, #0x2d
  409f90:	b.eq	409fac <feof@plt+0x830c>  // b.none
  409f94:	ldrb	w1, [x22]
  409f98:	mov	x0, x24
  409f9c:	mov	w28, w10
  409fa0:	bl	401980 <strchr@plt>
  409fa4:	mov	w10, w28
  409fa8:	cbnz	x0, 409ffc <feof@plt+0x835c>
  409fac:	cbnz	w26, 40a378 <feof@plt+0x86d8>
  409fb0:	ldr	w8, [x19]
  409fb4:	adrp	x9, 40e000 <_ZdlPvm@@Base+0x2294>
  409fb8:	add	x9, x9, #0x7a1
  409fbc:	str	wzr, [x19, #8]
  409fc0:	add	w8, w8, #0x1
  409fc4:	str	x9, [x19, #32]
  409fc8:	str	w8, [x19]
  409fcc:	mov	w27, #0x3f                  	// #63
  409fd0:	b	409e58 <feof@plt+0x81b8>
  409fd4:	mov	x0, x24
  409fd8:	mov	w1, w10
  409fdc:	mov	w28, w10
  409fe0:	stp	x9, x25, [sp, #32]
  409fe4:	mov	w25, w5
  409fe8:	bl	401980 <strchr@plt>
  409fec:	mov	w5, w25
  409ff0:	ldp	x9, x25, [sp, #32]
  409ff4:	mov	w10, w28
  409ff8:	cbz	x0, 4097cc <feof@plt+0x7b2c>
  409ffc:	add	x28, x22, #0x1
  40a000:	str	x28, [x25]
  40a004:	ldrb	w27, [x22]
  40a008:	mov	x0, x24
  40a00c:	mov	w1, w27
  40a010:	bl	401980 <strchr@plt>
  40a014:	ldrb	w8, [x22, #1]
  40a018:	cbnz	w8, 40a024 <feof@plt+0x8384>
  40a01c:	add	w23, w23, #0x1
  40a020:	str	w23, [x19]
  40a024:	cmp	w27, #0x3a
  40a028:	b.eq	40a064 <feof@plt+0x83c4>  // b.none
  40a02c:	cbz	x0, 40a064 <feof@plt+0x83c4>
  40a030:	ldrb	w9, [x0]
  40a034:	ldrb	w8, [x0, #1]
  40a038:	cmp	w9, #0x57
  40a03c:	b.ne	40a074 <feof@plt+0x83d4>  // b.any
  40a040:	cmp	w8, #0x3b
  40a044:	b.ne	40a074 <feof@plt+0x83d4>  // b.any
  40a048:	ldrb	w8, [x28]
  40a04c:	cbz	w8, 40a098 <feof@plt+0x83f8>
  40a050:	add	w8, w23, #0x1
  40a054:	str	x28, [x19, #16]
  40a058:	str	w8, [sp, #32]
  40a05c:	str	w8, [x19]
  40a060:	b	40a150 <feof@plt+0x84b0>
  40a064:	cbnz	w26, 40a2a0 <feof@plt+0x8600>
  40a068:	str	w27, [x19, #8]
  40a06c:	mov	w27, #0x3f                  	// #63
  40a070:	b	409e58 <feof@plt+0x81b8>
  40a074:	cmp	w8, #0x3a
  40a078:	b.ne	409e58 <feof@plt+0x81b8>  // b.any
  40a07c:	ldrb	w9, [x0, #2]
  40a080:	ldrb	w8, [x28]
  40a084:	cmp	w9, #0x3a
  40a088:	b.ne	40a0f8 <feof@plt+0x8458>  // b.any
  40a08c:	cbnz	w8, 40a0fc <feof@plt+0x845c>
  40a090:	str	xzr, [x19, #16]
  40a094:	b	40a108 <feof@plt+0x8468>
  40a098:	cmp	w23, w21
  40a09c:	b.ne	40a13c <feof@plt+0x849c>  // b.any
  40a0a0:	cbnz	w26, 40a494 <feof@plt+0x87f4>
  40a0a4:	str	w27, [x19, #8]
  40a0a8:	b	40a428 <feof@plt+0x8788>
  40a0ac:	cmp	w9, #0x1
  40a0b0:	b.ne	40a0cc <feof@plt+0x842c>  // b.any
  40a0b4:	cmp	w8, w21
  40a0b8:	b.ge	40a354 <feof@plt+0x86b4>  // b.tcont
  40a0bc:	add	w9, w23, #0x2
  40a0c0:	str	w9, [x19]
  40a0c4:	ldr	x8, [x20, x8, lsl #3]
  40a0c8:	b	409f78 <feof@plt+0x82d8>
  40a0cc:	mov	x0, x22
  40a0d0:	bl	4018d0 <strlen@plt>
  40a0d4:	add	x8, x22, x0
  40a0d8:	str	x8, [x25]
  40a0dc:	ldur	x8, [x29, #-24]
  40a0e0:	cbz	x8, 40a0e8 <feof@plt+0x8448>
  40a0e4:	str	w28, [x8]
  40a0e8:	ldr	x8, [x27, #16]
  40a0ec:	ldr	w27, [x27, #24]
  40a0f0:	cbnz	x8, 40a348 <feof@plt+0x86a8>
  40a0f4:	b	409e58 <feof@plt+0x81b8>
  40a0f8:	cbz	w8, 40a2d4 <feof@plt+0x8634>
  40a0fc:	add	w8, w23, #0x1
  40a100:	str	x28, [x19, #16]
  40a104:	str	w8, [x19]
  40a108:	str	xzr, [x25]
  40a10c:	b	409e58 <feof@plt+0x81b8>
  40a110:	ldur	w8, [x29, #-12]
  40a114:	cbnz	w8, 40a468 <feof@plt+0x87c8>
  40a118:	ldr	x20, [x19, #32]
  40a11c:	mov	x0, x20
  40a120:	bl	4018d0 <strlen@plt>
  40a124:	add	x8, x20, x0
  40a128:	str	x8, [x19, #32]
  40a12c:	ldr	w8, [x27, #24]
  40a130:	mov	w27, #0x3f                  	// #63
  40a134:	str	w8, [x19, #8]
  40a138:	b	409e58 <feof@plt+0x81b8>
  40a13c:	add	w8, w23, #0x1
  40a140:	str	w8, [x19]
  40a144:	ldr	x28, [x20, w23, sxtw #3]
  40a148:	str	w8, [sp, #32]
  40a14c:	str	x28, [x19, #16]
  40a150:	ldur	x8, [x29, #-8]
  40a154:	str	x25, [sp, #40]
  40a158:	str	x28, [x25]
  40a15c:	mov	x25, x28
  40a160:	ldrb	w22, [x25]
  40a164:	cbz	w22, 40a178 <feof@plt+0x84d8>
  40a168:	cmp	w22, #0x3d
  40a16c:	b.eq	40a178 <feof@plt+0x84d8>  // b.none
  40a170:	ldrb	w22, [x25, #1]!
  40a174:	cbnz	w22, 40a168 <feof@plt+0x84c8>
  40a178:	ldr	x27, [x8]
  40a17c:	cbz	x27, 40a290 <feof@plt+0x85f0>
  40a180:	mov	x8, x28
  40a184:	sub	x26, x25, x8
  40a188:	str	x24, [sp, #24]
  40a18c:	mov	w24, wzr
  40a190:	mov	w28, wzr
  40a194:	mov	x23, x8
  40a198:	and	x8, x26, #0xffffffff
  40a19c:	stur	wzr, [x29, #-36]
  40a1a0:	stur	xzr, [x29, #-32]
  40a1a4:	str	x8, [sp, #48]
  40a1a8:	b	40a1c0 <feof@plt+0x8520>
  40a1ac:	ldur	x8, [x29, #-8]
  40a1b0:	ldr	x27, [x8, #32]!
  40a1b4:	add	w24, w24, #0x1
  40a1b8:	stur	x8, [x29, #-8]
  40a1bc:	cbz	x27, 40a21c <feof@plt+0x857c>
  40a1c0:	mov	x0, x27
  40a1c4:	mov	x1, x23
  40a1c8:	mov	x2, x26
  40a1cc:	bl	401a90 <strncmp@plt>
  40a1d0:	cbnz	w0, 40a1ac <feof@plt+0x850c>
  40a1d4:	mov	x0, x27
  40a1d8:	bl	4018d0 <strlen@plt>
  40a1dc:	ldr	x8, [sp, #48]
  40a1e0:	cmp	x8, x0
  40a1e4:	b.eq	40a24c <feof@plt+0x85ac>  // b.none
  40a1e8:	ldur	x9, [x29, #-32]
  40a1ec:	ldur	x8, [x29, #-8]
  40a1f0:	cmp	x9, #0x0
  40a1f4:	csel	x9, x8, x9, eq  // eq = none
  40a1f8:	stur	x9, [x29, #-32]
  40a1fc:	ldur	w9, [x29, #-36]
  40a200:	csinc	w28, w28, wzr, eq  // eq = none
  40a204:	csel	w9, w24, w9, eq  // eq = none
  40a208:	stur	w9, [x29, #-36]
  40a20c:	ldr	x27, [x8, #32]!
  40a210:	add	w24, w24, #0x1
  40a214:	stur	x8, [x29, #-8]
  40a218:	cbnz	x27, 40a1c0 <feof@plt+0x8520>
  40a21c:	cbz	w28, 40a260 <feof@plt+0x85c0>
  40a220:	ldur	w8, [x29, #-12]
  40a224:	cbnz	w8, 40a43c <feof@plt+0x879c>
  40a228:	ldr	w20, [sp, #32]
  40a22c:	mov	x0, x23
  40a230:	bl	4018d0 <strlen@plt>
  40a234:	add	x8, x23, x0
  40a238:	add	w9, w20, #0x1
  40a23c:	str	x8, [x19, #32]
  40a240:	str	w9, [x19]
  40a244:	mov	w27, #0x3f                  	// #63
  40a248:	b	409e58 <feof@plt+0x81b8>
  40a24c:	ldur	x26, [x29, #-8]
  40a250:	mov	w27, w24
  40a254:	ldr	x24, [sp, #24]
  40a258:	ldur	w9, [x29, #-12]
  40a25c:	b	40a274 <feof@plt+0x85d4>
  40a260:	ldr	x24, [sp, #24]
  40a264:	ldur	w9, [x29, #-12]
  40a268:	ldur	x26, [x29, #-32]
  40a26c:	ldur	w27, [x29, #-36]
  40a270:	cbz	x26, 40a290 <feof@plt+0x85f0>
  40a274:	ldr	w8, [x26, #8]
  40a278:	cbz	w22, 40a2f8 <feof@plt+0x8658>
  40a27c:	cbz	w8, 40a3a0 <feof@plt+0x8700>
  40a280:	ldr	x22, [sp, #40]
  40a284:	add	x8, x25, #0x1
  40a288:	str	x8, [x19, #16]
  40a28c:	b	40a320 <feof@plt+0x8680>
  40a290:	ldr	x8, [sp, #40]
  40a294:	mov	w27, #0x57                  	// #87
  40a298:	str	xzr, [x8]
  40a29c:	b	409e58 <feof@plt+0x81b8>
  40a2a0:	ldr	w8, [x19, #44]
  40a2a4:	adrp	x9, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40a2a8:	ldr	x0, [x9, #3752]
  40a2ac:	ldr	x2, [x20]
  40a2b0:	adrp	x9, 40f000 <_ZdlPvm@@Base+0x3294>
  40a2b4:	adrp	x10, 40f000 <_ZdlPvm@@Base+0x3294>
  40a2b8:	add	x9, x9, #0x268
  40a2bc:	add	x10, x10, #0x282
  40a2c0:	cmp	w8, #0x0
  40a2c4:	csel	x1, x10, x9, eq  // eq = none
  40a2c8:	mov	w3, w27
  40a2cc:	bl	4018e0 <fprintf@plt>
  40a2d0:	b	40a068 <feof@plt+0x83c8>
  40a2d4:	cmp	w23, w21
  40a2d8:	b.ne	40a3e8 <feof@plt+0x8748>  // b.any
  40a2dc:	cbnz	w26, 40a518 <feof@plt+0x8878>
  40a2e0:	str	w27, [x19, #8]
  40a2e4:	ldrb	w8, [x24]
  40a2e8:	mov	w9, #0x3f                  	// #63
  40a2ec:	cmp	w8, #0x3a
  40a2f0:	csel	w27, w8, w9, eq  // eq = none
  40a2f4:	b	40a108 <feof@plt+0x8468>
  40a2f8:	ldr	x22, [sp, #40]
  40a2fc:	cmp	w8, #0x1
  40a300:	b.ne	40a320 <feof@plt+0x8680>  // b.any
  40a304:	ldr	w10, [sp, #32]
  40a308:	cmp	w10, w21
  40a30c:	b.ge	40a414 <feof@plt+0x8774>  // b.tcont
  40a310:	add	w8, w10, #0x1
  40a314:	str	w8, [x19]
  40a318:	ldr	x8, [x20, w10, sxtw #3]
  40a31c:	b	40a288 <feof@plt+0x85e8>
  40a320:	mov	x0, x23
  40a324:	bl	4018d0 <strlen@plt>
  40a328:	add	x8, x23, x0
  40a32c:	str	x8, [x22]
  40a330:	ldur	x8, [x29, #-24]
  40a334:	cbz	x8, 40a33c <feof@plt+0x869c>
  40a338:	str	w27, [x8]
  40a33c:	ldr	x8, [x26, #16]
  40a340:	ldr	w27, [x26, #24]
  40a344:	cbz	x8, 409e58 <feof@plt+0x81b8>
  40a348:	str	w27, [x8]
  40a34c:	mov	w27, wzr
  40a350:	b	409e58 <feof@plt+0x81b8>
  40a354:	ldur	w8, [x29, #-12]
  40a358:	cbnz	w8, 40a4cc <feof@plt+0x882c>
  40a35c:	mov	x0, x22
  40a360:	bl	4018d0 <strlen@plt>
  40a364:	add	x8, x22, x0
  40a368:	str	x8, [x19, #32]
  40a36c:	ldr	w8, [x27, #24]
  40a370:	str	w8, [x19, #8]
  40a374:	b	40a428 <feof@plt+0x8788>
  40a378:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40a37c:	ldr	x0, [x8, #3752]
  40a380:	ldr	x2, [x20]
  40a384:	cmp	w10, #0x2d
  40a388:	b.ne	40a3fc <feof@plt+0x875c>  // b.any
  40a38c:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x3294>
  40a390:	add	x1, x1, #0x228
  40a394:	mov	x3, x22
  40a398:	bl	4018e0 <fprintf@plt>
  40a39c:	b	409fb0 <feof@plt+0x8310>
  40a3a0:	cbnz	w9, 40a4f0 <feof@plt+0x8850>
  40a3a4:	mov	x0, x23
  40a3a8:	bl	4018d0 <strlen@plt>
  40a3ac:	ldr	x9, [sp, #40]
  40a3b0:	add	x8, x23, x0
  40a3b4:	mov	w27, #0x3f                  	// #63
  40a3b8:	str	x8, [x9]
  40a3bc:	b	409e58 <feof@plt+0x81b8>
  40a3c0:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40a3c4:	ldr	x0, [x8, #3752]
  40a3c8:	ldr	x2, [x20]
  40a3cc:	ldr	x3, [sp, #32]
  40a3d0:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x3294>
  40a3d4:	add	x1, x1, #0x18a
  40a3d8:	bl	4018e0 <fprintf@plt>
  40a3dc:	ldr	x22, [x19, #32]
  40a3e0:	ldr	w23, [x19]
  40a3e4:	b	409f2c <feof@plt+0x828c>
  40a3e8:	add	w8, w23, #0x1
  40a3ec:	str	w8, [x19]
  40a3f0:	ldr	x8, [x20, w23, sxtw #3]
  40a3f4:	str	x8, [x19, #16]
  40a3f8:	b	40a108 <feof@plt+0x8468>
  40a3fc:	ldrb	w3, [x27]
  40a400:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x3294>
  40a404:	add	x1, x1, #0x248
  40a408:	mov	x4, x22
  40a40c:	bl	4018e0 <fprintf@plt>
  40a410:	b	409fb0 <feof@plt+0x8310>
  40a414:	cbnz	w9, 40a538 <feof@plt+0x8898>
  40a418:	mov	x0, x23
  40a41c:	bl	4018d0 <strlen@plt>
  40a420:	add	x8, x23, x0
  40a424:	str	x8, [x22]
  40a428:	ldrb	w8, [x24]
  40a42c:	mov	w9, #0x3f                  	// #63
  40a430:	cmp	w8, #0x3a
  40a434:	csel	w27, w8, w9, eq  // eq = none
  40a438:	b	409e58 <feof@plt+0x81b8>
  40a43c:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40a440:	ldr	x0, [x8, #3752]
  40a444:	ldr	w8, [sp, #32]
  40a448:	ldr	x2, [x20]
  40a44c:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x3294>
  40a450:	add	x1, x1, #0x2c3
  40a454:	ldr	x3, [x20, w8, sxtw #3]
  40a458:	bl	4018e0 <fprintf@plt>
  40a45c:	ldr	x23, [x19, #32]
  40a460:	ldr	w20, [x19]
  40a464:	b	40a22c <feof@plt+0x858c>
  40a468:	ldrb	w8, [x10, #1]
  40a46c:	adrp	x9, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40a470:	ldr	x0, [x9, #3752]
  40a474:	ldr	x2, [x20]
  40a478:	cmp	w8, #0x2d
  40a47c:	b.ne	40a4b4 <feof@plt+0x8814>  // b.any
  40a480:	ldr	x3, [x27]
  40a484:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x3294>
  40a488:	add	x1, x1, #0x1a8
  40a48c:	bl	4018e0 <fprintf@plt>
  40a490:	b	40a118 <feof@plt+0x8478>
  40a494:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40a498:	ldr	x0, [x8, #3752]
  40a49c:	ldr	x2, [x20]
  40a4a0:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x3294>
  40a4a4:	add	x1, x1, #0x29c
  40a4a8:	mov	w3, w27
  40a4ac:	bl	4018e0 <fprintf@plt>
  40a4b0:	b	40a0a4 <feof@plt+0x8404>
  40a4b4:	ldrb	w3, [x10]
  40a4b8:	ldr	x4, [x27]
  40a4bc:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x3294>
  40a4c0:	add	x1, x1, #0x1d5
  40a4c4:	bl	4018e0 <fprintf@plt>
  40a4c8:	b	40a118 <feof@plt+0x8478>
  40a4cc:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40a4d0:	ldr	x0, [x8, #3752]
  40a4d4:	ldr	x2, [x20]
  40a4d8:	ldr	x3, [sp, #32]
  40a4dc:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x3294>
  40a4e0:	add	x1, x1, #0x202
  40a4e4:	bl	4018e0 <fprintf@plt>
  40a4e8:	ldr	x22, [x25]
  40a4ec:	b	40a35c <feof@plt+0x86bc>
  40a4f0:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40a4f4:	ldr	x2, [x20]
  40a4f8:	ldr	x0, [x8, #3752]
  40a4fc:	ldr	x3, [x26]
  40a500:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x3294>
  40a504:	add	x1, x1, #0x2e4
  40a508:	bl	4018e0 <fprintf@plt>
  40a50c:	ldr	x8, [sp, #40]
  40a510:	ldr	x23, [x8]
  40a514:	b	40a3a4 <feof@plt+0x8704>
  40a518:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40a51c:	ldr	x0, [x8, #3752]
  40a520:	ldr	x2, [x20]
  40a524:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x3294>
  40a528:	add	x1, x1, #0x29c
  40a52c:	mov	w3, w27
  40a530:	bl	4018e0 <fprintf@plt>
  40a534:	b	40a2e0 <feof@plt+0x8640>
  40a538:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40a53c:	add	x9, x20, w10, sxtw #3
  40a540:	ldr	x2, [x20]
  40a544:	ldr	x0, [x8, #3752]
  40a548:	ldur	x3, [x9, #-8]
  40a54c:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x3294>
  40a550:	add	x1, x1, #0x202
  40a554:	bl	4018e0 <fprintf@plt>
  40a558:	ldr	x23, [x22]
  40a55c:	b	40a418 <feof@plt+0x8778>
  40a560:	stp	x29, x30, [sp, #-32]!
  40a564:	stp	x20, x19, [sp, #16]
  40a568:	adrp	x20, 422000 <_Znam@GLIBCXX_3.4>
  40a56c:	adrp	x8, 422000 <_Znam@GLIBCXX_3.4>
  40a570:	ldr	w9, [x20, #628]
  40a574:	ldr	w8, [x8, #632]
  40a578:	adrp	x19, 424000 <stderr@@GLIBC_2.17+0x158>
  40a57c:	add	x19, x19, #0x8
  40a580:	mov	x7, x19
  40a584:	mov	x29, sp
  40a588:	stp	w9, w8, [x19]
  40a58c:	bl	409728 <feof@plt+0x7a88>
  40a590:	ldr	w8, [x19]
  40a594:	ldr	x9, [x19, #16]
  40a598:	ldr	w11, [x19, #8]
  40a59c:	adrp	x10, 425000 <stderr@@GLIBC_2.17+0x1158>
  40a5a0:	str	w8, [x20, #628]
  40a5a4:	ldp	x20, x19, [sp, #16]
  40a5a8:	adrp	x12, 422000 <_Znam@GLIBCXX_3.4>
  40a5ac:	str	x9, [x10, #4040]
  40a5b0:	str	w11, [x12, #636]
  40a5b4:	ldp	x29, x30, [sp], #32
  40a5b8:	ret
  40a5bc:	stp	x29, x30, [sp, #-32]!
  40a5c0:	stp	x20, x19, [sp, #16]
  40a5c4:	adrp	x20, 422000 <_Znam@GLIBCXX_3.4>
  40a5c8:	adrp	x8, 422000 <_Znam@GLIBCXX_3.4>
  40a5cc:	ldr	w9, [x20, #628]
  40a5d0:	ldr	w8, [x8, #632]
  40a5d4:	adrp	x19, 424000 <stderr@@GLIBC_2.17+0x158>
  40a5d8:	add	x19, x19, #0x8
  40a5dc:	mov	w6, #0x1                   	// #1
  40a5e0:	mov	x3, xzr
  40a5e4:	mov	x4, xzr
  40a5e8:	mov	w5, wzr
  40a5ec:	mov	x7, x19
  40a5f0:	mov	x29, sp
  40a5f4:	stp	w9, w8, [x19]
  40a5f8:	bl	409728 <feof@plt+0x7a88>
  40a5fc:	ldr	w8, [x19]
  40a600:	ldr	x9, [x19, #16]
  40a604:	ldr	w11, [x19, #8]
  40a608:	adrp	x10, 425000 <stderr@@GLIBC_2.17+0x1158>
  40a60c:	str	w8, [x20, #628]
  40a610:	ldp	x20, x19, [sp, #16]
  40a614:	adrp	x12, 422000 <_Znam@GLIBCXX_3.4>
  40a618:	str	x9, [x10, #4040]
  40a61c:	str	w11, [x12, #636]
  40a620:	ldp	x29, x30, [sp], #32
  40a624:	ret
  40a628:	mov	w5, wzr
  40a62c:	mov	w6, wzr
  40a630:	b	40a560 <feof@plt+0x88c0>
  40a634:	mov	x7, x5
  40a638:	mov	w5, wzr
  40a63c:	mov	w6, wzr
  40a640:	b	409728 <feof@plt+0x7a88>
  40a644:	mov	w5, #0x1                   	// #1
  40a648:	mov	w6, wzr
  40a64c:	b	40a560 <feof@plt+0x88c0>
  40a650:	mov	x7, x5
  40a654:	mov	w5, #0x1                   	// #1
  40a658:	mov	w6, wzr
  40a65c:	b	409728 <feof@plt+0x7a88>
  40a660:	stp	xzr, xzr, [x0]
  40a664:	ret
  40a668:	stp	x29, x30, [sp, #-32]!
  40a66c:	str	x19, [sp, #16]
  40a670:	mov	x29, sp
  40a674:	mov	w8, #0x11                  	// #17
  40a678:	mov	x19, x0
  40a67c:	str	w8, [x0, #8]
  40a680:	mov	w0, #0x110                 	// #272
  40a684:	bl	401840 <_Znam@plt>
  40a688:	movi	v0.2d, #0x0
  40a68c:	stp	q0, q0, [x0]
  40a690:	stp	q0, q0, [x0, #32]
  40a694:	stp	q0, q0, [x0, #64]
  40a698:	stp	q0, q0, [x0, #96]
  40a69c:	stp	q0, q0, [x0, #128]
  40a6a0:	stp	q0, q0, [x0, #160]
  40a6a4:	stp	q0, q0, [x0, #192]
  40a6a8:	stp	q0, q0, [x0, #224]
  40a6ac:	str	q0, [x0, #256]
  40a6b0:	str	x0, [x19]
  40a6b4:	str	wzr, [x19, #12]
  40a6b8:	ldr	x19, [sp, #16]
  40a6bc:	ldp	x29, x30, [sp], #32
  40a6c0:	ret
  40a6c4:	stp	x29, x30, [sp, #-48]!
  40a6c8:	stp	x20, x19, [sp, #32]
  40a6cc:	mov	x19, x0
  40a6d0:	ldr	w8, [x0, #8]
  40a6d4:	ldr	x0, [x0]
  40a6d8:	str	x21, [sp, #16]
  40a6dc:	mov	x29, sp
  40a6e0:	cbz	w8, 40a70c <feof@plt+0x8a6c>
  40a6e4:	mov	x20, xzr
  40a6e8:	mov	x21, xzr
  40a6ec:	ldr	x0, [x0, x20]
  40a6f0:	bl	401960 <free@plt>
  40a6f4:	ldr	w8, [x19, #8]
  40a6f8:	ldr	x0, [x19]
  40a6fc:	add	x21, x21, #0x1
  40a700:	add	x20, x20, #0x10
  40a704:	cmp	x21, x8
  40a708:	b.cc	40a6ec <feof@plt+0x8a4c>  // b.lo, b.ul, b.last
  40a70c:	cbz	x0, 40a720 <feof@plt+0x8a80>
  40a710:	ldp	x20, x19, [sp, #32]
  40a714:	ldr	x21, [sp, #16]
  40a718:	ldp	x29, x30, [sp], #48
  40a71c:	b	401b10 <_ZdaPv@plt>
  40a720:	ldp	x20, x19, [sp, #32]
  40a724:	ldr	x21, [sp, #16]
  40a728:	ldp	x29, x30, [sp], #48
  40a72c:	ret
  40a730:	stp	x29, x30, [sp, #-96]!
  40a734:	stp	x28, x27, [sp, #16]
  40a738:	stp	x26, x25, [sp, #32]
  40a73c:	stp	x24, x23, [sp, #48]
  40a740:	stp	x22, x21, [sp, #64]
  40a744:	stp	x20, x19, [sp, #80]
  40a748:	mov	x29, sp
  40a74c:	mov	x19, x2
  40a750:	mov	x21, x1
  40a754:	mov	x20, x0
  40a758:	cbnz	x1, 40a76c <feof@plt+0x8acc>
  40a75c:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x3294>
  40a760:	add	x1, x1, #0x322
  40a764:	mov	w0, #0x1f                  	// #31
  40a768:	bl	40db60 <_ZdlPvm@@Base+0x1df4>
  40a76c:	mov	x0, x21
  40a770:	bl	40c184 <_ZdlPvm@@Base+0x418>
  40a774:	ldr	w24, [x20, #8]
  40a778:	ldr	x22, [x20]
  40a77c:	mov	x23, x0
  40a780:	udiv	x8, x0, x24
  40a784:	msub	x27, x8, x24, x0
  40a788:	lsl	x8, x27, #4
  40a78c:	ldr	x25, [x22, x8]
  40a790:	cbz	x25, 40a7dc <feof@plt+0x8b3c>
  40a794:	mov	x0, x25
  40a798:	mov	x1, x21
  40a79c:	bl	401bb0 <strcmp@plt>
  40a7a0:	cbz	w0, 40a7d0 <feof@plt+0x8b30>
  40a7a4:	cmp	w27, #0x0
  40a7a8:	csel	w8, w24, w27, eq  // eq = none
  40a7ac:	sub	w27, w8, #0x1
  40a7b0:	lsl	x8, x27, #4
  40a7b4:	ldr	x25, [x22, x8]
  40a7b8:	cbz	x25, 40a7dc <feof@plt+0x8b3c>
  40a7bc:	mov	x0, x25
  40a7c0:	mov	x1, x21
  40a7c4:	bl	401bb0 <strcmp@plt>
  40a7c8:	cbnz	w0, 40a7a4 <feof@plt+0x8b04>
  40a7cc:	mov	w27, w27
  40a7d0:	add	x8, x22, x27, lsl #4
  40a7d4:	str	x19, [x8, #8]
  40a7d8:	b	40a930 <feof@plt+0x8c90>
  40a7dc:	cbz	x19, 40a8b0 <feof@plt+0x8c10>
  40a7e0:	ldr	w8, [x20, #12]
  40a7e4:	cmp	w24, w8, lsl #2
  40a7e8:	b.hi	40a8fc <feof@plt+0x8c5c>  // b.pmore
  40a7ec:	mov	w0, w24
  40a7f0:	bl	40c200 <_ZdlPvm@@Base+0x494>
  40a7f4:	mov	w28, w0
  40a7f8:	lsl	x27, x28, #4
  40a7fc:	mov	w25, w0
  40a800:	str	w0, [x20, #8]
  40a804:	mov	x0, x27
  40a808:	bl	401840 <_Znam@plt>
  40a80c:	mov	x26, x0
  40a810:	cbz	w25, 40a824 <feof@plt+0x8b84>
  40a814:	mov	x0, x26
  40a818:	mov	w1, wzr
  40a81c:	mov	x2, x27
  40a820:	bl	401970 <memset@plt>
  40a824:	str	x26, [x20]
  40a828:	cbz	w24, 40a8c4 <feof@plt+0x8c24>
  40a82c:	mov	x25, xzr
  40a830:	b	40a844 <feof@plt+0x8ba4>
  40a834:	bl	401960 <free@plt>
  40a838:	add	x25, x25, #0x1
  40a83c:	cmp	x25, x24
  40a840:	b.eq	40a8b8 <feof@plt+0x8c18>  // b.none
  40a844:	add	x26, x22, x25, lsl #4
  40a848:	ldr	x0, [x26]
  40a84c:	cbz	x0, 40a838 <feof@plt+0x8b98>
  40a850:	mov	x27, x26
  40a854:	ldr	x8, [x27, #8]!
  40a858:	cbz	x8, 40a834 <feof@plt+0x8b94>
  40a85c:	bl	40c184 <_ZdlPvm@@Base+0x418>
  40a860:	ldr	w10, [x20, #8]
  40a864:	ldr	x8, [x20]
  40a868:	udiv	x9, x0, x10
  40a86c:	msub	x9, x9, x10, x0
  40a870:	add	x11, x8, x9, lsl #4
  40a874:	ldr	x12, [x11]
  40a878:	cbz	x12, 40a898 <feof@plt+0x8bf8>
  40a87c:	cmp	w9, #0x0
  40a880:	csel	w9, w10, w9, eq  // eq = none
  40a884:	sub	w9, w9, #0x1
  40a888:	add	x11, x8, w9, uxtw #4
  40a88c:	ldr	x12, [x11]
  40a890:	cbnz	x12, 40a87c <feof@plt+0x8bdc>
  40a894:	mov	w9, w9
  40a898:	ldr	x10, [x26]
  40a89c:	add	x8, x8, x9, lsl #4
  40a8a0:	str	x10, [x11]
  40a8a4:	ldr	x10, [x27]
  40a8a8:	str	x10, [x8, #8]
  40a8ac:	b	40a838 <feof@plt+0x8b98>
  40a8b0:	mov	x25, xzr
  40a8b4:	b	40a930 <feof@plt+0x8c90>
  40a8b8:	ldr	w28, [x20, #8]
  40a8bc:	ldr	x26, [x20]
  40a8c0:	mov	w25, w28
  40a8c4:	udiv	x8, x23, x28
  40a8c8:	msub	x27, x8, x28, x23
  40a8cc:	lsl	x8, x27, #4
  40a8d0:	ldr	x8, [x26, x8]
  40a8d4:	cbz	x8, 40a8f0 <feof@plt+0x8c50>
  40a8d8:	cmp	w27, #0x0
  40a8dc:	csel	w8, w25, w27, eq  // eq = none
  40a8e0:	sub	w27, w8, #0x1
  40a8e4:	lsl	x8, x27, #4
  40a8e8:	ldr	x8, [x26, x8]
  40a8ec:	cbnz	x8, 40a8d8 <feof@plt+0x8c38>
  40a8f0:	cbz	x22, 40a8fc <feof@plt+0x8c5c>
  40a8f4:	mov	x0, x22
  40a8f8:	bl	401b10 <_ZdaPv@plt>
  40a8fc:	mov	x0, x21
  40a900:	bl	4018d0 <strlen@plt>
  40a904:	add	x0, x0, #0x1
  40a908:	bl	401bd0 <malloc@plt>
  40a90c:	mov	x1, x21
  40a910:	mov	x25, x0
  40a914:	bl	4019e0 <strcpy@plt>
  40a918:	ldr	x8, [x20]
  40a91c:	add	x8, x8, w27, uxtw #4
  40a920:	stp	x0, x19, [x8]
  40a924:	ldr	w8, [x20, #12]
  40a928:	add	w8, w8, #0x1
  40a92c:	str	w8, [x20, #12]
  40a930:	mov	x0, x25
  40a934:	ldp	x20, x19, [sp, #80]
  40a938:	ldp	x22, x21, [sp, #64]
  40a93c:	ldp	x24, x23, [sp, #48]
  40a940:	ldp	x26, x25, [sp, #32]
  40a944:	ldp	x28, x27, [sp, #16]
  40a948:	ldp	x29, x30, [sp], #96
  40a94c:	ret
  40a950:	stp	x29, x30, [sp, #-48]!
  40a954:	stp	x22, x21, [sp, #16]
  40a958:	stp	x20, x19, [sp, #32]
  40a95c:	mov	x29, sp
  40a960:	mov	x19, x1
  40a964:	mov	x20, x0
  40a968:	cbnz	x1, 40a97c <feof@plt+0x8cdc>
  40a96c:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x3294>
  40a970:	add	x1, x1, #0x322
  40a974:	mov	w0, #0x1f                  	// #31
  40a978:	bl	40db60 <_ZdlPvm@@Base+0x1df4>
  40a97c:	mov	x0, x19
  40a980:	bl	40c184 <_ZdlPvm@@Base+0x418>
  40a984:	ldr	w22, [x20, #8]
  40a988:	ldr	x20, [x20]
  40a98c:	udiv	x8, x0, x22
  40a990:	msub	x21, x8, x22, x0
  40a994:	lsl	x8, x21, #4
  40a998:	ldr	x0, [x20, x8]
  40a99c:	cbz	x0, 40a9dc <feof@plt+0x8d3c>
  40a9a0:	mov	x1, x19
  40a9a4:	bl	401bb0 <strcmp@plt>
  40a9a8:	cbz	w0, 40a9d4 <feof@plt+0x8d34>
  40a9ac:	cmp	w21, #0x0
  40a9b0:	csel	w8, w22, w21, eq  // eq = none
  40a9b4:	sub	w21, w8, #0x1
  40a9b8:	lsl	x8, x21, #4
  40a9bc:	ldr	x0, [x20, x8]
  40a9c0:	cbz	x0, 40a9dc <feof@plt+0x8d3c>
  40a9c4:	mov	x1, x19
  40a9c8:	bl	401bb0 <strcmp@plt>
  40a9cc:	cbnz	w0, 40a9ac <feof@plt+0x8d0c>
  40a9d0:	mov	w21, w21
  40a9d4:	add	x8, x20, x21, lsl #4
  40a9d8:	ldr	x0, [x8, #8]
  40a9dc:	ldp	x20, x19, [sp, #32]
  40a9e0:	ldp	x22, x21, [sp, #16]
  40a9e4:	ldp	x29, x30, [sp], #48
  40a9e8:	ret
  40a9ec:	stp	x29, x30, [sp, #-80]!
  40a9f0:	str	x25, [sp, #16]
  40a9f4:	stp	x24, x23, [sp, #32]
  40a9f8:	stp	x22, x21, [sp, #48]
  40a9fc:	stp	x20, x19, [sp, #64]
  40aa00:	mov	x29, sp
  40aa04:	ldr	x21, [x1]
  40aa08:	mov	x19, x1
  40aa0c:	mov	x20, x0
  40aa10:	cbnz	x21, 40aa24 <feof@plt+0x8d84>
  40aa14:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x3294>
  40aa18:	add	x1, x1, #0x322
  40aa1c:	mov	w0, #0x1f                  	// #31
  40aa20:	bl	40db60 <_ZdlPvm@@Base+0x1df4>
  40aa24:	mov	x0, x21
  40aa28:	bl	40c184 <_ZdlPvm@@Base+0x418>
  40aa2c:	ldr	w24, [x20, #8]
  40aa30:	ldr	x25, [x20]
  40aa34:	udiv	x8, x0, x24
  40aa38:	msub	x23, x8, x24, x0
  40aa3c:	lsl	x8, x23, #4
  40aa40:	ldr	x22, [x25, x8]
  40aa44:	cbz	x22, 40aa98 <feof@plt+0x8df8>
  40aa48:	mov	x0, x22
  40aa4c:	mov	x1, x21
  40aa50:	bl	401bb0 <strcmp@plt>
  40aa54:	cbz	w0, 40aa84 <feof@plt+0x8de4>
  40aa58:	cmp	w23, #0x0
  40aa5c:	csel	w8, w24, w23, eq  // eq = none
  40aa60:	sub	w23, w8, #0x1
  40aa64:	lsl	x8, x23, #4
  40aa68:	ldr	x22, [x25, x8]
  40aa6c:	cbz	x22, 40aa98 <feof@plt+0x8df8>
  40aa70:	mov	x0, x22
  40aa74:	mov	x1, x21
  40aa78:	bl	401bb0 <strcmp@plt>
  40aa7c:	cbnz	w0, 40aa58 <feof@plt+0x8db8>
  40aa80:	mov	w23, w23
  40aa84:	str	x22, [x19]
  40aa88:	ldr	x8, [x20]
  40aa8c:	add	x8, x8, x23, lsl #4
  40aa90:	ldr	x0, [x8, #8]
  40aa94:	b	40aa9c <feof@plt+0x8dfc>
  40aa98:	mov	x0, xzr
  40aa9c:	ldp	x20, x19, [sp, #64]
  40aaa0:	ldp	x22, x21, [sp, #48]
  40aaa4:	ldp	x24, x23, [sp, #32]
  40aaa8:	ldr	x25, [sp, #16]
  40aaac:	ldp	x29, x30, [sp], #80
  40aab0:	ret
  40aab4:	str	x1, [x0]
  40aab8:	str	wzr, [x0, #8]
  40aabc:	ret
  40aac0:	ldr	x10, [x0]
  40aac4:	ldr	w8, [x0, #8]
  40aac8:	ldr	w9, [x10, #8]
  40aacc:	cmp	w8, w9
  40aad0:	b.cs	40aaf8 <feof@plt+0x8e58>  // b.hs, b.nlast
  40aad4:	ldr	x10, [x10]
  40aad8:	add	x11, x10, x8, lsl #4
  40aadc:	ldr	x12, [x11]
  40aae0:	cbnz	x12, 40ab00 <feof@plt+0x8e60>
  40aae4:	add	x8, x8, #0x1
  40aae8:	cmp	w9, w8
  40aaec:	add	x11, x11, #0x10
  40aaf0:	str	w8, [x0, #8]
  40aaf4:	b.ne	40aadc <feof@plt+0x8e3c>  // b.any
  40aaf8:	mov	w0, wzr
  40aafc:	ret
  40ab00:	str	x12, [x1]
  40ab04:	add	x9, x10, w8, uxtw #4
  40ab08:	ldr	x9, [x9, #8]
  40ab0c:	add	w8, w8, #0x1
  40ab10:	str	x9, [x2]
  40ab14:	str	w8, [x0, #8]
  40ab18:	mov	w0, #0x1                   	// #1
  40ab1c:	ret
  40ab20:	stp	x29, x30, [sp, #-48]!
  40ab24:	str	x21, [sp, #16]
  40ab28:	stp	x20, x19, [sp, #32]
  40ab2c:	mov	x29, sp
  40ab30:	adrp	x21, 422000 <_Znam@GLIBCXX_3.4>
  40ab34:	adrp	x19, 424000 <stderr@@GLIBC_2.17+0x158>
  40ab38:	mov	x20, #0xffffffffffffe500    	// #-6912
  40ab3c:	add	x21, x21, #0x280
  40ab40:	add	x19, x19, #0x40
  40ab44:	mov	w0, #0x8                   	// #8
  40ab48:	bl	401840 <_Znam@plt>
  40ab4c:	add	x8, x21, x20
  40ab50:	ldr	x9, [x8, #6920]
  40ab54:	ldr	x1, [x8, #6912]
  40ab58:	mov	x2, x0
  40ab5c:	str	x9, [x0]
  40ab60:	mov	x0, x19
  40ab64:	bl	40a730 <feof@plt+0x8a90>
  40ab68:	adds	x20, x20, #0x10
  40ab6c:	b.ne	40ab44 <feof@plt+0x8ea4>  // b.any
  40ab70:	ldp	x20, x19, [sp, #32]
  40ab74:	ldr	x21, [sp, #16]
  40ab78:	ldp	x29, x30, [sp], #48
  40ab7c:	ret
  40ab80:	stp	x29, x30, [sp, #-48]!
  40ab84:	stp	x22, x21, [sp, #16]
  40ab88:	stp	x20, x19, [sp, #32]
  40ab8c:	mov	x29, sp
  40ab90:	mov	x19, x0
  40ab94:	cbnz	x0, 40aba8 <feof@plt+0x8f08>
  40ab98:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x3294>
  40ab9c:	add	x1, x1, #0x322
  40aba0:	mov	w0, #0x1f                  	// #31
  40aba4:	bl	40db60 <_ZdlPvm@@Base+0x1df4>
  40aba8:	mov	x0, x19
  40abac:	bl	40c184 <_ZdlPvm@@Base+0x418>
  40abb0:	adrp	x8, 424000 <stderr@@GLIBC_2.17+0x158>
  40abb4:	add	x8, x8, #0x40
  40abb8:	ldr	w22, [x8, #8]
  40abbc:	ldr	x20, [x8]
  40abc0:	udiv	x8, x0, x22
  40abc4:	msub	x21, x8, x22, x0
  40abc8:	lsl	x8, x21, #4
  40abcc:	ldr	x0, [x20, x8]
  40abd0:	cbz	x0, 40ac18 <feof@plt+0x8f78>
  40abd4:	mov	x1, x19
  40abd8:	bl	401bb0 <strcmp@plt>
  40abdc:	cbz	w0, 40ac08 <feof@plt+0x8f68>
  40abe0:	cmp	w21, #0x0
  40abe4:	csel	w8, w22, w21, eq  // eq = none
  40abe8:	sub	w21, w8, #0x1
  40abec:	lsl	x8, x21, #4
  40abf0:	ldr	x0, [x20, x8]
  40abf4:	cbz	x0, 40ac18 <feof@plt+0x8f78>
  40abf8:	mov	x1, x19
  40abfc:	bl	401bb0 <strcmp@plt>
  40ac00:	cbnz	w0, 40abe0 <feof@plt+0x8f40>
  40ac04:	mov	w21, w21
  40ac08:	add	x8, x20, x21, lsl #4
  40ac0c:	ldr	x8, [x8, #8]
  40ac10:	cbz	x8, 40ac28 <feof@plt+0x8f88>
  40ac14:	ldr	x0, [x8]
  40ac18:	ldp	x20, x19, [sp, #32]
  40ac1c:	ldp	x22, x21, [sp, #16]
  40ac20:	ldp	x29, x30, [sp], #48
  40ac24:	ret
  40ac28:	mov	x0, xzr
  40ac2c:	ldp	x20, x19, [sp, #32]
  40ac30:	ldp	x22, x21, [sp, #16]
  40ac34:	ldp	x29, x30, [sp], #48
  40ac38:	ret
  40ac3c:	mov	w8, w0
  40ac40:	tbnz	w0, #31, 40ac88 <feof@plt+0x8fe8>
  40ac44:	adrp	x0, 424000 <stderr@@GLIBC_2.17+0x158>
  40ac48:	mov	w9, #0x6667                	// #26215
  40ac4c:	add	x0, x0, #0x64
  40ac50:	movk	w9, #0x6666, lsl #16
  40ac54:	mov	w10, #0xa                   	// #10
  40ac58:	smull	x11, w8, w9
  40ac5c:	lsr	x13, x11, #63
  40ac60:	asr	x11, x11, #34
  40ac64:	add	w11, w11, w13
  40ac68:	add	w12, w8, #0x9
  40ac6c:	msub	w8, w11, w10, w8
  40ac70:	add	w8, w8, #0x30
  40ac74:	cmp	w12, #0x12
  40ac78:	strb	w8, [x0, #-1]!
  40ac7c:	mov	w8, w11
  40ac80:	b.hi	40ac58 <feof@plt+0x8fb8>  // b.pmore
  40ac84:	ret
  40ac88:	adrp	x0, 424000 <stderr@@GLIBC_2.17+0x158>
  40ac8c:	mov	w9, #0x6667                	// #26215
  40ac90:	add	x0, x0, #0x63
  40ac94:	movk	w9, #0x6666, lsl #16
  40ac98:	mov	w10, #0xa                   	// #10
  40ac9c:	smull	x11, w8, w9
  40aca0:	lsr	x13, x11, #63
  40aca4:	asr	x11, x11, #34
  40aca8:	neg	w12, w8
  40acac:	add	w11, w11, w13
  40acb0:	madd	w12, w11, w10, w12
  40acb4:	add	w8, w8, #0x9
  40acb8:	add	w12, w12, #0x30
  40acbc:	cmp	w8, #0x12
  40acc0:	strb	w12, [x0], #-1
  40acc4:	mov	w8, w11
  40acc8:	b.hi	40ac9c <feof@plt+0x8ffc>  // b.pmore
  40accc:	mov	w8, #0x2d                  	// #45
  40acd0:	strb	w8, [x0]
  40acd4:	ret
  40acd8:	mov	w8, w0
  40acdc:	adrp	x0, 424000 <stderr@@GLIBC_2.17+0x158>
  40ace0:	mov	w9, #0xcccd                	// #52429
  40ace4:	add	x0, x0, #0x79
  40ace8:	movk	w9, #0xcccc, lsl #16
  40acec:	mov	w10, #0xa                   	// #10
  40acf0:	umull	x11, w8, w9
  40acf4:	lsr	x11, x11, #35
  40acf8:	msub	w12, w11, w10, w8
  40acfc:	orr	w12, w12, #0x30
  40ad00:	cmp	w8, #0x9
  40ad04:	strb	w12, [x0, #-1]!
  40ad08:	mov	w8, w11
  40ad0c:	b.hi	40acf0 <feof@plt+0x9050>  // b.pmore
  40ad10:	ret
  40ad14:	stp	xzr, xzr, [x0]
  40ad18:	ret
  40ad1c:	stp	x29, x30, [sp, #-32]!
  40ad20:	str	x19, [sp, #16]
  40ad24:	mov	x29, sp
  40ad28:	mov	w8, #0x11                  	// #17
  40ad2c:	mov	x19, x0
  40ad30:	str	w8, [x0, #8]
  40ad34:	mov	w0, #0x110                 	// #272
  40ad38:	bl	401840 <_Znam@plt>
  40ad3c:	movi	v0.2d, #0x0
  40ad40:	stp	q0, q0, [x0]
  40ad44:	stp	q0, q0, [x0, #32]
  40ad48:	stp	q0, q0, [x0, #64]
  40ad4c:	stp	q0, q0, [x0, #96]
  40ad50:	stp	q0, q0, [x0, #128]
  40ad54:	stp	q0, q0, [x0, #160]
  40ad58:	stp	q0, q0, [x0, #192]
  40ad5c:	stp	q0, q0, [x0, #224]
  40ad60:	str	q0, [x0, #256]
  40ad64:	str	x0, [x19]
  40ad68:	str	wzr, [x19, #12]
  40ad6c:	ldr	x19, [sp, #16]
  40ad70:	ldp	x29, x30, [sp], #32
  40ad74:	ret
  40ad78:	stp	x29, x30, [sp, #-48]!
  40ad7c:	stp	x20, x19, [sp, #32]
  40ad80:	mov	x19, x0
  40ad84:	ldr	w8, [x0, #8]
  40ad88:	ldr	x0, [x0]
  40ad8c:	str	x21, [sp, #16]
  40ad90:	mov	x29, sp
  40ad94:	cbz	w8, 40adc0 <feof@plt+0x9120>
  40ad98:	mov	x20, xzr
  40ad9c:	mov	x21, xzr
  40ada0:	ldr	x0, [x0, x20]
  40ada4:	bl	401960 <free@plt>
  40ada8:	ldr	w8, [x19, #8]
  40adac:	ldr	x0, [x19]
  40adb0:	add	x21, x21, #0x1
  40adb4:	add	x20, x20, #0x10
  40adb8:	cmp	x21, x8
  40adbc:	b.cc	40ada0 <feof@plt+0x9100>  // b.lo, b.ul, b.last
  40adc0:	cbz	x0, 40add4 <feof@plt+0x9134>
  40adc4:	ldp	x20, x19, [sp, #32]
  40adc8:	ldr	x21, [sp, #16]
  40adcc:	ldp	x29, x30, [sp], #48
  40add0:	b	401b10 <_ZdaPv@plt>
  40add4:	ldp	x20, x19, [sp, #32]
  40add8:	ldr	x21, [sp, #16]
  40addc:	ldp	x29, x30, [sp], #48
  40ade0:	ret
  40ade4:	stp	x29, x30, [sp, #-96]!
  40ade8:	stp	x28, x27, [sp, #16]
  40adec:	stp	x26, x25, [sp, #32]
  40adf0:	stp	x24, x23, [sp, #48]
  40adf4:	stp	x22, x21, [sp, #64]
  40adf8:	stp	x20, x19, [sp, #80]
  40adfc:	mov	x29, sp
  40ae00:	mov	x19, x2
  40ae04:	mov	x21, x1
  40ae08:	mov	x20, x0
  40ae0c:	cbnz	x1, 40ae20 <feof@plt+0x9180>
  40ae10:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x3294>
  40ae14:	add	x1, x1, #0xf8f
  40ae18:	mov	w0, #0x28                  	// #40
  40ae1c:	bl	40db60 <_ZdlPvm@@Base+0x1df4>
  40ae20:	mov	x0, x21
  40ae24:	bl	40c184 <_ZdlPvm@@Base+0x418>
  40ae28:	ldr	w24, [x20, #8]
  40ae2c:	ldr	x22, [x20]
  40ae30:	mov	x23, x0
  40ae34:	udiv	x8, x0, x24
  40ae38:	msub	x27, x8, x24, x0
  40ae3c:	lsl	x8, x27, #4
  40ae40:	ldr	x25, [x22, x8]
  40ae44:	cbz	x25, 40ae90 <feof@plt+0x91f0>
  40ae48:	mov	x0, x25
  40ae4c:	mov	x1, x21
  40ae50:	bl	401bb0 <strcmp@plt>
  40ae54:	cbz	w0, 40ae84 <feof@plt+0x91e4>
  40ae58:	cmp	w27, #0x0
  40ae5c:	csel	w8, w24, w27, eq  // eq = none
  40ae60:	sub	w27, w8, #0x1
  40ae64:	lsl	x8, x27, #4
  40ae68:	ldr	x25, [x22, x8]
  40ae6c:	cbz	x25, 40ae90 <feof@plt+0x91f0>
  40ae70:	mov	x0, x25
  40ae74:	mov	x1, x21
  40ae78:	bl	401bb0 <strcmp@plt>
  40ae7c:	cbnz	w0, 40ae58 <feof@plt+0x91b8>
  40ae80:	mov	w27, w27
  40ae84:	add	x8, x22, x27, lsl #4
  40ae88:	str	x19, [x8, #8]
  40ae8c:	b	40afe4 <feof@plt+0x9344>
  40ae90:	cbz	x19, 40af64 <feof@plt+0x92c4>
  40ae94:	ldr	w8, [x20, #12]
  40ae98:	cmp	w24, w8, lsl #2
  40ae9c:	b.hi	40afb0 <feof@plt+0x9310>  // b.pmore
  40aea0:	mov	w0, w24
  40aea4:	bl	40c200 <_ZdlPvm@@Base+0x494>
  40aea8:	mov	w28, w0
  40aeac:	lsl	x27, x28, #4
  40aeb0:	mov	w25, w0
  40aeb4:	str	w0, [x20, #8]
  40aeb8:	mov	x0, x27
  40aebc:	bl	401840 <_Znam@plt>
  40aec0:	mov	x26, x0
  40aec4:	cbz	w25, 40aed8 <feof@plt+0x9238>
  40aec8:	mov	x0, x26
  40aecc:	mov	w1, wzr
  40aed0:	mov	x2, x27
  40aed4:	bl	401970 <memset@plt>
  40aed8:	str	x26, [x20]
  40aedc:	cbz	w24, 40af78 <feof@plt+0x92d8>
  40aee0:	mov	x25, xzr
  40aee4:	b	40aef8 <feof@plt+0x9258>
  40aee8:	bl	401960 <free@plt>
  40aeec:	add	x25, x25, #0x1
  40aef0:	cmp	x25, x24
  40aef4:	b.eq	40af6c <feof@plt+0x92cc>  // b.none
  40aef8:	add	x26, x22, x25, lsl #4
  40aefc:	ldr	x0, [x26]
  40af00:	cbz	x0, 40aeec <feof@plt+0x924c>
  40af04:	mov	x27, x26
  40af08:	ldr	x8, [x27, #8]!
  40af0c:	cbz	x8, 40aee8 <feof@plt+0x9248>
  40af10:	bl	40c184 <_ZdlPvm@@Base+0x418>
  40af14:	ldr	w10, [x20, #8]
  40af18:	ldr	x8, [x20]
  40af1c:	udiv	x9, x0, x10
  40af20:	msub	x9, x9, x10, x0
  40af24:	add	x11, x8, x9, lsl #4
  40af28:	ldr	x12, [x11]
  40af2c:	cbz	x12, 40af4c <feof@plt+0x92ac>
  40af30:	cmp	w9, #0x0
  40af34:	csel	w9, w10, w9, eq  // eq = none
  40af38:	sub	w9, w9, #0x1
  40af3c:	add	x11, x8, w9, uxtw #4
  40af40:	ldr	x12, [x11]
  40af44:	cbnz	x12, 40af30 <feof@plt+0x9290>
  40af48:	mov	w9, w9
  40af4c:	ldr	x10, [x26]
  40af50:	add	x8, x8, x9, lsl #4
  40af54:	str	x10, [x11]
  40af58:	ldr	x10, [x27]
  40af5c:	str	x10, [x8, #8]
  40af60:	b	40aeec <feof@plt+0x924c>
  40af64:	mov	x25, xzr
  40af68:	b	40afe4 <feof@plt+0x9344>
  40af6c:	ldr	w28, [x20, #8]
  40af70:	ldr	x26, [x20]
  40af74:	mov	w25, w28
  40af78:	udiv	x8, x23, x28
  40af7c:	msub	x27, x8, x28, x23
  40af80:	lsl	x8, x27, #4
  40af84:	ldr	x8, [x26, x8]
  40af88:	cbz	x8, 40afa4 <feof@plt+0x9304>
  40af8c:	cmp	w27, #0x0
  40af90:	csel	w8, w25, w27, eq  // eq = none
  40af94:	sub	w27, w8, #0x1
  40af98:	lsl	x8, x27, #4
  40af9c:	ldr	x8, [x26, x8]
  40afa0:	cbnz	x8, 40af8c <feof@plt+0x92ec>
  40afa4:	cbz	x22, 40afb0 <feof@plt+0x9310>
  40afa8:	mov	x0, x22
  40afac:	bl	401b10 <_ZdaPv@plt>
  40afb0:	mov	x0, x21
  40afb4:	bl	4018d0 <strlen@plt>
  40afb8:	add	x0, x0, #0x1
  40afbc:	bl	401bd0 <malloc@plt>
  40afc0:	mov	x1, x21
  40afc4:	mov	x25, x0
  40afc8:	bl	4019e0 <strcpy@plt>
  40afcc:	ldr	x8, [x20]
  40afd0:	add	x8, x8, w27, uxtw #4
  40afd4:	stp	x0, x19, [x8]
  40afd8:	ldr	w8, [x20, #12]
  40afdc:	add	w8, w8, #0x1
  40afe0:	str	w8, [x20, #12]
  40afe4:	mov	x0, x25
  40afe8:	ldp	x20, x19, [sp, #80]
  40afec:	ldp	x22, x21, [sp, #64]
  40aff0:	ldp	x24, x23, [sp, #48]
  40aff4:	ldp	x26, x25, [sp, #32]
  40aff8:	ldp	x28, x27, [sp, #16]
  40affc:	ldp	x29, x30, [sp], #96
  40b000:	ret
  40b004:	stp	x29, x30, [sp, #-48]!
  40b008:	stp	x22, x21, [sp, #16]
  40b00c:	stp	x20, x19, [sp, #32]
  40b010:	mov	x29, sp
  40b014:	mov	x19, x1
  40b018:	mov	x20, x0
  40b01c:	cbnz	x1, 40b030 <feof@plt+0x9390>
  40b020:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x3294>
  40b024:	add	x1, x1, #0xf8f
  40b028:	mov	w0, #0x28                  	// #40
  40b02c:	bl	40db60 <_ZdlPvm@@Base+0x1df4>
  40b030:	mov	x0, x19
  40b034:	bl	40c184 <_ZdlPvm@@Base+0x418>
  40b038:	ldr	w22, [x20, #8]
  40b03c:	ldr	x20, [x20]
  40b040:	udiv	x8, x0, x22
  40b044:	msub	x21, x8, x22, x0
  40b048:	lsl	x8, x21, #4
  40b04c:	ldr	x0, [x20, x8]
  40b050:	cbz	x0, 40b090 <feof@plt+0x93f0>
  40b054:	mov	x1, x19
  40b058:	bl	401bb0 <strcmp@plt>
  40b05c:	cbz	w0, 40b088 <feof@plt+0x93e8>
  40b060:	cmp	w21, #0x0
  40b064:	csel	w8, w22, w21, eq  // eq = none
  40b068:	sub	w21, w8, #0x1
  40b06c:	lsl	x8, x21, #4
  40b070:	ldr	x0, [x20, x8]
  40b074:	cbz	x0, 40b090 <feof@plt+0x93f0>
  40b078:	mov	x1, x19
  40b07c:	bl	401bb0 <strcmp@plt>
  40b080:	cbnz	w0, 40b060 <feof@plt+0x93c0>
  40b084:	mov	w21, w21
  40b088:	add	x8, x20, x21, lsl #4
  40b08c:	ldr	x0, [x8, #8]
  40b090:	ldp	x20, x19, [sp, #32]
  40b094:	ldp	x22, x21, [sp, #16]
  40b098:	ldp	x29, x30, [sp], #48
  40b09c:	ret
  40b0a0:	stp	x29, x30, [sp, #-80]!
  40b0a4:	str	x25, [sp, #16]
  40b0a8:	stp	x24, x23, [sp, #32]
  40b0ac:	stp	x22, x21, [sp, #48]
  40b0b0:	stp	x20, x19, [sp, #64]
  40b0b4:	mov	x29, sp
  40b0b8:	ldr	x21, [x1]
  40b0bc:	mov	x19, x1
  40b0c0:	mov	x20, x0
  40b0c4:	cbnz	x21, 40b0d8 <feof@plt+0x9438>
  40b0c8:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x3294>
  40b0cc:	add	x1, x1, #0xf8f
  40b0d0:	mov	w0, #0x28                  	// #40
  40b0d4:	bl	40db60 <_ZdlPvm@@Base+0x1df4>
  40b0d8:	mov	x0, x21
  40b0dc:	bl	40c184 <_ZdlPvm@@Base+0x418>
  40b0e0:	ldr	w24, [x20, #8]
  40b0e4:	ldr	x25, [x20]
  40b0e8:	udiv	x8, x0, x24
  40b0ec:	msub	x23, x8, x24, x0
  40b0f0:	lsl	x8, x23, #4
  40b0f4:	ldr	x22, [x25, x8]
  40b0f8:	cbz	x22, 40b14c <feof@plt+0x94ac>
  40b0fc:	mov	x0, x22
  40b100:	mov	x1, x21
  40b104:	bl	401bb0 <strcmp@plt>
  40b108:	cbz	w0, 40b138 <feof@plt+0x9498>
  40b10c:	cmp	w23, #0x0
  40b110:	csel	w8, w24, w23, eq  // eq = none
  40b114:	sub	w23, w8, #0x1
  40b118:	lsl	x8, x23, #4
  40b11c:	ldr	x22, [x25, x8]
  40b120:	cbz	x22, 40b14c <feof@plt+0x94ac>
  40b124:	mov	x0, x22
  40b128:	mov	x1, x21
  40b12c:	bl	401bb0 <strcmp@plt>
  40b130:	cbnz	w0, 40b10c <feof@plt+0x946c>
  40b134:	mov	w23, w23
  40b138:	str	x22, [x19]
  40b13c:	ldr	x8, [x20]
  40b140:	add	x8, x8, x23, lsl #4
  40b144:	ldr	x0, [x8, #8]
  40b148:	b	40b150 <feof@plt+0x94b0>
  40b14c:	mov	x0, xzr
  40b150:	ldp	x20, x19, [sp, #64]
  40b154:	ldp	x22, x21, [sp, #48]
  40b158:	ldp	x24, x23, [sp, #32]
  40b15c:	ldr	x25, [sp, #16]
  40b160:	ldp	x29, x30, [sp], #80
  40b164:	ret
  40b168:	str	x1, [x0]
  40b16c:	str	wzr, [x0, #8]
  40b170:	ret
  40b174:	ldr	x10, [x0]
  40b178:	ldr	w8, [x0, #8]
  40b17c:	ldr	w9, [x10, #8]
  40b180:	cmp	w8, w9
  40b184:	b.cs	40b1ac <feof@plt+0x950c>  // b.hs, b.nlast
  40b188:	ldr	x10, [x10]
  40b18c:	add	x11, x10, x8, lsl #4
  40b190:	ldr	x12, [x11]
  40b194:	cbnz	x12, 40b1b4 <feof@plt+0x9514>
  40b198:	add	x8, x8, #0x1
  40b19c:	cmp	w9, w8
  40b1a0:	add	x11, x11, #0x10
  40b1a4:	str	w8, [x0, #8]
  40b1a8:	b.ne	40b190 <feof@plt+0x94f0>  // b.any
  40b1ac:	mov	w0, wzr
  40b1b0:	ret
  40b1b4:	str	x12, [x1]
  40b1b8:	add	x9, x10, w8, uxtw #4
  40b1bc:	ldr	x9, [x9, #8]
  40b1c0:	add	w8, w8, #0x1
  40b1c4:	str	x9, [x2]
  40b1c8:	str	w8, [x0, #8]
  40b1cc:	mov	w0, #0x1                   	// #1
  40b1d0:	ret
  40b1d4:	mov	w8, #0xffffffff            	// #-1
  40b1d8:	str	w8, [x0]
  40b1dc:	str	xzr, [x0, #8]
  40b1e0:	ret
  40b1e4:	stp	x29, x30, [sp, #-32]!
  40b1e8:	str	x19, [sp, #16]
  40b1ec:	mov	x29, sp
  40b1f0:	mov	w8, #0x11                  	// #17
  40b1f4:	mov	x19, x0
  40b1f8:	str	w8, [x0, #8]
  40b1fc:	mov	w0, #0x110                 	// #272
  40b200:	bl	401840 <_Znam@plt>
  40b204:	mov	w8, #0xffffffff            	// #-1
  40b208:	str	xzr, [x0, #8]
  40b20c:	str	xzr, [x0, #24]
  40b210:	str	xzr, [x0, #40]
  40b214:	str	xzr, [x0, #56]
  40b218:	str	xzr, [x0, #72]
  40b21c:	str	xzr, [x0, #88]
  40b220:	str	xzr, [x0, #104]
  40b224:	str	xzr, [x0, #120]
  40b228:	str	xzr, [x0, #136]
  40b22c:	str	xzr, [x0, #152]
  40b230:	str	xzr, [x0, #168]
  40b234:	str	xzr, [x0, #184]
  40b238:	str	xzr, [x0, #200]
  40b23c:	str	xzr, [x0, #216]
  40b240:	str	xzr, [x0, #232]
  40b244:	str	xzr, [x0, #248]
  40b248:	str	xzr, [x0, #264]
  40b24c:	str	w8, [x0]
  40b250:	str	w8, [x0, #16]
  40b254:	str	w8, [x0, #32]
  40b258:	str	w8, [x0, #48]
  40b25c:	str	w8, [x0, #64]
  40b260:	str	w8, [x0, #80]
  40b264:	str	w8, [x0, #96]
  40b268:	str	w8, [x0, #112]
  40b26c:	str	w8, [x0, #128]
  40b270:	str	w8, [x0, #144]
  40b274:	str	w8, [x0, #160]
  40b278:	str	w8, [x0, #176]
  40b27c:	str	w8, [x0, #192]
  40b280:	str	w8, [x0, #208]
  40b284:	str	w8, [x0, #224]
  40b288:	str	w8, [x0, #240]
  40b28c:	str	w8, [x0, #256]
  40b290:	str	x0, [x19]
  40b294:	str	wzr, [x19, #12]
  40b298:	ldr	x19, [sp, #16]
  40b29c:	ldp	x29, x30, [sp], #32
  40b2a0:	ret
  40b2a4:	stp	x29, x30, [sp, #-48]!
  40b2a8:	stp	x20, x19, [sp, #32]
  40b2ac:	mov	x19, x0
  40b2b0:	ldr	w9, [x0, #8]
  40b2b4:	ldr	x0, [x0]
  40b2b8:	str	x21, [sp, #16]
  40b2bc:	mov	x29, sp
  40b2c0:	cbz	w9, 40b2fc <feof@plt+0x965c>
  40b2c4:	mov	x20, xzr
  40b2c8:	mov	w21, #0x8                   	// #8
  40b2cc:	b	40b2e0 <feof@plt+0x9640>
  40b2d0:	add	x20, x20, #0x1
  40b2d4:	cmp	x20, w9, uxtw
  40b2d8:	add	x21, x21, #0x10
  40b2dc:	b.cs	40b2fc <feof@plt+0x965c>  // b.hs, b.nlast
  40b2e0:	ldr	x8, [x0, x21]
  40b2e4:	cbz	x8, 40b2d0 <feof@plt+0x9630>
  40b2e8:	mov	x0, x8
  40b2ec:	bl	401b10 <_ZdaPv@plt>
  40b2f0:	ldr	w9, [x19, #8]
  40b2f4:	ldr	x0, [x19]
  40b2f8:	b	40b2d0 <feof@plt+0x9630>
  40b2fc:	cbz	x0, 40b310 <feof@plt+0x9670>
  40b300:	ldp	x20, x19, [sp, #32]
  40b304:	ldr	x21, [sp, #16]
  40b308:	ldp	x29, x30, [sp], #48
  40b30c:	b	401b10 <_ZdaPv@plt>
  40b310:	ldp	x20, x19, [sp, #32]
  40b314:	ldr	x21, [sp, #16]
  40b318:	ldp	x29, x30, [sp], #48
  40b31c:	ret
  40b320:	stp	x29, x30, [sp, #-80]!
  40b324:	stp	x26, x25, [sp, #16]
  40b328:	stp	x24, x23, [sp, #32]
  40b32c:	stp	x22, x21, [sp, #48]
  40b330:	stp	x20, x19, [sp, #64]
  40b334:	mov	x29, sp
  40b338:	mov	x19, x2
  40b33c:	mov	w21, w1
  40b340:	mov	x20, x0
  40b344:	tbz	w1, #31, 40b358 <feof@plt+0x96b8>
  40b348:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x3294>
  40b34c:	add	x1, x1, #0xf8f
  40b350:	mov	w0, #0x2c                  	// #44
  40b354:	bl	40db60 <_ZdlPvm@@Base+0x1df4>
  40b358:	ldr	w23, [x20, #8]
  40b35c:	ldr	x22, [x20]
  40b360:	udiv	w8, w21, w23
  40b364:	msub	w24, w8, w23, w21
  40b368:	lsl	x8, x24, #4
  40b36c:	ldr	w8, [x22, x8]
  40b370:	tbnz	w8, #31, 40b3c0 <feof@plt+0x9720>
  40b374:	cmp	w8, w21
  40b378:	b.eq	40b3a0 <feof@plt+0x9700>  // b.none
  40b37c:	cmp	w24, #0x0
  40b380:	csel	w8, w23, w24, eq  // eq = none
  40b384:	sub	w24, w8, #0x1
  40b388:	lsl	x8, x24, #4
  40b38c:	ldr	w8, [x22, x8]
  40b390:	tbnz	w8, #31, 40b3c0 <feof@plt+0x9720>
  40b394:	cmp	w8, w21
  40b398:	b.ne	40b37c <feof@plt+0x96dc>  // b.any
  40b39c:	mov	w24, w24
  40b3a0:	add	x8, x22, x24, lsl #4
  40b3a4:	ldr	x0, [x8, #8]
  40b3a8:	cbz	x0, 40b3b4 <feof@plt+0x9714>
  40b3ac:	bl	401b10 <_ZdaPv@plt>
  40b3b0:	ldr	x22, [x20]
  40b3b4:	add	x8, x22, x24, lsl #4
  40b3b8:	str	x19, [x8, #8]
  40b3bc:	b	40b534 <feof@plt+0x9894>
  40b3c0:	cbz	x19, 40b534 <feof@plt+0x9894>
  40b3c4:	ldr	w8, [x20, #12]
  40b3c8:	add	w8, w8, w8, lsl #1
  40b3cc:	cmp	w8, w23, lsl #1
  40b3d0:	b.cc	40b51c <feof@plt+0x987c>  // b.lo, b.ul, b.last
  40b3d4:	mov	w0, w23
  40b3d8:	bl	40c200 <_ZdlPvm@@Base+0x494>
  40b3dc:	mov	w26, w0
  40b3e0:	lsl	x24, x26, #4
  40b3e4:	mov	w25, w0
  40b3e8:	str	w0, [x20, #8]
  40b3ec:	mov	x0, x24
  40b3f0:	bl	401840 <_Znam@plt>
  40b3f4:	cbz	w25, 40b464 <feof@plt+0x97c4>
  40b3f8:	subs	x8, x24, #0x10
  40b3fc:	b.eq	40b444 <feof@plt+0x97a4>  // b.none
  40b400:	lsr	x8, x8, #4
  40b404:	add	x9, x8, #0x1
  40b408:	and	x10, x9, #0x1ffffffffffffffe
  40b40c:	add	x11, x0, #0x10
  40b410:	add	x8, x0, x10, lsl #4
  40b414:	mov	w12, #0xffffffff            	// #-1
  40b418:	mov	x13, x10
  40b41c:	stur	w12, [x11, #-16]
  40b420:	str	w12, [x11]
  40b424:	stur	xzr, [x11, #-8]
  40b428:	str	xzr, [x11, #8]
  40b42c:	subs	x13, x13, #0x2
  40b430:	add	x11, x11, #0x20
  40b434:	b.ne	40b41c <feof@plt+0x977c>  // b.any
  40b438:	cmp	x9, x10
  40b43c:	b.ne	40b448 <feof@plt+0x97a8>  // b.any
  40b440:	b	40b464 <feof@plt+0x97c4>
  40b444:	mov	x8, x0
  40b448:	add	x9, x0, x24
  40b44c:	mov	w10, #0xffffffff            	// #-1
  40b450:	str	w10, [x8]
  40b454:	str	xzr, [x8, #8]
  40b458:	add	x8, x8, #0x10
  40b45c:	cmp	x8, x9
  40b460:	b.ne	40b450 <feof@plt+0x97b0>  // b.any
  40b464:	str	x0, [x20]
  40b468:	cbz	w23, 40b4d8 <feof@plt+0x9838>
  40b46c:	mov	x8, xzr
  40b470:	b	40b48c <feof@plt+0x97ec>
  40b474:	str	w9, [x12]
  40b478:	add	x9, x0, x11, lsl #4
  40b47c:	str	x10, [x9, #8]
  40b480:	add	x8, x8, #0x1
  40b484:	cmp	x8, x23
  40b488:	b.eq	40b4d8 <feof@plt+0x9838>  // b.none
  40b48c:	lsl	x9, x8, #4
  40b490:	ldr	w9, [x22, x9]
  40b494:	tbnz	w9, #31, 40b480 <feof@plt+0x97e0>
  40b498:	add	x10, x22, x8, lsl #4
  40b49c:	ldr	x10, [x10, #8]
  40b4a0:	cbz	x10, 40b480 <feof@plt+0x97e0>
  40b4a4:	udiv	w11, w9, w26
  40b4a8:	msub	w11, w11, w26, w9
  40b4ac:	add	x12, x0, w11, uxtw #4
  40b4b0:	ldr	w13, [x12]
  40b4b4:	tbnz	w13, #31, 40b474 <feof@plt+0x97d4>
  40b4b8:	cmp	w11, #0x0
  40b4bc:	csel	w11, w26, w11, eq  // eq = none
  40b4c0:	sub	w11, w11, #0x1
  40b4c4:	add	x12, x0, w11, uxtw #4
  40b4c8:	ldr	w13, [x12]
  40b4cc:	tbz	w13, #31, 40b4b8 <feof@plt+0x9818>
  40b4d0:	mov	w11, w11
  40b4d4:	b	40b474 <feof@plt+0x97d4>
  40b4d8:	udiv	w8, w21, w26
  40b4dc:	msub	w24, w8, w26, w21
  40b4e0:	lsl	x8, x24, #4
  40b4e4:	ldr	w8, [x0, x8]
  40b4e8:	tbnz	w8, #31, 40b504 <feof@plt+0x9864>
  40b4ec:	cmp	w24, #0x0
  40b4f0:	csel	w8, w26, w24, eq  // eq = none
  40b4f4:	sub	w24, w8, #0x1
  40b4f8:	lsl	x8, x24, #4
  40b4fc:	ldr	w8, [x0, x8]
  40b500:	tbz	w8, #31, 40b4ec <feof@plt+0x984c>
  40b504:	cbz	x22, 40b518 <feof@plt+0x9878>
  40b508:	mov	x0, x22
  40b50c:	bl	401b10 <_ZdaPv@plt>
  40b510:	ldr	x22, [x20]
  40b514:	b	40b51c <feof@plt+0x987c>
  40b518:	mov	x22, x0
  40b51c:	add	x8, x22, w24, uxtw #4
  40b520:	str	w21, [x8]
  40b524:	str	x19, [x8, #8]
  40b528:	ldr	w8, [x20, #12]
  40b52c:	add	w8, w8, #0x1
  40b530:	str	w8, [x20, #12]
  40b534:	ldp	x20, x19, [sp, #64]
  40b538:	ldp	x22, x21, [sp, #48]
  40b53c:	ldp	x24, x23, [sp, #32]
  40b540:	ldp	x26, x25, [sp, #16]
  40b544:	ldp	x29, x30, [sp], #80
  40b548:	ret
  40b54c:	stp	x29, x30, [sp, #-32]!
  40b550:	stp	x20, x19, [sp, #16]
  40b554:	mov	x29, sp
  40b558:	mov	w19, w1
  40b55c:	mov	x20, x0
  40b560:	tbz	w1, #31, 40b574 <feof@plt+0x98d4>
  40b564:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x3294>
  40b568:	add	x1, x1, #0xf8f
  40b56c:	mov	w0, #0x2c                  	// #44
  40b570:	bl	40db60 <_ZdlPvm@@Base+0x1df4>
  40b574:	ldr	w10, [x20, #8]
  40b578:	ldr	x8, [x20]
  40b57c:	udiv	w9, w19, w10
  40b580:	msub	w9, w9, w10, w19
  40b584:	lsl	x11, x9, #4
  40b588:	ldr	w11, [x8, x11]
  40b58c:	tbnz	w11, #31, 40b5d0 <feof@plt+0x9930>
  40b590:	cmp	w11, w19
  40b594:	b.eq	40b5bc <feof@plt+0x991c>  // b.none
  40b598:	cmp	w9, #0x0
  40b59c:	csel	w9, w10, w9, eq  // eq = none
  40b5a0:	sub	w9, w9, #0x1
  40b5a4:	lsl	x11, x9, #4
  40b5a8:	ldr	w11, [x8, x11]
  40b5ac:	tbnz	w11, #31, 40b5d0 <feof@plt+0x9930>
  40b5b0:	cmp	w11, w19
  40b5b4:	b.ne	40b598 <feof@plt+0x98f8>  // b.any
  40b5b8:	mov	w9, w9
  40b5bc:	add	x8, x8, x9, lsl #4
  40b5c0:	ldr	x0, [x8, #8]
  40b5c4:	ldp	x20, x19, [sp, #16]
  40b5c8:	ldp	x29, x30, [sp], #32
  40b5cc:	ret
  40b5d0:	mov	x0, xzr
  40b5d4:	ldp	x20, x19, [sp, #16]
  40b5d8:	ldp	x29, x30, [sp], #32
  40b5dc:	ret
  40b5e0:	str	x1, [x0]
  40b5e4:	str	wzr, [x0, #8]
  40b5e8:	ret
  40b5ec:	ldr	x8, [x0]
  40b5f0:	ldr	w10, [x0, #8]
  40b5f4:	ldr	w9, [x8, #8]
  40b5f8:	cmp	w10, w9
  40b5fc:	b.cs	40b624 <feof@plt+0x9984>  // b.hs, b.nlast
  40b600:	ldr	x8, [x8]
  40b604:	add	x11, x8, x10, lsl #4
  40b608:	ldr	w12, [x11]
  40b60c:	tbz	w12, #31, 40b62c <feof@plt+0x998c>
  40b610:	add	w10, w10, #0x1
  40b614:	cmp	w9, w10
  40b618:	add	x11, x11, #0x10
  40b61c:	str	w10, [x0, #8]
  40b620:	b.ne	40b608 <feof@plt+0x9968>  // b.any
  40b624:	mov	w0, wzr
  40b628:	ret
  40b62c:	str	w12, [x1]
  40b630:	ldr	w9, [x0, #8]
  40b634:	add	x8, x8, x9, lsl #4
  40b638:	ldr	x8, [x8, #8]
  40b63c:	add	w9, w9, #0x1
  40b640:	str	x8, [x2]
  40b644:	str	w9, [x0, #8]
  40b648:	mov	w0, #0x1                   	// #1
  40b64c:	ret
  40b650:	stp	x29, x30, [sp, #-64]!
  40b654:	str	x23, [sp, #16]
  40b658:	stp	x22, x21, [sp, #32]
  40b65c:	stp	x20, x19, [sp, #48]
  40b660:	mov	x29, sp
  40b664:	mov	w21, #0x11                  	// #17
  40b668:	mov	x19, x0
  40b66c:	str	wzr, [x0]
  40b670:	str	w21, [x0, #16]
  40b674:	mov	w0, #0x110                 	// #272
  40b678:	bl	401840 <_Znam@plt>
  40b67c:	mov	x20, x0
  40b680:	movi	v0.2d, #0x0
  40b684:	stp	q0, q0, [x0]
  40b688:	stp	q0, q0, [x0, #32]
  40b68c:	stp	q0, q0, [x0, #64]
  40b690:	stp	q0, q0, [x0, #96]
  40b694:	stp	q0, q0, [x0, #128]
  40b698:	stp	q0, q0, [x0, #160]
  40b69c:	stp	q0, q0, [x0, #192]
  40b6a0:	stp	q0, q0, [x0, #224]
  40b6a4:	str	q0, [x0, #256]
  40b6a8:	str	x0, [x19, #8]
  40b6ac:	str	wzr, [x19, #20]
  40b6b0:	str	w21, [x19, #2080]
  40b6b4:	mov	w0, #0x110                 	// #272
  40b6b8:	bl	401840 <_Znam@plt>
  40b6bc:	add	x20, x19, #0x818
  40b6c0:	mov	w8, #0xffffffff            	// #-1
  40b6c4:	str	xzr, [x0, #8]
  40b6c8:	str	xzr, [x0, #24]
  40b6cc:	str	xzr, [x0, #40]
  40b6d0:	str	xzr, [x0, #56]
  40b6d4:	str	xzr, [x0, #72]
  40b6d8:	str	xzr, [x0, #88]
  40b6dc:	str	xzr, [x0, #104]
  40b6e0:	str	xzr, [x0, #120]
  40b6e4:	str	xzr, [x0, #136]
  40b6e8:	str	xzr, [x0, #152]
  40b6ec:	str	xzr, [x0, #168]
  40b6f0:	str	xzr, [x0, #184]
  40b6f4:	str	xzr, [x0, #200]
  40b6f8:	str	xzr, [x0, #216]
  40b6fc:	str	xzr, [x0, #232]
  40b700:	str	xzr, [x0, #248]
  40b704:	str	xzr, [x0, #264]
  40b708:	str	w8, [x0]
  40b70c:	str	w8, [x0, #16]
  40b710:	str	w8, [x0, #32]
  40b714:	str	w8, [x0, #48]
  40b718:	str	w8, [x0, #64]
  40b71c:	str	w8, [x0, #80]
  40b720:	str	w8, [x0, #96]
  40b724:	str	w8, [x0, #112]
  40b728:	str	w8, [x0, #128]
  40b72c:	str	w8, [x0, #144]
  40b730:	str	w8, [x0, #160]
  40b734:	str	w8, [x0, #176]
  40b738:	str	w8, [x0, #192]
  40b73c:	str	w8, [x0, #208]
  40b740:	str	w8, [x0, #224]
  40b744:	str	w8, [x0, #240]
  40b748:	str	w8, [x0, #256]
  40b74c:	str	x0, [x20], #12
  40b750:	add	x0, x19, #0x18
  40b754:	mov	w2, #0x800                 	// #2048
  40b758:	mov	w1, wzr
  40b75c:	bl	401970 <memset@plt>
  40b760:	mov	w2, #0x804                 	// #2052
  40b764:	mov	x0, x20
  40b768:	mov	w1, wzr
  40b76c:	bl	401970 <memset@plt>
  40b770:	ldp	x20, x19, [sp, #48]
  40b774:	ldp	x22, x21, [sp, #32]
  40b778:	ldr	x23, [sp, #16]
  40b77c:	ldp	x29, x30, [sp], #64
  40b780:	ret
  40b784:	mov	x21, x0
  40b788:	mov	x22, xzr
  40b78c:	mov	x23, xzr
  40b790:	ldr	x0, [x20, x22]
  40b794:	bl	401960 <free@plt>
  40b798:	ldr	w8, [x19, #16]
  40b79c:	ldr	x20, [x19, #8]
  40b7a0:	add	x23, x23, #0x1
  40b7a4:	add	x22, x22, #0x10
  40b7a8:	cmp	x23, x8
  40b7ac:	b.cc	40b790 <feof@plt+0x9af0>  // b.lo, b.ul, b.last
  40b7b0:	cbz	x20, 40b7bc <feof@plt+0x9b1c>
  40b7b4:	mov	x0, x20
  40b7b8:	bl	401b10 <_ZdaPv@plt>
  40b7bc:	mov	x0, x21
  40b7c0:	bl	401c50 <_Unwind_Resume@plt>
  40b7c4:	stp	x29, x30, [sp, #-48]!
  40b7c8:	stp	x20, x19, [sp, #32]
  40b7cc:	mov	x19, x0
  40b7d0:	ldr	w9, [x0, #2080]
  40b7d4:	ldr	x0, [x0, #2072]
  40b7d8:	str	x21, [sp, #16]
  40b7dc:	mov	x29, sp
  40b7e0:	cbz	w9, 40b81c <feof@plt+0x9b7c>
  40b7e4:	mov	x20, xzr
  40b7e8:	mov	w21, #0x8                   	// #8
  40b7ec:	b	40b800 <feof@plt+0x9b60>
  40b7f0:	add	x20, x20, #0x1
  40b7f4:	cmp	x20, w9, uxtw
  40b7f8:	add	x21, x21, #0x10
  40b7fc:	b.cs	40b81c <feof@plt+0x9b7c>  // b.hs, b.nlast
  40b800:	ldr	x8, [x0, x21]
  40b804:	cbz	x8, 40b7f0 <feof@plt+0x9b50>
  40b808:	mov	x0, x8
  40b80c:	bl	401b10 <_ZdaPv@plt>
  40b810:	ldr	w9, [x19, #2080]
  40b814:	ldr	x0, [x19, #2072]
  40b818:	b	40b7f0 <feof@plt+0x9b50>
  40b81c:	cbz	x0, 40b824 <feof@plt+0x9b84>
  40b820:	bl	401b10 <_ZdaPv@plt>
  40b824:	ldr	w8, [x19, #16]
  40b828:	ldr	x0, [x19, #8]
  40b82c:	cbz	w8, 40b858 <feof@plt+0x9bb8>
  40b830:	mov	x20, xzr
  40b834:	mov	x21, xzr
  40b838:	ldr	x0, [x0, x20]
  40b83c:	bl	401960 <free@plt>
  40b840:	ldr	w8, [x19, #16]
  40b844:	ldr	x0, [x19, #8]
  40b848:	add	x21, x21, #0x1
  40b84c:	add	x20, x20, #0x10
  40b850:	cmp	x21, x8
  40b854:	b.cc	40b838 <feof@plt+0x9b98>  // b.lo, b.ul, b.last
  40b858:	cbz	x0, 40b86c <feof@plt+0x9bcc>
  40b85c:	ldp	x20, x19, [sp, #32]
  40b860:	ldr	x21, [sp, #16]
  40b864:	ldp	x29, x30, [sp], #48
  40b868:	b	401b10 <_ZdaPv@plt>
  40b86c:	ldp	x20, x19, [sp, #32]
  40b870:	ldr	x21, [sp, #16]
  40b874:	ldp	x29, x30, [sp], #48
  40b878:	ret
  40b87c:	stp	x29, x30, [sp, #-48]!
  40b880:	str	x21, [sp, #16]
  40b884:	stp	x20, x19, [sp, #32]
  40b888:	mov	x29, sp
  40b88c:	add	x21, x0, w1, uxtb #3
  40b890:	ldr	x20, [x21, #24]!
  40b894:	cbnz	x20, 40b8f4 <feof@plt+0x9c54>
  40b898:	mov	w8, #0x6863                	// #26723
  40b89c:	mov	x19, x0
  40b8a0:	movk	w8, #0x7261, lsl #16
  40b8a4:	add	x9, x29, #0x18
  40b8a8:	and	w0, w1, #0xff
  40b8ac:	str	w8, [x29, #24]
  40b8b0:	add	x20, x9, #0x4
  40b8b4:	bl	40ac3c <feof@plt+0x8f9c>
  40b8b8:	mov	x1, x0
  40b8bc:	mov	x0, x20
  40b8c0:	bl	4019e0 <strcpy@plt>
  40b8c4:	mov	w0, #0x10                  	// #16
  40b8c8:	bl	40bcbc <_Znwm@@Base>
  40b8cc:	ldr	w8, [x19]
  40b8d0:	mov	w9, #0xffffffff            	// #-1
  40b8d4:	mov	x20, x0
  40b8d8:	add	w10, w8, #0x1
  40b8dc:	str	w10, [x19]
  40b8e0:	stp	w8, w9, [x0]
  40b8e4:	add	x0, x29, #0x18
  40b8e8:	bl	40d618 <_ZdlPvm@@Base+0x18ac>
  40b8ec:	str	x0, [x20, #8]
  40b8f0:	str	x20, [x21]
  40b8f4:	mov	x0, x20
  40b8f8:	ldp	x20, x19, [sp, #32]
  40b8fc:	ldr	x21, [sp, #16]
  40b900:	ldp	x29, x30, [sp], #48
  40b904:	ret
  40b908:	adrp	x8, 424000 <stderr@@GLIBC_2.17+0x158>
  40b90c:	add	x8, x8, #0x80
  40b910:	mov	w1, w0
  40b914:	mov	x0, x8
  40b918:	b	40ba04 <feof@plt+0x9d64>
  40b91c:	sub	sp, sp, #0x30
  40b920:	stp	x29, x30, [sp, #16]
  40b924:	stp	x20, x19, [sp, #32]
  40b928:	add	x29, sp, #0x10
  40b92c:	mov	x19, x0
  40b930:	cbz	x0, 40b944 <feof@plt+0x9ca4>
  40b934:	ldrb	w8, [x19]
  40b938:	orr	w8, w8, #0x20
  40b93c:	cmp	w8, #0x20
  40b940:	b.ne	40b954 <feof@plt+0x9cb4>  // b.any
  40b944:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x3294>
  40b948:	add	x1, x1, #0xf8f
  40b94c:	mov	w0, #0x96                  	// #150
  40b950:	bl	40db60 <_ZdlPvm@@Base+0x1df4>
  40b954:	ldrb	w8, [x19, #1]
  40b958:	cbz	w8, 40b978 <feof@plt+0x9cd8>
  40b95c:	mov	x1, x19
  40b960:	ldp	x20, x19, [sp, #32]
  40b964:	ldp	x29, x30, [sp, #16]
  40b968:	adrp	x0, 424000 <stderr@@GLIBC_2.17+0x158>
  40b96c:	add	x0, x0, #0x80
  40b970:	add	sp, sp, #0x30
  40b974:	b	40bb0c <feof@plt+0x9e6c>
  40b978:	ldrb	w0, [x19]
  40b97c:	adrp	x8, 424000 <stderr@@GLIBC_2.17+0x158>
  40b980:	add	x8, x8, #0x80
  40b984:	add	x20, x8, x0, lsl #3
  40b988:	ldr	x19, [x20, #24]!
  40b98c:	cbnz	x19, 40b9e8 <feof@plt+0x9d48>
  40b990:	mov	w8, #0x6863                	// #26723
  40b994:	movk	w8, #0x7261, lsl #16
  40b998:	add	x9, sp, #0x8
  40b99c:	str	w8, [sp, #8]
  40b9a0:	add	x19, x9, #0x4
  40b9a4:	bl	40ac3c <feof@plt+0x8f9c>
  40b9a8:	mov	x1, x0
  40b9ac:	mov	x0, x19
  40b9b0:	bl	4019e0 <strcpy@plt>
  40b9b4:	mov	w0, #0x10                  	// #16
  40b9b8:	bl	40bcbc <_Znwm@@Base>
  40b9bc:	adrp	x8, 424000 <stderr@@GLIBC_2.17+0x158>
  40b9c0:	ldr	w9, [x8, #128]
  40b9c4:	mov	w10, #0xffffffff            	// #-1
  40b9c8:	mov	x19, x0
  40b9cc:	add	w11, w9, #0x1
  40b9d0:	stp	w9, w10, [x0]
  40b9d4:	add	x0, sp, #0x8
  40b9d8:	str	w11, [x8, #128]
  40b9dc:	bl	40d618 <_ZdlPvm@@Base+0x18ac>
  40b9e0:	str	x0, [x19, #8]
  40b9e4:	str	x19, [x20]
  40b9e8:	mov	x0, x19
  40b9ec:	ldp	x20, x19, [sp, #32]
  40b9f0:	ldp	x29, x30, [sp, #16]
  40b9f4:	add	sp, sp, #0x30
  40b9f8:	ret
  40b9fc:	ldr	x0, [x0, #8]
  40ba00:	ret
  40ba04:	stp	x29, x30, [sp, #-48]!
  40ba08:	stp	x22, x21, [sp, #16]
  40ba0c:	stp	x20, x19, [sp, #32]
  40ba10:	mov	x29, sp
  40ba14:	mov	w19, w1
  40ba18:	cmp	w1, #0xff
  40ba1c:	mov	x20, x0
  40ba20:	b.hi	40ba5c <feof@plt+0x9dbc>  // b.pmore
  40ba24:	add	x8, x20, w19, uxtw #3
  40ba28:	ldr	x21, [x8, #2088]
  40ba2c:	cbnz	x21, 40baf8 <feof@plt+0x9e58>
  40ba30:	mov	w0, #0x10                  	// #16
  40ba34:	add	x22, x8, #0x828
  40ba38:	bl	40bcbc <_Znwm@@Base>
  40ba3c:	ldr	w8, [x20]
  40ba40:	mov	x21, x0
  40ba44:	add	w9, w8, #0x1
  40ba48:	str	w9, [x20]
  40ba4c:	stp	w8, w19, [x0]
  40ba50:	str	xzr, [x0, #8]
  40ba54:	str	x0, [x22]
  40ba58:	b	40baf8 <feof@plt+0x9e58>
  40ba5c:	tbz	w19, #31, 40ba70 <feof@plt+0x9dd0>
  40ba60:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x3294>
  40ba64:	add	x1, x1, #0xf8f
  40ba68:	mov	w0, #0x2c                  	// #44
  40ba6c:	bl	40db60 <_ZdlPvm@@Base+0x1df4>
  40ba70:	ldr	w10, [x20, #2080]
  40ba74:	ldr	x8, [x20, #2072]
  40ba78:	udiv	w9, w19, w10
  40ba7c:	msub	w9, w9, w10, w19
  40ba80:	lsl	x11, x9, #4
  40ba84:	ldr	w11, [x8, x11]
  40ba88:	tbnz	w11, #31, 40bac4 <feof@plt+0x9e24>
  40ba8c:	cmp	w11, w19
  40ba90:	b.eq	40bab8 <feof@plt+0x9e18>  // b.none
  40ba94:	cmp	w9, #0x0
  40ba98:	csel	w9, w10, w9, eq  // eq = none
  40ba9c:	sub	w9, w9, #0x1
  40baa0:	lsl	x11, x9, #4
  40baa4:	ldr	w11, [x8, x11]
  40baa8:	tbnz	w11, #31, 40bac4 <feof@plt+0x9e24>
  40baac:	cmp	w11, w19
  40bab0:	b.ne	40ba94 <feof@plt+0x9df4>  // b.any
  40bab4:	mov	w9, w9
  40bab8:	add	x8, x8, x9, lsl #4
  40babc:	ldr	x21, [x8, #8]
  40bac0:	cbnz	x21, 40baf8 <feof@plt+0x9e58>
  40bac4:	mov	w0, #0x10                  	// #16
  40bac8:	add	x22, x20, #0x818
  40bacc:	bl	401840 <_Znam@plt>
  40bad0:	ldr	w8, [x20]
  40bad4:	mov	x21, x0
  40bad8:	mov	w1, w19
  40badc:	mov	x2, x21
  40bae0:	add	w9, w8, #0x1
  40bae4:	str	w9, [x20]
  40bae8:	stp	w8, w19, [x0]
  40baec:	str	xzr, [x0, #8]
  40baf0:	mov	x0, x22
  40baf4:	bl	40b320 <feof@plt+0x9680>
  40baf8:	mov	x0, x21
  40bafc:	ldp	x20, x19, [sp, #32]
  40bb00:	ldp	x22, x21, [sp, #16]
  40bb04:	ldp	x29, x30, [sp], #48
  40bb08:	ret
  40bb0c:	sub	sp, sp, #0x60
  40bb10:	stp	x29, x30, [sp, #16]
  40bb14:	str	x25, [sp, #32]
  40bb18:	stp	x24, x23, [sp, #48]
  40bb1c:	stp	x22, x21, [sp, #64]
  40bb20:	stp	x20, x19, [sp, #80]
  40bb24:	add	x29, sp, #0x10
  40bb28:	ldrb	w8, [x1]
  40bb2c:	mov	x20, x1
  40bb30:	mov	x19, x0
  40bb34:	cmp	w8, #0x63
  40bb38:	b.ne	40bbf4 <feof@plt+0x9f54>  // b.any
  40bb3c:	ldrb	w8, [x20, #1]
  40bb40:	cmp	w8, #0x68
  40bb44:	b.ne	40bbf4 <feof@plt+0x9f54>  // b.any
  40bb48:	ldrb	w8, [x20, #2]
  40bb4c:	cmp	w8, #0x61
  40bb50:	b.ne	40bbf4 <feof@plt+0x9f54>  // b.any
  40bb54:	ldrb	w8, [x20, #3]
  40bb58:	cmp	w8, #0x72
  40bb5c:	b.ne	40bbf4 <feof@plt+0x9f54>  // b.any
  40bb60:	add	x21, x20, #0x4
  40bb64:	add	x1, sp, #0x8
  40bb68:	mov	w2, #0xa                   	// #10
  40bb6c:	mov	x0, x21
  40bb70:	bl	401950 <strtol@plt>
  40bb74:	ldr	x8, [sp, #8]
  40bb78:	cmp	x8, x21
  40bb7c:	b.eq	40bbf4 <feof@plt+0x9f54>  // b.none
  40bb80:	cmp	x0, #0xff
  40bb84:	b.hi	40bbf4 <feof@plt+0x9f54>  // b.pmore
  40bb88:	ldrb	w8, [x8]
  40bb8c:	cbnz	w8, 40bbf4 <feof@plt+0x9f54>
  40bb90:	add	x21, x19, x0, lsl #3
  40bb94:	ldr	x22, [x21, #24]!
  40bb98:	cbnz	x22, 40bc9c <feof@plt+0x9ffc>
  40bb9c:	mov	w8, #0x6863                	// #26723
  40bba0:	movk	w8, #0x7261, lsl #16
  40bba4:	add	x9, x29, #0x18
  40bba8:	str	w8, [x29, #24]
  40bbac:	add	x20, x9, #0x4
  40bbb0:	bl	40ac3c <feof@plt+0x8f9c>
  40bbb4:	mov	x1, x0
  40bbb8:	mov	x0, x20
  40bbbc:	bl	4019e0 <strcpy@plt>
  40bbc0:	mov	w0, #0x10                  	// #16
  40bbc4:	bl	40bcbc <_Znwm@@Base>
  40bbc8:	ldr	w8, [x19]
  40bbcc:	mov	w9, #0xffffffff            	// #-1
  40bbd0:	mov	x22, x0
  40bbd4:	add	w10, w8, #0x1
  40bbd8:	str	w10, [x19]
  40bbdc:	stp	w8, w9, [x0]
  40bbe0:	add	x0, x29, #0x18
  40bbe4:	bl	40d618 <_ZdlPvm@@Base+0x18ac>
  40bbe8:	str	x0, [x22, #8]
  40bbec:	str	x22, [x21]
  40bbf0:	b	40bc9c <feof@plt+0x9ffc>
  40bbf4:	mov	x0, x20
  40bbf8:	bl	40c184 <_ZdlPvm@@Base+0x418>
  40bbfc:	mov	x21, x19
  40bc00:	ldr	x22, [x21, #8]!
  40bc04:	ldr	w25, [x21, #8]
  40bc08:	udiv	x8, x0, x25
  40bc0c:	msub	x24, x8, x25, x0
  40bc10:	lsl	x8, x24, #4
  40bc14:	ldr	x23, [x22, x8]
  40bc18:	cbz	x23, 40bc68 <feof@plt+0x9fc8>
  40bc1c:	mov	x0, x23
  40bc20:	mov	x1, x20
  40bc24:	bl	401bb0 <strcmp@plt>
  40bc28:	cbz	w0, 40bc58 <feof@plt+0x9fb8>
  40bc2c:	cmp	w24, #0x0
  40bc30:	csel	w8, w25, w24, eq  // eq = none
  40bc34:	sub	w24, w8, #0x1
  40bc38:	lsl	x8, x24, #4
  40bc3c:	ldr	x23, [x22, x8]
  40bc40:	cbz	x23, 40bc68 <feof@plt+0x9fc8>
  40bc44:	mov	x0, x23
  40bc48:	mov	x1, x20
  40bc4c:	bl	401bb0 <strcmp@plt>
  40bc50:	cbnz	w0, 40bc2c <feof@plt+0x9f8c>
  40bc54:	mov	w24, w24
  40bc58:	add	x8, x22, x24, lsl #4
  40bc5c:	ldr	x22, [x8, #8]
  40bc60:	mov	x20, x23
  40bc64:	cbnz	x22, 40bc9c <feof@plt+0x9ffc>
  40bc68:	mov	w0, #0x10                  	// #16
  40bc6c:	bl	401840 <_Znam@plt>
  40bc70:	ldr	w8, [x19]
  40bc74:	mov	x22, x0
  40bc78:	mov	w9, #0xffffffff            	// #-1
  40bc7c:	mov	x1, x20
  40bc80:	add	w10, w8, #0x1
  40bc84:	str	w10, [x19]
  40bc88:	stp	w8, w9, [x0]
  40bc8c:	mov	x0, x21
  40bc90:	mov	x2, x22
  40bc94:	bl	40ade4 <feof@plt+0x9144>
  40bc98:	str	x0, [x22, #8]
  40bc9c:	mov	x0, x22
  40bca0:	ldp	x20, x19, [sp, #80]
  40bca4:	ldp	x22, x21, [sp, #64]
  40bca8:	ldp	x24, x23, [sp, #48]
  40bcac:	ldr	x25, [sp, #32]
  40bcb0:	ldp	x29, x30, [sp, #16]
  40bcb4:	add	sp, sp, #0x60
  40bcb8:	ret

000000000040bcbc <_Znwm@@Base>:
  40bcbc:	stp	x29, x30, [sp, #-32]!
  40bcc0:	str	x19, [sp, #16]
  40bcc4:	mov	x29, sp
  40bcc8:	and	x8, x0, #0xffffffff
  40bccc:	cmp	x0, #0x0
  40bcd0:	csinc	x0, x8, xzr, ne  // ne = any
  40bcd4:	bl	401bd0 <malloc@plt>
  40bcd8:	cbz	x0, 40bce8 <_Znwm@@Base+0x2c>
  40bcdc:	ldr	x19, [sp, #16]
  40bce0:	ldp	x29, x30, [sp], #32
  40bce4:	ret
  40bce8:	adrp	x8, 425000 <stderr@@GLIBC_2.17+0x1158>
  40bcec:	ldr	x19, [x8, #1160]
  40bcf0:	cbz	x19, 40bd20 <_Znwm@@Base+0x64>
  40bcf4:	mov	x0, x19
  40bcf8:	bl	4018d0 <strlen@plt>
  40bcfc:	mov	x2, x0
  40bd00:	mov	w0, #0x2                   	// #2
  40bd04:	mov	x1, x19
  40bd08:	bl	401bc0 <write@plt>
  40bd0c:	adrp	x1, 410000 <_ZdlPvm@@Base+0x4294>
  40bd10:	add	x1, x1, #0x1ca
  40bd14:	mov	w0, #0x2                   	// #2
  40bd18:	mov	w2, #0x2                   	// #2
  40bd1c:	bl	401bc0 <write@plt>
  40bd20:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x3294>
  40bd24:	add	x0, x0, #0xfb1
  40bd28:	bl	40bd34 <_Znwm@@Base+0x78>
  40bd2c:	mov	w0, #0xffffffff            	// #-1
  40bd30:	bl	4019b0 <_exit@plt>
  40bd34:	stp	x29, x30, [sp, #-32]!
  40bd38:	str	x19, [sp, #16]
  40bd3c:	mov	x29, sp
  40bd40:	mov	x19, x0
  40bd44:	bl	4018d0 <strlen@plt>
  40bd48:	mov	x1, x19
  40bd4c:	ldr	x19, [sp, #16]
  40bd50:	mov	x2, x0
  40bd54:	mov	w0, #0x2                   	// #2
  40bd58:	ldp	x29, x30, [sp], #32
  40bd5c:	b	401bc0 <write@plt>

000000000040bd60 <_ZdlPv@@Base>:
  40bd60:	cbz	x0, 40bd68 <_ZdlPv@@Base+0x8>
  40bd64:	b	401960 <free@plt>
  40bd68:	ret

000000000040bd6c <_ZdlPvm@@Base>:
  40bd6c:	cbz	x0, 40bd74 <_ZdlPvm@@Base+0x8>
  40bd70:	b	401960 <free@plt>
  40bd74:	ret
  40bd78:	stp	x29, x30, [sp, #-32]!
  40bd7c:	str	x19, [sp, #16]
  40bd80:	mov	x29, sp
  40bd84:	adrp	x8, 425000 <stderr@@GLIBC_2.17+0x1158>
  40bd88:	ldr	w9, [x8, #1152]
  40bd8c:	cbz	w9, 40bd9c <_ZdlPvm@@Base+0x30>
  40bd90:	ldr	x19, [sp, #16]
  40bd94:	ldp	x29, x30, [sp], #32
  40bd98:	ret
  40bd9c:	mov	w9, #0x1                   	// #1
  40bda0:	mov	w0, #0x61                  	// #97
  40bda4:	mov	w2, #0x4a5                 	// #1189
  40bda8:	mov	w3, #0x349                 	// #841
  40bdac:	mov	w1, wzr
  40bdb0:	str	w9, [x8, #1152]
  40bdb4:	bl	40bf9c <_ZdlPvm@@Base+0x230>
  40bdb8:	mov	w0, #0x62                  	// #98
  40bdbc:	mov	w1, #0x8                   	// #8
  40bdc0:	mov	w2, #0x586                 	// #1414
  40bdc4:	mov	w3, #0x3e8                 	// #1000
  40bdc8:	bl	40bf9c <_ZdlPvm@@Base+0x230>
  40bdcc:	mov	w0, #0x63                  	// #99
  40bdd0:	mov	w1, #0x10                  	// #16
  40bdd4:	mov	w2, #0x511                 	// #1297
  40bdd8:	mov	w3, #0x395                 	// #917
  40bddc:	bl	40bf9c <_ZdlPvm@@Base+0x230>
  40bde0:	mov	w0, #0x64                  	// #100
  40bde4:	mov	w1, #0x18                  	// #24
  40bde8:	mov	w2, #0x442                 	// #1090
  40bdec:	mov	w3, #0x303                 	// #771
  40bdf0:	bl	40bf9c <_ZdlPvm@@Base+0x230>
  40bdf4:	mov	w0, #0x7                   	// #7
  40bdf8:	bl	401840 <_Znam@plt>
  40bdfc:	adrp	x10, 40f000 <_ZdlPvm@@Base+0x3294>
  40be00:	ldr	q0, [x10, #4032]
  40be04:	mov	w8, #0x656c                	// #25964
  40be08:	mov	w9, #0x6574                	// #25972
  40be0c:	adrp	x19, 425000 <stderr@@GLIBC_2.17+0x1158>
  40be10:	movk	w8, #0x7474, lsl #16
  40be14:	movk	w9, #0x72, lsl #16
  40be18:	add	x19, x19, #0x3a8
  40be1c:	str	w8, [x0]
  40be20:	stur	w9, [x0, #3]
  40be24:	str	x0, [x19]
  40be28:	mov	w0, #0x6                   	// #6
  40be2c:	stur	q0, [x19, #8]
  40be30:	bl	401840 <_Znam@plt>
  40be34:	adrp	x9, 40f000 <_ZdlPvm@@Base+0x3294>
  40be38:	mov	w8, #0x656c                	// #25964
  40be3c:	ldr	q0, [x9, #4048]
  40be40:	movk	w8, #0x6167, lsl #16
  40be44:	str	w8, [x0]
  40be48:	mov	w8, #0x6c                  	// #108
  40be4c:	strh	w8, [x0, #4]
  40be50:	str	x0, [x19, #24]
  40be54:	mov	w0, #0x8                   	// #8
  40be58:	str	q0, [x19, #32]
  40be5c:	bl	401840 <_Znam@plt>
  40be60:	adrp	x8, 40f000 <_ZdlPvm@@Base+0x3294>
  40be64:	ldr	q0, [x8, #4064]
  40be68:	mov	x8, #0x6174                	// #24948
  40be6c:	movk	x8, #0x6c62, lsl #16
  40be70:	movk	x8, #0x696f, lsl #32
  40be74:	movk	x8, #0x64, lsl #48
  40be78:	str	x8, [x0]
  40be7c:	str	x0, [x19, #48]
  40be80:	mov	w0, #0x7                   	// #7
  40be84:	stur	q0, [x19, #56]
  40be88:	bl	401840 <_Znam@plt>
  40be8c:	mov	w8, #0x656c                	// #25964
  40be90:	adrp	x9, 40f000 <_ZdlPvm@@Base+0x3294>
  40be94:	movk	w8, #0x6764, lsl #16
  40be98:	ldr	q0, [x9, #4080]
  40be9c:	str	w8, [x0]
  40bea0:	mov	w8, #0x6567                	// #25959
  40bea4:	movk	w8, #0x72, lsl #16
  40bea8:	stur	w8, [x0, #3]
  40beac:	str	x0, [x19, #72]
  40beb0:	mov	w0, #0xa                   	// #10
  40beb4:	str	q0, [x19, #80]
  40beb8:	bl	401840 <_Znam@plt>
  40bebc:	adrp	x9, 410000 <_ZdlPvm@@Base+0x4294>
  40bec0:	add	x9, x9, #0x5d
  40bec4:	adrp	x10, 410000 <_ZdlPvm@@Base+0x4294>
  40bec8:	ldr	x9, [x9]
  40becc:	ldr	q0, [x10]
  40bed0:	mov	w8, #0x74                  	// #116
  40bed4:	str	x0, [x19, #96]
  40bed8:	strh	w8, [x0, #8]
  40bedc:	str	x9, [x0]
  40bee0:	mov	w0, #0xa                   	// #10
  40bee4:	stur	q0, [x19, #104]
  40bee8:	bl	401840 <_Znam@plt>
  40beec:	adrp	x9, 410000 <_ZdlPvm@@Base+0x4294>
  40bef0:	add	x9, x9, #0x67
  40bef4:	adrp	x10, 410000 <_ZdlPvm@@Base+0x4294>
  40bef8:	ldr	x9, [x9]
  40befc:	ldr	q0, [x10, #16]
  40bf00:	mov	w8, #0x65                  	// #101
  40bf04:	str	x0, [x19, #120]
  40bf08:	strh	w8, [x0, #8]
  40bf0c:	str	x9, [x0]
  40bf10:	mov	w0, #0x6                   	// #6
  40bf14:	str	q0, [x19, #128]
  40bf18:	bl	401840 <_Znam@plt>
  40bf1c:	adrp	x9, 410000 <_ZdlPvm@@Base+0x4294>
  40bf20:	mov	w8, #0x6f63                	// #28515
  40bf24:	ldr	q0, [x9, #32]
  40bf28:	movk	w8, #0x316d, lsl #16
  40bf2c:	str	w8, [x0]
  40bf30:	mov	w8, #0x30                  	// #48
  40bf34:	strh	w8, [x0, #4]
  40bf38:	str	x0, [x19, #144]
  40bf3c:	mov	w0, #0x8                   	// #8
  40bf40:	stur	q0, [x19, #152]
  40bf44:	bl	401840 <_Znam@plt>
  40bf48:	adrp	x8, 410000 <_ZdlPvm@@Base+0x4294>
  40bf4c:	ldr	q0, [x8, #48]
  40bf50:	mov	x8, #0x6f6d                	// #28525
  40bf54:	movk	x8, #0x616e, lsl #16
  40bf58:	movk	x8, #0x6372, lsl #32
  40bf5c:	movk	x8, #0x68, lsl #48
  40bf60:	str	x8, [x0]
  40bf64:	str	x0, [x19, #168]
  40bf68:	mov	w0, #0x3                   	// #3
  40bf6c:	str	q0, [x19, #176]
  40bf70:	bl	401840 <_Znam@plt>
  40bf74:	adrp	x9, 410000 <_ZdlPvm@@Base+0x4294>
  40bf78:	ldr	q0, [x9, #64]
  40bf7c:	mov	w8, #0x6c64                	// #27748
  40bf80:	strh	w8, [x0]
  40bf84:	strb	wzr, [x0, #2]
  40bf88:	str	x0, [x19, #192]
  40bf8c:	stur	q0, [x19, #200]
  40bf90:	ldr	x19, [sp, #16]
  40bf94:	ldp	x29, x30, [sp], #32
  40bf98:	ret
  40bf9c:	str	d10, [sp, #-96]!
  40bfa0:	stp	d9, d8, [sp, #8]
  40bfa4:	stp	x29, x30, [sp, #24]
  40bfa8:	str	x25, [sp, #40]
  40bfac:	stp	x24, x23, [sp, #48]
  40bfb0:	stp	x22, x21, [sp, #64]
  40bfb4:	stp	x20, x19, [sp, #80]
  40bfb8:	mov	x29, sp
  40bfbc:	mov	w19, w0
  40bfc0:	mov	w0, #0x3                   	// #3
  40bfc4:	mov	w20, w3
  40bfc8:	mov	w21, w2
  40bfcc:	mov	w22, w1
  40bfd0:	bl	401840 <_Znam@plt>
  40bfd4:	adrp	x8, 425000 <stderr@@GLIBC_2.17+0x1158>
  40bfd8:	add	x8, x8, #0xa8
  40bfdc:	mov	w9, #0x18                  	// #24
  40bfe0:	smaddl	x22, w22, w9, x8
  40bfe4:	mov	x9, #0x6666666666666666    	// #7378697629483820646
  40bfe8:	movk	x9, #0x4039, lsl #48
  40bfec:	mov	w8, #0x30                  	// #48
  40bff0:	scvtf	d0, w21
  40bff4:	scvtf	d1, w20
  40bff8:	fmov	d8, x9
  40bffc:	strb	w19, [x0]
  40c000:	sturh	w8, [x0, #1]
  40c004:	fdiv	d0, d0, d8
  40c008:	fdiv	d9, d1, d8
  40c00c:	str	x0, [x22]
  40c010:	mov	w0, #0x3                   	// #3
  40c014:	stp	d0, d9, [x22, #8]
  40c018:	bl	401840 <_Znam@plt>
  40c01c:	cmp	w21, #0x0
  40c020:	mov	w8, #0x31                  	// #49
  40c024:	cinc	w9, w21, lt  // lt = tstop
  40c028:	sturh	w8, [x0, #1]
  40c02c:	asr	w8, w9, #1
  40c030:	scvtf	d0, w8
  40c034:	strb	w19, [x0]
  40c038:	str	x0, [x22, #24]
  40c03c:	fdiv	d10, d0, d8
  40c040:	add	w8, w21, #0x3
  40c044:	add	w9, w21, #0x7
  40c048:	add	w10, w21, #0xf
  40c04c:	mov	w0, #0x3                   	// #3
  40c050:	stp	d9, d10, [x22, #32]
  40c054:	csel	w23, w8, w21, lt  // lt = tstop
  40c058:	csel	w24, w9, w21, lt  // lt = tstop
  40c05c:	csel	w21, w10, w21, lt  // lt = tstop
  40c060:	bl	401840 <_Znam@plt>
  40c064:	cmp	w20, #0x0
  40c068:	mov	w8, #0x32                  	// #50
  40c06c:	cinc	w9, w20, lt  // lt = tstop
  40c070:	sturh	w8, [x0, #1]
  40c074:	asr	w8, w9, #1
  40c078:	scvtf	d0, w8
  40c07c:	strb	w19, [x0]
  40c080:	str	x0, [x22, #48]
  40c084:	fdiv	d9, d0, d8
  40c088:	add	w8, w20, #0x3
  40c08c:	add	w9, w20, #0x7
  40c090:	mov	w0, #0x3                   	// #3
  40c094:	stp	d10, d9, [x22, #56]
  40c098:	asr	w23, w23, #2
  40c09c:	csel	w25, w8, w20, lt  // lt = tstop
  40c0a0:	csel	w20, w9, w20, lt  // lt = tstop
  40c0a4:	bl	401840 <_Znam@plt>
  40c0a8:	mov	w8, #0x33                  	// #51
  40c0ac:	scvtf	d0, w23
  40c0b0:	strb	w19, [x0]
  40c0b4:	str	x0, [x22, #72]
  40c0b8:	sturh	w8, [x0, #1]
  40c0bc:	fdiv	d10, d0, d8
  40c0c0:	mov	w0, #0x3                   	// #3
  40c0c4:	stp	d9, d10, [x22, #80]
  40c0c8:	asr	w23, w25, #2
  40c0cc:	bl	401840 <_Znam@plt>
  40c0d0:	mov	w8, #0x34                  	// #52
  40c0d4:	scvtf	d0, w23
  40c0d8:	strb	w19, [x0]
  40c0dc:	str	x0, [x22, #96]
  40c0e0:	sturh	w8, [x0, #1]
  40c0e4:	fdiv	d9, d0, d8
  40c0e8:	mov	w0, #0x3                   	// #3
  40c0ec:	stp	d10, d9, [x22, #104]
  40c0f0:	asr	w23, w24, #3
  40c0f4:	bl	401840 <_Znam@plt>
  40c0f8:	mov	w8, #0x35                  	// #53
  40c0fc:	scvtf	d0, w23
  40c100:	strb	w19, [x0]
  40c104:	str	x0, [x22, #120]
  40c108:	sturh	w8, [x0, #1]
  40c10c:	fdiv	d10, d0, d8
  40c110:	mov	w0, #0x3                   	// #3
  40c114:	stp	d9, d10, [x22, #128]
  40c118:	asr	w20, w20, #3
  40c11c:	bl	401840 <_Znam@plt>
  40c120:	mov	w8, #0x36                  	// #54
  40c124:	scvtf	d0, w20
  40c128:	strb	w19, [x0]
  40c12c:	str	x0, [x22, #144]
  40c130:	sturh	w8, [x0, #1]
  40c134:	fdiv	d9, d0, d8
  40c138:	mov	w0, #0x3                   	// #3
  40c13c:	stp	d10, d9, [x22, #152]
  40c140:	asr	w20, w21, #4
  40c144:	bl	401840 <_Znam@plt>
  40c148:	scvtf	d0, w20
  40c14c:	fdiv	d0, d0, d8
  40c150:	strb	w19, [x0]
  40c154:	str	x0, [x22, #168]
  40c158:	stp	d9, d0, [x22, #176]
  40c15c:	ldp	x20, x19, [sp, #80]
  40c160:	ldp	x22, x21, [sp, #64]
  40c164:	ldp	x24, x23, [sp, #48]
  40c168:	ldr	x25, [sp, #40]
  40c16c:	ldp	x29, x30, [sp, #24]
  40c170:	ldp	d9, d8, [sp, #8]
  40c174:	mov	w8, #0x37                  	// #55
  40c178:	sturh	w8, [x0, #1]
  40c17c:	ldr	d10, [sp], #96
  40c180:	ret
  40c184:	stp	x29, x30, [sp, #-32]!
  40c188:	str	x19, [sp, #16]
  40c18c:	mov	x29, sp
  40c190:	mov	x19, x0
  40c194:	cbz	x0, 40c1d8 <_ZdlPvm@@Base+0x46c>
  40c198:	ldrb	w9, [x19]
  40c19c:	cbz	w9, 40c1f0 <_ZdlPvm@@Base+0x484>
  40c1a0:	mov	x0, xzr
  40c1a4:	add	x8, x19, #0x1
  40c1a8:	lsl	x10, x0, #4
  40c1ac:	add	x10, x10, w9, uxtb
  40c1b0:	ldrb	w9, [x8], #1
  40c1b4:	and	x11, x10, #0xf0000000
  40c1b8:	and	x12, x10, #0xffffffff0fffffff
  40c1bc:	eor	x11, x12, x11, lsr #24
  40c1c0:	tst	x10, #0xf0000000
  40c1c4:	csel	x0, x10, x11, eq  // eq = none
  40c1c8:	cbnz	w9, 40c1a8 <_ZdlPvm@@Base+0x43c>
  40c1cc:	ldr	x19, [sp, #16]
  40c1d0:	ldp	x29, x30, [sp], #32
  40c1d4:	ret
  40c1d8:	adrp	x1, 410000 <_ZdlPvm@@Base+0x4294>
  40c1dc:	add	x1, x1, #0x7a
  40c1e0:	mov	w0, #0x1b                  	// #27
  40c1e4:	bl	40db60 <_ZdlPvm@@Base+0x1df4>
  40c1e8:	ldrb	w9, [x19]
  40c1ec:	cbnz	w9, 40c1a0 <_ZdlPvm@@Base+0x434>
  40c1f0:	mov	x0, xzr
  40c1f4:	ldr	x19, [sp, #16]
  40c1f8:	ldp	x29, x30, [sp], #32
  40c1fc:	ret
  40c200:	stp	x29, x30, [sp, #-48]!
  40c204:	stp	x22, x21, [sp, #16]
  40c208:	stp	x20, x19, [sp, #32]
  40c20c:	mov	x29, sp
  40c210:	cmp	w0, #0x65
  40c214:	b.cs	40c22c <_ZdlPvm@@Base+0x4c0>  // b.hs, b.nlast
  40c218:	mov	w0, #0x65                  	// #101
  40c21c:	ldp	x20, x19, [sp, #32]
  40c220:	ldp	x22, x21, [sp, #16]
  40c224:	ldp	x29, x30, [sp], #48
  40c228:	ret
  40c22c:	adrp	x22, 410000 <_ZdlPvm@@Base+0x4294>
  40c230:	adrp	x20, 410000 <_ZdlPvm@@Base+0x4294>
  40c234:	adrp	x21, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40c238:	mov	w19, w0
  40c23c:	mov	w0, #0x65                  	// #101
  40c240:	add	x22, x22, #0xb0
  40c244:	add	x20, x20, #0x97
  40c248:	add	x21, x21, #0xf68
  40c24c:	b	40c25c <_ZdlPvm@@Base+0x4f0>
  40c250:	ldr	w0, [x22], #4
  40c254:	cmp	w0, w19
  40c258:	b.hi	40c21c <_ZdlPvm@@Base+0x4b0>  // b.pmore
  40c25c:	cbnz	w0, 40c250 <_ZdlPvm@@Base+0x4e4>
  40c260:	mov	x0, x20
  40c264:	mov	x1, x21
  40c268:	mov	x2, x21
  40c26c:	mov	x3, x21
  40c270:	bl	405ee8 <feof@plt+0x4248>
  40c274:	b	40c250 <_ZdlPvm@@Base+0x4e4>
  40c278:	stp	x29, x30, [sp, #-80]!
  40c27c:	stp	x26, x25, [sp, #16]
  40c280:	stp	x24, x23, [sp, #32]
  40c284:	stp	x22, x21, [sp, #48]
  40c288:	stp	x20, x19, [sp, #64]
  40c28c:	mov	x29, sp
  40c290:	mov	w22, w4
  40c294:	mov	x20, x2
  40c298:	mov	x23, x1
  40c29c:	mov	x19, x0
  40c2a0:	cbz	w3, 40c2bc <_ZdlPvm@@Base+0x550>
  40c2a4:	adrp	x0, 410000 <_ZdlPvm@@Base+0x4294>
  40c2a8:	add	x0, x0, #0x104
  40c2ac:	bl	401bf0 <getenv@plt>
  40c2b0:	mov	x21, x0
  40c2b4:	cbnz	x23, 40c2c4 <_ZdlPvm@@Base+0x558>
  40c2b8:	b	40c2f4 <_ZdlPvm@@Base+0x588>
  40c2bc:	mov	x21, xzr
  40c2c0:	cbz	x23, 40c2f4 <_ZdlPvm@@Base+0x588>
  40c2c4:	mov	x0, x23
  40c2c8:	bl	401bf0 <getenv@plt>
  40c2cc:	mov	x23, x0
  40c2d0:	cbz	x0, 40c2f4 <_ZdlPvm@@Base+0x588>
  40c2d4:	ldrb	w8, [x23]
  40c2d8:	cbz	w8, 40c31c <_ZdlPvm@@Base+0x5b0>
  40c2dc:	mov	x0, x23
  40c2e0:	bl	4018d0 <strlen@plt>
  40c2e4:	add	x25, x0, #0x1
  40c2e8:	mov	w24, #0x1                   	// #1
  40c2ec:	cbnz	x21, 40c300 <_ZdlPvm@@Base+0x594>
  40c2f0:	b	40c328 <_ZdlPvm@@Base+0x5bc>
  40c2f4:	mov	w24, wzr
  40c2f8:	mov	x25, xzr
  40c2fc:	cbz	x21, 40c328 <_ZdlPvm@@Base+0x5bc>
  40c300:	ldrb	w8, [x21]
  40c304:	cbz	w8, 40c328 <_ZdlPvm@@Base+0x5bc>
  40c308:	mov	x0, x21
  40c30c:	bl	4018d0 <strlen@plt>
  40c310:	add	x26, x0, #0x1
  40c314:	cbnz	x20, 40c330 <_ZdlPvm@@Base+0x5c4>
  40c318:	b	40c344 <_ZdlPvm@@Base+0x5d8>
  40c31c:	mov	x25, xzr
  40c320:	mov	w24, #0x1                   	// #1
  40c324:	cbnz	x21, 40c300 <_ZdlPvm@@Base+0x594>
  40c328:	mov	x26, xzr
  40c32c:	cbz	x20, 40c344 <_ZdlPvm@@Base+0x5d8>
  40c330:	ldrb	w8, [x20]
  40c334:	cbz	w8, 40c344 <_ZdlPvm@@Base+0x5d8>
  40c338:	mov	x0, x20
  40c33c:	bl	4018d0 <strlen@plt>
  40c340:	b	40c348 <_ZdlPvm@@Base+0x5dc>
  40c344:	mov	x0, xzr
  40c348:	cmp	w22, #0x0
  40c34c:	mov	w8, #0x3                   	// #3
  40c350:	csinc	x8, x8, xzr, ne  // ne = any
  40c354:	add	x8, x8, x25
  40c358:	add	x8, x8, x26
  40c35c:	add	x0, x8, x0
  40c360:	bl	401840 <_Znam@plt>
  40c364:	str	x0, [x19]
  40c368:	strb	wzr, [x0]
  40c36c:	cbz	w24, 40c394 <_ZdlPvm@@Base+0x628>
  40c370:	ldrb	w8, [x23]
  40c374:	cbz	w8, 40c394 <_ZdlPvm@@Base+0x628>
  40c378:	mov	x1, x23
  40c37c:	bl	401c80 <strcat@plt>
  40c380:	ldr	x23, [x19]
  40c384:	mov	x0, x23
  40c388:	bl	4018d0 <strlen@plt>
  40c38c:	mov	w8, #0x3a                  	// #58
  40c390:	strh	w8, [x23, x0]
  40c394:	cbz	w22, 40c3c0 <_ZdlPvm@@Base+0x654>
  40c398:	ldr	x22, [x19]
  40c39c:	mov	x0, x22
  40c3a0:	bl	4018d0 <strlen@plt>
  40c3a4:	mov	w8, #0x2e                  	// #46
  40c3a8:	strh	w8, [x22, x0]
  40c3ac:	ldr	x22, [x19]
  40c3b0:	mov	x0, x22
  40c3b4:	bl	4018d0 <strlen@plt>
  40c3b8:	mov	w8, #0x3a                  	// #58
  40c3bc:	strh	w8, [x22, x0]
  40c3c0:	cbz	x21, 40c3ec <_ZdlPvm@@Base+0x680>
  40c3c4:	ldrb	w8, [x21]
  40c3c8:	cbz	w8, 40c3ec <_ZdlPvm@@Base+0x680>
  40c3cc:	ldr	x0, [x19]
  40c3d0:	mov	x1, x21
  40c3d4:	bl	401c80 <strcat@plt>
  40c3d8:	ldr	x21, [x19]
  40c3dc:	mov	x0, x21
  40c3e0:	bl	4018d0 <strlen@plt>
  40c3e4:	mov	w8, #0x3a                  	// #58
  40c3e8:	strh	w8, [x21, x0]
  40c3ec:	cbz	x20, 40c404 <_ZdlPvm@@Base+0x698>
  40c3f0:	ldrb	w8, [x20]
  40c3f4:	cbz	w8, 40c404 <_ZdlPvm@@Base+0x698>
  40c3f8:	ldr	x0, [x19]
  40c3fc:	mov	x1, x20
  40c400:	bl	401c80 <strcat@plt>
  40c404:	ldr	x0, [x19]
  40c408:	bl	4018d0 <strlen@plt>
  40c40c:	str	w0, [x19, #8]
  40c410:	ldp	x20, x19, [sp, #64]
  40c414:	ldp	x22, x21, [sp, #48]
  40c418:	ldp	x24, x23, [sp, #32]
  40c41c:	ldp	x26, x25, [sp, #16]
  40c420:	ldp	x29, x30, [sp], #80
  40c424:	ret
  40c428:	ldr	x0, [x0]
  40c42c:	cbz	x0, 40c434 <_ZdlPvm@@Base+0x6c8>
  40c430:	b	401b10 <_ZdaPv@plt>
  40c434:	ret
  40c438:	stp	x29, x30, [sp, #-80]!
  40c43c:	str	x25, [sp, #16]
  40c440:	stp	x24, x23, [sp, #32]
  40c444:	stp	x22, x21, [sp, #48]
  40c448:	stp	x20, x19, [sp, #64]
  40c44c:	mov	x29, sp
  40c450:	ldr	x19, [x0]
  40c454:	mov	x24, x0
  40c458:	mov	x20, x1
  40c45c:	mov	x0, x19
  40c460:	bl	4018d0 <strlen@plt>
  40c464:	mov	x21, x0
  40c468:	mov	x0, x20
  40c46c:	bl	4018d0 <strlen@plt>
  40c470:	mov	x23, x0
  40c474:	add	w8, w21, w23
  40c478:	add	w0, w8, #0x2
  40c47c:	bl	401840 <_Znam@plt>
  40c480:	ldr	w22, [x24, #8]
  40c484:	str	x0, [x24]
  40c488:	mov	x1, x19
  40c48c:	mov	x25, x0
  40c490:	sub	w24, w21, w22
  40c494:	mov	x2, x24
  40c498:	bl	401860 <memcpy@plt>
  40c49c:	add	x24, x25, x24
  40c4a0:	cbz	w22, 40c500 <_ZdlPvm@@Base+0x794>
  40c4a4:	and	x23, x23, #0xffffffff
  40c4a8:	mov	x0, x24
  40c4ac:	mov	x1, x20
  40c4b0:	mov	x2, x23
  40c4b4:	bl	401860 <memcpy@plt>
  40c4b8:	add	x20, x24, x23
  40c4bc:	mov	w8, #0x3a                  	// #58
  40c4c0:	add	x9, x19, w21, uxtw
  40c4c4:	strb	w8, [x20], #1
  40c4c8:	sub	x1, x9, x22
  40c4cc:	mov	x0, x20
  40c4d0:	mov	x2, x22
  40c4d4:	bl	401860 <memcpy@plt>
  40c4d8:	add	x8, x20, x22
  40c4dc:	strb	wzr, [x8]
  40c4e0:	cbz	x19, 40c528 <_ZdlPvm@@Base+0x7bc>
  40c4e4:	mov	x0, x19
  40c4e8:	ldp	x20, x19, [sp, #64]
  40c4ec:	ldp	x22, x21, [sp, #48]
  40c4f0:	ldp	x24, x23, [sp, #32]
  40c4f4:	ldr	x25, [sp, #16]
  40c4f8:	ldp	x29, x30, [sp], #80
  40c4fc:	b	401b10 <_ZdaPv@plt>
  40c500:	mov	w8, #0x3a                  	// #58
  40c504:	strb	w8, [x24], #1
  40c508:	and	x21, x23, #0xffffffff
  40c50c:	mov	x0, x24
  40c510:	mov	x1, x20
  40c514:	mov	x2, x21
  40c518:	bl	401860 <memcpy@plt>
  40c51c:	add	x8, x24, x21
  40c520:	strb	wzr, [x8]
  40c524:	cbnz	x19, 40c4e4 <_ZdlPvm@@Base+0x778>
  40c528:	ldp	x20, x19, [sp, #64]
  40c52c:	ldp	x22, x21, [sp, #48]
  40c530:	ldp	x24, x23, [sp, #32]
  40c534:	ldr	x25, [sp, #16]
  40c538:	ldp	x29, x30, [sp], #80
  40c53c:	ret
  40c540:	sub	sp, sp, #0x70
  40c544:	stp	x29, x30, [sp, #16]
  40c548:	stp	x28, x27, [sp, #32]
  40c54c:	stp	x26, x25, [sp, #48]
  40c550:	stp	x24, x23, [sp, #64]
  40c554:	stp	x22, x21, [sp, #80]
  40c558:	stp	x20, x19, [sp, #96]
  40c55c:	add	x29, sp, #0x10
  40c560:	mov	x19, x2
  40c564:	mov	x20, x1
  40c568:	mov	x21, x0
  40c56c:	cbz	x1, 40c580 <_ZdlPvm@@Base+0x814>
  40c570:	ldrb	w8, [x20]
  40c574:	cmp	w8, #0x2f
  40c578:	b.ne	40c59c <_ZdlPvm@@Base+0x830>  // b.any
  40c57c:	b	40c69c <_ZdlPvm@@Base+0x930>
  40c580:	adrp	x1, 410000 <_ZdlPvm@@Base+0x4294>
  40c584:	add	x1, x1, #0x109
  40c588:	mov	w0, #0x61                  	// #97
  40c58c:	bl	40db60 <_ZdlPvm@@Base+0x1df4>
  40c590:	ldrb	w8, [x20]
  40c594:	cmp	w8, #0x2f
  40c598:	b.eq	40c69c <_ZdlPvm@@Base+0x930>  // b.none
  40c59c:	ldr	x23, [x21]
  40c5a0:	ldrb	w8, [x23]
  40c5a4:	cbz	w8, 40c69c <_ZdlPvm@@Base+0x930>
  40c5a8:	mov	x0, x20
  40c5ac:	str	x19, [sp, #8]
  40c5b0:	bl	4018d0 <strlen@plt>
  40c5b4:	and	x8, x0, #0xffffffff
  40c5b8:	mov	x27, #0x1                   	// #1
  40c5bc:	adrp	x21, 40f000 <_ZdlPvm@@Base+0x3294>
  40c5c0:	movk	x27, #0x8000, lsl #32
  40c5c4:	mov	w28, #0x2f                  	// #47
  40c5c8:	add	x19, x8, #0x1
  40c5cc:	add	x21, x21, #0xa4f
  40c5d0:	mov	w1, #0x3a                  	// #58
  40c5d4:	mov	x0, x23
  40c5d8:	bl	401980 <strchr@plt>
  40c5dc:	mov	x22, x0
  40c5e0:	cbz	x0, 40c610 <_ZdlPvm@@Base+0x8a4>
  40c5e4:	subs	x24, x22, x23
  40c5e8:	b.ls	40c624 <_ZdlPvm@@Base+0x8b8>  // b.plast
  40c5ec:	ldurb	w8, [x22, #-1]
  40c5f0:	mov	w9, #0x1                   	// #1
  40c5f4:	cmp	x8, #0x3f
  40c5f8:	lsl	x8, x9, x8
  40c5fc:	cset	w9, hi  // hi = pmore
  40c600:	tst	x8, x27
  40c604:	cset	w8, eq  // eq = none
  40c608:	orr	w26, w9, w8
  40c60c:	b	40c628 <_ZdlPvm@@Base+0x8bc>
  40c610:	mov	x0, x23
  40c614:	bl	4018d0 <strlen@plt>
  40c618:	add	x22, x23, x0
  40c61c:	subs	x24, x22, x23
  40c620:	b.hi	40c5ec <_ZdlPvm@@Base+0x880>  // b.pmore
  40c624:	mov	w26, wzr
  40c628:	add	x8, x19, x24
  40c62c:	add	x0, x8, x26
  40c630:	bl	401840 <_Znam@plt>
  40c634:	mov	x1, x23
  40c638:	mov	x2, x24
  40c63c:	mov	x25, x0
  40c640:	bl	401860 <memcpy@plt>
  40c644:	cbz	w26, 40c64c <_ZdlPvm@@Base+0x8e0>
  40c648:	strb	w28, [x25, x24]
  40c64c:	add	x8, x25, x24
  40c650:	add	x0, x8, x26
  40c654:	mov	x1, x20
  40c658:	bl	4019e0 <strcpy@plt>
  40c65c:	mov	x0, x25
  40c660:	bl	40d618 <_ZdlPvm@@Base+0x18ac>
  40c664:	mov	x24, x0
  40c668:	mov	x0, x25
  40c66c:	bl	401b10 <_ZdaPv@plt>
  40c670:	mov	x0, x24
  40c674:	mov	x1, x21
  40c678:	bl	401b90 <fopen@plt>
  40c67c:	cbnz	x0, 40c6c8 <_ZdlPvm@@Base+0x95c>
  40c680:	mov	x0, x24
  40c684:	bl	401960 <free@plt>
  40c688:	ldrb	w8, [x22], #1
  40c68c:	mov	x23, x22
  40c690:	cbnz	w8, 40c5d0 <_ZdlPvm@@Base+0x864>
  40c694:	mov	x23, xzr
  40c698:	b	40c6e4 <_ZdlPvm@@Base+0x978>
  40c69c:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x3294>
  40c6a0:	add	x1, x1, #0xa4f
  40c6a4:	mov	x0, x20
  40c6a8:	bl	401b90 <fopen@plt>
  40c6ac:	mov	x23, x0
  40c6b0:	cbz	x0, 40c6e4 <_ZdlPvm@@Base+0x978>
  40c6b4:	cbz	x19, 40c6e4 <_ZdlPvm@@Base+0x978>
  40c6b8:	mov	x0, x20
  40c6bc:	bl	40d618 <_ZdlPvm@@Base+0x18ac>
  40c6c0:	str	x0, [x19]
  40c6c4:	b	40c6e4 <_ZdlPvm@@Base+0x978>
  40c6c8:	ldr	x8, [sp, #8]
  40c6cc:	mov	x23, x0
  40c6d0:	cbz	x8, 40c6dc <_ZdlPvm@@Base+0x970>
  40c6d4:	str	x24, [x8]
  40c6d8:	b	40c6e4 <_ZdlPvm@@Base+0x978>
  40c6dc:	mov	x0, x24
  40c6e0:	bl	401960 <free@plt>
  40c6e4:	mov	x0, x23
  40c6e8:	ldp	x20, x19, [sp, #96]
  40c6ec:	ldp	x22, x21, [sp, #80]
  40c6f0:	ldp	x24, x23, [sp, #64]
  40c6f4:	ldp	x26, x25, [sp, #48]
  40c6f8:	ldp	x28, x27, [sp, #32]
  40c6fc:	ldp	x29, x30, [sp, #16]
  40c700:	add	sp, sp, #0x70
  40c704:	ret
  40c708:	stp	x29, x30, [sp, #-96]!
  40c70c:	stp	x28, x27, [sp, #16]
  40c710:	stp	x26, x25, [sp, #32]
  40c714:	stp	x24, x23, [sp, #48]
  40c718:	stp	x22, x21, [sp, #64]
  40c71c:	stp	x20, x19, [sp, #80]
  40c720:	mov	x29, sp
  40c724:	adrp	x8, 40f000 <_ZdlPvm@@Base+0x3294>
  40c728:	add	x8, x8, #0xa4f
  40c72c:	cmp	x3, #0x0
  40c730:	csel	x21, x8, x3, eq  // eq = none
  40c734:	mov	x20, x1
  40c738:	mov	x22, x0
  40c73c:	mov	w1, #0x72                  	// #114
  40c740:	mov	x0, x21
  40c744:	mov	x19, x2
  40c748:	bl	401980 <strchr@plt>
  40c74c:	mov	x23, x0
  40c750:	cbz	x20, 40c888 <_ZdlPvm@@Base+0xb1c>
  40c754:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x3294>
  40c758:	add	x1, x1, #0x5fc
  40c75c:	mov	x0, x20
  40c760:	bl	401bb0 <strcmp@plt>
  40c764:	cbz	w0, 40c888 <_ZdlPvm@@Base+0xb1c>
  40c768:	cbz	x23, 40c8e8 <_ZdlPvm@@Base+0xb7c>
  40c76c:	ldrb	w8, [x20]
  40c770:	cmp	w8, #0x2f
  40c774:	b.eq	40c8e8 <_ZdlPvm@@Base+0xb7c>  // b.none
  40c778:	ldr	x23, [x22]
  40c77c:	ldrb	w8, [x23]
  40c780:	cbz	w8, 40c8e8 <_ZdlPvm@@Base+0xb7c>
  40c784:	mov	x0, x20
  40c788:	bl	4018d0 <strlen@plt>
  40c78c:	and	x8, x0, #0xffffffff
  40c790:	add	x28, x8, #0x1
  40c794:	mov	w26, #0x2f                  	// #47
  40c798:	mov	w1, #0x3a                  	// #58
  40c79c:	mov	x0, x23
  40c7a0:	bl	401980 <strchr@plt>
  40c7a4:	mov	x22, x0
  40c7a8:	cbz	x0, 40c7e0 <_ZdlPvm@@Base+0xa74>
  40c7ac:	subs	x24, x22, x23
  40c7b0:	b.ls	40c7f4 <_ZdlPvm@@Base+0xa88>  // b.plast
  40c7b4:	ldurb	w8, [x22, #-1]
  40c7b8:	mov	w9, #0x1                   	// #1
  40c7bc:	mov	x10, #0x1                   	// #1
  40c7c0:	movk	x10, #0x8000, lsl #32
  40c7c4:	cmp	x8, #0x3f
  40c7c8:	lsl	x8, x9, x8
  40c7cc:	cset	w9, hi  // hi = pmore
  40c7d0:	tst	x8, x10
  40c7d4:	cset	w8, eq  // eq = none
  40c7d8:	orr	w27, w9, w8
  40c7dc:	b	40c7f8 <_ZdlPvm@@Base+0xa8c>
  40c7e0:	mov	x0, x23
  40c7e4:	bl	4018d0 <strlen@plt>
  40c7e8:	add	x22, x23, x0
  40c7ec:	subs	x24, x22, x23
  40c7f0:	b.hi	40c7b4 <_ZdlPvm@@Base+0xa48>  // b.pmore
  40c7f4:	mov	w27, wzr
  40c7f8:	add	x8, x28, x24
  40c7fc:	add	x0, x8, x27
  40c800:	bl	401840 <_Znam@plt>
  40c804:	mov	x1, x23
  40c808:	mov	x2, x24
  40c80c:	mov	x25, x0
  40c810:	bl	401860 <memcpy@plt>
  40c814:	cbz	w27, 40c81c <_ZdlPvm@@Base+0xab0>
  40c818:	strb	w26, [x25, x24]
  40c81c:	add	x8, x25, x24
  40c820:	add	x0, x8, x27
  40c824:	mov	x1, x20
  40c828:	bl	4019e0 <strcpy@plt>
  40c82c:	mov	x0, x25
  40c830:	bl	40d618 <_ZdlPvm@@Base+0x18ac>
  40c834:	mov	x24, x0
  40c838:	mov	x0, x25
  40c83c:	bl	401b10 <_ZdaPv@plt>
  40c840:	mov	x0, x24
  40c844:	mov	x1, x21
  40c848:	bl	401b90 <fopen@plt>
  40c84c:	cbnz	x0, 40c910 <_ZdlPvm@@Base+0xba4>
  40c850:	bl	401b20 <__errno_location@plt>
  40c854:	ldr	w27, [x0]
  40c858:	mov	x25, x0
  40c85c:	mov	x0, x24
  40c860:	bl	401960 <free@plt>
  40c864:	cmp	w27, #0x2
  40c868:	b.ne	40c920 <_ZdlPvm@@Base+0xbb4>  // b.any
  40c86c:	ldrb	w8, [x22], #1
  40c870:	mov	x23, x22
  40c874:	cbnz	w8, 40c798 <_ZdlPvm@@Base+0xa2c>
  40c878:	mov	x23, xzr
  40c87c:	mov	w8, #0x2                   	// #2
  40c880:	str	w8, [x25]
  40c884:	b	40c8c8 <_ZdlPvm@@Base+0xb5c>
  40c888:	cbz	x19, 40c8ac <_ZdlPvm@@Base+0xb40>
  40c88c:	adrp	x8, 410000 <_ZdlPvm@@Base+0x4294>
  40c890:	adrp	x9, 40e000 <_ZdlPvm@@Base+0x2294>
  40c894:	add	x8, x8, #0x12a
  40c898:	add	x9, x9, #0x8ee
  40c89c:	cmp	x23, #0x0
  40c8a0:	csel	x0, x9, x8, ne  // ne = any
  40c8a4:	bl	40d618 <_ZdlPvm@@Base+0x18ac>
  40c8a8:	str	x0, [x19]
  40c8ac:	adrp	x8, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40c8b0:	adrp	x9, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40c8b4:	add	x8, x8, #0xe98
  40c8b8:	add	x9, x9, #0xea0
  40c8bc:	cmp	x23, #0x0
  40c8c0:	csel	x8, x8, x9, ne  // ne = any
  40c8c4:	ldr	x23, [x8]
  40c8c8:	mov	x0, x23
  40c8cc:	ldp	x20, x19, [sp, #80]
  40c8d0:	ldp	x22, x21, [sp, #64]
  40c8d4:	ldp	x24, x23, [sp, #48]
  40c8d8:	ldp	x26, x25, [sp, #32]
  40c8dc:	ldp	x28, x27, [sp, #16]
  40c8e0:	ldp	x29, x30, [sp], #96
  40c8e4:	ret
  40c8e8:	mov	x0, x20
  40c8ec:	mov	x1, x21
  40c8f0:	bl	401b90 <fopen@plt>
  40c8f4:	mov	x23, x0
  40c8f8:	cbz	x0, 40c8c8 <_ZdlPvm@@Base+0xb5c>
  40c8fc:	cbz	x19, 40c8c8 <_ZdlPvm@@Base+0xb5c>
  40c900:	mov	x0, x20
  40c904:	bl	40d618 <_ZdlPvm@@Base+0x18ac>
  40c908:	str	x0, [x19]
  40c90c:	b	40c8c8 <_ZdlPvm@@Base+0xb5c>
  40c910:	mov	x23, x0
  40c914:	cbz	x19, 40c92c <_ZdlPvm@@Base+0xbc0>
  40c918:	str	x24, [x19]
  40c91c:	b	40c8c8 <_ZdlPvm@@Base+0xb5c>
  40c920:	mov	x23, xzr
  40c924:	str	w27, [x25]
  40c928:	b	40c8c8 <_ZdlPvm@@Base+0xb5c>
  40c92c:	mov	x0, x24
  40c930:	bl	401960 <free@plt>
  40c934:	b	40c8c8 <_ZdlPvm@@Base+0xb5c>
  40c938:	stp	xzr, xzr, [x0]
  40c93c:	ret
  40c940:	stp	x29, x30, [sp, #-48]!
  40c944:	str	x21, [sp, #16]
  40c948:	stp	x20, x19, [sp, #32]
  40c94c:	mov	x29, sp
  40c950:	mov	w21, w2
  40c954:	mov	x20, x1
  40c958:	mov	x19, x0
  40c95c:	str	w2, [x0, #8]
  40c960:	tbnz	w2, #31, 40c980 <_ZdlPvm@@Base+0xc14>
  40c964:	cbnz	w21, 40c990 <_ZdlPvm@@Base+0xc24>
  40c968:	str	wzr, [x19, #12]
  40c96c:	str	xzr, [x19]
  40c970:	ldp	x20, x19, [sp, #32]
  40c974:	ldr	x21, [sp, #16]
  40c978:	ldp	x29, x30, [sp], #48
  40c97c:	ret
  40c980:	adrp	x1, 410000 <_ZdlPvm@@Base+0x4294>
  40c984:	add	x1, x1, #0x140
  40c988:	mov	w0, #0x57                  	// #87
  40c98c:	bl	40db60 <_ZdlPvm@@Base+0x1df4>
  40c990:	lsl	w8, w21, #1
  40c994:	sxtw	x0, w8
  40c998:	str	w8, [x19, #12]
  40c99c:	bl	401840 <_Znam@plt>
  40c9a0:	str	x0, [x19]
  40c9a4:	sxtw	x2, w21
  40c9a8:	mov	x1, x20
  40c9ac:	ldp	x20, x19, [sp, #32]
  40c9b0:	ldr	x21, [sp, #16]
  40c9b4:	ldp	x29, x30, [sp], #48
  40c9b8:	b	401860 <memcpy@plt>
  40c9bc:	stp	x29, x30, [sp, #-48]!
  40c9c0:	str	x21, [sp, #16]
  40c9c4:	stp	x20, x19, [sp, #32]
  40c9c8:	mov	x29, sp
  40c9cc:	mov	x19, x0
  40c9d0:	cbz	x1, 40ca18 <_ZdlPvm@@Base+0xcac>
  40c9d4:	mov	x0, x1
  40c9d8:	mov	x20, x1
  40c9dc:	bl	4018d0 <strlen@plt>
  40c9e0:	mov	x21, x0
  40c9e4:	str	w21, [x19, #8]
  40c9e8:	cbz	w21, 40ca20 <_ZdlPvm@@Base+0xcb4>
  40c9ec:	lsl	w8, w21, #1
  40c9f0:	sxtw	x0, w8
  40c9f4:	str	w8, [x19, #12]
  40c9f8:	bl	401840 <_Znam@plt>
  40c9fc:	str	x0, [x19]
  40ca00:	sxtw	x2, w21
  40ca04:	mov	x1, x20
  40ca08:	ldp	x20, x19, [sp, #32]
  40ca0c:	ldr	x21, [sp, #16]
  40ca10:	ldp	x29, x30, [sp], #48
  40ca14:	b	401860 <memcpy@plt>
  40ca18:	str	xzr, [x19, #8]
  40ca1c:	b	40ca24 <_ZdlPvm@@Base+0xcb8>
  40ca20:	str	wzr, [x19, #12]
  40ca24:	str	xzr, [x19]
  40ca28:	ldp	x20, x19, [sp, #32]
  40ca2c:	ldr	x21, [sp, #16]
  40ca30:	ldp	x29, x30, [sp], #48
  40ca34:	ret
  40ca38:	stp	x29, x30, [sp, #-32]!
  40ca3c:	stp	x20, x19, [sp, #16]
  40ca40:	mov	x29, sp
  40ca44:	adrp	x8, 410000 <_ZdlPvm@@Base+0x4294>
  40ca48:	ldr	d0, [x8, #312]
  40ca4c:	mov	x20, x0
  40ca50:	mov	w19, w1
  40ca54:	str	d0, [x0, #8]
  40ca58:	mov	w0, #0x2                   	// #2
  40ca5c:	bl	401840 <_Znam@plt>
  40ca60:	str	x0, [x20]
  40ca64:	strb	w19, [x0]
  40ca68:	ldp	x20, x19, [sp, #16]
  40ca6c:	ldp	x29, x30, [sp], #32
  40ca70:	ret
  40ca74:	stp	x29, x30, [sp, #-48]!
  40ca78:	str	x21, [sp, #16]
  40ca7c:	stp	x20, x19, [sp, #32]
  40ca80:	mov	x29, sp
  40ca84:	ldrsw	x19, [x1, #8]
  40ca88:	mov	x20, x0
  40ca8c:	str	w19, [x0, #8]
  40ca90:	cbz	w19, 40cac0 <_ZdlPvm@@Base+0xd54>
  40ca94:	lsl	x0, x19, #1
  40ca98:	mov	x21, x1
  40ca9c:	str	w0, [x20, #12]
  40caa0:	bl	401840 <_Znam@plt>
  40caa4:	str	x0, [x20]
  40caa8:	ldr	x1, [x21]
  40caac:	mov	x2, x19
  40cab0:	ldp	x20, x19, [sp, #32]
  40cab4:	ldr	x21, [sp, #16]
  40cab8:	ldp	x29, x30, [sp], #48
  40cabc:	b	401860 <memcpy@plt>
  40cac0:	str	wzr, [x20, #12]
  40cac4:	str	xzr, [x20]
  40cac8:	ldp	x20, x19, [sp, #32]
  40cacc:	ldr	x21, [sp, #16]
  40cad0:	ldp	x29, x30, [sp], #48
  40cad4:	ret
  40cad8:	ldr	x0, [x0]
  40cadc:	cbz	x0, 40cae4 <_ZdlPvm@@Base+0xd78>
  40cae0:	b	401b10 <_ZdaPv@plt>
  40cae4:	ret
  40cae8:	stp	x29, x30, [sp, #-48]!
  40caec:	str	x21, [sp, #16]
  40caf0:	stp	x20, x19, [sp, #32]
  40caf4:	mov	x29, sp
  40caf8:	ldr	w8, [x0, #12]
  40cafc:	ldrsw	x21, [x1, #8]
  40cb00:	mov	x19, x0
  40cb04:	ldr	x0, [x0]
  40cb08:	mov	x20, x1
  40cb0c:	cmp	w8, w21
  40cb10:	b.ge	40cb2c <_ZdlPvm@@Base+0xdc0>  // b.tcont
  40cb14:	cbz	x0, 40cb1c <_ZdlPvm@@Base+0xdb0>
  40cb18:	bl	401b10 <_ZdaPv@plt>
  40cb1c:	cbz	w21, 40cb58 <_ZdlPvm@@Base+0xdec>
  40cb20:	lsl	x0, x21, #1
  40cb24:	str	w0, [x19, #12]
  40cb28:	bl	401840 <_Znam@plt>
  40cb2c:	str	x0, [x19]
  40cb30:	ldrsw	x2, [x20, #8]
  40cb34:	str	w2, [x19, #8]
  40cb38:	cbz	w2, 40cb44 <_ZdlPvm@@Base+0xdd8>
  40cb3c:	ldr	x1, [x20]
  40cb40:	bl	401860 <memcpy@plt>
  40cb44:	mov	x0, x19
  40cb48:	ldp	x20, x19, [sp, #32]
  40cb4c:	ldr	x21, [sp, #16]
  40cb50:	ldp	x29, x30, [sp], #48
  40cb54:	ret
  40cb58:	mov	x0, xzr
  40cb5c:	str	wzr, [x19, #12]
  40cb60:	str	x0, [x19]
  40cb64:	ldrsw	x2, [x20, #8]
  40cb68:	str	w2, [x19, #8]
  40cb6c:	cbnz	w2, 40cb3c <_ZdlPvm@@Base+0xdd0>
  40cb70:	b	40cb44 <_ZdlPvm@@Base+0xdd8>
  40cb74:	stp	x29, x30, [sp, #-48]!
  40cb78:	str	x21, [sp, #16]
  40cb7c:	stp	x20, x19, [sp, #32]
  40cb80:	mov	x29, sp
  40cb84:	mov	x19, x0
  40cb88:	cbz	x1, 40cbf0 <_ZdlPvm@@Base+0xe84>
  40cb8c:	mov	x0, x1
  40cb90:	mov	x20, x1
  40cb94:	bl	4018d0 <strlen@plt>
  40cb98:	ldr	w9, [x19, #12]
  40cb9c:	ldr	x8, [x19]
  40cba0:	mov	x21, x0
  40cba4:	cmp	w9, w21
  40cba8:	b.ge	40cbd0 <_ZdlPvm@@Base+0xe64>  // b.tcont
  40cbac:	cbz	x8, 40cbb8 <_ZdlPvm@@Base+0xe4c>
  40cbb0:	mov	x0, x8
  40cbb4:	bl	401b10 <_ZdaPv@plt>
  40cbb8:	cbz	w21, 40cbfc <_ZdlPvm@@Base+0xe90>
  40cbbc:	lsl	w8, w21, #1
  40cbc0:	sxtw	x0, w8
  40cbc4:	str	w8, [x19, #12]
  40cbc8:	bl	401840 <_Znam@plt>
  40cbcc:	mov	x8, x0
  40cbd0:	str	x8, [x19]
  40cbd4:	str	w21, [x19, #8]
  40cbd8:	cbz	w21, 40cc00 <_ZdlPvm@@Base+0xe94>
  40cbdc:	sxtw	x2, w21
  40cbe0:	mov	x0, x8
  40cbe4:	mov	x1, x20
  40cbe8:	bl	401860 <memcpy@plt>
  40cbec:	b	40cc00 <_ZdlPvm@@Base+0xe94>
  40cbf0:	ldr	x0, [x19]
  40cbf4:	cbz	x0, 40cbfc <_ZdlPvm@@Base+0xe90>
  40cbf8:	bl	401b10 <_ZdaPv@plt>
  40cbfc:	stp	xzr, xzr, [x19]
  40cc00:	mov	x0, x19
  40cc04:	ldp	x20, x19, [sp, #32]
  40cc08:	ldr	x21, [sp, #16]
  40cc0c:	ldp	x29, x30, [sp], #48
  40cc10:	ret
  40cc14:	stp	x29, x30, [sp, #-32]!
  40cc18:	stp	x20, x19, [sp, #16]
  40cc1c:	mov	x29, sp
  40cc20:	ldr	w8, [x0, #12]
  40cc24:	mov	x19, x0
  40cc28:	ldr	x0, [x0]
  40cc2c:	mov	w20, w1
  40cc30:	cmp	w8, #0x0
  40cc34:	b.gt	40cc50 <_ZdlPvm@@Base+0xee4>
  40cc38:	cbz	x0, 40cc40 <_ZdlPvm@@Base+0xed4>
  40cc3c:	bl	401b10 <_ZdaPv@plt>
  40cc40:	mov	w8, #0x2                   	// #2
  40cc44:	mov	w0, #0x2                   	// #2
  40cc48:	str	w8, [x19, #12]
  40cc4c:	bl	401840 <_Znam@plt>
  40cc50:	mov	w8, #0x1                   	// #1
  40cc54:	str	x0, [x19]
  40cc58:	str	w8, [x19, #8]
  40cc5c:	strb	w20, [x0]
  40cc60:	mov	x0, x19
  40cc64:	ldp	x20, x19, [sp, #16]
  40cc68:	ldp	x29, x30, [sp], #32
  40cc6c:	ret
  40cc70:	stp	x29, x30, [sp, #-32]!
  40cc74:	stp	x20, x19, [sp, #16]
  40cc78:	mov	x20, x0
  40cc7c:	ldr	x0, [x0]
  40cc80:	mov	x19, x1
  40cc84:	mov	x29, sp
  40cc88:	cbz	x0, 40cc90 <_ZdlPvm@@Base+0xf24>
  40cc8c:	bl	401b10 <_ZdaPv@plt>
  40cc90:	ldr	x8, [x19]
  40cc94:	str	x8, [x20]
  40cc98:	ldr	x8, [x19, #8]
  40cc9c:	str	x8, [x20, #8]
  40cca0:	stp	xzr, xzr, [x19]
  40cca4:	ldp	x20, x19, [sp, #16]
  40cca8:	ldp	x29, x30, [sp], #32
  40ccac:	ret
  40ccb0:	stp	x29, x30, [sp, #-48]!
  40ccb4:	stp	x22, x21, [sp, #16]
  40ccb8:	stp	x20, x19, [sp, #32]
  40ccbc:	mov	x29, sp
  40ccc0:	ldp	w22, w8, [x0, #8]
  40ccc4:	ldr	x20, [x0]
  40ccc8:	mov	x19, x0
  40cccc:	sxtw	x22, w22
  40ccd0:	cmp	w8, w22
  40ccd4:	b.le	40cce0 <_ZdlPvm@@Base+0xf74>
  40ccd8:	mov	x21, x20
  40ccdc:	b	40cd34 <_ZdlPvm@@Base+0xfc8>
  40cce0:	add	w8, w22, #0x1
  40cce4:	cbz	w8, 40cd20 <_ZdlPvm@@Base+0xfb4>
  40cce8:	lsl	w8, w8, #1
  40ccec:	sxtw	x0, w8
  40ccf0:	str	w8, [x19, #12]
  40ccf4:	bl	401840 <_Znam@plt>
  40ccf8:	mov	x21, x0
  40ccfc:	cbz	w22, 40cd10 <_ZdlPvm@@Base+0xfa4>
  40cd00:	mov	x0, x21
  40cd04:	mov	x1, x20
  40cd08:	mov	x2, x22
  40cd0c:	bl	401860 <memcpy@plt>
  40cd10:	cbz	x20, 40cd34 <_ZdlPvm@@Base+0xfc8>
  40cd14:	mov	x0, x20
  40cd18:	bl	401b10 <_ZdaPv@plt>
  40cd1c:	b	40cd34 <_ZdlPvm@@Base+0xfc8>
  40cd20:	cbz	x20, 40cd2c <_ZdlPvm@@Base+0xfc0>
  40cd24:	mov	x0, x20
  40cd28:	bl	401b10 <_ZdaPv@plt>
  40cd2c:	mov	x21, xzr
  40cd30:	str	wzr, [x19, #12]
  40cd34:	str	x21, [x19]
  40cd38:	ldp	x20, x19, [sp, #32]
  40cd3c:	ldp	x22, x21, [sp, #16]
  40cd40:	ldp	x29, x30, [sp], #48
  40cd44:	ret
  40cd48:	stp	x29, x30, [sp, #-80]!
  40cd4c:	str	x25, [sp, #16]
  40cd50:	stp	x24, x23, [sp, #32]
  40cd54:	stp	x22, x21, [sp, #48]
  40cd58:	stp	x20, x19, [sp, #64]
  40cd5c:	mov	x29, sp
  40cd60:	mov	x19, x0
  40cd64:	cbz	x1, 40ce04 <_ZdlPvm@@Base+0x1098>
  40cd68:	mov	x0, x1
  40cd6c:	mov	x20, x1
  40cd70:	bl	4018d0 <strlen@plt>
  40cd74:	ldp	w25, w8, [x19, #8]
  40cd78:	ldr	x22, [x19]
  40cd7c:	mov	x21, x0
  40cd80:	add	w24, w25, w21
  40cd84:	cmp	w24, w8
  40cd88:	b.le	40cdf0 <_ZdlPvm@@Base+0x1084>
  40cd8c:	cbz	w24, 40cdd0 <_ZdlPvm@@Base+0x1064>
  40cd90:	lsl	w8, w24, #1
  40cd94:	sxtw	x0, w8
  40cd98:	str	w8, [x19, #12]
  40cd9c:	bl	401840 <_Znam@plt>
  40cda0:	mov	x23, x0
  40cda4:	cbz	w25, 40cdc0 <_ZdlPvm@@Base+0x1054>
  40cda8:	cmp	w21, #0x1
  40cdac:	b.lt	40cdc0 <_ZdlPvm@@Base+0x1054>  // b.tstop
  40cdb0:	sxtw	x2, w25
  40cdb4:	mov	x0, x23
  40cdb8:	mov	x1, x22
  40cdbc:	bl	401860 <memcpy@plt>
  40cdc0:	cbz	x22, 40cde4 <_ZdlPvm@@Base+0x1078>
  40cdc4:	mov	x0, x22
  40cdc8:	bl	401b10 <_ZdaPv@plt>
  40cdcc:	b	40cde4 <_ZdlPvm@@Base+0x1078>
  40cdd0:	cbz	x22, 40cddc <_ZdlPvm@@Base+0x1070>
  40cdd4:	mov	x0, x22
  40cdd8:	bl	401b10 <_ZdaPv@plt>
  40cddc:	mov	x23, xzr
  40cde0:	str	wzr, [x19, #12]
  40cde4:	ldr	w25, [x19, #8]
  40cde8:	mov	x22, x23
  40cdec:	str	x23, [x19]
  40cdf0:	add	x0, x22, w25, sxtw
  40cdf4:	sxtw	x2, w21
  40cdf8:	mov	x1, x20
  40cdfc:	bl	401860 <memcpy@plt>
  40ce00:	str	w24, [x19, #8]
  40ce04:	mov	x0, x19
  40ce08:	ldp	x20, x19, [sp, #64]
  40ce0c:	ldp	x22, x21, [sp, #48]
  40ce10:	ldp	x24, x23, [sp, #32]
  40ce14:	ldr	x25, [sp, #16]
  40ce18:	ldp	x29, x30, [sp], #80
  40ce1c:	ret
  40ce20:	stp	x29, x30, [sp, #-80]!
  40ce24:	str	x25, [sp, #16]
  40ce28:	stp	x24, x23, [sp, #32]
  40ce2c:	stp	x22, x21, [sp, #48]
  40ce30:	stp	x20, x19, [sp, #64]
  40ce34:	mov	x29, sp
  40ce38:	ldr	w25, [x1, #8]
  40ce3c:	mov	x19, x0
  40ce40:	cbz	w25, 40ced8 <_ZdlPvm@@Base+0x116c>
  40ce44:	ldp	w24, w8, [x19, #8]
  40ce48:	ldr	x21, [x19]
  40ce4c:	mov	x20, x1
  40ce50:	add	w23, w24, w25
  40ce54:	cmp	w23, w8
  40ce58:	b.le	40cec4 <_ZdlPvm@@Base+0x1158>
  40ce5c:	cbz	w23, 40cea0 <_ZdlPvm@@Base+0x1134>
  40ce60:	lsl	w8, w23, #1
  40ce64:	sxtw	x0, w8
  40ce68:	str	w8, [x19, #12]
  40ce6c:	bl	401840 <_Znam@plt>
  40ce70:	cmp	w25, #0x1
  40ce74:	mov	x22, x0
  40ce78:	b.lt	40ce90 <_ZdlPvm@@Base+0x1124>  // b.tstop
  40ce7c:	cbz	w24, 40ce90 <_ZdlPvm@@Base+0x1124>
  40ce80:	sxtw	x2, w24
  40ce84:	mov	x0, x22
  40ce88:	mov	x1, x21
  40ce8c:	bl	401860 <memcpy@plt>
  40ce90:	cbz	x21, 40ceb4 <_ZdlPvm@@Base+0x1148>
  40ce94:	mov	x0, x21
  40ce98:	bl	401b10 <_ZdaPv@plt>
  40ce9c:	b	40ceb4 <_ZdlPvm@@Base+0x1148>
  40cea0:	cbz	x21, 40ceac <_ZdlPvm@@Base+0x1140>
  40cea4:	mov	x0, x21
  40cea8:	bl	401b10 <_ZdaPv@plt>
  40ceac:	mov	x22, xzr
  40ceb0:	str	wzr, [x19, #12]
  40ceb4:	str	x22, [x19]
  40ceb8:	ldr	w24, [x19, #8]
  40cebc:	ldr	w25, [x20, #8]
  40cec0:	mov	x21, x22
  40cec4:	ldr	x1, [x20]
  40cec8:	add	x0, x21, w24, sxtw
  40cecc:	sxtw	x2, w25
  40ced0:	bl	401860 <memcpy@plt>
  40ced4:	str	w23, [x19, #8]
  40ced8:	mov	x0, x19
  40cedc:	ldp	x20, x19, [sp, #64]
  40cee0:	ldp	x22, x21, [sp, #48]
  40cee4:	ldp	x24, x23, [sp, #32]
  40cee8:	ldr	x25, [sp, #16]
  40ceec:	ldp	x29, x30, [sp], #80
  40cef0:	ret
  40cef4:	cmp	w2, #0x1
  40cef8:	b.lt	40cfb8 <_ZdlPvm@@Base+0x124c>  // b.tstop
  40cefc:	stp	x29, x30, [sp, #-80]!
  40cf00:	str	x25, [sp, #16]
  40cf04:	stp	x24, x23, [sp, #32]
  40cf08:	stp	x22, x21, [sp, #48]
  40cf0c:	stp	x20, x19, [sp, #64]
  40cf10:	mov	x29, sp
  40cf14:	ldp	w25, w8, [x0, #8]
  40cf18:	ldr	x22, [x0]
  40cf1c:	mov	w21, w2
  40cf20:	mov	x20, x1
  40cf24:	add	w24, w25, w2
  40cf28:	mov	x19, x0
  40cf2c:	cmp	w24, w8
  40cf30:	b.le	40cf90 <_ZdlPvm@@Base+0x1224>
  40cf34:	cbz	w24, 40cf70 <_ZdlPvm@@Base+0x1204>
  40cf38:	lsl	w8, w24, #1
  40cf3c:	sxtw	x0, w8
  40cf40:	str	w8, [x19, #12]
  40cf44:	bl	401840 <_Znam@plt>
  40cf48:	mov	x23, x0
  40cf4c:	cbz	w25, 40cf60 <_ZdlPvm@@Base+0x11f4>
  40cf50:	sxtw	x2, w25
  40cf54:	mov	x0, x23
  40cf58:	mov	x1, x22
  40cf5c:	bl	401860 <memcpy@plt>
  40cf60:	cbz	x22, 40cf84 <_ZdlPvm@@Base+0x1218>
  40cf64:	mov	x0, x22
  40cf68:	bl	401b10 <_ZdaPv@plt>
  40cf6c:	b	40cf84 <_ZdlPvm@@Base+0x1218>
  40cf70:	cbz	x22, 40cf7c <_ZdlPvm@@Base+0x1210>
  40cf74:	mov	x0, x22
  40cf78:	bl	401b10 <_ZdaPv@plt>
  40cf7c:	mov	x23, xzr
  40cf80:	str	wzr, [x19, #12]
  40cf84:	ldr	w25, [x19, #8]
  40cf88:	mov	x22, x23
  40cf8c:	str	x23, [x19]
  40cf90:	add	x0, x22, w25, sxtw
  40cf94:	mov	w2, w21
  40cf98:	mov	x1, x20
  40cf9c:	bl	401860 <memcpy@plt>
  40cfa0:	str	w24, [x19, #8]
  40cfa4:	ldp	x20, x19, [sp, #64]
  40cfa8:	ldp	x22, x21, [sp, #48]
  40cfac:	ldp	x24, x23, [sp, #32]
  40cfb0:	ldr	x25, [sp, #16]
  40cfb4:	ldp	x29, x30, [sp], #80
  40cfb8:	ret
  40cfbc:	stp	x29, x30, [sp, #-64]!
  40cfc0:	stp	x24, x23, [sp, #16]
  40cfc4:	stp	x22, x21, [sp, #32]
  40cfc8:	stp	x20, x19, [sp, #48]
  40cfcc:	mov	x29, sp
  40cfd0:	mov	w20, w4
  40cfd4:	mov	x19, x3
  40cfd8:	mov	w22, w2
  40cfdc:	mov	x21, x1
  40cfe0:	orr	w8, w4, w2
  40cfe4:	mov	x23, x0
  40cfe8:	tbnz	w8, #31, 40d038 <_ZdlPvm@@Base+0x12cc>
  40cfec:	adds	w8, w20, w22
  40cff0:	str	w8, [x23, #8]
  40cff4:	b.eq	40d054 <_ZdlPvm@@Base+0x12e8>  // b.none
  40cff8:	lsl	w8, w8, #1
  40cffc:	sxtw	x0, w8
  40d000:	str	w8, [x23, #12]
  40d004:	bl	401840 <_Znam@plt>
  40d008:	mov	x24, x0
  40d00c:	str	x0, [x23]
  40d010:	cbz	w22, 40d070 <_ZdlPvm@@Base+0x1304>
  40d014:	sxtw	x22, w22
  40d018:	mov	x0, x24
  40d01c:	mov	x1, x21
  40d020:	mov	x2, x22
  40d024:	bl	401860 <memcpy@plt>
  40d028:	cbz	w20, 40d05c <_ZdlPvm@@Base+0x12f0>
  40d02c:	add	x0, x24, x22
  40d030:	sxtw	x2, w20
  40d034:	b	40d078 <_ZdlPvm@@Base+0x130c>
  40d038:	adrp	x1, 410000 <_ZdlPvm@@Base+0x4294>
  40d03c:	add	x1, x1, #0x140
  40d040:	mov	w0, #0xd7                  	// #215
  40d044:	bl	40db60 <_ZdlPvm@@Base+0x1df4>
  40d048:	adds	w8, w20, w22
  40d04c:	str	w8, [x23, #8]
  40d050:	b.ne	40cff8 <_ZdlPvm@@Base+0x128c>  // b.any
  40d054:	str	wzr, [x23, #12]
  40d058:	str	xzr, [x23]
  40d05c:	ldp	x20, x19, [sp, #48]
  40d060:	ldp	x22, x21, [sp, #32]
  40d064:	ldp	x24, x23, [sp, #16]
  40d068:	ldp	x29, x30, [sp], #64
  40d06c:	ret
  40d070:	sxtw	x2, w20
  40d074:	mov	x0, x24
  40d078:	mov	x1, x19
  40d07c:	ldp	x20, x19, [sp, #48]
  40d080:	ldp	x22, x21, [sp, #32]
  40d084:	ldp	x24, x23, [sp, #16]
  40d088:	ldp	x29, x30, [sp], #64
  40d08c:	b	401860 <memcpy@plt>
  40d090:	stp	x29, x30, [sp, #-16]!
  40d094:	ldrsw	x2, [x0, #8]
  40d098:	ldrsw	x8, [x1, #8]
  40d09c:	mov	x29, sp
  40d0a0:	cmp	w2, w8
  40d0a4:	b.le	40d0c8 <_ZdlPvm@@Base+0x135c>
  40d0a8:	cbz	w8, 40d0e8 <_ZdlPvm@@Base+0x137c>
  40d0ac:	ldr	x0, [x0]
  40d0b0:	ldr	x1, [x1]
  40d0b4:	mov	x2, x8
  40d0b8:	bl	401940 <memcmp@plt>
  40d0bc:	lsr	w0, w0, #31
  40d0c0:	ldp	x29, x30, [sp], #16
  40d0c4:	ret
  40d0c8:	cbz	w2, 40d0f4 <_ZdlPvm@@Base+0x1388>
  40d0cc:	ldr	x0, [x0]
  40d0d0:	ldr	x1, [x1]
  40d0d4:	bl	401940 <memcmp@plt>
  40d0d8:	cmp	w0, #0x1
  40d0dc:	cset	w0, lt  // lt = tstop
  40d0e0:	ldp	x29, x30, [sp], #16
  40d0e4:	ret
  40d0e8:	mov	w0, wzr
  40d0ec:	ldp	x29, x30, [sp], #16
  40d0f0:	ret
  40d0f4:	mov	w0, #0x1                   	// #1
  40d0f8:	ldp	x29, x30, [sp], #16
  40d0fc:	ret
  40d100:	stp	x29, x30, [sp, #-16]!
  40d104:	ldrsw	x2, [x0, #8]
  40d108:	ldrsw	x8, [x1, #8]
  40d10c:	mov	x29, sp
  40d110:	cmp	w2, w8
  40d114:	b.ge	40d138 <_ZdlPvm@@Base+0x13cc>  // b.tcont
  40d118:	cbz	w2, 40d158 <_ZdlPvm@@Base+0x13ec>
  40d11c:	ldr	x0, [x0]
  40d120:	ldr	x1, [x1]
  40d124:	bl	401940 <memcmp@plt>
  40d128:	cmp	w0, #0x1
  40d12c:	cset	w0, lt  // lt = tstop
  40d130:	ldp	x29, x30, [sp], #16
  40d134:	ret
  40d138:	cbz	w8, 40d164 <_ZdlPvm@@Base+0x13f8>
  40d13c:	ldr	x0, [x0]
  40d140:	ldr	x1, [x1]
  40d144:	mov	x2, x8
  40d148:	bl	401940 <memcmp@plt>
  40d14c:	lsr	w0, w0, #31
  40d150:	ldp	x29, x30, [sp], #16
  40d154:	ret
  40d158:	mov	w0, #0x1                   	// #1
  40d15c:	ldp	x29, x30, [sp], #16
  40d160:	ret
  40d164:	mov	w0, wzr
  40d168:	ldp	x29, x30, [sp], #16
  40d16c:	ret
  40d170:	stp	x29, x30, [sp, #-16]!
  40d174:	ldrsw	x2, [x0, #8]
  40d178:	ldrsw	x8, [x1, #8]
  40d17c:	mov	x29, sp
  40d180:	cmp	w2, w8
  40d184:	b.ge	40d1a8 <_ZdlPvm@@Base+0x143c>  // b.tcont
  40d188:	cbz	w2, 40d1cc <_ZdlPvm@@Base+0x1460>
  40d18c:	ldr	x0, [x0]
  40d190:	ldr	x1, [x1]
  40d194:	bl	401940 <memcmp@plt>
  40d198:	cmp	w0, #0x0
  40d19c:	cset	w0, gt
  40d1a0:	ldp	x29, x30, [sp], #16
  40d1a4:	ret
  40d1a8:	cbz	w8, 40d1d8 <_ZdlPvm@@Base+0x146c>
  40d1ac:	ldr	x0, [x0]
  40d1b0:	ldr	x1, [x1]
  40d1b4:	mov	x2, x8
  40d1b8:	bl	401940 <memcmp@plt>
  40d1bc:	mvn	w8, w0
  40d1c0:	lsr	w0, w8, #31
  40d1c4:	ldp	x29, x30, [sp], #16
  40d1c8:	ret
  40d1cc:	mov	w0, wzr
  40d1d0:	ldp	x29, x30, [sp], #16
  40d1d4:	ret
  40d1d8:	mov	w0, #0x1                   	// #1
  40d1dc:	ldp	x29, x30, [sp], #16
  40d1e0:	ret
  40d1e4:	stp	x29, x30, [sp, #-16]!
  40d1e8:	ldrsw	x2, [x0, #8]
  40d1ec:	ldrsw	x8, [x1, #8]
  40d1f0:	mov	x29, sp
  40d1f4:	cmp	w2, w8
  40d1f8:	b.le	40d220 <_ZdlPvm@@Base+0x14b4>
  40d1fc:	cbz	w8, 40d240 <_ZdlPvm@@Base+0x14d4>
  40d200:	ldr	x0, [x0]
  40d204:	ldr	x1, [x1]
  40d208:	mov	x2, x8
  40d20c:	bl	401940 <memcmp@plt>
  40d210:	mvn	w8, w0
  40d214:	lsr	w0, w8, #31
  40d218:	ldp	x29, x30, [sp], #16
  40d21c:	ret
  40d220:	cbz	w2, 40d24c <_ZdlPvm@@Base+0x14e0>
  40d224:	ldr	x0, [x0]
  40d228:	ldr	x1, [x1]
  40d22c:	bl	401940 <memcmp@plt>
  40d230:	cmp	w0, #0x0
  40d234:	cset	w0, gt
  40d238:	ldp	x29, x30, [sp], #16
  40d23c:	ret
  40d240:	mov	w0, #0x1                   	// #1
  40d244:	ldp	x29, x30, [sp], #16
  40d248:	ret
  40d24c:	mov	w0, wzr
  40d250:	ldp	x29, x30, [sp], #16
  40d254:	ret
  40d258:	stp	x29, x30, [sp, #-64]!
  40d25c:	str	x23, [sp, #16]
  40d260:	stp	x22, x21, [sp, #32]
  40d264:	stp	x20, x19, [sp, #48]
  40d268:	mov	x29, sp
  40d26c:	mov	w19, w1
  40d270:	mov	x20, x0
  40d274:	tbnz	w1, #31, 40d288 <_ZdlPvm@@Base+0x151c>
  40d278:	ldr	w8, [x20, #12]
  40d27c:	cmp	w8, w19
  40d280:	b.lt	40d2a4 <_ZdlPvm@@Base+0x1538>  // b.tstop
  40d284:	b	40d308 <_ZdlPvm@@Base+0x159c>
  40d288:	adrp	x1, 410000 <_ZdlPvm@@Base+0x4294>
  40d28c:	add	x1, x1, #0x140
  40d290:	mov	w0, #0x107                 	// #263
  40d294:	bl	40db60 <_ZdlPvm@@Base+0x1df4>
  40d298:	ldr	w8, [x20, #12]
  40d29c:	cmp	w8, w19
  40d2a0:	b.ge	40d308 <_ZdlPvm@@Base+0x159c>  // b.tcont
  40d2a4:	ldr	x21, [x20]
  40d2a8:	cbz	w19, 40d2f0 <_ZdlPvm@@Base+0x1584>
  40d2ac:	ldrsw	x23, [x20, #8]
  40d2b0:	lsl	w8, w19, #1
  40d2b4:	sxtw	x0, w8
  40d2b8:	str	w8, [x20, #12]
  40d2bc:	bl	401840 <_Znam@plt>
  40d2c0:	mov	x22, x0
  40d2c4:	cbz	w23, 40d2e0 <_ZdlPvm@@Base+0x1574>
  40d2c8:	cmp	w23, w19
  40d2cc:	b.ge	40d2e0 <_ZdlPvm@@Base+0x1574>  // b.tcont
  40d2d0:	mov	x0, x22
  40d2d4:	mov	x1, x21
  40d2d8:	mov	x2, x23
  40d2dc:	bl	401860 <memcpy@plt>
  40d2e0:	cbz	x21, 40d304 <_ZdlPvm@@Base+0x1598>
  40d2e4:	mov	x0, x21
  40d2e8:	bl	401b10 <_ZdaPv@plt>
  40d2ec:	b	40d304 <_ZdlPvm@@Base+0x1598>
  40d2f0:	cbz	x21, 40d2fc <_ZdlPvm@@Base+0x1590>
  40d2f4:	mov	x0, x21
  40d2f8:	bl	401b10 <_ZdaPv@plt>
  40d2fc:	mov	x22, xzr
  40d300:	str	wzr, [x20, #12]
  40d304:	str	x22, [x20]
  40d308:	str	w19, [x20, #8]
  40d30c:	ldp	x20, x19, [sp, #48]
  40d310:	ldp	x22, x21, [sp, #32]
  40d314:	ldr	x23, [sp, #16]
  40d318:	ldp	x29, x30, [sp], #64
  40d31c:	ret
  40d320:	str	wzr, [x0, #8]
  40d324:	ret
  40d328:	stp	x29, x30, [sp, #-32]!
  40d32c:	str	x19, [sp, #16]
  40d330:	ldr	x19, [x0]
  40d334:	mov	x29, sp
  40d338:	cbz	x19, 40d360 <_ZdlPvm@@Base+0x15f4>
  40d33c:	ldrsw	x2, [x0, #8]
  40d340:	and	w1, w1, #0xff
  40d344:	mov	x0, x19
  40d348:	bl	401a50 <memchr@plt>
  40d34c:	cbz	x0, 40d360 <_ZdlPvm@@Base+0x15f4>
  40d350:	sub	w0, w0, w19
  40d354:	ldr	x19, [sp, #16]
  40d358:	ldp	x29, x30, [sp], #32
  40d35c:	ret
  40d360:	mov	w0, #0xffffffff            	// #-1
  40d364:	ldr	x19, [sp, #16]
  40d368:	ldp	x29, x30, [sp], #32
  40d36c:	ret
  40d370:	stp	x29, x30, [sp, #-32]!
  40d374:	stp	x20, x19, [sp, #16]
  40d378:	ldr	w19, [x0, #8]
  40d37c:	ldr	x20, [x0]
  40d380:	mov	x29, sp
  40d384:	cmp	w19, #0x1
  40d388:	b.lt	40d3a0 <_ZdlPvm@@Base+0x1634>  // b.tstop
  40d38c:	cmp	w19, #0x1
  40d390:	b.ne	40d3a8 <_ZdlPvm@@Base+0x163c>  // b.any
  40d394:	mov	x8, xzr
  40d398:	mov	w9, wzr
  40d39c:	b	40d3e8 <_ZdlPvm@@Base+0x167c>
  40d3a0:	mov	w9, wzr
  40d3a4:	b	40d404 <_ZdlPvm@@Base+0x1698>
  40d3a8:	and	x8, x19, #0xfffffffe
  40d3ac:	mov	w9, wzr
  40d3b0:	mov	w10, wzr
  40d3b4:	add	x11, x20, #0x1
  40d3b8:	mov	x12, x8
  40d3bc:	ldurb	w13, [x11, #-1]
  40d3c0:	ldrb	w14, [x11], #2
  40d3c4:	cmp	w13, #0x0
  40d3c8:	cinc	w9, w9, eq  // eq = none
  40d3cc:	cmp	w14, #0x0
  40d3d0:	cinc	w10, w10, eq  // eq = none
  40d3d4:	subs	x12, x12, #0x2
  40d3d8:	b.ne	40d3bc <_ZdlPvm@@Base+0x1650>  // b.any
  40d3dc:	cmp	x8, x19
  40d3e0:	add	w9, w10, w9
  40d3e4:	b.eq	40d404 <_ZdlPvm@@Base+0x1698>  // b.none
  40d3e8:	add	x10, x20, x8
  40d3ec:	sub	x8, x19, x8
  40d3f0:	ldrb	w11, [x10], #1
  40d3f4:	cmp	w11, #0x0
  40d3f8:	cinc	w9, w9, eq  // eq = none
  40d3fc:	subs	x8, x8, #0x1
  40d400:	b.ne	40d3f0 <_ZdlPvm@@Base+0x1684>  // b.any
  40d404:	sub	w8, w19, w9
  40d408:	add	w8, w8, #0x1
  40d40c:	sxtw	x0, w8
  40d410:	bl	401bd0 <malloc@plt>
  40d414:	cmp	w19, #0x1
  40d418:	mov	x8, x0
  40d41c:	b.lt	40d444 <_ZdlPvm@@Base+0x16d8>  // b.tstop
  40d420:	mov	x8, x0
  40d424:	b	40d434 <_ZdlPvm@@Base+0x16c8>
  40d428:	subs	x19, x19, #0x1
  40d42c:	add	x20, x20, #0x1
  40d430:	b.eq	40d444 <_ZdlPvm@@Base+0x16d8>  // b.none
  40d434:	ldrb	w9, [x20]
  40d438:	cbz	w9, 40d428 <_ZdlPvm@@Base+0x16bc>
  40d43c:	strb	w9, [x8], #1
  40d440:	b	40d428 <_ZdlPvm@@Base+0x16bc>
  40d444:	ldp	x20, x19, [sp, #16]
  40d448:	strb	wzr, [x8]
  40d44c:	ldp	x29, x30, [sp], #32
  40d450:	ret
  40d454:	stp	x29, x30, [sp, #-64]!
  40d458:	str	x23, [sp, #16]
  40d45c:	stp	x22, x21, [sp, #32]
  40d460:	stp	x20, x19, [sp, #48]
  40d464:	mov	x29, sp
  40d468:	ldrsw	x9, [x0, #8]
  40d46c:	ldr	x20, [x0]
  40d470:	mov	x19, x0
  40d474:	mov	x10, x9
  40d478:	subs	x8, x10, #0x1
  40d47c:	b.lt	40d4d0 <_ZdlPvm@@Base+0x1764>  // b.tstop
  40d480:	add	x10, x20, x10
  40d484:	ldurb	w10, [x10, #-1]
  40d488:	cmp	w10, #0x20
  40d48c:	mov	x10, x8
  40d490:	b.eq	40d478 <_ZdlPvm@@Base+0x170c>  // b.none
  40d494:	add	w10, w8, #0x1
  40d498:	cmp	w10, #0x2
  40d49c:	b.lt	40d4d4 <_ZdlPvm@@Base+0x1768>  // b.tstop
  40d4a0:	ldrb	w10, [x20]
  40d4a4:	cmp	w10, #0x20
  40d4a8:	b.ne	40d4d4 <_ZdlPvm@@Base+0x1768>  // b.any
  40d4ac:	mov	x21, x20
  40d4b0:	ldrb	w10, [x21, #1]!
  40d4b4:	sub	w8, w8, #0x1
  40d4b8:	cmp	w10, #0x20
  40d4bc:	b.eq	40d4b0 <_ZdlPvm@@Base+0x1744>  // b.none
  40d4c0:	sub	w9, w9, #0x1
  40d4c4:	cmp	w9, w8
  40d4c8:	b.ne	40d4e4 <_ZdlPvm@@Base+0x1778>  // b.any
  40d4cc:	b	40d534 <_ZdlPvm@@Base+0x17c8>
  40d4d0:	sub	w8, w10, #0x1
  40d4d4:	mov	x21, x20
  40d4d8:	sub	w9, w9, #0x1
  40d4dc:	cmp	w9, w8
  40d4e0:	b.eq	40d534 <_ZdlPvm@@Base+0x17c8>  // b.none
  40d4e4:	tbnz	w8, #31, 40d51c <_ZdlPvm@@Base+0x17b0>
  40d4e8:	ldrsw	x0, [x19, #12]
  40d4ec:	add	w23, w8, #0x1
  40d4f0:	str	w23, [x19, #8]
  40d4f4:	bl	401840 <_Znam@plt>
  40d4f8:	sxtw	x2, w23
  40d4fc:	mov	x1, x21
  40d500:	mov	x22, x0
  40d504:	bl	401860 <memcpy@plt>
  40d508:	cbz	x20, 40d514 <_ZdlPvm@@Base+0x17a8>
  40d50c:	mov	x0, x20
  40d510:	bl	401b10 <_ZdaPv@plt>
  40d514:	str	x22, [x19]
  40d518:	b	40d534 <_ZdlPvm@@Base+0x17c8>
  40d51c:	str	wzr, [x19, #8]
  40d520:	cbz	x20, 40d534 <_ZdlPvm@@Base+0x17c8>
  40d524:	mov	x0, x20
  40d528:	bl	401b10 <_ZdaPv@plt>
  40d52c:	str	xzr, [x19]
  40d530:	str	wzr, [x19, #12]
  40d534:	ldp	x20, x19, [sp, #48]
  40d538:	ldp	x22, x21, [sp, #32]
  40d53c:	ldr	x23, [sp, #16]
  40d540:	ldp	x29, x30, [sp], #64
  40d544:	ret
  40d548:	stp	x29, x30, [sp, #-48]!
  40d54c:	stp	x20, x19, [sp, #32]
  40d550:	ldr	w20, [x0, #8]
  40d554:	str	x21, [sp, #16]
  40d558:	mov	x29, sp
  40d55c:	cmp	w20, #0x1
  40d560:	b.lt	40d580 <_ZdlPvm@@Base+0x1814>  // b.tstop
  40d564:	ldr	x21, [x0]
  40d568:	mov	x19, x1
  40d56c:	ldrb	w0, [x21], #1
  40d570:	mov	x1, x19
  40d574:	bl	401900 <putc@plt>
  40d578:	subs	x20, x20, #0x1
  40d57c:	b.ne	40d56c <_ZdlPvm@@Base+0x1800>  // b.any
  40d580:	ldp	x20, x19, [sp, #32]
  40d584:	ldr	x21, [sp, #16]
  40d588:	ldp	x29, x30, [sp], #48
  40d58c:	ret
  40d590:	stp	x29, x30, [sp, #-48]!
  40d594:	str	x21, [sp, #16]
  40d598:	stp	x20, x19, [sp, #32]
  40d59c:	mov	x29, sp
  40d5a0:	adrp	x20, 425000 <stderr@@GLIBC_2.17+0x1158>
  40d5a4:	add	x20, x20, #0x490
  40d5a8:	adrp	x1, 40e000 <_ZdlPvm@@Base+0x2294>
  40d5ac:	mov	w2, w0
  40d5b0:	add	x1, x1, #0xd6c
  40d5b4:	mov	x0, x20
  40d5b8:	mov	x19, x8
  40d5bc:	bl	401a00 <sprintf@plt>
  40d5c0:	mov	x0, x20
  40d5c4:	bl	4018d0 <strlen@plt>
  40d5c8:	mov	x21, x0
  40d5cc:	str	w21, [x19, #8]
  40d5d0:	cbz	w21, 40d5fc <_ZdlPvm@@Base+0x1890>
  40d5d4:	lsl	w8, w21, #1
  40d5d8:	sxtw	x0, w8
  40d5dc:	str	w8, [x19, #12]
  40d5e0:	bl	401840 <_Znam@plt>
  40d5e4:	adrp	x1, 425000 <stderr@@GLIBC_2.17+0x1158>
  40d5e8:	sxtw	x2, w21
  40d5ec:	add	x1, x1, #0x490
  40d5f0:	mov	x20, x0
  40d5f4:	bl	401860 <memcpy@plt>
  40d5f8:	b	40d604 <_ZdlPvm@@Base+0x1898>
  40d5fc:	mov	x20, xzr
  40d600:	str	wzr, [x19, #12]
  40d604:	str	x20, [x19]
  40d608:	ldp	x20, x19, [sp, #32]
  40d60c:	ldr	x21, [sp, #16]
  40d610:	ldp	x29, x30, [sp], #48
  40d614:	ret
  40d618:	cbz	x0, 40d648 <_ZdlPvm@@Base+0x18dc>
  40d61c:	stp	x29, x30, [sp, #-32]!
  40d620:	str	x19, [sp, #16]
  40d624:	mov	x29, sp
  40d628:	mov	x19, x0
  40d62c:	bl	4018d0 <strlen@plt>
  40d630:	add	x0, x0, #0x1
  40d634:	bl	401bd0 <malloc@plt>
  40d638:	mov	x1, x19
  40d63c:	bl	4019e0 <strcpy@plt>
  40d640:	ldr	x19, [sp, #16]
  40d644:	ldp	x29, x30, [sp], #32
  40d648:	ret
  40d64c:	stp	x29, x30, [sp, #-48]!
  40d650:	stp	x22, x21, [sp, #16]
  40d654:	stp	x20, x19, [sp, #32]
  40d658:	mov	x29, sp
  40d65c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x4294>
  40d660:	add	x0, x0, #0x15d
  40d664:	bl	401bf0 <getenv@plt>
  40d668:	mov	x20, x0
  40d66c:	cbnz	x0, 40d68c <_ZdlPvm@@Base+0x1920>
  40d670:	adrp	x0, 410000 <_ZdlPvm@@Base+0x4294>
  40d674:	add	x0, x0, #0x163
  40d678:	bl	401bf0 <getenv@plt>
  40d67c:	adrp	x8, 410000 <_ZdlPvm@@Base+0x4294>
  40d680:	add	x8, x8, #0x16a
  40d684:	cmp	x0, #0x0
  40d688:	csel	x20, x8, x0, eq  // eq = none
  40d68c:	mov	x0, x20
  40d690:	bl	4018d0 <strlen@plt>
  40d694:	add	x8, x20, x0
  40d698:	ldurb	w8, [x8, #-1]
  40d69c:	mov	w9, #0x1                   	// #1
  40d6a0:	mov	x10, #0x1                   	// #1
  40d6a4:	movk	x10, #0x8000, lsl #32
  40d6a8:	cmp	x8, #0x3f
  40d6ac:	lsl	x8, x9, x8
  40d6b0:	cset	w9, hi  // hi = pmore
  40d6b4:	tst	x8, x10
  40d6b8:	cset	w8, eq  // eq = none
  40d6bc:	orr	w22, w9, w8
  40d6c0:	add	x21, x0, x22
  40d6c4:	add	x0, x21, #0x1
  40d6c8:	bl	401840 <_Znam@plt>
  40d6cc:	mov	x1, x20
  40d6d0:	mov	x19, x0
  40d6d4:	bl	4019e0 <strcpy@plt>
  40d6d8:	cmp	w22, #0x1
  40d6dc:	b.ne	40d6f0 <_ZdlPvm@@Base+0x1984>  // b.any
  40d6e0:	mov	x0, x19
  40d6e4:	bl	4018d0 <strlen@plt>
  40d6e8:	mov	w8, #0x2f                  	// #47
  40d6ec:	strh	w8, [x19, x0]
  40d6f0:	mov	x0, x19
  40d6f4:	bl	40df94 <_ZdlPvm@@Base+0x2228>
  40d6f8:	cmp	x0, #0xe
  40d6fc:	b.hi	40d718 <_ZdlPvm@@Base+0x19ac>  // b.pmore
  40d700:	adrp	x20, 40e000 <_ZdlPvm@@Base+0x2294>
  40d704:	adrp	x8, 425000 <stderr@@GLIBC_2.17+0x1158>
  40d708:	mov	w9, #0x1                   	// #1
  40d70c:	add	x20, x20, #0x7a1
  40d710:	str	w9, [x8, #1200]
  40d714:	b	40d720 <_ZdlPvm@@Base+0x19b4>
  40d718:	adrp	x20, 40e000 <_ZdlPvm@@Base+0x2294>
  40d71c:	add	x20, x20, #0x55e
  40d720:	mov	x0, x20
  40d724:	bl	4018d0 <strlen@plt>
  40d728:	add	x8, x0, x21
  40d72c:	adrp	x9, 425000 <stderr@@GLIBC_2.17+0x1158>
  40d730:	add	x0, x8, #0x1
  40d734:	str	x8, [x9, #1192]
  40d738:	bl	401840 <_Znam@plt>
  40d73c:	adrp	x21, 425000 <stderr@@GLIBC_2.17+0x1158>
  40d740:	mov	x1, x19
  40d744:	str	x0, [x21, #1184]
  40d748:	bl	4019e0 <strcpy@plt>
  40d74c:	ldr	x0, [x21, #1184]
  40d750:	mov	x1, x20
  40d754:	bl	401c80 <strcat@plt>
  40d758:	mov	x0, x19
  40d75c:	ldp	x20, x19, [sp, #32]
  40d760:	ldp	x22, x21, [sp, #16]
  40d764:	ldp	x29, x30, [sp], #48
  40d768:	b	401b10 <_ZdaPv@plt>
  40d76c:	adrp	x8, 425000 <stderr@@GLIBC_2.17+0x1158>
  40d770:	ldr	x0, [x8, #1184]
  40d774:	cbz	x0, 40d77c <_ZdlPvm@@Base+0x1a10>
  40d778:	b	401b10 <_ZdaPv@plt>
  40d77c:	ret
  40d780:	stp	x29, x30, [sp, #-48]!
  40d784:	str	x21, [sp, #16]
  40d788:	stp	x20, x19, [sp, #32]
  40d78c:	mov	x29, sp
  40d790:	adrp	x8, 425000 <stderr@@GLIBC_2.17+0x1158>
  40d794:	ldr	w8, [x8, #1200]
  40d798:	cmp	w8, #0x0
  40d79c:	csel	x19, x0, x1, eq  // eq = none
  40d7a0:	cbz	x19, 40d7b4 <_ZdlPvm@@Base+0x1a48>
  40d7a4:	mov	x0, x19
  40d7a8:	bl	4018d0 <strlen@plt>
  40d7ac:	mov	x21, x0
  40d7b0:	b	40d7b8 <_ZdlPvm@@Base+0x1a4c>
  40d7b4:	mov	w21, wzr
  40d7b8:	adrp	x8, 425000 <stderr@@GLIBC_2.17+0x1158>
  40d7bc:	ldr	x8, [x8, #1192]
  40d7c0:	add	x8, x8, w21, sxtw
  40d7c4:	add	x0, x8, #0x7
  40d7c8:	bl	401840 <_Znam@plt>
  40d7cc:	adrp	x8, 425000 <stderr@@GLIBC_2.17+0x1158>
  40d7d0:	ldr	x1, [x8, #1184]
  40d7d4:	mov	x20, x0
  40d7d8:	bl	4019e0 <strcpy@plt>
  40d7dc:	cmp	w21, #0x1
  40d7e0:	b.lt	40d7f0 <_ZdlPvm@@Base+0x1a84>  // b.tstop
  40d7e4:	mov	x0, x20
  40d7e8:	mov	x1, x19
  40d7ec:	bl	401c80 <strcat@plt>
  40d7f0:	mov	x0, x20
  40d7f4:	bl	4018d0 <strlen@plt>
  40d7f8:	add	x8, x20, x0
  40d7fc:	mov	x0, x20
  40d800:	ldp	x20, x19, [sp, #32]
  40d804:	ldr	x21, [sp, #16]
  40d808:	mov	w9, #0x5858                	// #22616
  40d80c:	mov	w10, #0x5858                	// #22616
  40d810:	movk	w9, #0x5858, lsl #16
  40d814:	movk	w10, #0x58, lsl #16
  40d818:	str	w9, [x8]
  40d81c:	stur	w10, [x8, #3]
  40d820:	ldp	x29, x30, [sp], #48
  40d824:	ret
  40d828:	sub	sp, sp, #0x50
  40d82c:	stp	x29, x30, [sp, #32]
  40d830:	stp	x22, x21, [sp, #48]
  40d834:	stp	x20, x19, [sp, #64]
  40d838:	add	x29, sp, #0x20
  40d83c:	adrp	x8, 425000 <stderr@@GLIBC_2.17+0x1158>
  40d840:	ldr	x19, [x8, #1208]
  40d844:	cbz	x19, 40d8c0 <_ZdlPvm@@Base+0x1b54>
  40d848:	adrp	x20, 410000 <_ZdlPvm@@Base+0x4294>
  40d84c:	adrp	x21, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40d850:	add	x20, x20, #0x176
  40d854:	add	x21, x21, #0xf68
  40d858:	b	40d86c <_ZdlPvm@@Base+0x1b00>
  40d85c:	mov	x0, x19
  40d860:	bl	40bd60 <_ZdlPv@@Base>
  40d864:	mov	x19, x22
  40d868:	cbz	x22, 40d8c0 <_ZdlPvm@@Base+0x1b54>
  40d86c:	ldr	x0, [x19]
  40d870:	bl	401a20 <unlink@plt>
  40d874:	tbz	w0, #31, 40d8b0 <_ZdlPvm@@Base+0x1b44>
  40d878:	ldr	x1, [x19]
  40d87c:	add	x0, sp, #0x10
  40d880:	bl	405c30 <feof@plt+0x3f90>
  40d884:	bl	401b20 <__errno_location@plt>
  40d888:	ldr	w0, [x0]
  40d88c:	bl	4019d0 <strerror@plt>
  40d890:	mov	x1, x0
  40d894:	mov	x0, sp
  40d898:	bl	405c30 <feof@plt+0x3f90>
  40d89c:	add	x1, sp, #0x10
  40d8a0:	mov	x2, sp
  40d8a4:	mov	x0, x20
  40d8a8:	mov	x3, x21
  40d8ac:	bl	405e80 <feof@plt+0x41e0>
  40d8b0:	ldp	x0, x22, [x19]
  40d8b4:	cbz	x0, 40d85c <_ZdlPvm@@Base+0x1af0>
  40d8b8:	bl	401b10 <_ZdaPv@plt>
  40d8bc:	b	40d85c <_ZdlPvm@@Base+0x1af0>
  40d8c0:	ldp	x20, x19, [sp, #64]
  40d8c4:	ldp	x22, x21, [sp, #48]
  40d8c8:	ldp	x29, x30, [sp, #32]
  40d8cc:	add	sp, sp, #0x50
  40d8d0:	ret
  40d8d4:	bl	405bfc <feof@plt+0x3f5c>
  40d8d8:	bl	405bfc <feof@plt+0x3f5c>
  40d8dc:	sub	sp, sp, #0x50
  40d8e0:	stp	x29, x30, [sp, #16]
  40d8e4:	str	x23, [sp, #32]
  40d8e8:	stp	x22, x21, [sp, #48]
  40d8ec:	stp	x20, x19, [sp, #64]
  40d8f0:	add	x29, sp, #0x10
  40d8f4:	adrp	x8, 425000 <stderr@@GLIBC_2.17+0x1158>
  40d8f8:	ldr	w8, [x8, #1200]
  40d8fc:	mov	w21, w3
  40d900:	mov	x19, x0
  40d904:	cmp	w8, #0x0
  40d908:	csel	x22, x1, x2, eq  // eq = none
  40d90c:	cbz	x22, 40d920 <_ZdlPvm@@Base+0x1bb4>
  40d910:	mov	x0, x22
  40d914:	bl	4018d0 <strlen@plt>
  40d918:	mov	x23, x0
  40d91c:	b	40d924 <_ZdlPvm@@Base+0x1bb8>
  40d920:	mov	w23, wzr
  40d924:	adrp	x8, 425000 <stderr@@GLIBC_2.17+0x1158>
  40d928:	ldr	x8, [x8, #1192]
  40d92c:	add	x8, x8, w23, sxtw
  40d930:	add	x0, x8, #0x7
  40d934:	bl	401840 <_Znam@plt>
  40d938:	adrp	x8, 425000 <stderr@@GLIBC_2.17+0x1158>
  40d93c:	ldr	x1, [x8, #1184]
  40d940:	mov	x20, x0
  40d944:	bl	4019e0 <strcpy@plt>
  40d948:	cmp	w23, #0x1
  40d94c:	b.lt	40d95c <_ZdlPvm@@Base+0x1bf0>  // b.tstop
  40d950:	mov	x0, x20
  40d954:	mov	x1, x22
  40d958:	bl	401c80 <strcat@plt>
  40d95c:	mov	x0, x20
  40d960:	bl	4018d0 <strlen@plt>
  40d964:	mov	w9, #0x5858                	// #22616
  40d968:	mov	w10, #0x5858                	// #22616
  40d96c:	add	x8, x20, x0
  40d970:	movk	w9, #0x5858, lsl #16
  40d974:	movk	w10, #0x58, lsl #16
  40d978:	str	w9, [x8]
  40d97c:	stur	w10, [x8, #3]
  40d980:	bl	401b20 <__errno_location@plt>
  40d984:	mov	x23, x0
  40d988:	str	wzr, [x0]
  40d98c:	mov	x0, x20
  40d990:	bl	401a60 <mkstemp@plt>
  40d994:	mov	w22, w0
  40d998:	tbz	w0, #31, 40d9cc <_ZdlPvm@@Base+0x1c60>
  40d99c:	ldr	w0, [x23]
  40d9a0:	bl	4019d0 <strerror@plt>
  40d9a4:	mov	x1, x0
  40d9a8:	mov	x0, sp
  40d9ac:	bl	405c30 <feof@plt+0x3f90>
  40d9b0:	adrp	x2, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40d9b4:	adrp	x0, 410000 <_ZdlPvm@@Base+0x4294>
  40d9b8:	add	x2, x2, #0xf68
  40d9bc:	add	x0, x0, #0x18d
  40d9c0:	mov	x1, sp
  40d9c4:	mov	x3, x2
  40d9c8:	bl	405ee8 <feof@plt+0x4248>
  40d9cc:	adrp	x1, 410000 <_ZdlPvm@@Base+0x4294>
  40d9d0:	add	x1, x1, #0x1ae
  40d9d4:	mov	w0, w22
  40d9d8:	str	wzr, [x23]
  40d9dc:	bl	401c60 <fdopen@plt>
  40d9e0:	mov	x22, x0
  40d9e4:	cbz	x0, 40da2c <_ZdlPvm@@Base+0x1cc0>
  40d9e8:	cbz	w21, 40da20 <_ZdlPvm@@Base+0x1cb4>
  40d9ec:	mov	x0, x20
  40d9f0:	bl	4018d0 <strlen@plt>
  40d9f4:	add	x0, x0, #0x1
  40d9f8:	bl	401840 <_Znam@plt>
  40d9fc:	mov	x1, x20
  40da00:	mov	x21, x0
  40da04:	bl	4019e0 <strcpy@plt>
  40da08:	mov	w0, #0x10                  	// #16
  40da0c:	bl	40bcbc <_Znwm@@Base>
  40da10:	adrp	x8, 425000 <stderr@@GLIBC_2.17+0x1158>
  40da14:	ldr	x9, [x8, #1208]
  40da18:	str	x0, [x8, #1208]
  40da1c:	stp	x21, x9, [x0]
  40da20:	cbz	x19, 40da64 <_ZdlPvm@@Base+0x1cf8>
  40da24:	str	x20, [x19]
  40da28:	b	40da6c <_ZdlPvm@@Base+0x1d00>
  40da2c:	ldr	w0, [x23]
  40da30:	bl	4019d0 <strerror@plt>
  40da34:	mov	x1, x0
  40da38:	mov	x0, sp
  40da3c:	bl	405c30 <feof@plt+0x3f90>
  40da40:	adrp	x2, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40da44:	adrp	x0, 410000 <_ZdlPvm@@Base+0x4294>
  40da48:	add	x2, x2, #0xf68
  40da4c:	add	x0, x0, #0x1b1
  40da50:	mov	x1, sp
  40da54:	mov	x3, x2
  40da58:	bl	405ee8 <feof@plt+0x4248>
  40da5c:	cbnz	w21, 40d9ec <_ZdlPvm@@Base+0x1c80>
  40da60:	b	40da20 <_ZdlPvm@@Base+0x1cb4>
  40da64:	mov	x0, x20
  40da68:	bl	401b10 <_ZdaPv@plt>
  40da6c:	mov	x0, x22
  40da70:	ldp	x20, x19, [sp, #64]
  40da74:	ldp	x22, x21, [sp, #48]
  40da78:	ldr	x23, [sp, #32]
  40da7c:	ldp	x29, x30, [sp, #16]
  40da80:	add	sp, sp, #0x50
  40da84:	ret
  40da88:	ldrb	w8, [x0]
  40da8c:	cmp	w8, #0x75
  40da90:	b.ne	40db58 <_ZdlPvm@@Base+0x1dec>  // b.any
  40da94:	add	x0, x0, #0x1
  40da98:	adrp	x8, 425000 <stderr@@GLIBC_2.17+0x1158>
  40da9c:	adrp	x9, 425000 <stderr@@GLIBC_2.17+0x1158>
  40daa0:	adrp	x10, 425000 <stderr@@GLIBC_2.17+0x1158>
  40daa4:	add	x8, x8, #0x8c4
  40daa8:	add	x9, x9, #0x7c4
  40daac:	add	x10, x10, #0x5c4
  40dab0:	mov	x11, x0
  40dab4:	mov	x12, x11
  40dab8:	ldrb	w13, [x11], #1
  40dabc:	mov	w14, wzr
  40dac0:	mov	w15, w13
  40dac4:	and	x15, x15, #0xff
  40dac8:	ldrb	w16, [x8, x15]
  40dacc:	cbz	w16, 40db58 <_ZdlPvm@@Base+0x1dec>
  40dad0:	ldrb	w16, [x9, x15]
  40dad4:	cbz	w16, 40daf0 <_ZdlPvm@@Base+0x1d84>
  40dad8:	mov	w16, #0xffffffd0            	// #-48
  40dadc:	add	w14, w16, w14, lsl #4
  40dae0:	add	w14, w14, w15
  40dae4:	cmp	w14, #0x110, lsl #12
  40dae8:	b.lt	40db0c <_ZdlPvm@@Base+0x1da0>  // b.tstop
  40daec:	b	40db58 <_ZdlPvm@@Base+0x1dec>
  40daf0:	ldrb	w16, [x10, x15]
  40daf4:	cbz	w16, 40db58 <_ZdlPvm@@Base+0x1dec>
  40daf8:	mov	w16, #0xffffffc9            	// #-55
  40dafc:	add	w14, w16, w14, lsl #4
  40db00:	add	w14, w14, w15
  40db04:	cmp	w14, #0x110, lsl #12
  40db08:	b.ge	40db58 <_ZdlPvm@@Base+0x1dec>  // b.tcont
  40db0c:	ldrb	w15, [x11], #1
  40db10:	cmp	w15, #0x5f
  40db14:	b.eq	40db1c <_ZdlPvm@@Base+0x1db0>  // b.none
  40db18:	cbnz	w15, 40dac4 <_ZdlPvm@@Base+0x1d58>
  40db1c:	orr	w16, w14, #0x400
  40db20:	lsr	w16, w16, #10
  40db24:	cmp	w16, #0x37
  40db28:	b.eq	40db58 <_ZdlPvm@@Base+0x1dec>  // b.none
  40db2c:	cmp	w14, #0x10, lsl #12
  40db30:	b.lt	40db40 <_ZdlPvm@@Base+0x1dd4>  // b.tstop
  40db34:	cmp	w13, #0x30
  40db38:	b.ne	40db50 <_ZdlPvm@@Base+0x1de4>  // b.any
  40db3c:	b	40db58 <_ZdlPvm@@Base+0x1dec>
  40db40:	sub	x13, x11, #0x1
  40db44:	sub	x12, x13, x12
  40db48:	cmp	x12, #0x4
  40db4c:	b.ne	40db58 <_ZdlPvm@@Base+0x1dec>  // b.any
  40db50:	cbnz	w15, 40dab4 <_ZdlPvm@@Base+0x1d48>
  40db54:	ret
  40db58:	mov	x0, xzr
  40db5c:	ret
  40db60:	stp	x29, x30, [sp, #-48]!
  40db64:	adrp	x8, 425000 <stderr@@GLIBC_2.17+0x1158>
  40db68:	ldr	x2, [x8, #1160]
  40db6c:	str	x21, [sp, #16]
  40db70:	stp	x20, x19, [sp, #32]
  40db74:	mov	x19, x1
  40db78:	mov	w20, w0
  40db7c:	adrp	x21, 423000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40db80:	mov	x29, sp
  40db84:	cbz	x2, 40db98 <_ZdlPvm@@Base+0x1e2c>
  40db88:	ldr	x0, [x21, #3752]
  40db8c:	adrp	x1, 410000 <_ZdlPvm@@Base+0x4294>
  40db90:	add	x1, x1, #0x1c8
  40db94:	bl	4018e0 <fprintf@plt>
  40db98:	ldr	x0, [x21, #3752]
  40db9c:	adrp	x1, 410000 <_ZdlPvm@@Base+0x4294>
  40dba0:	add	x1, x1, #0x1cd
  40dba4:	mov	w2, w20
  40dba8:	mov	x3, x19
  40dbac:	bl	4018e0 <fprintf@plt>
  40dbb0:	ldr	x0, [x21, #3752]
  40dbb4:	bl	401af0 <fflush@plt>
  40dbb8:	bl	401be0 <abort@plt>
  40dbbc:	movi	v0.2d, #0x0
  40dbc0:	stp	q0, q0, [x0, #224]
  40dbc4:	stp	q0, q0, [x0, #192]
  40dbc8:	stp	q0, q0, [x0, #160]
  40dbcc:	stp	q0, q0, [x0, #128]
  40dbd0:	stp	q0, q0, [x0, #96]
  40dbd4:	stp	q0, q0, [x0, #64]
  40dbd8:	stp	q0, q0, [x0, #32]
  40dbdc:	stp	q0, q0, [x0]
  40dbe0:	ret
  40dbe4:	movi	v0.2d, #0x0
  40dbe8:	stp	q0, q0, [x0, #224]
  40dbec:	stp	q0, q0, [x0, #192]
  40dbf0:	stp	q0, q0, [x0, #160]
  40dbf4:	stp	q0, q0, [x0, #128]
  40dbf8:	stp	q0, q0, [x0, #96]
  40dbfc:	stp	q0, q0, [x0, #64]
  40dc00:	stp	q0, q0, [x0, #32]
  40dc04:	stp	q0, q0, [x0]
  40dc08:	ret
  40dc0c:	movi	v0.2d, #0x0
  40dc10:	stp	q0, q0, [x0, #224]
  40dc14:	stp	q0, q0, [x0, #192]
  40dc18:	stp	q0, q0, [x0, #160]
  40dc1c:	stp	q0, q0, [x0, #128]
  40dc20:	stp	q0, q0, [x0, #96]
  40dc24:	stp	q0, q0, [x0, #64]
  40dc28:	stp	q0, q0, [x0, #32]
  40dc2c:	stp	q0, q0, [x0]
  40dc30:	ldrb	w8, [x1]
  40dc34:	cbz	w8, 40dc50 <_ZdlPvm@@Base+0x1ee4>
  40dc38:	add	x9, x1, #0x1
  40dc3c:	mov	w10, #0x1                   	// #1
  40dc40:	and	x8, x8, #0xff
  40dc44:	strb	w10, [x0, x8]
  40dc48:	ldrb	w8, [x9], #1
  40dc4c:	cbnz	w8, 40dc40 <_ZdlPvm@@Base+0x1ed4>
  40dc50:	ret
  40dc54:	movi	v0.2d, #0x0
  40dc58:	stp	q0, q0, [x0, #224]
  40dc5c:	stp	q0, q0, [x0, #192]
  40dc60:	stp	q0, q0, [x0, #160]
  40dc64:	stp	q0, q0, [x0, #128]
  40dc68:	stp	q0, q0, [x0, #96]
  40dc6c:	stp	q0, q0, [x0, #64]
  40dc70:	stp	q0, q0, [x0, #32]
  40dc74:	stp	q0, q0, [x0]
  40dc78:	ldrb	w8, [x1]
  40dc7c:	cbz	w8, 40dc98 <_ZdlPvm@@Base+0x1f2c>
  40dc80:	add	x9, x1, #0x1
  40dc84:	mov	w10, #0x1                   	// #1
  40dc88:	and	x8, x8, #0xff
  40dc8c:	strb	w10, [x0, x8]
  40dc90:	ldrb	w8, [x9], #1
  40dc94:	cbnz	w8, 40dc88 <_ZdlPvm@@Base+0x1f1c>
  40dc98:	ret
  40dc9c:	ret
  40dca0:	add	x8, x1, #0x100
  40dca4:	cmp	x0, x8
  40dca8:	b.cs	40dce0 <_ZdlPvm@@Base+0x1f74>  // b.hs, b.nlast
  40dcac:	add	x8, x0, #0x100
  40dcb0:	cmp	x1, x8
  40dcb4:	b.cs	40dce0 <_ZdlPvm@@Base+0x1f74>  // b.hs, b.nlast
  40dcb8:	mov	x8, xzr
  40dcbc:	mov	w9, #0x1                   	// #1
  40dcc0:	b	40dcd0 <_ZdlPvm@@Base+0x1f64>
  40dcc4:	add	x8, x8, #0x1
  40dcc8:	cmp	x8, #0x100
  40dccc:	b.eq	40ddc4 <_ZdlPvm@@Base+0x2058>  // b.none
  40dcd0:	ldrb	w10, [x1, x8]
  40dcd4:	cbz	w10, 40dcc4 <_ZdlPvm@@Base+0x1f58>
  40dcd8:	strb	w9, [x0, x8]
  40dcdc:	b	40dcc4 <_ZdlPvm@@Base+0x1f58>
  40dce0:	mov	x8, xzr
  40dce4:	add	x9, x0, #0x7
  40dce8:	mov	w10, #0x1                   	// #1
  40dcec:	b	40dcfc <_ZdlPvm@@Base+0x1f90>
  40dcf0:	add	x8, x8, #0x8
  40dcf4:	cmp	x8, #0x100
  40dcf8:	b.eq	40ddc4 <_ZdlPvm@@Base+0x2058>  // b.none
  40dcfc:	ldr	d0, [x1, x8]
  40dd00:	cmeq	v0.8b, v0.8b, #0
  40dd04:	mvn	v0.8b, v0.8b
  40dd08:	umov	w11, v0.b[0]
  40dd0c:	tbnz	w11, #0, 40dd4c <_ZdlPvm@@Base+0x1fe0>
  40dd10:	umov	w11, v0.b[1]
  40dd14:	tbnz	w11, #0, 40dd5c <_ZdlPvm@@Base+0x1ff0>
  40dd18:	umov	w11, v0.b[2]
  40dd1c:	tbnz	w11, #0, 40dd6c <_ZdlPvm@@Base+0x2000>
  40dd20:	umov	w11, v0.b[3]
  40dd24:	tbnz	w11, #0, 40dd7c <_ZdlPvm@@Base+0x2010>
  40dd28:	umov	w11, v0.b[4]
  40dd2c:	tbnz	w11, #0, 40dd8c <_ZdlPvm@@Base+0x2020>
  40dd30:	umov	w11, v0.b[5]
  40dd34:	tbnz	w11, #0, 40dd9c <_ZdlPvm@@Base+0x2030>
  40dd38:	umov	w11, v0.b[6]
  40dd3c:	tbnz	w11, #0, 40ddac <_ZdlPvm@@Base+0x2040>
  40dd40:	umov	w11, v0.b[7]
  40dd44:	tbz	w11, #0, 40dcf0 <_ZdlPvm@@Base+0x1f84>
  40dd48:	b	40ddbc <_ZdlPvm@@Base+0x2050>
  40dd4c:	add	x11, x9, x8
  40dd50:	sturb	w10, [x11, #-7]
  40dd54:	umov	w11, v0.b[1]
  40dd58:	tbz	w11, #0, 40dd18 <_ZdlPvm@@Base+0x1fac>
  40dd5c:	add	x11, x9, x8
  40dd60:	sturb	w10, [x11, #-6]
  40dd64:	umov	w11, v0.b[2]
  40dd68:	tbz	w11, #0, 40dd20 <_ZdlPvm@@Base+0x1fb4>
  40dd6c:	add	x11, x9, x8
  40dd70:	sturb	w10, [x11, #-5]
  40dd74:	umov	w11, v0.b[3]
  40dd78:	tbz	w11, #0, 40dd28 <_ZdlPvm@@Base+0x1fbc>
  40dd7c:	add	x11, x9, x8
  40dd80:	sturb	w10, [x11, #-4]
  40dd84:	umov	w11, v0.b[4]
  40dd88:	tbz	w11, #0, 40dd30 <_ZdlPvm@@Base+0x1fc4>
  40dd8c:	add	x11, x9, x8
  40dd90:	sturb	w10, [x11, #-3]
  40dd94:	umov	w11, v0.b[5]
  40dd98:	tbz	w11, #0, 40dd38 <_ZdlPvm@@Base+0x1fcc>
  40dd9c:	add	x11, x9, x8
  40dda0:	sturb	w10, [x11, #-2]
  40dda4:	umov	w11, v0.b[6]
  40dda8:	tbz	w11, #0, 40dd40 <_ZdlPvm@@Base+0x1fd4>
  40ddac:	add	x11, x9, x8
  40ddb0:	sturb	w10, [x11, #-1]
  40ddb4:	umov	w11, v0.b[7]
  40ddb8:	tbz	w11, #0, 40dcf0 <_ZdlPvm@@Base+0x1f84>
  40ddbc:	strb	w10, [x9, x8]
  40ddc0:	b	40dcf0 <_ZdlPvm@@Base+0x1f84>
  40ddc4:	ret
  40ddc8:	stp	x29, x30, [sp, #-96]!
  40ddcc:	adrp	x8, 425000 <stderr@@GLIBC_2.17+0x1158>
  40ddd0:	ldr	w9, [x8, #4036]
  40ddd4:	stp	x28, x27, [sp, #16]
  40ddd8:	stp	x26, x25, [sp, #32]
  40dddc:	stp	x24, x23, [sp, #48]
  40dde0:	stp	x22, x21, [sp, #64]
  40dde4:	stp	x20, x19, [sp, #80]
  40dde8:	mov	x29, sp
  40ddec:	cbz	w9, 40de0c <_ZdlPvm@@Base+0x20a0>
  40ddf0:	ldp	x20, x19, [sp, #80]
  40ddf4:	ldp	x22, x21, [sp, #64]
  40ddf8:	ldp	x24, x23, [sp, #48]
  40ddfc:	ldp	x26, x25, [sp, #32]
  40de00:	ldp	x28, x27, [sp, #16]
  40de04:	ldp	x29, x30, [sp], #96
  40de08:	ret
  40de0c:	mov	w9, #0x1                   	// #1
  40de10:	adrp	x22, 425000 <stderr@@GLIBC_2.17+0x1158>
  40de14:	adrp	x23, 425000 <stderr@@GLIBC_2.17+0x1158>
  40de18:	adrp	x24, 425000 <stderr@@GLIBC_2.17+0x1158>
  40de1c:	adrp	x25, 425000 <stderr@@GLIBC_2.17+0x1158>
  40de20:	adrp	x26, 425000 <stderr@@GLIBC_2.17+0x1158>
  40de24:	adrp	x27, 425000 <stderr@@GLIBC_2.17+0x1158>
  40de28:	adrp	x28, 425000 <stderr@@GLIBC_2.17+0x1158>
  40de2c:	adrp	x20, 425000 <stderr@@GLIBC_2.17+0x1158>
  40de30:	adrp	x18, 425000 <stderr@@GLIBC_2.17+0x1158>
  40de34:	adrp	x21, 425000 <stderr@@GLIBC_2.17+0x1158>
  40de38:	str	w9, [x8, #4036]
  40de3c:	adrp	x9, 425000 <stderr@@GLIBC_2.17+0x1158>
  40de40:	mov	x19, xzr
  40de44:	add	x22, x22, #0x4c4
  40de48:	add	x23, x23, #0x5c4
  40de4c:	add	x24, x24, #0x6c4
  40de50:	add	x25, x25, #0x7c4
  40de54:	add	x26, x26, #0x8c4
  40de58:	add	x27, x27, #0x9c4
  40de5c:	add	x28, x28, #0xac4
  40de60:	add	x20, x20, #0xbc4
  40de64:	add	x18, x18, #0xcc4
  40de68:	add	x21, x21, #0xdc4
  40de6c:	add	x9, x9, #0xec4
  40de70:	b	40deb0 <_ZdlPvm@@Base+0x2144>
  40de74:	mov	w8, wzr
  40de78:	strb	wzr, [x22, x19]
  40de7c:	strb	wzr, [x23, x19]
  40de80:	strb	wzr, [x24, x19]
  40de84:	strb	wzr, [x25, x19]
  40de88:	strb	wzr, [x26, x19]
  40de8c:	strb	wzr, [x27, x19]
  40de90:	strb	wzr, [x28, x19]
  40de94:	strb	wzr, [x20, x19]
  40de98:	strb	wzr, [x18, x19]
  40de9c:	strb	wzr, [x21, x19]
  40dea0:	strb	w8, [x9, x19]
  40dea4:	add	x19, x19, #0x1
  40dea8:	cmp	x19, #0x100
  40deac:	b.eq	40ddf0 <_ZdlPvm@@Base+0x2084>  // b.none
  40deb0:	tst	x19, #0x7fffff80
  40deb4:	b.ne	40de74 <_ZdlPvm@@Base+0x2108>  // b.any
  40deb8:	bl	401ac0 <__ctype_b_loc@plt>
  40debc:	ldr	x8, [x0]
  40dec0:	lsl	x9, x19, #1
  40dec4:	adrp	x18, 425000 <stderr@@GLIBC_2.17+0x1158>
  40dec8:	add	x18, x18, #0xcc4
  40decc:	ldrh	w8, [x8, x9]
  40ded0:	ubfx	w8, w8, #10, #1
  40ded4:	strb	w8, [x22, x19]
  40ded8:	ldr	x8, [x0]
  40dedc:	add	x8, x8, x9
  40dee0:	ldrb	w8, [x8, #1]
  40dee4:	and	w8, w8, #0x1
  40dee8:	strb	w8, [x23, x19]
  40deec:	ldr	x8, [x0]
  40def0:	ldrh	w8, [x8, x9]
  40def4:	ubfx	w8, w8, #9, #1
  40def8:	strb	w8, [x24, x19]
  40defc:	ldr	x8, [x0]
  40df00:	ldrh	w8, [x8, x9]
  40df04:	ubfx	w8, w8, #11, #1
  40df08:	strb	w8, [x25, x19]
  40df0c:	ldr	x8, [x0]
  40df10:	ldrh	w8, [x8, x9]
  40df14:	ubfx	w8, w8, #12, #1
  40df18:	strb	w8, [x26, x19]
  40df1c:	ldr	x8, [x0]
  40df20:	ldrh	w8, [x8, x9]
  40df24:	ubfx	w8, w8, #13, #1
  40df28:	strb	w8, [x27, x19]
  40df2c:	ldr	x8, [x0]
  40df30:	ldrb	w8, [x8, x9]
  40df34:	ubfx	w8, w8, #2, #1
  40df38:	strb	w8, [x28, x19]
  40df3c:	ldr	x8, [x0]
  40df40:	ldrb	w8, [x8, x9]
  40df44:	ubfx	w8, w8, #3, #1
  40df48:	strb	w8, [x20, x19]
  40df4c:	ldr	x8, [x0]
  40df50:	ldrh	w8, [x8, x9]
  40df54:	ubfx	w8, w8, #14, #1
  40df58:	strb	w8, [x18, x19]
  40df5c:	ldr	x8, [x0]
  40df60:	ldrh	w8, [x8, x9]
  40df64:	lsr	w8, w8, #15
  40df68:	strb	w8, [x21, x19]
  40df6c:	ldr	x8, [x0]
  40df70:	ldrb	w8, [x8, x9]
  40df74:	adrp	x9, 425000 <stderr@@GLIBC_2.17+0x1158>
  40df78:	add	x9, x9, #0xec4
  40df7c:	ubfx	w8, w8, #1, #1
  40df80:	strb	w8, [x9, x19]
  40df84:	add	x19, x19, #0x1
  40df88:	cmp	x19, #0x100
  40df8c:	b.ne	40deb0 <_ZdlPvm@@Base+0x2144>  // b.any
  40df90:	b	40ddf0 <_ZdlPvm@@Base+0x2084>
  40df94:	mov	w1, #0x3                   	// #3
  40df98:	b	401b00 <pathconf@plt>
  40df9c:	nop
  40dfa0:	stp	x29, x30, [sp, #-64]!
  40dfa4:	mov	x29, sp
  40dfa8:	stp	x19, x20, [sp, #16]
  40dfac:	adrp	x20, 421000 <_ZdlPvm@@Base+0x15294>
  40dfb0:	add	x20, x20, #0xd68
  40dfb4:	stp	x21, x22, [sp, #32]
  40dfb8:	adrp	x21, 421000 <_ZdlPvm@@Base+0x15294>
  40dfbc:	add	x21, x21, #0xd10
  40dfc0:	sub	x20, x20, x21
  40dfc4:	mov	w22, w0
  40dfc8:	stp	x23, x24, [sp, #48]
  40dfcc:	mov	x23, x1
  40dfd0:	mov	x24, x2
  40dfd4:	bl	401800 <_Znam@plt-0x40>
  40dfd8:	cmp	xzr, x20, asr #3
  40dfdc:	b.eq	40e008 <_ZdlPvm@@Base+0x229c>  // b.none
  40dfe0:	asr	x20, x20, #3
  40dfe4:	mov	x19, #0x0                   	// #0
  40dfe8:	ldr	x3, [x21, x19, lsl #3]
  40dfec:	mov	x2, x24
  40dff0:	add	x19, x19, #0x1
  40dff4:	mov	x1, x23
  40dff8:	mov	w0, w22
  40dffc:	blr	x3
  40e000:	cmp	x20, x19
  40e004:	b.ne	40dfe8 <_ZdlPvm@@Base+0x227c>  // b.any
  40e008:	ldp	x19, x20, [sp, #16]
  40e00c:	ldp	x21, x22, [sp, #32]
  40e010:	ldp	x23, x24, [sp, #48]
  40e014:	ldp	x29, x30, [sp], #64
  40e018:	ret
  40e01c:	nop
  40e020:	ret

Disassembly of section .fini:

000000000040e024 <.fini>:
  40e024:	stp	x29, x30, [sp, #-16]!
  40e028:	mov	x29, sp
  40e02c:	ldp	x29, x30, [sp], #16
  40e030:	ret
