set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {Somador4bits.vo Somador4bits_v.sdo}}
	{{"Fast Model"} {Somador4bits_fast.vo Somador4bits_v_fast.sdo}}
}
