<!doctype html>
<html lang="zh"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1"><meta><title>FPGA学习：状态机化简&amp;Testbench - 御坂小镇</title><link rel="manifest" href="/manifest.json"><meta name="application-name" content="Hank.Gan&#039;s Blog"><meta name="msapplication-TileImage" content="/img/favicon.svg"><meta name="apple-mobile-web-app-capable" content="yes"><meta name="apple-mobile-web-app-title" content="Hank.Gan&#039;s Blog"><meta name="apple-mobile-web-app-status-bar-style" content="default"><meta name="description" content="FPGA学习 ：状态机及其化简&amp;amp;Testbench 这里练习状态机利用《Verilog HDL高级数字设计》中的一个示例设计，该设计将从低位到高位串行输入的BCD码转换为从低位到高位串行输出的余三码，利用状态机判断每位的状态然后根据输入的数据判断输出数据。具体题目如下：  说句实话，这个题目有点为了用状态机而用状态机的意思了，要将串行输入BCD以余三码串行输出的方式我能想到的其实很简单，完"><meta property="og:type" content="blog"><meta property="og:title" content="FPGA学习：状态机化简&amp;Testbench"><meta property="og:url" content="http://example.com/2021/08/11/FPGA%E5%AD%A6%E4%B9%A0%EF%BC%9A%E7%8A%B6%E6%80%81%E6%9C%BA%E5%8C%96%E7%AE%80-Testbench/"><meta property="og:site_name" content="御坂小镇"><meta property="og:description" content="FPGA学习 ：状态机及其化简&amp;amp;Testbench 这里练习状态机利用《Verilog HDL高级数字设计》中的一个示例设计，该设计将从低位到高位串行输入的BCD码转换为从低位到高位串行输出的余三码，利用状态机判断每位的状态然后根据输入的数据判断输出数据。具体题目如下：  说句实话，这个题目有点为了用状态机而用状态机的意思了，要将串行输入BCD以余三码串行输出的方式我能想到的其实很简单，完"><meta property="og:locale" content="zh_CN"><meta property="og:image" content="https://z3.ax1x.com/2021/08/10/ftEqTU.png"><meta property="og:image" content="https://z3.ax1x.com/2021/08/11/fUNdhQ.jpg"><meta property="og:image" content="https://z3.ax1x.com/2021/08/11/fUNUAS.jpg"><meta property="og:image" content="https://z3.ax1x.com/2021/08/11/fUNatg.jpg"><meta property="og:image" content="https://z3.ax1x.com/2021/08/11/fUquEq.png"><meta property="article:published_time" content="2021-08-11T08:39:44.000Z"><meta property="article:modified_time" content="2021-08-13T06:22:14.211Z"><meta property="article:author" content="Hank.Gan"><meta property="article:tag" content="FPGA"><meta property="article:tag" content="硬件"><meta property="article:tag" content="Verilog HDL"><meta property="twitter:card" content="summary"><meta property="twitter:image" content="https://z3.ax1x.com/2021/08/10/ftEqTU.png"><script type="application/ld+json">{"@context":"https://schema.org","@type":"BlogPosting","mainEntityOfPage":{"@type":"WebPage","@id":"http://example.com/2021/08/11/FPGA%E5%AD%A6%E4%B9%A0%EF%BC%9A%E7%8A%B6%E6%80%81%E6%9C%BA%E5%8C%96%E7%AE%80-Testbench/"},"headline":"FPGA学习：状态机化简&Testbench","image":["https://z3.ax1x.com/2021/08/10/ftEqTU.png","https://z3.ax1x.com/2021/08/11/fUNdhQ.jpg","https://z3.ax1x.com/2021/08/11/fUNUAS.jpg","https://z3.ax1x.com/2021/08/11/fUNatg.jpg","https://z3.ax1x.com/2021/08/11/fUquEq.png"],"datePublished":"2021-08-11T08:39:44.000Z","dateModified":"2021-08-13T06:22:14.211Z","author":{"@type":"Person","name":"Hank.Gan"},"publisher":{"@type":"Organization","name":"御坂小镇","logo":{"@type":"ImageObject","url":{"light":"/img/logo.png","dark":"/img/logo.png"}}},"description":"FPGA学习 ：状态机及其化简&amp;Testbench 这里练习状态机利用《Verilog HDL高级数字设计》中的一个示例设计，该设计将从低位到高位串行输入的BCD码转换为从低位到高位串行输出的余三码，利用状态机判断每位的状态然后根据输入的数据判断输出数据。具体题目如下：  说句实话，这个题目有点为了用状态机而用状态机的意思了，要将串行输入BCD以余三码串行输出的方式我能想到的其实很简单，完"}</script><link rel="canonical" href="http://example.com/2021/08/11/FPGA%E5%AD%A6%E4%B9%A0%EF%BC%9A%E7%8A%B6%E6%80%81%E6%9C%BA%E5%8C%96%E7%AE%80-Testbench/"><link rel="icon" href="/img/favicon.svg"><link rel="stylesheet" href="https://cdnjs.loli.net/ajax/libs/font-awesome/5.12.0/css/all.min.css"><link rel="stylesheet" href="https://cdnjs.loli.net/ajax/libs/highlight.js/9.12.0/styles/atom-one-light.min.css"><link rel="stylesheet" href="https://fonts.loli.net/css2?family=Ubuntu:wght@400;600&amp;family=Source+Code+Pro"><link rel="stylesheet" href="/css/default.css"><style>body>.footer,body>.navbar,body>.section{opacity:0}</style><!--!--><!--!--><!--!--><script src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js" defer></script><!--!--><link rel="stylesheet" href="https://cdnjs.loli.net/ajax/libs/cookieconsent/3.1.1/build/cookieconsent.min.css"><link rel="stylesheet" href="https://cdnjs.loli.net/ajax/libs/lightgallery/1.6.8/css/lightgallery.min.css"><link rel="stylesheet" href="https://cdnjs.loli.net/ajax/libs/justifiedGallery/3.7.0/css/justifiedGallery.min.css"><!--!--><!--!--><script src="https://cdnjs.loli.net/ajax/libs/pace/1.0.2/pace.min.js"></script><!--!--><!--!--><meta name="generator" content="Hexo 5.4.0"></head><body class="is-3-column"><script type="text/javascript" src="/js/imaegoo/night.js"></script><canvas id="universe"></canvas><nav class="navbar navbar-main"><div class="container"><div class="navbar-brand justify-content-center"><a class="navbar-item navbar-logo" href="/"><img class="logo-img" src="/img/logo.png" alt="御坂小镇" height="28"><img class="logo-img-dark" src="/img/logo.png" alt="御坂小镇" height="28"></a></div><div class="navbar-menu"><div class="navbar-start"><a class="navbar-item" href="/">首页</a><a class="navbar-item" href="/archives">时间轴</a><a class="navbar-item" href="/categories">目录</a><a class="navbar-item" href="/tags">标签</a><a class="navbar-item" href="/about">关于</a></div><div class="navbar-end"><a class="navbar-item night" id="night-nav" title="Night Mode" href="javascript:;"><i class="fas fa-moon" id="night-icon"></i></a><a class="navbar-item" target="_blank" rel="noopener" title="Download on GitHub" href="https://github.com/ganyunhan"><i class="fab fa-github"></i></a><a class="navbar-item search" title="搜索" href="javascript:;"><i class="fas fa-search"></i></a></div></div></div></nav><section class="section"><div class="container"><div class="columns"><div class="column order-2 column-main is-8-tablet is-8-desktop is-6-widescreen"><div class="card"><article class="card-content article" role="article"><div class="article-meta is-size-7 is-uppercase level is-mobile"><div class="level-left"><span class="level-item"><time dateTime="2021-08-11T08:39:44.000Z" title="2021/8/11 下午4:39:44">2021-08-11</time>发表</span><span class="level-item"><time dateTime="2021-08-13T06:22:14.211Z" title="2021/8/13 下午2:22:14">2021-08-13</time>更新</span><span class="level-item"><a class="link-muted" href="/categories/%E7%A1%AC%E4%BB%B6/">硬件</a><span> / </span><a class="link-muted" href="/categories/%E7%A1%AC%E4%BB%B6/FPGA/">FPGA</a><span> / </span><a class="link-muted" href="/categories/%E7%A1%AC%E4%BB%B6/FPGA/Verilog-HDL/">Verilog HDL</a></span><span class="level-item">14 分钟读完 (大约2138个字)</span><span class="level-item leancloud_visitors" id="/2021/08/11/FPGA%E5%AD%A6%E4%B9%A0%EF%BC%9A%E7%8A%B6%E6%80%81%E6%9C%BA%E5%8C%96%E7%AE%80-Testbench/" data-flag-title="FPGA学习：状态机化简&amp;Testbench"><i class="far fa-eye"></i>&nbsp;&nbsp;<span id="twikoo_visitors"><i class="fa fa-spinner fa-spin"></i></span>次访问</span></div></div><h1 class="title is-3 is-size-4-mobile">FPGA学习：状态机化简&amp;Testbench</h1><div class="content"><h1 id="fpga学习-状态机及其化简testbench">FPGA学习 ：状态机及其化简&amp;Testbench</h1>
<p>这里练习状态机利用《Verilog HDL高级数字设计》中的一个示例设计，该设计将从低位到高位串行输入的BCD码转换为从低位到高位串行输出的余三码，利用状态机判断每位的状态然后根据输入的数据判断输出数据。具体题目如下： <img src="https://z3.ax1x.com/2021/08/10/ftEqTU.png" alt="题目要求" /> 说句实话，这个题目有点为了用状态机而用状态机的意思了，要将串行输入BCD以余三码串行输出的方式我能想到的其实很简单，完全不需要状态机，用四个DFF做缓冲串转并，然后把转完的数加上0011即可，最后再用四个DFF并转串输出。 但是人家既然要求了要用状态机，那就做呗，顺便研究下状态机化简😅 <span id="more"></span></p>
<h2 id="状态转移图及其化简">状态转移图及其化简</h2>
<p>首先根据题目条件，将依次从低到高输入4个2进制数，那也就意味着从状态机的开始状态需要再接收四个数据才能回到开始状态，那么这将是一个有四层递进关系树的状态机，结合每一位的真值表，可以将这个状态机的状态转移图画出来： <img src="https://z3.ax1x.com/2021/08/11/fUNdhQ.jpg" alt="状态转移图1" /> 看上图可以知道，这个状态机显然有很多可以化简的地方，那么具体什么条件下可以将状态机化简/什么情况下两个状态等价呢？ 其实这本书上也明确讲了，即如果两个状态对于相同的输入序列，都有相同的输出序列和下一状态，那么这两个状态称为等价状态，在转移图中可以只保留其中一个。 那么接下里就可以开始状态化简，一般先从最底层分支开始，即绿色部分的状态，下面都是显而易见的相同状态：</p>
<ul>
<li>S6和S10都是输入将输入直接输出(输入0输出0，输入1输出1)，且下一状态均为IDLE</li>
<li>S7/S8/S2都是将输入直接输出(输入0输出0)，且下一状态均为IDLE</li>
<li>S9/S11/S13都是将输入取反输出，且下一状态均为IDLE</li>
</ul>
<p>可见，上面列举的第一种和第二种状态其实也可以看作同种状态，因为在这个题里，输入BCD是不会超过9的，因此将绿色状态化简，只保留两个状态即可，即输入和输出相同以及输入和输出相反，如下图所示： <img src="https://z3.ax1x.com/2021/08/11/fUNUAS.jpg" alt="状态转移图2" /> 接下来再化简粉红色部分状态：</p>
<ul>
<li>S3/S4/S5都是输入0输出1转换到S6；输入1输出0转换到S9(这也太巧了)</li>
</ul>
<p>那么就轻而易举地化简这一步状态了，最后最简的状态如下图： <img src="https://z3.ax1x.com/2021/08/11/fUNatg.jpg" alt="状态转移图3" /> 化简完就可以进行下一步了</p>
<h2 id="状态机结构设计">状态机结构设计</h2>
<p>状态机分为一/二/三段式三种状态机，一段式状态机很少用，经常使用的是二段和三段式状态机 二段式状态机的第一段是当前状态转移，第二段是下一状态获取以及输出 三段式状态机的第一段是当前状态转移，第二段是下一状态获取，第三段是输出 这里演示一下二段式状态机的写法： <figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="meta-keyword">timescale</span> 1ns/100ps</span></span><br><span class="line"><span class="keyword">module</span> BCD_to_Yusan #(</span><br><span class="line">    <span class="keyword">parameter</span> STATE_NUM = <span class="number">3</span></span><br><span class="line">    )(</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> B_in,</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> clk,</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> rstn,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">wire</span> B_out</span><br><span class="line">);</span><br><span class="line">    </span><br><span class="line"><span class="keyword">parameter</span> IDLE = <span class="number">3&#x27;b000</span>;</span><br><span class="line"><span class="keyword">parameter</span> STATE_0 = <span class="number">3&#x27;b001</span>;</span><br><span class="line"><span class="keyword">parameter</span> STATE_1 = <span class="number">3&#x27;b010</span>;</span><br><span class="line"><span class="keyword">parameter</span> STATE_2 = <span class="number">3&#x27;b011</span>;</span><br><span class="line"><span class="keyword">parameter</span> STATE_3 = <span class="number">3&#x27;b100</span>;</span><br><span class="line"><span class="keyword">parameter</span> STATE_4 = <span class="number">3&#x27;b101</span>;</span><br><span class="line"><span class="keyword">parameter</span> STATE_5 = <span class="number">3&#x27;b110</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> [STATE_NUM - <span class="number">1</span> : <span class="number">0</span> ] STATE_NOW = <span class="number">0</span>;</span><br><span class="line"><span class="keyword">reg</span> [STATE_NUM - <span class="number">1</span> : <span class="number">0</span> ] STATE_NEXT = <span class="number">0</span>;</span><br><span class="line"></span><br><span class="line"><span class="comment">//!fsm_extract</span></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk  <span class="keyword">or</span> <span class="keyword">negedge</span> rstn) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (!rstn) <span class="keyword">begin</span></span><br><span class="line">        STATE_NOW = IDLE;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        STATE_NOW = STATE_NEXT;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> B_out_r;</span><br><span class="line"><span class="comment">//!fsm_extract</span></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">case</span> (STATE_NOW)</span><br><span class="line">        IDLE:</span><br><span class="line">            <span class="keyword">case</span> (B_in)</span><br><span class="line">                <span class="number">1&#x27;b0</span>: <span class="keyword">begin</span> STATE_NEXT = STATE_0; B_out_r = !B_in; <span class="keyword">end</span></span><br><span class="line">                <span class="number">1&#x27;b1</span>: <span class="keyword">begin</span> STATE_NEXT = STATE_1; B_out_r = !B_in; <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">default</span>: STATE_NEXT = IDLE;</span><br><span class="line">            <span class="keyword">endcase</span></span><br><span class="line"></span><br><span class="line">        STATE_0:</span><br><span class="line">            <span class="keyword">case</span> (B_in)</span><br><span class="line">                <span class="number">1&#x27;b0</span>: <span class="keyword">begin</span> STATE_NEXT = STATE_2; B_out_r = !B_in; <span class="keyword">end</span></span><br><span class="line">                <span class="number">1&#x27;b1</span>: <span class="keyword">begin</span> STATE_NEXT = STATE_3; B_out_r = !B_in; <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">default</span>: STATE_NEXT = IDLE;</span><br><span class="line">            <span class="keyword">endcase</span></span><br><span class="line"></span><br><span class="line">        STATE_1:</span><br><span class="line">            <span class="keyword">begin</span> STATE_NEXT = STATE_3; B_out_r = B_in; <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">        STATE_2:</span><br><span class="line">            <span class="keyword">begin</span> STATE_NEXT = STATE_4; B_out_r = B_in; <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">        STATE_3:</span><br><span class="line">            <span class="keyword">case</span> (B_in)</span><br><span class="line">                <span class="number">1&#x27;b0</span>: <span class="keyword">begin</span> STATE_NEXT = STATE_4; B_out_r = !B_in; <span class="keyword">end</span></span><br><span class="line">                <span class="number">1&#x27;b1</span>: <span class="keyword">begin</span> STATE_NEXT = STATE_5; B_out_r = !B_in; <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">default</span>: STATE_NEXT = IDLE;</span><br><span class="line">            <span class="keyword">endcase</span></span><br><span class="line"></span><br><span class="line">        STATE_4:</span><br><span class="line">            <span class="keyword">begin</span> STATE_NEXT = IDLE; B_out_r = B_in; <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">        STATE_5:</span><br><span class="line">            <span class="keyword">begin</span> STATE_NEXT = IDLE; B_out_r = !B_in; <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">        <span class="keyword">default</span>: STATE_NEXT = IDLE;</span><br><span class="line">    <span class="keyword">endcase</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> B_out = B_out_r;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure> 如果需要改成三段式状态机，只需要将上面代码第二段的输出全部提出来，另写一个always块即可</p>
<h2 id="testbench仿真激励的设计">Testbench仿真激励的设计</h2>
<p>设计这个题目的testbench的时候，我一开始是想在rst之后，直接手动这么写： <figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">		rstn = <span class="number">1&#x27;b1</span>;</span><br><span class="line">#<span class="number">5</span>		rstn = <span class="number">1&#x27;b0</span>;</span><br><span class="line">#<span class="number">5</span>		rstn = <span class="number">1&#x27;b1</span>;</span><br><span class="line"><span class="comment">//B_in从低到高输入0011</span></span><br><span class="line">		B_in = <span class="number">1&#x27;b1</span>；</span><br><span class="line">#<span class="number">5</span>		B_in = <span class="number">1&#x27;b1</span>；</span><br><span class="line">#<span class="number">5</span>		B_in = <span class="number">1&#x27;b0</span>；</span><br><span class="line">#<span class="number">5</span>		B_in = <span class="number">1&#x27;b0</span>；</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//clock generating</span></span><br><span class="line"><span class="keyword">real</span>         CYCLE_200MHz = <span class="number">5</span> ; <span class="comment">//200Mhz ~ 5ns</span></span><br><span class="line"><span class="keyword">always</span> <span class="keyword">begin</span></span><br><span class="line">  clk = <span class="number">0</span> ; <span class="variable">#(CYCLE_200MHz/2)</span> ;</span><br><span class="line">  clk = <span class="number">1</span> ; <span class="variable">#(CYCLE_200MHz/2)</span> ;</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure> 但是显而易见这种手动输入的方式有个很大的缺点，我写testbench肯定是想把每种情况都test一遍，而且还得测试连续输入连续输出的情况，如果每种情况都这样一个个改B_in的话显得太笨拙太没效率了，那该咋办呢？ 那其实很简单，我们在testbench里生成一块memory，把10种BCD码保存在外部文件，然后在testbench里把文件加载到memory就行了： <figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">parameter</span> ADDR_SIZE = <span class="number">10</span> , WORD_SIZE = <span class="number">4</span>;</span><br><span class="line"><span class="keyword">reg</span> [WORD_SIZE - <span class="number">1</span>:<span class="number">0</span>] Ram[<span class="number">0</span>:ADDR_SIZE - <span class="number">1</span>]; <span class="comment">//存储器：生成10个4位寄存器,在verilog2005中，内存存储从左侧数字开始分配，因此左侧值为0</span></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">      <span class="built_in">$readmemb</span>(<span class="string">&quot;BCD.txt&quot;</span>,Ram);         <span class="comment">//readmemb读二进制文件，readmemh读16进制文件</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure> 其中，<code>BCD.txt</code>里保存如下内容： <figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line">0000</span><br><span class="line">0001</span><br><span class="line">0010</span><br><span class="line">0011</span><br><span class="line">0100</span><br><span class="line">0101</span><br><span class="line">0110</span><br><span class="line">0111</span><br><span class="line">1000</span><br><span class="line">1001</span><br></pre></td></tr></table></figure> 然后再利用循环语句将这些数据赋值给B_in即可，注意，要从低位开始赋值！： <figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk ) <span class="keyword">begin</span></span><br><span class="line">  B_in = Ram[addr_count][word_count];</span><br><span class="line">    <span class="keyword">if</span> (word_count == <span class="number">1&#x27;b0</span>) <span class="keyword">begin</span></span><br><span class="line">      word_count = <span class="number">3&#x27;b011</span>;</span><br><span class="line">      addr_count = addr_count + <span class="number">1&#x27;b1</span>;</span><br><span class="line">    <span class="keyword">end</span> <span class="keyword">else</span> word_count = word_count - <span class="number">1&#x27;b1</span>;          <span class="comment">//verilog没有++和--</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure> 当然，verilog里的循环语句不止有<code>repeat</code>，还有<code>while</code>,<code>for</code>,<code>forever</code>等等 为了确认我们这样操作是否正确，还可以通过<code>$write</code>和<code>$display</code>在终端里先看一眼是不是我们要输入给B_in的数据，以及它们是不是从低到高输入的 注意，<code>$write</code>和<code>$display</code>的不同点在下面代码块的注释中提到了 <figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">      addr_count = <span class="number">1&#x27;b0</span>;</span><br><span class="line">      word_count = <span class="number">3&#x27;b011</span>;</span><br><span class="line"></span><br><span class="line">      <span class="comment">//以下代码作用是四个bit为1组，打印10组数,从低位开始输出</span></span><br><span class="line">      <span class="keyword">repeat</span>(<span class="number">40</span>) <span class="keyword">begin</span></span><br><span class="line">        <span class="built_in">$write</span>(<span class="string">&quot;%b&quot;</span>,Ram[addr_count][word_count]);  <span class="comment">//display自动换行，write需要加换行符</span></span><br><span class="line">        <span class="keyword">if</span> (word_count == <span class="number">1&#x27;b0</span>) <span class="keyword">begin</span></span><br><span class="line">          <span class="built_in">$write</span>(<span class="string">&quot;\n&quot;</span>);</span><br><span class="line">          word_count = <span class="number">3&#x27;b011</span>;</span><br><span class="line">          addr_count = addr_count + <span class="number">1&#x27;b1</span>;</span><br><span class="line">        <span class="keyword">end</span> <span class="keyword">else</span> word_count = word_count - <span class="number">1&#x27;b1</span>;          <span class="comment">//verilog没有++和--</span></span><br><span class="line">      <span class="keyword">end</span></span><br><span class="line">      #<span class="number">250</span>  <span class="built_in">$finish</span>;</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure> 最后我把整个testbench和仿真出来的波形附在下面： <figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="meta-keyword">timescale</span> 1ns/100ps</span></span><br><span class="line"><span class="keyword">module</span> BCD_to_Yusan_tb;</span><br><span class="line"></span><br><span class="line">  <span class="keyword">parameter</span> ADDR_SIZE = <span class="number">10</span> , WORD_SIZE = <span class="number">4</span>;</span><br><span class="line">  <span class="comment">// Ports</span></span><br><span class="line">  <span class="keyword">reg</span>  B_in;</span><br><span class="line">  <span class="keyword">reg</span>  clk = <span class="number">0</span>;</span><br><span class="line">  <span class="keyword">reg</span>  rstn = <span class="number">1</span>;</span><br><span class="line">  <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] count;</span><br><span class="line">  <span class="keyword">reg</span> [WORD_SIZE - <span class="number">1</span>:<span class="number">0</span>] word_count;</span><br><span class="line">  <span class="keyword">reg</span> [ADDR_SIZE - <span class="number">1</span>:<span class="number">0</span>] addr_count;</span><br><span class="line">  <span class="keyword">wire</span>  B_out;</span><br><span class="line">  <span class="keyword">reg</span> [WORD_SIZE - <span class="number">1</span>:<span class="number">0</span>] Ram[<span class="number">0</span>:ADDR_SIZE - <span class="number">1</span>]; <span class="comment">//存储器：生成10个4位寄存器,在verilog2005中，内存存储从左侧数字开始分配，因此左侧值为0</span></span><br><span class="line"></span><br><span class="line">  BCD_to_Yusan </span><br><span class="line">  tb (</span><br><span class="line">    <span class="variable">.B_in</span> (B_in ),</span><br><span class="line">    <span class="variable">.clk</span> (clk ),</span><br><span class="line">    <span class="variable">.rstn</span> (rstn ),</span><br><span class="line">    <span class="variable">.B_out</span>  ( B_out)</span><br><span class="line">  );</span><br><span class="line"></span><br><span class="line"> <span class="comment">/*iverilog */</span></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span>            </span><br><span class="line">     <span class="built_in">$dumpfile</span>(<span class="string">&quot;BCD_to_Yusan_tb.vcd&quot;</span>);  <span class="comment">//生成的vcd文件名称</span></span><br><span class="line">     <span class="built_in">$dumpvars</span>(<span class="number">0</span>, BCD_to_Yusan_tb);     <span class="comment">//tb模块名称</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"> <span class="comment">/*iverilog */</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">      <span class="built_in">$readmemb</span>(<span class="string">&quot;BCD.txt&quot;</span>,Ram);         <span class="comment">//readmemb读二进制文件，readmemh读16进制文件</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">      rstn = <span class="number">1&#x27;b0</span>;</span><br><span class="line">      #<span class="number">5</span>rstn = <span class="number">1&#x27;b1</span>;</span><br><span class="line">      addr_count = <span class="number">1&#x27;b0</span>;</span><br><span class="line">      word_count = <span class="number">3&#x27;b011</span>;</span><br><span class="line"></span><br><span class="line">      <span class="comment">//以下代码作用是四个bit为1组，打印10组数,从低位开始输出</span></span><br><span class="line">      <span class="keyword">repeat</span>(<span class="number">40</span>) <span class="keyword">begin</span></span><br><span class="line">        <span class="built_in">$write</span>(<span class="string">&quot;%b&quot;</span>,Ram[addr_count][word_count]);  <span class="comment">//display自动换行，write需要加换行符</span></span><br><span class="line">        <span class="keyword">if</span> (word_count == <span class="number">1&#x27;b0</span>) <span class="keyword">begin</span></span><br><span class="line">          <span class="built_in">$write</span>(<span class="string">&quot;\n&quot;</span>);</span><br><span class="line">          word_count = <span class="number">3&#x27;b011</span>;</span><br><span class="line">          addr_count = addr_count + <span class="number">1&#x27;b1</span>;</span><br><span class="line">        <span class="keyword">end</span> <span class="keyword">else</span> word_count = word_count - <span class="number">1&#x27;b1</span>;          <span class="comment">//verilog没有++和--</span></span><br><span class="line">      <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">      addr_count = <span class="number">1&#x27;b0</span>;</span><br><span class="line">      word_count = <span class="number">3&#x27;b011</span>;</span><br><span class="line">      #<span class="number">250</span>  <span class="built_in">$finish</span>;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk ) <span class="keyword">begin</span></span><br><span class="line">  B_in = Ram[addr_count][word_count];</span><br><span class="line">    <span class="keyword">if</span> (word_count == <span class="number">1&#x27;b0</span>) <span class="keyword">begin</span></span><br><span class="line">      word_count = <span class="number">3&#x27;b011</span>;</span><br><span class="line">      addr_count = addr_count + <span class="number">1&#x27;b1</span>;</span><br><span class="line">    <span class="keyword">end</span> <span class="keyword">else</span> word_count = word_count - <span class="number">1&#x27;b1</span>;          <span class="comment">//verilog没有++和--</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//clock generating</span></span><br><span class="line"><span class="keyword">real</span>         CYCLE_200MHz = <span class="number">5</span> ; <span class="comment">//200Mhz ~ 5ns</span></span><br><span class="line"><span class="keyword">always</span> <span class="keyword">begin</span></span><br><span class="line">  clk = <span class="number">0</span> ; <span class="variable">#(CYCLE_200MHz/2)</span> ;</span><br><span class="line">  clk = <span class="number">1</span> ; <span class="variable">#(CYCLE_200MHz/2)</span> ;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line">  </span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure> <img src="https://z3.ax1x.com/2021/08/11/fUquEq.png" alt="仿真波形" /></p>
</div><div class="article-licensing box"><div class="licensing-title"><p>FPGA学习：状态机化简&amp;Testbench</p><p><a href="http://example.com/2021/08/11/FPGA学习：状态机化简-Testbench/">http://example.com/2021/08/11/FPGA学习：状态机化简-Testbench/</a></p></div><div class="licensing-meta level is-mobile"><div class="level-left"><div class="level-item is-narrow"><div><h6>作者</h6><p>Hank.Gan</p></div></div><div class="level-item is-narrow"><div><h6>发布于</h6><p>2021-08-11</p></div></div><div class="level-item is-narrow"><div><h6>更新于</h6><p>2021-08-13</p></div></div><div class="level-item is-narrow"><div><h6>许可协议</h6><p><a class="icons" rel="noopener" target="_blank" title="Creative Commons" href="https://creativecommons.org/"><i class="icon fab fa-creative-commons"></i></a><a class="icons" rel="noopener" target="_blank" title="Attribution" href="https://creativecommons.org/licenses/by/4.0/"><i class="icon fab fa-creative-commons-by"></i></a><a class="icons" rel="noopener" target="_blank" title="Noncommercial" href="https://creativecommons.org/licenses/by-nc/4.0/"><i class="icon fab fa-creative-commons-nc"></i></a></p></div></div></div></div></div><div class="article-tags is-size-7 mb-4"><span class="mr-2">#</span><a class="link-muted mr-2" rel="tag" href="/tags/FPGA/">FPGA</a><a class="link-muted mr-2" rel="tag" href="/tags/%E7%A1%AC%E4%BB%B6/">硬件</a><a class="link-muted mr-2" rel="tag" href="/tags/Verilog-HDL/">Verilog HDL</a></div><div class="sharethis-inline-share-buttons"></div><script src="https://platform-api.sharethis.com/js/sharethis.js#property=6112427332901f00128883e9&amp;product=inline-share-buttons" defer></script></article></div><div class="card"><div class="card-content"><h3 class="menu-label has-text-centered">喜欢这篇文章？打赏一下作者吧</h3><div class="buttons is-centered"><a class="button donate" data-type="alipay"><span class="icon is-small"><i class="fab fa-alipay"></i></span><span>支付宝</span><span class="qrcode"><img src="/img/alipay.jpg" alt="支付宝"></span></a><a class="button donate" data-type="wechat"><span class="icon is-small"><i class="fab fa-weixin"></i></span><span>微信</span><span class="qrcode"><img src="/img/wechat.png" alt="微信"></span></a></div></div></div><div class="card"><nav class="post-navigation mt-4 level is-mobile card-content"><div class="level-start"><a class="article-nav-prev level level-item link-muted" href="/2021/08/24/CORE%E5%AD%A6%E4%B9%A0%EF%BC%9AAMBA3--APB%E6%80%BB%E7%BA%BF%E5%8D%8F%E8%AE%AE%E5%8F%8A%E7%AE%80%E5%8D%95%E4%BE%8B%E5%AD%90/"><i class="level-item fas fa-chevron-left"></i><span class="level-item">CORE学习：AMBA3--APB总线协议及简单例子</span></a></div><div class="level-end"><a class="article-nav-next level level-item link-muted" href="/2021/08/10/FPGA%E5%AD%A6%E4%B9%A0%E7%95%AA%E5%A4%96%E7%AF%87%EF%BC%9A%E5%9C%A8MacOS%E4%B8%8A%E7%BC%96%E8%AF%91%E5%92%8C%E4%BB%BF%E7%9C%9Fverilog/"><span class="level-item">FPGA学习番外篇：在MacOS上编译和仿真verilog</span><i class="level-item fas fa-chevron-right"></i></a></div></nav></div><div class="card"><div class="card-content"><h3 class="title is-5">评论</h3><div id="SOHUCS" sid="2021/08/11/FPGA学习：状态机化简-Testbench/"></div><script charset="utf-8" src="https://changyan.sohu.com/upload/changyan.js"></script><script>window.changyan.api.config({appid: 'cyuFI1qRp',conf: 'prod_11b7b7671b8d9690e2692103abfb9cf0'});</script></div></div></div><div class="column column-left is-4-tablet is-4-desktop is-3-widescreen  order-1"><div class="card widget" data-type="profile"><div class="card-content"><nav class="level"><div class="level-item has-text-centered flex-shrink-1"><div><figure class="image is-128x128 mx-auto mb-2"><img class="avatar is-rounded" src="/img/avatar.jpg" alt="Misaka Misaka"></figure><p class="title is-size-4 is-block" style="line-height:inherit;">Misaka Misaka</p><p class="is-size-6 is-block">穷则独善其身，达则兼济天下</p><p class="is-size-6 is-flex justify-content-center"><i class="fas fa-map-marker-alt mr-1"></i><span>湖北武汉</span></p></div></div></nav><nav class="level is-mobile"><div class="level-item has-text-centered is-marginless"><div><p class="heading">文章</p><a href="/archives"><p class="title">13</p></a></div></div><div class="level-item has-text-centered is-marginless"><div><p class="heading">分类</p><a href="/categories"><p class="title">6</p></a></div></div><div class="level-item has-text-centered is-marginless"><div><p class="heading">标签</p><a href="/tags"><p class="title">7</p></a></div></div></nav><div class="level"><a class="level-item button is-primary is-rounded" href="https://weibo.com/p/1005056784549537" target="_blank" rel="noopener" id="widget-follow">微博 Weibo</a></div><div class="level is-mobile is-multiline"><a class="level-item button is-transparent is-marginless" target="_blank" rel="noopener" title="Github" href="https://github.com/ganyunhan"><i class="fab fa-github"></i></a><a class="level-item button is-transparent is-marginless" target="_blank" rel="noopener" title="Bili" href="https://space.bilibili.com/343157606">Bili</a><a class="level-item button is-transparent is-marginless" target="_blank" rel="noopener" title="Mail" href="Mailto:hank.gan@foxmail.com"><i class="fa fa-envelope"></i></a><a class="level-item button is-transparent is-marginless" target="_blank" rel="noopener" title="QQ" href="tencent://message/?uin=1014947300&amp;Site=&amp;Menu=yes"><i class="fab fa-qq"></i></a></div></div></div><!--!--><div class="card widget"><div class="card-content"><div class="menu"><h3 class="menu-label">链接</h3><ul class="menu-list"><li><a class="level is-mobile is-mobile" href="https://space.bilibili.com/343157606" target="_blank" rel="noopener"><span class="level-left"><span class="level-item">Bilibili空间</span></span><span class="level-right"><span class="level-item tag">space.bilibili.com</span></span></a></li><li><a class="level is-mobile is-mobile" href="https://blog.vacabun.ml/" target="_blank" rel="noopener"><span class="level-left"><span class="level-item">vacabun</span></span><span class="level-right"><span class="level-item tag">blog.vacabun.ml</span></span></a></li><li><a class="level is-mobile is-mobile" href="https://blog.kcqnly.top/" target="_blank" rel="noopener"><span class="level-left"><span class="level-item">kcqnly</span></span><span class="level-right"><span class="level-item tag">blog.kcqnly.top</span></span></a></li></ul></div><a class="link-more button is-light is-small size-small" href="/friends/">查看更多</a></div></div><div class="card widget" data-type="categories"><div class="card-content"><div class="menu"><h3 class="menu-label">分类</h3><ul class="menu-list"><li><a class="level is-mobile" href="/categories/%E7%A1%AC%E4%BB%B6/"><span class="level-start"><span class="level-item">硬件</span></span><span class="level-end"><span class="level-item tag">9</span></span></a><ul><li><a class="level is-mobile" href="/categories/%E7%A1%AC%E4%BB%B6/FPGA/"><span class="level-start"><span class="level-item">FPGA</span></span><span class="level-end"><span class="level-item tag">8</span></span></a><ul><li><a class="level is-mobile" href="/categories/%E7%A1%AC%E4%BB%B6/FPGA/Bus-Core/"><span class="level-start"><span class="level-item">Bus&amp;Core</span></span><span class="level-end"><span class="level-item tag">3</span></span></a></li><li><a class="level is-mobile" href="/categories/%E7%A1%AC%E4%BB%B6/FPGA/Verilog-HDL/"><span class="level-start"><span class="level-item">Verilog HDL</span></span><span class="level-end"><span class="level-item tag">5</span></span></a></li></ul></li></ul></li><li><a class="level is-mobile" href="/categories/%E8%BD%AF%E4%BB%B6/"><span class="level-start"><span class="level-item">软件</span></span><span class="level-end"><span class="level-item tag">4</span></span></a><ul><li><a class="level is-mobile" href="/categories/%E8%BD%AF%E4%BB%B6/Python/"><span class="level-start"><span class="level-item">Python</span></span><span class="level-end"><span class="level-item tag">4</span></span></a></li></ul></li></ul></div></div></div><div class="card widget" data-type="archives"><div class="card-content"><div class="menu"><h3 class="menu-label">归档</h3><ul class="menu-list"><li><a class="level is-mobile" href="/archives/2021/09/"><span class="level-start"><span class="level-item">九月 2021</span></span><span class="level-end"><span class="level-item tag">2</span></span></a></li><li><a class="level is-mobile" href="/archives/2021/08/"><span class="level-start"><span class="level-item">八月 2021</span></span><span class="level-end"><span class="level-item tag">4</span></span></a></li><li><a class="level is-mobile" href="/archives/2020/03/"><span class="level-start"><span class="level-item">三月 2020</span></span><span class="level-end"><span class="level-item tag">2</span></span></a></li><li><a class="level is-mobile" href="/archives/2020/02/"><span class="level-start"><span class="level-item">二月 2020</span></span><span class="level-end"><span class="level-item tag">4</span></span></a></li><li><a class="level is-mobile" href="/archives/2020/01/"><span class="level-start"><span class="level-item">一月 2020</span></span><span class="level-end"><span class="level-item tag">1</span></span></a></li></ul></div></div></div><div class="column-right-shadow is-hidden-widescreen"></div></div><div class="column column-right is-4-tablet is-4-desktop is-3-widescreen is-hidden-touch is-hidden-desktop-only order-3"><div class="card widget" data-type="recent-posts"><div class="card-content"><h3 class="menu-label">最新文章</h3><article class="media"><div class="media-content"><p class="date"><time dateTime="2021-09-04T08:00:23.000Z">2021-09-04</time></p><p class="title"><a href="/2021/09/04/%E3%80%902021%E9%9B%86%E5%88%9B%E8%B5%9B%E3%80%91Cortex-M3%E8%AF%AD%E9%9F%B3%E8%AF%86%E5%88%AB%E5%A3%B0%E6%BA%90%E5%AE%9A%E4%BD%8D%E7%B3%BB%E7%BB%9F/">【2021集创赛】Cortex-M3语音识别声源定位系统</a></p><p class="categories"><a href="/categories/%E7%A1%AC%E4%BB%B6/">硬件</a> / <a href="/categories/%E7%A1%AC%E4%BB%B6/FPGA/">FPGA</a> / <a href="/categories/%E7%A1%AC%E4%BB%B6/FPGA/Bus-Core/">Bus&amp;Core</a></p></div></article><article class="media"><div class="media-content"><p class="date"><time dateTime="2021-09-01T13:50:36.000Z">2021-09-01</time></p><p class="title"><a href="/2021/09/01/%E5%BC%82%E6%AD%A5FIFO%E7%9A%84%E8%AE%BE%E8%AE%A1/">跨时钟域的典型：异步FIFO的设计</a></p><p class="categories"><a href="/categories/%E7%A1%AC%E4%BB%B6/">硬件</a> / <a href="/categories/%E7%A1%AC%E4%BB%B6/FPGA/">FPGA</a> / <a href="/categories/%E7%A1%AC%E4%BB%B6/FPGA/Verilog-HDL/">Verilog HDL</a></p></div></article><article class="media"><div class="media-content"><p class="date"><time dateTime="2021-08-28T13:47:50.000Z">2021-08-28</time></p><p class="title"><a href="/2021/08/28/AMBA3%E2%80%94AHB%E6%80%BB%E7%BA%BF/">AMBA3—AHB总线(一)</a></p><p class="categories"><a href="/categories/%E7%A1%AC%E4%BB%B6/">硬件</a> / <a href="/categories/%E7%A1%AC%E4%BB%B6/FPGA/">FPGA</a> / <a href="/categories/%E7%A1%AC%E4%BB%B6/FPGA/Bus-Core/">Bus&amp;Core</a></p></div></article><article class="media"><div class="media-content"><p class="date"><time dateTime="2021-08-24T13:02:36.000Z">2021-08-24</time></p><p class="title"><a href="/2021/08/24/CORE%E5%AD%A6%E4%B9%A0%EF%BC%9AAMBA3--APB%E6%80%BB%E7%BA%BF%E5%8D%8F%E8%AE%AE%E5%8F%8A%E7%AE%80%E5%8D%95%E4%BE%8B%E5%AD%90/">CORE学习：AMBA3--APB总线协议及简单例子</a></p><p class="categories"><a href="/categories/%E7%A1%AC%E4%BB%B6/">硬件</a> / <a href="/categories/%E7%A1%AC%E4%BB%B6/FPGA/">FPGA</a> / <a href="/categories/%E7%A1%AC%E4%BB%B6/FPGA/Bus-Core/">Bus&amp;Core</a></p></div></article><article class="media"><div class="media-content"><p class="date"><time dateTime="2021-08-11T08:39:44.000Z">2021-08-11</time></p><p class="title"><a href="/2021/08/11/FPGA%E5%AD%A6%E4%B9%A0%EF%BC%9A%E7%8A%B6%E6%80%81%E6%9C%BA%E5%8C%96%E7%AE%80-Testbench/">FPGA学习：状态机化简&amp;Testbench</a></p><p class="categories"><a href="/categories/%E7%A1%AC%E4%BB%B6/">硬件</a> / <a href="/categories/%E7%A1%AC%E4%BB%B6/FPGA/">FPGA</a> / <a href="/categories/%E7%A1%AC%E4%BB%B6/FPGA/Verilog-HDL/">Verilog HDL</a></p></div></article></div></div><div class="card widget" data-type="tags"><div class="card-content"><div class="menu"><h3 class="menu-label">标签</h3><div class="field is-grouped is-grouped-multiline"><div class="control"><a class="tags has-addons" href="/tags/2020%E8%8A%82%E8%83%BD%E5%87%8F%E6%8E%92/"><span class="tag">2020节能减排</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/Bus-Core/"><span class="tag">Bus&amp;Core</span><span class="tag">3</span></a></div><div class="control"><a class="tags has-addons" href="/tags/FPGA/"><span class="tag">FPGA</span><span class="tag">8</span></a></div><div class="control"><a class="tags has-addons" href="/tags/Python/"><span class="tag">Python</span><span class="tag">4</span></a></div><div class="control"><a class="tags has-addons" href="/tags/Verilog-HDL/"><span class="tag">Verilog HDL</span><span class="tag">5</span></a></div><div class="control"><a class="tags has-addons" href="/tags/%E7%A1%AC%E4%BB%B6/"><span class="tag">硬件</span><span class="tag">9</span></a></div><div class="control"><a class="tags has-addons" href="/tags/%E8%BD%AF%E4%BB%B6/"><span class="tag">软件</span><span class="tag">4</span></a></div></div></div></div></div></div></div></div></section><footer class="footer"><div class="container"><div class="level"><div class="level-start"><a class="footer-logo is-block mb-2" href="/"><img class="logo-img" src="/img/logo.png" alt="御坂小镇" height="28"><img class="logo-img-dark" src="/img/logo.png" alt="御坂小镇" height="28"></a><p class="is-size-7"><span>&copy; 2021 Hank.Gan</span>  Powered by <a href="https://hexo.io/" target="_blank" rel="noopener">Hexo</a> &amp; <a href="https://github.com/imaegoo/hexo-theme-icarus" target="_blank" rel="noopener">Icarus</a><br><a href="http://www.miitbeian.gov.cn" target="_blank">鄂ICP备2021002622号</a> - <span id="busuanzi_container_site_uv">共<span id="busuanzi_value_site_uv">0</span>个访客</span></p></div><div class="level-end"><div class="field has-addons"><p class="control"><a class="button is-transparent is-large" target="_blank" rel="noopener" title="Github" href="https://github.com/ganyunhan"><i class="fab fa-github"></i></a></p><p class="control"><a class="button is-transparent is-large" target="_blank" rel="noopener" title="Mail" href="Mailto:hank.gan@foxmail.com"><i class="fa fa-envelope"></i></a></p><p class="control"><a class="button is-transparent is-large" target="_blank" rel="noopener" title="QQ" href="tencent://message/?uin=1014947300&amp;Site=&amp;Menu=yes"><i class="fab fa-qq"></i></a></p></div></div></div></div></footer><script src="https://cdnjs.loli.net/ajax/libs/jquery/3.3.1/jquery.min.js"></script><script src="https://cdnjs.loli.net/ajax/libs/moment.js/2.22.2/moment-with-locales.min.js"></script><script src="https://cdnjs.loli.net/ajax/libs/clipboard.js/2.0.4/clipboard.min.js" defer></script><script>moment.locale("zh-CN");</script><script>var IcarusThemeSettings = {
            article: {
                highlight: {
                    clipboard: true,
                    fold: 'unfolded'
                }
            }
        };</script><script src="/js/column.js"></script><script src="/js/animation.js"></script><a id="back-to-top" title="回到顶端" href="javascript:;"><i class="fas fa-chevron-up"></i></a><script src="/js/back_to_top.js" defer></script><!--!--><!--!--><!--!--><!--!--><script src="https://cdnjs.loli.net/ajax/libs/cookieconsent/3.1.1/build/cookieconsent.min.js" defer></script><script>window.addEventListener("load", () => {
      window.cookieconsent.initialise({
        type: "info",
        theme: "edgeless",
        static: false,
        position: "bottom-left",
        content: {
          message: "此网站使用 Cookie，以启用评论系统和分析功能。",
          dismiss: "知道了",
          allow: "允许使用Cookie",
          deny: "拒绝",
          link: "了解更多",
          policy: "Cookie政策",
          href: "https://www.cookiesandyou.com/",
        },
        palette: {
          popup: {
            background: "#edeff5",
            text: "#838391"
          },
          button: {
            background: "#4b81e8"
          },
        },
      });
    });</script><script src="https://cdnjs.loli.net/ajax/libs/lightgallery/1.6.8/js/lightgallery.min.js" defer></script><script src="https://cdnjs.loli.net/ajax/libs/justifiedGallery/3.7.0/js/jquery.justifiedGallery.min.js" defer></script><script>window.addEventListener("load", () => {
            if (typeof $.fn.lightGallery === 'function') {
                $('.article').lightGallery({ selector: '.gallery-item' });
            }
            if (typeof $.fn.justifiedGallery === 'function') {
                if ($('.justified-gallery > p > .gallery-item').length) {
                    $('.justified-gallery > p > .gallery-item').unwrap();
                }
                $('.justified-gallery').justifiedGallery();
            }
        });</script><!--!--><!--!--><!--!--><!--!--><!--!--><script src="/js/main.js" defer></script><div class="searchbox"><div class="searchbox-container"><div class="searchbox-header"><div class="searchbox-input-container"><input class="searchbox-input" type="text" placeholder="想要查找什么..."></div><div class="searchbox-pinyin"><label class="checkbox"><input id="search-by-pinyin" type="checkbox" checked="checked"><span> 拼音检索</span></label></div><a class="searchbox-close" href="javascript:;">×</a></div><div class="searchbox-body"></div></div></div><script src="/js/imaegoo/pinyin.js" defer></script><script src="/js/insight.js" defer></script><script>document.addEventListener('DOMContentLoaded', function () {
            loadInsight({"contentUrl":"/content.json"}, {"hint":"想要查找什么...","untitled":"(无标题)","posts":"文章","pages":"页面","categories":"分类","tags":"标签"});
        });</script><script type="text/javascript" src="/js/imaegoo/imaegoo.js"></script><script type="text/javascript" src="/js/imaegoo/universe.js"></script><script type="text/javascript" src="/js/live2d/autoload.js"></script></body></html>