 

#ifndef BK1080_REGS_H
#define BK1080_REGS_H

enum BK1080_Register_t {
    BK1080_REG_00                       = 0x00U,
    BK1080_REG_02_POWER_CONFIGURATION   = 0x02U,
    BK1080_REG_03_CHANNEL               = 0x03U,
    BK1080_REG_05_SYSTEM_CONFIGURATION2 = 0x05U,
    BK1080_REG_07                       = 0x07U,
    BK1080_REG_10                       = 0x0AU,
    BK1080_REG_25_INTERNAL              = 0x19U,
};

typedef enum BK1080_Register_t BK1080_Register_t;


#define BK1080_REG_07_SHIFT_FREQD       4
#define BK1080_REG_07_SHIFT_SNR         0

#define BK1080_REG_07_MASK_FREQD        (0xFFFU << BK1080_REG_07_SHIFT_FREQD)
#define BK1080_REG_07_MASK_SNR          (0x00FU << BK1080_REG_07_SHIFT_SNR)

#define BK1080_REG_07_GET_FREQD(x)      (((x) & BK1080_REG_07_MASK_FREQD) >> BK1080_REG_07_SHIFT_FREQD)
#define BK1080_REG_07_GET_SNR(x)        (((x) & BK1080_REG_07_MASK_SNR) >> BK1080_REG_07_SHIFT_SNR)


#define BK1080_REG_10_SHIFT_AFCRL       12
#define BK1080_REG_10_SHIFT_RSSI        0

#define BK1080_REG_10_MASK_AFCRL        (0x01U << BK1080_REG_10_SHIFT_AFCRL)
#define BK1080_REG_10_MASK_RSSI         (0xFFU << BK1080_REG_10_SHIFT_RSSI)

#define BK1080_REG_10_AFCRL_NOT_RAILED      (0U << BK1080_REG_10_SHIFT_AFCRL)
#define BK1080_REG_10_AFCRL_RAILED      (1U << BK1080_REG_10_SHIFT_AFCRL)

#define BK1080_REG_10_GET_RSSI(x)       (((x) & BK1080_REG_10_MASK_RSSI) >> BK1080_REG_10_SHIFT_RSSI)

#endif

