#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Sep 22 18:58:43 2020
# Process ID: 9444
# Current directory: E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_sys
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3480 E:\Project\Personal\PoseEstimation\ZYNQ\ZYNQ-SystemDebug\CamTest\S03-CH07_AXI_VDMA_OV5640\Miz_sys\Miz_sys.xpr
# Log file: E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_sys/vivado.log
# Journal file: E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_sys\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_sys/Miz_sys.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_sys'
INFO: [Project 1-313] Project file moved from 'F:/miz701N/7020/s3/S03-CH07_AXI_VDMA_OV5640/Miz_sys' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_ip_lib/HDMI_FPGA_ML'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_ip_lib/OV_Sensor_ML'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
system_processing_system7_0_0
system_auto_pc_1
system_processing_system7_0_axi_periph_1
system_clk_wiz_0_0
system_rst_processing_system7_0_50M_0
system_v_axi4s_vid_out_0_0
system_axi_vdma_0_1
system_v_tc_0_0
system_util_vector_logic_0_0
system_axi_mem_intercon_1
system_v_vid_in_axi4s_0_0
system_xbar_0
system_xlconstant_1_0
system_auto_pc_0
system_auto_us_0

INFO: [Project 1-230] Project 'Miz_sys.xpr' upgraded for this version of Vivado.
CRITICAL WARNING: [Common 17-1649] The Vivado message database 'E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_sys/Miz_sys.runs/synth_1/vivado.pb' contains 20022 messages. Restoring all messages from this message database will impact Vivado performance, so only WARNING, CRITICAL WARNING, and ERROR messages will be restored. To restore all messages from this file use the tcl command 'set_param messaging.loadPbLimit 20023' and re-open the project.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 770.047 ; gain = 173.359
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
upgrade_ip [get_ips  {system_util_vector_logic_0_0 system_v_tc_0_0 system_processing_system7_0_0 system_processing_system7_0_axi_periph_1 system_rst_processing_system7_0_50M_0 system_axi_mem_intercon_1 system_xlconstant_1_0 system_v_vid_in_axi4s_0_0 system_v_axi4s_vid_out_0_0 system_clk_wiz_0_0 system_axi_vdma_0_1}] -log ip_upgrade.log
Adding cell -- xilinx.com:user:HDMI_FPGA_ML:1.0 - HDMI_FPGA_ML_0
Adding cell -- xilinx.com:ip:axi_vdma:6.2 - axi_vdma_0
Adding cell -- xilinx.com:ip:clk_wiz:5.2 - clk_wiz_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_50M
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- xilinx.com:user:OV_Sensor_ML:1.0 - OV_Sensor_ML_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /HDMI_FPGA_ML_0/PXLCLK_I(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/vid_io_out_ce(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0/clken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0/resetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_vid_in_axi4s_0/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_vid_in_axi4s_0/aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out2(clk) and /HDMI_FPGA_ML_0/PXLCLK_5X_I(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK1(clk) and /OV_Sensor_ML_0/CLK_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /OV_Sensor_ML_0/vid_clk_ce(undef) and /v_vid_in_axi4s_0/vid_io_in_ce(ce)
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Successfully read diagram <system> from BD file <E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd>
Upgrading 'E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3422] Upgraded system_axi_mem_intercon_1 (AXI Interconnect 2.1) from revision 8 to revision 19
INFO: [IP_Flow 19-1972] Upgraded system_axi_vdma_0_1 from AXI Video Direct Memory Access 6.2 to AXI Video Direct Memory Access 6.3
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKIN1_PERIOD' from '10.000' to '10.0' has been ignored for IP 'system_clk_wiz_0_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKIN2_PERIOD' from '10.000' to '10.0' has been ignored for IP 'system_clk_wiz_0_0'
WARNING: [IP_Flow 19-3501] Upgraded system_clk_wiz_0_0 from Clocking Wizard 5.2 to Clocking Wizard 6.0, with warnings. Please review the message log.
WARNING: [IP_Flow 19-4707] Upgraded port order differs after port 'resetn'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_clk_wiz_0_0'. These changes may impact your design.
WARNING: [BD 41-1731] Type mismatch between connected pins: /HDMI_FPGA_ML_0/PXLCLK_I(undef) and /clk_wiz_0_upgraded_ipi/clk_out1(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /HDMI_FPGA_ML_0/PXLCLK_5X_I(undef) and /clk_wiz_0_upgraded_ipi/clk_out2(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_axi4s_vid_out_0/aclken(ce) and /clk_wiz_0_upgraded_ipi/locked(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_axi4s_vid_out_0/aresetn(rst) and /clk_wiz_0_upgraded_ipi/locked(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_axi4s_vid_out_0/vid_io_out_ce(ce) and /clk_wiz_0_upgraded_ipi/locked(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_tc_0/clken(ce) and /clk_wiz_0_upgraded_ipi/locked(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_tc_0/resetn(rst) and /clk_wiz_0_upgraded_ipi/locked(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_vid_in_axi4s_0/aclken(ce) and /clk_wiz_0_upgraded_ipi/locked(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_vid_in_axi4s_0/aresetn(rst) and /clk_wiz_0_upgraded_ipi/locked(undef)
INFO: [IP_Flow 19-3422] Upgraded system_processing_system7_0_0 (ZYNQ7 Processing System 5.5) from revision 3 to revision 6
WARNING: [BD 41-1731] Type mismatch between connected pins: /OV_Sensor_ML_0/CLK_i(undef) and /processing_system7_0_upgraded_ipi/FCLK_CLK1(clk)
INFO: [IP_Flow 19-3422] Upgraded system_processing_system7_0_axi_periph_1 (AXI Interconnect 2.1) from revision 8 to revision 19
INFO: [IP_Flow 19-3422] Upgraded system_rst_processing_system7_0_50M_0 (Processor System Reset 5.0) from revision 8 to revision 13
INFO: [IP_Flow 19-3420] Updated system_util_vector_logic_0_0 to use current project options
INFO: [IP_Flow 19-3422] Upgraded system_v_axi4s_vid_out_0_0 (AXI4-Stream to Video Out 4.0) from revision 1 to revision 10
WARNING: [IP_Flow 19-4698] Upgrade has added port 'fifo_read_level'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_v_axi4s_vid_out_0_0'. These changes may impact your design.
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0_upgraded_ipi/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0_upgraded_ipi/aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0_upgraded_ipi/vid_io_out_ce(ce)
INFO: [IP_Flow 19-3422] Upgraded system_v_tc_0_0 (Video Timing Controller 6.1) from revision 6 to revision 13
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0_upgraded_ipi/clken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0_upgraded_ipi/resetn(rst)
INFO: [IP_Flow 19-3422] Upgraded system_v_vid_in_axi4s_0_0 (Video In to AXI4-Stream 4.0) from revision 1 to revision 9
WARNING: [BD 41-1731] Type mismatch between connected pins: /OV_Sensor_ML_0/vid_clk_ce(undef) and /v_vid_in_axi4s_0_upgraded_ipi/vid_io_in_ce(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_vid_in_axi4s_0_upgraded_ipi/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_vid_in_axi4s_0_upgraded_ipi/aresetn(rst)
INFO: [IP_Flow 19-3422] Upgraded system_xlconstant_1_0 (Constant 1.1) from revision 2 to revision 5
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'system_clk_wiz_0_0' has identified issues that may require user intervention. Please review the upgrade log 'e:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_sys/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'system_v_axi4s_vid_out_0_0' has identified issues that may require user intervention. Please review the upgrade log 'e:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_sys/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <E:\Project\Personal\PoseEstimation\ZYNQ\ZYNQ-SystemDebug\CamTest\S03-CH07_AXI_VDMA_OV5640\Miz_sys\Miz_sys.srcs\sources_1\bd\system\system.bd> 
INFO: [BD 41-2124] The block design file <E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd> has changed from an XML format to a JSON format. All flows are expected to work as in prior versions of Vivado. Please contact your Xilinx Support representative, in case of any issues.
Wrote  : <E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_sys/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 1117.039 ; gain = 286.336
export_ip_user_files -of_objects [get_ips {system_util_vector_logic_0_0 system_v_tc_0_0 system_processing_system7_0_0 system_processing_system7_0_axi_periph_1 system_rst_processing_system7_0_50M_0 system_axi_mem_intercon_1 system_xlconstant_1_0 system_v_vid_in_axi4s_0_0 system_v_axi4s_vid_out_0_0 system_clk_wiz_0_0 system_axi_vdma_0_1}] -no_script -sync -force -quiet
set_property  ip_repo_paths  e:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_ip_lib/OV_Sensor_ML [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_ip_lib/OV_Sensor_ML'.
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  E:/Repository/MyIPcoreLib/FPGA-IPcore-Library [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Repository/MyIPcoreLib/FPGA-IPcore-Library'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'Arm.com:user:DAPLink_to_Arty_shield:1.0'. The one found in IP location 'e:/Repository/MyIPcoreLib/FPGA-IPcore-Library/CortexM1/AT472-BU-98000-r0p1-00rel0/AT472-BU-98000-r0p1-00rel0/vivado/Arm_ipi_repository/DAPLink_to_Arty_shield' will take precedence over the same IP in location e:/Repository/MyIPcoreLib/FPGA-IPcore-Library/CortexM3/AT426-BU-98000-r0p1-00rel0/AT426-BU-98000-r0p1-00rel0/vivado/Arm_ipi_repository/DAPLink_to_Arty_shield
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:OVSensor:1.0 OVSensor_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:HDMI_tx:1.0 HDMI_tx_0
endgroup
set_property location {7 2726 1044} [get_bd_cells HDMI_tx_0]
connect_bd_net [get_bd_pins HDMI_tx_0/PXLCLK_I] [get_bd_pins clk_wiz_0/clk_out1]
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /HDMI_tx_0/PXLCLK_I(undef)
connect_bd_net [get_bd_pins HDMI_tx_0/PXLCLK_5X_I] [get_bd_pins clk_wiz_0/clk_out2]
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out2(clk) and /HDMI_tx_0/PXLCLK_5X_I(undef)
connect_bd_net [get_bd_pins HDMI_tx_0/LOCKED_I] [get_bd_pins clk_wiz_0/locked]
connect_bd_net [get_bd_pins HDMI_tx_0/RST_N] [get_bd_pins clk_wiz_0/locked]
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /HDMI_tx_0/RST_N(rst)
connect_bd_net [get_bd_pins HDMI_tx_0/VGA_HS] [get_bd_pins v_axi4s_vid_out_0/vid_hsync]
connect_bd_net [get_bd_pins HDMI_tx_0/VGA_VS] [get_bd_pins v_axi4s_vid_out_0/vid_vsync]
connect_bd_net [get_bd_pins HDMI_tx_0/VGA_DE] [get_bd_pins v_axi4s_vid_out_0/vid_active_video]
connect_bd_net [get_bd_pins HDMI_tx_0/VGA_RGB] [get_bd_pins v_axi4s_vid_out_0/vid_data]
delete_bd_objs [get_bd_nets HDMI_FPGA_ML_0_HDMI_CLK_P] [get_bd_nets HDMI_FPGA_ML_0_HDMI_CLK_N] [get_bd_nets HDMI_FPGA_ML_0_HDMI_D2_P] [get_bd_nets HDMI_FPGA_ML_0_HDMI_D2_N] [get_bd_nets HDMI_FPGA_ML_0_HDMI_D1_P] [get_bd_nets HDMI_FPGA_ML_0_HDMI_D1_N] [get_bd_nets HDMI_FPGA_ML_0_HDMI_D0_P] [get_bd_nets HDMI_FPGA_ML_0_HDMI_D0_N] [get_bd_cells HDMI_FPGA_ML_0]
set_property location {7 2701 797} [get_bd_cells HDMI_tx_0]
set_property location {7 2757 793} [get_bd_cells HDMI_tx_0]
connect_bd_net [get_bd_ports HDMI_CLK_P] [get_bd_pins HDMI_tx_0/HDMI_CLK_P]
connect_bd_net [get_bd_ports HDMI_CLK_N] [get_bd_pins HDMI_tx_0/HDMI_CLK_N]
connect_bd_net [get_bd_ports HDMI_D2_P] [get_bd_pins HDMI_tx_0/HDMI_D2_P]
connect_bd_net [get_bd_ports HDMI_D2_N] [get_bd_pins HDMI_tx_0/HDMI_D2_N]
connect_bd_net [get_bd_ports HDMI_D1_P] [get_bd_pins HDMI_tx_0/HDMI_D1_P]
connect_bd_net [get_bd_ports HDMI_D1_N] [get_bd_pins HDMI_tx_0/HDMI_D1_N]
connect_bd_net [get_bd_ports HDMI_D0_P] [get_bd_pins HDMI_tx_0/HDMI_D0_P]
connect_bd_net [get_bd_ports HDMI_D0_N] [get_bd_pins HDMI_tx_0/HDMI_D0_N]
set_property location {3 671 206} [get_bd_cells OVSensor_0]
connect_bd_net [get_bd_pins OVSensor_0/clk_i] [get_bd_pins processing_system7_0/FCLK_CLK1]
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK1(clk) and /OVSensor_0/clk_i(undef)
connect_bd_net [get_bd_ports cmos_vsync_i] [get_bd_pins OVSensor_0/cmos_vsync_i]
connect_bd_net [get_bd_ports cmos_href_i] [get_bd_pins OVSensor_0/cmos_href_i]
connect_bd_net [get_bd_ports cmos_pclk_i] [get_bd_pins OVSensor_0/cmos_pclk_i]
connect_bd_net [get_bd_ports cmos_data_i] [get_bd_pins OVSensor_0/cmos_data_i]
delete_bd_objs [get_bd_nets OV_Sensor_ML_0_de_o]
connect_bd_net [get_bd_pins v_vid_in_axi4s_0/vid_io_in_ce] [get_bd_pins OVSensor_0/vid_clk_ce]
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_vid_in_axi4s_0/vid_io_in_ce(ce) and /OVSensor_0/vid_clk_ce(undef)
delete_bd_objs [get_bd_nets OV_Sensor_ML_0_rgb_o]
connect_bd_net [get_bd_pins v_vid_in_axi4s_0/vid_data] [get_bd_pins OVSensor_0/rgb_o]
WARNING: [BD 41-1306] The connection to interface pin /v_vid_in_axi4s_0/vid_data is being overridden by the user. This pin will not be connected as a part of interface connection vid_io_in
delete_bd_objs [get_bd_nets OV_Sensor_ML_0_hs_o]
connect_bd_net [get_bd_pins OVSensor_0/hs_o] [get_bd_pins v_vid_in_axi4s_0/vid_active_video]
WARNING: [BD 41-1306] The connection to interface pin /v_vid_in_axi4s_0/vid_active_video is being overridden by the user. This pin will not be connected as a part of interface connection vid_io_in
connect_bd_net [get_bd_pins v_vid_in_axi4s_0/vid_hsync] [get_bd_pins OVSensor_0/hs_o]
WARNING: [BD 41-1306] The connection to interface pin /v_vid_in_axi4s_0/vid_hsync is being overridden by the user. This pin will not be connected as a part of interface connection vid_io_in
delete_bd_objs [get_bd_nets OV_Sensor_ML_0_vs_o]
connect_bd_net [get_bd_pins OVSensor_0/vs_o] [get_bd_pins v_vid_in_axi4s_0/vid_vsync]
WARNING: [BD 41-1306] The connection to interface pin /v_vid_in_axi4s_0/vid_vsync is being overridden by the user. This pin will not be connected as a part of interface connection vid_io_in
delete_bd_objs [get_bd_nets OV_Sensor_ML_0_cmos_xclk_o]
connect_bd_net [get_bd_ports cmos_xclk_o] [get_bd_pins OVSensor_0/cmos_xclk_o]
delete_bd_objs [get_bd_cells OV_Sensor_ML_0]
set_property location {-147 491} [get_bd_ports cmos_xclk_o]
set_property location {3 757 465} [get_bd_cells OVSensor_0]
set_property location {3 760 195} [get_bd_cells rst_processing_system7_0_50M]
set_property location {0.5 364 528} [get_bd_cells rst_processing_system7_0_50M]
set_property location {2 698 598} [get_bd_cells rst_processing_system7_0_50M]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
make_wrapper -files [get_files E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd] -top
WARNING: [BD 41-927] Following properties on pin /HDMI_tx_0/HDMI_CLK_P have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_HDMI_tx_0_0_HDMI_CLK_P 
WARNING: [BD 41-927] Following properties on pin /HDMI_tx_0/HDMI_CLK_N have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_HDMI_tx_0_0_HDMI_CLK_N 
Wrote  : <E:\Project\Personal\PoseEstimation\ZYNQ\ZYNQ-SystemDebug\CamTest\S03-CH07_AXI_VDMA_OV5640\Miz_sys\Miz_sys.srcs\sources_1\bd\system\system.bd> 
Wrote  : <E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/synth/system.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hdl/system_wrapper.v
make_wrapper: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1459.559 ; gain = 0.000
add_files -norecurse E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hdl/system_wrapper.v
update_compile_order -fileset sources_1
reset_target all [get_files  E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects  [get_files  E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd] -sync -no_script -force -quiet
make_wrapper -files [get_files E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd] -top
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/synth/system.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hdl/system_wrapper.v
export_ip_user_files -of_objects  [get_files E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hdl/system_wrapper_vdma_701.v] -no_script -reset -force -quiet
remove_files  E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hdl/system_wrapper_vdma_701.v
file delete -force E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hdl/system_wrapper_vdma_701.v
update_compile_order -fileset sources_1
generate_target all [get_files  E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd]
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/synth/system.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OVSensor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_tx_0 .
Exporting to file E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 1541.418 ; gain = 81.859
export_ip_user_files -of_objects [get_files E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd] -directory E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_sys/Miz_sys.ip_user_files/sim_scripts -ip_user_files_dir E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_sys/Miz_sys.ip_user_files -ipstatic_source_dir E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_sys/Miz_sys.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_sys/Miz_sys.cache/compile_simlib/modelsim} {questa=E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_sys/Miz_sys.cache/compile_simlib/questa} {riviera=E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_sys/Miz_sys.cache/compile_simlib/riviera} {activehdl=E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_sys/Miz_sys.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_sys/Miz_sys.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 22 19:18:10 2020] Launched synth_1...
Run output will be captured here: E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_sys/Miz_sys.runs/synth_1/runme.log
[Tue Sep 22 19:18:10 2020] Launched impl_1...
Run output will be captured here: E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_sys/Miz_sys.runs/impl_1/runme.log
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Tue Sep 22 19:32:58 2020] Launched impl_1...
Run output will be captured here: E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_sys/Miz_sys.runs/impl_1/runme.log
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
save_bd_design
Wrote  : <E:\Project\Personal\PoseEstimation\ZYNQ\ZYNQ-SystemDebug\CamTest\S03-CH07_AXI_VDMA_OV5640\Miz_sys\Miz_sys.srcs\sources_1\bd\system\system.bd> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_sys/Miz_sys.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 22 19:38:48 2020] Launched synth_1...
Run output will be captured here: E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_sys/Miz_sys.runs/synth_1/runme.log
[Tue Sep 22 19:38:48 2020] Launched impl_1...
Run output will be captured here: E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_sys/Miz_sys.runs/impl_1/runme.log
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
file copy -force E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_sys/Miz_sys.runs/impl_1/system_wrapper.sysdef E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_sys/Miz_sys.sdk/system_wrapper.hdf

launch_sdk -workspace E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_sys/Miz_sys.sdk -hwspec E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_sys/Miz_sys.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_sys/Miz_sys.sdk -hwspec E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_sys/Miz_sys.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_sys/Miz_sys.runs/impl_1/system_wrapper.sysdef E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_sys/Miz_sys.sdk/system_wrapper.hdf

launch_sdk -workspace E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_sys/Miz_sys.sdk -hwspec E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_sys/Miz_sys.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_sys/Miz_sys.sdk -hwspec E:/Project/Personal/PoseEstimation/ZYNQ/ZYNQ-SystemDebug/CamTest/S03-CH07_AXI_VDMA_OV5640/Miz_sys/Miz_sys.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Sep 22 20:25:23 2020...
