<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value." projectName="sobel_edge" solutionName="solution1" date="2020-06-03T20:51:37.402+0900"/>
        <logs message="@E Simulation failed: Function 'main' returns nonzero value '3'." projectName="sobel_edge" solutionName="solution1" date="2020-06-03T20:51:37.359+0900"/>
        <logs message="OpenCV Error: Bad argument (When the input arrays in add/subtract/multiply/divide functions have different types, the output array type must be explicitly specified) in arithm_op, file C:\Users\shaodong\Desktop\opencv-2.4.5\modules\core\src\arithm.cpp, line 1303&#xD;&#xA;&#xD;&#xA;This application has requested the Runtime to terminate it in an unusual way.&#xD;&#xA;Please contact the application's support team for more information.&#xD;&#xA;terminate called after throwing an instance of 'cv::Exception'&#xD;&#xA;  what():  C:\Users\shaodong\Desktop\opencv-2.4.5\modules\core\src\arithm.cpp:1303: error: (-5) When the input arrays in add/subtract/multiply/divide functions have different types, the output array type must be explicitly specified in function arithm_op&#xD;&#xA;" projectName="sobel_edge" solutionName="solution1" date="2020-06-03T20:51:37.304+0900"/>
      </csimLog>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'Sobel.1' to 'Sobel_1'." projectName="sobel_edge" solutionName="solution1" date="2020-06-03T20:20:27.758+0900" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'Filter2D.1' to 'Filter2D_1'." projectName="sobel_edge" solutionName="solution1" date="2020-06-03T20:20:27.720+0900" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'CvtColor.1' to 'CvtColor_1'." projectName="sobel_edge" solutionName="solution1" date="2020-06-03T20:20:27.715+0900" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'." projectName="sobel_edge" solutionName="solution1" date="2020-06-03T20:20:27.708+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[5]' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:400)." projectName="sobel_edge" solutionName="solution1" date="2020-06-03T20:20:27.687+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[4]' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:400)." projectName="sobel_edge" solutionName="solution1" date="2020-06-03T20:20:26.179+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[3]' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:400)." projectName="sobel_edge" solutionName="solution1" date="2020-06-03T20:20:26.167+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[5]' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:400)." projectName="sobel_edge" solutionName="solution1" date="2020-06-03T20:20:26.158+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[4]' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:400)." projectName="sobel_edge" solutionName="solution1" date="2020-06-03T20:20:26.149+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[3]' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:400)." projectName="sobel_edge" solutionName="solution1" date="2020-06-03T20:20:26.140+0900" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat&lt;24, 1080, 1920, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:49:9)" projectName="sobel_edge" solutionName="solution1" date="2020-06-03T20:20:26.132+0900" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::AddWeighted&lt;1080, 1920, 0, 0, 0, double>' to 'AddWeighted' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:18:50)" projectName="sobel_edge" solutionName="solution1" date="2020-06-03T20:20:25.759+0900" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::ConvertScaleAbs&lt;3, 0, 1080, 1920>' to 'ConvertScaleAbs' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:18:38)" projectName="sobel_edge" solutionName="solution1" date="2020-06-03T20:20:25.750+0900" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::ConvertScaleAbs&lt;3, 0, 1080, 1920>273' to 'ConvertScaleAbs273' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:18:38)" projectName="sobel_edge" solutionName="solution1" date="2020-06-03T20:20:25.743+0900" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor&lt;HLS_BGR2GRAY, 4096, 0, 1080, 1920>' to 'CvtColor.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)" projectName="sobel_edge" solutionName="solution1" date="2020-06-03T20:20:25.731+0900" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor&lt;HLS_GRAY2BGR, 0, 4096, 1080, 1920>' to 'CvtColor' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:672:39)" projectName="sobel_edge" solutionName="solution1" date="2020-06-03T20:20:25.668+0900" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::Duplicate&lt;1080, 1920, 0, 0>' to 'Duplicate' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_arithm.h:672:50)" projectName="sobel_edge" solutionName="solution1" date="2020-06-03T20:20:25.655+0900" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::Filter2D&lt;hls::BORDER_DEFAULT, 0, 0, ap_fixed&lt;16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 1080, 1920, 3, 3>' to 'Filter2D.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:118:33)" projectName="sobel_edge" solutionName="solution1" date="2020-06-03T20:20:25.641+0900" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::Filter2D&lt;hls::BORDER_DEFAULT, 0, 3, ap_int&lt;8>, int, 1080, 1920, 3, 3>' to 'Filter2D' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:118:33)" projectName="sobel_edge" solutionName="solution1" date="2020-06-03T20:20:25.633+0900" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::GaussianBlur&lt;3, 3, 0, 0, 1080, 1920>' to 'GaussianBlur' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2678:1)" projectName="sobel_edge" solutionName="solution1" date="2020-06-03T20:20:25.625+0900" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo&lt;24, 1080, 1920, 4096>' to 'Mat2AXIvideo' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_io.h:78:50)" projectName="sobel_edge" solutionName="solution1" date="2020-06-03T20:20:25.617+0900" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::Sobel&lt;0, 1, 3, 0, 3, 1080, 1920, 1080, 1920>' to 'Sobel.1' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2619:1)" projectName="sobel_edge" solutionName="solution1" date="2020-06-03T20:20:25.610+0900" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::Sobel&lt;1, 0, 3, 0, 3, 1080, 1920, 1080, 1920>' to 'Sobel' (C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_imgproc.h:2619:1)" projectName="sobel_edge" solutionName="solution1" date="2020-06-03T20:20:25.601+0900" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 9 to 1082 for loop 'loop_height' in function 'hls::Filter2D&lt;hls::BORDER_DEFAULT, 0, 0, ap_fixed&lt;16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 1080, 1920, 3, 3>'." projectName="sobel_edge" solutionName="solution1" date="2020-06-03T20:20:23.723+0900" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop upper bound from 1083 to 1082 for loop 'loop_height' in function 'hls::Filter2D&lt;hls::BORDER_DEFAULT, 0, 0, ap_fixed&lt;16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 1080, 1920, 3, 3>'." projectName="sobel_edge" solutionName="solution1" date="2020-06-03T20:20:23.564+0900" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1922 for loop 'loop_width' in function 'hls::Filter2D&lt;hls::BORDER_DEFAULT, 0, 0, ap_fixed&lt;16, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, int, 1080, 1920, 3, 3>'." projectName="sobel_edge" solutionName="solution1" date="2020-06-03T20:20:23.557+0900" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 9 to 1082 for loop 'loop_height' in function 'hls::Filter2D&lt;hls::BORDER_DEFAULT, 0, 3, ap_int&lt;8>, int, 1080, 1920, 3, 3>'." projectName="sobel_edge" solutionName="solution1" date="2020-06-03T20:20:23.550+0900" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop upper bound from 1083 to 1082 for loop 'loop_height' in function 'hls::Filter2D&lt;hls::BORDER_DEFAULT, 0, 3, ap_int&lt;8>, int, 1080, 1920, 3, 3>'." projectName="sobel_edge" solutionName="solution1" date="2020-06-03T20:20:23.543+0900" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 10 to 1922 for loop 'loop_width' in function 'hls::Filter2D&lt;hls::BORDER_DEFAULT, 0, 3, ap_int&lt;8>, int, 1080, 1920, 3, 3>'." projectName="sobel_edge" solutionName="solution1" date="2020-06-03T20:20:23.536+0900" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1080 for loop 'loop_height' in function 'hls::ConvertScaleAbs&lt;3, 0, 1080, 1920>'." projectName="sobel_edge" solutionName="solution1" date="2020-06-03T20:20:22.715+0900" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1920 for loop 'loop_width' in function 'hls::ConvertScaleAbs&lt;3, 0, 1080, 1920>'." projectName="sobel_edge" solutionName="solution1" date="2020-06-03T20:20:22.429+0900" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1080 for loop 'loop_height' in function 'hls::ConvertScaleAbs&lt;3, 0, 1080, 1920>273'." projectName="sobel_edge" solutionName="solution1" date="2020-06-03T20:20:22.418+0900" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1920 for loop 'loop_width' in function 'hls::ConvertScaleAbs&lt;3, 0, 1080, 1920>273'." projectName="sobel_edge" solutionName="solution1" date="2020-06-03T20:20:22.406+0900" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1080 for loop 'loop_height' in function 'hls::Duplicate&lt;1080, 1920, 0, 0>'." projectName="sobel_edge" solutionName="solution1" date="2020-06-03T20:20:22.393+0900" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1920 for loop 'loop_width' in function 'hls::Duplicate&lt;1080, 1920, 0, 0>'." projectName="sobel_edge" solutionName="solution1" date="2020-06-03T20:20:22.386+0900" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1080 for loop 'loop_height' in function 'hls::Mat2AXIvideo&lt;24, 1080, 1920, 4096>'." projectName="sobel_edge" solutionName="solution1" date="2020-06-03T20:20:22.375+0900" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1920 for loop 'loop_width' in function 'hls::Mat2AXIvideo&lt;24, 1080, 1920, 4096>'." projectName="sobel_edge" solutionName="solution1" date="2020-06-03T20:20:22.366+0900" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'src.data_stream.V' (sobel_edge/src/sobel_operator.cpp:10)." projectName="sobel_edge" solutionName="solution1" date="2020-06-03T20:20:20.346+0900" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'sobel_y.data_stream.V' (sobel_edge/src/sobel_operator.cpp:18)." projectName="sobel_edge" solutionName="solution1" date="2020-06-03T20:20:19.894+0900" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'sobel_x.data_stream.V' (sobel_edge/src/sobel_operator.cpp:17)." projectName="sobel_edge" solutionName="solution1" date="2020-06-03T20:20:19.888+0900" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'gray.data_stream.V' (sobel_edge/src/sobel_operator.cpp:11)." projectName="sobel_edge" solutionName="solution1" date="2020-06-03T20:20:19.842+0900" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dst.data_stream.V' (sobel_edge/src/sobel_operator.cpp:20)." projectName="sobel_edge" solutionName="solution1" date="2020-06-03T20:20:19.833+0900" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'gray2.data_stream.V' (sobel_edge/src/sobel_operator.cpp:14)." projectName="sobel_edge" solutionName="solution1" date="2020-06-03T20:20:19.828+0900" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'gray1.data_stream.V' (sobel_edge/src/sobel_operator.cpp:13)." projectName="sobel_edge" solutionName="solution1" date="2020-06-03T20:20:19.823+0900" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'sobel_g.data_stream.V' (sobel_edge/src/sobel_operator.cpp:19)." projectName="sobel_edge" solutionName="solution1" date="2020-06-03T20:20:19.819+0900" type="Warning"/>
        <logs message="WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_types.h:429: variable-indexed range selection may cause suboptimal QoR." projectName="sobel_edge" solutionName="solution1" date="2020-06-03T20:20:18.774+0900" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xD;&#xA;report_timing_summary: Time (s): cpu = 00:00:48 ; elapsed = 00:01:07 . Memory (MB): peak = 3840.168 ; gain = 2358.836&#xD;&#xA;Contents of report file './report/sobel_accel_timing_synth.rpt' is as follows:&#xD;&#xA;Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;-----------------------------------------------------------------------------------------&#xD;&#xA;| Tool Version      : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019&#xD;&#xA;| Date              : Wed Jun  3 20:27:31 2020&#xD;&#xA;| Host              : Automation-PC running 64-bit Service Pack 1  (build 7601)&#xD;&#xA;| Command           : report_timing_summary -file ./report/sobel_accel_timing_synth.rpt&#xD;&#xA;| Design            : bd_0_wrapper&#xD;&#xA;| Device            : xczu3eg-sbva484&#xD;&#xA;| Speed File        : -1  PRODUCTION 1.25 05-09-2019&#xD;&#xA;| Temperature Grade : E&#xD;&#xA;-----------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Timing Summary Report&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Timer Settings&#xD;&#xA;| --------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;  Enable Multi Corner Analysis               :  Yes&#xD;&#xA;  Enable Pessimism Removal                   :  Yes&#xD;&#xA;  Pessimism Removal Resolution               :  Nearest Common Node&#xD;&#xA;  Enable Input Delay Default Clock           :  No&#xD;&#xA;  Enable Preset / Clear Arcs                 :  No&#xD;&#xA;  Disable Flight Delays                      :  No&#xD;&#xA;  Ignore I/O Paths                           :  No&#xD;&#xA;  Timing Early Launch at Borrowing Latches   :  No&#xD;&#xA;  Borrow Time for Max Delay Exceptions       :  Yes&#xD;&#xA;&#xD;&#xA;  Corner  Analyze    Analyze    &#xD;&#xA;  Name    Max Paths  Min Paths  &#xD;&#xA;  ------  ---------  ---------  &#xD;&#xA;  Slow    Yes        Yes        &#xD;&#xA;  Fast    Yes        Yes        &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;check_timing report&#xD;&#xA;&#xD;&#xA;Table of Contents&#xD;&#xA;-----------------&#xD;&#xA;1. checking no_clock&#xD;&#xA;2. checking constant_clock&#xD;&#xA;3. checking pulse_width_clock&#xD;&#xA;4. checking unconstrained_internal_endpoints&#xD;&#xA;5. checking no_input_delay&#xD;&#xA;6. checking no_output_delay&#xD;&#xA;7. checking multiple_clock&#xD;&#xA;8. checking generated_clocks&#xD;&#xA;9. checking loops&#xD;&#xA;10. checking partial_input_delay&#xD;&#xA;11. checking partial_output_delay&#xD;&#xA;12. checking latch_loops&#xD;&#xA;&#xD;&#xA;1. checking no_clock&#xD;&#xA;--------------------&#xD;&#xA; There are 0 register/latch pins with no clock.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;2. checking constant_clock&#xD;&#xA;--------------------------&#xD;&#xA; There are 0 register/latch pins with constant_clock.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;3. checking pulse_width_clock&#xD;&#xA;-----------------------------&#xD;&#xA; There are 0 register/latch pins which need pulse_width check&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;4. checking unconstrained_internal_endpoints&#xD;&#xA;--------------------------------------------&#xD;&#xA; There are 0 pins that are not constrained for maximum delay.&#xD;&#xA;&#xD;&#xA; There are 0 pins that are not constrained for maximum delay due to constant clock.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;5. checking no_input_delay&#xD;&#xA;--------------------------&#xD;&#xA; There are 46 input ports with no input delay specified. (HIGH)&#xD;&#xA;&#xD;&#xA; There are 0 input ports with no input delay but user has a false path constraint.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;6. checking no_output_delay&#xD;&#xA;---------------------------&#xD;&#xA; There are 39 ports with no output delay specified. (HIGH)&#xD;&#xA;&#xD;&#xA; There are 0 ports with no output delay but user has a false path constraint&#xD;&#xA;&#xD;&#xA; There are 0 ports with no output delay but with a timing clock defined on it or propagating through it&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;7. checking multiple_clock&#xD;&#xA;--------------------------&#xD;&#xA; There are 0 register/latch pins with multiple clocks.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;8. checking generated_clocks&#xD;&#xA;----------------------------&#xD;&#xA; There are 0 generated clocks that are not connected to a clock source.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;9. checking loops&#xD;&#xA;-----------------&#xD;&#xA; There are 0 combinational loops in the design.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;10. checking partial_input_delay&#xD;&#xA;--------------------------------&#xD;&#xA; There are 0 input ports with partial input delay specified.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;11. checking partial_output_delay&#xD;&#xA;---------------------------------&#xD;&#xA; There are 0 ports with partial output delay specified.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;12. checking latch_loops&#xD;&#xA;------------------------&#xD;&#xA; There are 0 combinational latch loops in the design through latch input&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Design Timing Summary&#xD;&#xA;| ---------------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xD;&#xA;    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xD;&#xA;      4.035        0.000                      0                10119        0.064        0.000                      0                10119        4.427        0.000                       0                  4435  &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;All user specified timing constraints are met.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Clock Summary&#xD;&#xA;| -------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Clock   Waveform(ns)       Period(ns)      Frequency(MHz)&#xD;&#xA;-----   ------------       ----------      --------------&#xD;&#xA;ap_clk  {0.000 5.000}      10.000          100.000         &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Intra Clock Table&#xD;&#xA;| -----------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xD;&#xA;-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xD;&#xA;ap_clk              4.035        0.000                      0                10119        0.064        0.000                      0                10119        4.427        0.000                       0                  4435  &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Inter Clock Table&#xD;&#xA;| -----------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xD;&#xA;----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Other Path Groups Table&#xD;&#xA;| -----------------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xD;&#xA;----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Timing Details&#xD;&#xA;| --------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;---------------------------------------------------------------------------------------------------&#xD;&#xA;From Clock:  ap_clk&#xD;&#xA;  To Clock:  ap_clk&#xD;&#xA;&#xD;&#xA;Setup :            0  Failing Endpoints,  Worst Slack        4.035ns,  Total Violation        0.000ns&#xD;&#xA;Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns&#xD;&#xA;PW    :            0  Failing Endpoints,  Worst Slack        4.427ns,  Total Violation        0.000ns&#xD;&#xA;---------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Max Delay Paths&#xD;&#xA;--------------------------------------------------------------------------------------&#xD;&#xA;Slack (MET) :             4.035ns  (required time - arrival time)&#xD;&#xA;  Source:                 bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_3_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg_bram_0/CLKBWRCLK&#xD;&#xA;                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xD;&#xA;  Destination:            bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_reg_1513_reg[23]/D&#xD;&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xD;&#xA;  Path Group:             ap_clk&#xD;&#xA;  Path Type:              Setup (Max at Slow Process Corner)&#xD;&#xA;  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)&#xD;&#xA;  Data Path Delay:        5.957ns  (logic 4.371ns (73.376%)  route 1.586ns (26.624%))&#xD;&#xA;  Logic Levels:           15  (CARRY8=2 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT2=1 LUT6=5)&#xD;&#xA;  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE&#xD;&#xA;    Total System Jitter     (TSJ):    0.071ns&#xD;&#xA;    Total Input Jitter      (TIJ):    0.000ns&#xD;&#xA;    Discrete Jitter          (DJ):    0.000ns&#xD;&#xA;    Phase Error              (PE):    0.000ns&#xD;&#xA;&#xD;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xD;&#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xD;&#xA;                         net (fo=4637, unset)         0.000     0.000    bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_3_U/Filter2D_1_k_buf_eOg_ram_U/ap_clk&#xD;&#xA;                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_3_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg_bram_0/CLKBWRCLK&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;                         RAMB18E2 (Prop_RAMB18E2_CLKBWRCLK_DOUTBDOUT[0])&#xD;&#xA;                                                      1.001     1.001 f  bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_3_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg_bram_0/DOUTBDOUT[0]&#xD;&#xA;                         net (fo=2, unplaced)         0.237     1.238    bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_3_U/Filter2D_1_k_buf_eOg_ram_U/DOUTBDOUT[0]&#xD;&#xA;                         LUT6 (Prop_LUT6_I0_O)        0.179     1.417 f  bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_3_U/Filter2D_1_k_buf_eOg_ram_U/right_border_buf_0_s_fu_178[0]_i_1/O&#xD;&#xA;                         net (fo=4, unplaced)         0.222     1.639    bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_5_U/Filter2D_1_k_buf_eOg_ram_U/col_buf_0_val_0_0_fu_802_p3[0]&#xD;&#xA;                         LUT6 (Prop_LUT6_I5_O)        0.040     1.679 f  bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_5_U/Filter2D_1_k_buf_eOg_ram_U/src_kernel_win_0_va_4_fu_170[0]_i_1/O&#xD;&#xA;                         net (fo=3, unplaced)         0.274     1.953    bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_aibs_U37/sobel_accel_ama_aibs_DSP48_3_U/p/D[0]&#xD;&#xA;                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DIN[0]_D_DATA[0])&#xD;&#xA;                                                      0.306     2.259 r  bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_aibs_U37/sobel_accel_ama_aibs_DSP48_3_U/p/DSP_PREADD_DATA_INST/D_DATA[0]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     2.259    bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_aibs_U37/sobel_accel_ama_aibs_DSP48_3_U/p/DSP_PREADD_DATA.D_DATA&lt;0>&#xD;&#xA;                         DSP_PREADD (Prop_DSP_PREADD_D_DATA[0]_AD[12])&#xD;&#xA;                                                      0.661     2.920 f  bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_aibs_U37/sobel_accel_ama_aibs_DSP48_3_U/p/DSP_PREADD_INST/AD[12]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     2.920    bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_aibs_U37/sobel_accel_ama_aibs_DSP48_3_U/p/DSP_PREADD.AD&lt;12>&#xD;&#xA;                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_AD[12]_AD_DATA[12])&#xD;&#xA;                                                      0.059     2.979 r  bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_aibs_U37/sobel_accel_ama_aibs_DSP48_3_U/p/DSP_PREADD_DATA_INST/AD_DATA[12]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     2.979    bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_aibs_U37/sobel_accel_ama_aibs_DSP48_3_U/p/DSP_PREADD_DATA.AD_DATA&lt;12>&#xD;&#xA;                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_AD_DATA[12]_U[13])&#xD;&#xA;                                                      0.740     3.719 f  bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_aibs_U37/sobel_accel_ama_aibs_DSP48_3_U/p/DSP_MULTIPLIER_INST/U[13]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     3.719    bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_aibs_U37/sobel_accel_ama_aibs_DSP48_3_U/p/DSP_MULTIPLIER.U&lt;13>&#xD;&#xA;                         DSP_M_DATA (Prop_DSP_M_DATA_U[13]_U_DATA[13])&#xD;&#xA;                                                      0.059     3.778 r  bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_aibs_U37/sobel_accel_ama_aibs_DSP48_3_U/p/DSP_M_DATA_INST/U_DATA[13]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     3.778    bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_aibs_U37/sobel_accel_ama_aibs_DSP48_3_U/p/DSP_M_DATA.U_DATA&lt;13>&#xD;&#xA;                         DSP_ALU (Prop_DSP_ALU_U_DATA[13]_ALU_OUT[13])&#xD;&#xA;                                                      0.699     4.477 f  bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_aibs_U37/sobel_accel_ama_aibs_DSP48_3_U/p/DSP_ALU_INST/ALU_OUT[13]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     4.477    bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_aibs_U37/sobel_accel_ama_aibs_DSP48_3_U/p/DSP_ALU.ALU_OUT&lt;13>&#xD;&#xA;                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[13]_P[13])&#xD;&#xA;                                                      0.141     4.618 r  bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_aibs_U37/sobel_accel_ama_aibs_DSP48_3_U/p/DSP_OUTPUT_INST/P[13]&#xD;&#xA;                         net (fo=3, unplaced)         0.250     4.868    bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_aibs_U37/sobel_accel_ama_aibs_DSP48_3_U/P[13]&#xD;&#xA;                         LUT2 (Prop_LUT2_I0_O)        0.064     4.932 r  bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/sobel_accel_ama_aibs_U37/sobel_accel_ama_aibs_DSP48_3_U/add_ln703_5_fu_1107_p2__2_carry__0_i_45/O&#xD;&#xA;                         net (fo=1, unplaced)         0.121     5.053    bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_4_U/Filter2D_1_k_buf_eOg_ram_U/add_ln703_5_fu_1107_p2__2_carry__0_i_11_1&#xD;&#xA;                         LUT6 (Prop_LUT6_I5_O)        0.040     5.093 f  bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_4_U/Filter2D_1_k_buf_eOg_ram_U/add_ln703_5_fu_1107_p2__2_carry__0_i_22/O&#xD;&#xA;                         net (fo=2, unplaced)         0.210     5.303    bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_4_U/Filter2D_1_k_buf_eOg_ram_U/add_ln703_5_fu_1107_p2__2_carry__0_i_22_n_1&#xD;&#xA;                         LUT6 (Prop_LUT6_I5_O)        0.040     5.343 r  bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_4_U/Filter2D_1_k_buf_eOg_ram_U/add_ln703_5_fu_1107_p2__2_carry__0_i_2/O&#xD;&#xA;                         net (fo=2, unplaced)         0.210     5.553    bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_4_U/Filter2D_1_k_buf_eOg_ram_U/src_kernel_win_0_va_3_fu_166_reg[3][6]&#xD;&#xA;                         LUT6 (Prop_LUT6_I0_O)        0.039     5.592 r  bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_4_U/Filter2D_1_k_buf_eOg_ram_U/add_ln703_5_fu_1107_p2__2_carry__0_i_10/O&#xD;&#xA;                         net (fo=1, unplaced)         0.024     5.616    bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_4_U_n_52&#xD;&#xA;                         CARRY8 (Prop_CARRY8_S[6]_CO[7])&#xD;&#xA;                                                      0.157     5.773 r  bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__2_carry__0/CO[7]&#xD;&#xA;                         net (fo=1, unplaced)         0.007     5.780    bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__2_carry__0_n_1&#xD;&#xA;                         CARRY8 (Prop_CARRY8_CI_O[7])&#xD;&#xA;                                                      0.146     5.926 r  bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2__2_carry__1/O[7]&#xD;&#xA;                         net (fo=1, unplaced)         0.031     5.957    bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_fu_1107_p2[23]&#xD;&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_reg_1513_reg[23]/D&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;&#xD;&#xA;                         (clock ap_clk rise edge)    10.000    10.000 r  &#xD;&#xA;                                                      0.000    10.000 r  ap_clk (IN)&#xD;&#xA;                         net (fo=4637, unset)         0.000    10.000    bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/ap_clk&#xD;&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_reg_1513_reg[23]/C&#xD;&#xA;                         clock pessimism              0.000    10.000    &#xD;&#xA;                         clock uncertainty           -0.035     9.965    &#xD;&#xA;                         FDRE (Setup_FDRE_C_D)        0.027     9.992    bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/add_ln703_5_reg_1513_reg[23]&#xD;&#xA;  -------------------------------------------------------------------&#xD;&#xA;                         required time                          9.992    &#xD;&#xA;                         arrival time                          -5.957    &#xD;&#xA;  -------------------------------------------------------------------&#xD;&#xA;                         slack                                  4.035    &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Min Delay Paths&#xD;&#xA;--------------------------------------------------------------------------------------&#xD;&#xA;Slack (MET) :             0.064ns  (arrival time - required time)&#xD;&#xA;  Source:                 bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/t_V_reg_263_reg[10]/C&#xD;&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xD;&#xA;  Destination:            bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/i_V_reg_499_reg[10]/D&#xD;&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xD;&#xA;  Path Group:             ap_clk&#xD;&#xA;  Path Type:              Hold (Min at Fast Process Corner)&#xD;&#xA;  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)&#xD;&#xA;  Data Path Delay:        0.110ns  (logic 0.056ns (50.909%)  route 0.054ns (49.091%))&#xD;&#xA;  Logic Levels:           1  (CARRY8=1)&#xD;&#xA;&#xD;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xD;&#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xD;&#xA;                         net (fo=4637, unset)         0.000     0.000    bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/ap_clk&#xD;&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/t_V_reg_263_reg[10]/C&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 r  bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/t_V_reg_263_reg[10]/Q&#xD;&#xA;                         net (fo=2, unplaced)         0.047     0.085    bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/t_V_reg_263[10]&#xD;&#xA;                         CARRY8 (Prop_CARRY8_S[1]_O[1])&#xD;&#xA;                                                      0.018     0.103 r  bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/i_V_reg_499_reg[16]_i_1/O[1]&#xD;&#xA;                         net (fo=1, unplaced)         0.007     0.110    bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/i_V_fu_410_p2[10]&#xD;&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/i_V_reg_499_reg[10]/D&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;&#xD;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xD;&#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xD;&#xA;                         net (fo=4637, unset)         0.000     0.000    bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/ap_clk&#xD;&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/i_V_reg_499_reg[10]/C&#xD;&#xA;                         clock pessimism              0.000     0.000    &#xD;&#xA;                         FDRE (Hold_FDRE_C_D)         0.046     0.046    bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/i_V_reg_499_reg[10]&#xD;&#xA;  -------------------------------------------------------------------&#xD;&#xA;                         required time                         -0.046    &#xD;&#xA;                         arrival time                           0.110    &#xD;&#xA;  -------------------------------------------------------------------&#xD;&#xA;                         slack                                  0.064    &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Pulse Width Checks&#xD;&#xA;--------------------------------------------------------------------------------------&#xD;&#xA;Clock Name:         ap_clk&#xD;&#xA;Waveform(ns):       { 0.000 5.000 }&#xD;&#xA;Period(ns):         10.000&#xD;&#xA;Sources:            { ap_clk }&#xD;&#xA;&#xD;&#xA;Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin&#xD;&#xA;Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         10.000      8.261                bd_0_i/hls_inst/inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_5_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg_bram_0/CLKARDCLK&#xD;&#xA;Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427                bd_0_i/hls_inst/inst/AddWeighted_U0/icmp_ln355_reg_1093_pp0_iter13_reg_reg[0]_srl4/CLK&#xD;&#xA;High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427                bd_0_i/hls_inst/inst/AddWeighted_U0/icmp_ln355_reg_1093_pp0_iter13_reg_reg[0]_srl4/CLK&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;HLS EXTRACTION: calculating BRAM count: (9 bram18) + 2 * (0 bram36)&#xD;&#xA;HLS EXTRACTION: synth area_totals:  0 70560 141120 360 432 0 0&#xD;&#xA;HLS EXTRACTION: synth area_current: 0 6034 4390 37 9 0 14 0 0 0&#xD;&#xA;HLS EXTRACTION: generated C:/work/zynq/hls/hls_projects/sobel_edge/solution1/impl/report/verilog/sobel_accel_export.xml&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Implementation tool: Xilinx Vivado v.2019.1&#xD;&#xA;Project:             sobel_edge&#xD;&#xA;Solution:            solution1&#xD;&#xA;Device target:       xczu3eg-sbva484-1-e&#xD;&#xA;Report date:         Wed Jun 03 20:27:31 +0900 2020&#xD;&#xA;&#xD;&#xA;#=== Post-Synthesis Resource usage ===&#xD;&#xA;SLICE:            0&#xD;&#xA;LUT:           6034&#xD;&#xA;FF:            4390&#xD;&#xA;DSP:             37&#xD;&#xA;BRAM:             9&#xD;&#xA;SRL:             14&#xD;&#xA;#=== Final timing ===&#xD;&#xA;CP required:    10.000&#xD;&#xA;CP achieved post-synthesis:    5.965&#xD;&#xA;Timing met&#xD;&#xA;&#xD;&#xA;HLS EXTRACTION: generated C:/work/zynq/hls/hls_projects/sobel_edge/solution1/impl/report/verilog/sobel_accel_export.rpt" projectName="sobel_edge" solutionName="solution1" date="2020-06-03T20:27:31.754+0900" type="Warning"/>
        <logs message="WARNING: [Constraints 18-5210] No constraints selected for write.&#xD;&#xA;Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened." projectName="sobel_edge" solutionName="solution1" date="2020-06-03T20:25:59.081+0900" type="Warning"/>
        <logs message="Warning: Parallel synthesis criteria is not met &#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1345.367 ; gain = 72.766&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Applying XDC Timing Constraints&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1937.434 ; gain = 664.832&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Timing Optimization&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1937.434 ; gain = 664.832&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Technology Mapping&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1946.957 ; gain = 674.355&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Flattening Before IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Flattening Before IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Final Netlist Cleanup&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Final Netlist Cleanup&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1962.789 ; gain = 690.188&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report Check Netlist: &#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Instances&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1962.789 ; gain = 690.188&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Rebuilding User Hierarchy&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1962.789 ; gain = 690.188&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Ports&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1962.789 ; gain = 690.188&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Handling Custom Attributes&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1962.789 ; gain = 690.188&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Nets&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1962.789 ; gain = 690.188&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Writing Synthesis Report&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report BlackBoxes: &#xD;&#xA;+------+----------------+----------+&#xD;&#xA;|      |BlackBox name   |Instances |&#xD;&#xA;+------+----------------+----------+&#xD;&#xA;|1     |bd_0_hls_inst_0 |         1|&#xD;&#xA;+------+----------------+----------+&#xD;&#xA;&#xD;&#xA;Report Cell Usage: &#xD;&#xA;+------+----------------+------+&#xD;&#xA;|      |Cell            |Count |&#xD;&#xA;+------+----------------+------+&#xD;&#xA;|1     |bd_0_hls_inst_0 |     1|&#xD;&#xA;+------+----------------+------+&#xD;&#xA;&#xD;&#xA;Report Instance Areas: &#xD;&#xA;+------+---------+-------+------+&#xD;&#xA;|      |Instance |Module |Cells |&#xD;&#xA;+------+---------+-------+------+&#xD;&#xA;|1     |top      |       |    78|&#xD;&#xA;|2     |  bd_0_i |bd_0   |    78|&#xD;&#xA;+------+---------+-------+------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1962.789 ; gain = 690.188&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.&#xD;&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 1962.789 ; gain = 658.422&#xD;&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1962.789 ; gain = 690.188" projectName="sobel_edge" solutionName="solution1" date="2020-06-03T20:25:59.074+0900" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-519] IP 'bd_0_hls_inst_0' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected." projectName="sobel_edge" solutionName="solution1" date="2020-06-03T20:21:47.096+0900" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'sobel_accel_ap_uitodp_2_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="sobel_edge" solutionName="solution1" date="2020-06-03T20:21:28.192+0900" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'sobel_accel_ap_sitodp_2_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="sobel_edge" solutionName="solution1" date="2020-06-03T20:21:27.508+0900" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'sobel_accel_ap_dmul_3_max_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="sobel_edge" solutionName="solution1" date="2020-06-03T20:21:26.820+0900" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'sobel_accel_ap_dadd_3_full_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="sobel_edge" solutionName="solution1" date="2020-06-03T20:21:25.600+0900" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
