ISim log file
Running: U:\ee354\finalproject\final\hvsync_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb U:/ee354/finalproject/final/hvsync_tb_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
----------------------------------------------------------------------
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '1713@ics-lic.usc.edu; 1715@lic-modelsim.usc.edu'.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "//vlabfs.vlab.usc.edu/home$/johnzkan/ee354/finalproject/hvsync_generator_tb.v" Line 21.  For instance hvsync_tb/UUT/, width 10 of formal port CounterY is not equal to width 9 of actual signal CounterY_tb.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
# run 80000ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
The simulator has terminated in an unexpected manner.  Please review the ISim log (isim.log) for details.
