`timescale 1ns / 1ps
module Task_1_tb;
reg i0;
reg i1;
reg s;
wire f;
Task_1 dut (.i0(i0),.i1(i1),.s(s),.f(f));

initial begin
i0=0;i1=0;s=0;#10
i0=0;i1=0;s=1;#10
i0=0;i1=1;s=0;#10
i0=0;i1=1;s=1;#10
i0=1;i1=0;s=0;#10
i0=1;i1=0;s=1;#10
i0=1;i1=1;s=0;#10
i0=1;i1=1;s=1;#20
$finish;
end
endmodule
