;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* LED */
LED__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
LED__0__MASK EQU 0x02
LED__0__PC EQU CYREG_PRT2_PC1
LED__0__PORT EQU 2
LED__0__SHIFT EQU 1
LED__AG EQU CYREG_PRT2_AG
LED__AMUX EQU CYREG_PRT2_AMUX
LED__BIE EQU CYREG_PRT2_BIE
LED__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED__BYP EQU CYREG_PRT2_BYP
LED__CTL EQU CYREG_PRT2_CTL
LED__DM0 EQU CYREG_PRT2_DM0
LED__DM1 EQU CYREG_PRT2_DM1
LED__DM2 EQU CYREG_PRT2_DM2
LED__DR EQU CYREG_PRT2_DR
LED__INP_DIS EQU CYREG_PRT2_INP_DIS
LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT2_LCD_EN
LED__MASK EQU 0x02
LED__PORT EQU 2
LED__PRT EQU CYREG_PRT2_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED__PS EQU CYREG_PRT2_PS
LED__SHIFT EQU 1
LED__SLW EQU CYREG_PRT2_SLW

/* SW1 */
SW1__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
SW1__0__MASK EQU 0x04
SW1__0__PC EQU CYREG_PRT2_PC2
SW1__0__PORT EQU 2
SW1__0__SHIFT EQU 2
SW1__AG EQU CYREG_PRT2_AG
SW1__AMUX EQU CYREG_PRT2_AMUX
SW1__BIE EQU CYREG_PRT2_BIE
SW1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SW1__BYP EQU CYREG_PRT2_BYP
SW1__CTL EQU CYREG_PRT2_CTL
SW1__DM0 EQU CYREG_PRT2_DM0
SW1__DM1 EQU CYREG_PRT2_DM1
SW1__DM2 EQU CYREG_PRT2_DM2
SW1__DR EQU CYREG_PRT2_DR
SW1__INP_DIS EQU CYREG_PRT2_INP_DIS
SW1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SW1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SW1__LCD_EN EQU CYREG_PRT2_LCD_EN
SW1__MASK EQU 0x04
SW1__PORT EQU 2
SW1__PRT EQU CYREG_PRT2_PRT
SW1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SW1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SW1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SW1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SW1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SW1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SW1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SW1__PS EQU CYREG_PRT2_PS
SW1__SHIFT EQU 2
SW1__SLW EQU CYREG_PRT2_SLW

/* RX_BT */
RX_BT__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
RX_BT__0__MASK EQU 0x04
RX_BT__0__PC EQU CYREG_PRT12_PC2
RX_BT__0__PORT EQU 12
RX_BT__0__SHIFT EQU 2
RX_BT__AG EQU CYREG_PRT12_AG
RX_BT__BIE EQU CYREG_PRT12_BIE
RX_BT__BIT_MASK EQU CYREG_PRT12_BIT_MASK
RX_BT__BYP EQU CYREG_PRT12_BYP
RX_BT__DM0 EQU CYREG_PRT12_DM0
RX_BT__DM1 EQU CYREG_PRT12_DM1
RX_BT__DM2 EQU CYREG_PRT12_DM2
RX_BT__DR EQU CYREG_PRT12_DR
RX_BT__INP_DIS EQU CYREG_PRT12_INP_DIS
RX_BT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
RX_BT__MASK EQU 0x04
RX_BT__PORT EQU 12
RX_BT__PRT EQU CYREG_PRT12_PRT
RX_BT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
RX_BT__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
RX_BT__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
RX_BT__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
RX_BT__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
RX_BT__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
RX_BT__PS EQU CYREG_PRT12_PS
RX_BT__SHIFT EQU 2
RX_BT__SIO_CFG EQU CYREG_PRT12_SIO_CFG
RX_BT__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
RX_BT__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
RX_BT__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
RX_BT__SLW EQU CYREG_PRT12_SLW

/* TX_BT */
TX_BT__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
TX_BT__0__MASK EQU 0x08
TX_BT__0__PC EQU CYREG_PRT12_PC3
TX_BT__0__PORT EQU 12
TX_BT__0__SHIFT EQU 3
TX_BT__AG EQU CYREG_PRT12_AG
TX_BT__BIE EQU CYREG_PRT12_BIE
TX_BT__BIT_MASK EQU CYREG_PRT12_BIT_MASK
TX_BT__BYP EQU CYREG_PRT12_BYP
TX_BT__DM0 EQU CYREG_PRT12_DM0
TX_BT__DM1 EQU CYREG_PRT12_DM1
TX_BT__DM2 EQU CYREG_PRT12_DM2
TX_BT__DR EQU CYREG_PRT12_DR
TX_BT__INP_DIS EQU CYREG_PRT12_INP_DIS
TX_BT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
TX_BT__MASK EQU 0x08
TX_BT__PORT EQU 12
TX_BT__PRT EQU CYREG_PRT12_PRT
TX_BT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
TX_BT__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
TX_BT__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
TX_BT__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
TX_BT__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
TX_BT__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
TX_BT__PS EQU CYREG_PRT12_PS
TX_BT__SHIFT EQU 3
TX_BT__SIO_CFG EQU CYREG_PRT12_SIO_CFG
TX_BT__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
TX_BT__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
TX_BT__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
TX_BT__SLW EQU CYREG_PRT12_SLW

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

/* Clock_2 */
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x01
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x02
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x02

/* UART_BT */
UART_BT_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
UART_BT_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
UART_BT_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
UART_BT_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
UART_BT_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
UART_BT_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
UART_BT_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
UART_BT_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
UART_BT_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
UART_BT_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
UART_BT_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB03_CTL
UART_BT_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
UART_BT_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB03_CTL
UART_BT_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
UART_BT_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
UART_BT_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
UART_BT_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB03_MSK
UART_BT_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
UART_BT_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
UART_BT_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB03_MSK
UART_BT_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
UART_BT_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
UART_BT_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
UART_BT_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB03_ST_CTL
UART_BT_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB03_ST_CTL
UART_BT_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB03_ST
UART_BT_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
UART_BT_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
UART_BT_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
UART_BT_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
UART_BT_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
UART_BT_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
UART_BT_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
UART_BT_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
UART_BT_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB03_A0
UART_BT_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB03_A1
UART_BT_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
UART_BT_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB03_D0
UART_BT_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB03_D1
UART_BT_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
UART_BT_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
UART_BT_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB03_F0
UART_BT_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB03_F1
UART_BT_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
UART_BT_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
UART_BT_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
UART_BT_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
UART_BT_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BT_BUART_sRX_RxSts__3__POS EQU 3
UART_BT_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BT_BUART_sRX_RxSts__4__POS EQU 4
UART_BT_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BT_BUART_sRX_RxSts__5__POS EQU 5
UART_BT_BUART_sRX_RxSts__MASK EQU 0x38
UART_BT_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB02_MSK
UART_BT_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
UART_BT_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB02_ST
UART_BT_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
UART_BT_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
UART_BT_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
UART_BT_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
UART_BT_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
UART_BT_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
UART_BT_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
UART_BT_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
UART_BT_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB05_A0
UART_BT_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB05_A1
UART_BT_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
UART_BT_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB05_D0
UART_BT_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB05_D1
UART_BT_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
UART_BT_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
UART_BT_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB05_F0
UART_BT_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB05_F1
UART_BT_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
UART_BT_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
UART_BT_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
UART_BT_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
UART_BT_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
UART_BT_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
UART_BT_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
UART_BT_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
UART_BT_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB04_A0
UART_BT_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB04_A1
UART_BT_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
UART_BT_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB04_D0
UART_BT_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB04_D1
UART_BT_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
UART_BT_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
UART_BT_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB04_F0
UART_BT_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB04_F1
UART_BT_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BT_BUART_sTX_TxSts__0__POS EQU 0
UART_BT_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BT_BUART_sTX_TxSts__1__POS EQU 1
UART_BT_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
UART_BT_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
UART_BT_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BT_BUART_sTX_TxSts__2__POS EQU 2
UART_BT_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BT_BUART_sTX_TxSts__3__POS EQU 3
UART_BT_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BT_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB04_MSK
UART_BT_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
UART_BT_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB04_ST
UART_BT_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_BT_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_BT_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_BT_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_BT_IntClock__INDEX EQU 0x02
UART_BT_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_BT_IntClock__PM_ACT_MSK EQU 0x04
UART_BT_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_BT_IntClock__PM_STBY_MSK EQU 0x04

/* VDAC8_1 */
VDAC8_1_viDAC8__CR0 EQU CYREG_DAC2_CR0
VDAC8_1_viDAC8__CR1 EQU CYREG_DAC2_CR1
VDAC8_1_viDAC8__D EQU CYREG_DAC2_D
VDAC8_1_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_1_viDAC8__PM_ACT_MSK EQU 0x04
VDAC8_1_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_1_viDAC8__PM_STBY_MSK EQU 0x04
VDAC8_1_viDAC8__STROBE EQU CYREG_DAC2_STROBE
VDAC8_1_viDAC8__SW0 EQU CYREG_DAC2_SW0
VDAC8_1_viDAC8__SW2 EQU CYREG_DAC2_SW2
VDAC8_1_viDAC8__SW3 EQU CYREG_DAC2_SW3
VDAC8_1_viDAC8__SW4 EQU CYREG_DAC2_SW4
VDAC8_1_viDAC8__TR EQU CYREG_DAC2_TR
VDAC8_1_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
VDAC8_1_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
VDAC8_1_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
VDAC8_1_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
VDAC8_1_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
VDAC8_1_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
VDAC8_1_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
VDAC8_1_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
VDAC8_1_viDAC8__TST EQU CYREG_DAC2_TST

/* ISR_One_Sec */
ISR_One_Sec__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ISR_One_Sec__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ISR_One_Sec__INTC_MASK EQU 0x40000
ISR_One_Sec__INTC_NUMBER EQU 18
ISR_One_Sec__INTC_PRIOR_NUM EQU 7
ISR_One_Sec__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_18
ISR_One_Sec__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ISR_One_Sec__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Target_BTN_1 */
Target_BTN_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Target_BTN_1__0__MASK EQU 0x01
Target_BTN_1__0__PC EQU CYREG_PRT0_PC0
Target_BTN_1__0__PORT EQU 0
Target_BTN_1__0__SHIFT EQU 0
Target_BTN_1__AG EQU CYREG_PRT0_AG
Target_BTN_1__AMUX EQU CYREG_PRT0_AMUX
Target_BTN_1__BIE EQU CYREG_PRT0_BIE
Target_BTN_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Target_BTN_1__BYP EQU CYREG_PRT0_BYP
Target_BTN_1__CTL EQU CYREG_PRT0_CTL
Target_BTN_1__DM0 EQU CYREG_PRT0_DM0
Target_BTN_1__DM1 EQU CYREG_PRT0_DM1
Target_BTN_1__DM2 EQU CYREG_PRT0_DM2
Target_BTN_1__DR EQU CYREG_PRT0_DR
Target_BTN_1__INP_DIS EQU CYREG_PRT0_INP_DIS
Target_BTN_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Target_BTN_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Target_BTN_1__LCD_EN EQU CYREG_PRT0_LCD_EN
Target_BTN_1__MASK EQU 0x01
Target_BTN_1__PORT EQU 0
Target_BTN_1__PRT EQU CYREG_PRT0_PRT
Target_BTN_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Target_BTN_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Target_BTN_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Target_BTN_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Target_BTN_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Target_BTN_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Target_BTN_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Target_BTN_1__PS EQU CYREG_PRT0_PS
Target_BTN_1__SHIFT EQU 0
Target_BTN_1__SLW EQU CYREG_PRT0_SLW

/* Target_BTN_2 */
Target_BTN_2__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
Target_BTN_2__0__MASK EQU 0x02
Target_BTN_2__0__PC EQU CYREG_PRT0_PC1
Target_BTN_2__0__PORT EQU 0
Target_BTN_2__0__SHIFT EQU 1
Target_BTN_2__AG EQU CYREG_PRT0_AG
Target_BTN_2__AMUX EQU CYREG_PRT0_AMUX
Target_BTN_2__BIE EQU CYREG_PRT0_BIE
Target_BTN_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Target_BTN_2__BYP EQU CYREG_PRT0_BYP
Target_BTN_2__CTL EQU CYREG_PRT0_CTL
Target_BTN_2__DM0 EQU CYREG_PRT0_DM0
Target_BTN_2__DM1 EQU CYREG_PRT0_DM1
Target_BTN_2__DM2 EQU CYREG_PRT0_DM2
Target_BTN_2__DR EQU CYREG_PRT0_DR
Target_BTN_2__INP_DIS EQU CYREG_PRT0_INP_DIS
Target_BTN_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Target_BTN_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Target_BTN_2__LCD_EN EQU CYREG_PRT0_LCD_EN
Target_BTN_2__MASK EQU 0x02
Target_BTN_2__PORT EQU 0
Target_BTN_2__PRT EQU CYREG_PRT0_PRT
Target_BTN_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Target_BTN_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Target_BTN_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Target_BTN_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Target_BTN_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Target_BTN_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Target_BTN_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Target_BTN_2__PS EQU CYREG_PRT0_PS
Target_BTN_2__SHIFT EQU 1
Target_BTN_2__SLW EQU CYREG_PRT0_SLW

/* Target_BTN_3 */
Target_BTN_3__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
Target_BTN_3__0__MASK EQU 0x04
Target_BTN_3__0__PC EQU CYREG_PRT0_PC2
Target_BTN_3__0__PORT EQU 0
Target_BTN_3__0__SHIFT EQU 2
Target_BTN_3__AG EQU CYREG_PRT0_AG
Target_BTN_3__AMUX EQU CYREG_PRT0_AMUX
Target_BTN_3__BIE EQU CYREG_PRT0_BIE
Target_BTN_3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Target_BTN_3__BYP EQU CYREG_PRT0_BYP
Target_BTN_3__CTL EQU CYREG_PRT0_CTL
Target_BTN_3__DM0 EQU CYREG_PRT0_DM0
Target_BTN_3__DM1 EQU CYREG_PRT0_DM1
Target_BTN_3__DM2 EQU CYREG_PRT0_DM2
Target_BTN_3__DR EQU CYREG_PRT0_DR
Target_BTN_3__INP_DIS EQU CYREG_PRT0_INP_DIS
Target_BTN_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Target_BTN_3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Target_BTN_3__LCD_EN EQU CYREG_PRT0_LCD_EN
Target_BTN_3__MASK EQU 0x04
Target_BTN_3__PORT EQU 0
Target_BTN_3__PRT EQU CYREG_PRT0_PRT
Target_BTN_3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Target_BTN_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Target_BTN_3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Target_BTN_3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Target_BTN_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Target_BTN_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Target_BTN_3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Target_BTN_3__PS EQU CYREG_PRT0_PS
Target_BTN_3__SHIFT EQU 2
Target_BTN_3__SLW EQU CYREG_PRT0_SLW

/* Target_LED_1 */
Target_LED_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
Target_LED_1__0__MASK EQU 0x08
Target_LED_1__0__PC EQU CYREG_PRT0_PC3
Target_LED_1__0__PORT EQU 0
Target_LED_1__0__SHIFT EQU 3
Target_LED_1__AG EQU CYREG_PRT0_AG
Target_LED_1__AMUX EQU CYREG_PRT0_AMUX
Target_LED_1__BIE EQU CYREG_PRT0_BIE
Target_LED_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Target_LED_1__BYP EQU CYREG_PRT0_BYP
Target_LED_1__CTL EQU CYREG_PRT0_CTL
Target_LED_1__DM0 EQU CYREG_PRT0_DM0
Target_LED_1__DM1 EQU CYREG_PRT0_DM1
Target_LED_1__DM2 EQU CYREG_PRT0_DM2
Target_LED_1__DR EQU CYREG_PRT0_DR
Target_LED_1__INP_DIS EQU CYREG_PRT0_INP_DIS
Target_LED_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Target_LED_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Target_LED_1__LCD_EN EQU CYREG_PRT0_LCD_EN
Target_LED_1__MASK EQU 0x08
Target_LED_1__PORT EQU 0
Target_LED_1__PRT EQU CYREG_PRT0_PRT
Target_LED_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Target_LED_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Target_LED_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Target_LED_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Target_LED_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Target_LED_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Target_LED_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Target_LED_1__PS EQU CYREG_PRT0_PS
Target_LED_1__SHIFT EQU 3
Target_LED_1__SLW EQU CYREG_PRT0_SLW

/* Target_LED_2 */
Target_LED_2__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
Target_LED_2__0__MASK EQU 0x10
Target_LED_2__0__PC EQU CYREG_PRT0_PC4
Target_LED_2__0__PORT EQU 0
Target_LED_2__0__SHIFT EQU 4
Target_LED_2__AG EQU CYREG_PRT0_AG
Target_LED_2__AMUX EQU CYREG_PRT0_AMUX
Target_LED_2__BIE EQU CYREG_PRT0_BIE
Target_LED_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Target_LED_2__BYP EQU CYREG_PRT0_BYP
Target_LED_2__CTL EQU CYREG_PRT0_CTL
Target_LED_2__DM0 EQU CYREG_PRT0_DM0
Target_LED_2__DM1 EQU CYREG_PRT0_DM1
Target_LED_2__DM2 EQU CYREG_PRT0_DM2
Target_LED_2__DR EQU CYREG_PRT0_DR
Target_LED_2__INP_DIS EQU CYREG_PRT0_INP_DIS
Target_LED_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Target_LED_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Target_LED_2__LCD_EN EQU CYREG_PRT0_LCD_EN
Target_LED_2__MASK EQU 0x10
Target_LED_2__PORT EQU 0
Target_LED_2__PRT EQU CYREG_PRT0_PRT
Target_LED_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Target_LED_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Target_LED_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Target_LED_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Target_LED_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Target_LED_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Target_LED_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Target_LED_2__PS EQU CYREG_PRT0_PS
Target_LED_2__SHIFT EQU 4
Target_LED_2__SLW EQU CYREG_PRT0_SLW

/* Target_LED_3 */
Target_LED_3__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
Target_LED_3__0__MASK EQU 0x20
Target_LED_3__0__PC EQU CYREG_PRT0_PC5
Target_LED_3__0__PORT EQU 0
Target_LED_3__0__SHIFT EQU 5
Target_LED_3__AG EQU CYREG_PRT0_AG
Target_LED_3__AMUX EQU CYREG_PRT0_AMUX
Target_LED_3__BIE EQU CYREG_PRT0_BIE
Target_LED_3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Target_LED_3__BYP EQU CYREG_PRT0_BYP
Target_LED_3__CTL EQU CYREG_PRT0_CTL
Target_LED_3__DM0 EQU CYREG_PRT0_DM0
Target_LED_3__DM1 EQU CYREG_PRT0_DM1
Target_LED_3__DM2 EQU CYREG_PRT0_DM2
Target_LED_3__DR EQU CYREG_PRT0_DR
Target_LED_3__INP_DIS EQU CYREG_PRT0_INP_DIS
Target_LED_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Target_LED_3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Target_LED_3__LCD_EN EQU CYREG_PRT0_LCD_EN
Target_LED_3__MASK EQU 0x20
Target_LED_3__PORT EQU 0
Target_LED_3__PRT EQU CYREG_PRT0_PRT
Target_LED_3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Target_LED_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Target_LED_3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Target_LED_3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Target_LED_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Target_LED_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Target_LED_3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Target_LED_3__PS EQU CYREG_PRT0_PS
Target_LED_3__SHIFT EQU 5
Target_LED_3__SLW EQU CYREG_PRT0_SLW

/* One_Sec_Timer */
One_Sec_Timer_TimerHW__CAP0 EQU CYREG_TMR1_CAP0
One_Sec_Timer_TimerHW__CAP1 EQU CYREG_TMR1_CAP1
One_Sec_Timer_TimerHW__CFG0 EQU CYREG_TMR1_CFG0
One_Sec_Timer_TimerHW__CFG1 EQU CYREG_TMR1_CFG1
One_Sec_Timer_TimerHW__CFG2 EQU CYREG_TMR1_CFG2
One_Sec_Timer_TimerHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
One_Sec_Timer_TimerHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
One_Sec_Timer_TimerHW__PER0 EQU CYREG_TMR1_PER0
One_Sec_Timer_TimerHW__PER1 EQU CYREG_TMR1_PER1
One_Sec_Timer_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
One_Sec_Timer_TimerHW__PM_ACT_MSK EQU 0x02
One_Sec_Timer_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
One_Sec_Timer_TimerHW__PM_STBY_MSK EQU 0x02
One_Sec_Timer_TimerHW__RT0 EQU CYREG_TMR1_RT0
One_Sec_Timer_TimerHW__RT1 EQU CYREG_TMR1_RT1
One_Sec_Timer_TimerHW__SR0 EQU CYREG_TMR1_SR0

/* Debounce_Timer */
Debounce_Timer_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
Debounce_Timer_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
Debounce_Timer_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
Debounce_Timer_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
Debounce_Timer_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
Debounce_Timer_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Debounce_Timer_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Debounce_Timer_TimerHW__PER0 EQU CYREG_TMR0_PER0
Debounce_Timer_TimerHW__PER1 EQU CYREG_TMR0_PER1
Debounce_Timer_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Debounce_Timer_TimerHW__PM_ACT_MSK EQU 0x01
Debounce_Timer_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Debounce_Timer_TimerHW__PM_STBY_MSK EQU 0x01
Debounce_Timer_TimerHW__RT0 EQU CYREG_TMR0_RT0
Debounce_Timer_TimerHW__RT1 EQU CYREG_TMR0_RT1
Debounce_Timer_TimerHW__SR0 EQU CYREG_TMR0_SR0

/* ISR_Button_Timeout */
ISR_Button_Timeout__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ISR_Button_Timeout__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ISR_Button_Timeout__INTC_MASK EQU 0x20000
ISR_Button_Timeout__INTC_NUMBER EQU 17
ISR_Button_Timeout__INTC_PRIOR_NUM EQU 7
ISR_Button_Timeout__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_17
ISR_Button_Timeout__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ISR_Button_Timeout__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
