
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.099666                       # Number of seconds simulated
sim_ticks                                 99666222993                       # Number of ticks simulated
final_tick                               625998730749                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 158457                       # Simulator instruction rate (inst/s)
host_op_rate                                   204999                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                4951110                       # Simulator tick rate (ticks/s)
host_mem_usage                               16913732                       # Number of bytes of host memory used
host_seconds                                 20130.08                       # Real time elapsed on the host
sim_insts                                  3189743629                       # Number of instructions simulated
sim_ops                                    4126654099                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       524416                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1436672                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2244224                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4210816                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       994688                       # Number of bytes written to this memory
system.physmem.bytes_written::total            994688                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4097                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        11224                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        17533                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 32897                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            7771                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 7771                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        20549                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      5261722                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        17980                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14414833                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        16696                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     22517398                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                42249178                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        20549                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        17980                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        16696                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              55224                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           9980192                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                9980192                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           9980192                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        20549                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      5261722                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        17980                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14414833                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        16696                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     22517398                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               52229370                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               239007730                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21373312                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17539962                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1989513                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8802140                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8396983                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2128623                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        93466                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    191367534                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             117334751                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21373312                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10525606                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25283487                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5536924                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5884022                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11571659                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1980763                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    226065167                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.636463                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.998359                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       200781680     88.82%     88.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1880239      0.83%     89.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3418029      1.51%     91.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2013836      0.89%     92.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1652254      0.73%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1460029      0.65%     93.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          811652      0.36%     93.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2034449      0.90%     94.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12012999      5.31%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    226065167                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.089425                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.490925                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       189786239                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7477442                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25209528                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        62034                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3529916                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3511741                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          208                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     143820388                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1179                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3529916                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       190067770                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         658878                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      5954804                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24973442                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       880351                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     143776044                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents         96242                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       509177                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    202563411                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    667286005                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    667286005                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171990395                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        30572974                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34223                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17136                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2544796                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13313673                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7202671                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        70268                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1642434                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         142687267                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34224                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        136011242                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        62399                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     16966798                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     35123949                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           48                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    226065167                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.601646                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.288914                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    169443122     74.95%     74.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22519722      9.96%     84.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11784846      5.21%     90.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8324448      3.68%     93.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8318010      3.68%     97.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2973948      1.32%     98.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2267938      1.00%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       265988      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       167145      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    226065167                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          49963     13.75%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        161880     44.54%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       151596     41.71%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114754940     84.37%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1868379      1.37%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17087      0.01%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12186213      8.96%     94.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7184623      5.28%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     136011242                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.569066                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             363439                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002672                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    498513485                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    159688521                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133706591                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     136374681                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       279145                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2137828                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          232                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        95683                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3529916                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         460071                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        53923                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    142721491                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        15770                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13313673                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7202671                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17136                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         44719                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          232                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1145125                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1041215                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2186340                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134474083                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12095052                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1537155                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19279668                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19047186                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7184616                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.562635                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133706646                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133706591                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         78231263                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213061068                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.559424                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.367178                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123264200                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     19457500                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2006441                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    222535251                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.553909                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.405530                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    172215973     77.39%     77.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24540881     11.03%     88.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9414438      4.23%     92.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4964403      2.23%     94.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4207175      1.89%     96.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2001437      0.90%     97.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       941318      0.42%     98.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1479567      0.66%     98.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2770059      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    222535251                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123264200                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18282827                       # Number of memory references committed
system.switch_cpus0.commit.loads             11175843                       # Number of loads committed
system.switch_cpus0.commit.membars              17088                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17884258                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110969614                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2549474                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2770059                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           362486892                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          288973346                       # The number of ROB writes
system.switch_cpus0.timesIdled                2816326                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               12942563                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123264200                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.390077                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.390077                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.418397                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.418397                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       604678968                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186756470                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      133228880                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34176                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               239007730                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        17910321                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     15893961                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1547139                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9365923                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9143333                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1143746                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        44673                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    192683384                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             101372823                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           17910321                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10287079                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             20511228                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        4734691                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2030490                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11789433                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1541842                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    218404546                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.523400                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.774407                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       197893318     90.61%     90.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          934403      0.43%     91.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1736126      0.79%     91.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1508909      0.69%     92.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3022531      1.38%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3646247      1.67%     95.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          880712      0.40%     95.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          484395      0.22%     96.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         8297905      3.80%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    218404546                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.074936                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.424140                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       191258030                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3470413                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         20479186                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        21638                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3175278                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1764010                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4166                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     114247187                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1317                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3175278                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       191490029                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1690956                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1081330                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         20259740                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       707212                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     114151935                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         74683                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       435443                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    150836432                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    516306108                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    516306108                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    124667505                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        26168920                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        15796                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         7904                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2201594                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     19775485                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      3538267                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        64652                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       795815                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         113722483                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        15796                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        107984991                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        68250                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17195988                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     36127062                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    218404546                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.494426                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.177612                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    172196246     78.84%     78.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     19376521      8.87%     87.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      9928205      4.55%     92.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      5723195      2.62%     94.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6367216      2.92%     97.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3177602      1.45%     99.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1280583      0.59%     99.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       297721      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        57257      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    218404546                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         200305     48.03%     48.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     48.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     48.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     48.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     48.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     48.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     48.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     48.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     48.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     48.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     48.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     48.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     48.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     48.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     48.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     48.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     48.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     48.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     48.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     48.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     48.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     48.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     48.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     48.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     48.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     48.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     48.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     48.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        152623     36.60%     84.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        64114     15.37%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     84840786     78.57%     78.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       860558      0.80%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         7892      0.01%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     18755231     17.37%     96.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      3520524      3.26%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     107984991                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.451805                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             417042                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003862                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    434859820                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    130934532                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    105489169                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     108402033                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       193250                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3294926                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          200                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          265                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        94546                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3175278                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1190273                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        55352                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    113738279                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         4918                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     19775485                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      3538267                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         7904                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         31583                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          467                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          265                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       697299                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       932229                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1629528                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    107027862                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     18519442                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       957129                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22039923                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        16525750                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           3520481                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.447801                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             105516814                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            105489169                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         60347682                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        139645700                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.441363                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.432149                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     84808739                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     95636872                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18103874                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        15784                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1550880                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    215229268                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.444349                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.294033                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    179347598     83.33%     83.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     13631779      6.33%     89.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10602303      4.93%     94.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2104006      0.98%     95.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2665392      1.24%     96.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       902068      0.42%     97.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3820904      1.78%     99.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       850607      0.40%     99.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1304611      0.61%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    215229268                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     84808739                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      95636872                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19924277                       # Number of memory references committed
system.switch_cpus1.commit.loads             16480556                       # Number of loads committed
system.switch_cpus1.commit.membars               7892                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15074955                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         83219550                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1215532                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1304611                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           327665403                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          230656844                       # The number of ROB writes
system.switch_cpus1.timesIdled                5078595                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               20603184                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           84808739                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             95636872                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     84808739                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.818197                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.818197                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.354837                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.354837                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       495450691                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      137710574                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      120670546                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         15784                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               239007730                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        21662092                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     17544721                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1982100                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8560290                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8159454                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2430993                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        89526                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    183008428                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             120449215                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           21662092                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10590447                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             26377986                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6085463                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4379997                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         11451007                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1981636                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    217825274                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.679421                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.052130                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       191447288     87.89%     87.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2458193      1.13%     89.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1927413      0.88%     89.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4542495      2.09%     91.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          977148      0.45%     92.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1520913      0.70%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1168968      0.54%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          735210      0.34%     94.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13047646      5.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    217825274                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.090633                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.503955                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       180980170                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6468133                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         26271878                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        87629                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4017462                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3739064                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        41978                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     147703298                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        76512                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4017462                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       181479239                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1648265                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3421588                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         25830815                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1427896                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     147567373                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        22452                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        273451                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       529814                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents       189177                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    207585871                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    688616060                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    688616060                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    168509858                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        39076000                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36988                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        20653                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4663520                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14331780                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7133613                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       133677                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1586735                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         146510540                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36962                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        137601715                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       142047                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     24496196                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     51043159                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         4318                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    217825274                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.631707                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.302902                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    158523748     72.78%     72.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     25404179     11.66%     84.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12318744      5.66%     90.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8240970      3.78%     93.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7627155      3.50%     97.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2563443      1.18%     98.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2645022      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       374933      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       127080      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    217825274                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         395394     59.11%     59.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     59.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        136423     20.40%     79.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       137072     20.49%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    115569446     83.99%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2084907      1.52%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16323      0.01%     85.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12855085      9.34%     94.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7075954      5.14%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     137601715                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.575721                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             668889                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.004861                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    493839639                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    171044171                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    134070794                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     138270604                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       346215                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3241600                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          988                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          473                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       197764                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4017462                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1051772                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        95029                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    146547502                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         9899                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14331780                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7133613                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        20640                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         80362                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          473                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1075864                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1125693                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2201557                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    135094849                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12411322                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2506865                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19485965                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19150330                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7074643                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.565232                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             134071512                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            134070794                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         79383753                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        219198463                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.560948                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.362155                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     98719639                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    121237062                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     25311680                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32644                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1984877                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    213807812                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.567038                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.371736                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    162904566     76.19%     76.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23952982     11.20%     87.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10459619      4.89%     92.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5942528      2.78%     95.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4305443      2.01%     97.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1690583      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1305939      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       942279      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2303873      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    213807812                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     98719639                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     121237062                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18026029                       # Number of memory references committed
system.switch_cpus2.commit.loads             11090180                       # Number of loads committed
system.switch_cpus2.commit.membars              16322                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17419585                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        109238820                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2468191                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2303873                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           358052681                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          297115062                       # The number of ROB writes
system.switch_cpus2.timesIdled                2955820                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               21182456                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           98719639                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            121237062                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     98719639                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.421076                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.421076                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.413040                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.413040                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       608492839                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      186698057                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      136419239                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32644                       # number of misc regfile writes
system.l20.replacements                          4113                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          313729                       # Total number of references to valid blocks.
system.l20.sampled_refs                         14353                       # Sample count of references to valid blocks.
system.l20.avg_refs                         21.858078                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          484.112867                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    15.562330                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1914.180872                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             1.121950                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7825.021981                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.047277                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001520                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.186932                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000110                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.764162                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        28760                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  28760                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9333                       # number of Writeback hits
system.l20.Writeback_hits::total                 9333                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        28760                       # number of demand (read+write) hits
system.l20.demand_hits::total                   28760                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        28760                       # number of overall hits
system.l20.overall_hits::total                  28760                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         4097                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 4113                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         4097                       # number of demand (read+write) misses
system.l20.demand_misses::total                  4113                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         4097                       # number of overall misses
system.l20.overall_misses::total                 4113                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3393137                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    963521502                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      966914639                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3393137                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    963521502                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       966914639                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3393137                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    963521502                       # number of overall miss cycles
system.l20.overall_miss_latency::total      966914639                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        32857                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              32873                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9333                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9333                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        32857                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               32873                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        32857                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              32873                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.124692                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.125118                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.124692                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.125118                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.124692                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.125118                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 212071.062500                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 235177.325360                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 235087.439582                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 212071.062500                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 235177.325360                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 235087.439582                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 212071.062500                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 235177.325360                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 235087.439582                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2623                       # number of writebacks
system.l20.writebacks::total                     2623                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         4097                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            4113                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         4097                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             4113                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         4097                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            4113                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2403885                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    709879135                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    712283020                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2403885                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    709879135                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    712283020                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2403885                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    709879135                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    712283020                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.124692                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.125118                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.124692                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.125118                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.124692                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.125118                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 150242.812500                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 173268.033927                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 173178.463409                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 150242.812500                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 173268.033927                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 173178.463409                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 150242.812500                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 173268.033927                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 173178.463409                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         11238                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          181032                       # Total number of references to valid blocks.
system.l21.sampled_refs                         21478                       # Sample count of references to valid blocks.
system.l21.avg_refs                          8.428718                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          296.621212                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.884345                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  4744.996636                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          5190.497807                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.028967                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000770                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.463379                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.506885                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        32108                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  32108                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            7949                       # number of Writeback hits
system.l21.Writeback_hits::total                 7949                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        32108                       # number of demand (read+write) hits
system.l21.demand_hits::total                   32108                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        32108                       # number of overall hits
system.l21.overall_hits::total                  32108                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        11224                       # number of ReadReq misses
system.l21.ReadReq_misses::total                11238                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        11224                       # number of demand (read+write) misses
system.l21.demand_misses::total                 11238                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        11224                       # number of overall misses
system.l21.overall_misses::total                11238                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3346278                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2563144539                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2566490817                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3346278                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2563144539                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2566490817                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3346278                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2563144539                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2566490817                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        43332                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              43346                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         7949                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             7949                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        43332                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               43346                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        43332                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              43346                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.259023                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.259263                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.259023                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.259263                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.259023                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.259263                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 239019.857143                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 228362.842035                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 228376.118259                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 239019.857143                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 228362.842035                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 228376.118259                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 239019.857143                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 228362.842035                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 228376.118259                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                1792                       # number of writebacks
system.l21.writebacks::total                     1792                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        11224                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           11238                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        11224                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            11238                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        11224                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           11238                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2480184                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1868288644                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1870768828                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2480184                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1868288644                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1870768828                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2480184                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1868288644                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1870768828                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.259023                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.259263                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.259023                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.259263                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.259023                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.259263                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       177156                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 166454.797220                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 166468.128493                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst       177156                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 166454.797220                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 166468.128493                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst       177156                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 166454.797220                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 166468.128493                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         17546                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          766641                       # Total number of references to valid blocks.
system.l22.sampled_refs                         29834                       # Sample count of references to valid blocks.
system.l22.avg_refs                         25.696889                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          420.076618                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     9.824513                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3802.663917                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst             0.287867                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          8055.147085                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.034186                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000800                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.309462                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000023                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.655530                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        54843                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  54843                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           20434                       # number of Writeback hits
system.l22.Writeback_hits::total                20434                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        54843                       # number of demand (read+write) hits
system.l22.demand_hits::total                   54843                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        54843                       # number of overall hits
system.l22.overall_hits::total                  54843                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        17533                       # number of ReadReq misses
system.l22.ReadReq_misses::total                17546                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        17533                       # number of demand (read+write) misses
system.l22.demand_misses::total                 17546                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        17533                       # number of overall misses
system.l22.overall_misses::total                17546                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2799438                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   4105142378                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     4107941816                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2799438                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   4105142378                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      4107941816                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2799438                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   4105142378                       # number of overall miss cycles
system.l22.overall_miss_latency::total     4107941816                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        72376                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              72389                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        20434                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            20434                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        72376                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               72389                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        72376                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              72389                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.242249                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.242385                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.242249                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.242385                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.242249                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.242385                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 215341.384615                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 234138.046997                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 234124.120369                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 215341.384615                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 234138.046997                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 234124.120369                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 215341.384615                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 234138.046997                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 234124.120369                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3356                       # number of writebacks
system.l22.writebacks::total                     3356                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        17533                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           17546                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        17533                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            17546                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        17533                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           17546                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1995775                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   3019766029                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   3021761804                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1995775                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   3019766029                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   3021761804                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1995775                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   3019766029                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   3021761804                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.242249                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.242385                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.242249                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.242385                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.242249                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.242385                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 153521.153846                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 172233.276051                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 172219.412060                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 153521.153846                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 172233.276051                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 172219.412060                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 153521.153846                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 172233.276051                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 172219.412060                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               461.996522                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011579294                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2189565.571429                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.996522                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025635                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.740379                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11571640                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11571640                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11571640                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11571640                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11571640                       # number of overall hits
system.cpu0.icache.overall_hits::total       11571640                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4135249                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4135249                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4135249                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4135249                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4135249                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4135249                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11571659                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11571659                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11571659                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11571659                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11571659                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11571659                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000002                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000002                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 217644.684211                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 217644.684211                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 217644.684211                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 217644.684211                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 217644.684211                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 217644.684211                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3542652                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3542652                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3542652                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3542652                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3542652                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3542652                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 221415.750000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 221415.750000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 221415.750000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 221415.750000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 221415.750000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 221415.750000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 32857                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               162365476                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 33113                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4903.375593                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.301857                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.698143                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.903523                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.096477                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9010623                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9010623                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7072809                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7072809                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17116                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17116                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17088                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17088                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16083432                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16083432                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16083432                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16083432                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        84617                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        84617                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        84617                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         84617                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        84617                       # number of overall misses
system.cpu0.dcache.overall_misses::total        84617                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   8074617077                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8074617077                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   8074617077                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   8074617077                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   8074617077                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   8074617077                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9095240                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9095240                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7072809                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7072809                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16168049                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16168049                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16168049                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16168049                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009303                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009303                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005234                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005234                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005234                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005234                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 95425.470969                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 95425.470969                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 95425.470969                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 95425.470969                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 95425.470969                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 95425.470969                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9333                       # number of writebacks
system.cpu0.dcache.writebacks::total             9333                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        51760                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        51760                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        51760                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        51760                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        51760                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        51760                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        32857                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        32857                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        32857                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        32857                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        32857                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        32857                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2873029138                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2873029138                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2873029138                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2873029138                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2873029138                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2873029138                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003613                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003613                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002032                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002032                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002032                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002032                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 87440.397419                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 87440.397419                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 87440.397419                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 87440.397419                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 87440.397419                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 87440.397419                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.987790                       # Cycle average of tags in use
system.cpu1.icache.total_refs               919328282                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1699312.905730                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.987790                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022416                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866968                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11789418                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11789418                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11789418                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11789418                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11789418                       # number of overall hits
system.cpu1.icache.overall_hits::total       11789418                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3775155                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3775155                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3775155                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3775155                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3775155                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3775155                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11789433                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11789433                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11789433                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11789433                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11789433                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11789433                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst       251677                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total       251677                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst       251677                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total       251677                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst       251677                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total       251677                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3463685                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3463685                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3463685                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3463685                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3463685                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3463685                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 247406.071429                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 247406.071429                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 247406.071429                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 247406.071429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 247406.071429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 247406.071429                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 43332                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               225325149                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 43588                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               5169.430784                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   208.833107                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    47.166893                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.815754                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.184246                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     16889486                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       16889486                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      3427894                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3427894                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         7907                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         7907                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         7892                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         7892                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     20317380                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        20317380                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     20317380                       # number of overall hits
system.cpu1.dcache.overall_hits::total       20317380                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       158213                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       158213                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       158213                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        158213                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       158213                       # number of overall misses
system.cpu1.dcache.overall_misses::total       158213                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  20457932330                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  20457932330                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  20457932330                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  20457932330                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  20457932330                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  20457932330                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     17047699                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     17047699                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      3427894                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3427894                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         7907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         7907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         7892                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7892                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     20475593                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20475593                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     20475593                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20475593                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009281                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009281                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007727                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007727                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007727                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007727                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 129306.266426                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 129306.266426                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 129306.266426                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 129306.266426                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 129306.266426                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 129306.266426                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7949                       # number of writebacks
system.cpu1.dcache.writebacks::total             7949                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       114881                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       114881                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       114881                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       114881                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       114881                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       114881                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        43332                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        43332                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        43332                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        43332                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        43332                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        43332                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4747755163                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4747755163                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4747755163                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4747755163                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4747755163                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4747755163                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002542                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002542                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002116                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002116                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002116                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002116                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 109566.951975                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 109566.951975                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 109566.951975                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 109566.951975                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 109566.951975                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 109566.951975                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               490.996665                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1010167116                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2057366.835031                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996665                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          478                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020828                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.766026                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11450990                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11450990                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11450990                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11450990                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11450990                       # number of overall hits
system.cpu2.icache.overall_hits::total       11450990                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3943183                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3943183                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3943183                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3943183                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3943183                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3943183                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11451007                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11451007                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11451007                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11451007                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11451007                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11451007                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 231951.941176                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 231951.941176                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 231951.941176                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 231951.941176                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 231951.941176                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 231951.941176                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2907538                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2907538                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2907538                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2907538                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2907538                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2907538                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 223656.769231                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 223656.769231                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 223656.769231                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 223656.769231                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 223656.769231                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 223656.769231                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 72376                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               179075683                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 72632                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2465.520473                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.823517                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.176483                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901654                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098346                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9297619                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9297619                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6903204                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6903204                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        20417                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        20417                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16322                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16322                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16200823                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16200823                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16200823                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16200823                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       174514                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       174514                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       174514                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        174514                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       174514                       # number of overall misses
system.cpu2.dcache.overall_misses::total       174514                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  21084083248                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  21084083248                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  21084083248                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  21084083248                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  21084083248                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  21084083248                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9472133                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9472133                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6903204                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6903204                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        20417                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        20417                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16322                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16322                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16375337                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16375337                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16375337                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16375337                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.018424                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018424                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.010657                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.010657                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.010657                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.010657                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 120815.998991                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 120815.998991                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 120815.998991                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 120815.998991                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 120815.998991                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 120815.998991                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        20434                       # number of writebacks
system.cpu2.dcache.writebacks::total            20434                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       102138                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       102138                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       102138                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       102138                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       102138                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       102138                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        72376                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        72376                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        72376                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        72376                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        72376                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        72376                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   7854347839                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   7854347839                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   7854347839                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   7854347839                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   7854347839                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   7854347839                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007641                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007641                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004420                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004420                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004420                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004420                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 108521.441348                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 108521.441348                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 108521.441348                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 108521.441348                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 108521.441348                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 108521.441348                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
