

================================================================
== Vivado HLS Report for 'linear_array_array_ap_fixed_1u_linear_config9_s'
================================================================
* Date:           Mon Feb 20 14:22:46 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.188 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      8|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     27|    -|
|Register         |        -|      -|       3|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|       3|     35|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|   8|           4|           5|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_done                   |   9|          2|    1|          2|
    |data_V_data_V_blk_n       |   9|          2|    1|          2|
    |res_V_data_V_TDATA_blk_n  |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  27|          6|    3|          6|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  3|   0|    3|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+-----------------------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | linear<array,array<ap_fixed,1u>,linear_config9> | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | linear<array,array<ap_fixed,1u>,linear_config9> | return value |
|ap_start               |  in |    1| ap_ctrl_hs | linear<array,array<ap_fixed,1u>,linear_config9> | return value |
|ap_done                | out |    1| ap_ctrl_hs | linear<array,array<ap_fixed,1u>,linear_config9> | return value |
|ap_continue            |  in |    1| ap_ctrl_hs | linear<array,array<ap_fixed,1u>,linear_config9> | return value |
|ap_idle                | out |    1| ap_ctrl_hs | linear<array,array<ap_fixed,1u>,linear_config9> | return value |
|ap_ready               | out |    1| ap_ctrl_hs | linear<array,array<ap_fixed,1u>,linear_config9> | return value |
|data_V_data_V_dout     |  in |   16|   ap_fifo  |                  data_V_data_V                  |    pointer   |
|data_V_data_V_empty_n  |  in |    1|   ap_fifo  |                  data_V_data_V                  |    pointer   |
|data_V_data_V_read     | out |    1|   ap_fifo  |                  data_V_data_V                  |    pointer   |
|res_V_data_V_TREADY    |  in |    1|    axis    |                   res_V_data_V                  |    pointer   |
|res_V_data_V_TDATA     | out |   16|    axis    |                   res_V_data_V                  |    pointer   |
|res_V_data_V_TVALID    | out |    1|    axis    |                   res_V_data_V                  |    pointer   |
+-----------------------+-----+-----+------------+-------------------------------------------------+--------------+

