set_app_var hdlin_enable_upf_compatible_naming true
set_app_var hdlin_mux_size_only 2

# From file ../tsdb_outdir/dft_inserted_designs/croc_chip_rtl2.dft_inserted_design/croc_chip.design_source_dictionary

analyze -format sverilog -library work \
      -vcs [list  \
        +define+TARGET_ASIC \
        +define+TARGET_FLIST \
        +define+TARGET_IHP13 \
        +define+TARGET_RTL \
        +define+TARGET_SYNTHESIS \
        +define+VERILATOR=1 \
        +define+SYNTHESIS=1 \
        +define+COMMON_CELLS_ASSERTS_OFF=1 \
        +incdir+{../croc/rtl/apb/include} \
        +incdir+{../croc/rtl/common_cells/include} \
        +incdir+{../croc/rtl/cve2/include} \
        +incdir+{../croc/rtl/obi/include} \
        +incdir+{../croc/rtl/register_interface/include} ] { \
      "../croc/rtl/common_cells/binary_to_gray.sv" \
      "../croc/rtl/common_cells/cb_filter_pkg.sv" \
      "../croc/rtl/common_cells/cc_onehot.sv" \
      "../croc/rtl/common_cells/cdc_reset_ctrlr_pkg.sv" \
      "../croc/rtl/common_cells/cf_math_pkg.sv" \
      "../croc/rtl/common_cells/clk_int_div.sv" \
      "../croc/rtl/common_cells/credit_counter.sv" \
      "../croc/rtl/common_cells/delta_counter.sv" \
      "../croc/rtl/common_cells/ecc_pkg.sv" \
      "../croc/rtl/common_cells/edge_propagator_tx.sv" \
      "../croc/rtl/common_cells/exp_backoff.sv" \
      "../croc/rtl/common_cells/fifo_v3.sv" \
      "../croc/rtl/common_cells/gray_to_binary.sv" \
      "../croc/rtl/common_cells/isochronous_4phase_handshake.sv" \
      "../croc/rtl/common_cells/isochronous_spill_register.sv" \
      "../croc/rtl/common_cells/lfsr.sv" \
      "../croc/rtl/common_cells/lfsr_16bit.sv" \
      "../croc/rtl/common_cells/lfsr_8bit.sv" \
      "../croc/rtl/common_cells/lossy_valid_to_stream.sv" \
      "../croc/rtl/common_cells/mv_filter.sv" \
      "../croc/rtl/common_cells/onehot_to_bin.sv" \
      "../croc/rtl/common_cells/plru_tree.sv" \
      "../croc/rtl/common_cells/passthrough_stream_fifo.sv" \
      "../croc/rtl/common_cells/popcount.sv" \
      "../croc/rtl/common_cells/rr_arb_tree.sv" \
      "../tsdb_outdir/dft_inserted_designs/croc_chip_rtl2.dft_inserted_design/modified_rtl_files/croc/rtl/common_cells/rstgen_bypass.sv" \
      "../croc/rtl/common_cells/serial_deglitch.sv" \
      "../croc/rtl/common_cells/shift_reg.sv" \
      "../croc/rtl/common_cells/shift_reg_gated.sv" \
      "../croc/rtl/common_cells/spill_register_flushable.sv" \
      "../croc/rtl/common_cells/stream_demux.sv" \
      "../croc/rtl/common_cells/stream_filter.sv" \
      "../croc/rtl/common_cells/stream_fork.sv" \
      "../croc/rtl/common_cells/stream_intf.sv" \
      "../croc/rtl/common_cells/stream_join_dynamic.sv" \
      "../croc/rtl/common_cells/stream_mux.sv" \
      "../croc/rtl/common_cells/stream_throttle.sv" \
      "../croc/rtl/common_cells/sub_per_hash.sv" \
      "../croc/rtl/common_cells/sync.sv" \
      "../croc/rtl/common_cells/sync_wedge.sv" \
      "../croc/rtl/common_cells/unread.sv" \
      "../croc/rtl/common_cells/read.sv" \
      "../croc/rtl/common_cells/addr_decode_dync.sv" \
      "../croc/rtl/common_cells/cdc_2phase.sv" \
      "../croc/rtl/common_cells/cdc_4phase.sv" \
      "../croc/rtl/common_cells/clk_int_div_static.sv" \
      "../croc/rtl/common_cells/addr_decode.sv" \
      "../croc/rtl/common_cells/addr_decode_napot.sv" \
      "../croc/rtl/common_cells/multiaddr_decode.sv" \
      "../croc/rtl/common_cells/cb_filter.sv" \
      "../croc/rtl/common_cells/cdc_fifo_2phase.sv" \
      "../croc/rtl/common_cells/clk_mux_glitch_free.sv" \
      "../croc/rtl/common_cells/counter.sv" \
      "../croc/rtl/common_cells/ecc_decode.sv" \
      "../croc/rtl/common_cells/ecc_encode.sv" \
      "../croc/rtl/common_cells/edge_detect.sv" \
      "../croc/rtl/common_cells/lzc.sv" \
      "../croc/rtl/common_cells/max_counter.sv" \
      "../tsdb_outdir/dft_inserted_designs/croc_chip_rtl2.dft_inserted_design/modified_rtl_files/croc/rtl/common_cells/rstgen.sv" \
      "../croc/rtl/common_cells/spill_register.sv" \
      "../croc/rtl/common_cells/stream_delay.sv" \
      "../croc/rtl/common_cells/stream_fifo.sv" \
      "../croc/rtl/common_cells/stream_fork_dynamic.sv" \
      "../croc/rtl/common_cells/stream_join.sv" \
      "../croc/rtl/common_cells/cdc_reset_ctrlr.sv" \
      "../croc/rtl/common_cells/cdc_fifo_gray.sv" \
      "../croc/rtl/common_cells/fall_through_register.sv" \
      "../croc/rtl/common_cells/id_queue.sv" \
      "../croc/rtl/common_cells/stream_to_mem.sv" \
      "../croc/rtl/common_cells/stream_arbiter_flushable.sv" \
      "../croc/rtl/common_cells/stream_fifo_optimal_wrap.sv" \
      "../croc/rtl/common_cells/stream_register.sv" \
      "../croc/rtl/common_cells/stream_xbar.sv" \
      "../croc/rtl/common_cells/cdc_fifo_gray_clearable.sv" \
      "../croc/rtl/common_cells/cdc_2phase_clearable.sv" \
      "../croc/rtl/common_cells/mem_to_banks_detailed.sv" \
      "../croc/rtl/common_cells/stream_arbiter.sv" \
      "../croc/rtl/common_cells/stream_omega_net.sv" \
      "../croc/rtl/common_cells/mem_to_banks.sv" \
      "../croc/rtl/apb/apb_pkg.sv" \
      "../croc/rtl/register_interface/reg_intf.sv" \
      "../croc/rtl/register_interface/lowrisc_opentitan/prim_subreg_arb.sv" \
      "../croc/rtl/register_interface/lowrisc_opentitan/prim_subreg_ext.sv" \
      "../croc/rtl/register_interface/periph_to_reg.sv" \
      "../croc/rtl/register_interface/reg_to_apb.sv" \
      "../croc/rtl/register_interface/lowrisc_opentitan/prim_subreg_shadow.sv" \
      "../croc/rtl/register_interface/lowrisc_opentitan/prim_subreg.sv" \
      "../croc/rtl/apb_uart/slib_clock_div.sv" \
      "../croc/rtl/apb_uart/slib_counter.sv" \
      "../croc/rtl/apb_uart/slib_edge_detect.sv" \
      "../croc/rtl/apb_uart/slib_fifo.sv" \
      "../croc/rtl/apb_uart/slib_input_filter.sv" \
      "../croc/rtl/apb_uart/slib_input_sync.sv" \
      "../croc/rtl/apb_uart/slib_mv_filter.sv" \
      "../croc/rtl/apb_uart/uart_baudgen.sv" \
      "../croc/rtl/apb_uart/uart_interrupt.sv" \
      "../croc/rtl/apb_uart/uart_receiver.sv" \
      "../croc/rtl/apb_uart/uart_transmitter.sv" \
      "../croc/rtl/apb_uart/apb_uart.sv" \
      "../croc/rtl/apb_uart/apb_uart_wrap.sv" \
      "../croc/rtl/apb_uart/reg_uart_wrap.sv" \
      "../croc/rtl/cve2/cve2_pkg.sv" \
      "../croc/rtl/cve2/cve2_alu.sv" \
      "../croc/rtl/cve2/cve2_compressed_decoder.sv" \
      "../croc/rtl/cve2/cve2_controller.sv" \
      "../croc/rtl/cve2/cve2_counter.sv" \
      "../croc/rtl/cve2/cve2_csr.sv" \
      "../croc/rtl/cve2/cve2_decoder.sv" \
      "../croc/rtl/cve2/cve2_fetch_fifo.sv" \
      "../croc/rtl/cve2/cve2_load_store_unit.sv" \
      "../croc/rtl/cve2/cve2_multdiv_fast.sv" \
      "../croc/rtl/cve2/cve2_multdiv_slow.sv" \
      "../croc/rtl/cve2/cve2_pmp.sv" \
      "../croc/rtl/cve2/cve2_register_file_ff.sv" \
      "../croc/rtl/cve2/cve2_wb.sv" \
      "../croc/rtl/cve2/cve2_cs_registers.sv" \
      "../croc/rtl/cve2/cve2_ex_block.sv" \
      "../croc/rtl/cve2/cve2_id_stage.sv" \
      "../croc/rtl/cve2/cve2_prefetch_buffer.sv" \
      "../croc/rtl/cve2/cve2_if_stage.sv" \
      "../croc/rtl/cve2/cve2_core.sv" \
      "../croc/rtl/obi/obi_pkg.sv" \
      "../croc/rtl/obi/obi_intf.sv" \
      "../croc/rtl/obi/obi_rready_converter.sv" \
      "../croc/rtl/obi/obi_atop_resolver.sv" \
      "../croc/rtl/obi/obi_demux.sv" \
      "../croc/rtl/obi/obi_err_sbr.sv" \
      "../croc/rtl/obi/obi_mux.sv" \
      "../croc/rtl/obi/obi_sram_shim.sv" \
      "../croc/rtl/obi/obi_xbar.sv" \
      "../croc/rtl/riscv-dbg/dm_pkg.sv" \
      "../croc/rtl/riscv-dbg/debug_rom/debug_rom.sv" \
      "../croc/rtl/riscv-dbg/debug_rom/debug_rom_one_scratch.sv" \
      "../croc/rtl/riscv-dbg/dm_csrs.sv" \
      "../croc/rtl/riscv-dbg/dm_mem.sv" \
      "../croc/rtl/riscv-dbg/dmi_cdc.sv" \
      "../croc/rtl/riscv-dbg/dmi_jtag_tap.sv" \
      "../croc/rtl/riscv-dbg/dm_sba.sv" \
      "../croc/rtl/riscv-dbg/dm_top.sv" \
      "../croc/rtl/riscv-dbg/dmi_jtag.sv" \
      "../croc/rtl/riscv-dbg/dm_obi_top.sv" \
      "../croc/rtl/timer_unit/timer_unit_counter.sv" \
      "../croc/rtl/timer_unit/timer_unit_counter_presc.sv" \
      "../croc/rtl/timer_unit/apb_timer_unit.sv" \
      "../croc/rtl/timer_unit/timer_unit.sv" \
      "../croc/ihp13/tc_clk.sv" \
      "../tsdb_outdir/dft_inserted_designs/croc_chip_rtl1.dft_inserted_design/modified_rtl_files/ihp13/tc_sram_impl.sv" \
      "../croc/rtl/croc_pkg.sv" \
      "../croc/rtl/user_pkg.sv" \
      "../croc/rtl/soc_ctrl/soc_ctrl_reg_pkg.sv" \
      "../croc/rtl/gpio/gpio_reg_pkg.sv" \
      "../croc/rtl/core_wrap.sv" \
      "../croc/rtl/soc_ctrl/soc_ctrl_reg_top.sv" \
      "../croc/rtl/gpio/gpio_reg_top.sv" \
      "../croc/rtl/gpio/gpio.sv" \
      "../tsdb_outdir/dft_inserted_designs/croc_chip_rtl1.dft_inserted_design/modified_rtl_files/rtl/croc_domain.sv" \
      "../croc/rtl/user_domain.sv" \
      "../tsdb_outdir/dft_inserted_designs/croc_chip_rtl2.dft_inserted_design/modified_rtl_files/tsdb_outdir/dft_inserted_designs/croc_chip_rtl1.dft_inserted_design/modified_rtl_files/rtl/croc_soc.sv" \
      "../tsdb_outdir/dft_inserted_designs/croc_chip_rtl2.dft_inserted_design/modified_rtl_files/tsdb_outdir/dft_inserted_designs/croc_chip_rtl1.dft_inserted_design/modified_rtl_files/rtl/croc_chip.sv" \
   } 

analyze -format verilog -library work { \
      "../tsdb_outdir/instruments/croc_chip_rtl1_cells.instrument/croc_chip_rtl1_tessent_posedge_synchronizer_reset.v" \
   } 

analyze -format verilog -library work { \
      "../tsdb_outdir/instruments/croc_chip_rtl1_ijtag.instrument/croc_chip_rtl1_tessent_tap_main.v" \
      "../tsdb_outdir/instruments/croc_chip_rtl1_ijtag.instrument/croc_chip_rtl1_tessent_sib_1.v" \
      "../tsdb_outdir/instruments/croc_chip_rtl1_ijtag.instrument/croc_chip_rtl1_tessent_sib_2.v" \
   } 

analyze -format verilog -library work { \
      "../tsdb_outdir/instruments/croc_chip_rtl1_bscan.instrument/croc_chip_rtl1_tessent_bscan_cells.v" \
      "../tsdb_outdir/instruments/croc_chip_rtl1_bscan.instrument/croc_chip_rtl1_tessent_bscan_logical_group_DEF.v" \
      "../tsdb_outdir/instruments/croc_chip_rtl1_bscan.instrument/croc_chip_rtl1_tessent_bscan_interface.v" \
   } 

analyze -format verilog -library work { \
      "../tsdb_outdir/instruments/croc_chip_rtl1_mbist.instrument/croc_chip_rtl1_tessent_mbist_bap.v" \
      "../tsdb_outdir/instruments/croc_chip_rtl1_mbist.instrument/croc_chip_rtl1_tessent_mbist_c1_controller.v" \
      "../tsdb_outdir/instruments/croc_chip_rtl1_mbist.instrument/croc_chip_rtl1_tessent_mbist_c1_interface_m1.v" \
   } 

analyze -format verilog -library work { \
      "../tsdb_outdir/instruments/croc_chip_rtl2_cells.instrument/croc_chip_rtl2_tessent_posedge_synchronizer_reset.v" \
   } 

analyze -format verilog -library work { \
      "../tsdb_outdir/instruments/croc_chip_rtl2_ijtag.instrument/croc_chip_rtl2_tessent_sib_1.v" \
      "../tsdb_outdir/instruments/croc_chip_rtl2_ijtag.instrument/croc_chip_rtl2_tessent_sib_2.v" \
      "../tsdb_outdir/instruments/croc_chip_rtl2_ijtag.instrument/croc_chip_rtl2_tessent_tdr_sri_ctrl.v" \
   } 

analyze -format verilog -library work { \
      "../tsdb_outdir/instruments/croc_chip_rtl2_occ.instrument/croc_chip_rtl2_tessent_occ.v" \
   } 

analyze -format verilog -library work { \
      "../tsdb_outdir/instruments/croc_chip_rtl2_edt.instrument/croc_chip_rtl2_tessent_edt_c1.v" \
      "../tsdb_outdir/instruments/croc_chip_rtl2_edt.instrument/croc_chip_rtl2_tessent_edt_c1_tdr.v" \
   } 

 
