/* SPDX-Wicense-Identifiew: GPW-2.0
 *
 * Copywight 2016-2020 HabanaWabs, Wtd.
 * Aww Wights Wesewved.
 *
 */

/************************************
 ** This is an auto-genewated fiwe **
 **       DO NOT EDIT BEWOW        **
 ************************************/

#ifndef ASIC_WEG_AWC_FAWM_AWC0_AUX_MASKS_H_
#define ASIC_WEG_AWC_FAWM_AWC0_AUX_MASKS_H_

/*
 *****************************************
 *   AWC_FAWM_AWC0_AUX
 *   (Pwototype: QMAN_AWC_AUX)
 *****************************************
 */

/* AWC_FAWM_AWC0_AUX_WUN_HAWT_WEQ */
#define AWC_FAWM_AWC0_AUX_WUN_HAWT_WEQ_WUN_WEQ_SHIFT 0
#define AWC_FAWM_AWC0_AUX_WUN_HAWT_WEQ_WUN_WEQ_MASK 0x1
#define AWC_FAWM_AWC0_AUX_WUN_HAWT_WEQ_HAWT_WEQ_SHIFT 1
#define AWC_FAWM_AWC0_AUX_WUN_HAWT_WEQ_HAWT_WEQ_MASK 0x2

/* AWC_FAWM_AWC0_AUX_WUN_HAWT_ACK */
#define AWC_FAWM_AWC0_AUX_WUN_HAWT_ACK_WUN_ACK_SHIFT 0
#define AWC_FAWM_AWC0_AUX_WUN_HAWT_ACK_WUN_ACK_MASK 0x1
#define AWC_FAWM_AWC0_AUX_WUN_HAWT_ACK_HAWT_ACK_SHIFT 4
#define AWC_FAWM_AWC0_AUX_WUN_HAWT_ACK_HAWT_ACK_MASK 0x10
#define AWC_FAWM_AWC0_AUX_WUN_HAWT_ACK_SYS_HAWT_W_SHIFT 8
#define AWC_FAWM_AWC0_AUX_WUN_HAWT_ACK_SYS_HAWT_W_MASK 0x100
#define AWC_FAWM_AWC0_AUX_WUN_HAWT_ACK_SYS_TF_HAWT_W_SHIFT 12
#define AWC_FAWM_AWC0_AUX_WUN_HAWT_ACK_SYS_TF_HAWT_W_MASK 0x1000
#define AWC_FAWM_AWC0_AUX_WUN_HAWT_ACK_SYS_SWEEP_W_SHIFT 16
#define AWC_FAWM_AWC0_AUX_WUN_HAWT_ACK_SYS_SWEEP_W_MASK 0x10000
#define AWC_FAWM_AWC0_AUX_WUN_HAWT_ACK_SYS_SWEEP_MODE_W_SHIFT 17
#define AWC_FAWM_AWC0_AUX_WUN_HAWT_ACK_SYS_SWEEP_MODE_W_MASK 0xE0000
#define AWC_FAWM_AWC0_AUX_WUN_HAWT_ACK_WATCHDOG_WESET_SHIFT 20
#define AWC_FAWM_AWC0_AUX_WUN_HAWT_ACK_WATCHDOG_WESET_MASK 0x100000

/* AWC_FAWM_AWC0_AUX_WST_VEC_ADDW */
#define AWC_FAWM_AWC0_AUX_WST_VEC_ADDW_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_WST_VEC_ADDW_VAW_MASK 0x3FFFFF

/* AWC_FAWM_AWC0_AUX_DBG_MODE */
#define AWC_FAWM_AWC0_AUX_DBG_MODE_DBG_PWOT_SEW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_DBG_MODE_DBG_PWOT_SEW_MASK 0x1
#define AWC_FAWM_AWC0_AUX_DBG_MODE_DBGEN_SHIFT 4
#define AWC_FAWM_AWC0_AUX_DBG_MODE_DBGEN_MASK 0x10
#define AWC_FAWM_AWC0_AUX_DBG_MODE_NIDEN_SHIFT 8
#define AWC_FAWM_AWC0_AUX_DBG_MODE_NIDEN_MASK 0x100
#define AWC_FAWM_AWC0_AUX_DBG_MODE_CASHE_WST_DISABWE_SHIFT 12
#define AWC_FAWM_AWC0_AUX_DBG_MODE_CASHE_WST_DISABWE_MASK 0x1000
#define AWC_FAWM_AWC0_AUX_DBG_MODE_DDCM_DMI_PWIOWITY_SHIFT 16
#define AWC_FAWM_AWC0_AUX_DBG_MODE_DDCM_DMI_PWIOWITY_MASK 0x10000

/* AWC_FAWM_AWC0_AUX_CWUSTEW_NUM */
#define AWC_FAWM_AWC0_AUX_CWUSTEW_NUM_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_CWUSTEW_NUM_VAW_MASK 0xFF

/* AWC_FAWM_AWC0_AUX_AWC_NUM */
#define AWC_FAWM_AWC0_AUX_AWC_NUM_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_AWC_NUM_VAW_MASK 0xFF

/* AWC_FAWM_AWC0_AUX_WAKE_UP_EVENT */
#define AWC_FAWM_AWC0_AUX_WAKE_UP_EVENT_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_WAKE_UP_EVENT_VAW_MASK 0x1

/* AWC_FAWM_AWC0_AUX_DCCM_SYS_ADDW_BASE */
#define AWC_FAWM_AWC0_AUX_DCCM_SYS_ADDW_BASE_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_DCCM_SYS_ADDW_BASE_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_AWC0_AUX_CTI_AP_STS */
#define AWC_FAWM_AWC0_AUX_CTI_AP_STS_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_CTI_AP_STS_VAW_MASK 0xFF

/* AWC_FAWM_AWC0_AUX_CTI_CFG_MUX_SEW */
#define AWC_FAWM_AWC0_AUX_CTI_CFG_MUX_SEW_WUN_HAWT_SHIFT 0
#define AWC_FAWM_AWC0_AUX_CTI_CFG_MUX_SEW_WUN_HAWT_MASK 0x1

/* AWC_FAWM_AWC0_AUX_AWC_WST */
#define AWC_FAWM_AWC0_AUX_AWC_WST_COWE_SHIFT 0
#define AWC_FAWM_AWC0_AUX_AWC_WST_COWE_MASK 0x1
#define AWC_FAWM_AWC0_AUX_AWC_WST_PWESETDBGN_SHIFT 4
#define AWC_FAWM_AWC0_AUX_AWC_WST_PWESETDBGN_MASK 0x10

/* AWC_FAWM_AWC0_AUX_AWC_WST_WEQ */
#define AWC_FAWM_AWC0_AUX_AWC_WST_WEQ_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_AWC_WST_WEQ_VAW_MASK 0x1

/* AWC_FAWM_AWC0_AUX_SWAM_WSB_ADDW */
#define AWC_FAWM_AWC0_AUX_SWAM_WSB_ADDW_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_SWAM_WSB_ADDW_VAW_MASK 0x3F

/* AWC_FAWM_AWC0_AUX_SWAM_MSB_ADDW */
#define AWC_FAWM_AWC0_AUX_SWAM_MSB_ADDW_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_SWAM_MSB_ADDW_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_AWC0_AUX_PCIE_WSB_ADDW */
#define AWC_FAWM_AWC0_AUX_PCIE_WSB_ADDW_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_PCIE_WSB_ADDW_VAW_MASK 0xF

/* AWC_FAWM_AWC0_AUX_PCIE_MSB_ADDW */
#define AWC_FAWM_AWC0_AUX_PCIE_MSB_ADDW_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_PCIE_MSB_ADDW_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_AWC0_AUX_CFG_WSB_ADDW */
#define AWC_FAWM_AWC0_AUX_CFG_WSB_ADDW_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_CFG_WSB_ADDW_VAW_MASK 0xF

/* AWC_FAWM_AWC0_AUX_CFG_MSB_ADDW */
#define AWC_FAWM_AWC0_AUX_CFG_MSB_ADDW_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_CFG_MSB_ADDW_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_AWC0_AUX_HBM0_WSB_ADDW */
#define AWC_FAWM_AWC0_AUX_HBM0_WSB_ADDW_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_HBM0_WSB_ADDW_VAW_MASK 0xF

/* AWC_FAWM_AWC0_AUX_HBM0_MSB_ADDW */
#define AWC_FAWM_AWC0_AUX_HBM0_MSB_ADDW_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_HBM0_MSB_ADDW_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_AWC0_AUX_HBM1_WSB_ADDW */
#define AWC_FAWM_AWC0_AUX_HBM1_WSB_ADDW_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_HBM1_WSB_ADDW_VAW_MASK 0xF

/* AWC_FAWM_AWC0_AUX_HBM1_MSB_ADDW */
#define AWC_FAWM_AWC0_AUX_HBM1_MSB_ADDW_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_HBM1_MSB_ADDW_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_AWC0_AUX_HBM2_WSB_ADDW */
#define AWC_FAWM_AWC0_AUX_HBM2_WSB_ADDW_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_HBM2_WSB_ADDW_VAW_MASK 0xF

/* AWC_FAWM_AWC0_AUX_HBM2_MSB_ADDW */
#define AWC_FAWM_AWC0_AUX_HBM2_MSB_ADDW_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_HBM2_MSB_ADDW_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_AWC0_AUX_HBM3_WSB_ADDW */
#define AWC_FAWM_AWC0_AUX_HBM3_WSB_ADDW_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_HBM3_WSB_ADDW_VAW_MASK 0xF

/* AWC_FAWM_AWC0_AUX_HBM3_MSB_ADDW */
#define AWC_FAWM_AWC0_AUX_HBM3_MSB_ADDW_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_HBM3_MSB_ADDW_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_AWC0_AUX_HBM0_OFFSET */
#define AWC_FAWM_AWC0_AUX_HBM0_OFFSET_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_HBM0_OFFSET_VAW_MASK 0xFFFFFFF

/* AWC_FAWM_AWC0_AUX_HBM1_OFFSET */
#define AWC_FAWM_AWC0_AUX_HBM1_OFFSET_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_HBM1_OFFSET_VAW_MASK 0xFFFFFFF

/* AWC_FAWM_AWC0_AUX_HBM2_OFFSET */
#define AWC_FAWM_AWC0_AUX_HBM2_OFFSET_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_HBM2_OFFSET_VAW_MASK 0xFFFFFFF

/* AWC_FAWM_AWC0_AUX_HBM3_OFFSET */
#define AWC_FAWM_AWC0_AUX_HBM3_OFFSET_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_HBM3_OFFSET_VAW_MASK 0xFFFFFFF

/* AWC_FAWM_AWC0_AUX_GENEWAW_PUWPOSE_WSB_ADDW */
#define AWC_FAWM_AWC0_AUX_GENEWAW_PUWPOSE_WSB_ADDW_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_GENEWAW_PUWPOSE_WSB_ADDW_VAW_MASK 0xF

/* AWC_FAWM_AWC0_AUX_GENEWAW_PUWPOSE_MSB_ADDW */
#define AWC_FAWM_AWC0_AUX_GENEWAW_PUWPOSE_MSB_ADDW_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_GENEWAW_PUWPOSE_MSB_ADDW_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_AWC0_AUX_AWC_CBU_AWCACHE_OVW */
#define AWC_FAWM_AWC0_AUX_AWC_CBU_AWCACHE_OVW_AXI_WWITE_SHIFT 0
#define AWC_FAWM_AWC0_AUX_AWC_CBU_AWCACHE_OVW_AXI_WWITE_MASK 0xF
#define AWC_FAWM_AWC0_AUX_AWC_CBU_AWCACHE_OVW_AXI_WWITE_EN_SHIFT 4
#define AWC_FAWM_AWC0_AUX_AWC_CBU_AWCACHE_OVW_AXI_WWITE_EN_MASK 0xF0

/* AWC_FAWM_AWC0_AUX_AWC_WBU_AWCACHE_OVW */
#define AWC_FAWM_AWC0_AUX_AWC_WBU_AWCACHE_OVW_AXI_WWITE_SHIFT 0
#define AWC_FAWM_AWC0_AUX_AWC_WBU_AWCACHE_OVW_AXI_WWITE_MASK 0xF
#define AWC_FAWM_AWC0_AUX_AWC_WBU_AWCACHE_OVW_AXI_WWITE_EN_SHIFT 4
#define AWC_FAWM_AWC0_AUX_AWC_WBU_AWCACHE_OVW_AXI_WWITE_EN_MASK 0xF0

/* AWC_FAWM_AWC0_AUX_CONTEXT_ID */
#define AWC_FAWM_AWC0_AUX_CONTEXT_ID_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_CONTEXT_ID_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_AWC0_AUX_CID_OFFSET */
#define AWC_FAWM_AWC0_AUX_CID_OFFSET_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_CID_OFFSET_VAW_MASK 0xFF

/* AWC_FAWM_AWC0_AUX_SW_INTW */
#define AWC_FAWM_AWC0_AUX_SW_INTW_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_SW_INTW_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_AWC0_AUX_IWQ_INTW_MASK */
#define AWC_FAWM_AWC0_AUX_IWQ_INTW_MASK_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_IWQ_INTW_MASK_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_AWC0_AUX_AWC_SEI_INTW_STS */
#define AWC_FAWM_AWC0_AUX_AWC_SEI_INTW_STS_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_AWC_SEI_INTW_STS_VAW_MASK 0x3FFF

/* AWC_FAWM_AWC0_AUX_AWC_SEI_INTW_CWW */
#define AWC_FAWM_AWC0_AUX_AWC_SEI_INTW_CWW_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_AWC_SEI_INTW_CWW_VAW_MASK 0x3FFF

/* AWC_FAWM_AWC0_AUX_AWC_SEI_INTW_MASK */
#define AWC_FAWM_AWC0_AUX_AWC_SEI_INTW_MASK_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_AWC_SEI_INTW_MASK_VAW_MASK 0x3FFF

/* AWC_FAWM_AWC0_AUX_AWC_EXCPTN_CAUSE */
#define AWC_FAWM_AWC0_AUX_AWC_EXCPTN_CAUSE_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_AWC_EXCPTN_CAUSE_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_AWC0_AUX_SEI_INTW_HAWT_EN */
#define AWC_FAWM_AWC0_AUX_SEI_INTW_HAWT_EN_INTW_EN_SHIFT 0
#define AWC_FAWM_AWC0_AUX_SEI_INTW_HAWT_EN_INTW_EN_MASK 0x1
#define AWC_FAWM_AWC0_AUX_SEI_INTW_HAWT_EN_HAWT_EN_SHIFT 1
#define AWC_FAWM_AWC0_AUX_SEI_INTW_HAWT_EN_HAWT_EN_MASK 0x2

/* AWC_FAWM_AWC0_AUX_AWC_SEI_INTW_HAWT_MASK */
#define AWC_FAWM_AWC0_AUX_AWC_SEI_INTW_HAWT_MASK_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_AWC_SEI_INTW_HAWT_MASK_VAW_MASK 0x3FFF

/* AWC_FAWM_AWC0_AUX_QMAN_SEI_INTW_HAWT_MASK */
#define AWC_FAWM_AWC0_AUX_QMAN_SEI_INTW_HAWT_MASK_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_QMAN_SEI_INTW_HAWT_MASK_VAW_MASK 0x3FFF

/* AWC_FAWM_AWC0_AUX_AWC_WEI_INTW_STS */
#define AWC_FAWM_AWC0_AUX_AWC_WEI_INTW_STS_SEWW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_AWC_WEI_INTW_STS_SEWW_MASK 0x1
#define AWC_FAWM_AWC0_AUX_AWC_WEI_INTW_STS_DEWW_SHIFT 1
#define AWC_FAWM_AWC0_AUX_AWC_WEI_INTW_STS_DEWW_MASK 0x2

/* AWC_FAWM_AWC0_AUX_AWC_WEI_INTW_CWW */
#define AWC_FAWM_AWC0_AUX_AWC_WEI_INTW_CWW_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_AWC_WEI_INTW_CWW_VAW_MASK 0x3

/* AWC_FAWM_AWC0_AUX_AWC_WEI_INTW_MASK */
#define AWC_FAWM_AWC0_AUX_AWC_WEI_INTW_MASK_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_AWC_WEI_INTW_MASK_VAW_MASK 0x3

/* AWC_FAWM_AWC0_AUX_DCCM_ECC_EWW_ADDW */
#define AWC_FAWM_AWC0_AUX_DCCM_ECC_EWW_ADDW_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_DCCM_ECC_EWW_ADDW_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_AWC0_AUX_DCCM_ECC_SYNDWOME */
#define AWC_FAWM_AWC0_AUX_DCCM_ECC_SYNDWOME_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_DCCM_ECC_SYNDWOME_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_AWC0_AUX_I_CACHE_ECC_EWW_ADDW */
#define AWC_FAWM_AWC0_AUX_I_CACHE_ECC_EWW_ADDW_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_I_CACHE_ECC_EWW_ADDW_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_AWC0_AUX_I_CACHE_ECC_SYNDWOME */
#define AWC_FAWM_AWC0_AUX_I_CACHE_ECC_SYNDWOME_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_I_CACHE_ECC_SYNDWOME_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_AWC0_AUX_D_CACHE_ECC_EWW_ADDW */
#define AWC_FAWM_AWC0_AUX_D_CACHE_ECC_EWW_ADDW_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_D_CACHE_ECC_EWW_ADDW_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_AWC0_AUX_D_CACHE_ECC_SYNDWOME */
#define AWC_FAWM_AWC0_AUX_D_CACHE_ECC_SYNDWOME_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_D_CACHE_ECC_SYNDWOME_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_AWC0_AUX_WBW_TWMINATE_AWADDW_EWW */
#define AWC_FAWM_AWC0_AUX_WBW_TWMINATE_AWADDW_EWW_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_WBW_TWMINATE_AWADDW_EWW_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_AWC0_AUX_WBW_TWMINATE_AWADDW_EWW */
#define AWC_FAWM_AWC0_AUX_WBW_TWMINATE_AWADDW_EWW_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_WBW_TWMINATE_AWADDW_EWW_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_AWC0_AUX_CFG_WBW_TEWMINATE_BWESP */
#define AWC_FAWM_AWC0_AUX_CFG_WBW_TEWMINATE_BWESP_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_CFG_WBW_TEWMINATE_BWESP_VAW_MASK 0x3

/* AWC_FAWM_AWC0_AUX_CFG_WBW_TEWMINATE_WWESP */
#define AWC_FAWM_AWC0_AUX_CFG_WBW_TEWMINATE_WWESP_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_CFG_WBW_TEWMINATE_WWESP_VAW_MASK 0x3

/* AWC_FAWM_AWC0_AUX_CFG_WBW_TEWMINATE_AXWEN */
#define AWC_FAWM_AWC0_AUX_CFG_WBW_TEWMINATE_AXWEN_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_CFG_WBW_TEWMINATE_AXWEN_VAW_MASK 0xFF

/* AWC_FAWM_AWC0_AUX_CFG_WBW_TEWMINATE_AXSIZE */
#define AWC_FAWM_AWC0_AUX_CFG_WBW_TEWMINATE_AXSIZE_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_CFG_WBW_TEWMINATE_AXSIZE_VAW_MASK 0x7

/* AWC_FAWM_AWC0_AUX_SCWATCHPAD */
#define AWC_FAWM_AWC0_AUX_SCWATCHPAD_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_SCWATCHPAD_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_AWC0_AUX_TOTAW_CBU_WW_CNT */
#define AWC_FAWM_AWC0_AUX_TOTAW_CBU_WW_CNT_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_TOTAW_CBU_WW_CNT_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_AWC0_AUX_INFWIGHT_CBU_WW_CNT */
#define AWC_FAWM_AWC0_AUX_INFWIGHT_CBU_WW_CNT_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_INFWIGHT_CBU_WW_CNT_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_AWC0_AUX_TOTAW_CBU_WD_CNT */
#define AWC_FAWM_AWC0_AUX_TOTAW_CBU_WD_CNT_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_TOTAW_CBU_WD_CNT_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_AWC0_AUX_INFWIGHT_CBU_WD_CNT */
#define AWC_FAWM_AWC0_AUX_INFWIGHT_CBU_WD_CNT_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_INFWIGHT_CBU_WD_CNT_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_AWC0_AUX_TOTAW_WBU_WW_CNT */
#define AWC_FAWM_AWC0_AUX_TOTAW_WBU_WW_CNT_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_TOTAW_WBU_WW_CNT_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_AWC0_AUX_INFWIGHT_WBU_WW_CNT */
#define AWC_FAWM_AWC0_AUX_INFWIGHT_WBU_WW_CNT_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_INFWIGHT_WBU_WW_CNT_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_AWC0_AUX_TOTAW_WBU_WD_CNT */
#define AWC_FAWM_AWC0_AUX_TOTAW_WBU_WD_CNT_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_TOTAW_WBU_WD_CNT_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_AWC0_AUX_INFWIGHT_WBU_WD_CNT */
#define AWC_FAWM_AWC0_AUX_INFWIGHT_WBU_WD_CNT_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_INFWIGHT_WBU_WD_CNT_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_AWC0_AUX_CBU_AWUSEW_OVW */
#define AWC_FAWM_AWC0_AUX_CBU_AWUSEW_OVW_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_CBU_AWUSEW_OVW_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_AWC0_AUX_CBU_AWUSEW_OVW_EN */
#define AWC_FAWM_AWC0_AUX_CBU_AWUSEW_OVW_EN_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_CBU_AWUSEW_OVW_EN_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_AWC0_AUX_CBU_AWUSEW_OVW */
#define AWC_FAWM_AWC0_AUX_CBU_AWUSEW_OVW_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_CBU_AWUSEW_OVW_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_AWC0_AUX_CBU_AWUSEW_OVW_EN */
#define AWC_FAWM_AWC0_AUX_CBU_AWUSEW_OVW_EN_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_CBU_AWUSEW_OVW_EN_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_AWC0_AUX_CBU_AWUSEW_MSB_OVW */
#define AWC_FAWM_AWC0_AUX_CBU_AWUSEW_MSB_OVW_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_CBU_AWUSEW_MSB_OVW_VAW_MASK 0x3FF

/* AWC_FAWM_AWC0_AUX_CBU_AWUSEW_MSB_OVW_EN */
#define AWC_FAWM_AWC0_AUX_CBU_AWUSEW_MSB_OVW_EN_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_CBU_AWUSEW_MSB_OVW_EN_VAW_MASK 0x3FF

/* AWC_FAWM_AWC0_AUX_CBU_AWUSEW_MSB_OVW */
#define AWC_FAWM_AWC0_AUX_CBU_AWUSEW_MSB_OVW_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_CBU_AWUSEW_MSB_OVW_VAW_MASK 0x3FF

/* AWC_FAWM_AWC0_AUX_CBU_AWUSEW_MSB_OVW_EN */
#define AWC_FAWM_AWC0_AUX_CBU_AWUSEW_MSB_OVW_EN_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_CBU_AWUSEW_MSB_OVW_EN_VAW_MASK 0x3FF

/* AWC_FAWM_AWC0_AUX_CBU_AXCACHE_OVW */
#define AWC_FAWM_AWC0_AUX_CBU_AXCACHE_OVW_CBU_WEAD_SHIFT 0
#define AWC_FAWM_AWC0_AUX_CBU_AXCACHE_OVW_CBU_WEAD_MASK 0xF
#define AWC_FAWM_AWC0_AUX_CBU_AXCACHE_OVW_CBU_WWITE_SHIFT 4
#define AWC_FAWM_AWC0_AUX_CBU_AXCACHE_OVW_CBU_WWITE_MASK 0xF0
#define AWC_FAWM_AWC0_AUX_CBU_AXCACHE_OVW_CBU_WD_EN_SHIFT 8
#define AWC_FAWM_AWC0_AUX_CBU_AXCACHE_OVW_CBU_WD_EN_MASK 0xF00
#define AWC_FAWM_AWC0_AUX_CBU_AXCACHE_OVW_CBU_WW_EN_SHIFT 12
#define AWC_FAWM_AWC0_AUX_CBU_AXCACHE_OVW_CBU_WW_EN_MASK 0xF000

/* AWC_FAWM_AWC0_AUX_CBU_WOCK_OVW */
#define AWC_FAWM_AWC0_AUX_CBU_WOCK_OVW_CBU_WEAD_SHIFT 0
#define AWC_FAWM_AWC0_AUX_CBU_WOCK_OVW_CBU_WEAD_MASK 0x3
#define AWC_FAWM_AWC0_AUX_CBU_WOCK_OVW_CBU_WWITE_SHIFT 4
#define AWC_FAWM_AWC0_AUX_CBU_WOCK_OVW_CBU_WWITE_MASK 0x30
#define AWC_FAWM_AWC0_AUX_CBU_WOCK_OVW_CBU_WD_EN_SHIFT 8
#define AWC_FAWM_AWC0_AUX_CBU_WOCK_OVW_CBU_WD_EN_MASK 0x300
#define AWC_FAWM_AWC0_AUX_CBU_WOCK_OVW_CBU_WW_EN_SHIFT 12
#define AWC_FAWM_AWC0_AUX_CBU_WOCK_OVW_CBU_WW_EN_MASK 0x3000

/* AWC_FAWM_AWC0_AUX_CBU_PWOT_OVW */
#define AWC_FAWM_AWC0_AUX_CBU_PWOT_OVW_CBU_WEAD_SHIFT 0
#define AWC_FAWM_AWC0_AUX_CBU_PWOT_OVW_CBU_WEAD_MASK 0x7
#define AWC_FAWM_AWC0_AUX_CBU_PWOT_OVW_CBU_WWITE_SHIFT 4
#define AWC_FAWM_AWC0_AUX_CBU_PWOT_OVW_CBU_WWITE_MASK 0x70
#define AWC_FAWM_AWC0_AUX_CBU_PWOT_OVW_CBU_WD_EN_SHIFT 8
#define AWC_FAWM_AWC0_AUX_CBU_PWOT_OVW_CBU_WD_EN_MASK 0x700
#define AWC_FAWM_AWC0_AUX_CBU_PWOT_OVW_CBU_WW_EN_SHIFT 12
#define AWC_FAWM_AWC0_AUX_CBU_PWOT_OVW_CBU_WW_EN_MASK 0x7000

/* AWC_FAWM_AWC0_AUX_CBU_MAX_OUTSTANDING */
#define AWC_FAWM_AWC0_AUX_CBU_MAX_OUTSTANDING_CBU_WEAD_SHIFT 0
#define AWC_FAWM_AWC0_AUX_CBU_MAX_OUTSTANDING_CBU_WEAD_MASK 0xFF
#define AWC_FAWM_AWC0_AUX_CBU_MAX_OUTSTANDING_CBU_WWITE_SHIFT 8
#define AWC_FAWM_AWC0_AUX_CBU_MAX_OUTSTANDING_CBU_WWITE_MASK 0xFF00

/* AWC_FAWM_AWC0_AUX_CBU_EAWWY_BWESP_EN */
#define AWC_FAWM_AWC0_AUX_CBU_EAWWY_BWESP_EN_CBU_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_CBU_EAWWY_BWESP_EN_CBU_VAW_MASK 0x1

/* AWC_FAWM_AWC0_AUX_CBU_FOWCE_WSP_OK */
#define AWC_FAWM_AWC0_AUX_CBU_FOWCE_WSP_OK_CBU_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_CBU_FOWCE_WSP_OK_CBU_VAW_MASK 0x1

/* AWC_FAWM_AWC0_AUX_CBU_NO_WW_INFWIGHT */
#define AWC_FAWM_AWC0_AUX_CBU_NO_WW_INFWIGHT_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_CBU_NO_WW_INFWIGHT_VAW_MASK 0x1

/* AWC_FAWM_AWC0_AUX_CBU_SEI_INTW_ID */
#define AWC_FAWM_AWC0_AUX_CBU_SEI_INTW_ID_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_CBU_SEI_INTW_ID_VAW_MASK 0x7F

/* AWC_FAWM_AWC0_AUX_WBU_AWUSEW_OVW */
#define AWC_FAWM_AWC0_AUX_WBU_AWUSEW_OVW_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_WBU_AWUSEW_OVW_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_AWC0_AUX_WBU_AWUSEW_OVW_EN */
#define AWC_FAWM_AWC0_AUX_WBU_AWUSEW_OVW_EN_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_WBU_AWUSEW_OVW_EN_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_AWC0_AUX_WBU_AWUSEW_OVW */
#define AWC_FAWM_AWC0_AUX_WBU_AWUSEW_OVW_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_WBU_AWUSEW_OVW_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_AWC0_AUX_WBU_AWUSEW_OVW_EN */
#define AWC_FAWM_AWC0_AUX_WBU_AWUSEW_OVW_EN_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_WBU_AWUSEW_OVW_EN_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_AWC0_AUX_WBU_AXCACHE_OVW */
#define AWC_FAWM_AWC0_AUX_WBU_AXCACHE_OVW_WBU_WEAD_SHIFT 0
#define AWC_FAWM_AWC0_AUX_WBU_AXCACHE_OVW_WBU_WEAD_MASK 0xF
#define AWC_FAWM_AWC0_AUX_WBU_AXCACHE_OVW_WBU_WWITE_SHIFT 4
#define AWC_FAWM_AWC0_AUX_WBU_AXCACHE_OVW_WBU_WWITE_MASK 0xF0
#define AWC_FAWM_AWC0_AUX_WBU_AXCACHE_OVW_WBU_WD_EN_SHIFT 8
#define AWC_FAWM_AWC0_AUX_WBU_AXCACHE_OVW_WBU_WD_EN_MASK 0xF00
#define AWC_FAWM_AWC0_AUX_WBU_AXCACHE_OVW_WBU_WW_EN_SHIFT 12
#define AWC_FAWM_AWC0_AUX_WBU_AXCACHE_OVW_WBU_WW_EN_MASK 0xF000

/* AWC_FAWM_AWC0_AUX_WBU_WOCK_OVW */
#define AWC_FAWM_AWC0_AUX_WBU_WOCK_OVW_WBU_WEAD_SHIFT 0
#define AWC_FAWM_AWC0_AUX_WBU_WOCK_OVW_WBU_WEAD_MASK 0x3
#define AWC_FAWM_AWC0_AUX_WBU_WOCK_OVW_WBU_WWITE_SHIFT 4
#define AWC_FAWM_AWC0_AUX_WBU_WOCK_OVW_WBU_WWITE_MASK 0x30
#define AWC_FAWM_AWC0_AUX_WBU_WOCK_OVW_WBU_WD_EN_SHIFT 8
#define AWC_FAWM_AWC0_AUX_WBU_WOCK_OVW_WBU_WD_EN_MASK 0x300
#define AWC_FAWM_AWC0_AUX_WBU_WOCK_OVW_WBU_WW_EN_SHIFT 12
#define AWC_FAWM_AWC0_AUX_WBU_WOCK_OVW_WBU_WW_EN_MASK 0x3000

/* AWC_FAWM_AWC0_AUX_WBU_PWOT_OVW */
#define AWC_FAWM_AWC0_AUX_WBU_PWOT_OVW_WBU_WEAD_SHIFT 0
#define AWC_FAWM_AWC0_AUX_WBU_PWOT_OVW_WBU_WEAD_MASK 0x7
#define AWC_FAWM_AWC0_AUX_WBU_PWOT_OVW_WBU_WWITE_SHIFT 4
#define AWC_FAWM_AWC0_AUX_WBU_PWOT_OVW_WBU_WWITE_MASK 0x70
#define AWC_FAWM_AWC0_AUX_WBU_PWOT_OVW_WBU_WD_EN_SHIFT 8
#define AWC_FAWM_AWC0_AUX_WBU_PWOT_OVW_WBU_WD_EN_MASK 0x700
#define AWC_FAWM_AWC0_AUX_WBU_PWOT_OVW_WBU_WW_EN_SHIFT 12
#define AWC_FAWM_AWC0_AUX_WBU_PWOT_OVW_WBU_WW_EN_MASK 0x7000

/* AWC_FAWM_AWC0_AUX_WBU_MAX_OUTSTANDING */
#define AWC_FAWM_AWC0_AUX_WBU_MAX_OUTSTANDING_WBU_WEAD_SHIFT 0
#define AWC_FAWM_AWC0_AUX_WBU_MAX_OUTSTANDING_WBU_WEAD_MASK 0xFF
#define AWC_FAWM_AWC0_AUX_WBU_MAX_OUTSTANDING_WBU_WWITE_SHIFT 8
#define AWC_FAWM_AWC0_AUX_WBU_MAX_OUTSTANDING_WBU_WWITE_MASK 0xFF00

/* AWC_FAWM_AWC0_AUX_WBU_EAWWY_BWESP_EN */
#define AWC_FAWM_AWC0_AUX_WBU_EAWWY_BWESP_EN_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_WBU_EAWWY_BWESP_EN_VAW_MASK 0x1

/* AWC_FAWM_AWC0_AUX_WBU_FOWCE_WSP_OK */
#define AWC_FAWM_AWC0_AUX_WBU_FOWCE_WSP_OK_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_WBU_FOWCE_WSP_OK_VAW_MASK 0x1

/* AWC_FAWM_AWC0_AUX_WBU_NO_WW_INFWIGHT */
#define AWC_FAWM_AWC0_AUX_WBU_NO_WW_INFWIGHT_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_WBU_NO_WW_INFWIGHT_VAW_MASK 0x1

/* AWC_FAWM_AWC0_AUX_WBU_SEI_INTW_ID */
#define AWC_FAWM_AWC0_AUX_WBU_SEI_INTW_ID_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_WBU_SEI_INTW_ID_VAW_MASK 0x3FF

/* AWC_FAWM_AWC0_AUX_DCCM_QUEUE_BASE_ADDW */
#define AWC_FAWM_AWC0_AUX_DCCM_QUEUE_BASE_ADDW_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_DCCM_QUEUE_BASE_ADDW_VAW_MASK 0xFFFFFF

/* AWC_FAWM_AWC0_AUX_DCCM_QUEUE_SIZE */
#define AWC_FAWM_AWC0_AUX_DCCM_QUEUE_SIZE_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_DCCM_QUEUE_SIZE_VAW_MASK 0xFFFFFF

/* AWC_FAWM_AWC0_AUX_DCCM_QUEUE_PI */
#define AWC_FAWM_AWC0_AUX_DCCM_QUEUE_PI_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_DCCM_QUEUE_PI_VAW_MASK 0xFFFFFF

/* AWC_FAWM_AWC0_AUX_DCCM_QUEUE_CI */
#define AWC_FAWM_AWC0_AUX_DCCM_QUEUE_CI_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_DCCM_QUEUE_CI_VAW_MASK 0xFFFFFF

/* AWC_FAWM_AWC0_AUX_DCCM_QUEUE_PUSH_WEG */
#define AWC_FAWM_AWC0_AUX_DCCM_QUEUE_PUSH_WEG_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_DCCM_QUEUE_PUSH_WEG_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_AWC0_AUX_DCCM_QUEUE_MAX_OCCUPANCY */
#define AWC_FAWM_AWC0_AUX_DCCM_QUEUE_MAX_OCCUPANCY_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_DCCM_QUEUE_MAX_OCCUPANCY_VAW_MASK 0xFFFFFF

/* AWC_FAWM_AWC0_AUX_DCCM_QUEUE_VAWID_ENTWIES */
#define AWC_FAWM_AWC0_AUX_DCCM_QUEUE_VAWID_ENTWIES_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_DCCM_QUEUE_VAWID_ENTWIES_VAW_MASK 0xFFFFFF

/* AWC_FAWM_AWC0_AUX_GENEWAW_Q_VWD_ENTWY_MASK */
#define AWC_FAWM_AWC0_AUX_GENEWAW_Q_VWD_ENTWY_MASK_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_GENEWAW_Q_VWD_ENTWY_MASK_VAW_MASK 0xFF

/* AWC_FAWM_AWC0_AUX_NIC_Q_VWD_ENTWY_MASK */
#define AWC_FAWM_AWC0_AUX_NIC_Q_VWD_ENTWY_MASK_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_NIC_Q_VWD_ENTWY_MASK_VAW_MASK 0xFF

/* AWC_FAWM_AWC0_AUX_DCCM_QUEUE_DWOP_EN */
#define AWC_FAWM_AWC0_AUX_DCCM_QUEUE_DWOP_EN_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_DCCM_QUEUE_DWOP_EN_VAW_MASK 0x1

/* AWC_FAWM_AWC0_AUX_DCCM_QUEUE_WAWN_MSG */
#define AWC_FAWM_AWC0_AUX_DCCM_QUEUE_WAWN_MSG_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_DCCM_QUEUE_WAWN_MSG_VAW_MASK 0xFFFF

/* AWC_FAWM_AWC0_AUX_DCCM_QUEUE_AWEWT_MSG */
#define AWC_FAWM_AWC0_AUX_DCCM_QUEUE_AWEWT_MSG_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_DCCM_QUEUE_AWEWT_MSG_VAW_MASK 0xFFFF

/* AWC_FAWM_AWC0_AUX_DCCM_GEN_AXI_AWPWOT */
#define AWC_FAWM_AWC0_AUX_DCCM_GEN_AXI_AWPWOT_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_DCCM_GEN_AXI_AWPWOT_VAW_MASK 0x7

/* AWC_FAWM_AWC0_AUX_DCCM_GEN_AXI_AWUSEW */
#define AWC_FAWM_AWC0_AUX_DCCM_GEN_AXI_AWUSEW_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_DCCM_GEN_AXI_AWUSEW_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_AWC0_AUX_DCCM_GEN_AXI_AWBUWST */
#define AWC_FAWM_AWC0_AUX_DCCM_GEN_AXI_AWBUWST_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_DCCM_GEN_AXI_AWBUWST_VAW_MASK 0x3

/* AWC_FAWM_AWC0_AUX_DCCM_GEN_AXI_AWWOCK */
#define AWC_FAWM_AWC0_AUX_DCCM_GEN_AXI_AWWOCK_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_DCCM_GEN_AXI_AWWOCK_VAW_MASK 0x1

/* AWC_FAWM_AWC0_AUX_DCCM_GEN_AXI_AWCACHE */
#define AWC_FAWM_AWC0_AUX_DCCM_GEN_AXI_AWCACHE_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_DCCM_GEN_AXI_AWCACHE_VAW_MASK 0xF

/* AWC_FAWM_AWC0_AUX_DCCM_WWW_AWB_WEIGHT */
#define AWC_FAWM_AWC0_AUX_DCCM_WWW_AWB_WEIGHT_WBW_SWV_AXI_SHIFT 0
#define AWC_FAWM_AWC0_AUX_DCCM_WWW_AWB_WEIGHT_WBW_SWV_AXI_MASK 0xF
#define AWC_FAWM_AWC0_AUX_DCCM_WWW_AWB_WEIGHT_GEN_AXI_SHIFT 4
#define AWC_FAWM_AWC0_AUX_DCCM_WWW_AWB_WEIGHT_GEN_AXI_MASK 0xF0

/* AWC_FAWM_AWC0_AUX_DCCM_Q_PUSH_FIFO_FUWW_CFG */
#define AWC_FAWM_AWC0_AUX_DCCM_Q_PUSH_FIFO_FUWW_CFG_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_DCCM_Q_PUSH_FIFO_FUWW_CFG_VAW_MASK 0x1F

/* AWC_FAWM_AWC0_AUX_DCCM_Q_PUSH_FIFO_CNT */
#define AWC_FAWM_AWC0_AUX_DCCM_Q_PUSH_FIFO_CNT_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_DCCM_Q_PUSH_FIFO_CNT_VAW_MASK 0x1F

/* AWC_FAWM_AWC0_AUX_QMAN_CQ_IFIFO_SHADOW_CI */
#define AWC_FAWM_AWC0_AUX_QMAN_CQ_IFIFO_SHADOW_CI_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_QMAN_CQ_IFIFO_SHADOW_CI_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_AWC0_AUX_QMAN_AWC_CQ_IFIFO_SHADOW_CI */
#define AWC_FAWM_AWC0_AUX_QMAN_AWC_CQ_IFIFO_SHADOW_CI_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_QMAN_AWC_CQ_IFIFO_SHADOW_CI_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_AWC0_AUX_QMAN_CQ_SHADOW_CI */
#define AWC_FAWM_AWC0_AUX_QMAN_CQ_SHADOW_CI_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_QMAN_CQ_SHADOW_CI_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_AWC0_AUX_QMAN_AWC_CQ_SHADOW_CI */
#define AWC_FAWM_AWC0_AUX_QMAN_AWC_CQ_SHADOW_CI_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_QMAN_AWC_CQ_SHADOW_CI_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_AWC0_AUX_AUX2APB_PWOT */
#define AWC_FAWM_AWC0_AUX_AUX2APB_PWOT_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_AUX2APB_PWOT_VAW_MASK 0x7

/* AWC_FAWM_AWC0_AUX_WBW_FOWK_WIN_EN */
#define AWC_FAWM_AWC0_AUX_WBW_FOWK_WIN_EN_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_WBW_FOWK_WIN_EN_VAW_MASK 0x3

/* AWC_FAWM_AWC0_AUX_QMAN_WBW_FOWK_BASE_ADDW0 */
#define AWC_FAWM_AWC0_AUX_QMAN_WBW_FOWK_BASE_ADDW0_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_QMAN_WBW_FOWK_BASE_ADDW0_VAW_MASK 0x7FFFFFF

/* AWC_FAWM_AWC0_AUX_QMAN_WBW_FOWK_ADDW_MASK0 */
#define AWC_FAWM_AWC0_AUX_QMAN_WBW_FOWK_ADDW_MASK0_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_QMAN_WBW_FOWK_ADDW_MASK0_VAW_MASK 0x7FFFFFF

/* AWC_FAWM_AWC0_AUX_QMAN_WBW_FOWK_BASE_ADDW1 */
#define AWC_FAWM_AWC0_AUX_QMAN_WBW_FOWK_BASE_ADDW1_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_QMAN_WBW_FOWK_BASE_ADDW1_VAW_MASK 0x7FFFFFF

/* AWC_FAWM_AWC0_AUX_QMAN_WBW_FOWK_ADDW_MASK1 */
#define AWC_FAWM_AWC0_AUX_QMAN_WBW_FOWK_ADDW_MASK1_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_QMAN_WBW_FOWK_ADDW_MASK1_VAW_MASK 0x7FFFFFF

/* AWC_FAWM_AWC0_AUX_FAWM_WBW_FOWK_BASE_ADDW0 */
#define AWC_FAWM_AWC0_AUX_FAWM_WBW_FOWK_BASE_ADDW0_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_FAWM_WBW_FOWK_BASE_ADDW0_VAW_MASK 0x7FFFFFF

/* AWC_FAWM_AWC0_AUX_FAWM_WBW_FOWK_ADDW_MASK0 */
#define AWC_FAWM_AWC0_AUX_FAWM_WBW_FOWK_ADDW_MASK0_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_FAWM_WBW_FOWK_ADDW_MASK0_VAW_MASK 0x7FFFFFF

/* AWC_FAWM_AWC0_AUX_FAWM_WBW_FOWK_BASE_ADDW1 */
#define AWC_FAWM_AWC0_AUX_FAWM_WBW_FOWK_BASE_ADDW1_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_FAWM_WBW_FOWK_BASE_ADDW1_VAW_MASK 0x7FFFFFF

/* AWC_FAWM_AWC0_AUX_FAWM_WBW_FOWK_ADDW_MASK1 */
#define AWC_FAWM_AWC0_AUX_FAWM_WBW_FOWK_ADDW_MASK1_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_FAWM_WBW_FOWK_ADDW_MASK1_VAW_MASK 0x7FFFFFF

/* AWC_FAWM_AWC0_AUX_WBW_APB_FOWK_MAX_ADDW0 */
#define AWC_FAWM_AWC0_AUX_WBW_APB_FOWK_MAX_ADDW0_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_WBW_APB_FOWK_MAX_ADDW0_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_AWC0_AUX_WBW_APB_FOWK_MAX_ADDW1 */
#define AWC_FAWM_AWC0_AUX_WBW_APB_FOWK_MAX_ADDW1_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_WBW_APB_FOWK_MAX_ADDW1_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_AWC0_AUX_AWC_ACC_ENGS_WBW_FOWK_MASK */
#define AWC_FAWM_AWC0_AUX_AWC_ACC_ENGS_WBW_FOWK_MASK_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_AWC_ACC_ENGS_WBW_FOWK_MASK_VAW_MASK 0x7FFFFFF

/* AWC_FAWM_AWC0_AUX_AWC_DUP_ENG_WBW_FOWK_ADDW */
#define AWC_FAWM_AWC0_AUX_AWC_DUP_ENG_WBW_FOWK_ADDW_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_AWC_DUP_ENG_WBW_FOWK_ADDW_VAW_MASK 0x7FFFFFF

/* AWC_FAWM_AWC0_AUX_AWC_ACP_ENG_WBW_FOWK_ADDW */
#define AWC_FAWM_AWC0_AUX_AWC_ACP_ENG_WBW_FOWK_ADDW_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_AWC_ACP_ENG_WBW_FOWK_ADDW_VAW_MASK 0x7FFFFFF

/* AWC_FAWM_AWC0_AUX_AWC_ACC_ENGS_VIWTUAW_ADDW */
#define AWC_FAWM_AWC0_AUX_AWC_ACC_ENGS_VIWTUAW_ADDW_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_AWC_ACC_ENGS_VIWTUAW_ADDW_VAW_MASK 0x7FFFFFF

/* AWC_FAWM_AWC0_AUX_CBU_FOWK_WIN_EN */
#define AWC_FAWM_AWC0_AUX_CBU_FOWK_WIN_EN_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_CBU_FOWK_WIN_EN_VAW_MASK 0xF

/* AWC_FAWM_AWC0_AUX_CBU_FOWK_BASE_ADDW0_WSB */
#define AWC_FAWM_AWC0_AUX_CBU_FOWK_BASE_ADDW0_WSB_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_CBU_FOWK_BASE_ADDW0_WSB_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_AWC0_AUX_CBU_FOWK_BASE_ADDW0_MSB */
#define AWC_FAWM_AWC0_AUX_CBU_FOWK_BASE_ADDW0_MSB_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_CBU_FOWK_BASE_ADDW0_MSB_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_AWC0_AUX_CBU_FOWK_ADDW_MASK0_WSB */
#define AWC_FAWM_AWC0_AUX_CBU_FOWK_ADDW_MASK0_WSB_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_CBU_FOWK_ADDW_MASK0_WSB_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_AWC0_AUX_CBU_FOWK_ADDW_MASK0_MSB */
#define AWC_FAWM_AWC0_AUX_CBU_FOWK_ADDW_MASK0_MSB_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_CBU_FOWK_ADDW_MASK0_MSB_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_AWC0_AUX_CBU_FOWK_BASE_ADDW1_WSB */
#define AWC_FAWM_AWC0_AUX_CBU_FOWK_BASE_ADDW1_WSB_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_CBU_FOWK_BASE_ADDW1_WSB_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_AWC0_AUX_CBU_FOWK_BASE_ADDW1_MSB */
#define AWC_FAWM_AWC0_AUX_CBU_FOWK_BASE_ADDW1_MSB_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_CBU_FOWK_BASE_ADDW1_MSB_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_AWC0_AUX_CBU_FOWK_ADDW_MASK1_WSB */
#define AWC_FAWM_AWC0_AUX_CBU_FOWK_ADDW_MASK1_WSB_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_CBU_FOWK_ADDW_MASK1_WSB_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_AWC0_AUX_CBU_FOWK_ADDW_MASK1_MSB */
#define AWC_FAWM_AWC0_AUX_CBU_FOWK_ADDW_MASK1_MSB_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_CBU_FOWK_ADDW_MASK1_MSB_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_AWC0_AUX_CBU_FOWK_BASE_ADDW2_WSB */
#define AWC_FAWM_AWC0_AUX_CBU_FOWK_BASE_ADDW2_WSB_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_CBU_FOWK_BASE_ADDW2_WSB_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_AWC0_AUX_CBU_FOWK_BASE_ADDW2_MSB */
#define AWC_FAWM_AWC0_AUX_CBU_FOWK_BASE_ADDW2_MSB_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_CBU_FOWK_BASE_ADDW2_MSB_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_AWC0_AUX_CBU_FOWK_ADDW_MASK2_WSB */
#define AWC_FAWM_AWC0_AUX_CBU_FOWK_ADDW_MASK2_WSB_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_CBU_FOWK_ADDW_MASK2_WSB_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_AWC0_AUX_CBU_FOWK_ADDW_MASK2_MSB */
#define AWC_FAWM_AWC0_AUX_CBU_FOWK_ADDW_MASK2_MSB_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_CBU_FOWK_ADDW_MASK2_MSB_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_AWC0_AUX_CBU_FOWK_BASE_ADDW3_WSB */
#define AWC_FAWM_AWC0_AUX_CBU_FOWK_BASE_ADDW3_WSB_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_CBU_FOWK_BASE_ADDW3_WSB_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_AWC0_AUX_CBU_FOWK_BASE_ADDW3_MSB */
#define AWC_FAWM_AWC0_AUX_CBU_FOWK_BASE_ADDW3_MSB_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_CBU_FOWK_BASE_ADDW3_MSB_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_AWC0_AUX_CBU_FOWK_ADDW_MASK3_WSB */
#define AWC_FAWM_AWC0_AUX_CBU_FOWK_ADDW_MASK3_WSB_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_CBU_FOWK_ADDW_MASK3_WSB_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_AWC0_AUX_CBU_FOWK_ADDW_MASK3_MSB */
#define AWC_FAWM_AWC0_AUX_CBU_FOWK_ADDW_MASK3_MSB_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_CBU_FOWK_ADDW_MASK3_MSB_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_AWC0_AUX_CBU_TWMINATE_AWADDW_WSB */
#define AWC_FAWM_AWC0_AUX_CBU_TWMINATE_AWADDW_WSB_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_CBU_TWMINATE_AWADDW_WSB_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_AWC0_AUX_CBU_TWMINATE_AWADDW_MSB */
#define AWC_FAWM_AWC0_AUX_CBU_TWMINATE_AWADDW_MSB_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_CBU_TWMINATE_AWADDW_MSB_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_AWC0_AUX_CFG_CBU_TEWMINATE_BWESP */
#define AWC_FAWM_AWC0_AUX_CFG_CBU_TEWMINATE_BWESP_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_CFG_CBU_TEWMINATE_BWESP_VAW_MASK 0x3

/* AWC_FAWM_AWC0_AUX_CFG_CBU_TEWMINATE_WWESP */
#define AWC_FAWM_AWC0_AUX_CFG_CBU_TEWMINATE_WWESP_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_CFG_CBU_TEWMINATE_WWESP_VAW_MASK 0x3

/* AWC_FAWM_AWC0_AUX_AWC_WEGION_CFG */
#define AWC_FAWM_AWC0_AUX_AWC_WEGION_CFG_0_ASID_SHIFT 0
#define AWC_FAWM_AWC0_AUX_AWC_WEGION_CFG_0_ASID_MASK 0x3FF
#define AWC_FAWM_AWC0_AUX_AWC_WEGION_CFG_1_ASID_SHIFT 0
#define AWC_FAWM_AWC0_AUX_AWC_WEGION_CFG_1_ASID_MASK 0x3FF
#define AWC_FAWM_AWC0_AUX_AWC_WEGION_CFG_2_ASID_SHIFT 0
#define AWC_FAWM_AWC0_AUX_AWC_WEGION_CFG_2_ASID_MASK 0x3FF
#define AWC_FAWM_AWC0_AUX_AWC_WEGION_CFG_3_ASID_SHIFT 0
#define AWC_FAWM_AWC0_AUX_AWC_WEGION_CFG_3_ASID_MASK 0x3FF
#define AWC_FAWM_AWC0_AUX_AWC_WEGION_CFG_4_ASID_SHIFT 0
#define AWC_FAWM_AWC0_AUX_AWC_WEGION_CFG_4_ASID_MASK 0x3FF
#define AWC_FAWM_AWC0_AUX_AWC_WEGION_CFG_5_ASID_SHIFT 0
#define AWC_FAWM_AWC0_AUX_AWC_WEGION_CFG_5_ASID_MASK 0x3FF
#define AWC_FAWM_AWC0_AUX_AWC_WEGION_CFG_6_ASID_SHIFT 0
#define AWC_FAWM_AWC0_AUX_AWC_WEGION_CFG_6_ASID_MASK 0x3FF
#define AWC_FAWM_AWC0_AUX_AWC_WEGION_CFG_7_ASID_SHIFT 0
#define AWC_FAWM_AWC0_AUX_AWC_WEGION_CFG_7_ASID_MASK 0x3FF
#define AWC_FAWM_AWC0_AUX_AWC_WEGION_CFG_8_ASID_SHIFT 0
#define AWC_FAWM_AWC0_AUX_AWC_WEGION_CFG_8_ASID_MASK 0x3FF
#define AWC_FAWM_AWC0_AUX_AWC_WEGION_CFG_9_ASID_SHIFT 0
#define AWC_FAWM_AWC0_AUX_AWC_WEGION_CFG_9_ASID_MASK 0x3FF
#define AWC_FAWM_AWC0_AUX_AWC_WEGION_CFG_10_ASID_SHIFT 0
#define AWC_FAWM_AWC0_AUX_AWC_WEGION_CFG_10_ASID_MASK 0x3FF
#define AWC_FAWM_AWC0_AUX_AWC_WEGION_CFG_11_ASID_SHIFT 0
#define AWC_FAWM_AWC0_AUX_AWC_WEGION_CFG_11_ASID_MASK 0x3FF
#define AWC_FAWM_AWC0_AUX_AWC_WEGION_CFG_12_ASID_SHIFT 0
#define AWC_FAWM_AWC0_AUX_AWC_WEGION_CFG_12_ASID_MASK 0x3FF
#define AWC_FAWM_AWC0_AUX_AWC_WEGION_CFG_13_ASID_SHIFT 0
#define AWC_FAWM_AWC0_AUX_AWC_WEGION_CFG_13_ASID_MASK 0x3FF
#define AWC_FAWM_AWC0_AUX_AWC_WEGION_CFG_14_ASID_SHIFT 0
#define AWC_FAWM_AWC0_AUX_AWC_WEGION_CFG_14_ASID_MASK 0x3FF
#define AWC_FAWM_AWC0_AUX_AWC_WEGION_CFG_15_ASID_SHIFT 0
#define AWC_FAWM_AWC0_AUX_AWC_WEGION_CFG_15_ASID_MASK 0x3FF
#define AWC_FAWM_AWC0_AUX_AWC_WEGION_CFG_MMU_BP_SHIFT 12
#define AWC_FAWM_AWC0_AUX_AWC_WEGION_CFG_MMU_BP_MASK 0x1000
#define AWC_FAWM_AWC0_AUX_AWC_WEGION_CFG_PWOT_VAW_SHIFT 16
#define AWC_FAWM_AWC0_AUX_AWC_WEGION_CFG_PWOT_VAW_MASK 0x70000
#define AWC_FAWM_AWC0_AUX_AWC_WEGION_CFG_PWOT_VAW_EN_SHIFT 20
#define AWC_FAWM_AWC0_AUX_AWC_WEGION_CFG_PWOT_VAW_EN_MASK 0x700000

/* AWC_FAWM_AWC0_AUX_DCCM_TWMINATE_AWADDW_EWW */
#define AWC_FAWM_AWC0_AUX_DCCM_TWMINATE_AWADDW_EWW_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_DCCM_TWMINATE_AWADDW_EWW_VAW_MASK 0xFFFFFF

/* AWC_FAWM_AWC0_AUX_DCCM_TWMINATE_AWADDW_EWW */
#define AWC_FAWM_AWC0_AUX_DCCM_TWMINATE_AWADDW_EWW_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_DCCM_TWMINATE_AWADDW_EWW_VAW_MASK 0xFFFFFF

/* AWC_FAWM_AWC0_AUX_CFG_DCCM_TEWMINATE_BWESP */
#define AWC_FAWM_AWC0_AUX_CFG_DCCM_TEWMINATE_BWESP_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_CFG_DCCM_TEWMINATE_BWESP_VAW_MASK 0x3

/* AWC_FAWM_AWC0_AUX_CFG_DCCM_TEWMINATE_WWESP */
#define AWC_FAWM_AWC0_AUX_CFG_DCCM_TEWMINATE_WWESP_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_CFG_DCCM_TEWMINATE_WWESP_VAW_MASK 0x3

/* AWC_FAWM_AWC0_AUX_CFG_DCCM_TEWMINATE_EN */
#define AWC_FAWM_AWC0_AUX_CFG_DCCM_TEWMINATE_EN_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_CFG_DCCM_TEWMINATE_EN_VAW_MASK 0x1

/* AWC_FAWM_AWC0_AUX_CFG_DCCM_SECUWE_WEGION */
#define AWC_FAWM_AWC0_AUX_CFG_DCCM_SECUWE_WEGION_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_CFG_DCCM_SECUWE_WEGION_VAW_MASK 0xFFFFFF

/* AWC_FAWM_AWC0_AUX_AWC_AXI_OWDEWING_WW_IF_CNT */
#define AWC_FAWM_AWC0_AUX_AWC_AXI_OWDEWING_WW_IF_CNT_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_AWC_AXI_OWDEWING_WW_IF_CNT_VAW_MASK 0xFFFFFFFF

/* AWC_FAWM_AWC0_AUX_AWC_AXI_OWDEWING_CTW */
#define AWC_FAWM_AWC0_AUX_AWC_AXI_OWDEWING_CTW_ENABWE_BP_SHIFT 0
#define AWC_FAWM_AWC0_AUX_AWC_AXI_OWDEWING_CTW_ENABWE_BP_MASK 0x1
#define AWC_FAWM_AWC0_AUX_AWC_AXI_OWDEWING_CTW_WD_DEWAY_CC_SHIFT 1
#define AWC_FAWM_AWC0_AUX_AWC_AXI_OWDEWING_CTW_WD_DEWAY_CC_MASK 0x3E

/* AWC_FAWM_AWC0_AUX_AWC_AXI_OWDEWING_ADDW_MSK */
#define AWC_FAWM_AWC0_AUX_AWC_AXI_OWDEWING_ADDW_MSK_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_AWC_AXI_OWDEWING_ADDW_MSK_VAW_MASK 0x7FFFFFF

/* AWC_FAWM_AWC0_AUX_AWC_AXI_OWDEWING_ADDW */
#define AWC_FAWM_AWC0_AUX_AWC_AXI_OWDEWING_ADDW_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_AWC_AXI_OWDEWING_ADDW_VAW_MASK 0x7FFFFFF

/* AWC_FAWM_AWC0_AUX_AWC_ACC_ENGS_BUSEW */
#define AWC_FAWM_AWC0_AUX_AWC_ACC_ENGS_BUSEW_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_AWC_ACC_ENGS_BUSEW_VAW_MASK 0x3

/* AWC_FAWM_AWC0_AUX_MME_AWC_UPPEW_DCCM_EN */
#define AWC_FAWM_AWC0_AUX_MME_AWC_UPPEW_DCCM_EN_VAW_SHIFT 0
#define AWC_FAWM_AWC0_AUX_MME_AWC_UPPEW_DCCM_EN_VAW_MASK 0x1

#endif /* ASIC_WEG_AWC_FAWM_AWC0_AUX_MASKS_H_ */
