/nix/store/ncw864rylz6x57l3x20fsf8gg1h05bfa-llvm-binutils-17.0.6/bin/llvm-ar qc libirata_sim.a CMakeFiles/irata_sim.dir/src/components/alu/add.cpp.o CMakeFiles/irata_sim.dir/src/components/alu/address_add.cpp.o CMakeFiles/irata_sim.dir/src/components/alu/alu.cpp.o CMakeFiles/irata_sim.dir/src/components/alu/and.cpp.o CMakeFiles/irata_sim.dir/src/components/alu/module.cpp.o CMakeFiles/irata_sim.dir/src/components/alu/or.cpp.o CMakeFiles/irata_sim.dir/src/components/alu/rotate_left.cpp.o CMakeFiles/irata_sim.dir/src/components/alu/rotate_right.cpp.o CMakeFiles/irata_sim.dir/src/components/alu/shift_left.cpp.o CMakeFiles/irata_sim.dir/src/components/alu/shift_right.cpp.o CMakeFiles/irata_sim.dir/src/components/alu/subtract.cpp.o CMakeFiles/irata_sim.dir/src/components/alu/xor.cpp.o CMakeFiles/irata_sim.dir/src/components/bus.cpp.o CMakeFiles/irata_sim.dir/src/components/component.cpp.o CMakeFiles/irata_sim.dir/src/components/control.cpp.o CMakeFiles/irata_sim.dir/src/components/controller/complete_statuses.cpp.o CMakeFiles/irata_sim.dir/src/components/controller/control_encoder.cpp.o CMakeFiles/irata_sim.dir/src/components/controller/controller.cpp.o CMakeFiles/irata_sim.dir/src/components/controller/instruction_encoder.cpp.o CMakeFiles/irata_sim.dir/src/components/controller/instruction_memory.cpp.o CMakeFiles/irata_sim.dir/src/components/controller/partial_statuses.cpp.o CMakeFiles/irata_sim.dir/src/components/controller/status_encoder.cpp.o CMakeFiles/irata_sim.dir/src/components/counter.cpp.o CMakeFiles/irata_sim.dir/src/components/cpu.cpp.o CMakeFiles/irata_sim.dir/src/components/irata.cpp.o CMakeFiles/irata_sim.dir/src/components/memory/address.cpp.o CMakeFiles/irata_sim.dir/src/components/memory/memory.cpp.o CMakeFiles/irata_sim.dir/src/components/memory/ram.cpp.o CMakeFiles/irata_sim.dir/src/components/memory/region.cpp.o CMakeFiles/irata_sim.dir/src/components/memory/rom.cpp.o CMakeFiles/irata_sim.dir/src/components/register.cpp.o CMakeFiles/irata_sim.dir/src/components/status.cpp.o CMakeFiles/irata_sim.dir/src/components/status_register.cpp.o CMakeFiles/irata_sim.dir/src/components/word_counter.cpp.o CMakeFiles/irata_sim.dir/src/components/word_register.cpp.o CMakeFiles/irata_sim.dir/src/hdl/alu_decl.cpp.o CMakeFiles/irata_sim.dir/src/hdl/alu_opcode.cpp.o CMakeFiles/irata_sim.dir/src/hdl/bus_decl.cpp.o CMakeFiles/irata_sim.dir/src/hdl/component_decl.cpp.o CMakeFiles/irata_sim.dir/src/hdl/component_type.cpp.o CMakeFiles/irata_sim.dir/src/hdl/control_decl.cpp.o CMakeFiles/irata_sim.dir/src/hdl/controller_decl.cpp.o CMakeFiles/irata_sim.dir/src/hdl/cpu_decl.cpp.o CMakeFiles/irata_sim.dir/src/hdl/irata_decl.cpp.o CMakeFiles/irata_sim.dir/src/hdl/memory_decl.cpp.o CMakeFiles/irata_sim.dir/src/hdl/register_decl.cpp.o CMakeFiles/irata_sim.dir/src/hdl/status_decl.cpp.o CMakeFiles/irata_sim.dir/src/hdl/status_register_decl.cpp.o CMakeFiles/irata_sim.dir/src/hdl/tick_phase.cpp.o CMakeFiles/irata_sim.dir/src/microcode/compiler/compiler.cpp.o CMakeFiles/irata_sim.dir/src/microcode/compiler/ir/instruction.cpp.o CMakeFiles/irata_sim.dir/src/microcode/compiler/ir/instruction_set.cpp.o CMakeFiles/irata_sim.dir/src/microcode/compiler/ir/step.cpp.o CMakeFiles/irata_sim.dir/src/microcode/compiler/passes/bus_validator.cpp.o CMakeFiles/irata_sim.dir/src/microcode/compiler/passes/fetch_stage_validator.cpp.o CMakeFiles/irata_sim.dir/src/microcode/compiler/passes/instruction_coverage_validator.cpp.o CMakeFiles/irata_sim.dir/src/microcode/compiler/passes/status_completeness_validator.cpp.o CMakeFiles/irata_sim.dir/src/microcode/compiler/passes/step_index_transformer.cpp.o CMakeFiles/irata_sim.dir/src/microcode/compiler/passes/step_index_validator.cpp.o CMakeFiles/irata_sim.dir/src/microcode/compiler/passes/step_merger.cpp.o CMakeFiles/irata_sim.dir/src/microcode/dsl/instruction.cpp.o CMakeFiles/irata_sim.dir/src/microcode/dsl/instruction_set.cpp.o CMakeFiles/irata_sim.dir/src/microcode/dsl/irata_instruction_set.cpp.o CMakeFiles/irata_sim.dir/src/microcode/dsl/step.cpp.o CMakeFiles/irata_sim.dir/src/microcode/table/entry.cpp.o CMakeFiles/irata_sim.dir/src/microcode/table/table.cpp.o
/nix/store/ncw864rylz6x57l3x20fsf8gg1h05bfa-llvm-binutils-17.0.6/bin/llvm-ranlib libirata_sim.a
