

================================================================
== Vivado HLS Report for 'flat'
================================================================
* Date:           Fri Aug  9 14:55:04 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       mp2_fp1_ap_d1c_d2c_ap_d2_r3
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|     8.781|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  861|  861|  861|  861|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                  |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_Loop        |  860|  860|       172|          -|          -|     5|    no    |
        | + Col_Loop       |  170|  170|        34|          -|          -|     5|    no    |
        |  ++ Filter_Loop  |   32|   32|         2|          -|          -|    16|    no    |
        +------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    141|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|    113|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     87|    -|
|Register         |        -|      -|      83|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      83|    341|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+--------------------+---------+-------+---+-----+-----+
    |         Instance        |       Module       | BRAM_18K| DSP48E| FF| LUT | URAM|
    +-------------------------+--------------------+---------+-------+---+-----+-----+
    |cnn_mux_255_14_1_1_U263  |cnn_mux_255_14_1_1  |        0|      0|  0|  113|    0|
    +-------------------------+--------------------+---------+-------+---+-----+-----+
    |Total                    |                    |        0|      0|  0|  113|    0|
    +-------------------------+--------------------+---------+-------+---+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln15_1_fu_671_p2   |     +    |      0|  0|  15|           9|           1|
    |add_ln15_fu_545_p2     |     +    |      0|  0|  15|           9|           5|
    |add_ln203_1_fu_555_p2  |     +    |      0|  0|  13|           4|           4|
    |add_ln203_fu_564_p2    |     +    |      0|  0|  15|           5|           5|
    |c_fu_539_p2            |     +    |      0|  0|  12|           3|           1|
    |f_fu_575_p2            |     +    |      0|  0|  15|           5|           1|
    |i_fu_515_p2            |     +    |      0|  0|  15|           9|           7|
    |r_fu_509_p2            |     +    |      0|  0|  12|           3|           1|
    |icmp_ln12_fu_569_p2    |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln6_fu_503_p2     |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln9_fu_533_p2     |   icmp   |      0|  0|   9|           3|           3|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 141|          58|          37|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  33|          6|    1|          6|
    |c_0_reg_470  |   9|          2|    3|          6|
    |f_0_reg_492  |   9|          2|    5|         10|
    |i_0_reg_436  |   9|          2|    9|         18|
    |i_1_reg_459  |   9|          2|    9|         18|
    |i_2_reg_481  |   9|          2|    9|         18|
    |r_0_reg_448  |   9|          2|    3|          6|
    +-------------+----+-----------+-----+-----------+
    |Total        |  87|         18|   39|         82|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+---+----+-----+-----------+
    |        Name        | FF| LUT| Bits| Const Bits|
    +--------------------+---+----+-----+-----------+
    |add_ln15_reg_708    |  9|   0|    9|          0|
    |add_ln203_reg_713   |  5|   0|    5|          0|
    |ap_CS_fsm           |  5|   0|    5|          0|
    |c_0_reg_470         |  3|   0|    3|          0|
    |c_reg_703           |  3|   0|    3|          0|
    |f_0_reg_492         |  5|   0|    5|          0|
    |f_reg_721           |  5|   0|    5|          0|
    |i_0_reg_436         |  9|   0|    9|          0|
    |i_1_reg_459         |  9|   0|    9|          0|
    |i_2_reg_481         |  9|   0|    9|          0|
    |i_reg_685           |  9|   0|    9|          0|
    |r_0_reg_448         |  3|   0|    3|          0|
    |r_reg_680           |  3|   0|    3|          0|
    |shl_ln_reg_695      |  3|   0|    5|          2|
    |zext_ln203_reg_690  |  3|   0|    4|          1|
    +--------------------+---+----+-----+-----------+
    |Total               | 83|   0|   86|          3|
    +--------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |        flat        | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |        flat        | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |        flat        | return value |
|ap_done                      | out |    1| ap_ctrl_hs |        flat        | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |        flat        | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |        flat        | return value |
|max_pool_out_0_0_V_address0  | out |    4|  ap_memory | max_pool_out_0_0_V |     array    |
|max_pool_out_0_0_V_ce0       | out |    1|  ap_memory | max_pool_out_0_0_V |     array    |
|max_pool_out_0_0_V_q0        |  in |   14|  ap_memory | max_pool_out_0_0_V |     array    |
|max_pool_out_0_1_V_address0  | out |    4|  ap_memory | max_pool_out_0_1_V |     array    |
|max_pool_out_0_1_V_ce0       | out |    1|  ap_memory | max_pool_out_0_1_V |     array    |
|max_pool_out_0_1_V_q0        |  in |   14|  ap_memory | max_pool_out_0_1_V |     array    |
|max_pool_out_0_2_V_address0  | out |    4|  ap_memory | max_pool_out_0_2_V |     array    |
|max_pool_out_0_2_V_ce0       | out |    1|  ap_memory | max_pool_out_0_2_V |     array    |
|max_pool_out_0_2_V_q0        |  in |   14|  ap_memory | max_pool_out_0_2_V |     array    |
|max_pool_out_0_3_V_address0  | out |    4|  ap_memory | max_pool_out_0_3_V |     array    |
|max_pool_out_0_3_V_ce0       | out |    1|  ap_memory | max_pool_out_0_3_V |     array    |
|max_pool_out_0_3_V_q0        |  in |   14|  ap_memory | max_pool_out_0_3_V |     array    |
|max_pool_out_0_4_V_address0  | out |    4|  ap_memory | max_pool_out_0_4_V |     array    |
|max_pool_out_0_4_V_ce0       | out |    1|  ap_memory | max_pool_out_0_4_V |     array    |
|max_pool_out_0_4_V_q0        |  in |   14|  ap_memory | max_pool_out_0_4_V |     array    |
|max_pool_out_1_0_V_address0  | out |    4|  ap_memory | max_pool_out_1_0_V |     array    |
|max_pool_out_1_0_V_ce0       | out |    1|  ap_memory | max_pool_out_1_0_V |     array    |
|max_pool_out_1_0_V_q0        |  in |   14|  ap_memory | max_pool_out_1_0_V |     array    |
|max_pool_out_1_1_V_address0  | out |    4|  ap_memory | max_pool_out_1_1_V |     array    |
|max_pool_out_1_1_V_ce0       | out |    1|  ap_memory | max_pool_out_1_1_V |     array    |
|max_pool_out_1_1_V_q0        |  in |   14|  ap_memory | max_pool_out_1_1_V |     array    |
|max_pool_out_1_2_V_address0  | out |    4|  ap_memory | max_pool_out_1_2_V |     array    |
|max_pool_out_1_2_V_ce0       | out |    1|  ap_memory | max_pool_out_1_2_V |     array    |
|max_pool_out_1_2_V_q0        |  in |   14|  ap_memory | max_pool_out_1_2_V |     array    |
|max_pool_out_1_3_V_address0  | out |    4|  ap_memory | max_pool_out_1_3_V |     array    |
|max_pool_out_1_3_V_ce0       | out |    1|  ap_memory | max_pool_out_1_3_V |     array    |
|max_pool_out_1_3_V_q0        |  in |   14|  ap_memory | max_pool_out_1_3_V |     array    |
|max_pool_out_1_4_V_address0  | out |    4|  ap_memory | max_pool_out_1_4_V |     array    |
|max_pool_out_1_4_V_ce0       | out |    1|  ap_memory | max_pool_out_1_4_V |     array    |
|max_pool_out_1_4_V_q0        |  in |   14|  ap_memory | max_pool_out_1_4_V |     array    |
|max_pool_out_2_0_V_address0  | out |    4|  ap_memory | max_pool_out_2_0_V |     array    |
|max_pool_out_2_0_V_ce0       | out |    1|  ap_memory | max_pool_out_2_0_V |     array    |
|max_pool_out_2_0_V_q0        |  in |   14|  ap_memory | max_pool_out_2_0_V |     array    |
|max_pool_out_2_1_V_address0  | out |    4|  ap_memory | max_pool_out_2_1_V |     array    |
|max_pool_out_2_1_V_ce0       | out |    1|  ap_memory | max_pool_out_2_1_V |     array    |
|max_pool_out_2_1_V_q0        |  in |   14|  ap_memory | max_pool_out_2_1_V |     array    |
|max_pool_out_2_2_V_address0  | out |    4|  ap_memory | max_pool_out_2_2_V |     array    |
|max_pool_out_2_2_V_ce0       | out |    1|  ap_memory | max_pool_out_2_2_V |     array    |
|max_pool_out_2_2_V_q0        |  in |   14|  ap_memory | max_pool_out_2_2_V |     array    |
|max_pool_out_2_3_V_address0  | out |    4|  ap_memory | max_pool_out_2_3_V |     array    |
|max_pool_out_2_3_V_ce0       | out |    1|  ap_memory | max_pool_out_2_3_V |     array    |
|max_pool_out_2_3_V_q0        |  in |   14|  ap_memory | max_pool_out_2_3_V |     array    |
|max_pool_out_2_4_V_address0  | out |    4|  ap_memory | max_pool_out_2_4_V |     array    |
|max_pool_out_2_4_V_ce0       | out |    1|  ap_memory | max_pool_out_2_4_V |     array    |
|max_pool_out_2_4_V_q0        |  in |   14|  ap_memory | max_pool_out_2_4_V |     array    |
|max_pool_out_3_0_V_address0  | out |    4|  ap_memory | max_pool_out_3_0_V |     array    |
|max_pool_out_3_0_V_ce0       | out |    1|  ap_memory | max_pool_out_3_0_V |     array    |
|max_pool_out_3_0_V_q0        |  in |   14|  ap_memory | max_pool_out_3_0_V |     array    |
|max_pool_out_3_1_V_address0  | out |    4|  ap_memory | max_pool_out_3_1_V |     array    |
|max_pool_out_3_1_V_ce0       | out |    1|  ap_memory | max_pool_out_3_1_V |     array    |
|max_pool_out_3_1_V_q0        |  in |   14|  ap_memory | max_pool_out_3_1_V |     array    |
|max_pool_out_3_2_V_address0  | out |    4|  ap_memory | max_pool_out_3_2_V |     array    |
|max_pool_out_3_2_V_ce0       | out |    1|  ap_memory | max_pool_out_3_2_V |     array    |
|max_pool_out_3_2_V_q0        |  in |   14|  ap_memory | max_pool_out_3_2_V |     array    |
|max_pool_out_3_3_V_address0  | out |    4|  ap_memory | max_pool_out_3_3_V |     array    |
|max_pool_out_3_3_V_ce0       | out |    1|  ap_memory | max_pool_out_3_3_V |     array    |
|max_pool_out_3_3_V_q0        |  in |   14|  ap_memory | max_pool_out_3_3_V |     array    |
|max_pool_out_3_4_V_address0  | out |    4|  ap_memory | max_pool_out_3_4_V |     array    |
|max_pool_out_3_4_V_ce0       | out |    1|  ap_memory | max_pool_out_3_4_V |     array    |
|max_pool_out_3_4_V_q0        |  in |   14|  ap_memory | max_pool_out_3_4_V |     array    |
|max_pool_out_4_0_V_address0  | out |    4|  ap_memory | max_pool_out_4_0_V |     array    |
|max_pool_out_4_0_V_ce0       | out |    1|  ap_memory | max_pool_out_4_0_V |     array    |
|max_pool_out_4_0_V_q0        |  in |   14|  ap_memory | max_pool_out_4_0_V |     array    |
|max_pool_out_4_1_V_address0  | out |    4|  ap_memory | max_pool_out_4_1_V |     array    |
|max_pool_out_4_1_V_ce0       | out |    1|  ap_memory | max_pool_out_4_1_V |     array    |
|max_pool_out_4_1_V_q0        |  in |   14|  ap_memory | max_pool_out_4_1_V |     array    |
|max_pool_out_4_2_V_address0  | out |    4|  ap_memory | max_pool_out_4_2_V |     array    |
|max_pool_out_4_2_V_ce0       | out |    1|  ap_memory | max_pool_out_4_2_V |     array    |
|max_pool_out_4_2_V_q0        |  in |   14|  ap_memory | max_pool_out_4_2_V |     array    |
|max_pool_out_4_3_V_address0  | out |    4|  ap_memory | max_pool_out_4_3_V |     array    |
|max_pool_out_4_3_V_ce0       | out |    1|  ap_memory | max_pool_out_4_3_V |     array    |
|max_pool_out_4_3_V_q0        |  in |   14|  ap_memory | max_pool_out_4_3_V |     array    |
|max_pool_out_4_4_V_address0  | out |    4|  ap_memory | max_pool_out_4_4_V |     array    |
|max_pool_out_4_4_V_ce0       | out |    1|  ap_memory | max_pool_out_4_4_V |     array    |
|max_pool_out_4_4_V_q0        |  in |   14|  ap_memory | max_pool_out_4_4_V |     array    |
|flat_array_V_address0        | out |    9|  ap_memory |    flat_array_V    |     array    |
|flat_array_V_ce0             | out |    1|  ap_memory |    flat_array_V    |     array    |
|flat_array_V_we0             | out |    1|  ap_memory |    flat_array_V    |     array    |
|flat_array_V_d0              | out |   14|  ap_memory |    flat_array_V    |     array    |
+-----------------------------+-----+-----+------------+--------------------+--------------+

