# ----------------------------------------------------
# This file is generated by the Qt Visual Studio Tools.
# ------------------------------------------------------

HEADERS += ../../../IPXACTmodels/utilities/ComponentSearch.h \
    ../../../Plugins/VerilogGenerator/CommentWriter/CommentWriter.h \
    ../../../Plugins/VerilogGenerator/ComponentInstanceVerilogWriter/ComponentInstanceVerilogWriter.h \
    ../../../KactusAPI/include/ComponentParameterFinder.h \
    ../../../Plugins/VerilogGenerator/ComponentVerilogWriter/ComponentVerilogWriter.h \
    ../../../KactusAPI/include/ExpressionFormatter.h \
    ../../../Plugins/PluginSystem/GeneratorPlugin/GenerationControl.h \
    ../../../Plugins/common/HDLParser/HDLParserCommon.h \
    ../../../KactusAPI/include/IPXactSystemVerilogParser.h \
    ../../../Plugins/PluginSystem/GeneratorPlugin/IWriterFactory.h \
    ../../../Plugins/common/PortSorter/InterfaceDirectionNameSorter.h \
    ../../../KactusAPI/include/ListParameterFinder.h \
    ../../../Plugins/common/HDLParser/MetaComponent.h \
    ../../../Plugins/common/HDLParser/MetaDesign.h \
    ../../../Plugins/common/HDLParser/MetaInstance.h \
    ../../../Plugins/VerilogGenerator/ModelParameterVerilogWriter/ModelParameterVerilogWriter.h \
    ../../../KactusAPI/include/MultipleParameterFinder.h \
    ../../../Plugins/PluginSystem/GeneratorPlugin/OutputControl.h \
    ../../../KactusAPI/include/ParameterFinder.h \
    ../../../Plugins/common/PortSorter/PortSorter.h \
    ../../../Plugins/VerilogGenerator/VerilogPortWriter/VerilogPortWriter.h \
    ../../../KactusAPI/include/SystemVerilogExpressionParser.h \
    ../../../Plugins/VerilogGenerator/TextBodyWriter/TextBodyWriter.h \
    ../../../editors/common/TopComponentParameterFinder.h \
    ../../../Plugins/VerilogGenerator/VerilogAssignmentWriter/VerilogAssignmentWriter.h \
    ../../../Plugins/VerilogGenerator/VerilogWriterFactory/VerilogDocument.h \
    ../../../Plugins/VerilogGenerator/VerilogHeaderWriter/VerilogHeaderWriter.h \
    ../../../Plugins/VerilogGenerator/VerilogInterconnectionWriter/VerilogInterconnectionWriter.h \
    ../../../Plugins/VerilogImport/VerilogSyntax.h \
    ../../../Plugins/VerilogGenerator/VerilogWireWriter/VerilogWireWriter.h \
    ../../../Plugins/VerilogGenerator/VerilogWriterFactory/VerilogWriterFactory.h \
    ../../../Plugins/VerilogGenerator/common/Writer.h \
    ../../../Plugins/VerilogGenerator/common/WriterGroup.h \
    ../../MockObjects/LibraryMock.h \
    ../../../Plugins/PluginSystem/GeneratorPlugin/MessagePasser.h \
    ../../../Plugins/VerilogGenerator/VerilogPortWriter/VerilogTopDefaultWriter.h
SOURCES += ../../../Plugins/VerilogGenerator/VerilogPortWriter/VerilogTopDefaultWriter.cpp \
    ../../../IPXACTmodels/utilities/ComponentSearch.cpp \
    ../../../Plugins/VerilogGenerator/CommentWriter/CommentWriter.cpp \
    ../../../Plugins/VerilogGenerator/ComponentInstanceVerilogWriter/ComponentInstanceVerilogWriter.cpp \
    ../../../KactusAPI/expressions/ComponentParameterFinder.cpp \
    ../../../Plugins/VerilogGenerator/ComponentVerilogWriter/ComponentVerilogWriter.cpp \
    ../../../KactusAPI/expressions/ExpressionFormatter.cpp \
    ../../../KactusAPI/expressions/IPXactSystemVerilogParser.cpp \
    ../../../Plugins/common/PortSorter/InterfaceDirectionNameSorter.cpp \
    ../../MockObjects/LibraryMock.cpp \
    ../../../KactusAPI/expressions/ListParameterFinder.cpp \
    ../../../Plugins/PluginSystem/GeneratorPlugin/MessagePasser.cpp \
    ../../../Plugins/common/HDLParser/MetaComponent.cpp \
    ../../../Plugins/common/HDLParser/MetaDesign.cpp \
    ../../../Plugins/common/HDLParser/MetaInstance.cpp \
    ../../../Plugins/VerilogGenerator/ModelParameterVerilogWriter/ModelParameterVerilogWriter.cpp \
    ../../../KactusAPI/expressions/MultipleParameterFinder.cpp \
    ../../../Plugins/PluginSystem/GeneratorPlugin/OutputControl.cpp \
    ../../../KactusAPI/expressions/SystemVerilogExpressionParser.cpp \
    ../../../Plugins/VerilogGenerator/TextBodyWriter/TextBodyWriter.cpp \
    ../../../editors/common/TopComponentParameterFinder.cpp \
    ../../../Plugins/VerilogGenerator/VerilogAssignmentWriter/VerilogAssignmentWriter.cpp \
    ../../../Plugins/VerilogGenerator/VerilogWriterFactory/VerilogDocument.cpp \
    ../../../Plugins/VerilogGenerator/VerilogHeaderWriter/VerilogHeaderWriter.cpp \
    ../../../Plugins/VerilogGenerator/VerilogInterconnectionWriter/VerilogInterconnectionWriter.cpp \
    ../../../Plugins/VerilogImport/VerilogSyntax.cpp \
    ../../../Plugins/VerilogGenerator/VerilogPortWriter/VerilogPortWriter.cpp \
    ../../../Plugins/VerilogGenerator/VerilogWireWriter/VerilogWireWriter.cpp \
    ../../../Plugins/VerilogGenerator/VerilogWriterFactory/VerilogWriterFactory.cpp \
    ../../../Plugins/VerilogGenerator/common/WriterGroup.cpp \
    ./tst_VerilogWriterFactory.cpp
