<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-sdlx-defs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-sdlx-defs.h</h1><a href="cvmx-sdlx-defs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2015  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/**</span>
<a name="l00042"></a>00042 <span class="comment"> * cvmx-sdlx-defs.h</span>
<a name="l00043"></a>00043 <span class="comment"> *</span>
<a name="l00044"></a>00044 <span class="comment"> * Configuration and status register (CSR) type definitions for</span>
<a name="l00045"></a>00045 <span class="comment"> * Octeon sdlx.</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * This file is auto generated. Do not edit.</span>
<a name="l00048"></a>00048 <span class="comment"> *</span>
<a name="l00049"></a>00049 <span class="comment"> * &lt;hr&gt;$Revision$&lt;hr&gt;</span>
<a name="l00050"></a>00050 <span class="comment"> *</span>
<a name="l00051"></a>00051 <span class="comment"> */</span>
<a name="l00052"></a>00052 <span class="preprocessor">#ifndef __CVMX_SDLX_DEFS_H__</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_SDLX_DEFS_H__</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a>00055 <span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sdlx-defs_8h.html#a597919cc91d7001095d9e6faa27dd929" title="cvmx-sdlx-defs.h">CVMX_SDLX_CPUIF_CDC_FIFO_ERR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00057"></a>00057 {
<a name="l00058"></a>00058     <span class="keywordflow">if</span> (!(
<a name="l00059"></a>00059           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00060"></a>00060         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SDLX_CPUIF_CDC_FIFO_ERR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00061"></a>00061     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5380060ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00062"></a>00062 }
<a name="l00063"></a>00063 <span class="preprocessor">#else</span>
<a name="l00064"></a><a class="code" href="cvmx-sdlx-defs_8h.html#a597919cc91d7001095d9e6faa27dd929">00064</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SDLX_CPUIF_CDC_FIFO_ERR(offset) (CVMX_ADD_IO_SEG(0x00011800D5380060ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sdlx-defs_8h.html#a492b781c8bd40d95ded54abbe0ba47f5">CVMX_SDLX_DL_AXC_BW_SEL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00068"></a>00068 {
<a name="l00069"></a>00069     <span class="keywordflow">if</span> (!(
<a name="l00070"></a>00070           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00071"></a>00071         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SDLX_DL_AXC_BW_SEL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00072"></a>00072     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5380208ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00073"></a>00073 }
<a name="l00074"></a>00074 <span class="preprocessor">#else</span>
<a name="l00075"></a><a class="code" href="cvmx-sdlx-defs_8h.html#a492b781c8bd40d95ded54abbe0ba47f5">00075</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SDLX_DL_AXC_BW_SEL(offset) (CVMX_ADD_IO_SEG(0x00011800D5380208ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sdlx-defs_8h.html#ad62d52386dbb60083c83478693342663">CVMX_SDLX_DL_AXC_MAP_LUTX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00079"></a>00079 {
<a name="l00080"></a>00080     <span class="keywordflow">if</span> (!(
<a name="l00081"></a>00081           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 15)) &amp;&amp; ((block_id &lt;= 2))))))
<a name="l00082"></a>00082         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SDLX_DL_AXC_MAP_LUTX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00083"></a>00083     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5380188ull) + (((offset) &amp; 15) + ((block_id) &amp; 3) * 0x2000ull) * 8;
<a name="l00084"></a>00084 }
<a name="l00085"></a>00085 <span class="preprocessor">#else</span>
<a name="l00086"></a><a class="code" href="cvmx-sdlx-defs_8h.html#ad62d52386dbb60083c83478693342663">00086</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SDLX_DL_AXC_MAP_LUTX(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800D5380188ull) + (((offset) &amp; 15) + ((block_id) &amp; 3) * 0x2000ull) * 8)</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sdlx-defs_8h.html#a47286fd7020ebf96e6383bd02b6292e1">CVMX_SDLX_DL_AXC_MAP_LUT_LOCK</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00090"></a>00090 {
<a name="l00091"></a>00091     <span class="keywordflow">if</span> (!(
<a name="l00092"></a>00092           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00093"></a>00093         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SDLX_DL_AXC_MAP_LUT_LOCK(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00094"></a>00094     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5380180ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00095"></a>00095 }
<a name="l00096"></a>00096 <span class="preprocessor">#else</span>
<a name="l00097"></a><a class="code" href="cvmx-sdlx-defs_8h.html#a47286fd7020ebf96e6383bd02b6292e1">00097</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SDLX_DL_AXC_MAP_LUT_LOCK(offset) (CVMX_ADD_IO_SEG(0x00011800D5380180ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sdlx-defs_8h.html#ae7f3e69903b828bbd5436b29a28b58d0">CVMX_SDLX_DL_BIT_CTRL_SEL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00101"></a>00101 {
<a name="l00102"></a>00102     <span class="keywordflow">if</span> (!(
<a name="l00103"></a>00103           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00104"></a>00104         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SDLX_DL_BIT_CTRL_SEL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00105"></a>00105     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5380210ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00106"></a>00106 }
<a name="l00107"></a>00107 <span class="preprocessor">#else</span>
<a name="l00108"></a><a class="code" href="cvmx-sdlx-defs_8h.html#ae7f3e69903b828bbd5436b29a28b58d0">00108</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SDLX_DL_BIT_CTRL_SEL(offset) (CVMX_ADD_IO_SEG(0x00011800D5380210ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sdlx-defs_8h.html#a34e8a1a1230b64af3874c69a8ce6435b">CVMX_SDLX_DL_SYNC_ERR_CNT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00112"></a>00112 {
<a name="l00113"></a>00113     <span class="keywordflow">if</span> (!(
<a name="l00114"></a>00114           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00115"></a>00115         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SDLX_DL_SYNC_ERR_CNT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00116"></a>00116     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5380218ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00117"></a>00117 }
<a name="l00118"></a>00118 <span class="preprocessor">#else</span>
<a name="l00119"></a><a class="code" href="cvmx-sdlx-defs_8h.html#a34e8a1a1230b64af3874c69a8ce6435b">00119</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SDLX_DL_SYNC_ERR_CNT(offset) (CVMX_ADD_IO_SEG(0x00011800D5380218ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sdlx-defs_8h.html#a1c19ada0bdf52b4ea0b77e3bf41ff675">CVMX_SDLX_DL_SYNC_GD_CNT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00123"></a>00123 {
<a name="l00124"></a>00124     <span class="keywordflow">if</span> (!(
<a name="l00125"></a>00125           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00126"></a>00126         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SDLX_DL_SYNC_GD_CNT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00127"></a>00127     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5380220ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00128"></a>00128 }
<a name="l00129"></a>00129 <span class="preprocessor">#else</span>
<a name="l00130"></a><a class="code" href="cvmx-sdlx-defs_8h.html#a1c19ada0bdf52b4ea0b77e3bf41ff675">00130</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SDLX_DL_SYNC_GD_CNT(offset) (CVMX_ADD_IO_SEG(0x00011800D5380220ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sdlx-defs_8h.html#a584ff1c0edf30cb5dd6cbd09f761f03a">CVMX_SDLX_LIGHT_CTRL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00134"></a>00134 {
<a name="l00135"></a>00135     <span class="keywordflow">if</span> (!(
<a name="l00136"></a>00136           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00137"></a>00137         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SDLX_LIGHT_CTRL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00138"></a>00138     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5380008ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00139"></a>00139 }
<a name="l00140"></a>00140 <span class="preprocessor">#else</span>
<a name="l00141"></a><a class="code" href="cvmx-sdlx-defs_8h.html#a584ff1c0edf30cb5dd6cbd09f761f03a">00141</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SDLX_LIGHT_CTRL(offset) (CVMX_ADD_IO_SEG(0x00011800D5380008ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sdlx-defs_8h.html#a51470dc7d1283e3c46adb26c882f39e2">CVMX_SDLX_LN_CHIP_ERR_CNT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00145"></a>00145 {
<a name="l00146"></a>00146     <span class="keywordflow">if</span> (!(
<a name="l00147"></a>00147           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00148"></a>00148         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SDLX_LN_CHIP_ERR_CNT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00149"></a>00149     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5380028ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00150"></a>00150 }
<a name="l00151"></a>00151 <span class="preprocessor">#else</span>
<a name="l00152"></a><a class="code" href="cvmx-sdlx-defs_8h.html#a51470dc7d1283e3c46adb26c882f39e2">00152</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SDLX_LN_CHIP_ERR_CNT(offset) (CVMX_ADD_IO_SEG(0x00011800D5380028ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sdlx-defs_8h.html#a2e82e12655b19821c677aa2e1262dab5">CVMX_SDLX_LN_DAT_ERR_CNT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00156"></a>00156 {
<a name="l00157"></a>00157     <span class="keywordflow">if</span> (!(
<a name="l00158"></a>00158           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00159"></a>00159         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SDLX_LN_DAT_ERR_CNT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00160"></a>00160     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5380030ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00161"></a>00161 }
<a name="l00162"></a>00162 <span class="preprocessor">#else</span>
<a name="l00163"></a><a class="code" href="cvmx-sdlx-defs_8h.html#a2e82e12655b19821c677aa2e1262dab5">00163</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SDLX_LN_DAT_ERR_CNT(offset) (CVMX_ADD_IO_SEG(0x00011800D5380030ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00164"></a>00164 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sdlx-defs_8h.html#aaffd6412558ac259060e2f66aace6d2f">CVMX_SDLX_LN_FRM_ERR_CNT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00167"></a>00167 {
<a name="l00168"></a>00168     <span class="keywordflow">if</span> (!(
<a name="l00169"></a>00169           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00170"></a>00170         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SDLX_LN_FRM_ERR_CNT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00171"></a>00171     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5380020ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00172"></a>00172 }
<a name="l00173"></a>00173 <span class="preprocessor">#else</span>
<a name="l00174"></a><a class="code" href="cvmx-sdlx-defs_8h.html#aaffd6412558ac259060e2f66aace6d2f">00174</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SDLX_LN_FRM_ERR_CNT(offset) (CVMX_ADD_IO_SEG(0x00011800D5380020ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00175"></a>00175 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00177"></a>00177 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sdlx-defs_8h.html#a05f23b0b5ac71fbc4fa65866515d1acd">CVMX_SDLX_MAPPER_LOOPBACK</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00178"></a>00178 {
<a name="l00179"></a>00179     <span class="keywordflow">if</span> (!(
<a name="l00180"></a>00180           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00181"></a>00181         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SDLX_MAPPER_LOOPBACK(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00182"></a>00182     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5380058ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00183"></a>00183 }
<a name="l00184"></a>00184 <span class="preprocessor">#else</span>
<a name="l00185"></a><a class="code" href="cvmx-sdlx-defs_8h.html#a05f23b0b5ac71fbc4fa65866515d1acd">00185</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SDLX_MAPPER_LOOPBACK(offset) (CVMX_ADD_IO_SEG(0x00011800D5380058ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00186"></a>00186 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00187"></a>00187 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00188"></a>00188 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sdlx-defs_8h.html#a93870f9a88cc2af5ec6db934b28438ec">CVMX_SDLX_MAPPER_VER</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00189"></a>00189 {
<a name="l00190"></a>00190     <span class="keywordflow">if</span> (!(
<a name="l00191"></a>00191           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00192"></a>00192         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SDLX_MAPPER_VER(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00193"></a>00193     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5380050ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00194"></a>00194 }
<a name="l00195"></a>00195 <span class="preprocessor">#else</span>
<a name="l00196"></a><a class="code" href="cvmx-sdlx-defs_8h.html#a93870f9a88cc2af5ec6db934b28438ec">00196</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SDLX_MAPPER_VER(offset) (CVMX_ADD_IO_SEG(0x00011800D5380050ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00197"></a>00197 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00198"></a>00198 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00199"></a>00199 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sdlx-defs_8h.html#a3fc167a1ec160e62e89d8b79da4a0297">CVMX_SDLX_RX_PAT_CTRL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00200"></a>00200 {
<a name="l00201"></a>00201     <span class="keywordflow">if</span> (!(
<a name="l00202"></a>00202           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00203"></a>00203         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SDLX_RX_PAT_CTRL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00204"></a>00204     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5380010ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00205"></a>00205 }
<a name="l00206"></a>00206 <span class="preprocessor">#else</span>
<a name="l00207"></a><a class="code" href="cvmx-sdlx-defs_8h.html#a3fc167a1ec160e62e89d8b79da4a0297">00207</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SDLX_RX_PAT_CTRL(offset) (CVMX_ADD_IO_SEG(0x00011800D5380010ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00208"></a>00208 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00209"></a>00209 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00210"></a>00210 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sdlx-defs_8h.html#ad12c2a16a7dd4acd25a6164002f9236b">CVMX_SDLX_TX_PAT_CTRL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00211"></a>00211 {
<a name="l00212"></a>00212     <span class="keywordflow">if</span> (!(
<a name="l00213"></a>00213           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00214"></a>00214         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SDLX_TX_PAT_CTRL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00215"></a>00215     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5380018ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00216"></a>00216 }
<a name="l00217"></a>00217 <span class="preprocessor">#else</span>
<a name="l00218"></a><a class="code" href="cvmx-sdlx-defs_8h.html#ad12c2a16a7dd4acd25a6164002f9236b">00218</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SDLX_TX_PAT_CTRL(offset) (CVMX_ADD_IO_SEG(0x00011800D5380018ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00219"></a>00219 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00220"></a>00220 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00221"></a>00221 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sdlx-defs_8h.html#a8ac1ddb6110f560a9a429659c3c336b5">CVMX_SDLX_UL_AXC_BW_SEL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00222"></a>00222 {
<a name="l00223"></a>00223     <span class="keywordflow">if</span> (!(
<a name="l00224"></a>00224           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00225"></a>00225         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SDLX_UL_AXC_BW_SEL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00226"></a>00226     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5380108ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00227"></a>00227 }
<a name="l00228"></a>00228 <span class="preprocessor">#else</span>
<a name="l00229"></a><a class="code" href="cvmx-sdlx-defs_8h.html#a8ac1ddb6110f560a9a429659c3c336b5">00229</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SDLX_UL_AXC_BW_SEL(offset) (CVMX_ADD_IO_SEG(0x00011800D5380108ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00230"></a>00230 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00231"></a>00231 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00232"></a>00232 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sdlx-defs_8h.html#a1a835372ceef09e33998cf147e4a4567">CVMX_SDLX_UL_AXC_MAP_LUTX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00233"></a>00233 {
<a name="l00234"></a>00234     <span class="keywordflow">if</span> (!(
<a name="l00235"></a>00235           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 15)) &amp;&amp; ((block_id &lt;= 2))))))
<a name="l00236"></a>00236         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SDLX_UL_AXC_MAP_LUTX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00237"></a>00237     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5380088ull) + (((offset) &amp; 15) + ((block_id) &amp; 3) * 0x2000ull) * 8;
<a name="l00238"></a>00238 }
<a name="l00239"></a>00239 <span class="preprocessor">#else</span>
<a name="l00240"></a><a class="code" href="cvmx-sdlx-defs_8h.html#a1a835372ceef09e33998cf147e4a4567">00240</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SDLX_UL_AXC_MAP_LUTX(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800D5380088ull) + (((offset) &amp; 15) + ((block_id) &amp; 3) * 0x2000ull) * 8)</span>
<a name="l00241"></a>00241 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00242"></a>00242 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00243"></a>00243 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sdlx-defs_8h.html#a39c255f4e5732211f2991af95a5ddad2">CVMX_SDLX_UL_AXC_MAP_LUT_LOCK</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00244"></a>00244 {
<a name="l00245"></a>00245     <span class="keywordflow">if</span> (!(
<a name="l00246"></a>00246           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00247"></a>00247         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SDLX_UL_AXC_MAP_LUT_LOCK(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00248"></a>00248     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5380080ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00249"></a>00249 }
<a name="l00250"></a>00250 <span class="preprocessor">#else</span>
<a name="l00251"></a><a class="code" href="cvmx-sdlx-defs_8h.html#a39c255f4e5732211f2991af95a5ddad2">00251</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SDLX_UL_AXC_MAP_LUT_LOCK(offset) (CVMX_ADD_IO_SEG(0x00011800D5380080ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00252"></a>00252 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00253"></a>00253 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00254"></a>00254 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sdlx-defs_8h.html#a4e1b79f41f7b4bc96dcacf03595f5fa9">CVMX_SDLX_UL_BIT_CTRL_SEL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00255"></a>00255 {
<a name="l00256"></a>00256     <span class="keywordflow">if</span> (!(
<a name="l00257"></a>00257           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00258"></a>00258         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SDLX_UL_BIT_CTRL_SEL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00259"></a>00259     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5380110ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00260"></a>00260 }
<a name="l00261"></a>00261 <span class="preprocessor">#else</span>
<a name="l00262"></a><a class="code" href="cvmx-sdlx-defs_8h.html#a4e1b79f41f7b4bc96dcacf03595f5fa9">00262</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SDLX_UL_BIT_CTRL_SEL(offset) (CVMX_ADD_IO_SEG(0x00011800D5380110ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00263"></a>00263 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00264"></a>00264 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00265"></a>00265 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sdlx-defs_8h.html#a422439ddc03ffbbb1fa08d587a417d21">CVMX_SDLX_UL_LOF_SEL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00266"></a>00266 {
<a name="l00267"></a>00267     <span class="keywordflow">if</span> (!(
<a name="l00268"></a>00268           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00269"></a>00269         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SDLX_UL_LOF_SEL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00270"></a>00270     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5380128ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00271"></a>00271 }
<a name="l00272"></a>00272 <span class="preprocessor">#else</span>
<a name="l00273"></a><a class="code" href="cvmx-sdlx-defs_8h.html#a422439ddc03ffbbb1fa08d587a417d21">00273</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SDLX_UL_LOF_SEL(offset) (CVMX_ADD_IO_SEG(0x00011800D5380128ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00274"></a>00274 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00275"></a>00275 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00276"></a>00276 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sdlx-defs_8h.html#a3dc8509d630be65a7ee1144e617bdf6c">CVMX_SDLX_UL_SYNC_ERR_CNT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00277"></a>00277 {
<a name="l00278"></a>00278     <span class="keywordflow">if</span> (!(
<a name="l00279"></a>00279           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00280"></a>00280         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SDLX_UL_SYNC_ERR_CNT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00281"></a>00281     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5380118ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00282"></a>00282 }
<a name="l00283"></a>00283 <span class="preprocessor">#else</span>
<a name="l00284"></a><a class="code" href="cvmx-sdlx-defs_8h.html#a3dc8509d630be65a7ee1144e617bdf6c">00284</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SDLX_UL_SYNC_ERR_CNT(offset) (CVMX_ADD_IO_SEG(0x00011800D5380118ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00285"></a>00285 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00286"></a>00286 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00287"></a>00287 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sdlx-defs_8h.html#ac1f214d6e993e4e55253dd64f7a0d00a">CVMX_SDLX_UL_SYNC_GD_CNT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00288"></a>00288 {
<a name="l00289"></a>00289     <span class="keywordflow">if</span> (!(
<a name="l00290"></a>00290           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 2)))))
<a name="l00291"></a>00291         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SDLX_UL_SYNC_GD_CNT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00292"></a>00292     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5380120ull) + ((offset) &amp; 3) * 0x10000ull;
<a name="l00293"></a>00293 }
<a name="l00294"></a>00294 <span class="preprocessor">#else</span>
<a name="l00295"></a><a class="code" href="cvmx-sdlx-defs_8h.html#ac1f214d6e993e4e55253dd64f7a0d00a">00295</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SDLX_UL_SYNC_GD_CNT(offset) (CVMX_ADD_IO_SEG(0x00011800D5380120ull) + ((offset) &amp; 3) * 0x10000ull)</span>
<a name="l00296"></a>00296 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00297"></a>00297 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00298"></a>00298 <span class="comment">/**</span>
<a name="l00299"></a>00299 <span class="comment"> * cvmx_sdl#_cpuif_cdc_fifo_err</span>
<a name="l00300"></a>00300 <span class="comment"> *</span>
<a name="l00301"></a>00301 <span class="comment"> * This register reports clock-domain crossing errors for the register</span>
<a name="l00302"></a>00302 <span class="comment"> * interface.</span>
<a name="l00303"></a>00303 <span class="comment"> */</span>
<a name="l00304"></a><a class="code" href="unioncvmx__sdlx__cpuif__cdc__fifo__err.html">00304</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sdlx__cpuif__cdc__fifo__err.html" title="cvmx_sdl::_cpuif_cdc_fifo_err">cvmx_sdlx_cpuif_cdc_fifo_err</a> {
<a name="l00305"></a><a class="code" href="unioncvmx__sdlx__cpuif__cdc__fifo__err.html#aa0fc0f29ae1b7756c9a81b2ccef78e15">00305</a>     uint64_t <a class="code" href="unioncvmx__sdlx__cpuif__cdc__fifo__err.html#aa0fc0f29ae1b7756c9a81b2ccef78e15">u64</a>;
<a name="l00306"></a><a class="code" href="structcvmx__sdlx__cpuif__cdc__fifo__err_1_1cvmx__sdlx__cpuif__cdc__fifo__err__s.html">00306</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sdlx__cpuif__cdc__fifo__err_1_1cvmx__sdlx__cpuif__cdc__fifo__err__s.html">cvmx_sdlx_cpuif_cdc_fifo_err_s</a> {
<a name="l00307"></a>00307 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00308"></a>00308 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sdlx__cpuif__cdc__fifo__err_1_1cvmx__sdlx__cpuif__cdc__fifo__err__s.html#a8fa6b679ecf33763a0faf97834b54c66">reserved_4_63</a>                : 60;
<a name="l00309"></a>00309     uint64_t <a class="code" href="structcvmx__sdlx__cpuif__cdc__fifo__err_1_1cvmx__sdlx__cpuif__cdc__fifo__err__s.html#aca252d02b4dd77b58616c398ca9579e0">req_cdc_push_error</a>           : 1;  <span class="comment">/**&lt; req_cdc_push_error. */</span>
<a name="l00310"></a>00310     uint64_t <a class="code" href="structcvmx__sdlx__cpuif__cdc__fifo__err_1_1cvmx__sdlx__cpuif__cdc__fifo__err__s.html#affd913ce1f5334316db862456a0f8184">req_cdc_pop_error</a>            : 1;  <span class="comment">/**&lt; req_cdc_pop_error. */</span>
<a name="l00311"></a>00311     uint64_t <a class="code" href="structcvmx__sdlx__cpuif__cdc__fifo__err_1_1cvmx__sdlx__cpuif__cdc__fifo__err__s.html#a67179c3dbfb61f9f76c538b8dc70e538">rsp_cdc_push_error</a>           : 1;  <span class="comment">/**&lt; rsp_cdc_push_error. */</span>
<a name="l00312"></a>00312     uint64_t <a class="code" href="structcvmx__sdlx__cpuif__cdc__fifo__err_1_1cvmx__sdlx__cpuif__cdc__fifo__err__s.html#aac4453badc8eccd65a1ec6ab18abc4d5">rsp_cdc_pop_error</a>            : 1;  <span class="comment">/**&lt; rsp_cdc_pop_error. */</span>
<a name="l00313"></a>00313 <span class="preprocessor">#else</span>
<a name="l00314"></a><a class="code" href="structcvmx__sdlx__cpuif__cdc__fifo__err_1_1cvmx__sdlx__cpuif__cdc__fifo__err__s.html#aac4453badc8eccd65a1ec6ab18abc4d5">00314</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sdlx__cpuif__cdc__fifo__err_1_1cvmx__sdlx__cpuif__cdc__fifo__err__s.html#aac4453badc8eccd65a1ec6ab18abc4d5">rsp_cdc_pop_error</a>            : 1;
<a name="l00315"></a><a class="code" href="structcvmx__sdlx__cpuif__cdc__fifo__err_1_1cvmx__sdlx__cpuif__cdc__fifo__err__s.html#a67179c3dbfb61f9f76c538b8dc70e538">00315</a>     uint64_t <a class="code" href="structcvmx__sdlx__cpuif__cdc__fifo__err_1_1cvmx__sdlx__cpuif__cdc__fifo__err__s.html#a67179c3dbfb61f9f76c538b8dc70e538">rsp_cdc_push_error</a>           : 1;
<a name="l00316"></a><a class="code" href="structcvmx__sdlx__cpuif__cdc__fifo__err_1_1cvmx__sdlx__cpuif__cdc__fifo__err__s.html#affd913ce1f5334316db862456a0f8184">00316</a>     uint64_t <a class="code" href="structcvmx__sdlx__cpuif__cdc__fifo__err_1_1cvmx__sdlx__cpuif__cdc__fifo__err__s.html#affd913ce1f5334316db862456a0f8184">req_cdc_pop_error</a>            : 1;
<a name="l00317"></a><a class="code" href="structcvmx__sdlx__cpuif__cdc__fifo__err_1_1cvmx__sdlx__cpuif__cdc__fifo__err__s.html#aca252d02b4dd77b58616c398ca9579e0">00317</a>     uint64_t <a class="code" href="structcvmx__sdlx__cpuif__cdc__fifo__err_1_1cvmx__sdlx__cpuif__cdc__fifo__err__s.html#aca252d02b4dd77b58616c398ca9579e0">req_cdc_push_error</a>           : 1;
<a name="l00318"></a><a class="code" href="structcvmx__sdlx__cpuif__cdc__fifo__err_1_1cvmx__sdlx__cpuif__cdc__fifo__err__s.html#a8fa6b679ecf33763a0faf97834b54c66">00318</a>     uint64_t <a class="code" href="structcvmx__sdlx__cpuif__cdc__fifo__err_1_1cvmx__sdlx__cpuif__cdc__fifo__err__s.html#a8fa6b679ecf33763a0faf97834b54c66">reserved_4_63</a>                : 60;
<a name="l00319"></a>00319 <span class="preprocessor">#endif</span>
<a name="l00320"></a>00320 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sdlx__cpuif__cdc__fifo__err.html#a86c72b8cd6336bbd8f9c8f488532a31a">s</a>;
<a name="l00321"></a><a class="code" href="unioncvmx__sdlx__cpuif__cdc__fifo__err.html#a7f51045792209f519a583150543c9869">00321</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sdlx__cpuif__cdc__fifo__err_1_1cvmx__sdlx__cpuif__cdc__fifo__err__s.html">cvmx_sdlx_cpuif_cdc_fifo_err_s</a> <a class="code" href="unioncvmx__sdlx__cpuif__cdc__fifo__err.html#a7f51045792209f519a583150543c9869">cnf75xx</a>;
<a name="l00322"></a>00322 };
<a name="l00323"></a><a class="code" href="cvmx-sdlx-defs_8h.html#aa1d77e78d29dbc92cd81c1dcd13ba13b">00323</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sdlx__cpuif__cdc__fifo__err.html" title="cvmx_sdl::_cpuif_cdc_fifo_err">cvmx_sdlx_cpuif_cdc_fifo_err</a> <a class="code" href="unioncvmx__sdlx__cpuif__cdc__fifo__err.html" title="cvmx_sdl::_cpuif_cdc_fifo_err">cvmx_sdlx_cpuif_cdc_fifo_err_t</a>;
<a name="l00324"></a>00324 <span class="comment"></span>
<a name="l00325"></a>00325 <span class="comment">/**</span>
<a name="l00326"></a>00326 <span class="comment"> * cvmx_sdl#_dl_axc_bw_sel</span>
<a name="l00327"></a>00327 <span class="comment"> *</span>
<a name="l00328"></a>00328 <span class="comment"> * Select the bandwidth of each downlink antenna-carrier (AxC).</span>
<a name="l00329"></a>00329 <span class="comment"> *</span>
<a name="l00330"></a>00330 <span class="comment"> */</span>
<a name="l00331"></a><a class="code" href="unioncvmx__sdlx__dl__axc__bw__sel.html">00331</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sdlx__dl__axc__bw__sel.html" title="cvmx_sdl::_dl_axc_bw_sel">cvmx_sdlx_dl_axc_bw_sel</a> {
<a name="l00332"></a><a class="code" href="unioncvmx__sdlx__dl__axc__bw__sel.html#a27e0c465c3e5da5fe56309ab839b0541">00332</a>     uint64_t <a class="code" href="unioncvmx__sdlx__dl__axc__bw__sel.html#a27e0c465c3e5da5fe56309ab839b0541">u64</a>;
<a name="l00333"></a><a class="code" href="structcvmx__sdlx__dl__axc__bw__sel_1_1cvmx__sdlx__dl__axc__bw__sel__s.html">00333</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sdlx__dl__axc__bw__sel_1_1cvmx__sdlx__dl__axc__bw__sel__s.html">cvmx_sdlx_dl_axc_bw_sel_s</a> {
<a name="l00334"></a>00334 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00335"></a>00335 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sdlx__dl__axc__bw__sel_1_1cvmx__sdlx__dl__axc__bw__sel__s.html#afa8e7b81f8658ebf43a7a54717ca7aa0">reserved_32_63</a>               : 32;
<a name="l00336"></a>00336     uint64_t <a class="code" href="structcvmx__sdlx__dl__axc__bw__sel_1_1cvmx__sdlx__dl__axc__bw__sel__s.html#a521714e6ec3610a9158ebfd0672becb4">bw_sel</a>                       : 32; <span class="comment">/**&lt; 2-bit selects for each DL AxC. Bits[1:0] control AxC 0, bits[3:2]</span>
<a name="l00337"></a>00337 <span class="comment">                                                         control AxC 1, etc.</span>
<a name="l00338"></a>00338 <span class="comment">                                                         0x0 = AxC disabled.</span>
<a name="l00339"></a>00339 <span class="comment">                                                         0x1 = 5 MHz (i.e., 7.68 Msps).</span>
<a name="l00340"></a>00340 <span class="comment">                                                         0x2 = 10 MHz (i.e., 15.36 Msps).</span>
<a name="l00341"></a>00341 <span class="comment">                                                         0x3 = 20 MHz (i.e., 30.72 Msps). */</span>
<a name="l00342"></a>00342 <span class="preprocessor">#else</span>
<a name="l00343"></a><a class="code" href="structcvmx__sdlx__dl__axc__bw__sel_1_1cvmx__sdlx__dl__axc__bw__sel__s.html#a521714e6ec3610a9158ebfd0672becb4">00343</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sdlx__dl__axc__bw__sel_1_1cvmx__sdlx__dl__axc__bw__sel__s.html#a521714e6ec3610a9158ebfd0672becb4">bw_sel</a>                       : 32;
<a name="l00344"></a><a class="code" href="structcvmx__sdlx__dl__axc__bw__sel_1_1cvmx__sdlx__dl__axc__bw__sel__s.html#afa8e7b81f8658ebf43a7a54717ca7aa0">00344</a>     uint64_t <a class="code" href="structcvmx__sdlx__dl__axc__bw__sel_1_1cvmx__sdlx__dl__axc__bw__sel__s.html#afa8e7b81f8658ebf43a7a54717ca7aa0">reserved_32_63</a>               : 32;
<a name="l00345"></a>00345 <span class="preprocessor">#endif</span>
<a name="l00346"></a>00346 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sdlx__dl__axc__bw__sel.html#a0ed252492ee050cdb634c605f97d0246">s</a>;
<a name="l00347"></a><a class="code" href="unioncvmx__sdlx__dl__axc__bw__sel.html#aba1c6fc4211c2486946ce31ab2c52bb7">00347</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sdlx__dl__axc__bw__sel_1_1cvmx__sdlx__dl__axc__bw__sel__s.html">cvmx_sdlx_dl_axc_bw_sel_s</a>      <a class="code" href="unioncvmx__sdlx__dl__axc__bw__sel.html#aba1c6fc4211c2486946ce31ab2c52bb7">cnf75xx</a>;
<a name="l00348"></a>00348 };
<a name="l00349"></a><a class="code" href="cvmx-sdlx-defs_8h.html#a44bfb74045617f2508e5d5155512b484">00349</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sdlx__dl__axc__bw__sel.html" title="cvmx_sdl::_dl_axc_bw_sel">cvmx_sdlx_dl_axc_bw_sel</a> <a class="code" href="unioncvmx__sdlx__dl__axc__bw__sel.html" title="cvmx_sdl::_dl_axc_bw_sel">cvmx_sdlx_dl_axc_bw_sel_t</a>;
<a name="l00350"></a>00350 <span class="comment"></span>
<a name="l00351"></a>00351 <span class="comment">/**</span>
<a name="l00352"></a>00352 <span class="comment"> * cvmx_sdl#_dl_axc_map_lut#</span>
<a name="l00353"></a>00353 <span class="comment"> *</span>
<a name="l00354"></a>00354 <span class="comment"> * These registers program the AxC mapping for the download channels of SDL.</span>
<a name="l00355"></a>00355 <span class="comment"> *</span>
<a name="l00356"></a>00356 <span class="comment"> * Each SDL basic frame (or chip) contains 64 time slots, and each of these</span>
<a name="l00357"></a>00357 <span class="comment"> * 16 regsiters controls which AxC is mapped to each time slot.</span>
<a name="l00358"></a>00358 <span class="comment"> *</span>
<a name="l00359"></a>00359 <span class="comment"> * _ SDL(0..2)_DL_AXC_LUT(0) controls time slots [TS3, TS2, TS1, TS0] with fields 3-0</span>
<a name="l00360"></a>00360 <span class="comment"> * respectively.</span>
<a name="l00361"></a>00361 <span class="comment"> *</span>
<a name="l00362"></a>00362 <span class="comment"> * _ SDL(0..2)_DL_AXC_LUT(1) controls time slots [TS7, TS6, TS5, TS4] with fields 3-0</span>
<a name="l00363"></a>00363 <span class="comment"> * respectively,</span>
<a name="l00364"></a>00364 <span class="comment"> *</span>
<a name="l00365"></a>00365 <span class="comment"> * _ etc.</span>
<a name="l00366"></a>00366 <span class="comment"> *</span>
<a name="l00367"></a>00367 <span class="comment"> * Note that each AxC must be mapped to either 2, 4, or 8 time slots,</span>
<a name="l00368"></a>00368 <span class="comment"> * depending on whether the bandwidth is 5 MHz, 10 MHz, or 20 MHz,</span>
<a name="l00369"></a>00369 <span class="comment"> * respectively.</span>
<a name="l00370"></a>00370 <span class="comment"> *</span>
<a name="l00371"></a>00371 <span class="comment"> * Consecutive time samples for a given antenna should be assigned to strided time</span>
<a name="l00372"></a>00372 <span class="comment"> * slots as follows:</span>
<a name="l00373"></a>00373 <span class="comment"> * 5 MHz: TS x and TS x+32.</span>
<a name="l00374"></a>00374 <span class="comment"> * 10 MHz: TS x, TS x+16, TS x+32, and TS x+48.</span>
<a name="l00375"></a>00375 <span class="comment"> * 20 MHz: TS x, TS x+8, TS x+16, TS x+24, TS x+32, TS x+40, TS x+48, and TS x+56.</span>
<a name="l00376"></a>00376 <span class="comment"> */</span>
<a name="l00377"></a><a class="code" href="unioncvmx__sdlx__dl__axc__map__lutx.html">00377</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sdlx__dl__axc__map__lutx.html" title="cvmx_sdl::_dl_axc_map_lut#">cvmx_sdlx_dl_axc_map_lutx</a> {
<a name="l00378"></a><a class="code" href="unioncvmx__sdlx__dl__axc__map__lutx.html#a82cdb9f6d932ab605028d630b40d9829">00378</a>     uint64_t <a class="code" href="unioncvmx__sdlx__dl__axc__map__lutx.html#a82cdb9f6d932ab605028d630b40d9829">u64</a>;
<a name="l00379"></a><a class="code" href="structcvmx__sdlx__dl__axc__map__lutx_1_1cvmx__sdlx__dl__axc__map__lutx__s.html">00379</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sdlx__dl__axc__map__lutx_1_1cvmx__sdlx__dl__axc__map__lutx__s.html">cvmx_sdlx_dl_axc_map_lutx_s</a> {
<a name="l00380"></a>00380 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00381"></a>00381 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sdlx__dl__axc__map__lutx_1_1cvmx__sdlx__dl__axc__map__lutx__s.html#afa208789220fe825f191335b9c29a4c2">reserved_29_63</a>               : 35;
<a name="l00382"></a>00382     uint64_t <a class="code" href="structcvmx__sdlx__dl__axc__map__lutx_1_1cvmx__sdlx__dl__axc__map__lutx__s.html#ad41e3615e90ab05befdec67d1df13d24">enable3</a>                      : 1;  <span class="comment">/**&lt; Enables the corresponding time slot to be mapped to an AxC. */</span>
<a name="l00383"></a>00383     uint64_t <a class="code" href="structcvmx__sdlx__dl__axc__map__lutx_1_1cvmx__sdlx__dl__axc__map__lutx__s.html#a774fe254c1edf79e7cad7edbaa91d4d0">axc3</a>                         : 4;  <span class="comment">/**&lt; Chooses which AxC is mapped to this time slot. */</span>
<a name="l00384"></a>00384     uint64_t <a class="code" href="structcvmx__sdlx__dl__axc__map__lutx_1_1cvmx__sdlx__dl__axc__map__lutx__s.html#a449af12b72492d81f3122c94ebe19b93">reserved_21_23</a>               : 3;
<a name="l00385"></a>00385     uint64_t <a class="code" href="structcvmx__sdlx__dl__axc__map__lutx_1_1cvmx__sdlx__dl__axc__map__lutx__s.html#afe23d2f5157ac43ababf4434112461b5">enable2</a>                      : 1;  <span class="comment">/**&lt; Enables the corresponding time slot to be mapped to an AxC. */</span>
<a name="l00386"></a>00386     uint64_t <a class="code" href="structcvmx__sdlx__dl__axc__map__lutx_1_1cvmx__sdlx__dl__axc__map__lutx__s.html#a00a88988b05057f8ac5b96ec28fb6162">axc2</a>                         : 4;  <span class="comment">/**&lt; Chooses which AxC is mapped to this time slot. */</span>
<a name="l00387"></a>00387     uint64_t <a class="code" href="structcvmx__sdlx__dl__axc__map__lutx_1_1cvmx__sdlx__dl__axc__map__lutx__s.html#a6477024debab05b82fa5afbdf5fa2ec2">reserved_13_15</a>               : 3;
<a name="l00388"></a>00388     uint64_t <a class="code" href="structcvmx__sdlx__dl__axc__map__lutx_1_1cvmx__sdlx__dl__axc__map__lutx__s.html#a75bf22da1a55ae99a0f80acddae336b9">enable1</a>                      : 1;  <span class="comment">/**&lt; Enables the corresponding time slot to be mapped to an AxC. */</span>
<a name="l00389"></a>00389     uint64_t <a class="code" href="structcvmx__sdlx__dl__axc__map__lutx_1_1cvmx__sdlx__dl__axc__map__lutx__s.html#a928203534ff9b6be6df60a93281c99be">axc1</a>                         : 4;  <span class="comment">/**&lt; Chooses which AxC is mapped to this time slot. */</span>
<a name="l00390"></a>00390     uint64_t <a class="code" href="structcvmx__sdlx__dl__axc__map__lutx_1_1cvmx__sdlx__dl__axc__map__lutx__s.html#a60926bc8d28ef1ec6ab42729bbe7ccf6">reserved_5_7</a>                 : 3;
<a name="l00391"></a>00391     uint64_t <a class="code" href="structcvmx__sdlx__dl__axc__map__lutx_1_1cvmx__sdlx__dl__axc__map__lutx__s.html#a2db291e4cc0ec5b6ed9390aecf048088">enable0</a>                      : 1;  <span class="comment">/**&lt; Enables the corresponding time slot to be mapped to an AxC. */</span>
<a name="l00392"></a>00392     uint64_t <a class="code" href="structcvmx__sdlx__dl__axc__map__lutx_1_1cvmx__sdlx__dl__axc__map__lutx__s.html#a87df4a6c2bc79406db033b3f2faac7a6">axc0</a>                         : 4;  <span class="comment">/**&lt; Chooses which AxC is mapped to this time slot. */</span>
<a name="l00393"></a>00393 <span class="preprocessor">#else</span>
<a name="l00394"></a><a class="code" href="structcvmx__sdlx__dl__axc__map__lutx_1_1cvmx__sdlx__dl__axc__map__lutx__s.html#a87df4a6c2bc79406db033b3f2faac7a6">00394</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sdlx__dl__axc__map__lutx_1_1cvmx__sdlx__dl__axc__map__lutx__s.html#a87df4a6c2bc79406db033b3f2faac7a6">axc0</a>                         : 4;
<a name="l00395"></a><a class="code" href="structcvmx__sdlx__dl__axc__map__lutx_1_1cvmx__sdlx__dl__axc__map__lutx__s.html#a2db291e4cc0ec5b6ed9390aecf048088">00395</a>     uint64_t <a class="code" href="structcvmx__sdlx__dl__axc__map__lutx_1_1cvmx__sdlx__dl__axc__map__lutx__s.html#a2db291e4cc0ec5b6ed9390aecf048088">enable0</a>                      : 1;
<a name="l00396"></a><a class="code" href="structcvmx__sdlx__dl__axc__map__lutx_1_1cvmx__sdlx__dl__axc__map__lutx__s.html#a60926bc8d28ef1ec6ab42729bbe7ccf6">00396</a>     uint64_t <a class="code" href="structcvmx__sdlx__dl__axc__map__lutx_1_1cvmx__sdlx__dl__axc__map__lutx__s.html#a60926bc8d28ef1ec6ab42729bbe7ccf6">reserved_5_7</a>                 : 3;
<a name="l00397"></a><a class="code" href="structcvmx__sdlx__dl__axc__map__lutx_1_1cvmx__sdlx__dl__axc__map__lutx__s.html#a928203534ff9b6be6df60a93281c99be">00397</a>     uint64_t <a class="code" href="structcvmx__sdlx__dl__axc__map__lutx_1_1cvmx__sdlx__dl__axc__map__lutx__s.html#a928203534ff9b6be6df60a93281c99be">axc1</a>                         : 4;
<a name="l00398"></a><a class="code" href="structcvmx__sdlx__dl__axc__map__lutx_1_1cvmx__sdlx__dl__axc__map__lutx__s.html#a75bf22da1a55ae99a0f80acddae336b9">00398</a>     uint64_t <a class="code" href="structcvmx__sdlx__dl__axc__map__lutx_1_1cvmx__sdlx__dl__axc__map__lutx__s.html#a75bf22da1a55ae99a0f80acddae336b9">enable1</a>                      : 1;
<a name="l00399"></a><a class="code" href="structcvmx__sdlx__dl__axc__map__lutx_1_1cvmx__sdlx__dl__axc__map__lutx__s.html#a6477024debab05b82fa5afbdf5fa2ec2">00399</a>     uint64_t <a class="code" href="structcvmx__sdlx__dl__axc__map__lutx_1_1cvmx__sdlx__dl__axc__map__lutx__s.html#a6477024debab05b82fa5afbdf5fa2ec2">reserved_13_15</a>               : 3;
<a name="l00400"></a><a class="code" href="structcvmx__sdlx__dl__axc__map__lutx_1_1cvmx__sdlx__dl__axc__map__lutx__s.html#a00a88988b05057f8ac5b96ec28fb6162">00400</a>     uint64_t <a class="code" href="structcvmx__sdlx__dl__axc__map__lutx_1_1cvmx__sdlx__dl__axc__map__lutx__s.html#a00a88988b05057f8ac5b96ec28fb6162">axc2</a>                         : 4;
<a name="l00401"></a><a class="code" href="structcvmx__sdlx__dl__axc__map__lutx_1_1cvmx__sdlx__dl__axc__map__lutx__s.html#afe23d2f5157ac43ababf4434112461b5">00401</a>     uint64_t <a class="code" href="structcvmx__sdlx__dl__axc__map__lutx_1_1cvmx__sdlx__dl__axc__map__lutx__s.html#afe23d2f5157ac43ababf4434112461b5">enable2</a>                      : 1;
<a name="l00402"></a><a class="code" href="structcvmx__sdlx__dl__axc__map__lutx_1_1cvmx__sdlx__dl__axc__map__lutx__s.html#a449af12b72492d81f3122c94ebe19b93">00402</a>     uint64_t <a class="code" href="structcvmx__sdlx__dl__axc__map__lutx_1_1cvmx__sdlx__dl__axc__map__lutx__s.html#a449af12b72492d81f3122c94ebe19b93">reserved_21_23</a>               : 3;
<a name="l00403"></a><a class="code" href="structcvmx__sdlx__dl__axc__map__lutx_1_1cvmx__sdlx__dl__axc__map__lutx__s.html#a774fe254c1edf79e7cad7edbaa91d4d0">00403</a>     uint64_t <a class="code" href="structcvmx__sdlx__dl__axc__map__lutx_1_1cvmx__sdlx__dl__axc__map__lutx__s.html#a774fe254c1edf79e7cad7edbaa91d4d0">axc3</a>                         : 4;
<a name="l00404"></a><a class="code" href="structcvmx__sdlx__dl__axc__map__lutx_1_1cvmx__sdlx__dl__axc__map__lutx__s.html#ad41e3615e90ab05befdec67d1df13d24">00404</a>     uint64_t <a class="code" href="structcvmx__sdlx__dl__axc__map__lutx_1_1cvmx__sdlx__dl__axc__map__lutx__s.html#ad41e3615e90ab05befdec67d1df13d24">enable3</a>                      : 1;
<a name="l00405"></a><a class="code" href="structcvmx__sdlx__dl__axc__map__lutx_1_1cvmx__sdlx__dl__axc__map__lutx__s.html#afa208789220fe825f191335b9c29a4c2">00405</a>     uint64_t <a class="code" href="structcvmx__sdlx__dl__axc__map__lutx_1_1cvmx__sdlx__dl__axc__map__lutx__s.html#afa208789220fe825f191335b9c29a4c2">reserved_29_63</a>               : 35;
<a name="l00406"></a>00406 <span class="preprocessor">#endif</span>
<a name="l00407"></a>00407 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sdlx__dl__axc__map__lutx.html#a9ead027737a8858a2836628a600ccb24">s</a>;
<a name="l00408"></a><a class="code" href="unioncvmx__sdlx__dl__axc__map__lutx.html#a04d0dc7e91d2cdec103e98114fb47a1e">00408</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sdlx__dl__axc__map__lutx_1_1cvmx__sdlx__dl__axc__map__lutx__s.html">cvmx_sdlx_dl_axc_map_lutx_s</a>    <a class="code" href="unioncvmx__sdlx__dl__axc__map__lutx.html#a04d0dc7e91d2cdec103e98114fb47a1e">cnf75xx</a>;
<a name="l00409"></a>00409 };
<a name="l00410"></a><a class="code" href="cvmx-sdlx-defs_8h.html#a8a4e5b0f40a318d2b6d82c0c16f82842">00410</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sdlx__dl__axc__map__lutx.html" title="cvmx_sdl::_dl_axc_map_lut#">cvmx_sdlx_dl_axc_map_lutx</a> <a class="code" href="unioncvmx__sdlx__dl__axc__map__lutx.html" title="cvmx_sdl::_dl_axc_map_lut#">cvmx_sdlx_dl_axc_map_lutx_t</a>;
<a name="l00411"></a>00411 <span class="comment"></span>
<a name="l00412"></a>00412 <span class="comment">/**</span>
<a name="l00413"></a>00413 <span class="comment"> * cvmx_sdl#_dl_axc_map_lut_lock</span>
<a name="l00414"></a>00414 <span class="comment"> *</span>
<a name="l00415"></a>00415 <span class="comment"> * This register needs to be set before updating the SDL DL AxC mapping lookup table or</span>
<a name="l00416"></a>00416 <span class="comment"> * carrier bandwidth select (DL_AXC_BW_SEL).  It then needs to be cleared when update is</span>
<a name="l00417"></a>00417 <span class="comment"> * complete.</span>
<a name="l00418"></a>00418 <span class="comment"> */</span>
<a name="l00419"></a><a class="code" href="unioncvmx__sdlx__dl__axc__map__lut__lock.html">00419</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sdlx__dl__axc__map__lut__lock.html" title="cvmx_sdl::_dl_axc_map_lut_lock">cvmx_sdlx_dl_axc_map_lut_lock</a> {
<a name="l00420"></a><a class="code" href="unioncvmx__sdlx__dl__axc__map__lut__lock.html#a987bdec81379d09a06d2ea7130712a85">00420</a>     uint64_t <a class="code" href="unioncvmx__sdlx__dl__axc__map__lut__lock.html#a987bdec81379d09a06d2ea7130712a85">u64</a>;
<a name="l00421"></a><a class="code" href="structcvmx__sdlx__dl__axc__map__lut__lock_1_1cvmx__sdlx__dl__axc__map__lut__lock__s.html">00421</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sdlx__dl__axc__map__lut__lock_1_1cvmx__sdlx__dl__axc__map__lut__lock__s.html">cvmx_sdlx_dl_axc_map_lut_lock_s</a> {
<a name="l00422"></a>00422 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00423"></a>00423 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sdlx__dl__axc__map__lut__lock_1_1cvmx__sdlx__dl__axc__map__lut__lock__s.html#a1317e012072019f3043604a7deaad28a">reserved_1_63</a>                : 63;
<a name="l00424"></a>00424     uint64_t <a class="code" href="structcvmx__sdlx__dl__axc__map__lut__lock_1_1cvmx__sdlx__dl__axc__map__lut__lock__s.html#ae7970f5091cbdac789151737710a4631">lock</a>                         : 1;  <span class="comment">/**&lt; Active high lock bit. */</span>
<a name="l00425"></a>00425 <span class="preprocessor">#else</span>
<a name="l00426"></a><a class="code" href="structcvmx__sdlx__dl__axc__map__lut__lock_1_1cvmx__sdlx__dl__axc__map__lut__lock__s.html#ae7970f5091cbdac789151737710a4631">00426</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sdlx__dl__axc__map__lut__lock_1_1cvmx__sdlx__dl__axc__map__lut__lock__s.html#ae7970f5091cbdac789151737710a4631">lock</a>                         : 1;
<a name="l00427"></a><a class="code" href="structcvmx__sdlx__dl__axc__map__lut__lock_1_1cvmx__sdlx__dl__axc__map__lut__lock__s.html#a1317e012072019f3043604a7deaad28a">00427</a>     uint64_t <a class="code" href="structcvmx__sdlx__dl__axc__map__lut__lock_1_1cvmx__sdlx__dl__axc__map__lut__lock__s.html#a1317e012072019f3043604a7deaad28a">reserved_1_63</a>                : 63;
<a name="l00428"></a>00428 <span class="preprocessor">#endif</span>
<a name="l00429"></a>00429 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sdlx__dl__axc__map__lut__lock.html#abf2f2211c3d9359ad3dd89eeb0340f12">s</a>;
<a name="l00430"></a><a class="code" href="unioncvmx__sdlx__dl__axc__map__lut__lock.html#aa1357d3de0d4a82b17a30094fac55ad7">00430</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sdlx__dl__axc__map__lut__lock_1_1cvmx__sdlx__dl__axc__map__lut__lock__s.html">cvmx_sdlx_dl_axc_map_lut_lock_s</a> <a class="code" href="unioncvmx__sdlx__dl__axc__map__lut__lock.html#aa1357d3de0d4a82b17a30094fac55ad7">cnf75xx</a>;
<a name="l00431"></a>00431 };
<a name="l00432"></a><a class="code" href="cvmx-sdlx-defs_8h.html#afb2b076a5db32f96814edeb2e620c51a">00432</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sdlx__dl__axc__map__lut__lock.html" title="cvmx_sdl::_dl_axc_map_lut_lock">cvmx_sdlx_dl_axc_map_lut_lock</a> <a class="code" href="unioncvmx__sdlx__dl__axc__map__lut__lock.html" title="cvmx_sdl::_dl_axc_map_lut_lock">cvmx_sdlx_dl_axc_map_lut_lock_t</a>;
<a name="l00433"></a>00433 <span class="comment"></span>
<a name="l00434"></a>00434 <span class="comment">/**</span>
<a name="l00435"></a>00435 <span class="comment"> * cvmx_sdl#_dl_bit_ctrl_sel</span>
<a name="l00436"></a>00436 <span class="comment"> *</span>
<a name="l00437"></a>00437 <span class="comment"> * This register determines how/if the truncation from 16 to 15 bits is done.</span>
<a name="l00438"></a>00438 <span class="comment"> *</span>
<a name="l00439"></a>00439 <span class="comment"> * It is recommended that the 16-15 bit conversion is done by RFIF and that</span>
<a name="l00440"></a>00440 <span class="comment"> * this register is left at its default value.</span>
<a name="l00441"></a>00441 <span class="comment"> */</span>
<a name="l00442"></a><a class="code" href="unioncvmx__sdlx__dl__bit__ctrl__sel.html">00442</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sdlx__dl__bit__ctrl__sel.html" title="cvmx_sdl::_dl_bit_ctrl_sel">cvmx_sdlx_dl_bit_ctrl_sel</a> {
<a name="l00443"></a><a class="code" href="unioncvmx__sdlx__dl__bit__ctrl__sel.html#abd36f04d7649b4d9e2ef9e0cef209f87">00443</a>     uint64_t <a class="code" href="unioncvmx__sdlx__dl__bit__ctrl__sel.html#abd36f04d7649b4d9e2ef9e0cef209f87">u64</a>;
<a name="l00444"></a><a class="code" href="structcvmx__sdlx__dl__bit__ctrl__sel_1_1cvmx__sdlx__dl__bit__ctrl__sel__s.html">00444</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sdlx__dl__bit__ctrl__sel_1_1cvmx__sdlx__dl__bit__ctrl__sel__s.html">cvmx_sdlx_dl_bit_ctrl_sel_s</a> {
<a name="l00445"></a>00445 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00446"></a>00446 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sdlx__dl__bit__ctrl__sel_1_1cvmx__sdlx__dl__bit__ctrl__sel__s.html#a80f3f805cf3df25bc88a436da3c5c77a">reserved_2_63</a>                : 62;
<a name="l00447"></a>00447     uint64_t <a class="code" href="structcvmx__sdlx__dl__bit__ctrl__sel_1_1cvmx__sdlx__dl__bit__ctrl__sel__s.html#a087ada1d404570d1b0210bbabce3ccfd">sel</a>                          : 2;  <span class="comment">/**&lt; 0x0 = No truncation (recommended).</span>
<a name="l00448"></a>00448 <span class="comment">                                                         0x1 = sat.</span>
<a name="l00449"></a>00449 <span class="comment">                                                         0x2 = round trunc sat.</span>
<a name="l00450"></a>00450 <span class="comment">                                                         0x3 = reserved. */</span>
<a name="l00451"></a>00451 <span class="preprocessor">#else</span>
<a name="l00452"></a><a class="code" href="structcvmx__sdlx__dl__bit__ctrl__sel_1_1cvmx__sdlx__dl__bit__ctrl__sel__s.html#a087ada1d404570d1b0210bbabce3ccfd">00452</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sdlx__dl__bit__ctrl__sel_1_1cvmx__sdlx__dl__bit__ctrl__sel__s.html#a087ada1d404570d1b0210bbabce3ccfd">sel</a>                          : 2;
<a name="l00453"></a><a class="code" href="structcvmx__sdlx__dl__bit__ctrl__sel_1_1cvmx__sdlx__dl__bit__ctrl__sel__s.html#a80f3f805cf3df25bc88a436da3c5c77a">00453</a>     uint64_t <a class="code" href="structcvmx__sdlx__dl__bit__ctrl__sel_1_1cvmx__sdlx__dl__bit__ctrl__sel__s.html#a80f3f805cf3df25bc88a436da3c5c77a">reserved_2_63</a>                : 62;
<a name="l00454"></a>00454 <span class="preprocessor">#endif</span>
<a name="l00455"></a>00455 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sdlx__dl__bit__ctrl__sel.html#a503021bb45101f581fc2da9688e52856">s</a>;
<a name="l00456"></a><a class="code" href="unioncvmx__sdlx__dl__bit__ctrl__sel.html#a61f17f4f4c4519aadba77575d56f8401">00456</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sdlx__dl__bit__ctrl__sel_1_1cvmx__sdlx__dl__bit__ctrl__sel__s.html">cvmx_sdlx_dl_bit_ctrl_sel_s</a>    <a class="code" href="unioncvmx__sdlx__dl__bit__ctrl__sel.html#a61f17f4f4c4519aadba77575d56f8401">cnf75xx</a>;
<a name="l00457"></a>00457 };
<a name="l00458"></a><a class="code" href="cvmx-sdlx-defs_8h.html#a7ada435aa27d3395b0498d105592d26c">00458</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sdlx__dl__bit__ctrl__sel.html" title="cvmx_sdl::_dl_bit_ctrl_sel">cvmx_sdlx_dl_bit_ctrl_sel</a> <a class="code" href="unioncvmx__sdlx__dl__bit__ctrl__sel.html" title="cvmx_sdl::_dl_bit_ctrl_sel">cvmx_sdlx_dl_bit_ctrl_sel_t</a>;
<a name="l00459"></a>00459 <span class="comment"></span>
<a name="l00460"></a>00460 <span class="comment">/**</span>
<a name="l00461"></a>00461 <span class="comment"> * cvmx_sdl#_dl_sync_err_cnt</span>
<a name="l00462"></a>00462 <span class="comment"> *</span>
<a name="l00463"></a>00463 <span class="comment"> * This register counts the DL frame synchronization errors.</span>
<a name="l00464"></a>00464 <span class="comment"> *</span>
<a name="l00465"></a>00465 <span class="comment"> */</span>
<a name="l00466"></a><a class="code" href="unioncvmx__sdlx__dl__sync__err__cnt.html">00466</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sdlx__dl__sync__err__cnt.html" title="cvmx_sdl::_dl_sync_err_cnt">cvmx_sdlx_dl_sync_err_cnt</a> {
<a name="l00467"></a><a class="code" href="unioncvmx__sdlx__dl__sync__err__cnt.html#ad722ef8309179668586df26e185e8b01">00467</a>     uint64_t <a class="code" href="unioncvmx__sdlx__dl__sync__err__cnt.html#ad722ef8309179668586df26e185e8b01">u64</a>;
<a name="l00468"></a><a class="code" href="structcvmx__sdlx__dl__sync__err__cnt_1_1cvmx__sdlx__dl__sync__err__cnt__s.html">00468</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sdlx__dl__sync__err__cnt_1_1cvmx__sdlx__dl__sync__err__cnt__s.html">cvmx_sdlx_dl_sync_err_cnt_s</a> {
<a name="l00469"></a>00469 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00470"></a>00470 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sdlx__dl__sync__err__cnt_1_1cvmx__sdlx__dl__sync__err__cnt__s.html#a618448915e9a208e8e6d38710c16bf7c">reserved_32_63</a>               : 32;
<a name="l00471"></a>00471     uint64_t <a class="code" href="structcvmx__sdlx__dl__sync__err__cnt_1_1cvmx__sdlx__dl__sync__err__cnt__s.html#aecb7550dcf4132d901ab983bd9dabc53">frame_sync_err_cnt</a>           : 16; <span class="comment">/**&lt; Frame synchronization error count. */</span>
<a name="l00472"></a>00472     uint64_t <a class="code" href="structcvmx__sdlx__dl__sync__err__cnt_1_1cvmx__sdlx__dl__sync__err__cnt__s.html#a54a9552d229ccb3379136dc990d356b3">reserved_0_15</a>                : 16;
<a name="l00473"></a>00473 <span class="preprocessor">#else</span>
<a name="l00474"></a><a class="code" href="structcvmx__sdlx__dl__sync__err__cnt_1_1cvmx__sdlx__dl__sync__err__cnt__s.html#a54a9552d229ccb3379136dc990d356b3">00474</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sdlx__dl__sync__err__cnt_1_1cvmx__sdlx__dl__sync__err__cnt__s.html#a54a9552d229ccb3379136dc990d356b3">reserved_0_15</a>                : 16;
<a name="l00475"></a><a class="code" href="structcvmx__sdlx__dl__sync__err__cnt_1_1cvmx__sdlx__dl__sync__err__cnt__s.html#aecb7550dcf4132d901ab983bd9dabc53">00475</a>     uint64_t <a class="code" href="structcvmx__sdlx__dl__sync__err__cnt_1_1cvmx__sdlx__dl__sync__err__cnt__s.html#aecb7550dcf4132d901ab983bd9dabc53">frame_sync_err_cnt</a>           : 16;
<a name="l00476"></a><a class="code" href="structcvmx__sdlx__dl__sync__err__cnt_1_1cvmx__sdlx__dl__sync__err__cnt__s.html#a618448915e9a208e8e6d38710c16bf7c">00476</a>     uint64_t <a class="code" href="structcvmx__sdlx__dl__sync__err__cnt_1_1cvmx__sdlx__dl__sync__err__cnt__s.html#a618448915e9a208e8e6d38710c16bf7c">reserved_32_63</a>               : 32;
<a name="l00477"></a>00477 <span class="preprocessor">#endif</span>
<a name="l00478"></a>00478 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sdlx__dl__sync__err__cnt.html#aabefcb9c487e060f02ddb881fd92f423">s</a>;
<a name="l00479"></a><a class="code" href="unioncvmx__sdlx__dl__sync__err__cnt.html#abdd09c50aa1ed54e3cb5530cdb50071b">00479</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sdlx__dl__sync__err__cnt_1_1cvmx__sdlx__dl__sync__err__cnt__s.html">cvmx_sdlx_dl_sync_err_cnt_s</a>    <a class="code" href="unioncvmx__sdlx__dl__sync__err__cnt.html#abdd09c50aa1ed54e3cb5530cdb50071b">cnf75xx</a>;
<a name="l00480"></a>00480 };
<a name="l00481"></a><a class="code" href="cvmx-sdlx-defs_8h.html#acc4b162bd2e1cadceb502dcfac6864fe">00481</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sdlx__dl__sync__err__cnt.html" title="cvmx_sdl::_dl_sync_err_cnt">cvmx_sdlx_dl_sync_err_cnt</a> <a class="code" href="unioncvmx__sdlx__dl__sync__err__cnt.html" title="cvmx_sdl::_dl_sync_err_cnt">cvmx_sdlx_dl_sync_err_cnt_t</a>;
<a name="l00482"></a>00482 <span class="comment"></span>
<a name="l00483"></a>00483 <span class="comment">/**</span>
<a name="l00484"></a>00484 <span class="comment"> * cvmx_sdl#_dl_sync_gd_cnt</span>
<a name="l00485"></a>00485 <span class="comment"> *</span>
<a name="l00486"></a>00486 <span class="comment"> * This register counts the number of DL good frame synchronizations.</span>
<a name="l00487"></a>00487 <span class="comment"> *</span>
<a name="l00488"></a>00488 <span class="comment"> */</span>
<a name="l00489"></a><a class="code" href="unioncvmx__sdlx__dl__sync__gd__cnt.html">00489</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sdlx__dl__sync__gd__cnt.html" title="cvmx_sdl::_dl_sync_gd_cnt">cvmx_sdlx_dl_sync_gd_cnt</a> {
<a name="l00490"></a><a class="code" href="unioncvmx__sdlx__dl__sync__gd__cnt.html#a2c71a65bcfc73eaa628b402f6168e61e">00490</a>     uint64_t <a class="code" href="unioncvmx__sdlx__dl__sync__gd__cnt.html#a2c71a65bcfc73eaa628b402f6168e61e">u64</a>;
<a name="l00491"></a><a class="code" href="structcvmx__sdlx__dl__sync__gd__cnt_1_1cvmx__sdlx__dl__sync__gd__cnt__s.html">00491</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sdlx__dl__sync__gd__cnt_1_1cvmx__sdlx__dl__sync__gd__cnt__s.html">cvmx_sdlx_dl_sync_gd_cnt_s</a> {
<a name="l00492"></a>00492 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00493"></a>00493 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sdlx__dl__sync__gd__cnt_1_1cvmx__sdlx__dl__sync__gd__cnt__s.html#ae227e6c319bf501c923f9c11d4882be2">reserved_32_63</a>               : 32;
<a name="l00494"></a>00494     uint64_t <a class="code" href="structcvmx__sdlx__dl__sync__gd__cnt_1_1cvmx__sdlx__dl__sync__gd__cnt__s.html#aba4db050e6db88174c7e899a46bcf6d6">frame_sync_gd_cnt</a>            : 16; <span class="comment">/**&lt; Good frame synchronization count. */</span>
<a name="l00495"></a>00495     uint64_t <a class="code" href="structcvmx__sdlx__dl__sync__gd__cnt_1_1cvmx__sdlx__dl__sync__gd__cnt__s.html#ac6b92daa73932a20edd3d2180fe377bb">reserved_0_15</a>                : 16;
<a name="l00496"></a>00496 <span class="preprocessor">#else</span>
<a name="l00497"></a><a class="code" href="structcvmx__sdlx__dl__sync__gd__cnt_1_1cvmx__sdlx__dl__sync__gd__cnt__s.html#ac6b92daa73932a20edd3d2180fe377bb">00497</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sdlx__dl__sync__gd__cnt_1_1cvmx__sdlx__dl__sync__gd__cnt__s.html#ac6b92daa73932a20edd3d2180fe377bb">reserved_0_15</a>                : 16;
<a name="l00498"></a><a class="code" href="structcvmx__sdlx__dl__sync__gd__cnt_1_1cvmx__sdlx__dl__sync__gd__cnt__s.html#aba4db050e6db88174c7e899a46bcf6d6">00498</a>     uint64_t <a class="code" href="structcvmx__sdlx__dl__sync__gd__cnt_1_1cvmx__sdlx__dl__sync__gd__cnt__s.html#aba4db050e6db88174c7e899a46bcf6d6">frame_sync_gd_cnt</a>            : 16;
<a name="l00499"></a><a class="code" href="structcvmx__sdlx__dl__sync__gd__cnt_1_1cvmx__sdlx__dl__sync__gd__cnt__s.html#ae227e6c319bf501c923f9c11d4882be2">00499</a>     uint64_t <a class="code" href="structcvmx__sdlx__dl__sync__gd__cnt_1_1cvmx__sdlx__dl__sync__gd__cnt__s.html#ae227e6c319bf501c923f9c11d4882be2">reserved_32_63</a>               : 32;
<a name="l00500"></a>00500 <span class="preprocessor">#endif</span>
<a name="l00501"></a>00501 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sdlx__dl__sync__gd__cnt.html#a2cf545aca2ac0bc8fbd5e3eea18de316">s</a>;
<a name="l00502"></a><a class="code" href="unioncvmx__sdlx__dl__sync__gd__cnt.html#a53be4588c4ea55201d741b8aa57c1076">00502</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sdlx__dl__sync__gd__cnt_1_1cvmx__sdlx__dl__sync__gd__cnt__s.html">cvmx_sdlx_dl_sync_gd_cnt_s</a>     <a class="code" href="unioncvmx__sdlx__dl__sync__gd__cnt.html#a53be4588c4ea55201d741b8aa57c1076">cnf75xx</a>;
<a name="l00503"></a>00503 };
<a name="l00504"></a><a class="code" href="cvmx-sdlx-defs_8h.html#a7501732c7f5b2de643f2e7ecb68d8892">00504</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sdlx__dl__sync__gd__cnt.html" title="cvmx_sdl::_dl_sync_gd_cnt">cvmx_sdlx_dl_sync_gd_cnt</a> <a class="code" href="unioncvmx__sdlx__dl__sync__gd__cnt.html" title="cvmx_sdl::_dl_sync_gd_cnt">cvmx_sdlx_dl_sync_gd_cnt_t</a>;
<a name="l00505"></a>00505 <span class="comment"></span>
<a name="l00506"></a>00506 <span class="comment">/**</span>
<a name="l00507"></a>00507 <span class="comment"> * cvmx_sdl#_light_ctrl</span>
<a name="l00508"></a>00508 <span class="comment"> *</span>
<a name="l00509"></a>00509 <span class="comment"> * This register controls signals on the SerDes-Lite interfaces.</span>
<a name="l00510"></a>00510 <span class="comment"> *</span>
<a name="l00511"></a>00511 <span class="comment"> */</span>
<a name="l00512"></a><a class="code" href="unioncvmx__sdlx__light__ctrl.html">00512</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sdlx__light__ctrl.html" title="cvmx_sdl::_light_ctrl">cvmx_sdlx_light_ctrl</a> {
<a name="l00513"></a><a class="code" href="unioncvmx__sdlx__light__ctrl.html#aacd5b981af46d558252a8f96ae858115">00513</a>     uint64_t <a class="code" href="unioncvmx__sdlx__light__ctrl.html#aacd5b981af46d558252a8f96ae858115">u64</a>;
<a name="l00514"></a><a class="code" href="structcvmx__sdlx__light__ctrl_1_1cvmx__sdlx__light__ctrl__s.html">00514</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sdlx__light__ctrl_1_1cvmx__sdlx__light__ctrl__s.html">cvmx_sdlx_light_ctrl_s</a> {
<a name="l00515"></a>00515 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00516"></a>00516 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sdlx__light__ctrl_1_1cvmx__sdlx__light__ctrl__s.html#afa35357895651b3f6a9df8faae727637">reserved_2_63</a>                : 62;
<a name="l00517"></a>00517     uint64_t <a class="code" href="structcvmx__sdlx__light__ctrl_1_1cvmx__sdlx__light__ctrl__s.html#abce59b5e8560ebd2c03d1cabdb9c0349">rx_start_en</a>                  : 1;  <span class="comment">/**&lt; Enable SDL RX. */</span>
<a name="l00518"></a>00518     uint64_t <a class="code" href="structcvmx__sdlx__light__ctrl_1_1cvmx__sdlx__light__ctrl__s.html#a9471f263f4e9305218a6bbea56574ddc">tx_start_en</a>                  : 1;  <span class="comment">/**&lt; Enalbe SDL TX. */</span>
<a name="l00519"></a>00519 <span class="preprocessor">#else</span>
<a name="l00520"></a><a class="code" href="structcvmx__sdlx__light__ctrl_1_1cvmx__sdlx__light__ctrl__s.html#a9471f263f4e9305218a6bbea56574ddc">00520</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sdlx__light__ctrl_1_1cvmx__sdlx__light__ctrl__s.html#a9471f263f4e9305218a6bbea56574ddc">tx_start_en</a>                  : 1;
<a name="l00521"></a><a class="code" href="structcvmx__sdlx__light__ctrl_1_1cvmx__sdlx__light__ctrl__s.html#abce59b5e8560ebd2c03d1cabdb9c0349">00521</a>     uint64_t <a class="code" href="structcvmx__sdlx__light__ctrl_1_1cvmx__sdlx__light__ctrl__s.html#abce59b5e8560ebd2c03d1cabdb9c0349">rx_start_en</a>                  : 1;
<a name="l00522"></a><a class="code" href="structcvmx__sdlx__light__ctrl_1_1cvmx__sdlx__light__ctrl__s.html#afa35357895651b3f6a9df8faae727637">00522</a>     uint64_t <a class="code" href="structcvmx__sdlx__light__ctrl_1_1cvmx__sdlx__light__ctrl__s.html#afa35357895651b3f6a9df8faae727637">reserved_2_63</a>                : 62;
<a name="l00523"></a>00523 <span class="preprocessor">#endif</span>
<a name="l00524"></a>00524 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sdlx__light__ctrl.html#a06619ce17fb32d39cdb3d182bed217ad">s</a>;
<a name="l00525"></a><a class="code" href="unioncvmx__sdlx__light__ctrl.html#af3659f00b43e9176105cce00fdeb14e8">00525</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sdlx__light__ctrl_1_1cvmx__sdlx__light__ctrl__s.html">cvmx_sdlx_light_ctrl_s</a>         <a class="code" href="unioncvmx__sdlx__light__ctrl.html#af3659f00b43e9176105cce00fdeb14e8">cnf75xx</a>;
<a name="l00526"></a>00526 };
<a name="l00527"></a><a class="code" href="cvmx-sdlx-defs_8h.html#a4b7c74828a29aa9b2063b14f3e278e33">00527</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sdlx__light__ctrl.html" title="cvmx_sdl::_light_ctrl">cvmx_sdlx_light_ctrl</a> <a class="code" href="unioncvmx__sdlx__light__ctrl.html" title="cvmx_sdl::_light_ctrl">cvmx_sdlx_light_ctrl_t</a>;
<a name="l00528"></a>00528 <span class="comment"></span>
<a name="l00529"></a>00529 <span class="comment">/**</span>
<a name="l00530"></a>00530 <span class="comment"> * cvmx_sdl#_ln_chip_err_cnt</span>
<a name="l00531"></a>00531 <span class="comment"> *</span>
<a name="l00532"></a>00532 <span class="comment"> * This register counts the number chip sync errors detected by the pattern</span>
<a name="l00533"></a>00533 <span class="comment"> * checker during self-test.</span>
<a name="l00534"></a>00534 <span class="comment"> */</span>
<a name="l00535"></a><a class="code" href="unioncvmx__sdlx__ln__chip__err__cnt.html">00535</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sdlx__ln__chip__err__cnt.html" title="cvmx_sdl::_ln_chip_err_cnt">cvmx_sdlx_ln_chip_err_cnt</a> {
<a name="l00536"></a><a class="code" href="unioncvmx__sdlx__ln__chip__err__cnt.html#a924d1fd4ebc8c1c717a568632c0d1443">00536</a>     uint64_t <a class="code" href="unioncvmx__sdlx__ln__chip__err__cnt.html#a924d1fd4ebc8c1c717a568632c0d1443">u64</a>;
<a name="l00537"></a><a class="code" href="structcvmx__sdlx__ln__chip__err__cnt_1_1cvmx__sdlx__ln__chip__err__cnt__s.html">00537</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sdlx__ln__chip__err__cnt_1_1cvmx__sdlx__ln__chip__err__cnt__s.html">cvmx_sdlx_ln_chip_err_cnt_s</a> {
<a name="l00538"></a>00538 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00539"></a>00539 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sdlx__ln__chip__err__cnt_1_1cvmx__sdlx__ln__chip__err__cnt__s.html#ab0094675e35e4fff7ad15f0ed7c94170">reserved_32_63</a>               : 32;
<a name="l00540"></a>00540     uint64_t <a class="code" href="structcvmx__sdlx__ln__chip__err__cnt_1_1cvmx__sdlx__ln__chip__err__cnt__s.html#af8cc574bfb683f3a210350cfc11bd9ff">lane1</a>                        : 16; <span class="comment">/**&lt; Total number of chip sync errors on lane 1. */</span>
<a name="l00541"></a>00541     uint64_t <a class="code" href="structcvmx__sdlx__ln__chip__err__cnt_1_1cvmx__sdlx__ln__chip__err__cnt__s.html#a3df96e1a543b87db6aec60aec005bc3f">lane0</a>                        : 16; <span class="comment">/**&lt; Total number of chip sync errors on lane 0. */</span>
<a name="l00542"></a>00542 <span class="preprocessor">#else</span>
<a name="l00543"></a><a class="code" href="structcvmx__sdlx__ln__chip__err__cnt_1_1cvmx__sdlx__ln__chip__err__cnt__s.html#a3df96e1a543b87db6aec60aec005bc3f">00543</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sdlx__ln__chip__err__cnt_1_1cvmx__sdlx__ln__chip__err__cnt__s.html#a3df96e1a543b87db6aec60aec005bc3f">lane0</a>                        : 16;
<a name="l00544"></a><a class="code" href="structcvmx__sdlx__ln__chip__err__cnt_1_1cvmx__sdlx__ln__chip__err__cnt__s.html#af8cc574bfb683f3a210350cfc11bd9ff">00544</a>     uint64_t <a class="code" href="structcvmx__sdlx__ln__chip__err__cnt_1_1cvmx__sdlx__ln__chip__err__cnt__s.html#af8cc574bfb683f3a210350cfc11bd9ff">lane1</a>                        : 16;
<a name="l00545"></a><a class="code" href="structcvmx__sdlx__ln__chip__err__cnt_1_1cvmx__sdlx__ln__chip__err__cnt__s.html#ab0094675e35e4fff7ad15f0ed7c94170">00545</a>     uint64_t <a class="code" href="structcvmx__sdlx__ln__chip__err__cnt_1_1cvmx__sdlx__ln__chip__err__cnt__s.html#ab0094675e35e4fff7ad15f0ed7c94170">reserved_32_63</a>               : 32;
<a name="l00546"></a>00546 <span class="preprocessor">#endif</span>
<a name="l00547"></a>00547 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sdlx__ln__chip__err__cnt.html#a4feddd5857b10d3532a44cf03542c9ab">s</a>;
<a name="l00548"></a><a class="code" href="unioncvmx__sdlx__ln__chip__err__cnt.html#adc84e6f2cfff47d7fb3858901f453b55">00548</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sdlx__ln__chip__err__cnt_1_1cvmx__sdlx__ln__chip__err__cnt__s.html">cvmx_sdlx_ln_chip_err_cnt_s</a>    <a class="code" href="unioncvmx__sdlx__ln__chip__err__cnt.html#adc84e6f2cfff47d7fb3858901f453b55">cnf75xx</a>;
<a name="l00549"></a>00549 };
<a name="l00550"></a><a class="code" href="cvmx-sdlx-defs_8h.html#a5a51bc7a8f34bc19e47476fdbca99049">00550</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sdlx__ln__chip__err__cnt.html" title="cvmx_sdl::_ln_chip_err_cnt">cvmx_sdlx_ln_chip_err_cnt</a> <a class="code" href="unioncvmx__sdlx__ln__chip__err__cnt.html" title="cvmx_sdl::_ln_chip_err_cnt">cvmx_sdlx_ln_chip_err_cnt_t</a>;
<a name="l00551"></a>00551 <span class="comment"></span>
<a name="l00552"></a>00552 <span class="comment">/**</span>
<a name="l00553"></a>00553 <span class="comment"> * cvmx_sdl#_ln_dat_err_cnt</span>
<a name="l00554"></a>00554 <span class="comment"> *</span>
<a name="l00555"></a>00555 <span class="comment"> * This register counts the number of data errors detected by the pattern</span>
<a name="l00556"></a>00556 <span class="comment"> * checker during self-test.</span>
<a name="l00557"></a>00557 <span class="comment"> */</span>
<a name="l00558"></a><a class="code" href="unioncvmx__sdlx__ln__dat__err__cnt.html">00558</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sdlx__ln__dat__err__cnt.html" title="cvmx_sdl::_ln_dat_err_cnt">cvmx_sdlx_ln_dat_err_cnt</a> {
<a name="l00559"></a><a class="code" href="unioncvmx__sdlx__ln__dat__err__cnt.html#ac692fa9786154118e19b825b7f272991">00559</a>     uint64_t <a class="code" href="unioncvmx__sdlx__ln__dat__err__cnt.html#ac692fa9786154118e19b825b7f272991">u64</a>;
<a name="l00560"></a><a class="code" href="structcvmx__sdlx__ln__dat__err__cnt_1_1cvmx__sdlx__ln__dat__err__cnt__s.html">00560</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sdlx__ln__dat__err__cnt_1_1cvmx__sdlx__ln__dat__err__cnt__s.html">cvmx_sdlx_ln_dat_err_cnt_s</a> {
<a name="l00561"></a>00561 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00562"></a>00562 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sdlx__ln__dat__err__cnt_1_1cvmx__sdlx__ln__dat__err__cnt__s.html#ad44b62ab537369a72ea03748c3a5c12b">reserved_32_63</a>               : 32;
<a name="l00563"></a>00563     uint64_t <a class="code" href="structcvmx__sdlx__ln__dat__err__cnt_1_1cvmx__sdlx__ln__dat__err__cnt__s.html#ae3f38e5c573e443d5d3cc03bf2c69816">lane1</a>                        : 16; <span class="comment">/**&lt; Total number of data errors on lane 1. */</span>
<a name="l00564"></a>00564     uint64_t <a class="code" href="structcvmx__sdlx__ln__dat__err__cnt_1_1cvmx__sdlx__ln__dat__err__cnt__s.html#a96b84c733d7ea3997557b9308cb3cf18">lane0</a>                        : 16; <span class="comment">/**&lt; Total number of data errors on lane 0. */</span>
<a name="l00565"></a>00565 <span class="preprocessor">#else</span>
<a name="l00566"></a><a class="code" href="structcvmx__sdlx__ln__dat__err__cnt_1_1cvmx__sdlx__ln__dat__err__cnt__s.html#a96b84c733d7ea3997557b9308cb3cf18">00566</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sdlx__ln__dat__err__cnt_1_1cvmx__sdlx__ln__dat__err__cnt__s.html#a96b84c733d7ea3997557b9308cb3cf18">lane0</a>                        : 16;
<a name="l00567"></a><a class="code" href="structcvmx__sdlx__ln__dat__err__cnt_1_1cvmx__sdlx__ln__dat__err__cnt__s.html#ae3f38e5c573e443d5d3cc03bf2c69816">00567</a>     uint64_t <a class="code" href="structcvmx__sdlx__ln__dat__err__cnt_1_1cvmx__sdlx__ln__dat__err__cnt__s.html#ae3f38e5c573e443d5d3cc03bf2c69816">lane1</a>                        : 16;
<a name="l00568"></a><a class="code" href="structcvmx__sdlx__ln__dat__err__cnt_1_1cvmx__sdlx__ln__dat__err__cnt__s.html#ad44b62ab537369a72ea03748c3a5c12b">00568</a>     uint64_t <a class="code" href="structcvmx__sdlx__ln__dat__err__cnt_1_1cvmx__sdlx__ln__dat__err__cnt__s.html#ad44b62ab537369a72ea03748c3a5c12b">reserved_32_63</a>               : 32;
<a name="l00569"></a>00569 <span class="preprocessor">#endif</span>
<a name="l00570"></a>00570 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sdlx__ln__dat__err__cnt.html#a1251512a05a49a0de4c3509e7fa52f2b">s</a>;
<a name="l00571"></a><a class="code" href="unioncvmx__sdlx__ln__dat__err__cnt.html#adddfc4082fe3363a61ca8bed25236927">00571</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sdlx__ln__dat__err__cnt_1_1cvmx__sdlx__ln__dat__err__cnt__s.html">cvmx_sdlx_ln_dat_err_cnt_s</a>     <a class="code" href="unioncvmx__sdlx__ln__dat__err__cnt.html#adddfc4082fe3363a61ca8bed25236927">cnf75xx</a>;
<a name="l00572"></a>00572 };
<a name="l00573"></a><a class="code" href="cvmx-sdlx-defs_8h.html#a4c014ee4bcec4aa90763b882c54040f7">00573</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sdlx__ln__dat__err__cnt.html" title="cvmx_sdl::_ln_dat_err_cnt">cvmx_sdlx_ln_dat_err_cnt</a> <a class="code" href="unioncvmx__sdlx__ln__dat__err__cnt.html" title="cvmx_sdl::_ln_dat_err_cnt">cvmx_sdlx_ln_dat_err_cnt_t</a>;
<a name="l00574"></a>00574 <span class="comment"></span>
<a name="l00575"></a>00575 <span class="comment">/**</span>
<a name="l00576"></a>00576 <span class="comment"> * cvmx_sdl#_ln_frm_err_cnt</span>
<a name="l00577"></a>00577 <span class="comment"> *</span>
<a name="l00578"></a>00578 <span class="comment"> * This register counts the number frame sync errors detected by the pattern</span>
<a name="l00579"></a>00579 <span class="comment"> * checker during self-test.</span>
<a name="l00580"></a>00580 <span class="comment"> */</span>
<a name="l00581"></a><a class="code" href="unioncvmx__sdlx__ln__frm__err__cnt.html">00581</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sdlx__ln__frm__err__cnt.html" title="cvmx_sdl::_ln_frm_err_cnt">cvmx_sdlx_ln_frm_err_cnt</a> {
<a name="l00582"></a><a class="code" href="unioncvmx__sdlx__ln__frm__err__cnt.html#a51df8c629477f90e1f43f2cf73f7f2df">00582</a>     uint64_t <a class="code" href="unioncvmx__sdlx__ln__frm__err__cnt.html#a51df8c629477f90e1f43f2cf73f7f2df">u64</a>;
<a name="l00583"></a><a class="code" href="structcvmx__sdlx__ln__frm__err__cnt_1_1cvmx__sdlx__ln__frm__err__cnt__s.html">00583</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sdlx__ln__frm__err__cnt_1_1cvmx__sdlx__ln__frm__err__cnt__s.html">cvmx_sdlx_ln_frm_err_cnt_s</a> {
<a name="l00584"></a>00584 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00585"></a>00585 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sdlx__ln__frm__err__cnt_1_1cvmx__sdlx__ln__frm__err__cnt__s.html#ab5a505a11cffa102183c7de8e4184e72">reserved_32_63</a>               : 32;
<a name="l00586"></a>00586     uint64_t <a class="code" href="structcvmx__sdlx__ln__frm__err__cnt_1_1cvmx__sdlx__ln__frm__err__cnt__s.html#a4c48c207398d71cc72c6be46422eafe5">lane1</a>                        : 16; <span class="comment">/**&lt; Total number of frame sync errors on lane 1. */</span>
<a name="l00587"></a>00587     uint64_t <a class="code" href="structcvmx__sdlx__ln__frm__err__cnt_1_1cvmx__sdlx__ln__frm__err__cnt__s.html#af782af947be15575ab32592821c4b775">lane0</a>                        : 16; <span class="comment">/**&lt; Total number of frame sync errors on lane 0. */</span>
<a name="l00588"></a>00588 <span class="preprocessor">#else</span>
<a name="l00589"></a><a class="code" href="structcvmx__sdlx__ln__frm__err__cnt_1_1cvmx__sdlx__ln__frm__err__cnt__s.html#af782af947be15575ab32592821c4b775">00589</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sdlx__ln__frm__err__cnt_1_1cvmx__sdlx__ln__frm__err__cnt__s.html#af782af947be15575ab32592821c4b775">lane0</a>                        : 16;
<a name="l00590"></a><a class="code" href="structcvmx__sdlx__ln__frm__err__cnt_1_1cvmx__sdlx__ln__frm__err__cnt__s.html#a4c48c207398d71cc72c6be46422eafe5">00590</a>     uint64_t <a class="code" href="structcvmx__sdlx__ln__frm__err__cnt_1_1cvmx__sdlx__ln__frm__err__cnt__s.html#a4c48c207398d71cc72c6be46422eafe5">lane1</a>                        : 16;
<a name="l00591"></a><a class="code" href="structcvmx__sdlx__ln__frm__err__cnt_1_1cvmx__sdlx__ln__frm__err__cnt__s.html#ab5a505a11cffa102183c7de8e4184e72">00591</a>     uint64_t <a class="code" href="structcvmx__sdlx__ln__frm__err__cnt_1_1cvmx__sdlx__ln__frm__err__cnt__s.html#ab5a505a11cffa102183c7de8e4184e72">reserved_32_63</a>               : 32;
<a name="l00592"></a>00592 <span class="preprocessor">#endif</span>
<a name="l00593"></a>00593 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sdlx__ln__frm__err__cnt.html#ab95fc634b632bb280d34d50bdda6d5af">s</a>;
<a name="l00594"></a><a class="code" href="unioncvmx__sdlx__ln__frm__err__cnt.html#a4f27712671e4d71fc0bf9cf75b088e74">00594</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sdlx__ln__frm__err__cnt_1_1cvmx__sdlx__ln__frm__err__cnt__s.html">cvmx_sdlx_ln_frm_err_cnt_s</a>     <a class="code" href="unioncvmx__sdlx__ln__frm__err__cnt.html#a4f27712671e4d71fc0bf9cf75b088e74">cnf75xx</a>;
<a name="l00595"></a>00595 };
<a name="l00596"></a><a class="code" href="cvmx-sdlx-defs_8h.html#a1ed95542966486461a2ae7dec92e0cd4">00596</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sdlx__ln__frm__err__cnt.html" title="cvmx_sdl::_ln_frm_err_cnt">cvmx_sdlx_ln_frm_err_cnt</a> <a class="code" href="unioncvmx__sdlx__ln__frm__err__cnt.html" title="cvmx_sdl::_ln_frm_err_cnt">cvmx_sdlx_ln_frm_err_cnt_t</a>;
<a name="l00597"></a>00597 <span class="comment"></span>
<a name="l00598"></a>00598 <span class="comment">/**</span>
<a name="l00599"></a>00599 <span class="comment"> * cvmx_sdl#_mapper_loopback</span>
<a name="l00600"></a>00600 <span class="comment"> *</span>
<a name="l00601"></a>00601 <span class="comment"> * This register controls the loopback mode at the RFIF-SDL interface boundary.</span>
<a name="l00602"></a>00602 <span class="comment"> *</span>
<a name="l00603"></a>00603 <span class="comment"> */</span>
<a name="l00604"></a><a class="code" href="unioncvmx__sdlx__mapper__loopback.html">00604</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sdlx__mapper__loopback.html" title="cvmx_sdl::_mapper_loopback">cvmx_sdlx_mapper_loopback</a> {
<a name="l00605"></a><a class="code" href="unioncvmx__sdlx__mapper__loopback.html#a84ea032281370d511df5d7fb49102653">00605</a>     uint64_t <a class="code" href="unioncvmx__sdlx__mapper__loopback.html#a84ea032281370d511df5d7fb49102653">u64</a>;
<a name="l00606"></a><a class="code" href="structcvmx__sdlx__mapper__loopback_1_1cvmx__sdlx__mapper__loopback__s.html">00606</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sdlx__mapper__loopback_1_1cvmx__sdlx__mapper__loopback__s.html">cvmx_sdlx_mapper_loopback_s</a> {
<a name="l00607"></a>00607 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00608"></a>00608 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sdlx__mapper__loopback_1_1cvmx__sdlx__mapper__loopback__s.html#ad344213b21d69e75cd87d018ce0aa8ad">reserved_2_63</a>                : 62;
<a name="l00609"></a>00609     uint64_t <a class="code" href="structcvmx__sdlx__mapper__loopback_1_1cvmx__sdlx__mapper__loopback__s.html#a809ea81557888d006d70693e084a64da">sel</a>                          : 2;  <span class="comment">/**&lt; 0x0 = Normal operation (no loopback).</span>
<a name="l00610"></a>00610 <span class="comment">                                                         0x1 = Loopback TX(DL) output to RX(UL) input (DL2UL internal loopback).</span>
<a name="l00611"></a>00611 <span class="comment">                                                         0x2 = Loopback RX(UL) input to TX(DL) output (UL2DL external loopback).</span>
<a name="l00612"></a>00612 <span class="comment">                                                         0x3 = Normal operation (no loopback). */</span>
<a name="l00613"></a>00613 <span class="preprocessor">#else</span>
<a name="l00614"></a><a class="code" href="structcvmx__sdlx__mapper__loopback_1_1cvmx__sdlx__mapper__loopback__s.html#a809ea81557888d006d70693e084a64da">00614</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sdlx__mapper__loopback_1_1cvmx__sdlx__mapper__loopback__s.html#a809ea81557888d006d70693e084a64da">sel</a>                          : 2;
<a name="l00615"></a><a class="code" href="structcvmx__sdlx__mapper__loopback_1_1cvmx__sdlx__mapper__loopback__s.html#ad344213b21d69e75cd87d018ce0aa8ad">00615</a>     uint64_t <a class="code" href="structcvmx__sdlx__mapper__loopback_1_1cvmx__sdlx__mapper__loopback__s.html#ad344213b21d69e75cd87d018ce0aa8ad">reserved_2_63</a>                : 62;
<a name="l00616"></a>00616 <span class="preprocessor">#endif</span>
<a name="l00617"></a>00617 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sdlx__mapper__loopback.html#a468766728f602716f54afd96e1d28af6">s</a>;
<a name="l00618"></a><a class="code" href="unioncvmx__sdlx__mapper__loopback.html#ae16d8dc6a306421283b5ffd84f048fd5">00618</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sdlx__mapper__loopback_1_1cvmx__sdlx__mapper__loopback__s.html">cvmx_sdlx_mapper_loopback_s</a>    <a class="code" href="unioncvmx__sdlx__mapper__loopback.html#ae16d8dc6a306421283b5ffd84f048fd5">cnf75xx</a>;
<a name="l00619"></a>00619 };
<a name="l00620"></a><a class="code" href="cvmx-sdlx-defs_8h.html#a2631552aa13b6f03d706829b296b081f">00620</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sdlx__mapper__loopback.html" title="cvmx_sdl::_mapper_loopback">cvmx_sdlx_mapper_loopback</a> <a class="code" href="unioncvmx__sdlx__mapper__loopback.html" title="cvmx_sdl::_mapper_loopback">cvmx_sdlx_mapper_loopback_t</a>;
<a name="l00621"></a>00621 <span class="comment"></span>
<a name="l00622"></a>00622 <span class="comment">/**</span>
<a name="l00623"></a>00623 <span class="comment"> * cvmx_sdl#_mapper_ver</span>
<a name="l00624"></a>00624 <span class="comment"> *</span>
<a name="l00625"></a>00625 <span class="comment"> * This register contains the SDL version number.</span>
<a name="l00626"></a>00626 <span class="comment"> *</span>
<a name="l00627"></a>00627 <span class="comment"> */</span>
<a name="l00628"></a><a class="code" href="unioncvmx__sdlx__mapper__ver.html">00628</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sdlx__mapper__ver.html" title="cvmx_sdl::_mapper_ver">cvmx_sdlx_mapper_ver</a> {
<a name="l00629"></a><a class="code" href="unioncvmx__sdlx__mapper__ver.html#af6a3da0eedf6156cba6851dbcca93081">00629</a>     uint64_t <a class="code" href="unioncvmx__sdlx__mapper__ver.html#af6a3da0eedf6156cba6851dbcca93081">u64</a>;
<a name="l00630"></a><a class="code" href="structcvmx__sdlx__mapper__ver_1_1cvmx__sdlx__mapper__ver__s.html">00630</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sdlx__mapper__ver_1_1cvmx__sdlx__mapper__ver__s.html">cvmx_sdlx_mapper_ver_s</a> {
<a name="l00631"></a>00631 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00632"></a>00632 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sdlx__mapper__ver_1_1cvmx__sdlx__mapper__ver__s.html#a4f28e1f981aacc2c0320172971658b3a">reserved_32_63</a>               : 32;
<a name="l00633"></a>00633     uint64_t <a class="code" href="structcvmx__sdlx__mapper__ver_1_1cvmx__sdlx__mapper__ver__s.html#a4fa157b3897fe1f32b7ec9244c2bba35">sel</a>                          : 32; <span class="comment">/**&lt; yyyymmdd. */</span>
<a name="l00634"></a>00634 <span class="preprocessor">#else</span>
<a name="l00635"></a><a class="code" href="structcvmx__sdlx__mapper__ver_1_1cvmx__sdlx__mapper__ver__s.html#a4fa157b3897fe1f32b7ec9244c2bba35">00635</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sdlx__mapper__ver_1_1cvmx__sdlx__mapper__ver__s.html#a4fa157b3897fe1f32b7ec9244c2bba35">sel</a>                          : 32;
<a name="l00636"></a><a class="code" href="structcvmx__sdlx__mapper__ver_1_1cvmx__sdlx__mapper__ver__s.html#a4f28e1f981aacc2c0320172971658b3a">00636</a>     uint64_t <a class="code" href="structcvmx__sdlx__mapper__ver_1_1cvmx__sdlx__mapper__ver__s.html#a4f28e1f981aacc2c0320172971658b3a">reserved_32_63</a>               : 32;
<a name="l00637"></a>00637 <span class="preprocessor">#endif</span>
<a name="l00638"></a>00638 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sdlx__mapper__ver.html#a36d5d1c6fb3d9e99d214b82ba72a6145">s</a>;
<a name="l00639"></a><a class="code" href="unioncvmx__sdlx__mapper__ver.html#abe780ade4727a744fdad10c61cc5897a">00639</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sdlx__mapper__ver_1_1cvmx__sdlx__mapper__ver__s.html">cvmx_sdlx_mapper_ver_s</a>         <a class="code" href="unioncvmx__sdlx__mapper__ver.html#abe780ade4727a744fdad10c61cc5897a">cnf75xx</a>;
<a name="l00640"></a>00640 };
<a name="l00641"></a><a class="code" href="cvmx-sdlx-defs_8h.html#a16634e31e87a8394b631806834982a5d">00641</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sdlx__mapper__ver.html" title="cvmx_sdl::_mapper_ver">cvmx_sdlx_mapper_ver</a> <a class="code" href="unioncvmx__sdlx__mapper__ver.html" title="cvmx_sdl::_mapper_ver">cvmx_sdlx_mapper_ver_t</a>;
<a name="l00642"></a>00642 <span class="comment"></span>
<a name="l00643"></a>00643 <span class="comment">/**</span>
<a name="l00644"></a>00644 <span class="comment"> * cvmx_sdl#_rx_pat_ctrl</span>
<a name="l00645"></a>00645 <span class="comment"> *</span>
<a name="l00646"></a>00646 <span class="comment"> * This register controls the self-test pattern checker, and the external</span>
<a name="l00647"></a>00647 <span class="comment"> * loopback.</span>
<a name="l00648"></a>00648 <span class="comment"> */</span>
<a name="l00649"></a><a class="code" href="unioncvmx__sdlx__rx__pat__ctrl.html">00649</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sdlx__rx__pat__ctrl.html" title="cvmx_sdl::_rx_pat_ctrl">cvmx_sdlx_rx_pat_ctrl</a> {
<a name="l00650"></a><a class="code" href="unioncvmx__sdlx__rx__pat__ctrl.html#a7c05bfee1ffaa96cf83c515e19461235">00650</a>     uint64_t <a class="code" href="unioncvmx__sdlx__rx__pat__ctrl.html#a7c05bfee1ffaa96cf83c515e19461235">u64</a>;
<a name="l00651"></a><a class="code" href="structcvmx__sdlx__rx__pat__ctrl_1_1cvmx__sdlx__rx__pat__ctrl__s.html">00651</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sdlx__rx__pat__ctrl_1_1cvmx__sdlx__rx__pat__ctrl__s.html">cvmx_sdlx_rx_pat_ctrl_s</a> {
<a name="l00652"></a>00652 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00653"></a>00653 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sdlx__rx__pat__ctrl_1_1cvmx__sdlx__rx__pat__ctrl__s.html#adee83003f4a715ca944adbaaca296ca4">reserved_26_63</a>               : 38;
<a name="l00654"></a>00654     uint64_t <a class="code" href="structcvmx__sdlx__rx__pat__ctrl_1_1cvmx__sdlx__rx__pat__ctrl__s.html#aa3ae568346b6ec0c927c258a31fdceb3">pattern_size</a>                 : 4;  <span class="comment">/**&lt; The frame size for the self-test pattern, specified as a number of 122.88 MHz</span>
<a name="l00655"></a>00655 <span class="comment">                                                         reference clock cycles, divided by 8. For a 10 ms frame, set to</span>
<a name="l00656"></a>00656 <span class="comment">                                                         0x25800. */</span>
<a name="l00657"></a>00657     uint64_t <a class="code" href="structcvmx__sdlx__rx__pat__ctrl_1_1cvmx__sdlx__rx__pat__ctrl__s.html#af9a1c444ce5635e72a9237a3976bdc5c">reserved_5_21</a>                : 17;
<a name="l00658"></a>00658     uint64_t <a class="code" href="structcvmx__sdlx__rx__pat__ctrl_1_1cvmx__sdlx__rx__pat__ctrl__s.html#a498a9051c78718ff9b49998469de40dc">pattern_type</a>                 : 2;  <span class="comment">/**&lt; Self-test pattern type. Must be set to 0. */</span>
<a name="l00659"></a>00659     uint64_t <a class="code" href="structcvmx__sdlx__rx__pat__ctrl_1_1cvmx__sdlx__rx__pat__ctrl__s.html#a016472b4e4787681b684c0b88e370f9c">enable</a>                       : 1;  <span class="comment">/**&lt; Set to one to enable the self-test pattern checker. */</span>
<a name="l00660"></a>00660     uint64_t <a class="code" href="structcvmx__sdlx__rx__pat__ctrl_1_1cvmx__sdlx__rx__pat__ctrl__s.html#a507c0df181a4d35d1340c0132aa45dce">r2t_far</a>                      : 1;  <span class="comment">/**&lt; Set to one to enable the far external (RX-to-TX) loopback path (i.e.,</span>
<a name="l00661"></a>00661 <span class="comment">                                                         loop back that includes SDL formatting/de-formatting, but does not</span>
<a name="l00662"></a>00662 <span class="comment">                                                         including mapping). */</span>
<a name="l00663"></a>00663     uint64_t <a class="code" href="structcvmx__sdlx__rx__pat__ctrl_1_1cvmx__sdlx__rx__pat__ctrl__s.html#a808446e086a86c452f29f4f2112b749e">r2t_near</a>                     : 1;  <span class="comment">/**&lt; Set to one to enable the near external (RX-to-TX) loopback path (i.e.,</span>
<a name="l00664"></a>00664 <span class="comment">                                                         loop back at the interface between SDL and the SerDes with no SDL</span>
<a name="l00665"></a>00665 <span class="comment">                                                         processing.) */</span>
<a name="l00666"></a>00666 <span class="preprocessor">#else</span>
<a name="l00667"></a><a class="code" href="structcvmx__sdlx__rx__pat__ctrl_1_1cvmx__sdlx__rx__pat__ctrl__s.html#a808446e086a86c452f29f4f2112b749e">00667</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sdlx__rx__pat__ctrl_1_1cvmx__sdlx__rx__pat__ctrl__s.html#a808446e086a86c452f29f4f2112b749e">r2t_near</a>                     : 1;
<a name="l00668"></a><a class="code" href="structcvmx__sdlx__rx__pat__ctrl_1_1cvmx__sdlx__rx__pat__ctrl__s.html#a507c0df181a4d35d1340c0132aa45dce">00668</a>     uint64_t <a class="code" href="structcvmx__sdlx__rx__pat__ctrl_1_1cvmx__sdlx__rx__pat__ctrl__s.html#a507c0df181a4d35d1340c0132aa45dce">r2t_far</a>                      : 1;
<a name="l00669"></a><a class="code" href="structcvmx__sdlx__rx__pat__ctrl_1_1cvmx__sdlx__rx__pat__ctrl__s.html#a016472b4e4787681b684c0b88e370f9c">00669</a>     uint64_t <a class="code" href="structcvmx__sdlx__rx__pat__ctrl_1_1cvmx__sdlx__rx__pat__ctrl__s.html#a016472b4e4787681b684c0b88e370f9c">enable</a>                       : 1;
<a name="l00670"></a><a class="code" href="structcvmx__sdlx__rx__pat__ctrl_1_1cvmx__sdlx__rx__pat__ctrl__s.html#a498a9051c78718ff9b49998469de40dc">00670</a>     uint64_t <a class="code" href="structcvmx__sdlx__rx__pat__ctrl_1_1cvmx__sdlx__rx__pat__ctrl__s.html#a498a9051c78718ff9b49998469de40dc">pattern_type</a>                 : 2;
<a name="l00671"></a><a class="code" href="structcvmx__sdlx__rx__pat__ctrl_1_1cvmx__sdlx__rx__pat__ctrl__s.html#af9a1c444ce5635e72a9237a3976bdc5c">00671</a>     uint64_t <a class="code" href="structcvmx__sdlx__rx__pat__ctrl_1_1cvmx__sdlx__rx__pat__ctrl__s.html#af9a1c444ce5635e72a9237a3976bdc5c">reserved_5_21</a>                : 17;
<a name="l00672"></a><a class="code" href="structcvmx__sdlx__rx__pat__ctrl_1_1cvmx__sdlx__rx__pat__ctrl__s.html#aa3ae568346b6ec0c927c258a31fdceb3">00672</a>     uint64_t <a class="code" href="structcvmx__sdlx__rx__pat__ctrl_1_1cvmx__sdlx__rx__pat__ctrl__s.html#aa3ae568346b6ec0c927c258a31fdceb3">pattern_size</a>                 : 4;
<a name="l00673"></a><a class="code" href="structcvmx__sdlx__rx__pat__ctrl_1_1cvmx__sdlx__rx__pat__ctrl__s.html#adee83003f4a715ca944adbaaca296ca4">00673</a>     uint64_t <a class="code" href="structcvmx__sdlx__rx__pat__ctrl_1_1cvmx__sdlx__rx__pat__ctrl__s.html#adee83003f4a715ca944adbaaca296ca4">reserved_26_63</a>               : 38;
<a name="l00674"></a>00674 <span class="preprocessor">#endif</span>
<a name="l00675"></a>00675 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sdlx__rx__pat__ctrl.html#af55e35b50d2ea6793c4e56bff7462ec4">s</a>;
<a name="l00676"></a><a class="code" href="unioncvmx__sdlx__rx__pat__ctrl.html#a7bdd7707ae6a4b2fba85e738a9701edc">00676</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sdlx__rx__pat__ctrl_1_1cvmx__sdlx__rx__pat__ctrl__s.html">cvmx_sdlx_rx_pat_ctrl_s</a>        <a class="code" href="unioncvmx__sdlx__rx__pat__ctrl.html#a7bdd7707ae6a4b2fba85e738a9701edc">cnf75xx</a>;
<a name="l00677"></a>00677 };
<a name="l00678"></a><a class="code" href="cvmx-sdlx-defs_8h.html#a9a7233fd7b802facc7f5d7cdfe751464">00678</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sdlx__rx__pat__ctrl.html" title="cvmx_sdl::_rx_pat_ctrl">cvmx_sdlx_rx_pat_ctrl</a> <a class="code" href="unioncvmx__sdlx__rx__pat__ctrl.html" title="cvmx_sdl::_rx_pat_ctrl">cvmx_sdlx_rx_pat_ctrl_t</a>;
<a name="l00679"></a>00679 <span class="comment"></span>
<a name="l00680"></a>00680 <span class="comment">/**</span>
<a name="l00681"></a>00681 <span class="comment"> * cvmx_sdl#_tx_pat_ctrl</span>
<a name="l00682"></a>00682 <span class="comment"> *</span>
<a name="l00683"></a>00683 <span class="comment"> * This register controls the self-test pattern generator, and the internal</span>
<a name="l00684"></a>00684 <span class="comment"> * loopback.</span>
<a name="l00685"></a>00685 <span class="comment"> */</span>
<a name="l00686"></a><a class="code" href="unioncvmx__sdlx__tx__pat__ctrl.html">00686</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sdlx__tx__pat__ctrl.html" title="cvmx_sdl::_tx_pat_ctrl">cvmx_sdlx_tx_pat_ctrl</a> {
<a name="l00687"></a><a class="code" href="unioncvmx__sdlx__tx__pat__ctrl.html#ae1f3582d0e6f99994b981cb08c668283">00687</a>     uint64_t <a class="code" href="unioncvmx__sdlx__tx__pat__ctrl.html#ae1f3582d0e6f99994b981cb08c668283">u64</a>;
<a name="l00688"></a><a class="code" href="structcvmx__sdlx__tx__pat__ctrl_1_1cvmx__sdlx__tx__pat__ctrl__s.html">00688</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sdlx__tx__pat__ctrl_1_1cvmx__sdlx__tx__pat__ctrl__s.html">cvmx_sdlx_tx_pat_ctrl_s</a> {
<a name="l00689"></a>00689 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00690"></a>00690 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sdlx__tx__pat__ctrl_1_1cvmx__sdlx__tx__pat__ctrl__s.html#ae9dc2e5575071587775f96fd8ab6cc8f">reserved_26_63</a>               : 38;
<a name="l00691"></a>00691     uint64_t <a class="code" href="structcvmx__sdlx__tx__pat__ctrl_1_1cvmx__sdlx__tx__pat__ctrl__s.html#af3c02b541b0bcaee561e8bc0b2450e38">pattern_size</a>                 : 4;  <span class="comment">/**&lt; The frame size for the self-test pattern, specified as a number of 122.88 MHz</span>
<a name="l00692"></a>00692 <span class="comment">                                                         reference clock cycles, divided by 8. For a 10 ms frame, set to</span>
<a name="l00693"></a>00693 <span class="comment">                                                         0x25800. */</span>
<a name="l00694"></a>00694     uint64_t <a class="code" href="structcvmx__sdlx__tx__pat__ctrl_1_1cvmx__sdlx__tx__pat__ctrl__s.html#aacb3c6e6099d92f3c3217fc01d09fc1e">reserved_5_21</a>                : 17;
<a name="l00695"></a>00695     uint64_t <a class="code" href="structcvmx__sdlx__tx__pat__ctrl_1_1cvmx__sdlx__tx__pat__ctrl__s.html#a026317d14a7ae622fe46b9d4132d1a2b">pattern_type</a>                 : 2;  <span class="comment">/**&lt; Self-test pattern type. Must be set to 0. */</span>
<a name="l00696"></a>00696     uint64_t <a class="code" href="structcvmx__sdlx__tx__pat__ctrl_1_1cvmx__sdlx__tx__pat__ctrl__s.html#a9a2c0b3661f7d0f54bfb1e0ed3bd25a0">enable</a>                       : 1;  <span class="comment">/**&lt; Set to 1 to enable the self-test pattern generator. */</span>
<a name="l00697"></a>00697     uint64_t <a class="code" href="structcvmx__sdlx__tx__pat__ctrl_1_1cvmx__sdlx__tx__pat__ctrl__s.html#a71bae482858a2b9ec7e0d51a04753112">t2r_far</a>                      : 1;  <span class="comment">/**&lt; Set to one to enable the far internal (TX-to-RX) loopback path (i.e.,</span>
<a name="l00698"></a>00698 <span class="comment">                                                         loop back at the interface between SDL and the SerDes, and perform all</span>
<a name="l00699"></a>00699 <span class="comment">                                                         SDL processing). */</span>
<a name="l00700"></a>00700     uint64_t <a class="code" href="structcvmx__sdlx__tx__pat__ctrl_1_1cvmx__sdlx__tx__pat__ctrl__s.html#af894cb8e55e32495495ce35a4dff3553">t2r_near</a>                     : 1;  <span class="comment">/**&lt; far (=SDL mapper IF) loopback enable. Set to one to enable the near internal (TX-to-RX)</span>
<a name="l00701"></a>00701 <span class="comment">                                                         loopback path (i.e., loop back after performing SDL mapping, without performing SDL</span>
<a name="l00702"></a>00702 <span class="comment">                                                         formatting/de-formatting). */</span>
<a name="l00703"></a>00703 <span class="preprocessor">#else</span>
<a name="l00704"></a><a class="code" href="structcvmx__sdlx__tx__pat__ctrl_1_1cvmx__sdlx__tx__pat__ctrl__s.html#af894cb8e55e32495495ce35a4dff3553">00704</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sdlx__tx__pat__ctrl_1_1cvmx__sdlx__tx__pat__ctrl__s.html#af894cb8e55e32495495ce35a4dff3553">t2r_near</a>                     : 1;
<a name="l00705"></a><a class="code" href="structcvmx__sdlx__tx__pat__ctrl_1_1cvmx__sdlx__tx__pat__ctrl__s.html#a71bae482858a2b9ec7e0d51a04753112">00705</a>     uint64_t <a class="code" href="structcvmx__sdlx__tx__pat__ctrl_1_1cvmx__sdlx__tx__pat__ctrl__s.html#a71bae482858a2b9ec7e0d51a04753112">t2r_far</a>                      : 1;
<a name="l00706"></a><a class="code" href="structcvmx__sdlx__tx__pat__ctrl_1_1cvmx__sdlx__tx__pat__ctrl__s.html#a9a2c0b3661f7d0f54bfb1e0ed3bd25a0">00706</a>     uint64_t <a class="code" href="structcvmx__sdlx__tx__pat__ctrl_1_1cvmx__sdlx__tx__pat__ctrl__s.html#a9a2c0b3661f7d0f54bfb1e0ed3bd25a0">enable</a>                       : 1;
<a name="l00707"></a><a class="code" href="structcvmx__sdlx__tx__pat__ctrl_1_1cvmx__sdlx__tx__pat__ctrl__s.html#a026317d14a7ae622fe46b9d4132d1a2b">00707</a>     uint64_t <a class="code" href="structcvmx__sdlx__tx__pat__ctrl_1_1cvmx__sdlx__tx__pat__ctrl__s.html#a026317d14a7ae622fe46b9d4132d1a2b">pattern_type</a>                 : 2;
<a name="l00708"></a><a class="code" href="structcvmx__sdlx__tx__pat__ctrl_1_1cvmx__sdlx__tx__pat__ctrl__s.html#aacb3c6e6099d92f3c3217fc01d09fc1e">00708</a>     uint64_t <a class="code" href="structcvmx__sdlx__tx__pat__ctrl_1_1cvmx__sdlx__tx__pat__ctrl__s.html#aacb3c6e6099d92f3c3217fc01d09fc1e">reserved_5_21</a>                : 17;
<a name="l00709"></a><a class="code" href="structcvmx__sdlx__tx__pat__ctrl_1_1cvmx__sdlx__tx__pat__ctrl__s.html#af3c02b541b0bcaee561e8bc0b2450e38">00709</a>     uint64_t <a class="code" href="structcvmx__sdlx__tx__pat__ctrl_1_1cvmx__sdlx__tx__pat__ctrl__s.html#af3c02b541b0bcaee561e8bc0b2450e38">pattern_size</a>                 : 4;
<a name="l00710"></a><a class="code" href="structcvmx__sdlx__tx__pat__ctrl_1_1cvmx__sdlx__tx__pat__ctrl__s.html#ae9dc2e5575071587775f96fd8ab6cc8f">00710</a>     uint64_t <a class="code" href="structcvmx__sdlx__tx__pat__ctrl_1_1cvmx__sdlx__tx__pat__ctrl__s.html#ae9dc2e5575071587775f96fd8ab6cc8f">reserved_26_63</a>               : 38;
<a name="l00711"></a>00711 <span class="preprocessor">#endif</span>
<a name="l00712"></a>00712 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sdlx__tx__pat__ctrl.html#a9d69bc60a593e8bec5b7624220aec600">s</a>;
<a name="l00713"></a><a class="code" href="unioncvmx__sdlx__tx__pat__ctrl.html#ae8c73626d3a72a4fa58736648008ea79">00713</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sdlx__tx__pat__ctrl_1_1cvmx__sdlx__tx__pat__ctrl__s.html">cvmx_sdlx_tx_pat_ctrl_s</a>        <a class="code" href="unioncvmx__sdlx__tx__pat__ctrl.html#ae8c73626d3a72a4fa58736648008ea79">cnf75xx</a>;
<a name="l00714"></a>00714 };
<a name="l00715"></a><a class="code" href="cvmx-sdlx-defs_8h.html#a008a7806f9cd2f7461ff086643a8a3dc">00715</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sdlx__tx__pat__ctrl.html" title="cvmx_sdl::_tx_pat_ctrl">cvmx_sdlx_tx_pat_ctrl</a> <a class="code" href="unioncvmx__sdlx__tx__pat__ctrl.html" title="cvmx_sdl::_tx_pat_ctrl">cvmx_sdlx_tx_pat_ctrl_t</a>;
<a name="l00716"></a>00716 <span class="comment"></span>
<a name="l00717"></a>00717 <span class="comment">/**</span>
<a name="l00718"></a>00718 <span class="comment"> * cvmx_sdl#_ul_axc_bw_sel</span>
<a name="l00719"></a>00719 <span class="comment"> *</span>
<a name="l00720"></a>00720 <span class="comment"> * This register selects the bandwidth of each uplink antenna-carrier (AxC).</span>
<a name="l00721"></a>00721 <span class="comment"> *</span>
<a name="l00722"></a>00722 <span class="comment"> */</span>
<a name="l00723"></a><a class="code" href="unioncvmx__sdlx__ul__axc__bw__sel.html">00723</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sdlx__ul__axc__bw__sel.html" title="cvmx_sdl::_ul_axc_bw_sel">cvmx_sdlx_ul_axc_bw_sel</a> {
<a name="l00724"></a><a class="code" href="unioncvmx__sdlx__ul__axc__bw__sel.html#a2b83cf02cef8c29d87b4024521d58274">00724</a>     uint64_t <a class="code" href="unioncvmx__sdlx__ul__axc__bw__sel.html#a2b83cf02cef8c29d87b4024521d58274">u64</a>;
<a name="l00725"></a><a class="code" href="structcvmx__sdlx__ul__axc__bw__sel_1_1cvmx__sdlx__ul__axc__bw__sel__s.html">00725</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sdlx__ul__axc__bw__sel_1_1cvmx__sdlx__ul__axc__bw__sel__s.html">cvmx_sdlx_ul_axc_bw_sel_s</a> {
<a name="l00726"></a>00726 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00727"></a>00727 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sdlx__ul__axc__bw__sel_1_1cvmx__sdlx__ul__axc__bw__sel__s.html#a6a743c63455d256394e23f7539b2c544">reserved_32_63</a>               : 32;
<a name="l00728"></a>00728     uint64_t <a class="code" href="structcvmx__sdlx__ul__axc__bw__sel_1_1cvmx__sdlx__ul__axc__bw__sel__s.html#a3cd21407e6f4be26cf66da7619c9e21a">bw_sel</a>                       : 32; <span class="comment">/**&lt; 2-bit selects for each UL AxC. Bits[1:0] control AxC 0, bits[3:2]</span>
<a name="l00729"></a>00729 <span class="comment">                                                         control AxC 1, etc.</span>
<a name="l00730"></a>00730 <span class="comment">                                                         0x0 = AxC disabled.</span>
<a name="l00731"></a>00731 <span class="comment">                                                         0x1 = 5 MHz (i.e., 7.68 Msps).</span>
<a name="l00732"></a>00732 <span class="comment">                                                         0x2 = 10 MHz (i.e., 15.36 Msps).</span>
<a name="l00733"></a>00733 <span class="comment">                                                         0x3 = 20 MHz (i.e., 30.72 Msps). */</span>
<a name="l00734"></a>00734 <span class="preprocessor">#else</span>
<a name="l00735"></a><a class="code" href="structcvmx__sdlx__ul__axc__bw__sel_1_1cvmx__sdlx__ul__axc__bw__sel__s.html#a3cd21407e6f4be26cf66da7619c9e21a">00735</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sdlx__ul__axc__bw__sel_1_1cvmx__sdlx__ul__axc__bw__sel__s.html#a3cd21407e6f4be26cf66da7619c9e21a">bw_sel</a>                       : 32;
<a name="l00736"></a><a class="code" href="structcvmx__sdlx__ul__axc__bw__sel_1_1cvmx__sdlx__ul__axc__bw__sel__s.html#a6a743c63455d256394e23f7539b2c544">00736</a>     uint64_t <a class="code" href="structcvmx__sdlx__ul__axc__bw__sel_1_1cvmx__sdlx__ul__axc__bw__sel__s.html#a6a743c63455d256394e23f7539b2c544">reserved_32_63</a>               : 32;
<a name="l00737"></a>00737 <span class="preprocessor">#endif</span>
<a name="l00738"></a>00738 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sdlx__ul__axc__bw__sel.html#ac9c74e03fb39123f20b184bcfd6d8b73">s</a>;
<a name="l00739"></a><a class="code" href="unioncvmx__sdlx__ul__axc__bw__sel.html#a8e06e9fafff5f972ba8b178d7e533e3f">00739</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sdlx__ul__axc__bw__sel_1_1cvmx__sdlx__ul__axc__bw__sel__s.html">cvmx_sdlx_ul_axc_bw_sel_s</a>      <a class="code" href="unioncvmx__sdlx__ul__axc__bw__sel.html#a8e06e9fafff5f972ba8b178d7e533e3f">cnf75xx</a>;
<a name="l00740"></a>00740 };
<a name="l00741"></a><a class="code" href="cvmx-sdlx-defs_8h.html#ad41ae90bab8e6a78accdcf45ddfa1571">00741</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sdlx__ul__axc__bw__sel.html" title="cvmx_sdl::_ul_axc_bw_sel">cvmx_sdlx_ul_axc_bw_sel</a> <a class="code" href="unioncvmx__sdlx__ul__axc__bw__sel.html" title="cvmx_sdl::_ul_axc_bw_sel">cvmx_sdlx_ul_axc_bw_sel_t</a>;
<a name="l00742"></a>00742 <span class="comment"></span>
<a name="l00743"></a>00743 <span class="comment">/**</span>
<a name="l00744"></a>00744 <span class="comment"> * cvmx_sdl#_ul_axc_map_lut#</span>
<a name="l00745"></a>00745 <span class="comment"> *</span>
<a name="l00746"></a>00746 <span class="comment"> * These registers program the AxC mapping for the upload channels of SDL.</span>
<a name="l00747"></a>00747 <span class="comment"> *</span>
<a name="l00748"></a>00748 <span class="comment"> * Each SDL basic frame (or chip) contains 64 time slots, and each of these</span>
<a name="l00749"></a>00749 <span class="comment"> * 16 regsiters controls which AxC is mapped to each time slot.</span>
<a name="l00750"></a>00750 <span class="comment"> *</span>
<a name="l00751"></a>00751 <span class="comment"> * _ SDL(0..2)_UL_AXC_LUT(0) controls time slots [TS3, TS2, TS1, TS0] with fields 3-0</span>
<a name="l00752"></a>00752 <span class="comment"> * respectively.</span>
<a name="l00753"></a>00753 <span class="comment"> *</span>
<a name="l00754"></a>00754 <span class="comment"> * _ SDL(0..2)_UL_AXC_LUT(1) controls time slots [TS7, TS6, TS5, TS4] with fields 3-0</span>
<a name="l00755"></a>00755 <span class="comment"> * respectively,</span>
<a name="l00756"></a>00756 <span class="comment"> *</span>
<a name="l00757"></a>00757 <span class="comment"> * _ etc.</span>
<a name="l00758"></a>00758 <span class="comment"> *</span>
<a name="l00759"></a>00759 <span class="comment"> * Note that each AxC must be mapped to either 2, 4, or 8 time slots,</span>
<a name="l00760"></a>00760 <span class="comment"> * depending on whether the bandwidth is 5 MHz, 10 MHz, or 20 MHz,</span>
<a name="l00761"></a>00761 <span class="comment"> * respectively.</span>
<a name="l00762"></a>00762 <span class="comment"> *</span>
<a name="l00763"></a>00763 <span class="comment"> * Consecutive time samples for a given antenna should be assigned to strided time</span>
<a name="l00764"></a>00764 <span class="comment"> * slots as follows:</span>
<a name="l00765"></a>00765 <span class="comment"> * 5 MHz: TS x and TS x+32.</span>
<a name="l00766"></a>00766 <span class="comment"> * 10 MHz: TS x, TS x+16, TS x+32, and TS x+48.</span>
<a name="l00767"></a>00767 <span class="comment"> * 20 MHz: TS x, TS x+8, TS x+16, TS x+24, TS x+32, TS x+40, TS x+48, and TS x+56.</span>
<a name="l00768"></a>00768 <span class="comment"> */</span>
<a name="l00769"></a><a class="code" href="unioncvmx__sdlx__ul__axc__map__lutx.html">00769</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sdlx__ul__axc__map__lutx.html" title="cvmx_sdl::_ul_axc_map_lut#">cvmx_sdlx_ul_axc_map_lutx</a> {
<a name="l00770"></a><a class="code" href="unioncvmx__sdlx__ul__axc__map__lutx.html#a4ebc0e497987d3f65c740d39d0ee748c">00770</a>     uint64_t <a class="code" href="unioncvmx__sdlx__ul__axc__map__lutx.html#a4ebc0e497987d3f65c740d39d0ee748c">u64</a>;
<a name="l00771"></a><a class="code" href="structcvmx__sdlx__ul__axc__map__lutx_1_1cvmx__sdlx__ul__axc__map__lutx__s.html">00771</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sdlx__ul__axc__map__lutx_1_1cvmx__sdlx__ul__axc__map__lutx__s.html">cvmx_sdlx_ul_axc_map_lutx_s</a> {
<a name="l00772"></a>00772 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00773"></a>00773 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sdlx__ul__axc__map__lutx_1_1cvmx__sdlx__ul__axc__map__lutx__s.html#ab9a383920963e7b7a612a8b779ab7d1b">reserved_29_63</a>               : 35;
<a name="l00774"></a>00774     uint64_t <a class="code" href="structcvmx__sdlx__ul__axc__map__lutx_1_1cvmx__sdlx__ul__axc__map__lutx__s.html#a11cad1056eea1e825e18bada78949313">enable3</a>                      : 1;  <span class="comment">/**&lt; Enables the corresponding time slot to be mapped to an AxC. */</span>
<a name="l00775"></a>00775     uint64_t <a class="code" href="structcvmx__sdlx__ul__axc__map__lutx_1_1cvmx__sdlx__ul__axc__map__lutx__s.html#abe4f754827cf7c468aa8ab4d00706789">axc3</a>                         : 4;  <span class="comment">/**&lt; Chooses the target AxC for this time slot. */</span>
<a name="l00776"></a>00776     uint64_t <a class="code" href="structcvmx__sdlx__ul__axc__map__lutx_1_1cvmx__sdlx__ul__axc__map__lutx__s.html#ab0affe297bc8e6cb44e449db430695c1">reserved_21_23</a>               : 3;
<a name="l00777"></a>00777     uint64_t <a class="code" href="structcvmx__sdlx__ul__axc__map__lutx_1_1cvmx__sdlx__ul__axc__map__lutx__s.html#a297248e11df1e51cf9bbc05d6b4ecb73">enable2</a>                      : 1;  <span class="comment">/**&lt; Enables the corresponding time slot to be mapped to an AxC. */</span>
<a name="l00778"></a>00778     uint64_t <a class="code" href="structcvmx__sdlx__ul__axc__map__lutx_1_1cvmx__sdlx__ul__axc__map__lutx__s.html#a1db7e729a5e5fbcc3aac8c3707935ffc">axc2</a>                         : 4;  <span class="comment">/**&lt; Chooses the target AxC for this time slot. */</span>
<a name="l00779"></a>00779     uint64_t <a class="code" href="structcvmx__sdlx__ul__axc__map__lutx_1_1cvmx__sdlx__ul__axc__map__lutx__s.html#ae157d4a9b8f94b96aaaa791a6dec15b5">reserved_13_15</a>               : 3;
<a name="l00780"></a>00780     uint64_t <a class="code" href="structcvmx__sdlx__ul__axc__map__lutx_1_1cvmx__sdlx__ul__axc__map__lutx__s.html#ac929b1aa39915ecf77be1bbf613f00f3">enable1</a>                      : 1;  <span class="comment">/**&lt; Enables the corresponding time slot to be mapped to an AxC. */</span>
<a name="l00781"></a>00781     uint64_t <a class="code" href="structcvmx__sdlx__ul__axc__map__lutx_1_1cvmx__sdlx__ul__axc__map__lutx__s.html#af105154d7b6941ab28c98d580fe0111d">axc1</a>                         : 4;  <span class="comment">/**&lt; Chooses the target AxC for this time slot. */</span>
<a name="l00782"></a>00782     uint64_t <a class="code" href="structcvmx__sdlx__ul__axc__map__lutx_1_1cvmx__sdlx__ul__axc__map__lutx__s.html#a2b76bff1cce0707d4fee2c283fad0d57">reserved_5_7</a>                 : 3;
<a name="l00783"></a>00783     uint64_t <a class="code" href="structcvmx__sdlx__ul__axc__map__lutx_1_1cvmx__sdlx__ul__axc__map__lutx__s.html#a25fc2f408c8804ed1ebf10c508ec0975">enable0</a>                      : 1;  <span class="comment">/**&lt; Enables the corresponding time slot to be mapped to an AxC. */</span>
<a name="l00784"></a>00784     uint64_t <a class="code" href="structcvmx__sdlx__ul__axc__map__lutx_1_1cvmx__sdlx__ul__axc__map__lutx__s.html#af1d773787296c3ef55aacb7097a7ccf2">axc0</a>                         : 4;  <span class="comment">/**&lt; Chooses the target AxC for this time slot. */</span>
<a name="l00785"></a>00785 <span class="preprocessor">#else</span>
<a name="l00786"></a><a class="code" href="structcvmx__sdlx__ul__axc__map__lutx_1_1cvmx__sdlx__ul__axc__map__lutx__s.html#af1d773787296c3ef55aacb7097a7ccf2">00786</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sdlx__ul__axc__map__lutx_1_1cvmx__sdlx__ul__axc__map__lutx__s.html#af1d773787296c3ef55aacb7097a7ccf2">axc0</a>                         : 4;
<a name="l00787"></a><a class="code" href="structcvmx__sdlx__ul__axc__map__lutx_1_1cvmx__sdlx__ul__axc__map__lutx__s.html#a25fc2f408c8804ed1ebf10c508ec0975">00787</a>     uint64_t <a class="code" href="structcvmx__sdlx__ul__axc__map__lutx_1_1cvmx__sdlx__ul__axc__map__lutx__s.html#a25fc2f408c8804ed1ebf10c508ec0975">enable0</a>                      : 1;
<a name="l00788"></a><a class="code" href="structcvmx__sdlx__ul__axc__map__lutx_1_1cvmx__sdlx__ul__axc__map__lutx__s.html#a2b76bff1cce0707d4fee2c283fad0d57">00788</a>     uint64_t <a class="code" href="structcvmx__sdlx__ul__axc__map__lutx_1_1cvmx__sdlx__ul__axc__map__lutx__s.html#a2b76bff1cce0707d4fee2c283fad0d57">reserved_5_7</a>                 : 3;
<a name="l00789"></a><a class="code" href="structcvmx__sdlx__ul__axc__map__lutx_1_1cvmx__sdlx__ul__axc__map__lutx__s.html#af105154d7b6941ab28c98d580fe0111d">00789</a>     uint64_t <a class="code" href="structcvmx__sdlx__ul__axc__map__lutx_1_1cvmx__sdlx__ul__axc__map__lutx__s.html#af105154d7b6941ab28c98d580fe0111d">axc1</a>                         : 4;
<a name="l00790"></a><a class="code" href="structcvmx__sdlx__ul__axc__map__lutx_1_1cvmx__sdlx__ul__axc__map__lutx__s.html#ac929b1aa39915ecf77be1bbf613f00f3">00790</a>     uint64_t <a class="code" href="structcvmx__sdlx__ul__axc__map__lutx_1_1cvmx__sdlx__ul__axc__map__lutx__s.html#ac929b1aa39915ecf77be1bbf613f00f3">enable1</a>                      : 1;
<a name="l00791"></a><a class="code" href="structcvmx__sdlx__ul__axc__map__lutx_1_1cvmx__sdlx__ul__axc__map__lutx__s.html#ae157d4a9b8f94b96aaaa791a6dec15b5">00791</a>     uint64_t <a class="code" href="structcvmx__sdlx__ul__axc__map__lutx_1_1cvmx__sdlx__ul__axc__map__lutx__s.html#ae157d4a9b8f94b96aaaa791a6dec15b5">reserved_13_15</a>               : 3;
<a name="l00792"></a><a class="code" href="structcvmx__sdlx__ul__axc__map__lutx_1_1cvmx__sdlx__ul__axc__map__lutx__s.html#a1db7e729a5e5fbcc3aac8c3707935ffc">00792</a>     uint64_t <a class="code" href="structcvmx__sdlx__ul__axc__map__lutx_1_1cvmx__sdlx__ul__axc__map__lutx__s.html#a1db7e729a5e5fbcc3aac8c3707935ffc">axc2</a>                         : 4;
<a name="l00793"></a><a class="code" href="structcvmx__sdlx__ul__axc__map__lutx_1_1cvmx__sdlx__ul__axc__map__lutx__s.html#a297248e11df1e51cf9bbc05d6b4ecb73">00793</a>     uint64_t <a class="code" href="structcvmx__sdlx__ul__axc__map__lutx_1_1cvmx__sdlx__ul__axc__map__lutx__s.html#a297248e11df1e51cf9bbc05d6b4ecb73">enable2</a>                      : 1;
<a name="l00794"></a><a class="code" href="structcvmx__sdlx__ul__axc__map__lutx_1_1cvmx__sdlx__ul__axc__map__lutx__s.html#ab0affe297bc8e6cb44e449db430695c1">00794</a>     uint64_t <a class="code" href="structcvmx__sdlx__ul__axc__map__lutx_1_1cvmx__sdlx__ul__axc__map__lutx__s.html#ab0affe297bc8e6cb44e449db430695c1">reserved_21_23</a>               : 3;
<a name="l00795"></a><a class="code" href="structcvmx__sdlx__ul__axc__map__lutx_1_1cvmx__sdlx__ul__axc__map__lutx__s.html#abe4f754827cf7c468aa8ab4d00706789">00795</a>     uint64_t <a class="code" href="structcvmx__sdlx__ul__axc__map__lutx_1_1cvmx__sdlx__ul__axc__map__lutx__s.html#abe4f754827cf7c468aa8ab4d00706789">axc3</a>                         : 4;
<a name="l00796"></a><a class="code" href="structcvmx__sdlx__ul__axc__map__lutx_1_1cvmx__sdlx__ul__axc__map__lutx__s.html#a11cad1056eea1e825e18bada78949313">00796</a>     uint64_t <a class="code" href="structcvmx__sdlx__ul__axc__map__lutx_1_1cvmx__sdlx__ul__axc__map__lutx__s.html#a11cad1056eea1e825e18bada78949313">enable3</a>                      : 1;
<a name="l00797"></a><a class="code" href="structcvmx__sdlx__ul__axc__map__lutx_1_1cvmx__sdlx__ul__axc__map__lutx__s.html#ab9a383920963e7b7a612a8b779ab7d1b">00797</a>     uint64_t <a class="code" href="structcvmx__sdlx__ul__axc__map__lutx_1_1cvmx__sdlx__ul__axc__map__lutx__s.html#ab9a383920963e7b7a612a8b779ab7d1b">reserved_29_63</a>               : 35;
<a name="l00798"></a>00798 <span class="preprocessor">#endif</span>
<a name="l00799"></a>00799 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sdlx__ul__axc__map__lutx.html#a263d9759de41c4424c73f15a89fdda65">s</a>;
<a name="l00800"></a><a class="code" href="unioncvmx__sdlx__ul__axc__map__lutx.html#a922cfedcf1be13ae89779f8de55706f4">00800</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sdlx__ul__axc__map__lutx_1_1cvmx__sdlx__ul__axc__map__lutx__s.html">cvmx_sdlx_ul_axc_map_lutx_s</a>    <a class="code" href="unioncvmx__sdlx__ul__axc__map__lutx.html#a922cfedcf1be13ae89779f8de55706f4">cnf75xx</a>;
<a name="l00801"></a>00801 };
<a name="l00802"></a><a class="code" href="cvmx-sdlx-defs_8h.html#a54a8186a269bc15ab320eea765031baf">00802</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sdlx__ul__axc__map__lutx.html" title="cvmx_sdl::_ul_axc_map_lut#">cvmx_sdlx_ul_axc_map_lutx</a> <a class="code" href="unioncvmx__sdlx__ul__axc__map__lutx.html" title="cvmx_sdl::_ul_axc_map_lut#">cvmx_sdlx_ul_axc_map_lutx_t</a>;
<a name="l00803"></a>00803 <span class="comment"></span>
<a name="l00804"></a>00804 <span class="comment">/**</span>
<a name="l00805"></a>00805 <span class="comment"> * cvmx_sdl#_ul_axc_map_lut_lock</span>
<a name="l00806"></a>00806 <span class="comment"> *</span>
<a name="l00807"></a>00807 <span class="comment"> * This register needs to be set before updating the SDL UL AxC mapping lookup table or</span>
<a name="l00808"></a>00808 <span class="comment"> * carrier bandwidth select (UL_AXC_BW_SEL).  It then needs to be cleared when update is</span>
<a name="l00809"></a>00809 <span class="comment"> * complete.</span>
<a name="l00810"></a>00810 <span class="comment"> */</span>
<a name="l00811"></a><a class="code" href="unioncvmx__sdlx__ul__axc__map__lut__lock.html">00811</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sdlx__ul__axc__map__lut__lock.html" title="cvmx_sdl::_ul_axc_map_lut_lock">cvmx_sdlx_ul_axc_map_lut_lock</a> {
<a name="l00812"></a><a class="code" href="unioncvmx__sdlx__ul__axc__map__lut__lock.html#a3bfcd050971e8852fa03b2af9bc330fc">00812</a>     uint64_t <a class="code" href="unioncvmx__sdlx__ul__axc__map__lut__lock.html#a3bfcd050971e8852fa03b2af9bc330fc">u64</a>;
<a name="l00813"></a><a class="code" href="structcvmx__sdlx__ul__axc__map__lut__lock_1_1cvmx__sdlx__ul__axc__map__lut__lock__s.html">00813</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sdlx__ul__axc__map__lut__lock_1_1cvmx__sdlx__ul__axc__map__lut__lock__s.html">cvmx_sdlx_ul_axc_map_lut_lock_s</a> {
<a name="l00814"></a>00814 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00815"></a>00815 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sdlx__ul__axc__map__lut__lock_1_1cvmx__sdlx__ul__axc__map__lut__lock__s.html#a28d29a1eb37e2347db387e30a427be7d">reserved_1_63</a>                : 63;
<a name="l00816"></a>00816     uint64_t <a class="code" href="structcvmx__sdlx__ul__axc__map__lut__lock_1_1cvmx__sdlx__ul__axc__map__lut__lock__s.html#a10002ef7d2254bc14f4cf6f598cf2752">lock</a>                         : 1;  <span class="comment">/**&lt; Active high lock bit. */</span>
<a name="l00817"></a>00817 <span class="preprocessor">#else</span>
<a name="l00818"></a><a class="code" href="structcvmx__sdlx__ul__axc__map__lut__lock_1_1cvmx__sdlx__ul__axc__map__lut__lock__s.html#a10002ef7d2254bc14f4cf6f598cf2752">00818</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sdlx__ul__axc__map__lut__lock_1_1cvmx__sdlx__ul__axc__map__lut__lock__s.html#a10002ef7d2254bc14f4cf6f598cf2752">lock</a>                         : 1;
<a name="l00819"></a><a class="code" href="structcvmx__sdlx__ul__axc__map__lut__lock_1_1cvmx__sdlx__ul__axc__map__lut__lock__s.html#a28d29a1eb37e2347db387e30a427be7d">00819</a>     uint64_t <a class="code" href="structcvmx__sdlx__ul__axc__map__lut__lock_1_1cvmx__sdlx__ul__axc__map__lut__lock__s.html#a28d29a1eb37e2347db387e30a427be7d">reserved_1_63</a>                : 63;
<a name="l00820"></a>00820 <span class="preprocessor">#endif</span>
<a name="l00821"></a>00821 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sdlx__ul__axc__map__lut__lock.html#a679d1fbf161f1e8566801cc2992d7e0d">s</a>;
<a name="l00822"></a><a class="code" href="unioncvmx__sdlx__ul__axc__map__lut__lock.html#a1175b5b56c7d40a3f2e38a3481d0ef62">00822</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sdlx__ul__axc__map__lut__lock_1_1cvmx__sdlx__ul__axc__map__lut__lock__s.html">cvmx_sdlx_ul_axc_map_lut_lock_s</a> <a class="code" href="unioncvmx__sdlx__ul__axc__map__lut__lock.html#a1175b5b56c7d40a3f2e38a3481d0ef62">cnf75xx</a>;
<a name="l00823"></a>00823 };
<a name="l00824"></a><a class="code" href="cvmx-sdlx-defs_8h.html#ae32f17e488838fed3fea101668a2013f">00824</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sdlx__ul__axc__map__lut__lock.html" title="cvmx_sdl::_ul_axc_map_lut_lock">cvmx_sdlx_ul_axc_map_lut_lock</a> <a class="code" href="unioncvmx__sdlx__ul__axc__map__lut__lock.html" title="cvmx_sdl::_ul_axc_map_lut_lock">cvmx_sdlx_ul_axc_map_lut_lock_t</a>;
<a name="l00825"></a>00825 <span class="comment"></span>
<a name="l00826"></a>00826 <span class="comment">/**</span>
<a name="l00827"></a>00827 <span class="comment"> * cvmx_sdl#_ul_bit_ctrl_sel</span>
<a name="l00828"></a>00828 <span class="comment"> */</span>
<a name="l00829"></a><a class="code" href="unioncvmx__sdlx__ul__bit__ctrl__sel.html">00829</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sdlx__ul__bit__ctrl__sel.html" title="cvmx_sdl::_ul_bit_ctrl_sel">cvmx_sdlx_ul_bit_ctrl_sel</a> {
<a name="l00830"></a><a class="code" href="unioncvmx__sdlx__ul__bit__ctrl__sel.html#aa9ac2cc66ef3b9b6a7e52bf6b04598d9">00830</a>     uint64_t <a class="code" href="unioncvmx__sdlx__ul__bit__ctrl__sel.html#aa9ac2cc66ef3b9b6a7e52bf6b04598d9">u64</a>;
<a name="l00831"></a><a class="code" href="structcvmx__sdlx__ul__bit__ctrl__sel_1_1cvmx__sdlx__ul__bit__ctrl__sel__s.html">00831</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sdlx__ul__bit__ctrl__sel_1_1cvmx__sdlx__ul__bit__ctrl__sel__s.html">cvmx_sdlx_ul_bit_ctrl_sel_s</a> {
<a name="l00832"></a>00832 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00833"></a>00833 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sdlx__ul__bit__ctrl__sel_1_1cvmx__sdlx__ul__bit__ctrl__sel__s.html#ae6393e87aa92e52fa50cbd8045796371">reserved_2_63</a>                : 62;
<a name="l00834"></a>00834     uint64_t <a class="code" href="structcvmx__sdlx__ul__bit__ctrl__sel_1_1cvmx__sdlx__ul__bit__ctrl__sel__s.html#ab28a586d240813b9eda23fa83582870b">sel</a>                          : 2;  <span class="comment">/**&lt; 0x0 = No expansion (recommended).</span>
<a name="l00835"></a>00835 <span class="comment">                                                         0x1 = shift.</span>
<a name="l00836"></a>00836 <span class="comment">                                                         0x2 = sign ext.</span>
<a name="l00837"></a>00837 <span class="comment">                                                         0x3 = reserved. */</span>
<a name="l00838"></a>00838 <span class="preprocessor">#else</span>
<a name="l00839"></a><a class="code" href="structcvmx__sdlx__ul__bit__ctrl__sel_1_1cvmx__sdlx__ul__bit__ctrl__sel__s.html#ab28a586d240813b9eda23fa83582870b">00839</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sdlx__ul__bit__ctrl__sel_1_1cvmx__sdlx__ul__bit__ctrl__sel__s.html#ab28a586d240813b9eda23fa83582870b">sel</a>                          : 2;
<a name="l00840"></a><a class="code" href="structcvmx__sdlx__ul__bit__ctrl__sel_1_1cvmx__sdlx__ul__bit__ctrl__sel__s.html#ae6393e87aa92e52fa50cbd8045796371">00840</a>     uint64_t <a class="code" href="structcvmx__sdlx__ul__bit__ctrl__sel_1_1cvmx__sdlx__ul__bit__ctrl__sel__s.html#ae6393e87aa92e52fa50cbd8045796371">reserved_2_63</a>                : 62;
<a name="l00841"></a>00841 <span class="preprocessor">#endif</span>
<a name="l00842"></a>00842 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sdlx__ul__bit__ctrl__sel.html#af4639cfa5adb1e5db0cd5d66488c3b6b">s</a>;
<a name="l00843"></a><a class="code" href="unioncvmx__sdlx__ul__bit__ctrl__sel.html#a2b62b6fc3ee6b4509192ac5b9e54a875">00843</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sdlx__ul__bit__ctrl__sel_1_1cvmx__sdlx__ul__bit__ctrl__sel__s.html">cvmx_sdlx_ul_bit_ctrl_sel_s</a>    <a class="code" href="unioncvmx__sdlx__ul__bit__ctrl__sel.html#a2b62b6fc3ee6b4509192ac5b9e54a875">cnf75xx</a>;
<a name="l00844"></a>00844 };
<a name="l00845"></a><a class="code" href="cvmx-sdlx-defs_8h.html#ae6cb1aa2fe0fbe40ff76f633ac21d7f7">00845</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sdlx__ul__bit__ctrl__sel.html" title="cvmx_sdl::_ul_bit_ctrl_sel">cvmx_sdlx_ul_bit_ctrl_sel</a> <a class="code" href="unioncvmx__sdlx__ul__bit__ctrl__sel.html" title="cvmx_sdl::_ul_bit_ctrl_sel">cvmx_sdlx_ul_bit_ctrl_sel_t</a>;
<a name="l00846"></a>00846 <span class="comment"></span>
<a name="l00847"></a>00847 <span class="comment">/**</span>
<a name="l00848"></a>00848 <span class="comment"> * cvmx_sdl#_ul_lof_sel</span>
<a name="l00849"></a>00849 <span class="comment"> *</span>
<a name="l00850"></a>00850 <span class="comment"> * This register selects when SDL reports a loss of frame sync to RFIF.</span>
<a name="l00851"></a>00851 <span class="comment"> *</span>
<a name="l00852"></a>00852 <span class="comment"> */</span>
<a name="l00853"></a><a class="code" href="unioncvmx__sdlx__ul__lof__sel.html">00853</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sdlx__ul__lof__sel.html" title="cvmx_sdl::_ul_lof_sel">cvmx_sdlx_ul_lof_sel</a> {
<a name="l00854"></a><a class="code" href="unioncvmx__sdlx__ul__lof__sel.html#a50be97a519a9bffaeabf797e96f25e6d">00854</a>     uint64_t <a class="code" href="unioncvmx__sdlx__ul__lof__sel.html#a50be97a519a9bffaeabf797e96f25e6d">u64</a>;
<a name="l00855"></a><a class="code" href="structcvmx__sdlx__ul__lof__sel_1_1cvmx__sdlx__ul__lof__sel__s.html">00855</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sdlx__ul__lof__sel_1_1cvmx__sdlx__ul__lof__sel__s.html">cvmx_sdlx_ul_lof_sel_s</a> {
<a name="l00856"></a>00856 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00857"></a>00857 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sdlx__ul__lof__sel_1_1cvmx__sdlx__ul__lof__sel__s.html#a99c39c20696397e756bfa6f82c3a2fa4">reserved_2_63</a>                : 62;
<a name="l00858"></a>00858     uint64_t <a class="code" href="structcvmx__sdlx__ul__lof__sel_1_1cvmx__sdlx__ul__lof__sel__s.html#a3d61a7fb3d495bd4a90cf83f4550afad">sel</a>                          : 2;  <span class="comment">/**&lt; 0x0 = Never report LOF.</span>
<a name="l00859"></a>00859 <span class="comment">                                                         0x1 = Report LOF only for chip LOF.</span>
<a name="l00860"></a>00860 <span class="comment">                                                         0x2 = Report LOF only for frame LOF.</span>
<a name="l00861"></a>00861 <span class="comment">                                                         0x3 = Report LOF when either chip or frame LOF occur. */</span>
<a name="l00862"></a>00862 <span class="preprocessor">#else</span>
<a name="l00863"></a><a class="code" href="structcvmx__sdlx__ul__lof__sel_1_1cvmx__sdlx__ul__lof__sel__s.html#a3d61a7fb3d495bd4a90cf83f4550afad">00863</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sdlx__ul__lof__sel_1_1cvmx__sdlx__ul__lof__sel__s.html#a3d61a7fb3d495bd4a90cf83f4550afad">sel</a>                          : 2;
<a name="l00864"></a><a class="code" href="structcvmx__sdlx__ul__lof__sel_1_1cvmx__sdlx__ul__lof__sel__s.html#a99c39c20696397e756bfa6f82c3a2fa4">00864</a>     uint64_t <a class="code" href="structcvmx__sdlx__ul__lof__sel_1_1cvmx__sdlx__ul__lof__sel__s.html#a99c39c20696397e756bfa6f82c3a2fa4">reserved_2_63</a>                : 62;
<a name="l00865"></a>00865 <span class="preprocessor">#endif</span>
<a name="l00866"></a>00866 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sdlx__ul__lof__sel.html#ab00451610c423ac4f76491a3f35bcb7a">s</a>;
<a name="l00867"></a><a class="code" href="unioncvmx__sdlx__ul__lof__sel.html#a2d00e9686dce1ad429d4ba2d53e2e1e6">00867</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sdlx__ul__lof__sel_1_1cvmx__sdlx__ul__lof__sel__s.html">cvmx_sdlx_ul_lof_sel_s</a>         <a class="code" href="unioncvmx__sdlx__ul__lof__sel.html#a2d00e9686dce1ad429d4ba2d53e2e1e6">cnf75xx</a>;
<a name="l00868"></a>00868 };
<a name="l00869"></a><a class="code" href="cvmx-sdlx-defs_8h.html#abd1a5093fa38cceac584c1f738d5837e">00869</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sdlx__ul__lof__sel.html" title="cvmx_sdl::_ul_lof_sel">cvmx_sdlx_ul_lof_sel</a> <a class="code" href="unioncvmx__sdlx__ul__lof__sel.html" title="cvmx_sdl::_ul_lof_sel">cvmx_sdlx_ul_lof_sel_t</a>;
<a name="l00870"></a>00870 <span class="comment"></span>
<a name="l00871"></a>00871 <span class="comment">/**</span>
<a name="l00872"></a>00872 <span class="comment"> * cvmx_sdl#_ul_sync_err_cnt</span>
<a name="l00873"></a>00873 <span class="comment"> *</span>
<a name="l00874"></a>00874 <span class="comment"> * This register counts the frame and chip synchronization errors.</span>
<a name="l00875"></a>00875 <span class="comment"> *</span>
<a name="l00876"></a>00876 <span class="comment"> */</span>
<a name="l00877"></a><a class="code" href="unioncvmx__sdlx__ul__sync__err__cnt.html">00877</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sdlx__ul__sync__err__cnt.html" title="cvmx_sdl::_ul_sync_err_cnt">cvmx_sdlx_ul_sync_err_cnt</a> {
<a name="l00878"></a><a class="code" href="unioncvmx__sdlx__ul__sync__err__cnt.html#a09a4043384e19e6f707852191a80419c">00878</a>     uint64_t <a class="code" href="unioncvmx__sdlx__ul__sync__err__cnt.html#a09a4043384e19e6f707852191a80419c">u64</a>;
<a name="l00879"></a><a class="code" href="structcvmx__sdlx__ul__sync__err__cnt_1_1cvmx__sdlx__ul__sync__err__cnt__s.html">00879</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sdlx__ul__sync__err__cnt_1_1cvmx__sdlx__ul__sync__err__cnt__s.html">cvmx_sdlx_ul_sync_err_cnt_s</a> {
<a name="l00880"></a>00880 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00881"></a>00881 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sdlx__ul__sync__err__cnt_1_1cvmx__sdlx__ul__sync__err__cnt__s.html#a89c06726f4cc6bd0380e58426e80a14b">reserved_32_63</a>               : 32;
<a name="l00882"></a>00882     uint64_t <a class="code" href="structcvmx__sdlx__ul__sync__err__cnt_1_1cvmx__sdlx__ul__sync__err__cnt__s.html#a1e23b29a00a95492a0feca87bfbb8b9e">frame_sync_err_cnt</a>           : 16; <span class="comment">/**&lt; Frame synchronization error count. */</span>
<a name="l00883"></a>00883     uint64_t <a class="code" href="structcvmx__sdlx__ul__sync__err__cnt_1_1cvmx__sdlx__ul__sync__err__cnt__s.html#ad18836c9555ec1a50ebc648de981a6c8">chip_sync_err_cnt</a>            : 16; <span class="comment">/**&lt; Chip synchronization error count. */</span>
<a name="l00884"></a>00884 <span class="preprocessor">#else</span>
<a name="l00885"></a><a class="code" href="structcvmx__sdlx__ul__sync__err__cnt_1_1cvmx__sdlx__ul__sync__err__cnt__s.html#ad18836c9555ec1a50ebc648de981a6c8">00885</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sdlx__ul__sync__err__cnt_1_1cvmx__sdlx__ul__sync__err__cnt__s.html#ad18836c9555ec1a50ebc648de981a6c8">chip_sync_err_cnt</a>            : 16;
<a name="l00886"></a><a class="code" href="structcvmx__sdlx__ul__sync__err__cnt_1_1cvmx__sdlx__ul__sync__err__cnt__s.html#a1e23b29a00a95492a0feca87bfbb8b9e">00886</a>     uint64_t <a class="code" href="structcvmx__sdlx__ul__sync__err__cnt_1_1cvmx__sdlx__ul__sync__err__cnt__s.html#a1e23b29a00a95492a0feca87bfbb8b9e">frame_sync_err_cnt</a>           : 16;
<a name="l00887"></a><a class="code" href="structcvmx__sdlx__ul__sync__err__cnt_1_1cvmx__sdlx__ul__sync__err__cnt__s.html#a89c06726f4cc6bd0380e58426e80a14b">00887</a>     uint64_t <a class="code" href="structcvmx__sdlx__ul__sync__err__cnt_1_1cvmx__sdlx__ul__sync__err__cnt__s.html#a89c06726f4cc6bd0380e58426e80a14b">reserved_32_63</a>               : 32;
<a name="l00888"></a>00888 <span class="preprocessor">#endif</span>
<a name="l00889"></a>00889 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sdlx__ul__sync__err__cnt.html#aef02b295c1c2f27b99d3b9a77c3db939">s</a>;
<a name="l00890"></a><a class="code" href="unioncvmx__sdlx__ul__sync__err__cnt.html#adbe19057bc8889a633eb9ad7b7936d5e">00890</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sdlx__ul__sync__err__cnt_1_1cvmx__sdlx__ul__sync__err__cnt__s.html">cvmx_sdlx_ul_sync_err_cnt_s</a>    <a class="code" href="unioncvmx__sdlx__ul__sync__err__cnt.html#adbe19057bc8889a633eb9ad7b7936d5e">cnf75xx</a>;
<a name="l00891"></a>00891 };
<a name="l00892"></a><a class="code" href="cvmx-sdlx-defs_8h.html#abbe8af9aa2afe67ec9d98021bee51fb9">00892</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sdlx__ul__sync__err__cnt.html" title="cvmx_sdl::_ul_sync_err_cnt">cvmx_sdlx_ul_sync_err_cnt</a> <a class="code" href="unioncvmx__sdlx__ul__sync__err__cnt.html" title="cvmx_sdl::_ul_sync_err_cnt">cvmx_sdlx_ul_sync_err_cnt_t</a>;
<a name="l00893"></a>00893 <span class="comment"></span>
<a name="l00894"></a>00894 <span class="comment">/**</span>
<a name="l00895"></a>00895 <span class="comment"> * cvmx_sdl#_ul_sync_gd_cnt</span>
<a name="l00896"></a>00896 <span class="comment"> *</span>
<a name="l00897"></a>00897 <span class="comment"> * This register counts good frames and chip synchronizations.</span>
<a name="l00898"></a>00898 <span class="comment"> *</span>
<a name="l00899"></a>00899 <span class="comment"> */</span>
<a name="l00900"></a><a class="code" href="unioncvmx__sdlx__ul__sync__gd__cnt.html">00900</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sdlx__ul__sync__gd__cnt.html" title="cvmx_sdl::_ul_sync_gd_cnt">cvmx_sdlx_ul_sync_gd_cnt</a> {
<a name="l00901"></a><a class="code" href="unioncvmx__sdlx__ul__sync__gd__cnt.html#ab99ee3ef15b2e09e5eda330ee375691e">00901</a>     uint64_t <a class="code" href="unioncvmx__sdlx__ul__sync__gd__cnt.html#ab99ee3ef15b2e09e5eda330ee375691e">u64</a>;
<a name="l00902"></a><a class="code" href="structcvmx__sdlx__ul__sync__gd__cnt_1_1cvmx__sdlx__ul__sync__gd__cnt__s.html">00902</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sdlx__ul__sync__gd__cnt_1_1cvmx__sdlx__ul__sync__gd__cnt__s.html">cvmx_sdlx_ul_sync_gd_cnt_s</a> {
<a name="l00903"></a>00903 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00904"></a>00904 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sdlx__ul__sync__gd__cnt_1_1cvmx__sdlx__ul__sync__gd__cnt__s.html#ad7a21aa5b08e2c7b24bfccce421ca0a1">reserved_32_63</a>               : 32;
<a name="l00905"></a>00905     uint64_t <a class="code" href="structcvmx__sdlx__ul__sync__gd__cnt_1_1cvmx__sdlx__ul__sync__gd__cnt__s.html#ad8211fb7a6928f28d45ddfa5f9ae7123">frame_sync_gd_cnt</a>            : 16; <span class="comment">/**&lt; Good frame synchronization count. */</span>
<a name="l00906"></a>00906     uint64_t <a class="code" href="structcvmx__sdlx__ul__sync__gd__cnt_1_1cvmx__sdlx__ul__sync__gd__cnt__s.html#a98962f2b480e74718bf44700b49da9e0">chip_sync_gd_cnt</a>             : 16; <span class="comment">/**&lt; Good chip synchronization count. */</span>
<a name="l00907"></a>00907 <span class="preprocessor">#else</span>
<a name="l00908"></a><a class="code" href="structcvmx__sdlx__ul__sync__gd__cnt_1_1cvmx__sdlx__ul__sync__gd__cnt__s.html#a98962f2b480e74718bf44700b49da9e0">00908</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sdlx__ul__sync__gd__cnt_1_1cvmx__sdlx__ul__sync__gd__cnt__s.html#a98962f2b480e74718bf44700b49da9e0">chip_sync_gd_cnt</a>             : 16;
<a name="l00909"></a><a class="code" href="structcvmx__sdlx__ul__sync__gd__cnt_1_1cvmx__sdlx__ul__sync__gd__cnt__s.html#ad8211fb7a6928f28d45ddfa5f9ae7123">00909</a>     uint64_t <a class="code" href="structcvmx__sdlx__ul__sync__gd__cnt_1_1cvmx__sdlx__ul__sync__gd__cnt__s.html#ad8211fb7a6928f28d45ddfa5f9ae7123">frame_sync_gd_cnt</a>            : 16;
<a name="l00910"></a><a class="code" href="structcvmx__sdlx__ul__sync__gd__cnt_1_1cvmx__sdlx__ul__sync__gd__cnt__s.html#ad7a21aa5b08e2c7b24bfccce421ca0a1">00910</a>     uint64_t <a class="code" href="structcvmx__sdlx__ul__sync__gd__cnt_1_1cvmx__sdlx__ul__sync__gd__cnt__s.html#ad7a21aa5b08e2c7b24bfccce421ca0a1">reserved_32_63</a>               : 32;
<a name="l00911"></a>00911 <span class="preprocessor">#endif</span>
<a name="l00912"></a>00912 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sdlx__ul__sync__gd__cnt.html#aa3f2564d618789ffcf3ffd3fbdd1c63e">s</a>;
<a name="l00913"></a><a class="code" href="unioncvmx__sdlx__ul__sync__gd__cnt.html#af5a6d96ca61424a48f2b3cdaead96079">00913</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sdlx__ul__sync__gd__cnt_1_1cvmx__sdlx__ul__sync__gd__cnt__s.html">cvmx_sdlx_ul_sync_gd_cnt_s</a>     <a class="code" href="unioncvmx__sdlx__ul__sync__gd__cnt.html#af5a6d96ca61424a48f2b3cdaead96079">cnf75xx</a>;
<a name="l00914"></a>00914 };
<a name="l00915"></a><a class="code" href="cvmx-sdlx-defs_8h.html#a92286cedf34f9f310f9e17796e1e8e25">00915</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sdlx__ul__sync__gd__cnt.html" title="cvmx_sdl::_ul_sync_gd_cnt">cvmx_sdlx_ul_sync_gd_cnt</a> <a class="code" href="unioncvmx__sdlx__ul__sync__gd__cnt.html" title="cvmx_sdl::_ul_sync_gd_cnt">cvmx_sdlx_ul_sync_gd_cnt_t</a>;
<a name="l00916"></a>00916 
<a name="l00917"></a>00917 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
