
################################################################################
################################################################################
#
# This file has been generated by SpyGlass:
#     Report Created by: Vsd22113
#     Report Created on: Wed Dec 21 01:09:22 2022
#     Working Directory: /home/user2/Vsd22/Vsd22113/Desktop/HW4_2/build
#     Report Location  : ./spyglass-1/cdc/cdc_verify/spyglass_reports/clock-reset/adv_cdc.rpt
#     SpyGlass Version : SpyGlass_vQ-2020.03
#     Policy Name      : clock-reset(SpyGlass_vQ-2020.03)
#     Comment          : Generated by clock-reset
#
################################################################################


################################################################################
#
# Purpose: 
#   This report contains the functional analysis statistics of a design.
#
# Format: 
#   It contains the following sections :
#   Section A: Clock Information
#     Lists the clock information of the design 
#   Section B: Reset Information
#     Lists the reset information of the design 
#   Section C: Set-Case Analysis Settings
#     Lists the set case analysis settings used in the design 
#   Section D: Initial State of the Design
#     Lists the initial-state statistics of the design along with the 
#     reset percentage. The initial state of each register can be seen 
#     in adv_cdc.reg file.
#   Section E: Results Summary (Current) 
#     Lists the statistics of the assertions formed for each rule.
#     Following is a description of the columns of this table:
#       Passed           - Assertions that prove are listed here
#       Failed           - Assertions that fail are listed here
#       Partially Proved - Assertions that remain unconcluded are listed along
#                          with the average depth of formal analysis
#       Not Analyzed     - This column gets populated in audit mode(-fa_audit)
#       Others           - Lists those assertions for which functional analysis
#                          could not be carried out either due to Conflicting
#                          Constraints or due to some Internal-Error
#   Section F: Results Summary (Cumulative) 
#     Lists the summary of cumulative set of assertions formed in the current 
#     run and the information of earlier runs in the property file. This section 
#     is printed when you specify a property file using the -fa_propfile
#     command-line option.
#   Section G: Assertion Details
#     Lists the assertion details. In case of failures and partially proved 
#     assertions, the depth information is also reported. 
#     The format for this is : 
#       <CycleDepth> (<Depth>) where
#           <CycleDepth> - Number of cycles of the fastest clock till that depth
#           <Depth>      - Verification Depth till which the assertion was evaluated
################################################################################

Section A: Clock Information
=============================

(clock): (period); (clock source); (rising/falling); (edgeList); (no. of flops on posedge); (no. of flops on negedge)
-----------------------------------------------------------------------------------------------------
top.clk2: 100.00; SGDC; Rising; (0.0, 50.0); 135; 0
top.clk: 11.00; SGDC; Rising; (0.0, 5.5); 3817; 1024

Design Cycle: 220

##########################################################################################################


Section B: Resets Information
==============================

(reset) ; (value)
------------------------
top.rst ; Active High
top.rst2 ; Active High

##########################################################################################################


Section C: Set-Case Analysis Settings
==============================

 No set_case_analysis found

################################################################################

Section D: Initial State of the Design
======================================

Total no of FFs: 5017
No of '1's: 17
No of '0's: 4863
No of 'x's: 137
RESET PERCENTAGE for root 'top'(5017 flops) is '97.27%'

################################################################################

Section E: Results Summary (Current)
====================================

------------------------------------------------------------------------------------------------------------------------
RuleName            Passed         Failed         Partially Proved         Not Analyzed         Others         Total
                                                   (Average Depth) 
------------------------------------------------------------------------------------------------------------------------
Ac_cdc01a              0              0                   3(130)                 0                 0             3
------------------------------------------------------------------------------------------------------------------------
Total                  0              0                   3                      0                 0             3
------------------------------------------------------------------------------------------------------------------------

################################################################################

Section F: Results Summary (Cumulative)
========================================

NOT APPLICABLE (AS NO PROPERTY FILE PASSED)

################################################################################

Section G:  Assertion Details
===============================


RuleName: Ac_cdc01a 
-----------------------
1. (Hier:top.WDT_wrapper.WDT) SFlop:top.WDT_wrapper.WDT.wtocnt[31] SClk:top.clk DFlop:top.WDT_wrapper.WDT.wtocnt1[31] DClk:top.clk2, ../src/WDT.sv, 64, :  Partially-Proved through depth 71(158), [Flop-Count:4597, Design-Cycle:220]
2. (Hier:top.WDT_wrapper.WDT) SFlop:top.WDT_wrapper.WDT.wdlive SClk:top.clk DFlop:top.WDT_wrapper.WDT.wdlive1 DClk:top.clk2, ../src/WDT.sv, 58, :  Partially-Proved through depth 72(159), [Flop-Count:4597, Design-Cycle:220]
3. (Hier:top.WDT_wrapper.WDT) SFlop:top.WDT_wrapper.WDEN SClk:top.clk DFlop:top.WDT_wrapper.WDT.wden_temp DClk:top.clk2, ../src/WDT.sv, 24, :  Partially-Proved through depth 32(73), [Flop-Count:4597, Design-Cycle:220]

================================================================================

################################################################################

################################################################################
