
Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Stream release 8' is not supported on 'x86_64' 
  officially, assuming linux compatibility by default. Set VCS_ARCH_OVERRIDE 
  to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

Command: vcs -R tb.v -f filelist.f +define+USECOLOR +access+r +vcs+fsdbon +fsdb+mda \
+fsdbfile+huffman.fsdb -l run.log
*** Using c compiler gcc instead of cc ...
                         Chronologic VCS (TM)
            Version V-2023.12 -- Sat Mar 23 10:22:21 2024

                    Copyright (c) 1991 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file 'tb.v'
Parsing design file 'huffman.v'
Top Level Modules:
       tb
TimeScale is 1 ns / 10 ps
Starting vcs inline pass...

1 module and 0 UDP read.
recompiling module tb
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -m32 -m32 -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir \
-Wl,-rpath=/usr/cad/synopsys/vcs/2023.12/linux/lib -L/usr/cad/synopsys/vcs/2023.12/linux/lib \
-Wl,-rpath-link=./   objs/amcQw_d.o   _692064_archive_1.so   SIM_l.o       rmapats_mop.o \
rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o            -lvirsim -lerrorinf \
-lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /usr/cad/synopsys/vcs/2023.12/linux/lib/vcs_tls.o \
-Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   \
/usr/cad/synopsys/vcs/2023.12/linux/lib/vcs_save_restore_new.o /usr/cad/synopsys/verdi/2023.12/share/PLI/VCS/LINUX/pli.a \
/usr/cad/synopsys/vcs/2023.12/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread \
-ldl 
../simv up to date
Command: /home/merg112/m11202141/IC_Contest/106_IC_Contest_Preround/Verilog_version1/./simv +define+USECOLOR +access+r +fsdb+mda +fsdbfile+huffman.fsdb -a run.log
Chronologic VCS simulator copyright 1991-2023
Contains Synopsys proprietary information.
Compiler version V-2023.12; Runtime version V-2023.12;  Mar 23 10:22 2024
*Verdi* Loading libsscore_vcs202312.so
FSDB Dumper for VCS, Release Verdi_V-2023.12, Linux, 11/15/2023
(C) 1996 - 2023 by Synopsys, Inc.
*Verdi* : Create FSDB file 'huffman.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : Enable +mda dumping.
*Verdi* : End of traversing.
./pattern1.dat and ./golden1.dat were used for this simulation.
Check CNT : PASS
Check HC : PASS
Check M : PASS
You PASS the contest now.
$finish called from file "tb.v", line 175.
$finish at simulation time               255000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 2550000 ps
CPU Time:      0.190 seconds;       Data structure size:   0.0Mb
Sat Mar 23 10:22:23 2024
CPU time: .142 seconds to compile + .148 seconds to elab + .120 seconds to link + .209 seconds in simulation
