Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Dec  6 16:53:01 2022
| Host         : DESKTOP-89C8E5B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 31 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.148     -183.628                    187                 1224        0.167        0.000                      0                 1224        0.946        0.000                       0                   327  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.196}        4.392           227.687         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -4.148     -183.628                    187                 1224        0.167        0.000                      0                 1224        0.946        0.000                       0                   327  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          187  Failing Endpoints,  Worst Slack       -4.148ns,  Total Violation     -183.628ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.946ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.148ns  (required time - arrival time)
  Source:                 datapath_inst/reg_3/output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.196ns period=4.392ns})
  Destination:            datapath_inst/reg_3/output_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.196ns period=4.392ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.392ns  (clk rise@4.392ns - clk rise@0.000ns)
  Data Path Delay:        8.523ns  (logic 3.551ns (41.664%)  route 4.972ns (58.336%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.587ns = ( 8.979 - 4.392 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.826     5.106    datapath_inst/reg_3/clk_IBUF_BUFG
    SLICE_X4Y33          FDRE                                         r  datapath_inst/reg_3/output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.518     5.624 r  datapath_inst/reg_3/output_reg[7]/Q
                         net (fo=10, routed)          0.726     6.350    datapath_inst/reg_3/Q[7]
    SLICE_X4Y34          LUT3 (Prop_lut3_I2_O)        0.124     6.474 r  datapath_inst/reg_3/multOp__0_carry__0_i_2/O
                         net (fo=1, routed)           0.624     7.098    datapath_inst/reg_3_n_28
    SLICE_X3Y35          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.496 r  datapath_inst/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.496    datapath_inst/multOp__0_carry__0_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.830 r  datapath_inst/multOp__0_carry__1/O[1]
                         net (fo=2, routed)           0.544     8.373    datapath_inst/reg_Gain/multOp[9]
    SLICE_X2Y36          LUT2 (Prop_lut2_I0_O)        0.303     8.676 r  datapath_inst/reg_Gain/Divide_gain_carry__1_i_1/O
                         net (fo=1, routed)           0.000     8.676    datapath_inst/reg_Gain_n_17
    SLICE_X2Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.052 r  datapath_inst/Divide_gain_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.052    datapath_inst/Divide_gain_carry__1_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.375 r  datapath_inst/Divide_gain_carry__2/O[1]
                         net (fo=50, routed)          0.690    10.066    datapath_inst/ROM_Average_gain/Divide_gain[11]
    SLICE_X5Y36          LUT6 (Prop_lut6_I5_O)        0.306    10.372 r  datapath_inst/ROM_Average_gain/output[3]_i_28/O
                         net (fo=4, routed)           0.832    11.204    datapath_inst/ROM_Average_gain/output[3]_i_28_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I3_O)        0.124    11.328 r  datapath_inst/ROM_Average_gain/output[0]_i_39/O
                         net (fo=2, routed)           0.835    12.163    datapath_inst/ROM_Average_gain/output[0]_i_39_n_0
    SLICE_X4Y37          LUT6 (Prop_lut6_I3_O)        0.124    12.287 r  datapath_inst/ROM_Average_gain/output[0]_i_22/O
                         net (fo=1, routed)           0.000    12.287    datapath_inst/ROM_Average_gain/output[0]_i_22_n_0
    SLICE_X4Y37          MUXF7 (Prop_muxf7_I1_O)      0.214    12.501 r  datapath_inst/ROM_Average_gain/output_reg[0]_i_10/O
                         net (fo=1, routed)           0.000    12.501    datapath_inst/ROM_Average_gain/output_reg[0]_i_10_n_0
    SLICE_X4Y37          MUXF8 (Prop_muxf8_I1_O)      0.088    12.589 r  datapath_inst/ROM_Average_gain/output_reg[0]_i_4/O
                         net (fo=1, routed)           0.720    13.310    datapath_inst/reg_Gain/output_reg[1]_5
    SLICE_X0Y34          LUT5 (Prop_lut5_I3_O)        0.319    13.629 r  datapath_inst/reg_Gain/output[0]_i_1__0/O
                         net (fo=1, routed)           0.000    13.629    datapath_inst/reg_3/D[0]
    SLICE_X0Y34          FDRE                                         r  datapath_inst/reg_3/output_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.392     4.392 r  
    AA9                                               0.000     4.392 r  clk (IN)
                         net (fo=0)                   0.000     4.392    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     5.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.650     8.979    datapath_inst/reg_3/clk_IBUF_BUFG
    SLICE_X0Y34          FDRE                                         r  datapath_inst/reg_3/output_reg[0]/C
                         clock pessimism              0.458     9.437    
                         clock uncertainty           -0.035     9.401    
    SLICE_X0Y34          FDRE (Setup_fdre_C_D)        0.079     9.480    datapath_inst/reg_3/output_reg[0]
  -------------------------------------------------------------------
                         required time                          9.480    
                         arrival time                         -13.629    
  -------------------------------------------------------------------
                         slack                                 -4.148    

Slack (VIOLATED) :        -4.034ns  (required time - arrival time)
  Source:                 datapath_inst/reg_6/output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.196ns period=4.392ns})
  Destination:            datapath_inst/reg_6/output_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.196ns period=4.392ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.392ns  (clk rise@4.392ns - clk rise@0.000ns)
  Data Path Delay:        8.357ns  (logic 3.588ns (42.935%)  route 4.769ns (57.065%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.511ns = ( 8.903 - 4.392 ) 
    Source Clock Delay      (SCD):    5.032ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.752     5.032    datapath_inst/reg_6/clk_IBUF_BUFG
    SLICE_X10Y39         FDRE                                         r  datapath_inst/reg_6/output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.518     5.550 r  datapath_inst/reg_6/output_reg[3]/Q
                         net (fo=9, routed)           1.017     6.566    datapath_inst/reg_6/Q[3]
    SLICE_X11Y38         LUT5 (Prop_lut5_I4_O)        0.124     6.690 r  datapath_inst/reg_6/i___0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.690    datapath_inst/reg_6_n_22
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.088 r  datapath_inst/multOp_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.088    datapath_inst/multOp_inferred__0/i___0_carry_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.422 r  datapath_inst/multOp_inferred__0/i___0_carry__0/O[1]
                         net (fo=2, routed)           0.459     7.882    datapath_inst/reg_6/output_reg[6]_7[1]
    SLICE_X12Y39         LUT2 (Prop_lut2_I0_O)        0.303     8.185 r  datapath_inst/reg_6/Divide_Loss_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.185    datapath_inst/reg_6_n_29
    SLICE_X12Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.561 r  datapath_inst/Divide_Loss_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.561    datapath_inst/Divide_Loss_carry__0_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.884 r  datapath_inst/Divide_Loss_carry__1/O[1]
                         net (fo=50, routed)          1.240    10.124    datapath_inst/ROM_Average_Loss/Divide_Loss__0[7]
    SLICE_X11Y41         LUT6 (Prop_lut6_I3_O)        0.306    10.430 r  datapath_inst/ROM_Average_Loss/output[3]_i_37/O
                         net (fo=4, routed)           0.626    11.056    datapath_inst/ROM_Average_Loss/output[3]_i_37_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I3_O)        0.124    11.180 r  datapath_inst/ROM_Average_Loss/output[0]_i_35/O
                         net (fo=2, routed)           0.878    12.058    datapath_inst/ROM_Average_Loss/output[0]_i_35_n_0
    SLICE_X8Y39          LUT6 (Prop_lut6_I1_O)        0.124    12.182 r  datapath_inst/ROM_Average_Loss/output[0]_i_15/O
                         net (fo=1, routed)           0.000    12.182    datapath_inst/ROM_Average_Loss/output[0]_i_15_n_0
    SLICE_X8Y39          MUXF7 (Prop_muxf7_I0_O)      0.241    12.423 r  datapath_inst/ROM_Average_Loss/output_reg[0]_i_7/O
                         net (fo=1, routed)           0.000    12.423    datapath_inst/ROM_Average_Loss/output_reg[0]_i_7_n_0
    SLICE_X8Y39          MUXF8 (Prop_muxf8_I0_O)      0.098    12.521 r  datapath_inst/ROM_Average_Loss/output_reg[0]_i_3/O
                         net (fo=1, routed)           0.548    13.069    datapath_inst/reg_6/output_reg[1]_4
    SLICE_X9Y38          LUT5 (Prop_lut5_I1_O)        0.319    13.388 r  datapath_inst/reg_6/output[0]_i_1__1/O
                         net (fo=1, routed)           0.000    13.388    datapath_inst/reg_6/mux2_out[0]
    SLICE_X9Y38          FDRE                                         r  datapath_inst/reg_6/output_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.392     4.392 r  
    AA9                                               0.000     4.392 r  clk (IN)
                         net (fo=0)                   0.000     4.392    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     5.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.574     8.903    datapath_inst/reg_6/clk_IBUF_BUFG
    SLICE_X9Y38          FDRE                                         r  datapath_inst/reg_6/output_reg[0]/C
                         clock pessimism              0.458     9.361    
                         clock uncertainty           -0.035     9.325    
    SLICE_X9Y38          FDRE (Setup_fdre_C_D)        0.029     9.354    datapath_inst/reg_6/output_reg[0]
  -------------------------------------------------------------------
                         required time                          9.354    
                         arrival time                         -13.388    
  -------------------------------------------------------------------
                         slack                                 -4.034    

Slack (VIOLATED) :        -3.992ns  (required time - arrival time)
  Source:                 datapath_inst/reg_6/output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.196ns period=4.392ns})
  Destination:            datapath_inst/reg_6/output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.196ns period=4.392ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.392ns  (clk rise@4.392ns - clk rise@0.000ns)
  Data Path Delay:        8.353ns  (logic 3.468ns (41.520%)  route 4.885ns (58.480%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.511ns = ( 8.903 - 4.392 ) 
    Source Clock Delay      (SCD):    5.032ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.752     5.032    datapath_inst/reg_6/clk_IBUF_BUFG
    SLICE_X10Y39         FDRE                                         r  datapath_inst/reg_6/output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.518     5.550 r  datapath_inst/reg_6/output_reg[3]/Q
                         net (fo=9, routed)           1.017     6.566    datapath_inst/reg_6/Q[3]
    SLICE_X11Y38         LUT5 (Prop_lut5_I4_O)        0.124     6.690 r  datapath_inst/reg_6/i___0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.690    datapath_inst/reg_6_n_22
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.088 r  datapath_inst/multOp_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.088    datapath_inst/multOp_inferred__0/i___0_carry_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.422 r  datapath_inst/multOp_inferred__0/i___0_carry__0/O[1]
                         net (fo=2, routed)           0.459     7.882    datapath_inst/reg_6/output_reg[6]_7[1]
    SLICE_X12Y39         LUT2 (Prop_lut2_I0_O)        0.303     8.185 r  datapath_inst/reg_6/Divide_Loss_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.185    datapath_inst/reg_6_n_29
    SLICE_X12Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.561 r  datapath_inst/Divide_Loss_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.561    datapath_inst/Divide_Loss_carry__0_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.876 r  datapath_inst/Divide_Loss_carry__1/O[3]
                         net (fo=50, routed)          1.323    10.198    datapath_inst/ROM_Average_Loss/Divide_Loss__0[9]
    SLICE_X13Y41         LUT6 (Prop_lut6_I1_O)        0.307    10.505 r  datapath_inst/ROM_Average_Loss/output[4]_i_19/O
                         net (fo=5, routed)           0.840    11.345    datapath_inst/ROM_Average_Loss/output[4]_i_19_n_0
    SLICE_X12Y37         LUT6 (Prop_lut6_I3_O)        0.124    11.469 r  datapath_inst/ROM_Average_Loss/output[4]_i_10/O
                         net (fo=2, routed)           0.835    12.305    datapath_inst/ROM_Average_Loss/output[4]_i_10_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.124    12.429 r  datapath_inst/ROM_Average_Loss/output[1]_i_8/O
                         net (fo=1, routed)           0.000    12.429    datapath_inst/ROM_Average_Loss/output[1]_i_8_n_0
    SLICE_X10Y36         MUXF7 (Prop_muxf7_I1_O)      0.247    12.676 r  datapath_inst/ROM_Average_Loss/output_reg[1]_i_3/O
                         net (fo=1, routed)           0.411    13.086    datapath_inst/reg_6/output_reg[1]_2
    SLICE_X11Y37         LUT5 (Prop_lut5_I1_O)        0.298    13.384 r  datapath_inst/reg_6/output[1]_i_1__1/O
                         net (fo=1, routed)           0.000    13.384    datapath_inst/reg_6/mux2_out[1]
    SLICE_X11Y37         FDRE                                         r  datapath_inst/reg_6/output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.392     4.392 r  
    AA9                                               0.000     4.392 r  clk (IN)
                         net (fo=0)                   0.000     4.392    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     5.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.574     8.903    datapath_inst/reg_6/clk_IBUF_BUFG
    SLICE_X11Y37         FDRE                                         r  datapath_inst/reg_6/output_reg[1]/C
                         clock pessimism              0.494     9.397    
                         clock uncertainty           -0.035     9.361    
    SLICE_X11Y37         FDRE (Setup_fdre_C_D)        0.031     9.392    datapath_inst/reg_6/output_reg[1]
  -------------------------------------------------------------------
                         required time                          9.392    
                         arrival time                         -13.384    
  -------------------------------------------------------------------
                         slack                                 -3.992    

Slack (VIOLATED) :        -3.884ns  (required time - arrival time)
  Source:                 datapath_inst/reg_3/output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.196ns period=4.392ns})
  Destination:            datapath_inst/reg_3/output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.196ns period=4.392ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.392ns  (clk rise@4.392ns - clk rise@0.000ns)
  Data Path Delay:        8.248ns  (logic 3.529ns (42.786%)  route 4.719ns (57.214%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.588ns = ( 8.980 - 4.392 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.827     5.107    datapath_inst/reg_3/clk_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  datapath_inst/reg_3/output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.456     5.563 r  datapath_inst/reg_3/output_reg[2]/Q
                         net (fo=11, routed)          0.955     6.518    datapath_inst/reg_3/Q[2]
    SLICE_X3Y34          LUT4 (Prop_lut4_I1_O)        0.124     6.642 r  datapath_inst/reg_3/multOp__0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.642    datapath_inst/reg_3_n_2
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.192 r  datapath_inst/multOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.192    datapath_inst/multOp__0_carry_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.526 r  datapath_inst/multOp__0_carry__0/O[1]
                         net (fo=2, routed)           0.544     8.070    datapath_inst/reg_Gain/multOp[5]
    SLICE_X2Y35          LUT2 (Prop_lut2_I0_O)        0.303     8.373 r  datapath_inst/reg_Gain/Divide_gain_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.373    datapath_inst/reg_Gain_n_13
    SLICE_X2Y35          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.749 r  datapath_inst/Divide_gain_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.749    datapath_inst/Divide_gain_carry__0_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.064 r  datapath_inst/Divide_gain_carry__1/O[3]
                         net (fo=50, routed)          1.337    10.401    datapath_inst/ROM_Average_gain/Divide_gain[9]
    SLICE_X4Y36          LUT6 (Prop_lut6_I1_O)        0.307    10.708 r  datapath_inst/ROM_Average_gain/output[4]_i_24/O
                         net (fo=4, routed)           0.609    11.317    datapath_inst/ROM_Average_gain/output[4]_i_24_n_0
    SLICE_X0Y35          LUT6 (Prop_lut6_I3_O)        0.124    11.441 r  datapath_inst/ROM_Average_gain/output[4]_i_12/O
                         net (fo=3, routed)           0.869    12.310    datapath_inst/ROM_Average_gain/output[4]_i_12_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I0_O)        0.124    12.434 r  datapath_inst/ROM_Average_gain/output[1]_i_10/O
                         net (fo=1, routed)           0.000    12.434    datapath_inst/ROM_Average_gain/output[1]_i_10_n_0
    SLICE_X1Y35          MUXF7 (Prop_muxf7_I1_O)      0.217    12.651 r  datapath_inst/ROM_Average_gain/output_reg[1]_i_4/O
                         net (fo=1, routed)           0.405    13.056    datapath_inst/reg_Gain/output_reg[1]_3
    SLICE_X1Y36          LUT5 (Prop_lut5_I3_O)        0.299    13.355 r  datapath_inst/reg_Gain/output[1]_i_1__0/O
                         net (fo=1, routed)           0.000    13.355    datapath_inst/reg_3/D[1]
    SLICE_X1Y36          FDRE                                         r  datapath_inst/reg_3/output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.392     4.392 r  
    AA9                                               0.000     4.392 r  clk (IN)
                         net (fo=0)                   0.000     4.392    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     5.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.651     8.980    datapath_inst/reg_3/clk_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  datapath_inst/reg_3/output_reg[1]/C
                         clock pessimism              0.497     9.477    
                         clock uncertainty           -0.035     9.441    
    SLICE_X1Y36          FDRE (Setup_fdre_C_D)        0.029     9.470    datapath_inst/reg_3/output_reg[1]
  -------------------------------------------------------------------
                         required time                          9.470    
                         arrival time                         -13.355    
  -------------------------------------------------------------------
                         slack                                 -3.884    

Slack (VIOLATED) :        -3.590ns  (required time - arrival time)
  Source:                 datapath_inst/reg_3/output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.196ns period=4.392ns})
  Destination:            datapath_inst/reg_3/output_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.196ns period=4.392ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.392ns  (clk rise@4.392ns - clk rise@0.000ns)
  Data Path Delay:        7.912ns  (logic 3.120ns (39.433%)  route 4.792ns (60.567%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.587ns = ( 8.979 - 4.392 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.830     5.110    datapath_inst/reg_3/clk_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  datapath_inst/reg_3/output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.456     5.566 r  datapath_inst/reg_3/output_reg[1]/Q
                         net (fo=8, routed)           0.637     6.203    datapath_inst/reg_3/Q[1]
    SLICE_X4Y35          LUT3 (Prop_lut3_I1_O)        0.124     6.327 r  datapath_inst/reg_3/multOp__0_carry__0_i_4/O
                         net (fo=1, routed)           0.617     6.944    datapath_inst/reg_3_n_30
    SLICE_X3Y35          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.470 r  datapath_inst/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.470    datapath_inst/multOp__0_carry__0_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.804 r  datapath_inst/multOp__0_carry__1/O[1]
                         net (fo=2, routed)           0.544     8.347    datapath_inst/reg_Gain/multOp[9]
    SLICE_X2Y36          LUT2 (Prop_lut2_I0_O)        0.303     8.650 r  datapath_inst/reg_Gain/Divide_gain_carry__1_i_1/O
                         net (fo=1, routed)           0.000     8.650    datapath_inst/reg_Gain_n_17
    SLICE_X2Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.026 r  datapath_inst/Divide_gain_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.026    datapath_inst/Divide_gain_carry__1_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.349 r  datapath_inst/Divide_gain_carry__2/O[1]
                         net (fo=50, routed)          0.970    10.319    datapath_inst/ROM_Average_gain/Divide_gain[11]
    SLICE_X5Y37          LUT6 (Prop_lut6_I4_O)        0.306    10.625 r  datapath_inst/ROM_Average_gain/output[6]_i_3/O
                         net (fo=6, routed)           0.646    11.271    datapath_inst/ROM_Average_gain/output_reg[6]_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I0_O)        0.124    11.395 r  datapath_inst/ROM_Average_gain/output[3]_i_10/O
                         net (fo=4, routed)           1.087    12.483    datapath_inst/ROM_Average_gain/output[3]_i_10_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I0_O)        0.124    12.607 r  datapath_inst/ROM_Average_gain/output[3]_i_4/O
                         net (fo=1, routed)           0.291    12.898    datapath_inst/reg_2/AverageGain2[0]
    SLICE_X5Y35          LUT5 (Prop_lut5_I3_O)        0.124    13.022 r  datapath_inst/reg_2/output[3]_i_1__0/O
                         net (fo=1, routed)           0.000    13.022    datapath_inst/reg_3/D[3]
    SLICE_X5Y35          FDRE                                         r  datapath_inst/reg_3/output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.392     4.392 r  
    AA9                                               0.000     4.392 r  clk (IN)
                         net (fo=0)                   0.000     4.392    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     5.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.650     8.979    datapath_inst/reg_3/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE                                         r  datapath_inst/reg_3/output_reg[3]/C
                         clock pessimism              0.458     9.437    
                         clock uncertainty           -0.035     9.401    
    SLICE_X5Y35          FDRE (Setup_fdre_C_D)        0.031     9.432    datapath_inst/reg_3/output_reg[3]
  -------------------------------------------------------------------
                         required time                          9.432    
                         arrival time                         -13.022    
  -------------------------------------------------------------------
                         slack                                 -3.590    

Slack (VIOLATED) :        -3.555ns  (required time - arrival time)
  Source:                 datapath_inst/reg_3/output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.196ns period=4.392ns})
  Destination:            datapath_inst/reg_3/output_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.196ns period=4.392ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.392ns  (clk rise@4.392ns - clk rise@0.000ns)
  Data Path Delay:        7.881ns  (logic 3.422ns (43.423%)  route 4.459ns (56.577%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.586ns = ( 8.978 - 4.392 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.826     5.106    datapath_inst/reg_3/clk_IBUF_BUFG
    SLICE_X4Y33          FDRE                                         r  datapath_inst/reg_3/output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.518     5.624 r  datapath_inst/reg_3/output_reg[7]/Q
                         net (fo=10, routed)          0.726     6.350    datapath_inst/reg_3/Q[7]
    SLICE_X4Y34          LUT3 (Prop_lut3_I2_O)        0.124     6.474 r  datapath_inst/reg_3/multOp__0_carry__0_i_2/O
                         net (fo=1, routed)           0.624     7.098    datapath_inst/reg_3_n_28
    SLICE_X3Y35          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.496 r  datapath_inst/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.496    datapath_inst/multOp__0_carry__0_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.830 r  datapath_inst/multOp__0_carry__1/O[1]
                         net (fo=2, routed)           0.544     8.373    datapath_inst/reg_Gain/multOp[9]
    SLICE_X2Y36          LUT2 (Prop_lut2_I0_O)        0.303     8.676 r  datapath_inst/reg_Gain/Divide_gain_carry__1_i_1/O
                         net (fo=1, routed)           0.000     8.676    datapath_inst/reg_Gain_n_17
    SLICE_X2Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.052 r  datapath_inst/Divide_gain_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.052    datapath_inst/Divide_gain_carry__1_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.375 r  datapath_inst/Divide_gain_carry__2/O[1]
                         net (fo=50, routed)          1.140    10.515    datapath_inst/ROM_Average_gain/Divide_gain[11]
    SLICE_X4Y40          LUT6 (Prop_lut6_I3_O)        0.306    10.821 r  datapath_inst/ROM_Average_gain/output[2]_i_43/O
                         net (fo=2, routed)           0.820    11.641    datapath_inst/ROM_Average_gain/output_reg[2]_1
    SLICE_X4Y39          LUT6 (Prop_lut6_I3_O)        0.124    11.765 r  datapath_inst/ROM_Average_gain/output[2]_i_20/O
                         net (fo=1, routed)           0.000    11.765    datapath_inst/ROM_Average_gain/output[2]_i_20_n_0
    SLICE_X4Y39          MUXF7 (Prop_muxf7_I0_O)      0.209    11.974 r  datapath_inst/ROM_Average_gain/output_reg[2]_i_8/O
                         net (fo=1, routed)           0.000    11.974    datapath_inst/ROM_Average_gain/output_reg[2]_i_8_n_0
    SLICE_X4Y39          MUXF8 (Prop_muxf8_I1_O)      0.088    12.062 r  datapath_inst/ROM_Average_gain/output_reg[2]_i_3/O
                         net (fo=1, routed)           0.605    12.667    datapath_inst/reg_Gain/output_reg[1]_6
    SLICE_X1Y33          LUT5 (Prop_lut5_I1_O)        0.319    12.986 r  datapath_inst/reg_Gain/output[2]_i_1__0/O
                         net (fo=1, routed)           0.000    12.986    datapath_inst/reg_3/D[2]
    SLICE_X1Y33          FDRE                                         r  datapath_inst/reg_3/output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.392     4.392 r  
    AA9                                               0.000     4.392 r  clk (IN)
                         net (fo=0)                   0.000     4.392    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     5.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.649     8.978    datapath_inst/reg_3/clk_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  datapath_inst/reg_3/output_reg[2]/C
                         clock pessimism              0.458     9.436    
                         clock uncertainty           -0.035     9.400    
    SLICE_X1Y33          FDRE (Setup_fdre_C_D)        0.031     9.431    datapath_inst/reg_3/output_reg[2]
  -------------------------------------------------------------------
                         required time                          9.431    
                         arrival time                         -12.986    
  -------------------------------------------------------------------
                         slack                                 -3.555    

Slack (VIOLATED) :        -3.497ns  (required time - arrival time)
  Source:                 datapath_inst/reg_3/output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.196ns period=4.392ns})
  Destination:            datapath_inst/reg_3/output_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.196ns period=4.392ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.392ns  (clk rise@4.392ns - clk rise@0.000ns)
  Data Path Delay:        7.823ns  (logic 3.054ns (39.037%)  route 4.769ns (60.963%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.587ns = ( 8.979 - 4.392 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.826     5.106    datapath_inst/reg_3/clk_IBUF_BUFG
    SLICE_X4Y33          FDRE                                         r  datapath_inst/reg_3/output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.518     5.624 r  datapath_inst/reg_3/output_reg[7]/Q
                         net (fo=10, routed)          0.726     6.350    datapath_inst/reg_3/Q[7]
    SLICE_X4Y34          LUT3 (Prop_lut3_I2_O)        0.124     6.474 r  datapath_inst/reg_3/multOp__0_carry__0_i_2/O
                         net (fo=1, routed)           0.624     7.098    datapath_inst/reg_3_n_28
    SLICE_X3Y35          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.496 r  datapath_inst/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.496    datapath_inst/multOp__0_carry__0_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.830 r  datapath_inst/multOp__0_carry__1/O[1]
                         net (fo=2, routed)           0.544     8.373    datapath_inst/reg_Gain/multOp[9]
    SLICE_X2Y36          LUT2 (Prop_lut2_I0_O)        0.303     8.676 r  datapath_inst/reg_Gain/Divide_gain_carry__1_i_1/O
                         net (fo=1, routed)           0.000     8.676    datapath_inst/reg_Gain_n_17
    SLICE_X2Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.052 r  datapath_inst/Divide_gain_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.052    datapath_inst/Divide_gain_carry__1_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.375 r  datapath_inst/Divide_gain_carry__2/O[1]
                         net (fo=50, routed)          0.911    10.286    datapath_inst/ROM_Average_gain/Divide_gain[11]
    SLICE_X1Y37          LUT6 (Prop_lut6_I4_O)        0.306    10.592 r  datapath_inst/ROM_Average_gain/output[4]_i_19/O
                         net (fo=5, routed)           0.748    11.340    datapath_inst/ROM_Average_gain/output[4]_i_19_n_0
    SLICE_X1Y39          LUT6 (Prop_lut6_I3_O)        0.124    11.464 r  datapath_inst/ROM_Average_gain/output[4]_i_11/O
                         net (fo=2, routed)           0.878    12.342    datapath_inst/ROM_Average_gain/output[4]_i_11_n_0
    SLICE_X0Y34          LUT6 (Prop_lut6_I3_O)        0.124    12.466 r  datapath_inst/ROM_Average_gain/output[4]_i_4/O
                         net (fo=1, routed)           0.339    12.805    datapath_inst/reg_2/AverageGain2[1]
    SLICE_X1Y34          LUT5 (Prop_lut5_I3_O)        0.124    12.929 r  datapath_inst/reg_2/output[4]_i_1__0/O
                         net (fo=1, routed)           0.000    12.929    datapath_inst/reg_3/D[4]
    SLICE_X1Y34          FDRE                                         r  datapath_inst/reg_3/output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.392     4.392 r  
    AA9                                               0.000     4.392 r  clk (IN)
                         net (fo=0)                   0.000     4.392    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     5.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.650     8.979    datapath_inst/reg_3/clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  datapath_inst/reg_3/output_reg[4]/C
                         clock pessimism              0.458     9.437    
                         clock uncertainty           -0.035     9.401    
    SLICE_X1Y34          FDRE (Setup_fdre_C_D)        0.031     9.432    datapath_inst/reg_3/output_reg[4]
  -------------------------------------------------------------------
                         required time                          9.432    
                         arrival time                         -12.929    
  -------------------------------------------------------------------
                         slack                                 -3.497    

Slack (VIOLATED) :        -3.486ns  (required time - arrival time)
  Source:                 datapath_inst/reg_6/output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.196ns period=4.392ns})
  Destination:            datapath_inst/reg_6/output_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.196ns period=4.392ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.392ns  (clk rise@4.392ns - clk rise@0.000ns)
  Data Path Delay:        7.810ns  (logic 3.415ns (43.726%)  route 4.395ns (56.274%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns = ( 8.902 - 4.392 ) 
    Source Clock Delay      (SCD):    5.032ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.752     5.032    datapath_inst/reg_6/clk_IBUF_BUFG
    SLICE_X10Y39         FDRE                                         r  datapath_inst/reg_6/output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.518     5.550 r  datapath_inst/reg_6/output_reg[3]/Q
                         net (fo=9, routed)           1.017     6.566    datapath_inst/reg_6/Q[3]
    SLICE_X11Y38         LUT5 (Prop_lut5_I4_O)        0.124     6.690 r  datapath_inst/reg_6/i___0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.690    datapath_inst/reg_6_n_22
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.088 r  datapath_inst/multOp_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.088    datapath_inst/multOp_inferred__0/i___0_carry_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.422 r  datapath_inst/multOp_inferred__0/i___0_carry__0/O[1]
                         net (fo=2, routed)           0.459     7.882    datapath_inst/reg_6/output_reg[6]_7[1]
    SLICE_X12Y39         LUT2 (Prop_lut2_I0_O)        0.303     8.185 r  datapath_inst/reg_6/Divide_Loss_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.185    datapath_inst/reg_6_n_29
    SLICE_X12Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.561 r  datapath_inst/Divide_Loss_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.561    datapath_inst/Divide_Loss_carry__0_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.876 r  datapath_inst/Divide_Loss_carry__1/O[3]
                         net (fo=50, routed)          1.466    10.342    datapath_inst/ROM_Average_Loss/Divide_Loss__0[9]
    SLICE_X15Y39         LUT6 (Prop_lut6_I1_O)        0.307    10.649 r  datapath_inst/ROM_Average_Loss/output[2]_i_41/O
                         net (fo=2, routed)           0.677    11.325    datapath_inst/ROM_Average_Loss/output[2]_i_41_n_0
    SLICE_X16Y39         LUT6 (Prop_lut6_I1_O)        0.124    11.449 r  datapath_inst/ROM_Average_Loss/output[2]_i_20/O
                         net (fo=1, routed)           0.000    11.449    datapath_inst/ROM_Average_Loss/output[2]_i_20_n_0
    SLICE_X16Y39         MUXF7 (Prop_muxf7_I0_O)      0.209    11.658 r  datapath_inst/ROM_Average_Loss/output_reg[2]_i_8/O
                         net (fo=1, routed)           0.000    11.658    datapath_inst/ROM_Average_Loss/output_reg[2]_i_8_n_0
    SLICE_X16Y39         MUXF8 (Prop_muxf8_I1_O)      0.088    11.746 r  datapath_inst/ROM_Average_Loss/output_reg[2]_i_3/O
                         net (fo=1, routed)           0.776    12.523    datapath_inst/reg_6/output_reg[1]_6
    SLICE_X9Y37          LUT5 (Prop_lut5_I1_O)        0.319    12.842 r  datapath_inst/reg_6/output[2]_i_1__1/O
                         net (fo=1, routed)           0.000    12.842    datapath_inst/reg_6/mux2_out[2]
    SLICE_X9Y37          FDRE                                         r  datapath_inst/reg_6/output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.392     4.392 r  
    AA9                                               0.000     4.392 r  clk (IN)
                         net (fo=0)                   0.000     4.392    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     5.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.573     8.902    datapath_inst/reg_6/clk_IBUF_BUFG
    SLICE_X9Y37          FDRE                                         r  datapath_inst/reg_6/output_reg[2]/C
                         clock pessimism              0.458     9.360    
                         clock uncertainty           -0.035     9.324    
    SLICE_X9Y37          FDRE (Setup_fdre_C_D)        0.031     9.355    datapath_inst/reg_6/output_reg[2]
  -------------------------------------------------------------------
                         required time                          9.355    
                         arrival time                         -12.842    
  -------------------------------------------------------------------
                         slack                                 -3.486    

Slack (VIOLATED) :        -3.421ns  (required time - arrival time)
  Source:                 datapath_inst/reg_6/output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.196ns period=4.392ns})
  Destination:            datapath_inst/reg_6/output_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.196ns period=4.392ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.392ns  (clk rise@4.392ns - clk rise@0.000ns)
  Data Path Delay:        7.800ns  (logic 2.952ns (37.848%)  route 4.848ns (62.152%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.513ns = ( 8.905 - 4.392 ) 
    Source Clock Delay      (SCD):    5.030ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.750     5.030    datapath_inst/reg_6/clk_IBUF_BUFG
    SLICE_X8Y38          FDRE                                         r  datapath_inst/reg_6/output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.518     5.548 r  datapath_inst/reg_6/output_reg[4]/Q
                         net (fo=11, routed)          0.662     6.209    datapath_inst/reg_6/Q[4]
    SLICE_X11Y37         LUT3 (Prop_lut3_I2_O)        0.124     6.333 r  datapath_inst/reg_6/i___0_carry_i_1/O
                         net (fo=1, routed)           0.331     6.665    datapath_inst/reg_6_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.050 r  datapath_inst/multOp_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.050    datapath_inst/multOp_inferred__0/i___0_carry_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.384 r  datapath_inst/multOp_inferred__0/i___0_carry__0/O[1]
                         net (fo=2, routed)           0.459     7.843    datapath_inst/reg_6/output_reg[6]_7[1]
    SLICE_X12Y39         LUT2 (Prop_lut2_I0_O)        0.303     8.146 r  datapath_inst/reg_6/Divide_Loss_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.146    datapath_inst/reg_6_n_29
    SLICE_X12Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.522 r  datapath_inst/Divide_Loss_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.522    datapath_inst/Divide_Loss_carry__0_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.761 r  datapath_inst/Divide_Loss_carry__1/O[2]
                         net (fo=50, routed)          1.327    10.088    datapath_inst/ROM_Average_Loss/Divide_Loss__0[8]
    SLICE_X11Y41         LUT6 (Prop_lut6_I2_O)        0.301    10.389 r  datapath_inst/ROM_Average_Loss/output[6]_i_3/O
                         net (fo=6, routed)           0.903    11.292    datapath_inst/ROM_Average_Loss/output_reg[6]_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I0_O)        0.124    11.416 r  datapath_inst/ROM_Average_Loss/output[3]_i_10/O
                         net (fo=4, routed)           0.697    12.114    datapath_inst/ROM_Average_Loss/output[3]_i_10_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I0_O)        0.124    12.238 r  datapath_inst/ROM_Average_Loss/output[3]_i_4/O
                         net (fo=1, routed)           0.468    12.705    datapath_inst/reg_5/AverageLoss2[0]
    SLICE_X10Y39         LUT5 (Prop_lut5_I3_O)        0.124    12.829 r  datapath_inst/reg_5/output[3]_i_1__1/O
                         net (fo=1, routed)           0.000    12.829    datapath_inst/reg_6/D[0]
    SLICE_X10Y39         FDRE                                         r  datapath_inst/reg_6/output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.392     4.392 r  
    AA9                                               0.000     4.392 r  clk (IN)
                         net (fo=0)                   0.000     4.392    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     5.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.576     8.905    datapath_inst/reg_6/clk_IBUF_BUFG
    SLICE_X10Y39         FDRE                                         r  datapath_inst/reg_6/output_reg[3]/C
                         clock pessimism              0.458     9.363    
                         clock uncertainty           -0.035     9.327    
    SLICE_X10Y39         FDRE (Setup_fdre_C_D)        0.081     9.408    datapath_inst/reg_6/output_reg[3]
  -------------------------------------------------------------------
                         required time                          9.408    
                         arrival time                         -12.829    
  -------------------------------------------------------------------
                         slack                                 -3.421    

Slack (VIOLATED) :        -3.420ns  (required time - arrival time)
  Source:                 datapath_inst/reg_6/output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.196ns period=4.392ns})
  Destination:            datapath_inst/reg_6/output_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.196ns period=4.392ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.392ns  (clk rise@4.392ns - clk rise@0.000ns)
  Data Path Delay:        7.792ns  (logic 3.047ns (39.102%)  route 4.745ns (60.898%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.511ns = ( 8.903 - 4.392 ) 
    Source Clock Delay      (SCD):    5.032ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.752     5.032    datapath_inst/reg_6/clk_IBUF_BUFG
    SLICE_X10Y39         FDRE                                         r  datapath_inst/reg_6/output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.518     5.550 r  datapath_inst/reg_6/output_reg[3]/Q
                         net (fo=9, routed)           1.017     6.566    datapath_inst/reg_6/Q[3]
    SLICE_X11Y38         LUT5 (Prop_lut5_I4_O)        0.124     6.690 r  datapath_inst/reg_6/i___0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.690    datapath_inst/reg_6_n_22
    SLICE_X11Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.088 r  datapath_inst/multOp_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.088    datapath_inst/multOp_inferred__0/i___0_carry_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.422 r  datapath_inst/multOp_inferred__0/i___0_carry__0/O[1]
                         net (fo=2, routed)           0.459     7.882    datapath_inst/reg_6/output_reg[6]_7[1]
    SLICE_X12Y39         LUT2 (Prop_lut2_I0_O)        0.303     8.185 r  datapath_inst/reg_6/Divide_Loss_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.185    datapath_inst/reg_6_n_29
    SLICE_X12Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.561 r  datapath_inst/Divide_Loss_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.561    datapath_inst/Divide_Loss_carry__0_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.876 r  datapath_inst/Divide_Loss_carry__1/O[3]
                         net (fo=50, routed)          1.323    10.198    datapath_inst/ROM_Average_Loss/Divide_Loss__0[9]
    SLICE_X13Y41         LUT6 (Prop_lut6_I1_O)        0.307    10.505 r  datapath_inst/ROM_Average_Loss/output[4]_i_19/O
                         net (fo=5, routed)           0.720    11.225    datapath_inst/ROM_Average_Loss/output[4]_i_19_n_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I3_O)        0.124    11.349 r  datapath_inst/ROM_Average_Loss/output[4]_i_11/O
                         net (fo=2, routed)           0.621    11.970    datapath_inst/ROM_Average_Loss/output[4]_i_11_n_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I3_O)        0.124    12.094 r  datapath_inst/ROM_Average_Loss/output[4]_i_4/O
                         net (fo=1, routed)           0.606    12.700    datapath_inst/reg_5/AverageLoss2[1]
    SLICE_X8Y38          LUT5 (Prop_lut5_I3_O)        0.124    12.824 r  datapath_inst/reg_5/output[4]_i_1__1/O
                         net (fo=1, routed)           0.000    12.824    datapath_inst/reg_6/D[1]
    SLICE_X8Y38          FDRE                                         r  datapath_inst/reg_6/output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.392     4.392 r  
    AA9                                               0.000     4.392 r  clk (IN)
                         net (fo=0)                   0.000     4.392    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     5.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.574     8.903    datapath_inst/reg_6/clk_IBUF_BUFG
    SLICE_X8Y38          FDRE                                         r  datapath_inst/reg_6/output_reg[4]/C
                         clock pessimism              0.458     9.361    
                         clock uncertainty           -0.035     9.325    
    SLICE_X8Y38          FDRE (Setup_fdre_C_D)        0.079     9.404    datapath_inst/reg_6/output_reg[4]
  -------------------------------------------------------------------
                         required time                          9.404    
                         arrival time                         -12.824    
  -------------------------------------------------------------------
                         slack                                 -3.420    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 datapath_inst/reg_6/output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.196ns period=4.392ns})
  Destination:            datapath_inst/Div_module/Divider_Rs/divider1/shift_reg1/qt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.196ns period=4.392ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.827%)  route 0.115ns (38.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.591     1.516    datapath_inst/reg_6/clk_IBUF_BUFG
    SLICE_X9Y37          FDRE                                         r  datapath_inst/reg_6/output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  datapath_inst/reg_6/output_reg[2]/Q
                         net (fo=11, routed)          0.115     1.772    datapath_inst/Div_module/Divider_Rs/div_cntrl1/Q[2]
    SLICE_X8Y37          LUT3 (Prop_lut3_I0_O)        0.045     1.817 r  datapath_inst/Div_module/Divider_Rs/div_cntrl1/qt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.817    datapath_inst/Div_module/Divider_Rs/divider1/shift_reg1/FSM_onehot_state_reg[0]_0[2]
    SLICE_X8Y37          FDRE                                         r  datapath_inst/Div_module/Divider_Rs/divider1/shift_reg1/qt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.859     2.032    datapath_inst/Div_module/Divider_Rs/divider1/shift_reg1/clk_IBUF_BUFG
    SLICE_X8Y37          FDRE                                         r  datapath_inst/Div_module/Divider_Rs/divider1/shift_reg1/qt_reg[2]/C
                         clock pessimism             -0.504     1.529    
    SLICE_X8Y37          FDRE (Hold_fdre_C_D)         0.121     1.650    datapath_inst/Div_module/Divider_Rs/divider1/shift_reg1/qt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 datapath_inst/reg_diff_gain/output_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.196ns period=4.392ns})
  Destination:            datapath_inst/reg_Gain/output_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.196ns period=4.392ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.007%)  route 0.187ns (56.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.617     1.542    datapath_inst/reg_diff_gain/clk_IBUF_BUFG
    SLICE_X5Y32          FDRE                                         r  datapath_inst/reg_diff_gain/output_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141     1.683 r  datapath_inst/reg_diff_gain/output_reg[6]/Q
                         net (fo=3, routed)           0.187     1.870    datapath_inst/reg_Gain/Q[6]
    SLICE_X3Y34          FDRE                                         r  datapath_inst/reg_Gain/output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.887     2.060    datapath_inst/reg_Gain/clk_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  datapath_inst/reg_Gain/output_reg[6]/C
                         clock pessimism             -0.482     1.579    
    SLICE_X3Y34          FDRE (Hold_fdre_C_D)         0.066     1.645    datapath_inst/reg_Gain/output_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 datapath_inst/Div_module/Divider_Rs/divider1/shift_reg2/qt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.196ns period=4.392ns})
  Destination:            datapath_inst/Div_module/Divider_Rs/divider1/shift_reg2/qt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.196ns period=4.392ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.121%)  route 0.123ns (42.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.585     1.510    datapath_inst/Div_module/Divider_Rs/divider1/shift_reg2/clk_IBUF_BUFG
    SLICE_X8Y20          FDRE                                         r  datapath_inst/Div_module/Divider_Rs/divider1/shift_reg2/qt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.164     1.674 r  datapath_inst/Div_module/Divider_Rs/divider1/shift_reg2/qt_reg[4]/Q
                         net (fo=2, routed)           0.123     1.797    datapath_inst/Div_module/Divider_Rs/divider1/shift_reg2/qt_reg_n_0_[4]
    SLICE_X8Y20          FDRE                                         r  datapath_inst/Div_module/Divider_Rs/divider1/shift_reg2/qt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.852     2.025    datapath_inst/Div_module/Divider_Rs/divider1/shift_reg2/clk_IBUF_BUFG
    SLICE_X8Y20          FDRE                                         r  datapath_inst/Div_module/Divider_Rs/divider1/shift_reg2/qt_reg[5]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X8Y20          FDRE (Hold_fdre_C_D)         0.060     1.570    datapath_inst/Div_module/Divider_Rs/divider1/shift_reg2/qt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 datapath_inst/couter_i/temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.196ns period=4.392ns})
  Destination:            datapath_inst/couter_i/temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.196ns period=4.392ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.227ns (69.281%)  route 0.101ns (30.719%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.614     1.539    datapath_inst/couter_i/clk_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  datapath_inst/couter_i/temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.128     1.667 r  datapath_inst/couter_i/temp_reg[1]/Q
                         net (fo=28, routed)          0.101     1.767    datapath_inst/couter_i/Q[1]
    SLICE_X1Y29          LUT6 (Prop_lut6_I2_O)        0.099     1.866 r  datapath_inst/couter_i/temp[4]_i_1/O
                         net (fo=1, routed)           0.000     1.866    datapath_inst/couter_i/temp[4]_i_1_n_0
    SLICE_X1Y29          FDRE                                         r  datapath_inst/couter_i/temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.882     2.055    datapath_inst/couter_i/clk_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  datapath_inst/couter_i/temp_reg[4]/C
                         clock pessimism             -0.517     1.539    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.092     1.631    datapath_inst/couter_i/temp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 datapath_inst/couter_i/temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.196ns period=4.392ns})
  Destination:            datapath_inst/couter_i/temp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.196ns period=4.392ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.615     1.540    datapath_inst/couter_i/clk_IBUF_BUFG
    SLICE_X1Y30          FDRE                                         r  datapath_inst/couter_i/temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141     1.681 r  datapath_inst/couter_i/temp_reg[6]/Q
                         net (fo=10, routed)          0.168     1.849    datapath_inst/couter_i/Q[6]
    SLICE_X1Y30          LUT4 (Prop_lut4_I1_O)        0.042     1.891 r  datapath_inst/couter_i/temp[7]_i_2/O
                         net (fo=1, routed)           0.000     1.891    datapath_inst/couter_i/temp[7]_i_2_n_0
    SLICE_X1Y30          FDRE                                         r  datapath_inst/couter_i/temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.883     2.056    datapath_inst/couter_i/clk_IBUF_BUFG
    SLICE_X1Y30          FDRE                                         r  datapath_inst/couter_i/temp_reg[7]/C
                         clock pessimism             -0.517     1.540    
    SLICE_X1Y30          FDRE (Hold_fdre_C_D)         0.107     1.647    datapath_inst/couter_i/temp_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 datapath_inst/reg_diff_loss/output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.196ns period=4.392ns})
  Destination:            datapath_inst/reg_Loss/output_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.196ns period=4.392ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.777%)  route 0.213ns (60.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.590     1.515    datapath_inst/reg_diff_loss/clk_IBUF_BUFG
    SLICE_X9Y34          FDRE                                         r  datapath_inst/reg_diff_loss/output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  datapath_inst/reg_diff_loss/output_reg[11]/Q
                         net (fo=3, routed)           0.213     1.869    datapath_inst/reg_Loss/output_reg[13]_0[11]
    SLICE_X13Y38         FDRE                                         r  datapath_inst/reg_Loss/output_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.861     2.034    datapath_inst/reg_Loss/clk_IBUF_BUFG
    SLICE_X13Y38         FDRE                                         r  datapath_inst/reg_Loss/output_reg[11]/C
                         clock pessimism             -0.482     1.553    
    SLICE_X13Y38         FDRE (Hold_fdre_C_D)         0.070     1.623    datapath_inst/reg_Loss/output_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 datapath_inst/Div_module/Divider_Rs/divider1/shift_reg2/qt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.196ns period=4.392ns})
  Destination:            datapath_inst/Div_module/Divider_Rs/divider1/shift_reg2/qt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.196ns period=4.392ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.148ns (53.103%)  route 0.131ns (46.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.585     1.510    datapath_inst/Div_module/Divider_Rs/divider1/shift_reg2/clk_IBUF_BUFG
    SLICE_X8Y20          FDRE                                         r  datapath_inst/Div_module/Divider_Rs/divider1/shift_reg2/qt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.148     1.658 r  datapath_inst/Div_module/Divider_Rs/divider1/shift_reg2/qt_reg[5]/Q
                         net (fo=2, routed)           0.131     1.788    datapath_inst/Div_module/Divider_Rs/divider1/shift_reg2/qt_reg_n_0_[5]
    SLICE_X9Y20          FDRE                                         r  datapath_inst/Div_module/Divider_Rs/divider1/shift_reg2/qt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.852     2.025    datapath_inst/Div_module/Divider_Rs/divider1/shift_reg2/clk_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  datapath_inst/Div_module/Divider_Rs/divider1/shift_reg2/qt_reg[6]/C
                         clock pessimism             -0.503     1.523    
    SLICE_X9Y20          FDRE (Hold_fdre_C_D)         0.017     1.540    datapath_inst/Div_module/Divider_Rs/divider1/shift_reg2/qt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 datapath_inst/Div_module/Divider_Rs/divider1/shift_reg2/qt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.196ns period=4.392ns})
  Destination:            datapath_inst/Div_module/Divider_Rs/divider1/shift_reg2/qt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.196ns period=4.392ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.020%)  route 0.179ns (55.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.585     1.510    datapath_inst/Div_module/Divider_Rs/divider1/shift_reg2/clk_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  datapath_inst/Div_module/Divider_Rs/divider1/shift_reg2/qt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  datapath_inst/Div_module/Divider_Rs/divider1/shift_reg2/qt_reg[7]/Q
                         net (fo=2, routed)           0.179     1.830    datapath_inst/Div_module/Divider_Rs/divider1/shift_reg2/qt_reg_n_0_[7]
    SLICE_X9Y20          FDRE                                         r  datapath_inst/Div_module/Divider_Rs/divider1/shift_reg2/qt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.852     2.025    datapath_inst/Div_module/Divider_Rs/divider1/shift_reg2/clk_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  datapath_inst/Div_module/Divider_Rs/divider1/shift_reg2/qt_reg[8]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X9Y20          FDRE (Hold_fdre_C_D)         0.070     1.580    datapath_inst/Div_module/Divider_Rs/divider1/shift_reg2/qt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 datapath_inst/reg_diff_gain/output_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.196ns period=4.392ns})
  Destination:            datapath_inst/reg_Gain/output_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.196ns period=4.392ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.592%)  route 0.174ns (51.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.617     1.542    datapath_inst/reg_diff_gain/clk_IBUF_BUFG
    SLICE_X6Y32          FDRE                                         r  datapath_inst/reg_diff_gain/output_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.164     1.706 r  datapath_inst/reg_diff_gain/output_reg[9]/Q
                         net (fo=3, routed)           0.174     1.879    datapath_inst/reg_Gain/Q[9]
    SLICE_X4Y35          FDRE                                         r  datapath_inst/reg_Gain/output_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.887     2.060    datapath_inst/reg_Gain/clk_IBUF_BUFG
    SLICE_X4Y35          FDRE                                         r  datapath_inst/reg_Gain/output_reg[9]/C
                         clock pessimism             -0.502     1.559    
    SLICE_X4Y35          FDRE (Hold_fdre_C_D)         0.063     1.622    datapath_inst/reg_Gain/output_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 datapath_inst/Div_module/Divider_Rs/divider1/shift_reg1/qt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.196ns period=4.392ns})
  Destination:            datapath_inst/Div_module/Divider_Rs/divider1/reg1/output_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.196ns period=4.392ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.256ns (62.697%)  route 0.152ns (37.303%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.621     1.546    datapath_inst/Div_module/Divider_Rs/divider1/shift_reg1/clk_IBUF_BUFG
    SLICE_X5Y39          FDRE                                         r  datapath_inst/Div_module/Divider_Rs/divider1/shift_reg1/qt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141     1.687 r  datapath_inst/Div_module/Divider_Rs/divider1/shift_reg1/qt_reg[8]/Q
                         net (fo=5, routed)           0.152     1.839    datapath_inst/Div_module/Divider_Rs/divider1/shift_reg1/Q[8]
    SLICE_X6Y39          LUT4 (Prop_lut4_I0_O)        0.045     1.884 r  datapath_inst/Div_module/Divider_Rs/divider1/shift_reg1/output[11]_i_9/O
                         net (fo=1, routed)           0.000     1.884    datapath_inst/Div_module/Divider_Rs/divider1/shift_reg1/output[11]_i_9_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.954 r  datapath_inst/Div_module/Divider_Rs/divider1/shift_reg1/output_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.954    datapath_inst/Div_module/Divider_Rs/divider1/reg1/D[8]
    SLICE_X6Y39          FDRE                                         r  datapath_inst/Div_module/Divider_Rs/divider1/reg1/output_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.890     2.063    datapath_inst/Div_module/Divider_Rs/divider1/reg1/clk_IBUF_BUFG
    SLICE_X6Y39          FDRE                                         r  datapath_inst/Div_module/Divider_Rs/divider1/reg1/output_reg[8]/C
                         clock pessimism             -0.502     1.562    
    SLICE_X6Y39          FDRE (Hold_fdre_C_D)         0.134     1.696    datapath_inst/Div_module/Divider_Rs/divider1/reg1/output_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.196 }
Period(ns):         4.392
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.392       1.816      RAMB36_X0Y4    datapath_inst/Div_module/reg3/output_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         4.392       2.237      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         4.392       3.392      SLICE_X1Y28    controller_inst/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.392       3.392      SLICE_X1Y27    controller_inst/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.392       3.392      SLICE_X6Y40    datapath_inst/Div_module/Divider_Rs/divider1/reg1/output_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.392       3.392      SLICE_X6Y41    datapath_inst/Div_module/Divider_Rs/divider1/reg1/output_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.392       3.392      SLICE_X6Y37    datapath_inst/Div_module/Divider_Rs/divider1/reg1/output_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.392       3.392      SLICE_X6Y37    datapath_inst/Div_module/Divider_Rs/divider1/reg1/output_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.392       3.392      SLICE_X6Y37    datapath_inst/Div_module/Divider_Rs/divider1/reg1/output_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.392       3.392      SLICE_X6Y38    datapath_inst/Div_module/Divider_Rs/divider1/reg1/output_reg[4]/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         2.196       0.946      SLICE_X6Y28    datapath_inst/RAM_A/ram_memory_reg_0_63_12_14/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         2.196       0.946      SLICE_X6Y28    datapath_inst/RAM_A/ram_memory_reg_0_63_12_14/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         2.196       0.946      SLICE_X6Y28    datapath_inst/RAM_A/ram_memory_reg_0_63_12_14/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         2.196       0.946      SLICE_X2Y28    datapath_inst/RAM_A/ram_memory_reg_192_255_9_11/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         2.196       0.946      SLICE_X2Y29    datapath_inst/RAM_A/ram_memory_reg_64_127_9_11/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         2.196       0.946      SLICE_X2Y29    datapath_inst/RAM_A/ram_memory_reg_64_127_9_11/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         2.196       0.946      SLICE_X4Y27    datapath_inst/RAM_A/ram_memory_reg_0_63_18_18/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         2.196       0.946      SLICE_X4Y27    datapath_inst/RAM_A/ram_memory_reg_0_63_18_18/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         2.196       0.946      SLICE_X4Y27    datapath_inst/RAM_A/ram_memory_reg_0_63_19_19/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         2.196       0.946      SLICE_X4Y27    datapath_inst/RAM_A/ram_memory_reg_0_63_19_19/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.196       0.946      SLICE_X4Y30    datapath_inst/RAM_A/ram_memory_reg_0_63_15_17/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.196       0.946      SLICE_X4Y30    datapath_inst/RAM_A/ram_memory_reg_0_63_15_17/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.196       0.946      SLICE_X4Y30    datapath_inst/RAM_A/ram_memory_reg_0_63_15_17/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         2.196       0.946      SLICE_X2Y24    datapath_inst/RAM_A/ram_memory_reg_128_191_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         2.196       0.946      SLICE_X2Y24    datapath_inst/RAM_A/ram_memory_reg_128_191_3_5/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         2.196       0.946      SLICE_X2Y26    datapath_inst/RAM_A/ram_memory_reg_192_255_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.196       0.946      SLICE_X4Y30    datapath_inst/RAM_A/ram_memory_reg_0_63_15_17/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         2.196       0.946      SLICE_X0Y26    datapath_inst/RAM_A/ram_memory_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         2.196       0.946      SLICE_X2Y24    datapath_inst/RAM_A/ram_memory_reg_128_191_3_5/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         2.196       0.946      SLICE_X2Y24    datapath_inst/RAM_A/ram_memory_reg_128_191_3_5/RAMD/CLK



