{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1403359731813 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1403359731814 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 21 22:08:42 2014 " "Processing started: Sat Jun 21 22:08:42 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1403359731814 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1403359731814 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab06_all -c lab06_all " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lab06_all -c lab06_all" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1403359731814 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "" 0 -1 1403359736743 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "" 0 -1 1403359740424 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "lab06_all.vo\", \"lab06_all_fast.vo lab06_all_v.sdo lab06_all_v_fast.sdo E:/lss/quartuss2/lab06_all/simulation/modelsim/ simulation " "Generated files \"lab06_all.vo\", \"lab06_all_fast.vo\", \"lab06_all_v.sdo\" and \"lab06_all_v_fast.sdo\" in directory \"E:/lss/quartuss2/lab06_all/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1 1403359747965 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "436 " "Peak virtual memory: 436 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1403359748460 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 21 22:09:08 2014 " "Processing ended: Sat Jun 21 22:09:08 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1403359748460 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1403359748460 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1403359748460 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1403359748460 ""}
