
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.17-s075_1, built Wed Mar 15 11:17:40 PDT 2023
Options:	-no_gui -batch -execute restoreDesign /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat des3; report_cts > pnr_reports/cts_summary.rpt -files /home/yl996/proj/mcp-eda-example/scripts/FreePDK45/backend/5_cts.tcl 
Date:		Tue Jun 17 00:36:59 2025
Host:		hl279-cmp-00.egr.duke.edu (x86_64 w/Linux 4.18.0-553.54.1.el8_10.x86_64) (12cores*48cpus*Intel(R) Xeon(R) CPU E5-2687W v4 @ 3.00GHz 30720KB)
OS:		Red Hat Enterprise Linux 8.10 (Ootpa)

License:
		[00:36:59.228794] Configured Lic search path (21.01-s002): 27400@license06.egr.duke.edu:27500@license01.egr.duke.edu

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (1030 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
Executing cmd 'restoreDesign /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat des3; report_cts > pnr_reports/cts_summary.rpt' ...
<CMD> restoreDesign /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat des3
#% Begin load design ... (date=06/17 00:37:22, mem=863.2M)
Set Default Input Pin Transition as 0.1 ps.
Loading design 'des3' saved by 'Innovus' '21.17-s075_1' on 'Tue Jun 17 00:36:58 2025'.
% Begin Load MMMC data ... (date=06/17 00:37:23, mem=866.4M)
% End Load MMMC data ... (date=06/17 00:37:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=867.1M, current mem=867.1M)
default

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/NangateOpenCellLibrary.lef ...
Set DBUPerIGU to M2 pitch 380.

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1rw0r_1024x136_17.lef ...
**ERROR: (IMPLF-82):	The y coordinate value 61.3175
in pin 'addr0[2]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 61.4525
in pin 'addr0[2]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 64.0475
in pin 'addr0[3]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 64.1825
in pin 'addr0[3]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 66.2575
in pin 'addr0[4]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 66.3925
in pin 'addr0[4]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 68.9875
in pin 'addr0[5]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 69.1225
in pin 'addr0[5]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 71.1975
in pin 'addr0[6]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 71.3325
in pin 'addr0[6]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 73.9275
in pin 'addr0[7]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 74.0625
in pin 'addr0[7]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 76.1375
in pin 'addr0[8]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 76.2725
in pin 'addr0[8]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 78.8675
in pin 'addr0[9]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 79.0025
in pin 'addr0[9]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 5.6775
in pin 'csb0' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 5.8125
in pin 'csb0' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 8.4075
in pin 'web0' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 8.5425
in pin 'web0' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**WARN: (EMS-27):	Message (IMPLF-82) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1rw0r_128x44.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1rw0r_20x64.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1rw0r_22x64.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1rw0r_256x64.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1rw0r_45x512.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1rw0r_512x45.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1rw0r_512x64.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1rw0r_64x160_20.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1rw0r_64x176_22.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1rw0r_64x20_64.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1rw0r_64x40_20.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1rw0r_64x44_22.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1rw0r_64x512.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1rw0r_64x80_20.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1rw0r_64x88_22.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_11x128.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_120x16.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_128x120_30.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_128x124_31.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_128x32_32.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_128x40.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_128x44_11.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_128x4_1.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_128x52_13.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_128x56_14.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_12x256.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_13x128.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_14x128.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_16x120.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_16x32_32.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_16x72.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_2048x8_2.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_256x128_64.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_256x48_12.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_256x4_1.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_27x96_32.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_28x128_32.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_31x128.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_32x120.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_32x128_32.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_32x240.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_32x32.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_32x32_32.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_32x64_32.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_32x72.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_32x96_32.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_34x128_32.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_38x96_32.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_40x128.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_40x240.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_40x64_32.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_40x72.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_48x32_32.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_512x64_64.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_64x32_32.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_64x512.lef ...

Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/lef/freepdk45_sram_1w1r_96x32_32.lef ...

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/viewDefinition.tcl
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/CCS/NangateOpenCellLibrary_slow_ccs.lib' ...
Read 134 cells in library 'NangateOpenCellLibrary' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_1024x136_17/freepdk45_sram_1rw0r_1024x136_17_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1rw0r_1024x136_17_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_128x44/freepdk45_sram_1rw0r_128x44_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1rw0r_128x44_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_20x64/freepdk45_sram_1rw0r_20x64_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1rw0r_20x64_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_22x64/freepdk45_sram_1rw0r_22x64_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1rw0r_22x64_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_256x64/freepdk45_sram_1rw0r_256x64_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1rw0r_256x64_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_45x512/freepdk45_sram_1rw0r_45x512_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1rw0r_45x512_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_512x45/freepdk45_sram_1rw0r_512x45_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1rw0r_512x45_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_512x64/freepdk45_sram_1rw0r_512x64_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1rw0r_512x64_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x160_20/freepdk45_sram_1rw0r_64x160_20_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1rw0r_64x160_20_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x176_22/freepdk45_sram_1rw0r_64x176_22_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1rw0r_64x176_22_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x20_64/freepdk45_sram_1rw0r_64x20_64_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1rw0r_64x20_64_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x40_20/freepdk45_sram_1rw0r_64x40_20_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1rw0r_64x40_20_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x44_22/freepdk45_sram_1rw0r_64x44_22_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1rw0r_64x44_22_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x512/freepdk45_sram_1rw0r_64x512_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1rw0r_64x512_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x80_20/freepdk45_sram_1rw0r_64x80_20_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1rw0r_64x80_20_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x88_22/freepdk45_sram_1rw0r_64x88_22_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1rw0r_64x88_22_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_120x16/freepdk45_sram_1w1r_120x16_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_120x16_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x120_30/freepdk45_sram_1w1r_128x120_30_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_128x120_30_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x124_31/freepdk45_sram_1w1r_128x124_31_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_128x124_31_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x32_32/freepdk45_sram_1w1r_128x32_32_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_128x32_32_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x40/freepdk45_sram_1w1r_128x40_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_128x40_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x44_11/freepdk45_sram_1w1r_128x44_11_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_128x44_11_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x4_1/freepdk45_sram_1w1r_128x4_1_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_128x4_1_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x52_13/freepdk45_sram_1w1r_128x52_13_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_128x52_13_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x56_14/freepdk45_sram_1w1r_128x56_14_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_128x56_14_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_16x120/freepdk45_sram_1w1r_16x120_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_16x120_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_16x32_32/freepdk45_sram_1w1r_16x32_32_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_16x32_32_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_16x72/freepdk45_sram_1w1r_16x72_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_16x72_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_2048x8_2/freepdk45_sram_1w1r_2048x8_2_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_2048x8_2_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_256x128_64/freepdk45_sram_1w1r_256x128_64_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_256x128_64_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_256x48_12/freepdk45_sram_1w1r_256x48_12_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_256x48_12_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_256x4_1/freepdk45_sram_1w1r_256x4_1_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_256x4_1_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_27x96_32/freepdk45_sram_1w1r_27x96_32_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_27x96_32_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_28x128_32/freepdk45_sram_1w1r_28x128_32_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_28x128_32_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_31x128/freepdk45_sram_1w1r_31x128_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_31x128_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x120/freepdk45_sram_1w1r_32x120_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_32x120_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x128_32/freepdk45_sram_1w1r_32x128_32_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_32x128_32_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x240/freepdk45_sram_1w1r_32x240_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_32x240_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x32/freepdk45_sram_1w1r_32x32_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_32x32_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x32_32/freepdk45_sram_1w1r_32x32_32_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_32x32_32_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x64_32/freepdk45_sram_1w1r_32x64_32_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_32x64_32_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x72/freepdk45_sram_1w1r_32x72_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_32x72_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x96_32/freepdk45_sram_1w1r_32x96_32_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_32x96_32_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_34x128_32/freepdk45_sram_1w1r_34x128_32_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_34x128_32_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_38x96_32/freepdk45_sram_1w1r_38x96_32_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_38x96_32_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_40x128/freepdk45_sram_1w1r_40x128_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_40x128_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_40x240/freepdk45_sram_1w1r_40x240_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_40x240_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_40x64_32/freepdk45_sram_1w1r_40x64_32_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_40x64_32_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_40x72/freepdk45_sram_1w1r_40x72_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_40x72_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_48x32_32/freepdk45_sram_1w1r_48x32_32_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_48x32_32_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_512x64_64/freepdk45_sram_1w1r_512x64_64_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_512x64_64_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_64x32_32/freepdk45_sram_1w1r_64x32_32_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_64x32_32_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_64x512/freepdk45_sram_1w1r_64x512_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_64x512_SS_0p95V_125C_lib' 
Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_96x32_32/freepdk45_sram_1w1r_96x32_32_SS_0p95V_125C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_96x32_32_SS_0p95V_125C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/CCS/NangateOpenCellLibrary_fast_ccs.lib' ...
Read 134 cells in library 'NangateOpenCellLibrary' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_1024x136_17/freepdk45_sram_1rw0r_1024x136_17_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1rw0r_1024x136_17_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_128x44/freepdk45_sram_1rw0r_128x44_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1rw0r_128x44_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_20x64/freepdk45_sram_1rw0r_20x64_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1rw0r_20x64_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_22x64/freepdk45_sram_1rw0r_22x64_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1rw0r_22x64_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_256x64/freepdk45_sram_1rw0r_256x64_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1rw0r_256x64_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_45x512/freepdk45_sram_1rw0r_45x512_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1rw0r_45x512_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_512x45/freepdk45_sram_1rw0r_512x45_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1rw0r_512x45_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_512x64/freepdk45_sram_1rw0r_512x64_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1rw0r_512x64_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x160_20/freepdk45_sram_1rw0r_64x160_20_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1rw0r_64x160_20_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x176_22/freepdk45_sram_1rw0r_64x176_22_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1rw0r_64x176_22_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x20_64/freepdk45_sram_1rw0r_64x20_64_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1rw0r_64x20_64_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x40_20/freepdk45_sram_1rw0r_64x40_20_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1rw0r_64x40_20_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x44_22/freepdk45_sram_1rw0r_64x44_22_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1rw0r_64x44_22_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x512/freepdk45_sram_1rw0r_64x512_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1rw0r_64x512_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x80_20/freepdk45_sram_1rw0r_64x80_20_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1rw0r_64x80_20_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x88_22/freepdk45_sram_1rw0r_64x88_22_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1rw0r_64x88_22_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_120x16/freepdk45_sram_1w1r_120x16_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_120x16_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x120_30/freepdk45_sram_1w1r_128x120_30_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_128x120_30_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x124_31/freepdk45_sram_1w1r_128x124_31_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_128x124_31_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x32_32/freepdk45_sram_1w1r_128x32_32_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_128x32_32_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x40/freepdk45_sram_1w1r_128x40_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_128x40_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x44_11/freepdk45_sram_1w1r_128x44_11_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_128x44_11_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x4_1/freepdk45_sram_1w1r_128x4_1_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_128x4_1_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x52_13/freepdk45_sram_1w1r_128x52_13_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_128x52_13_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x56_14/freepdk45_sram_1w1r_128x56_14_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_128x56_14_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_16x120/freepdk45_sram_1w1r_16x120_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_16x120_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_16x32_32/freepdk45_sram_1w1r_16x32_32_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_16x32_32_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_16x72/freepdk45_sram_1w1r_16x72_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_16x72_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_2048x8_2/freepdk45_sram_1w1r_2048x8_2_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_2048x8_2_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_256x128_64/freepdk45_sram_1w1r_256x128_64_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_256x128_64_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_256x48_12/freepdk45_sram_1w1r_256x48_12_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_256x48_12_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_256x4_1/freepdk45_sram_1w1r_256x4_1_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_256x4_1_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_27x96_32/freepdk45_sram_1w1r_27x96_32_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_27x96_32_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_28x128_32/freepdk45_sram_1w1r_28x128_32_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_28x128_32_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_31x128/freepdk45_sram_1w1r_31x128_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_31x128_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x120/freepdk45_sram_1w1r_32x120_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_32x120_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x128_32/freepdk45_sram_1w1r_32x128_32_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_32x128_32_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x240/freepdk45_sram_1w1r_32x240_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_32x240_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x32/freepdk45_sram_1w1r_32x32_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_32x32_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x32_32/freepdk45_sram_1w1r_32x32_32_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_32x32_32_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x64_32/freepdk45_sram_1w1r_32x64_32_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_32x64_32_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x72/freepdk45_sram_1w1r_32x72_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_32x72_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x96_32/freepdk45_sram_1w1r_32x96_32_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_32x96_32_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_34x128_32/freepdk45_sram_1w1r_34x128_32_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_34x128_32_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_38x96_32/freepdk45_sram_1w1r_38x96_32_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_38x96_32_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_40x128/freepdk45_sram_1w1r_40x128_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_40x128_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_40x240/freepdk45_sram_1w1r_40x240_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_40x240_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_40x64_32/freepdk45_sram_1w1r_40x64_32_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_40x64_32_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_40x72/freepdk45_sram_1w1r_40x72_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_40x72_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_48x32_32/freepdk45_sram_1w1r_48x32_32_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_48x32_32_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_512x64_64/freepdk45_sram_1w1r_512x64_64_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_512x64_64_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_64x32_32/freepdk45_sram_1w1r_64x32_32_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_64x32_32_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_64x512/freepdk45_sram_1w1r_64x512_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_64x512_FF_1p25V_0C_lib' 
Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_96x32_32/freepdk45_sram_1w1r_96x32_32_FF_1p25V_0C.lib' ...
Read 1 cells in library 'freepdk45_sram_1w1r_96x32_32_FF_1p25V_0C_lib' 
*** End library_loading (cpu=0.10min, real=0.08min, mem=77.0M, fe_cpu=0.43min, fe_real=0.48min, fe_mem=1029.2M) ***
% Begin Load netlist data ... (date=06/17 00:37:28, mem=903.8M)
*** Begin netlist parsing (mem=1029.2M) ***
Created 188 new cells from 110 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilogBinary netlist '/home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/des3.v.bin'

*** Memory Usage v#1 (Current mem = 1035.195M, initial mem = 486.906M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1035.2M) ***
% End Load netlist data ... (date=06/17 00:37:28, total cpu=0:00:00.1, real=0:00:00.0, peak res=925.3M, current mem=925.3M)
Top level cell is des3.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_1024x136_17' found in library 'freepdk45_sram_1rw0r_1024x136_17_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_128x44_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_128x44' found in library 'freepdk45_sram_1rw0r_128x44_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_20x64_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_20x64' found in library 'freepdk45_sram_1rw0r_20x64_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_22x64_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_22x64' found in library 'freepdk45_sram_1rw0r_22x64_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_256x64_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_256x64' found in library 'freepdk45_sram_1rw0r_256x64_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_45x512_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_45x512' found in library 'freepdk45_sram_1rw0r_45x512_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_512x45_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_512x45' found in library 'freepdk45_sram_1rw0r_512x45_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_512x64_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_512x64' found in library 'freepdk45_sram_1rw0r_512x64_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_64x160_20_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_64x160_20' found in library 'freepdk45_sram_1rw0r_64x160_20_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_64x176_22_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_64x176_22' found in library 'freepdk45_sram_1rw0r_64x176_22_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_64x20_64_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_64x20_64' found in library 'freepdk45_sram_1rw0r_64x20_64_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_64x40_20_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_64x40_20' found in library 'freepdk45_sram_1rw0r_64x40_20_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_64x44_22_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_64x44_22' found in library 'freepdk45_sram_1rw0r_64x44_22_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_64x512_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_64x512' found in library 'freepdk45_sram_1rw0r_64x512_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_64x80_20_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_64x80_20' found in library 'freepdk45_sram_1rw0r_64x80_20_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_64x88_22_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_64x88_22' found in library 'freepdk45_sram_1rw0r_64x88_22_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1w1r_120x16_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1w1r_120x16' found in library 'freepdk45_sram_1w1r_120x16_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1w1r_128x120_30_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1w1r_128x120_30' found in library 'freepdk45_sram_1w1r_128x120_30_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1w1r_128x124_31_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1w1r_128x124_31' found in library 'freepdk45_sram_1w1r_128x124_31_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1w1r_128x32_32_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1w1r_128x32_32' found in library 'freepdk45_sram_1w1r_128x32_32_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1w1r_128x40_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
Message <TECHLIB-606> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Hooked 376 DB cells to tlib cells.
2 empty module found.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell des3 ...
*** Netlist is unique.
** info: there are 383 modules.
** info: there are 425 stdCell insts.

*** Memory Usage v#1 (Current mem = 1102.078M, initial mem = 486.906M) ***
*info: set bottom ioPad orient R0
Start create_tracks
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
Loading preference file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/gui.pref.tcl ...
##  Process: 45            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Slack adjustment of -0 applied on <default> path group
**WARN: (IMPOPT-3602):	The specified path group name reg2reg is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <high> specified for reg2reg path_group
Slack adjustment of -0 applied on reg2reg path_group
The power planner are extend the stripe antenna to the first ring.
Stripes will break as close as possible to obstructions.
Change floorplan default-technical-site to 'FreePDK45_38x28_10R_NP_162NW_34O'.
*Info: initialize multi-corner CTS.
Total number of combinational cells: 93
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 6
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
Reading floorplan file - /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/des3.fp.gz (mem = 1363.3M).
% Begin Load floorplan data ... (date=06/17 00:37:29, mem=1245.5M)
*info: reset 1943 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
Set FPlanBox to (0 0 123880 123200)
Start create_tracks
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
 ... processed partition successfully.
Reading binary special route file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/des3.fp.spr.gz (Created by Innovus v21.17-s075_1 on Tue Jun 17 00:36:55 2025, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1247.0M, current mem=1247.0M)
There are 8 nets with bottomPreferredRoutingLayer being set
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
% End Load floorplan data ... (date=06/17 00:37:30, total cpu=0:00:00.0, real=0:00:01.0, peak res=1249.0M, current mem=1249.0M)
Reading congestion map file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/des3.route.congmap.gz ...
% Begin Load SymbolTable ... (date=06/17 00:37:30, mem=1249.4M)
Suppress "**WARN ..." messages.
Un-suppress "**WARN ..." messages.
% End Load SymbolTable ... (date=06/17 00:37:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1250.2M, current mem=1250.2M)
Loading place ...
% Begin Load placement data ... (date=06/17 00:37:30, mem=1250.2M)
Reading placement file - /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/des3.place.gz.
** Reading stdCellPlacement_binary (Created by Innovus v21.17-s075_1 on Tue Jun 17 00:36:55 2025, version# 2) ...
Read Views for adaptive view pruning ...
Read 0 views from Binary DB for adaptive view pruning
*** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1367.3M) ***
Total net length = 7.270e+03 (4.763e+03 2.507e+03) (ext = 5.066e+03)
% End Load placement data ... (date=06/17 00:37:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1251.2M, current mem=1251.2M)
Reading PG file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/des3.pg.gz, version#2, (Created by Innovus v21.17-s075_1 on       Tue Jun 17 00:36:55 2025)
*** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1364.3M) ***
% Begin Load routing data ... (date=06/17 00:37:30, mem=1251.8M)
Reading routing file - /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/des3.route.gz.
Reading Innovus routing data (Created by Innovus v21.17-s075_1 on Tue Jun 17 00:36:55 2025 Format: 20.1) ...
*** Total 1895 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1366.3M) ***
% End Load routing data ... (date=06/17 00:37:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1255.6M, current mem=1254.6M)
TAT_INFO: restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
Reading property file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/des3.prop
*** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1369.3M) ***
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/mmmc/NCSU_FreePDK_45nm.capTbl ...
Cap table was created using Encounter 08.10-p004_1.
Process name: master_techFreePDK45.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: worst
    RC-Corner Name        : default
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/mmmc/NCSU_FreePDK_45nm.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
 
 Analysis View: best
    RC-Corner Name        : default
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/libs/mmmc/NCSU_FreePDK_45nm.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Loading rc congestion map /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat/des3.congmap.gz ...
Start generating vias ..
#Skip building auto via since it is not turned on.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Via generation completed.
% Begin Load power constraints ... (date=06/17 00:37:31, mem=1277.1M)
'set_default_switching_activity' finished successfully.
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.

% End Load power constraints ... (date=06/17 00:37:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=1284.2M, current mem=1284.2M)
fast slow typical
% Begin load AAE data ... (date=06/17 00:37:31, mem=1298.0M)
AAE DB initialization (MEM=1434.37 CPU=0:00:00.0 REAL=0:00:00.0) 
% End load AAE data ... (date=06/17 00:37:32, total cpu=0:00:00.6, real=0:00:01.0, peak res=1304.3M, current mem=1304.3M)
Total number of combinational cells: 93
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 6
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
**WARN: (IMPCTE-107):	The following globals have been obsoleted since version . They will be removed in the next release. 
timing_enable_separate_device_slew_effect_sensitivities
#% End load design ... (date=06/17 00:37:32, total cpu=0:00:09.4, real=0:00:10.0, peak res=1328.5M, current mem=1304.6M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPLF-82         96866  %s is not on Manufacturing Grid. This is...
WARNING   IMPOPT-3602          1  The specified path group name %s is not ...
WARNING   IMPCTE-107           1  The following globals have been obsolete...
WARNING   TECHLIB-606        108  An inconsistency was found during interp...
*** Message Summary: 110 warning(s), 96866 error(s)

**ERROR: (IMPSYT-7114):	Invalid return code while executing command 'restoreDesign /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat des3; report_cts > pnr_reports/cts_summary.rpt'. Review the following error in command 'restoreDesign /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat des3; report_cts > pnr_reports/cts_summary.rpt' then restart.
**ERROR: (IMPSYT-6693):	Error message: restoreDesign /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/placement.enc.dat des3; report_cts > pnr_reports/cts_summary.rpt: ambiguous command name "report_cts": report_cts_flow report_cts_path_detours.
Sourcing file "/home/yl996/proj/mcp-eda-example/scripts/FreePDK45/backend/5_cts.tcl" ...
<CMD> set_ccopt_property buffer_cells {CLKBUF_X1 CLKBUF_X2 CLKBUF_X3 CLKBUF_X4 CLKBUF_X8}
<CMD> set_ccopt_property clock_gating_cells {CLKGT_X1 CLKGT_X2}
<CMD> set_ccopt_property cell_density 0.5
<CMD> set_ccopt_property clock_gate_buffering_location below
<CMD> set_ccopt_property clone_clock_gates true
<CMD> setNanoRouteMode -routeWithTimingDriven false -routeDesignFixClockNets true
<CMD> ccopt_design -cts
#% Begin ccopt_design (date=06/17 00:37:32, mem=1303.9M)
Turning off fast DC mode.
*** ccopt_design #1 [begin] : totSession cpu/real = 0:00:27.9/0:00:32.3 (0.9), mem = 1432.4M
Runtime...
**INFO: User's settings:
setNanoRouteMode -extractThirdPartyCompatible      false
setNanoRouteMode -grouteExpTdStdDelay              33.1
setNanoRouteMode -routeDesignFixClockNets          true
setNanoRouteMode -routeWithTimingDriven            false
setDesignMode -flowEffort                          express
setDesignMode -powerEffort                         none
setDesignMode -process                             45
setExtractRCMode -coupling_c_th                    0.1
setExtractRCMode -effortLevel                      low
setExtractRCMode -engine                           preRoute
setExtractRCMode -relative_c_th                    1
setExtractRCMode -total_c_th                       0
setDelayCalMode -enable_high_fanout                true
setDelayCalMode -engine                            aae
setDelayCalMode -ignoreNetLoad                     false
setDelayCalMode -socv_accuracy_mode                low
setPlaceMode -MXPBoundaryLevel                     7
setPlaceMode -MXPConstraintFile                    {}
setPlaceMode -MXPControlSetting                    0
setPlaceMode -MXPLogicHierAware                    0
setPlaceMode -MXPPreplaceSetting                   5
setPlaceMode -MXPRefineSetting                     17
setPlaceMode -place_detail_wire_length_opt_effort  medium
setPlaceMode -place_global_activity_power_driven   false
setPlaceMode -place_global_cong_effort             medium
setPlaceMode -place_global_max_density             0.9
setPlaceMode -place_global_place_io_pins           false
setPlaceMode -place_global_timing_effort           medium
setPlaceMode -timingDriven                         true

(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): default
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 128 sinks and 0 clock gates.
Extracting original clock gating for clk done.
The skew group clk/default was created. It contains 128 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1532.3M, init mem=1660.4M)
*info: Placed = 425           
*info: Unplaced = 0           
Placement Density:25.86%(987/3816)
Placement Density (including fixed std cells):25.86%(987/3816)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1660.4M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPOPT-7232):	"setOptMode -powerEffort low" overrides powerEffort from "setDesignMode -powerEffort none"
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
*** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:28.3/0:00:32.7 (0.9), mem = 1660.4M
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing activity data...
#################################################################################
# Design Stage: PreRoute
# Design Name: des3
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
clk(1000MHz) 
Starting Levelizing
2025-Jun-17 00:37:32 (2025-Jun-17 04:37:32 GMT)
2025-Jun-17 00:37:32 (2025-Jun-17 04:37:32 GMT): 10%
2025-Jun-17 00:37:32 (2025-Jun-17 04:37:32 GMT): 20%
2025-Jun-17 00:37:32 (2025-Jun-17 04:37:32 GMT): 30%
2025-Jun-17 00:37:32 (2025-Jun-17 04:37:32 GMT): 40%
2025-Jun-17 00:37:32 (2025-Jun-17 04:37:32 GMT): 50%
2025-Jun-17 00:37:32 (2025-Jun-17 04:37:32 GMT): 60%
2025-Jun-17 00:37:32 (2025-Jun-17 04:37:32 GMT): 70%
2025-Jun-17 00:37:32 (2025-Jun-17 04:37:32 GMT): 80%
2025-Jun-17 00:37:32 (2025-Jun-17 04:37:32 GMT): 90%

Finished Levelizing
2025-Jun-17 00:37:32 (2025-Jun-17 04:37:32 GMT)

Starting Activity Propagation
2025-Jun-17 00:37:32 (2025-Jun-17 04:37:32 GMT)
2025-Jun-17 00:37:32 (2025-Jun-17 04:37:32 GMT): 10%
2025-Jun-17 00:37:32 (2025-Jun-17 04:37:32 GMT): 20%
2025-Jun-17 00:37:32 (2025-Jun-17 04:37:32 GMT): 30%

Finished Activity Propagation
2025-Jun-17 00:37:32 (2025-Jun-17 04:37:32 GMT)
Leaving CCOpt scope - Initializing activity data done. (took cpu=0:00:00.2 real=0:00:00.2)
Found 0 advancing pin insertion delay (0.000% of 128 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 128 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1681.44 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 227 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 227
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 496 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 496
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 8 net(s) in layer range [4, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.206000e+02um
[NR-eGR] Layer group 2: route 488 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.800800e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         3( 0.16%)   ( 0.16%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         3( 0.02%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  metal1   (1H)             0  1384 
[NR-eGR]  metal2   (2V)          1204  1870 
[NR-eGR]  metal3   (3H)          3785   665 
[NR-eGR]  metal4   (4V)          1183   154 
[NR-eGR]  metal5   (5H)          1266    68 
[NR-eGR]  metal6   (6V)           645     2 
[NR-eGR]  metal7   (7H)            38     2 
[NR-eGR]  metal8   (8V)            37     0 
[NR-eGR]  metal9   (9H)             0     0 
[NR-eGR]  metal10  (10V)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         8158  4145 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 7270um
[NR-eGR] Total length: 8158um, number of vias: 4145
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 410um, number of vias: 385
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1683.44 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.1 real=0:00:00.1)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
Estimated cell power/ground rail width = 0.197 um
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    buffer_cells is set for at least one object
    cell_density is set for at least one object
    clock_gate_buffering_location is set for at least one object
    clock_gating_cells is set for at least one object
    clone_clock_gates is set for at least one object
    route_type is set for at least one object
  Private non-default CCOpt properties:
    cloning_copy_activity: 1 (default: false)
Route type trimming info:
  No route type modifications were made.
**ERROR: (IMPCCOPT-4334):	The lib cell 'CLKBUF_X4' specified in the buffer_cells property was not found.  This cell will not be used when synthesizing -clock_tree clk -power_domain auto-default.
**ERROR: (IMPCCOPT-4334):	The lib cell 'CLKBUF_X8' specified in the buffer_cells property was not found.  This cell will not be used when synthesizing -clock_tree clk -power_domain auto-default.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree clk. If this is not intended behavior, you can specify a list of lib_cells to use with the inverter_cells property.
**ERROR: (IMPCCOPT-4334):	The lib cell 'CLKGT_X1' specified in the clock_gating_cells property was not found.  This cell will not be used when synthesizing -clock_tree clk -power_domain auto-default.
**ERROR: (IMPCCOPT-4334):	The lib cell 'CLKGT_X2' specified in the clock_gating_cells property was not found.  This cell will not be used when synthesizing -clock_tree clk -power_domain auto-default.
**ERROR: (IMPCCOPT-1020):	None of the library cells specified in CCOpt property the clock_gating_cells property are usable. Clock tree synthesis for clock tree -clock_tree clk -power_domain auto-default will not be possible.
Type 'man IMPCCOPT-1020' for more detail.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
Library trimming buffers in power domain auto-default and half-corner slow:setup.late removed 0 of 3 cells
Original list had 3 cells:
CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
Library trimming was not able to trim any cells:
CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cell_density: 0.5 (default: 0.75)
    clock_gate_buffering_location: below (default: above)
    clone_clock_gates: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
  Inverters:   
  Unblocked area available for placement of any clock cells in power_domain auto-default: 3815.504um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner slow:setup, late and power domain auto-default:
  Slew time target (leaf):    0.151ns
  Slew time target (trunk):   0.151ns
  Slew time target (top):     0.151ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.138ns
  Buffer max distance: 363.038um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUF_X3, fastest_considered_half_corner=slow:setup.late, optimalDrivingDistance=363.038um, saturatedSlew=0.129ns, speed=1417.563um per ns, cellArea=3.664um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/default:
  Sources:                     pin clk
  Total number of sinks:       128
  Delay constrained sinks:     128
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner slow:setup.late:
  Skew target:                 0.138ns
Primary reporting skew groups are:
skew_group clk/default with 128 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
  sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
  misc counts      : r=1, pp=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:00.5 real=0:00:00.5)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.8 real=0:00:00.8)
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Merging duplicate clock dag driver clones in DAG...
    Merging duplicate clock dag driver clones in DAG done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Computing optimal clock node locations...
    : ...20% ...40% ...60% ...80% ...100% 
    Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree clk...
      Clustering clock_tree clk done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
      sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
      misc counts      : r=1, pp=0
      cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=145.120um, total=145.120um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CLKBUF_X3: 4 
    Bottom-up phase done. (took cpu=0:00:00.1 real=0:00:00.1)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:00:29.2 mem=1794.1M) ***
Total net bbox length = 7.386e+03 (4.825e+03 2.561e+03) (ext = 4.634e+03)
Move report: Detail placement moves 7 insts, mean move: 0.79 um, max move: 1.90 um 
	Max move on inst (FE_RC_18_0): (42.18, 40.60) --> (40.28, 40.60)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1764.1MB
Summary Report:
Instances move: 7 (out of 429 movable)
Instances flipped: 0
Mean displacement: 0.79 um
Max displacement: 1.90 um (Instance: FE_RC_18_0) (42.18, 40.6) -> (40.28, 40.6)
	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: OR2_X2
Total net bbox length = 7.388e+03 (4.826e+03 2.561e+03) (ext = 4.633e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1764.1MB
*** Finished refinePlace (0:00:29.2 mem=1764.1M) ***
    ClockRefiner summary
    All clock instances: Moved 3, flipped 0 and cell swapped 0 (out of a total of 132).
    The largest move was 0.76 um for L_reg_14_.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock tree timing engine global stage delay update for slow:setup.late...
    Clock tree timing engine global stage delay update for slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
      (empty table)
    --------------------------------
    
    
    Clock tree legalization - There are no Movements:
    =================================================
    
    ---------------------------------------------
    Movement (um)    Desired     Achieved    Node
                     location    location    
    ---------------------------------------------
      (empty table)
    ---------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock DAG stats after 'Clustering':
      cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
      sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
      misc counts      : r=1, pp=0
      cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
      cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
      sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.040pF, total=0.046pF
      wire lengths     : top=0.000um, trunk=60.470um, leaf=379.355um, total=439.825um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=145.120um, total=145.120um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
      Leaf  : target=0.151ns count=4 avg=0.132ns sd=0.004ns min=0.127ns max=0.135ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CLKBUF_X3: 4 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/default: insertion delay [min=0.167, max=0.175, avg=0.171, sd=0.002], skew [0.008 vs 0.138], 100% {0.167, 0.175} (wid=0.004 ws=0.003) (gid=0.171 gs=0.006)
    Skew group summary after 'Clustering':
      skew_group clk/default: insertion delay [min=0.167, max=0.175, avg=0.171, sd=0.002], skew [0.008 vs 0.138], 100% {0.167, 0.175} (wid=0.004 ws=0.003) (gid=0.171 gs=0.006)
    Legalizer API calls during this step: 37 succeeded with high effort: 37 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:00.2 real=0:00:00.2)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:         5 (unrouted=5, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1942 (unrouted=1447, trialRouted=495, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1447, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 5 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 5 nets for routing of which 5 have one or more fixed wires.
(ccopt eGR): Start to route 5 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 559 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 559
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 500 nets ( ignored 495 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 5 clock nets ( 5 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.11% V. EstWL: 4.494000e+02um
[NR-eGR] Create a new net group with 3 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 3 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.202000e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  metal1   (1H)             0  1392 
[NR-eGR]  metal2   (2V)          1128  1820 
[NR-eGR]  metal3   (3H)          3777   707 
[NR-eGR]  metal4   (4V)          1297   156 
[NR-eGR]  metal5   (5H)          1267    70 
[NR-eGR]  metal6   (6V)           648     2 
[NR-eGR]  metal7   (7H)            38     2 
[NR-eGR]  metal8   (8V)            37     0 
[NR-eGR]  metal9   (9H)             0     0 
[NR-eGR]  metal10  (10V)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         8193  4149 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 7388um
[NR-eGR] Total length: 8193um, number of vias: 4149
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 445um, number of vias: 389
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  metal1   (1H)             0   136 
[NR-eGR]  metal2   (2V)           107   157 
[NR-eGR]  metal3   (3H)           174    92 
[NR-eGR]  metal4   (4V)           160     2 
[NR-eGR]  metal5   (5H)             1     2 
[NR-eGR]  metal6   (6V)             3     0 
[NR-eGR]  metal7   (7H)             0     0 
[NR-eGR]  metal8   (8V)             0     0 
[NR-eGR]  metal9   (9H)             0     0 
[NR-eGR]  metal10  (10V)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total          445   389 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 203um
[NR-eGR] Total length: 445um, number of vias: 389
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 445um, number of vias: 389
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1780.24 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
    Routing using eGR only done.
Net route status summary:
  Clock:         5 (unrouted=0, trialRouted=0, noStatus=0, routed=5, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1942 (unrouted=1447, trialRouted=495, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1447, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:00:29.4/0:00:33.8 (0.9), mem = 1780.2M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 227 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 227
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 5  Num Prerouted Wires = 539
[NR-eGR] Read 500 nets ( ignored 5 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 495
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 8 net(s) in layer range [4, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.206000e+02um
[NR-eGR] Layer group 2: route 487 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.439600e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         2( 0.10%)   ( 0.10%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         6( 0.32%)   ( 0.32%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         1( 0.05%)   ( 0.05%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         9( 0.05%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.04 seconds, mem = 1780.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  metal1   (1H)             0  1392 
[NR-eGR]  metal2   (2V)          1176  1823 
[NR-eGR]  metal3   (3H)          3451   698 
[NR-eGR]  metal4   (4V)          1151   188 
[NR-eGR]  metal5   (5H)          1501   106 
[NR-eGR]  metal6   (6V)           746     6 
[NR-eGR]  metal7   (7H)           129     2 
[NR-eGR]  metal8   (8V)            31     0 
[NR-eGR]  metal9   (9H)             0     0 
[NR-eGR]  metal10  (10V)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         8185  4215 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 7388um
[NR-eGR] Total length: 8185um, number of vias: 4215
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1780.2M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.1), totSession cpu/real = 0:00:29.5/0:00:33.8 (0.9), mem = 1780.2M
    Congestion Repair done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.2 real=0:00:00.2)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'des3' of instances=429 and nets=1947 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design des3.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1780.242M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for slow:setup.late...
  Clock tree timing engine global stage delay update for slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
    sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
    misc counts      : r=1, pp=0
    cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
    cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
    sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.040pF, total=0.046pF
    wire lengths     : top=0.000um, trunk=60.470um, leaf=379.355um, total=439.825um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=145.120um, total=145.120um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
    Leaf  : target=0.151ns count=4 avg=0.131ns sd=0.003ns min=0.127ns max=0.135ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CLKBUF_X3: 4 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/default: insertion delay [min=0.167, max=0.174, avg=0.171, sd=0.002], skew [0.008 vs 0.138], 100% {0.167, 0.174} (wid=0.004 ws=0.003) (gid=0.171 gs=0.006)
  Skew group summary after clustering cong repair call:
    skew_group clk/default: insertion delay [min=0.167, max=0.174, avg=0.171, sd=0.002], skew [0.008 vs 0.138], 100% {0.167, 0.174} (wid=0.004 ws=0.003) (gid=0.171 gs=0.006)
  CongRepair After Initial Clustering done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::Clustering done. (took cpu=0:00:00.5 real=0:00:00.5)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
      sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
      misc counts      : r=1, pp=0
      cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
      cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
      sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.040pF, total=0.046pF
      wire lengths     : top=0.000um, trunk=60.470um, leaf=379.355um, total=439.825um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=145.120um, total=145.120um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
      Leaf  : target=0.151ns count=4 avg=0.131ns sd=0.003ns min=0.127ns max=0.135ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CLKBUF_X3: 4 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/default: insertion delay [min=0.167, max=0.174], skew [0.008 vs 0.138]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/default: insertion delay [min=0.167, max=0.174], skew [0.008 vs 0.138]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
      sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
      misc counts      : r=1, pp=0
      cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
      cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
      sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.040pF, total=0.046pF
      wire lengths     : top=0.000um, trunk=60.470um, leaf=379.355um, total=439.825um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=145.120um, total=145.120um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
      Leaf  : target=0.151ns count=4 avg=0.131ns sd=0.003ns min=0.127ns max=0.135ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CLKBUF_X3: 4 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/default: insertion delay [min=0.167, max=0.174, avg=0.171, sd=0.002], skew [0.008 vs 0.138], 100% {0.167, 0.174} (wid=0.004 ws=0.003) (gid=0.171 gs=0.006)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/default: insertion delay [min=0.167, max=0.174, avg=0.171, sd=0.002], skew [0.008 vs 0.138], 100% {0.167, 0.174} (wid=0.004 ws=0.003) (gid=0.171 gs=0.006)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
      sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
      misc counts      : r=1, pp=0
      cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
      cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
      sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.040pF, total=0.046pF
      wire lengths     : top=0.000um, trunk=60.470um, leaf=379.355um, total=439.825um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=145.120um, total=145.120um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
      Leaf  : target=0.151ns count=4 avg=0.131ns sd=0.003ns min=0.127ns max=0.135ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CLKBUF_X3: 4 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/default: insertion delay [min=0.167, max=0.174], skew [0.008 vs 0.138]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/default: insertion delay [min=0.167, max=0.174], skew [0.008 vs 0.138]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
      sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
      misc counts      : r=1, pp=0
      cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
      cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
      sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.040pF, total=0.046pF
      wire lengths     : top=0.000um, trunk=60.470um, leaf=379.355um, total=439.825um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=145.120um, total=145.120um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
      Leaf  : target=0.151ns count=4 avg=0.131ns sd=0.003ns min=0.127ns max=0.135ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CLKBUF_X3: 4 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/default: insertion delay [min=0.167, max=0.174], skew [0.008 vs 0.138]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/default: insertion delay [min=0.167, max=0.174], skew [0.008 vs 0.138]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
      sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
      misc counts      : r=1, pp=0
      cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
      cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
      sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.040pF, total=0.046pF
      wire lengths     : top=0.000um, trunk=60.470um, leaf=379.355um, total=439.825um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=145.120um, total=145.120um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
      Leaf  : target=0.151ns count=4 avg=0.131ns sd=0.003ns min=0.127ns max=0.135ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CLKBUF_X3: 4 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/default: insertion delay [min=0.167, max=0.174], skew [0.008 vs 0.138]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/default: insertion delay [min=0.167, max=0.174], skew [0.008 vs 0.138]
    Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
      sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
      misc counts      : r=1, pp=0
      cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
      cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
      sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.040pF, total=0.046pF
      wire lengths     : top=0.000um, trunk=60.470um, leaf=379.355um, total=439.825um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=145.120um, total=145.120um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
      Leaf  : target=0.151ns count=4 avg=0.131ns sd=0.003ns min=0.127ns max=0.135ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CLKBUF_X3: 4 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/default: insertion delay [min=0.167, max=0.174], skew [0.008 vs 0.138]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/default: insertion delay [min=0.167, max=0.174], skew [0.008 vs 0.138]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
      sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
      misc counts      : r=1, pp=0
      cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
      cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
      sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.040pF, total=0.046pF
      wire lengths     : top=0.000um, trunk=63.118um, leaf=378.544um, total=441.663um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=144.590um, total=144.590um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
      Leaf  : target=0.151ns count=4 avg=0.131ns sd=0.003ns min=0.127ns max=0.134ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CLKBUF_X3: 4 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/default: insertion delay [min=0.167, max=0.173, avg=0.171, sd=0.002], skew [0.007 vs 0.138], 100% {0.167, 0.173} (wid=0.004 ws=0.003) (gid=0.170 gs=0.005)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/default: insertion delay [min=0.167, max=0.173, avg=0.171, sd=0.002], skew [0.007 vs 0.138], 100% {0.167, 0.173} (wid=0.004 ws=0.003) (gid=0.170 gs=0.005)
    Legalizer API calls during this step: 36 succeeded with high effort: 36 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Construction done. (took cpu=0:00:00.6 real=0:00:00.6)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
      sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
      misc counts      : r=1, pp=0
      cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
      cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
      sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.040pF, total=0.046pF
      wire lengths     : top=0.000um, trunk=63.118um, leaf=378.544um, total=441.663um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=144.590um, total=144.590um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
      Leaf  : target=0.151ns count=4 avg=0.131ns sd=0.003ns min=0.127ns max=0.134ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CLKBUF_X3: 4 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/default: insertion delay [min=0.167, max=0.173], skew [0.007 vs 0.138]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/default: insertion delay [min=0.167, max=0.173], skew [0.007 vs 0.138]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
      sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
      misc counts      : r=1, pp=0
      cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
      cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
      sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.040pF, total=0.046pF
      wire lengths     : top=0.000um, trunk=63.118um, leaf=378.544um, total=441.663um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=144.590um, total=144.590um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
      Leaf  : target=0.151ns count=4 avg=0.131ns sd=0.003ns min=0.127ns max=0.134ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CLKBUF_X3: 4 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/default: insertion delay [min=0.167, max=0.173], skew [0.007 vs 0.138]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/default: insertion delay [min=0.167, max=0.173], skew [0.007 vs 0.138]
    Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
      sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
      misc counts      : r=1, pp=0
      cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
      cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
      sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.040pF, total=0.046pF
      wire lengths     : top=0.000um, trunk=63.118um, leaf=378.544um, total=441.663um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=144.590um, total=144.590um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
      Leaf  : target=0.151ns count=4 avg=0.131ns sd=0.003ns min=0.127ns max=0.134ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CLKBUF_X3: 4 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/default: insertion delay [min=0.167, max=0.173, avg=0.171, sd=0.002], skew [0.007 vs 0.138], 100% {0.167, 0.173} (wid=0.004 ws=0.003) (gid=0.170 gs=0.005)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/default: insertion delay [min=0.167, max=0.173, avg=0.171, sd=0.002], skew [0.007 vs 0.138], 100% {0.167, 0.173} (wid=0.004 ws=0.003) (gid=0.170 gs=0.005)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 6 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
          sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
          misc counts      : r=1, pp=0
          cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
          cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
          sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.040pF, total=0.046pF
          wire lengths     : top=0.000um, trunk=63.118um, leaf=378.544um, total=441.663um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=144.590um, total=144.590um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
          Leaf  : target=0.151ns count=4 avg=0.131ns sd=0.003ns min=0.127ns max=0.134ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CLKBUF_X3: 4 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
          sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
          misc counts      : r=1, pp=0
          cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
          cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
          sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.040pF, total=0.046pF
          wire lengths     : top=0.000um, trunk=63.118um, leaf=378.544um, total=441.663um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=144.590um, total=144.590um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
          Leaf  : target=0.151ns count=4 avg=0.131ns sd=0.003ns min=0.127ns max=0.134ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CLKBUF_X3: 4 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
          sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
          misc counts      : r=1, pp=0
          cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
          cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
          sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.040pF, total=0.046pF
          wire lengths     : top=0.000um, trunk=63.118um, leaf=378.544um, total=441.663um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=144.590um, total=144.590um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
          Leaf  : target=0.151ns count=4 avg=0.131ns sd=0.003ns min=0.127ns max=0.134ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUF_X3: 4 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
      sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
      misc counts      : r=1, pp=0
      cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
      cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
      sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.040pF, total=0.046pF
      wire lengths     : top=0.000um, trunk=63.118um, leaf=378.544um, total=441.663um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=144.590um, total=144.590um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
      Leaf  : target=0.151ns count=4 avg=0.131ns sd=0.003ns min=0.127ns max=0.134ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CLKBUF_X3: 4 
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
    sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
    misc counts      : r=1, pp=0
    cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
    cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
    sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.040pF, total=0.046pF
    wire lengths     : top=0.000um, trunk=63.118um, leaf=378.544um, total=441.663um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=144.590um, total=144.590um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
    Leaf  : target=0.151ns count=4 avg=0.131ns sd=0.003ns min=0.127ns max=0.134ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CLKBUF_X3: 4 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/default: insertion delay [min=0.167, max=0.173], skew [0.007 vs 0.138]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/default: insertion delay [min=0.167, max=0.173], skew [0.007 vs 0.138]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
      sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
      misc counts      : r=1, pp=0
      cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
      cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
      sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.040pF, total=0.046pF
      wire lengths     : top=0.000um, trunk=63.118um, leaf=378.544um, total=441.663um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=144.590um, total=144.590um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
      Leaf  : target=0.151ns count=4 avg=0.131ns sd=0.003ns min=0.127ns max=0.134ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CLKBUF_X3: 4 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/default: insertion delay [min=0.167, max=0.173], skew [0.007 vs 0.138]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/default: insertion delay [min=0.167, max=0.173], skew [0.007 vs 0.138]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
          sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
          misc counts      : r=1, pp=0
          cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
          cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
          sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.040pF, total=0.046pF
          wire lengths     : top=0.000um, trunk=63.118um, leaf=378.544um, total=441.663um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=144.590um, total=144.590um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
          Leaf  : target=0.151ns count=4 avg=0.131ns sd=0.003ns min=0.127ns max=0.134ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUF_X3: 4 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
      sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
      misc counts      : r=1, pp=0
      cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
      cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
      sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.040pF, total=0.046pF
      wire lengths     : top=0.000um, trunk=63.118um, leaf=378.544um, total=441.663um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=144.590um, total=144.590um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
      Leaf  : target=0.151ns count=4 avg=0.131ns sd=0.003ns min=0.127ns max=0.134ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CLKBUF_X3: 4 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/default: insertion delay [min=0.167, max=0.173], skew [0.007 vs 0.138]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/default: insertion delay [min=0.167, max=0.173], skew [0.007 vs 0.138]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
      sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
      misc counts      : r=1, pp=0
      cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
      cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
      sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.040pF, total=0.046pF
      wire lengths     : top=0.000um, trunk=63.118um, leaf=378.544um, total=441.663um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=144.590um, total=144.590um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
      Leaf  : target=0.151ns count=4 avg=0.131ns sd=0.003ns min=0.127ns max=0.134ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CLKBUF_X3: 4 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/default: insertion delay [min=0.167, max=0.173], skew [0.007 vs 0.138]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/default: insertion delay [min=0.167, max=0.173], skew [0.007 vs 0.138]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
      sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
      misc counts      : r=1, pp=0
      cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
      cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
      sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.040pF, total=0.046pF
      wire lengths     : top=0.000um, trunk=63.118um, leaf=378.544um, total=441.663um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=144.590um, total=144.590um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
      Leaf  : target=0.151ns count=4 avg=0.131ns sd=0.003ns min=0.127ns max=0.134ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CLKBUF_X3: 4 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/default: insertion delay [min=0.167, max=0.173, avg=0.171, sd=0.002], skew [0.007 vs 0.138], 100% {0.167, 0.173} (wid=0.004 ws=0.003) (gid=0.170 gs=0.005)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/default: insertion delay [min=0.167, max=0.173, avg=0.171, sd=0.002], skew [0.007 vs 0.138], 100% {0.167, 0.173} (wid=0.004 ws=0.003) (gid=0.170 gs=0.005)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Polishing...
  Clock tree timing engine global stage delay update for slow:setup.late...
  Clock tree timing engine global stage delay update for slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats before polishing:
    cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
    sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
    misc counts      : r=1, pp=0
    cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
    cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
    sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.040pF, total=0.046pF
    wire lengths     : top=0.000um, trunk=63.118um, leaf=378.544um, total=441.663um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=144.590um, total=144.590um
  Clock DAG net violations before polishing: none
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
    Leaf  : target=0.151ns count=4 avg=0.131ns sd=0.003ns min=0.127ns max=0.134ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
  Clock DAG library cell distribution before polishing {count}:
     Bufs: CLKBUF_X3: 4 
  Primary reporting skew groups before polishing:
    skew_group clk/default: insertion delay [min=0.167, max=0.173], skew [0.007 vs 0.138]
  Skew group summary before polishing:
    skew_group clk/default: insertion delay [min=0.167, max=0.173], skew [0.007 vs 0.138]
  Merging balancing drivers for power...
    Tried: 6 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
      sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
      misc counts      : r=1, pp=0
      cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
      cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
      sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.040pF, total=0.046pF
      wire lengths     : top=0.000um, trunk=63.118um, leaf=378.544um, total=441.663um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=144.590um, total=144.590um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
      Leaf  : target=0.151ns count=4 avg=0.131ns sd=0.003ns min=0.127ns max=0.134ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CLKBUF_X3: 4 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/default: insertion delay [min=0.167, max=0.173], skew [0.007 vs 0.138]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/default: insertion delay [min=0.167, max=0.173], skew [0.007 vs 0.138]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
      sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
      misc counts      : r=1, pp=0
      cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
      cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
      sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.040pF, total=0.046pF
      wire lengths     : top=0.000um, trunk=63.118um, leaf=378.544um, total=441.663um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=144.590um, total=144.590um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
      Leaf  : target=0.151ns count=4 avg=0.131ns sd=0.003ns min=0.127ns max=0.134ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CLKBUF_X3: 4 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/default: insertion delay [min=0.167, max=0.173, avg=0.171, sd=0.002], skew [0.007 vs 0.138], 100% {0.167, 0.173} (wid=0.004 ws=0.003) (gid=0.170 gs=0.005)
    Skew group summary after 'Improving clock skew':
      skew_group clk/default: insertion delay [min=0.167, max=0.173, avg=0.171, sd=0.002], skew [0.007 vs 0.138], 100% {0.167, 0.173} (wid=0.004 ws=0.003) (gid=0.170 gs=0.005)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 32 succeeded with high effort: 32 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 56 succeeded with high effort: 56 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.1 real=0:00:00.1)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 26 succeeded with high effort: 26 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 56 succeeded with high effort: 56 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.1 real=0:00:00.1)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
      sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
      misc counts      : r=1, pp=0
      cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
      cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
      sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.040pF, total=0.045pF
      wire lengths     : top=0.000um, trunk=58.570um, leaf=378.834um, total=437.404um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=144.290um, total=144.290um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
      Leaf  : target=0.151ns count=4 avg=0.131ns sd=0.003ns min=0.127ns max=0.134ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: CLKBUF_X3: 4 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk/default: insertion delay [min=0.167, max=0.174, avg=0.170, sd=0.002], skew [0.007 vs 0.138], 100% {0.167, 0.174} (wid=0.003 ws=0.002) (gid=0.170 gs=0.005)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/default: insertion delay [min=0.167, max=0.174, avg=0.170, sd=0.002], skew [0.007 vs 0.138], 100% {0.167, 0.174} (wid=0.003 ws=0.002) (gid=0.170 gs=0.005)
    Legalizer API calls during this step: 170 succeeded with high effort: 170 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:00.2 real=0:00:00.2)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=0.122pF fall=0.109pF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
      sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
      misc counts      : r=1, pp=0
      cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
      cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
      sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.040pF, total=0.045pF
      wire lengths     : top=0.000um, trunk=58.570um, leaf=378.834um, total=437.404um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=144.290um, total=144.290um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
      Leaf  : target=0.151ns count=4 avg=0.131ns sd=0.003ns min=0.127ns max=0.134ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CLKBUF_X3: 4 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/default: insertion delay [min=0.167, max=0.174, avg=0.170, sd=0.002], skew [0.007 vs 0.138], 100% {0.167, 0.174} (wid=0.003 ws=0.002) (gid=0.170 gs=0.005)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/default: insertion delay [min=0.167, max=0.174, avg=0.170, sd=0.002], skew [0.007 vs 0.138], 100% {0.167, 0.174} (wid=0.003 ws=0.002) (gid=0.170 gs=0.005)
    Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
      sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
      misc counts      : r=1, pp=0
      cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
      cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
      sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.040pF, total=0.045pF
      wire lengths     : top=0.000um, trunk=58.570um, leaf=378.834um, total=437.404um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=144.290um, total=144.290um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
      Leaf  : target=0.151ns count=4 avg=0.131ns sd=0.003ns min=0.127ns max=0.134ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CLKBUF_X3: 4 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/default: insertion delay [min=0.167, max=0.174, avg=0.170, sd=0.002], skew [0.007 vs 0.138], 100% {0.167, 0.174} (wid=0.003 ws=0.002) (gid=0.170 gs=0.005)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/default: insertion delay [min=0.167, max=0.174, avg=0.170, sd=0.002], skew [0.007 vs 0.138], 100% {0.167, 0.174} (wid=0.003 ws=0.002) (gid=0.170 gs=0.005)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=5, filtered=5, permitted=4, cannotCompute=1, computed=3, moveTooSmall=7, resolved=0, predictFail=3, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=6, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 11 succeeded with high effort: 11 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A1...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=5, filtered=5, permitted=4, cannotCompute=4, computed=0, moveTooSmall=8, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 18 succeeded with high effort: 18 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - branch...
        Move for wirelength. considered=5, filtered=5, permitted=4, cannotCompute=0, computed=4, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=4, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
        sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
        misc counts      : r=1, pp=0
        cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
        cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
        sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.040pF, total=0.045pF
        wire lengths     : top=0.000um, trunk=58.570um, leaf=378.834um, total=437.404um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=144.290um, total=144.290um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
        Leaf  : target=0.151ns count=4 avg=0.131ns sd=0.003ns min=0.127ns max=0.134ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CLKBUF_X3: 4 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/default: insertion delay [min=0.167, max=0.174, avg=0.170, sd=0.002], skew [0.007 vs 0.138], 100% {0.167, 0.174} (wid=0.003 ws=0.002) (gid=0.170 gs=0.005)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/default: insertion delay [min=0.167, max=0.174, avg=0.170, sd=0.002], skew [0.007 vs 0.138], 100% {0.167, 0.174} (wid=0.003 ws=0.002) (gid=0.170 gs=0.005)
      Legalizer API calls during this step: 33 succeeded with high effort: 33 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 6 , Succeeded = 0 , Constraints Broken = 4 , CannotMove = 2 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
      sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
      misc counts      : r=1, pp=0
      cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
      cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
      sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.040pF, total=0.045pF
      wire lengths     : top=0.000um, trunk=58.570um, leaf=378.834um, total=437.404um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=144.290um, total=144.290um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
      Leaf  : target=0.151ns count=4 avg=0.131ns sd=0.003ns min=0.127ns max=0.134ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CLKBUF_X3: 4 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/default: insertion delay [min=0.167, max=0.174, avg=0.170, sd=0.002], skew [0.007 vs 0.138], 100% {0.167, 0.174} (wid=0.003 ws=0.002) (gid=0.170 gs=0.005)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/default: insertion delay [min=0.167, max=0.174, avg=0.170, sd=0.002], skew [0.007 vs 0.138], 100% {0.167, 0.174} (wid=0.003 ws=0.002) (gid=0.170 gs=0.005)
    Legalizer API calls during this step: 33 succeeded with high effort: 33 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.1 real=0:00:00.1)
  Total capacitance is (rise=0.167pF fall=0.155pF), of which (rise=0.045pF fall=0.045pF) is wire, and (rise=0.122pF fall=0.109pF) is gate.
  Stage::Polishing done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 4 clock instances.
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:00:30.1 mem=1783.5M) ***
Total net bbox length = 7.386e+03 (4.826e+03 2.560e+03) (ext = 4.639e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1783.5MB
Summary Report:
Instances move: 0 (out of 429 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 7.386e+03 (4.826e+03 2.560e+03) (ext = 4.639e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1783.5MB
*** Finished refinePlace (0:00:30.1 mem=1783.5M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 132).
  Restoring pStatusCts on 4 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Updating netlist done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Implementation done. (took cpu=0:00:00.4 real=0:00:00.4)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         5 (unrouted=5, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1942 (unrouted=1447, trialRouted=495, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1447, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 5 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 5 nets for routing of which 5 have one or more fixed wires.
(ccopt eGR): Start to route 5 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 559 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 559
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 500 nets ( ignored 495 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 5 clock nets ( 5 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.11% V. EstWL: 4.480000e+02um
[NR-eGR] Create a new net group with 3 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 3 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.314000e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  metal1   (1H)             0  1392 
[NR-eGR]  metal2   (2V)          1177  1821 
[NR-eGR]  metal3   (3H)          3465   695 
[NR-eGR]  metal4   (4V)          1138   188 
[NR-eGR]  metal5   (5H)          1501   106 
[NR-eGR]  metal6   (6V)           746     6 
[NR-eGR]  metal7   (7H)           129     2 
[NR-eGR]  metal8   (8V)            31     0 
[NR-eGR]  metal9   (9H)             0     0 
[NR-eGR]  metal10  (10V)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         8187  4210 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 7386um
[NR-eGR] Total length: 8187um, number of vias: 4210
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 447um, number of vias: 384
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  metal1   (1H)             0   136 
[NR-eGR]  metal2   (2V)           108   155 
[NR-eGR]  metal3   (3H)           188    89 
[NR-eGR]  metal4   (4V)           146     2 
[NR-eGR]  metal5   (5H)             1     2 
[NR-eGR]  metal6   (6V)             3     0 
[NR-eGR]  metal7   (7H)             0     0 
[NR-eGR]  metal8   (8V)             0     0 
[NR-eGR]  metal9   (9H)             0     0 
[NR-eGR]  metal10  (10V)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total          447   384 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 201um
[NR-eGR] Total length: 447um, number of vias: 384
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 447um, number of vias: 384
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1783.45 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
      Routing using eGR only done.
Net route status summary:
  Clock:         5 (unrouted=0, trialRouted=0, noStatus=0, routed=5, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1942 (unrouted=1447, trialRouted=495, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1447, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'des3' of instances=429 and nets=1947 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design des3.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1783.453M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for slow:setup.late...
        Clock tree timing engine global stage delay update for slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
          sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
          misc counts      : r=1, pp=0
          cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
          cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
          sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.040pF, total=0.046pF
          wire lengths     : top=0.000um, trunk=58.925um, leaf=387.820um, total=446.745um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=144.290um, total=144.290um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
          Leaf  : target=0.151ns count=4 avg=0.131ns sd=0.003ns min=0.127ns max=0.134ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CLKBUF_X3: 4 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/default: insertion delay [min=0.166, max=0.173, avg=0.171, sd=0.002], skew [0.007 vs 0.138], 100% {0.166, 0.173} (wid=0.003 ws=0.003) (gid=0.170 gs=0.005)
        Skew group summary eGRPC initial state:
          skew_group clk/default: insertion delay [min=0.166, max=0.173, avg=0.171, sd=0.002], skew [0.007 vs 0.138], 100% {0.166, 0.173} (wid=0.003 ws=0.003) (gid=0.170 gs=0.005)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
            sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
            misc counts      : r=1, pp=0
            cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
            cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
            sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
            wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.040pF, total=0.046pF
            wire lengths     : top=0.000um, trunk=58.925um, leaf=387.820um, total=446.745um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=144.290um, total=144.290um
          Clock DAG net violations after 'eGRPC Moving buffers': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
            Leaf  : target=0.151ns count=4 avg=0.131ns sd=0.003ns min=0.127ns max=0.134ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: CLKBUF_X3: 4 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk/default: insertion delay [min=0.166, max=0.173], skew [0.007 vs 0.138]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/default: insertion delay [min=0.166, max=0.173], skew [0.007 vs 0.138]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 4, numSkippedDueToCloseToSkewTarget = 1
          CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
            sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
            misc counts      : r=1, pp=0
            cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
            cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
            sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
            wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.040pF, total=0.046pF
            wire lengths     : top=0.000um, trunk=58.925um, leaf=387.820um, total=446.745um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=144.290um, total=144.290um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
            Leaf  : target=0.151ns count=4 avg=0.131ns sd=0.003ns min=0.127ns max=0.134ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: CLKBUF_X3: 4 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/default: insertion delay [min=0.166, max=0.173], skew [0.007 vs 0.138]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/default: insertion delay [min=0.166, max=0.173], skew [0.007 vs 0.138]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 5, tested: 5, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          
          Statistics: Fix DRVs (cell sizing):
          ===================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------
          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
          -------------------------------------------------------------------------------------------------
          top                0            0           0            0                    0                0
          trunk              0            0           0            0                    0                0
          leaf               0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          Total              0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
            sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
            misc counts      : r=1, pp=0
            cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
            cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
            sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
            wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.040pF, total=0.046pF
            wire lengths     : top=0.000um, trunk=58.925um, leaf=387.820um, total=446.745um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=144.290um, total=144.290um
          Clock DAG net violations after 'eGRPC Fixing DRVs': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
            Leaf  : target=0.151ns count=4 avg=0.131ns sd=0.003ns min=0.127ns max=0.134ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: CLKBUF_X3: 4 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk/default: insertion delay [min=0.166, max=0.173], skew [0.007 vs 0.138]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/default: insertion delay [min=0.166, max=0.173], skew [0.007 vs 0.138]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
          sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
          misc counts      : r=1, pp=0
          cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
          cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
          sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.040pF, total=0.046pF
          wire lengths     : top=0.000um, trunk=58.925um, leaf=387.820um, total=446.745um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=144.290um, total=144.290um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
          Leaf  : target=0.151ns count=4 avg=0.131ns sd=0.003ns min=0.127ns max=0.134ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CLKBUF_X3: 4 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/default: insertion delay [min=0.166, max=0.173, avg=0.171, sd=0.002], skew [0.007 vs 0.138], 100% {0.166, 0.173} (wid=0.003 ws=0.003) (gid=0.170 gs=0.005)
        Skew group summary before routing clock trees:
          skew_group clk/default: insertion delay [min=0.166, max=0.173, avg=0.171, sd=0.002], skew [0.007 vs 0.138], 100% {0.166, 0.173} (wid=0.003 ws=0.003) (gid=0.170 gs=0.005)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 4 clock instances.
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:00:30.4 mem=1783.6M) ***
Total net bbox length = 7.386e+03 (4.826e+03 2.560e+03) (ext = 4.639e+03)
Move report: Detail placement moves 9 insts, mean move: 0.42 um, max move: 0.76 um 
	Max move on inst (U22): (40.47, 35.00) --> (39.71, 35.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1767.6MB
Summary Report:
Instances move: 9 (out of 429 movable)
Instances flipped: 0
Mean displacement: 0.42 um
Max displacement: 0.76 um (Instance: U22) (40.47, 35) -> (39.71, 35)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NOR2_X1
Total net bbox length = 7.388e+03 (4.828e+03 2.560e+03) (ext = 4.638e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1767.6MB
*** Finished refinePlace (0:00:30.4 mem=1767.6M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 132).
  Restoring pStatusCts on 4 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:00.3 real=0:00:00.3)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         5 (unrouted=0, trialRouted=0, noStatus=0, routed=5, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1942 (unrouted=1447, trialRouted=495, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1447, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 5 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 5 nets for routing of which 5 have one or more fixed wires.
(ccopt eGR): Start to route 5 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 559 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 559
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 500 nets ( ignored 495 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 5 clock nets ( 5 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.11% V. EstWL: 4.480000e+02um
[NR-eGR] Create a new net group with 3 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 3 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.314000e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  metal1   (1H)             0  1392 
[NR-eGR]  metal2   (2V)          1177  1821 
[NR-eGR]  metal3   (3H)          3465   695 
[NR-eGR]  metal4   (4V)          1138   188 
[NR-eGR]  metal5   (5H)          1501   106 
[NR-eGR]  metal6   (6V)           746     6 
[NR-eGR]  metal7   (7H)           129     2 
[NR-eGR]  metal8   (8V)            31     0 
[NR-eGR]  metal9   (9H)             0     0 
[NR-eGR]  metal10  (10V)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         8187  4210 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 7388um
[NR-eGR] Total length: 8187um, number of vias: 4210
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 447um, number of vias: 384
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  metal1   (1H)             0   136 
[NR-eGR]  metal2   (2V)           108   155 
[NR-eGR]  metal3   (3H)           188    89 
[NR-eGR]  metal4   (4V)           146     2 
[NR-eGR]  metal5   (5H)             1     2 
[NR-eGR]  metal6   (6V)             3     0 
[NR-eGR]  metal7   (7H)             0     0 
[NR-eGR]  metal8   (8V)             0     0 
[NR-eGR]  metal9   (9H)             0     0 
[NR-eGR]  metal10  (10V)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total          447   384 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 201um
[NR-eGR] Total length: 447um, number of vias: 384
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 447um, number of vias: 384
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1775.61 MB )
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.1 real=0:00:00.1)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 5 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
-routeDesignFixClockNets false
**WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=06/17 00:37:34, mem=1473.6M)

globalDetailRoute

#Start globalDetailRoute on Tue Jun 17 00:37:34 2025
#
#create default rule from bind_ndr_rule rule=0x7f1d4d22fea0 0x7f1d1d52a018
#num needed restored net=0
#need_extraction net=0 (total=1947)
#WARNING (NRIG-100) Ignoring auto generated timing constraints when routeWithTimingDriven set to false.
#NanoRoute Version 21.17-s075_1 NR230308-2354/21_17-UB
#
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 447 um.
#Total half perimeter of net bounding box = 204 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 108 um.
#Total wire length on LAYER metal3 = 188 um.
#Total wire length on LAYER metal4 = 146 um.
#Total wire length on LAYER metal5 = 1 um.
#Total wire length on LAYER metal6 = 3 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 384
#Up-Via Summary (total 384):
#           
#-----------------------
# metal1            136
# metal2            155
# metal3             89
# metal4              2
# metal5              2
#-----------------------
#                   384 
#
#Start routing data preparation on Tue Jun 17 00:37:35 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 1945 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Bottom routing layer index=1(metal1), bottom routing layer for shielding=1(metal1), bottom shield layer=1(metal1)
#shield_bottom_stripe_layer=1(metal1), shield_top_stripe_layer=10(metal10)
#pin_access_rlayer=2(metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1515.02 (MB), peak = 1548.53 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1520.66 (MB), peak = 1548.53 (MB)
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#
#Distribution of nets:
#  
# #pin range           #net       %
#------------------------------------
#          2             373 ( 19.2%)
#          3              34 (  1.7%)
#          4              74 (  3.8%)
#          5               3 (  0.2%)
#          6               1 (  0.1%)
#          7               1 (  0.1%)
#          8               1 (  0.1%)
#          9               1 (  0.1%)
#  10  -  19               4 (  0.2%)
#  20  -  29               2 (  0.1%)
#  30  -  39               5 (  0.3%)
#  50  -  59               1 (  0.1%)
#     >=2000               0 (  0.0%)
#
#Total: 1947 nets, 500 non-trivial nets
#                              #net       %
#-------------------------------------------
#  Fully global routed            5 ( 1.0%)
#  Clock                          5
#  Extra space                    5
#  Prefer layer range           500
#
#Nets in 2 layer ranges:
#  Bottom Pref.Layer    Top Pref.Layer       #net       %
#---------------------------------------------------------
#            -------           metal8*        495 ( 99.0%)
#             metal3           metal4           5 (  1.0%)
#
#5 nets selected.
#
#
#Line Assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.45 (MB)
#Total memory = 1541.48 (MB)
#Peak memory = 1548.53 (MB)
#End Line Assignment: cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
#
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 443 um.
#Total half perimeter of net bounding box = 204 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 108 um.
#Total wire length on LAYER metal3 = 188 um.
#Total wire length on LAYER metal4 = 143 um.
#Total wire length on LAYER metal5 = 5 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 386
#Up-Via Summary (total 386):
#           
#-----------------------
# metal1            136
# metal2            178
# metal3             70
# metal4              2
#-----------------------
#                   386 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 31.70 (MB)
#Total memory = 1539.66 (MB)
#Peak memory = 1548.53 (MB)
#Skip comparing routing design signature in db-snapshot flow
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1544.56 (MB), peak = 1566.55 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 462 um.
#Total half perimeter of net bounding box = 204 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 57 um.
#Total wire length on LAYER metal3 = 226 um.
#Total wire length on LAYER metal4 = 178 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 373
#Up-Via Summary (total 373):
#           
#-----------------------
# metal1            136
# metal2            131
# metal3            106
#-----------------------
#                   373 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 4.90 (MB)
#Total memory = 1544.56 (MB)
#Peak memory = 1566.55 (MB)
#Skip updating routing design signature in db-snapshot flow
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 4.90 (MB)
#Total memory = 1544.56 (MB)
#Peak memory = 1566.55 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 77.64 (MB)
#Total memory = 1551.29 (MB)
#Peak memory = 1566.55 (MB)
#Number of warnings = 1
#Total number of warnings = 1
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Jun 17 00:37:36 2025
#
% End globalDetailRoute (date=06/17 00:37:36, total cpu=0:00:01.5, real=0:00:02.0, peak res=1566.6M, current mem=1551.0M)
        NanoRoute done. (took cpu=0:00:01.5 real=0:00:01.5)
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 5 net(s)
Set FIXED placed status on 4 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1858.94 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 227 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 227
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 5  Num Prerouted Wires = 508
[NR-eGR] Read 500 nets ( ignored 5 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 495
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 8 net(s) in layer range [4, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.206000e+02um
[NR-eGR] Layer group 2: route 487 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.441000e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         1( 0.05%)   ( 0.05%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         6( 0.32%)   ( 0.32%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         1( 0.05%)   ( 0.05%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         8( 0.05%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  metal1   (1H)             0  1392 
[NR-eGR]  metal2   (2V)          1104  1807 
[NR-eGR]  metal3   (3H)          3503   717 
[NR-eGR]  metal4   (4V)          1114   209 
[NR-eGR]  metal5   (5H)          1452   133 
[NR-eGR]  metal6   (6V)           818     8 
[NR-eGR]  metal7   (7H)           185     2 
[NR-eGR]  metal8   (8V)            31     0 
[NR-eGR]  metal9   (9H)             0     0 
[NR-eGR]  metal10  (10V)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         8207  4268 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 7388um
[NR-eGR] Total length: 8207um, number of vias: 4268
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1853.94 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.1 real=0:00:00.1)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:         5 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=5, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1942 (unrouted=1447, trialRouted=495, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1447, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.8 real=0:00:01.8)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'des3' of instances=429 and nets=1947 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design des3.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1853.938M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for slow:setup.late...
  Clock tree timing engine global stage delay update for slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
    sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
    misc counts      : r=1, pp=0
    cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
    cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
    sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.042pF, total=0.047pF
    wire lengths     : top=0.000um, trunk=58.985um, leaf=402.560um, total=461.545um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=144.290um, total=144.290um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
    Leaf  : target=0.151ns count=4 avg=0.132ns sd=0.003ns min=0.128ns max=0.135ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CLKBUF_X3: 4 
  Primary reporting skew groups after routing clock trees:
    skew_group clk/default: insertion delay [min=0.167, max=0.175, avg=0.172, sd=0.002], skew [0.007 vs 0.138], 100% {0.167, 0.175} (wid=0.003 ws=0.002) (gid=0.172 gs=0.007)
  Skew group summary after routing clock trees:
    skew_group clk/default: insertion delay [min=0.167, max=0.175, avg=0.172, sd=0.002], skew [0.007 vs 0.138], 100% {0.167, 0.175} (wid=0.003 ws=0.002) (gid=0.172 gs=0.007)
  CCOpt::Phase::Routing done. (took cpu=0:00:01.9 real=0:00:01.9)
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 5, tested: 5, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (initial upsizing):
      ========================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
        sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
        misc counts      : r=1, pp=0
        cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
        cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
        sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.042pF, total=0.047pF
        wire lengths     : top=0.000um, trunk=58.985um, leaf=402.560um, total=461.545um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=144.290um, total=144.290um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
        Leaf  : target=0.151ns count=4 avg=0.132ns sd=0.003ns min=0.128ns max=0.135ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: CLKBUF_X3: 4 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/default: insertion delay [min=0.167, max=0.175], skew [0.007 vs 0.138]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/default: insertion delay [min=0.167, max=0.175], skew [0.007 vs 0.138]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 5, tested: 5, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
        sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
        misc counts      : r=1, pp=0
        cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
        cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
        sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.042pF, total=0.047pF
        wire lengths     : top=0.000um, trunk=58.985um, leaf=402.560um, total=461.545um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=144.290um, total=144.290um
      Clock DAG net violations after 'PostConditioning Fixing DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
        Leaf  : target=0.151ns count=4 avg=0.132ns sd=0.003ns min=0.128ns max=0.135ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: CLKBUF_X3: 4 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group clk/default: insertion delay [min=0.167, max=0.175], skew [0.007 vs 0.138]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clk/default: insertion delay [min=0.167, max=0.175], skew [0.007 vs 0.138]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 5, nets tested: 5, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
      sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
      misc counts      : r=1, pp=0
      cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
      cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
      sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.042pF, total=0.047pF
      wire lengths     : top=0.000um, trunk=58.985um, leaf=402.560um, total=461.545um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=144.290um, total=144.290um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
      Leaf  : target=0.151ns count=4 avg=0.132ns sd=0.003ns min=0.128ns max=0.135ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CLKBUF_X3: 4 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/default: insertion delay [min=0.167, max=0.175, avg=0.172, sd=0.002], skew [0.007 vs 0.138], 100% {0.167, 0.175} (wid=0.003 ws=0.002) (gid=0.172 gs=0.007)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/default: insertion delay [min=0.167, max=0.175, avg=0.172, sd=0.002], skew [0.007 vs 0.138], 100% {0.167, 0.175} (wid=0.003 ws=0.002) (gid=0.172 gs=0.007)
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      Statistics: Fix Skew (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
        sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
        misc counts      : r=1, pp=0
        cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
        cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
        sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.042pF, total=0.047pF
        wire lengths     : top=0.000um, trunk=58.985um, leaf=402.560um, total=461.545um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=144.290um, total=144.290um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
        Leaf  : target=0.151ns count=4 avg=0.132ns sd=0.003ns min=0.128ns max=0.135ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: CLKBUF_X3: 4 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/default: insertion delay [min=0.167, max=0.175, avg=0.172, sd=0.002], skew [0.007 vs 0.138], 100% {0.167, 0.175} (wid=0.003 ws=0.002) (gid=0.172 gs=0.007)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/default: insertion delay [min=0.167, max=0.175, avg=0.172, sd=0.002], skew [0.007 vs 0.138], 100% {0.167, 0.175} (wid=0.003 ws=0.002) (gid=0.172 gs=0.007)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
  PostConditioning done.
Net route status summary:
  Clock:         5 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=5, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1942 (unrouted=1447, trialRouted=495, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1447, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for slow:setup.late...
  Clock tree timing engine global stage delay update for slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after post-conditioning:
    cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
    sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
    misc counts      : r=1, pp=0
    cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
    cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
    sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.042pF, total=0.047pF
    wire lengths     : top=0.000um, trunk=58.985um, leaf=402.560um, total=461.545um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=144.290um, total=144.290um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
    Leaf  : target=0.151ns count=4 avg=0.132ns sd=0.003ns min=0.128ns max=0.135ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CLKBUF_X3: 4 
  Primary reporting skew groups after post-conditioning:
    skew_group clk/default: insertion delay [min=0.167, max=0.175, avg=0.172, sd=0.002], skew [0.007 vs 0.138], 100% {0.167, 0.175} (wid=0.003 ws=0.002) (gid=0.172 gs=0.007)
  Skew group summary after post-conditioning:
    skew_group clk/default: insertion delay [min=0.167, max=0.175, avg=0.172, sd=0.002], skew [0.007 vs 0.138], 100% {0.167, 0.175} (wid=0.003 ws=0.002) (gid=0.172 gs=0.007)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.1 real=0:00:00.1)
  Post-balance tidy up or trial balance steps...
  Clock gate cloning added 0 clock gates.
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------------------------------
  Cell type                 Count    Area     Capacitance
  -------------------------------------------------------
  Buffers                     4      5.320       0.006
  Inverters                   0      0.000       0.000
  Integrated Clock Gates      0      0.000       0.000
  Discrete Clock Gates        0      0.000       0.000
  Clock Logic                 0      0.000       0.000
  All                         4      5.320       0.006
  -------------------------------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular              128
  Enable Latch           0
  Load Capacitance       0
  Antenna Diode          0
  Node Sink              0
  Total                128
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk       58.985
  Leaf       402.560
  Total      461.545
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top           0.000
  Trunk         0.000
  Leaf        144.290
  Total       144.290
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.006    0.006    0.011
  Leaf     0.116    0.042    0.158
  Total    0.122    0.047    0.169
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  -----------------------------------------------
  Total    Average    Std. Dev.    Min      Max
  -----------------------------------------------
  0.116     0.001       0.000      0.001    0.001
  -----------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.151       1       0.002       0.000      0.002    0.002    {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}         -
  Leaf        0.151       4       0.132       0.003      0.128    0.135    {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}         -
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ------------------------------------------
  Name         Type      Inst     Inst Area 
                         Count    (um^2)
  ------------------------------------------
  CLKBUF_X3    buffer      4        5.320
  ------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner        Skew Group     Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ------------------------------------------------------------------------------------------------------------------------------------------------------------
  slow:setup.late    clk/default    0.167     0.175     0.007       0.138         0.002           0.002           0.172        0.002     100% {0.167, 0.175}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner        Skew Group     Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ------------------------------------------------------------------------------------------------------------------------------------------------------------
  slow:setup.late    clk/default    0.167     0.175     0.007       0.138         0.002           0.002           0.172        0.002     100% {0.167, 0.175}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: des3
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1939.51)
Total number of fetched objects 628
Total number of fetched objects 628
End delay calculation. (MEM=2003.95 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2003.95 CPU=0:00:00.1 REAL=0:00:00.0)
	Clock: clk, View: worst, Ideal Latency: 0, Propagated Latency: 0.171896
	 Executing: set_clock_latency -source -early -max -rise -0.171896 [get_pins clk]
	Clock: clk, View: worst, Ideal Latency: 0, Propagated Latency: 0.171896
	 Executing: set_clock_latency -source -late -max -rise -0.171896 [get_pins clk]
	Clock: clk, View: worst, Ideal Latency: 0, Propagated Latency: 0.154108
	 Executing: set_clock_latency -source -early -max -fall -0.154108 [get_pins clk]
	Clock: clk, View: worst, Ideal Latency: 0, Propagated Latency: 0.154108
	 Executing: set_clock_latency -source -late -max -fall -0.154108 [get_pins clk]
	Clock: clk, View: best, Ideal Latency: 0, Propagated Latency: 0.0392484
	 Executing: set_clock_latency -source -early -min -rise -0.0392484 [get_pins clk]
	Clock: clk, View: best, Ideal Latency: 0, Propagated Latency: 0.0392484
	 Executing: set_clock_latency -source -late -min -rise -0.0392484 [get_pins clk]
	Clock: clk, View: best, Ideal Latency: 0, Propagated Latency: 0.0442961
	 Executing: set_clock_latency -source -early -min -fall -0.0442961 [get_pins clk]
	Clock: clk, View: best, Ideal Latency: 0, Propagated Latency: 0.0442961
	 Executing: set_clock_latency -source -late -min -fall -0.0442961 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:00.4 real=0:00:00.4)
Clock DAG stats after update timingGraph:
  cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
  sink counts      : regular=128, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=128
  misc counts      : r=1, pp=0
  cell areas       : b=5.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=5.320um^2
  cell capacitance : b=0.006pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.006pF
  sink capacitance : total=0.116pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.042pF, total=0.047pF
  wire lengths     : top=0.000um, trunk=58.985um, leaf=402.560um, total=461.545um
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=144.290um, total=144.290um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.151ns count=1 avg=0.002ns sd=0.000ns min=0.002ns max=0.002ns {1 <= 0.091ns, 0 <= 0.121ns, 0 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
  Leaf  : target=0.151ns count=4 avg=0.132ns sd=0.003ns min=0.128ns max=0.135ns {0 <= 0.091ns, 0 <= 0.121ns, 4 <= 0.136ns, 0 <= 0.143ns, 0 <= 0.151ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CLKBUF_X3: 4 
Primary reporting skew groups after update timingGraph:
  skew_group clk/default: insertion delay [min=0.167, max=0.175, avg=0.172, sd=0.002], skew [0.007 vs 0.138], 100% {0.167, 0.175} (wid=0.003 ws=0.002) (gid=0.172 gs=0.007)
Skew group summary after update timingGraph:
  skew_group clk/default: insertion delay [min=0.167, max=0.175, avg=0.172, sd=0.002], skew [0.007 vs 0.138], 100% {0.167, 0.175} (wid=0.003 ws=0.002) (gid=0.172 gs=0.007)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.4 real=0:00:00.4)
Runtime done. (took cpu=0:00:04.9 real=0:00:04.9)
Runtime Summary
===============
Clock Runtime:  (32%) Core CTS           1.49 (Init 0.53, Construction 0.25, Implementation 0.37, eGRPC 0.07, PostConditioning 0.06, Other 0.20)
Clock Runtime:  (48%) CTS services       2.21 (RefinePlace 0.11, EarlyGlobalClock 0.24, NanoRoute 1.52, ExtractRC 0.35, TimingAnalysis 0.00)
Clock Runtime:  (18%) Other CTS          0.86 (Init 0.30, CongRepair/EGR-DP 0.14, TimingUpdate 0.42, Other 0.00)
Clock Runtime: (100%) Total              4.56

Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
*** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:04.6/0:00:04.6 (1.0), totSession cpu/real = 0:00:32.8/0:00:37.2 (0.9), mem = 1877.8M
Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-7232          1  "setOptMode -powerEffort %s" overrides p...
WARNING   IMPCCOPT-1182        1  The clock_gating_cells property has no u...
WARNING   IMPCCOPT-1184        1  The library has no usable balanced %ss f...
ERROR     IMPCCOPT-4334        4  The lib cell '%s' specified in %s was no...
ERROR     IMPCCOPT-1020        1  None of the library cells specified in C...
WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
*** Message Summary: 6 warning(s), 5 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:00:04.9/0:00:04.9 (1.0), totSession cpu/real = 0:00:32.9/0:00:37.3 (0.9), mem = 1877.8M
#% End ccopt_design (date=06/17 00:37:37, total cpu=0:00:04.9, real=0:00:05.0, peak res=1611.6M, current mem=1535.6M)
<CMD> refinePlace
*** Starting refinePlace (0:00:32.9 mem=1893.8M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1877.8MB
Summary Report:
Instances move: 0 (out of 425 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1877.8MB
*** Finished refinePlace (0:00:32.9 mem=1877.8M) ***
<CMD> timeDesign -postCTS -outDir pnr_reports/cts_time
*** timeDesign #1 [begin] : totSession cpu/real = 0:00:32.9/0:00:37.3 (0.9), mem = 1877.8M
**WARN: (IMPOPT-7232):	"setOptMode -powerEffort low" overrides powerEffort from "setDesignMode -powerEffort none"
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1888.8M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: des3
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1909.16)
Total number of fetched objects 628
End delay calculation. (MEM=1969.37 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1969.37 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:33.2 mem=1969.4M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.043  |  0.144  |  0.043  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   128   |   128   |   128   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      7 (7)       |    -47     |     11 (11)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 25.997%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir pnr_reports/cts_time
Total CPU time: 0.51 sec
Total Real time: 1.0 sec
Total Memory Usage: 1948.523438 Mbytes
*** timeDesign #1 [finish] : cpu/real = 0:00:00.5/0:00:01.6 (0.3), totSession cpu/real = 0:00:33.4/0:00:38.9 (0.9), mem = 1948.5M
<CMD> setOptMode -maxDensity 0.8 -powerEffort low -reclaimArea false -fixFanoutLoad false
<CMD> optDesign -postCTS -outDir pnr_reports/cts_opt
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1630.7M, totSessionCpu=0:00:33 **
*** optDesign #1 [begin] : totSession cpu/real = 0:00:33.5/0:00:38.9 (0.9), mem = 1948.5M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:33.5/0:00:38.9 (0.9), mem = 1948.5M
**INFO: User settings:
setDesignMode -flowEffort                          express
setDesignMode -powerEffort                         none
setDesignMode -process                             45
setExtractRCMode -coupling_c_th                    0.1
setExtractRCMode -effortLevel                      low
setExtractRCMode -engine                           preRoute
setExtractRCMode -relative_c_th                    1
setExtractRCMode -total_c_th                       0
setDelayCalMode -enable_high_fanout                true
setDelayCalMode -engine                            aae
setDelayCalMode -ignoreNetLoad                     false
setDelayCalMode -socv_accuracy_mode                low
setOptMode -activeHoldViews                        { best }
setOptMode -activeSetupViews                       { worst }
setOptMode -autoSetupViews                         { worst}
setOptMode -autoTDGRSetupViews                     { worst}
setOptMode -drcMargin                              0
setOptMode -fixDrc                                 true
setOptMode -fixFanoutLoad                          false
setOptMode -maxDensity                             0.8
setOptMode -optimizeFF                             true
setOptMode -powerEffort                            low
setOptMode -preserveAllSequential                  false
setOptMode -reclaimArea                            false
setOptMode -setupTargetSlack                       0
setPlaceMode -MXPBoundaryLevel                     7
setPlaceMode -MXPConstraintFile                    {}
setPlaceMode -MXPControlSetting                    0
setPlaceMode -MXPLogicHierAware                    0
setPlaceMode -MXPPreplaceSetting                   5
setPlaceMode -MXPRefineSetting                     17
setPlaceMode -place_detail_wire_length_opt_effort  medium
setPlaceMode -place_global_activity_power_driven   false
setPlaceMode -place_global_cong_effort             medium
setPlaceMode -place_global_max_density             0.9
setPlaceMode -place_global_place_io_pins           false
setPlaceMode -place_global_timing_effort           medium
setPlaceMode -timingDriven                         true
setAnalysisMode -analysisType                      bcwc
setAnalysisMode -checkType                         setup
setAnalysisMode -clkSrcPath                        true
setAnalysisMode -clockPropagation                  sdcControl
setAnalysisMode -skew                              true
setAnalysisMode -usefulSkew                        true
setAnalysisMode -virtualIPO                        false

**INFO: setDesignMode -flowEffort express -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-7232):	"setOptMode -powerEffort low" overrides powerEffort from "setDesignMode -powerEffort none"
**WARN: (IMPOPT-7232):	"setOptMode -powerEffort low" overrides powerEffort from "setDesignMode -powerEffort none"
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1774.1M, totSessionCpu=0:00:34 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
**INFO: setOptMode -powerEffort low -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 1.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2086.2M)

Footprint cell information for calculating maxBufDist
*info: There are 9 candidate Buffer cells
*info: There are 6 candidate Inverter cells

Compute RC Scale Done ...

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.043  |  0.144  |  0.043  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   128   |   128   |   128   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      7 (7)       |    -47     |     11 (11)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 25.997%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1870.7M, totSessionCpu=0:00:35 **
*** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:00:34.9/0:00:40.4 (0.9), mem = 2184.9M
** INFO : this run is activating 'allEndPoints' option
** INFO : the automation is 'placeOptPostCts'
OPTC: m1 20.0 20.0

Power view               = worst
Number of VT partitions  = 0
Standard cells in design = 134
Instances in design      = 429

Instance distribution across the VT partitions:

Reporting took 0 sec
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:35.0/0:00:40.4 (0.9), mem = 2186.0M
+--------+---------+--------+---------+--------+--------+--------+------------+--------+
|  WNS   | All WNS |  TNS   | All TNS | metal4 | metal7 | metal9 | Real Time  |  Mem   |
+--------+---------+--------+---------+--------+--------+--------+------------+--------+
|   0.144|    0.043|   0.000|    0.000|       8|       0|       0|   0:00:00.0| 2185.95|
|   0.144|    0.043|   0.000|    0.000|       2|       0|       0|   0:00:00.0| 2264.71|
+--------+---------+--------+---------+--------+--------+--------+------------+--------+

Updated routing constraints on 6 nets.
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |          5 | default  |
| metal4 (z=4)  |          2 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.0), totSession cpu/real = 0:00:35.0/0:00:40.5 (0.9), mem = 2264.7M
End: GigaOpt Route Type Constraints Refinement
#InfoCS: Num dontuse cells 63, Num usable cells 132
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 63, Num usable cells 132
*** SimplifyNetlist #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:35.0/0:00:40.5 (0.9), mem = 2264.7M
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 5 nets with fixed/cover wires excluded.
Info: 5 clock nets excluded from IPO operation.

Power Net Detected:
        Voltage	    Name
             0V	    VSS
          0.95V	    VDD

Starting Levelizing
2025-Jun-17 00:37:40 (2025-Jun-17 04:37:40 GMT)
2025-Jun-17 00:37:40 (2025-Jun-17 04:37:40 GMT): 10%
2025-Jun-17 00:37:40 (2025-Jun-17 04:37:40 GMT): 20%
2025-Jun-17 00:37:40 (2025-Jun-17 04:37:40 GMT): 30%
2025-Jun-17 00:37:40 (2025-Jun-17 04:37:40 GMT): 40%
2025-Jun-17 00:37:40 (2025-Jun-17 04:37:40 GMT): 50%
2025-Jun-17 00:37:40 (2025-Jun-17 04:37:40 GMT): 60%
2025-Jun-17 00:37:40 (2025-Jun-17 04:37:40 GMT): 70%
2025-Jun-17 00:37:40 (2025-Jun-17 04:37:40 GMT): 80%
2025-Jun-17 00:37:40 (2025-Jun-17 04:37:40 GMT): 90%

Finished Levelizing
2025-Jun-17 00:37:40 (2025-Jun-17 04:37:40 GMT)

Starting Activity Propagation
2025-Jun-17 00:37:40 (2025-Jun-17 04:37:40 GMT)
2025-Jun-17 00:37:40 (2025-Jun-17 04:37:40 GMT): 10%
2025-Jun-17 00:37:40 (2025-Jun-17 04:37:40 GMT): 20%
2025-Jun-17 00:37:40 (2025-Jun-17 04:37:40 GMT): 30%

Finished Activity Propagation
2025-Jun-17 00:37:40 (2025-Jun-17 04:37:40 GMT)
(I,S,L,T): worst: NA, NA, 0.0138195, 0.0138195
(I,S,L) ClockInsts: worst: NA, NA, 9.19181e-05
Usable buffer cells for single buffer setup transform:
CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
Number of usable buffer cells above: 9

Netlist preparation processing... 
Removed 0 instance
**WARN: (IMPOPT-7098):	WARNING: out[1] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[2] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[3] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[4] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[5] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[6] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[7] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[8] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[9] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[10] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[11] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[12] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[13] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[14] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[15] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[16] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[17] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[18] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[19] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: out[20] is an undriven net with 1 fanouts.
**WARN: (EMS-27):	Message (IMPOPT-7098) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
(I,S,L,T): worst: NA, NA, 0.0138195, 0.0138195
(I,S,L) ClockInsts: worst: NA, NA, 9.19181e-05
*** SimplifyNetlist #1 [finish] (optDesign #1) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:00:35.5/0:00:41.0 (0.9), mem = 2245.9M
*** Starting optimizing excluded clock nets MEM= 2245.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2245.9M) ***
*** Starting optimizing excluded clock nets MEM= 2245.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2245.9M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:35.5/0:00:41.0 (0.9), mem = 2245.9M
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 5 nets with fixed/cover wires excluded.
Info: 5 clock nets excluded from IPO operation.
**WARN: (IMPOPT-7232):	"setOptMode -powerEffort low" overrides powerEffort from "setDesignMode -powerEffort none"
(I,S,L,T): worst: NA, NA, 0.0138195, 0.0138195
(I,S,L) ClockInsts: worst: NA, NA, 9.19181e-05
(I,S,L,T): worst: NA, NA, 0.0138195, 0.0138195
(I,S,L) ClockInsts: worst: NA, NA, 9.19181e-05
*** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.2), totSession cpu/real = 0:00:35.6/0:00:41.1 (0.9), mem = 2246.0M
End: GigaOpt high fanout net optimization
skipped the cell partition in DRV
#InfoCS: Num dontuse cells 63, Num usable cells 132
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 63, Num usable cells 132
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 5 nets with fixed/cover wires excluded.
Info: 5 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:35.6/0:00:41.1 (0.9), mem = 2246.0M
**WARN: (IMPOPT-7232):	"setOptMode -powerEffort low" overrides powerEffort from "setDesignMode -powerEffort none"
(I,S,L,T): worst: NA, NA, 0.0138195, 0.0138195
(I,S,L) ClockInsts: worst: NA, NA, 9.19181e-05
*info: 5 clock nets excluded
*info: 1276 no-driver nets excluded.
*info: 5 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------+---------+----------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|   End Point    |
+--------+--------+---------+------------+--------+----------+---------+----------------+
|   0.000|   0.000|   26.00%|   0:00:00.0| 2314.3M|     worst|       NA| NA             |
+--------+--------+---------+------------+--------+----------+---------+----------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2314.3M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2314.3M) ***
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |          5 | default  |
| metal4 (z=4)  |          2 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
(I,S,L,T): worst: NA, NA, 0.0138195, 0.0138195
(I,S,L) ClockInsts: worst: NA, NA, 9.19181e-05
*** GlobalOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:00:36.2/0:00:41.6 (0.9), mem = 2255.2M
End: GigaOpt Global Optimization
skipped the cell partition in DRV
#InfoCS: Num dontuse cells 63, Num usable cells 132
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 63, Num usable cells 132
#InfoCS: Num dontuse cells 63, Num usable cells 132
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 63, Num usable cells 132
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
*** Starting refinePlace (0:00:36.3 mem=2253.2M) ***
*** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
Timing cost in AAE based: 1160.4737734560785611
Move report: Detail placement moves 58 insts, mean move: 2.20 um, max move: 11.99 um 
	Max move on inst (FE_RC_24_0): (11.78, 53.20) --> (3.99, 57.40)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2237.2MB
Summary Report:
Instances move: 58 (out of 425 movable)
Instances flipped: 0
Mean displacement: 2.20 um
Max displacement: 11.99 um (Instance: FE_RC_24_0) (11.78, 53.2) -> (3.99, 57.4)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NOR2_X1
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2237.2MB
*** Finished refinePlace (0:00:36.4 mem=2237.2M) ***
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: des3
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2225.67)
Total number of fetched objects 628
End delay calculation. (MEM=2284.88 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2284.88 CPU=0:00:00.1 REAL=0:00:00.0)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (optDesign #1) : totSession cpu/real = 0:00:36.8/0:00:42.3 (0.9), mem = 2284.9M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |          5 | default  |
| metal4 (z=4)  |          2 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (optDesign #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:37.2/0:00:42.7 (0.9), mem = 2300.9M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
Adjusting target slack by 0.0 ns for power optimization
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1942.8M, totSessionCpu=0:00:37 **

------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.043  |  0.144  |  0.043  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   128   |   128   |   128   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      7 (7)       |    -47     |     11 (11)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 25.997%
------------------------------------------------------------------
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 5 nets with fixed/cover wires excluded.
Info: 5 clock nets excluded from IPO operation.

Begin: Leakage Power Optimization
**WARN: (IMPOPT-7232):	"setOptMode -powerEffort low" overrides powerEffort from "setDesignMode -powerEffort none"
env CDS_WORKAREA is set to /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0
             0V	    VSS
          0.95V	    VDD
Using Power View: worst.

Begin Power Analysis

             0V	    VSS
          0.95V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1943.68MB/3667.34MB/1943.68MB)

Begin Processing Timing Window Data for Power Calculation

clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1943.68MB/3667.34MB/1943.68MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1943.74MB/3667.34MB/1943.74MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Jun-17 00:37:42 (2025-Jun-17 04:37:42 GMT)
2025-Jun-17 00:37:42 (2025-Jun-17 04:37:42 GMT): 10%
2025-Jun-17 00:37:42 (2025-Jun-17 04:37:42 GMT): 20%
2025-Jun-17 00:37:42 (2025-Jun-17 04:37:42 GMT): 30%
2025-Jun-17 00:37:42 (2025-Jun-17 04:37:42 GMT): 40%
2025-Jun-17 00:37:42 (2025-Jun-17 04:37:42 GMT): 50%
2025-Jun-17 00:37:42 (2025-Jun-17 04:37:42 GMT): 60%
2025-Jun-17 00:37:42 (2025-Jun-17 04:37:42 GMT): 70%
2025-Jun-17 00:37:42 (2025-Jun-17 04:37:42 GMT): 80%
2025-Jun-17 00:37:42 (2025-Jun-17 04:37:42 GMT): 90%

Finished Levelizing
2025-Jun-17 00:37:42 (2025-Jun-17 04:37:42 GMT)

Starting Activity Propagation
2025-Jun-17 00:37:42 (2025-Jun-17 04:37:42 GMT)
2025-Jun-17 00:37:42 (2025-Jun-17 04:37:42 GMT): 10%
2025-Jun-17 00:37:42 (2025-Jun-17 04:37:42 GMT): 20%

Finished Activity Propagation
2025-Jun-17 00:37:42 (2025-Jun-17 04:37:42 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1943.74MB/3667.34MB/1943.74MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Jun-17 00:37:42 (2025-Jun-17 04:37:42 GMT)
 ... Calculating leakage power
2025-Jun-17 00:37:42 (2025-Jun-17 04:37:42 GMT): 10%
2025-Jun-17 00:37:42 (2025-Jun-17 04:37:42 GMT): 20%
2025-Jun-17 00:37:42 (2025-Jun-17 04:37:42 GMT): 30%

Finished Calculating power
2025-Jun-17 00:37:42 (2025-Jun-17 04:37:42 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1943.74MB/3667.34MB/1943.74MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1943.74MB/3667.34MB/1943.74MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1943.74MB/3667.34MB/1943.74MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1943.74MB/3667.34MB/1943.74MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.17-s075_1 (64bit) 03/15/2023 11:17 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Jun-17 00:37:42 (2025-Jun-17 04:37:42 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: des3
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.01496374
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                      0.007468       49.91
Macro                                  0           0
IO                                     0           0
Combinational                   0.007404       49.48
Clock (Combinational)          9.192e-05      0.6143
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                            0.01496         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                      0.95    0.01496         100


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
clk                            9.192e-05      0.6143
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:             FE_OFC21_n266 (BUF_X16):        0.0002378
*              Highest Leakage Power:             FE_OFC21_n266 (BUF_X16):        0.0002378
*                Total Cap:      2.05005e-12 F
*                Total instances in design:   429
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1943.74MB/3667.34MB/1943.74MB)

OptDebug: Start of Power Reclaim:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.043|0.000|
|reg2reg   |0.144|0.000|
|HEPG      |0.144|0.000|
|All Paths |0.043|0.000|
+----------+-----+-----+

Begin: Core Leakage Power Optimization
*** PowerOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:37.4/0:00:42.9 (0.9), mem = 2344.1M
(I,S,L,T): worst: NA, NA, 0.0138195, 0.0138195
(I,S,L) ClockInsts: worst: NA, NA, 9.19181e-05
Usable buffer cells for single buffer setup transform:
CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
Number of usable buffer cells above: 9
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 26.00
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   26.00%|        -|   0.000|   0.000|   0:00:00.0| 2344.1M|
|   26.00%|        0|   0.000|   0.000|   0:00:00.0| 2344.1M|
|   26.00%|        0|   0.000|   0.000|   0:00:01.0| 2344.1M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 26.00
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |          5 | default  |
| metal4 (z=4)  |          2 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None

Number of insts committed for which the initial cell was dont use = 0

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Leakage Power Optimization (cpu = 0:00:00.3) (real = 0:00:01.0) **
(I,S,L,T): worst: NA, NA, 0.0138195, 0.0138195
(I,S,L) ClockInsts: worst: NA, NA, 9.19181e-05
*** PowerOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:00:37.7/0:00:43.2 (0.9), mem = 2344.1M
*** Starting refinePlace (0:00:37.7 mem=2336.1M) ***
Total net bbox length = 7.319e+03 (4.779e+03 2.540e+03) (ext = 4.627e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2320.1MB
Summary Report:
Instances move: 0 (out of 425 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 7.319e+03 (4.779e+03 2.540e+03) (ext = 4.627e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2320.1MB
*** Finished refinePlace (0:00:37.7 mem=2320.1M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2320.1M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2360.7M) ***
OptDebug: End of Power Reclaim:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.043|0.000|
|reg2reg   |0.144|0.000|
|HEPG      |0.144|0.000|
|All Paths |0.043|0.000|
+----------+-----+-----+

End: Leakage Power Optimization (cpu=0:00:00, real=0:00:01, mem=2280.65M, totSessionCpu=0:00:38).
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1946.7M, totSessionCpu=0:00:38 **
OPTC: user 20.0
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:00:37.8/0:00:43.3 (0.9), mem = 2280.6M
Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
Info: 5 nets with fixed/cover wires excluded.
Info: 5 clock nets excluded from IPO operation.
**WARN: (IMPOPT-7232):	"setOptMode -powerEffort low" overrides powerEffort from "setDesignMode -powerEffort none"
(I,S,L,T): worst: NA, NA, 0.0138195, 0.0138195
(I,S,L) ClockInsts: worst: NA, NA, 9.19181e-05
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     7|     7|     0|     0|     0.04|     0.00|       0|       0|       0| 26.00%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     7|     7|     0|     0|     0.04|     0.00|       0|       0|       0| 26.00%| 0:00:00.0|  2337.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |          5 | default  |
| metal4 (z=4)  |          2 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2337.9M) ***

(I,S,L,T): worst: NA, NA, 0.0138195, 0.0138195
(I,S,L) ClockInsts: worst: NA, NA, 9.19181e-05
*** DrvOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:00:37.8/0:00:43.4 (0.9), mem = 2280.8M
End: GigaOpt postEco DRV Optimization
**INFO: Skipping refine place as no non-legal commits were detected
Register exp ratio and priority group on 2 nets on 532 nets : 
z=4 : 2 nets

Active setup views:
 worst
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'des3' of instances=429 and nets=1947 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design des3.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2255.445M)
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: des3
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2264.5)
Total number of fetched objects 628
End delay calculation. (MEM=2297.24 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2297.24 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:38.3 mem=2297.2M)
OPTC: user 20.0
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 227 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 227
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 5  Num Prerouted Wires = 508
[NR-eGR] Read 500 nets ( ignored 5 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 495
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2 net(s) in layer range [4, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.750000e+02um
[NR-eGR] Layer group 2: route 493 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.378000e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         1( 0.05%)   ( 0.05%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         6( 0.32%)   ( 0.32%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         1( 0.05%)   ( 0.05%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         8( 0.05%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2305.24 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir pnr_reports/cts_opt
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1939.5M, totSessionCpu=0:00:38 **
Using report_power -leakage to report leakage power.
env CDS_WORKAREA is set to /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0
Using Power View: worst.

Begin Power Analysis

             0V	    VSS
          0.95V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1939.21MB/3633.56MB/1943.74MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1939.21MB/3633.56MB/1943.74MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1939.21MB/3633.56MB/1943.74MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Jun-17 00:37:48 (2025-Jun-17 04:37:48 GMT)
2025-Jun-17 00:37:48 (2025-Jun-17 04:37:48 GMT): 10%
2025-Jun-17 00:37:48 (2025-Jun-17 04:37:48 GMT): 20%
2025-Jun-17 00:37:48 (2025-Jun-17 04:37:48 GMT): 30%
2025-Jun-17 00:37:48 (2025-Jun-17 04:37:48 GMT): 40%
2025-Jun-17 00:37:48 (2025-Jun-17 04:37:48 GMT): 50%
2025-Jun-17 00:37:48 (2025-Jun-17 04:37:48 GMT): 60%
2025-Jun-17 00:37:48 (2025-Jun-17 04:37:48 GMT): 70%
2025-Jun-17 00:37:48 (2025-Jun-17 04:37:48 GMT): 80%
2025-Jun-17 00:37:48 (2025-Jun-17 04:37:48 GMT): 90%

Finished Levelizing
2025-Jun-17 00:37:48 (2025-Jun-17 04:37:48 GMT)

Starting Activity Propagation
2025-Jun-17 00:37:48 (2025-Jun-17 04:37:48 GMT)
2025-Jun-17 00:37:48 (2025-Jun-17 04:37:48 GMT): 10%
2025-Jun-17 00:37:48 (2025-Jun-17 04:37:48 GMT): 20%
2025-Jun-17 00:37:48 (2025-Jun-17 04:37:48 GMT): 30%

Finished Activity Propagation
2025-Jun-17 00:37:48 (2025-Jun-17 04:37:48 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1939.21MB/3633.56MB/1943.74MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Jun-17 00:37:48 (2025-Jun-17 04:37:48 GMT)
 ... Calculating leakage power
2025-Jun-17 00:37:48 (2025-Jun-17 04:37:48 GMT): 10%
2025-Jun-17 00:37:48 (2025-Jun-17 04:37:48 GMT): 20%
2025-Jun-17 00:37:48 (2025-Jun-17 04:37:48 GMT): 30%

Finished Calculating power
2025-Jun-17 00:37:48 (2025-Jun-17 04:37:48 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1939.21MB/3633.56MB/1943.74MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1939.21MB/3633.56MB/1943.74MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:05, mem(process/total/peak)=1939.21MB/3633.56MB/1943.74MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1939.21MB/3633.56MB/1943.74MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.17-s075_1 (64bit) 03/15/2023 11:17 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Jun-17 00:37:48 (2025-Jun-17 04:37:48 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: des3

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:       0.95 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile pnr_reports/cts_opt/des3_postCTS.power -leakage

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.01496374
-----------------------------------------------------------------------------------------
Sequential                      0.007468       49.91
Macro                                  0           0
IO                                     0           0
Combinational                   0.007404       49.48
Clock (Combinational)          9.192e-05      0.6143
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                            0.01496         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                      0.95    0.01496         100


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
clk                            9.192e-05      0.6143
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1939.21MB/3633.56MB/1943.74MB)


Output file is pnr_reports/cts_opt/des3_postCTS.power.

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.043  |  0.144  |  0.043  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   128   |   128   |   128   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      7 (7)       |    -47     |     11 (11)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 25.997%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:12, mem = 1939.3M, totSessionCpu=0:00:39 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #1 [finish] : cpu/real = 0:00:05.2/0:00:11.6 (0.4), totSession cpu/real = 0:00:38.7/0:00:50.5 (0.8), mem = 2273.4M
<CMD> group_path   -name Reg2Reg      -from $regs -to $regs
<CMD> report_timing -max_paths 100 -path_group Reg2Reg > pnr_reports/cts_opt_timing.rpt.gz
<CMD> report_ccopt_clock_tree_structure -file pnr_reports/ccopt.txt
<CMD> defOut pnr_out/clock.def
Writing DEF file 'pnr_out/clock.def', current time is Tue Jun 17 00:37:50 2025 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'pnr_out/clock.def' is written, current time is Tue Jun 17 00:37:50 2025 ...
<CMD> saveNetlist pnr_out/des3_cts.v
Writing Netlist "pnr_out/des3_cts.v" ...
<CMD> setExtractRCMode -engine preRoute
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
<CMD> extractRC
Extraction called for design 'des3' of instances=429 and nets=1947 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design des3.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2175.406M)
<CMD> rcOut -spef pnr_out/RC_cts.spef.gz
<CMD> saveDesign pnr_save/cts.enc
#% Begin save design ... (date=06/17 00:37:50, mem=1808.3M)
% Begin Save ccopt configuration ... (date=06/17 00:37:50, mem=1808.3M)
% End Save ccopt configuration ... (date=06/17 00:37:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1809.2M, current mem=1809.2M)
% Begin Save netlist data ... (date=06/17 00:37:50, mem=1809.2M)
Writing Binary DB to pnr_save/cts.enc.dat/des3.v.bin in single-threaded mode...
% End Save netlist data ... (date=06/17 00:37:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1809.2M, current mem=1809.2M)
Saving symbol-table file ...
Saving congestion map file pnr_save/cts.enc.dat/des3.route.congmap.gz ...
% Begin Save AAE data ... (date=06/17 00:37:51, mem=1809.8M)
Saving AAE Data ...
% End Save AAE data ... (date=06/17 00:37:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1809.8M, current mem=1809.8M)
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'normal' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Type 'man IMPCTE-104' for more detail.
Saving preference file pnr_save/cts.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=06/17 00:37:51, mem=1811.6M)
Saving floorplan file ...
Convert 0 swires and 0 svias from compressed groups
% End Save floorplan data ... (date=06/17 00:37:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1812.3M, current mem=1812.3M)
Saving PG file pnr_save/cts.enc.dat/des3.pg.gz, version#2, (Created by Innovus v21.17-s075_1 on Tue Jun 17 00:37:51 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2158.4M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=06/17 00:37:51, mem=1812.3M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=06/17 00:37:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1812.6M, current mem=1812.6M)
% Begin Save routing data ... (date=06/17 00:37:51, mem=1812.6M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=2158.4M) ***
% End Save routing data ... (date=06/17 00:37:52, total cpu=0:00:00.0, real=0:00:01.0, peak res=1812.7M, current mem=1812.7M)
Saving property file pnr_save/cts.enc.dat/des3.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2161.4M) ***
#Saving pin access data to file pnr_save/cts.enc.dat/des3.apa ...
#
Saving rc congestion map pnr_save/cts.enc.dat/des3.congmap.gz ...
% Begin Save power constraints data ... (date=06/17 00:37:52, mem=1813.6M)
% End Save power constraints data ... (date=06/17 00:37:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=1813.6M, current mem=1813.6M)
default
Generated self-contained design cts.enc.dat
#% End save design ... (date=06/17 00:37:55, total cpu=0:00:00.9, real=0:00:05.0, peak res=1817.0M, current mem=1817.0M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
*** Message Summary: 1 warning(s), 0 error(s)


*** Memory Usage v#1 (Current mem = 2186.727M, initial mem = 486.906M) ***
*** Message Summary: 157 warning(s), 96873 error(s)

--- Ending "Innovus" (totcpu=0:00:40.0, real=0:00:56.0, mem=2186.7M) ---
