--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay (setup path):     5.571ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.571ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y176.YQ     Tcklo                 0.620   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X60Y176.F1     net (fanout=1)        0.643   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X60Y176.X      Tilo                  0.601   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X56Y174.G1     net (fanout=2)        0.654   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X56Y174.X      Tif5x                 0.853   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X54Y175.G1     net (fanout=1)        0.353   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X54Y175.X      Tif5x                 0.853   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X55Y176.F1     net (fanout=1)        0.392   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X55Y176.CLK    Tfck                  0.602   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      5.571ns (3.529ns logic, 2.042ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.489ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      2.489ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y176.YQ     Tcklo                 0.620   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X60Y176.F1     net (fanout=1)        0.643   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X60Y176.X      Tilo                  0.601   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X61Y176.BY     net (fanout=2)        0.378   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X61Y176.CLK    Tdick                 0.247   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      2.489ns (1.468ns logic, 1.021ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     1.919ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.919ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y176.YQ     Tcklo                 0.620   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X60Y176.F1     net (fanout=1)        0.643   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X60Y176.CLK    Tfck                  0.656   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.919ns (1.276ns logic, 0.643ns route)
                                                       (66.5% logic, 33.5% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_path" TIG;
--------------------------------------------------------------------------------
Delay (hold path):      1.449ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.449ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y176.YQ     Tcklo                 0.496   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X60Y176.F1     net (fanout=1)        0.515   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X60Y176.CLK    Tckf        (-Th)    -0.438   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.449ns (0.934ns logic, 0.515ns route)
                                                       (64.5% logic, 35.5% route)

--------------------------------------------------------------------------------
Delay (hold path):      1.916ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.916ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y176.YQ     Tcklo                 0.496   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X60Y176.F1     net (fanout=1)        0.515   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X60Y176.X      Tilo                  0.481   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X61Y176.BY     net (fanout=2)        0.302   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X61Y176.CLK    Tckdi       (-Th)    -0.122   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.916ns (1.099ns logic, 0.817ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------
Delay (hold path):      4.382ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.382ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y176.YQ     Tcklo                 0.496   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X60Y176.F1     net (fanout=1)        0.515   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X60Y176.X      Tilo                  0.481   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X56Y174.G1     net (fanout=2)        0.523   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X56Y174.X      Tif5x                 0.682   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X54Y175.G1     net (fanout=1)        0.283   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X54Y175.X      Tif5x                 0.682   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X55Y176.F1     net (fanout=1)        0.314   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X55Y176.CLK    Tckf        (-Th)    -0.406   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.382ns (2.747ns logic, 1.635ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_path" TIG;

 11 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay (setup path):     5.040ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.040ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y185.XQ     Tcko                  0.495   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X72Y175.G1     net (fanout=4)        1.637   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X72Y175.Y      Tilo                  0.616   icon_control0<4>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X67Y173.G2     net (fanout=9)        0.969   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X67Y173.Y      Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X62Y176.CLK    net (fanout=4)        0.762   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.040ns (1.672ns logic, 3.368ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.832ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.832ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y186.XQ     Tcko                  0.521   U_icon_pro/U0/U_ICON/iCORE_ID<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X82Y187.F4     net (fanout=5)        0.762   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X82Y187.X      Tilo                  0.601   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X67Y173.G4     net (fanout=10)       1.625   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X67Y173.Y      Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X62Y176.CLK    net (fanout=4)        0.762   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.832ns (1.683ns logic, 3.149ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.732ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.732ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y186.YQ     Tcko                  0.596   U_icon_pro/U0/U_ICON/iCORE_ID<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X82Y187.F2     net (fanout=5)        0.587   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X82Y187.X      Tilo                  0.601   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X67Y173.G4     net (fanout=10)       1.625   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X67Y173.Y      Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X62Y176.CLK    net (fanout=4)        0.762   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.732ns (1.758ns logic, 2.974ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.681ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.681ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y184.YQ     Tcko                  0.596   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X67Y174.F1     net (fanout=10)       1.826   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X67Y174.X      Tilo                  0.562   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X67Y173.G1     net (fanout=1)        0.374   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X67Y173.Y      Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X62Y176.CLK    net (fanout=4)        0.762   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.681ns (1.719ns logic, 2.962ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.577ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.577ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y190.YQ     Tcko                  0.596   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X84Y191.F4     net (fanout=2)        0.336   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X84Y191.X      Tilo                  0.601   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X67Y173.G3     net (fanout=10)       1.721   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X67Y173.Y      Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X62Y176.CLK    net (fanout=4)        0.762   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.577ns (1.758ns logic, 2.819ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.532ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.532ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y186.YQ     Tcko                  0.524   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X82Y187.F1     net (fanout=5)        0.459   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X82Y187.X      Tilo                  0.601   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X67Y173.G4     net (fanout=10)       1.625   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X67Y173.Y      Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X62Y176.CLK    net (fanout=4)        0.762   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.532ns (1.686ns logic, 2.846ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.515ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.515ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y185.YQ     Tcko                  0.524   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X72Y175.G3     net (fanout=3)        1.083   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X72Y175.Y      Tilo                  0.616   icon_control0<4>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X67Y173.G2     net (fanout=9)        0.969   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X67Y173.Y      Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X62Y176.CLK    net (fanout=4)        0.762   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.515ns (1.701ns logic, 2.814ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.485ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.485ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y185.XQ     Tcko                  0.521   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X67Y174.F2     net (fanout=10)       1.705   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X67Y174.X      Tilo                  0.562   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X67Y173.G1     net (fanout=1)        0.374   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X67Y173.Y      Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X62Y176.CLK    net (fanout=4)        0.762   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.485ns (1.644ns logic, 2.841ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.469ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.469ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y186.XQ     Tcko                  0.495   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X82Y187.F3     net (fanout=4)        0.425   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X82Y187.X      Tilo                  0.601   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X67Y173.G4     net (fanout=10)       1.625   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X67Y173.Y      Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X62Y176.CLK    net (fanout=4)        0.762   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.469ns (1.657ns logic, 2.812ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.460ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.460ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y185.YQ     Tcko                  0.596   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X67Y174.F3     net (fanout=10)       1.605   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X67Y174.X      Tilo                  0.562   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X67Y173.G1     net (fanout=1)        0.374   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X67Y173.Y      Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X62Y176.CLK    net (fanout=4)        0.762   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.460ns (1.719ns logic, 2.741ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.424ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.424ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y184.XQ     Tcko                  0.521   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X67Y174.F4     net (fanout=10)       1.644   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X67Y174.X      Tilo                  0.562   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X67Y173.G1     net (fanout=1)        0.374   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X67Y173.Y      Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X62Y176.CLK    net (fanout=4)        0.762   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.424ns (1.644ns logic, 2.780ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.303ns.
--------------------------------------------------------------------------------
Slack (setup paths):    13.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.303ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y198.YQ    Tcko                  0.596   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X110Y198.BY    net (fanout=7)        0.427   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X110Y198.CLK   Tdick                 0.280   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.303ns (0.876ns logic, 0.427ns route)
                                                       (67.2% logic, 32.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------
Slack (hold path):      0.955ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.955ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y198.YQ    Tcko                  0.477   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X110Y198.BY    net (fanout=7)        0.341   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X110Y198.CLK   Tckdi       (-Th)    -0.137   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.955ns (0.614ns logic, 0.341ns route)
                                                       (64.3% logic, 35.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.800ns.
--------------------------------------------------------------------------------
Slack (setup path):     7.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.030ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y9.YQ       Tcko                  0.596   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X58Y9.BX       net (fanout=2)        1.197   ftop/clkN210/unlock2
    SLICE_X58Y9.CLK      Tdick                 0.237   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      2.030ns (0.833ns logic, 1.197ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.581ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.049 - 0.062)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y8.YQ       Tcko                  0.524   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X58Y9.G1       net (fanout=1)        0.386   ftop/clkN210/locked_d
    SLICE_X58Y9.CLK      Tgck                  0.671   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.581ns (1.195ns logic, 0.386ns route)
                                                       (75.6% logic, 24.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      1.165ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.178ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.062 - 0.049)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y8.YQ       Tcko                  0.419   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X58Y9.G1       net (fanout=1)        0.309   ftop/clkN210/locked_d
    SLICE_X58Y9.CLK      Tckg        (-Th)    -0.450   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.178ns (0.869ns logic, 0.309ns route)
                                                       (73.8% logic, 26.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.537ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.537ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y9.YQ       Tcko                  0.477   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X58Y9.BX       net (fanout=2)        0.958   ftop/clkN210/unlock2
    SLICE_X58Y9.CLK      Tckdi       (-Th)    -0.102   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.537ns (0.579ns logic, 0.958ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X70Y31.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X70Y31.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X70Y31.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X58Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X58Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X58Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X58Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X58Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X58Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X59Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X59Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X59Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 14.653ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.347ns (187.021MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 3205.800ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 3225.800ns (0.310MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13620 paths analyzed, 1966 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.743ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_28 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.544ns (Levels of Logic = 5)
  Clock Path Skew:      -0.199ns (0.575 - 0.774)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_28 to ftop/gbe0/gmac/txfun_inF/data0_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y172.YQ    Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<28>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_28
    SLICE_X103Y176.G1    net (fanout=5)        0.931   ftop/gbe0/gmac/txfun_inF_D_OUT<28>
    SLICE_X103Y176.F5    Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_not00011
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_3
    SLICE_X103Y176.FXINA net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_3
    SLICE_X103Y176.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_2_f5
    SLICE_X99Y177.F2     net (fanout=3)        0.365   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
    SLICE_X99Y177.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X96Y177.G2     net (fanout=7)        0.452   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X96Y177.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N4
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X97Y166.G3     net (fanout=40)       1.160   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X97Y166.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N74
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<1>_SW0
    SLICE_X96Y166.SR     net (fanout=1)        0.941   ftop/gbe0/gmac/txfun_inF/N56
    SLICE_X96Y166.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<1>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      7.544ns (3.695ns logic, 3.849ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.725ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.359 - 0.375)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y199.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X102Y198.G4    net (fanout=5)        0.766   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X102Y198.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X102Y198.F4    net (fanout=2)        0.056   ftop/gbe0/gmac/gmac/N40
    SLICE_X102Y198.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X103Y198.G4    net (fanout=10)       0.063   ftop/gbe0/gmac/gmac/N34
    SLICE_X103Y198.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X100Y198.F1    net (fanout=11)       0.852   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X100Y198.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>1
    SLICE_X105Y204.G2    net (fanout=7)        1.128   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
    SLICE_X105Y204.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>1
    SLICE_X107Y204.F1    net (fanout=5)        0.722   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>
    SLICE_X107Y204.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<15>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_15
    -------------------------------------------------  ---------------------------
    Total                                      7.725ns (4.138ns logic, 3.587ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_28 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_35 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.708ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.078 - 0.092)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_28 to ftop/gbe0/gmac/txfun_inF/data0_reg_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y172.YQ    Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<28>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_28
    SLICE_X103Y176.G1    net (fanout=5)        0.931   ftop/gbe0/gmac/txfun_inF_D_OUT<28>
    SLICE_X103Y176.F5    Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_not00011
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_3
    SLICE_X103Y176.FXINA net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_3
    SLICE_X103Y176.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_2_f5
    SLICE_X99Y177.F2     net (fanout=3)        0.365   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
    SLICE_X99Y177.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X96Y177.G2     net (fanout=7)        0.452   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X96Y177.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N4
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X101Y173.G2    net (fanout=40)       1.300   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X101Y173.Y     Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N38
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<35>_SW0
    SLICE_X101Y172.SR    net (fanout=1)        0.965   ftop/gbe0/gmac/txfun_inF/N22
    SLICE_X101Y172.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<35>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_35
    -------------------------------------------------  ---------------------------
    Total                                      7.708ns (3.695ns logic, 4.013ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_28 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.616ns (Levels of Logic = 5)
  Clock Path Skew:      -0.105ns (0.348 - 0.453)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_28 to ftop/gbe0/gmac/txfun_inF/data0_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y172.YQ    Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<28>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_28
    SLICE_X103Y176.G1    net (fanout=5)        0.931   ftop/gbe0/gmac/txfun_inF_D_OUT<28>
    SLICE_X103Y176.F5    Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_not00011
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_3
    SLICE_X103Y176.FXINA net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_3
    SLICE_X103Y176.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_2_f5
    SLICE_X99Y177.F2     net (fanout=3)        0.365   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
    SLICE_X99Y177.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X97Y176.G3     net (fanout=7)        0.409   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X97Y176.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X93Y169.G4     net (fanout=40)       1.330   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X93Y169.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N68
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<4>_SW0
    SLICE_X92Y168.SR     net (fanout=1)        0.941   ftop/gbe0/gmac/txfun_inF/N10
    SLICE_X92Y168.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<4>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      7.616ns (3.640ns logic, 3.976ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.705ns (Levels of Logic = 7)
  Clock Path Skew:      -0.016ns (0.359 - 0.375)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y199.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X102Y198.G4    net (fanout=5)        0.766   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X102Y198.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X102Y198.F4    net (fanout=2)        0.056   ftop/gbe0/gmac/gmac/N40
    SLICE_X102Y198.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X103Y198.G4    net (fanout=10)       0.063   ftop/gbe0/gmac/gmac/N34
    SLICE_X103Y198.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X102Y201.F1    net (fanout=11)       0.841   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X102Y201.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X106Y202.G2    net (fanout=4)        0.628   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X106Y202.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X106Y202.F4    net (fanout=9)        0.114   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X106Y202.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X106Y204.F1    net (fanout=3)        0.389   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X106Y204.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      7.705ns (4.848ns logic, 2.857ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.705ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.361 - 0.375)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y199.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X102Y198.G4    net (fanout=5)        0.766   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X102Y198.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X102Y198.F4    net (fanout=2)        0.056   ftop/gbe0/gmac/gmac/N40
    SLICE_X102Y198.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X103Y198.G4    net (fanout=10)       0.063   ftop/gbe0/gmac/gmac/N34
    SLICE_X103Y198.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X100Y198.F1    net (fanout=11)       0.852   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X100Y198.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>1
    SLICE_X105Y204.G2    net (fanout=7)        1.128   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
    SLICE_X105Y204.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>1
    SLICE_X106Y206.F2    net (fanout=5)        0.648   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>
    SLICE_X106Y206.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      7.705ns (4.192ns logic, 3.513ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.688ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.361 - 0.375)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y199.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X102Y198.G4    net (fanout=5)        0.766   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X102Y198.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X102Y198.F4    net (fanout=2)        0.056   ftop/gbe0/gmac/gmac/N40
    SLICE_X102Y198.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X103Y198.G4    net (fanout=10)       0.063   ftop/gbe0/gmac/gmac/N34
    SLICE_X103Y198.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X102Y201.F1    net (fanout=11)       0.841   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X102Y201.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X106Y202.G2    net (fanout=4)        0.628   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X106Y202.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X106Y202.F4    net (fanout=9)        0.114   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X106Y202.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X106Y206.F1    net (fanout=3)        0.372   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X106Y206.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      7.688ns (4.848ns logic, 2.840ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_28 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_36 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.649ns (Levels of Logic = 5)
  Clock Path Skew:      -0.048ns (0.405 - 0.453)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_28 to ftop/gbe0/gmac/txfun_inF/data0_reg_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y172.YQ    Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<28>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_28
    SLICE_X103Y176.G1    net (fanout=5)        0.931   ftop/gbe0/gmac/txfun_inF_D_OUT<28>
    SLICE_X103Y176.F5    Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_not00011
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_3
    SLICE_X103Y176.FXINA net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_3
    SLICE_X103Y176.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_2_f5
    SLICE_X99Y177.F2     net (fanout=3)        0.365   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
    SLICE_X99Y177.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X97Y176.G3     net (fanout=7)        0.409   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X97Y176.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X98Y168.G1     net (fanout=40)       1.284   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X98Y168.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N18
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<36>_SW0
    SLICE_X99Y169.SR     net (fanout=1)        0.965   ftop/gbe0/gmac/txfun_inF/N20
    SLICE_X99Y169.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<36>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_36
    -------------------------------------------------  ---------------------------
    Total                                      7.649ns (3.695ns logic, 3.954ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_28 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.602ns (Levels of Logic = 5)
  Clock Path Skew:      -0.085ns (0.368 - 0.453)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_28 to ftop/gbe0/gmac/txfun_inF/data0_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y172.YQ    Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<28>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_28
    SLICE_X103Y176.G1    net (fanout=5)        0.931   ftop/gbe0/gmac/txfun_inF_D_OUT<28>
    SLICE_X103Y176.F5    Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_not00011
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_3
    SLICE_X103Y176.FXINA net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_3
    SLICE_X103Y176.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_2_f5
    SLICE_X99Y177.F2     net (fanout=3)        0.365   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
    SLICE_X99Y177.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X96Y177.G2     net (fanout=7)        0.452   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X96Y177.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N4
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X97Y170.G3     net (fanout=40)       1.245   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X97Y170.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N70
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<3>_SW0
    SLICE_X96Y169.SR     net (fanout=1)        0.914   ftop/gbe0/gmac/txfun_inF/N12
    SLICE_X96Y169.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<3>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      7.602ns (3.695ns logic, 3.907ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_28 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.544ns (Levels of Logic = 5)
  Clock Path Skew:      -0.133ns (0.320 - 0.453)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_28 to ftop/gbe0/gmac/txfun_inF/data0_reg_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y172.YQ    Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<28>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_28
    SLICE_X103Y176.G1    net (fanout=5)        0.931   ftop/gbe0/gmac/txfun_inF_D_OUT<28>
    SLICE_X103Y176.F5    Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_not00011
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_3
    SLICE_X103Y176.FXINA net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_3
    SLICE_X103Y176.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_2_f5
    SLICE_X99Y177.F2     net (fanout=3)        0.365   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
    SLICE_X99Y177.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X97Y176.G3     net (fanout=7)        0.409   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X97Y176.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X92Y174.G1     net (fanout=40)       1.179   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X92Y174.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N48
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<30>_SW0
    SLICE_X93Y175.SR     net (fanout=1)        0.965   ftop/gbe0/gmac/txfun_inF/N32
    SLICE_X93Y175.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<30>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_30
    -------------------------------------------------  ---------------------------
    Total                                      7.544ns (3.695ns logic, 3.849ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_28 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.562ns (Levels of Logic = 5)
  Clock Path Skew:      -0.093ns (0.360 - 0.453)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_28 to ftop/gbe0/gmac/txfun_inF/data0_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y172.YQ    Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<28>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_28
    SLICE_X103Y176.G1    net (fanout=5)        0.931   ftop/gbe0/gmac/txfun_inF_D_OUT<28>
    SLICE_X103Y176.F5    Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_not00011
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_3
    SLICE_X103Y176.FXINA net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_3
    SLICE_X103Y176.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_2_f5
    SLICE_X99Y177.F2     net (fanout=3)        0.365   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
    SLICE_X99Y177.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X96Y177.G2     net (fanout=7)        0.452   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X96Y177.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N4
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X97Y167.G3     net (fanout=40)       1.160   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X97Y167.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N76
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<0>_SW0
    SLICE_X95Y169.SR     net (fanout=1)        0.959   ftop/gbe0/gmac/txfun_inF/N78
    SLICE_X95Y169.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<0>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      7.562ns (3.695ns logic, 3.867ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.645ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.367 - 0.375)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y199.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X102Y198.G4    net (fanout=5)        0.766   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X102Y198.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X102Y198.F4    net (fanout=2)        0.056   ftop/gbe0/gmac/gmac/N40
    SLICE_X102Y198.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X103Y198.G4    net (fanout=10)       0.063   ftop/gbe0/gmac/gmac/N34
    SLICE_X103Y198.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X100Y198.F1    net (fanout=11)       0.852   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X100Y198.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>1
    SLICE_X104Y207.G1    net (fanout=7)        1.640   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
    SLICE_X104Y207.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<3>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<3>1_SW0
    SLICE_X104Y207.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<3>1_SW0/O
    SLICE_X104Y207.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<3>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<3>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_3
    -------------------------------------------------  ---------------------------
    Total                                      7.645ns (4.247ns logic, 3.398ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.600ns (Levels of Logic = 5)
  Clock Path Skew:      -0.034ns (0.359 - 0.393)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y195.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X105Y196.G3    net (fanout=21)       0.497   ftop/gbe0/gmac/gmac/txRS_txOperateS_dD_OUT
    SLICE_X105Y196.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N48
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<0>46
    SLICE_X103Y198.G1    net (fanout=16)       0.991   ftop/gbe0/gmac/gmac/N38
    SLICE_X103Y198.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X100Y198.F1    net (fanout=11)       0.852   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X100Y198.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>1
    SLICE_X105Y204.G2    net (fanout=7)        1.128   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
    SLICE_X105Y204.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>1
    SLICE_X107Y204.F1    net (fanout=5)        0.722   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>
    SLICE_X107Y204.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<15>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_15
    -------------------------------------------------  ---------------------------
    Total                                      7.600ns (3.410ns logic, 4.190ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.580ns (Levels of Logic = 6)
  Clock Path Skew:      -0.034ns (0.359 - 0.393)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y195.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X105Y196.G3    net (fanout=21)       0.497   ftop/gbe0/gmac/gmac/txRS_txOperateS_dD_OUT
    SLICE_X105Y196.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N48
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<0>46
    SLICE_X103Y198.G1    net (fanout=16)       0.991   ftop/gbe0/gmac/gmac/N38
    SLICE_X103Y198.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X102Y201.F1    net (fanout=11)       0.841   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X102Y201.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X106Y202.G2    net (fanout=4)        0.628   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X106Y202.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X106Y202.F4    net (fanout=9)        0.114   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X106Y202.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X106Y204.F1    net (fanout=3)        0.389   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X106Y204.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      7.580ns (4.120ns logic, 3.460ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.580ns (Levels of Logic = 5)
  Clock Path Skew:      -0.032ns (0.361 - 0.393)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y195.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X105Y196.G3    net (fanout=21)       0.497   ftop/gbe0/gmac/gmac/txRS_txOperateS_dD_OUT
    SLICE_X105Y196.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N48
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<0>46
    SLICE_X103Y198.G1    net (fanout=16)       0.991   ftop/gbe0/gmac/gmac/N38
    SLICE_X103Y198.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X100Y198.F1    net (fanout=11)       0.852   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X100Y198.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>1
    SLICE_X105Y204.G2    net (fanout=7)        1.128   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
    SLICE_X105Y204.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>1
    SLICE_X106Y206.F2    net (fanout=5)        0.648   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>
    SLICE_X106Y206.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      7.580ns (3.464ns logic, 4.116ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_8 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_35 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.574ns (Levels of Logic = 5)
  Clock Path Skew:      -0.037ns (0.385 - 0.422)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_8 to ftop/gbe0/gmac/txfun_inF/data0_reg_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y176.YQ     Tcko                  0.524   ftop/gbe0/gmac/txfun_inF_D_OUT<8>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_8
    SLICE_X103Y177.G4    net (fanout=5)        0.869   ftop/gbe0/gmac/txfun_inF_D_OUT<8>
    SLICE_X103Y177.F5    Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_not00031
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_4
    SLICE_X103Y176.FXINB net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_4
    SLICE_X103Y176.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_2_f5
    SLICE_X99Y177.F2     net (fanout=3)        0.365   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
    SLICE_X99Y177.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X96Y177.G2     net (fanout=7)        0.452   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X96Y177.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N4
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X101Y173.G2    net (fanout=40)       1.300   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X101Y173.Y     Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N38
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<35>_SW0
    SLICE_X101Y172.SR    net (fanout=1)        0.965   ftop/gbe0/gmac/txfun_inF/N22
    SLICE_X101Y172.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<35>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_35
    -------------------------------------------------  ---------------------------
    Total                                      7.574ns (3.623ns logic, 3.951ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_emitFCS_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.580ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.359 - 0.381)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_emitFCS_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y197.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/gmac/txRS_emitFCS_2
    SLICE_X105Y196.G2    net (fanout=15)       0.506   ftop/gbe0/gmac/gmac/txRS_emitFCS<2>
    SLICE_X105Y196.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N48
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<0>46
    SLICE_X103Y198.G1    net (fanout=16)       0.991   ftop/gbe0/gmac/gmac/N38
    SLICE_X103Y198.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X100Y198.F1    net (fanout=11)       0.852   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X100Y198.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>1
    SLICE_X105Y204.G2    net (fanout=7)        1.128   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
    SLICE_X105Y204.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>1
    SLICE_X107Y204.F1    net (fanout=5)        0.722   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>
    SLICE_X107Y204.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<15>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_15
    -------------------------------------------------  ---------------------------
    Total                                      7.580ns (3.381ns logic, 4.199ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.405ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.563ns (Levels of Logic = 6)
  Clock Path Skew:      -0.032ns (0.361 - 0.393)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y195.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X105Y196.G3    net (fanout=21)       0.497   ftop/gbe0/gmac/gmac/txRS_txOperateS_dD_OUT
    SLICE_X105Y196.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N48
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<0>46
    SLICE_X103Y198.G1    net (fanout=16)       0.991   ftop/gbe0/gmac/gmac/N38
    SLICE_X103Y198.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X102Y201.F1    net (fanout=11)       0.841   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X102Y201.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X106Y202.G2    net (fanout=4)        0.628   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X106Y202.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X106Y202.F4    net (fanout=9)        0.114   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X106Y202.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X106Y206.F1    net (fanout=3)        0.372   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X106Y206.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      7.563ns (4.120ns logic, 3.443ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_28 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.503ns (Levels of Logic = 5)
  Clock Path Skew:      -0.085ns (0.368 - 0.453)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_28 to ftop/gbe0/gmac/txfun_inF/data0_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y172.YQ    Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<28>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_28
    SLICE_X103Y176.G1    net (fanout=5)        0.931   ftop/gbe0/gmac/txfun_inF_D_OUT<28>
    SLICE_X103Y176.F5    Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_not00011
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_3
    SLICE_X103Y176.FXINA net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_3
    SLICE_X103Y176.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_2_f5
    SLICE_X99Y177.F2     net (fanout=3)        0.365   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
    SLICE_X99Y177.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X96Y177.G2     net (fanout=7)        0.452   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X96Y177.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N4
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X97Y171.G1     net (fanout=40)       1.089   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X97Y171.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N72
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<2>_SW0
    SLICE_X96Y168.SR     net (fanout=1)        0.971   ftop/gbe0/gmac/txfun_inF/N34
    SLICE_X96Y168.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<2>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      7.503ns (3.695ns logic, 3.808ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_emitFCS_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.560ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.359 - 0.381)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_emitFCS_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y197.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/gmac/txRS_emitFCS_2
    SLICE_X105Y196.G2    net (fanout=15)       0.506   ftop/gbe0/gmac/gmac/txRS_emitFCS<2>
    SLICE_X105Y196.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N48
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<0>46
    SLICE_X103Y198.G1    net (fanout=16)       0.991   ftop/gbe0/gmac/gmac/N38
    SLICE_X103Y198.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X102Y201.F1    net (fanout=11)       0.841   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X102Y201.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X106Y202.G2    net (fanout=4)        0.628   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X106Y202.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X106Y202.F4    net (fanout=9)        0.114   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X106Y202.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X106Y204.F1    net (fanout=3)        0.389   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X106Y204.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      7.560ns (4.091ns logic, 3.469ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.670ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txfun_outF/data0_reg_7 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem8.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.680ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.023 - 0.013)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txfun_outF/data0_reg_7 to ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y186.YQ    Tcko                  0.477   ftop/gbe0/gmac/txfun_outF_D_OUT<7>
                                                       ftop/gbe0/gmac/txfun_outF/data0_reg_7
    SLICE_X102Y189.BY    net (fanout=2)        0.333   ftop/gbe0/gmac/txfun_outF_D_OUT<7>
    SLICE_X102Y189.CLK   Tdh         (-Th)     0.130   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.680ns (0.347ns logic, 0.333ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.671ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txfun_outF/data0_reg_7 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.681ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.023 - 0.013)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txfun_outF/data0_reg_7 to ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y186.YQ    Tcko                  0.477   ftop/gbe0/gmac/txfun_outF_D_OUT<7>
                                                       ftop/gbe0/gmac/txfun_outF/data0_reg_7
    SLICE_X102Y189.BY    net (fanout=2)        0.333   ftop/gbe0/gmac/txfun_outF_D_OUT<7>
    SLICE_X102Y189.CLK   Tdh         (-Th)     0.129   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.681ns (0.348ns logic, 0.333ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.707ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.760ns (Levels of Logic = 0)
  Clock Path Skew:      0.053ns (0.261 - 0.208)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y83.XQ      Tcko                  0.396   ftop/gbe0/gmac/rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxF/sSyncReg1_1
    SLICE_X81Y82.BX      net (fanout=1)        0.302   ftop/gbe0/gmac/rxF/sSyncReg1<1>
    SLICE_X81Y82.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.760ns (0.458ns logic, 0.302ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.713ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.821ns (Levels of Logic = 0)
  Clock Path Skew:      0.108ns (0.707 - 0.599)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_1 to ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y190.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<0>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_1
    SLICE_X101Y193.BX    net (fanout=5)        0.340   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<1>
    SLICE_X101Y193.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.821ns (0.481ns logic, 0.340ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.732ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.756ns (Levels of Logic = 0)
  Clock Path Skew:      0.024ns (0.281 - 0.257)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sSyncReg1_3 to ftop/gbe0/gmac/rxF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y94.XQ      Tcko                  0.396   ftop/gbe0/gmac/rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxF/sSyncReg1_3
    SLICE_X81Y93.BX      net (fanout=1)        0.298   ftop/gbe0/gmac/rxF/sSyncReg1<3>
    SLICE_X81Y93.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.756ns (0.458ns logic, 0.298ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.736ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dDoutReg_23 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data1_reg_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.839ns (Levels of Logic = 0)
  Clock Path Skew:      0.103ns (0.391 - 0.288)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dDoutReg_23 to ftop/gbe0/gmac/txfun_inF/data1_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y170.XQ     Tcko                  0.417   ftop/gbe0/gmac/txF_dD_OUT<23>
                                                       ftop/gbe0/gmac/txF/dDoutReg_23
    SLICE_X92Y173.BX     net (fanout=2)        0.320   ftop/gbe0/gmac/txF_dD_OUT<23>
    SLICE_X92Y173.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txfun_inF/data1_reg<23>
                                                       ftop/gbe0/gmac/txfun_inF/data1_reg_23
    -------------------------------------------------  ---------------------------
    Total                                      0.839ns (0.519ns logic, 0.320ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.744ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.795ns (Levels of Logic = 0)
  Clock Path Skew:      0.051ns (0.369 - 0.318)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y91.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_3
    SLICE_X100Y90.BX     net (fanout=1)        0.297   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<3>
    SLICE_X100Y90.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.498ns logic, 0.297ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.747ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/dDoutReg_7 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_inF/data1_reg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.787ns (Levels of Logic = 0)
  Clock Path Skew:      0.040ns (0.319 - 0.279)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/dDoutReg_7 to ftop/gbe0/gmac/rxfun_inF/data1_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y92.XQ      Tcko                  0.396   ftop/gbe0/gmac/gmac_rx_get<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dDoutReg_7
    SLICE_X95Y92.BX      net (fanout=2)        0.329   ftop/gbe0/gmac/gmac_rx_get<7>
    SLICE_X95Y92.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_inF/data1_reg<7>
                                                       ftop/gbe0/gmac/rxfun_inF/data1_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.787ns (0.458ns logic, 0.329ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.750ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_25 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.770ns (Levels of Logic = 0)
  Clock Path Skew:      0.020ns (0.096 - 0.076)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_25 to ftop/gbe0/gmac/rxfun_outF/data1_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y99.XQ      Tcko                  0.396   ftop/gbe0/gmac/rxfun_sr<25>
                                                       ftop/gbe0/gmac/rxfun_sr_25
    SLICE_X85Y100.BX     net (fanout=2)        0.312   ftop/gbe0/gmac/rxfun_sr<25>
    SLICE_X85Y100.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_outF/data1_reg<5>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.770ns (0.458ns logic, 0.312ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.766ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.874ns (Levels of Logic = 0)
  Clock Path Skew:      0.108ns (0.707 - 0.599)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_0 to ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y190.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<0>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_0
    SLICE_X101Y193.BY    net (fanout=6)        0.356   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<0>
    SLICE_X101Y193.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.874ns (0.518ns logic, 0.356ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.776ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.776ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y89.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1_3
    SLICE_X101Y88.BX     net (fanout=2)        0.318   ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1<3>
    SLICE_X101Y88.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.776ns (0.458ns logic, 0.318ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.780ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxOper/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/rxOper/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.854ns (Levels of Logic = 0)
  Clock Path Skew:      0.074ns (0.352 - 0.278)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxOper/dSyncReg1 to ftop/gbe0/gmac/rxOper/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y137.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxOper/dSyncReg1
                                                       ftop/gbe0/gmac/rxOper/dSyncReg1
    SLICE_X98Y136.BY     net (fanout=1)        0.298   ftop/gbe0/gmac/rxOper/dSyncReg1
    SLICE_X98Y136.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxOper_dD_OUT
                                                       ftop/gbe0/gmac/rxOper/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      0.854ns (0.556ns logic, 0.298ns route)
                                                       (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.780ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/txF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.031 - 0.026)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dSyncReg1_1 to ftop/gbe0/gmac/txF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y172.XQ     Tcko                  0.396   ftop/gbe0/gmac/txF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/txF/dSyncReg1_1
    SLICE_X88Y173.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/txF/dSyncReg1<1>
    SLICE_X88Y173.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/txF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.498ns logic, 0.287ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.782ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.019 - 0.016)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1 to ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y191.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1
    SLICE_X96Y190.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<1>
    SLICE_X96Y190.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.498ns logic, 0.287ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.783ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.012 - 0.010)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_3 to ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y189.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_3
    SLICE_X90Y188.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<3>
    SLICE_X90Y188.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.498ns logic, 0.287ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.784ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.860ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (0.384 - 0.308)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_3 to ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y191.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_3
    SLICE_X101Y191.BX    net (fanout=4)        0.381   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<3>
    SLICE_X101Y191.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.860ns (0.479ns logic, 0.381ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.785ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dDoutReg_39 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data1_reg_39 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.839ns (Levels of Logic = 0)
  Clock Path Skew:      0.054ns (0.453 - 0.399)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dDoutReg_39 to ftop/gbe0/gmac/txfun_inF/data1_reg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y170.XQ     Tcko                  0.417   ftop/gbe0/gmac/txF_dD_OUT<39>
                                                       ftop/gbe0/gmac/txF/dDoutReg_39
    SLICE_X100Y173.BX    net (fanout=2)        0.320   ftop/gbe0/gmac/txF_dD_OUT<39>
    SLICE_X100Y173.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txfun_inF/data1_reg<39>
                                                       ftop/gbe0/gmac/txfun_inF/data1_reg_39
    -------------------------------------------------  ---------------------------
    Total                                      0.839ns (0.519ns logic, 0.320ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.787ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_23 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.805ns (Levels of Logic = 0)
  Clock Path Skew:      0.018ns (0.661 - 0.643)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_23 to ftop/gbe0/gmac/rxfun_outF/data1_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y102.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxfun_sr<23>
                                                       ftop/gbe0/gmac/rxfun_sr_23
    SLICE_X83Y105.BX     net (fanout=2)        0.347   ftop/gbe0/gmac/rxfun_sr<23>
    SLICE_X83Y105.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_outF/data1_reg<3>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.805ns (0.458ns logic, 0.347ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.789ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dGDeqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/txF/dGDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.797ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.053 - 0.045)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dGDeqPtr1_3 to ftop/gbe0/gmac/txF/dGDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y166.XQ     Tcko                  0.417   ftop/gbe0/gmac/txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txF/dGDeqPtr1_3
    SLICE_X91Y167.BX     net (fanout=2)        0.318   ftop/gbe0/gmac/txF/dGDeqPtr1<3>
    SLICE_X91Y167.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txF/dGDeqPtr<3>
                                                       ftop/gbe0/gmac/txF/dGDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.797ns (0.479ns logic, 0.318ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.793ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.854ns (Levels of Logic = 0)
  Clock Path Skew:      0.061ns (0.309 - 0.248)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_4 to ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y187.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<4>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_4
    SLICE_X94Y187.BY     net (fanout=1)        0.298   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<4>
    SLICE_X94Y187.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<4>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_4
    -------------------------------------------------  ---------------------------
    Total                                      0.854ns (0.556ns logic, 0.298ns route)
                                                       (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_3/SR
  Location pin: SLICE_X86Y188.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_3/SR
  Location pin: SLICE_X86Y188.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_2/SR
  Location pin: SLICE_X86Y188.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_2/SR
  Location pin: SLICE_X86Y188.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_4/SR
  Location pin: SLICE_X88Y188.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_4/SR
  Location pin: SLICE_X88Y188.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X80Y89.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X80Y89.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X80Y89.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X80Y89.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1/SR
  Location pin: SLICE_X86Y190.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1/SR
  Location pin: SLICE_X86Y190.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_0/SR
  Location pin: SLICE_X86Y190.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_0/SR
  Location pin: SLICE_X86Y190.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_3/SR
  Location pin: SLICE_X90Y188.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_3/SR
  Location pin: SLICE_X90Y188.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_2/SR
  Location pin: SLICE_X90Y188.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_2/SR
  Location pin: SLICE_X90Y188.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr1_3/SR
  Location pin: SLICE_X90Y166.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr1_3/SR
  Location pin: SLICE_X90Y166.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2537 paths analyzed, 478 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.864ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.853ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.333 - 0.344)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y125.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X104Y112.G2    net (fanout=20)       2.256   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X104Y112.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X109Y119.G4    net (fanout=25)       0.798   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X109Y119.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28
    SLICE_X109Y119.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28/O
    SLICE_X109Y119.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X105Y118.F1    net (fanout=2)        0.761   ftop/gbe0/gmac/gmac/N30
    SLICE_X105Y118.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN1
    SLICE_X105Y119.CE    net (fanout=1)        0.964   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
    SLICE_X105Y119.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      7.853ns (3.052ns logic, 4.801ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.453ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.330 - 0.344)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y125.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X104Y112.G2    net (fanout=20)       2.256   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X104Y112.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X109Y119.G4    net (fanout=25)       0.798   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X109Y119.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28
    SLICE_X109Y119.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28/O
    SLICE_X109Y119.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X105Y119.G1    net (fanout=2)        0.765   ftop/gbe0/gmac/gmac/N30
    SLICE_X105Y119.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X105Y121.CE    net (fanout=2)        0.561   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X105Y121.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      7.453ns (3.051ns logic, 4.402ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.453ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.330 - 0.344)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y125.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X104Y112.G2    net (fanout=20)       2.256   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X104Y112.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X109Y119.G4    net (fanout=25)       0.798   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X109Y119.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28
    SLICE_X109Y119.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28/O
    SLICE_X109Y119.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X105Y119.G1    net (fanout=2)        0.765   ftop/gbe0/gmac/gmac/N30
    SLICE_X105Y119.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X105Y121.CE    net (fanout=2)        0.561   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X105Y121.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      7.453ns (3.051ns logic, 4.402ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.391ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.330 - 0.344)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y125.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X104Y112.G2    net (fanout=20)       2.256   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X104Y112.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X109Y119.G4    net (fanout=25)       0.798   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X109Y119.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28
    SLICE_X109Y119.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28/O
    SLICE_X109Y119.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X105Y119.G1    net (fanout=2)        0.765   ftop/gbe0/gmac/gmac/N30
    SLICE_X105Y119.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X104Y120.CE    net (fanout=2)        0.499   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X104Y120.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      7.391ns (3.051ns logic, 4.340ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.391ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.330 - 0.344)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y125.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X104Y112.G2    net (fanout=20)       2.256   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X104Y112.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X109Y119.G4    net (fanout=25)       0.798   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X109Y119.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28
    SLICE_X109Y119.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28/O
    SLICE_X109Y119.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X105Y119.G1    net (fanout=2)        0.765   ftop/gbe0/gmac/gmac/N30
    SLICE_X105Y119.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X104Y120.CE    net (fanout=2)        0.499   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X104Y120.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      7.391ns (3.051ns logic, 4.340ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.661ns (Levels of Logic = 3)
  Clock Path Skew:      -0.107ns (0.654 - 0.761)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y125.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X102Y111.F1    net (fanout=20)       1.637   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X102Y111.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y104.G2    net (fanout=2)        0.576   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y104.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y110.G1    net (fanout=34)       0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y110.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X96Y100.CE     net (fanout=17)       1.248   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X96Y100.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      6.661ns (2.584ns logic, 4.077ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.661ns (Levels of Logic = 3)
  Clock Path Skew:      -0.107ns (0.654 - 0.761)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y125.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X102Y111.F1    net (fanout=20)       1.637   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X102Y111.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y104.G2    net (fanout=2)        0.576   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y104.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y110.G1    net (fanout=34)       0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y110.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X96Y100.CE     net (fanout=17)       1.248   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X96Y100.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_27
    -------------------------------------------------  ---------------------------
    Total                                      6.661ns (2.584ns logic, 4.077ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.646ns (Levels of Logic = 3)
  Clock Path Skew:      -0.111ns (0.650 - 0.761)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y125.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X102Y111.F1    net (fanout=20)       1.637   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X102Y111.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y104.G2    net (fanout=2)        0.576   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y104.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y110.G1    net (fanout=34)       0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y110.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X97Y98.CE      net (fanout=17)       1.233   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X97Y98.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      6.646ns (2.584ns logic, 4.062ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.646ns (Levels of Logic = 3)
  Clock Path Skew:      -0.111ns (0.650 - 0.761)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y125.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X102Y111.F1    net (fanout=20)       1.637   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X102Y111.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y104.G2    net (fanout=2)        0.576   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y104.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y110.G1    net (fanout=34)       0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y110.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X97Y98.CE      net (fanout=17)       1.233   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X97Y98.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      6.646ns (2.584ns logic, 4.062ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.464ns (Levels of Logic = 4)
  Clock Path Skew:      -0.121ns (0.687 - 0.808)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y88.XQ     Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg
    SLICE_X102Y112.F3    net (fanout=4)        1.737   ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N
    SLICE_X102Y112.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
    SLICE_X102Y113.F1    net (fanout=1)        0.115   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
    SLICE_X102Y113.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X105Y118.G2    net (fanout=15)       0.652   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X105Y118.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame73
    SLICE_X105Y118.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame73/O
    SLICE_X105Y118.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN1
    SLICE_X105Y119.CE    net (fanout=1)        0.964   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
    SLICE_X105Y119.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      6.464ns (2.975ns logic, 3.489ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.441ns (Levels of Logic = 3)
  Clock Path Skew:      -0.104ns (0.657 - 0.761)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y125.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X102Y111.F1    net (fanout=20)       1.637   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X102Y111.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y104.G2    net (fanout=2)        0.576   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y104.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y110.G1    net (fanout=34)       0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y110.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X97Y103.CE     net (fanout=17)       1.028   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X97Y103.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_2
    -------------------------------------------------  ---------------------------
    Total                                      6.441ns (2.584ns logic, 3.857ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.441ns (Levels of Logic = 3)
  Clock Path Skew:      -0.104ns (0.657 - 0.761)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y125.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X102Y111.F1    net (fanout=20)       1.637   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X102Y111.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y104.G2    net (fanout=2)        0.576   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y104.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y110.G1    net (fanout=34)       0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y110.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X97Y103.CE     net (fanout=17)       1.028   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X97Y103.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_3
    -------------------------------------------------  ---------------------------
    Total                                      6.441ns (2.584ns logic, 3.857ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.450ns (Levels of Logic = 4)
  Clock Path Skew:      -0.094ns (0.333 - 0.427)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDV to ftop/gbe0/gmac/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y117.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X104Y112.G1    net (fanout=4)        0.853   ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X104Y112.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X109Y119.G4    net (fanout=25)       0.798   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X109Y119.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28
    SLICE_X109Y119.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28/O
    SLICE_X109Y119.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X105Y118.F1    net (fanout=2)        0.761   ftop/gbe0/gmac/gmac/N30
    SLICE_X105Y118.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN1
    SLICE_X105Y119.CE    net (fanout=1)        0.964   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
    SLICE_X105Y119.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      6.450ns (3.052ns logic, 3.398ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.423ns (Levels of Logic = 3)
  Clock Path Skew:      -0.104ns (0.657 - 0.761)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y125.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X102Y111.F1    net (fanout=20)       1.637   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X102Y111.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y104.G2    net (fanout=2)        0.576   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y104.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y110.G1    net (fanout=34)       0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y110.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X96Y102.CE     net (fanout=17)       1.010   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X96Y102.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_6
    -------------------------------------------------  ---------------------------
    Total                                      6.423ns (2.584ns logic, 3.839ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.423ns (Levels of Logic = 3)
  Clock Path Skew:      -0.104ns (0.657 - 0.761)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y125.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X102Y111.F1    net (fanout=20)       1.637   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X102Y111.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y104.G2    net (fanout=2)        0.576   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y104.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y110.G1    net (fanout=34)       0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y110.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X96Y102.CE     net (fanout=17)       1.010   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X96Y102.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_7
    -------------------------------------------------  ---------------------------
    Total                                      6.423ns (2.584ns logic, 3.839ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.322ns (Levels of Logic = 4)
  Clock Path Skew:      -0.175ns (0.654 - 0.829)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y112.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X102Y111.G1    net (fanout=4)        0.468   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X102Y111.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X102Y111.F2    net (fanout=1)        0.315   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X102Y111.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y104.G2    net (fanout=2)        0.576   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y104.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y110.G1    net (fanout=34)       0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y110.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X96Y100.CE     net (fanout=17)       1.248   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X96Y100.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      6.322ns (3.099ns logic, 3.223ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.322ns (Levels of Logic = 4)
  Clock Path Skew:      -0.175ns (0.654 - 0.829)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y112.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X102Y111.G1    net (fanout=4)        0.468   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X102Y111.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X102Y111.F2    net (fanout=1)        0.315   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X102Y111.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y104.G2    net (fanout=2)        0.576   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y104.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y110.G1    net (fanout=34)       0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y110.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X96Y100.CE     net (fanout=17)       1.248   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X96Y100.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_27
    -------------------------------------------------  ---------------------------
    Total                                      6.322ns (3.099ns logic, 3.223ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.307ns (Levels of Logic = 4)
  Clock Path Skew:      -0.179ns (0.650 - 0.829)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y112.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X102Y111.G1    net (fanout=4)        0.468   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X102Y111.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X102Y111.F2    net (fanout=1)        0.315   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X102Y111.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y104.G2    net (fanout=2)        0.576   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y104.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y110.G1    net (fanout=34)       0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y110.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X97Y98.CE      net (fanout=17)       1.233   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X97Y98.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      6.307ns (3.099ns logic, 3.208ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.307ns (Levels of Logic = 4)
  Clock Path Skew:      -0.179ns (0.650 - 0.829)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y112.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X102Y111.G1    net (fanout=4)        0.468   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X102Y111.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X102Y111.F2    net (fanout=1)        0.315   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X102Y111.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y104.G2    net (fanout=2)        0.576   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y104.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y110.G1    net (fanout=34)       0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y110.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X97Y98.CE      net (fanout=17)       1.233   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X97Y98.CLK     Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      6.307ns (3.099ns logic, 3.208ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.517ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.415ns (Levels of Logic = 3)
  Clock Path Skew:      -0.068ns (0.693 - 0.761)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y125.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X102Y111.F1    net (fanout=20)       1.637   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X102Y111.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y104.G2    net (fanout=2)        0.576   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y104.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y110.G1    net (fanout=34)       0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y110.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X99Y100.CE     net (fanout=17)       1.002   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X99Y100.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_16
    -------------------------------------------------  ---------------------------
    Total                                      6.415ns (2.584ns logic, 3.831ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.732ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 0)
  Clock Path Skew:      0.053ns (0.381 - 0.328)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y91.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3
    SLICE_X102Y90.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>
    SLICE_X102Y90.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.498ns logic, 0.287ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.765ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.008 - 0.007)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y90.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X107Y91.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X107Y91.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.790ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_11 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.808ns (Levels of Logic = 0)
  Clock Path Skew:      0.018ns (0.075 - 0.057)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_11 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y108.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_11
    SLICE_X102Y107.BX    net (fanout=2)        0.310   ftop/gbe0/gmac/gmac/rxRS_rxPipe<11>
    SLICE_X102Y107.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_19
    -------------------------------------------------  ---------------------------
    Total                                      0.808ns (0.498ns logic, 0.310ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.801ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.854ns (Levels of Logic = 0)
  Clock Path Skew:      0.053ns (0.381 - 0.328)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y91.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2
    SLICE_X102Y90.BY     net (fanout=1)        0.298   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<2>
    SLICE_X102Y90.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.854ns (0.556ns logic, 0.298ns route)
                                                       (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.848ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_10 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.866ns (Levels of Logic = 0)
  Clock Path Skew:      0.018ns (0.075 - 0.057)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_10 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y108.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_10
    SLICE_X102Y107.BY    net (fanout=2)        0.310   ftop/gbe0/gmac/gmac/rxRS_rxPipe<10>
    SLICE_X102Y107.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_18
    -------------------------------------------------  ---------------------------
    Total                                      0.866ns (0.556ns logic, 0.310ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.851ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.921ns (Levels of Logic = 1)
  Clock Path Skew:      0.070ns (0.408 - 0.338)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y91.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X100Y93.G3     net (fanout=13)       0.503   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X100Y93.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.921ns (0.418ns logic, 0.503ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.851ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.921ns (Levels of Logic = 1)
  Clock Path Skew:      0.070ns (0.408 - 0.338)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y91.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X100Y92.G3     net (fanout=13)       0.503   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X100Y92.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.921ns (0.418ns logic, 0.503ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.851ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.921ns (Levels of Logic = 1)
  Clock Path Skew:      0.070ns (0.408 - 0.338)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y91.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X100Y92.G3     net (fanout=13)       0.503   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X100Y92.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.921ns (0.418ns logic, 0.503ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.851ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.921ns (Levels of Logic = 1)
  Clock Path Skew:      0.070ns (0.408 - 0.338)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y91.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X100Y93.G3     net (fanout=13)       0.503   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X100Y93.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.921ns (0.418ns logic, 0.503ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.864ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_25 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_33 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.880ns (Levels of Logic = 0)
  Clock Path Skew:      0.016ns (0.416 - 0.400)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_25 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y103.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_25
    SLICE_X102Y102.BX    net (fanout=5)        0.361   ftop/gbe0/gmac/gmac/rxRS_rxPipe<25>
    SLICE_X102Y102.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<33>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_33
    -------------------------------------------------  ---------------------------
    Total                                      0.880ns (0.519ns logic, 0.361ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.868ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.008 - 0.007)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1 to ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y125.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X98Y125.BY     net (fanout=1)        0.313   ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X98Y125.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.556ns logic, 0.313ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.871ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_31 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_39 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.063ns (Levels of Logic = 0)
  Clock Path Skew:      0.192ns (0.875 - 0.683)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_31 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y104.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_31
    SLICE_X100Y98.BX     net (fanout=5)        0.544   ftop/gbe0/gmac/gmac/rxRS_rxPipe<31>
    SLICE_X100Y98.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_39
    -------------------------------------------------  ---------------------------
    Total                                      1.063ns (0.519ns logic, 0.544ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.873ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_34 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_42 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.886ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.086 - 0.073)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_34 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y97.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_34
    SLICE_X101Y96.BY     net (fanout=2)        0.345   ftop/gbe0/gmac/gmac/rxRS_rxPipe<34>
    SLICE_X101Y96.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_42
    -------------------------------------------------  ---------------------------
    Total                                      0.886ns (0.541ns logic, 0.345ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.899ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.900ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.010 - 0.009)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y90.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3
    SLICE_X105Y91.BX     net (fanout=4)        0.442   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>
    SLICE_X105Y91.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.900ns (0.458ns logic, 0.442ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.904ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_9 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.997ns (Levels of Logic = 0)
  Clock Path Skew:      0.093ns (0.449 - 0.356)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_9 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y109.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_9
    SLICE_X102Y106.BX    net (fanout=2)        0.478   ftop/gbe0/gmac/gmac/rxRS_rxPipe<9>
    SLICE_X102Y106.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_17
    -------------------------------------------------  ---------------------------
    Total                                      0.997ns (0.519ns logic, 0.478ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.904ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.957ns (Levels of Logic = 0)
  Clock Path Skew:      0.053ns (0.397 - 0.344)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y89.YQ     Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_1
    SLICE_X104Y90.BX     net (fanout=7)        0.378   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<1>
    SLICE_X104Y90.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.957ns (0.579ns logic, 0.378ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.908ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_14 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.926ns (Levels of Logic = 0)
  Clock Path Skew:      0.018ns (0.075 - 0.057)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_14 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y108.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_14
    SLICE_X103Y106.BY    net (fanout=2)        0.327   ftop/gbe0/gmac/gmac/rxRS_rxPipe<14>
    SLICE_X103Y106.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_22
    -------------------------------------------------  ---------------------------
    Total                                      0.926ns (0.599ns logic, 0.327ns route)
                                                       (64.7% logic, 35.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.911ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.912ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.008 - 0.007)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y90.YQ     Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0
    SLICE_X107Y91.BY     net (fanout=1)        0.313   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<0>
    SLICE_X107Y91.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.912ns (0.599ns logic, 0.313ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.921ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.927ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.040 - 0.034)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0 to ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y101.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0
    SLICE_X102Y100.BY    net (fanout=1)        0.313   ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>
    SLICE_X102Y100.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.927ns (0.614ns logic, 0.313ns route)
                                                       (66.2% logic, 33.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.930ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_38 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_46 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.944ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (0.097 - 0.083)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_38 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y98.YQ     Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_38
    SLICE_X101Y99.BY     net (fanout=2)        0.345   ftop/gbe0/gmac/gmac/rxRS_rxPipe<38>
    SLICE_X101Y99.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxPipe<47>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_46
    -------------------------------------------------  ---------------------------
    Total                                      0.944ns (0.599ns logic, 0.345ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X102Y90.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X102Y90.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X102Y90.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X102Y90.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X106Y90.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X106Y90.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X106Y90.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X106Y90.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X104Y90.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X104Y90.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X104Y90.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X104Y90.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X106Y89.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X106Y89.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X106Y89.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X106Y89.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2/SR
  Location pin: SLICE_X98Y125.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2/SR
  Location pin: SLICE_X98Y125.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X102Y101.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X102Y101.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.270ns.
--------------------------------------------------------------------------------
Slack (setup path):     3.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.291ns (Levels of Logic = 0)
  Clock Path Skew:      -3.979ns (-1.312 - 2.667)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y31.YQ      Tcko                  0.596   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X71Y59.SR      net (fanout=3)        1.262   ftop/clkN210/rstInD
    SLICE_X71Y59.CLK     Tsrck                 0.433   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      2.291ns (1.029ns logic, 1.262ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      4.445ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.777ns (Levels of Logic = 0)
  Clock Path Skew:      -2.668ns (-0.534 - 2.134)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y31.YQ      Tcko                  0.477   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X71Y59.SR      net (fanout=3)        1.010   ftop/clkN210/rstInD
    SLICE_X71Y59.CLK     Tcksr       (-Th)    -0.290   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      1.777ns (0.767ns logic, 1.010ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X71Y59.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X71Y59.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X71Y59.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clkdv_unbuf"         TS_SYS0CLK * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 651841 paths analyzed, 14842 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.120ns.
--------------------------------------------------------------------------------
Slack (setup path):     1.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_36 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_32 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.915ns (Levels of Logic = 9)
  Clock Path Skew:      -0.205ns (0.772 - 0.977)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_36 to ftop/cp/cpRespF/data0_reg_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y76.XQ      Tcko                  0.495   ftop/cp/cpReq<36>
                                                       ftop/cp/cpReq_36
    SLICE_X40Y52.G2      net (fanout=31)       2.252   ftop/cp/cpReq<36>
    SLICE_X40Y52.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h19497<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X41Y53.F1      net (fanout=8)        0.175   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X41Y53.X       Tilo                  0.562   ftop/cp/_theResult_____1__h19497<2>
                                                       ftop/cp/_theResult_____1__h19497<2>1
    SLICE_X42Y47.G1      net (fanout=7)        1.460   ftop/cp/_theResult_____1__h19497<2>
    SLICE_X42Y47.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X42Y47.F2      net (fanout=11)       0.423   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X42Y47.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T1
    SLICE_X39Y34.G4      net (fanout=17)       1.220   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T
    SLICE_X39Y34.Y       Tilo                  0.561   ftop/cp/wci_reqF_q_0_EN
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_211
    SLICE_X45Y48.G3      net (fanout=9)        1.186   ftop/cp/N40
    SLICE_X45Y48.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X52Y61.G4      net (fanout=8)        1.647   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X52Y61.Y       Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X57Y61.G4      net (fanout=7)        0.320   ftop/cp/cpRespF_ENQ
    SLICE_X57Y61.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X56Y75.F4      net (fanout=40)       1.620   ftop/cp/cpRespF/d0h
    SLICE_X56Y75.X       Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<32>
                                                       ftop/cp/cpRespF/data0_reg_or0000<32>_SW0
    SLICE_X56Y74.SR      net (fanout=1)        0.941   ftop/cp/cpRespF/N28
    SLICE_X56Y74.CLK     Tsrck                 0.433   ftop/cp_server_response_get<32>
                                                       ftop/cp/cpRespF/data0_reg_32
    -------------------------------------------------  ---------------------------
    Total                                     17.915ns (6.671ns logic, 11.244ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_37 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_32 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.929ns (Levels of Logic = 9)
  Clock Path Skew:      -0.159ns (0.772 - 0.931)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_37 to ftop/cp/cpRespF/data0_reg_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y74.YQ      Tcko                  0.596   ftop/cp/cpReq<38>
                                                       ftop/cp/cpReq_37
    SLICE_X40Y52.G3      net (fanout=27)       2.165   ftop/cp/cpReq<37>
    SLICE_X40Y52.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h19497<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X41Y53.F1      net (fanout=8)        0.175   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X41Y53.X       Tilo                  0.562   ftop/cp/_theResult_____1__h19497<2>
                                                       ftop/cp/_theResult_____1__h19497<2>1
    SLICE_X42Y47.G1      net (fanout=7)        1.460   ftop/cp/_theResult_____1__h19497<2>
    SLICE_X42Y47.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X42Y47.F2      net (fanout=11)       0.423   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X42Y47.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T1
    SLICE_X39Y34.G4      net (fanout=17)       1.220   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T
    SLICE_X39Y34.Y       Tilo                  0.561   ftop/cp/wci_reqF_q_0_EN
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_211
    SLICE_X45Y48.G3      net (fanout=9)        1.186   ftop/cp/N40
    SLICE_X45Y48.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X52Y61.G4      net (fanout=8)        1.647   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X52Y61.Y       Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X57Y61.G4      net (fanout=7)        0.320   ftop/cp/cpRespF_ENQ
    SLICE_X57Y61.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X56Y75.F4      net (fanout=40)       1.620   ftop/cp/cpRespF/d0h
    SLICE_X56Y75.X       Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<32>
                                                       ftop/cp/cpRespF/data0_reg_or0000<32>_SW0
    SLICE_X56Y74.SR      net (fanout=1)        0.941   ftop/cp/cpRespF/N28
    SLICE_X56Y74.CLK     Tsrck                 0.433   ftop/cp_server_response_get<32>
                                                       ftop/cp/cpRespF/data0_reg_32
    -------------------------------------------------  ---------------------------
    Total                                     17.929ns (6.772ns logic, 11.157ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_36 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.958ns (Levels of Logic = 9)
  Clock Path Skew:      -0.090ns (0.887 - 0.977)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_36 to ftop/cp/cpRespF/data0_reg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y76.XQ      Tcko                  0.495   ftop/cp/cpReq<36>
                                                       ftop/cp/cpReq_36
    SLICE_X40Y52.G2      net (fanout=31)       2.252   ftop/cp/cpReq<36>
    SLICE_X40Y52.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h19497<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X41Y53.F1      net (fanout=8)        0.175   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X41Y53.X       Tilo                  0.562   ftop/cp/_theResult_____1__h19497<2>
                                                       ftop/cp/_theResult_____1__h19497<2>1
    SLICE_X42Y47.G1      net (fanout=7)        1.460   ftop/cp/_theResult_____1__h19497<2>
    SLICE_X42Y47.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X42Y47.F2      net (fanout=11)       0.423   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X42Y47.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T1
    SLICE_X39Y34.G4      net (fanout=17)       1.220   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T
    SLICE_X39Y34.Y       Tilo                  0.561   ftop/cp/wci_reqF_q_0_EN
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_211
    SLICE_X45Y48.G3      net (fanout=9)        1.186   ftop/cp/N40
    SLICE_X45Y48.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X52Y61.G4      net (fanout=8)        1.647   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X52Y61.Y       Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X57Y61.G4      net (fanout=7)        0.320   ftop/cp/cpRespF_ENQ
    SLICE_X57Y61.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X57Y70.F2      net (fanout=40)       1.673   ftop/cp/cpRespF/d0h
    SLICE_X57Y70.X       Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<24>
                                                       ftop/cp/cpRespF/data0_reg_or0000<24>_SW0
    SLICE_X56Y71.SR      net (fanout=1)        0.970   ftop/cp/cpRespF/N46
    SLICE_X56Y71.CLK     Tsrck                 0.433   ftop/cp_server_response_get<24>
                                                       ftop/cp/cpRespF/data0_reg_24
    -------------------------------------------------  ---------------------------
    Total                                     17.958ns (6.632ns logic, 11.326ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_37 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.972ns (Levels of Logic = 9)
  Clock Path Skew:      -0.044ns (0.887 - 0.931)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_37 to ftop/cp/cpRespF/data0_reg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y74.YQ      Tcko                  0.596   ftop/cp/cpReq<38>
                                                       ftop/cp/cpReq_37
    SLICE_X40Y52.G3      net (fanout=27)       2.165   ftop/cp/cpReq<37>
    SLICE_X40Y52.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h19497<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X41Y53.F1      net (fanout=8)        0.175   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X41Y53.X       Tilo                  0.562   ftop/cp/_theResult_____1__h19497<2>
                                                       ftop/cp/_theResult_____1__h19497<2>1
    SLICE_X42Y47.G1      net (fanout=7)        1.460   ftop/cp/_theResult_____1__h19497<2>
    SLICE_X42Y47.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X42Y47.F2      net (fanout=11)       0.423   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X42Y47.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T1
    SLICE_X39Y34.G4      net (fanout=17)       1.220   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T
    SLICE_X39Y34.Y       Tilo                  0.561   ftop/cp/wci_reqF_q_0_EN
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_211
    SLICE_X45Y48.G3      net (fanout=9)        1.186   ftop/cp/N40
    SLICE_X45Y48.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X52Y61.G4      net (fanout=8)        1.647   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X52Y61.Y       Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X57Y61.G4      net (fanout=7)        0.320   ftop/cp/cpRespF_ENQ
    SLICE_X57Y61.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X57Y70.F2      net (fanout=40)       1.673   ftop/cp/cpRespF/d0h
    SLICE_X57Y70.X       Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<24>
                                                       ftop/cp/cpRespF/data0_reg_or0000<24>_SW0
    SLICE_X56Y71.SR      net (fanout=1)        0.970   ftop/cp/cpRespF/N46
    SLICE_X56Y71.CLK     Tsrck                 0.433   ftop/cp_server_response_get<24>
                                                       ftop/cp/cpRespF/data0_reg_24
    -------------------------------------------------  ---------------------------
    Total                                     17.972ns (6.733ns logic, 11.239ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_36 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.659ns (Levels of Logic = 9)
  Clock Path Skew:      -0.103ns (0.874 - 0.977)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_36 to ftop/cp/cpRespF/data0_reg_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y76.XQ      Tcko                  0.495   ftop/cp/cpReq<36>
                                                       ftop/cp/cpReq_36
    SLICE_X40Y52.G2      net (fanout=31)       2.252   ftop/cp/cpReq<36>
    SLICE_X40Y52.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h19497<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X41Y53.F1      net (fanout=8)        0.175   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X41Y53.X       Tilo                  0.562   ftop/cp/_theResult_____1__h19497<2>
                                                       ftop/cp/_theResult_____1__h19497<2>1
    SLICE_X42Y47.G1      net (fanout=7)        1.460   ftop/cp/_theResult_____1__h19497<2>
    SLICE_X42Y47.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X42Y47.F2      net (fanout=11)       0.423   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X42Y47.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T1
    SLICE_X39Y34.G4      net (fanout=17)       1.220   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T
    SLICE_X39Y34.Y       Tilo                  0.561   ftop/cp/wci_reqF_q_0_EN
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_211
    SLICE_X45Y48.G3      net (fanout=9)        1.186   ftop/cp/N40
    SLICE_X45Y48.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X52Y61.G4      net (fanout=8)        1.647   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X52Y61.Y       Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X57Y61.G4      net (fanout=7)        0.320   ftop/cp/cpRespF_ENQ
    SLICE_X57Y61.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X57Y68.F1      net (fanout=40)       1.639   ftop/cp/cpRespF/d0h
    SLICE_X57Y68.X       Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<26>
                                                       ftop/cp/cpRespF/data0_reg_or0000<26>_SW0
    SLICE_X56Y67.SR      net (fanout=1)        0.705   ftop/cp/cpRespF/N42
    SLICE_X56Y67.CLK     Tsrck                 0.433   ftop/cp_server_response_get<26>
                                                       ftop/cp/cpRespF/data0_reg_26
    -------------------------------------------------  ---------------------------
    Total                                     17.659ns (6.632ns logic, 11.027ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_37 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.673ns (Levels of Logic = 9)
  Clock Path Skew:      -0.057ns (0.874 - 0.931)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_37 to ftop/cp/cpRespF/data0_reg_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y74.YQ      Tcko                  0.596   ftop/cp/cpReq<38>
                                                       ftop/cp/cpReq_37
    SLICE_X40Y52.G3      net (fanout=27)       2.165   ftop/cp/cpReq<37>
    SLICE_X40Y52.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h19497<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X41Y53.F1      net (fanout=8)        0.175   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X41Y53.X       Tilo                  0.562   ftop/cp/_theResult_____1__h19497<2>
                                                       ftop/cp/_theResult_____1__h19497<2>1
    SLICE_X42Y47.G1      net (fanout=7)        1.460   ftop/cp/_theResult_____1__h19497<2>
    SLICE_X42Y47.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X42Y47.F2      net (fanout=11)       0.423   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X42Y47.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T1
    SLICE_X39Y34.G4      net (fanout=17)       1.220   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T
    SLICE_X39Y34.Y       Tilo                  0.561   ftop/cp/wci_reqF_q_0_EN
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_211
    SLICE_X45Y48.G3      net (fanout=9)        1.186   ftop/cp/N40
    SLICE_X45Y48.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X52Y61.G4      net (fanout=8)        1.647   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X52Y61.Y       Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X57Y61.G4      net (fanout=7)        0.320   ftop/cp/cpRespF_ENQ
    SLICE_X57Y61.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X57Y68.F1      net (fanout=40)       1.639   ftop/cp/cpRespF/d0h
    SLICE_X57Y68.X       Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<26>
                                                       ftop/cp/cpRespF/data0_reg_or0000<26>_SW0
    SLICE_X56Y67.SR      net (fanout=1)        0.705   ftop/cp/cpRespF/N42
    SLICE_X56Y67.CLK     Tsrck                 0.433   ftop/cp_server_response_get<26>
                                                       ftop/cp/cpRespF/data0_reg_26
    -------------------------------------------------  ---------------------------
    Total                                     17.673ns (6.733ns logic, 10.940ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_36 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.537ns (Levels of Logic = 9)
  Clock Path Skew:      -0.184ns (0.793 - 0.977)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_36 to ftop/cp/cpRespF/data0_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y76.XQ      Tcko                  0.495   ftop/cp/cpReq<36>
                                                       ftop/cp/cpReq_36
    SLICE_X40Y52.G2      net (fanout=31)       2.252   ftop/cp/cpReq<36>
    SLICE_X40Y52.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h19497<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X41Y53.F1      net (fanout=8)        0.175   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X41Y53.X       Tilo                  0.562   ftop/cp/_theResult_____1__h19497<2>
                                                       ftop/cp/_theResult_____1__h19497<2>1
    SLICE_X42Y47.G1      net (fanout=7)        1.460   ftop/cp/_theResult_____1__h19497<2>
    SLICE_X42Y47.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X42Y47.F2      net (fanout=11)       0.423   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X42Y47.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T1
    SLICE_X39Y34.G4      net (fanout=17)       1.220   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T
    SLICE_X39Y34.Y       Tilo                  0.561   ftop/cp/wci_reqF_q_0_EN
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_211
    SLICE_X45Y48.G3      net (fanout=9)        1.186   ftop/cp/N40
    SLICE_X45Y48.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X52Y61.G4      net (fanout=8)        1.647   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X52Y61.Y       Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X57Y61.G4      net (fanout=7)        0.320   ftop/cp/cpRespF_ENQ
    SLICE_X57Y61.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X64Y62.F1      net (fanout=40)       1.212   ftop/cp/cpRespF/d0h
    SLICE_X64Y62.X       Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<10>
                                                       ftop/cp/cpRespF/data0_reg_or0000<10>_SW0
    SLICE_X64Y63.SR      net (fanout=1)        0.971   ftop/cp/cpRespF/N76
    SLICE_X64Y63.CLK     Tsrck                 0.433   ftop/cp_server_response_get<10>
                                                       ftop/cp/cpRespF/data0_reg_10
    -------------------------------------------------  ---------------------------
    Total                                     17.537ns (6.671ns logic, 10.866ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_37 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.551ns (Levels of Logic = 9)
  Clock Path Skew:      -0.138ns (0.793 - 0.931)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_37 to ftop/cp/cpRespF/data0_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y74.YQ      Tcko                  0.596   ftop/cp/cpReq<38>
                                                       ftop/cp/cpReq_37
    SLICE_X40Y52.G3      net (fanout=27)       2.165   ftop/cp/cpReq<37>
    SLICE_X40Y52.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h19497<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X41Y53.F1      net (fanout=8)        0.175   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X41Y53.X       Tilo                  0.562   ftop/cp/_theResult_____1__h19497<2>
                                                       ftop/cp/_theResult_____1__h19497<2>1
    SLICE_X42Y47.G1      net (fanout=7)        1.460   ftop/cp/_theResult_____1__h19497<2>
    SLICE_X42Y47.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X42Y47.F2      net (fanout=11)       0.423   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X42Y47.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T1
    SLICE_X39Y34.G4      net (fanout=17)       1.220   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T
    SLICE_X39Y34.Y       Tilo                  0.561   ftop/cp/wci_reqF_q_0_EN
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_211
    SLICE_X45Y48.G3      net (fanout=9)        1.186   ftop/cp/N40
    SLICE_X45Y48.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X52Y61.G4      net (fanout=8)        1.647   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X52Y61.Y       Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X57Y61.G4      net (fanout=7)        0.320   ftop/cp/cpRespF_ENQ
    SLICE_X57Y61.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X64Y62.F1      net (fanout=40)       1.212   ftop/cp/cpRespF/d0h
    SLICE_X64Y62.X       Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<10>
                                                       ftop/cp/cpRespF/data0_reg_or0000<10>_SW0
    SLICE_X64Y63.SR      net (fanout=1)        0.971   ftop/cp/cpRespF/N76
    SLICE_X64Y63.CLK     Tsrck                 0.433   ftop/cp_server_response_get<10>
                                                       ftop/cp/cpRespF/data0_reg_10
    -------------------------------------------------  ---------------------------
    Total                                     17.551ns (6.772ns logic, 10.779ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_36 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_33 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.464ns (Levels of Logic = 9)
  Clock Path Skew:      -0.205ns (0.772 - 0.977)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_36 to ftop/cp/cpRespF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y76.XQ      Tcko                  0.495   ftop/cp/cpReq<36>
                                                       ftop/cp/cpReq_36
    SLICE_X40Y52.G2      net (fanout=31)       2.252   ftop/cp/cpReq<36>
    SLICE_X40Y52.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h19497<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X41Y53.F1      net (fanout=8)        0.175   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X41Y53.X       Tilo                  0.562   ftop/cp/_theResult_____1__h19497<2>
                                                       ftop/cp/_theResult_____1__h19497<2>1
    SLICE_X42Y47.G1      net (fanout=7)        1.460   ftop/cp/_theResult_____1__h19497<2>
    SLICE_X42Y47.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X42Y47.F2      net (fanout=11)       0.423   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X42Y47.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T1
    SLICE_X39Y34.G4      net (fanout=17)       1.220   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T
    SLICE_X39Y34.Y       Tilo                  0.561   ftop/cp/wci_reqF_q_0_EN
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_211
    SLICE_X45Y48.G3      net (fanout=9)        1.186   ftop/cp/N40
    SLICE_X45Y48.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X52Y61.G4      net (fanout=8)        1.647   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X52Y61.Y       Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X57Y61.G4      net (fanout=7)        0.320   ftop/cp/cpRespF_ENQ
    SLICE_X57Y61.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X57Y75.F3      net (fanout=40)       1.842   ftop/cp/cpRespF/d0h
    SLICE_X57Y75.X       Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<33>
                                                       ftop/cp/cpRespF/data0_reg_or0000<33>_SW0
    SLICE_X57Y74.SR      net (fanout=1)        0.307   ftop/cp/cpRespF/N26
    SLICE_X57Y74.CLK     Tsrck                 0.433   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     17.464ns (6.632ns logic, 10.832ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_32 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.543ns (Levels of Logic = 9)
  Clock Path Skew:      -0.094ns (0.772 - 0.866)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y79.YQ      Tcko                  0.596   ftop/cp/cpReq<16>
                                                       ftop/cp/cpReq_24
    SLICE_X41Y53.G1      net (fanout=8)        1.967   ftop/cp/cpReq<24>
    SLICE_X41Y53.Y       Tilo                  0.561   ftop/cp/_theResult_____1__h19497<2>
                                                       ftop/cp/Msub_wn___1__h20268_cy<1>11
    SLICE_X41Y53.F4      net (fanout=2)        0.042   ftop/cp/Msub_wn___1__h20268_cy<1>
    SLICE_X41Y53.X       Tilo                  0.562   ftop/cp/_theResult_____1__h19497<2>
                                                       ftop/cp/_theResult_____1__h19497<2>1
    SLICE_X42Y47.G1      net (fanout=7)        1.460   ftop/cp/_theResult_____1__h19497<2>
    SLICE_X42Y47.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X42Y47.F2      net (fanout=11)       0.423   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X42Y47.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T1
    SLICE_X39Y34.G4      net (fanout=17)       1.220   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T
    SLICE_X39Y34.Y       Tilo                  0.561   ftop/cp/wci_reqF_q_0_EN
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_211
    SLICE_X45Y48.G3      net (fanout=9)        1.186   ftop/cp/N40
    SLICE_X45Y48.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X52Y61.G4      net (fanout=8)        1.647   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X52Y61.Y       Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X57Y61.G4      net (fanout=7)        0.320   ftop/cp/cpRespF_ENQ
    SLICE_X57Y61.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X56Y75.F4      net (fanout=40)       1.620   ftop/cp/cpRespF/d0h
    SLICE_X56Y75.X       Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<32>
                                                       ftop/cp/cpRespF/data0_reg_or0000<32>_SW0
    SLICE_X56Y74.SR      net (fanout=1)        0.941   ftop/cp/cpRespF/N28
    SLICE_X56Y74.CLK     Tsrck                 0.433   ftop/cp_server_response_get<32>
                                                       ftop/cp/cpRespF/data0_reg_32
    -------------------------------------------------  ---------------------------
    Total                                     17.543ns (6.717ns logic, 10.826ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_37 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_33 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.478ns (Levels of Logic = 9)
  Clock Path Skew:      -0.159ns (0.772 - 0.931)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_37 to ftop/cp/cpRespF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y74.YQ      Tcko                  0.596   ftop/cp/cpReq<38>
                                                       ftop/cp/cpReq_37
    SLICE_X40Y52.G3      net (fanout=27)       2.165   ftop/cp/cpReq<37>
    SLICE_X40Y52.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h19497<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X41Y53.F1      net (fanout=8)        0.175   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X41Y53.X       Tilo                  0.562   ftop/cp/_theResult_____1__h19497<2>
                                                       ftop/cp/_theResult_____1__h19497<2>1
    SLICE_X42Y47.G1      net (fanout=7)        1.460   ftop/cp/_theResult_____1__h19497<2>
    SLICE_X42Y47.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X42Y47.F2      net (fanout=11)       0.423   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X42Y47.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T1
    SLICE_X39Y34.G4      net (fanout=17)       1.220   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T
    SLICE_X39Y34.Y       Tilo                  0.561   ftop/cp/wci_reqF_q_0_EN
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_211
    SLICE_X45Y48.G3      net (fanout=9)        1.186   ftop/cp/N40
    SLICE_X45Y48.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X52Y61.G4      net (fanout=8)        1.647   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X52Y61.Y       Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X57Y61.G4      net (fanout=7)        0.320   ftop/cp/cpRespF_ENQ
    SLICE_X57Y61.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X57Y75.F3      net (fanout=40)       1.842   ftop/cp/cpRespF/d0h
    SLICE_X57Y75.X       Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<33>
                                                       ftop/cp/cpRespF/data0_reg_or0000<33>_SW0
    SLICE_X57Y74.SR      net (fanout=1)        0.307   ftop/cp/cpRespF/N26
    SLICE_X57Y74.CLK     Tsrck                 0.433   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     17.478ns (6.733ns logic, 10.745ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_36 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_32 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.419ns (Levels of Logic = 8)
  Clock Path Skew:      -0.205ns (0.772 - 0.977)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_36 to ftop/cp/cpRespF/data0_reg_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y76.XQ      Tcko                  0.495   ftop/cp/cpReq<36>
                                                       ftop/cp/cpReq_36
    SLICE_X40Y52.G2      net (fanout=31)       2.252   ftop/cp/cpReq<36>
    SLICE_X40Y52.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h19497<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X41Y53.F1      net (fanout=8)        0.175   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X41Y53.X       Tilo                  0.562   ftop/cp/_theResult_____1__h19497<2>
                                                       ftop/cp/_theResult_____1__h19497<2>1
    SLICE_X42Y47.G1      net (fanout=7)        1.460   ftop/cp/_theResult_____1__h19497<2>
    SLICE_X42Y47.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X39Y34.G2      net (fanout=11)       1.748   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X39Y34.Y       Tilo                  0.561   ftop/cp/wci_reqF_q_0_EN
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_211
    SLICE_X45Y48.G3      net (fanout=9)        1.186   ftop/cp/N40
    SLICE_X45Y48.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X52Y61.G4      net (fanout=8)        1.647   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X52Y61.Y       Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X57Y61.G4      net (fanout=7)        0.320   ftop/cp/cpRespF_ENQ
    SLICE_X57Y61.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X56Y75.F4      net (fanout=40)       1.620   ftop/cp/cpRespF/d0h
    SLICE_X56Y75.X       Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<32>
                                                       ftop/cp/cpRespF/data0_reg_or0000<32>_SW0
    SLICE_X56Y74.SR      net (fanout=1)        0.941   ftop/cp/cpRespF/N28
    SLICE_X56Y74.CLK     Tsrck                 0.433   ftop/cp_server_response_get<32>
                                                       ftop/cp/cpRespF/data0_reg_32
    -------------------------------------------------  ---------------------------
    Total                                     17.419ns (6.070ns logic, 11.349ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_37 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_32 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.433ns (Levels of Logic = 8)
  Clock Path Skew:      -0.159ns (0.772 - 0.931)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_37 to ftop/cp/cpRespF/data0_reg_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y74.YQ      Tcko                  0.596   ftop/cp/cpReq<38>
                                                       ftop/cp/cpReq_37
    SLICE_X40Y52.G3      net (fanout=27)       2.165   ftop/cp/cpReq<37>
    SLICE_X40Y52.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h19497<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X41Y53.F1      net (fanout=8)        0.175   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X41Y53.X       Tilo                  0.562   ftop/cp/_theResult_____1__h19497<2>
                                                       ftop/cp/_theResult_____1__h19497<2>1
    SLICE_X42Y47.G1      net (fanout=7)        1.460   ftop/cp/_theResult_____1__h19497<2>
    SLICE_X42Y47.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X39Y34.G2      net (fanout=11)       1.748   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X39Y34.Y       Tilo                  0.561   ftop/cp/wci_reqF_q_0_EN
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_211
    SLICE_X45Y48.G3      net (fanout=9)        1.186   ftop/cp/N40
    SLICE_X45Y48.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X52Y61.G4      net (fanout=8)        1.647   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X52Y61.Y       Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X57Y61.G4      net (fanout=7)        0.320   ftop/cp/cpRespF_ENQ
    SLICE_X57Y61.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X56Y75.F4      net (fanout=40)       1.620   ftop/cp/cpRespF/d0h
    SLICE_X56Y75.X       Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<32>
                                                       ftop/cp/cpRespF/data0_reg_or0000<32>_SW0
    SLICE_X56Y74.SR      net (fanout=1)        0.941   ftop/cp/cpRespF/N28
    SLICE_X56Y74.CLK     Tsrck                 0.433   ftop/cp_server_response_get<32>
                                                       ftop/cp/cpRespF/data0_reg_32
    -------------------------------------------------  ---------------------------
    Total                                     17.433ns (6.171ns logic, 11.262ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.422ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_36 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.428ns (Levels of Logic = 9)
  Clock Path Skew:      -0.150ns (0.827 - 0.977)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_36 to ftop/cp/cpRespF/data0_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y76.XQ      Tcko                  0.495   ftop/cp/cpReq<36>
                                                       ftop/cp/cpReq_36
    SLICE_X40Y52.G2      net (fanout=31)       2.252   ftop/cp/cpReq<36>
    SLICE_X40Y52.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h19497<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X41Y53.F1      net (fanout=8)        0.175   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X41Y53.X       Tilo                  0.562   ftop/cp/_theResult_____1__h19497<2>
                                                       ftop/cp/_theResult_____1__h19497<2>1
    SLICE_X42Y47.G1      net (fanout=7)        1.460   ftop/cp/_theResult_____1__h19497<2>
    SLICE_X42Y47.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X42Y47.F2      net (fanout=11)       0.423   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X42Y47.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T1
    SLICE_X39Y34.G4      net (fanout=17)       1.220   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T
    SLICE_X39Y34.Y       Tilo                  0.561   ftop/cp/wci_reqF_q_0_EN
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_211
    SLICE_X45Y48.G3      net (fanout=9)        1.186   ftop/cp/N40
    SLICE_X45Y48.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X52Y61.G4      net (fanout=8)        1.647   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X52Y61.Y       Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X57Y61.G4      net (fanout=7)        0.320   ftop/cp/cpRespF_ENQ
    SLICE_X57Y61.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X58Y69.F3      net (fanout=40)       1.133   ftop/cp/cpRespF/d0h
    SLICE_X58Y69.X       Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<31>
                                                       ftop/cp/cpRespF/data0_reg_or0000<31>_SW0
    SLICE_X58Y68.SR      net (fanout=1)        0.941   ftop/cp/cpRespF/N30
    SLICE_X58Y68.CLK     Tsrck                 0.433   ftop/cp_server_response_get<31>
                                                       ftop/cp/cpRespF/data0_reg_31
    -------------------------------------------------  ---------------------------
    Total                                     17.428ns (6.671ns logic, 10.757ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.586ns (Levels of Logic = 9)
  Clock Path Skew:      0.021ns (0.887 - 0.866)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y79.YQ      Tcko                  0.596   ftop/cp/cpReq<16>
                                                       ftop/cp/cpReq_24
    SLICE_X41Y53.G1      net (fanout=8)        1.967   ftop/cp/cpReq<24>
    SLICE_X41Y53.Y       Tilo                  0.561   ftop/cp/_theResult_____1__h19497<2>
                                                       ftop/cp/Msub_wn___1__h20268_cy<1>11
    SLICE_X41Y53.F4      net (fanout=2)        0.042   ftop/cp/Msub_wn___1__h20268_cy<1>
    SLICE_X41Y53.X       Tilo                  0.562   ftop/cp/_theResult_____1__h19497<2>
                                                       ftop/cp/_theResult_____1__h19497<2>1
    SLICE_X42Y47.G1      net (fanout=7)        1.460   ftop/cp/_theResult_____1__h19497<2>
    SLICE_X42Y47.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X42Y47.F2      net (fanout=11)       0.423   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X42Y47.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T1
    SLICE_X39Y34.G4      net (fanout=17)       1.220   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T
    SLICE_X39Y34.Y       Tilo                  0.561   ftop/cp/wci_reqF_q_0_EN
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_211
    SLICE_X45Y48.G3      net (fanout=9)        1.186   ftop/cp/N40
    SLICE_X45Y48.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X52Y61.G4      net (fanout=8)        1.647   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X52Y61.Y       Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X57Y61.G4      net (fanout=7)        0.320   ftop/cp/cpRespF_ENQ
    SLICE_X57Y61.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X57Y70.F2      net (fanout=40)       1.673   ftop/cp/cpRespF/d0h
    SLICE_X57Y70.X       Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<24>
                                                       ftop/cp/cpRespF/data0_reg_or0000<24>_SW0
    SLICE_X56Y71.SR      net (fanout=1)        0.970   ftop/cp/cpRespF/N46
    SLICE_X56Y71.CLK     Tsrck                 0.433   ftop/cp_server_response_get<24>
                                                       ftop/cp/cpRespF/data0_reg_24
    -------------------------------------------------  ---------------------------
    Total                                     17.586ns (6.678ns logic, 10.908ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_36 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.462ns (Levels of Logic = 8)
  Clock Path Skew:      -0.090ns (0.887 - 0.977)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_36 to ftop/cp/cpRespF/data0_reg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y76.XQ      Tcko                  0.495   ftop/cp/cpReq<36>
                                                       ftop/cp/cpReq_36
    SLICE_X40Y52.G2      net (fanout=31)       2.252   ftop/cp/cpReq<36>
    SLICE_X40Y52.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h19497<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X41Y53.F1      net (fanout=8)        0.175   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X41Y53.X       Tilo                  0.562   ftop/cp/_theResult_____1__h19497<2>
                                                       ftop/cp/_theResult_____1__h19497<2>1
    SLICE_X42Y47.G1      net (fanout=7)        1.460   ftop/cp/_theResult_____1__h19497<2>
    SLICE_X42Y47.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X39Y34.G2      net (fanout=11)       1.748   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X39Y34.Y       Tilo                  0.561   ftop/cp/wci_reqF_q_0_EN
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_211
    SLICE_X45Y48.G3      net (fanout=9)        1.186   ftop/cp/N40
    SLICE_X45Y48.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X52Y61.G4      net (fanout=8)        1.647   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X52Y61.Y       Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X57Y61.G4      net (fanout=7)        0.320   ftop/cp/cpRespF_ENQ
    SLICE_X57Y61.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X57Y70.F2      net (fanout=40)       1.673   ftop/cp/cpRespF/d0h
    SLICE_X57Y70.X       Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<24>
                                                       ftop/cp/cpRespF/data0_reg_or0000<24>_SW0
    SLICE_X56Y71.SR      net (fanout=1)        0.970   ftop/cp/cpRespF/N46
    SLICE_X56Y71.CLK     Tsrck                 0.433   ftop/cp_server_response_get<24>
                                                       ftop/cp/cpRespF/data0_reg_24
    -------------------------------------------------  ---------------------------
    Total                                     17.462ns (6.031ns logic, 11.431ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_37 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.442ns (Levels of Logic = 9)
  Clock Path Skew:      -0.104ns (0.827 - 0.931)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_37 to ftop/cp/cpRespF/data0_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y74.YQ      Tcko                  0.596   ftop/cp/cpReq<38>
                                                       ftop/cp/cpReq_37
    SLICE_X40Y52.G3      net (fanout=27)       2.165   ftop/cp/cpReq<37>
    SLICE_X40Y52.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h19497<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X41Y53.F1      net (fanout=8)        0.175   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X41Y53.X       Tilo                  0.562   ftop/cp/_theResult_____1__h19497<2>
                                                       ftop/cp/_theResult_____1__h19497<2>1
    SLICE_X42Y47.G1      net (fanout=7)        1.460   ftop/cp/_theResult_____1__h19497<2>
    SLICE_X42Y47.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X42Y47.F2      net (fanout=11)       0.423   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X42Y47.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T1
    SLICE_X39Y34.G4      net (fanout=17)       1.220   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T
    SLICE_X39Y34.Y       Tilo                  0.561   ftop/cp/wci_reqF_q_0_EN
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_211
    SLICE_X45Y48.G3      net (fanout=9)        1.186   ftop/cp/N40
    SLICE_X45Y48.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X52Y61.G4      net (fanout=8)        1.647   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X52Y61.Y       Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X57Y61.G4      net (fanout=7)        0.320   ftop/cp/cpRespF_ENQ
    SLICE_X57Y61.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X58Y69.F3      net (fanout=40)       1.133   ftop/cp/cpRespF/d0h
    SLICE_X58Y69.X       Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<31>
                                                       ftop/cp/cpRespF/data0_reg_or0000<31>_SW0
    SLICE_X58Y68.SR      net (fanout=1)        0.941   ftop/cp/cpRespF/N30
    SLICE_X58Y68.CLK     Tsrck                 0.433   ftop/cp_server_response_get<31>
                                                       ftop/cp/cpRespF/data0_reg_31
    -------------------------------------------------  ---------------------------
    Total                                     17.442ns (6.772ns logic, 10.670ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_36 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.428ns (Levels of Logic = 9)
  Clock Path Skew:      -0.116ns (0.861 - 0.977)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_36 to ftop/cp/cpRespF/data0_reg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y76.XQ      Tcko                  0.495   ftop/cp/cpReq<36>
                                                       ftop/cp/cpReq_36
    SLICE_X40Y52.G2      net (fanout=31)       2.252   ftop/cp/cpReq<36>
    SLICE_X40Y52.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h19497<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X41Y53.F1      net (fanout=8)        0.175   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X41Y53.X       Tilo                  0.562   ftop/cp/_theResult_____1__h19497<2>
                                                       ftop/cp/_theResult_____1__h19497<2>1
    SLICE_X42Y47.G1      net (fanout=7)        1.460   ftop/cp/_theResult_____1__h19497<2>
    SLICE_X42Y47.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X42Y47.F2      net (fanout=11)       0.423   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X42Y47.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T1
    SLICE_X39Y34.G4      net (fanout=17)       1.220   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T
    SLICE_X39Y34.Y       Tilo                  0.561   ftop/cp/wci_reqF_q_0_EN
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_211
    SLICE_X45Y48.G3      net (fanout=9)        1.186   ftop/cp/N40
    SLICE_X45Y48.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X52Y61.G4      net (fanout=8)        1.647   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X52Y61.Y       Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X57Y61.G4      net (fanout=7)        0.320   ftop/cp/cpRespF_ENQ
    SLICE_X57Y61.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X58Y70.F3      net (fanout=40)       1.359   ftop/cp/cpRespF/d0h
    SLICE_X58Y70.X       Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<25>
                                                       ftop/cp/cpRespF/data0_reg_or0000<25>_SW0
    SLICE_X55Y66.SR      net (fanout=1)        0.715   ftop/cp/cpRespF/N44
    SLICE_X55Y66.CLK     Tsrck                 0.433   ftop/cp_server_response_get<25>
                                                       ftop/cp/cpRespF/data0_reg_25
    -------------------------------------------------  ---------------------------
    Total                                     17.428ns (6.671ns logic, 10.757ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_36 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_32 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.332ns (Levels of Logic = 9)
  Clock Path Skew:      -0.205ns (0.772 - 0.977)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_36 to ftop/cp/cpRespF/data0_reg_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y76.XQ      Tcko                  0.495   ftop/cp/cpReq<36>
                                                       ftop/cp/cpReq_36
    SLICE_X40Y52.G2      net (fanout=31)       2.252   ftop/cp/cpReq<36>
    SLICE_X40Y52.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h19497<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X40Y52.F4      net (fanout=8)        0.085   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X40Y52.X       Tilo                  0.601   ftop/cp/_theResult_____1__h19497<1>
                                                       ftop/cp/_theResult_____1__h19497<1>1
    SLICE_X42Y47.G2      net (fanout=8)        0.928   ftop/cp/_theResult_____1__h19497<1>
    SLICE_X42Y47.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X42Y47.F2      net (fanout=11)       0.423   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X42Y47.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T1
    SLICE_X39Y34.G4      net (fanout=17)       1.220   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T
    SLICE_X39Y34.Y       Tilo                  0.561   ftop/cp/wci_reqF_q_0_EN
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_211
    SLICE_X45Y48.G3      net (fanout=9)        1.186   ftop/cp/N40
    SLICE_X45Y48.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X52Y61.G4      net (fanout=8)        1.647   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X52Y61.Y       Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X57Y61.G4      net (fanout=7)        0.320   ftop/cp/cpRespF_ENQ
    SLICE_X57Y61.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X56Y75.F4      net (fanout=40)       1.620   ftop/cp/cpRespF/d0h
    SLICE_X56Y75.X       Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<32>
                                                       ftop/cp/cpRespF/data0_reg_or0000<32>_SW0
    SLICE_X56Y74.SR      net (fanout=1)        0.941   ftop/cp/cpRespF/N28
    SLICE_X56Y74.CLK     Tsrck                 0.433   ftop/cp_server_response_get<32>
                                                       ftop/cp/cpRespF/data0_reg_32
    -------------------------------------------------  ---------------------------
    Total                                     17.332ns (6.710ns logic, 10.622ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_36 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_36 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.416ns (Levels of Logic = 9)
  Clock Path Skew:      -0.107ns (0.870 - 0.977)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_36 to ftop/cp/cpRespF/data0_reg_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y76.XQ      Tcko                  0.495   ftop/cp/cpReq<36>
                                                       ftop/cp/cpReq_36
    SLICE_X40Y52.G2      net (fanout=31)       2.252   ftop/cp/cpReq<36>
    SLICE_X40Y52.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h19497<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X41Y53.F1      net (fanout=8)        0.175   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X41Y53.X       Tilo                  0.562   ftop/cp/_theResult_____1__h19497<2>
                                                       ftop/cp/_theResult_____1__h19497<2>1
    SLICE_X42Y47.G1      net (fanout=7)        1.460   ftop/cp/_theResult_____1__h19497<2>
    SLICE_X42Y47.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X42Y47.F2      net (fanout=11)       0.423   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X42Y47.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T1
    SLICE_X39Y34.G4      net (fanout=17)       1.220   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T
    SLICE_X39Y34.Y       Tilo                  0.561   ftop/cp/wci_reqF_q_0_EN
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_211
    SLICE_X45Y48.G3      net (fanout=9)        1.186   ftop/cp/N40
    SLICE_X45Y48.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X52Y61.G4      net (fanout=8)        1.647   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X52Y61.Y       Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X57Y61.G4      net (fanout=7)        0.320   ftop/cp/cpRespF_ENQ
    SLICE_X57Y61.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X55Y68.F2      net (fanout=40)       1.136   ftop/cp/cpRespF/d0h
    SLICE_X55Y68.X       Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<36>
                                                       ftop/cp/cpRespF/data0_reg_or0000<36>_SW0
    SLICE_X55Y69.SR      net (fanout=1)        0.965   ftop/cp/cpRespF/N20
    SLICE_X55Y69.CLK     Tsrck                 0.433   ftop/cp_server_response_get<36>
                                                       ftop/cp/cpRespF/data0_reg_36
    -------------------------------------------------  ---------------------------
    Total                                     17.416ns (6.632ns logic, 10.784ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.450ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[47].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[47].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.562ns (Levels of Logic = 1)
  Clock Path Skew:      0.112ns (0.546 - 0.434)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[47].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[47].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y98.XQ      Tcko                  0.417   U_ila_pro_0/U0/iDATA<47>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[47].U_DQ
    SLICE_X40Y99.BX      net (fanout=1)        0.297   U_ila_pro_0/U0/iDATA<47>
    SLICE_X40Y99.CLK     Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<47>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[47].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.562ns (0.265ns logic, 0.297ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.462ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[53].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[53].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.562ns (Levels of Logic = 1)
  Clock Path Skew:      0.100ns (0.566 - 0.466)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[53].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[53].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y108.XQ     Tcko                  0.417   U_ila_pro_0/U0/iDATA<53>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[53].U_DQ
    SLICE_X40Y108.BX     net (fanout=1)        0.297   U_ila_pro_0/U0/iDATA<53>
    SLICE_X40Y108.CLK    Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<53>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[53].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.562ns (0.265ns logic, 0.297ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.477ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[25].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[25].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.575ns (Levels of Logic = 1)
  Clock Path Skew:      0.098ns (0.536 - 0.438)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[25].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[25].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y104.XQ     Tcko                  0.396   U_ila_pro_0/U0/iDATA<25>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[25].U_DQ
    SLICE_X44Y105.BX     net (fanout=1)        0.331   U_ila_pro_0/U0/iDATA<25>
    SLICE_X44Y105.CLK    Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<25>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[25].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.575ns (0.244ns logic, 0.331ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.494ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_16 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr17.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.603ns (Levels of Logic = 1)
  Clock Path Skew:      0.109ns (0.639 - 0.530)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_16 to ftop/pwrk/wci_wslv_reqF/Mram_arr17.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y17.YQ      Tcko                  0.419   ftop/cp_wci_Vm_7_MData<17>
                                                       ftop/cp/wci_reqF_q_0_16
    SLICE_X22Y14.BY      net (fanout=2)        0.314   ftop/cp_wci_Vm_7_MData<16>
    SLICE_X22Y14.CLK     Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<16>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr17.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.603ns (0.289ns logic, 0.314ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.495ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_16 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr17.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.604ns (Levels of Logic = 1)
  Clock Path Skew:      0.109ns (0.639 - 0.530)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_16 to ftop/pwrk/wci_wslv_reqF/Mram_arr17.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y17.YQ      Tcko                  0.419   ftop/cp_wci_Vm_7_MData<17>
                                                       ftop/cp/wci_reqF_q_0_16
    SLICE_X22Y14.BY      net (fanout=2)        0.314   ftop/cp_wci_Vm_7_MData<16>
    SLICE_X22Y14.CLK     Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<16>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr17.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.604ns (0.290ns logic, 0.314ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.499ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_6 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr7.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.615ns (Levels of Logic = 1)
  Clock Path Skew:      0.116ns (0.493 - 0.377)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_6 to ftop/gbewrk/wci_wslv_reqF/Mram_arr7.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y33.YQ      Tcko                  0.419   ftop/cp_wci_Vm_9_MData<7>
                                                       ftop/cp/wci_reqF_1_q_0_6
    SLICE_X68Y33.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_9_MData<6>
    SLICE_X68Y33.CLK     Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<6>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr7.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.615ns (0.289ns logic, 0.326ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.500ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_6 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr7.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.116ns (0.493 - 0.377)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_6 to ftop/gbewrk/wci_wslv_reqF/Mram_arr7.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y33.YQ      Tcko                  0.419   ftop/cp_wci_Vm_9_MData<7>
                                                       ftop/cp/wci_reqF_1_q_0_6
    SLICE_X68Y33.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_9_MData<6>
    SLICE_X68Y33.CLK     Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<6>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr7.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.290ns logic, 0.326ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.501ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[69].I_SRLT_NE_0.FF (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[1].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.541ns (Levels of Logic = 0)
  Clock Path Skew:      0.040ns (0.400 - 0.360)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[69].I_SRLT_NE_0.FF to U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[1].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y124.XQ     Tcko                  0.417   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<69>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[69].I_SRLT_NE_0.FF
    RAMB16_X2Y15.DIB23   net (fanout=1)        0.209   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<69>
    RAMB16_X2Y15.CLKB    Trckd_DIB   (-Th)     0.085   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[1].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[1].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i
    -------------------------------------------------  ---------------------------
    Total                                      0.541ns (0.332ns logic, 0.209ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.501ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[23].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.562ns (Levels of Logic = 1)
  Clock Path Skew:      0.061ns (0.497 - 0.436)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[23].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y101.XQ     Tcko                  0.417   U_ila_pro_0/U0/iDATA<23>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[23].U_DQ
    SLICE_X44Y100.BX     net (fanout=1)        0.297   U_ila_pro_0/U0/iDATA<23>
    SLICE_X44Y100.CLK    Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<23>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.562ns (0.265ns logic, 0.297ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[24].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[24].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.602ns (Levels of Logic = 1)
  Clock Path Skew:      0.098ns (0.536 - 0.438)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[24].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[24].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y104.YQ     Tcko                  0.419   U_ila_pro_0/U0/iDATA<25>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[24].U_DQ
    SLICE_X44Y105.BY     net (fanout=1)        0.313   U_ila_pro_0/U0/iDATA<24>
    SLICE_X44Y105.CLK    Tdh         (-Th)     0.130   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<25>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[24].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.602ns (0.289ns logic, 0.313ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.510ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[61].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[61].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.531ns (Levels of Logic = 1)
  Clock Path Skew:      0.021ns (0.141 - 0.120)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[61].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[61].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y102.XQ     Tcko                  0.396   U_ila_pro_0/U0/iDATA<61>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[61].U_DQ
    SLICE_X38Y102.BX     net (fanout=1)        0.287   U_ila_pro_0/U0/iDATA<61>
    SLICE_X38Y102.CLK    Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<61>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[61].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.531ns (0.244ns logic, 0.287ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.515ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_16 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr17.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.598ns (Levels of Logic = 1)
  Clock Path Skew:      0.083ns (0.727 - 0.644)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_16 to ftop/gbewrk/wci_wslv_reqF/Mram_arr17.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y40.YQ      Tcko                  0.419   ftop/cp_wci_Vm_9_MData<17>
                                                       ftop/cp/wci_reqF_1_q_0_16
    SLICE_X72Y39.BY      net (fanout=2)        0.309   ftop/cp_wci_Vm_9_MData<16>
    SLICE_X72Y39.CLK     Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<16>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr17.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.598ns (0.289ns logic, 0.309ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.516ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_16 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr17.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.599ns (Levels of Logic = 1)
  Clock Path Skew:      0.083ns (0.727 - 0.644)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_16 to ftop/gbewrk/wci_wslv_reqF/Mram_arr17.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y40.YQ      Tcko                  0.419   ftop/cp_wci_Vm_9_MData<17>
                                                       ftop/cp/wci_reqF_1_q_0_16
    SLICE_X72Y39.BY      net (fanout=2)        0.309   ftop/cp_wci_Vm_9_MData<16>
    SLICE_X72Y39.CLK     Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<16>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr17.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.599ns (0.290ns logic, 0.309ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.519ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[75].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[75].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.531ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.084 - 0.072)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[75].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[75].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y134.XQ     Tcko                  0.396   U_ila_pro_0/U0/iDATA<75>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[75].U_DQ
    SLICE_X40Y134.BX     net (fanout=1)        0.287   U_ila_pro_0/U0/iDATA<75>
    SLICE_X40Y134.CLK    Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<75>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[75].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.531ns (0.244ns logic, 0.287ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.522ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_4 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr5.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.615ns (Levels of Logic = 1)
  Clock Path Skew:      0.093ns (0.462 - 0.369)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_4 to ftop/gbewrk/wci_wslv_reqF/Mram_arr5.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y29.YQ      Tcko                  0.419   ftop/cp_wci_Vm_9_MData<5>
                                                       ftop/cp/wci_reqF_1_q_0_4
    SLICE_X68Y29.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_9_MData<4>
    SLICE_X68Y29.CLK     Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<4>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr5.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.615ns (0.289ns logic, 0.326ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_4 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr5.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.093ns (0.462 - 0.369)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_4 to ftop/gbewrk/wci_wslv_reqF/Mram_arr5.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y29.YQ      Tcko                  0.419   ftop/cp_wci_Vm_9_MData<5>
                                                       ftop/cp/wci_reqF_1_q_0_4
    SLICE_X68Y29.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_9_MData<4>
    SLICE_X68Y29.CLK     Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<4>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr5.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.290ns logic, 0.326ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[31].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[31].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.531ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns (0.051 - 0.043)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[31].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[31].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y102.XQ     Tcko                  0.396   U_ila_pro_0/U0/iDATA<31>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[31].U_DQ
    SLICE_X46Y103.BX     net (fanout=1)        0.287   U_ila_pro_0/U0/iDATA<31>
    SLICE_X46Y103.CLK    Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<31>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[31].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.531ns (0.244ns logic, 0.287ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.525ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[55].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[55].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.531ns (Levels of Logic = 1)
  Clock Path Skew:      0.006ns (0.039 - 0.033)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[55].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[55].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y103.XQ     Tcko                  0.396   U_ila_pro_0/U0/iDATA<55>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[55].U_DQ
    SLICE_X44Y103.BX     net (fanout=1)        0.287   U_ila_pro_0/U0/iDATA<55>
    SLICE_X44Y103.CLK    Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<55>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[55].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.531ns (0.244ns logic, 0.287ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[65].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[65].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.547ns (Levels of Logic = 1)
  Clock Path Skew:      0.018ns (0.027 - 0.009)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[65].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[65].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y119.XQ     Tcko                  0.417   U_ila_pro_0/U0/iDATA<65>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[65].U_DQ
    SLICE_X38Y117.BX     net (fanout=1)        0.282   U_ila_pro_0/U0/iDATA<65>
    SLICE_X38Y117.CLK    Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<65>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[65].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.547ns (0.265ns logic, 0.282ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.535ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_23 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr24.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.561ns (Levels of Logic = 1)
  Clock Path Skew:      0.026ns (0.103 - 0.077)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_23 to ftop/gbewrk/wci_wslv_reqF/Mram_arr24.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y47.XQ      Tcko                  0.396   ftop/cp_wci_Vm_9_MData<23>
                                                       ftop/cp/wci_reqF_1_q_0_23
    SLICE_X74Y45.BY      net (fanout=2)        0.295   ftop/cp_wci_Vm_9_MData<23>
    SLICE_X74Y45.CLK     Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<23>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr24.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.561ns (0.266ns logic, 0.295ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sync/dLastState/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sync/dLastState/SR
  Location pin: SLICE_X18Y91.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sync/dLastState/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sync/dLastState/SR
  Location pin: SLICE_X18Y91.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<11>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_11/SR
  Location pin: SLICE_X98Y129.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<11>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_11/SR
  Location pin: SLICE_X98Y129.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<11>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_10/SR
  Location pin: SLICE_X98Y129.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<11>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_10/SR
  Location pin: SLICE_X98Y129.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<13>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_13/SR
  Location pin: SLICE_X102Y131.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<13>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_13/SR
  Location pin: SLICE_X102Y131.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<13>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_12/SR
  Location pin: SLICE_X102Y131.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<13>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_12/SR
  Location pin: SLICE_X102Y131.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<15>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_15/SR
  Location pin: SLICE_X108Y133.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<15>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_15/SR
  Location pin: SLICE_X108Y133.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<15>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_14/SR
  Location pin: SLICE_X108Y133.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<15>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_14/SR
  Location pin: SLICE_X108Y133.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/sGEnqPtr1_3/SR
  Location pin: SLICE_X90Y159.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/sGEnqPtr1_3/SR
  Location pin: SLICE_X90Y159.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/sGEnqPtr1_2/SR
  Location pin: SLICE_X90Y159.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/sGEnqPtr1_2/SR
  Location pin: SLICE_X90Y159.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_setRefF/dEnqPtr<1>/SR
  Logical resource: ftop/cp/timeServ_setRefF/dEnqPtr_1/SR
  Location pin: SLICE_X12Y95.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_setRefF/dEnqPtr<1>/SR
  Logical resource: ftop/cp/timeServ_setRefF/dEnqPtr_1/SR
  Location pin: SLICE_X12Y95.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     10.000ns|      4.800ns|      9.060ns|            0|            0|            2|       651842|
| TS_ftop_clkN210_clk0_unbuf    |     10.000ns|      6.270ns|          N/A|            0|            0|            1|            0|
| TS_ftop_clkN210_clkdv_unbuf   |     20.000ns|     18.120ns|          N/A|            0|            0|       651841|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    7.864|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |    7.743|         |    3.557|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   18.120|         |         |         |
sys0_clkp      |   18.120|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   18.120|         |         |         |
sys0_clkp      |   18.120|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 668016 paths, 0 nets, and 29162 connections

Design statistics:
   Minimum period:  18.120ns{1}   (Maximum frequency:  55.188MHz)
   Maximum path delay from/to any node:   1.303ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Sep  5 14:37:59 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 596 MB



