Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Dec 14 17:30:05 2021
| Host              : lhcelec01 running 64-bit Ubuntu 18.04.6 LTS
| Command           : report_timing_summary -max_paths 10 -file MercuryXU5_EndcapSL_timing_summary_routed.rpt -pb MercuryXU5_EndcapSL_timing_summary_routed.pb -rpx MercuryXU5_EndcapSL_timing_summary_routed.rpx -warn_on_violation
| Design            : MercuryXU5_EndcapSL
| Device            : xczu5ev-sfvc784
| Speed File        : -2  PRODUCTION 1.27 02-28-2020
| Temperature Grade : I
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (2321)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4725)
5. checking no_input_delay (4)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2321)
---------------------------
 There are 2321 register/latch pins with no clock driven by root clock pin: GT_DIFF_REFCLK1_clk_p (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4725)
---------------------------------------------------
 There are 4725 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 3 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.065        0.000                      0                83887        0.010        0.000                      0                83784        0.000        0.000                       0                 40163  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                  ------------         ----------      --------------
RGMII_RX_CLK                                                                                                           {2.000 6.000}        8.000           125.000         
RGMII_RX_CLK_VIRT                                                                                                      {0.000 4.000}        8.000           125.000         
clk_pl_0                                                                                                               {0.000 5.000}        10.000          100.000         
  design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                              {0.000 40.000}       80.000          12.500          
  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                   {0.000 40.000}       80.000          12.500          
    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q                    {40.000 80.000}      80.000          12.500          
clk_pl_1                                                                                                               {0.000 10.000}       20.000          50.000          
  clk_out1_design_1_clk_wiz_0_0                                                                                        {0.000 4.000}        8.000           125.000         
  clk_out2_design_1_clk_wiz_0_0                                                                                        {0.000 4.000}        8.000           125.000         
    RGMII_TX_CLK_90                                                                                                    {0.000 4.000}        8.000           125.000         
  clk_out3_design_1_clk_wiz_0_0                                                                                        {0.000 20.000}       40.000          25.000          
  clk_out4_design_1_clk_wiz_0_0                                                                                        {0.000 50.000}       100.000         10.000          
    Clk2_5                                                                                                             {0.000 200.000}      400.000         2.500           
design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {0.000 25.000}       50.000          20.000          
mdio1_mdc_clock                                                                                                        {0.000 240.002}      480.004         2.083           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
RGMII_RX_CLK                                                                                                                 2.656        0.000                      0                  203        0.018        0.000                      0                  203        0.000        0.000                       0                    73  
clk_pl_0                                                                                                                     5.397        0.000                      0                81369        0.010        0.000                      0                81369        3.200        0.000                       0                 39201  
  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                        32.028        0.000                      0                 1203        0.015        0.000                      0                 1203       39.468        0.000                       0                   568  
clk_pl_1                                                                                                                                                                                                                                                                 4.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0                                                                                              2.420        0.000                      0                  302        0.027        0.000                      0                  302        0.000        0.000                       0                   141  
  clk_out2_design_1_clk_wiz_0_0                                                                                                                                                                                                                                          0.000        0.000                       0                     3  
  clk_out3_design_1_clk_wiz_0_0                                                                                             36.369        0.000                      0                   10        0.577        0.000                      0                   10       16.000        0.000                       0                    16  
  clk_out4_design_1_clk_wiz_0_0                                                                                                                                                                                                                                         98.929        0.000                       0                     2  
    Clk2_5                                                                                                                 396.340        0.000                      0                   10        0.577        0.000                      0                   10      196.000        0.000                       0                    14  
design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       12.180        0.000                      0                  416        0.011        0.000                      0                  416       24.725        0.000                       0                   168  
mdio1_mdc_clock                                                                                                                                                                                                                                                         40.002        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                       To Clock                                                                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                       --------                                                                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
RGMII_RX_CLK_VIRT                                                                                RGMII_RX_CLK                                                                                           0.065        0.000                      0                    5        0.491        0.000                      0                    5  
                                                                                                 clk_pl_0                                                                                             999.146        0.000                      0                   42                                                                        
design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                          clk_pl_0                                                                                               9.648        0.000                      0                    1        0.044        0.000                      0                    1  
design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                               clk_pl_0                                                                                               9.539        0.000                      0                   41        0.100        0.000                      0                    1  
clk_pl_0                                                                                         design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                     9.596        0.000                      0                   20                                                                        
design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                    36.056        0.000                      0                   10        0.748        0.000                      0                   10  
clk_out3_design_1_clk_wiz_0_0                                                                    clk_out1_design_1_clk_wiz_0_0                                                                          2.466        0.000                      0                   16        1.865        0.000                      0                   16  
Clk2_5                                                                                           clk_out1_design_1_clk_wiz_0_0                                                                          2.145        0.000                      0                   16        2.028        0.000                      0                   16  
clk_out1_design_1_clk_wiz_0_0                                                                    clk_out2_design_1_clk_wiz_0_0                                                                          4.275        0.000                      0                    2        0.197        0.000                      0                    2  
clk_out1_design_1_clk_wiz_0_0                                                                    RGMII_TX_CLK_90                                                                                        0.554        0.000                      0                    5        0.216        0.000                      0                    5  
clk_out1_design_1_clk_wiz_0_0                                                                    clk_out3_design_1_clk_wiz_0_0                                                                          4.868        0.000                      0                   12        0.335        0.000                      0                   12  
clk_out1_design_1_clk_wiz_0_0                                                                    Clk2_5                                                                                                 5.226        0.000                      0                   12        0.017        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                          From Clock                                                          To Clock                                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                          ----------                                                          --------                                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                   RGMII_RX_CLK                                                        RGMII_RX_CLK                                                              6.997        0.000                      0                    6        0.352        0.000                      0                    6  
**async_default**                                                   clk_out1_design_1_clk_wiz_0_0                                       clk_out1_design_1_clk_wiz_0_0                                             6.381        0.000                      0                    6        0.309        0.000                      0                    6  
**async_default**                                                   clk_pl_0                                                            clk_pl_0                                                                  7.895        0.000                      0                  157        0.119        0.000                      0                  157  
**async_default**                                                   design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q       39.212        0.000                      0                  107        0.111        0.000                      0                  107  
**default**                                                         clk_pl_0                                                                                                                                      9.232        0.000                      0                   42                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  RGMII_RX_CLK
  To Clock:  RGMII_RX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        2.656ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.656ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RGMII_RX_CLK fall@6.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.958ns  (logic 0.080ns (8.351%)  route 0.878ns (91.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.365ns = ( 8.365 - 6.000 ) 
    Source Clock Delay      (SCD):    3.378ns = ( 5.378 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.937ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.316ns (routing 0.509ns, distribution 0.807ns)
  Clock Net Delay (Destination): 1.157ns (routing 0.462ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.316     5.378    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X9Y138         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y138         FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     5.458 r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/Q
                         net (fo=20, routed)          0.878     6.336    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Q[0]
    SLICE_X7Y135         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     6.510 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     6.510 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674     7.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     7.208 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.157     8.365    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X7Y135         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.937     9.302    
                         clock uncertainty           -0.235     9.067    
    SLICE_X7Y135         FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.074     8.993    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[2]
  -------------------------------------------------------------------
                         required time                          8.993    
                         arrival time                          -6.336    
  -------------------------------------------------------------------
                         slack                                  2.656    

Slack (MET) :             2.656ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RGMII_RX_CLK fall@6.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.958ns  (logic 0.080ns (8.351%)  route 0.878ns (91.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.365ns = ( 8.365 - 6.000 ) 
    Source Clock Delay      (SCD):    3.378ns = ( 5.378 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.937ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.316ns (routing 0.509ns, distribution 0.807ns)
  Clock Net Delay (Destination): 1.157ns (routing 0.462ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.316     5.378    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X9Y138         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y138         FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     5.458 r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/Q
                         net (fo=20, routed)          0.878     6.336    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Q[0]
    SLICE_X7Y135         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     6.510 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     6.510 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674     7.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     7.208 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.157     8.365    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X7Y135         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.937     9.302    
                         clock uncertainty           -0.235     9.067    
    SLICE_X7Y135         FDRE (Setup_AFF2_SLICEM_C_R)
                                                     -0.074     8.993    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[3]
  -------------------------------------------------------------------
                         required time                          8.993    
                         arrival time                          -6.336    
  -------------------------------------------------------------------
                         slack                                  2.656    

Slack (MET) :             2.748ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RGMII_RX_CLK fall@6.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.864ns  (logic 0.080ns (9.259%)  route 0.784ns (90.741%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.363ns = ( 8.363 - 6.000 ) 
    Source Clock Delay      (SCD):    3.378ns = ( 5.378 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.937ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.316ns (routing 0.509ns, distribution 0.807ns)
  Clock Net Delay (Destination): 1.155ns (routing 0.462ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.316     5.378    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X9Y138         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y138         FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     5.458 r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/Q
                         net (fo=20, routed)          0.784     6.242    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Q[0]
    SLICE_X7Y137         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     6.510 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     6.510 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674     7.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     7.208 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.155     8.363    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X7Y137         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.937     9.300    
                         clock uncertainty           -0.235     9.065    
    SLICE_X7Y137         FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.074     8.991    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[4]
  -------------------------------------------------------------------
                         required time                          8.991    
                         arrival time                          -6.242    
  -------------------------------------------------------------------
                         slack                                  2.748    

Slack (MET) :             2.748ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RGMII_RX_CLK fall@6.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.864ns  (logic 0.080ns (9.259%)  route 0.784ns (90.741%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.363ns = ( 8.363 - 6.000 ) 
    Source Clock Delay      (SCD):    3.378ns = ( 5.378 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.937ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.316ns (routing 0.509ns, distribution 0.807ns)
  Clock Net Delay (Destination): 1.155ns (routing 0.462ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.316     5.378    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X9Y138         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y138         FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     5.458 r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/Q
                         net (fo=20, routed)          0.784     6.242    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Q[0]
    SLICE_X7Y137         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     6.510 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     6.510 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674     7.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     7.208 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.155     8.363    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X7Y137         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.937     9.300    
                         clock uncertainty           -0.235     9.065    
    SLICE_X7Y137         FDRE (Setup_AFF2_SLICEM_C_R)
                                                     -0.074     8.991    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[5]
  -------------------------------------------------------------------
                         required time                          8.991    
                         arrival time                          -6.242    
  -------------------------------------------------------------------
                         slack                                  2.748    

Slack (MET) :             2.905ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RGMII_RX_CLK fall@6.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.757ns  (logic 0.080ns (10.568%)  route 0.677ns (89.432%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.363ns = ( 8.363 - 6.000 ) 
    Source Clock Delay      (SCD):    3.378ns = ( 5.378 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.986ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.316ns (routing 0.509ns, distribution 0.807ns)
  Clock Net Delay (Destination): 1.155ns (routing 0.462ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.316     5.378    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X9Y138         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y138         FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     5.458 r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/Q
                         net (fo=20, routed)          0.677     6.135    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Q[0]
    SLICE_X8Y135         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     6.510 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     6.510 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674     7.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     7.208 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.155     8.363    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X8Y135         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.986     9.349    
                         clock uncertainty           -0.235     9.114    
    SLICE_X8Y135         FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.074     9.040    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[0]
  -------------------------------------------------------------------
                         required time                          9.040    
                         arrival time                          -6.135    
  -------------------------------------------------------------------
                         slack                                  2.905    

Slack (MET) :             2.905ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RGMII_RX_CLK fall@6.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.757ns  (logic 0.080ns (10.568%)  route 0.677ns (89.432%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.363ns = ( 8.363 - 6.000 ) 
    Source Clock Delay      (SCD):    3.378ns = ( 5.378 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.986ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.316ns (routing 0.509ns, distribution 0.807ns)
  Clock Net Delay (Destination): 1.155ns (routing 0.462ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.316     5.378    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X9Y138         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y138         FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     5.458 r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/Q
                         net (fo=20, routed)          0.677     6.135    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Q[0]
    SLICE_X8Y135         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     6.510 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     6.510 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674     7.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     7.208 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.155     8.363    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X8Y135         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.986     9.349    
                         clock uncertainty           -0.235     9.114    
    SLICE_X8Y135         FDRE (Setup_EFF2_SLICEM_C_R)
                                                     -0.074     9.040    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[1]
  -------------------------------------------------------------------
                         required time                          9.040    
                         arrival time                          -6.135    
  -------------------------------------------------------------------
                         slack                                  2.905    

Slack (MET) :             3.308ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RGMII_RX_CLK rise@10.000ns - RGMII_RX_CLK fall@6.000ns)
  Data Path Delay:        0.468ns  (logic 0.079ns (16.880%)  route 0.389ns (83.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.376ns = ( 12.376 - 10.000 ) 
    Source Clock Delay      (SCD):    3.375ns = ( 9.375 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.986ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.313ns (routing 0.509ns, distribution 0.804ns)
  Clock Net Delay (Destination): 1.168ns (routing 0.462ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     7.017 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.017 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     8.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     8.062 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.313     9.375    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X8Y135         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     9.454 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[1]/Q
                         net (fo=1, routed)           0.389     9.843    i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGrayWr_I[1]
    SLICE_X8Y137         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                     10.000    10.000 r  
    G11                                               0.000    10.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000    10.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510    10.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674    11.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.168    12.376    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X8Y137         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_reg[1]/C
                         clock pessimism              0.986    13.362    
                         clock uncertainty           -0.235    13.127    
    SLICE_X8Y137         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    13.152    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_reg[1]
  -------------------------------------------------------------------
                         required time                         13.152    
                         arrival time                          -9.843    
  -------------------------------------------------------------------
                         slack                                  3.308    

Slack (MET) :             3.369ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RGMII_RX_CLK rise@10.000ns - RGMII_RX_CLK fall@6.000ns)
  Data Path Delay:        0.395ns  (logic 0.080ns (20.253%)  route 0.315ns (79.747%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.364ns = ( 12.364 - 10.000 ) 
    Source Clock Delay      (SCD):    3.383ns = ( 9.383 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.994ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.321ns (routing 0.509ns, distribution 0.812ns)
  Clock Net Delay (Destination): 1.156ns (routing 0.462ns, distribution 0.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     7.017 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.017 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     8.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     8.062 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.321     9.383    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X7Y135         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y135         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     9.463 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[3]/Q
                         net (fo=1, routed)           0.315     9.778    i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGrayWr_I[3]
    SLICE_X7Y135         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                     10.000    10.000 r  
    G11                                               0.000    10.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000    10.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510    10.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674    11.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.156    12.364    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X7Y135         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_reg[3]/C
                         clock pessimism              0.994    13.358    
                         clock uncertainty           -0.235    13.123    
    SLICE_X7Y135         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025    13.148    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_reg[3]
  -------------------------------------------------------------------
                         required time                         13.148    
                         arrival time                          -9.778    
  -------------------------------------------------------------------
                         slack                                  3.369    

Slack (MET) :             3.369ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RGMII_RX_CLK rise@10.000ns - RGMII_RX_CLK fall@6.000ns)
  Data Path Delay:        0.395ns  (logic 0.080ns (20.253%)  route 0.315ns (79.747%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.362ns = ( 12.362 - 10.000 ) 
    Source Clock Delay      (SCD):    3.381ns = ( 9.381 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.994ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.319ns (routing 0.509ns, distribution 0.810ns)
  Clock Net Delay (Destination): 1.154ns (routing 0.462ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     7.017 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.017 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     8.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     8.062 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.319     9.381    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X7Y137         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y137         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     9.461 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[5]/Q
                         net (fo=1, routed)           0.315     9.776    i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGrayWr_I[5]
    SLICE_X7Y137         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                     10.000    10.000 r  
    G11                                               0.000    10.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000    10.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510    10.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674    11.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.154    12.362    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X7Y137         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_reg[5]/C
                         clock pessimism              0.994    13.356    
                         clock uncertainty           -0.235    13.121    
    SLICE_X7Y137         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025    13.146    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_reg[5]
  -------------------------------------------------------------------
                         required time                         13.146    
                         arrival time                          -9.776    
  -------------------------------------------------------------------
                         slack                                  3.369    

Slack (MET) :             3.405ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RGMII_RX_CLK rise@10.000ns - RGMII_RX_CLK fall@6.000ns)
  Data Path Delay:        0.371ns  (logic 0.076ns (20.485%)  route 0.295ns (79.515%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.376ns = ( 12.376 - 10.000 ) 
    Source Clock Delay      (SCD):    3.375ns = ( 9.375 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.986ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.313ns (routing 0.509ns, distribution 0.804ns)
  Clock Net Delay (Destination): 1.168ns (routing 0.462ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     7.017 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.017 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     8.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     8.062 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.313     9.375    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X8Y135         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     9.451 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[0]/Q
                         net (fo=1, routed)           0.295     9.746    i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGrayWr_I[0]
    SLICE_X8Y137         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                     10.000    10.000 r  
    G11                                               0.000    10.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000    10.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510    10.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674    11.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.168    12.376    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X8Y137         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_reg[0]/C
                         clock pessimism              0.986    13.362    
                         clock uncertainty           -0.235    13.127    
    SLICE_X8Y137         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    13.152    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_reg[0]
  -------------------------------------------------------------------
                         required time                         13.152    
                         arrival time                          -9.746    
  -------------------------------------------------------------------
                         slack                                  3.405    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.194ns  (logic 0.058ns (29.897%)  route 0.136ns (70.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.411ns = ( 5.411 - 2.000 ) 
    Source Clock Delay      (SCD):    2.374ns = ( 4.374 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.937ns
  Clock Net Delay (Source):      1.166ns (routing 0.462ns, distribution 0.704ns)
  Clock Net Delay (Destination): 1.349ns (routing 0.509ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674     3.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.166     4.374    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X10Y133        FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y133        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     4.432 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[7]/Q
                         net (fo=1, routed)           0.136     4.568    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/DIA
    SLICE_X8Y136         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.349     5.411    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/WCLK
    SLICE_X8Y136         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMA/CLK
                         clock pessimism             -0.937     4.475    
    SLICE_X8Y136         RAMD64E (Hold_A6LUT_SLICEM_CLK_I)
                                                      0.075     4.550    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMA
  -------------------------------------------------------------------
                         required time                         -4.550    
                         arrival time                           4.568    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_gf.Full_I_reg/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.193ns  (logic 0.082ns (42.487%)  route 0.111ns (57.513%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.408ns = ( 5.408 - 2.000 ) 
    Source Clock Delay      (SCD):    2.362ns = ( 4.362 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.936ns
  Clock Net Delay (Source):      1.154ns (routing 0.462ns, distribution 0.692ns)
  Clock Net Delay (Destination): 1.346ns (routing 0.509ns, distribution 0.837ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674     3.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.154     4.362    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X7Y137         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y137         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     4.422 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_reg[5]/Q
                         net (fo=1, routed)           0.076     4.498    i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGrayWr[5]
    SLICE_X8Y137         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.022     4.520 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_gf.Full_I_i_1/O
                         net (fo=1, routed)           0.035     4.555    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_gf.Full_I_i_1_n_0
    SLICE_X8Y137         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_gf.Full_I_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.346     5.408    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X8Y137         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_gf.Full_I_reg/C
                         clock pessimism             -0.936     4.472    
    SLICE_X8Y137         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.060     4.532    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_gf.Full_I_reg
  -------------------------------------------------------------------
                         required time                         -4.532    
                         arrival time                           4.555    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.165ns  (logic 0.059ns (35.758%)  route 0.106ns (64.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.411ns = ( 5.411 - 2.000 ) 
    Source Clock Delay      (SCD):    2.372ns = ( 4.372 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.986ns
  Clock Net Delay (Source):      1.164ns (routing 0.462ns, distribution 0.702ns)
  Clock Net Delay (Destination): 1.349ns (routing 0.509ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674     3.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.164     4.372    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X9Y137         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y137         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     4.431 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[1]/Q
                         net (fo=29, routed)          0.106     4.537    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/ADDRH1
    SLICE_X8Y136         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.349     5.411    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/WCLK
    SLICE_X8Y136         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMA/CLK
                         clock pessimism             -0.986     4.426    
    SLICE_X8Y136         RAMD64E (Hold_A6LUT_SLICEM_CLK_WADR1)
                                                      0.088     4.514    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMA
  -------------------------------------------------------------------
                         required time                         -4.514    
                         arrival time                           4.537    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.165ns  (logic 0.059ns (35.758%)  route 0.106ns (64.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.411ns = ( 5.411 - 2.000 ) 
    Source Clock Delay      (SCD):    2.372ns = ( 4.372 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.986ns
  Clock Net Delay (Source):      1.164ns (routing 0.462ns, distribution 0.702ns)
  Clock Net Delay (Destination): 1.349ns (routing 0.509ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674     3.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.164     4.372    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X9Y137         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y137         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     4.431 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[1]/Q
                         net (fo=29, routed)          0.106     4.537    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/ADDRH1
    SLICE_X8Y136         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.349     5.411    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/WCLK
    SLICE_X8Y136         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMB/CLK
                         clock pessimism             -0.986     4.426    
    SLICE_X8Y136         RAMD64E (Hold_B6LUT_SLICEM_CLK_WADR1)
                                                      0.088     4.514    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMB
  -------------------------------------------------------------------
                         required time                         -4.514    
                         arrival time                           4.537    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.165ns  (logic 0.059ns (35.758%)  route 0.106ns (64.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.411ns = ( 5.411 - 2.000 ) 
    Source Clock Delay      (SCD):    2.372ns = ( 4.372 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.986ns
  Clock Net Delay (Source):      1.164ns (routing 0.462ns, distribution 0.702ns)
  Clock Net Delay (Destination): 1.349ns (routing 0.509ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674     3.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.164     4.372    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X9Y137         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y137         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     4.431 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[1]/Q
                         net (fo=29, routed)          0.106     4.537    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/ADDRH1
    SLICE_X8Y136         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.349     5.411    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/WCLK
    SLICE_X8Y136         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMC/CLK
                         clock pessimism             -0.986     4.426    
    SLICE_X8Y136         RAMD64E (Hold_C6LUT_SLICEM_CLK_WADR1)
                                                      0.088     4.514    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMC
  -------------------------------------------------------------------
                         required time                         -4.514    
                         arrival time                           4.537    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.165ns  (logic 0.059ns (35.758%)  route 0.106ns (64.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.411ns = ( 5.411 - 2.000 ) 
    Source Clock Delay      (SCD):    2.372ns = ( 4.372 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.986ns
  Clock Net Delay (Source):      1.164ns (routing 0.462ns, distribution 0.702ns)
  Clock Net Delay (Destination): 1.349ns (routing 0.509ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674     3.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.164     4.372    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X9Y137         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y137         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     4.431 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[1]/Q
                         net (fo=29, routed)          0.106     4.537    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/ADDRH1
    SLICE_X8Y136         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.349     5.411    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/WCLK
    SLICE_X8Y136         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMD/CLK
                         clock pessimism             -0.986     4.426    
    SLICE_X8Y136         RAMD64E (Hold_D6LUT_SLICEM_CLK_WADR1)
                                                      0.088     4.514    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMD
  -------------------------------------------------------------------
                         required time                         -4.514    
                         arrival time                           4.537    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAME/WADR1
                            (rising edge-triggered cell RAMD64E clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.165ns  (logic 0.059ns (35.758%)  route 0.106ns (64.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.411ns = ( 5.411 - 2.000 ) 
    Source Clock Delay      (SCD):    2.372ns = ( 4.372 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.986ns
  Clock Net Delay (Source):      1.164ns (routing 0.462ns, distribution 0.702ns)
  Clock Net Delay (Destination): 1.349ns (routing 0.509ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674     3.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.164     4.372    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X9Y137         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y137         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     4.431 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[1]/Q
                         net (fo=29, routed)          0.106     4.537    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/ADDRH1
    SLICE_X8Y136         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAME/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.349     5.411    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/WCLK
    SLICE_X8Y136         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAME/CLK
                         clock pessimism             -0.986     4.426    
    SLICE_X8Y136         RAMD64E (Hold_E6LUT_SLICEM_CLK_WADR1)
                                                      0.088     4.514    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAME
  -------------------------------------------------------------------
                         required time                         -4.514    
                         arrival time                           4.537    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMF/WADR1
                            (rising edge-triggered cell RAMD64E clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.165ns  (logic 0.059ns (35.758%)  route 0.106ns (64.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.411ns = ( 5.411 - 2.000 ) 
    Source Clock Delay      (SCD):    2.372ns = ( 4.372 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.986ns
  Clock Net Delay (Source):      1.164ns (routing 0.462ns, distribution 0.702ns)
  Clock Net Delay (Destination): 1.349ns (routing 0.509ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674     3.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.164     4.372    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X9Y137         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y137         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     4.431 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[1]/Q
                         net (fo=29, routed)          0.106     4.537    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/ADDRH1
    SLICE_X8Y136         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMF/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.349     5.411    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/WCLK
    SLICE_X8Y136         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMF/CLK
                         clock pessimism             -0.986     4.426    
    SLICE_X8Y136         RAMD64E (Hold_F6LUT_SLICEM_CLK_WADR1)
                                                      0.088     4.514    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMF
  -------------------------------------------------------------------
                         required time                         -4.514    
                         arrival time                           4.537    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMG/WADR1
                            (rising edge-triggered cell RAMD64E clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.165ns  (logic 0.059ns (35.758%)  route 0.106ns (64.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.411ns = ( 5.411 - 2.000 ) 
    Source Clock Delay      (SCD):    2.372ns = ( 4.372 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.986ns
  Clock Net Delay (Source):      1.164ns (routing 0.462ns, distribution 0.702ns)
  Clock Net Delay (Destination): 1.349ns (routing 0.509ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674     3.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.164     4.372    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X9Y137         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y137         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     4.431 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[1]/Q
                         net (fo=29, routed)          0.106     4.537    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/ADDRH1
    SLICE_X8Y136         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMG/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.349     5.411    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/WCLK
    SLICE_X8Y136         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMG/CLK
                         clock pessimism             -0.986     4.426    
    SLICE_X8Y136         RAMD64E (Hold_G6LUT_SLICEM_CLK_WADR1)
                                                      0.088     4.514    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMG
  -------------------------------------------------------------------
                         required time                         -4.514    
                         arrival time                           4.537    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMH/WADR1
                            (rising edge-triggered cell RAMD64E clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.165ns  (logic 0.059ns (35.758%)  route 0.106ns (64.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.411ns = ( 5.411 - 2.000 ) 
    Source Clock Delay      (SCD):    2.372ns = ( 4.372 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.986ns
  Clock Net Delay (Source):      1.164ns (routing 0.462ns, distribution 0.702ns)
  Clock Net Delay (Destination): 1.349ns (routing 0.509ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674     3.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.164     4.372    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X9Y137         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y137         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     4.431 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[1]/Q
                         net (fo=29, routed)          0.106     4.537    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/ADDRH1
    SLICE_X8Y136         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMH/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.349     5.411    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/WCLK
    SLICE_X8Y136         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMH/CLK
                         clock pessimism             -0.986     4.426    
    SLICE_X8Y136         RAMD64E (Hold_H6LUT_SLICEM_CLK_WADR1)
                                                      0.088     4.514    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMH
  -------------------------------------------------------------------
                         required time                         -4.514    
                         arrival time                           4.537    
  -------------------------------------------------------------------
                         slack                                  0.024    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RGMII_RX_CLK
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { ETH1_RXCLK }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)    Location           Pin
Min Period        n/a     IDDRE1/C   n/a            8.000         8.000       0.000        HDIOLOGIC_S_X0Y28  i_gmii2rgmii/i_rgmii_rxctl/C
Min Period        n/a     IDDRE1/CB  n/a            8.000         8.000       0.000        HDIOLOGIC_S_X0Y28  i_gmii2rgmii/i_rgmii_rxctl/CB
Min Period        n/a     IDDRE1/C   n/a            8.000         8.000       0.000        HDIOLOGIC_M_X0Y24  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/C
Min Period        n/a     IDDRE1/CB  n/a            8.000         8.000       0.000        HDIOLOGIC_M_X0Y24  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/CB
Min Period        n/a     IDDRE1/C   n/a            8.000         8.000       0.000        HDIOLOGIC_S_X0Y24  i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/C
Min Period        n/a     IDDRE1/CB  n/a            8.000         8.000       0.000        HDIOLOGIC_S_X0Y24  i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/CB
Min Period        n/a     IDDRE1/C   n/a            8.000         8.000       0.000        HDIOLOGIC_M_X0Y25  i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/C
Min Period        n/a     IDDRE1/CB  n/a            8.000         8.000       0.000        HDIOLOGIC_M_X0Y25  i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/CB
Min Period        n/a     IDDRE1/C   n/a            8.000         8.000       0.000        HDIOLOGIC_S_X0Y25  i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/C
Min Period        n/a     IDDRE1/CB  n/a            8.000         8.000       0.000        HDIOLOGIC_S_X0Y25  i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/CB
Low Pulse Width   Slow    IDDRE1/C   n/a            4.000         4.000       0.000        HDIOLOGIC_S_X0Y28  i_gmii2rgmii/i_rgmii_rxctl/C
Low Pulse Width   Fast    IDDRE1/C   n/a            4.000         4.000       0.000        HDIOLOGIC_S_X0Y28  i_gmii2rgmii/i_rgmii_rxctl/C
Low Pulse Width   Slow    IDDRE1/CB  n/a            4.000         4.000       0.000        HDIOLOGIC_S_X0Y28  i_gmii2rgmii/i_rgmii_rxctl/CB
Low Pulse Width   Fast    IDDRE1/CB  n/a            4.000         4.000       0.000        HDIOLOGIC_S_X0Y28  i_gmii2rgmii/i_rgmii_rxctl/CB
Low Pulse Width   Slow    IDDRE1/C   n/a            4.000         4.000       0.000        HDIOLOGIC_M_X0Y24  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/C
Low Pulse Width   Fast    IDDRE1/C   n/a            4.000         4.000       0.000        HDIOLOGIC_M_X0Y24  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/C
Low Pulse Width   Slow    IDDRE1/CB  n/a            4.000         4.000       0.000        HDIOLOGIC_M_X0Y24  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/CB
Low Pulse Width   Fast    IDDRE1/CB  n/a            4.000         4.000       0.000        HDIOLOGIC_M_X0Y24  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/CB
Low Pulse Width   Slow    IDDRE1/C   n/a            4.000         4.000       0.000        HDIOLOGIC_S_X0Y24  i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/C
Low Pulse Width   Fast    IDDRE1/C   n/a            4.000         4.000       0.000        HDIOLOGIC_S_X0Y24  i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/C
High Pulse Width  Slow    IDDRE1/C   n/a            4.000         4.000       0.000        HDIOLOGIC_S_X0Y28  i_gmii2rgmii/i_rgmii_rxctl/C
High Pulse Width  Fast    IDDRE1/C   n/a            4.000         4.000       0.000        HDIOLOGIC_S_X0Y28  i_gmii2rgmii/i_rgmii_rxctl/C
High Pulse Width  Slow    IDDRE1/CB  n/a            4.000         4.000       0.000        HDIOLOGIC_S_X0Y28  i_gmii2rgmii/i_rgmii_rxctl/CB
High Pulse Width  Fast    IDDRE1/CB  n/a            4.000         4.000       0.000        HDIOLOGIC_S_X0Y28  i_gmii2rgmii/i_rgmii_rxctl/CB
High Pulse Width  Slow    IDDRE1/C   n/a            4.000         4.000       0.000        HDIOLOGIC_M_X0Y24  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/C
High Pulse Width  Fast    IDDRE1/C   n/a            4.000         4.000       0.000        HDIOLOGIC_M_X0Y24  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/C
High Pulse Width  Slow    IDDRE1/CB  n/a            4.000         4.000       0.000        HDIOLOGIC_M_X0Y24  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/CB
High Pulse Width  Fast    IDDRE1/CB  n/a            4.000         4.000       0.000        HDIOLOGIC_M_X0Y24  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/CB
High Pulse Width  Slow    IDDRE1/C   n/a            4.000         4.000       0.000        HDIOLOGIC_S_X0Y24  i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/C
High Pulse Width  Fast    IDDRE1/C   n/a            4.000         4.000       0.000        HDIOLOGIC_S_X0Y24  i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/C
Max Skew          Slow    IDDRE1/C   IDDRE1/CB      2100003.250   0.275       2100003.000  HDIOLOGIC_S_X0Y28  i_gmii2rgmii/i_rgmii_rxctl/C
Max Skew          Fast    IDDRE1/C   IDDRE1/CB      2100003.250   0.263       2100003.000  HDIOLOGIC_S_X0Y28  i_gmii2rgmii/i_rgmii_rxctl/C
Max Skew          Slow    IDDRE1/CB  IDDRE1/C       2100003.250   0.275       2100003.000  HDIOLOGIC_S_X0Y28  i_gmii2rgmii/i_rgmii_rxctl/CB
Max Skew          Fast    IDDRE1/CB  IDDRE1/C       2100003.250   0.263       2100003.000  HDIOLOGIC_S_X0Y28  i_gmii2rgmii/i_rgmii_rxctl/CB
Max Skew          Slow    IDDRE1/C   IDDRE1/CB      2100003.250   0.275       2100003.000  HDIOLOGIC_M_X0Y24  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/C
Max Skew          Fast    IDDRE1/C   IDDRE1/CB      2100003.250   0.263       2100003.000  HDIOLOGIC_M_X0Y24  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/C
Max Skew          Slow    IDDRE1/CB  IDDRE1/C       2100003.250   0.275       2100003.000  HDIOLOGIC_M_X0Y24  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/CB
Max Skew          Fast    IDDRE1/CB  IDDRE1/C       2100003.250   0.263       2100003.000  HDIOLOGIC_M_X0Y24  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/CB
Max Skew          Slow    IDDRE1/C   IDDRE1/CB      2100003.250   0.275       2100003.000  HDIOLOGIC_S_X0Y24  i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/C
Max Skew          Fast    IDDRE1/C   IDDRE1/CB      2100003.250   0.263       2100003.000  HDIOLOGIC_S_X0Y24  i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        5.397ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.397ns  (required time - arrival time)
  Source:                 design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_6bit_counter/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 0.080ns (1.991%)  route 3.939ns (98.009%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.251ns = ( 12.251 - 10.000 ) 
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.341ns (routing 1.292ns, distribution 1.049ns)
  Clock Net Delay (Destination): 2.091ns (routing 1.169ns, distribution 0.922ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       2.341     2.540    design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X42Y87         FDRE                                         r  design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.620 r  design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[5]/Q
                         net (fo=28, routed)          3.939     6.559    design_1_i/ila_6bit_counter/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/out[5]
    RAMB36_X0Y12         RAMB36E2                                     r  design_1_i/ila_6bit_counter/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       2.091    12.251    design_1_i/ila_6bit_counter/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DESIGN_CLK_I
    RAMB36_X0Y12         RAMB36E2                                     r  design_1_i/ila_6bit_counter/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T/CLKARDCLK
                         clock pessimism              0.217    12.468    
                         clock uncertainty           -0.160    12.308    
    RAMB36_X0Y12         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.352    11.956    design_1_i/ila_6bit_counter/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T
  -------------------------------------------------------------------
                         required time                         11.956    
                         arrival time                          -6.559    
  -------------------------------------------------------------------
                         slack                                  5.397    

Slack (MET) :             5.429ns  (required time - arrival time)
  Source:                 design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_6bit_counter/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_B/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.944ns  (logic 0.080ns (2.028%)  route 3.864ns (97.972%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.259ns = ( 12.259 - 10.000 ) 
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.341ns (routing 1.292ns, distribution 1.049ns)
  Clock Net Delay (Destination): 2.099ns (routing 1.169ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       2.341     2.540    design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X42Y87         FDRE                                         r  design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.620 r  design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[5]/Q
                         net (fo=28, routed)          3.864     6.484    design_1_i/ila_6bit_counter/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/out[5]
    RAMB36_X0Y11         RAMB36E2                                     r  design_1_i/ila_6bit_counter/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_B/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       2.099    12.259    design_1_i/ila_6bit_counter/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DESIGN_CLK_I
    RAMB36_X0Y11         RAMB36E2                                     r  design_1_i/ila_6bit_counter/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_B/CLKARDCLK
                         clock pessimism              0.166    12.425    
                         clock uncertainty           -0.160    12.265    
    RAMB36_X0Y11         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.352    11.913    design_1_i/ila_6bit_counter/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_B
  -------------------------------------------------------------------
                         required time                         11.913    
                         arrival time                          -6.484    
  -------------------------------------------------------------------
                         slack                                  5.429    

Slack (MET) :             5.433ns  (required time - arrival time)
  Source:                 design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.399ns  (logic 0.505ns (11.480%)  route 3.894ns (88.520%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.277ns = ( 12.277 - 10.000 ) 
    Source Clock Delay      (SCD):    2.528ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.329ns (routing 1.292ns, distribution 1.037ns)
  Clock Net Delay (Destination): 2.117ns (routing 1.169ns, distribution 0.948ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       2.329     2.528    design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X40Y124        FDRE                                         r  design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y124        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.604 r  design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=712, routed)         2.878     5.482    design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_daddr_o[1]
    SLICE_X49Y160        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148     5.630 r  design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[3]_i_12/O
                         net (fo=1, routed)           0.009     5.639    design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[3]_i_12_n_0
    SLICE_X49Y160        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.056     5.695 r  design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0_reg[3]_i_7/O
                         net (fo=1, routed)           0.000     5.695    design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[3]_i_3_0
    SLICE_X49Y160        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.026     5.721 r  design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0_reg[3]_i_4/O
                         net (fo=1, routed)           0.177     5.898    design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0_reg[3]_i_4_n_0
    SLICE_X49Y157        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     5.949 r  design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[3]_i_3/O
                         net (fo=1, routed)           0.763     6.712    design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[3]_i_3_n_0
    SLICE_X43Y156        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     6.860 r  design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[3]_i_1/O
                         net (fo=1, routed)           0.067     6.927    design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/reg_6_n_10
    SLICE_X43Y156        FDRE                                         r  design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       2.117    12.277    design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X43Y156        FDRE                                         r  design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[3]/C
                         clock pessimism              0.219    12.496    
                         clock uncertainty           -0.160    12.335    
    SLICE_X43Y156        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025    12.360    design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[3]
  -------------------------------------------------------------------
                         required time                         12.360    
                         arrival time                          -6.927    
  -------------------------------------------------------------------
                         slack                                  5.433    

Slack (MET) :             5.497ns  (required time - arrival time)
  Source:                 design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_6bit_counter/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_B/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 0.080ns (2.071%)  route 3.783ns (97.929%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.246ns = ( 12.246 - 10.000 ) 
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.341ns (routing 1.292ns, distribution 1.049ns)
  Clock Net Delay (Destination): 2.086ns (routing 1.169ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       2.341     2.540    design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X42Y87         FDRE                                         r  design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.620 r  design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[5]/Q
                         net (fo=28, routed)          3.783     6.403    design_1_i/ila_6bit_counter/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/out[5]
    RAMB36_X0Y9          RAMB36E2                                     r  design_1_i/ila_6bit_counter/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_B/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       2.086    12.246    design_1_i/ila_6bit_counter/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DESIGN_CLK_I
    RAMB36_X0Y9          RAMB36E2                                     r  design_1_i/ila_6bit_counter/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_B/CLKARDCLK
                         clock pessimism              0.166    12.412    
                         clock uncertainty           -0.160    12.252    
    RAMB36_X0Y9          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.352    11.900    design_1_i/ila_6bit_counter/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_B
  -------------------------------------------------------------------
                         required time                         11.900    
                         arrival time                          -6.403    
  -------------------------------------------------------------------
                         slack                                  5.497    

Slack (MET) :             5.511ns  (required time - arrival time)
  Source:                 design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.137ns  (logic 0.431ns (10.418%)  route 3.706ns (89.582%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.239ns = ( 12.239 - 10.000 ) 
    Source Clock Delay      (SCD):    2.626ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.427ns (routing 1.292ns, distribution 1.135ns)
  Clock Net Delay (Destination): 2.079ns (routing 1.169ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       2.427     2.626    design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X41Y124        FDRE                                         r  design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y124        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.702 r  design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=732, routed)         2.675     5.377    design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/s_daddr_o[0]
    SLICE_X49Y185        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.146     5.523 r  design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/slaveRegDo_mux_4[1]_i_28/O
                         net (fo=1, routed)           0.009     5.532    design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/slaveRegDo_mux_4[1]_i_28_n_0
    SLICE_X49Y185        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.056     5.588 r  design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/slaveRegDo_mux_4_reg[1]_i_14/O
                         net (fo=1, routed)           0.000     5.588    design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/slaveRegDo_mux_4_reg[1]_i_14_n_0
    SLICE_X49Y185        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.026     5.614 r  design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/slaveRegDo_mux_4_reg[1]_i_7/O
                         net (fo=1, routed)           0.716     6.330    design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/slaveRegDo_mux_4_reg[1]_2
    SLICE_X37Y185        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     6.420 r  design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/slaveRegDo_mux_4[1]_i_2/O
                         net (fo=1, routed)           0.234     6.654    design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/slaveRegDo_mux_4[1]_i_2_n_0
    SLICE_X40Y181        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037     6.691 r  design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/slaveRegDo_mux_4[1]_i_1/O
                         net (fo=1, routed)           0.072     6.763    design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg_n_14
    SLICE_X40Y181        FDRE                                         r  design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       2.079    12.239    design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X40Y181        FDRE                                         r  design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[1]/C
                         clock pessimism              0.170    12.409    
                         clock uncertainty           -0.160    12.249    
    SLICE_X40Y181        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    12.274    design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[1]
  -------------------------------------------------------------------
                         required time                         12.274    
                         arrival time                          -6.763    
  -------------------------------------------------------------------
                         slack                                  5.511    

Slack (MET) :             5.527ns  (required time - arrival time)
  Source:                 design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_6bit_counter/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 0.080ns (2.086%)  route 3.756ns (97.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.249ns = ( 12.249 - 10.000 ) 
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.341ns (routing 1.292ns, distribution 1.049ns)
  Clock Net Delay (Destination): 2.089ns (routing 1.169ns, distribution 0.920ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       2.341     2.540    design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X42Y87         FDRE                                         r  design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.620 r  design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[5]/Q
                         net (fo=28, routed)          3.756     6.376    design_1_i/ila_6bit_counter/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/out[5]
    RAMB36_X0Y10         RAMB36E2                                     r  design_1_i/ila_6bit_counter/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       2.089    12.249    design_1_i/ila_6bit_counter/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DESIGN_CLK_I
    RAMB36_X0Y10         RAMB36E2                                     r  design_1_i/ila_6bit_counter/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T/CLKARDCLK
                         clock pessimism              0.166    12.415    
                         clock uncertainty           -0.160    12.255    
    RAMB36_X0Y10         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.352    11.903    design_1_i/ila_6bit_counter/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T
  -------------------------------------------------------------------
                         required time                         11.903    
                         arrival time                          -6.376    
  -------------------------------------------------------------------
                         slack                                  5.527    

Slack (MET) :             5.554ns  (required time - arrival time)
  Source:                 design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.192ns  (logic 0.366ns (8.731%)  route 3.826ns (91.269%))
  Logic Levels:           3  (LUT6=2 MUXF8=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.239ns = ( 12.239 - 10.000 ) 
    Source Clock Delay      (SCD):    2.528ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.329ns (routing 1.292ns, distribution 1.037ns)
  Clock Net Delay (Destination): 2.079ns (routing 1.169ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       2.329     2.528    design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X37Y123        FDRE                                         r  design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y123        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     2.604 r  design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/Q
                         net (fo=365, routed)         2.840     5.444    design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/s_daddr_o[3]
    SLICE_X52Y185        MUXF8 (Prop_F8MUX_BOT_SLICEL_S_O)
                                                      0.069     5.513 r  design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/slaveRegDo_mux_4_reg[5]_i_7/O
                         net (fo=1, routed)           0.698     6.211    design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/slaveRegDo_mux_4_reg[5]_2
    SLICE_X39Y185        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     6.334 r  design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/slaveRegDo_mux_4[5]_i_2/O
                         net (fo=1, routed)           0.222     6.556    design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/slaveRegDo_mux_4[5]_i_2_n_0
    SLICE_X40Y181        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     6.654 r  design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/slaveRegDo_mux_4[5]_i_1/O
                         net (fo=1, routed)           0.066     6.720    design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg_n_10
    SLICE_X40Y181        FDRE                                         r  design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       2.079    12.239    design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X40Y181        FDRE                                         r  design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[5]/C
                         clock pessimism              0.170    12.409    
                         clock uncertainty           -0.160    12.249    
    SLICE_X40Y181        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    12.274    design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[5]
  -------------------------------------------------------------------
                         required time                         12.274    
                         arrival time                          -6.720    
  -------------------------------------------------------------------
                         slack                                  5.554    

Slack (MET) :             5.566ns  (required time - arrival time)
  Source:                 design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 0.506ns (12.396%)  route 3.576ns (87.604%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.239ns = ( 12.239 - 10.000 ) 
    Source Clock Delay      (SCD):    2.626ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.427ns (routing 1.292ns, distribution 1.135ns)
  Clock Net Delay (Destination): 2.079ns (routing 1.169ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       2.427     2.626    design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X41Y124        FDRE                                         r  design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y124        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.702 r  design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=732, routed)         2.598     5.300    design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/s_daddr_o[0]
    SLICE_X52Y183        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.146     5.446 r  design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/slaveRegDo_mux_4[7]_i_29/O
                         net (fo=1, routed)           0.010     5.456    design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/slaveRegDo_mux_4_reg[7]_i_7_0
    SLICE_X52Y183        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.057     5.513 r  design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/slaveRegDo_mux_4_reg[7]_i_14/O
                         net (fo=1, routed)           0.000     5.513    design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/slaveRegDo_mux_4_reg[7]_i_14_n_0
    SLICE_X52Y183        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.026     5.539 r  design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/slaveRegDo_mux_4_reg[7]_i_7/O
                         net (fo=1, routed)           0.709     6.248    design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/slaveRegDo_mux_4_reg[7]_2
    SLICE_X39Y183        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     6.397 r  design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/slaveRegDo_mux_4[7]_i_2/O
                         net (fo=1, routed)           0.200     6.597    design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/slaveRegDo_mux_4[7]_i_2_n_0
    SLICE_X40Y181        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     6.649 r  design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/slaveRegDo_mux_4[7]_i_1/O
                         net (fo=1, routed)           0.059     6.708    design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg_n_8
    SLICE_X40Y181        FDRE                                         r  design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       2.079    12.239    design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X40Y181        FDRE                                         r  design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[7]/C
                         clock pessimism              0.170    12.409    
                         clock uncertainty           -0.160    12.249    
    SLICE_X40Y181        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    12.274    design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[7]
  -------------------------------------------------------------------
                         required time                         12.274    
                         arrival time                          -6.708    
  -------------------------------------------------------------------
                         slack                                  5.566    

Slack (MET) :             5.569ns  (required time - arrival time)
  Source:                 design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.202ns  (logic 0.319ns (7.592%)  route 3.883ns (92.408%))
  Logic Levels:           3  (LUT6=2 MUXF8=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 12.218 - 10.000 ) 
    Source Clock Delay      (SCD):    2.528ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.329ns (routing 1.292ns, distribution 1.037ns)
  Clock Net Delay (Destination): 2.058ns (routing 1.169ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       2.329     2.528    design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X37Y123        FDRE                                         r  design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y123        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     2.604 r  design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/Q
                         net (fo=365, routed)         3.309     5.913    design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/s_daddr_o[3]
    SLICE_X48Y178        MUXF8 (Prop_F8MUX_BOT_SLICEL_S_O)
                                                      0.069     5.982 r  design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/slaveRegDo_mux_4_reg[14]_i_7/O
                         net (fo=1, routed)           0.442     6.424    design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/slaveRegDo_mux_4_reg[14]_2
    SLICE_X39Y178        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     6.548 r  design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/slaveRegDo_mux_4[14]_i_2/O
                         net (fo=1, routed)           0.083     6.631    design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/slaveRegDo_mux_4[14]_i_2_n_0
    SLICE_X39Y178        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     6.681 r  design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/slaveRegDo_mux_4[14]_i_1/O
                         net (fo=1, routed)           0.049     6.730    design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg_n_1
    SLICE_X39Y178        FDRE                                         r  design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       2.058    12.218    design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X39Y178        FDRE                                         r  design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[14]/C
                         clock pessimism              0.217    12.435    
                         clock uncertainty           -0.160    12.274    
    SLICE_X39Y178        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    12.299    design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[14]
  -------------------------------------------------------------------
                         required time                         12.299    
                         arrival time                          -6.730    
  -------------------------------------------------------------------
                         slack                                  5.569    

Slack (MET) :             5.587ns  (required time - arrival time)
  Source:                 design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_axi4/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.131ns  (logic 0.518ns (12.539%)  route 3.613ns (87.461%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.322ns = ( 12.322 - 10.000 ) 
    Source Clock Delay      (SCD):    2.605ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.406ns (routing 1.292ns, distribution 1.114ns)
  Clock Net Delay (Destination): 2.162ns (routing 1.169ns, distribution 0.993ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       2.406     2.605    design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X43Y122        FDRE                                         r  design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y122        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     2.684 f  design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]/Q
                         net (fo=183, routed)         2.273     4.957    design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/s_daddr[5]
    SLICE_X47Y165        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089     5.046 f  design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/current_state[6]_i_5/O
                         net (fo=1, routed)           0.048     5.094    design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/current_state[6]_i_5_n_0
    SLICE_X47Y165        LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.141     5.235 f  design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/current_state[6]_i_4/O
                         net (fo=7, routed)           0.169     5.404    design_1_i/ila_axi4/U0/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X48Y166        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     5.455 f  design_1_i/ila_axi4/U0/ila_core_inst/xsdb_memory_read_inst/current_state[5]_i_1/O
                         net (fo=5, routed)           0.505     5.960    design_1_i/ila_axi4/U0/ila_core_inst/xsdb_memory_read_inst/next_state[5]
    SLICE_X49Y166        LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.158     6.118 r  design_1_i/ila_axi4/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_1/O
                         net (fo=39, routed)          0.618     6.736    design_1_i/ila_axi4/U0/ila_core_inst/xsdb_memory_read_inst/read_addr0
    SLICE_X48Y164        FDRE                                         r  design_1_i/ila_axi4/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       2.162    12.322    design_1_i/ila_axi4/U0/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X48Y164        FDRE                                         r  design_1_i/ila_axi4/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/C
                         clock pessimism              0.221    12.543    
                         clock uncertainty           -0.160    12.383    
    SLICE_X48Y164        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060    12.323    design_1_i/ila_axi4/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.323    
                         arrival time                          -6.736    
  -------------------------------------------------------------------
                         slack                                  5.587    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][141]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.058ns (31.016%)  route 0.129ns (68.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.775ns
    Source Clock Delay      (SCD):    2.427ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Net Delay (Source):      2.267ns (routing 1.169ns, distribution 1.098ns)
  Clock Net Delay (Destination): 2.576ns (routing 1.292ns, distribution 1.284ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       2.267     2.427    design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X13Y200        FDRE                                         r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][141]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y200        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     2.485 r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][141]/Q
                         net (fo=1, routed)           0.129     2.614    design_1_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/DIA1
    SLICE_X17Y200        RAMD32                                       r  design_1_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       2.576     2.775    design_1_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/WCLK
    SLICE_X17Y200        RAMD32                                       r  design_1_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMA_D1/CLK
                         clock pessimism             -0.229     2.546    
    SLICE_X17Y200        RAMD32 (Hold_A6LUT_SLICEM_CLK_I)
                                                      0.058     2.604    design_1_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.604    
                         arrival time                           2.614    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.061ns (26.522%)  route 0.169ns (73.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.764ns
    Source Clock Delay      (SCD):    2.405ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Net Delay (Source):      2.245ns (routing 1.169ns, distribution 1.076ns)
  Clock Net Delay (Destination): 2.565ns (routing 1.292ns, distribution 1.273ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       2.245     2.405    design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X15Y207        FDRE                                         r  design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y207        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.466 r  design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=52, routed)          0.169     2.635    design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/ADDRH4
    SLICE_X17Y208        RAMD32                                       r  design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       2.565     2.764    design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/WCLK
    SLICE_X17Y208        RAMD32                                       r  design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMA/CLK
                         clock pessimism             -0.229     2.535    
    SLICE_X17Y208        RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR4)
                                                      0.090     2.625    design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMA
  -------------------------------------------------------------------
                         required time                         -2.625    
                         arrival time                           2.635    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.061ns (26.522%)  route 0.169ns (73.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.764ns
    Source Clock Delay      (SCD):    2.405ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Net Delay (Source):      2.245ns (routing 1.169ns, distribution 1.076ns)
  Clock Net Delay (Destination): 2.565ns (routing 1.292ns, distribution 1.273ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       2.245     2.405    design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X15Y207        FDRE                                         r  design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y207        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.466 r  design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=52, routed)          0.169     2.635    design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/ADDRH4
    SLICE_X17Y208        RAMD32                                       r  design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       2.565     2.764    design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/WCLK
    SLICE_X17Y208        RAMD32                                       r  design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMA_D1/CLK
                         clock pessimism             -0.229     2.535    
    SLICE_X17Y208        RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR4)
                                                      0.090     2.625    design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.625    
                         arrival time                           2.635    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.061ns (26.522%)  route 0.169ns (73.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.764ns
    Source Clock Delay      (SCD):    2.405ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Net Delay (Source):      2.245ns (routing 1.169ns, distribution 1.076ns)
  Clock Net Delay (Destination): 2.565ns (routing 1.292ns, distribution 1.273ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       2.245     2.405    design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X15Y207        FDRE                                         r  design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y207        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.466 r  design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=52, routed)          0.169     2.635    design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/ADDRH4
    SLICE_X17Y208        RAMD32                                       r  design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       2.565     2.764    design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/WCLK
    SLICE_X17Y208        RAMD32                                       r  design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMB/CLK
                         clock pessimism             -0.229     2.535    
    SLICE_X17Y208        RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR4)
                                                      0.090     2.625    design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMB
  -------------------------------------------------------------------
                         required time                         -2.625    
                         arrival time                           2.635    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.061ns (26.522%)  route 0.169ns (73.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.764ns
    Source Clock Delay      (SCD):    2.405ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Net Delay (Source):      2.245ns (routing 1.169ns, distribution 1.076ns)
  Clock Net Delay (Destination): 2.565ns (routing 1.292ns, distribution 1.273ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       2.245     2.405    design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X15Y207        FDRE                                         r  design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y207        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.466 r  design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=52, routed)          0.169     2.635    design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/ADDRH4
    SLICE_X17Y208        RAMD32                                       r  design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       2.565     2.764    design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/WCLK
    SLICE_X17Y208        RAMD32                                       r  design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMB_D1/CLK
                         clock pessimism             -0.229     2.535    
    SLICE_X17Y208        RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR4)
                                                      0.090     2.625    design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.625    
                         arrival time                           2.635    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.061ns (26.522%)  route 0.169ns (73.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.764ns
    Source Clock Delay      (SCD):    2.405ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Net Delay (Source):      2.245ns (routing 1.169ns, distribution 1.076ns)
  Clock Net Delay (Destination): 2.565ns (routing 1.292ns, distribution 1.273ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       2.245     2.405    design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X15Y207        FDRE                                         r  design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y207        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.466 r  design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=52, routed)          0.169     2.635    design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/ADDRH4
    SLICE_X17Y208        RAMD32                                       r  design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       2.565     2.764    design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/WCLK
    SLICE_X17Y208        RAMD32                                       r  design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMC/CLK
                         clock pessimism             -0.229     2.535    
    SLICE_X17Y208        RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR4)
                                                      0.090     2.625    design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMC
  -------------------------------------------------------------------
                         required time                         -2.625    
                         arrival time                           2.635    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.061ns (26.522%)  route 0.169ns (73.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.764ns
    Source Clock Delay      (SCD):    2.405ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Net Delay (Source):      2.245ns (routing 1.169ns, distribution 1.076ns)
  Clock Net Delay (Destination): 2.565ns (routing 1.292ns, distribution 1.273ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       2.245     2.405    design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X15Y207        FDRE                                         r  design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y207        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.466 r  design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=52, routed)          0.169     2.635    design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/ADDRH4
    SLICE_X17Y208        RAMD32                                       r  design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       2.565     2.764    design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/WCLK
    SLICE_X17Y208        RAMD32                                       r  design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMC_D1/CLK
                         clock pessimism             -0.229     2.535    
    SLICE_X17Y208        RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR4)
                                                      0.090     2.625    design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.625    
                         arrival time                           2.635    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMD/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.061ns (26.522%)  route 0.169ns (73.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.764ns
    Source Clock Delay      (SCD):    2.405ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Net Delay (Source):      2.245ns (routing 1.169ns, distribution 1.076ns)
  Clock Net Delay (Destination): 2.565ns (routing 1.292ns, distribution 1.273ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       2.245     2.405    design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X15Y207        FDRE                                         r  design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y207        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.466 r  design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=52, routed)          0.169     2.635    design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/ADDRH4
    SLICE_X17Y208        RAMD32                                       r  design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMD/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       2.565     2.764    design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/WCLK
    SLICE_X17Y208        RAMD32                                       r  design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMD/CLK
                         clock pessimism             -0.229     2.535    
    SLICE_X17Y208        RAMD32 (Hold_D5LUT_SLICEM_CLK_WADR4)
                                                      0.090     2.625    design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMD
  -------------------------------------------------------------------
                         required time                         -2.625    
                         arrival time                           2.635    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMD_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.061ns (26.522%)  route 0.169ns (73.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.764ns
    Source Clock Delay      (SCD):    2.405ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Net Delay (Source):      2.245ns (routing 1.169ns, distribution 1.076ns)
  Clock Net Delay (Destination): 2.565ns (routing 1.292ns, distribution 1.273ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       2.245     2.405    design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X15Y207        FDRE                                         r  design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y207        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.466 r  design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=52, routed)          0.169     2.635    design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/ADDRH4
    SLICE_X17Y208        RAMD32                                       r  design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMD_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       2.565     2.764    design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/WCLK
    SLICE_X17Y208        RAMD32                                       r  design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMD_D1/CLK
                         clock pessimism             -0.229     2.535    
    SLICE_X17Y208        RAMD32 (Hold_D6LUT_SLICEM_CLK_WADR4)
                                                      0.090     2.625    design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.625    
                         arrival time                           2.635    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAME/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.061ns (26.522%)  route 0.169ns (73.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.764ns
    Source Clock Delay      (SCD):    2.405ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Net Delay (Source):      2.245ns (routing 1.169ns, distribution 1.076ns)
  Clock Net Delay (Destination): 2.565ns (routing 1.292ns, distribution 1.273ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       2.245     2.405    design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X15Y207        FDRE                                         r  design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y207        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.466 r  design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=52, routed)          0.169     2.635    design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/ADDRH4
    SLICE_X17Y208        RAMD32                                       r  design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAME/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       2.565     2.764    design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/WCLK
    SLICE_X17Y208        RAMD32                                       r  design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAME/CLK
                         clock pessimism             -0.229     2.535    
    SLICE_X17Y208        RAMD32 (Hold_E5LUT_SLICEM_CLK_WADR4)
                                                      0.090     2.625    design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27/RAME
  -------------------------------------------------------------------
                         required time                         -2.625    
                         arrival time                           2.635    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE4_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE4_CHANNEL_X0Y4  design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     PS8/MAXIGP2ACLK       n/a            3.000         10.000      7.000      PS8_X0Y0            design_1_i/zynq_ultra_ps_e/U0/PS8_i/MAXIGP2ACLK
Min Period        n/a     RAMB36E2/CLKARDCLK    n/a            1.569         10.000      8.431      RAMB36_X1Y5         design_1_i/ila_6bit_counter/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK    n/a            1.569         10.000      8.431      RAMB36_X1Y5         design_1_i/ila_6bit_counter/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK    n/a            1.569         10.000      8.431      RAMB36_X1Y30        design_1_i/ila_axi4/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK    n/a            1.569         10.000      8.431      RAMB36_X1Y30        design_1_i/ila_axi4/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK    n/a            1.569         10.000      8.431      RAMB36_X1Y44        design_1_i/ila_axi4/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK    n/a            1.569         10.000      8.431      RAMB36_X1Y44        design_1_i/ila_axi4/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK    n/a            1.569         10.000      8.431      RAMB36_X1Y6         design_1_i/ila_6bit_counter/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK    n/a            1.569         10.000      8.431      RAMB36_X1Y6         design_1_i/ila_6bit_counter/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T/CLKBWRCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y4  design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y4  design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK       n/a            1.500         5.000       3.500      PS8_X0Y0            design_1_i/zynq_ultra_ps_e/U0/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK       n/a            1.500         5.000       3.500      PS8_X0Y0            design_1_i/zynq_ultra_ps_e/U0/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK    n/a            0.542         5.000       4.458      RAMB36_X1Y5         design_1_i/ila_6bit_counter/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_B/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK    n/a            0.542         5.000       4.458      RAMB36_X1Y5         design_1_i/ila_6bit_counter/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_B/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK    n/a            0.542         5.000       4.458      RAMB36_X1Y30        design_1_i/ila_axi4/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK    n/a            0.542         5.000       4.458      RAMB36_X1Y44        design_1_i/ila_axi4/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK    n/a            0.542         5.000       4.458      RAMB36_X1Y6         design_1_i/ila_6bit_counter/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK    n/a            0.542         5.000       4.458      RAMB36_X1Y6         design_1_i/ila_6bit_counter/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T/CLKBWRCLK
High Pulse Width  Slow    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y4  design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y4  design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK       n/a            1.500         5.000       3.500      PS8_X0Y0            design_1_i/zynq_ultra_ps_e/U0/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK       n/a            1.500         5.000       3.500      PS8_X0Y0            design_1_i/zynq_ultra_ps_e/U0/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK    n/a            0.542         5.000       4.458      RAMB36_X1Y30        design_1_i/ila_axi4/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK    n/a            0.542         5.000       4.458      RAMB36_X1Y44        design_1_i/ila_axi4/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK    n/a            0.542         5.000       4.458      RAMB36_X1Y44        design_1_i/ila_axi4/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK    n/a            0.542         5.000       4.458      RAMB36_X0Y30        design_1_i/ila_axi4/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK    n/a            0.542         5.000       4.458      RAMB36_X0Y41        design_1_i/ila_axi4/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK    n/a            0.542         5.000       4.458      RAMB36_X0Y41        design_1_i/ila_axi4/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  To Clock:  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       32.028ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.028ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/D
                            (falling edge-triggered cell FDCE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        7.613ns  (logic 0.870ns (11.428%)  route 6.743ns (88.572%))
  Logic Levels:           10  (LUT1=1 LUT2=2 LUT3=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.524ns = ( 44.524 - 40.000 ) 
    Source Clock Delay      (SCD):    5.514ns
    Clock Pessimism Removal (CPR):    0.966ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.329ns (routing 0.171ns, distribution 1.158ns)
  Clock Net Delay (Destination): 1.168ns (routing 0.155ns, distribution 1.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       2.325     2.524    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.603 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.554     4.157    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.185 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.329     5.514    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X51Y148        FDCE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y148        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     5.595 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]/Q
                         net (fo=4, routed)           1.051     6.646    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/instr_reg[1]
    SLICE_X51Y147        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     6.695 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/user_code_sel_inferred__1/i_/O
                         net (fo=5, routed)           1.770     8.465    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SEL
    SLICE_X50Y147        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     8.515 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/shift_INST_0/O
                         net (fo=1, routed)           1.109     9.624    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_shift
    SLICE_X50Y147        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066     9.690 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/shift_INST_0/O
                         net (fo=36, routed)          0.182     9.872    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X50Y143        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150    10.022 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_bscanid_en[0]_INST_0/O
                         net (fo=35, routed)          1.580    11.602    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/bscanid_en
    SLICE_X47Y141        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050    11.652 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/tdo_INST_0/O
                         net (fo=1, routed)           0.180    11.832    design_1_i/debug_bridge_1/U0/lut_buffer/inst/tdo_i
    SLICE_X47Y141        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035    11.867 r  design_1_i/debug_bridge_1/U0/lut_buffer/inst/u_tdo/O
                         net (fo=2, routed)           0.502    12.369    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X51Y145        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035    12.404 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=2, routed)           0.106    12.510    design_1_i/debug_bridge_0/U0/bs_mux/inst/tdo
    SLICE_X51Y147        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133    12.643 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tdo_INST_0/O
                         net (fo=1, routed)           0.207    12.850    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/tdo
    SLICE_X51Y147        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123    12.973 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/dr_tdo_inferred_i_1/O
                         net (fo=1, routed)           0.040    13.013    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TDO_O_reg
    SLICE_X51Y147        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.098    13.111 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/tdo_rise_edge_inferred_i_1/O
                         net (fo=1, routed)           0.016    13.127    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/tdo_rise_edge
    SLICE_X51Y147        FDCE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    40.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       2.070    42.230    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    42.289 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.043    43.332    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    43.356 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.168    44.524    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O_reg
    SLICE_X51Y147        FDCE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C  (IS_INVERTED)
                         clock pessimism              0.966    45.490    
                         clock uncertainty           -0.360    45.130    
    SLICE_X51Y147        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    45.155    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg
  -------------------------------------------------------------------
                         required time                         45.155    
                         arrival time                         -13.127    
  -------------------------------------------------------------------
                         slack                                 32.028    

Slack (MET) :             34.865ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        5.631ns  (logic 0.539ns (9.572%)  route 5.092ns (90.428%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.606ns = ( 85.606 - 80.000 ) 
    Source Clock Delay      (SCD):    5.513ns = ( 45.513 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.837ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.328ns (routing 0.171ns, distribution 1.157ns)
  Clock Net Delay (Destination): 1.315ns (routing 0.580ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       2.325    42.524    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    42.603 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.554    44.157    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.185 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.328    45.513    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X52Y148        FDRE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y148        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079    45.592 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=35, routed)          0.319    45.911    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg_0
    SLICE_X50Y147        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146    46.057 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/shift_INST_0/O
                         net (fo=1, routed)           1.109    47.166    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_shift
    SLICE_X50Y147        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066    47.232 f  design_1_i/debug_bridge_0/U0/bs_mux/inst/shift_INST_0/O
                         net (fo=36, routed)          1.653    48.885    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X50Y144        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099    48.984 f  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.555    50.539    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X39Y120        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050    50.589 f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.191    50.780    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X40Y120        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.099    50.879 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.265    51.144    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X40Y121        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       2.070    82.230    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    82.289 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.043    83.332    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    83.356 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.856    84.212    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    84.291 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.315    85.606    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/tck
    SLICE_X40Y121        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.837    86.443    
                         clock uncertainty           -0.360    86.083    
    SLICE_X40Y121        FDRE (Setup_BFF2_SLICEM_C_R)
                                                     -0.074    86.009    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         86.009    
                         arrival time                         -51.144    
  -------------------------------------------------------------------
                         slack                                 34.865    

Slack (MET) :             34.865ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        5.631ns  (logic 0.539ns (9.572%)  route 5.092ns (90.428%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.606ns = ( 85.606 - 80.000 ) 
    Source Clock Delay      (SCD):    5.513ns = ( 45.513 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.837ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.328ns (routing 0.171ns, distribution 1.157ns)
  Clock Net Delay (Destination): 1.315ns (routing 0.580ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       2.325    42.524    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    42.603 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.554    44.157    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.185 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.328    45.513    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X52Y148        FDRE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y148        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079    45.592 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=35, routed)          0.319    45.911    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg_0
    SLICE_X50Y147        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146    46.057 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/shift_INST_0/O
                         net (fo=1, routed)           1.109    47.166    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_shift
    SLICE_X50Y147        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066    47.232 f  design_1_i/debug_bridge_0/U0/bs_mux/inst/shift_INST_0/O
                         net (fo=36, routed)          1.653    48.885    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X50Y144        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099    48.984 f  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.555    50.539    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X39Y120        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050    50.589 f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.191    50.780    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X40Y120        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.099    50.879 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.265    51.144    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X40Y121        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       2.070    82.230    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    82.289 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.043    83.332    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    83.356 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.856    84.212    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    84.291 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.315    85.606    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/tck
    SLICE_X40Y121        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.837    86.443    
                         clock uncertainty           -0.360    86.083    
    SLICE_X40Y121        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.074    86.009    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         86.009    
                         arrival time                         -51.144    
  -------------------------------------------------------------------
                         slack                                 34.865    

Slack (MET) :             34.865ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        5.631ns  (logic 0.539ns (9.572%)  route 5.092ns (90.428%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.606ns = ( 85.606 - 80.000 ) 
    Source Clock Delay      (SCD):    5.513ns = ( 45.513 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.837ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.328ns (routing 0.171ns, distribution 1.157ns)
  Clock Net Delay (Destination): 1.315ns (routing 0.580ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       2.325    42.524    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    42.603 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.554    44.157    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.185 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.328    45.513    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X52Y148        FDRE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y148        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079    45.592 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=35, routed)          0.319    45.911    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg_0
    SLICE_X50Y147        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146    46.057 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/shift_INST_0/O
                         net (fo=1, routed)           1.109    47.166    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_shift
    SLICE_X50Y147        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066    47.232 f  design_1_i/debug_bridge_0/U0/bs_mux/inst/shift_INST_0/O
                         net (fo=36, routed)          1.653    48.885    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X50Y144        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099    48.984 f  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.555    50.539    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X39Y120        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050    50.589 f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.191    50.780    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X40Y120        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.099    50.879 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.265    51.144    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X40Y121        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       2.070    82.230    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    82.289 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.043    83.332    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    83.356 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.856    84.212    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    84.291 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.315    85.606    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/tck
    SLICE_X40Y121        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.837    86.443    
                         clock uncertainty           -0.360    86.083    
    SLICE_X40Y121        FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.074    86.009    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         86.009    
                         arrival time                         -51.144    
  -------------------------------------------------------------------
                         slack                                 34.865    

Slack (MET) :             34.865ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        5.631ns  (logic 0.539ns (9.572%)  route 5.092ns (90.428%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.606ns = ( 85.606 - 80.000 ) 
    Source Clock Delay      (SCD):    5.513ns = ( 45.513 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.837ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.328ns (routing 0.171ns, distribution 1.157ns)
  Clock Net Delay (Destination): 1.315ns (routing 0.580ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       2.325    42.524    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    42.603 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.554    44.157    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.185 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.328    45.513    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X52Y148        FDRE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y148        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079    45.592 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=35, routed)          0.319    45.911    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg_0
    SLICE_X50Y147        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146    46.057 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/shift_INST_0/O
                         net (fo=1, routed)           1.109    47.166    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_shift
    SLICE_X50Y147        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066    47.232 f  design_1_i/debug_bridge_0/U0/bs_mux/inst/shift_INST_0/O
                         net (fo=36, routed)          1.653    48.885    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X50Y144        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099    48.984 f  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.555    50.539    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X39Y120        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050    50.589 f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.191    50.780    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X40Y120        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.099    50.879 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.265    51.144    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X40Y121        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       2.070    82.230    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    82.289 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.043    83.332    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    83.356 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.856    84.212    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    84.291 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.315    85.606    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/tck
    SLICE_X40Y121        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.837    86.443    
                         clock uncertainty           -0.360    86.083    
    SLICE_X40Y121        FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.074    86.009    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         86.009    
                         arrival time                         -51.144    
  -------------------------------------------------------------------
                         slack                                 34.865    

Slack (MET) :             34.865ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        5.631ns  (logic 0.539ns (9.572%)  route 5.092ns (90.428%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.606ns = ( 85.606 - 80.000 ) 
    Source Clock Delay      (SCD):    5.513ns = ( 45.513 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.837ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.328ns (routing 0.171ns, distribution 1.157ns)
  Clock Net Delay (Destination): 1.315ns (routing 0.580ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       2.325    42.524    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    42.603 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.554    44.157    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.185 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.328    45.513    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X52Y148        FDRE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y148        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079    45.592 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=35, routed)          0.319    45.911    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg_0
    SLICE_X50Y147        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146    46.057 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/shift_INST_0/O
                         net (fo=1, routed)           1.109    47.166    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_shift
    SLICE_X50Y147        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066    47.232 f  design_1_i/debug_bridge_0/U0/bs_mux/inst/shift_INST_0/O
                         net (fo=36, routed)          1.653    48.885    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X50Y144        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099    48.984 f  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.555    50.539    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X39Y120        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050    50.589 f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.191    50.780    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X40Y120        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.099    50.879 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.265    51.144    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X40Y121        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       2.070    82.230    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    82.289 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.043    83.332    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    83.356 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.856    84.212    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    84.291 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.315    85.606    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/tck
    SLICE_X40Y121        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.837    86.443    
                         clock uncertainty           -0.360    86.083    
    SLICE_X40Y121        FDRE (Setup_CFF2_SLICEM_C_R)
                                                     -0.074    86.009    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         86.009    
                         arrival time                         -51.144    
  -------------------------------------------------------------------
                         slack                                 34.865    

Slack (MET) :             34.865ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        5.631ns  (logic 0.539ns (9.572%)  route 5.092ns (90.428%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.606ns = ( 85.606 - 80.000 ) 
    Source Clock Delay      (SCD):    5.513ns = ( 45.513 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.837ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.328ns (routing 0.171ns, distribution 1.157ns)
  Clock Net Delay (Destination): 1.315ns (routing 0.580ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       2.325    42.524    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    42.603 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.554    44.157    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.185 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.328    45.513    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X52Y148        FDRE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y148        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079    45.592 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=35, routed)          0.319    45.911    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg_0
    SLICE_X50Y147        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146    46.057 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/shift_INST_0/O
                         net (fo=1, routed)           1.109    47.166    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_shift
    SLICE_X50Y147        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066    47.232 f  design_1_i/debug_bridge_0/U0/bs_mux/inst/shift_INST_0/O
                         net (fo=36, routed)          1.653    48.885    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X50Y144        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099    48.984 f  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.555    50.539    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X39Y120        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050    50.589 f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.191    50.780    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X40Y120        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.099    50.879 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.265    51.144    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X40Y121        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       2.070    82.230    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    82.289 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.043    83.332    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    83.356 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.856    84.212    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    84.291 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.315    85.606    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/tck
    SLICE_X40Y121        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.837    86.443    
                         clock uncertainty           -0.360    86.083    
    SLICE_X40Y121        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.074    86.009    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         86.009    
                         arrival time                         -51.144    
  -------------------------------------------------------------------
                         slack                                 34.865    

Slack (MET) :             34.896ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        5.612ns  (logic 0.502ns (8.945%)  route 5.110ns (91.055%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        0.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.605ns = ( 85.605 - 80.000 ) 
    Source Clock Delay      (SCD):    5.513ns = ( 45.513 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.837ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.328ns (routing 0.171ns, distribution 1.157ns)
  Clock Net Delay (Destination): 1.314ns (routing 0.580ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       2.325    42.524    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    42.603 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.554    44.157    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.185 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.328    45.513    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X52Y148        FDRE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y148        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079    45.592 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=35, routed)          0.319    45.911    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg_0
    SLICE_X50Y147        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146    46.057 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/shift_INST_0/O
                         net (fo=1, routed)           1.109    47.166    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_shift
    SLICE_X50Y147        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066    47.232 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/shift_INST_0/O
                         net (fo=36, routed)          1.653    48.885    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X50Y144        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099    48.984 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.478    50.462    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X39Y120        LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.112    50.574 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.551    51.125    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X40Y120        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       2.070    82.230    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    82.289 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.043    83.332    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    83.356 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.856    84.212    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    84.291 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.314    85.605    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/tck
    SLICE_X40Y120        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.837    86.442    
                         clock uncertainty           -0.360    86.082    
    SLICE_X40Y120        FDCE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061    86.021    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         86.021    
                         arrival time                         -51.125    
  -------------------------------------------------------------------
                         slack                                 34.896    

Slack (MET) :             34.896ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        5.612ns  (logic 0.502ns (8.945%)  route 5.110ns (91.055%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        0.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.605ns = ( 85.605 - 80.000 ) 
    Source Clock Delay      (SCD):    5.513ns = ( 45.513 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.837ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.328ns (routing 0.171ns, distribution 1.157ns)
  Clock Net Delay (Destination): 1.314ns (routing 0.580ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       2.325    42.524    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    42.603 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.554    44.157    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.185 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.328    45.513    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X52Y148        FDRE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y148        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079    45.592 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=35, routed)          0.319    45.911    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg_0
    SLICE_X50Y147        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146    46.057 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/shift_INST_0/O
                         net (fo=1, routed)           1.109    47.166    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_shift
    SLICE_X50Y147        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066    47.232 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/shift_INST_0/O
                         net (fo=36, routed)          1.653    48.885    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X50Y144        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099    48.984 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.478    50.462    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X39Y120        LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.112    50.574 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.551    51.125    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X40Y120        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       2.070    82.230    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    82.289 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.043    83.332    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    83.356 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.856    84.212    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    84.291 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.314    85.605    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/tck
    SLICE_X40Y120        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.837    86.442    
                         clock uncertainty           -0.360    86.082    
    SLICE_X40Y120        FDCE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.061    86.021    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         86.021    
                         arrival time                         -51.125    
  -------------------------------------------------------------------
                         slack                                 34.896    

Slack (MET) :             34.896ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        5.612ns  (logic 0.502ns (8.945%)  route 5.110ns (91.055%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        0.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.605ns = ( 85.605 - 80.000 ) 
    Source Clock Delay      (SCD):    5.513ns = ( 45.513 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.837ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.328ns (routing 0.171ns, distribution 1.157ns)
  Clock Net Delay (Destination): 1.314ns (routing 0.580ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       2.325    42.524    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    42.603 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.554    44.157    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.185 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.328    45.513    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X52Y148        FDRE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y148        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079    45.592 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=35, routed)          0.319    45.911    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg_0
    SLICE_X50Y147        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146    46.057 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/shift_INST_0/O
                         net (fo=1, routed)           1.109    47.166    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_shift
    SLICE_X50Y147        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066    47.232 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/shift_INST_0/O
                         net (fo=36, routed)          1.653    48.885    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X50Y144        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099    48.984 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.478    50.462    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X39Y120        LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.112    50.574 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.551    51.125    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X40Y120        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       2.070    82.230    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    82.289 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.043    83.332    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    83.356 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.856    84.212    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    84.291 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.314    85.605    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/tck
    SLICE_X40Y120        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.837    86.442    
                         clock uncertainty           -0.360    86.082    
    SLICE_X40Y120        FDCE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.061    86.021    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         86.021    
                         arrival time                         -51.125    
  -------------------------------------------------------------------
                         slack                                 34.896    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.059ns (36.646%)  route 0.102ns (63.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.514ns
    Source Clock Delay      (SCD):    4.520ns
    Clock Pessimism Removal (CPR):    0.910ns
  Clock Net Delay (Source):      1.164ns (routing 0.155ns, distribution 1.009ns)
  Clock Net Delay (Destination): 1.329ns (routing 0.171ns, distribution 1.158ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       2.070     2.230    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.289 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.043     3.332    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.356 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.164     4.520    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X52Y148        FDRE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y148        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     4.579 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg_reg[5]/Q
                         net (fo=2, routed)           0.102     4.681    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg[5]
    SLICE_X51Y148        FDCE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       2.325     2.524    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.603 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.554     4.157    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.185 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.329     5.514    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X51Y148        FDCE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]/C
                         clock pessimism             -0.910     4.604    
    SLICE_X51Y148        FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     4.666    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.666    
                         arrival time                           4.681    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.000%)  route 0.039ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.261ns
    Source Clock Delay      (SCD):    3.628ns
    Clock Pessimism Removal (CPR):    0.627ns
  Clock Net Delay (Source):      0.796ns (routing 0.351ns, distribution 0.445ns)
  Clock Net Delay (Destination): 0.908ns (routing 0.393ns, distribution 0.515ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       1.273     1.384    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.423 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.819     2.242    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.259 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.521     2.780    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.832 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.796     3.628    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/tck
    SLICE_X40Y116        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     3.667 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/Q
                         net (fo=1, routed)           0.039     3.706    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp
    SLICE_X40Y116        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       1.437     1.575    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.053     1.628 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.068     2.696    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.715 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.577     3.292    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     3.353 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.908     4.261    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/tck
    SLICE_X40Y116        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[5]/C
                         clock pessimism             -0.627     3.634    
    SLICE_X40Y116        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     3.681    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.681    
                         arrival time                           3.706    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.037ns (47.436%)  route 0.041ns (52.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.380ns
    Source Clock Delay      (SCD):    3.736ns
    Clock Pessimism Removal (CPR):    0.638ns
  Clock Net Delay (Source):      0.904ns (routing 0.351ns, distribution 0.553ns)
  Clock Net Delay (Destination): 1.027ns (routing 0.393ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       1.273     1.384    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.423 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.819     2.242    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.259 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.521     2.780    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.832 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.904     3.736    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X54Y143        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y143        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     3.773 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[22]/Q
                         net (fo=2, routed)           0.041     3.814    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[22]
    SLICE_X54Y143        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       1.437     1.575    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.053     1.628 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.068     2.696    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.715 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.577     3.292    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     3.353 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.027     4.380    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X54Y143        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[21]/C
                         clock pessimism             -0.638     3.742    
    SLICE_X54Y143        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     3.789    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.789    
                         arrival time                           3.814    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.080ns  (logic 0.037ns (46.250%)  route 0.043ns (53.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.334ns
    Source Clock Delay      (SCD):    3.694ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Net Delay (Source):      0.862ns (routing 0.351ns, distribution 0.511ns)
  Clock Net Delay (Destination): 0.981ns (routing 0.393ns, distribution 0.588ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       1.273     1.384    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.423 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.819     2.242    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.259 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.521     2.780    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.832 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.862     3.694    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/tck
    SLICE_X43Y124        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y124        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     3.731 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/Q
                         net (fo=2, routed)           0.043     3.774    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[2]
    SLICE_X43Y124        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       1.437     1.575    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.053     1.628 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.068     2.696    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.715 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.577     3.292    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     3.353 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.981     4.334    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/tck
    SLICE_X43Y124        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/C
                         clock pessimism             -0.634     3.700    
    SLICE_X43Y124        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     3.747    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.747    
                         arrival time                           3.774    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.060ns (34.286%)  route 0.115ns (65.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.715ns
    Source Clock Delay      (SCD):    5.601ns
    Clock Pessimism Removal (CPR):    1.029ns
  Clock Net Delay (Source):      1.310ns (routing 0.580ns, distribution 0.730ns)
  Clock Net Delay (Destination): 1.495ns (routing 0.639ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       2.070     2.230    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.289 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.043     3.332    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.356 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.856     4.212    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     4.291 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.310     5.601    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/tck
    SLICE_X39Y121        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y121        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     5.661 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/Q
                         net (fo=6, routed)           0.115     5.776    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/sel0[1]
    SLICE_X40Y120        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       2.325     2.524    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.603 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.554     4.157    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.185 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.943     5.128    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     5.220 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.495     6.715    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/tck
    SLICE_X40Y120        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism             -1.029     5.686    
    SLICE_X40Y120        FDCE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     5.748    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.748    
                         arrival time                           5.776    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_din_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.058ns (32.955%)  route 0.118ns (67.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.663ns
    Source Clock Delay      (SCD):    5.556ns
    Clock Pessimism Removal (CPR):    1.025ns
  Clock Net Delay (Source):      1.265ns (routing 0.580ns, distribution 0.685ns)
  Clock Net Delay (Destination): 1.443ns (routing 0.639ns, distribution 0.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       2.070     2.230    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.289 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.043     3.332    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.356 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.856     4.212    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     4.291 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.265     5.556    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/tck
    SLICE_X32Y118        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_din_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y118        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     5.614 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_din_temp_reg/Q
                         net (fo=1, routed)           0.118     5.732    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_din_temp
    SLICE_X34Y118        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       2.325     2.524    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.603 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.554     4.157    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.185 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.943     5.128    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     5.220 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.443     6.663    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/tck
    SLICE_X34Y118        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                         clock pessimism             -1.025     5.638    
    SLICE_X34Y118        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     5.700    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]
  -------------------------------------------------------------------
                         required time                         -5.700    
                         arrival time                           5.732    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.084ns  (logic 0.039ns (46.429%)  route 0.045ns (53.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.260ns
    Source Clock Delay      (SCD):    3.628ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Net Delay (Source):      0.796ns (routing 0.351ns, distribution 0.445ns)
  Clock Net Delay (Destination): 0.907ns (routing 0.393ns, distribution 0.514ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       1.273     1.384    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.423 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.819     2.242    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.259 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.521     2.780    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.832 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.796     3.628    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/tck
    SLICE_X36Y116        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y116        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     3.667 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/Q
                         net (fo=2, routed)           0.045     3.712    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[23]
    SLICE_X36Y116        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       1.437     1.575    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.053     1.628 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.068     2.696    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.715 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.577     3.292    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     3.353 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.907     4.260    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/tck
    SLICE_X36Y116        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/C
                         clock pessimism             -0.626     3.634    
    SLICE_X36Y116        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     3.680    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.680    
                         arrival time                           3.712    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_din_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.038ns (31.933%)  route 0.081ns (68.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.259ns
    Source Clock Delay      (SCD):    3.656ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Net Delay (Source):      0.824ns (routing 0.351ns, distribution 0.473ns)
  Clock Net Delay (Destination): 0.906ns (routing 0.393ns, distribution 0.513ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       1.273     1.384    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.423 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.819     2.242    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.259 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.521     2.780    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.832 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.824     3.656    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/tck
    SLICE_X40Y120        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_din_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y120        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     3.694 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_din_reg/Q
                         net (fo=10, routed)          0.081     3.775    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/D[0]
    SLICE_X40Y118        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       1.437     1.575    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.053     1.628 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.068     2.696    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.715 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.577     3.292    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     3.353 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.906     4.259    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/tck
    SLICE_X40Y118        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
                         clock pessimism             -0.563     3.696    
    SLICE_X40Y118        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     3.743    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg
  -------------------------------------------------------------------
                         required time                         -3.743    
                         arrival time                           3.775    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.566ns
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Net Delay (Source):      0.747ns (routing 0.096ns, distribution 0.651ns)
  Clock Net Delay (Destination): 0.851ns (routing 0.108ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       1.273     1.384    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.423 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.819     2.242    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.259 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          0.747     3.006    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[31]_2
    SLICE_X55Y148        FDRE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y148        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     3.045 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[16]/Q
                         net (fo=1, routed)           0.058     3.103    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg[16]
    SLICE_X55Y147        FDRE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       1.437     1.575    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.053     1.628 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.068     2.696    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.715 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          0.851     3.566    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[31]_2
    SLICE_X55Y147        FDRE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[15]/C
                         clock pessimism             -0.542     3.024    
    SLICE_X55Y147        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     3.071    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.071    
                         arrival time                           3.103    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.085ns  (logic 0.039ns (45.882%)  route 0.046ns (54.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.264ns
    Source Clock Delay      (SCD):    3.631ns
    Clock Pessimism Removal (CPR):    0.627ns
  Clock Net Delay (Source):      0.799ns (routing 0.351ns, distribution 0.448ns)
  Clock Net Delay (Destination): 0.911ns (routing 0.393ns, distribution 0.518ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       1.273     1.384    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.423 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.819     2.242    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.259 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.521     2.780    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.832 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.799     3.631    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/tck
    SLICE_X36Y116        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y116        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     3.670 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/Q
                         net (fo=2, routed)           0.046     3.716    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[25]
    SLICE_X36Y116        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       1.437     1.575    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.053     1.628 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.068     2.696    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.715 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.577     3.292    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     3.353 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.911     4.264    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/tck
    SLICE_X36Y116        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C
                         clock pessimism             -0.627     3.637    
    SLICE_X36Y116        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     3.683    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.683    
                         arrival time                           3.716    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I0  n/a            1.290         80.000      78.710     BUFGCTRL_X0Y6  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/I0
Min Period        n/a     BUFGCE/I     n/a            1.290         80.000      78.710     BUFGCE_X0Y27   design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
Min Period        n/a     RAMD32/CLK   n/a            1.064         80.000      78.936     SLICE_X34Y121  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK   n/a            1.064         80.000      78.936     SLICE_X34Y121  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK   n/a            1.064         80.000      78.936     SLICE_X34Y121  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK   n/a            1.064         80.000      78.936     SLICE_X34Y121  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK   n/a            1.064         80.000      78.936     SLICE_X34Y121  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK   n/a            1.064         80.000      78.936     SLICE_X34Y121  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK   n/a            1.064         80.000      78.936     SLICE_X34Y121  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK   n/a            1.064         80.000      78.936     SLICE_X34Y121  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            0.532         40.000      39.468     SLICE_X34Y121  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            0.532         40.000      39.468     SLICE_X34Y121  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            0.532         40.000      39.468     SLICE_X34Y121  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            0.532         40.000      39.468     SLICE_X34Y121  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            0.532         40.000      39.468     SLICE_X34Y121  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            0.532         40.000      39.468     SLICE_X34Y121  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            0.532         40.000      39.468     SLICE_X34Y121  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            0.532         40.000      39.468     SLICE_X34Y121  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            0.532         40.000      39.468     SLICE_X34Y121  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            0.532         40.000      39.468     SLICE_X34Y121  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            0.532         40.000      39.468     SLICE_X34Y121  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            0.532         40.000      39.468     SLICE_X34Y121  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            0.532         40.000      39.468     SLICE_X34Y121  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            0.532         40.000      39.468     SLICE_X34Y121  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            0.532         40.000      39.468     SLICE_X34Y121  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            0.532         40.000      39.468     SLICE_X34Y121  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            0.532         40.000      39.468     SLICE_X34Y121  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            0.532         40.000      39.468     SLICE_X34Y121  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            0.532         40.000      39.468     SLICE_X34Y121  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            0.532         40.000      39.468     SLICE_X34Y121  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         20.000      18.929     MMCM_X0Y0  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCM_X0Y0  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            6.000         10.000      4.000      MMCM_X0Y0  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            6.000         10.000      4.000      MMCM_X0Y0  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            6.000         10.000      4.000      MMCM_X0Y0  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            6.000         10.000      4.000      MMCM_X0Y0  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.420ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.420ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.026ns  (logic 2.745ns (68.182%)  route 1.281ns (31.818%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 12.411 - 8.000 ) 
    Source Clock Delay      (SCD):    5.517ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.549ns (routing 0.704ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.490ns (routing 0.755ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.418     3.875    i_gmii2rgmii/Clk125
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.968 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.549     5.517    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXEN)
                                                      2.572     8.089 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXEN
                         net (fo=5, routed)           0.949     9.038    i_gmii2rgmii/i_rgmii_gmii/GMII_tx_en
    SLICE_X8Y163         LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     9.089 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[0]_i_2/O
                         net (fo=1, routed)           0.260     9.349    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[0]_i_2_n_0
    SLICE_X8Y149         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     9.471 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[0]_i_1/O
                         net (fo=1, routed)           0.072     9.543    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[0]_i_1_n_0
    SLICE_X8Y149         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.490    12.411    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y149         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[0]/C
                         clock pessimism             -0.401    12.010    
                         clock uncertainty           -0.072    11.938    
    SLICE_X8Y149         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.963    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[0]
  -------------------------------------------------------------------
                         required time                         11.963    
                         arrival time                          -9.543    
  -------------------------------------------------------------------
                         slack                                  2.420    

Slack (MET) :             2.461ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.985ns  (logic 2.675ns (67.127%)  route 1.310ns (32.873%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 12.411 - 8.000 ) 
    Source Clock Delay      (SCD):    5.517ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.549ns (routing 0.704ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.490ns (routing 0.755ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.418     3.875    i_gmii2rgmii/Clk125
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.968 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.549     5.517    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXEN)
                                                      2.572     8.089 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXEN
                         net (fo=5, routed)           0.949     9.038    i_gmii2rgmii/i_rgmii_gmii/GMII_tx_en
    SLICE_X8Y163         LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066     9.104 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[1]_i_3/O
                         net (fo=1, routed)           0.295     9.399    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[1]_i_3_n_0
    SLICE_X8Y149         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.037     9.436 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[1]_i_1/O
                         net (fo=1, routed)           0.066     9.502    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[1]_i_1_n_0
    SLICE_X8Y149         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.490    12.411    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y149         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[1]/C
                         clock pessimism             -0.401    12.010    
                         clock uncertainty           -0.072    11.938    
    SLICE_X8Y149         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    11.963    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[1]
  -------------------------------------------------------------------
                         required time                         11.963    
                         arrival time                          -9.502    
  -------------------------------------------------------------------
                         slack                                  2.461    

Slack (MET) :             2.695ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.765ns  (logic 2.665ns (70.784%)  route 1.100ns (29.216%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.425ns = ( 12.425 - 8.000 ) 
    Source Clock Delay      (SCD):    5.517ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.549ns (routing 0.704ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.504ns (routing 0.755ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.418     3.875    i_gmii2rgmii/Clk125
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.968 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.549     5.517    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[3])
                                                      2.577     8.094 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[3]
                         net (fo=2, routed)           1.034     9.128    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[3]
    SLICE_X8Y164         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.088     9.216 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[3]_i_1/O
                         net (fo=1, routed)           0.066     9.282    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[3]_i_1_n_0
    SLICE_X8Y164         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.504    12.425    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y164         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[3]/C
                         clock pessimism             -0.401    12.024    
                         clock uncertainty           -0.072    11.952    
    SLICE_X8Y164         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    11.977    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[3]
  -------------------------------------------------------------------
                         required time                         11.977    
                         arrival time                          -9.282    
  -------------------------------------------------------------------
                         slack                                  2.695    

Slack (MET) :             2.714ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 2.734ns (73.004%)  route 1.011ns (26.996%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.424ns = ( 12.424 - 8.000 ) 
    Source Clock Delay      (SCD):    5.517ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.549ns (routing 0.704ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.503ns (routing 0.755ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.418     3.875    i_gmii2rgmii/Clk125
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.968 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.549     5.517    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[1])
                                                      2.582     8.099 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[1]
                         net (fo=2, routed)           0.953     9.052    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[1]
    SLICE_X8Y164         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     9.204 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[1]_i_1/O
                         net (fo=1, routed)           0.058     9.262    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[1]_i_1_n_0
    SLICE_X8Y164         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.503    12.424    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y164         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]/C
                         clock pessimism             -0.401    12.023    
                         clock uncertainty           -0.072    11.951    
    SLICE_X8Y164         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    11.976    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         11.976    
                         arrival time                          -9.262    
  -------------------------------------------------------------------
                         slack                                  2.714    

Slack (MET) :             2.780ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 2.681ns (72.853%)  route 0.999ns (27.147%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.425ns = ( 12.425 - 8.000 ) 
    Source Clock Delay      (SCD):    5.517ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.549ns (routing 0.704ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.504ns (routing 0.755ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.418     3.875    i_gmii2rgmii/Clk125
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.968 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.549     5.517    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[1])
                                                      2.582     8.099 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[1]
                         net (fo=2, routed)           0.927     9.026    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[1]
    SLICE_X8Y164         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     9.125 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[1]_i_1/O
                         net (fo=1, routed)           0.072     9.197    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[1]_i_1_n_0
    SLICE_X8Y164         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.504    12.425    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y164         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]/C
                         clock pessimism             -0.401    12.024    
                         clock uncertainty           -0.072    11.952    
    SLICE_X8Y164         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.977    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]
  -------------------------------------------------------------------
                         required time                         11.977    
                         arrival time                          -9.197    
  -------------------------------------------------------------------
                         slack                                  2.780    

Slack (MET) :             2.786ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.673ns  (logic 2.641ns (71.903%)  route 1.032ns (28.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.424ns = ( 12.424 - 8.000 ) 
    Source Clock Delay      (SCD):    5.517ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.549ns (routing 0.704ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.503ns (routing 0.755ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.418     3.875    i_gmii2rgmii/Clk125
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.968 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.549     5.517    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[2])
                                                      2.491     8.008 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[2]
                         net (fo=2, routed)           0.973     8.981    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[2]
    SLICE_X8Y164         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     9.131 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[2]_i_1/O
                         net (fo=1, routed)           0.059     9.190    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[2]_i_1_n_0
    SLICE_X8Y164         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.503    12.424    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y164         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[2]/C
                         clock pessimism             -0.401    12.023    
                         clock uncertainty           -0.072    11.951    
    SLICE_X8Y164         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025    11.976    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         11.976    
                         arrival time                          -9.190    
  -------------------------------------------------------------------
                         slack                                  2.786    

Slack (MET) :             2.792ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 2.691ns (73.364%)  route 0.977ns (26.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.425ns = ( 12.425 - 8.000 ) 
    Source Clock Delay      (SCD):    5.517ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.549ns (routing 0.704ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.504ns (routing 0.755ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.418     3.875    i_gmii2rgmii/Clk125
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.968 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.549     5.517    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[7])
                                                      2.532     8.049 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[7]
                         net (fo=1, routed)           0.950     8.999    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[7]
    SLICE_X8Y164         LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.159     9.158 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[7]_i_1/O
                         net (fo=1, routed)           0.027     9.185    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[7]_i_1_n_0
    SLICE_X8Y164         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.504    12.425    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y164         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[7]/C
                         clock pessimism             -0.401    12.024    
                         clock uncertainty           -0.072    11.952    
    SLICE_X8Y164         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    11.977    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[7]
  -------------------------------------------------------------------
                         required time                         11.977    
                         arrival time                          -9.185    
  -------------------------------------------------------------------
                         slack                                  2.792    

Slack (MET) :             2.835ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.624ns  (logic 2.714ns (74.890%)  route 0.910ns (25.110%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.424ns = ( 12.424 - 8.000 ) 
    Source Clock Delay      (SCD):    5.517ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.549ns (routing 0.704ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.503ns (routing 0.755ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.418     3.875    i_gmii2rgmii/Clk125
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.968 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.549     5.517    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[3])
                                                      2.577     8.094 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[3]
                         net (fo=2, routed)           0.887     8.981    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[3]
    SLICE_X8Y164         LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.137     9.118 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[3]_i_2/O
                         net (fo=1, routed)           0.023     9.141    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[3]_i_2_n_0
    SLICE_X8Y164         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.503    12.424    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y164         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]/C
                         clock pessimism             -0.401    12.023    
                         clock uncertainty           -0.072    11.951    
    SLICE_X8Y164         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    11.976    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         11.976    
                         arrival time                          -9.141    
  -------------------------------------------------------------------
                         slack                                  2.835    

Slack (MET) :             2.843ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 2.681ns (74.143%)  route 0.935ns (25.857%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.424ns = ( 12.424 - 8.000 ) 
    Source Clock Delay      (SCD):    5.517ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.549ns (routing 0.704ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.503ns (routing 0.755ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.418     3.875    i_gmii2rgmii/Clk125
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.968 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.549     5.517    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXEN)
                                                      2.572     8.089 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXEN
                         net (fo=5, routed)           0.917     9.006    i_gmii2rgmii/i_rgmii_gmii/GMII_tx_en
    SLICE_X8Y164         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.109     9.115 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_i_1/O
                         net (fo=1, routed)           0.018     9.133    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg
    SLICE_X8Y164         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.503    12.424    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y164         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_reg/C
                         clock pessimism             -0.401    12.023    
                         clock uncertainty           -0.072    11.951    
    SLICE_X8Y164         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    11.976    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_reg
  -------------------------------------------------------------------
                         required time                         11.976    
                         arrival time                          -9.133    
  -------------------------------------------------------------------
                         slack                                  2.843    

Slack (MET) :             2.860ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.599ns  (logic 2.629ns (73.048%)  route 0.970ns (26.952%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.424ns = ( 12.424 - 8.000 ) 
    Source Clock Delay      (SCD):    5.517ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.549ns (routing 0.704ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.503ns (routing 0.755ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.418     3.875    i_gmii2rgmii/Clk125
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.968 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.549     5.517    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXER)
                                                      2.468     7.985 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXER
                         net (fo=2, routed)           0.952     8.937    i_gmii2rgmii/i_rgmii_gmii/GMII_tx_er
    SLICE_X8Y163         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.161     9.098 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_i_1/O
                         net (fo=1, routed)           0.018     9.116    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_i_1_n_0
    SLICE_X8Y163         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.503    12.424    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y163         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_reg/C
                         clock pessimism             -0.401    12.023    
                         clock uncertainty           -0.072    11.951    
    SLICE_X8Y163         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    11.976    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_reg
  -------------------------------------------------------------------
                         required time                         11.976    
                         arrival time                          -9.116    
  -------------------------------------------------------------------
                         slack                                  2.860    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.093ns (49.206%)  route 0.096ns (50.794%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.180ns
    Source Clock Delay      (SCD):    4.430ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Net Delay (Source):      1.509ns (routing 0.755ns, distribution 0.754ns)
  Clock Net Delay (Destination): 1.723ns (routing 0.829ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892     2.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.509     4.430    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X10Y134        FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y134        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     4.488 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddr_reg[1]/Q
                         net (fo=8, routed)           0.072     4.560    i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddr_reg[1]
    SLICE_X9Y134         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     4.595 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddr[5]_i_1/O
                         net (fo=1, routed)           0.024     4.619    i_gmii2rgmii/i_rgmii_gmii/i_fifo/plusOp[5]
    SLICE_X9Y134         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.723     4.180    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X9Y134         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddr_reg[5]/C
                         clock pessimism              0.352     4.532    
    SLICE_X9Y134         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     4.592    i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddr_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.592    
                         arrival time                           4.619    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_ft.RdAddr_I_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.061ns (42.361%)  route 0.083ns (57.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.190ns
    Source Clock Delay      (SCD):    4.435ns
    Clock Pessimism Removal (CPR):    -0.291ns
  Clock Net Delay (Source):      1.514ns (routing 0.755ns, distribution 0.759ns)
  Clock Net Delay (Destination): 1.733ns (routing 0.829ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892     2.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.514     4.435    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X9Y134         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y134         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     4.496 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddr_reg[4]/Q
                         net (fo=5, routed)           0.083     4.579    i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddr_reg[4]
    SLICE_X8Y134         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_ft.RdAddr_I_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.733     4.190    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X8Y134         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_ft.RdAddr_I_reg[4]/C
                         clock pessimism              0.291     4.481    
    SLICE_X8Y134         FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.062     4.543    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_ft.RdAddr_I_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.543    
                         arrival time                           4.579    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_ft.WrAddrRd_I_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.058ns (28.571%)  route 0.145ns (71.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.185ns
    Source Clock Delay      (SCD):    4.437ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Net Delay (Source):      1.516ns (routing 0.755ns, distribution 0.761ns)
  Clock Net Delay (Destination): 1.728ns (routing 0.829ns, distribution 0.899ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892     2.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.516     4.437    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X10Y137        FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y137        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     4.495 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_reg[5]/Q
                         net (fo=10, routed)          0.145     4.640    i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGrayRd[5]
    SLICE_X9Y134         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_ft.WrAddrRd_I_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.728     4.185    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X9Y134         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_ft.WrAddrRd_I_reg[5]/C
                         clock pessimism              0.352     4.537    
    SLICE_X9Y134         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     4.599    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_ft.WrAddrRd_I_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.599    
                         arrival time                           4.640    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.038ns (37.624%)  route 0.063ns (62.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    2.587ns
    Clock Pessimism Removal (CPR):    -0.213ns
  Clock Net Delay (Source):      0.934ns (routing 0.452ns, distribution 0.482ns)
  Clock Net Delay (Destination): 1.057ns (routing 0.504ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         0.934     2.587    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X10Y138        FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y138        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.625 r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[0]/Q
                         net (fo=1, routed)           0.063     2.688    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg[0]
    SLICE_X10Y138        FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.057     2.380    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X10Y138        FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[1]/C
                         clock pessimism              0.213     2.593    
    SLICE_X10Y138        FDPE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     2.640    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.640    
                         arrival time                           2.688    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/EthTxRstChain_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/EthTxRstChain_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.038ns (36.893%)  route 0.065ns (63.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    2.584ns
    Clock Pessimism Removal (CPR):    -0.213ns
  Clock Net Delay (Source):      0.931ns (routing 0.452ns, distribution 0.479ns)
  Clock Net Delay (Destination): 1.054ns (routing 0.504ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         0.931     2.584    i_gmii2rgmii/Clk125
    SLICE_X10Y160        FDPE                                         r  i_gmii2rgmii/EthTxRstChain_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y160        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.622 r  i_gmii2rgmii/EthTxRstChain_reg[0]/Q
                         net (fo=1, routed)           0.065     2.687    i_gmii2rgmii/EthTxRstChain_reg_n_0_[0]
    SLICE_X10Y160        FDPE                                         r  i_gmii2rgmii/EthTxRstChain_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.054     2.377    i_gmii2rgmii/Clk125
    SLICE_X10Y160        FDPE                                         r  i_gmii2rgmii/EthTxRstChain_reg[1]/C
                         clock pessimism              0.213     2.590    
    SLICE_X10Y160        FDPE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     2.637    i_gmii2rgmii/EthTxRstChain_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.637    
                         arrival time                           2.687    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_grl.Empty_I_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_grl.Empty_I_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.062ns (59.615%)  route 0.042ns (40.385%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    2.590ns
    Clock Pessimism Removal (CPR):    -0.213ns
  Clock Net Delay (Source):      0.937ns (routing 0.452ns, distribution 0.485ns)
  Clock Net Delay (Destination): 1.060ns (routing 0.504ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         0.937     2.590    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X9Y135         FDSE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_grl.Empty_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y135         FDSE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.629 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_grl.Empty_I_reg/Q
                         net (fo=4, routed)           0.027     2.656    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Empty_I
    SLICE_X9Y135         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.023     2.679 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_grl.Empty_I_i_1/O
                         net (fo=1, routed)           0.015     2.694    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_grl.Empty_I_i_1_n_0
    SLICE_X9Y135         FDSE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_grl.Empty_I_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.060     2.383    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X9Y135         FDSE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_grl.Empty_I_reg/C
                         clock pessimism              0.213     2.596    
    SLICE_X9Y135         FDSE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.642    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_grl.Empty_I_reg
  -------------------------------------------------------------------
                         required time                         -2.642    
                         arrival time                           2.694    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_ft.RdAddrGray_I_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.038ns (33.628%)  route 0.075ns (66.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    2.589ns
    Clock Pessimism Removal (CPR):    -0.220ns
  Clock Net Delay (Source):      0.936ns (routing 0.452ns, distribution 0.484ns)
  Clock Net Delay (Destination): 1.058ns (routing 0.504ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         0.936     2.589    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X7Y136         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y136         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.627 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGray_reg[2]/Q
                         net (fo=19, routed)          0.075     2.702    i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGray[2]
    SLICE_X7Y136         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_ft.RdAddrGray_I_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.058     2.381    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X7Y136         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_ft.RdAddrGray_I_reg[2]/C
                         clock pessimism              0.220     2.601    
    SLICE_X7Y136         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     2.648    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_ft.RdAddrGray_I_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.648    
                         arrival time                           2.702    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.063ns (54.783%)  route 0.052ns (45.217%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    2.588ns
    Clock Pessimism Removal (CPR):    -0.220ns
  Clock Net Delay (Source):      0.935ns (routing 0.452ns, distribution 0.483ns)
  Clock Net Delay (Destination): 1.059ns (routing 0.504ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         0.935     2.588    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y164         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y164         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.627 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]/Q
                         net (fo=2, routed)           0.043     2.670    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[1]
    SLICE_X8Y164         LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.024     2.694 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[5]_i_1/O
                         net (fo=1, routed)           0.009     2.703    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[5]_i_1_n_0
    SLICE_X8Y164         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.059     2.382    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y164         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[5]/C
                         clock pessimism              0.220     2.602    
    SLICE_X8Y164         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     2.649    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.649    
                         arrival time                           2.703    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_ft.RdAddr_I_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.058ns (27.751%)  route 0.151ns (72.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.173ns
    Source Clock Delay      (SCD):    4.430ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Net Delay (Source):      1.509ns (routing 0.755ns, distribution 0.754ns)
  Clock Net Delay (Destination): 1.716ns (routing 0.829ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892     2.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.509     4.430    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X10Y134        FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y134        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     4.488 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddr_reg[1]/Q
                         net (fo=8, routed)           0.151     4.639    i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddr_reg[1]
    SLICE_X9Y135         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_ft.RdAddr_I_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.716     4.173    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X9Y135         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_ft.RdAddr_I_reg[1]/C
                         clock pessimism              0.352     4.525    
    SLICE_X9Y135         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     4.585    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_ft.RdAddr_I_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.585    
                         arrival time                           4.639    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxEr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_RxEr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.053ns (49.074%)  route 0.055ns (50.926%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    2.581ns
    Clock Pessimism Removal (CPR):    -0.213ns
  Clock Net Delay (Source):      0.928ns (routing 0.452ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.051ns (routing 0.504ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         0.928     2.581    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X7Y143         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxEr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y143         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.620 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxEr_reg/Q
                         net (fo=2, routed)           0.029     2.649    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Gmii_RxEr
    SLICE_X7Y143         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.014     2.663 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Gmii_RxEr_i_1/O
                         net (fo=1, routed)           0.026     2.689    i_gmii2rgmii/i_rgmii_gmii/i_fifo_n_0
    SLICE_X7Y143         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxEr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.051     2.374    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X7Y143         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxEr_reg/C
                         clock pessimism              0.213     2.587    
    SLICE_X7Y143         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     2.633    i_gmii2rgmii/i_rgmii_gmii/Gmii_RxEr_reg
  -------------------------------------------------------------------
                         required time                         -2.633    
                         arrival time                           2.689    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period        n/a     PS8/EMIOENET1GMIIRXCLK  n/a            8.000         8.000       0.000      PS8_X0Y0           design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
Min Period        n/a     PS8/EMIOENET1GMIITXCLK  n/a            8.000         8.000       0.000      PS8_X0Y0           design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
Min Period        n/a     OSERDESE3/CLK           n/a            8.000         8.000       0.000      HDIOLOGIC_S_X0Y29  i_gmii2rgmii/i_rgmii_txctl/CLK
Min Period        n/a     OSERDESE3/CLK           n/a            8.000         8.000       0.000      HDIOLOGIC_M_X0Y26  i_gmii2rgmii/rgmii_txd_gen[0].i_rgmii_txd/CLK
Min Period        n/a     OSERDESE3/CLK           n/a            8.000         8.000       0.000      HDIOLOGIC_S_X0Y26  i_gmii2rgmii/rgmii_txd_gen[1].i_rgmii_txd/CLK
Min Period        n/a     OSERDESE3/CLK           n/a            8.000         8.000       0.000      HDIOLOGIC_M_X0Y27  i_gmii2rgmii/rgmii_txd_gen[2].i_rgmii_txd/CLK
Min Period        n/a     OSERDESE3/CLK           n/a            8.000         8.000       0.000      HDIOLOGIC_S_X0Y27  i_gmii2rgmii/rgmii_txd_gen[3].i_rgmii_txd/CLK
Min Period        n/a     BUFGCE/I                n/a            1.290         8.000       6.710      BUFGCE_X0Y1        design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     BUFGCTRL/I1             n/a            1.290         8.000       6.710      BUFGCTRL_X0Y12     i_gmii2rgmii/i_rgmii_mux0/I1
Min Period        n/a     MMCME4_ADV/CLKOUT0      n/a            1.071         8.000       6.929      MMCM_X0Y0          design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
Low Pulse Width   Slow    PS8/EMIOENET1GMIIRXCLK  n/a            4.000         4.000       0.000      PS8_X0Y0           design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
Low Pulse Width   Fast    PS8/EMIOENET1GMIIRXCLK  n/a            4.000         4.000       0.000      PS8_X0Y0           design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
Low Pulse Width   Slow    PS8/EMIOENET1GMIITXCLK  n/a            4.000         4.000       0.000      PS8_X0Y0           design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
Low Pulse Width   Fast    PS8/EMIOENET1GMIITXCLK  n/a            4.000         4.000       0.000      PS8_X0Y0           design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
Low Pulse Width   Slow    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_S_X0Y29  i_gmii2rgmii/i_rgmii_txctl/CLK
Low Pulse Width   Fast    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_S_X0Y29  i_gmii2rgmii/i_rgmii_txctl/CLK
Low Pulse Width   Slow    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_M_X0Y26  i_gmii2rgmii/rgmii_txd_gen[0].i_rgmii_txd/CLK
Low Pulse Width   Fast    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_M_X0Y26  i_gmii2rgmii/rgmii_txd_gen[0].i_rgmii_txd/CLK
Low Pulse Width   Slow    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_S_X0Y26  i_gmii2rgmii/rgmii_txd_gen[1].i_rgmii_txd/CLK
Low Pulse Width   Fast    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_S_X0Y26  i_gmii2rgmii/rgmii_txd_gen[1].i_rgmii_txd/CLK
High Pulse Width  Slow    PS8/EMIOENET1GMIIRXCLK  n/a            4.000         4.000       0.000      PS8_X0Y0           design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
High Pulse Width  Fast    PS8/EMIOENET1GMIIRXCLK  n/a            4.000         4.000       0.000      PS8_X0Y0           design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
High Pulse Width  Slow    PS8/EMIOENET1GMIITXCLK  n/a            4.000         4.000       0.000      PS8_X0Y0           design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
High Pulse Width  Fast    PS8/EMIOENET1GMIITXCLK  n/a            4.000         4.000       0.000      PS8_X0Y0           design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
High Pulse Width  Slow    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_S_X0Y29  i_gmii2rgmii/i_rgmii_txctl/CLK
High Pulse Width  Fast    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_S_X0Y29  i_gmii2rgmii/i_rgmii_txctl/CLK
High Pulse Width  Slow    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_M_X0Y26  i_gmii2rgmii/rgmii_txd_gen[0].i_rgmii_txd/CLK
High Pulse Width  Fast    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_M_X0Y26  i_gmii2rgmii/rgmii_txd_gen[0].i_rgmii_txd/CLK
High Pulse Width  Slow    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_S_X0Y26  i_gmii2rgmii/rgmii_txd_gen[1].i_rgmii_txd/CLK
High Pulse Width  Fast    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_S_X0Y26  i_gmii2rgmii/rgmii_txd_gen[1].i_rgmii_txd/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period        n/a     OSERDESE3/CLK       n/a            8.000         8.000       0.000      HDIOLOGIC_M_X0Y29  i_gmii2rgmii/i_rgmii_txclk/CLK
Min Period        n/a     BUFGCE/I            n/a            1.290         8.000       6.710      BUFGCE_X0Y2        design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.071         8.000       6.929      MMCM_X0Y0          design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
Low Pulse Width   Slow    OSERDESE3/CLK       n/a            4.000         4.000       0.000      HDIOLOGIC_M_X0Y29  i_gmii2rgmii/i_rgmii_txclk/CLK
Low Pulse Width   Fast    OSERDESE3/CLK       n/a            4.000         4.000       0.000      HDIOLOGIC_M_X0Y29  i_gmii2rgmii/i_rgmii_txclk/CLK
High Pulse Width  Slow    OSERDESE3/CLK       n/a            4.000         4.000       0.000      HDIOLOGIC_M_X0Y29  i_gmii2rgmii/i_rgmii_txclk/CLK
High Pulse Width  Fast    OSERDESE3/CLK       n/a            4.000         4.000       0.000      HDIOLOGIC_M_X0Y29  i_gmii2rgmii/i_rgmii_txclk/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_design_1_clk_wiz_0_0
  To Clock:  clk_out3_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       36.369ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.577ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.369ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[5]
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@40.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.079ns (8.229%)  route 0.881ns (91.771%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.401ns = ( 45.401 - 40.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.525ns (routing 0.704ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.376ns (routing 0.639ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.431    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.459 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.960     3.419    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.512 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.596    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.688 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.525     5.213    i_gmii2rgmii/GMII_tx_clk
    SLICE_X6Y167         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y167         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     5.292 r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/Q
                         net (fo=1, routed)           0.881     6.173    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[5]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    42.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.898    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.922 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.872    43.794    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    43.874 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    43.946    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.025 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.376    45.401    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.272    45.129    
                         clock uncertainty           -0.095    45.034    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[5])
                                                     -2.492    42.542    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         42.542    
                         arrival time                          -6.173    
  -------------------------------------------------------------------
                         slack                                 36.369    

Slack (MET) :             36.392ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[6]
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@40.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.081ns (9.000%)  route 0.819ns (91.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.401ns = ( 45.401 - 40.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.525ns (routing 0.704ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.376ns (routing 0.639ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.431    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.459 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.960     3.419    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.512 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.596    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.688 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.525     5.213    i_gmii2rgmii/GMII_tx_clk
    SLICE_X6Y167         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y167         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     5.294 r  i_gmii2rgmii/Gmii_RxD_sync_reg[6]/Q
                         net (fo=1, routed)           0.819     6.113    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[6]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    42.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.898    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.922 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.872    43.794    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    43.874 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    43.946    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.025 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.376    45.401    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.272    45.129    
                         clock uncertainty           -0.095    45.034    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[6])
                                                     -2.529    42.505    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         42.505    
                         arrival time                          -6.113    
  -------------------------------------------------------------------
                         slack                                 36.392    

Slack (MET) :             36.409ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[2]
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@40.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.079ns (8.522%)  route 0.848ns (91.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.401ns = ( 45.401 - 40.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.525ns (routing 0.704ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.376ns (routing 0.639ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.431    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.459 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.960     3.419    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.512 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.596    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.688 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.525     5.213    i_gmii2rgmii/GMII_tx_clk
    SLICE_X6Y167         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y167         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.292 r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/Q
                         net (fo=1, routed)           0.848     6.140    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[2]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    42.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.898    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.922 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.872    43.794    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    43.874 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    43.946    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.025 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.376    45.401    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.272    45.129    
                         clock uncertainty           -0.095    45.034    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[2])
                                                     -2.485    42.549    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         42.549    
                         arrival time                          -6.140    
  -------------------------------------------------------------------
                         slack                                 36.409    

Slack (MET) :             36.415ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[7]
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@40.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.079ns (8.486%)  route 0.852ns (91.515%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.401ns = ( 45.401 - 40.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.525ns (routing 0.704ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.376ns (routing 0.639ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.431    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.459 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.960     3.419    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.512 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.596    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.688 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.525     5.213    i_gmii2rgmii/GMII_tx_clk
    SLICE_X6Y167         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y167         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     5.292 r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/Q
                         net (fo=1, routed)           0.852     6.144    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[7]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    42.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.898    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.922 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.872    43.794    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    43.874 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    43.946    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.025 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.376    45.401    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.272    45.129    
                         clock uncertainty           -0.095    45.034    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[7])
                                                     -2.475    42.559    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         42.559    
                         arrival time                          -6.144    
  -------------------------------------------------------------------
                         slack                                 36.415    

Slack (MET) :             36.429ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxDv_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXDV
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@40.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.076ns (7.771%)  route 0.902ns (92.229%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.401ns = ( 45.401 - 40.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.521ns (routing 0.704ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.376ns (routing 0.639ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.431    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.459 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.960     3.419    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.512 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.596    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.688 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.521     5.209    i_gmii2rgmii/GMII_tx_clk
    SLICE_X7Y163         FDRE                                         r  i_gmii2rgmii/Gmii_RxDv_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y163         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     5.285 r  i_gmii2rgmii/Gmii_RxDv_sync_reg/Q
                         net (fo=3, routed)           0.902     6.187    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_dv
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXDV
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    42.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.898    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.922 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.872    43.794    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    43.874 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    43.946    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.025 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.376    45.401    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.272    45.129    
                         clock uncertainty           -0.095    45.034    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXDV)
                                                     -2.418    42.616    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         42.616    
                         arrival time                          -6.187    
  -------------------------------------------------------------------
                         slack                                 36.429    

Slack (MET) :             36.479ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[4]
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@40.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.081ns (9.236%)  route 0.796ns (90.764%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.401ns = ( 45.401 - 40.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.525ns (routing 0.704ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.376ns (routing 0.639ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.431    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.459 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.960     3.419    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.512 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.596    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.688 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.525     5.213    i_gmii2rgmii/GMII_tx_clk
    SLICE_X6Y167         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y167         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     5.294 r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/Q
                         net (fo=1, routed)           0.796     6.090    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[4]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    42.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.898    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.922 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.872    43.794    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    43.874 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    43.946    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.025 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.376    45.401    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.272    45.129    
                         clock uncertainty           -0.095    45.034    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[4])
                                                     -2.465    42.569    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         42.569    
                         arrival time                          -6.090    
  -------------------------------------------------------------------
                         slack                                 36.479    

Slack (MET) :             36.504ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[3]
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@40.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.076ns (9.280%)  route 0.743ns (90.720%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.401ns = ( 45.401 - 40.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.526ns (routing 0.704ns, distribution 0.822ns)
  Clock Net Delay (Destination): 1.376ns (routing 0.639ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.431    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.459 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.960     3.419    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.512 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.596    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.688 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.526     5.214    i_gmii2rgmii/GMII_tx_clk
    SLICE_X2Y166         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y166         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     5.290 r  i_gmii2rgmii/Gmii_RxD_sync_reg[3]/Q
                         net (fo=1, routed)           0.743     6.033    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[3]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    42.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.898    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.922 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.872    43.794    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    43.874 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    43.946    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.025 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.376    45.401    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.272    45.129    
                         clock uncertainty           -0.095    45.034    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[3])
                                                     -2.497    42.537    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         42.537    
                         arrival time                          -6.033    
  -------------------------------------------------------------------
                         slack                                 36.504    

Slack (MET) :             36.571ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[1]
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@40.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.079ns (10.051%)  route 0.707ns (89.949%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.401ns = ( 45.401 - 40.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.526ns (routing 0.704ns, distribution 0.822ns)
  Clock Net Delay (Destination): 1.376ns (routing 0.639ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.431    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.459 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.960     3.419    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.512 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.596    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.688 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.526     5.214    i_gmii2rgmii/GMII_tx_clk
    SLICE_X2Y166         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y166         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     5.293 r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/Q
                         net (fo=1, routed)           0.707     6.000    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[1]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    42.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.898    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.922 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.872    43.794    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    43.874 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    43.946    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.025 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.376    45.401    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.272    45.129    
                         clock uncertainty           -0.095    45.034    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[1])
                                                     -2.463    42.571    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         42.571    
                         arrival time                          -6.000    
  -------------------------------------------------------------------
                         slack                                 36.571    

Slack (MET) :             36.614ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxEr_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXER
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@40.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.081ns (9.247%)  route 0.795ns (90.753%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.401ns = ( 45.401 - 40.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.525ns (routing 0.704ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.376ns (routing 0.639ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.431    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.459 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.960     3.419    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.512 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.596    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.688 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.525     5.213    i_gmii2rgmii/GMII_tx_clk
    SLICE_X6Y167         FDRE                                         r  i_gmii2rgmii/Gmii_RxEr_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y167         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     5.294 r  i_gmii2rgmii/Gmii_RxEr_sync_reg/Q
                         net (fo=1, routed)           0.795     6.089    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_er
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXER
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    42.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.898    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.922 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.872    43.794    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    43.874 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    43.946    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.025 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.376    45.401    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.272    45.129    
                         clock uncertainty           -0.095    45.034    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXER)
                                                     -2.331    42.703    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         42.703    
                         arrival time                          -6.089    
  -------------------------------------------------------------------
                         slack                                 36.614    

Slack (MET) :             36.821ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[0]
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@40.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.076ns (8.973%)  route 0.771ns (91.027%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.401ns = ( 45.401 - 40.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.526ns (routing 0.704ns, distribution 0.822ns)
  Clock Net Delay (Destination): 1.376ns (routing 0.639ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.431    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.459 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.960     3.419    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.512 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.596    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.688 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.526     5.214    i_gmii2rgmii/GMII_tx_clk
    SLICE_X2Y166         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y166         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     5.290 r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/Q
                         net (fo=1, routed)           0.771     6.061    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[0]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    42.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.898    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.922 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.872    43.794    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    43.874 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    43.946    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.025 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.376    45.401    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.272    45.129    
                         clock uncertainty           -0.095    45.034    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[0])
                                                     -2.152    42.882    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         42.882    
                         arrival time                          -6.061    
  -------------------------------------------------------------------
                         slack                                 36.821    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[0]
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.038ns (8.597%)  route 0.404ns (91.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.058ns
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    -0.209ns
  Clock Net Delay (Source):      0.847ns (routing 0.387ns, distribution 0.460ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.430ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.531     2.184    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.237 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.286    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.338 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.847     3.185    i_gmii2rgmii/GMII_tx_clk
    SLICE_X2Y166         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y166         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     3.223 r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/Q
                         net (fo=1, routed)           0.404     3.627    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[0]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.584     1.907    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     1.969 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.025    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.086 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.972     3.058    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.209     3.267    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[0])
                                                     -0.217     3.050    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -3.050    
                         arrival time                           3.627    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxEr_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXER
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.040ns (8.602%)  route 0.425ns (91.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.058ns
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    -0.209ns
  Clock Net Delay (Source):      0.847ns (routing 0.387ns, distribution 0.460ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.430ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.531     2.184    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.237 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.286    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.338 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.847     3.185    i_gmii2rgmii/GMII_tx_clk
    SLICE_X6Y167         FDRE                                         r  i_gmii2rgmii/Gmii_RxEr_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y167         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     3.225 r  i_gmii2rgmii/Gmii_RxEr_sync_reg/Q
                         net (fo=1, routed)           0.425     3.650    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_er
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXER
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.584     1.907    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     1.969 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.025    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.086 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.972     3.058    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.209     3.267    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXER)
                                                     -0.306     2.961    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -2.961    
                         arrival time                           3.650    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[1]
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.039ns (9.466%)  route 0.373ns (90.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.058ns
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    -0.209ns
  Clock Net Delay (Source):      0.847ns (routing 0.387ns, distribution 0.460ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.430ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.531     2.184    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.237 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.286    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.338 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.847     3.185    i_gmii2rgmii/GMII_tx_clk
    SLICE_X2Y166         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y166         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     3.224 r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/Q
                         net (fo=1, routed)           0.373     3.597    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[1]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.584     1.907    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     1.969 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.025    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.086 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.972     3.058    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.209     3.267    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[1])
                                                     -0.395     2.872    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -2.872    
                         arrival time                           3.597    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.741ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[3]
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.037ns (8.726%)  route 0.387ns (91.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.058ns
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    -0.209ns
  Clock Net Delay (Source):      0.847ns (routing 0.387ns, distribution 0.460ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.430ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.531     2.184    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.237 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.286    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.338 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.847     3.185    i_gmii2rgmii/GMII_tx_clk
    SLICE_X2Y166         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y166         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     3.222 r  i_gmii2rgmii/Gmii_RxD_sync_reg[3]/Q
                         net (fo=1, routed)           0.387     3.609    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[3]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.584     1.907    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     1.969 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.025    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.086 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.972     3.058    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.209     3.267    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[3])
                                                     -0.399     2.868    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -2.868    
                         arrival time                           3.609    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[2]
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.039ns (8.091%)  route 0.443ns (91.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.058ns
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    -0.209ns
  Clock Net Delay (Source):      0.847ns (routing 0.387ns, distribution 0.460ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.430ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.531     2.184    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.237 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.286    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.338 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.847     3.185    i_gmii2rgmii/GMII_tx_clk
    SLICE_X6Y167         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y167         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.224 r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/Q
                         net (fo=1, routed)           0.443     3.667    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[2]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.584     1.907    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     1.969 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.025    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.086 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.972     3.058    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.209     3.267    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[2])
                                                     -0.396     2.871    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -2.871    
                         arrival time                           3.667    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.801ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[6]
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.040ns (8.493%)  route 0.431ns (91.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.058ns
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    -0.209ns
  Clock Net Delay (Source):      0.847ns (routing 0.387ns, distribution 0.460ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.430ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.531     2.184    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.237 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.286    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.338 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.847     3.185    i_gmii2rgmii/GMII_tx_clk
    SLICE_X6Y167         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y167         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     3.225 r  i_gmii2rgmii/Gmii_RxD_sync_reg[6]/Q
                         net (fo=1, routed)           0.431     3.656    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[6]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.584     1.907    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     1.969 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.025    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.086 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.972     3.058    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.209     3.267    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[6])
                                                     -0.412     2.855    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -2.855    
                         arrival time                           3.656    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.804ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[7]
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.039ns (8.316%)  route 0.430ns (91.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.058ns
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    -0.209ns
  Clock Net Delay (Source):      0.847ns (routing 0.387ns, distribution 0.460ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.430ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.531     2.184    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.237 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.286    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.338 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.847     3.185    i_gmii2rgmii/GMII_tx_clk
    SLICE_X6Y167         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y167         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     3.224 r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/Q
                         net (fo=1, routed)           0.430     3.654    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[7]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.584     1.907    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     1.969 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.025    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.086 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.972     3.058    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.209     3.267    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[7])
                                                     -0.417     2.850    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -2.850    
                         arrival time                           3.654    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.807ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxDv_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXDV
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.038ns (7.495%)  route 0.469ns (92.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.058ns
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    -0.209ns
  Clock Net Delay (Source):      0.844ns (routing 0.387ns, distribution 0.457ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.430ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.531     2.184    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.237 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.286    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.338 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.844     3.182    i_gmii2rgmii/GMII_tx_clk
    SLICE_X7Y163         FDRE                                         r  i_gmii2rgmii/Gmii_RxDv_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y163         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     3.220 r  i_gmii2rgmii/Gmii_RxDv_sync_reg/Q
                         net (fo=3, routed)           0.469     3.689    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_dv
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXDV
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.584     1.907    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     1.969 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.025    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.086 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.972     3.058    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.209     3.267    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXDV)
                                                     -0.385     2.882    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -2.882    
                         arrival time                           3.689    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.811ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[4]
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.040ns (8.791%)  route 0.415ns (91.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.058ns
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    -0.209ns
  Clock Net Delay (Source):      0.847ns (routing 0.387ns, distribution 0.460ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.430ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.531     2.184    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.237 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.286    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.338 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.847     3.185    i_gmii2rgmii/GMII_tx_clk
    SLICE_X6Y167         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y167         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     3.225 r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/Q
                         net (fo=1, routed)           0.415     3.640    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[4]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.584     1.907    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     1.969 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.025    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.086 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.972     3.058    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.209     3.267    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[4])
                                                     -0.438     2.829    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -2.829    
                         arrival time                           3.640    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.814ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[5]
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.039ns (8.091%)  route 0.443ns (91.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.058ns
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    -0.209ns
  Clock Net Delay (Source):      0.847ns (routing 0.387ns, distribution 0.460ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.430ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.531     2.184    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.237 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.286    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.338 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.847     3.185    i_gmii2rgmii/GMII_tx_clk
    SLICE_X6Y167         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y167         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     3.224 r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/Q
                         net (fo=1, routed)           0.443     3.667    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[5]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.584     1.907    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     1.969 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.025    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.086 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.972     3.058    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.209     3.267    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[5])
                                                     -0.414     2.853    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -2.853    
                         arrival time                           3.667    
  -------------------------------------------------------------------
                         slack                                  0.814    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PS8/EMIOENET1GMIIRXCLK  n/a            8.000         40.000      32.000     PS8_X0Y0        design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
Min Period        n/a     PS8/EMIOENET1GMIITXCLK  n/a            8.000         40.000      32.000     PS8_X0Y0        design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
Min Period        n/a     BUFGCE/I                n/a            1.290         40.000      38.710     BUFGCE_X0Y8     design_1_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     BUFGCTRL/I0             n/a            1.290         40.000      38.710     BUFGCTRL_X0Y12  i_gmii2rgmii/i_rgmii_mux0/I0
Min Period        n/a     BUFGCTRL/I1             n/a            1.290         40.000      38.710     BUFGCTRL_X0Y13  i_gmii2rgmii/i_rgmii_mux1/I1
Min Period        n/a     MMCME4_ADV/CLKOUT2      n/a            1.071         40.000      38.929     MMCM_X0Y0       design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C                  n/a            0.550         40.000      39.450     SLICE_X2Y166    i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
Min Period        n/a     FDRE/C                  n/a            0.550         40.000      39.450     SLICE_X2Y166    i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
Min Period        n/a     FDRE/C                  n/a            0.550         40.000      39.450     SLICE_X6Y167    i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
Min Period        n/a     FDRE/C                  n/a            0.550         40.000      39.450     SLICE_X2Y166    i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
Low Pulse Width   Slow    PS8/EMIOENET1GMIIRXCLK  n/a            4.000         20.000      16.000     PS8_X0Y0        design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
Low Pulse Width   Fast    PS8/EMIOENET1GMIIRXCLK  n/a            4.000         20.000      16.000     PS8_X0Y0        design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
Low Pulse Width   Fast    PS8/EMIOENET1GMIITXCLK  n/a            4.000         20.000      16.000     PS8_X0Y0        design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
Low Pulse Width   Slow    PS8/EMIOENET1GMIITXCLK  n/a            4.000         20.000      16.000     PS8_X0Y0        design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
Low Pulse Width   Slow    FDRE/C                  n/a            0.275         20.000      19.725     SLICE_X2Y166    i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.275         20.000      19.725     SLICE_X2Y166    i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.275         20.000      19.725     SLICE_X2Y166    i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.275         20.000      19.725     SLICE_X7Y163    i_gmii2rgmii/Gmii_RxDv_sync_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.275         20.000      19.725     SLICE_X2Y166    i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.275         20.000      19.725     SLICE_X2Y166    i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
High Pulse Width  Slow    PS8/EMIOENET1GMIIRXCLK  n/a            4.000         20.000      16.000     PS8_X0Y0        design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
High Pulse Width  Fast    PS8/EMIOENET1GMIIRXCLK  n/a            4.000         20.000      16.000     PS8_X0Y0        design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
High Pulse Width  Slow    PS8/EMIOENET1GMIITXCLK  n/a            4.000         20.000      16.000     PS8_X0Y0        design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
High Pulse Width  Fast    PS8/EMIOENET1GMIITXCLK  n/a            4.000         20.000      16.000     PS8_X0Y0        design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
High Pulse Width  Fast    FDRE/C                  n/a            0.275         20.000      19.725     SLICE_X7Y163    i_gmii2rgmii/Gmii_RxDv_sync_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.275         20.000      19.725     SLICE_X2Y166    i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.275         20.000      19.725     SLICE_X2Y166    i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.275         20.000      19.725     SLICE_X2Y166    i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.275         20.000      19.725     SLICE_X2Y166    i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.275         20.000      19.725     SLICE_X6Y167    i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_design_1_clk_wiz_0_0
  To Clock:  clk_out4_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       98.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME4_ADV/CLKOUT3  n/a            1.071         100.000     98.929     MMCM_X0Y0        design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
Min Period  n/a     BUFGCE_DIV/I        n/a            1.071         100.000     98.929     BUFGCE_DIV_X0Y2  i_gmii2rgmii/i_rgmii_Div4/I



---------------------------------------------------------------------------------------------------
From Clock:  Clk2_5
  To Clock:  Clk2_5

Setup :            0  Failing Endpoints,  Worst Slack      396.340ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.577ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      196.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             396.340ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[5]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            400.000ns  (Clk2_5 rise@400.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.079ns (8.229%)  route 0.881ns (91.771%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.678ns = ( 405.678 - 400.000 ) 
    Source Clock Delay      (SCD):    5.521ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.525ns (routing 0.704ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.376ns (routing 0.639ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.439    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.591 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.728    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.820 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.904    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.996 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.525     5.521    i_gmii2rgmii/GMII_tx_clk
    SLICE_X6Y167         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y167         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     5.600 r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/Q
                         net (fo=1, routed)           0.881     6.481    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[5]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[5]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892   402.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.906    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.038 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.034   404.072    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.151 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.223    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.302 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.376   405.678    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.241   405.437    
                         clock uncertainty           -0.124   405.313    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[5])
                                                     -2.492   402.821    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                        402.821    
                         arrival time                          -6.481    
  -------------------------------------------------------------------
                         slack                                396.340    

Slack (MET) :             396.363ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[6]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            400.000ns  (Clk2_5 rise@400.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.081ns (9.000%)  route 0.819ns (91.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.678ns = ( 405.678 - 400.000 ) 
    Source Clock Delay      (SCD):    5.521ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.525ns (routing 0.704ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.376ns (routing 0.639ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.439    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.591 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.728    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.820 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.904    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.996 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.525     5.521    i_gmii2rgmii/GMII_tx_clk
    SLICE_X6Y167         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y167         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     5.602 r  i_gmii2rgmii/Gmii_RxD_sync_reg[6]/Q
                         net (fo=1, routed)           0.819     6.421    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[6]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[6]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892   402.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.906    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.038 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.034   404.072    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.151 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.223    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.302 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.376   405.678    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.241   405.437    
                         clock uncertainty           -0.124   405.313    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[6])
                                                     -2.529   402.784    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                        402.784    
                         arrival time                          -6.421    
  -------------------------------------------------------------------
                         slack                                396.363    

Slack (MET) :             396.380ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[2]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            400.000ns  (Clk2_5 rise@400.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.079ns (8.522%)  route 0.848ns (91.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.678ns = ( 405.678 - 400.000 ) 
    Source Clock Delay      (SCD):    5.521ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.525ns (routing 0.704ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.376ns (routing 0.639ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.439    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.591 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.728    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.820 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.904    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.996 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.525     5.521    i_gmii2rgmii/GMII_tx_clk
    SLICE_X6Y167         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y167         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.600 r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/Q
                         net (fo=1, routed)           0.848     6.448    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[2]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[2]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892   402.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.906    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.038 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.034   404.072    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.151 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.223    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.302 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.376   405.678    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.241   405.437    
                         clock uncertainty           -0.124   405.313    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[2])
                                                     -2.485   402.828    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                        402.828    
                         arrival time                          -6.448    
  -------------------------------------------------------------------
                         slack                                396.380    

Slack (MET) :             396.386ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[7]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            400.000ns  (Clk2_5 rise@400.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.079ns (8.485%)  route 0.852ns (91.514%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.678ns = ( 405.678 - 400.000 ) 
    Source Clock Delay      (SCD):    5.521ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.525ns (routing 0.704ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.376ns (routing 0.639ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.439    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.591 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.728    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.820 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.904    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.996 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.525     5.521    i_gmii2rgmii/GMII_tx_clk
    SLICE_X6Y167         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y167         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     5.600 r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/Q
                         net (fo=1, routed)           0.852     6.452    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[7]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[7]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892   402.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.906    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.038 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.034   404.072    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.151 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.223    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.302 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.376   405.678    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.241   405.437    
                         clock uncertainty           -0.124   405.313    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[7])
                                                     -2.475   402.838    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                        402.838    
                         arrival time                          -6.452    
  -------------------------------------------------------------------
                         slack                                396.386    

Slack (MET) :             396.400ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxDv_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXDV
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            400.000ns  (Clk2_5 rise@400.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.076ns (7.771%)  route 0.902ns (92.229%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.678ns = ( 405.678 - 400.000 ) 
    Source Clock Delay      (SCD):    5.517ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.521ns (routing 0.704ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.376ns (routing 0.639ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.439    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.591 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.728    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.820 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.904    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.996 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.521     5.517    i_gmii2rgmii/GMII_tx_clk
    SLICE_X7Y163         FDRE                                         r  i_gmii2rgmii/Gmii_RxDv_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y163         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     5.593 r  i_gmii2rgmii/Gmii_RxDv_sync_reg/Q
                         net (fo=3, routed)           0.902     6.495    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_dv
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXDV
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892   402.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.906    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.038 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.034   404.072    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.151 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.223    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.302 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.376   405.678    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.241   405.437    
                         clock uncertainty           -0.124   405.313    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXDV)
                                                     -2.418   402.895    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                        402.895    
                         arrival time                          -6.495    
  -------------------------------------------------------------------
                         slack                                396.400    

Slack (MET) :             396.450ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[4]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            400.000ns  (Clk2_5 rise@400.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.081ns (9.236%)  route 0.796ns (90.764%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.678ns = ( 405.678 - 400.000 ) 
    Source Clock Delay      (SCD):    5.521ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.525ns (routing 0.704ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.376ns (routing 0.639ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.439    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.591 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.728    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.820 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.904    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.996 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.525     5.521    i_gmii2rgmii/GMII_tx_clk
    SLICE_X6Y167         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y167         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     5.602 r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/Q
                         net (fo=1, routed)           0.796     6.398    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[4]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[4]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892   402.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.906    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.038 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.034   404.072    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.151 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.223    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.302 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.376   405.678    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.241   405.437    
                         clock uncertainty           -0.124   405.313    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[4])
                                                     -2.465   402.848    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                        402.848    
                         arrival time                          -6.398    
  -------------------------------------------------------------------
                         slack                                396.450    

Slack (MET) :             396.475ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[3]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            400.000ns  (Clk2_5 rise@400.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.076ns (9.280%)  route 0.743ns (90.720%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.678ns = ( 405.678 - 400.000 ) 
    Source Clock Delay      (SCD):    5.522ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.526ns (routing 0.704ns, distribution 0.822ns)
  Clock Net Delay (Destination): 1.376ns (routing 0.639ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.439    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.591 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.728    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.820 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.904    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.996 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.526     5.522    i_gmii2rgmii/GMII_tx_clk
    SLICE_X2Y166         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y166         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     5.598 r  i_gmii2rgmii/Gmii_RxD_sync_reg[3]/Q
                         net (fo=1, routed)           0.743     6.341    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[3]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[3]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892   402.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.906    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.038 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.034   404.072    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.151 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.223    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.302 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.376   405.678    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.241   405.437    
                         clock uncertainty           -0.124   405.313    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[3])
                                                     -2.497   402.816    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                        402.816    
                         arrival time                          -6.341    
  -------------------------------------------------------------------
                         slack                                396.475    

Slack (MET) :             396.542ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[1]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            400.000ns  (Clk2_5 rise@400.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.079ns (10.051%)  route 0.707ns (89.949%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.678ns = ( 405.678 - 400.000 ) 
    Source Clock Delay      (SCD):    5.522ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.526ns (routing 0.704ns, distribution 0.822ns)
  Clock Net Delay (Destination): 1.376ns (routing 0.639ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.439    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.591 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.728    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.820 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.904    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.996 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.526     5.522    i_gmii2rgmii/GMII_tx_clk
    SLICE_X2Y166         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y166         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     5.601 r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/Q
                         net (fo=1, routed)           0.707     6.308    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[1]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[1]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892   402.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.906    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.038 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.034   404.072    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.151 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.223    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.302 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.376   405.678    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.241   405.437    
                         clock uncertainty           -0.124   405.313    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[1])
                                                     -2.463   402.850    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                        402.850    
                         arrival time                          -6.308    
  -------------------------------------------------------------------
                         slack                                396.542    

Slack (MET) :             396.585ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxEr_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXER
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            400.000ns  (Clk2_5 rise@400.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.081ns (9.247%)  route 0.795ns (90.753%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.678ns = ( 405.678 - 400.000 ) 
    Source Clock Delay      (SCD):    5.521ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.525ns (routing 0.704ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.376ns (routing 0.639ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.439    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.591 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.728    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.820 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.904    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.996 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.525     5.521    i_gmii2rgmii/GMII_tx_clk
    SLICE_X6Y167         FDRE                                         r  i_gmii2rgmii/Gmii_RxEr_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y167         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     5.602 r  i_gmii2rgmii/Gmii_RxEr_sync_reg/Q
                         net (fo=1, routed)           0.795     6.397    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_er
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXER
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892   402.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.906    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.038 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.034   404.072    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.151 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.223    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.302 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.376   405.678    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.241   405.437    
                         clock uncertainty           -0.124   405.313    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXER)
                                                     -2.331   402.982    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                        402.982    
                         arrival time                          -6.397    
  -------------------------------------------------------------------
                         slack                                396.585    

Slack (MET) :             396.792ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[0]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            400.000ns  (Clk2_5 rise@400.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.076ns (8.973%)  route 0.771ns (91.027%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.678ns = ( 405.678 - 400.000 ) 
    Source Clock Delay      (SCD):    5.522ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.526ns (routing 0.704ns, distribution 0.822ns)
  Clock Net Delay (Destination): 1.376ns (routing 0.639ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.439    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.591 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.728    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.820 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.904    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.996 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.526     5.522    i_gmii2rgmii/GMII_tx_clk
    SLICE_X2Y166         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y166         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     5.598 r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/Q
                         net (fo=1, routed)           0.771     6.369    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[0]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[0]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892   402.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.906    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.038 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.034   404.072    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.151 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.223    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.302 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.376   405.678    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.241   405.437    
                         clock uncertainty           -0.124   405.313    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[0])
                                                     -2.152   403.161    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                        403.161    
                         arrival time                          -6.369    
  -------------------------------------------------------------------
                         slack                                396.792    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[0]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.038ns (8.597%)  route 0.404ns (91.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.255ns
    Source Clock Delay      (SCD):    3.361ns
    Clock Pessimism Removal (CPR):    -0.188ns
  Clock Net Delay (Source):      0.847ns (routing 0.387ns, distribution 0.460ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.430ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.642    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.731 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.630     2.361    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.413 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.462    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.514 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.847     3.361    i_gmii2rgmii/GMII_tx_clk
    SLICE_X2Y166         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y166         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     3.399 r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/Q
                         net (fo=1, routed)           0.404     3.803    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[0]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[0]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     1.310    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.411 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.694     2.105    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.166 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.222    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.283 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.972     3.255    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.188     3.443    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[0])
                                                     -0.217     3.226    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -3.226    
                         arrival time                           3.803    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxEr_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXER
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.040ns (8.602%)  route 0.425ns (91.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.255ns
    Source Clock Delay      (SCD):    3.361ns
    Clock Pessimism Removal (CPR):    -0.188ns
  Clock Net Delay (Source):      0.847ns (routing 0.387ns, distribution 0.460ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.430ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.642    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.731 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.630     2.361    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.413 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.462    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.514 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.847     3.361    i_gmii2rgmii/GMII_tx_clk
    SLICE_X6Y167         FDRE                                         r  i_gmii2rgmii/Gmii_RxEr_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y167         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     3.401 r  i_gmii2rgmii/Gmii_RxEr_sync_reg/Q
                         net (fo=1, routed)           0.425     3.826    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_er
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXER
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     1.310    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.411 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.694     2.105    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.166 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.222    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.283 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.972     3.255    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.188     3.443    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXER)
                                                     -0.306     3.137    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -3.137    
                         arrival time                           3.826    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[1]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.039ns (9.466%)  route 0.373ns (90.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.255ns
    Source Clock Delay      (SCD):    3.361ns
    Clock Pessimism Removal (CPR):    -0.188ns
  Clock Net Delay (Source):      0.847ns (routing 0.387ns, distribution 0.460ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.430ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.642    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.731 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.630     2.361    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.413 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.462    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.514 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.847     3.361    i_gmii2rgmii/GMII_tx_clk
    SLICE_X2Y166         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y166         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     3.400 r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/Q
                         net (fo=1, routed)           0.373     3.773    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[1]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[1]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     1.310    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.411 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.694     2.105    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.166 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.222    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.283 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.972     3.255    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.188     3.443    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[1])
                                                     -0.395     3.048    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -3.048    
                         arrival time                           3.773    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.741ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[3]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.037ns (8.726%)  route 0.387ns (91.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.255ns
    Source Clock Delay      (SCD):    3.361ns
    Clock Pessimism Removal (CPR):    -0.188ns
  Clock Net Delay (Source):      0.847ns (routing 0.387ns, distribution 0.460ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.430ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.642    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.731 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.630     2.361    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.413 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.462    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.514 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.847     3.361    i_gmii2rgmii/GMII_tx_clk
    SLICE_X2Y166         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y166         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     3.398 r  i_gmii2rgmii/Gmii_RxD_sync_reg[3]/Q
                         net (fo=1, routed)           0.387     3.785    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[3]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[3]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     1.310    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.411 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.694     2.105    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.166 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.222    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.283 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.972     3.255    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.188     3.443    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[3])
                                                     -0.399     3.044    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -3.044    
                         arrival time                           3.785    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[2]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.039ns (8.091%)  route 0.443ns (91.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.255ns
    Source Clock Delay      (SCD):    3.361ns
    Clock Pessimism Removal (CPR):    -0.188ns
  Clock Net Delay (Source):      0.847ns (routing 0.387ns, distribution 0.460ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.430ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.642    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.731 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.630     2.361    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.413 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.462    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.514 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.847     3.361    i_gmii2rgmii/GMII_tx_clk
    SLICE_X6Y167         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y167         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.400 r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/Q
                         net (fo=1, routed)           0.443     3.843    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[2]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[2]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     1.310    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.411 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.694     2.105    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.166 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.222    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.283 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.972     3.255    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.188     3.443    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[2])
                                                     -0.396     3.047    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -3.047    
                         arrival time                           3.843    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.801ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[6]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.040ns (8.493%)  route 0.431ns (91.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.255ns
    Source Clock Delay      (SCD):    3.361ns
    Clock Pessimism Removal (CPR):    -0.188ns
  Clock Net Delay (Source):      0.847ns (routing 0.387ns, distribution 0.460ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.430ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.642    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.731 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.630     2.361    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.413 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.462    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.514 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.847     3.361    i_gmii2rgmii/GMII_tx_clk
    SLICE_X6Y167         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y167         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     3.401 r  i_gmii2rgmii/Gmii_RxD_sync_reg[6]/Q
                         net (fo=1, routed)           0.431     3.832    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[6]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[6]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     1.310    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.411 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.694     2.105    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.166 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.222    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.283 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.972     3.255    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.188     3.443    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[6])
                                                     -0.412     3.031    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -3.031    
                         arrival time                           3.832    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.804ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[7]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.039ns (8.316%)  route 0.430ns (91.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.255ns
    Source Clock Delay      (SCD):    3.361ns
    Clock Pessimism Removal (CPR):    -0.188ns
  Clock Net Delay (Source):      0.847ns (routing 0.387ns, distribution 0.460ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.430ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.642    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.731 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.630     2.361    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.413 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.462    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.514 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.847     3.361    i_gmii2rgmii/GMII_tx_clk
    SLICE_X6Y167         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y167         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     3.400 r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/Q
                         net (fo=1, routed)           0.430     3.830    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[7]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[7]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     1.310    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.411 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.694     2.105    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.166 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.222    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.283 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.972     3.255    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.188     3.443    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[7])
                                                     -0.417     3.026    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -3.026    
                         arrival time                           3.830    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.807ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxDv_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXDV
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.038ns (7.495%)  route 0.469ns (92.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.255ns
    Source Clock Delay      (SCD):    3.358ns
    Clock Pessimism Removal (CPR):    -0.188ns
  Clock Net Delay (Source):      0.844ns (routing 0.387ns, distribution 0.457ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.430ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.642    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.731 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.630     2.361    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.413 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.462    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.514 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.844     3.358    i_gmii2rgmii/GMII_tx_clk
    SLICE_X7Y163         FDRE                                         r  i_gmii2rgmii/Gmii_RxDv_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y163         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     3.396 r  i_gmii2rgmii/Gmii_RxDv_sync_reg/Q
                         net (fo=3, routed)           0.469     3.865    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_dv
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXDV
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     1.310    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.411 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.694     2.105    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.166 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.222    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.283 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.972     3.255    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.188     3.443    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXDV)
                                                     -0.385     3.058    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -3.058    
                         arrival time                           3.865    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.811ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[4]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.040ns (8.791%)  route 0.415ns (91.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.255ns
    Source Clock Delay      (SCD):    3.361ns
    Clock Pessimism Removal (CPR):    -0.188ns
  Clock Net Delay (Source):      0.847ns (routing 0.387ns, distribution 0.460ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.430ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.642    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.731 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.630     2.361    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.413 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.462    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.514 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.847     3.361    i_gmii2rgmii/GMII_tx_clk
    SLICE_X6Y167         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y167         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     3.401 r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/Q
                         net (fo=1, routed)           0.415     3.816    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[4]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[4]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     1.310    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.411 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.694     2.105    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.166 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.222    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.283 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.972     3.255    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.188     3.443    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[4])
                                                     -0.438     3.005    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -3.005    
                         arrival time                           3.816    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.814ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[5]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.039ns (8.091%)  route 0.443ns (91.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.255ns
    Source Clock Delay      (SCD):    3.361ns
    Clock Pessimism Removal (CPR):    -0.188ns
  Clock Net Delay (Source):      0.847ns (routing 0.387ns, distribution 0.460ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.430ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.642    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.731 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.630     2.361    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.413 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.462    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.514 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.847     3.361    i_gmii2rgmii/GMII_tx_clk
    SLICE_X6Y167         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y167         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     3.400 r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/Q
                         net (fo=1, routed)           0.443     3.843    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[5]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[5]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     1.310    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.411 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.694     2.105    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.166 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.222    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.283 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.972     3.255    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.188     3.443    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[5])
                                                     -0.414     3.029    design_1_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -3.029    
                         arrival time                           3.843    
  -------------------------------------------------------------------
                         slack                                  0.814    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk2_5
Waveform(ns):       { 0.000 200.000 }
Period(ns):         400.000
Sources:            { i_gmii2rgmii/i_rgmii_Div4/O }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PS8/EMIOENET1GMIIRXCLK  n/a            8.000         400.000     392.000    PS8_X0Y0        design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
Min Period        n/a     PS8/EMIOENET1GMIITXCLK  n/a            8.000         400.000     392.000    PS8_X0Y0        design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
Min Period        n/a     BUFGCTRL/I0             n/a            1.290         400.000     398.710    BUFGCTRL_X0Y12  i_gmii2rgmii/i_rgmii_mux0/I0
Min Period        n/a     BUFGCTRL/I0             n/a            1.290         400.000     398.710    BUFGCTRL_X0Y13  i_gmii2rgmii/i_rgmii_mux1/I0
Min Period        n/a     FDRE/C                  n/a            0.550         400.000     399.450    SLICE_X2Y166    i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
Min Period        n/a     FDRE/C                  n/a            0.550         400.000     399.450    SLICE_X2Y166    i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
Min Period        n/a     FDRE/C                  n/a            0.550         400.000     399.450    SLICE_X6Y167    i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
Min Period        n/a     FDRE/C                  n/a            0.550         400.000     399.450    SLICE_X2Y166    i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
Min Period        n/a     FDRE/C                  n/a            0.550         400.000     399.450    SLICE_X6Y167    i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
Min Period        n/a     FDRE/C                  n/a            0.550         400.000     399.450    SLICE_X6Y167    i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
Low Pulse Width   Slow    PS8/EMIOENET1GMIIRXCLK  n/a            4.000         200.000     196.000    PS8_X0Y0        design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
Low Pulse Width   Fast    PS8/EMIOENET1GMIIRXCLK  n/a            4.000         200.000     196.000    PS8_X0Y0        design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
Low Pulse Width   Slow    PS8/EMIOENET1GMIITXCLK  n/a            4.000         200.000     196.000    PS8_X0Y0        design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
Low Pulse Width   Fast    PS8/EMIOENET1GMIITXCLK  n/a            4.000         200.000     196.000    PS8_X0Y0        design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
Low Pulse Width   Slow    FDRE/C                  n/a            0.275         200.000     199.725    SLICE_X2Y166    i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.275         200.000     199.725    SLICE_X2Y166    i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.275         200.000     199.725    SLICE_X6Y167    i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.275         200.000     199.725    SLICE_X2Y166    i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.275         200.000     199.725    SLICE_X6Y167    i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.275         200.000     199.725    SLICE_X6Y167    i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
High Pulse Width  Slow    PS8/EMIOENET1GMIIRXCLK  n/a            4.000         200.000     196.000    PS8_X0Y0        design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
High Pulse Width  Fast    PS8/EMIOENET1GMIIRXCLK  n/a            4.000         200.000     196.000    PS8_X0Y0        design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
High Pulse Width  Slow    PS8/EMIOENET1GMIITXCLK  n/a            4.000         200.000     196.000    PS8_X0Y0        design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
High Pulse Width  Fast    PS8/EMIOENET1GMIITXCLK  n/a            4.000         200.000     196.000    PS8_X0Y0        design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
High Pulse Width  Fast    FDRE/C                  n/a            0.275         200.000     199.725    SLICE_X2Y166    i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.275         200.000     199.725    SLICE_X2Y166    i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.275         200.000     199.725    SLICE_X6Y167    i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.275         200.000     199.725    SLICE_X6Y167    i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.275         200.000     199.725    SLICE_X2Y166    i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.275         200.000     199.725    SLICE_X6Y167    i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       12.180ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.180ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        5.335ns  (logic 0.550ns (10.309%)  route 4.785ns (89.691%))
  Logic Levels:           9  (LUT1=1 LUT2=1 LUT3=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -7.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    7.250ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.342ns (routing 0.171ns, distribution 1.171ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     5.880    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.908 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         1.342     7.250    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y151        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y151        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     7.329 f  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          0.536     7.865    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X51Y149        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     7.955 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/m_bscan_capture[1]_INST_0/O
                         net (fo=1, routed)           0.139     8.094    design_1_i/debug_bridge_0/U0/bs_mux/inst/prim_capture
    SLICE_X51Y147        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     8.183 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/capture_INST_0/O
                         net (fo=35, routed)          0.586     8.769    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X50Y143        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     8.820 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_bscanid_en[0]_INST_0/O
                         net (fo=35, routed)          1.580    10.400    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/bscanid_en
    SLICE_X47Y141        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050    10.450 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/tdo_INST_0/O
                         net (fo=1, routed)           0.180    10.630    design_1_i/debug_bridge_1/U0/lut_buffer/inst/tdo_i
    SLICE_X47Y141        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035    10.665 r  design_1_i/debug_bridge_1/U0/lut_buffer/inst/u_tdo/O
                         net (fo=2, routed)           0.502    11.167    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X51Y145        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035    11.202 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=2, routed)           0.195    11.397    design_1_i/debug_bridge_0/U0/bs_mux/inst/tdo
    SLICE_X49Y147        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050    11.447 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/prim_tdo_INST_0/O
                         net (fo=1, routed)           0.091    11.538    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/m_bscan_tdo[1]
    SLICE_X49Y149        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035    11.573 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0_i_3/O
                         net (fo=2, routed)           0.610    12.183    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0_i_3_n_0
    SLICE_X48Y152        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036    12.219 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.366    12.585    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -12.585    
  -------------------------------------------------------------------
                         slack                                 12.180    

Slack (MET) :             17.473ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        10.030ns  (logic 5.496ns (54.796%)  route 4.534ns (45.204%))
  Logic Levels:           8  (LUT1=1 LUT2=1 LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        2.713ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 52.713 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.125ns (routing 0.155ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      5.100    30.100 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=36, routed)          0.670    30.770    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X51Y149        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051    30.821 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/m_bscan_capture[1]_INST_0/O
                         net (fo=1, routed)           0.139    30.960    design_1_i/debug_bridge_0/U0/bs_mux/inst/prim_capture
    SLICE_X51Y147        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089    31.049 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/capture_INST_0/O
                         net (fo=35, routed)          0.586    31.635    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X50Y143        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051    31.686 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_bscanid_en[0]_INST_0/O
                         net (fo=35, routed)          1.580    33.266    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/bscanid_en
    SLICE_X47Y141        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050    33.316 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/tdo_INST_0/O
                         net (fo=1, routed)           0.180    33.496    design_1_i/debug_bridge_1/U0/lut_buffer/inst/tdo_i
    SLICE_X47Y141        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035    33.531 r  design_1_i/debug_bridge_1/U0/lut_buffer/inst/u_tdo/O
                         net (fo=2, routed)           0.502    34.033    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X51Y145        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035    34.068 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=2, routed)           0.195    34.263    design_1_i/debug_bridge_0/U0/bs_mux/inst/tdo
    SLICE_X49Y147        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050    34.313 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/prim_tdo_INST_0/O
                         net (fo=1, routed)           0.091    34.404    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/m_bscan_tdo[1]
    SLICE_X49Y149        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035    34.439 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0_i_3/O
                         net (fo=2, routed)           0.591    35.030    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0_i_3_n_0
    SLICE_X48Y153        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.099    51.564    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.588 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         1.125    52.713    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y153        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/C
                         clock pessimism              0.000    52.713    
                         clock uncertainty           -0.235    52.478    
    SLICE_X48Y153        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025    52.503    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]
  -------------------------------------------------------------------
                         required time                         52.503    
                         arrival time                         -35.030    
  -------------------------------------------------------------------
                         slack                                 17.473    

Slack (MET) :             19.715ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.735ns  (logic 5.223ns (67.524%)  route 2.512ns (32.476%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.745ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 52.745 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.157ns (routing 0.155ns, distribution 1.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.543    30.643    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X48Y151        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.123    30.766 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid[1]_i_1/O
                         net (fo=32, routed)          1.969    32.735    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid[1]_i_1_n_0
    SLICE_X51Y153        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.099    51.564    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.588 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         1.157    52.745    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y153        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[16]/C
                         clock pessimism              0.000    52.745    
                         clock uncertainty           -0.235    52.510    
    SLICE_X51Y153        FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060    52.450    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[16]
  -------------------------------------------------------------------
                         required time                         52.450    
                         arrival time                         -32.735    
  -------------------------------------------------------------------
                         slack                                 19.715    

Slack (MET) :             19.715ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.735ns  (logic 5.223ns (67.524%)  route 2.512ns (32.476%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.745ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 52.745 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.157ns (routing 0.155ns, distribution 1.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.543    30.643    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X48Y151        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.123    30.766 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid[1]_i_1/O
                         net (fo=32, routed)          1.969    32.735    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid[1]_i_1_n_0
    SLICE_X51Y153        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.099    51.564    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.588 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         1.157    52.745    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y153        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[18]/C
                         clock pessimism              0.000    52.745    
                         clock uncertainty           -0.235    52.510    
    SLICE_X51Y153        FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.060    52.450    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[18]
  -------------------------------------------------------------------
                         required time                         52.450    
                         arrival time                         -32.735    
  -------------------------------------------------------------------
                         slack                                 19.715    

Slack (MET) :             19.717ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.733ns  (logic 5.223ns (67.542%)  route 2.510ns (32.458%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.745ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 52.745 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.157ns (routing 0.155ns, distribution 1.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.543    30.643    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X48Y151        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.123    30.766 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid[1]_i_1/O
                         net (fo=32, routed)          1.967    32.733    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid[1]_i_1_n_0
    SLICE_X51Y153        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.099    51.564    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.588 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         1.157    52.745    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y153        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[15]/C
                         clock pessimism              0.000    52.745    
                         clock uncertainty           -0.235    52.510    
    SLICE_X51Y153        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    52.450    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[15]
  -------------------------------------------------------------------
                         required time                         52.450    
                         arrival time                         -32.733    
  -------------------------------------------------------------------
                         slack                                 19.717    

Slack (MET) :             19.717ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.733ns  (logic 5.223ns (67.542%)  route 2.510ns (32.458%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.745ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 52.745 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.157ns (routing 0.155ns, distribution 1.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.543    30.643    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X48Y151        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.123    30.766 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid[1]_i_1/O
                         net (fo=32, routed)          1.967    32.733    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid[1]_i_1_n_0
    SLICE_X51Y153        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.099    51.564    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.588 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         1.157    52.745    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y153        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[17]/C
                         clock pessimism              0.000    52.745    
                         clock uncertainty           -0.235    52.510    
    SLICE_X51Y153        FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.060    52.450    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[17]
  -------------------------------------------------------------------
                         required time                         52.450    
                         arrival time                         -32.733    
  -------------------------------------------------------------------
                         slack                                 19.717    

Slack (MET) :             19.989ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.442ns  (logic 5.135ns (69.000%)  route 2.307ns (31.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 52.740 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.152ns (routing 0.155ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_RESET)
                                                      5.100    30.100 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=82, routed)          1.775    31.875    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X49Y151        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035    31.910 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          0.532    32.442    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X49Y154        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.099    51.564    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.588 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         1.152    52.740    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y154        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[11]/C
                         clock pessimism              0.000    52.740    
                         clock uncertainty           -0.235    52.505    
    SLICE_X49Y154        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074    52.431    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[11]
  -------------------------------------------------------------------
                         required time                         52.431    
                         arrival time                         -32.442    
  -------------------------------------------------------------------
                         slack                                 19.989    

Slack (MET) :             19.989ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.442ns  (logic 5.135ns (69.000%)  route 2.307ns (31.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 52.740 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.152ns (routing 0.155ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_RESET)
                                                      5.100    30.100 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=82, routed)          1.775    31.875    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X49Y151        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035    31.910 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          0.532    32.442    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X49Y154        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.099    51.564    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.588 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         1.152    52.740    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y154        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[6]/C
                         clock pessimism              0.000    52.740    
                         clock uncertainty           -0.235    52.505    
    SLICE_X49Y154        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.074    52.431    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg_reg[6]
  -------------------------------------------------------------------
                         required time                         52.431    
                         arrival time                         -32.442    
  -------------------------------------------------------------------
                         slack                                 19.989    

Slack (MET) :             19.989ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.429ns  (logic 5.223ns (70.306%)  route 2.206ns (29.694%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.713ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 52.713 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.125ns (routing 0.155ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.543    30.643    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X48Y151        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.123    30.766 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid[1]_i_1/O
                         net (fo=32, routed)          1.663    32.429    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid[1]_i_1_n_0
    SLICE_X48Y153        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.099    51.564    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.588 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         1.125    52.713    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y153        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[28]/C
                         clock pessimism              0.000    52.713    
                         clock uncertainty           -0.235    52.478    
    SLICE_X48Y153        FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060    52.418    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[28]
  -------------------------------------------------------------------
                         required time                         52.418    
                         arrival time                         -32.429    
  -------------------------------------------------------------------
                         slack                                 19.989    

Slack (MET) :             19.989ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.429ns  (logic 5.223ns (70.306%)  route 2.206ns (29.694%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.713ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 52.713 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.125ns (routing 0.155ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.543    30.643    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X48Y151        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.123    30.766 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid[1]_i_1/O
                         net (fo=32, routed)          1.663    32.429    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid[1]_i_1_n_0
    SLICE_X48Y153        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.099    51.564    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.588 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         1.125    52.713    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y153        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[30]/C
                         clock pessimism              0.000    52.713    
                         clock uncertainty           -0.235    52.478    
    SLICE_X48Y153        FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.060    52.418    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[30]
  -------------------------------------------------------------------
                         required time                         52.418    
                         arrival time                         -32.429    
  -------------------------------------------------------------------
                         slack                                 19.989    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.059ns (34.503%)  route 0.112ns (65.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.238ns
    Source Clock Delay      (SCD):    2.736ns
    Clock Pessimism Removal (CPR):    4.402ns
  Clock Net Delay (Source):      1.148ns (routing 0.155ns, distribution 0.993ns)
  Clock Net Delay (Destination): 1.330ns (routing 0.171ns, distribution 1.159ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.099     1.564    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.588 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         1.148     2.736    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y155        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y155        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     2.795 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[22]/Q
                         net (fo=2, routed)           0.112     2.907    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid[22]
    SLICE_X50Y154        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     5.880    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.908 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         1.330     7.238    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y154        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[21]/C
                         clock pessimism             -4.402     2.836    
    SLICE_X50Y154        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     2.896    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.896    
                         arrival time                           2.907    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/id_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.093ns (50.270%)  route 0.092ns (49.730%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.248ns
    Source Clock Delay      (SCD):    2.741ns
    Clock Pessimism Removal (CPR):    4.402ns
  Clock Net Delay (Source):      1.153ns (routing 0.155ns, distribution 0.998ns)
  Clock Net Delay (Destination): 1.340ns (routing 0.171ns, distribution 1.169ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.099     1.564    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.588 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         1.153     2.741    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y148        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/id_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y148        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.802 f  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/id_state_reg[0]/Q
                         net (fo=34, routed)          0.083     2.885    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/id_state[0]
    SLICE_X50Y150        LUT2 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.032     2.917 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid[1]_i_1/O
                         net (fo=1, routed)           0.009     2.926    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid[1]_i_1_n_0
    SLICE_X50Y150        FDSE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     5.880    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.908 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         1.340     7.248    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y150        FDSE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[1]/C
                         clock pessimism             -4.402     2.846    
    SLICE_X50Y150        FDSE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.908    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.908    
                         arrival time                           2.926    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.259ns
    Source Clock Delay      (SCD):    2.058ns
    Clock Pessimism Removal (CPR):    4.195ns
  Clock Net Delay (Source):      0.743ns (routing 0.096ns, distribution 0.647ns)
  Clock Net Delay (Destination): 0.845ns (routing 0.108ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.833     1.298    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.315 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         0.743     2.058    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y153        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.097 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[5]/Q
                         net (fo=2, routed)           0.035     2.132    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid[5]
    SLICE_X49Y153        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     5.395    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.414 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         0.845     6.259    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y153        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[4]/C
                         clock pessimism             -4.195     2.064    
    SLICE_X49Y153        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.111    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/id_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.055ns (42.636%)  route 0.074ns (57.364%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.260ns
    Source Clock Delay      (SCD):    2.056ns
    Clock Pessimism Removal (CPR):    4.151ns
  Clock Net Delay (Source):      0.741ns (routing 0.096ns, distribution 0.645ns)
  Clock Net Delay (Destination): 0.846ns (routing 0.108ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.833     1.298    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.315 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         0.741     2.056    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y148        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/id_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y148        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.097 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/id_state_reg[0]/Q
                         net (fo=34, routed)          0.058     2.155    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/id_state[0]
    SLICE_X49Y148        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.014     2.169 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid[11]_i_1/O
                         net (fo=1, routed)           0.016     2.185    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid[11]_i_1_n_0
    SLICE_X49Y148        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     5.395    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.414 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         0.846     6.260    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y148        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[11]/C
                         clock pessimism             -4.151     2.109    
    SLICE_X49Y148        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     2.155    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/id_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.056ns (42.748%)  route 0.075ns (57.252%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.260ns
    Source Clock Delay      (SCD):    2.056ns
    Clock Pessimism Removal (CPR):    4.151ns
  Clock Net Delay (Source):      0.741ns (routing 0.096ns, distribution 0.645ns)
  Clock Net Delay (Destination): 0.846ns (routing 0.108ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.833     1.298    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.315 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         0.741     2.056    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y148        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/id_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y148        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.097 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/id_state_reg[0]/Q
                         net (fo=34, routed)          0.058     2.155    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/id_state[0]
    SLICE_X49Y148        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     2.170 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid[10]_i_1/O
                         net (fo=1, routed)           0.017     2.187    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid[10]_i_1_n_0
    SLICE_X49Y148        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     5.395    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.414 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         0.846     6.260    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y148        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[10]/C
                         clock pessimism             -4.151     2.109    
    SLICE_X49Y148        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     2.155    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.053ns (56.989%)  route 0.040ns (43.011%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.256ns
    Source Clock Delay      (SCD):    2.056ns
    Clock Pessimism Removal (CPR):    4.194ns
  Clock Net Delay (Source):      0.741ns (routing 0.096ns, distribution 0.645ns)
  Clock Net Delay (Destination): 0.842ns (routing 0.108ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.833     1.298    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.315 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         0.741     2.056    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y148        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y148        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.095 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[15]/Q
                         net (fo=1, routed)           0.024     2.119    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid__0[15]
    SLICE_X50Y148        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     2.133 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid[14]_i_1/O
                         net (fo=1, routed)           0.016     2.149    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid[14]_i_1_n_0
    SLICE_X50Y148        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     5.395    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.414 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         0.842     6.256    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y148        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[14]/C
                         clock pessimism             -4.194     2.062    
    SLICE_X50Y148        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.108    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.053ns (56.989%)  route 0.040ns (43.011%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.261ns
    Source Clock Delay      (SCD):    2.060ns
    Clock Pessimism Removal (CPR):    4.195ns
  Clock Net Delay (Source):      0.745ns (routing 0.096ns, distribution 0.649ns)
  Clock Net Delay (Destination): 0.847ns (routing 0.108ns, distribution 0.739ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.833     1.298    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.315 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         0.745     2.060    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y150        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y150        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.099 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[29]/Q
                         net (fo=1, routed)           0.024     2.123    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid__0[29]
    SLICE_X51Y150        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     2.137 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid[28]_i_1/O
                         net (fo=1, routed)           0.016     2.153    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid[28]_i_1_n_0
    SLICE_X51Y150        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     5.395    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.414 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         0.847     6.261    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y150        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[28]/C
                         clock pessimism             -4.195     2.066    
    SLICE_X51Y150        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.112    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.053ns (56.989%)  route 0.040ns (43.011%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.261ns
    Source Clock Delay      (SCD):    2.060ns
    Clock Pessimism Removal (CPR):    4.195ns
  Clock Net Delay (Source):      0.745ns (routing 0.096ns, distribution 0.649ns)
  Clock Net Delay (Destination): 0.847ns (routing 0.108ns, distribution 0.739ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.833     1.298    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.315 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         0.745     2.060    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y150        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.099 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[3]/Q
                         net (fo=1, routed)           0.024     2.123    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid__0[3]
    SLICE_X50Y150        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     2.137 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid[2]_i_1/O
                         net (fo=1, routed)           0.016     2.153    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid[2]_i_1_n_0
    SLICE_X50Y150        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     5.395    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.414 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         0.847     6.261    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y150        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[2]/C
                         clock pessimism             -4.195     2.066    
    SLICE_X50Y150        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.112    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.261ns
    Source Clock Delay      (SCD):    2.060ns
    Clock Pessimism Removal (CPR):    4.195ns
  Clock Net Delay (Source):      0.745ns (routing 0.096ns, distribution 0.649ns)
  Clock Net Delay (Destination): 0.847ns (routing 0.108ns, distribution 0.739ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.833     1.298    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.315 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         0.745     2.060    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y150        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y150        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.099 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[30]/Q
                         net (fo=1, routed)           0.024     2.123    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid__0[30]
    SLICE_X51Y150        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     2.137 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid[29]_i_1/O
                         net (fo=1, routed)           0.017     2.154    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid[29]_i_1_n_0
    SLICE_X51Y150        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     5.395    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.414 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         0.847     6.261    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y150        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[29]/C
                         clock pessimism             -4.195     2.066    
    SLICE_X51Y150        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.112    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.256ns
    Source Clock Delay      (SCD):    2.056ns
    Clock Pessimism Removal (CPR):    4.194ns
  Clock Net Delay (Source):      0.741ns (routing 0.096ns, distribution 0.645ns)
  Clock Net Delay (Destination): 0.842ns (routing 0.108ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.833     1.298    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.315 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         0.741     2.056    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y148        FDSE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y148        FDSE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.095 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[8]/Q
                         net (fo=1, routed)           0.024     2.119    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid__0[8]
    SLICE_X49Y148        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     2.133 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid[7]_i_1/O
                         net (fo=1, routed)           0.017     2.150    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid[7]_i_1_n_0
    SLICE_X49Y148        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     5.395    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.414 r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=167, routed)         0.842     6.256    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y148        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[7]/C
                         clock pessimism             -4.194     2.062    
    SLICE_X49Y148        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.108    design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I1  n/a            1.290         50.000      48.710     BUFGCTRL_X0Y6  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/I1
Min Period        n/a     BUFGCE/I     n/a            1.290         50.000      48.710     BUFGCE_X0Y24   design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C       n/a            0.550         50.000      49.450     SLICE_X52Y149  design_1_i/debug_bridge_0/U0/bs_mux/inst/bscanid_reg[0]/C
Min Period        n/a     FDSE/C       n/a            0.550         50.000      49.450     SLICE_X53Y150  design_1_i/debug_bridge_0/U0/bs_mux/inst/bscanid_reg[10]/C
Min Period        n/a     FDRE/C       n/a            0.550         50.000      49.450     SLICE_X53Y150  design_1_i/debug_bridge_0/U0/bs_mux/inst/bscanid_reg[11]/C
Min Period        n/a     FDRE/C       n/a            0.550         50.000      49.450     SLICE_X53Y150  design_1_i/debug_bridge_0/U0/bs_mux/inst/bscanid_reg[12]/C
Min Period        n/a     FDRE/C       n/a            0.550         50.000      49.450     SLICE_X53Y150  design_1_i/debug_bridge_0/U0/bs_mux/inst/bscanid_reg[13]/C
Min Period        n/a     FDRE/C       n/a            0.550         50.000      49.450     SLICE_X53Y150  design_1_i/debug_bridge_0/U0/bs_mux/inst/bscanid_reg[14]/C
Min Period        n/a     FDRE/C       n/a            0.550         50.000      49.450     SLICE_X53Y150  design_1_i/debug_bridge_0/U0/bs_mux/inst/bscanid_reg[15]/C
Min Period        n/a     FDRE/C       n/a            0.550         50.000      49.450     SLICE_X53Y150  design_1_i/debug_bridge_0/U0/bs_mux/inst/bscanid_reg[16]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.275         25.000      24.725     SLICE_X52Y149  design_1_i/debug_bridge_0/U0/bs_mux/inst/bscanid_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.275         25.000      24.725     SLICE_X53Y150  design_1_i/debug_bridge_0/U0/bs_mux/inst/bscanid_reg[12]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.275         25.000      24.725     SLICE_X53Y150  design_1_i/debug_bridge_0/U0/bs_mux/inst/bscanid_reg[13]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.275         25.000      24.725     SLICE_X53Y150  design_1_i/debug_bridge_0/U0/bs_mux/inst/bscanid_reg[15]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.275         25.000      24.725     SLICE_X53Y150  design_1_i/debug_bridge_0/U0/bs_mux/inst/bscanid_reg[16]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.275         25.000      24.725     SLICE_X52Y149  design_1_i/debug_bridge_0/U0/bs_mux/inst/bscanid_reg[1]/C
Low Pulse Width   Fast    FDSE/C       n/a            0.275         25.000      24.725     SLICE_X52Y152  design_1_i/debug_bridge_0/U0/bs_mux/inst/bscanid_reg[23]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.275         25.000      24.725     SLICE_X52Y152  design_1_i/debug_bridge_0/U0/bs_mux/inst/bscanid_reg[24]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.275         25.000      24.725     SLICE_X52Y152  design_1_i/debug_bridge_0/U0/bs_mux/inst/bscanid_reg[25]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.275         25.000      24.725     SLICE_X52Y149  design_1_i/debug_bridge_0/U0/bs_mux/inst/bscanid_reg[2]/C
High Pulse Width  Slow    FDSE/C       n/a            0.275         25.000      24.725     SLICE_X53Y150  design_1_i/debug_bridge_0/U0/bs_mux/inst/bscanid_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.275         25.000      24.725     SLICE_X53Y150  design_1_i/debug_bridge_0/U0/bs_mux/inst/bscanid_reg[11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.275         25.000      24.725     SLICE_X53Y150  design_1_i/debug_bridge_0/U0/bs_mux/inst/bscanid_reg[12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.275         25.000      24.725     SLICE_X53Y150  design_1_i/debug_bridge_0/U0/bs_mux/inst/bscanid_reg[13]/C
High Pulse Width  Slow    FDRE/C       n/a            0.275         25.000      24.725     SLICE_X53Y150  design_1_i/debug_bridge_0/U0/bs_mux/inst/bscanid_reg[14]/C
High Pulse Width  Slow    FDRE/C       n/a            0.275         25.000      24.725     SLICE_X53Y150  design_1_i/debug_bridge_0/U0/bs_mux/inst/bscanid_reg[15]/C
High Pulse Width  Slow    FDRE/C       n/a            0.275         25.000      24.725     SLICE_X53Y150  design_1_i/debug_bridge_0/U0/bs_mux/inst/bscanid_reg[16]/C
High Pulse Width  Slow    FDRE/C       n/a            0.275         25.000      24.725     SLICE_X52Y149  design_1_i/debug_bridge_0/U0/bs_mux/inst/bscanid_reg[2]/C
High Pulse Width  Slow    FDRE/C       n/a            0.275         25.000      24.725     SLICE_X52Y149  design_1_i/debug_bridge_0/U0/bs_mux/inst/bscanid_reg[3]/C
High Pulse Width  Slow    FDRE/C       n/a            0.275         25.000      24.725     SLICE_X52Y149  design_1_i/debug_bridge_0/U0/bs_mux/inst/bscanid_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  mdio1_mdc_clock
  To Clock:  mdio1_mdc_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.002ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mdio1_mdc_clock
Waveform(ns):       { 0.000 240.002 }
Period(ns):         480.004
Sources:            { design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1MDIOMDC }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     PS8/EMIOENET1MDIOMDC  n/a            400.000       480.004     80.004     PS8_X0Y0  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1MDIOMDC
Low Pulse Width   Slow    PS8/EMIOENET1MDIOMDC  n/a            200.000       240.002     40.002     PS8_X0Y0  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1MDIOMDC
Low Pulse Width   Fast    PS8/EMIOENET1MDIOMDC  n/a            200.000       240.002     40.002     PS8_X0Y0  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1MDIOMDC
High Pulse Width  Slow    PS8/EMIOENET1MDIOMDC  n/a            200.000       240.002     40.002     PS8_X0Y0  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1MDIOMDC
High Pulse Width  Fast    PS8/EMIOENET1MDIOMDC  n/a            200.000       240.002     40.002     PS8_X0Y0  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1MDIOMDC



---------------------------------------------------------------------------------------------------
From Clock:  RGMII_RX_CLK_VIRT
  To Clock:  RGMII_RX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.491ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (required time - arrival time)
  Source:                 ETH1_RXCTL
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_rxctl/D
                            (rising edge-triggered cell IDDRE1 clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK_VIRT rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 1.018ns (90.971%)  route 0.101ns (9.029%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.376ns = ( 4.376 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.168ns (routing 0.462ns, distribution 0.706ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    F10                                               0.000     0.500 r  ETH1_RXCTL (IN)
                         net (fo=0)                   0.000     0.500    ETH1_RXCTL_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.018     1.518 r  ETH1_RXCTL_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.518    ETH1_RXCTL_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.518 r  ETH1_RXCTL_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.101     1.619    i_gmii2rgmii/RGMII_rxctl
    HDIOLOGIC_S_X0Y28    IDDRE1                                       r  i_gmii2rgmii/i_rgmii_rxctl/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674     3.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.168     4.376    i_gmii2rgmii/RGMII_rxclk_buf
    HDIOLOGIC_S_X0Y28    IDDRE1                                       f  i_gmii2rgmii/i_rgmii_rxctl/CB  (IS_INVERTED)
                         clock pessimism              0.000     4.376    
                         clock uncertainty           -0.025     4.351    
    HDIOLOGIC_S_X0Y28    IDDRE1 (Setup_IDDR_HDIOLOGIC_S_CB_D)
                                                     -2.668     1.683    i_gmii2rgmii/i_rgmii_rxctl
  -------------------------------------------------------------------
                         required time                          1.683    
                         arrival time                          -1.619    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.074ns  (required time - arrival time)
  Source:                 ETH1_RXD[1]
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/D
                            (rising edge-triggered cell IDDRE1 clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK_VIRT rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 1.020ns (90.991%)  route 0.101ns (9.009%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.388ns = ( 4.388 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.180ns (routing 0.462ns, distribution 0.718ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    J10                                               0.000     0.500 r  ETH1_RXD[1] (IN)
                         net (fo=0)                   0.000     0.500    ETH1_RXD_IBUF[1]_inst/I
    J10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.020     1.520 r  ETH1_RXD_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.520    ETH1_RXD_IBUF[1]_inst/OUT
    J10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.520 r  ETH1_RXD_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.101     1.621    i_gmii2rgmii/RGMII_rxd[1]
    HDIOLOGIC_S_X0Y24    IDDRE1                                       r  i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674     3.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.180     4.388    i_gmii2rgmii/RGMII_rxclk_buf
    HDIOLOGIC_S_X0Y24    IDDRE1                                       f  i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/CB  (IS_INVERTED)
                         clock pessimism              0.000     4.388    
                         clock uncertainty           -0.025     4.363    
    HDIOLOGIC_S_X0Y24    IDDRE1 (Setup_IDDR_HDIOLOGIC_S_CB_D)
                                                     -2.668     1.695    i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd
  -------------------------------------------------------------------
                         required time                          1.695    
                         arrival time                          -1.621    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (required time - arrival time)
  Source:                 ETH1_RXD[2]
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/D
                            (rising edge-triggered cell IDDRE1 clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK_VIRT rise@0.000ns)
  Data Path Delay:        1.120ns  (logic 1.019ns (90.983%)  route 0.101ns (9.017%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.388ns = ( 4.388 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.180ns (routing 0.462ns, distribution 0.718ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    K13                                               0.000     0.500 r  ETH1_RXD[2] (IN)
                         net (fo=0)                   0.000     0.500    ETH1_RXD_IBUF[2]_inst/I
    K13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.019     1.519 r  ETH1_RXD_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.519    ETH1_RXD_IBUF[2]_inst/OUT
    K13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.519 r  ETH1_RXD_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.101     1.620    i_gmii2rgmii/RGMII_rxd[2]
    HDIOLOGIC_M_X0Y25    IDDRE1                                       r  i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674     3.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.180     4.388    i_gmii2rgmii/RGMII_rxclk_buf
    HDIOLOGIC_M_X0Y25    IDDRE1                                       f  i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/CB  (IS_INVERTED)
                         clock pessimism              0.000     4.388    
                         clock uncertainty           -0.025     4.363    
    HDIOLOGIC_M_X0Y25    IDDRE1 (Setup_IDDR_HDIOLOGIC_M_CB_D)
                                                     -2.666     1.697    i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd
  -------------------------------------------------------------------
                         required time                          1.697    
                         arrival time                          -1.620    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.085ns  (required time - arrival time)
  Source:                 ETH1_RXD[0]
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/D
                            (rising edge-triggered cell IDDRE1 clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK_VIRT rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 1.011ns (90.918%)  route 0.101ns (9.082%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.388ns = ( 4.388 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.180ns (routing 0.462ns, distribution 0.718ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    J11                                               0.000     0.500 r  ETH1_RXD[0] (IN)
                         net (fo=0)                   0.000     0.500    ETH1_RXD_IBUF[0]_inst/I
    J11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.011     1.511 r  ETH1_RXD_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.511    ETH1_RXD_IBUF[0]_inst/OUT
    J11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.511 r  ETH1_RXD_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.101     1.612    i_gmii2rgmii/RGMII_rxd[0]
    HDIOLOGIC_M_X0Y24    IDDRE1                                       r  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674     3.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.180     4.388    i_gmii2rgmii/RGMII_rxclk_buf
    HDIOLOGIC_M_X0Y24    IDDRE1                                       f  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/CB  (IS_INVERTED)
                         clock pessimism              0.000     4.388    
                         clock uncertainty           -0.025     4.363    
    HDIOLOGIC_M_X0Y24    IDDRE1 (Setup_IDDR_HDIOLOGIC_M_CB_D)
                                                     -2.666     1.697    i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd
  -------------------------------------------------------------------
                         required time                          1.697    
                         arrival time                          -1.612    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (required time - arrival time)
  Source:                 ETH1_RXD[3]
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/D
                            (rising edge-triggered cell IDDRE1 clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK_VIRT rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 1.008ns (90.893%)  route 0.101ns (9.107%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.387ns = ( 4.387 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.179ns (routing 0.462ns, distribution 0.717ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    K12                                               0.000     0.500 r  ETH1_RXD[3] (IN)
                         net (fo=0)                   0.000     0.500    ETH1_RXD_IBUF[3]_inst/I
    K12                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.008     1.508 r  ETH1_RXD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.508    ETH1_RXD_IBUF[3]_inst/OUT
    K12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.508 r  ETH1_RXD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.101     1.609    i_gmii2rgmii/RGMII_rxd[3]
    HDIOLOGIC_S_X0Y25    IDDRE1                                       r  i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674     3.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.179     4.387    i_gmii2rgmii/RGMII_rxclk_buf
    HDIOLOGIC_S_X0Y25    IDDRE1                                       f  i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/CB  (IS_INVERTED)
                         clock pessimism              0.000     4.387    
                         clock uncertainty           -0.025     4.362    
    HDIOLOGIC_S_X0Y25    IDDRE1 (Setup_IDDR_HDIOLOGIC_S_CB_D)
                                                     -2.668     1.694    i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd
  -------------------------------------------------------------------
                         required time                          1.694    
                         arrival time                          -1.609    
  -------------------------------------------------------------------
                         slack                                  0.085    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 ETH1_RXD[0]
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/D
                            (rising edge-triggered cell IDDRE1 clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK_VIRT fall@4.000ns)
  Data Path Delay:        0.554ns  (logic 0.504ns (90.976%)  route 0.050ns (9.024%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        3.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.422ns = ( 5.422 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.360ns (routing 0.509ns, distribution 0.851ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -0.500     3.500    
    J11                                               0.000     3.500 r  ETH1_RXD[0] (IN)
                         net (fo=0)                   0.000     3.500    ETH1_RXD_IBUF[0]_inst/I
    J11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.504     4.004 r  ETH1_RXD_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.004    ETH1_RXD_IBUF[0]_inst/OUT
    J11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.004 r  ETH1_RXD_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.050     4.054    i_gmii2rgmii/RGMII_rxd[0]
    HDIOLOGIC_M_X0Y24    IDDRE1                                       r  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.360     5.422    i_gmii2rgmii/RGMII_rxclk_buf
    HDIOLOGIC_M_X0Y24    IDDRE1                                       r  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/C
                         clock pessimism              0.000     5.422    
                         clock uncertainty            0.025     5.447    
    HDIOLOGIC_M_X0Y24    IDDRE1 (Hold_IDDR_HDIOLOGIC_M_C_D)
                                                     -1.884     3.563    i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd
  -------------------------------------------------------------------
                         required time                         -3.563    
                         arrival time                           4.054    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 ETH1_RXD[3]
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/D
                            (rising edge-triggered cell IDDRE1 clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.000ns  (RGMII_RX_CLK fall@6.000ns - RGMII_RX_CLK_VIRT rise@8.000ns)
  Data Path Delay:        0.551ns  (logic 0.501ns (90.927%)  route 0.050ns (9.073%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        3.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.421ns = ( 9.421 - 6.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.359ns (routing 0.509ns, distribution 0.850ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT rise edge)
                                                      8.000     8.000 r  
                         ideal clock network latency
                                                      0.000     8.000    
                         input delay                 -0.500     7.500    
    K12                                               0.000     7.500 r  ETH1_RXD[3] (IN)
                         net (fo=0)                   0.000     7.500    ETH1_RXD_IBUF[3]_inst/I
    K12                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.501     8.001 r  ETH1_RXD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.001    ETH1_RXD_IBUF[3]_inst/OUT
    K12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     8.001 r  ETH1_RXD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.050     8.051    i_gmii2rgmii/RGMII_rxd[3]
    HDIOLOGIC_S_X0Y25    IDDRE1                                       r  i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     7.017 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.017 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     8.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     8.062 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.359     9.421    i_gmii2rgmii/RGMII_rxclk_buf
    HDIOLOGIC_S_X0Y25    IDDRE1                                       f  i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/C
                         clock pessimism              0.000     9.421    
                         clock uncertainty            0.025     9.446    
    HDIOLOGIC_S_X0Y25    IDDRE1 (Hold_IDDR_HDIOLOGIC_S_C_D)
                                                     -1.890     7.556    i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd
  -------------------------------------------------------------------
                         required time                         -7.556    
                         arrival time                           8.051    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 ETH1_RXD[2]
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/D
                            (rising edge-triggered cell IDDRE1 clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK_VIRT fall@4.000ns)
  Data Path Delay:        0.562ns  (logic 0.512ns (91.105%)  route 0.050ns (8.895%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        3.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.422ns = ( 5.422 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.360ns (routing 0.509ns, distribution 0.851ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -0.500     3.500    
    K13                                               0.000     3.500 r  ETH1_RXD[2] (IN)
                         net (fo=0)                   0.000     3.500    ETH1_RXD_IBUF[2]_inst/I
    K13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.512     4.012 r  ETH1_RXD_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.012    ETH1_RXD_IBUF[2]_inst/OUT
    K13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.012 r  ETH1_RXD_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.050     4.062    i_gmii2rgmii/RGMII_rxd[2]
    HDIOLOGIC_M_X0Y25    IDDRE1                                       r  i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.360     5.422    i_gmii2rgmii/RGMII_rxclk_buf
    HDIOLOGIC_M_X0Y25    IDDRE1                                       r  i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/C
                         clock pessimism              0.000     5.422    
                         clock uncertainty            0.025     5.447    
    HDIOLOGIC_M_X0Y25    IDDRE1 (Hold_IDDR_HDIOLOGIC_M_C_D)
                                                     -1.884     3.563    i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd
  -------------------------------------------------------------------
                         required time                         -3.563    
                         arrival time                           4.062    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 ETH1_RXD[1]
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/D
                            (rising edge-triggered cell IDDRE1 clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.000ns  (RGMII_RX_CLK fall@6.000ns - RGMII_RX_CLK_VIRT rise@8.000ns)
  Data Path Delay:        0.563ns  (logic 0.513ns (91.120%)  route 0.050ns (8.880%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        3.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.422ns = ( 9.422 - 6.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.360ns (routing 0.509ns, distribution 0.851ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT rise edge)
                                                      8.000     8.000 r  
                         ideal clock network latency
                                                      0.000     8.000    
                         input delay                 -0.500     7.500    
    J10                                               0.000     7.500 r  ETH1_RXD[1] (IN)
                         net (fo=0)                   0.000     7.500    ETH1_RXD_IBUF[1]_inst/I
    J10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.513     8.013 r  ETH1_RXD_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.013    ETH1_RXD_IBUF[1]_inst/OUT
    J10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     8.013 r  ETH1_RXD_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.050     8.063    i_gmii2rgmii/RGMII_rxd[1]
    HDIOLOGIC_S_X0Y24    IDDRE1                                       r  i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     7.017 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.017 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     8.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     8.062 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.360     9.422    i_gmii2rgmii/RGMII_rxclk_buf
    HDIOLOGIC_S_X0Y24    IDDRE1                                       f  i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/C
                         clock pessimism              0.000     9.422    
                         clock uncertainty            0.025     9.447    
    HDIOLOGIC_S_X0Y24    IDDRE1 (Hold_IDDR_HDIOLOGIC_S_C_D)
                                                     -1.890     7.557    i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd
  -------------------------------------------------------------------
                         required time                         -7.557    
                         arrival time                           8.063    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 ETH1_RXCTL
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_rxctl/D
                            (rising edge-triggered cell IDDRE1 clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.000ns  (RGMII_RX_CLK fall@6.000ns - RGMII_RX_CLK_VIRT rise@8.000ns)
  Data Path Delay:        0.561ns  (logic 0.511ns (91.081%)  route 0.050ns (8.919%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        3.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.409ns = ( 9.409 - 6.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.347ns (routing 0.509ns, distribution 0.838ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT rise edge)
                                                      8.000     8.000 r  
                         ideal clock network latency
                                                      0.000     8.000    
                         input delay                 -0.500     7.500    
    F10                                               0.000     7.500 r  ETH1_RXCTL (IN)
                         net (fo=0)                   0.000     7.500    ETH1_RXCTL_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.511     8.011 r  ETH1_RXCTL_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.011    ETH1_RXCTL_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     8.011 r  ETH1_RXCTL_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.050     8.061    i_gmii2rgmii/RGMII_rxctl
    HDIOLOGIC_S_X0Y28    IDDRE1                                       r  i_gmii2rgmii/i_rgmii_rxctl/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     7.017 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.017 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     8.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     8.062 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.347     9.409    i_gmii2rgmii/RGMII_rxclk_buf
    HDIOLOGIC_S_X0Y28    IDDRE1                                       f  i_gmii2rgmii/i_rgmii_rxctl/C
                         clock pessimism              0.000     9.409    
                         clock uncertainty            0.025     9.434    
    HDIOLOGIC_S_X0Y28    IDDRE1 (Hold_IDDR_HDIOLOGIC_S_C_D)
                                                     -1.890     7.544    i_gmii2rgmii/i_rgmii_rxctl
  -------------------------------------------------------------------
                         required time                         -7.544    
                         arrival time                           8.061    
  -------------------------------------------------------------------
                         slack                                  0.516    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack      999.146ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             999.146ns  (required time - arrival time)
  Source:                 design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.879ns  (logic 0.077ns (8.760%)  route 0.802ns (91.240%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y108        FDRE                         0.000     0.000 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X25Y108        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.077 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.802     0.879    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X23Y109        FDRE                                         r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X23Y109        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025  1000.025    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.879    
  -------------------------------------------------------------------
                         slack                                999.146    

Slack (MET) :             999.547ns  (required time - arrival time)
  Source:                 design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.478ns  (logic 0.081ns (16.946%)  route 0.397ns (83.054%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y104        FDRE                         0.000     0.000 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X27Y104        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.397     0.478    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X26Y109        FDRE                                         r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X26Y109        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025  1000.025    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.478    
  -------------------------------------------------------------------
                         slack                                999.547    

Slack (MET) :             999.554ns  (required time - arrival time)
  Source:                 design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.471ns  (logic 0.079ns (16.773%)  route 0.392ns (83.227%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y102        FDRE                         0.000     0.000 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X26Y102        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.392     0.471    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X26Y100        FDRE                                         r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X26Y100        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025  1000.025    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.471    
  -------------------------------------------------------------------
                         slack                                999.554    

Slack (MET) :             999.559ns  (required time - arrival time)
  Source:                 design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.466ns  (logic 0.078ns (16.738%)  route 0.388ns (83.262%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y113        FDRE                         0.000     0.000 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X25Y113        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.388     0.466    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X23Y113        FDRE                                         r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X23Y113        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025  1000.025    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.466    
  -------------------------------------------------------------------
                         slack                                999.559    

Slack (MET) :             999.561ns  (required time - arrival time)
  Source:                 design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.464ns  (logic 0.081ns (17.457%)  route 0.383ns (82.543%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y118        FDRE                         0.000     0.000 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X27Y118        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.383     0.464    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X25Y121        FDRE                                         r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X25Y121        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025  1000.025    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.464    
  -------------------------------------------------------------------
                         slack                                999.561    

Slack (MET) :             999.570ns  (required time - arrival time)
  Source:                 design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.455ns  (logic 0.080ns (17.582%)  route 0.375ns (82.418%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y113        FDRE                         0.000     0.000 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X25Y113        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.375     0.455    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X23Y112        FDRE                                         r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X23Y112        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025  1000.025    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.455    
  -------------------------------------------------------------------
                         slack                                999.570    

Slack (MET) :             999.624ns  (required time - arrival time)
  Source:                 design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.401ns  (logic 0.078ns (19.451%)  route 0.323ns (80.549%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y103        FDRE                         0.000     0.000 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X25Y103        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.323     0.401    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X25Y103        FDRE                                         r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X25Y103        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025  1000.025    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                999.624    

Slack (MET) :             999.649ns  (required time - arrival time)
  Source:                 design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.376ns  (logic 0.080ns (21.277%)  route 0.296ns (78.723%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y118        FDRE                         0.000     0.000 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X27Y118        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.296     0.376    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X26Y120        FDRE                                         r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X26Y120        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025  1000.025    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                999.649    

Slack (MET) :             999.654ns  (required time - arrival time)
  Source:                 design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.371ns  (logic 0.080ns (21.563%)  route 0.291ns (78.437%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y105        FDRE                         0.000     0.000 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X26Y105        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.291     0.371    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X25Y110        FDRE                                         r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X25Y110        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025  1000.025    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                999.654    

Slack (MET) :             999.658ns  (required time - arrival time)
  Source:                 design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.367ns  (logic 0.081ns (22.071%)  route 0.286ns (77.929%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y118        FDRE                         0.000     0.000 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X26Y118        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.286     0.367    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X24Y119        FDRE                                         r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X24Y119        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025  1000.025    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                999.658    





---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        9.648ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.648ns  (required time - arrival time)
  Source:                 design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                            (clock source 'design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.036ns (27.692%)  route 0.094ns (72.308%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.417ns = ( 12.417 - 10.000 ) 
    Source Clock Delay      (SCD):    2.826ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.548ns (routing 1.292ns, distribution 1.256ns)
  Clock Net Delay (Destination): 2.257ns (routing 1.169ns, distribution 1.088ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       2.548     2.747    design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y219        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.826 r  design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.045     2.871    design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/tck
    SLICE_X14Y219        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.036     2.907 r  design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/tck_i_i_1/O
                         net (fo=1, routed)           0.049     2.956    design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/tck_i_i_1_n_0
    SLICE_X14Y219        FDRE                                         r  design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       2.257    12.417    design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X14Y219        FDRE                                         r  design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
                         clock pessimism              0.322    12.739    
                         clock uncertainty           -0.160    12.579    
    SLICE_X14Y219        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    12.604    design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg
  -------------------------------------------------------------------
                         required time                         12.604    
                         arrival time                          -2.956    
  -------------------------------------------------------------------
                         slack                                  9.648    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                            (clock source 'design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.057ns  (logic 0.014ns (24.561%)  route 0.043ns (75.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.700ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Net Delay (Source):      1.386ns (routing 0.699ns, distribution 0.687ns)
  Clock Net Delay (Destination): 1.562ns (routing 0.783ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       1.386     1.497    design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y219        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.536 r  design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.027     1.563    design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/tck
    SLICE_X14Y219        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     1.577 r  design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/tck_i_i_1/O
                         net (fo=1, routed)           0.016     1.593    design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/tck_i_i_1_n_0
    SLICE_X14Y219        FDRE                                         r  design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       1.562     1.700    design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X14Y219        FDRE                                         r  design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
                         clock pessimism             -0.197     1.503    
    SLICE_X14Y219        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.549    design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.044    





---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        9.539ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.539ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                            (clock source 'design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.036ns (15.063%)  route 0.203ns (84.937%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.230ns = ( 12.230 - 10.000 ) 
    Source Clock Delay      (SCD):    2.603ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.325ns (routing 1.292ns, distribution 1.033ns)
  Clock Net Delay (Destination): 2.070ns (routing 1.169ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       2.325     2.524    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.603 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.154     2.757    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck
    SLICE_X30Y212        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.036     2.793 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_i_1/O
                         net (fo=1, routed)           0.049     2.842    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_i_1_n_0
    SLICE_X30Y212        FDRE                                         r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       2.070    12.230    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE                                         r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
                         clock pessimism              0.286    12.516    
                         clock uncertainty           -0.160    12.356    
    SLICE_X30Y212        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    12.381    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg
  -------------------------------------------------------------------
                         required time                         12.381    
                         arrival time                          -2.842    
  -------------------------------------------------------------------
                         slack                                  9.539    

Slack (MET) :             37.829ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[18][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        2.196ns  (logic 0.260ns (11.840%)  route 1.936ns (88.160%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y147                                     0.000     0.000 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X51Y147        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           1.201     1.281    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X33Y209        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     1.316 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.669     1.985    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X32Y221        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     2.130 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[18][0]_i_1/O
                         net (fo=1, routed)           0.066     2.196    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[18][0]_i_1_n_0
    SLICE_X32Y221        FDRE                                         r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[18][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X32Y221        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    40.025    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[18][0]
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -2.196    
  -------------------------------------------------------------------
                         slack                                 37.829    

Slack (MET) :             37.929ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[17][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        2.096ns  (logic 0.214ns (10.210%)  route 1.882ns (89.790%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y147                                     0.000     0.000 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X51Y147        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           1.201     1.281    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X33Y209        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     1.316 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.609     1.925    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X32Y221        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     2.024 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[17][0]_i_1/O
                         net (fo=1, routed)           0.072     2.096    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[17][0]_i_1_n_0
    SLICE_X32Y221        FDRE                                         r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[17][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X32Y221        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    40.025    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[17][0]
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -2.096    
  -------------------------------------------------------------------
                         slack                                 37.929    

Slack (MET) :             37.929ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[25][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        2.096ns  (logic 0.260ns (12.405%)  route 1.836ns (87.595%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y147                                     0.000     0.000 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X51Y147        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           1.201     1.281    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X33Y209        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     1.316 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.563     1.879    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X34Y220        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     2.024 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[25][0]_i_1/O
                         net (fo=1, routed)           0.072     2.096    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[25][0]_i_1_n_0
    SLICE_X34Y220        FDRE                                         r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[25][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X34Y220        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    40.025    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[25][0]
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -2.096    
  -------------------------------------------------------------------
                         slack                                 37.929    

Slack (MET) :             37.944ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[19][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        2.081ns  (logic 0.215ns (10.332%)  route 1.866ns (89.668%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y147                                     0.000     0.000 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X51Y147        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           1.201     1.281    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X33Y209        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     1.316 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.606     1.922    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X32Y221        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     2.022 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[19][0]_i_1/O
                         net (fo=1, routed)           0.059     2.081    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[19][0]_i_1_n_0
    SLICE_X32Y221        FDRE                                         r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[19][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X32Y221        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    40.025    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[19][0]
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -2.081    
  -------------------------------------------------------------------
                         slack                                 37.944    

Slack (MET) :             37.948ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[20][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        2.077ns  (logic 0.215ns (10.351%)  route 1.862ns (89.649%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y147                                     0.000     0.000 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X51Y147        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           1.201     1.281    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X33Y209        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     1.316 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.608     1.924    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X32Y221        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     2.024 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[20][0]_i_1/O
                         net (fo=1, routed)           0.053     2.077    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[20][0]_i_1_n_0
    SLICE_X32Y221        FDRE                                         r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[20][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X32Y221        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025    40.025    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[20][0]
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -2.077    
  -------------------------------------------------------------------
                         slack                                 37.948    

Slack (MET) :             38.004ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[29][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        2.021ns  (logic 0.203ns (10.045%)  route 1.818ns (89.955%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y147                                     0.000     0.000 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X51Y147        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           1.201     1.281    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X33Y209        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     1.316 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.551     1.867    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X34Y220        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.088     1.955 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[29][0]_i_1/O
                         net (fo=1, routed)           0.066     2.021    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[29][0]_i_1_n_0
    SLICE_X34Y220        FDRE                                         r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[29][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X34Y220        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    40.025    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[29][0]
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -2.021    
  -------------------------------------------------------------------
                         slack                                 38.004    

Slack (MET) :             38.052ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[15][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.973ns  (logic 0.240ns (12.164%)  route 1.733ns (87.836%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y147                                     0.000     0.000 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X51Y147        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           1.201     1.281    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X33Y209        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     1.316 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.474     1.790    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X32Y216        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     1.915 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[15][0]_i_1/O
                         net (fo=1, routed)           0.058     1.973    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[15][0]_i_1_n_0
    SLICE_X32Y216        FDRE                                         r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[15][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X32Y216        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    40.025    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[15][0]
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -1.973    
  -------------------------------------------------------------------
                         slack                                 38.052    

Slack (MET) :             38.062ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[31][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.963ns  (logic 0.240ns (12.226%)  route 1.723ns (87.774%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y147                                     0.000     0.000 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X51Y147        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           1.201     1.281    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X33Y209        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     1.316 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.463     1.779    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X34Y220        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     1.904 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[31][0]_i_1/O
                         net (fo=1, routed)           0.059     1.963    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[31][0]_i_1_n_0
    SLICE_X34Y220        FDRE                                         r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[31][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X34Y220        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    40.025    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[31][0]
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -1.963    
  -------------------------------------------------------------------
                         slack                                 38.062    

Slack (MET) :             38.099ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[27][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.926ns  (logic 0.168ns (8.723%)  route 1.758ns (91.277%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y147                                     0.000     0.000 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X51Y147        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           1.201     1.281    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X33Y209        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     1.316 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.499     1.815    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X34Y220        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     1.868 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[27][0]_i_1/O
                         net (fo=1, routed)           0.058     1.926    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer[27][0]_i_1_n_0
    SLICE_X34Y220        FDRE                                         r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[27][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X34Y220        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    40.025    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[27][0]
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -1.926    
  -------------------------------------------------------------------
                         slack                                 38.099    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                            (clock source 'design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.014ns (12.389%)  route 0.099ns (87.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.575ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      1.273ns (routing 0.699ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.437ns (routing 0.783ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       1.273     1.384    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.423 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.083     1.506    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck
    SLICE_X30Y212        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     1.520 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_i_1/O
                         net (fo=1, routed)           0.016     1.536    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_i_1_n_0
    SLICE_X30Y212        FDRE                                         r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       1.437     1.575    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE                                         r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
                         clock pessimism             -0.185     1.390    
    SLICE_X30Y212        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.436    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.100    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack        9.596ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.596ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.429ns  (logic 0.079ns (18.415%)  route 0.350ns (81.585%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y122                                     0.000     0.000 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X33Y122        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.350     0.429    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X33Y122        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X33Y122        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.025    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.429    
  -------------------------------------------------------------------
                         slack                                  9.596    

Slack (MET) :             9.627ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.398ns  (logic 0.079ns (19.849%)  route 0.319ns (80.151%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y113                                     0.000     0.000 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X42Y113        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.319     0.398    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X38Y113        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X38Y113        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.025    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  9.627    

Slack (MET) :             9.683ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.342ns  (logic 0.080ns (23.392%)  route 0.262ns (76.608%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y113                                     0.000     0.000 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X42Y113        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.262     0.342    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X42Y112        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X42Y112        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.025    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  9.683    

Slack (MET) :             9.697ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.328ns  (logic 0.078ns (23.780%)  route 0.250ns (76.220%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y121                                     0.000     0.000 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X32Y121        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.250     0.328    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X32Y121        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X32Y121        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.025    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  9.697    

Slack (MET) :             9.717ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.308ns  (logic 0.076ns (24.675%)  route 0.232ns (75.325%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y121                                     0.000     0.000 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X32Y121        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.232     0.308    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X32Y121        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X32Y121        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    10.025    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  9.717    

Slack (MET) :             9.723ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.302ns  (logic 0.076ns (25.166%)  route 0.226ns (74.834%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y122                                     0.000     0.000 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X32Y122        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.226     0.302    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X32Y122        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X32Y122        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    10.025    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  9.723    

Slack (MET) :             9.733ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.292ns  (logic 0.077ns (26.370%)  route 0.215ns (73.630%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y114                                     0.000     0.000 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X41Y114        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.077 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.215     0.292    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X41Y114        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X41Y114        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    10.025    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  9.733    

Slack (MET) :             9.740ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.285ns  (logic 0.078ns (27.368%)  route 0.207ns (72.632%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y114                                     0.000     0.000 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X41Y114        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.207     0.285    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X41Y114        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X41Y114        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    10.025    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  9.740    

Slack (MET) :             37.722ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        2.303ns  (logic 0.300ns (13.026%)  route 2.003ns (86.974%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y209                                     0.000     0.000 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
    SLICE_X33Y209        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/Q
                         net (fo=5, routed)           1.315     1.394    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tdi
    SLICE_X49Y147        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123     1.517 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/tdi_INST_0/O
                         net (fo=4, routed)           0.640     2.157    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/TDI
    SLICE_X46Y142        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.098     2.255 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.bscanid[31]_i_1/O
                         net (fo=1, routed)           0.048     2.303    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.bscanid[31]_i_1_n_0
    SLICE_X46Y142        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X46Y142        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025    40.025    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.bscanid_reg[31]
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -2.303    
  -------------------------------------------------------------------
                         slack                                 37.722    

Slack (MET) :             37.785ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        2.240ns  (logic 0.202ns (9.018%)  route 2.038ns (90.982%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y209                                     0.000     0.000 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
    SLICE_X33Y209        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/Q
                         net (fo=5, routed)           1.315     1.394    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tdi
    SLICE_X49Y147        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123     1.517 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/tdi_INST_0/O
                         net (fo=4, routed)           0.723     2.240    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/out
    SLICE_X46Y142        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X46Y142        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    40.025    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -2.240    
  -------------------------------------------------------------------
                         slack                                 37.785    





---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
  To Clock:  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       36.056ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.748ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.056ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        4.767ns  (logic 0.377ns (7.909%)  route 4.390ns (92.091%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        0.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.733ns = ( 85.733 - 80.000 ) 
    Source Clock Delay      (SCD):    5.612ns = ( 45.612 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.837ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.348ns (routing 0.171ns, distribution 1.177ns)
  Clock Net Delay (Destination): 1.442ns (routing 0.580ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       2.325    42.524    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    42.603 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.554    44.157    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.185 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.348    45.533    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y147        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079    45.612 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.821    46.433    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X50Y147        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.110    46.543 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=1, routed)           1.004    47.547    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_update
    SLICE_X49Y147        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133    47.680 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/update_INST_0/O
                         net (fo=4, routed)           0.806    48.486    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X51Y144        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035    48.521 f  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.710    50.231    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X51Y145        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099    50.330 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.049    50.379    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X51Y145        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       2.070    82.230    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    82.289 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.043    83.332    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    83.356 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.856    84.212    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    84.291 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.442    85.733    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y145        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.837    86.570    
                         clock uncertainty           -0.160    86.410    
    SLICE_X51Y145        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    86.435    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         86.435    
                         arrival time                         -50.379    
  -------------------------------------------------------------------
                         slack                                 36.056    

Slack (MET) :             36.062ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        4.761ns  (logic 0.374ns (7.855%)  route 4.387ns (92.144%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        0.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.733ns = ( 85.733 - 80.000 ) 
    Source Clock Delay      (SCD):    5.612ns = ( 45.612 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.837ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.348ns (routing 0.171ns, distribution 1.177ns)
  Clock Net Delay (Destination): 1.442ns (routing 0.580ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       2.325    42.524    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    42.603 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.554    44.157    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.185 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.348    45.533    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y147        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079    45.612 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.821    46.433    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X50Y147        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.110    46.543 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=1, routed)           1.004    47.547    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_update
    SLICE_X49Y147        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133    47.680 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/update_INST_0/O
                         net (fo=4, routed)           0.806    48.486    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X51Y144        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035    48.521 f  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.706    50.227    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X51Y145        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.096    50.323 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.050    50.373    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X51Y145        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       2.070    82.230    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    82.289 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.043    83.332    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    83.356 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.856    84.212    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    84.291 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.442    85.733    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y145        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.837    86.570    
                         clock uncertainty           -0.160    86.410    
    SLICE_X51Y145        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    86.435    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         86.435    
                         arrival time                         -50.373    
  -------------------------------------------------------------------
                         slack                                 36.062    

Slack (MET) :             36.069ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        4.754ns  (logic 0.376ns (7.909%)  route 4.378ns (92.091%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        0.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.733ns = ( 85.733 - 80.000 ) 
    Source Clock Delay      (SCD):    5.612ns = ( 45.612 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.837ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.348ns (routing 0.171ns, distribution 1.177ns)
  Clock Net Delay (Destination): 1.442ns (routing 0.580ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       2.325    42.524    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    42.603 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.554    44.157    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.185 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.348    45.533    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y147        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079    45.612 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.821    46.433    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X50Y147        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.110    46.543 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=1, routed)           1.004    47.547    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_update
    SLICE_X49Y147        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133    47.680 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/update_INST_0/O
                         net (fo=4, routed)           0.806    48.486    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X51Y144        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035    48.521 f  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.698    50.219    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X51Y145        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098    50.317 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.049    50.366    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X51Y145        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       2.070    82.230    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    82.289 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.043    83.332    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    83.356 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.856    84.212    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    84.291 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.442    85.733    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y145        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.837    86.570    
                         clock uncertainty           -0.160    86.410    
    SLICE_X51Y145        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    86.435    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         86.435    
                         arrival time                         -50.366    
  -------------------------------------------------------------------
                         slack                                 36.069    

Slack (MET) :             36.079ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        4.744ns  (logic 0.388ns (8.179%)  route 4.356ns (91.821%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        0.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.733ns = ( 85.733 - 80.000 ) 
    Source Clock Delay      (SCD):    5.612ns = ( 45.612 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.837ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.348ns (routing 0.171ns, distribution 1.177ns)
  Clock Net Delay (Destination): 1.442ns (routing 0.580ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       2.325    42.524    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    42.603 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.554    44.157    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.185 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.348    45.533    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y147        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079    45.612 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.821    46.433    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X50Y147        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.110    46.543 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=1, routed)           1.004    47.547    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_update
    SLICE_X49Y147        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133    47.680 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/update_INST_0/O
                         net (fo=4, routed)           0.806    48.486    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X51Y144        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035    48.521 f  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.710    50.231    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X51Y145        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110    50.341 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.015    50.356    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X51Y145        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       2.070    82.230    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    82.289 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.043    83.332    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    83.356 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.856    84.212    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    84.291 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.442    85.733    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y145        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.837    86.570    
                         clock uncertainty           -0.160    86.410    
    SLICE_X51Y145        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    86.435    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         86.435    
                         arrival time                         -50.356    
  -------------------------------------------------------------------
                         slack                                 36.079    

Slack (MET) :             36.093ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        4.722ns  (logic 0.424ns (8.979%)  route 4.298ns (91.021%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.950ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.725ns = ( 85.725 - 80.000 ) 
    Source Clock Delay      (SCD):    5.612ns = ( 45.612 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.837ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.348ns (routing 0.171ns, distribution 1.177ns)
  Clock Net Delay (Destination): 1.434ns (routing 0.580ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       2.325    42.524    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    42.603 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.554    44.157    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.185 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.348    45.533    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y147        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079    45.612 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.821    46.433    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X50Y147        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.110    46.543 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=1, routed)           1.004    47.547    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_update
    SLICE_X49Y147        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133    47.680 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/update_INST_0/O
                         net (fo=4, routed)           0.806    48.486    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X51Y144        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035    48.521 f  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.618    50.139    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X51Y144        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.146    50.285 f  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.049    50.334    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X51Y144        FDRE                                         f  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       2.070    82.230    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    82.289 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.043    83.332    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    83.356 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.856    84.212    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    84.291 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.434    85.725    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y144        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.837    86.562    
                         clock uncertainty           -0.160    86.402    
    SLICE_X51Y144        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    86.427    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         86.427    
                         arrival time                         -50.334    
  -------------------------------------------------------------------
                         slack                                 36.093    

Slack (MET) :             36.150ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        4.668ns  (logic 0.328ns (7.027%)  route 4.340ns (92.973%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        0.953ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.728ns = ( 85.728 - 80.000 ) 
    Source Clock Delay      (SCD):    5.612ns = ( 45.612 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.837ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.348ns (routing 0.171ns, distribution 1.177ns)
  Clock Net Delay (Destination): 1.437ns (routing 0.580ns, distribution 0.857ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       2.325    42.524    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    42.603 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.554    44.157    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.185 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.348    45.533    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y147        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079    45.612 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.821    46.433    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X50Y147        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.110    46.543 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=1, routed)           1.004    47.547    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_update
    SLICE_X49Y147        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133    47.680 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/update_INST_0/O
                         net (fo=4, routed)           0.806    48.486    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X51Y144        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035    48.521 f  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.659    50.180    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X51Y146        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050    50.230 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.050    50.280    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X51Y146        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       2.070    82.230    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    82.289 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.043    83.332    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    83.356 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.856    84.212    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    84.291 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.437    85.728    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y146        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.837    86.565    
                         clock uncertainty           -0.160    86.405    
    SLICE_X51Y146        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    86.430    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         86.430    
                         arrival time                         -50.280    
  -------------------------------------------------------------------
                         slack                                 36.150    

Slack (MET) :             36.152ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        4.666ns  (logic 0.328ns (7.030%)  route 4.338ns (92.970%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        0.953ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.728ns = ( 85.728 - 80.000 ) 
    Source Clock Delay      (SCD):    5.612ns = ( 45.612 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.837ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.348ns (routing 0.171ns, distribution 1.177ns)
  Clock Net Delay (Destination): 1.437ns (routing 0.580ns, distribution 0.857ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       2.325    42.524    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    42.603 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.554    44.157    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.185 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.348    45.533    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y147        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079    45.612 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.821    46.433    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X50Y147        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.110    46.543 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=1, routed)           1.004    47.547    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_update
    SLICE_X49Y147        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133    47.680 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/update_INST_0/O
                         net (fo=4, routed)           0.806    48.486    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X51Y144        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035    48.521 f  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.658    50.179    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X51Y146        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050    50.229 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.049    50.278    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X51Y146        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       2.070    82.230    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    82.289 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.043    83.332    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    83.356 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.856    84.212    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    84.291 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.437    85.728    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y146        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.837    86.565    
                         clock uncertainty           -0.160    86.405    
    SLICE_X51Y146        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    86.430    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         86.430    
                         arrival time                         -50.278    
  -------------------------------------------------------------------
                         slack                                 36.152    

Slack (MET) :             36.224ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        4.599ns  (logic 0.564ns (12.264%)  route 4.035ns (87.736%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        0.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.733ns = ( 85.733 - 80.000 ) 
    Source Clock Delay      (SCD):    5.612ns = ( 45.612 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.837ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.348ns (routing 0.171ns, distribution 1.177ns)
  Clock Net Delay (Destination): 1.442ns (routing 0.580ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       2.325    42.524    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    42.603 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.554    44.157    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.185 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.348    45.533    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y147        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079    45.612 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.821    46.433    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X50Y147        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.110    46.543 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=1, routed)           1.004    47.547    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_update
    SLICE_X49Y147        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133    47.680 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/update_INST_0/O
                         net (fo=4, routed)           0.798    48.478    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X51Y144        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.051    48.529 f  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[2]_i_3/O
                         net (fo=3, routed)           0.488    49.017    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[2]_i_3_n_0
    SLICE_X51Y145        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148    49.165 f  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.875    50.040    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X50Y145        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.122    50.162 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.049    50.211    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X50Y145        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       2.070    82.230    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    82.289 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.043    83.332    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    83.356 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.856    84.212    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    84.291 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.442    85.733    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y145        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.837    86.570    
                         clock uncertainty           -0.160    86.410    
    SLICE_X50Y145        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    86.435    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         86.435    
                         arrival time                         -50.211    
  -------------------------------------------------------------------
                         slack                                 36.224    

Slack (MET) :             36.592ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        4.164ns  (logic 0.404ns (9.702%)  route 3.760ns (90.298%))
  Logic Levels:           3  (LUT2=1 LUT3=2)
  Clock Path Skew:        0.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.666ns = ( 85.666 - 80.000 ) 
    Source Clock Delay      (SCD):    5.612ns = ( 45.612 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.837ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.348ns (routing 0.171ns, distribution 1.177ns)
  Clock Net Delay (Destination): 1.375ns (routing 0.580ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       2.325    42.524    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    42.603 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.554    44.157    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.185 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.348    45.533    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y147        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079    45.612 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.821    46.433    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X50Y147        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.110    46.543 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=1, routed)           1.004    47.547    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_update
    SLICE_X49Y147        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133    47.680 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/update_INST_0/O
                         net (fo=4, routed)           1.917    49.597    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg_0
    SLICE_X43Y125        LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.161    49.758 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_i_1/O
                         net (fo=1, routed)           0.018    49.776    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_i_1_n_0
    SLICE_X43Y125        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       2.070    82.230    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    82.289 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.043    83.332    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    83.356 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.856    84.212    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    84.291 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.375    85.666    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/tck
    SLICE_X43Y125        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                         clock pessimism              0.837    86.503    
                         clock uncertainty           -0.160    86.343    
    SLICE_X43Y125        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    86.368    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         86.368    
                         arrival time                         -49.776    
  -------------------------------------------------------------------
                         slack                                 36.592    

Slack (MET) :             37.004ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        3.811ns  (logic 0.329ns (8.633%)  route 3.482ns (91.367%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.950ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.725ns = ( 85.725 - 80.000 ) 
    Source Clock Delay      (SCD):    5.612ns = ( 45.612 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.837ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.348ns (routing 0.171ns, distribution 1.177ns)
  Clock Net Delay (Destination): 1.434ns (routing 0.580ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       2.325    42.524    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    42.603 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.554    44.157    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.185 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.348    45.533    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y147        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079    45.612 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.821    46.433    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X50Y147        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.110    46.543 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=1, routed)           1.004    47.547    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_update
    SLICE_X49Y147        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133    47.680 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/update_INST_0/O
                         net (fo=4, routed)           0.805    48.485    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X51Y144        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036    48.521 f  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.802    49.323    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X51Y144        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050    49.373 f  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.050    49.423    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X51Y144        FDRE                                         f  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       2.070    82.230    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    82.289 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.043    83.332    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    83.356 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.856    84.212    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    84.291 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.434    85.725    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y144        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.837    86.562    
                         clock uncertainty           -0.160    86.402    
    SLICE_X51Y144        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    86.427    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         86.427    
                         arrival time                         -49.423    
  -------------------------------------------------------------------
                         slack                                 37.004    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        1.653ns  (logic 0.158ns (9.558%)  route 1.495ns (90.442%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.370ns
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Net Delay (Source):      0.751ns (routing 0.096ns, distribution 0.655ns)
  Clock Net Delay (Destination): 1.017ns (routing 0.393ns, distribution 0.624ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       1.273     1.384    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.423 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.819     2.242    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.259 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          0.751     3.010    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y147        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     3.049 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.400     3.449    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X50Y147        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.038     3.487 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=1, routed)           0.534     4.021    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_update
    SLICE_X49Y147        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.048     4.069 f  design_1_i/debug_bridge_0/U0/bs_mux/inst/update_INST_0/O
                         net (fo=4, routed)           0.403     4.472    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X51Y144        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.022     4.494 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[2]_i_3/O
                         net (fo=3, routed)           0.141     4.635    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[2]_i_3_n_0
    SLICE_X51Y144        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.050     4.685 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.017     4.702    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X51Y144        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       1.437     1.575    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.053     1.628 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.068     2.696    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.715 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.577     3.292    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     3.353 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.017     4.370    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y144        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism             -0.462     3.908    
    SLICE_X51Y144        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     3.954    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.954    
                         arrival time                           4.702    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        1.673ns  (logic 0.158ns (9.444%)  route 1.515ns (90.556%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.370ns
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Net Delay (Source):      0.751ns (routing 0.096ns, distribution 0.655ns)
  Clock Net Delay (Destination): 1.017ns (routing 0.393ns, distribution 0.624ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       1.273     1.384    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.423 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.819     2.242    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.259 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          0.751     3.010    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y147        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     3.049 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.400     3.449    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X50Y147        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.038     3.487 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=1, routed)           0.534     4.021    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_update
    SLICE_X49Y147        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.048     4.069 f  design_1_i/debug_bridge_0/U0/bs_mux/inst/update_INST_0/O
                         net (fo=4, routed)           0.403     4.472    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X51Y144        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.022     4.494 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[2]_i_3/O
                         net (fo=3, routed)           0.162     4.656    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[2]_i_3_n_0
    SLICE_X51Y144        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.050     4.706 f  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.016     4.722    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X51Y144        FDRE                                         f  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       1.437     1.575    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.053     1.628 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.068     2.696    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.715 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.577     3.292    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     3.353 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.017     4.370    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y144        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism             -0.462     3.908    
    SLICE_X51Y144        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     3.954    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.954    
                         arrival time                           4.722    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             1.157ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        2.026ns  (logic 0.145ns (7.157%)  route 1.881ns (92.843%))
  Logic Levels:           3  (LUT2=1 LUT3=2)
  Clock Path Skew:        0.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.333ns
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Net Delay (Source):      0.751ns (routing 0.096ns, distribution 0.655ns)
  Clock Net Delay (Destination): 0.980ns (routing 0.393ns, distribution 0.587ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       1.273     1.384    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.423 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.819     2.242    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.259 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          0.751     3.010    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y147        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     3.049 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.400     3.449    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X50Y147        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.038     3.487 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=1, routed)           0.534     4.021    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_update
    SLICE_X49Y147        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.048     4.069 f  design_1_i/debug_bridge_0/U0/bs_mux/inst/update_INST_0/O
                         net (fo=4, routed)           0.941     5.010    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg_0
    SLICE_X43Y125        LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.059     5.069 r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_i_1/O
                         net (fo=1, routed)           0.006     5.075    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_i_1_n_0
    SLICE_X43Y125        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       1.437     1.575    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.053     1.628 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.068     2.696    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.715 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.577     3.292    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     3.353 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.980     4.333    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/tck
    SLICE_X43Y125        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                         clock pessimism             -0.462     3.871    
    SLICE_X43Y125        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     3.918    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         -3.918    
                         arrival time                           5.075    
  -------------------------------------------------------------------
                         slack                                  1.157    

Slack (MET) :             1.289ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        2.202ns  (logic 0.217ns (9.855%)  route 1.985ns (90.145%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.378ns
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Net Delay (Source):      0.751ns (routing 0.096ns, distribution 0.655ns)
  Clock Net Delay (Destination): 1.025ns (routing 0.393ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       1.273     1.384    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.423 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.819     2.242    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.259 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          0.751     3.010    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y147        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     3.049 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.400     3.449    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X50Y147        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.038     3.487 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=1, routed)           0.534     4.021    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_update
    SLICE_X49Y147        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.048     4.069 f  design_1_i/debug_bridge_0/U0/bs_mux/inst/update_INST_0/O
                         net (fo=4, routed)           0.403     4.472    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X51Y144        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.022     4.494 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[2]_i_3/O
                         net (fo=3, routed)           0.232     4.726    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[2]_i_3_n_0
    SLICE_X51Y145        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.059     4.785 f  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.400     5.185    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X50Y145        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.050     5.235 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.016     5.251    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X50Y145        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       1.437     1.575    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.053     1.628 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.068     2.696    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.715 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.577     3.292    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     3.353 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.025     4.378    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y145        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism             -0.462     3.916    
    SLICE_X50Y145        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     3.962    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.962    
                         arrival time                           5.251    
  -------------------------------------------------------------------
                         slack                                  1.289    

Slack (MET) :             1.392ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.139ns (6.028%)  route 2.167ns (93.972%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.378ns
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Net Delay (Source):      0.751ns (routing 0.096ns, distribution 0.655ns)
  Clock Net Delay (Destination): 1.025ns (routing 0.393ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       1.273     1.384    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.423 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.819     2.242    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.259 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          0.751     3.010    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y147        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     3.049 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.400     3.449    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X50Y147        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.038     3.487 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=1, routed)           0.534     4.021    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_update
    SLICE_X49Y147        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.048     4.069 f  design_1_i/debug_bridge_0/U0/bs_mux/inst/update_INST_0/O
                         net (fo=4, routed)           0.405     4.474    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X51Y144        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.014     4.488 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.822     5.310    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X51Y145        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.039     5.349 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.006     5.355    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X51Y145        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       1.437     1.575    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.053     1.628 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.068     2.696    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.715 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.577     3.292    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     3.353 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.025     4.378    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y145        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism             -0.462     3.916    
    SLICE_X51Y145        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     3.963    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.963    
                         arrival time                           5.355    
  -------------------------------------------------------------------
                         slack                                  1.392    

Slack (MET) :             1.399ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.122ns (5.288%)  route 2.185ns (94.712%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.373ns
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Net Delay (Source):      0.751ns (routing 0.096ns, distribution 0.655ns)
  Clock Net Delay (Destination): 1.020ns (routing 0.393ns, distribution 0.627ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       1.273     1.384    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.423 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.819     2.242    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.259 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          0.751     3.010    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y147        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     3.049 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.400     3.449    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X50Y147        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.038     3.487 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=1, routed)           0.534     4.021    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_update
    SLICE_X49Y147        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.048     4.069 f  design_1_i/debug_bridge_0/U0/bs_mux/inst/update_INST_0/O
                         net (fo=4, routed)           0.405     4.474    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X51Y144        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.014     4.488 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.830     5.318    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X51Y146        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     5.340 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.016     5.356    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X51Y146        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       1.437     1.575    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.053     1.628 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.068     2.696    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.715 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.577     3.292    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     3.353 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.020     4.373    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y146        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism             -0.462     3.911    
    SLICE_X51Y146        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     3.957    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.957    
                         arrival time                           5.356    
  -------------------------------------------------------------------
                         slack                                  1.399    

Slack (MET) :             1.400ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        2.308ns  (logic 0.122ns (5.286%)  route 2.186ns (94.714%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.373ns
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Net Delay (Source):      0.751ns (routing 0.096ns, distribution 0.655ns)
  Clock Net Delay (Destination): 1.020ns (routing 0.393ns, distribution 0.627ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       1.273     1.384    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.423 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.819     2.242    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.259 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          0.751     3.010    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y147        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     3.049 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.400     3.449    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X50Y147        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.038     3.487 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=1, routed)           0.534     4.021    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_update
    SLICE_X49Y147        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.048     4.069 f  design_1_i/debug_bridge_0/U0/bs_mux/inst/update_INST_0/O
                         net (fo=4, routed)           0.405     4.474    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X51Y144        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.014     4.488 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.830     5.318    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X51Y146        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.022     5.340 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.017     5.357    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X51Y146        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       1.437     1.575    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.053     1.628 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.068     2.696    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.715 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.577     3.292    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     3.353 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.020     4.373    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y146        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism             -0.462     3.911    
    SLICE_X51Y146        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     3.957    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.957    
                         arrival time                           5.357    
  -------------------------------------------------------------------
                         slack                                  1.400    

Slack (MET) :             1.401ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.141ns (6.093%)  route 2.173ns (93.907%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.378ns
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Net Delay (Source):      0.751ns (routing 0.096ns, distribution 0.655ns)
  Clock Net Delay (Destination): 1.025ns (routing 0.393ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       1.273     1.384    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.423 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.819     2.242    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.259 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          0.751     3.010    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y147        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     3.049 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.400     3.449    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X50Y147        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.038     3.487 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=1, routed)           0.534     4.021    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_update
    SLICE_X49Y147        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.048     4.069 f  design_1_i/debug_bridge_0/U0/bs_mux/inst/update_INST_0/O
                         net (fo=4, routed)           0.405     4.474    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X51Y144        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.014     4.488 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.819     5.307    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X51Y145        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.041     5.348 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.015     5.363    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X51Y145        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       1.437     1.575    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.053     1.628 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.068     2.696    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.715 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.577     3.292    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     3.353 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.025     4.378    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y145        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism             -0.462     3.916    
    SLICE_X51Y145        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     3.962    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.962    
                         arrival time                           5.363    
  -------------------------------------------------------------------
                         slack                                  1.401    

Slack (MET) :             1.404ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        2.317ns  (logic 0.140ns (6.042%)  route 2.177ns (93.958%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.378ns
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Net Delay (Source):      0.751ns (routing 0.096ns, distribution 0.655ns)
  Clock Net Delay (Destination): 1.025ns (routing 0.393ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       1.273     1.384    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.423 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.819     2.242    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.259 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          0.751     3.010    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y147        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     3.049 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.400     3.449    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X50Y147        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.038     3.487 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=1, routed)           0.534     4.021    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_update
    SLICE_X49Y147        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.048     4.069 f  design_1_i/debug_bridge_0/U0/bs_mux/inst/update_INST_0/O
                         net (fo=4, routed)           0.405     4.474    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X51Y144        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.014     4.488 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.821     5.309    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X51Y145        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.040     5.349 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.017     5.366    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X51Y145        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       1.437     1.575    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.053     1.628 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.068     2.696    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.715 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.577     3.292    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     3.353 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.025     4.378    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y145        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism             -0.462     3.916    
    SLICE_X51Y145        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     3.962    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.962    
                         arrival time                           5.366    
  -------------------------------------------------------------------
                         slack                                  1.404    

Slack (MET) :             1.405ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        2.318ns  (logic 0.141ns (6.083%)  route 2.177ns (93.917%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.378ns
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Net Delay (Source):      0.751ns (routing 0.096ns, distribution 0.655ns)
  Clock Net Delay (Destination): 1.025ns (routing 0.393ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       1.273     1.384    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.423 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.819     2.242    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.259 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          0.751     3.010    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y147        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     3.049 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.400     3.449    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X50Y147        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.038     3.487 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=1, routed)           0.534     4.021    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_update
    SLICE_X49Y147        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.048     4.069 f  design_1_i/debug_bridge_0/U0/bs_mux/inst/update_INST_0/O
                         net (fo=4, routed)           0.405     4.474    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X51Y144        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.014     4.488 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.822     5.310    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X51Y145        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.041     5.351 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.016     5.367    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X51Y145        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       1.437     1.575    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.053     1.628 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.068     2.696    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.715 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.577     3.292    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     3.353 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.025     4.378    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y145        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism             -0.462     3.916    
    SLICE_X51Y145        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     3.962    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.962    
                         arrival time                           5.367    
  -------------------------------------------------------------------
                         slack                                  1.405    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.466ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.865ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.466ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.026ns  (logic 2.745ns (68.182%)  route 1.281ns (31.818%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 12.411 - 8.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.549ns (routing 0.704ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.490ns (routing 0.755ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.431    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.459 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.960     3.419    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.512 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.596    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.688 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.549     5.237    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXEN)
                                                      2.572     7.809 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXEN
                         net (fo=5, routed)           0.949     8.758    i_gmii2rgmii/i_rgmii_gmii/GMII_tx_en
    SLICE_X8Y163         LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     8.809 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[0]_i_2/O
                         net (fo=1, routed)           0.260     9.069    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[0]_i_2_n_0
    SLICE_X8Y149         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     9.191 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[0]_i_1/O
                         net (fo=1, routed)           0.072     9.263    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[0]_i_1_n_0
    SLICE_X8Y149         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.490    12.411    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y149         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[0]/C
                         clock pessimism             -0.498    11.913    
                         clock uncertainty           -0.209    11.704    
    SLICE_X8Y149         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.729    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[0]
  -------------------------------------------------------------------
                         required time                         11.729    
                         arrival time                          -9.263    
  -------------------------------------------------------------------
                         slack                                  2.466    

Slack (MET) :             2.507ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.985ns  (logic 2.675ns (67.127%)  route 1.310ns (32.873%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -1.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 12.411 - 8.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.549ns (routing 0.704ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.490ns (routing 0.755ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.431    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.459 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.960     3.419    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.512 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.596    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.688 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.549     5.237    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXEN)
                                                      2.572     7.809 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXEN
                         net (fo=5, routed)           0.949     8.758    i_gmii2rgmii/i_rgmii_gmii/GMII_tx_en
    SLICE_X8Y163         LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066     8.824 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[1]_i_3/O
                         net (fo=1, routed)           0.295     9.119    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[1]_i_3_n_0
    SLICE_X8Y149         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.037     9.156 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[1]_i_1/O
                         net (fo=1, routed)           0.066     9.222    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[1]_i_1_n_0
    SLICE_X8Y149         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.490    12.411    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y149         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[1]/C
                         clock pessimism             -0.498    11.913    
                         clock uncertainty           -0.209    11.704    
    SLICE_X8Y149         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    11.729    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[1]
  -------------------------------------------------------------------
                         required time                         11.729    
                         arrival time                          -9.222    
  -------------------------------------------------------------------
                         slack                                  2.507    

Slack (MET) :             2.741ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.765ns  (logic 2.665ns (70.784%)  route 1.100ns (29.216%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.425ns = ( 12.425 - 8.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.549ns (routing 0.704ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.504ns (routing 0.755ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.431    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.459 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.960     3.419    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.512 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.596    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.688 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.549     5.237    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[3])
                                                      2.577     7.814 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[3]
                         net (fo=2, routed)           1.034     8.848    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[3]
    SLICE_X8Y164         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.088     8.936 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[3]_i_1/O
                         net (fo=1, routed)           0.066     9.002    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[3]_i_1_n_0
    SLICE_X8Y164         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.504    12.425    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y164         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[3]/C
                         clock pessimism             -0.498    11.927    
                         clock uncertainty           -0.209    11.718    
    SLICE_X8Y164         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    11.743    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[3]
  -------------------------------------------------------------------
                         required time                         11.743    
                         arrival time                          -9.002    
  -------------------------------------------------------------------
                         slack                                  2.741    

Slack (MET) :             2.760ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 2.734ns (73.004%)  route 1.011ns (26.996%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.424ns = ( 12.424 - 8.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.549ns (routing 0.704ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.503ns (routing 0.755ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.431    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.459 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.960     3.419    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.512 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.596    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.688 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.549     5.237    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[1])
                                                      2.582     7.819 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[1]
                         net (fo=2, routed)           0.953     8.772    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[1]
    SLICE_X8Y164         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     8.924 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[1]_i_1/O
                         net (fo=1, routed)           0.058     8.982    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[1]_i_1_n_0
    SLICE_X8Y164         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.503    12.424    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y164         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]/C
                         clock pessimism             -0.498    11.926    
                         clock uncertainty           -0.209    11.717    
    SLICE_X8Y164         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    11.742    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         11.742    
                         arrival time                          -8.982    
  -------------------------------------------------------------------
                         slack                                  2.760    

Slack (MET) :             2.826ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 2.681ns (72.853%)  route 0.999ns (27.147%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.425ns = ( 12.425 - 8.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.549ns (routing 0.704ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.504ns (routing 0.755ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.431    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.459 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.960     3.419    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.512 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.596    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.688 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.549     5.237    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[1])
                                                      2.582     7.819 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[1]
                         net (fo=2, routed)           0.927     8.746    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[1]
    SLICE_X8Y164         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     8.845 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[1]_i_1/O
                         net (fo=1, routed)           0.072     8.917    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[1]_i_1_n_0
    SLICE_X8Y164         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.504    12.425    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y164         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]/C
                         clock pessimism             -0.498    11.927    
                         clock uncertainty           -0.209    11.718    
    SLICE_X8Y164         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.743    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]
  -------------------------------------------------------------------
                         required time                         11.743    
                         arrival time                          -8.917    
  -------------------------------------------------------------------
                         slack                                  2.826    

Slack (MET) :             2.832ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.673ns  (logic 2.641ns (71.903%)  route 1.032ns (28.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.424ns = ( 12.424 - 8.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.549ns (routing 0.704ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.503ns (routing 0.755ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.431    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.459 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.960     3.419    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.512 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.596    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.688 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.549     5.237    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[2])
                                                      2.491     7.728 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[2]
                         net (fo=2, routed)           0.973     8.701    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[2]
    SLICE_X8Y164         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     8.851 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[2]_i_1/O
                         net (fo=1, routed)           0.059     8.910    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[2]_i_1_n_0
    SLICE_X8Y164         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.503    12.424    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y164         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[2]/C
                         clock pessimism             -0.498    11.926    
                         clock uncertainty           -0.209    11.717    
    SLICE_X8Y164         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025    11.742    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         11.742    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                  2.832    

Slack (MET) :             2.838ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 2.691ns (73.364%)  route 0.977ns (26.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.425ns = ( 12.425 - 8.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.549ns (routing 0.704ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.504ns (routing 0.755ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.431    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.459 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.960     3.419    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.512 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.596    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.688 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.549     5.237    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[7])
                                                      2.532     7.769 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[7]
                         net (fo=1, routed)           0.950     8.719    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[7]
    SLICE_X8Y164         LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.159     8.878 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[7]_i_1/O
                         net (fo=1, routed)           0.027     8.905    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[7]_i_1_n_0
    SLICE_X8Y164         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.504    12.425    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y164         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[7]/C
                         clock pessimism             -0.498    11.927    
                         clock uncertainty           -0.209    11.718    
    SLICE_X8Y164         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    11.743    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[7]
  -------------------------------------------------------------------
                         required time                         11.743    
                         arrival time                          -8.905    
  -------------------------------------------------------------------
                         slack                                  2.838    

Slack (MET) :             2.881ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.624ns  (logic 2.714ns (74.890%)  route 0.910ns (25.110%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.424ns = ( 12.424 - 8.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.549ns (routing 0.704ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.503ns (routing 0.755ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.431    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.459 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.960     3.419    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.512 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.596    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.688 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.549     5.237    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[3])
                                                      2.577     7.814 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[3]
                         net (fo=2, routed)           0.887     8.701    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[3]
    SLICE_X8Y164         LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.137     8.838 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[3]_i_2/O
                         net (fo=1, routed)           0.023     8.861    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[3]_i_2_n_0
    SLICE_X8Y164         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.503    12.424    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y164         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]/C
                         clock pessimism             -0.498    11.926    
                         clock uncertainty           -0.209    11.717    
    SLICE_X8Y164         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    11.742    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         11.742    
                         arrival time                          -8.861    
  -------------------------------------------------------------------
                         slack                                  2.881    

Slack (MET) :             2.889ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 2.681ns (74.143%)  route 0.935ns (25.857%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.424ns = ( 12.424 - 8.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.549ns (routing 0.704ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.503ns (routing 0.755ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.431    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.459 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.960     3.419    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.512 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.596    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.688 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.549     5.237    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXEN)
                                                      2.572     7.809 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXEN
                         net (fo=5, routed)           0.917     8.726    i_gmii2rgmii/i_rgmii_gmii/GMII_tx_en
    SLICE_X8Y164         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.109     8.835 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_i_1/O
                         net (fo=1, routed)           0.018     8.853    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg
    SLICE_X8Y164         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.503    12.424    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y164         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_reg/C
                         clock pessimism             -0.498    11.926    
                         clock uncertainty           -0.209    11.717    
    SLICE_X8Y164         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    11.742    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_reg
  -------------------------------------------------------------------
                         required time                         11.742    
                         arrival time                          -8.853    
  -------------------------------------------------------------------
                         slack                                  2.889    

Slack (MET) :             2.906ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.599ns  (logic 2.629ns (73.048%)  route 0.970ns (26.952%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.424ns = ( 12.424 - 8.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.549ns (routing 0.704ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.503ns (routing 0.755ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.431    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.459 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.960     3.419    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.512 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.596    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.688 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.549     5.237    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXER)
                                                      2.468     7.705 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXER
                         net (fo=2, routed)           0.952     8.657    i_gmii2rgmii/i_rgmii_gmii/GMII_tx_er
    SLICE_X8Y163         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.161     8.818 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_i_1/O
                         net (fo=1, routed)           0.018     8.836    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_i_1_n_0
    SLICE_X8Y163         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.503    12.424    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y163         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_reg/C
                         clock pessimism             -0.498    11.926    
                         clock uncertainty           -0.209    11.717    
    SLICE_X8Y163         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    11.742    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_reg
  -------------------------------------------------------------------
                         required time                         11.742    
                         arrival time                          -8.836    
  -------------------------------------------------------------------
                         slack                                  2.906    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.865ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.652ns  (logic 1.202ns (72.760%)  route 0.450ns (27.240%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.861ns (routing 0.387ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.056ns (routing 0.504ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.531     2.184    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.237 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.286    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.338 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.861     3.199    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[0])
                                                      1.179     4.378 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[0]
                         net (fo=2, routed)           0.429     4.807    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[0]
    SLICE_X8Y163         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.023     4.830 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[0]_i_1/O
                         net (fo=1, routed)           0.021     4.851    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[0]_i_1_n_0
    SLICE_X8Y163         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.056     2.379    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y163         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[0]/C
                         clock pessimism              0.352     2.731    
                         clock uncertainty            0.209     2.940    
    SLICE_X8Y163         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     2.986    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.986    
                         arrival time                           4.851    
  -------------------------------------------------------------------
                         slack                                  1.865    

Slack (MET) :             1.889ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.679ns  (logic 1.207ns (71.888%)  route 0.472ns (28.112%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.861ns (routing 0.387ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.058ns (routing 0.504ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.531     2.184    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.237 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.286    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.338 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.861     3.199    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[6])
                                                      1.173     4.372 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[6]
                         net (fo=1, routed)           0.464     4.836    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[6]
    SLICE_X8Y163         LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.034     4.870 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[6]_i_1/O
                         net (fo=1, routed)           0.008     4.878    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[6]_i_1_n_0
    SLICE_X8Y163         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.058     2.381    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y163         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[6]/C
                         clock pessimism              0.352     2.733    
                         clock uncertainty            0.209     2.942    
    SLICE_X8Y163         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     2.989    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.989    
                         arrival time                           4.878    
  -------------------------------------------------------------------
                         slack                                  1.889    

Slack (MET) :             1.906ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.697ns  (logic 1.224ns (72.127%)  route 0.473ns (27.873%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.861ns (routing 0.387ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.059ns (routing 0.504ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.531     2.184    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.237 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.286    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.338 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.861     3.199    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[5])
                                                      1.187     4.386 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[5]
                         net (fo=1, routed)           0.464     4.850    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[5]
    SLICE_X8Y164         LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.037     4.887 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[5]_i_1/O
                         net (fo=1, routed)           0.009     4.896    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[5]_i_1_n_0
    SLICE_X8Y164         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.059     2.382    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y164         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[5]/C
                         clock pessimism              0.352     2.734    
                         clock uncertainty            0.209     2.943    
    SLICE_X8Y164         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     2.990    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.990    
                         arrival time                           4.896    
  -------------------------------------------------------------------
                         slack                                  1.906    

Slack (MET) :             1.918ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.708ns  (logic 1.227ns (71.838%)  route 0.481ns (28.162%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.861ns (routing 0.387ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.058ns (routing 0.504ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.531     2.184    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.237 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.286    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.338 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.861     3.199    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[4])
                                                      1.186     4.385 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[4]
                         net (fo=1, routed)           0.473     4.858    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[4]
    SLICE_X8Y163         LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.041     4.899 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[4]_i_1/O
                         net (fo=1, routed)           0.008     4.907    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[4]_i_1_n_0
    SLICE_X8Y163         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.058     2.381    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y163         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[4]/C
                         clock pessimism              0.352     2.733    
                         clock uncertainty            0.209     2.942    
    SLICE_X8Y163         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     2.989    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.989    
                         arrival time                           4.907    
  -------------------------------------------------------------------
                         slack                                  1.918    

Slack (MET) :             1.926ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.715ns  (logic 1.249ns (72.828%)  route 0.466ns (27.172%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.861ns (routing 0.387ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.057ns (routing 0.504ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.531     2.184    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.237 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.286    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.338 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.861     3.199    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[3])
                                                      1.200     4.399 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[3]
                         net (fo=2, routed)           0.458     4.857    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[3]
    SLICE_X8Y164         LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.049     4.906 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[3]_i_2/O
                         net (fo=1, routed)           0.008     4.914    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[3]_i_2_n_0
    SLICE_X8Y164         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.057     2.380    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y164         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]/C
                         clock pessimism              0.352     2.732    
                         clock uncertainty            0.209     2.941    
    SLICE_X8Y164         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.988    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.988    
                         arrival time                           4.914    
  -------------------------------------------------------------------
                         slack                                  1.926    

Slack (MET) :             1.927ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.716ns  (logic 1.238ns (72.145%)  route 0.478ns (27.855%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.861ns (routing 0.387ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.058ns (routing 0.504ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.531     2.184    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.237 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.286    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.338 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.861     3.199    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[0])
                                                      1.179     4.378 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[0]
                         net (fo=2, routed)           0.454     4.832    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[0]
    SLICE_X8Y163         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.059     4.891 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[0]_i_1/O
                         net (fo=1, routed)           0.024     4.915    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[0]_i_1_n_0
    SLICE_X8Y163         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.058     2.381    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y163         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[0]/C
                         clock pessimism              0.352     2.733    
                         clock uncertainty            0.209     2.942    
    SLICE_X8Y163         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     2.988    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.988    
                         arrival time                           4.915    
  -------------------------------------------------------------------
                         slack                                  1.927    

Slack (MET) :             1.941ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.729ns  (logic 1.233ns (71.313%)  route 0.496ns (28.687%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.861ns (routing 0.387ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.056ns (routing 0.504ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.531     2.184    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.237 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.286    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.338 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.861     3.199    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXER)
                                                      1.174     4.373 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXER
                         net (fo=2, routed)           0.490     4.863    i_gmii2rgmii/i_rgmii_gmii/GMII_tx_er
    SLICE_X8Y163         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.059     4.922 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_i_1/O
                         net (fo=1, routed)           0.006     4.928    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_i_1_n_0
    SLICE_X8Y163         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.056     2.379    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y163         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_reg/C
                         clock pessimism              0.352     2.731    
                         clock uncertainty            0.209     2.940    
    SLICE_X8Y163         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     2.987    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_reg
  -------------------------------------------------------------------
                         required time                         -2.987    
                         arrival time                           4.928    
  -------------------------------------------------------------------
                         slack                                  1.941    

Slack (MET) :             1.943ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.732ns  (logic 1.254ns (72.402%)  route 0.478ns (27.598%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.861ns (routing 0.387ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.058ns (routing 0.504ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.531     2.184    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.237 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.286    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.338 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.861     3.199    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[2])
                                                      1.213     4.412 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[2]
                         net (fo=2, routed)           0.457     4.869    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[2]
    SLICE_X8Y163         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.041     4.910 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[2]_i_1/O
                         net (fo=1, routed)           0.021     4.931    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[2]_i_1_n_0
    SLICE_X8Y163         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.058     2.381    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y163         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[2]/C
                         clock pessimism              0.352     2.733    
                         clock uncertainty            0.209     2.942    
    SLICE_X8Y163         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     2.988    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.988    
                         arrival time                           4.931    
  -------------------------------------------------------------------
                         slack                                  1.943    

Slack (MET) :             1.966ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.755ns  (logic 1.274ns (72.593%)  route 0.481ns (27.407%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.861ns (routing 0.387ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.057ns (routing 0.504ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.531     2.184    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.237 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.286    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.338 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.861     3.199    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXEN)
                                                      1.235     4.434 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXEN
                         net (fo=5, routed)           0.475     4.909    i_gmii2rgmii/i_rgmii_gmii/GMII_tx_en
    SLICE_X8Y164         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.039     4.948 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_i_1/O
                         net (fo=1, routed)           0.006     4.954    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg
    SLICE_X8Y164         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.057     2.380    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y164         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_reg/C
                         clock pessimism              0.352     2.732    
                         clock uncertainty            0.209     2.941    
    SLICE_X8Y164         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     2.988    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_reg
  -------------------------------------------------------------------
                         required time                         -2.988    
                         arrival time                           4.954    
  -------------------------------------------------------------------
                         slack                                  1.966    

Slack (MET) :             1.968ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.758ns  (logic 1.252ns (71.217%)  route 0.506ns (28.783%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.861ns (routing 0.387ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.059ns (routing 0.504ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.531     2.184    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.237 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.286    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.338 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.861     3.199    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[1])
                                                      1.211     4.410 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[1]
                         net (fo=2, routed)           0.480     4.890    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[1]
    SLICE_X8Y164         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.041     4.931 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[1]_i_1/O
                         net (fo=1, routed)           0.026     4.957    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[1]_i_1_n_0
    SLICE_X8Y164         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.059     2.382    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y164         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]/C
                         clock pessimism              0.352     2.734    
                         clock uncertainty            0.209     2.943    
    SLICE_X8Y164         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     2.989    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.989    
                         arrival time                           4.957    
  -------------------------------------------------------------------
                         slack                                  1.968    





---------------------------------------------------------------------------------------------------
From Clock:  Clk2_5
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.145ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.028ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.145ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        4.026ns  (logic 2.745ns (68.182%)  route 1.281ns (31.818%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 12.411 - 8.000 ) 
    Source Clock Delay      (SCD):    5.545ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.549ns (routing 0.704ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.490ns (routing 0.755ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.439    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.591 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.728    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.820 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.904    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.996 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.549     5.545    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXEN)
                                                      2.572     8.117 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXEN
                         net (fo=5, routed)           0.949     9.066    i_gmii2rgmii/i_rgmii_gmii/GMII_tx_en
    SLICE_X8Y163         LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     9.117 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[0]_i_2/O
                         net (fo=1, routed)           0.260     9.377    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[0]_i_2_n_0
    SLICE_X8Y149         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     9.499 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[0]_i_1/O
                         net (fo=1, routed)           0.072     9.571    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[0]_i_1_n_0
    SLICE_X8Y149         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.490    12.411    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y149         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[0]/C
                         clock pessimism             -0.498    11.913    
                         clock uncertainty           -0.222    11.691    
    SLICE_X8Y149         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.716    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[0]
  -------------------------------------------------------------------
                         required time                         11.716    
                         arrival time                          -9.571    
  -------------------------------------------------------------------
                         slack                                  2.145    

Slack (MET) :             2.186ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        3.985ns  (logic 2.675ns (67.127%)  route 1.310ns (32.873%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -1.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 12.411 - 8.000 ) 
    Source Clock Delay      (SCD):    5.545ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.549ns (routing 0.704ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.490ns (routing 0.755ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.439    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.591 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.728    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.820 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.904    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.996 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.549     5.545    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXEN)
                                                      2.572     8.117 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXEN
                         net (fo=5, routed)           0.949     9.066    i_gmii2rgmii/i_rgmii_gmii/GMII_tx_en
    SLICE_X8Y163         LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066     9.132 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[1]_i_3/O
                         net (fo=1, routed)           0.295     9.427    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[1]_i_3_n_0
    SLICE_X8Y149         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.037     9.464 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[1]_i_1/O
                         net (fo=1, routed)           0.066     9.530    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[1]_i_1_n_0
    SLICE_X8Y149         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.490    12.411    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y149         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[1]/C
                         clock pessimism             -0.498    11.913    
                         clock uncertainty           -0.222    11.691    
    SLICE_X8Y149         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    11.716    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[1]
  -------------------------------------------------------------------
                         required time                         11.716    
                         arrival time                          -9.530    
  -------------------------------------------------------------------
                         slack                                  2.186    

Slack (MET) :             2.420ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        3.765ns  (logic 2.665ns (70.784%)  route 1.100ns (29.216%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.425ns = ( 12.425 - 8.000 ) 
    Source Clock Delay      (SCD):    5.545ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.549ns (routing 0.704ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.504ns (routing 0.755ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.439    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.591 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.728    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.820 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.904    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.996 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.549     5.545    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[3])
                                                      2.577     8.122 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[3]
                         net (fo=2, routed)           1.034     9.156    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[3]
    SLICE_X8Y164         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.088     9.244 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[3]_i_1/O
                         net (fo=1, routed)           0.066     9.310    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[3]_i_1_n_0
    SLICE_X8Y164         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.504    12.425    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y164         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[3]/C
                         clock pessimism             -0.498    11.927    
                         clock uncertainty           -0.222    11.705    
    SLICE_X8Y164         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    11.730    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[3]
  -------------------------------------------------------------------
                         required time                         11.730    
                         arrival time                          -9.310    
  -------------------------------------------------------------------
                         slack                                  2.420    

Slack (MET) :             2.439ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 2.734ns (73.004%)  route 1.011ns (26.996%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.619ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.424ns = ( 12.424 - 8.000 ) 
    Source Clock Delay      (SCD):    5.545ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.549ns (routing 0.704ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.503ns (routing 0.755ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.439    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.591 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.728    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.820 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.904    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.996 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.549     5.545    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[1])
                                                      2.582     8.127 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[1]
                         net (fo=2, routed)           0.953     9.080    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[1]
    SLICE_X8Y164         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     9.232 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[1]_i_1/O
                         net (fo=1, routed)           0.058     9.290    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[1]_i_1_n_0
    SLICE_X8Y164         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.503    12.424    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y164         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]/C
                         clock pessimism             -0.498    11.926    
                         clock uncertainty           -0.222    11.704    
    SLICE_X8Y164         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    11.729    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         11.729    
                         arrival time                          -9.290    
  -------------------------------------------------------------------
                         slack                                  2.439    

Slack (MET) :             2.505ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 2.681ns (72.853%)  route 0.999ns (27.147%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.425ns = ( 12.425 - 8.000 ) 
    Source Clock Delay      (SCD):    5.545ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.549ns (routing 0.704ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.504ns (routing 0.755ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.439    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.591 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.728    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.820 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.904    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.996 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.549     5.545    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[1])
                                                      2.582     8.127 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[1]
                         net (fo=2, routed)           0.927     9.054    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[1]
    SLICE_X8Y164         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     9.153 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[1]_i_1/O
                         net (fo=1, routed)           0.072     9.225    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[1]_i_1_n_0
    SLICE_X8Y164         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.504    12.425    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y164         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]/C
                         clock pessimism             -0.498    11.927    
                         clock uncertainty           -0.222    11.705    
    SLICE_X8Y164         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.730    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]
  -------------------------------------------------------------------
                         required time                         11.730    
                         arrival time                          -9.225    
  -------------------------------------------------------------------
                         slack                                  2.505    

Slack (MET) :             2.511ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        3.673ns  (logic 2.641ns (71.903%)  route 1.032ns (28.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.619ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.424ns = ( 12.424 - 8.000 ) 
    Source Clock Delay      (SCD):    5.545ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.549ns (routing 0.704ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.503ns (routing 0.755ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.439    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.591 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.728    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.820 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.904    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.996 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.549     5.545    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[2])
                                                      2.491     8.036 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[2]
                         net (fo=2, routed)           0.973     9.009    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[2]
    SLICE_X8Y164         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     9.159 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[2]_i_1/O
                         net (fo=1, routed)           0.059     9.218    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[2]_i_1_n_0
    SLICE_X8Y164         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.503    12.424    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y164         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[2]/C
                         clock pessimism             -0.498    11.926    
                         clock uncertainty           -0.222    11.704    
    SLICE_X8Y164         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025    11.729    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         11.729    
                         arrival time                          -9.218    
  -------------------------------------------------------------------
                         slack                                  2.511    

Slack (MET) :             2.517ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 2.691ns (73.364%)  route 0.977ns (26.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.425ns = ( 12.425 - 8.000 ) 
    Source Clock Delay      (SCD):    5.545ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.549ns (routing 0.704ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.504ns (routing 0.755ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.439    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.591 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.728    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.820 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.904    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.996 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.549     5.545    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[7])
                                                      2.532     8.077 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[7]
                         net (fo=1, routed)           0.950     9.027    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[7]
    SLICE_X8Y164         LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.159     9.186 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[7]_i_1/O
                         net (fo=1, routed)           0.027     9.213    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[7]_i_1_n_0
    SLICE_X8Y164         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.504    12.425    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y164         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[7]/C
                         clock pessimism             -0.498    11.927    
                         clock uncertainty           -0.222    11.705    
    SLICE_X8Y164         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    11.730    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[7]
  -------------------------------------------------------------------
                         required time                         11.730    
                         arrival time                          -9.213    
  -------------------------------------------------------------------
                         slack                                  2.517    

Slack (MET) :             2.560ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        3.624ns  (logic 2.714ns (74.890%)  route 0.910ns (25.110%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.619ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.424ns = ( 12.424 - 8.000 ) 
    Source Clock Delay      (SCD):    5.545ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.549ns (routing 0.704ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.503ns (routing 0.755ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.439    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.591 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.728    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.820 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.904    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.996 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.549     5.545    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[3])
                                                      2.577     8.122 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[3]
                         net (fo=2, routed)           0.887     9.009    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[3]
    SLICE_X8Y164         LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.137     9.146 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[3]_i_2/O
                         net (fo=1, routed)           0.023     9.169    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[3]_i_2_n_0
    SLICE_X8Y164         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.503    12.424    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y164         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]/C
                         clock pessimism             -0.498    11.926    
                         clock uncertainty           -0.222    11.704    
    SLICE_X8Y164         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    11.729    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         11.729    
                         arrival time                          -9.169    
  -------------------------------------------------------------------
                         slack                                  2.560    

Slack (MET) :             2.568ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 2.681ns (74.143%)  route 0.935ns (25.857%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.619ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.424ns = ( 12.424 - 8.000 ) 
    Source Clock Delay      (SCD):    5.545ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.549ns (routing 0.704ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.503ns (routing 0.755ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.439    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.591 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.728    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.820 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.904    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.996 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.549     5.545    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXEN)
                                                      2.572     8.117 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXEN
                         net (fo=5, routed)           0.917     9.034    i_gmii2rgmii/i_rgmii_gmii/GMII_tx_en
    SLICE_X8Y164         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.109     9.143 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_i_1/O
                         net (fo=1, routed)           0.018     9.161    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg
    SLICE_X8Y164         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.503    12.424    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y164         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_reg/C
                         clock pessimism             -0.498    11.926    
                         clock uncertainty           -0.222    11.704    
    SLICE_X8Y164         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    11.729    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_reg
  -------------------------------------------------------------------
                         required time                         11.729    
                         arrival time                          -9.161    
  -------------------------------------------------------------------
                         slack                                  2.568    

Slack (MET) :             2.585ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        3.599ns  (logic 2.629ns (73.048%)  route 0.970ns (26.952%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.619ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.424ns = ( 12.424 - 8.000 ) 
    Source Clock Delay      (SCD):    5.545ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.549ns (routing 0.704ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.503ns (routing 0.755ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.439    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.591 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.728    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.820 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.904    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.996 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.549     5.545    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXER)
                                                      2.468     8.013 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXER
                         net (fo=2, routed)           0.952     8.965    i_gmii2rgmii/i_rgmii_gmii/GMII_tx_er
    SLICE_X8Y163         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.161     9.126 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_i_1/O
                         net (fo=1, routed)           0.018     9.144    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_i_1_n_0
    SLICE_X8Y163         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.503    12.424    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y163         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_reg/C
                         clock pessimism             -0.498    11.926    
                         clock uncertainty           -0.222    11.704    
    SLICE_X8Y163         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    11.729    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_reg
  -------------------------------------------------------------------
                         required time                         11.729    
                         arrival time                          -9.144    
  -------------------------------------------------------------------
                         slack                                  2.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.028ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        1.652ns  (logic 1.202ns (72.760%)  route 0.450ns (27.240%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    3.375ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.861ns (routing 0.387ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.056ns (routing 0.504ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.642    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.731 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.630     2.361    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.413 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.462    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.514 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.861     3.375    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[0])
                                                      1.179     4.554 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[0]
                         net (fo=2, routed)           0.429     4.983    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[0]
    SLICE_X8Y163         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.023     5.006 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[0]_i_1/O
                         net (fo=1, routed)           0.021     5.027    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[0]_i_1_n_0
    SLICE_X8Y163         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.056     2.379    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y163         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[0]/C
                         clock pessimism              0.352     2.731    
                         clock uncertainty            0.222     2.953    
    SLICE_X8Y163         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     2.999    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.999    
                         arrival time                           5.027    
  -------------------------------------------------------------------
                         slack                                  2.028    

Slack (MET) :             2.052ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        1.679ns  (logic 1.207ns (71.888%)  route 0.472ns (28.112%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    3.375ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.861ns (routing 0.387ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.058ns (routing 0.504ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.642    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.731 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.630     2.361    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.413 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.462    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.514 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.861     3.375    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[6])
                                                      1.173     4.548 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[6]
                         net (fo=1, routed)           0.464     5.012    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[6]
    SLICE_X8Y163         LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.034     5.046 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[6]_i_1/O
                         net (fo=1, routed)           0.008     5.054    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[6]_i_1_n_0
    SLICE_X8Y163         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.058     2.381    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y163         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[6]/C
                         clock pessimism              0.352     2.733    
                         clock uncertainty            0.222     2.955    
    SLICE_X8Y163         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     3.002    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.002    
                         arrival time                           5.054    
  -------------------------------------------------------------------
                         slack                                  2.052    

Slack (MET) :             2.069ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        1.697ns  (logic 1.224ns (72.127%)  route 0.473ns (27.873%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    3.375ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.861ns (routing 0.387ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.059ns (routing 0.504ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.642    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.731 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.630     2.361    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.413 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.462    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.514 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.861     3.375    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[5])
                                                      1.187     4.562 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[5]
                         net (fo=1, routed)           0.464     5.026    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[5]
    SLICE_X8Y164         LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.037     5.063 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[5]_i_1/O
                         net (fo=1, routed)           0.009     5.072    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[5]_i_1_n_0
    SLICE_X8Y164         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.059     2.382    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y164         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[5]/C
                         clock pessimism              0.352     2.734    
                         clock uncertainty            0.222     2.956    
    SLICE_X8Y164         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     3.003    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.003    
                         arrival time                           5.072    
  -------------------------------------------------------------------
                         slack                                  2.069    

Slack (MET) :             2.081ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        1.708ns  (logic 1.227ns (71.838%)  route 0.481ns (28.162%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    3.375ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.861ns (routing 0.387ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.058ns (routing 0.504ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.642    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.731 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.630     2.361    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.413 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.462    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.514 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.861     3.375    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[4])
                                                      1.186     4.561 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[4]
                         net (fo=1, routed)           0.473     5.034    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[4]
    SLICE_X8Y163         LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.041     5.075 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[4]_i_1/O
                         net (fo=1, routed)           0.008     5.083    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[4]_i_1_n_0
    SLICE_X8Y163         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.058     2.381    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y163         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[4]/C
                         clock pessimism              0.352     2.733    
                         clock uncertainty            0.222     2.955    
    SLICE_X8Y163         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     3.002    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.002    
                         arrival time                           5.083    
  -------------------------------------------------------------------
                         slack                                  2.081    

Slack (MET) :             2.089ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        1.715ns  (logic 1.249ns (72.828%)  route 0.466ns (27.172%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    3.375ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.861ns (routing 0.387ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.057ns (routing 0.504ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.642    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.731 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.630     2.361    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.413 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.462    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.514 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.861     3.375    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[3])
                                                      1.200     4.575 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[3]
                         net (fo=2, routed)           0.458     5.033    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[3]
    SLICE_X8Y164         LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.049     5.082 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[3]_i_2/O
                         net (fo=1, routed)           0.008     5.090    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[3]_i_2_n_0
    SLICE_X8Y164         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.057     2.380    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y164         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]/C
                         clock pessimism              0.352     2.732    
                         clock uncertainty            0.222     2.954    
    SLICE_X8Y164         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     3.001    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.001    
                         arrival time                           5.090    
  -------------------------------------------------------------------
                         slack                                  2.089    

Slack (MET) :             2.090ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        1.716ns  (logic 1.238ns (72.145%)  route 0.478ns (27.855%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    3.375ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.861ns (routing 0.387ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.058ns (routing 0.504ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.642    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.731 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.630     2.361    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.413 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.462    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.514 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.861     3.375    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[0])
                                                      1.179     4.554 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[0]
                         net (fo=2, routed)           0.454     5.008    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[0]
    SLICE_X8Y163         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.059     5.067 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[0]_i_1/O
                         net (fo=1, routed)           0.024     5.091    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[0]_i_1_n_0
    SLICE_X8Y163         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.058     2.381    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y163         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[0]/C
                         clock pessimism              0.352     2.733    
                         clock uncertainty            0.222     2.955    
    SLICE_X8Y163         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     3.001    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.001    
                         arrival time                           5.091    
  -------------------------------------------------------------------
                         slack                                  2.090    

Slack (MET) :             2.104ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        1.729ns  (logic 1.233ns (71.313%)  route 0.496ns (28.687%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    3.375ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.861ns (routing 0.387ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.056ns (routing 0.504ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.642    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.731 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.630     2.361    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.413 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.462    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.514 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.861     3.375    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXER)
                                                      1.174     4.549 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXER
                         net (fo=2, routed)           0.490     5.039    i_gmii2rgmii/i_rgmii_gmii/GMII_tx_er
    SLICE_X8Y163         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.059     5.098 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_i_1/O
                         net (fo=1, routed)           0.006     5.104    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_i_1_n_0
    SLICE_X8Y163         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.056     2.379    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y163         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_reg/C
                         clock pessimism              0.352     2.731    
                         clock uncertainty            0.222     2.953    
    SLICE_X8Y163         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     3.000    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_reg
  -------------------------------------------------------------------
                         required time                         -3.000    
                         arrival time                           5.104    
  -------------------------------------------------------------------
                         slack                                  2.104    

Slack (MET) :             2.106ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        1.732ns  (logic 1.254ns (72.402%)  route 0.478ns (27.598%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    3.375ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.861ns (routing 0.387ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.058ns (routing 0.504ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.642    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.731 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.630     2.361    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.413 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.462    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.514 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.861     3.375    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[2])
                                                      1.213     4.588 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[2]
                         net (fo=2, routed)           0.457     5.045    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[2]
    SLICE_X8Y163         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.041     5.086 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[2]_i_1/O
                         net (fo=1, routed)           0.021     5.107    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[2]_i_1_n_0
    SLICE_X8Y163         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.058     2.381    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y163         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[2]/C
                         clock pessimism              0.352     2.733    
                         clock uncertainty            0.222     2.955    
    SLICE_X8Y163         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     3.001    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.001    
                         arrival time                           5.107    
  -------------------------------------------------------------------
                         slack                                  2.106    

Slack (MET) :             2.129ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        1.755ns  (logic 1.274ns (72.593%)  route 0.481ns (27.407%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    3.375ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.861ns (routing 0.387ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.057ns (routing 0.504ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.642    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.731 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.630     2.361    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.413 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.462    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.514 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.861     3.375    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXEN)
                                                      1.235     4.610 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXEN
                         net (fo=5, routed)           0.475     5.085    i_gmii2rgmii/i_rgmii_gmii/GMII_tx_en
    SLICE_X8Y164         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.039     5.124 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_i_1/O
                         net (fo=1, routed)           0.006     5.130    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg
    SLICE_X8Y164         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.057     2.380    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y164         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_reg/C
                         clock pessimism              0.352     2.732    
                         clock uncertainty            0.222     2.954    
    SLICE_X8Y164         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     3.001    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_reg
  -------------------------------------------------------------------
                         required time                         -3.001    
                         arrival time                           5.130    
  -------------------------------------------------------------------
                         slack                                  2.129    

Slack (MET) :             2.131ns  (arrival time - required time)
  Source:                 design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        1.758ns  (logic 1.252ns (71.217%)  route 0.506ns (28.783%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    3.375ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.861ns (routing 0.387ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.059ns (routing 0.504ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.642    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.731 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.630     2.361    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.413 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.462    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.514 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.861     3.375    design_1_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[1])
                                                      1.211     4.586 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[1]
                         net (fo=2, routed)           0.480     5.066    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[1]
    SLICE_X8Y164         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.041     5.107 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[1]_i_1/O
                         net (fo=1, routed)           0.026     5.133    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[1]_i_1_n_0
    SLICE_X8Y164         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.059     2.382    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y164         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]/C
                         clock pessimism              0.352     2.734    
                         clock uncertainty            0.222     2.956    
    SLICE_X8Y164         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     3.002    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.002    
                         arrival time                           5.133    
  -------------------------------------------------------------------
                         slack                                  2.131    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.275ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.275ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxClk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_txclk/D[0]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.250ns  (logic 0.079ns (1.505%)  route 5.171ns (98.495%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Destination Clock:    2.000ns
  Clock Path Skew:        1.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.581ns = ( 14.581 - 8.000 ) 
    Source Clock Delay      (SCD):    4.159ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.702ns (routing 0.829ns, distribution 0.873ns)
  Clock Net Delay (Destination): 1.656ns (routing 0.951ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.702     4.159    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y142         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxClk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y142         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     4.238 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxClk_reg[0]/Q
                         net (fo=1, routed)           5.171     9.409    i_gmii2rgmii/D1
    HDIOLOGIC_M_X0Y29    OSERDESE3                                    r  i_gmii2rgmii/i_rgmii_txclk/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      2.630    12.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.901    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.925 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           1.656    14.581    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3                                    r  i_gmii2rgmii/i_rgmii_txclk/CLK
                         clock pessimism             -0.498    14.083    
                         clock uncertainty           -0.191    13.892    
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Setup_OPTFF_HDIOLOGIC_M_CLK_D[0])
                                                     -0.208    13.684    i_gmii2rgmii/i_rgmii_txclk
  -------------------------------------------------------------------
                         required time                         13.684    
                         arrival time                          -9.409    
  -------------------------------------------------------------------
                         slack                                  4.275    

Slack (MET) :             4.376ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxClk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_txclk/D[4]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.136ns  (logic 0.076ns (1.480%)  route 5.060ns (98.520%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Destination Clock:    2.000ns
  Clock Path Skew:        1.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.581ns = ( 14.581 - 8.000 ) 
    Source Clock Delay      (SCD):    4.158ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.701ns (routing 0.829ns, distribution 0.872ns)
  Clock Net Delay (Destination): 1.656ns (routing 0.951ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.701     4.158    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y143         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxClk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y143         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.234 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxClk_reg[1]/Q
                         net (fo=1, routed)           5.060     9.294    i_gmii2rgmii/D2
    HDIOLOGIC_M_X0Y29    OSERDESE3                                    r  i_gmii2rgmii/i_rgmii_txclk/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      2.630    12.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.901    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.925 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           1.656    14.581    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3                                    r  i_gmii2rgmii/i_rgmii_txclk/CLK
                         clock pessimism             -0.498    14.083    
                         clock uncertainty           -0.191    13.892    
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Setup_OPTFF_HDIOLOGIC_M_CLK_D[4])
                                                     -0.222    13.670    i_gmii2rgmii/i_rgmii_txclk
  -------------------------------------------------------------------
                         required time                         13.670    
                         arrival time                          -9.294    
  -------------------------------------------------------------------
                         slack                                  4.376    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxClk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_txclk/D[4]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.634ns  (logic 0.038ns (1.443%)  route 2.596ns (98.557%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Destination Clock:    2.000ns
  Clock Path Skew:        2.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.520ns
    Source Clock Delay      (SCD):    2.588ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.935ns (routing 0.452ns, distribution 0.483ns)
  Clock Net Delay (Destination): 1.194ns (routing 0.636ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         0.935     2.588    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y143         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxClk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y143         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.626 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxClk_reg[1]/Q
                         net (fo=1, routed)           2.596     5.222    i_gmii2rgmii/D2
    HDIOLOGIC_M_X0Y29    OSERDESE3                                    r  i_gmii2rgmii/i_rgmii_txclk/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      1.705     3.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     3.307    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     3.326 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           1.194     4.520    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3                                    r  i_gmii2rgmii/i_rgmii_txclk/CLK
                         clock pessimism              0.352     4.872    
                         clock uncertainty            0.191     5.063    
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Hold_OPTFF_HDIOLOGIC_M_CLK_D[4])
                                                     -0.038     5.025    i_gmii2rgmii/i_rgmii_txclk
  -------------------------------------------------------------------
                         required time                         -5.025    
                         arrival time                           5.222    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxClk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_txclk/D[0]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 0.040ns (1.481%)  route 2.660ns (98.519%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Destination Clock:    2.000ns
  Clock Path Skew:        2.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.520ns
    Source Clock Delay      (SCD):    2.589ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.936ns (routing 0.452ns, distribution 0.484ns)
  Clock Net Delay (Destination): 1.194ns (routing 0.636ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         0.936     2.589    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y142         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxClk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y142         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     2.629 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxClk_reg[0]/Q
                         net (fo=1, routed)           2.660     5.289    i_gmii2rgmii/D1
    HDIOLOGIC_M_X0Y29    OSERDESE3                                    r  i_gmii2rgmii/i_rgmii_txclk/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      1.705     3.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     3.307    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     3.326 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           1.194     4.520    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3                                    r  i_gmii2rgmii/i_rgmii_txclk/CLK
                         clock pessimism              0.352     4.872    
                         clock uncertainty            0.191     5.063    
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Hold_OPTFF_HDIOLOGIC_M_CLK_D[0])
                                                     -0.042     5.021    i_gmii2rgmii/i_rgmii_txclk
  -------------------------------------------------------------------
                         required time                         -5.021    
                         arrival time                           5.289    
  -------------------------------------------------------------------
                         slack                                  0.268    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  RGMII_TX_CLK_90

Setup :            0  Failing Endpoints,  Worst Slack        0.554ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.216ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.554ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/rgmii_txd_gen[2].i_rgmii_txd/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_TXD[2]
                            (output port clocked by RGMII_TX_CLK_90  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_TX_CLK_90
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (RGMII_TX_CLK_90 fall@12.000ns - clk_out1_design_1_clk_wiz_0_0 fall@12.000ns)
  Data Path Delay:        2.724ns  (logic 2.721ns (99.890%)  route 0.003ns (0.110%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        4.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.401ns = ( 20.401 - 12.000 ) 
    Source Clock Delay      (SCD):    4.191ns = ( 8.191 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.734ns (routing 0.829ns, distribution 0.905ns)
  Timing Exception:       MultiCycle Path   Setup -start 0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     12.000    12.000 f  
    PS8_X0Y0             PS8                          0.000    12.000 f  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    12.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    12.199 f  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112    14.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    14.184 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    14.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    14.457 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.734    16.191    i_gmii2rgmii/Clk125
    HDIOLOGIC_M_X0Y27    OSERDESE3                                    f  i_gmii2rgmii/rgmii_txd_gen[2].i_rgmii_txd/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_M_X0Y27    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.818    17.009 r  i_gmii2rgmii/rgmii_txd_gen[2].i_rgmii_txd/OQ
                         net (fo=1, routed)           0.003    17.012    ETH1_TXD_OBUF[2]
    J12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.903    18.915 r  ETH1_TXD_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.915    ETH1_TXD[2]
    J12                                                               r  ETH1_TXD[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_TX_CLK_90 fall edge)
                                                     12.000    12.000 r  
    PS8_X0Y0             PS8                          0.000    12.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    12.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    12.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    14.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      2.630    16.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    16.901    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.925 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.656    18.581    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.262    18.843 f  i_gmii2rgmii/i_rgmii_txclk/OQ
                         net (fo=1, routed)           0.002    18.845    ETH1_TXCLK_OBUF
    F12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.556    20.401 f  ETH1_TXCLK_OBUF_inst/O
                         net (fo=0)                   0.000    20.401    ETH1_TXCLK
    F12                                                               f  ETH1_TXCLK (OUT)
                         clock pessimism              0.259    20.660    
                         clock uncertainty           -0.191    20.468    
                         output delay                -1.000    19.468    
  -------------------------------------------------------------------
                         required time                         19.468    
                         arrival time                         -18.915    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.559ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/rgmii_txd_gen[3].i_rgmii_txd/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_TXD[3]
                            (output port clocked by RGMII_TX_CLK_90  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_TX_CLK_90
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (RGMII_TX_CLK_90 fall@12.000ns - clk_out1_design_1_clk_wiz_0_0 fall@12.000ns)
  Data Path Delay:        2.720ns  (logic 2.717ns (99.890%)  route 0.003ns (0.110%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        4.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.401ns = ( 20.401 - 12.000 ) 
    Source Clock Delay      (SCD):    4.189ns = ( 8.189 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.732ns (routing 0.829ns, distribution 0.903ns)
  Timing Exception:       MultiCycle Path   Setup -start 0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     12.000    12.000 f  
    PS8_X0Y0             PS8                          0.000    12.000 f  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    12.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    12.199 f  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112    14.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    14.184 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    14.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    14.457 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.732    16.189    i_gmii2rgmii/Clk125
    HDIOLOGIC_S_X0Y27    OSERDESE3                                    f  i_gmii2rgmii/rgmii_txd_gen[3].i_rgmii_txd/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_S_X0Y27    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_S_CLK_OQ)
                                                      0.819    17.008 r  i_gmii2rgmii/rgmii_txd_gen[3].i_rgmii_txd/OQ
                         net (fo=1, routed)           0.003    17.011    ETH1_TXD_OBUF[3]
    H12                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.898    18.909 r  ETH1_TXD_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.909    ETH1_TXD[3]
    H12                                                               r  ETH1_TXD[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_TX_CLK_90 fall edge)
                                                     12.000    12.000 r  
    PS8_X0Y0             PS8                          0.000    12.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    12.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    12.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    14.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      2.630    16.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    16.901    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.925 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.656    18.581    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.262    18.843 f  i_gmii2rgmii/i_rgmii_txclk/OQ
                         net (fo=1, routed)           0.002    18.845    ETH1_TXCLK_OBUF
    F12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.556    20.401 f  ETH1_TXCLK_OBUF_inst/O
                         net (fo=0)                   0.000    20.401    ETH1_TXCLK
    F12                                                               f  ETH1_TXCLK (OUT)
                         clock pessimism              0.259    20.660    
                         clock uncertainty           -0.191    20.468    
                         output delay                -1.000    19.468    
  -------------------------------------------------------------------
                         required time                         19.468    
                         arrival time                         -18.909    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.569ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/rgmii_txd_gen[1].i_rgmii_txd/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_TXD[1]
                            (output port clocked by RGMII_TX_CLK_90  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_TX_CLK_90
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (RGMII_TX_CLK_90 fall@12.000ns - clk_out1_design_1_clk_wiz_0_0 fall@12.000ns)
  Data Path Delay:        2.728ns  (logic 2.725ns (99.890%)  route 0.003ns (0.110%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        4.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.401ns = ( 20.401 - 12.000 ) 
    Source Clock Delay      (SCD):    4.171ns = ( 8.171 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.714ns (routing 0.829ns, distribution 0.885ns)
  Timing Exception:       MultiCycle Path   Setup -start 0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     12.000    12.000 f  
    PS8_X0Y0             PS8                          0.000    12.000 f  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    12.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    12.199 f  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112    14.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    14.184 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    14.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    14.457 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.714    16.171    i_gmii2rgmii/Clk125
    HDIOLOGIC_S_X0Y26    OSERDESE3                                    f  i_gmii2rgmii/rgmii_txd_gen[1].i_rgmii_txd/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_S_X0Y26    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_S_CLK_OQ)
                                                      0.819    16.990 r  i_gmii2rgmii/rgmii_txd_gen[1].i_rgmii_txd/OQ
                         net (fo=1, routed)           0.003    16.993    ETH1_TXD_OBUF[1]
    G10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.906    18.899 r  ETH1_TXD_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.899    ETH1_TXD[1]
    G10                                                               r  ETH1_TXD[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_TX_CLK_90 fall edge)
                                                     12.000    12.000 r  
    PS8_X0Y0             PS8                          0.000    12.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    12.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    12.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    14.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      2.630    16.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    16.901    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.925 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.656    18.581    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.262    18.843 f  i_gmii2rgmii/i_rgmii_txclk/OQ
                         net (fo=1, routed)           0.002    18.845    ETH1_TXCLK_OBUF
    F12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.556    20.401 f  ETH1_TXCLK_OBUF_inst/O
                         net (fo=0)                   0.000    20.401    ETH1_TXCLK
    F12                                                               f  ETH1_TXCLK (OUT)
                         clock pessimism              0.259    20.660    
                         clock uncertainty           -0.191    20.468    
                         output delay                -1.000    19.468    
  -------------------------------------------------------------------
                         required time                         19.468    
                         arrival time                         -18.899    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/rgmii_txd_gen[0].i_rgmii_txd/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_TXD[0]
                            (output port clocked by RGMII_TX_CLK_90  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_TX_CLK_90
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (RGMII_TX_CLK_90 fall@12.000ns - clk_out1_design_1_clk_wiz_0_0 fall@12.000ns)
  Data Path Delay:        2.723ns  (logic 2.720ns (99.890%)  route 0.003ns (0.110%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        4.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.401ns = ( 20.401 - 12.000 ) 
    Source Clock Delay      (SCD):    4.172ns = ( 8.172 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.715ns (routing 0.829ns, distribution 0.886ns)
  Timing Exception:       MultiCycle Path   Setup -start 0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     12.000    12.000 f  
    PS8_X0Y0             PS8                          0.000    12.000 f  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    12.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    12.199 f  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112    14.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    14.184 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    14.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    14.457 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.715    16.172    i_gmii2rgmii/Clk125
    HDIOLOGIC_M_X0Y26    OSERDESE3                                    f  i_gmii2rgmii/rgmii_txd_gen[0].i_rgmii_txd/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_M_X0Y26    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.818    16.990 r  i_gmii2rgmii/rgmii_txd_gen[0].i_rgmii_txd/OQ
                         net (fo=1, routed)           0.003    16.993    ETH1_TXD_OBUF[0]
    H11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.902    18.895 r  ETH1_TXD_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.895    ETH1_TXD[0]
    H11                                                               r  ETH1_TXD[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_TX_CLK_90 fall edge)
                                                     12.000    12.000 r  
    PS8_X0Y0             PS8                          0.000    12.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    12.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    12.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    14.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      2.630    16.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    16.901    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.925 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.656    18.581    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.262    18.843 f  i_gmii2rgmii/i_rgmii_txclk/OQ
                         net (fo=1, routed)           0.002    18.845    ETH1_TXCLK_OBUF
    F12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.556    20.401 f  ETH1_TXCLK_OBUF_inst/O
                         net (fo=0)                   0.000    20.401    ETH1_TXCLK
    F12                                                               f  ETH1_TXCLK (OUT)
                         clock pessimism              0.259    20.660    
                         clock uncertainty           -0.191    20.468    
                         output delay                -1.000    19.468    
  -------------------------------------------------------------------
                         required time                         19.468    
                         arrival time                         -18.895    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.584ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_txctl/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_TXCTL
                            (output port clocked by RGMII_TX_CLK_90  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_TX_CLK_90
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (RGMII_TX_CLK_90 fall@12.000ns - clk_out1_design_1_clk_wiz_0_0 fall@12.000ns)
  Data Path Delay:        2.729ns  (logic 2.726ns (99.890%)  route 0.003ns (0.110%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        4.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.401ns = ( 20.401 - 12.000 ) 
    Source Clock Delay      (SCD):    4.155ns = ( 8.155 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.698ns (routing 0.829ns, distribution 0.869ns)
  Timing Exception:       MultiCycle Path   Setup -start 0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     12.000    12.000 f  
    PS8_X0Y0             PS8                          0.000    12.000 f  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    12.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    12.199 f  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112    14.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    14.184 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    14.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    14.457 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.698    16.155    i_gmii2rgmii/Clk125
    HDIOLOGIC_S_X0Y29    OSERDESE3                                    f  i_gmii2rgmii/i_rgmii_txctl/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_S_X0Y29    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_S_CLK_OQ)
                                                      0.819    16.974 r  i_gmii2rgmii/i_rgmii_txctl/OQ
                         net (fo=1, routed)           0.003    16.977    ETH1_TXCTL_OBUF
    F11                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.907    18.884 r  ETH1_TXCTL_OBUF_inst/O
                         net (fo=0)                   0.000    18.884    ETH1_TXCTL
    F11                                                               r  ETH1_TXCTL (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_TX_CLK_90 fall edge)
                                                     12.000    12.000 r  
    PS8_X0Y0             PS8                          0.000    12.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    12.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    12.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    14.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      2.630    16.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    16.901    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.925 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.656    18.581    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.262    18.843 f  i_gmii2rgmii/i_rgmii_txclk/OQ
                         net (fo=1, routed)           0.002    18.845    ETH1_TXCLK_OBUF
    F12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.556    20.401 f  ETH1_TXCLK_OBUF_inst/O
                         net (fo=0)                   0.000    20.401    ETH1_TXCLK
    F12                                                               f  ETH1_TXCLK (OUT)
                         clock pessimism              0.259    20.660    
                         clock uncertainty           -0.191    20.468    
                         output delay                -1.000    19.468    
  -------------------------------------------------------------------
                         required time                         19.468    
                         arrival time                         -18.884    
  -------------------------------------------------------------------
                         slack                                  0.584    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_txctl/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_TXCTL
                            (output port clocked by RGMII_TX_CLK_90  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_TX_CLK_90
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (RGMII_TX_CLK_90 fall@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@8.000ns)
  Data Path Delay:        1.811ns  (logic 1.809ns (99.890%)  route 0.002ns (0.110%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        4.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.081ns = ( 13.081 - 4.000 ) 
    Source Clock Delay      (SCD):    4.418ns = ( 12.418 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.497ns (routing 0.755ns, distribution 0.742ns)
  Timing Exception:       MultiCycle Path   Hold  -start 0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.497    12.418    i_gmii2rgmii/Clk125
    HDIOLOGIC_S_X0Y29    OSERDESE3                                    r  i_gmii2rgmii/i_rgmii_txctl/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_S_X0Y29    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_S_CLK_OQ)
                                                      0.253    12.671 r  i_gmii2rgmii/i_rgmii_txctl/OQ
                         net (fo=1, routed)           0.002    12.673    ETH1_TXCTL_OBUF
    F11                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.556    14.229 r  ETH1_TXCTL_OBUF_inst/O
                         net (fo=0)                   0.000    14.229    ETH1_TXCTL
    F11                                                               r  ETH1_TXCTL (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_TX_CLK_90 fall edge)
                                                      4.000     4.000 f  
    PS8_X0Y0             PS8                          0.000     4.000 f  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     4.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     4.199 f  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     6.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      1.873     8.184 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     8.434    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.462 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.891    10.353    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.818    11.171 f  i_gmii2rgmii/i_rgmii_txclk/OQ
                         net (fo=1, routed)           0.003    11.174    ETH1_TXCLK_OBUF
    F12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.907    13.081 f  ETH1_TXCLK_OBUF_inst/O
                         net (fo=0)                   0.000    13.081    ETH1_TXCLK
    F12                                                               f  ETH1_TXCLK (OUT)
                         clock pessimism             -0.259    12.822    
                         clock uncertainty            0.191    13.013    
                         output delay                 1.000    14.013    
  -------------------------------------------------------------------
                         required time                        -14.013    
                         arrival time                          14.229    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/rgmii_txd_gen[3].i_rgmii_txd/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_TXD[3]
                            (output port clocked by RGMII_TX_CLK_90  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_TX_CLK_90
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (RGMII_TX_CLK_90 fall@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@8.000ns)
  Data Path Delay:        1.802ns  (logic 1.800ns (99.889%)  route 0.002ns (0.111%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        4.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.081ns = ( 13.081 - 4.000 ) 
    Source Clock Delay      (SCD):    4.439ns = ( 12.439 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.518ns (routing 0.755ns, distribution 0.763ns)
  Timing Exception:       MultiCycle Path   Hold  -start 0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.518    12.439    i_gmii2rgmii/Clk125
    HDIOLOGIC_S_X0Y27    OSERDESE3                                    r  i_gmii2rgmii/rgmii_txd_gen[3].i_rgmii_txd/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_S_X0Y27    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_S_CLK_OQ)
                                                      0.253    12.692 r  i_gmii2rgmii/rgmii_txd_gen[3].i_rgmii_txd/OQ
                         net (fo=1, routed)           0.002    12.694    ETH1_TXD_OBUF[3]
    H12                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.547    14.241 r  ETH1_TXD_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.241    ETH1_TXD[3]
    H12                                                               r  ETH1_TXD[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_TX_CLK_90 fall edge)
                                                      4.000     4.000 f  
    PS8_X0Y0             PS8                          0.000     4.000 f  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     4.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     4.199 f  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     6.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      1.873     8.184 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     8.434    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.462 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.891    10.353    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.818    11.171 f  i_gmii2rgmii/i_rgmii_txclk/OQ
                         net (fo=1, routed)           0.003    11.174    ETH1_TXCLK_OBUF
    F12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.907    13.081 f  ETH1_TXCLK_OBUF_inst/O
                         net (fo=0)                   0.000    13.081    ETH1_TXCLK
    F12                                                               f  ETH1_TXCLK (OUT)
                         clock pessimism             -0.259    12.822    
                         clock uncertainty            0.191    13.013    
                         output delay                 1.000    14.013    
  -------------------------------------------------------------------
                         required time                        -14.013    
                         arrival time                          14.241    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/rgmii_txd_gen[1].i_rgmii_txd/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_TXD[1]
                            (output port clocked by RGMII_TX_CLK_90  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_TX_CLK_90
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (RGMII_TX_CLK_90 fall@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@8.000ns)
  Data Path Delay:        1.810ns  (logic 1.808ns (99.890%)  route 0.002ns (0.111%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        4.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.081ns = ( 13.081 - 4.000 ) 
    Source Clock Delay      (SCD):    4.433ns = ( 12.433 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.512ns (routing 0.755ns, distribution 0.757ns)
  Timing Exception:       MultiCycle Path   Hold  -start 0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.512    12.433    i_gmii2rgmii/Clk125
    HDIOLOGIC_S_X0Y26    OSERDESE3                                    r  i_gmii2rgmii/rgmii_txd_gen[1].i_rgmii_txd/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_S_X0Y26    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_S_CLK_OQ)
                                                      0.253    12.686 r  i_gmii2rgmii/rgmii_txd_gen[1].i_rgmii_txd/OQ
                         net (fo=1, routed)           0.002    12.688    ETH1_TXD_OBUF[1]
    G10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.555    14.243 r  ETH1_TXD_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.243    ETH1_TXD[1]
    G10                                                               r  ETH1_TXD[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_TX_CLK_90 fall edge)
                                                      4.000     4.000 f  
    PS8_X0Y0             PS8                          0.000     4.000 f  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     4.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     4.199 f  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     6.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      1.873     8.184 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     8.434    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.462 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.891    10.353    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.818    11.171 f  i_gmii2rgmii/i_rgmii_txclk/OQ
                         net (fo=1, routed)           0.003    11.174    ETH1_TXCLK_OBUF
    F12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.907    13.081 f  ETH1_TXCLK_OBUF_inst/O
                         net (fo=0)                   0.000    13.081    ETH1_TXCLK
    F12                                                               f  ETH1_TXCLK (OUT)
                         clock pessimism             -0.259    12.822    
                         clock uncertainty            0.191    13.013    
                         output delay                 1.000    14.013    
  -------------------------------------------------------------------
                         required time                        -14.013    
                         arrival time                          14.243    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/rgmii_txd_gen[0].i_rgmii_txd/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_TXD[0]
                            (output port clocked by RGMII_TX_CLK_90  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_TX_CLK_90
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (RGMII_TX_CLK_90 fall@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@8.000ns)
  Data Path Delay:        1.815ns  (logic 1.813ns (99.890%)  route 0.002ns (0.110%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        4.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.081ns = ( 13.081 - 4.000 ) 
    Source Clock Delay      (SCD):    4.434ns = ( 12.434 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.513ns (routing 0.755ns, distribution 0.758ns)
  Timing Exception:       MultiCycle Path   Hold  -start 0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.513    12.434    i_gmii2rgmii/Clk125
    HDIOLOGIC_M_X0Y26    OSERDESE3                                    r  i_gmii2rgmii/rgmii_txd_gen[0].i_rgmii_txd/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_M_X0Y26    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.262    12.696 r  i_gmii2rgmii/rgmii_txd_gen[0].i_rgmii_txd/OQ
                         net (fo=1, routed)           0.002    12.698    ETH1_TXD_OBUF[0]
    H11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.551    14.249 r  ETH1_TXD_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.249    ETH1_TXD[0]
    H11                                                               r  ETH1_TXD[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_TX_CLK_90 fall edge)
                                                      4.000     4.000 f  
    PS8_X0Y0             PS8                          0.000     4.000 f  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     4.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     4.199 f  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     6.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      1.873     8.184 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     8.434    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.462 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.891    10.353    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.818    11.171 f  i_gmii2rgmii/i_rgmii_txclk/OQ
                         net (fo=1, routed)           0.003    11.174    ETH1_TXCLK_OBUF
    F12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.907    13.081 f  ETH1_TXCLK_OBUF_inst/O
                         net (fo=0)                   0.000    13.081    ETH1_TXCLK
    F12                                                               f  ETH1_TXCLK (OUT)
                         clock pessimism             -0.259    12.822    
                         clock uncertainty            0.191    13.013    
                         output delay                 1.000    14.013    
  -------------------------------------------------------------------
                         required time                        -14.013    
                         arrival time                          14.249    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/rgmii_txd_gen[2].i_rgmii_txd/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_TXD[2]
                            (output port clocked by RGMII_TX_CLK_90  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_TX_CLK_90
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (RGMII_TX_CLK_90 fall@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@8.000ns)
  Data Path Delay:        1.816ns  (logic 1.814ns (99.890%)  route 0.002ns (0.110%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        4.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.081ns = ( 13.081 - 4.000 ) 
    Source Clock Delay      (SCD):    4.441ns = ( 12.441 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.520ns (routing 0.755ns, distribution 0.765ns)
  Timing Exception:       MultiCycle Path   Hold  -start 0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.520    12.441    i_gmii2rgmii/Clk125
    HDIOLOGIC_M_X0Y27    OSERDESE3                                    r  i_gmii2rgmii/rgmii_txd_gen[2].i_rgmii_txd/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_M_X0Y27    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.262    12.703 r  i_gmii2rgmii/rgmii_txd_gen[2].i_rgmii_txd/OQ
                         net (fo=1, routed)           0.002    12.705    ETH1_TXD_OBUF[2]
    J12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.552    14.257 r  ETH1_TXD_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.257    ETH1_TXD[2]
    J12                                                               r  ETH1_TXD[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_TX_CLK_90 fall edge)
                                                      4.000     4.000 f  
    PS8_X0Y0             PS8                          0.000     4.000 f  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     4.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     4.199 f  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     6.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      1.873     8.184 f  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     8.434    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.462 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.891    10.353    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.818    11.171 f  i_gmii2rgmii/i_rgmii_txclk/OQ
                         net (fo=1, routed)           0.003    11.174    ETH1_TXCLK_OBUF
    F12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.907    13.081 f  ETH1_TXCLK_OBUF_inst/O
                         net (fo=0)                   0.000    13.081    ETH1_TXCLK
    F12                                                               f  ETH1_TXCLK (OUT)
                         clock pessimism             -0.259    12.822    
                         clock uncertainty            0.191    13.013    
                         output delay                 1.000    14.013    
  -------------------------------------------------------------------
                         required time                        -14.013    
                         arrival time                          14.257    
  -------------------------------------------------------------------
                         slack                                  0.244    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out3_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.868ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.335ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.868ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_mux1/CE1
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@32.000ns)
  Data Path Delay:        2.088ns  (logic 0.221ns (10.584%)  route 1.867ns (89.416%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.794ns = ( 43.794 - 40.000 ) 
    Source Clock Delay      (SCD):    4.136ns = ( 36.136 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.679ns (routing 0.829ns, distribution 0.850ns)
  Clock Net Delay (Destination): 0.872ns (routing 0.001ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    PS8_X0Y0             PS8                          0.000    32.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    32.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    32.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112    34.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    34.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    34.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    34.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.679    36.136    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y154         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y154         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    36.214 f  i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[0]/Q
                         net (fo=41, routed)          0.361    36.575    i_gmii2rgmii/i_rgmii_gmii/BitRate[0]
    SLICE_X8Y142         LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.143    36.718 r  i_gmii2rgmii/i_rgmii_gmii/Speed100En_INST_0/O
                         net (fo=2, routed)           1.506    38.224    i_gmii2rgmii/Speed100En
    BUFGCTRL_X0Y13       BUFGCTRL                                     r  i_gmii2rgmii/i_rgmii_mux1/CE1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    42.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.898    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.922 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1, routed)           0.872    43.794    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL                                     r  i_gmii2rgmii/i_rgmii_mux1/I1
                         clock pessimism             -0.498    43.296    
                         clock uncertainty           -0.209    43.087    
    BUFGCTRL_X0Y13       BUFGCTRL (Setup_BUFGCTRL_I1_CE1)
                                                      0.005    43.092    i_gmii2rgmii/i_rgmii_mux1
  -------------------------------------------------------------------
                         required time                         43.092    
                         arrival time                         -38.224    
  -------------------------------------------------------------------
                         slack                                  4.868    

Slack (MET) :             5.054ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@32.000ns)
  Data Path Delay:        3.477ns  (logic 0.077ns (2.215%)  route 3.400ns (97.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.373ns = ( 45.373 - 40.000 ) 
    Source Clock Delay      (SCD):    4.160ns = ( 36.160 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.703ns (routing 0.829ns, distribution 0.874ns)
  Clock Net Delay (Destination): 1.348ns (routing 0.639ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    PS8_X0Y0             PS8                          0.000    32.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    32.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    32.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112    34.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    34.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    34.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    34.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.703    36.160    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y142         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y142         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    36.237 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[1]/Q
                         net (fo=1, routed)           3.400    39.637    i_gmii2rgmii/Gmii_RxD[1]
    SLICE_X2Y166         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    42.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.898    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.922 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.872    43.794    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    43.874 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    43.946    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.025 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.348    45.373    i_gmii2rgmii/GMII_tx_clk
    SLICE_X2Y166         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
                         clock pessimism             -0.498    44.875    
                         clock uncertainty           -0.209    44.666    
    SLICE_X2Y166         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025    44.691    i_gmii2rgmii/Gmii_RxD_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         44.691    
                         arrival time                         -39.637    
  -------------------------------------------------------------------
                         slack                                  5.054    

Slack (MET) :             5.085ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_mux0/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@32.000ns)
  Data Path Delay:        2.023ns  (logic 0.221ns (10.924%)  route 1.802ns (89.076%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.946ns = ( 43.946 - 40.000 ) 
    Source Clock Delay      (SCD):    4.136ns = ( 36.136 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.679ns (routing 0.829ns, distribution 0.850ns)
  Clock Net Delay (Destination): 0.072ns (routing 0.004ns, distribution 0.068ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    PS8_X0Y0             PS8                          0.000    32.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    32.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    32.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112    34.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    34.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    34.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    34.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.679    36.136    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y154         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y154         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    36.214 f  i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[0]/Q
                         net (fo=41, routed)          0.368    36.582    i_gmii2rgmii/i_rgmii_gmii/BitRate[0]
    SLICE_X8Y143         LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.143    36.725 f  i_gmii2rgmii/i_rgmii_gmii/Speed1000En_INST_0/O
                         net (fo=3, routed)           1.434    38.159    i_gmii2rgmii/Speed1000En
    BUFGCTRL_X0Y12       BUFGCTRL                                     r  i_gmii2rgmii/i_rgmii_mux0/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    42.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.898    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.922 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.872    43.794    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    43.874 r  i_gmii2rgmii/i_rgmii_mux1/O
    X1Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.072    43.946    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL                                     r  i_gmii2rgmii/i_rgmii_mux0/I0
                         clock pessimism             -0.498    43.448    
                         clock uncertainty           -0.209    43.239    
    BUFGCTRL_X0Y12       BUFGCTRL (Setup_BUFGCTRL_I0_CE0)
                                                      0.005    43.244    i_gmii2rgmii/i_rgmii_mux0
  -------------------------------------------------------------------
                         required time                         43.244    
                         arrival time                         -38.159    
  -------------------------------------------------------------------
                         slack                                  5.085    

Slack (MET) :             5.395ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxDv_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxDv_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@32.000ns)
  Data Path Delay:        3.145ns  (logic 0.080ns (2.544%)  route 3.065ns (97.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.368ns = ( 45.368 - 40.000 ) 
    Source Clock Delay      (SCD):    4.146ns = ( 36.146 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.689ns (routing 0.829ns, distribution 0.860ns)
  Clock Net Delay (Destination): 1.343ns (routing 0.639ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    PS8_X0Y0             PS8                          0.000    32.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    32.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    32.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112    34.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    34.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    34.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    34.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.689    36.146    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y144         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxDv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080    36.226 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxDv_reg/Q
                         net (fo=1, routed)           3.065    39.291    i_gmii2rgmii/Gmii_RxDv
    SLICE_X7Y163         FDRE                                         r  i_gmii2rgmii/Gmii_RxDv_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    42.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.898    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.922 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.872    43.794    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    43.874 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    43.946    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.025 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.343    45.368    i_gmii2rgmii/GMII_tx_clk
    SLICE_X7Y163         FDRE                                         r  i_gmii2rgmii/Gmii_RxDv_sync_reg/C
                         clock pessimism             -0.498    44.870    
                         clock uncertainty           -0.209    44.661    
    SLICE_X7Y163         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    44.686    i_gmii2rgmii/Gmii_RxDv_sync_reg
  -------------------------------------------------------------------
                         required time                         44.686    
                         arrival time                         -39.291    
  -------------------------------------------------------------------
                         slack                                  5.395    

Slack (MET) :             5.434ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@32.000ns)
  Data Path Delay:        3.111ns  (logic 0.078ns (2.507%)  route 3.033ns (97.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.373ns = ( 45.373 - 40.000 ) 
    Source Clock Delay      (SCD):    4.146ns = ( 36.146 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.689ns (routing 0.829ns, distribution 0.860ns)
  Clock Net Delay (Destination): 1.348ns (routing 0.639ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    PS8_X0Y0             PS8                          0.000    32.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    32.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    32.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112    34.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    34.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    34.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    34.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.689    36.146    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y144         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    36.224 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[0]/Q
                         net (fo=1, routed)           3.033    39.257    i_gmii2rgmii/Gmii_RxD[0]
    SLICE_X2Y166         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    42.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.898    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.922 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.872    43.794    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    43.874 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    43.946    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.025 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.348    45.373    i_gmii2rgmii/GMII_tx_clk
    SLICE_X2Y166         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
                         clock pessimism             -0.498    44.875    
                         clock uncertainty           -0.209    44.666    
    SLICE_X2Y166         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    44.691    i_gmii2rgmii/Gmii_RxD_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         44.691    
                         arrival time                         -39.257    
  -------------------------------------------------------------------
                         slack                                  5.434    

Slack (MET) :             5.541ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@32.000ns)
  Data Path Delay:        2.987ns  (logic 0.080ns (2.678%)  route 2.907ns (97.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns = ( 45.370 - 40.000 ) 
    Source Clock Delay      (SCD):    4.160ns = ( 36.160 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.703ns (routing 0.829ns, distribution 0.874ns)
  Clock Net Delay (Destination): 1.345ns (routing 0.639ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    PS8_X0Y0             PS8                          0.000    32.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    32.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    32.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112    34.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    34.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    34.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    34.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.703    36.160    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y142         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y142         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080    36.240 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[5]/Q
                         net (fo=1, routed)           2.907    39.147    i_gmii2rgmii/Gmii_RxD[5]
    SLICE_X6Y167         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    42.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.898    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.922 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.872    43.794    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    43.874 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    43.946    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.025 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.345    45.370    i_gmii2rgmii/GMII_tx_clk
    SLICE_X6Y167         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
                         clock pessimism             -0.498    44.872    
                         clock uncertainty           -0.209    44.663    
    SLICE_X6Y167         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025    44.688    i_gmii2rgmii/Gmii_RxD_sync_reg[5]
  -------------------------------------------------------------------
                         required time                         44.688    
                         arrival time                         -39.147    
  -------------------------------------------------------------------
                         slack                                  5.541    

Slack (MET) :             5.635ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@32.000ns)
  Data Path Delay:        2.907ns  (logic 0.078ns (2.683%)  route 2.829ns (97.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns = ( 45.370 - 40.000 ) 
    Source Clock Delay      (SCD):    4.146ns = ( 36.146 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.689ns (routing 0.829ns, distribution 0.860ns)
  Clock Net Delay (Destination): 1.345ns (routing 0.639ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    PS8_X0Y0             PS8                          0.000    32.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    32.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    32.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112    34.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    34.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    34.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    34.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.689    36.146    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y144         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078    36.224 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[2]/Q
                         net (fo=1, routed)           2.829    39.053    i_gmii2rgmii/Gmii_RxD[2]
    SLICE_X6Y167         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    42.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.898    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.922 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.872    43.794    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    43.874 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    43.946    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.025 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.345    45.370    i_gmii2rgmii/GMII_tx_clk
    SLICE_X6Y167         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
                         clock pessimism             -0.498    44.872    
                         clock uncertainty           -0.209    44.663    
    SLICE_X6Y167         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    44.688    i_gmii2rgmii/Gmii_RxD_sync_reg[2]
  -------------------------------------------------------------------
                         required time                         44.688    
                         arrival time                         -39.053    
  -------------------------------------------------------------------
                         slack                                  5.635    

Slack (MET) :             5.643ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@32.000ns)
  Data Path Delay:        2.888ns  (logic 0.077ns (2.666%)  route 2.811ns (97.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.373ns = ( 45.373 - 40.000 ) 
    Source Clock Delay      (SCD):    4.160ns = ( 36.160 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.703ns (routing 0.829ns, distribution 0.874ns)
  Clock Net Delay (Destination): 1.348ns (routing 0.639ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    PS8_X0Y0             PS8                          0.000    32.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    32.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    32.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112    34.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    34.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    34.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    34.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.703    36.160    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y142         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y142         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077    36.237 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[3]/Q
                         net (fo=1, routed)           2.811    39.048    i_gmii2rgmii/Gmii_RxD[3]
    SLICE_X2Y166         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    42.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.898    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.922 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.872    43.794    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    43.874 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    43.946    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.025 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.348    45.373    i_gmii2rgmii/GMII_tx_clk
    SLICE_X2Y166         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
                         clock pessimism             -0.498    44.875    
                         clock uncertainty           -0.209    44.666    
    SLICE_X2Y166         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025    44.691    i_gmii2rgmii/Gmii_RxD_sync_reg[3]
  -------------------------------------------------------------------
                         required time                         44.691    
                         arrival time                         -39.048    
  -------------------------------------------------------------------
                         slack                                  5.643    

Slack (MET) :             5.658ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxEr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxEr_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@32.000ns)
  Data Path Delay:        2.890ns  (logic 0.078ns (2.699%)  route 2.812ns (97.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.732ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns = ( 45.370 - 40.000 ) 
    Source Clock Delay      (SCD):    4.140ns = ( 36.140 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.683ns (routing 0.829ns, distribution 0.854ns)
  Clock Net Delay (Destination): 1.345ns (routing 0.639ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    PS8_X0Y0             PS8                          0.000    32.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    32.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    32.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112    34.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    34.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    34.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    34.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.683    36.140    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X7Y143         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxEr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y143         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    36.218 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxEr_reg/Q
                         net (fo=2, routed)           2.812    39.030    i_gmii2rgmii/Gmii_RxEr
    SLICE_X6Y167         FDRE                                         r  i_gmii2rgmii/Gmii_RxEr_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    42.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.898    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.922 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.872    43.794    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    43.874 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    43.946    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.025 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.345    45.370    i_gmii2rgmii/GMII_tx_clk
    SLICE_X6Y167         FDRE                                         r  i_gmii2rgmii/Gmii_RxEr_sync_reg/C
                         clock pessimism             -0.498    44.872    
                         clock uncertainty           -0.209    44.663    
    SLICE_X6Y167         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    44.688    i_gmii2rgmii/Gmii_RxEr_sync_reg
  -------------------------------------------------------------------
                         required time                         44.688    
                         arrival time                         -39.030    
  -------------------------------------------------------------------
                         slack                                  5.658    

Slack (MET) :             5.725ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@32.000ns)
  Data Path Delay:        2.817ns  (logic 0.080ns (2.840%)  route 2.737ns (97.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns = ( 45.370 - 40.000 ) 
    Source Clock Delay      (SCD):    4.146ns = ( 36.146 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.689ns (routing 0.829ns, distribution 0.860ns)
  Clock Net Delay (Destination): 1.345ns (routing 0.639ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    PS8_X0Y0             PS8                          0.000    32.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    32.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    32.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112    34.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    34.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    34.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    34.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.689    36.146    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y144         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080    36.226 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[4]/Q
                         net (fo=1, routed)           2.737    38.963    i_gmii2rgmii/Gmii_RxD[4]
    SLICE_X6Y167         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    42.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.898    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.922 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.872    43.794    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    43.874 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    43.946    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.025 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.345    45.370    i_gmii2rgmii/GMII_tx_clk
    SLICE_X6Y167         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
                         clock pessimism             -0.498    44.872    
                         clock uncertainty           -0.209    44.663    
    SLICE_X6Y167         FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025    44.688    i_gmii2rgmii/Gmii_RxD_sync_reg[4]
  -------------------------------------------------------------------
                         required time                         44.688    
                         arrival time                         -38.963    
  -------------------------------------------------------------------
                         slack                                  5.725    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.039ns (2.774%)  route 1.367ns (97.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.047ns
    Source Clock Delay      (SCD):    2.584ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.931ns (routing 0.452ns, distribution 0.479ns)
  Clock Net Delay (Destination): 0.961ns (routing 0.430ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         0.931     2.584    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y144         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     2.623 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[6]/Q
                         net (fo=1, routed)           1.367     3.990    i_gmii2rgmii/Gmii_RxD[6]
    SLICE_X6Y167         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.584     1.907    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     1.969 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.025    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.086 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.961     3.047    i_gmii2rgmii/GMII_tx_clk
    SLICE_X6Y167         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[6]/C
                         clock pessimism              0.352     3.399    
                         clock uncertainty            0.209     3.608    
    SLICE_X6Y167         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     3.655    i_gmii2rgmii/Gmii_RxD_sync_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.655    
                         arrival time                           3.990    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxEr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxEr_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.431ns  (logic 0.039ns (2.725%)  route 1.392ns (97.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.047ns
    Source Clock Delay      (SCD):    2.581ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.928ns (routing 0.452ns, distribution 0.476ns)
  Clock Net Delay (Destination): 0.961ns (routing 0.430ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         0.928     2.581    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X7Y143         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxEr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y143         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.620 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxEr_reg/Q
                         net (fo=2, routed)           1.392     4.012    i_gmii2rgmii/Gmii_RxEr
    SLICE_X6Y167         FDRE                                         r  i_gmii2rgmii/Gmii_RxEr_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.584     1.907    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     1.969 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.025    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.086 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.961     3.047    i_gmii2rgmii/GMII_tx_clk
    SLICE_X6Y167         FDRE                                         r  i_gmii2rgmii/Gmii_RxEr_sync_reg/C
                         clock pessimism              0.352     3.399    
                         clock uncertainty            0.209     3.608    
    SLICE_X6Y167         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     3.655    i_gmii2rgmii/Gmii_RxEr_sync_reg
  -------------------------------------------------------------------
                         required time                         -3.655    
                         arrival time                           4.012    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.438ns  (logic 0.038ns (2.643%)  route 1.400ns (97.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.047ns
    Source Clock Delay      (SCD):    2.584ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.931ns (routing 0.452ns, distribution 0.479ns)
  Clock Net Delay (Destination): 0.961ns (routing 0.430ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         0.931     2.584    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y144         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     2.622 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[7]/Q
                         net (fo=1, routed)           1.400     4.022    i_gmii2rgmii/Gmii_RxD[7]
    SLICE_X6Y167         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.584     1.907    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     1.969 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.025    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.086 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.961     3.047    i_gmii2rgmii/GMII_tx_clk
    SLICE_X6Y167         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/C
                         clock pessimism              0.352     3.399    
                         clock uncertainty            0.209     3.608    
    SLICE_X6Y167         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     3.654    i_gmii2rgmii/Gmii_RxD_sync_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.654    
                         arrival time                           4.022    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.444ns  (logic 0.041ns (2.839%)  route 1.403ns (97.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.047ns
    Source Clock Delay      (SCD):    2.584ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.931ns (routing 0.452ns, distribution 0.479ns)
  Clock Net Delay (Destination): 0.961ns (routing 0.430ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         0.931     2.584    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y144         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     2.625 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[4]/Q
                         net (fo=1, routed)           1.403     4.028    i_gmii2rgmii/Gmii_RxD[4]
    SLICE_X6Y167         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.584     1.907    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     1.969 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.025    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.086 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.961     3.047    i_gmii2rgmii/GMII_tx_clk
    SLICE_X6Y167         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
                         clock pessimism              0.352     3.399    
                         clock uncertainty            0.209     3.608    
    SLICE_X6Y167         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     3.655    i_gmii2rgmii/Gmii_RxD_sync_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.655    
                         arrival time                           4.028    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.946ns  (logic 0.058ns (2.980%)  route 1.888ns (97.020%))
  Logic Levels:           0  
  Clock Path Skew:        1.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.213ns
    Source Clock Delay      (SCD):    4.418ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.497ns (routing 0.755ns, distribution 0.742ns)
  Clock Net Delay (Destination): 1.525ns (routing 0.704ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892     2.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.497     4.418    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y144         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     4.476 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[2]/Q
                         net (fo=1, routed)           1.888     6.364    i_gmii2rgmii/Gmii_RxD[2]
    SLICE_X6Y167         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.431    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.459 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.960     3.419    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.512 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.596    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.688 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.525     5.213    i_gmii2rgmii/GMII_tx_clk
    SLICE_X6Y167         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
                         clock pessimism              0.498     5.711    
                         clock uncertainty            0.209     5.920    
    SLICE_X6Y167         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     5.980    i_gmii2rgmii/Gmii_RxD_sync_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.980    
                         arrival time                           6.364    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.982ns  (logic 0.059ns (2.977%)  route 1.923ns (97.023%))
  Logic Levels:           0  
  Clock Path Skew:        1.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.214ns
    Source Clock Delay      (SCD):    4.426ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.505ns (routing 0.755ns, distribution 0.750ns)
  Clock Net Delay (Destination): 1.526ns (routing 0.704ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892     2.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.505     4.426    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y142         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y142         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     4.485 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[3]/Q
                         net (fo=1, routed)           1.923     6.408    i_gmii2rgmii/Gmii_RxD[3]
    SLICE_X2Y166         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.431    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.459 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.960     3.419    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.512 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.596    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.688 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.526     5.214    i_gmii2rgmii/GMII_tx_clk
    SLICE_X2Y166         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
                         clock pessimism              0.498     5.712    
                         clock uncertainty            0.209     5.921    
    SLICE_X2Y166         FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.060     5.981    i_gmii2rgmii/Gmii_RxD_sync_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.981    
                         arrival time                           6.408    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.504ns  (logic 0.039ns (2.593%)  route 1.465ns (97.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.047ns
    Source Clock Delay      (SCD):    2.590ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.937ns (routing 0.452ns, distribution 0.485ns)
  Clock Net Delay (Destination): 0.961ns (routing 0.430ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         0.937     2.590    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y142         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y142         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.629 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[5]/Q
                         net (fo=1, routed)           1.465     4.094    i_gmii2rgmii/Gmii_RxD[5]
    SLICE_X6Y167         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.584     1.907    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     1.969 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.025    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.086 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.961     3.047    i_gmii2rgmii/GMII_tx_clk
    SLICE_X6Y167         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
                         clock pessimism              0.352     3.399    
                         clock uncertainty            0.209     3.608    
    SLICE_X6Y167         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     3.654    i_gmii2rgmii/Gmii_RxD_sync_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.654    
                         arrival time                           4.094    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.554ns  (logic 0.039ns (2.510%)  route 1.515ns (97.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.047ns
    Source Clock Delay      (SCD):    2.584ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.931ns (routing 0.452ns, distribution 0.479ns)
  Clock Net Delay (Destination): 0.961ns (routing 0.430ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         0.931     2.584    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y144         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.623 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[0]/Q
                         net (fo=1, routed)           1.515     4.138    i_gmii2rgmii/Gmii_RxD[0]
    SLICE_X2Y166         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.584     1.907    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     1.969 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.025    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.086 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.961     3.047    i_gmii2rgmii/GMII_tx_clk
    SLICE_X2Y166         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
                         clock pessimism              0.352     3.399    
                         clock uncertainty            0.209     3.608    
    SLICE_X2Y166         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     3.654    i_gmii2rgmii/Gmii_RxD_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.654    
                         arrival time                           4.138    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxDv_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxDv_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 0.040ns (2.513%)  route 1.552ns (97.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.043ns
    Source Clock Delay      (SCD):    2.584ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.931ns (routing 0.452ns, distribution 0.479ns)
  Clock Net Delay (Destination): 0.957ns (routing 0.430ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         0.931     2.584    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y144         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxDv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     2.624 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxDv_reg/Q
                         net (fo=1, routed)           1.552     4.176    i_gmii2rgmii/Gmii_RxDv
    SLICE_X7Y163         FDRE                                         r  i_gmii2rgmii/Gmii_RxDv_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.584     1.907    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     1.969 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.025    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.086 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.957     3.043    i_gmii2rgmii/GMII_tx_clk
    SLICE_X7Y163         FDRE                                         r  i_gmii2rgmii/Gmii_RxDv_sync_reg/C
                         clock pessimism              0.352     3.395    
                         clock uncertainty            0.209     3.604    
    SLICE_X7Y163         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     3.650    i_gmii2rgmii/Gmii_RxDv_sync_reg
  -------------------------------------------------------------------
                         required time                         -3.650    
                         arrival time                           4.176    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.730ns  (logic 0.038ns (2.197%)  route 1.692ns (97.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.047ns
    Source Clock Delay      (SCD):    2.590ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.937ns (routing 0.452ns, distribution 0.485ns)
  Clock Net Delay (Destination): 0.961ns (routing 0.430ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         0.937     2.590    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y142         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y142         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.628 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[1]/Q
                         net (fo=1, routed)           1.692     4.320    i_gmii2rgmii/Gmii_RxD[1]
    SLICE_X2Y166         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.584     1.907    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     1.969 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.025    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.086 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.961     3.047    i_gmii2rgmii/GMII_tx_clk
    SLICE_X2Y166         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
                         clock pessimism              0.352     3.399    
                         clock uncertainty            0.209     3.608    
    SLICE_X2Y166         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     3.655    i_gmii2rgmii/Gmii_RxD_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.655    
                         arrival time                           4.320    
  -------------------------------------------------------------------
                         slack                                  0.665    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  Clk2_5

Setup :            0  Failing Endpoints,  Worst Slack        5.226ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.226ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_mux1/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Clk2_5 rise@400.000ns - clk_out1_design_1_clk_wiz_0_0 rise@392.000ns)
  Data Path Delay:        1.995ns  (logic 0.221ns (11.078%)  route 1.774ns (88.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.072ns = ( 404.072 - 400.000 ) 
    Source Clock Delay      (SCD):    4.136ns = ( 396.136 - 392.000 ) 
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.679ns (routing 0.829ns, distribution 0.850ns)
  Clock Net Delay (Destination): 1.034ns (routing 0.009ns, distribution 1.025ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    392.000   392.000 r  
    PS8_X0Y0             PS8                          0.000   392.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171   392.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028   392.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112   394.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127   394.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   394.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   394.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.679   396.136    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y154         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y154         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078   396.214 r  i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[0]/Q
                         net (fo=41, routed)          0.361   396.575    i_gmii2rgmii/i_rgmii_gmii/BitRate[0]
    SLICE_X8Y142         LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.143   396.718 f  i_gmii2rgmii/i_rgmii_gmii/Speed100En_INST_0/O
                         net (fo=2, routed)           1.413   398.131    i_gmii2rgmii/Speed100En
    BUFGCTRL_X0Y13       BUFGCTRL                                     r  i_gmii2rgmii/i_rgmii_mux1/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892   402.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.906    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.038 r  i_gmii2rgmii/i_rgmii_Div4/O
    X1Y0 (CLOCK_ROOT)    net (fo=1, routed)           1.034   404.072    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL                                     r  i_gmii2rgmii/i_rgmii_mux1/I0
                         clock pessimism             -0.498   403.574    
                         clock uncertainty           -0.222   403.352    
    BUFGCTRL_X0Y13       BUFGCTRL (Setup_BUFGCTRL_I0_CE0)
                                                      0.005   403.357    i_gmii2rgmii/i_rgmii_mux1
  -------------------------------------------------------------------
                         required time                        403.357    
                         arrival time                        -398.131    
  -------------------------------------------------------------------
                         slack                                  5.226    

Slack (MET) :             5.318ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Clk2_5 rise@400.000ns - clk_out1_design_1_clk_wiz_0_0 rise@392.000ns)
  Data Path Delay:        3.477ns  (logic 0.077ns (2.215%)  route 3.400ns (97.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.650ns = ( 405.650 - 400.000 ) 
    Source Clock Delay      (SCD):    4.160ns = ( 396.160 - 392.000 ) 
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.703ns (routing 0.829ns, distribution 0.874ns)
  Clock Net Delay (Destination): 1.348ns (routing 0.639ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    392.000   392.000 r  
    PS8_X0Y0             PS8                          0.000   392.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171   392.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028   392.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112   394.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127   394.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   394.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   394.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.703   396.160    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y142         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y142         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077   396.237 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[1]/Q
                         net (fo=1, routed)           3.400   399.637    i_gmii2rgmii/Gmii_RxD[1]
    SLICE_X2Y166         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892   402.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.906    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.038 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.034   404.072    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.151 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.223    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.302 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.348   405.650    i_gmii2rgmii/GMII_tx_clk
    SLICE_X2Y166         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
                         clock pessimism             -0.498   405.152    
                         clock uncertainty           -0.222   404.930    
    SLICE_X2Y166         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025   404.955    i_gmii2rgmii/Gmii_RxD_sync_reg[1]
  -------------------------------------------------------------------
                         required time                        404.955    
                         arrival time                        -399.637    
  -------------------------------------------------------------------
                         slack                                  5.318    

Slack (MET) :             5.349ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_mux0/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Clk2_5 rise@400.000ns - clk_out1_design_1_clk_wiz_0_0 rise@392.000ns)
  Data Path Delay:        2.023ns  (logic 0.221ns (10.924%)  route 1.802ns (89.076%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.223ns = ( 404.223 - 400.000 ) 
    Source Clock Delay      (SCD):    4.136ns = ( 396.136 - 392.000 ) 
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.679ns (routing 0.829ns, distribution 0.850ns)
  Clock Net Delay (Destination): 0.072ns (routing 0.004ns, distribution 0.068ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    392.000   392.000 r  
    PS8_X0Y0             PS8                          0.000   392.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171   392.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028   392.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112   394.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127   394.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   394.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   394.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.679   396.136    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y154         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y154         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078   396.214 f  i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[0]/Q
                         net (fo=41, routed)          0.368   396.582    i_gmii2rgmii/i_rgmii_gmii/BitRate[0]
    SLICE_X8Y143         LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.143   396.725 f  i_gmii2rgmii/i_rgmii_gmii/Speed1000En_INST_0/O
                         net (fo=3, routed)           1.434   398.159    i_gmii2rgmii/Speed1000En
    BUFGCTRL_X0Y12       BUFGCTRL                                     r  i_gmii2rgmii/i_rgmii_mux0/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892   402.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.906    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.038 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.034   404.072    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.151 r  i_gmii2rgmii/i_rgmii_mux1/O
    X1Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.072   404.223    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL                                     r  i_gmii2rgmii/i_rgmii_mux0/I0
                         clock pessimism             -0.498   403.725    
                         clock uncertainty           -0.222   403.503    
    BUFGCTRL_X0Y12       BUFGCTRL (Setup_BUFGCTRL_I0_CE0)
                                                      0.005   403.508    i_gmii2rgmii/i_rgmii_mux0
  -------------------------------------------------------------------
                         required time                        403.508    
                         arrival time                        -398.159    
  -------------------------------------------------------------------
                         slack                                  5.349    

Slack (MET) :             5.659ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxDv_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxDv_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Clk2_5 rise@400.000ns - clk_out1_design_1_clk_wiz_0_0 rise@392.000ns)
  Data Path Delay:        3.145ns  (logic 0.080ns (2.544%)  route 3.065ns (97.456%))
  Logic Levels:           0  
  Clock Path Skew:        1.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.645ns = ( 405.645 - 400.000 ) 
    Source Clock Delay      (SCD):    4.146ns = ( 396.146 - 392.000 ) 
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.689ns (routing 0.829ns, distribution 0.860ns)
  Clock Net Delay (Destination): 1.343ns (routing 0.639ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    392.000   392.000 r  
    PS8_X0Y0             PS8                          0.000   392.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171   392.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028   392.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112   394.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127   394.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   394.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   394.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.689   396.146    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y144         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxDv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080   396.226 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxDv_reg/Q
                         net (fo=1, routed)           3.065   399.291    i_gmii2rgmii/Gmii_RxDv
    SLICE_X7Y163         FDRE                                         r  i_gmii2rgmii/Gmii_RxDv_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892   402.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.906    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.038 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.034   404.072    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.151 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.223    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.302 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.343   405.645    i_gmii2rgmii/GMII_tx_clk
    SLICE_X7Y163         FDRE                                         r  i_gmii2rgmii/Gmii_RxDv_sync_reg/C
                         clock pessimism             -0.498   405.147    
                         clock uncertainty           -0.222   404.925    
    SLICE_X7Y163         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025   404.950    i_gmii2rgmii/Gmii_RxDv_sync_reg
  -------------------------------------------------------------------
                         required time                        404.950    
                         arrival time                        -399.291    
  -------------------------------------------------------------------
                         slack                                  5.659    

Slack (MET) :             5.698ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Clk2_5 rise@400.000ns - clk_out1_design_1_clk_wiz_0_0 rise@392.000ns)
  Data Path Delay:        3.111ns  (logic 0.078ns (2.507%)  route 3.033ns (97.493%))
  Logic Levels:           0  
  Clock Path Skew:        1.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.650ns = ( 405.650 - 400.000 ) 
    Source Clock Delay      (SCD):    4.146ns = ( 396.146 - 392.000 ) 
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.689ns (routing 0.829ns, distribution 0.860ns)
  Clock Net Delay (Destination): 1.348ns (routing 0.639ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    392.000   392.000 r  
    PS8_X0Y0             PS8                          0.000   392.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171   392.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028   392.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112   394.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127   394.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   394.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   394.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.689   396.146    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y144         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078   396.224 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[0]/Q
                         net (fo=1, routed)           3.033   399.257    i_gmii2rgmii/Gmii_RxD[0]
    SLICE_X2Y166         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892   402.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.906    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.038 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.034   404.072    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.151 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.223    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.302 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.348   405.650    i_gmii2rgmii/GMII_tx_clk
    SLICE_X2Y166         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
                         clock pessimism             -0.498   405.152    
                         clock uncertainty           -0.222   404.930    
    SLICE_X2Y166         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025   404.955    i_gmii2rgmii/Gmii_RxD_sync_reg[0]
  -------------------------------------------------------------------
                         required time                        404.955    
                         arrival time                        -399.257    
  -------------------------------------------------------------------
                         slack                                  5.698    

Slack (MET) :             5.805ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Clk2_5 rise@400.000ns - clk_out1_design_1_clk_wiz_0_0 rise@392.000ns)
  Data Path Delay:        2.987ns  (logic 0.080ns (2.678%)  route 2.907ns (97.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.989ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.647ns = ( 405.647 - 400.000 ) 
    Source Clock Delay      (SCD):    4.160ns = ( 396.160 - 392.000 ) 
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.703ns (routing 0.829ns, distribution 0.874ns)
  Clock Net Delay (Destination): 1.345ns (routing 0.639ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    392.000   392.000 r  
    PS8_X0Y0             PS8                          0.000   392.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171   392.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028   392.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112   394.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127   394.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   394.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   394.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.703   396.160    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y142         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y142         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080   396.240 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[5]/Q
                         net (fo=1, routed)           2.907   399.147    i_gmii2rgmii/Gmii_RxD[5]
    SLICE_X6Y167         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892   402.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.906    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.038 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.034   404.072    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.151 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.223    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.302 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.345   405.647    i_gmii2rgmii/GMII_tx_clk
    SLICE_X6Y167         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
                         clock pessimism             -0.498   405.149    
                         clock uncertainty           -0.222   404.927    
    SLICE_X6Y167         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025   404.952    i_gmii2rgmii/Gmii_RxD_sync_reg[5]
  -------------------------------------------------------------------
                         required time                        404.952    
                         arrival time                        -399.147    
  -------------------------------------------------------------------
                         slack                                  5.805    

Slack (MET) :             5.899ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Clk2_5 rise@400.000ns - clk_out1_design_1_clk_wiz_0_0 rise@392.000ns)
  Data Path Delay:        2.907ns  (logic 0.078ns (2.683%)  route 2.829ns (97.317%))
  Logic Levels:           0  
  Clock Path Skew:        1.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.647ns = ( 405.647 - 400.000 ) 
    Source Clock Delay      (SCD):    4.146ns = ( 396.146 - 392.000 ) 
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.689ns (routing 0.829ns, distribution 0.860ns)
  Clock Net Delay (Destination): 1.345ns (routing 0.639ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    392.000   392.000 r  
    PS8_X0Y0             PS8                          0.000   392.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171   392.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028   392.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112   394.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127   394.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   394.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   394.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.689   396.146    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y144         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078   396.224 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[2]/Q
                         net (fo=1, routed)           2.829   399.053    i_gmii2rgmii/Gmii_RxD[2]
    SLICE_X6Y167         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892   402.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.906    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.038 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.034   404.072    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.151 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.223    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.302 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.345   405.647    i_gmii2rgmii/GMII_tx_clk
    SLICE_X6Y167         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
                         clock pessimism             -0.498   405.149    
                         clock uncertainty           -0.222   404.927    
    SLICE_X6Y167         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025   404.952    i_gmii2rgmii/Gmii_RxD_sync_reg[2]
  -------------------------------------------------------------------
                         required time                        404.952    
                         arrival time                        -399.053    
  -------------------------------------------------------------------
                         slack                                  5.899    

Slack (MET) :             5.907ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Clk2_5 rise@400.000ns - clk_out1_design_1_clk_wiz_0_0 rise@392.000ns)
  Data Path Delay:        2.888ns  (logic 0.077ns (2.666%)  route 2.811ns (97.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.650ns = ( 405.650 - 400.000 ) 
    Source Clock Delay      (SCD):    4.160ns = ( 396.160 - 392.000 ) 
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.703ns (routing 0.829ns, distribution 0.874ns)
  Clock Net Delay (Destination): 1.348ns (routing 0.639ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    392.000   392.000 r  
    PS8_X0Y0             PS8                          0.000   392.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171   392.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028   392.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112   394.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127   394.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   394.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   394.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.703   396.160    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y142         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y142         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077   396.237 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[3]/Q
                         net (fo=1, routed)           2.811   399.048    i_gmii2rgmii/Gmii_RxD[3]
    SLICE_X2Y166         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892   402.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.906    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.038 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.034   404.072    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.151 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.223    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.302 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.348   405.650    i_gmii2rgmii/GMII_tx_clk
    SLICE_X2Y166         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
                         clock pessimism             -0.498   405.152    
                         clock uncertainty           -0.222   404.930    
    SLICE_X2Y166         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025   404.955    i_gmii2rgmii/Gmii_RxD_sync_reg[3]
  -------------------------------------------------------------------
                         required time                        404.955    
                         arrival time                        -399.048    
  -------------------------------------------------------------------
                         slack                                  5.907    

Slack (MET) :             5.922ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxEr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxEr_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Clk2_5 rise@400.000ns - clk_out1_design_1_clk_wiz_0_0 rise@392.000ns)
  Data Path Delay:        2.890ns  (logic 0.078ns (2.699%)  route 2.812ns (97.301%))
  Logic Levels:           0  
  Clock Path Skew:        1.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.647ns = ( 405.647 - 400.000 ) 
    Source Clock Delay      (SCD):    4.140ns = ( 396.140 - 392.000 ) 
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.683ns (routing 0.829ns, distribution 0.854ns)
  Clock Net Delay (Destination): 1.345ns (routing 0.639ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    392.000   392.000 r  
    PS8_X0Y0             PS8                          0.000   392.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171   392.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028   392.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112   394.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127   394.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   394.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   394.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.683   396.140    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X7Y143         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxEr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y143         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078   396.218 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxEr_reg/Q
                         net (fo=2, routed)           2.812   399.030    i_gmii2rgmii/Gmii_RxEr
    SLICE_X6Y167         FDRE                                         r  i_gmii2rgmii/Gmii_RxEr_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892   402.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.906    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.038 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.034   404.072    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.151 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.223    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.302 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.345   405.647    i_gmii2rgmii/GMII_tx_clk
    SLICE_X6Y167         FDRE                                         r  i_gmii2rgmii/Gmii_RxEr_sync_reg/C
                         clock pessimism             -0.498   405.149    
                         clock uncertainty           -0.222   404.927    
    SLICE_X6Y167         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025   404.952    i_gmii2rgmii/Gmii_RxEr_sync_reg
  -------------------------------------------------------------------
                         required time                        404.952    
                         arrival time                        -399.030    
  -------------------------------------------------------------------
                         slack                                  5.922    

Slack (MET) :             5.989ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Clk2_5 rise@400.000ns - clk_out1_design_1_clk_wiz_0_0 rise@392.000ns)
  Data Path Delay:        2.817ns  (logic 0.080ns (2.840%)  route 2.737ns (97.160%))
  Logic Levels:           0  
  Clock Path Skew:        1.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.647ns = ( 405.647 - 400.000 ) 
    Source Clock Delay      (SCD):    4.146ns = ( 396.146 - 392.000 ) 
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.689ns (routing 0.829ns, distribution 0.860ns)
  Clock Net Delay (Destination): 1.345ns (routing 0.639ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    392.000   392.000 r  
    PS8_X0Y0             PS8                          0.000   392.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171   392.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028   392.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112   394.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127   394.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   394.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   394.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.689   396.146    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y144         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080   396.226 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[4]/Q
                         net (fo=1, routed)           2.737   398.963    i_gmii2rgmii/Gmii_RxD[4]
    SLICE_X6Y167         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892   402.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.906    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.038 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.034   404.072    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.151 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.223    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.302 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.345   405.647    i_gmii2rgmii/GMII_tx_clk
    SLICE_X6Y167         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
                         clock pessimism             -0.498   405.149    
                         clock uncertainty           -0.222   404.927    
    SLICE_X6Y167         FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025   404.952    i_gmii2rgmii/Gmii_RxD_sync_reg[4]
  -------------------------------------------------------------------
                         required time                        404.952    
                         arrival time                        -398.963    
  -------------------------------------------------------------------
                         slack                                  5.989    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.902ns  (logic 0.059ns (3.102%)  route 1.843ns (96.898%))
  Logic Levels:           0  
  Clock Path Skew:        1.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.521ns
    Source Clock Delay      (SCD):    4.418ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.497ns (routing 0.755ns, distribution 0.742ns)
  Clock Net Delay (Destination): 1.525ns (routing 0.704ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892     2.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.497     4.418    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y144         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     4.477 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[6]/Q
                         net (fo=1, routed)           1.843     6.320    i_gmii2rgmii/Gmii_RxD[6]
    SLICE_X6Y167         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.439    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.591 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.728    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.820 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.904    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.996 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.525     5.521    i_gmii2rgmii/GMII_tx_clk
    SLICE_X6Y167         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[6]/C
                         clock pessimism              0.498     6.019    
                         clock uncertainty            0.222     6.241    
    SLICE_X6Y167         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     6.303    i_gmii2rgmii/Gmii_RxD_sync_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.303    
                         arrival time                           6.320    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxEr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxEr_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.937ns  (logic 0.058ns (2.994%)  route 1.879ns (97.006%))
  Logic Levels:           0  
  Clock Path Skew:        1.605ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.521ns
    Source Clock Delay      (SCD):    4.414ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.493ns (routing 0.755ns, distribution 0.738ns)
  Clock Net Delay (Destination): 1.525ns (routing 0.704ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892     2.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.493     4.414    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X7Y143         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxEr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y143         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     4.472 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxEr_reg/Q
                         net (fo=2, routed)           1.879     6.351    i_gmii2rgmii/Gmii_RxEr
    SLICE_X6Y167         FDRE                                         r  i_gmii2rgmii/Gmii_RxEr_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.439    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.591 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.728    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.820 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.904    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.996 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.525     5.521    i_gmii2rgmii/GMII_tx_clk
    SLICE_X6Y167         FDRE                                         r  i_gmii2rgmii/Gmii_RxEr_sync_reg/C
                         clock pessimism              0.498     6.019    
                         clock uncertainty            0.222     6.241    
    SLICE_X6Y167         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     6.303    i_gmii2rgmii/Gmii_RxEr_sync_reg
  -------------------------------------------------------------------
                         required time                         -6.303    
                         arrival time                           6.351    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.938ns  (logic 0.058ns (2.993%)  route 1.880ns (97.007%))
  Logic Levels:           0  
  Clock Path Skew:        1.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.521ns
    Source Clock Delay      (SCD):    4.418ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.497ns (routing 0.755ns, distribution 0.742ns)
  Clock Net Delay (Destination): 1.525ns (routing 0.704ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892     2.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.497     4.418    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y144         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     4.476 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[7]/Q
                         net (fo=1, routed)           1.880     6.356    i_gmii2rgmii/Gmii_RxD[7]
    SLICE_X6Y167         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.439    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.591 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.728    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.820 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.904    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.996 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.525     5.521    i_gmii2rgmii/GMII_tx_clk
    SLICE_X6Y167         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/C
                         clock pessimism              0.498     6.019    
                         clock uncertainty            0.222     6.241    
    SLICE_X6Y167         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     6.301    i_gmii2rgmii/Gmii_RxD_sync_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.301    
                         arrival time                           6.356    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.946ns  (logic 0.058ns (2.980%)  route 1.888ns (97.020%))
  Logic Levels:           0  
  Clock Path Skew:        1.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.521ns
    Source Clock Delay      (SCD):    4.418ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.497ns (routing 0.755ns, distribution 0.742ns)
  Clock Net Delay (Destination): 1.525ns (routing 0.704ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892     2.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.497     4.418    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y144         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     4.476 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[2]/Q
                         net (fo=1, routed)           1.888     6.364    i_gmii2rgmii/Gmii_RxD[2]
    SLICE_X6Y167         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.439    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.591 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.728    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.820 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.904    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.996 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.525     5.521    i_gmii2rgmii/GMII_tx_clk
    SLICE_X6Y167         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
                         clock pessimism              0.498     6.019    
                         clock uncertainty            0.222     6.241    
    SLICE_X6Y167         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     6.301    i_gmii2rgmii/Gmii_RxD_sync_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.301    
                         arrival time                           6.364    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.950ns  (logic 0.061ns (3.128%)  route 1.889ns (96.872%))
  Logic Levels:           0  
  Clock Path Skew:        1.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.521ns
    Source Clock Delay      (SCD):    4.418ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.497ns (routing 0.755ns, distribution 0.742ns)
  Clock Net Delay (Destination): 1.525ns (routing 0.704ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892     2.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.497     4.418    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y144         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     4.479 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[4]/Q
                         net (fo=1, routed)           1.889     6.368    i_gmii2rgmii/Gmii_RxD[4]
    SLICE_X6Y167         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.439    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.591 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.728    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.820 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.904    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.996 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.525     5.521    i_gmii2rgmii/GMII_tx_clk
    SLICE_X6Y167         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
                         clock pessimism              0.498     6.019    
                         clock uncertainty            0.222     6.241    
    SLICE_X6Y167         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     6.303    i_gmii2rgmii/Gmii_RxD_sync_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.303    
                         arrival time                           6.368    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.982ns  (logic 0.059ns (2.977%)  route 1.923ns (97.023%))
  Logic Levels:           0  
  Clock Path Skew:        1.594ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.522ns
    Source Clock Delay      (SCD):    4.426ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.505ns (routing 0.755ns, distribution 0.750ns)
  Clock Net Delay (Destination): 1.526ns (routing 0.704ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892     2.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.505     4.426    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y142         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y142         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     4.485 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[3]/Q
                         net (fo=1, routed)           1.923     6.408    i_gmii2rgmii/Gmii_RxD[3]
    SLICE_X2Y166         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.439    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.591 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.728    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.820 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.904    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.996 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.526     5.522    i_gmii2rgmii/GMII_tx_clk
    SLICE_X2Y166         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
                         clock pessimism              0.498     6.020    
                         clock uncertainty            0.222     6.242    
    SLICE_X2Y166         FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.060     6.302    i_gmii2rgmii/Gmii_RxD_sync_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.302    
                         arrival time                           6.408    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.041ns  (logic 0.060ns (2.940%)  route 1.981ns (97.060%))
  Logic Levels:           0  
  Clock Path Skew:        1.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.521ns
    Source Clock Delay      (SCD):    4.426ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.505ns (routing 0.755ns, distribution 0.750ns)
  Clock Net Delay (Destination): 1.525ns (routing 0.704ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892     2.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.505     4.426    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y142         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y142         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     4.486 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[5]/Q
                         net (fo=1, routed)           1.981     6.467    i_gmii2rgmii/Gmii_RxD[5]
    SLICE_X6Y167         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.439    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.591 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.728    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.820 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.904    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.996 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.525     5.521    i_gmii2rgmii/GMII_tx_clk
    SLICE_X6Y167         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
                         clock pessimism              0.498     6.019    
                         clock uncertainty            0.222     6.241    
    SLICE_X6Y167         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     6.301    i_gmii2rgmii/Gmii_RxD_sync_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.301    
                         arrival time                           6.467    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.125ns  (logic 0.058ns (2.729%)  route 2.067ns (97.271%))
  Logic Levels:           0  
  Clock Path Skew:        1.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.522ns
    Source Clock Delay      (SCD):    4.418ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.497ns (routing 0.755ns, distribution 0.742ns)
  Clock Net Delay (Destination): 1.526ns (routing 0.704ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892     2.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.497     4.418    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y144         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     4.476 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[0]/Q
                         net (fo=1, routed)           2.067     6.543    i_gmii2rgmii/Gmii_RxD[0]
    SLICE_X2Y166         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.439    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.591 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.728    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.820 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.904    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.996 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.526     5.522    i_gmii2rgmii/GMII_tx_clk
    SLICE_X2Y166         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
                         clock pessimism              0.498     6.020    
                         clock uncertainty            0.222     6.242    
    SLICE_X2Y166         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     6.302    i_gmii2rgmii/Gmii_RxD_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.302    
                         arrival time                           6.543    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxDv_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxDv_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.132ns  (logic 0.060ns (2.814%)  route 2.072ns (97.186%))
  Logic Levels:           0  
  Clock Path Skew:        1.597ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.517ns
    Source Clock Delay      (SCD):    4.418ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.497ns (routing 0.755ns, distribution 0.742ns)
  Clock Net Delay (Destination): 1.521ns (routing 0.704ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892     2.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.497     4.418    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y144         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxDv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     4.478 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxDv_reg/Q
                         net (fo=1, routed)           2.072     6.550    i_gmii2rgmii/Gmii_RxDv
    SLICE_X7Y163         FDRE                                         r  i_gmii2rgmii/Gmii_RxDv_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.439    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.591 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.137     3.728    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.820 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     3.904    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     3.996 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          1.521     5.517    i_gmii2rgmii/GMII_tx_clk
    SLICE_X7Y163         FDRE                                         r  i_gmii2rgmii/Gmii_RxDv_sync_reg/C
                         clock pessimism              0.498     6.015    
                         clock uncertainty            0.222     6.237    
    SLICE_X7Y163         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     6.297    i_gmii2rgmii/Gmii_RxDv_sync_reg
  -------------------------------------------------------------------
                         required time                         -6.297    
                         arrival time                           6.550    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.730ns  (logic 0.038ns (2.197%)  route 1.692ns (97.803%))
  Logic Levels:           0  
  Clock Path Skew:        1.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.244ns
    Source Clock Delay      (SCD):    2.590ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.937ns (routing 0.452ns, distribution 0.485ns)
  Clock Net Delay (Destination): 0.961ns (routing 0.430ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         0.937     2.590    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y142         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y142         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.628 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[1]/Q
                         net (fo=1, routed)           1.692     4.320    i_gmii2rgmii/Gmii_RxD[1]
    SLICE_X2Y166         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     1.310    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.411 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.694     2.105    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y13       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.166 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.222    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y12       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.283 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y2 (CLOCK_ROOT)    net (fo=12, routed)          0.961     3.244    i_gmii2rgmii/GMII_tx_clk
    SLICE_X2Y166         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
                         clock pessimism              0.352     3.596    
                         clock uncertainty            0.222     3.818    
    SLICE_X2Y166         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     3.865    i_gmii2rgmii/Gmii_RxD_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.865    
                         arrival time                           4.320    
  -------------------------------------------------------------------
                         slack                                  0.455    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  RGMII_RX_CLK
  To Clock:  RGMII_RX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        6.997ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.352ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.997ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/EthRxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[0]/PRE
                            (recovery check against rising-edge clock RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RX_CLK rise@10.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.805ns  (logic 0.236ns (29.317%)  route 0.569ns (70.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.362ns = ( 12.362 - 10.000 ) 
    Source Clock Delay      (SCD):    3.395ns = ( 5.395 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.937ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.333ns (routing 0.509ns, distribution 0.824ns)
  Clock Net Delay (Destination): 1.154ns (routing 0.462ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.333     5.395    i_gmii2rgmii/RGMII_rxclk_buf
    SLICE_X10Y133        FDPE                                         r  i_gmii2rgmii/EthRxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y133        FDPE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     5.473 f  i_gmii2rgmii/EthRxRstChain_reg[3]/Q
                         net (fo=17, routed)          0.334     5.807    i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[7]_0[0]
    SLICE_X9Y139         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.158     5.965 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.235     6.200    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg0
    SLICE_X9Y138         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                     10.000    10.000 r  
    G11                                               0.000    10.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000    10.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510    10.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674    11.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.154    12.362    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X9Y138         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[0]/C
                         clock pessimism              0.937    13.299    
                         clock uncertainty           -0.035    13.263    
    SLICE_X9Y138         FDPE (Recov_AFF_SLICEL_C_PRE)
                                                     -0.066    13.197    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.197    
                         arrival time                          -6.200    
  -------------------------------------------------------------------
                         slack                                  6.997    

Slack (MET) :             6.997ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/EthRxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[1]/PRE
                            (recovery check against rising-edge clock RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RX_CLK rise@10.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.805ns  (logic 0.236ns (29.317%)  route 0.569ns (70.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.362ns = ( 12.362 - 10.000 ) 
    Source Clock Delay      (SCD):    3.395ns = ( 5.395 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.937ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.333ns (routing 0.509ns, distribution 0.824ns)
  Clock Net Delay (Destination): 1.154ns (routing 0.462ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.333     5.395    i_gmii2rgmii/RGMII_rxclk_buf
    SLICE_X10Y133        FDPE                                         r  i_gmii2rgmii/EthRxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y133        FDPE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     5.473 f  i_gmii2rgmii/EthRxRstChain_reg[3]/Q
                         net (fo=17, routed)          0.334     5.807    i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[7]_0[0]
    SLICE_X9Y139         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.158     5.965 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.235     6.200    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg0
    SLICE_X9Y138         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                     10.000    10.000 r  
    G11                                               0.000    10.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000    10.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510    10.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674    11.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.154    12.362    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X9Y138         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[1]/C
                         clock pessimism              0.937    13.299    
                         clock uncertainty           -0.035    13.263    
    SLICE_X9Y138         FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.066    13.197    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.197    
                         arrival time                          -6.200    
  -------------------------------------------------------------------
                         slack                                  6.997    

Slack (MET) :             6.997ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/EthRxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[2]/PRE
                            (recovery check against rising-edge clock RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RX_CLK rise@10.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.805ns  (logic 0.236ns (29.317%)  route 0.569ns (70.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.362ns = ( 12.362 - 10.000 ) 
    Source Clock Delay      (SCD):    3.395ns = ( 5.395 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.937ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.333ns (routing 0.509ns, distribution 0.824ns)
  Clock Net Delay (Destination): 1.154ns (routing 0.462ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.333     5.395    i_gmii2rgmii/RGMII_rxclk_buf
    SLICE_X10Y133        FDPE                                         r  i_gmii2rgmii/EthRxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y133        FDPE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     5.473 f  i_gmii2rgmii/EthRxRstChain_reg[3]/Q
                         net (fo=17, routed)          0.334     5.807    i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[7]_0[0]
    SLICE_X9Y139         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.158     5.965 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.235     6.200    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg0
    SLICE_X9Y138         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                     10.000    10.000 r  
    G11                                               0.000    10.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000    10.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510    10.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674    11.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.154    12.362    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X9Y138         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[2]/C
                         clock pessimism              0.937    13.299    
                         clock uncertainty           -0.035    13.263    
    SLICE_X9Y138         FDPE (Recov_BFF_SLICEL_C_PRE)
                                                     -0.066    13.197    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.197    
                         arrival time                          -6.200    
  -------------------------------------------------------------------
                         slack                                  6.997    

Slack (MET) :             6.997ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/EthRxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[3]/PRE
                            (recovery check against rising-edge clock RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RX_CLK rise@10.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.805ns  (logic 0.236ns (29.317%)  route 0.569ns (70.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.362ns = ( 12.362 - 10.000 ) 
    Source Clock Delay      (SCD):    3.395ns = ( 5.395 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.937ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.333ns (routing 0.509ns, distribution 0.824ns)
  Clock Net Delay (Destination): 1.154ns (routing 0.462ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.333     5.395    i_gmii2rgmii/RGMII_rxclk_buf
    SLICE_X10Y133        FDPE                                         r  i_gmii2rgmii/EthRxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y133        FDPE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     5.473 f  i_gmii2rgmii/EthRxRstChain_reg[3]/Q
                         net (fo=17, routed)          0.334     5.807    i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[7]_0[0]
    SLICE_X9Y139         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.158     5.965 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.235     6.200    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg0
    SLICE_X9Y138         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                     10.000    10.000 r  
    G11                                               0.000    10.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000    10.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510    10.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674    11.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.154    12.362    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X9Y138         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[3]/C
                         clock pessimism              0.937    13.299    
                         clock uncertainty           -0.035    13.263    
    SLICE_X9Y138         FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.066    13.197    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.197    
                         arrival time                          -6.200    
  -------------------------------------------------------------------
                         slack                                  6.997    

Slack (MET) :             6.997ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/EthRxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[4]/PRE
                            (recovery check against rising-edge clock RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RX_CLK rise@10.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.805ns  (logic 0.236ns (29.317%)  route 0.569ns (70.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.362ns = ( 12.362 - 10.000 ) 
    Source Clock Delay      (SCD):    3.395ns = ( 5.395 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.937ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.333ns (routing 0.509ns, distribution 0.824ns)
  Clock Net Delay (Destination): 1.154ns (routing 0.462ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.333     5.395    i_gmii2rgmii/RGMII_rxclk_buf
    SLICE_X10Y133        FDPE                                         r  i_gmii2rgmii/EthRxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y133        FDPE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     5.473 f  i_gmii2rgmii/EthRxRstChain_reg[3]/Q
                         net (fo=17, routed)          0.334     5.807    i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[7]_0[0]
    SLICE_X9Y139         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.158     5.965 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.235     6.200    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg0
    SLICE_X9Y138         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                     10.000    10.000 r  
    G11                                               0.000    10.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000    10.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510    10.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674    11.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.154    12.362    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X9Y138         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[4]/C
                         clock pessimism              0.937    13.299    
                         clock uncertainty           -0.035    13.263    
    SLICE_X9Y138         FDPE (Recov_CFF_SLICEL_C_PRE)
                                                     -0.066    13.197    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[4]
  -------------------------------------------------------------------
                         required time                         13.197    
                         arrival time                          -6.200    
  -------------------------------------------------------------------
                         slack                                  6.997    

Slack (MET) :             6.997ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/EthRxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/PRE
                            (recovery check against rising-edge clock RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RX_CLK rise@10.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.805ns  (logic 0.236ns (29.317%)  route 0.569ns (70.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.362ns = ( 12.362 - 10.000 ) 
    Source Clock Delay      (SCD):    3.395ns = ( 5.395 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.937ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.333ns (routing 0.509ns, distribution 0.824ns)
  Clock Net Delay (Destination): 1.154ns (routing 0.462ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.017     4.034    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.062 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.333     5.395    i_gmii2rgmii/RGMII_rxclk_buf
    SLICE_X10Y133        FDPE                                         r  i_gmii2rgmii/EthRxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y133        FDPE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     5.473 f  i_gmii2rgmii/EthRxRstChain_reg[3]/Q
                         net (fo=17, routed)          0.334     5.807    i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[7]_0[0]
    SLICE_X9Y139         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.158     5.965 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.235     6.200    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg0
    SLICE_X9Y138         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                     10.000    10.000 r  
    G11                                               0.000    10.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000    10.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510    10.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.674    11.184    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.208 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          1.154    12.362    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X9Y138         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/C
                         clock pessimism              0.937    13.299    
                         clock uncertainty           -0.035    13.263    
    SLICE_X9Y138         FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.066    13.197    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]
  -------------------------------------------------------------------
                         required time                         13.197    
                         arrival time                          -6.200    
  -------------------------------------------------------------------
                         slack                                  6.997    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/EthRxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[0]/PRE
                            (removal check against rising-edge clock RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.371ns  (logic 0.095ns (25.606%)  route 0.276ns (74.393%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns = ( 4.227 - 2.000 ) 
    Source Clock Delay      (SCD):    1.611ns = ( 3.611 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Net Delay (Source):      0.741ns (routing 0.282ns, distribution 0.459ns)
  Clock Net Delay (Destination): 0.835ns (routing 0.315ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.351     2.351 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.351    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.351 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.502     2.853    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     2.870 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          0.741     3.611    i_gmii2rgmii/RGMII_rxclk_buf
    SLICE_X10Y133        FDPE                                         r  i_gmii2rgmii/EthRxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y133        FDPE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     3.649 f  i_gmii2rgmii/EthRxRstChain_reg[3]/Q
                         net (fo=17, routed)          0.170     3.819    i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[7]_0[0]
    SLICE_X9Y139         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.057     3.876 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.106     3.982    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg0
    SLICE_X9Y138         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.639     2.639 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.639    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.639 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.734     3.373    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     3.392 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          0.835     4.227    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X9Y138         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[0]/C
                         clock pessimism             -0.577     3.650    
    SLICE_X9Y138         FDPE (Remov_AFF_SLICEL_C_PRE)
                                                     -0.020     3.630    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.630    
                         arrival time                           3.982    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/EthRxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[1]/PRE
                            (removal check against rising-edge clock RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.371ns  (logic 0.095ns (25.606%)  route 0.276ns (74.393%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns = ( 4.227 - 2.000 ) 
    Source Clock Delay      (SCD):    1.611ns = ( 3.611 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Net Delay (Source):      0.741ns (routing 0.282ns, distribution 0.459ns)
  Clock Net Delay (Destination): 0.835ns (routing 0.315ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.351     2.351 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.351    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.351 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.502     2.853    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     2.870 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          0.741     3.611    i_gmii2rgmii/RGMII_rxclk_buf
    SLICE_X10Y133        FDPE                                         r  i_gmii2rgmii/EthRxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y133        FDPE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     3.649 f  i_gmii2rgmii/EthRxRstChain_reg[3]/Q
                         net (fo=17, routed)          0.170     3.819    i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[7]_0[0]
    SLICE_X9Y139         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.057     3.876 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.106     3.982    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg0
    SLICE_X9Y138         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.639     2.639 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.639    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.639 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.734     3.373    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     3.392 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          0.835     4.227    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X9Y138         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[1]/C
                         clock pessimism             -0.577     3.650    
    SLICE_X9Y138         FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     3.630    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.630    
                         arrival time                           3.982    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/EthRxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[2]/PRE
                            (removal check against rising-edge clock RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.371ns  (logic 0.095ns (25.606%)  route 0.276ns (74.393%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns = ( 4.227 - 2.000 ) 
    Source Clock Delay      (SCD):    1.611ns = ( 3.611 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Net Delay (Source):      0.741ns (routing 0.282ns, distribution 0.459ns)
  Clock Net Delay (Destination): 0.835ns (routing 0.315ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.351     2.351 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.351    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.351 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.502     2.853    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     2.870 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          0.741     3.611    i_gmii2rgmii/RGMII_rxclk_buf
    SLICE_X10Y133        FDPE                                         r  i_gmii2rgmii/EthRxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y133        FDPE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     3.649 f  i_gmii2rgmii/EthRxRstChain_reg[3]/Q
                         net (fo=17, routed)          0.170     3.819    i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[7]_0[0]
    SLICE_X9Y139         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.057     3.876 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.106     3.982    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg0
    SLICE_X9Y138         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.639     2.639 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.639    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.639 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.734     3.373    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     3.392 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          0.835     4.227    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X9Y138         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[2]/C
                         clock pessimism             -0.577     3.650    
    SLICE_X9Y138         FDPE (Remov_BFF_SLICEL_C_PRE)
                                                     -0.020     3.630    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.630    
                         arrival time                           3.982    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/EthRxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[3]/PRE
                            (removal check against rising-edge clock RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.371ns  (logic 0.095ns (25.606%)  route 0.276ns (74.393%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns = ( 4.227 - 2.000 ) 
    Source Clock Delay      (SCD):    1.611ns = ( 3.611 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Net Delay (Source):      0.741ns (routing 0.282ns, distribution 0.459ns)
  Clock Net Delay (Destination): 0.835ns (routing 0.315ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.351     2.351 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.351    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.351 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.502     2.853    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     2.870 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          0.741     3.611    i_gmii2rgmii/RGMII_rxclk_buf
    SLICE_X10Y133        FDPE                                         r  i_gmii2rgmii/EthRxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y133        FDPE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     3.649 f  i_gmii2rgmii/EthRxRstChain_reg[3]/Q
                         net (fo=17, routed)          0.170     3.819    i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[7]_0[0]
    SLICE_X9Y139         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.057     3.876 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.106     3.982    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg0
    SLICE_X9Y138         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.639     2.639 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.639    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.639 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.734     3.373    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     3.392 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          0.835     4.227    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X9Y138         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[3]/C
                         clock pessimism             -0.577     3.650    
    SLICE_X9Y138         FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                     -0.020     3.630    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.630    
                         arrival time                           3.982    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/EthRxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[4]/PRE
                            (removal check against rising-edge clock RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.371ns  (logic 0.095ns (25.606%)  route 0.276ns (74.393%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns = ( 4.227 - 2.000 ) 
    Source Clock Delay      (SCD):    1.611ns = ( 3.611 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Net Delay (Source):      0.741ns (routing 0.282ns, distribution 0.459ns)
  Clock Net Delay (Destination): 0.835ns (routing 0.315ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.351     2.351 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.351    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.351 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.502     2.853    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     2.870 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          0.741     3.611    i_gmii2rgmii/RGMII_rxclk_buf
    SLICE_X10Y133        FDPE                                         r  i_gmii2rgmii/EthRxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y133        FDPE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     3.649 f  i_gmii2rgmii/EthRxRstChain_reg[3]/Q
                         net (fo=17, routed)          0.170     3.819    i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[7]_0[0]
    SLICE_X9Y139         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.057     3.876 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.106     3.982    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg0
    SLICE_X9Y138         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.639     2.639 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.639    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.639 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.734     3.373    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     3.392 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          0.835     4.227    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X9Y138         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[4]/C
                         clock pessimism             -0.577     3.650    
    SLICE_X9Y138         FDPE (Remov_CFF_SLICEL_C_PRE)
                                                     -0.020     3.630    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.630    
                         arrival time                           3.982    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/EthRxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/PRE
                            (removal check against rising-edge clock RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.371ns  (logic 0.095ns (25.606%)  route 0.276ns (74.393%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns = ( 4.227 - 2.000 ) 
    Source Clock Delay      (SCD):    1.611ns = ( 3.611 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Net Delay (Source):      0.741ns (routing 0.282ns, distribution 0.459ns)
  Clock Net Delay (Destination): 0.835ns (routing 0.315ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.351     2.351 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.351    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.351 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.502     2.853    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     2.870 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          0.741     3.611    i_gmii2rgmii/RGMII_rxclk_buf
    SLICE_X10Y133        FDPE                                         r  i_gmii2rgmii/EthRxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y133        FDPE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     3.649 f  i_gmii2rgmii/EthRxRstChain_reg[3]/Q
                         net (fo=17, routed)          0.170     3.819    i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[7]_0[0]
    SLICE_X9Y139         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.057     3.876 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.106     3.982    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg0
    SLICE_X9Y138         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.639     2.639 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.639    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.639 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.734     3.373    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     3.392 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=72, routed)          0.835     4.227    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X9Y138         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/C
                         clock pessimism             -0.577     3.650    
    SLICE_X9Y138         FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                     -0.020     3.630    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.630    
                         arrival time                           3.982    
  -------------------------------------------------------------------
                         slack                                  0.352    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.381ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.309ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.381ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/EthTxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.416ns  (logic 0.175ns (12.359%)  route 1.241ns (87.641%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.426ns = ( 12.426 - 8.000 ) 
    Source Clock Delay      (SCD):    4.139ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.682ns (routing 0.829ns, distribution 0.853ns)
  Clock Net Delay (Destination): 1.505ns (routing 0.755ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.682     4.139    i_gmii2rgmii/Clk125
    SLICE_X9Y153         FDPE                                         r  i_gmii2rgmii/EthTxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y153         FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     4.218 f  i_gmii2rgmii/EthTxRstChain_reg[3]/Q
                         net (fo=40, routed)          0.927     5.145    i_gmii2rgmii/i_rgmii_gmii/Q[0]
    SLICE_X9Y139         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096     5.241 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.314     5.555    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg0
    SLICE_X10Y138        FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.505    12.426    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X10Y138        FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[0]/C
                         clock pessimism             -0.352    12.074    
                         clock uncertainty           -0.072    12.002    
    SLICE_X10Y138        FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.066    11.936    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.936    
                         arrival time                          -5.555    
  -------------------------------------------------------------------
                         slack                                  6.381    

Slack (MET) :             6.381ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/EthTxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.416ns  (logic 0.175ns (12.359%)  route 1.241ns (87.641%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.426ns = ( 12.426 - 8.000 ) 
    Source Clock Delay      (SCD):    4.139ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.682ns (routing 0.829ns, distribution 0.853ns)
  Clock Net Delay (Destination): 1.505ns (routing 0.755ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.682     4.139    i_gmii2rgmii/Clk125
    SLICE_X9Y153         FDPE                                         r  i_gmii2rgmii/EthTxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y153         FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     4.218 f  i_gmii2rgmii/EthTxRstChain_reg[3]/Q
                         net (fo=40, routed)          0.927     5.145    i_gmii2rgmii/i_rgmii_gmii/Q[0]
    SLICE_X9Y139         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096     5.241 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.314     5.555    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg0
    SLICE_X10Y138        FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.505    12.426    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X10Y138        FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[1]/C
                         clock pessimism             -0.352    12.074    
                         clock uncertainty           -0.072    12.002    
    SLICE_X10Y138        FDPE (Recov_EFF2_SLICEM_C_PRE)
                                                     -0.066    11.936    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         11.936    
                         arrival time                          -5.555    
  -------------------------------------------------------------------
                         slack                                  6.381    

Slack (MET) :             6.381ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/EthTxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.416ns  (logic 0.175ns (12.359%)  route 1.241ns (87.641%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.426ns = ( 12.426 - 8.000 ) 
    Source Clock Delay      (SCD):    4.139ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.682ns (routing 0.829ns, distribution 0.853ns)
  Clock Net Delay (Destination): 1.505ns (routing 0.755ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.682     4.139    i_gmii2rgmii/Clk125
    SLICE_X9Y153         FDPE                                         r  i_gmii2rgmii/EthTxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y153         FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     4.218 f  i_gmii2rgmii/EthTxRstChain_reg[3]/Q
                         net (fo=40, routed)          0.927     5.145    i_gmii2rgmii/i_rgmii_gmii/Q[0]
    SLICE_X9Y139         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096     5.241 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.314     5.555    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg0
    SLICE_X10Y138        FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.505    12.426    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X10Y138        FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[2]/C
                         clock pessimism             -0.352    12.074    
                         clock uncertainty           -0.072    12.002    
    SLICE_X10Y138        FDPE (Recov_FFF_SLICEM_C_PRE)
                                                     -0.066    11.936    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         11.936    
                         arrival time                          -5.555    
  -------------------------------------------------------------------
                         slack                                  6.381    

Slack (MET) :             6.381ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/EthTxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[3]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.416ns  (logic 0.175ns (12.359%)  route 1.241ns (87.641%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.426ns = ( 12.426 - 8.000 ) 
    Source Clock Delay      (SCD):    4.139ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.682ns (routing 0.829ns, distribution 0.853ns)
  Clock Net Delay (Destination): 1.505ns (routing 0.755ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.682     4.139    i_gmii2rgmii/Clk125
    SLICE_X9Y153         FDPE                                         r  i_gmii2rgmii/EthTxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y153         FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     4.218 f  i_gmii2rgmii/EthTxRstChain_reg[3]/Q
                         net (fo=40, routed)          0.927     5.145    i_gmii2rgmii/i_rgmii_gmii/Q[0]
    SLICE_X9Y139         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096     5.241 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.314     5.555    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg0
    SLICE_X10Y138        FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.505    12.426    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X10Y138        FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[3]/C
                         clock pessimism             -0.352    12.074    
                         clock uncertainty           -0.072    12.002    
    SLICE_X10Y138        FDPE (Recov_FFF2_SLICEM_C_PRE)
                                                     -0.066    11.936    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         11.936    
                         arrival time                          -5.555    
  -------------------------------------------------------------------
                         slack                                  6.381    

Slack (MET) :             6.381ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/EthTxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[4]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.416ns  (logic 0.175ns (12.359%)  route 1.241ns (87.641%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.426ns = ( 12.426 - 8.000 ) 
    Source Clock Delay      (SCD):    4.139ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.682ns (routing 0.829ns, distribution 0.853ns)
  Clock Net Delay (Destination): 1.505ns (routing 0.755ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.682     4.139    i_gmii2rgmii/Clk125
    SLICE_X9Y153         FDPE                                         r  i_gmii2rgmii/EthTxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y153         FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     4.218 f  i_gmii2rgmii/EthTxRstChain_reg[3]/Q
                         net (fo=40, routed)          0.927     5.145    i_gmii2rgmii/i_rgmii_gmii/Q[0]
    SLICE_X9Y139         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096     5.241 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.314     5.555    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg0
    SLICE_X10Y138        FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.505    12.426    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X10Y138        FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[4]/C
                         clock pessimism             -0.352    12.074    
                         clock uncertainty           -0.072    12.002    
    SLICE_X10Y138        FDPE (Recov_GFF_SLICEM_C_PRE)
                                                     -0.066    11.936    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[4]
  -------------------------------------------------------------------
                         required time                         11.936    
                         arrival time                          -5.555    
  -------------------------------------------------------------------
                         slack                                  6.381    

Slack (MET) :             6.381ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/EthTxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.416ns  (logic 0.175ns (12.359%)  route 1.241ns (87.641%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.426ns = ( 12.426 - 8.000 ) 
    Source Clock Delay      (SCD):    4.139ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.682ns (routing 0.829ns, distribution 0.853ns)
  Clock Net Delay (Destination): 1.505ns (routing 0.755ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           2.112     2.311    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.184 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.429    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.682     4.139    i_gmii2rgmii/Clk125
    SLICE_X9Y153         FDPE                                         r  i_gmii2rgmii/EthTxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y153         FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     4.218 f  i_gmii2rgmii/EthTxRstChain_reg[3]/Q
                         net (fo=40, routed)          0.927     5.145    i_gmii2rgmii/i_rgmii_gmii/Q[0]
    SLICE_X9Y139         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096     5.241 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.314     5.555    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg0
    SLICE_X10Y138        FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.892    10.052    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.682 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.897    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.921 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.505    12.426    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X10Y138        FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/C
                         clock pessimism             -0.352    12.074    
                         clock uncertainty           -0.072    12.002    
    SLICE_X10Y138        FDPE (Recov_GFF2_SLICEM_C_PRE)
                                                     -0.066    11.936    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]
  -------------------------------------------------------------------
                         required time                         11.936    
                         arrival time                          -5.555    
  -------------------------------------------------------------------
                         slack                                  6.381    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.088ns (26.269%)  route 0.247ns (73.731%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    2.589ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Net Delay (Source):      0.936ns (routing 0.452ns, distribution 0.484ns)
  Clock Net Delay (Destination): 1.057ns (routing 0.504ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         0.936     2.589    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y142         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y142         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.627 f  i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/Q
                         net (fo=2, routed)           0.105     2.732    i_gmii2rgmii/i_rgmii_gmii/BitChangeReset
    SLICE_X9Y139         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     2.782 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.142     2.924    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg0
    SLICE_X10Y138        FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.057     2.380    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X10Y138        FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[0]/C
                         clock pessimism              0.255     2.635    
    SLICE_X10Y138        FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.020     2.615    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.615    
                         arrival time                           2.924    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.088ns (26.269%)  route 0.247ns (73.731%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    2.589ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Net Delay (Source):      0.936ns (routing 0.452ns, distribution 0.484ns)
  Clock Net Delay (Destination): 1.057ns (routing 0.504ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         0.936     2.589    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y142         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y142         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.627 f  i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/Q
                         net (fo=2, routed)           0.105     2.732    i_gmii2rgmii/i_rgmii_gmii/BitChangeReset
    SLICE_X9Y139         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     2.782 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.142     2.924    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg0
    SLICE_X10Y138        FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.057     2.380    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X10Y138        FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[1]/C
                         clock pessimism              0.255     2.635    
    SLICE_X10Y138        FDPE (Remov_EFF2_SLICEM_C_PRE)
                                                     -0.020     2.615    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.615    
                         arrival time                           2.924    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.088ns (26.269%)  route 0.247ns (73.731%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    2.589ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Net Delay (Source):      0.936ns (routing 0.452ns, distribution 0.484ns)
  Clock Net Delay (Destination): 1.057ns (routing 0.504ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         0.936     2.589    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y142         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y142         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.627 f  i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/Q
                         net (fo=2, routed)           0.105     2.732    i_gmii2rgmii/i_rgmii_gmii/BitChangeReset
    SLICE_X9Y139         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     2.782 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.142     2.924    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg0
    SLICE_X10Y138        FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.057     2.380    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X10Y138        FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[2]/C
                         clock pessimism              0.255     2.635    
    SLICE_X10Y138        FDPE (Remov_FFF_SLICEM_C_PRE)
                                                     -0.020     2.615    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.615    
                         arrival time                           2.924    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[3]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.088ns (26.269%)  route 0.247ns (73.731%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    2.589ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Net Delay (Source):      0.936ns (routing 0.452ns, distribution 0.484ns)
  Clock Net Delay (Destination): 1.057ns (routing 0.504ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         0.936     2.589    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y142         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y142         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.627 f  i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/Q
                         net (fo=2, routed)           0.105     2.732    i_gmii2rgmii/i_rgmii_gmii/BitChangeReset
    SLICE_X9Y139         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     2.782 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.142     2.924    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg0
    SLICE_X10Y138        FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.057     2.380    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X10Y138        FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[3]/C
                         clock pessimism              0.255     2.635    
    SLICE_X10Y138        FDPE (Remov_FFF2_SLICEM_C_PRE)
                                                     -0.020     2.615    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.615    
                         arrival time                           2.924    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[4]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.088ns (26.269%)  route 0.247ns (73.731%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    2.589ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Net Delay (Source):      0.936ns (routing 0.452ns, distribution 0.484ns)
  Clock Net Delay (Destination): 1.057ns (routing 0.504ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         0.936     2.589    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y142         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y142         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.627 f  i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/Q
                         net (fo=2, routed)           0.105     2.732    i_gmii2rgmii/i_rgmii_gmii/BitChangeReset
    SLICE_X9Y139         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     2.782 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.142     2.924    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg0
    SLICE_X10Y138        FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.057     2.380    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X10Y138        FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[4]/C
                         clock pessimism              0.255     2.635    
    SLICE_X10Y138        FDPE (Remov_GFF_SLICEM_C_PRE)
                                                     -0.020     2.615    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.615    
                         arrival time                           2.924    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.088ns (26.269%)  route 0.247ns (73.731%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    2.589ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Net Delay (Source):      0.936ns (routing 0.452ns, distribution 0.484ns)
  Clock Net Delay (Destination): 1.057ns (routing 0.504ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.149     1.260    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.490 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.653 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         0.936     2.589    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y142         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y142         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.627 f  i_gmii2rgmii/i_rgmii_gmii/BitChangeReset_reg/Q
                         net (fo=2, routed)           0.105     2.732    i_gmii2rgmii/i_rgmii_gmii/BitChangeReset
    SLICE_X9Y139         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     2.782 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.142     2.924    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg0
    SLICE_X10Y138        FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.295     1.433    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.138 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.304    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.323 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=127, routed)         1.057     2.380    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X10Y138        FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/C
                         clock pessimism              0.255     2.635    
    SLICE_X10Y138        FDPE (Remov_GFF2_SLICEM_C_PRE)
                                                     -0.020     2.615    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.615    
                         arrival time                           2.924    
  -------------------------------------------------------------------
                         slack                                  0.309    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        7.895ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.895ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/heartbeat_0/U0/counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.722ns  (logic 0.079ns (4.588%)  route 1.643ns (95.412%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.249ns = ( 12.249 - 10.000 ) 
    Source Clock Delay      (SCD):    2.568ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.369ns (routing 1.292ns, distribution 1.077ns)
  Clock Net Delay (Destination): 2.089ns (routing 1.169ns, distribution 0.920ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       2.369     2.568    design_1_i/rst_ps8_99M/U0/slowest_sync_clk
    SLICE_X42Y54         FDRE                                         r  design_1_i/rst_ps8_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.647 r  design_1_i/rst_ps8_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=700, routed)         1.643     4.290    design_1_i/heartbeat_0/U0/resetn
    SLICE_X25Y144        FDCE                                         f  design_1_i/heartbeat_0/U0/counter_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       2.089    12.249    design_1_i/heartbeat_0/U0/clk100
    SLICE_X25Y144        FDCE                                         r  design_1_i/heartbeat_0/U0/counter_reg[0]/C
                         clock pessimism              0.162    12.411    
                         clock uncertainty           -0.160    12.251    
    SLICE_X25Y144        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    12.185    design_1_i/heartbeat_0/U0/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         12.185    
                         arrival time                          -4.290    
  -------------------------------------------------------------------
                         slack                                  7.895    

Slack (MET) :             7.895ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/heartbeat_0/U0/counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.722ns  (logic 0.079ns (4.588%)  route 1.643ns (95.412%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.249ns = ( 12.249 - 10.000 ) 
    Source Clock Delay      (SCD):    2.568ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.369ns (routing 1.292ns, distribution 1.077ns)
  Clock Net Delay (Destination): 2.089ns (routing 1.169ns, distribution 0.920ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       2.369     2.568    design_1_i/rst_ps8_99M/U0/slowest_sync_clk
    SLICE_X42Y54         FDRE                                         r  design_1_i/rst_ps8_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.647 r  design_1_i/rst_ps8_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=700, routed)         1.643     4.290    design_1_i/heartbeat_0/U0/resetn
    SLICE_X25Y144        FDCE                                         f  design_1_i/heartbeat_0/U0/counter_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       2.089    12.249    design_1_i/heartbeat_0/U0/clk100
    SLICE_X25Y144        FDCE                                         r  design_1_i/heartbeat_0/U0/counter_reg[1]/C
                         clock pessimism              0.162    12.411    
                         clock uncertainty           -0.160    12.251    
    SLICE_X25Y144        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    12.185    design_1_i/heartbeat_0/U0/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         12.185    
                         arrival time                          -4.290    
  -------------------------------------------------------------------
                         slack                                  7.895    

Slack (MET) :             7.895ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/heartbeat_0/U0/counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.722ns  (logic 0.079ns (4.588%)  route 1.643ns (95.412%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.249ns = ( 12.249 - 10.000 ) 
    Source Clock Delay      (SCD):    2.568ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.369ns (routing 1.292ns, distribution 1.077ns)
  Clock Net Delay (Destination): 2.089ns (routing 1.169ns, distribution 0.920ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       2.369     2.568    design_1_i/rst_ps8_99M/U0/slowest_sync_clk
    SLICE_X42Y54         FDRE                                         r  design_1_i/rst_ps8_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.647 r  design_1_i/rst_ps8_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=700, routed)         1.643     4.290    design_1_i/heartbeat_0/U0/resetn
    SLICE_X25Y144        FDCE                                         f  design_1_i/heartbeat_0/U0/counter_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       2.089    12.249    design_1_i/heartbeat_0/U0/clk100
    SLICE_X25Y144        FDCE                                         r  design_1_i/heartbeat_0/U0/counter_reg[2]/C
                         clock pessimism              0.162    12.411    
                         clock uncertainty           -0.160    12.251    
    SLICE_X25Y144        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    12.185    design_1_i/heartbeat_0/U0/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         12.185    
                         arrival time                          -4.290    
  -------------------------------------------------------------------
                         slack                                  7.895    

Slack (MET) :             7.895ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/heartbeat_0/U0/counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.722ns  (logic 0.079ns (4.588%)  route 1.643ns (95.412%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.249ns = ( 12.249 - 10.000 ) 
    Source Clock Delay      (SCD):    2.568ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.369ns (routing 1.292ns, distribution 1.077ns)
  Clock Net Delay (Destination): 2.089ns (routing 1.169ns, distribution 0.920ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       2.369     2.568    design_1_i/rst_ps8_99M/U0/slowest_sync_clk
    SLICE_X42Y54         FDRE                                         r  design_1_i/rst_ps8_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.647 r  design_1_i/rst_ps8_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=700, routed)         1.643     4.290    design_1_i/heartbeat_0/U0/resetn
    SLICE_X25Y144        FDCE                                         f  design_1_i/heartbeat_0/U0/counter_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       2.089    12.249    design_1_i/heartbeat_0/U0/clk100
    SLICE_X25Y144        FDCE                                         r  design_1_i/heartbeat_0/U0/counter_reg[3]/C
                         clock pessimism              0.162    12.411    
                         clock uncertainty           -0.160    12.251    
    SLICE_X25Y144        FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066    12.185    design_1_i/heartbeat_0/U0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         12.185    
                         arrival time                          -4.290    
  -------------------------------------------------------------------
                         slack                                  7.895    

Slack (MET) :             7.895ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/heartbeat_0/U0/counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.722ns  (logic 0.079ns (4.588%)  route 1.643ns (95.412%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.249ns = ( 12.249 - 10.000 ) 
    Source Clock Delay      (SCD):    2.568ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.369ns (routing 1.292ns, distribution 1.077ns)
  Clock Net Delay (Destination): 2.089ns (routing 1.169ns, distribution 0.920ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       2.369     2.568    design_1_i/rst_ps8_99M/U0/slowest_sync_clk
    SLICE_X42Y54         FDRE                                         r  design_1_i/rst_ps8_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.647 r  design_1_i/rst_ps8_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=700, routed)         1.643     4.290    design_1_i/heartbeat_0/U0/resetn
    SLICE_X25Y144        FDCE                                         f  design_1_i/heartbeat_0/U0/counter_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       2.089    12.249    design_1_i/heartbeat_0/U0/clk100
    SLICE_X25Y144        FDCE                                         r  design_1_i/heartbeat_0/U0/counter_reg[4]/C
                         clock pessimism              0.162    12.411    
                         clock uncertainty           -0.160    12.251    
    SLICE_X25Y144        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066    12.185    design_1_i/heartbeat_0/U0/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         12.185    
                         arrival time                          -4.290    
  -------------------------------------------------------------------
                         slack                                  7.895    

Slack (MET) :             7.895ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/heartbeat_0/U0/counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.722ns  (logic 0.079ns (4.588%)  route 1.643ns (95.412%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.249ns = ( 12.249 - 10.000 ) 
    Source Clock Delay      (SCD):    2.568ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.369ns (routing 1.292ns, distribution 1.077ns)
  Clock Net Delay (Destination): 2.089ns (routing 1.169ns, distribution 0.920ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       2.369     2.568    design_1_i/rst_ps8_99M/U0/slowest_sync_clk
    SLICE_X42Y54         FDRE                                         r  design_1_i/rst_ps8_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.647 r  design_1_i/rst_ps8_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=700, routed)         1.643     4.290    design_1_i/heartbeat_0/U0/resetn
    SLICE_X25Y144        FDCE                                         f  design_1_i/heartbeat_0/U0/counter_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       2.089    12.249    design_1_i/heartbeat_0/U0/clk100
    SLICE_X25Y144        FDCE                                         r  design_1_i/heartbeat_0/U0/counter_reg[5]/C
                         clock pessimism              0.162    12.411    
                         clock uncertainty           -0.160    12.251    
    SLICE_X25Y144        FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.066    12.185    design_1_i/heartbeat_0/U0/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         12.185    
                         arrival time                          -4.290    
  -------------------------------------------------------------------
                         slack                                  7.895    

Slack (MET) :             7.903ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/heartbeat_0/U0/counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.707ns  (logic 0.079ns (4.628%)  route 1.628ns (95.372%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.242ns = ( 12.242 - 10.000 ) 
    Source Clock Delay      (SCD):    2.568ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.369ns (routing 1.292ns, distribution 1.077ns)
  Clock Net Delay (Destination): 2.082ns (routing 1.169ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       2.369     2.568    design_1_i/rst_ps8_99M/U0/slowest_sync_clk
    SLICE_X42Y54         FDRE                                         r  design_1_i/rst_ps8_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.647 r  design_1_i/rst_ps8_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=700, routed)         1.628     4.275    design_1_i/heartbeat_0/U0/resetn
    SLICE_X26Y144        FDCE                                         f  design_1_i/heartbeat_0/U0/counter_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       2.082    12.242    design_1_i/heartbeat_0/U0/clk100
    SLICE_X26Y144        FDCE                                         r  design_1_i/heartbeat_0/U0/counter_reg[6]/C
                         clock pessimism              0.162    12.404    
                         clock uncertainty           -0.160    12.244    
    SLICE_X26Y144        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    12.178    design_1_i/heartbeat_0/U0/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         12.178    
                         arrival time                          -4.275    
  -------------------------------------------------------------------
                         slack                                  7.903    

Slack (MET) :             7.903ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/heartbeat_0/U0/counter_reg[7]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.707ns  (logic 0.079ns (4.628%)  route 1.628ns (95.372%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.242ns = ( 12.242 - 10.000 ) 
    Source Clock Delay      (SCD):    2.568ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.369ns (routing 1.292ns, distribution 1.077ns)
  Clock Net Delay (Destination): 2.082ns (routing 1.169ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       2.369     2.568    design_1_i/rst_ps8_99M/U0/slowest_sync_clk
    SLICE_X42Y54         FDRE                                         r  design_1_i/rst_ps8_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.647 r  design_1_i/rst_ps8_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=700, routed)         1.628     4.275    design_1_i/heartbeat_0/U0/resetn
    SLICE_X26Y144        FDCE                                         f  design_1_i/heartbeat_0/U0/counter_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       2.082    12.242    design_1_i/heartbeat_0/U0/clk100
    SLICE_X26Y144        FDCE                                         r  design_1_i/heartbeat_0/U0/counter_reg[7]/C
                         clock pessimism              0.162    12.404    
                         clock uncertainty           -0.160    12.244    
    SLICE_X26Y144        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    12.178    design_1_i/heartbeat_0/U0/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         12.178    
                         arrival time                          -4.275    
  -------------------------------------------------------------------
                         slack                                  7.903    

Slack (MET) :             7.903ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/heartbeat_0/U0/counter_reg[16]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.703ns  (logic 0.079ns (4.639%)  route 1.624ns (95.361%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.238ns = ( 12.238 - 10.000 ) 
    Source Clock Delay      (SCD):    2.568ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.369ns (routing 1.292ns, distribution 1.077ns)
  Clock Net Delay (Destination): 2.078ns (routing 1.169ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       2.369     2.568    design_1_i/rst_ps8_99M/U0/slowest_sync_clk
    SLICE_X42Y54         FDRE                                         r  design_1_i/rst_ps8_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.647 r  design_1_i/rst_ps8_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=700, routed)         1.624     4.271    design_1_i/heartbeat_0/U0/resetn
    SLICE_X26Y147        FDCE                                         f  design_1_i/heartbeat_0/U0/counter_reg[16]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       2.078    12.238    design_1_i/heartbeat_0/U0/clk100
    SLICE_X26Y147        FDCE                                         r  design_1_i/heartbeat_0/U0/counter_reg[16]/C
                         clock pessimism              0.162    12.400    
                         clock uncertainty           -0.160    12.240    
    SLICE_X26Y147        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    12.174    design_1_i/heartbeat_0/U0/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         12.174    
                         arrival time                          -4.271    
  -------------------------------------------------------------------
                         slack                                  7.903    

Slack (MET) :             7.903ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/heartbeat_0/U0/counter_reg[17]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.703ns  (logic 0.079ns (4.639%)  route 1.624ns (95.361%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.238ns = ( 12.238 - 10.000 ) 
    Source Clock Delay      (SCD):    2.568ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.369ns (routing 1.292ns, distribution 1.077ns)
  Clock Net Delay (Destination): 2.078ns (routing 1.169ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       2.369     2.568    design_1_i/rst_ps8_99M/U0/slowest_sync_clk
    SLICE_X42Y54         FDRE                                         r  design_1_i/rst_ps8_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.647 r  design_1_i/rst_ps8_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=700, routed)         1.624     4.271    design_1_i/heartbeat_0/U0/resetn
    SLICE_X26Y147        FDCE                                         f  design_1_i/heartbeat_0/U0/counter_reg[17]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       2.078    12.238    design_1_i/heartbeat_0/U0/clk100
    SLICE_X26Y147        FDCE                                         r  design_1_i/heartbeat_0/U0/counter_reg[17]/C
                         clock pessimism              0.162    12.400    
                         clock uncertainty           -0.160    12.240    
    SLICE_X26Y147        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    12.174    design_1_i/heartbeat_0/U0/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         12.174    
                         arrival time                          -4.271    
  -------------------------------------------------------------------
                         slack                                  7.903    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.038ns (33.929%)  route 0.074ns (66.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.546ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      1.247ns (routing 0.699ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.408ns (routing 0.783ns, distribution 0.625ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       1.247     1.358    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X38Y116        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y116        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.396 f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.074     1.470    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X38Y116        FDCE                                         f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       1.408     1.546    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X38Y116        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism             -0.175     1.371    
    SLICE_X38Y116        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     1.351    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.039ns (32.773%)  route 0.080ns (67.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.537ns
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      1.240ns (routing 0.699ns, distribution 0.541ns)
  Clock Net Delay (Destination): 1.399ns (routing 0.783ns, distribution 0.616ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       1.240     1.351    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y117        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y117        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.390 f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=185, routed)         0.080     1.470    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X40Y117        FDCE                                         f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       1.399     1.537    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X40Y117        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism             -0.175     1.362    
    SLICE_X40Y117        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     1.342    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.039ns (32.773%)  route 0.080ns (67.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.537ns
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      1.240ns (routing 0.699ns, distribution 0.541ns)
  Clock Net Delay (Destination): 1.399ns (routing 0.783ns, distribution 0.616ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       1.240     1.351    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y117        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y117        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.390 f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=185, routed)         0.080     1.470    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X40Y117        FDCE                                         f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       1.399     1.537    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X40Y117        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism             -0.175     1.362    
    SLICE_X40Y117        FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     1.342    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.038ns (23.171%)  route 0.126ns (76.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.550ns
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Net Delay (Source):      1.273ns (routing 0.699ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.412ns (routing 0.783ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       1.273     1.384    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y121        FDPE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y121        FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.422 f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.126     1.548    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X31Y119        FDPE                                         f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       1.412     1.550    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X31Y119        FDPE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.111     1.439    
    SLICE_X31Y119        FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.020     1.419    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           1.548    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.038ns (23.171%)  route 0.126ns (76.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.550ns
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Net Delay (Source):      1.273ns (routing 0.699ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.412ns (routing 0.783ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       1.273     1.384    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y121        FDPE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y121        FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.422 f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.126     1.548    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X31Y119        FDPE                                         f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       1.412     1.550    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X31Y119        FDPE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.111     1.439    
    SLICE_X31Y119        FDPE (Remov_EFF2_SLICEM_C_PRE)
                                                     -0.020     1.419    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           1.548    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.038ns (23.030%)  route 0.127ns (76.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.551ns
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Net Delay (Source):      1.273ns (routing 0.699ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.413ns (routing 0.783ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       1.273     1.384    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y121        FDPE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y121        FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.422 f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.127     1.549    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X31Y119        FDPE                                         f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       1.413     1.551    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X31Y119        FDPE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.111     1.440    
    SLICE_X31Y119        FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.020     1.420    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           1.549    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.040ns (30.075%)  route 0.093ns (69.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.585ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Net Delay (Source):      1.279ns (routing 0.699ns, distribution 0.580ns)
  Clock Net Delay (Destination): 1.447ns (routing 0.783ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       1.279     1.390    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X30Y121        FDPE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y121        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.430 f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.093     1.523    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X29Y121        FDPE                                         f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       1.447     1.585    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X29Y121        FDPE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.179     1.406    
    SLICE_X29Y121        FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                     -0.020     1.386    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.038ns (26.761%)  route 0.104ns (73.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Net Delay (Source):      1.273ns (routing 0.699ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.442ns (routing 0.783ns, distribution 0.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       1.273     1.384    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y121        FDPE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y121        FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.422 f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.104     1.526    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X31Y120        FDCE                                         f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       1.442     1.580    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X31Y120        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.172     1.408    
    SLICE_X31Y120        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     1.388    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           1.526    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.038ns (26.761%)  route 0.104ns (73.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Net Delay (Source):      1.273ns (routing 0.699ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.442ns (routing 0.783ns, distribution 0.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       1.273     1.384    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y121        FDPE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y121        FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.422 f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.104     1.526    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X31Y120        FDCE                                         f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       1.442     1.580    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X31Y120        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.172     1.408    
    SLICE_X31Y120        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     1.388    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           1.526    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.038ns (26.950%)  route 0.103ns (73.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.579ns
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Net Delay (Source):      1.273ns (routing 0.699ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.441ns (routing 0.783ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       1.273     1.384    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y121        FDPE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y121        FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.422 f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.103     1.525    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X31Y120        FDCE                                         f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=39202, routed)       1.441     1.579    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X31Y120        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.172     1.407    
    SLICE_X31Y120        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     1.387    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  0.138    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  To Clock:  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       39.212ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.212ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]/PRE
                            (recovery check against rising-edge clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        0.343ns  (logic 0.079ns (23.032%)  route 0.264ns (76.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.516ns = ( 84.516 - 80.000 ) 
    Source Clock Delay      (SCD):    5.501ns = ( 45.501 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.967ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.316ns (routing 0.171ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.160ns (routing 0.155ns, distribution 1.005ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       2.325    42.524    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    42.603 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.554    44.157    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.185 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.316    45.501    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X50Y146        FDRE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y146        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079    45.580 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=8, routed)           0.264    45.844    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X51Y148        FDPE                                         f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       2.070    82.230    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    82.289 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.043    83.332    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    83.356 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.160    84.516    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X51Y148        FDPE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]/C
                         clock pessimism              0.967    85.483    
                         clock uncertainty           -0.360    85.122    
    SLICE_X51Y148        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.066    85.056    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]
  -------------------------------------------------------------------
                         required time                         85.056    
                         arrival time                         -45.844    
  -------------------------------------------------------------------
                         slack                                 39.212    

Slack (MET) :             39.212ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]/CLR
                            (recovery check against rising-edge clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        0.343ns  (logic 0.079ns (23.032%)  route 0.264ns (76.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.516ns = ( 84.516 - 80.000 ) 
    Source Clock Delay      (SCD):    5.501ns = ( 45.501 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.967ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.316ns (routing 0.171ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.160ns (routing 0.155ns, distribution 1.005ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       2.325    42.524    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    42.603 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.554    44.157    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.185 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.316    45.501    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X50Y146        FDRE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y146        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079    45.580 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=8, routed)           0.264    45.844    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X51Y148        FDCE                                         f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       2.070    82.230    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    82.289 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.043    83.332    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    83.356 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.160    84.516    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X51Y148        FDCE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]/C
                         clock pessimism              0.967    85.483    
                         clock uncertainty           -0.360    85.122    
    SLICE_X51Y148        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    85.056    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]
  -------------------------------------------------------------------
                         required time                         85.056    
                         arrival time                         -45.844    
  -------------------------------------------------------------------
                         slack                                 39.212    

Slack (MET) :             39.212ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/CLR
                            (recovery check against rising-edge clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        0.343ns  (logic 0.079ns (23.032%)  route 0.264ns (76.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.516ns = ( 84.516 - 80.000 ) 
    Source Clock Delay      (SCD):    5.501ns = ( 45.501 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.967ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.316ns (routing 0.171ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.160ns (routing 0.155ns, distribution 1.005ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       2.325    42.524    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    42.603 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.554    44.157    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.185 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.316    45.501    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X50Y146        FDRE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y146        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079    45.580 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=8, routed)           0.264    45.844    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X51Y148        FDCE                                         f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       2.070    82.230    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    82.289 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.043    83.332    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    83.356 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.160    84.516    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X51Y148        FDCE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/C
                         clock pessimism              0.967    85.483    
                         clock uncertainty           -0.360    85.122    
    SLICE_X51Y148        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066    85.056    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]
  -------------------------------------------------------------------
                         required time                         85.056    
                         arrival time                         -45.844    
  -------------------------------------------------------------------
                         slack                                 39.212    

Slack (MET) :             39.212ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[3]/PRE
                            (recovery check against rising-edge clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        0.343ns  (logic 0.079ns (23.032%)  route 0.264ns (76.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.516ns = ( 84.516 - 80.000 ) 
    Source Clock Delay      (SCD):    5.501ns = ( 45.501 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.967ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.316ns (routing 0.171ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.160ns (routing 0.155ns, distribution 1.005ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       2.325    42.524    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    42.603 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.554    44.157    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.185 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.316    45.501    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X50Y146        FDRE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y146        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079    45.580 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=8, routed)           0.264    45.844    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X51Y148        FDPE                                         f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       2.070    82.230    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    82.289 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.043    83.332    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    83.356 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.160    84.516    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X51Y148        FDPE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[3]/C
                         clock pessimism              0.967    85.483    
                         clock uncertainty           -0.360    85.122    
    SLICE_X51Y148        FDPE (Recov_FFF2_SLICEL_C_PRE)
                                                     -0.066    85.056    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[3]
  -------------------------------------------------------------------
                         required time                         85.056    
                         arrival time                         -45.844    
  -------------------------------------------------------------------
                         slack                                 39.212    

Slack (MET) :             39.212ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]/CLR
                            (recovery check against rising-edge clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        0.343ns  (logic 0.079ns (23.032%)  route 0.264ns (76.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.516ns = ( 84.516 - 80.000 ) 
    Source Clock Delay      (SCD):    5.501ns = ( 45.501 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.967ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.316ns (routing 0.171ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.160ns (routing 0.155ns, distribution 1.005ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       2.325    42.524    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    42.603 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.554    44.157    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.185 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.316    45.501    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X50Y146        FDRE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y146        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079    45.580 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=8, routed)           0.264    45.844    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X51Y148        FDCE                                         f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       2.070    82.230    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    82.289 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.043    83.332    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    83.356 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.160    84.516    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X51Y148        FDCE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]/C
                         clock pessimism              0.967    85.483    
                         clock uncertainty           -0.360    85.122    
    SLICE_X51Y148        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066    85.056    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]
  -------------------------------------------------------------------
                         required time                         85.056    
                         arrival time                         -45.844    
  -------------------------------------------------------------------
                         slack                                 39.212    

Slack (MET) :             39.212ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]/CLR
                            (recovery check against rising-edge clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        0.343ns  (logic 0.079ns (23.032%)  route 0.264ns (76.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.516ns = ( 84.516 - 80.000 ) 
    Source Clock Delay      (SCD):    5.501ns = ( 45.501 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.967ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.316ns (routing 0.171ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.160ns (routing 0.155ns, distribution 1.005ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171    40.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       2.325    42.524    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    42.603 f  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.554    44.157    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    44.185 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.316    45.501    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
    SLICE_X50Y146        FDRE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y146        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079    45.580 f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=8, routed)           0.264    45.844    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X51Y148        FDCE                                         f  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       2.070    82.230    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    82.289 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.043    83.332    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    83.356 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.160    84.516    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X51Y148        FDCE                                         r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]/C
                         clock pessimism              0.967    85.483    
                         clock uncertainty           -0.360    85.122    
    SLICE_X51Y148        FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066    85.056    design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]
  -------------------------------------------------------------------
                         required time                         85.056    
                         arrival time                         -45.844    
  -------------------------------------------------------------------
                         slack                                 39.212    

Slack (MET) :             77.487ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 0.191ns (9.227%)  route 1.879ns (90.773%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.601ns = ( 85.601 - 80.000 ) 
    Source Clock Delay      (SCD):    6.849ns
    Clock Pessimism Removal (CPR):    1.031ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.629ns (routing 0.639ns, distribution 0.990ns)
  Clock Net Delay (Destination): 1.310ns (routing 0.580ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       2.325     2.524    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.603 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.554     4.157    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.185 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.943     5.128    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     5.220 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.629     6.849    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y144        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y144        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     6.930 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.824     7.754    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state[2]
    SLICE_X50Y144        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.110     7.864 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.055     8.919    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X39Y121        FDCE                                         f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       2.070    82.230    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    82.289 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.043    83.332    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    83.356 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.856    84.212    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    84.291 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.310    85.601    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/tck
    SLICE_X39Y121        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              1.031    86.632    
                         clock uncertainty           -0.160    86.472    
    SLICE_X39Y121        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    86.406    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         86.406    
                         arrival time                          -8.919    
  -------------------------------------------------------------------
                         slack                                 77.487    

Slack (MET) :             77.487ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 0.191ns (9.227%)  route 1.879ns (90.773%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.601ns = ( 85.601 - 80.000 ) 
    Source Clock Delay      (SCD):    6.849ns
    Clock Pessimism Removal (CPR):    1.031ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.629ns (routing 0.639ns, distribution 0.990ns)
  Clock Net Delay (Destination): 1.310ns (routing 0.580ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       2.325     2.524    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.603 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.554     4.157    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.185 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.943     5.128    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     5.220 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.629     6.849    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y144        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y144        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     6.930 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.824     7.754    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state[2]
    SLICE_X50Y144        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.110     7.864 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.055     8.919    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X39Y121        FDCE                                         f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       2.070    82.230    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    82.289 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.043    83.332    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    83.356 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.856    84.212    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    84.291 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.310    85.601    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/tck
    SLICE_X39Y121        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              1.031    86.632    
                         clock uncertainty           -0.160    86.472    
    SLICE_X39Y121        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.066    86.406    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         86.406    
                         arrival time                          -8.919    
  -------------------------------------------------------------------
                         slack                                 77.487    

Slack (MET) :             77.583ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.191ns (9.656%)  route 1.787ns (90.344%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.605ns = ( 85.605 - 80.000 ) 
    Source Clock Delay      (SCD):    6.849ns
    Clock Pessimism Removal (CPR):    1.031ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.629ns (routing 0.639ns, distribution 0.990ns)
  Clock Net Delay (Destination): 1.314ns (routing 0.580ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       2.325     2.524    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.603 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.554     4.157    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.185 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.943     5.128    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     5.220 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.629     6.849    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y144        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y144        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     6.930 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.824     7.754    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state[2]
    SLICE_X50Y144        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.110     7.864 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.963     8.827    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X40Y120        FDCE                                         f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       2.070    82.230    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    82.289 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.043    83.332    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    83.356 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.856    84.212    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    84.291 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.314    85.605    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/tck
    SLICE_X40Y120        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              1.031    86.636    
                         clock uncertainty           -0.160    86.476    
    SLICE_X40Y120        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    86.410    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         86.410    
                         arrival time                          -8.827    
  -------------------------------------------------------------------
                         slack                                 77.583    

Slack (MET) :             77.583ns  (required time - arrival time)
  Source:                 design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.191ns (9.656%)  route 1.787ns (90.344%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.605ns = ( 85.605 - 80.000 ) 
    Source Clock Delay      (SCD):    6.849ns
    Clock Pessimism Removal (CPR):    1.031ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.629ns (routing 0.639ns, distribution 0.990ns)
  Clock Net Delay (Destination): 1.314ns (routing 0.580ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       2.325     2.524    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.603 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.554     4.157    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.185 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.943     5.128    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     5.220 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.629     6.849    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y144        FDRE                                         r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y144        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     6.930 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.824     7.754    design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state[2]
    SLICE_X50Y144        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.110     7.864 r  design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.963     8.827    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X40Y120        FDCE                                         f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    80.135    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.160 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       2.070    82.230    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    82.289 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.043    83.332    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    83.356 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.856    84.212    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    84.291 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         1.314    85.605    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/tck
    SLICE_X40Y120        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              1.031    86.636    
                         clock uncertainty           -0.160    86.476    
    SLICE_X40Y120        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    86.410    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         86.410    
                         arrival time                          -8.827    
  -------------------------------------------------------------------
                         slack                                 77.583    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
                            (removal check against rising-edge clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.039ns (28.261%)  route 0.099ns (71.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.294ns
    Source Clock Delay      (SCD):    3.658ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Net Delay (Source):      0.826ns (routing 0.351ns, distribution 0.475ns)
  Clock Net Delay (Destination): 0.941ns (routing 0.393ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       1.273     1.384    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.423 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.819     2.242    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.259 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.521     2.780    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.832 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.826     3.658    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/tck
    SLICE_X33Y121        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y121        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     3.697 f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.099     3.796    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X35Y121        FDCE                                         f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       1.437     1.575    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.053     1.628 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.068     2.696    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.715 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.577     3.292    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     3.353 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.941     4.294    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/tck
    SLICE_X35Y121        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/C
                         clock pessimism             -0.589     3.705    
    SLICE_X35Y121        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     3.685    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.685    
                         arrival time                           3.796    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CLR
                            (removal check against rising-edge clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.039ns (28.261%)  route 0.099ns (71.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.294ns
    Source Clock Delay      (SCD):    3.658ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Net Delay (Source):      0.826ns (routing 0.351ns, distribution 0.475ns)
  Clock Net Delay (Destination): 0.941ns (routing 0.393ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       1.273     1.384    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.423 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.819     2.242    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.259 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.521     2.780    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.832 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.826     3.658    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/tck
    SLICE_X33Y121        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y121        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     3.697 f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.099     3.796    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X35Y121        FDCE                                         f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       1.437     1.575    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.053     1.628 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.068     2.696    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.715 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.577     3.292    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     3.353 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.941     4.294    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/tck
    SLICE_X35Y121        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                         clock pessimism             -0.589     3.705    
    SLICE_X35Y121        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     3.685    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.685    
                         arrival time                           3.796    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/CLR
                            (removal check against rising-edge clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.039ns (28.261%)  route 0.099ns (71.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.294ns
    Source Clock Delay      (SCD):    3.658ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Net Delay (Source):      0.826ns (routing 0.351ns, distribution 0.475ns)
  Clock Net Delay (Destination): 0.941ns (routing 0.393ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       1.273     1.384    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.423 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.819     2.242    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.259 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.521     2.780    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.832 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.826     3.658    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/tck
    SLICE_X33Y121        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y121        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     3.697 f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.099     3.796    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X35Y121        FDCE                                         f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       1.437     1.575    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.053     1.628 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.068     2.696    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.715 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.577     3.292    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     3.353 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.941     4.294    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/tck
    SLICE_X35Y121        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
                         clock pessimism             -0.589     3.705    
    SLICE_X35Y121        FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020     3.685    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.685    
                         arrival time                           3.796    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/CLR
                            (removal check against rising-edge clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.039ns (28.261%)  route 0.099ns (71.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.294ns
    Source Clock Delay      (SCD):    3.658ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Net Delay (Source):      0.826ns (routing 0.351ns, distribution 0.475ns)
  Clock Net Delay (Destination): 0.941ns (routing 0.393ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       1.273     1.384    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.423 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.819     2.242    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.259 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.521     2.780    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.832 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.826     3.658    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/tck
    SLICE_X33Y121        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y121        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     3.697 f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.099     3.796    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X35Y121        FDCE                                         f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       1.437     1.575    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.053     1.628 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.068     2.696    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.715 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.577     3.292    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     3.353 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.941     4.294    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/tck
    SLICE_X35Y121        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                         clock pessimism             -0.589     3.705    
    SLICE_X35Y121        FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.020     3.685    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.685    
                         arrival time                           3.796    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR
                            (removal check against rising-edge clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.039ns (28.261%)  route 0.099ns (71.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.294ns
    Source Clock Delay      (SCD):    3.658ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Net Delay (Source):      0.826ns (routing 0.351ns, distribution 0.475ns)
  Clock Net Delay (Destination): 0.941ns (routing 0.393ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       1.273     1.384    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.423 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.819     2.242    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.259 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.521     2.780    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.832 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.826     3.658    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/tck
    SLICE_X33Y121        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y121        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     3.697 f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.099     3.796    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X35Y121        FDCE                                         f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       1.437     1.575    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.053     1.628 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.068     2.696    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.715 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.577     3.292    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     3.353 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.941     4.294    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/tck
    SLICE_X35Y121        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                         clock pessimism             -0.589     3.705    
    SLICE_X35Y121        FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.020     3.685    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.685    
                         arrival time                           3.796    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CLR
                            (removal check against rising-edge clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.039ns (28.261%)  route 0.099ns (71.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.294ns
    Source Clock Delay      (SCD):    3.658ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Net Delay (Source):      0.826ns (routing 0.351ns, distribution 0.475ns)
  Clock Net Delay (Destination): 0.941ns (routing 0.393ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       1.273     1.384    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.423 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.819     2.242    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.259 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.521     2.780    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.832 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.826     3.658    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/tck
    SLICE_X33Y121        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y121        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     3.697 f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.099     3.796    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X35Y121        FDCE                                         f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       1.437     1.575    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.053     1.628 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.068     2.696    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.715 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.577     3.292    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     3.353 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.941     4.294    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/tck
    SLICE_X35Y121        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
                         clock pessimism             -0.589     3.705    
    SLICE_X35Y121        FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                     -0.020     3.685    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.685    
                         arrival time                           3.796    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR
                            (removal check against rising-edge clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.039ns (28.261%)  route 0.099ns (71.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.294ns
    Source Clock Delay      (SCD):    3.658ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Net Delay (Source):      0.826ns (routing 0.351ns, distribution 0.475ns)
  Clock Net Delay (Destination): 0.941ns (routing 0.393ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       1.273     1.384    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.423 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.819     2.242    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.259 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.521     2.780    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.832 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.826     3.658    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/tck
    SLICE_X33Y121        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y121        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     3.697 f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.099     3.796    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X35Y121        FDCE                                         f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       1.437     1.575    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.053     1.628 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.068     2.696    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.715 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.577     3.292    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     3.353 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.941     4.294    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/tck
    SLICE_X35Y121        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                         clock pessimism             -0.589     3.705    
    SLICE_X35Y121        FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     3.685    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.685    
                         arrival time                           3.796    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/CLR
                            (removal check against rising-edge clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.039ns (28.261%)  route 0.099ns (71.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.294ns
    Source Clock Delay      (SCD):    3.658ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Net Delay (Source):      0.826ns (routing 0.351ns, distribution 0.475ns)
  Clock Net Delay (Destination): 0.941ns (routing 0.393ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       1.273     1.384    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.423 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.819     2.242    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.259 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.521     2.780    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.832 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.826     3.658    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/tck
    SLICE_X33Y121        FDRE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y121        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     3.697 f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.099     3.796    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X35Y121        FDCE                                         f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       1.437     1.575    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.053     1.628 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.068     2.696    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.715 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.577     3.292    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     3.353 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.941     4.294    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/tck
    SLICE_X35Y121        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                         clock pessimism             -0.589     3.705    
    SLICE_X35Y121        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     3.685    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.685    
                         arrival time                           3.796    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.038ns (25.166%)  route 0.113ns (74.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.295ns
    Source Clock Delay      (SCD):    3.656ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Net Delay (Source):      0.824ns (routing 0.351ns, distribution 0.473ns)
  Clock Net Delay (Destination): 0.942ns (routing 0.393ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       1.273     1.384    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.423 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.819     2.242    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.259 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.521     2.780    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.832 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.824     3.656    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X31Y121        FDPE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y121        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     3.694 f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.113     3.807    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X33Y122        FDCE                                         f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       1.437     1.575    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.053     1.628 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.068     2.696    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.715 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.577     3.292    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     3.353 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.942     4.295    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X33Y122        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.589     3.706    
    SLICE_X33Y122        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     3.686    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.686    
                         arrival time                           3.807    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.038ns (25.166%)  route 0.113ns (74.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.295ns
    Source Clock Delay      (SCD):    3.656ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Net Delay (Source):      0.824ns (routing 0.351ns, distribution 0.473ns)
  Clock Net Delay (Destination): 0.942ns (routing 0.393ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       1.273     1.384    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.423 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.819     2.242    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.259 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.521     2.780    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.832 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.824     3.656    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X31Y121        FDPE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y121        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     3.694 f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.113     3.807    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X33Y122        FDCE                                         f  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=39202, routed)       1.437     1.575    design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.053     1.628 r  design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.068     2.696    design_1_i/debug_bridge_0/U0/bsip/U0/tap_tck
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.715 r  design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.577     3.292    design_1_i/debug_bridge_0/U0/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     3.353 r  design_1_i/debug_bridge_0/U0/bs_mux/inst/u_bufg_mux/O
    X1Y1 (CLOCK_ROOT)    net (fo=508, routed)         0.942     4.295    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X33Y122        FDCE                                         r  design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.589     3.706    
    SLICE_X33Y122        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     3.686    design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.686    
                         arrival time                           3.807    
  -------------------------------------------------------------------
                         slack                                  0.121    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_pl_0
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        9.232ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.232ns  (required time - arrival time)
  Source:                 design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.793ns  (logic 0.079ns (9.962%)  route 0.714ns (90.038%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y104                                     0.000     0.000 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X25Y104        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.714     0.793    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X22Y103        FDRE                                         r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X22Y103        FDRE (Setup_fdre_C_D)        0.025    10.025    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.793    
  -------------------------------------------------------------------
                         slack                                  9.232    

Slack (MET) :             9.261ns  (required time - arrival time)
  Source:                 design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.764ns  (logic 0.078ns (10.209%)  route 0.686ns (89.791%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y104                                     0.000     0.000 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X25Y104        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.686     0.764    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X22Y104        FDRE                                         r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X22Y104        FDRE (Setup_fdre_C_D)        0.025    10.025    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.764    
  -------------------------------------------------------------------
                         slack                                  9.261    

Slack (MET) :             9.265ns  (required time - arrival time)
  Source:                 design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.760ns  (logic 0.080ns (10.526%)  route 0.680ns (89.474%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y109                                     0.000     0.000 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X25Y109        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.680     0.760    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X22Y109        FDRE                                         r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X22Y109        FDRE (Setup_fdre_C_D)        0.025    10.025    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.760    
  -------------------------------------------------------------------
                         slack                                  9.265    

Slack (MET) :             9.272ns  (required time - arrival time)
  Source:                 design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.753ns  (logic 0.078ns (10.359%)  route 0.675ns (89.641%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y102                                     0.000     0.000 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X25Y102        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.675     0.753    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X22Y101        FDRE                                         r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X22Y101        FDRE (Setup_fdre_C_D)        0.025    10.025    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.753    
  -------------------------------------------------------------------
                         slack                                  9.272    

Slack (MET) :             9.315ns  (required time - arrival time)
  Source:                 design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.710ns  (logic 0.079ns (11.127%)  route 0.631ns (88.873%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y102                                     0.000     0.000 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X25Y102        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.631     0.710    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X22Y102        FDRE                                         r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X22Y102        FDRE (Setup_fdre_C_D)        0.025    10.025    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.710    
  -------------------------------------------------------------------
                         slack                                  9.315    

Slack (MET) :             9.447ns  (required time - arrival time)
  Source:                 design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.578ns  (logic 0.078ns (13.495%)  route 0.500ns (86.505%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y101                                     0.000     0.000 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X25Y101        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.500     0.578    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X22Y101        FDRE                                         r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X22Y101        FDRE (Setup_fdre_C_D)        0.025    10.025    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.578    
  -------------------------------------------------------------------
                         slack                                  9.447    

Slack (MET) :             9.473ns  (required time - arrival time)
  Source:                 design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.552ns  (logic 0.078ns (14.130%)  route 0.474ns (85.870%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106                                     0.000     0.000 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X29Y106        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.474     0.552    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X29Y104        FDRE                                         r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X29Y104        FDRE (Setup_fdre_C_D)        0.025    10.025    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.552    
  -------------------------------------------------------------------
                         slack                                  9.473    

Slack (MET) :             9.477ns  (required time - arrival time)
  Source:                 design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.548ns  (logic 0.079ns (14.416%)  route 0.469ns (85.584%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y103                                     0.000     0.000 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X27Y103        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.469     0.548    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X27Y103        FDRE                                         r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X27Y103        FDRE (Setup_fdre_C_D)        0.025    10.025    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.548    
  -------------------------------------------------------------------
                         slack                                  9.477    

Slack (MET) :             9.506ns  (required time - arrival time)
  Source:                 design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.519ns  (logic 0.079ns (15.222%)  route 0.440ns (84.778%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100                                     0.000     0.000 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X26Y100        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.440     0.519    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X25Y100        FDRE                                         r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X25Y100        FDRE (Setup_fdre_C_D)        0.025    10.025    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.519    
  -------------------------------------------------------------------
                         slack                                  9.506    

Slack (MET) :             9.577ns  (required time - arrival time)
  Source:                 design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.448ns  (logic 0.079ns (17.634%)  route 0.369ns (82.366%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y116                                     0.000     0.000 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X26Y116        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.369     0.448    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X26Y116        FDRE                                         r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X26Y116        FDRE (Setup_fdre_C_D)        0.025    10.025    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.448    
  -------------------------------------------------------------------
                         slack                                  9.577    





