{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1572998616092 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1572998616092 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ProcessadorAOC EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"ProcessadorAOC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1572998616111 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1572998616175 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1572998616176 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1572998616541 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1572998616546 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572998616640 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572998616640 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572998616640 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572998616640 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572998616640 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572998616640 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572998616640 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572998616640 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572998616640 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1572998616640 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/jimmy/YouseiOS-master/" { { 0 { 0 ""} 0 8085 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572998616652 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/jimmy/YouseiOS-master/" { { 0 { 0 ""} 0 8087 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572998616652 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/jimmy/YouseiOS-master/" { { 0 { 0 ""} 0 8089 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572998616652 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/jimmy/YouseiOS-master/" { { 0 { 0 ""} 0 8091 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572998616652 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/jimmy/YouseiOS-master/" { { 0 { 0 ""} 0 8093 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572998616652 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1572998616652 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1572998616656 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1572998617369 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "258 260 " "No exact pin location assignment(s) for 258 pins of 260 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1572998618012 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ProcessadorAOC.sdc " "Synopsys Design Constraints File file not found: 'ProcessadorAOC.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1572998618744 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1572998618744 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1572998618787 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1572998618787 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1572998618788 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock50M~input (placed in PIN AG14 (CLK15, DIFFCLK_6p)) " "Automatically promoted node Clock50M~input (placed in PIN AG14 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572998619313 ""}  } { { "YouseiOS.v" "" { Text "/home/jimmy/YouseiOS-master/YouseiOS.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "/home/jimmy/YouseiOS-master/" { { 0 { 0 ""} 0 8079 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572998619313 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1572998619865 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1572998619869 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1572998619870 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1572998619877 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1572998619885 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1572998619893 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1572998620088 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1572998620093 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1572998620093 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "258 unused 2.5V 0 258 0 " "Number of I/O pins in group: 258 (unused VREF, 2.5V VCCIO, 0 input, 258 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1572998620101 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1572998620101 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1572998620101 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572998620102 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572998620102 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 72 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572998620102 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572998620102 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 64 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572998620102 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572998620102 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572998620102 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572998620102 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1572998620102 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1572998620102 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display1\[0\] " "Node \"Display1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display1\[1\] " "Node \"Display1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display1\[2\] " "Node \"Display1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display1\[3\] " "Node \"Display1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display1\[4\] " "Node \"Display1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display1\[5\] " "Node \"Display1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display1\[6\] " "Node \"Display1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display2\[0\] " "Node \"Display2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display2\[1\] " "Node \"Display2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display2\[2\] " "Node \"Display2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display2\[3\] " "Node \"Display2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display2\[4\] " "Node \"Display2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display2\[5\] " "Node \"Display2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display2\[6\] " "Node \"Display2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display3\[0\] " "Node \"Display3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display3\[1\] " "Node \"Display3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display3\[2\] " "Node \"Display3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display3\[3\] " "Node \"Display3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display3\[4\] " "Node \"Display3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display3\[5\] " "Node \"Display3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display3\[6\] " "Node \"Display3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display4\[0\] " "Node \"Display4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display4\[1\] " "Node \"Display4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display4\[2\] " "Node \"Display4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display4\[3\] " "Node \"Display4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display4\[4\] " "Node \"Display4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display4\[5\] " "Node \"Display4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display4\[6\] " "Node \"Display4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display5\[0\] " "Node \"Display5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display5\[1\] " "Node \"Display5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display5\[2\] " "Node \"Display5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display5\[3\] " "Node \"Display5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display5\[4\] " "Node \"Display5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display5\[5\] " "Node \"Display5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display5\[6\] " "Node \"Display5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display6\[0\] " "Node \"Display6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display6\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display6\[1\] " "Node \"Display6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display6\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display6\[2\] " "Node \"Display6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display6\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display6\[3\] " "Node \"Display6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display6\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display6\[4\] " "Node \"Display6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display6\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display6\[5\] " "Node \"Display6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display6\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display6\[6\] " "Node \"Display6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display6\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display7\[0\] " "Node \"Display7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display7\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display7\[1\] " "Node \"Display7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display7\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display7\[2\] " "Node \"Display7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display7\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display7\[3\] " "Node \"Display7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display7\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display7\[4\] " "Node \"Display7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display7\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display7\[5\] " "Node \"Display7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display7\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display7\[6\] " "Node \"Display7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display7\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display8\[0\] " "Node \"Display8\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display8\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display8\[1\] " "Node \"Display8\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display8\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display8\[2\] " "Node \"Display8\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display8\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display8\[3\] " "Node \"Display8\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display8\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display8\[4\] " "Node \"Display8\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display8\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display8\[5\] " "Node \"Display8\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display8\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Display8\[6\] " "Node \"Display8\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Display8\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Set " "Node \"Set\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Set" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Swap " "Node \"Swap\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Swap" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Switches\[0\] " "Node \"Switches\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Switches\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Switches\[10\] " "Node \"Switches\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Switches\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Switches\[11\] " "Node \"Switches\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Switches\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Switches\[12\] " "Node \"Switches\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Switches\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Switches\[1\] " "Node \"Switches\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Switches\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Switches\[2\] " "Node \"Switches\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Switches\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Switches\[3\] " "Node \"Switches\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Switches\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Switches\[4\] " "Node \"Switches\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Switches\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Switches\[5\] " "Node \"Switches\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Switches\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Switches\[6\] " "Node \"Switches\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Switches\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Switches\[7\] " "Node \"Switches\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Switches\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Switches\[8\] " "Node \"Switches\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Switches\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Switches\[9\] " "Node \"Switches\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Switches\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Type " "Node \"Type\" is assigned to location or region, but does not exist in design" {  } { { "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jimmy/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Type" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1572998620985 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1572998620985 ""}