# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 12
attribute \cells_not_processed 1
attribute \src "dut.sv:2.1-43.10"
module \simple_nested_struct_nopack
  attribute \src "dut.sv:3.25-3.32"
  wire width 62 input 1 \in_data
  attribute \src "dut.sv:4.25-4.33"
  wire width 62 output 2 \out_data
  attribute \src "dut.sv:22.21-22.30"
  attribute \wiretype "\\nested_struct_t"
  wire width 62 \in_struct
  attribute \src "dut.sv:23.21-23.31"
  attribute \wiretype "\\nested_struct_t"
  wire width 62 \out_struct
  attribute \src "dut.sv:30.5-41.8"
  wire width 62 $0\out_struct
  wire width 8 $auto$expression.cpp:1995:import_operation$2
  wire width 32 $auto$rtlil.cc:3388:Xor$5
  wire $auto$rtlil.cc:3386:And$7
  wire width 16 $auto$expression.cpp:1995:import_operation$8
  wire width 4 $auto$rtlil.cc:3387:Or$11
  cell $add $add$dut.sv:35$3
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A \in_struct [61:54]
    connect \B 8'00000001
    connect \Y $auto$expression.cpp:1995:import_operation$2
  end
  cell $xor $xor$dut.sv:36$4
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \in_struct [53:22]
    connect \B 32'11011110101011011011111011101111
    connect \Y $auto$rtlil.cc:3388:Xor$5
  end
  cell $and $and$dut.sv:37$6
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \in_struct [21]
    connect \B \in_struct [0]
    connect \Y $auto$rtlil.cc:3386:And$7
  end
  cell $add $add$dut.sv:38$9
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A \in_struct [20:5]
    connect \B 16'0000000001100100
    connect \Y $auto$expression.cpp:1995:import_operation$8
  end
  cell $or $or$dut.sv:39$10
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \in_struct [4:1]
    connect \B 4'1010
    connect \Y $auto$rtlil.cc:3387:Or$11
  end
  attribute \src "dut.sv:30.5-41.8"
  process $proc$dut.sv:30$1
    assign $0\out_struct \out_struct
    assign $0\out_struct \in_struct
    assign $0\out_struct [61:54] $auto$expression.cpp:1995:import_operation$2
    assign $0\out_struct [53:22] $auto$rtlil.cc:3388:Xor$5
    assign $0\out_struct [21] $auto$rtlil.cc:3386:And$7
    assign $0\out_struct [20:5] $auto$expression.cpp:1995:import_operation$8
    assign $0\out_struct [4:1] $auto$rtlil.cc:3387:Or$11
    assign $0\out_struct [0] \in_struct [21]
    sync always
      update \out_struct $0\out_struct
  end
  connect \in_struct \in_data
  connect \out_data \out_struct
end
