INTSTYLE=ise
INFILE=/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me/fifo/ipcore_dir/mig_39_2/example_design/par/example_top.ncd
OUTFILE=/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me/fifo/ipcore_dir/mig_39_2/example_design/par/example_top.bit
FAMILY=Spartan6
PART=xc6slx45-3csg324
WORKINGDIR=/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/ex_fifo-me/fifo/ipcore_dir/mig_39_2/example_design/par
LICENSE=WebPack
USER_INFO=202198533_0_0_474
