

================================================================
== Vitis HLS Report for 'mod_product'
================================================================
* Date:           Thu Dec 12 16:45:52 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.584 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Mod_Product  |      256|      256|         2|          1|          1|   256|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    377|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     580|    132|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     63|    -|
|Register         |        -|    -|    1039|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1619|    572|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-------------------------+---------+----+-----+-----+-----+
    |          Instance          |          Module         | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------+-------------------------+---------+----+-----+-----+-----+
    |sub_257ns_257ns_257_2_1_U1  |sub_257ns_257ns_257_2_1  |        0|   0|  580|  132|    0|
    +----------------------------+-------------------------+---------+----+-----+-----+-----+
    |Total                       |                         |        0|   0|  580|  132|    0|
    +----------------------------+-------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+-----+------------+------------+
    |i_4_fu_85_p2           |         +|   0|  0|   14|           9|           1|
    |icmp_ln1035_fu_102_p2  |      icmp|   0|  0|   93|         258|         258|
    |icmp_ln59_fu_79_p2     |      icmp|   0|  0|   11|           9|          10|
    |t_V_3_fu_123_p3        |    select|   0|  0|  257|           1|         257|
    |ap_enable_pp0          |       xor|   0|  0|    2|           1|           2|
    +-----------------------+----------+----+---+-----+------------+------------+
    |Total                  |          |   0|  0|  377|         278|         528|
    +-----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2      |   9|          2|    1|          2|
    |ap_sig_allocacmp_rhs_load    |   9|          2|  257|        514|
    |ap_sig_allocacmp_rhs_load_1  |   9|          2|  257|        514|
    |i_fu_38                      |   9|          2|    9|         18|
    |rhs_fu_34                    |   9|          2|  257|        514|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  63|         14|  783|       1566|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |    1|   0|    1|          0|
    |conv_i_reg_156           |  256|   0|  258|          2|
    |i_fu_38                  |    9|   0|    9|          0|
    |icmp_ln1035_reg_169      |    1|   0|    1|          0|
    |rhs_fu_34                |  257|   0|  257|          0|
    |t_V_2_reg_174            |  256|   0|  257|          1|
    |zext_ln186_reg_161       |  256|   0|  257|          1|
    +-------------------------+-----+----+-----+-----------+
    |Total                    | 1039|   0| 1043|          4|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|   mod_product|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|   mod_product|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|   mod_product|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|   mod_product|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|   mod_product|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|   mod_product|  return value|
|ap_return  |  out|  256|  ap_ctrl_hs|   mod_product|  return value|
|b          |   in|  256|     ap_none|             b|        scalar|
|N          |   in|  256|     ap_none|             N|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

