

================================================================
== Vivado HLS Report for 'xillybus_wrapper'
================================================================
* Date:           Sat May 19 01:16:03 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        hog_svm_fpga
* Solution:       hog_svm_fpga
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+------+------+----------+
    |    Latency    |   Interval  | Pipeline |
    |  min  |  max  |  min |  max |   Type   |
    +-------+-------+------+------+----------+
    |  25173|  25173|  9922|  9922| dataflow |
    +-------+-------+------+------+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 9, States = { 1 2 3 4 5 6 7 8 9 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 

* FSM state operations: 

 <State 1> : 0.00ns
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_channel = alloca float, align 4"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%image_V = alloca [4096 x i8], align 1"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%cells_bin_V = alloca [576 x i32], align 4" [hog_svm_fpga/xillybus_wrapper.cpp:208]
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%cells_mag_sq_V = alloca [64 x i64], align 8" [hog_svm_fpga/xillybus_wrapper.cpp:208]
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%grad_vote_magnitude_s = alloca [4096 x i26], align 4" [hog_svm_fpga/xillybus_wrapper.cpp:226]
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%grad_vote_bin_V = alloca [4096 x i4], align 1" [hog_svm_fpga/xillybus_wrapper.cpp:226]
ST_1 : Operation 16 [2/2] (0.00ns)   --->   "call fastcc void @Loop_1_proc(i32* %in_r, [4096 x i8]* %image_V)"   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 2> : 0.00ns
ST_2 : Operation 17 [1/2] (0.00ns)   --->   "call fastcc void @Loop_1_proc(i32* %in_r, [4096 x i8]* %image_V)"   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 3> : 0.00ns
ST_3 : Operation 18 [2/2] (0.00ns)   --->   "call fastcc void @compute_gradients([4096 x i8]* %image_V, [4096 x i26]* %grad_vote_magnitude_s, [4096 x i4]* %grad_vote_bin_V) nounwind" [hog_svm_fpga/xillybus_wrapper.cpp:227]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 4> : 0.00ns
ST_4 : Operation 19 [1/2] (0.00ns)   --->   "call fastcc void @compute_gradients([4096 x i8]* %image_V, [4096 x i26]* %grad_vote_magnitude_s, [4096 x i4]* %grad_vote_bin_V) nounwind" [hog_svm_fpga/xillybus_wrapper.cpp:227]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 5> : 0.00ns
ST_5 : Operation 20 [2/2] (0.00ns)   --->   "call fastcc void @compute_cells([4096 x i26]* %grad_vote_magnitude_s, [4096 x i4]* %grad_vote_bin_V, [576 x i32]* %cells_bin_V, [64 x i64]* %cells_mag_sq_V) nounwind" [hog_svm_fpga/xillybus_wrapper.cpp:230]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 6> : 0.00ns
ST_6 : Operation 21 [1/2] (0.00ns)   --->   "call fastcc void @compute_cells([4096 x i26]* %grad_vote_magnitude_s, [4096 x i4]* %grad_vote_bin_V, [576 x i32]* %cells_bin_V, [64 x i64]* %cells_mag_sq_V) nounwind" [hog_svm_fpga/xillybus_wrapper.cpp:230]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 7> : 0.00ns
ST_7 : Operation 22 [2/2] (0.00ns)   --->   "call fastcc void @svm_detect(float* %tmp_channel, [576 x i32]* %cells_bin_V, [64 x i64]* %cells_mag_sq_V) nounwind" [hog_svm_fpga/xillybus_wrapper.cpp:234]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 8> : 4.37ns
ST_8 : Operation 23 [1/2] (4.36ns)   --->   "call fastcc void @svm_detect(float* %tmp_channel, [576 x i32]* %cells_bin_V, [64 x i64]* %cells_mag_sq_V) nounwind" [hog_svm_fpga/xillybus_wrapper.cpp:234]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 9> : 3.63ns
ST_9 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str2) nounwind" [hog_svm_fpga/xillybus_wrapper.cpp:201]
ST_9 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_r) nounwind, !map !172"
ST_9 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_r) nounwind, !map !176"
ST_9 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @xillybus_wrapper_str) nounwind"
ST_9 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_r, [8 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [hog_svm_fpga/xillybus_wrapper.cpp:197]
ST_9 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_r, [8 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [hog_svm_fpga/xillybus_wrapper.cpp:198]
ST_9 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [hog_svm_fpga/xillybus_wrapper.cpp:199]
ST_9 : Operation 31 [1/1] (3.63ns)   --->   "call fastcc void @Block_arrayctor.loop(float* %tmp_channel, i32* %out_r) nounwind"   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 32 [1/1] (0.00ns)   --->   "ret void" [hog_svm_fpga/xillybus_wrapper.cpp:247]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 4.37ns
The critical path consists of the following:
	'call' operation (hog_svm_fpga/xillybus_wrapper.cpp:234) to 'svm_detect' [20]  (4.37 ns)

 <State 9>: 3.63ns
The critical path consists of the following:
	'call' operation to 'Block_arrayctor.loop' [21]  (3.63 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
