$date
	Sun Apr  1 22:42:10 2018
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module tb_instructionMemory $end
$var wire 16 ! D_Instruction [15:0] $end
$var reg 16 " A_InstrAddress [15:0] $end
$var reg 1 # C_IMRead $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 16 % A_InstrAddress [15:0] $end
$var wire 1 & C_IMRead $end
$var wire 1 ' rst $end
$var reg 16 ( D_Instruction [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
1'
1&
b0 %
1$
1#
b0 "
b0 !
$end
#3000
b1001000110100 (
b1001000110100 !
0$
0'
#10000
b100010101100111 (
b100010101100111 !
b1 "
b1 %
#20000
b111100010010111 (
b111100010010111 !
b10 "
b10 %
#30000
