

================================================================
== Vivado HLS Report for 'digitrec'
================================================================
* Date:           Tue Feb 20 21:12:08 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        1-nn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.17|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   32|   32|   32|   32|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------+----------+-----+-----+-----+-----+---------+
        |                    |          |  Latency  |  Interval | Pipeline|
        |      Instance      |  Module  | min | max | min | max |   Type  |
        +--------------------+----------+-----+-----+-----+-----+---------+
        |grp_knn_vote_fu_33  |knn_vote  |   21|   21|   21|   21|   none  |
        +--------------------+----------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    9|    9|         1|          -|          -|    10|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     22|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|      83|    152|
|Memory           |        0|      -|      10|      1|
|Multiplexer      |        -|      -|       -|     30|
|Register         |        -|      -|       8|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     101|    205|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------+----------+---------+-------+----+-----+
    |      Instance      |  Module  | BRAM_18K| DSP48E| FF | LUT |
    +--------------------+----------+---------+-------+----+-----+
    |grp_knn_vote_fu_33  |knn_vote  |        0|      0|  83|  152|
    +--------------------+----------+---------+-------+----+-----+
    |Total               |          |        0|      0|  83|  152|
    +--------------------+----------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +---------------+----------------------+---------+----+----+------+-----+------+-------------+
    |     Memory    |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------------+---------+----+----+------+-----+------+-------------+
    |knn_set_0_V_U  |digitrec_knn_set_bkb  |        0|  10|   1|    10|    5|     1|           50|
    +---------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total          |                      |        0|  10|   1|    10|    5|     1|           50|
    +---------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_45_p2        |     +    |      0|  0|  13|           4|           1|
    |exitcond1_fu_39_p2  |   icmp   |      0|  0|   9|           4|           4|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  22|           8|           5|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  21|          4|    1|          4|
    |i_reg_22   |   9|          2|    4|          8|
    +-----------+----+-----------+-----+-----------+
    |Total      |  30|          6|    5|         12|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+---+----+-----+-----------+
    |                Name                | FF| LUT| Bits| Const Bits|
    +------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                           |  3|   0|    3|          0|
    |ap_reg_grp_knn_vote_fu_33_ap_start  |  1|   0|    1|          0|
    |i_reg_22                            |  4|   0|    4|          0|
    +------------------------------------+---+----+-----+-----------+
    |Total                               |  8|   0|    8|          0|
    +------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |   digitrec   | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |   digitrec   | return value |
|ap_start   |  in |    1| ap_ctrl_hs |   digitrec   | return value |
|ap_done    | out |    1| ap_ctrl_hs |   digitrec   | return value |
|ap_idle    | out |    1| ap_ctrl_hs |   digitrec   | return value |
|ap_ready   | out |    1| ap_ctrl_hs |   digitrec   | return value |
|ap_return  | out |    4| ap_ctrl_hs |   digitrec   | return value |
|input_V    |  in |   49|   ap_none  |    input_V   |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond1)
	3  / (exitcond1)
3 --> 

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4 0), !map !63"
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i49 %input_V), !map !69"
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @digitrec_str) nounwind"
ST_1 : Operation 7 [1/1] (1.76ns)   --->   "br label %.preheader18" [digitrec.cpp:21]

 <State 2> : 1.74ns
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%i = phi i4 [ 0, %.preheader18.preheader ], [ %i_1, %.preheader18 ]"
ST_2 : Operation 9 [1/1] (1.30ns)   --->   "%exitcond1 = icmp eq i4 %i, -6" [digitrec.cpp:21]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"
ST_2 : Operation 11 [1/1] (1.73ns)   --->   "%i_1 = add i4 %i, 1" [digitrec.cpp:21]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader.preheader_ifconv, label %.preheader18" [digitrec.cpp:21]
ST_2 : Operation 13 [2/2] (0.00ns)   --->   "%agg_result_V = call fastcc i4 @knn_vote([10 x i5]* @knn_set_0_V)" [digitrec.cpp:40]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 3> : 0.00ns
ST_3 : Operation 14 [1/2] (0.00ns)   --->   "%agg_result_V = call fastcc i4 @knn_vote([10 x i5]* @knn_set_0_V)" [digitrec.cpp:40]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "ret i4 %agg_result_V" [digitrec.cpp:40]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_0_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_4   (specbitsmap      ) [ 0000]
StgValue_5   (specbitsmap      ) [ 0000]
StgValue_6   (spectopmodule    ) [ 0000]
StgValue_7   (br               ) [ 0110]
i            (phi              ) [ 0010]
exitcond1    (icmp             ) [ 0010]
empty        (speclooptripcount) [ 0000]
i_1          (add              ) [ 0110]
StgValue_12  (br               ) [ 0110]
agg_result_V (call             ) [ 0000]
StgValue_15  (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="knn_set_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="digitrec_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_vote"/></StgValue>
</bind>
</comp>

<comp id="22" class="1005" name="i_reg_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="4" slack="1"/>
<pin id="24" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="26" class="1004" name="i_phi_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="1" slack="1"/>
<pin id="28" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="29" dir="0" index="2" bw="4" slack="0"/>
<pin id="30" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="31" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="33" class="1004" name="grp_knn_vote_fu_33">
<pin_list>
<pin id="34" dir="0" index="0" bw="4" slack="0"/>
<pin id="35" dir="0" index="1" bw="5" slack="0"/>
<pin id="36" dir="1" index="2" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="agg_result_V/2 "/>
</bind>
</comp>

<comp id="39" class="1004" name="exitcond1_fu_39">
<pin_list>
<pin id="40" dir="0" index="0" bw="4" slack="0"/>
<pin id="41" dir="0" index="1" bw="4" slack="0"/>
<pin id="42" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="45" class="1004" name="i_1_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="4" slack="0"/>
<pin id="47" dir="0" index="1" bw="1" slack="0"/>
<pin id="48" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="54" class="1005" name="i_1_reg_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="4" slack="0"/>
<pin id="56" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="25"><net_src comp="6" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="32"><net_src comp="22" pin="1"/><net_sink comp="26" pin=0"/></net>

<net id="37"><net_src comp="20" pin="0"/><net_sink comp="33" pin=0"/></net>

<net id="38"><net_src comp="2" pin="0"/><net_sink comp="33" pin=1"/></net>

<net id="43"><net_src comp="26" pin="4"/><net_sink comp="39" pin=0"/></net>

<net id="44"><net_src comp="12" pin="0"/><net_sink comp="39" pin=1"/></net>

<net id="49"><net_src comp="26" pin="4"/><net_sink comp="45" pin=0"/></net>

<net id="50"><net_src comp="18" pin="0"/><net_sink comp="45" pin=1"/></net>

<net id="57"><net_src comp="45" pin="2"/><net_sink comp="54" pin=0"/></net>

<net id="58"><net_src comp="54" pin="1"/><net_sink comp="26" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: digitrec : knn_set_0_V | {2 3 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		i_1 : 1
		StgValue_12 : 2
	State 3
		StgValue_15 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  Delay  |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   call   | grp_knn_vote_fu_33 |  5.307  |   172   |   131   |
|----------|--------------------|---------|---------|---------|
|    add   |      i_1_fu_45     |    0    |    0    |    13   |
|----------|--------------------|---------|---------|---------|
|   icmp   |   exitcond1_fu_39  |    0    |    0    |    9    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |  5.307  |   172   |   153   |
|----------|--------------------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|knn_set_0_V|    0   |   10   |    1   |
+-----------+--------+--------+--------+
|   Total   |    0   |   10   |    1   |
+-----------+--------+--------+--------+

* Register list:
+----------+--------+
|          |   FF   |
+----------+--------+
|i_1_reg_54|    4   |
| i_reg_22 |    4   |
+----------+--------+
|   Total  |    8   |
+----------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    5   |   172  |   153  |
|   Memory  |    0   |    -   |   10   |    1   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    8   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   190  |   154  |
+-----------+--------+--------+--------+--------+
