// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition"

// DATE "04/05/2023 19:02:40"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Nios (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	clk_clk,
	out_led_export,
	reset_reset_n);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	clk_clk;
output 	[7:0] out_led_export;
input 	reset_reset_n;

// Design Ports Information
// out_led_export[0]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_led_export[1]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_led_export[2]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_led_export[3]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_led_export[4]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_led_export[5]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_led_export[6]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_led_export[7]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_clk	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset_reset_n	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_P5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("Nios_7_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT32 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT33 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~0 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~1 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT16 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT17 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT26 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT27 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT28 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT29 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT30 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT31 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~0 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~1 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~2 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~3 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT16 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT17 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT26 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT27 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT28 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT29 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT30 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT31 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~0 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~1 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~2 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~3 ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \clk_clk~input_o ;
wire \clk_clk~inputclkctrl_outclk ;
wire \cpu|cpu|clr_break_line~feeder_combout ;
wire \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TDIUTAP ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|DRsize.000~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7_combout ;
wire \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1_combout ;
wire \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|rden_b_store~0_combout ;
wire \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|rden_b_store~q ;
wire \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0~0_combout ;
wire \cpu|cpu|E_pc[10]~feeder_combout ;
wire \jtag_uart|ien_AF~feeder_combout ;
wire \cpu|cpu|A_dc_want_fill~q ;
wire \cpu|cpu|A_dc_fill_has_started_nxt~0_combout ;
wire \cpu|cpu|A_dc_fill_has_started~q ;
wire \cpu|cpu|A_dc_fill_starting~0_combout ;
wire \cpu|cpu|A_dc_fill_starting_d1~q ;
wire \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1_combout ;
wire \cpu|cpu|A_valid_from_M~feeder_combout ;
wire \cpu|cpu|A_valid_from_M~q ;
wire \cpu|cpu|A_dc_dcache_management_done_nxt~2_combout ;
wire \cpu|cpu|Equal249~1_combout ;
wire \cpu|cpu|Equal249~0_combout ;
wire \cpu|cpu|Equal249~2_combout ;
wire \cpu|cpu|F_pc_plus_one[4]~9 ;
wire \cpu|cpu|F_pc_plus_one[5]~10_combout ;
wire \cpu|cpu|Equal95~1_combout ;
wire \cpu|cpu|Equal95~2_combout ;
wire \cpu|cpu|Equal95~6_combout ;
wire \cpu|cpu|F_older_non_sequential~1_combout ;
wire \cpu|cpu|F_ctrl_implicit_dst_retaddr~0_combout ;
wire \cpu|cpu|F_ctrl_a_not_src~0_combout ;
wire \cpu|cpu|D_ctrl_a_not_src~q ;
wire \cpu|cpu|E_pc[7]~feeder_combout ;
wire \cpu|cpu|E_pc[6]~feeder_combout ;
wire \cpu|cpu|E_pc[5]~feeder_combout ;
wire \cpu|cpu|E_pc[3]~feeder_combout ;
wire \cpu|cpu|E_pc[0]~feeder_combout ;
wire \cpu|cpu|E_pc[1]~feeder_combout ;
wire \cpu|cpu|M_pc_plus_one[1]~16 ;
wire \cpu|cpu|M_pc_plus_one[2]~18 ;
wire \cpu|cpu|M_pc_plus_one[3]~20 ;
wire \cpu|cpu|M_pc_plus_one[4]~22 ;
wire \cpu|cpu|M_pc_plus_one[5]~24 ;
wire \cpu|cpu|M_pc_plus_one[6]~26 ;
wire \cpu|cpu|M_pc_plus_one[7]~27_combout ;
wire \mm_interconnect_0|cmd_mux_003|WideOr1~combout ;
wire \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[0]~3_combout ;
wire \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \mm_interconnect_0|cmd_demux|WideOr0~3_combout ;
wire \onchip_ram|wren~0_combout ;
wire \rst_controller|r_sync_rst_chain[3]~feeder_combout ;
wire \rst_controller|r_sync_rst_chain~1_combout ;
wire \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ;
wire \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ;
wire \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \rst_controller|always2~0_combout ;
wire \rst_controller|r_early_rst~q ;
wire \cpu|cpu|A_mem_bypass_pending~combout ;
wire \cpu|cpu|E_ld_bus~0_combout ;
wire \cpu|cpu|Equal95~5_combout ;
wire \cpu|cpu|Equal95~9_combout ;
wire \cpu|cpu|Equal95~10_combout ;
wire \cpu|cpu|Equal95~11_combout ;
wire \cpu|cpu|D_ctrl_logic~combout ;
wire \cpu|cpu|E_ctrl_logic~q ;
wire \cpu|cpu|D_op_cmpge~0_combout ;
wire \cpu|cpu|Equal95~8_combout ;
wire \cpu|cpu|D_ctrl_alu_force_xor~12_combout ;
wire \cpu|cpu|D_ctrl_alu_force_xor~10_combout ;
wire \cpu|cpu|Equal149~1_combout ;
wire \cpu|cpu|Equal149~0_combout ;
wire \cpu|cpu|D_ctrl_cmp~0_combout ;
wire \cpu|cpu|D_ctrl_alu_force_xor~9_combout ;
wire \cpu|cpu|Equal95~4_combout ;
wire \cpu|cpu|Equal95~3_combout ;
wire \cpu|cpu|D_ctrl_alu_force_xor~8_combout ;
wire \cpu|cpu|Equal149~3_combout ;
wire \cpu|cpu|D_op_cmpge~combout ;
wire \cpu|cpu|D_ctrl_alu_subtract~9_combout ;
wire \cpu|cpu|D_ctrl_alu_force_xor~11_combout ;
wire \cpu|cpu|D_logic_op[0]~1_combout ;
wire \cpu|cpu|D_logic_op[1]~0_combout ;
wire \cpu|cpu|E_ctrl_ld_signed~0_combout ;
wire \cpu|cpu|M_ctrl_ld_signed~q ;
wire \cpu|cpu|A_ctrl_ld_signed~q ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~32_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[36]~31_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~30_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[36]~feeder_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_udr~0_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1~q ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|sync2_udr~q ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|ir[0]~feeder_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|sync2_uir~feeder_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|sync2_uir~q ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jxuir~0_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jxuir~q ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|ir[1]~feeder_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|enable_action_strobe~q ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~19_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|Mux37~0_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|DRsize.100~q ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[35]~6_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~25_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~26_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~27_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ;
wire \cpu|cpu|E_logic_result[2]~23_combout ;
wire \cpu|cpu|F_pc_plus_one[0]~0_combout ;
wire \cpu|cpu|Equal212~0_combout ;
wire \cpu|cpu|M_ctrl_ld8~q ;
wire \cpu|cpu|Equal215~0_combout ;
wire \cpu|cpu|M_ctrl_ld16~q ;
wire \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout ;
wire \mm_interconnect_0|cmd_mux_002|WideOr1~combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|write~0_combout ;
wire \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout ;
wire \mm_interconnect_0|cpu_debug_mem_slave_agent|rf_source_valid~0_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|read~0_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|read~q ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_access~0_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[37]~feeder_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~12_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_reset_req~combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~2_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~19_combout ;
wire \cpu|cpu|D_ctrl_mem8~0_combout ;
wire \cpu|cpu|E_ctrl_mem8~q ;
wire \cpu|cpu|F_pc_plus_one[5]~11 ;
wire \cpu|cpu|F_pc_plus_one[6]~12_combout ;
wire \cpu|cpu|F_pc_plus_one[0]~1 ;
wire \cpu|cpu|F_pc_plus_one[1]~3 ;
wire \cpu|cpu|F_pc_plus_one[2]~5 ;
wire \cpu|cpu|F_pc_plus_one[3]~6_combout ;
wire \cpu|cpu|F_pc_plus_one[2]~4_combout ;
wire \mm_interconnect_0|cmd_mux_003|src_payload~2_combout ;
wire \cpu|cpu|ic_fill_ap_offset_nxt[0]~2_combout ;
wire \cpu|cpu|ic_fill_ap_cnt[3]~0_combout ;
wire \cpu|cpu|ic_fill_ap_offset_nxt[1]~1_combout ;
wire \cpu|cpu|Add5~0_combout ;
wire \cpu|cpu|ic_fill_ap_offset_nxt[2]~0_combout ;
wire \cpu|cpu|M_mem_baddr[5]~feeder_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[0]~1 ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg~6_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_addr[1]~1_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~16_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[1]~3 ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[2]~5 ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg~4_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_addr[3]~3_combout ;
wire \cpu|cpu|A_mem_baddr[6]~feeder_combout ;
wire \cpu|cpu|d_address_line_field[1]~4_combout ;
wire \cpu|cpu|A_dc_wb_line[1]~feeder_combout ;
wire \cpu|cpu|A_dc_xfer_rd_data_starting~feeder_combout ;
wire \cpu|cpu|A_dc_xfer_rd_data_starting~q ;
wire \cpu|cpu|A_dc_xfer_wr_starting~feeder_combout ;
wire \cpu|cpu|A_dc_xfer_wr_starting~q ;
wire \cpu|cpu|A_dc_wb_rd_addr_starting~feeder_combout ;
wire \cpu|cpu|A_dc_wb_rd_addr_starting~q ;
wire \cpu|cpu|A_dc_wb_rd_data_starting~q ;
wire \cpu|cpu|A_dc_wb_rd_data_first_nxt~0_combout ;
wire \cpu|cpu|A_dc_wb_rd_data_first~q ;
wire \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~2_combout ;
wire \mm_interconnect_0|cpu_data_master_limiter|cmd_src_valid[0]~1_combout ;
wire \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~2_combout ;
wire \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \mm_interconnect_0|cmd_demux|sink_ready~0_combout ;
wire \mm_interconnect_0|cmd_demux|sink_ready~1_combout ;
wire \mm_interconnect_0|cmd_demux|WideOr0~6_combout ;
wire \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[1][75]~q ;
wire \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem~1_combout ;
wire \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[0][75]~q ;
wire \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[1][57]~q ;
wire \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem~2_combout ;
wire \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[0][57]~q ;
wire \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ;
wire \mm_interconnect_0|router|Equal2~3_combout ;
wire \jtag_uart|always2~0_combout ;
wire \mm_interconnect_0|cpu_data_master_limiter|save_dest_id~2_combout ;
wire \mm_interconnect_0|cpu_data_master_limiter|cmd_src_valid[4]~0_combout ;
wire \jtag_uart|av_waitrequest~1_combout ;
wire \mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \mm_interconnect_0|pio_led_s1_translator|wait_latency_counter[1]~0_combout ;
wire \mm_interconnect_0|pio_led_s1_translator|wait_latency_counter~2_combout ;
wire \mm_interconnect_0|pio_led_s1_translator|av_waitrequest_generated~0_combout ;
wire \mm_interconnect_0|pio_led_s1_translator|wait_latency_counter~1_combout ;
wire \mm_interconnect_0|pio_led_s1_translator|read_latency_shift_reg~0_combout ;
wire \mm_interconnect_0|pio_led_s1_translator|read_latency_shift_reg~1_combout ;
wire \mm_interconnect_0|pio_led_s1_translator|read_latency_shift_reg~2_combout ;
wire \mm_interconnect_0|sysid_control_slave_agent|m0_write~0_combout ;
wire \mm_interconnect_0|sysid_control_slave_agent|m0_write~combout ;
wire \mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0]~0_combout ;
wire \mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~2_combout ;
wire \mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~1_combout ;
wire \mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg~0_combout ;
wire \mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg~1_combout ;
wire \mm_interconnect_0|rsp_mux|WideOr1~0_combout ;
wire \mm_interconnect_0|rsp_mux|WideOr1~1_combout ;
wire \cpu|cpu|d_readdatavalid_d1~q ;
wire \cpu|cpu|E_ctrl_dc_index_nowb_inv~0_combout ;
wire \cpu|cpu|M_ctrl_dc_index_nowb_inv~q ;
wire \cpu|cpu|A_ctrl_dc_index_nowb_inv~q ;
wire \cpu|cpu|dc_data_wr_port_en~0_combout ;
wire \cpu|cpu|A_en_d1~0_combout ;
wire \cpu|cpu|A_en_d1~q ;
wire \cpu|cpu|dc_data_wr_port_en~1_combout ;
wire \cpu|cpu|M_dc_st_data[8]~10_combout ;
wire \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ;
wire \cpu|cpu|D_ctrl_shift_rot~3_combout ;
wire \cpu|cpu|D_ctrl_shift_rot_right~2_combout ;
wire \cpu|cpu|D_ctrl_shift_rot~2_combout ;
wire \cpu|cpu|E_ctrl_shift_rot~q ;
wire \cpu|cpu|M_ctrl_shift_rot~q ;
wire \cpu|cpu|A_ctrl_shift_rot~q ;
wire \cpu|cpu|D_ctrl_shift_right_arith~0_combout ;
wire \cpu|cpu|E_ctrl_shift_right_arith~q ;
wire \cpu|cpu|E_rot_fill_bit~0_combout ;
wire \cpu|cpu|M_rot_fill_bit~q ;
wire \cpu|cpu|D_ctrl_shift_rot_right~3_combout ;
wire \cpu|cpu|E_ctrl_shift_rot_right~q ;
wire \cpu|cpu|Equal314~1_combout ;
wire \cpu|cpu|D_src2_reg[10]~128_combout ;
wire \cpu|cpu|E_st_data[10]~22_combout ;
wire \cpu|cpu|d_writedata[10]~15_combout ;
wire \cpu|cpu|A_dc_xfer_rd_addr_offset_nxt[0]~2_combout ;
wire \cpu|cpu|A_dc_xfer_rd_addr_offset_nxt[1]~1_combout ;
wire \cpu|cpu|A_dc_xfer_rd_addr_offset_nxt[2]~0_combout ;
wire \cpu|cpu|A_dc_xfer_rd_addr_done_nxt~0_combout ;
wire \cpu|cpu|A_dc_xfer_rd_addr_done~q ;
wire \cpu|cpu|A_dc_xfer_rd_addr_active_nxt~0_combout ;
wire \cpu|cpu|A_dc_xfer_rd_addr_active~q ;
wire \cpu|cpu|A_dc_xfer_rd_data_active~q ;
wire \cpu|cpu|A_dc_xfer_wr_active~feeder_combout ;
wire \cpu|cpu|A_dc_xfer_wr_active~q ;
wire \cpu|cpu|A_dc_wb_wr_starting~combout ;
wire \cpu|cpu|dc_wb_rd_port_en~combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~0_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~2_combout ;
wire \jtag_uart|fifo_rd~0_combout ;
wire \jtag_uart|read_0~feeder_combout ;
wire \jtag_uart|read_0~q ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write~4_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|state~1_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|always0~0_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|state~2_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|state~q ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|state~0_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count[9]~0_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count~3_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count~1_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count~9_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count~8_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count~7_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count~6_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count~5_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count~4_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count~2_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write_stalled~4_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write~3_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write~q ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write1~q ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write2~q ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ;
wire \jtag_uart|fifo_rd~1_combout ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ;
wire \jtag_uart|t_dav~feeder_combout ;
wire \jtag_uart|t_dav~q ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~10_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write_valid~feeder_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write_stalled~3_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write_valid~q ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|tck_t_dav~0_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|tck_t_dav~q ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write_stalled~2_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write_stalled~q ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|t_ena~2_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rst2~feeder_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rst2~q ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|t_ena~3_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q ;
wire \jtag_uart|wr_rfifo~combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder_combout ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ;
wire \jtag_uart|av_waitrequest~2_combout ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ;
wire \jtag_uart|r_val~q ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|read~0_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|read~feeder_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|read~q ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|read1~feeder_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|read1~q ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|r_ena~0_combout ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ;
wire \cpu|cpu|M_st_data[3]~feeder_combout ;
wire \cpu|cpu|d_writedata[3]~3_combout ;
wire \cpu|cpu|A_dc_xfer_wr_offset_nxt[0]~0_combout ;
wire \cpu|cpu|A_dc_xfer_wr_offset_nxt[1]~1_combout ;
wire \cpu|cpu|A_dc_xfer_wr_offset_nxt[2]~2_combout ;
wire \cpu|cpu|A_dc_wb_rd_addr_offset_nxt[0]~0_combout ;
wire \cpu|cpu|A_dc_wb_rd_addr_offset_nxt[1]~1_combout ;
wire \cpu|cpu|A_dc_wb_rd_addr_offset_nxt[2]~2_combout ;
wire \cpu|cpu|A_dc_fill_dp_offset_nxt[0]~1_combout ;
wire \cpu|cpu|A_dc_rd_data_cnt[0]~0_combout ;
wire \cpu|cpu|dc_data_wr_port_addr[0]~0_combout ;
wire \cpu|cpu|A_dc_fill_dp_offset_nxt[1]~0_combout ;
wire \cpu|cpu|Add8~28_combout ;
wire \cpu|cpu|Add8~30_combout ;
wire \cpu|cpu|D_op_opx_rsv17~0_combout ;
wire \cpu|cpu|Equal149~9_combout ;
wire \cpu|cpu|D_op_opx_rsv00~0_combout ;
wire \cpu|cpu|D_ctrl_illegal~4_combout ;
wire \cpu|cpu|D_ctrl_illegal~5_combout ;
wire \cpu|cpu|D_ctrl_illegal~13_combout ;
wire \cpu|cpu|Equal149~5_combout ;
wire \cpu|cpu|D_op_opx_rsv25~combout ;
wire \cpu|cpu|F_older_non_sequential~0_combout ;
wire \cpu|cpu|D_ctrl_illegal~14_combout ;
wire \cpu|cpu|D_ctrl_flush_pipe_always~4_combout ;
wire \cpu|cpu|D_ctrl_flush_pipe_always~5_combout ;
wire \cpu|cpu|D_ctrl_flush_pipe_always~6_combout ;
wire \cpu|cpu|Equal149~7_combout ;
wire \cpu|cpu|D_ctrl_flush_pipe_always~2_combout ;
wire \cpu|cpu|D_ctrl_flush_pipe_always~7_combout ;
wire \cpu|cpu|D_ctrl_flush_pipe_always~9_combout ;
wire \cpu|cpu|Equal149~6_combout ;
wire \cpu|cpu|D_ctrl_flush_pipe_always~8_combout ;
wire \cpu|cpu|D_ctrl_flush_pipe_always~10_combout ;
wire \cpu|cpu|D_ctrl_flush_pipe_always~11_combout ;
wire \cpu|cpu|E_ctrl_flush_pipe_always~q ;
wire \cpu|cpu|M_ctrl_flush_pipe_always~q ;
wire \cpu|cpu|W_mem_baddr[13]~feeder_combout ;
wire \cpu|cpu|F_ctrl_hi_imm16~0_combout ;
wire \cpu|cpu|F_ctrl_hi_imm16~1_combout ;
wire \cpu|cpu|D_ctrl_hi_imm16~q ;
wire \cpu|cpu|D_src2[16]~0_combout ;
wire \cpu|cpu|F_ctrl_src2_choose_imm~6_combout ;
wire \cpu|cpu|F_ctrl_src2_choose_imm~3_combout ;
wire \cpu|cpu|F_ctrl_src2_choose_imm~20_combout ;
wire \cpu|cpu|D_ctrl_src2_choose_imm~q ;
wire \cpu|cpu|D_src2[0]~3_combout ;
wire \cpu|cpu|D_ctrl_shift_rot_left~2_combout ;
wire \cpu|cpu|E_ctrl_shift_rot_left~q ;
wire \cpu|cpu|E_rot_sel_fill0~0_combout ;
wire \cpu|cpu|M_rot_sel_fill0~q ;
wire \cpu|cpu|D_ctrl_rot~2_combout ;
wire \cpu|cpu|E_ctrl_rot~q ;
wire \cpu|cpu|E_rot_pass0~0_combout ;
wire \cpu|cpu|M_rot_pass0~q ;
wire \cpu|cpu|D_compare_op[0]~1_combout ;
wire \cpu|cpu|D_op_cmplt~0_combout ;
wire \cpu|cpu|D_ctrl_alu_subtract~8_combout ;
wire \cpu|cpu|D_ctrl_alu_subtract~12_combout ;
wire \cpu|cpu|D_ctrl_alu_signed_comparison~0_combout ;
wire \cpu|cpu|E_ctrl_alu_signed_comparison~q ;
wire \cpu|cpu|Add8~0_combout ;
wire \cpu|cpu|D_ctrl_mem16~0_combout ;
wire \cpu|cpu|E_ctrl_mem16~q ;
wire \cpu|cpu|A_exc_any~q ;
wire \cpu|cpu|Equal149~11_combout ;
wire \cpu|cpu|Equal149~10_combout ;
wire \cpu|cpu|D_ctrl_late_result~0_combout ;
wire \cpu|cpu|D_ctrl_mul_lsw~0_combout ;
wire \cpu|cpu|D_ctrl_mul_lsw~1_combout ;
wire \cpu|cpu|E_ctrl_mul_lsw~q ;
wire \cpu|cpu|M_ctrl_mul_lsw~feeder_combout ;
wire \cpu|cpu|M_ctrl_mul_lsw~q ;
wire \cpu|cpu|A_ctrl_mul_lsw~q ;
wire \cpu|cpu|A_wr_data_unfiltered[12]~9_combout ;
wire \cpu|cpu|D_ctrl_ld~0_combout ;
wire \cpu|cpu|E_ctrl_ld~q ;
wire \cpu|cpu|M_ctrl_ld~q ;
wire \cpu|cpu|E_src2[19]~20_combout ;
wire \cpu|cpu|A_pipe_flush_waddr_nxt~6_combout ;
wire \cpu|cpu|A_exc_break~q ;
wire \cpu|cpu|A_dst_regnum~1_combout ;
wire \cpu|cpu|A_dst_regnum~2_combout ;
wire \cpu|cpu|D_dst_regnum[3]~4_combout ;
wire \cpu|cpu|A_dst_regnum~3_combout ;
wire \cpu|cpu|rf_b_rd_port_addr[0]~0_combout ;
wire \cpu|cpu|rf_b_rd_port_addr[1]~1_combout ;
wire \cpu|cpu|rf_b_rd_port_addr[2]~2_combout ;
wire \cpu|cpu|rf_b_rd_port_addr[3]~3_combout ;
wire \cpu|cpu|rf_b_rd_port_addr[4]~4_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[7]~0_combout ;
wire \cpu|cpu|Add8~31_combout ;
wire \cpu|cpu|Add8~33_cout ;
wire \cpu|cpu|Add8~34_combout ;
wire \cpu|cpu|M_ld_align_sh8~combout ;
wire \cpu|cpu|A_ld_align_sh8~q ;
wire \cpu|cpu|A_wr_data_unfiltered[7]~2_combout ;
wire \cpu|cpu|M_inst_result[1]~49_combout ;
wire \cpu|cpu|E_ctrl_jmp_indirect_nxt~3_combout ;
wire \cpu|cpu|E_valid_jmp_indirect~0_combout ;
wire \cpu|cpu|E_valid_jmp_indirect~q ;
wire \cpu|cpu|F_ic_data_rd_addr_nxt[0]~1_combout ;
wire \cpu|cpu|rf_a_rd_port_addr[0]~0_combout ;
wire \cpu|cpu|rf_a_rd_port_addr[1]~1_combout ;
wire \cpu|cpu|rf_a_rd_port_addr[2]~2_combout ;
wire \cpu|cpu|E_src2[20]~7_combout ;
wire \cpu|cpu|D_ctrl_illegal~2_combout ;
wire \cpu|cpu|D_ctrl_illegal~3_combout ;
wire \cpu|cpu|Equal149~4_combout ;
wire \cpu|cpu|D_ctrl_illegal~0_combout ;
wire \cpu|cpu|D_ctrl_illegal~1_combout ;
wire \cpu|cpu|D_ctrl_illegal~15_combout ;
wire \cpu|cpu|E_ctrl_illegal~q ;
wire \cpu|cpu|M_exc_illegal_inst_pri15~feeder_combout ;
wire \cpu|cpu|M_exc_illegal_inst_pri15~q ;
wire \cpu|cpu|E_ctrl_trap_inst_nxt~combout ;
wire \cpu|cpu|E_ctrl_trap_inst~q ;
wire \cpu|cpu|M_exc_trap_inst_pri15~q ;
wire \cpu|cpu|D_ctrl_unimp_trap~1_combout ;
wire \cpu|cpu|D_ctrl_unimp_trap~0_combout ;
wire \cpu|cpu|D_ctrl_unimp_trap~2_combout ;
wire \cpu|cpu|D_ctrl_unimp_trap~3_combout ;
wire \cpu|cpu|E_ctrl_unimp_trap~q ;
wire \cpu|cpu|M_exc_unimp_inst_pri15~q ;
wire \cpu|cpu|M_exc_any~0_combout ;
wire \cpu|cpu|Equal212~1_combout ;
wire \cpu|cpu|M_ctrl_ld8_ld16~q ;
wire \cpu|cpu|M_ld_align_byte2_byte3_fill~combout ;
wire \cpu|cpu|A_ld_align_byte2_byte3_fill~q ;
wire \cpu|cpu|A_wr_data_unfiltered[16]~8_combout ;
wire \cpu|cpu|Add8~27_combout ;
wire \cpu|cpu|Add8~41 ;
wire \cpu|cpu|Add8~42_combout ;
wire \cpu|cpu|A_dc_fill_dp_offset_nxt[2]~2_combout ;
wire \cpu|cpu|dc_data_wr_port_addr[2]~2_combout ;
wire \cpu|cpu|A_mem_baddr[7]~feeder_combout ;
wire \cpu|cpu|D_src2[5]~2_combout ;
wire \cpu|cpu|Add8~23_combout ;
wire \cpu|cpu|Add8~24_combout ;
wire \cpu|cpu|Add8~25_combout ;
wire \cpu|cpu|Add8~43 ;
wire \cpu|cpu|Add8~45 ;
wire \cpu|cpu|Add8~47 ;
wire \cpu|cpu|Add8~49 ;
wire \cpu|cpu|Add8~50_combout ;
wire \cpu|cpu|F_pc_plus_one[6]~13 ;
wire \cpu|cpu|F_pc_plus_one[7]~14_combout ;
wire \cpu|cpu|D_br_taken_waddr_partial[6]~24 ;
wire \cpu|cpu|D_br_taken_waddr_partial[7]~25_combout ;
wire \cpu|cpu|D_extra_pc[7]~8_combout ;
wire \cpu|cpu|E_logic_result[9]~30_combout ;
wire \cpu|cpu|E_alu_result[9]~10_combout ;
wire \cpu|cpu|M_ld_align_byte1_fill~0_combout ;
wire \cpu|cpu|A_ld_align_byte1_fill~q ;
wire \cpu|cpu|A_wr_data_unfiltered[12]~60_combout ;
wire \jtag_uart|ien_AE~feeder_combout ;
wire \jtag_uart|ien_AE~q ;
wire \jtag_uart|LessThan0~0_combout ;
wire \jtag_uart|LessThan0~1_combout ;
wire \jtag_uart|fifo_AE~q ;
wire \mm_interconnect_0|rsp_mux|src_payload~52_combout ;
wire \cpu|cpu|D_src2_reg[9]~148_combout ;
wire \cpu|cpu|E_st_data[9]~23_combout ;
wire \cpu|cpu|d_writedata[9]~12_combout ;
wire \cpu|cpu|E_mem_byte_en[0]~0_combout ;
wire \cpu|cpu|dc_data_wr_port_byte_en[0]~0_combout ;
wire \cpu|cpu|dc_data_rd_port_addr[0]~0_combout ;
wire \cpu|cpu|dc_data_rd_port_addr[0]~1_combout ;
wire \cpu|cpu|dc_data_rd_port_addr[1]~2_combout ;
wire \cpu|cpu|dc_data_rd_port_addr[1]~3_combout ;
wire \cpu|cpu|dc_data_rd_port_addr[2]~4_combout ;
wire \cpu|cpu|dc_data_rd_port_addr[2]~5_combout ;
wire \cpu|cpu|dc_data_rd_port_addr[3]~6_combout ;
wire \cpu|cpu|dc_data_rd_port_addr[3]~7_combout ;
wire \cpu|cpu|dc_data_rd_port_addr[4]~8_combout ;
wire \cpu|cpu|dc_data_rd_port_addr[4]~9_combout ;
wire \cpu|cpu|dc_data_rd_port_addr[5]~10_combout ;
wire \cpu|cpu|dc_data_rd_port_addr[5]~11_combout ;
wire \cpu|cpu|dc_data_rd_port_addr[6]~12_combout ;
wire \cpu|cpu|dc_data_rd_port_addr[6]~13_combout ;
wire \cpu|cpu|dc_data_rd_port_addr[7]~14_combout ;
wire \cpu|cpu|dc_data_rd_port_addr[7]~15_combout ;
wire \cpu|cpu|dc_data_rd_port_addr[8]~16_combout ;
wire \cpu|cpu|dc_data_rd_port_addr[8]~17_combout ;
wire \cpu|cpu|M_dc_st_data[1]~1_combout ;
wire \pio_led|always0~0_combout ;
wire \pio_led|always0~1_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[2]~feeder_combout ;
wire \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8 ;
wire \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10 ;
wire \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12 ;
wire \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14 ;
wire \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16 ;
wire \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~27_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~15_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Equal0~1_combout ;
wire \cpu|cpu|d_address_line_field[4]~1_combout ;
wire \cpu|cpu|A_dc_wb_line[4]~feeder_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_addr[7]~7_combout ;
wire \cpu|cpu|E_mem_byte_en[1]~1_combout ;
wire \cpu|cpu|d_byteenable_nxt[0]~0_combout ;
wire \cpu|cpu|d_byteenable_nxt[1]~3_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~30_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|cfgrom_readdata~2_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[9]~10_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~29_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~28_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[11]~27_combout ;
wire \cpu|cpu|dc_data_wr_port_byte_en[1]~3_combout ;
wire \cpu|cpu|M_dc_st_data[9]~31_combout ;
wire \cpu|cpu|E_ctrl_st~1_combout ;
wire \cpu|cpu|M_ctrl_st~q ;
wire \cpu|cpu|A_ctrl_st~q ;
wire \cpu|cpu|A_dc_fill_wr_data~0_combout ;
wire \cpu|cpu|A_dc_fill_wr_data~1_combout ;
wire \cpu|cpu|A_dc_fill_wr_data[15]~5_combout ;
wire \cpu|cpu|dc_data_wr_port_data[9]~62_combout ;
wire \cpu|cpu|dc_data_wr_port_data[9]~63_combout ;
wire \cpu|cpu|M_dc_st_data[10]~30_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|jupdate~0_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|jupdate~feeder_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|jupdate~q ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|jupdate1~feeder_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|jupdate1~q ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|jupdate2~q ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|always2~0_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|t_pause~0_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|t_pause~1_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q ;
wire \jtag_uart|ac~0_combout ;
wire \jtag_uart|ac~1_combout ;
wire \jtag_uart|ac~q ;
wire \mm_interconnect_0|rsp_mux|src_payload~50_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~23_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~49_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~51_combout ;
wire \cpu|cpu|dc_data_wr_port_data[10]~60_combout ;
wire \cpu|cpu|dc_data_wr_port_data[10]~61_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~22_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~47_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~48_combout ;
wire \cpu|cpu|dc_data_wr_port_data[11]~58_combout ;
wire \cpu|cpu|M_dc_st_data[11]~29_combout ;
wire \cpu|cpu|dc_data_wr_port_data[11]~59_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~45_combout ;
wire \mm_interconnect_0|cmd_mux_003|src_payload~22_combout ;
wire \cpu|cpu|d_address_line_field[3]~2_combout ;
wire \cpu|cpu|A_dc_wb_line[3]~feeder_combout ;
wire \cpu|cpu|Add10~0_combout ;
wire \cpu|cpu|Add10~2 ;
wire \cpu|cpu|Add10~4 ;
wire \cpu|cpu|Add10~6 ;
wire \cpu|cpu|Add10~8 ;
wire \cpu|cpu|Add10~9_combout ;
wire \cpu|cpu|Add10~1_combout ;
wire \cpu|cpu|Add10~3_combout ;
wire \cpu|cpu|E_rot_prestep1[10]~15_combout ;
wire \cpu|cpu|E_rot_prestep1[8]~8_combout ;
wire \cpu|cpu|M_rot_prestep2[10]~11_combout ;
wire \cpu|cpu|E_rot_prestep1[4]~10_combout ;
wire \cpu|cpu|E_rot_prestep1[6]~9_combout ;
wire \cpu|cpu|M_rot_prestep2[6]~24_combout ;
wire \cpu|cpu|Add10~5_combout ;
wire \cpu|cpu|E_rot_prestep1[2]~11_combout ;
wire \cpu|cpu|E_rot_prestep1[0]~4_combout ;
wire \cpu|cpu|M_rot_prestep2[2]~8_combout ;
wire \cpu|cpu|E_rot_prestep1[14]~13_combout ;
wire \cpu|cpu|E_rot_prestep1[12]~14_combout ;
wire \cpu|cpu|M_rot_prestep2[14]~27_combout ;
wire \cpu|cpu|A_shift_rot_result~73_combout ;
wire \cpu|cpu|E_pc[14]~feeder_combout ;
wire \cpu|cpu|E_pc[12]~feeder_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~9_combout ;
wire \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[28]~feeder_combout ;
wire \cpu|cpu|E_src2[25]~12_combout ;
wire \cpu|cpu|Add8~6_combout ;
wire \cpu|cpu|E_src2[24]~11_combout ;
wire \cpu|cpu|E_src2[22]~9_combout ;
wire \cpu|cpu|E_logic_result[13]~3_combout ;
wire \cpu|cpu|E_alu_result[13]~6_combout ;
wire \cpu|cpu|E_src2[13]~2_combout ;
wire \cpu|cpu|Add8~17_combout ;
wire \cpu|cpu|Add8~18_combout ;
wire \cpu|cpu|Add8~20_combout ;
wire \cpu|cpu|Add8~51 ;
wire \cpu|cpu|Add8~53 ;
wire \cpu|cpu|Add8~55 ;
wire \cpu|cpu|Add8~57 ;
wire \cpu|cpu|Add8~59 ;
wire \cpu|cpu|Add8~61 ;
wire \cpu|cpu|Add8~62_combout ;
wire \cpu|cpu|F_pc_plus_one[7]~15 ;
wire \cpu|cpu|F_pc_plus_one[8]~17 ;
wire \cpu|cpu|F_pc_plus_one[9]~19 ;
wire \cpu|cpu|F_pc_plus_one[10]~21 ;
wire \cpu|cpu|F_pc_plus_one[11]~23 ;
wire \cpu|cpu|F_pc_plus_one[12]~24_combout ;
wire \cpu|cpu|F_pc_plus_one[11]~22_combout ;
wire \cpu|cpu|F_pc_plus_one[10]~20_combout ;
wire \cpu|cpu|F_pc_plus_one[9]~18_combout ;
wire \cpu|cpu|F_pc_plus_one[8]~16_combout ;
wire \cpu|cpu|D_br_taken_waddr_partial[7]~26 ;
wire \cpu|cpu|D_br_taken_waddr_partial[8]~28 ;
wire \cpu|cpu|D_br_taken_waddr_partial[9]~30 ;
wire \cpu|cpu|D_br_taken_waddr_partial[10]~31_combout ;
wire \cpu|cpu|Add1~1_cout ;
wire \cpu|cpu|Add1~3 ;
wire \cpu|cpu|Add1~5 ;
wire \cpu|cpu|Add1~6_combout ;
wire \cpu|cpu|D_extra_pc[12]~3_combout ;
wire \cpu|cpu|E_logic_result[14]~4_combout ;
wire \cpu|cpu|E_alu_result[14]~5_combout ;
wire \cpu|cpu|D_src2_reg[14]~88_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[5]~feeder_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[6]~feeder_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder_combout ;
wire \jtag_uart|av_readdata[2]~7_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[2]~12_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|Equal0~1_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|Equal0~2_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Equal0~2_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[22]~6_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_rd~0_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_rd~q ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_rd_d1~q ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[0]~14_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~20_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~59_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~60_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[30]~21_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|monitor_go~0_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|monitor_go~q ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~29_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[2]~feeder_combout ;
wire \cpu|cpu|d_byteenable_nxt[0]~1_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Equal0~0_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[2]~1_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~11_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[4]~10_combout ;
wire \cpu|cpu|M_st_data[7]~feeder_combout ;
wire \cpu|cpu|d_writedata[7]~7_combout ;
wire \cpu|cpu|M_dc_st_data[3]~3_combout ;
wire \cpu|cpu|A_dc_fill_wr_data[7]~2_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~57_combout ;
wire \mm_interconnect_0|cmd_mux_003|src_payload~29_combout ;
wire \cpu|cpu|d_address_tag_field[1]~5_combout ;
wire \cpu|cpu|A_dc_actual_tag[1]~feeder_combout ;
wire \cpu|cpu|A_dc_wb_tag[1]~feeder_combout ;
wire \cpu|cpu|ic_fill_tag[1]~feeder_combout ;
wire \cpu|cpu|ic_fill_tag[2]~feeder_combout ;
wire \cpu|cpu|A_mem_baddr[14]~feeder_combout ;
wire \cpu|cpu|d_address_tag_field[3]~3_combout ;
wire \cpu|cpu|dc_tag_rd_port_addr[0]~0_combout ;
wire \cpu|cpu|dc_tag_rd_port_addr[1]~1_combout ;
wire \cpu|cpu|dc_tag_rd_port_addr[2]~2_combout ;
wire \cpu|cpu|dc_tag_rd_port_addr[3]~3_combout ;
wire \cpu|cpu|dc_tag_rd_port_addr[4]~4_combout ;
wire \cpu|cpu|dc_tag_rd_port_addr[5]~5_combout ;
wire \cpu|cpu|E_ctrl_dc_index_wb_inv~4_combout ;
wire \cpu|cpu|E_ctrl_dc_index_inv~combout ;
wire \cpu|cpu|M_ctrl_dc_index_inv~q ;
wire \cpu|cpu|A_ctrl_dc_index_inv~feeder_combout ;
wire \cpu|cpu|A_ctrl_dc_index_inv~q ;
wire \cpu|cpu|E_ctrl_dc_addr_inv~0_combout ;
wire \cpu|cpu|M_ctrl_dc_addr_inv~q ;
wire \cpu|cpu|A_ctrl_dc_addr_inv~q ;
wire \cpu|cpu|A_dc_tag_dcache_management_wr_en~0_combout ;
wire \cpu|cpu|dc_tag_wr_port_data[7]~0_combout ;
wire \cpu|cpu|dc_tag_wr_port_data[8]~1_combout ;
wire \cpu|cpu|dc_tag_wr_port_data[8]~2_combout ;
wire \cpu|cpu|A_dc_wb_tag[3]~feeder_combout ;
wire \onchip_ram|the_altsyncram|auto_generated|ram_block1a3~portadataout ;
wire \onchip_ram|the_altsyncram|auto_generated|ram_block1a35 ;
wire \mm_interconnect_0|rsp_mux_001|src_data[3]~29_combout ;
wire \jtag_uart|av_readdata[3]~6_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~0_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~q ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~28_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[3]~feeder_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~58_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[3]~10_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[3]~11_combout ;
wire \cpu|cpu|dc_data_wr_port_data[3]~6_combout ;
wire \cpu|cpu|dc_data_wr_port_data[3]~7_combout ;
wire \cpu|cpu|M_dc_st_data[4]~4_combout ;
wire \pio_led|data_out[4]~feeder_combout ;
wire \jtag_uart|av_readdata[4]~5_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[4]~8_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~27_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~56_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[4]~9_combout ;
wire \cpu|cpu|dc_data_wr_port_data[4]~8_combout ;
wire \cpu|cpu|dc_data_wr_port_data[4]~9_combout ;
wire \jtag_uart|av_readdata[5]~4_combout ;
wire \pio_led|data_out[5]~feeder_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[5]~6_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~55_combout ;
wire \mm_interconnect_0|cmd_mux_003|src_payload~27_combout ;
wire \onchip_ram|the_altsyncram|auto_generated|ram_block1a5~portadataout ;
wire \mm_interconnect_0|cmd_mux_003|src_payload~0_combout ;
wire \mm_interconnect_0|cmd_mux_003|src_payload~6_combout ;
wire \onchip_ram|the_altsyncram|auto_generated|ram_block1a37 ;
wire \mm_interconnect_0|rsp_mux_001|src_data[5]~27_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[5]~7_combout ;
wire \cpu|cpu|dc_data_wr_port_data[5]~10_combout ;
wire \cpu|cpu|M_dc_st_data[5]~5_combout ;
wire \cpu|cpu|dc_data_wr_port_data[5]~11_combout ;
wire \cpu|cpu|M_dc_st_data[6]~6_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~25_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~54_combout ;
wire \jtag_uart|av_readdata[6]~3_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[6]~4_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[6]~5_combout ;
wire \cpu|cpu|dc_data_wr_port_data[6]~12_combout ;
wire \cpu|cpu|dc_data_wr_port_data[6]~13_combout ;
wire \cpu|cpu|M_dc_st_data[7]~7_combout ;
wire \jtag_uart|av_readdata[7]~2_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~13_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[7]~2_combout ;
wire \onchip_ram|the_altsyncram|auto_generated|ram_block1a7~portadataout ;
wire \onchip_ram|the_altsyncram|auto_generated|ram_block1a39 ;
wire \mm_interconnect_0|rsp_mux_001|src_data[7]~6_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~12_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[7]~3_combout ;
wire \cpu|cpu|dc_data_wr_port_data[7]~14_combout ;
wire \cpu|cpu|dc_data_wr_port_data[7]~15_combout ;
wire \cpu|cpu|E_mem_byte_en[2]~2_combout ;
wire \cpu|cpu|A_dc_fill_wr_data[23]~3_combout ;
wire \cpu|cpu|E_src1[16]~_Duplicate_1_q ;
wire \cpu|cpu|E_logic_result[16]~5_combout ;
wire \cpu|cpu|E_alu_result[16]~3_combout ;
wire \cpu|cpu|M_alu_result[16]~feeder_combout ;
wire \cpu|cpu|D_src2_reg[16]~84_combout ;
wire \cpu|cpu|E_src2[21]~8_combout ;
wire \cpu|cpu|M_alu_result[23]~feeder_combout ;
wire \cpu|cpu|E_mem_byte_en[3]~3_combout ;
wire \cpu|cpu|d_byteenable_nxt[3]~4_combout ;
wire \cpu|cpu|D_iw[8]~feeder_combout ;
wire \cpu|cpu|E_src2[18]~6_combout ;
wire \cpu|cpu|E_src1[18]~_Duplicate_1_q ;
wire \cpu|cpu|Add8~13_combout ;
wire \cpu|cpu|E_src1[17]~_Duplicate_1_q ;
wire \cpu|cpu|E_src1[15]~_Duplicate_2feeder_combout ;
wire \cpu|cpu|E_src1[15]~_Duplicate_2_q ;
wire \cpu|cpu|Add8~63 ;
wire \cpu|cpu|Add8~65 ;
wire \cpu|cpu|Add8~67 ;
wire \cpu|cpu|Add8~69 ;
wire \cpu|cpu|Add8~70_combout ;
wire \cpu|cpu|E_logic_result[18]~7_combout ;
wire \cpu|cpu|D_src2_reg[18]~80_combout ;
wire \cpu|cpu|D_src2_reg[18]~81_combout ;
wire \cpu|cpu|F_ctrl_unsigned_lo_imm16~3_combout ;
wire \cpu|cpu|F_ctrl_unsigned_lo_imm16~10_combout ;
wire \cpu|cpu|F_ctrl_src2_choose_imm~19_combout ;
wire \cpu|cpu|F_ctrl_unsigned_lo_imm16~11_combout ;
wire \cpu|cpu|F_ctrl_unsigned_lo_imm16~12_combout ;
wire \cpu|cpu|F_ctrl_unsigned_lo_imm16~9_combout ;
wire \cpu|cpu|D_ctrl_unsigned_lo_imm16~q ;
wire \cpu|cpu|D_src2[16]~1_combout ;
wire \cpu|cpu|E_src2[26]~13_combout ;
wire \cpu|cpu|Add8~5_combout ;
wire \cpu|cpu|Add8~85 ;
wire \cpu|cpu|Add8~86_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[26]~27_combout ;
wire \cpu|cpu|D_src1_reg[26]~17_combout ;
wire \cpu|cpu|E_rot_pass3~0_combout ;
wire \cpu|cpu|M_rot_pass3~q ;
wire \cpu|cpu|E_rot_mask[4]~4_combout ;
wire \cpu|cpu|E_rot_sel_fill3~0_combout ;
wire \cpu|cpu|M_rot_sel_fill3~q ;
wire \cpu|cpu|A_shift_rot_result~18_combout ;
wire \cpu|cpu|M_rot_prestep2[12]~19_combout ;
wire \cpu|cpu|M_rot_prestep2[8]~3_combout ;
wire \cpu|cpu|M_rot_prestep2[4]~16_combout ;
wire \cpu|cpu|E_src2[29]~16_combout ;
wire \cpu|cpu|E_logic_result[29]~17_combout ;
wire \cpu|cpu|E_rot_prestep1[5]~25_combout ;
wire \cpu|cpu|E_rot_prestep1[3]~26_combout ;
wire \cpu|cpu|M_rot_prestep2[5]~20_combout ;
wire \cpu|cpu|E_rot_prestep1[1]~27_combout ;
wire \cpu|cpu|E_rot_prestep1[31]~20_combout ;
wire \cpu|cpu|M_rot_prestep2[1]~4_combout ;
wire \cpu|cpu|E_rot_prestep1[11]~30_combout ;
wire \cpu|cpu|E_rot_prestep1[13]~29_combout ;
wire \cpu|cpu|M_rot_prestep2[13]~23_combout ;
wire \cpu|cpu|E_rot_prestep1[9]~31_combout ;
wire \cpu|cpu|E_rot_prestep1[7]~24_combout ;
wire \cpu|cpu|M_rot_prestep2[9]~7_combout ;
wire \cpu|cpu|A_shift_rot_result~13_combout ;
wire \cpu|cpu|E_src1[21]~_Duplicate_1_q ;
wire \cpu|cpu|E_rot_prestep1[21]~17_combout ;
wire \cpu|cpu|E_rot_prestep1[19]~18_combout ;
wire \cpu|cpu|M_rot_prestep2[21]~22_combout ;
wire \cpu|cpu|E_rot_prestep1[15]~28_combout ;
wire \cpu|cpu|E_rot_prestep1[17]~19_combout ;
wire \cpu|cpu|M_rot_prestep2[17]~6_combout ;
wire \cpu|cpu|E_rot_prestep1[27]~22_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT28 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT29 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT30 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT31 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~0 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~1 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~2 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~3 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT28 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT29 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT30 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT31 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT32 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT33 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~0 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~1 ;
wire \cpu|cpu|E_src2[27]~14_combout ;
wire \cpu|cpu|Add8~4_combout ;
wire \cpu|cpu|Add8~87 ;
wire \cpu|cpu|Add8~88_combout ;
wire \cpu|cpu|E_logic_result[27]~15_combout ;
wire \cpu|cpu|D_src2_reg[27]~43_combout ;
wire \cpu|cpu|D_src2_reg[27]~44_combout ;
wire \cpu|cpu|E_src2[28]~15_combout ;
wire \cpu|cpu|Add8~3_combout ;
wire \cpu|cpu|Add8~89 ;
wire \cpu|cpu|Add8~90_combout ;
wire \cpu|cpu|E_logic_result[28]~16_combout ;
wire \cpu|cpu|D_src2_reg[28]~37_combout ;
wire \cpu|cpu|D_src2_reg[28]~38_combout ;
wire \cpu|cpu|D_src2_reg[28]~39_combout ;
wire \cpu|cpu|D_src2_reg[28]~40_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT28 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT29 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT30 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT31 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~0 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~1 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~2 ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~3 ;
wire \cpu|cpu|A_mul_s1[0]~17 ;
wire \cpu|cpu|A_mul_s1[1]~19 ;
wire \cpu|cpu|A_mul_s1[2]~21 ;
wire \cpu|cpu|A_mul_s1[3]~23 ;
wire \cpu|cpu|A_mul_s1[4]~25 ;
wire \cpu|cpu|A_mul_s1[5]~27 ;
wire \cpu|cpu|A_mul_s1[6]~29 ;
wire \cpu|cpu|A_mul_s1[7]~31 ;
wire \cpu|cpu|A_mul_s1[8]~33 ;
wire \cpu|cpu|A_mul_s1[9]~35 ;
wire \cpu|cpu|A_mul_s1[10]~37 ;
wire \cpu|cpu|A_mul_s1[11]~39 ;
wire \cpu|cpu|A_mul_s1[12]~41 ;
wire \cpu|cpu|A_mul_s1[13]~43 ;
wire \cpu|cpu|A_mul_s1[14]~44_combout ;
wire \cpu|cpu|A_mul_s1[13]~42_combout ;
wire \cpu|cpu|A_mul_cell_p3[13]~feeder_combout ;
wire \cpu|cpu|A_mul_cell_p3[12]~feeder_combout ;
wire \cpu|cpu|A_mul_s1[12]~40_combout ;
wire \cpu|cpu|A_mul_s1[11]~38_combout ;
wire \cpu|cpu|A_mul_cell_p3[9]~feeder_combout ;
wire \cpu|cpu|A_mul_s1[9]~34_combout ;
wire \cpu|cpu|A_mul_s1[8]~32_combout ;
wire \cpu|cpu|A_mul_s1[7]~30_combout ;
wire \cpu|cpu|A_mul_s1[6]~28_combout ;
wire \cpu|cpu|A_mul_s1[5]~26_combout ;
wire \cpu|cpu|A_mul_s1[4]~24_combout ;
wire \cpu|cpu|A_mul_s1[3]~22_combout ;
wire \cpu|cpu|A_mul_cell_p3[3]~feeder_combout ;
wire \cpu|cpu|A_mul_cell_p3[1]~feeder_combout ;
wire \cpu|cpu|A_mul_s1[1]~18_combout ;
wire \cpu|cpu|A_mul_cell_p3[0]~feeder_combout ;
wire \cpu|cpu|A_mul_s1[0]~16_combout ;
wire \cpu|cpu|Add12~1 ;
wire \cpu|cpu|Add12~3 ;
wire \cpu|cpu|Add12~5 ;
wire \cpu|cpu|Add12~7 ;
wire \cpu|cpu|Add12~9 ;
wire \cpu|cpu|Add12~11 ;
wire \cpu|cpu|Add12~13 ;
wire \cpu|cpu|Add12~15 ;
wire \cpu|cpu|Add12~17 ;
wire \cpu|cpu|Add12~19 ;
wire \cpu|cpu|Add12~21 ;
wire \cpu|cpu|Add12~23 ;
wire \cpu|cpu|Add12~25 ;
wire \cpu|cpu|Add12~27 ;
wire \cpu|cpu|Add12~28_combout ;
wire \mm_interconnect_0|cmd_mux_003|src_payload~21_combout ;
wire \cpu|cpu|D_src2_reg[14]~120_combout ;
wire \cpu|cpu|E_st_data[14]~18_combout ;
wire \cpu|cpu|d_writedata[14]~27_combout ;
wire \cpu|cpu|M_dc_st_data[18]~24_combout ;
wire \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~35_combout ;
wire \cpu|cpu|d_writedata[16]~8_combout ;
wire \cpu|cpu|M_dc_st_data[19]~23_combout ;
wire \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~32_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~4_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[18]~4_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~8_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[18]~7_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~16_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~6_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[19]~4_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~5_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[20]~3_combout ;
wire \cpu|cpu|D_src2_reg[21]~132_combout ;
wire \cpu|cpu|E_st_data[21]~13_combout ;
wire \cpu|cpu|d_writedata[21]~23_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~15_combout ;
wire \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~29_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~30_combout ;
wire \cpu|cpu|dc_data_wr_port_data[20]~44_combout ;
wire \cpu|cpu|M_dc_st_data[20]~22_combout ;
wire \cpu|cpu|dc_data_wr_port_data[20]~45_combout ;
wire \cpu|cpu|M_dc_st_data[21]~21_combout ;
wire \cpu|cpu|dc_data_wr_port_data[21]~42_combout ;
wire \cpu|cpu|dc_data_wr_port_data[21]~43_combout ;
wire \cpu|cpu|E_logic_result[22]~10_combout ;
wire \cpu|cpu|D_src2_reg[22]~62_combout ;
wire \cpu|cpu|D_src2_reg[22]~63_combout ;
wire \cpu|cpu|D_src2_reg[22]~131_combout ;
wire \cpu|cpu|E_st_data[22]~12_combout ;
wire \cpu|cpu|M_dc_st_data[22]~20_combout ;
wire \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18 ;
wire \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~24_combout ;
wire \cpu|cpu|d_writedata[22]~26_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~24_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[22]~23_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~27_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~22_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[23]~21_combout ;
wire \cpu|cpu|d_byteenable_nxt[2]~2_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~4_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~11_combout ;
wire \cpu|cpu|dc_data_wr_port_data[23]~24_combout ;
wire \cpu|cpu|M_dc_st_data[23]~12_combout ;
wire \cpu|cpu|dc_data_wr_port_data[23]~25_combout ;
wire \cpu|cpu|dc_data_wr_port_byte_en[2]~1_combout ;
wire \cpu|cpu|M_dc_st_data[14]~26_combout ;
wire \cpu|cpu|D_src2_reg[15]~118_combout ;
wire \cpu|cpu|E_st_data[15]~3_combout ;
wire \cpu|cpu|d_writedata[15]~30_combout ;
wire \onchip_ram|the_altsyncram|auto_generated|ram_block1a15~portadataout ;
wire \onchip_ram|the_altsyncram|auto_generated|ram_block1a47 ;
wire \mm_interconnect_0|rsp_mux_001|src_data[15]~4_combout ;
wire \jtag_uart|rvalid~0_combout ;
wire \jtag_uart|rvalid~q ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~25_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~29_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~21_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[15]~20_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~12_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[24]~11_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~20_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[25]~19_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~19_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[26]~18_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~24_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~18_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[27]~17_combout ;
wire \cpu|cpu|D_src2_reg[28]~125_combout ;
wire \cpu|cpu|E_st_data[28]~8_combout ;
wire \cpu|cpu|d_writedata[28]~22_combout ;
wire \cpu|cpu|A_dc_xfer_wr_data[10]~feeder_combout ;
wire \cpu|cpu|M_dc_st_data[24]~9_combout ;
wire \cpu|cpu|A_dc_fill_wr_data[31]~4_combout ;
wire \cpu|cpu|dc_data_wr_port_data[24]~18_combout ;
wire \cpu|cpu|dc_data_wr_port_data[24]~19_combout ;
wire \cpu|cpu|dc_data_wr_port_data[25]~38_combout ;
wire \cpu|cpu|M_dc_st_data[25]~19_combout ;
wire \cpu|cpu|dc_data_wr_port_data[25]~39_combout ;
wire \onchip_ram|the_altsyncram|auto_generated|ram_block1a26~portadataout ;
wire \mm_interconnect_0|cmd_mux_003|src_payload~10_combout ;
wire \onchip_ram|the_altsyncram|auto_generated|ram_block1a58 ;
wire \mm_interconnect_0|rsp_mux_001|src_data[26]~12_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~11_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~21_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~22_combout ;
wire \cpu|cpu|dc_data_wr_port_data[26]~36_combout ;
wire \cpu|cpu|M_dc_st_data[26]~18_combout ;
wire \cpu|cpu|dc_data_wr_port_data[26]~37_combout ;
wire \cpu|cpu|M_dc_st_data[27]~17_combout ;
wire \cpu|cpu|dc_data_wr_port_data[27]~34_combout ;
wire \cpu|cpu|dc_data_wr_port_data[27]~35_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~19_combout ;
wire \cpu|cpu|dc_data_wr_port_data[28]~32_combout ;
wire \cpu|cpu|M_dc_st_data[28]~16_combout ;
wire \cpu|cpu|dc_data_wr_port_data[28]~33_combout ;
wire \cpu|cpu|D_src2_reg[29]~123_combout ;
wire \cpu|cpu|E_st_data[29]~7_combout ;
wire \cpu|cpu|d_writedata[29]~25_combout ;
wire \cpu|cpu|D_src2_reg[30]~29_combout ;
wire \cpu|cpu|D_src2_reg[30]~30_combout ;
wire \cpu|cpu|D_src2_reg[30]~121_combout ;
wire \cpu|cpu|E_st_data[30]~6_combout ;
wire \cpu|cpu|M_dc_st_data[30]~14_combout ;
wire \cpu|cpu|d_writedata[30]~28_combout ;
wire \cpu|cpu|D_src2_reg[31]~147_combout ;
wire \cpu|cpu|E_st_data[31]~5_combout ;
wire \cpu|cpu|M_dc_st_data[31]~13_combout ;
wire \cpu|cpu|d_writedata[31]~31_combout ;
wire \cpu|cpu|dc_data_wr_port_byte_en[3]~2_combout ;
wire \cpu|cpu|A_dc_xfer_wr_data[15]~feeder_combout ;
wire \cpu|cpu|A_dc_xfer_wr_data[16]~feeder_combout ;
wire \cpu|cpu|A_dc_xfer_wr_data[20]~feeder_combout ;
wire \cpu|cpu|A_dc_xfer_wr_data[21]~feeder_combout ;
wire \cpu|cpu|A_dc_xfer_wr_data[23]~feeder_combout ;
wire \cpu|cpu|A_dc_xfer_wr_data[24]~feeder_combout ;
wire \cpu|cpu|A_dc_xfer_wr_data[27]~feeder_combout ;
wire \cpu|cpu|A_dc_xfer_wr_data[28]~feeder_combout ;
wire \cpu|cpu|A_dc_xfer_wr_data[29]~feeder_combout ;
wire \cpu|cpu|A_dc_xfer_wr_data[31]~feeder_combout ;
wire \mm_interconnect_0|cpu_data_master_agent|av_waitrequest~combout ;
wire \cpu|cpu|A_dc_wb_update_av_writedata~combout ;
wire \cpu|cpu|d_writedata[23]~32_combout ;
wire \mm_interconnect_0|cmd_mux_003|src_payload~7_combout ;
wire \onchip_ram|the_altsyncram|auto_generated|ram_block1a63 ;
wire \onchip_ram|the_altsyncram|auto_generated|ram_block1a31~portadataout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[31]~7_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~16_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[29]~15_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~21_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~14_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[31]~13_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~22_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~15_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[30]~14_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~6_combout ;
wire \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[31]~feeder_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~14_combout ;
wire \cpu|cpu|dc_data_wr_port_data[31]~26_combout ;
wire \cpu|cpu|dc_data_wr_port_data[31]~27_combout ;
wire \cpu|cpu|A_dc_xfer_wr_data[14]~feeder_combout ;
wire \mm_interconnect_0|cmd_mux_003|src_payload~8_combout ;
wire \onchip_ram|the_altsyncram|auto_generated|ram_block1a62 ;
wire \onchip_ram|the_altsyncram|auto_generated|ram_block1a30~portadataout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[30]~8_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~7_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~15_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~16_combout ;
wire \cpu|cpu|dc_data_wr_port_data[30]~28_combout ;
wire \cpu|cpu|dc_data_wr_port_data[30]~29_combout ;
wire \cpu|cpu|A_dc_xfer_wr_data[13]~feeder_combout ;
wire \mm_interconnect_0|cmd_mux_003|src_payload~9_combout ;
wire \onchip_ram|the_altsyncram|auto_generated|ram_block1a29~portadataout ;
wire \onchip_ram|the_altsyncram|auto_generated|ram_block1a61 ;
wire \mm_interconnect_0|rsp_mux_001|src_data[29]~9_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~8_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~17_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~18_combout ;
wire \cpu|cpu|dc_data_wr_port_data[29]~30_combout ;
wire \cpu|cpu|M_dc_st_data[29]~15_combout ;
wire \cpu|cpu|dc_data_wr_port_data[29]~31_combout ;
wire \cpu|cpu|A_dc_xfer_wr_data[11]~feeder_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~17_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[28]~16_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~31_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[14]~24_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~3_combout ;
wire \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[15]~feeder_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~9_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~10_combout ;
wire \cpu|cpu|dc_data_wr_port_data[15]~22_combout ;
wire \cpu|cpu|M_dc_st_data[15]~11_combout ;
wire \cpu|cpu|dc_data_wr_port_data[15]~23_combout ;
wire \cpu|cpu|A_dc_xfer_wr_data[9]~feeder_combout ;
wire \mm_interconnect_0|cmd_mux_003|src_payload~4_combout ;
wire \onchip_ram|the_altsyncram|auto_generated|ram_block1a46 ;
wire \onchip_ram|the_altsyncram|auto_generated|ram_block1a14~portadataout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[14]~20_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~19_combout ;
wire \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[14]~feeder_combout ;
wire \jtag_uart|woverflow~0_combout ;
wire \jtag_uart|woverflow~1_combout ;
wire \jtag_uart|woverflow~q ;
wire \mm_interconnect_0|rsp_mux|src_payload~39_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~40_combout ;
wire \cpu|cpu|dc_data_wr_port_data[14]~52_combout ;
wire \cpu|cpu|dc_data_wr_port_data[14]~53_combout ;
wire \mm_interconnect_0|cmd_mux_003|src_payload~14_combout ;
wire \onchip_ram|the_altsyncram|auto_generated|ram_block1a22~portadataout ;
wire \mm_interconnect_0|cmd_mux_003|src_payload~1_combout ;
wire \mm_interconnect_0|cmd_mux_003|src_payload~15_combout ;
wire \onchip_ram|the_altsyncram|auto_generated|ram_block1a54 ;
wire \mm_interconnect_0|rsp_mux_001|src_data[22]~14_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~25_combout ;
wire \cpu|cpu|dc_data_wr_port_data[22]~40_combout ;
wire \cpu|cpu|dc_data_wr_port_data[22]~41_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~10_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~19_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[21]~9_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~15_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~18_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~20_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~8_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~35_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~36_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~5_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~22_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~23_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[20]~feeder_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~18_combout ;
wire \cpu|cpu|d_writedata[17]~11_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~9_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[17]~8_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~16_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~31_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~33_combout ;
wire \cpu|cpu|dc_data_wr_port_data[19]~46_combout ;
wire \cpu|cpu|dc_data_wr_port_data[19]~47_combout ;
wire \cpu|cpu|A_dc_xfer_wr_data[5]~feeder_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~7_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[16]~6_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~17_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~34_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~36_combout ;
wire \cpu|cpu|dc_data_wr_port_data[18]~48_combout ;
wire \cpu|cpu|dc_data_wr_port_data[18]~49_combout ;
wire \cpu|cpu|A_dc_xfer_wr_data[4]~feeder_combout ;
wire \mm_interconnect_0|cmd_mux_003|src_payload~20_combout ;
wire \onchip_ram|the_altsyncram|auto_generated|ram_block1a45 ;
wire \onchip_ram|the_altsyncram|auto_generated|ram_block1a13~portadataout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[13]~21_combout ;
wire \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~42_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~20_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~41_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~43_combout ;
wire \cpu|cpu|dc_data_wr_port_data[13]~54_combout ;
wire \cpu|cpu|M_dc_st_data[13]~27_combout ;
wire \cpu|cpu|dc_data_wr_port_data[13]~55_combout ;
wire \cpu|cpu|M_inst_result[30]~9_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[30]~13_combout ;
wire \cpu|cpu|E_rot_prestep1[20]~2_combout ;
wire \cpu|cpu|E_rot_prestep1[22]~1_combout ;
wire \cpu|cpu|M_rot_prestep2[22]~26_combout ;
wire \cpu|cpu|E_rot_prestep1[16]~12_combout ;
wire \cpu|cpu|E_rot_prestep1[18]~3_combout ;
wire \cpu|cpu|M_rot_prestep2[18]~10_combout ;
wire \cpu|cpu|A_shift_rot_result~8_combout ;
wire \cpu|cpu|E_rot_mask[6]~2_combout ;
wire \cpu|cpu|A_shift_rot_result~10_combout ;
wire \cpu|cpu|A_shift_rot_result~9_combout ;
wire \cpu|cpu|A_shift_rot_result~11_combout ;
wire \cpu|cpu|A_mem_baddr[0]~feeder_combout ;
wire \cpu|cpu|A_ctrl_ld16~q ;
wire \cpu|cpu|A_slow_ld_data_sign_bit~0_combout ;
wire \cpu|cpu|A_slow_ld_data_sign_bit~1_combout ;
wire \cpu|cpu|A_slow_ld_data_sign_bit~2_combout ;
wire \cpu|cpu|A_slow_ld_byte3_data_aligned_nxt[6]~1_combout ;
wire \cpu|cpu|A_slow_inst_result_en~0_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[30]~14_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[30]~15_combout ;
wire \cpu|cpu|D_src1_reg[28]~11_combout ;
wire \cpu|cpu|D_src1_reg[28]~12_combout ;
wire \cpu|cpu|D_src1_reg[28]~13_combout ;
wire \cpu|cpu|E_src1[28]~_Duplicate_1_q ;
wire \cpu|cpu|E_rot_prestep1[29]~21_combout ;
wire \cpu|cpu|M_rot_prestep2[29]~21_combout ;
wire \cpu|cpu|A_shift_rot_result~12_combout ;
wire \cpu|cpu|E_rot_mask[5]~3_combout ;
wire \cpu|cpu|A_shift_rot_result~14_combout ;
wire \cpu|cpu|A_shift_rot_result~15_combout ;
wire \cpu|cpu|A_slow_ld_byte3_data_aligned_nxt[5]~2_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[29]~16_combout ;
wire \cpu|cpu|M_inst_result[29]~10_combout ;
wire \cpu|cpu|Add12~26_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[29]~17_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[29]~18_combout ;
wire \cpu|cpu|W_wr_data[29]~feeder_combout ;
wire \cpu|cpu|D_src2_reg[29]~33_combout ;
wire \cpu|cpu|D_src2_reg[29]~34_combout ;
wire \cpu|cpu|D_src2_reg[29]~35_combout ;
wire \cpu|cpu|D_src2_reg[29]~36_combout ;
wire \cpu|cpu|Add8~2_combout ;
wire \cpu|cpu|Add8~91 ;
wire \cpu|cpu|Add8~92_combout ;
wire \cpu|cpu|D_src1_reg[29]~8_combout ;
wire \cpu|cpu|D_src1_reg[29]~9_combout ;
wire \cpu|cpu|D_src1_reg[29]~10_combout ;
wire \cpu|cpu|E_src1[29]~_Duplicate_1_q ;
wire \cpu|cpu|Add8~93 ;
wire \cpu|cpu|Add8~94_combout ;
wire \cpu|cpu|E_logic_result[30]~18_combout ;
wire \cpu|cpu|D_src1_reg[30]~5_combout ;
wire \cpu|cpu|D_src1_reg[30]~6_combout ;
wire \cpu|cpu|D_src1_reg[30]~7_combout ;
wire \cpu|cpu|E_src1[30]~_Duplicate_1_q ;
wire \cpu|cpu|E_rot_prestep1[30]~5_combout ;
wire \cpu|cpu|M_rot_prestep2[0]~0_combout ;
wire \cpu|cpu|A_shift_rot_result~17_combout ;
wire \cpu|cpu|M_rot_prestep2[20]~18_combout ;
wire \cpu|cpu|M_rot_prestep2[16]~2_combout ;
wire \cpu|cpu|E_rot_prestep1[26]~7_combout ;
wire \cpu|cpu|M_rot_prestep2[28]~17_combout ;
wire \cpu|cpu|M_rot_prestep2[24]~1_combout ;
wire \cpu|cpu|A_shift_rot_result~16_combout ;
wire \cpu|cpu|A_shift_rot_result~19_combout ;
wire \cpu|cpu|A_slow_ld_byte3_data_aligned_nxt[4]~3_combout ;
wire \cpu|cpu|Add12~24_combout ;
wire \cpu|cpu|M_inst_result[28]~11_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[28]~19_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[28]~20_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[28]~21_combout ;
wire \cpu|cpu|D_src1_reg[26]~18_combout ;
wire \cpu|cpu|D_src1_reg[26]~19_combout ;
wire \cpu|cpu|E_src1[26]~_Duplicate_1_q ;
wire \cpu|cpu|E_logic_result[26]~14_combout ;
wire \cpu|cpu|D_src2_reg[26]~48_combout ;
wire \cpu|cpu|D_src2_reg[26]~49_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~dataout ;
wire \cpu|cpu|A_mul_s1[10]~36_combout ;
wire \cpu|cpu|Add12~20_combout ;
wire \cpu|cpu|E_rot_mask[2]~6_combout ;
wire \cpu|cpu|A_shift_rot_result~26_combout ;
wire \cpu|cpu|A_shift_rot_result~25_combout ;
wire \cpu|cpu|A_shift_rot_result~24_combout ;
wire \cpu|cpu|A_shift_rot_result~27_combout ;
wire \cpu|cpu|A_slow_ld_byte3_data_aligned_nxt[2]~5_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[26]~25_combout ;
wire \cpu|cpu|M_inst_result[26]~13_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[26]~26_combout ;
wire \cpu|cpu|D_src2_reg[26]~45_combout ;
wire \cpu|cpu|D_src2_reg[26]~46_combout ;
wire \cpu|cpu|D_src2_reg[26]~47_combout ;
wire \cpu|cpu|D_src2_reg[26]~129_combout ;
wire \cpu|cpu|E_st_data[26]~10_combout ;
wire \cpu|cpu|d_writedata[26]~16_combout ;
wire \mm_interconnect_0|cmd_mux_003|src_payload~12_combout ;
wire \onchip_ram|the_altsyncram|auto_generated|ram_block1a57~portadataout ;
wire \onchip_ram|the_altsyncram|auto_generated|ram_block1a25~portadataout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[25]~13_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~12_combout ;
wire \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[25]~feeder_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~23_combout ;
wire \cpu|cpu|A_slow_ld_byte3_data_aligned_nxt[1]~6_combout ;
wire \cpu|cpu|E_rot_mask[1]~7_combout ;
wire \cpu|cpu|A_shift_rot_result~30_combout ;
wire \cpu|cpu|A_shift_rot_result~29_combout ;
wire \cpu|cpu|A_shift_rot_result~28_combout ;
wire \cpu|cpu|A_shift_rot_result~31_combout ;
wire \cpu|cpu|Add12~18_combout ;
wire \cpu|cpu|M_inst_result[25]~14_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[25]~28_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[25]~29_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[25]~30_combout ;
wire \cpu|cpu|D_src2_reg[17]~82_combout ;
wire \cpu|cpu|E_logic_result[17]~6_combout ;
wire \cpu|cpu|E_alu_result[17]~2_combout ;
wire \cpu|cpu|D_src2_reg[17]~83_combout ;
wire \cpu|cpu|D_src2_reg[17]~136_combout ;
wire \cpu|cpu|E_st_data[17]~17_combout ;
wire \cpu|cpu|M_dc_st_data[17]~25_combout ;
wire \mm_interconnect_0|cmd_mux_003|src_payload~19_combout ;
wire \onchip_ram|the_altsyncram|auto_generated|ram_block1a49~portadataout ;
wire \onchip_ram|the_altsyncram|auto_generated|ram_block1a17~portadataout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[17]~19_combout ;
wire \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~18_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~37_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~38_combout ;
wire \cpu|cpu|dc_data_wr_port_data[17]~50_combout ;
wire \cpu|cpu|dc_data_wr_port_data[17]~51_combout ;
wire \cpu|cpu|M_inst_result[23]~15_combout ;
wire \cpu|cpu|Add12~14_combout ;
wire \cpu|cpu|E_rot_pass2~0_combout ;
wire \cpu|cpu|E_rot_pass2~1_combout ;
wire \cpu|cpu|M_rot_pass2~q ;
wire \cpu|cpu|E_rot_sel_fill2~0_combout ;
wire \cpu|cpu|M_rot_sel_fill2~q ;
wire \cpu|cpu|E_rot_mask[7]~1_combout ;
wire \cpu|cpu|A_shift_rot_result~38_combout ;
wire \cpu|cpu|M_rot_prestep2[15]~31_combout ;
wire \cpu|cpu|M_rot_prestep2[11]~15_combout ;
wire \cpu|cpu|A_shift_rot_result~36_combout ;
wire \cpu|cpu|M_rot_prestep2[31]~29_combout ;
wire \cpu|cpu|M_rot_prestep2[27]~13_combout ;
wire \cpu|cpu|M_rot_prestep2[7]~28_combout ;
wire \cpu|cpu|M_rot_prestep2[3]~12_combout ;
wire \cpu|cpu|A_shift_rot_result~37_combout ;
wire \cpu|cpu|A_shift_rot_result~39_combout ;
wire \cpu|cpu|A_slow_ld_byte2_data_aligned_nxt[7]~0_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[23]~34_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[23]~35_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[23]~36_combout ;
wire \cpu|cpu|D_src2_reg[21]~66_combout ;
wire \cpu|cpu|D_src2_reg[21]~67_combout ;
wire \cpu|cpu|E_logic_result[21]~9_combout ;
wire \cpu|cpu|D_src2_reg[21]~68_combout ;
wire \cpu|cpu|D_src2_reg[21]~69_combout ;
wire \cpu|cpu|Add8~10_combout ;
wire \cpu|cpu|Add8~11_combout ;
wire \cpu|cpu|Add8~71 ;
wire \cpu|cpu|Add8~73 ;
wire \cpu|cpu|Add8~75 ;
wire \cpu|cpu|Add8~76_combout ;
wire \cpu|cpu|D_src1_reg[21]~32_combout ;
wire \cpu|cpu|D_src1_reg[21]~33_combout ;
wire \cpu|cpu|D_src1_reg[21]~34_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \cpu|cpu|A_mul_cell_p3[6]~feeder_combout ;
wire \cpu|cpu|Add12~12_combout ;
wire \cpu|cpu|M_inst_result[22]~16_combout ;
wire \cpu|cpu|A_shift_rot_result~40_combout ;
wire \cpu|cpu|A_shift_rot_result~41_combout ;
wire \cpu|cpu|A_shift_rot_result~42_combout ;
wire \cpu|cpu|A_shift_rot_result~43_combout ;
wire \cpu|cpu|A_slow_ld_byte2_data_aligned_nxt[6]~1_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[22]~37_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[22]~38_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[22]~39_combout ;
wire \cpu|cpu|M_alu_result[18]~feeder_combout ;
wire \cpu|cpu|D_src1_reg[18]~41_combout ;
wire \cpu|cpu|D_src1_reg[18]~42_combout ;
wire \cpu|cpu|D_src1_reg[18]~43_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \cpu|cpu|A_mul_cell_p3[5]~feeder_combout ;
wire \cpu|cpu|Add12~10_combout ;
wire \cpu|cpu|A_shift_rot_result~45_combout ;
wire \cpu|cpu|A_shift_rot_result~44_combout ;
wire \cpu|cpu|A_shift_rot_result~46_combout ;
wire \cpu|cpu|A_shift_rot_result~47_combout ;
wire \cpu|cpu|A_slow_ld_byte2_data_aligned_nxt[5]~2_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[21]~40_combout ;
wire \cpu|cpu|M_inst_result[21]~17_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[21]~41_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[21]~42_combout ;
wire \cpu|cpu|D_src2_reg[16]~85_combout ;
wire \cpu|cpu|D_src2_reg[16]~116_combout ;
wire \cpu|cpu|E_st_data[16]~0_combout ;
wire \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~4_combout ;
wire \onchip_ram|the_altsyncram|auto_generated|ram_block1a16~portadataout ;
wire \onchip_ram|the_altsyncram|auto_generated|ram_block1a48~portadataout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[16]~1_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~0_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~3_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~5_combout ;
wire \cpu|cpu|dc_data_wr_port_data[16]~16_combout ;
wire \cpu|cpu|M_dc_st_data[16]~8_combout ;
wire \cpu|cpu|dc_data_wr_port_data[16]~17_combout ;
wire \cpu|cpu|A_dc_xfer_wr_data[3]~feeder_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~23_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~28_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~73_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~74_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[12]~13_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~21_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~61_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~62_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[6]~feeder_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~23_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|Mux30~0_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[7]~8_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[7]~feeder_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~25_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~67_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~68_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[8]~feeder_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~26_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|cfgrom_readdata[8]~1_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[8]~9_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[11]~feeder_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[16]~17_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~69_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~70_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[9]~feeder_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~27_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~71_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~72_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~30_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[7]~22_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~28_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~31_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[6]~30_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Equal0~3_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[5]~7_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~32_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[5]~31_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[3]~2_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[3]~5_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[4]~5_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[0]~feeder_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~0_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~11_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~12_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[1]~feeder_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~2_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~14_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~15_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~3_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~16_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~17_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~6_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~28_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~29_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[4]~feeder_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~11_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~41_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~42_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[5]~feeder_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~4_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[1]~0_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~3_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~59_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[2]~13_combout ;
wire \cpu|cpu|dc_data_wr_port_data[2]~4_combout ;
wire \cpu|cpu|M_dc_st_data[2]~2_combout ;
wire \cpu|cpu|dc_data_wr_port_data[2]~5_combout ;
wire \cpu|cpu|M_inst_result[20]~18_combout ;
wire \cpu|cpu|Add12~8_combout ;
wire \cpu|cpu|A_shift_rot_result~50_combout ;
wire \cpu|cpu|A_shift_rot_result~49_combout ;
wire \cpu|cpu|A_shift_rot_result~48_combout ;
wire \cpu|cpu|A_shift_rot_result~51_combout ;
wire \cpu|cpu|A_slow_ld_byte2_data_aligned_nxt[4]~3_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[20]~43_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[20]~44_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[20]~45_combout ;
wire \cpu|cpu|D_src2_reg[14]~89_combout ;
wire \cpu|cpu|E_src2[14]~3_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \cpu|cpu|A_mul_s1[2]~20_combout ;
wire \cpu|cpu|Add12~4_combout ;
wire \cpu|cpu|A_slow_ld_byte2_data_aligned_nxt[2]~5_combout ;
wire \cpu|cpu|A_shift_rot_result~56_combout ;
wire \cpu|cpu|A_shift_rot_result~57_combout ;
wire \cpu|cpu|A_shift_rot_result~58_combout ;
wire \cpu|cpu|A_shift_rot_result~59_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[18]~49_combout ;
wire \cpu|cpu|M_inst_result[18]~20_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[18]~50_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[18]~51_combout ;
wire \cpu|cpu|D_src1_reg[22]~29_combout ;
wire \cpu|cpu|D_src1_reg[22]~30_combout ;
wire \cpu|cpu|D_src1_reg[22]~31_combout ;
wire \cpu|cpu|E_src1[22]~_Duplicate_1_q ;
wire \cpu|cpu|Add8~77 ;
wire \cpu|cpu|Add8~78_combout ;
wire \cpu|cpu|D_src2_reg[22]~64_combout ;
wire \cpu|cpu|D_src2_reg[22]~65_combout ;
wire \cpu|cpu|Add8~9_combout ;
wire \cpu|cpu|Add8~79 ;
wire \cpu|cpu|Add8~81 ;
wire \cpu|cpu|Add8~82_combout ;
wire \cpu|cpu|E_logic_result[24]~12_combout ;
wire \cpu|cpu|D_src2_reg[24]~56_combout ;
wire \cpu|cpu|D_src2_reg[24]~57_combout ;
wire \cpu|cpu|Add8~7_combout ;
wire \cpu|cpu|Add8~83 ;
wire \cpu|cpu|Add8~84_combout ;
wire \cpu|cpu|D_src2_reg[25]~50_combout ;
wire \cpu|cpu|D_src2_reg[25]~51_combout ;
wire \cpu|cpu|D_src2_reg[25]~52_combout ;
wire \cpu|cpu|D_src2_reg[25]~53_combout ;
wire \cpu|cpu|E_logic_result[25]~13_combout ;
wire \cpu|cpu|D_src2_reg[25]~130_combout ;
wire \cpu|cpu|E_st_data[25]~11_combout ;
wire \cpu|cpu|d_writedata[25]~13_combout ;
wire \mm_interconnect_0|cmd_mux_003|src_payload~13_combout ;
wire \onchip_ram|the_altsyncram|auto_generated|ram_block1a60 ;
wire \onchip_ram|the_altsyncram|auto_generated|ram_block1a28~portadataout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[28]~10_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[28]~54_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[29]~53_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[30]~52_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[31]~51_combout ;
wire \cpu|cpu|Add1~4_combout ;
wire \cpu|cpu|D_extra_pc[11]~4_combout ;
wire \cpu|cpu|F_ctrl_br_uncond~0_combout ;
wire \cpu|cpu|F_ctrl_br_uncond~1_combout ;
wire \cpu|cpu|D_ctrl_br_uncond~q ;
wire \cpu|cpu|F_ctrl_br~0_combout ;
wire \cpu|cpu|D_ctrl_br~q ;
wire \cpu|cpu|D_br_pred_taken~0_combout ;
wire \cpu|cpu|ic_tag_clr_valid_bits_nxt~combout ;
wire \cpu|cpu|ic_tag_clr_valid_bits~q ;
wire \cpu|cpu|ic_tag_wren~combout ;
wire \cpu|cpu|M_alu_result[5]~feeder_combout ;
wire \cpu|cpu|M_inst_result[5]~41_combout ;
wire \cpu|cpu|M_pc_plus_one[3]~19_combout ;
wire \cpu|cpu|M_inst_result[5]~42_combout ;
wire \cpu|cpu|ic_tag_wraddress_nxt[0]~7_combout ;
wire \cpu|cpu|ic_tag_wraddress[0]~feeder_combout ;
wire \cpu|cpu|M_pc_plus_one[4]~21_combout ;
wire \cpu|cpu|M_inst_result[6]~39_combout ;
wire \cpu|cpu|M_inst_result[6]~40_combout ;
wire \cpu|cpu|ic_tag_wraddress_nxt[1]~8_combout ;
wire \cpu|cpu|D_br_taken_waddr_partial[5]~21_combout ;
wire \cpu|cpu|D_extra_pc[5]~10_combout ;
wire \cpu|cpu|E_logic_result[7]~28_combout ;
wire \cpu|cpu|E_alu_result[7]~12_combout ;
wire \cpu|cpu|M_inst_result[7]~37_combout ;
wire \cpu|cpu|M_pc_plus_one[5]~23_combout ;
wire \cpu|cpu|M_inst_result[7]~38_combout ;
wire \cpu|cpu|ic_tag_wraddress_nxt[2]~9_combout ;
wire \cpu|cpu|M_inst_result[8]~6_combout ;
wire \cpu|cpu|M_pc_plus_one[6]~25_combout ;
wire \cpu|cpu|M_inst_result[8]~7_combout ;
wire \cpu|cpu|ic_tag_wraddress_nxt[3]~10_combout ;
wire \cpu|cpu|M_inst_result[9]~35_combout ;
wire \cpu|cpu|M_inst_result[9]~36_combout ;
wire \cpu|cpu|ic_tag_wraddress_nxt[4]~11_combout ;
wire \cpu|cpu|ic_tag_wraddress_nxt[5]~12_combout ;
wire \cpu|cpu|M_pc_plus_one[7]~28 ;
wire \cpu|cpu|M_pc_plus_one[8]~30 ;
wire \cpu|cpu|M_pc_plus_one[9]~31_combout ;
wire \cpu|cpu|M_pc_plus_one[9]~feeder_combout ;
wire \cpu|cpu|M_inst_result[11]~31_combout ;
wire \cpu|cpu|M_inst_result[11]~32_combout ;
wire \cpu|cpu|ic_tag_wraddress_nxt[6]~13_combout ;
wire \cpu|cpu|ic_tag_wraddress[6]~feeder_combout ;
wire \cpu|cpu|ic_fill_valid_bits_nxt[0]~11_combout ;
wire \cpu|cpu|D_ic_fill_starting_d1~q ;
wire \cpu|cpu|ic_fill_valid_bits_nxt[0]~12_combout ;
wire \cpu|cpu|ic_fill_valid_bits_en~combout ;
wire \cpu|cpu|ic_fill_valid_bits_nxt[1]~9_combout ;
wire \cpu|cpu|ic_fill_valid_bits_nxt[1]~10_combout ;
wire \cpu|cpu|ic_fill_valid_bits_nxt[2]~7_combout ;
wire \cpu|cpu|ic_fill_valid_bits_nxt[2]~8_combout ;
wire \cpu|cpu|ic_fill_valid_bits_nxt[3]~13_combout ;
wire \cpu|cpu|ic_fill_valid_bits_nxt[3]~14_combout ;
wire \cpu|cpu|ic_fill_valid_bits_nxt[4]~3_combout ;
wire \cpu|cpu|ic_fill_valid_bits_nxt[4]~4_combout ;
wire \cpu|cpu|ic_fill_valid_bits_nxt[5]~0_combout ;
wire \cpu|cpu|ic_fill_valid_bits_nxt[5]~1_combout ;
wire \cpu|cpu|Equal276~0_combout ;
wire \cpu|cpu|ic_fill_valid_bits_nxt[6]~2_combout ;
wire \cpu|cpu|ic_fill_valid_bits_nxt[7]~5_combout ;
wire \cpu|cpu|ic_fill_valid_bits_nxt[7]~6_combout ;
wire \cpu|cpu|F_ic_valid~2_combout ;
wire \cpu|cpu|F_ic_valid~3_combout ;
wire \cpu|cpu|F_ic_valid~0_combout ;
wire \cpu|cpu|F_ic_valid~1_combout ;
wire \cpu|cpu|F_ic_hit~2_combout ;
wire \cpu|cpu|F_ic_hit~1_combout ;
wire \cpu|cpu|F_ic_hit~0_combout ;
wire \cpu|cpu|F_ic_hit~3_combout ;
wire \cpu|cpu|F_ic_hit~4_combout ;
wire \cpu|cpu|D_iw_valid~q ;
wire \cpu|cpu|D_kill~q ;
wire \cpu|cpu|D_raw_refetch~0_combout ;
wire \cpu|cpu|F_ic_data_rd_addr_nxt[0]~2_combout ;
wire \cpu|cpu|F_pc_nxt[11]~4_combout ;
wire \cpu|cpu|F_pc_nxt[11]~5_combout ;
wire \cpu|cpu|F_pc_nxt[11]~6_combout ;
wire \cpu|cpu|M_target_pcb[13]~feeder_combout ;
wire \cpu|cpu|E_ctrl_jmp_indirect~q ;
wire \cpu|cpu|M_ctrl_jmp_indirect~feeder_combout ;
wire \cpu|cpu|M_ctrl_jmp_indirect~q ;
wire \cpu|cpu|M_pc_plus_one[9]~32 ;
wire \cpu|cpu|M_pc_plus_one[10]~34 ;
wire \cpu|cpu|M_pc_plus_one[11]~35_combout ;
wire \cpu|cpu|A_pipe_flush_waddr[11]~9_combout ;
wire \cpu|cpu|M_pc[11]~feeder_combout ;
wire \cpu|cpu|A_pipe_flush_waddr[6]~12_combout ;
wire \cpu|cpu|F_pc_nxt[11]~7_combout ;
wire \cpu|cpu|D_pc[11]~feeder_combout ;
wire \cpu|cpu|M_pc_plus_one[11]~36 ;
wire \cpu|cpu|M_pc_plus_one[12]~38 ;
wire \cpu|cpu|M_pc_plus_one[13]~40 ;
wire \cpu|cpu|M_pc_plus_one[14]~41_combout ;
wire \cpu|cpu|M_inst_result[16]~0_combout ;
wire \cpu|cpu|M_inst_result[16]~2_combout ;
wire \cpu|cpu|Add12~0_combout ;
wire \cpu|cpu|A_shift_rot_result~66_combout ;
wire \cpu|cpu|A_shift_rot_result~65_combout ;
wire \cpu|cpu|A_shift_rot_result~64_combout ;
wire \cpu|cpu|A_shift_rot_result~67_combout ;
wire \cpu|cpu|A_slow_ld_byte2_data_aligned_nxt[0]~7_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[16]~55_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[16]~56_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[16]~57_combout ;
wire \cpu|cpu|D_src2_reg[15]~86_combout ;
wire \cpu|cpu|D_src2_reg[15]~87_combout ;
wire \cpu|cpu|E_src2[15]~19_combout ;
wire \cpu|cpu|Add8~16_combout ;
wire \cpu|cpu|Add8~64_combout ;
wire \cpu|cpu|E_logic_result[15]~20_combout ;
wire \cpu|cpu|E_alu_result[15]~4_combout ;
wire \cpu|cpu|D_src1_reg[15]~50_combout ;
wire \cpu|cpu|D_src1_reg[15]~51_combout ;
wire \cpu|cpu|D_src1_reg[15]~52_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~dataout ;
wire \cpu|cpu|A_slow_inst_result[15]~12_combout ;
wire \cpu|cpu|A_slow_ld_data_fill_bit~combout ;
wire \cpu|cpu|A_wr_data_unfiltered[15]~58_combout ;
wire \cpu|cpu|A_shift_rot_result~68_combout ;
wire \cpu|cpu|E_rot_pass1~0_combout ;
wire \cpu|cpu|E_rot_pass1~1_combout ;
wire \cpu|cpu|M_rot_pass1~q ;
wire \cpu|cpu|E_rot_sel_fill1~0_combout ;
wire \cpu|cpu|M_rot_sel_fill1~q ;
wire \cpu|cpu|A_shift_rot_result~70_combout ;
wire \cpu|cpu|A_shift_rot_result~69_combout ;
wire \cpu|cpu|A_shift_rot_result~71_combout ;
wire \cpu|cpu|M_inst_result[15]~23_combout ;
wire \cpu|cpu|M_pc_plus_one[13]~39_combout ;
wire \cpu|cpu|M_inst_result[15]~24_combout ;
wire \cpu|cpu|A_data_ram_ld16_data[15]~1_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[15]~59_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[15]~61_combout ;
wire \cpu|cpu|D_src1_reg[24]~23_combout ;
wire \cpu|cpu|D_src1_reg[24]~24_combout ;
wire \cpu|cpu|D_src1_reg[24]~25_combout ;
wire \cpu|cpu|E_src1[24]~_Duplicate_1_q ;
wire \cpu|cpu|E_rot_prestep1[24]~0_combout ;
wire \cpu|cpu|M_rot_prestep2[26]~9_combout ;
wire \cpu|cpu|A_shift_rot_result~72_combout ;
wire \cpu|cpu|A_shift_rot_result~74_combout ;
wire \cpu|cpu|A_shift_rot_result~75_combout ;
wire \cpu|cpu|M_inst_result[14]~25_combout ;
wire \cpu|cpu|M_pc_plus_one[12]~37_combout ;
wire \cpu|cpu|M_pc_plus_one[12]~feeder_combout ;
wire \cpu|cpu|M_inst_result[14]~26_combout ;
wire \cpu|cpu|A_data_ram_ld16_data[14]~2_combout ;
wire \cpu|cpu|A_slow_inst_result[14]~11_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[14]~62_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[14]~63_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[14]~64_combout ;
wire \cpu|cpu|D_src1_reg[27]~14_combout ;
wire \cpu|cpu|D_src1_reg[27]~15_combout ;
wire \cpu|cpu|D_src1_reg[27]~16_combout ;
wire \cpu|cpu|E_src1[27]~_Duplicate_1_q ;
wire \cpu|cpu|E_rot_prestep1[28]~6_combout ;
wire \cpu|cpu|M_rot_prestep2[30]~25_combout ;
wire \cpu|cpu|A_shift_rot_result~89_combout ;
wire \cpu|cpu|A_shift_rot_result~88_combout ;
wire \cpu|cpu|A_shift_rot_result~90_combout ;
wire \cpu|cpu|A_shift_rot_result~91_combout ;
wire \cpu|cpu|A_slow_inst_result[10]~15_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[10]~74_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[10]~75_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[10]~76_combout ;
wire \cpu|cpu|D_src1_reg[25]~20_combout ;
wire \cpu|cpu|D_src1_reg[25]~21_combout ;
wire \cpu|cpu|D_src1_reg[25]~22_combout ;
wire \cpu|cpu|E_src1[25]~_Duplicate_1_q ;
wire \cpu|cpu|E_rot_prestep1[25]~23_combout ;
wire \cpu|cpu|M_rot_prestep2[25]~5_combout ;
wire \cpu|cpu|A_shift_rot_result~61_combout ;
wire \cpu|cpu|A_shift_rot_result~60_combout ;
wire \cpu|cpu|A_shift_rot_result~62_combout ;
wire \cpu|cpu|A_shift_rot_result~63_combout ;
wire \cpu|cpu|Add12~2_combout ;
wire \cpu|cpu|A_slow_ld_byte2_data_aligned_nxt[1]~6_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[17]~52_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[17]~53_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[17]~54_combout ;
wire \cpu|cpu|D_src1_reg[17]~44_combout ;
wire \cpu|cpu|D_src1_reg[17]~45_combout ;
wire \cpu|cpu|D_src1_reg[17]~46_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \cpu|cpu|Add12~16_combout ;
wire \cpu|cpu|A_shift_rot_result~32_combout ;
wire \cpu|cpu|A_shift_rot_result~33_combout ;
wire \cpu|cpu|A_shift_rot_result~34_combout ;
wire \cpu|cpu|A_shift_rot_result~35_combout ;
wire \cpu|cpu|A_slow_ld_byte3_data_aligned_nxt[0]~7_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[24]~31_combout ;
wire \cpu|cpu|M_inst_result[24]~5_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[24]~32_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[24]~33_combout ;
wire \cpu|cpu|D_src2_reg[24]~54_combout ;
wire \cpu|cpu|D_src2_reg[24]~55_combout ;
wire \cpu|cpu|D_src2_reg[24]~117_combout ;
wire \cpu|cpu|E_st_data[24]~1_combout ;
wire \cpu|cpu|d_writedata[24]~10_combout ;
wire \mm_interconnect_0|cmd_mux_003|src_payload~3_combout ;
wire \onchip_ram|the_altsyncram|auto_generated|ram_block1a24~portadataout ;
wire \onchip_ram|the_altsyncram|auto_generated|ram_block1a56~portadataout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[24]~3_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~2_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~8_combout ;
wire \cpu|cpu|A_slow_inst_result[8]~13_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[8]~80_combout ;
wire \cpu|cpu|A_shift_rot_result~96_combout ;
wire \cpu|cpu|A_shift_rot_result~98_combout ;
wire \cpu|cpu|A_shift_rot_result~97_combout ;
wire \cpu|cpu|A_shift_rot_result~99_combout ;
wire \cpu|cpu|A_data_ram_ld16_data[8]~0_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[8]~81_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[8]~82_combout ;
wire \cpu|cpu|D_src2_reg[13]~90_combout ;
wire \cpu|cpu|D_src2_reg[13]~91_combout ;
wire \cpu|cpu|D_src2_reg[13]~122_combout ;
wire \cpu|cpu|E_st_data[13]~19_combout ;
wire \cpu|cpu|d_writedata[13]~24_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~26_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[30]~83_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|DRsize.010~q ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[15]~9_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[12]~12_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~31_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~79_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~80_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[13]~feeder_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~30_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~77_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~78_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~29_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~75_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~76_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~24_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~65_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~66_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~32_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[13]~25_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~10_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~20_combout ;
wire \cpu|cpu|A_slow_inst_result[11]~8_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[11]~71_combout ;
wire \cpu|cpu|M_inst_result[27]~12_combout ;
wire \cpu|cpu|A_data_ram_ld16_data[11]~5_combout ;
wire \cpu|cpu|A_shift_rot_result~85_combout ;
wire \cpu|cpu|E_rot_mask[3]~5_combout ;
wire \cpu|cpu|A_shift_rot_result~86_combout ;
wire \cpu|cpu|M_rot_prestep2[19]~14_combout ;
wire \cpu|cpu|A_shift_rot_result~84_combout ;
wire \cpu|cpu|A_shift_rot_result~87_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[11]~72_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[11]~73_combout ;
wire \cpu|cpu|D_src2_reg[11]~94_combout ;
wire \cpu|cpu|D_src2_reg[11]~95_combout ;
wire \cpu|cpu|E_src2[11]~0_combout ;
wire \cpu|cpu|E_logic_result[11]~1_combout ;
wire \cpu|cpu|D_br_taken_waddr_partial[9]~29_combout ;
wire \cpu|cpu|D_extra_pc[9]~6_combout ;
wire \cpu|cpu|E_alu_result[11]~8_combout ;
wire \cpu|cpu|M_alu_result[11]~feeder_combout ;
wire \cpu|cpu|D_src1_reg[11]~62_combout ;
wire \cpu|cpu|D_src1_reg[11]~63_combout ;
wire \cpu|cpu|D_src1_reg[11]~64_combout ;
wire \cpu|cpu|E_src1[11]~_Duplicate_2_q ;
wire \cpu|cpu|Add8~56_combout ;
wire \cpu|cpu|d_address_tag_field[0]~6_combout ;
wire \cpu|cpu|A_dc_actual_tag[0]~feeder_combout ;
wire \cpu|cpu|A_dc_wb_tag[0]~feeder_combout ;
wire \onchip_ram|the_altsyncram|auto_generated|ram_block1a12~portadataout ;
wire \onchip_ram|the_altsyncram|auto_generated|ram_block1a44 ;
wire \mm_interconnect_0|rsp_mux_001|src_data[12]~22_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~21_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~44_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~46_combout ;
wire \cpu|cpu|dc_data_wr_port_data[12]~56_combout ;
wire \cpu|cpu|M_dc_st_data[12]~28_combout ;
wire \cpu|cpu|dc_data_wr_port_data[12]~57_combout ;
wire \cpu|cpu|M_inst_result[12]~29_combout ;
wire \cpu|cpu|M_inst_result[12]~30_combout ;
wire \cpu|cpu|A_data_ram_ld16_data[12]~4_combout ;
wire \cpu|cpu|A_slow_inst_result[12]~9_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[12]~68_combout ;
wire \cpu|cpu|A_shift_rot_result~80_combout ;
wire \cpu|cpu|A_shift_rot_result~81_combout ;
wire \cpu|cpu|A_shift_rot_result~82_combout ;
wire \cpu|cpu|A_shift_rot_result~83_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[12]~69_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[12]~70_combout ;
wire \cpu|cpu|D_src1_reg[12]~59_combout ;
wire \cpu|cpu|D_src1_reg[12]~60_combout ;
wire \cpu|cpu|D_src1_reg[12]~61_combout ;
wire \cpu|cpu|E_src1[12]~_Duplicate_2_q ;
wire \cpu|cpu|E_logic_result[12]~2_combout ;
wire \cpu|cpu|Add1~2_combout ;
wire \cpu|cpu|D_extra_pc[10]~5_combout ;
wire \cpu|cpu|E_alu_result[12]~7_combout ;
wire \cpu|cpu|D_src2_reg[12]~124_combout ;
wire \cpu|cpu|E_st_data[12]~20_combout ;
wire \cpu|cpu|d_writedata[12]~21_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~27_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[12]~26_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~33_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[10]~28_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[11]~11_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~32_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~81_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~82_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[9]~29_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[29]~8_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~13_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~46_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~47_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[32]~feeder_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~49_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~50_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[30]~feeder_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~14_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[31]~48_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[31]~7_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[31]~feeder_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[31]~feeder_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[3]~7 ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg~3_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[4]~9 ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg~2_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[5]~11 ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg~1_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_addr[6]~6_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~14_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~26_combout ;
wire \onchip_ram|the_altsyncram|auto_generated|ram_block1a53 ;
wire \onchip_ram|the_altsyncram|auto_generated|ram_block1a21~portadataout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[21]~15_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~28_combout ;
wire \cpu|cpu|A_slow_inst_result[5]~5_combout ;
wire \cpu|cpu|A_slow_inst_result[13]~10_combout ;
wire \cpu|cpu|A_shift_rot_result~108_combout ;
wire \cpu|cpu|A_shift_rot_result~110_combout ;
wire \cpu|cpu|A_shift_rot_result~109_combout ;
wire \cpu|cpu|A_shift_rot_result~111_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[5]~93_combout ;
wire \cpu|cpu|M_inst_result[13]~27_combout ;
wire \cpu|cpu|M_inst_result[13]~28_combout ;
wire \cpu|cpu|A_data_ram_ld16_data[13]~3_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[5]~91_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[5]~92_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[5]~94_combout ;
wire \cpu|cpu|D_src2_reg[5]~106_combout ;
wire \cpu|cpu|D_src2_reg[5]~107_combout ;
wire \cpu|cpu|E_src2[5]~26_combout ;
wire \cpu|cpu|D_src2_reg[5]~143_combout ;
wire \cpu|cpu|M_st_data[5]~feeder_combout ;
wire \cpu|cpu|d_writedata[5]~5_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~19_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write~2_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~13_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~12_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~8_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~9_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~5_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~6_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rvalid~feeder_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rvalid~q ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~0_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~2_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~3_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~1_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~11_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~18_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder_combout ;
wire \jtag_uart|av_readdata[1]~8_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[1]~14_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|always1~0_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|monitor_ready~0_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|monitor_ready~q ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~30_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[1]~feeder_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~60_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[1]~15_combout ;
wire \cpu|cpu|dc_data_wr_port_data[1]~2_combout ;
wire \cpu|cpu|dc_data_wr_port_data[1]~3_combout ;
wire \mm_interconnect_0|cmd_mux_003|src_payload~25_combout ;
wire \onchip_ram|the_altsyncram|auto_generated|ram_block1a9~portadataout ;
wire \onchip_ram|the_altsyncram|auto_generated|ram_block1a41~portadataout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[9]~25_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~53_combout ;
wire \cpu|cpu|A_slow_inst_result[9]~14_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[9]~77_combout ;
wire \cpu|cpu|A_shift_rot_result~92_combout ;
wire \cpu|cpu|A_shift_rot_result~93_combout ;
wire \cpu|cpu|A_shift_rot_result~94_combout ;
wire \cpu|cpu|A_shift_rot_result~95_combout ;
wire \cpu|cpu|A_data_ram_ld16_data[9]~7_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[9]~78_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[9]~79_combout ;
wire \cpu|cpu|D_src2_reg[9]~98_combout ;
wire \cpu|cpu|D_src2_reg[9]~99_combout ;
wire \cpu|cpu|E_src2[9]~30_combout ;
wire \cpu|cpu|Add8~22_combout ;
wire \cpu|cpu|Add8~52_combout ;
wire \cpu|cpu|M_alu_result[10]~feeder_combout ;
wire \cpu|cpu|M_inst_result[10]~33_combout ;
wire \cpu|cpu|M_pc_plus_one[8]~29_combout ;
wire \cpu|cpu|M_inst_result[10]~34_combout ;
wire \cpu|cpu|A_data_ram_ld16_data[10]~6_combout ;
wire \cpu|cpu|E_op_rdctl~combout ;
wire \cpu|cpu|M_ctrl_rd_ctl_reg~q ;
wire \cpu|cpu|A_inst_result[2]~0_combout ;
wire \cpu|cpu|A_exc_illegal_inst_pri15_nxt~0_combout ;
wire \cpu|cpu|A_exc_illegal_inst_pri15~q ;
wire \cpu|cpu|wait_for_one_post_bret_inst~1_combout ;
wire \cpu|cpu|wait_for_one_post_bret_inst~q ;
wire \cpu|cpu|wait_for_one_post_bret_inst~0_combout ;
wire \cpu|cpu|A_exc_norm_intr_pri5_nxt~0_combout ;
wire \cpu|cpu|A_exc_norm_intr_pri5~q ;
wire \cpu|cpu|A_exc_trap_inst_pri15_nxt~0_combout ;
wire \cpu|cpu|A_exc_trap_inst_pri15~q ;
wire \cpu|cpu|A_exc_highest_pri_cause_code[0]~1_combout ;
wire \cpu|cpu|A_exc_active_no_break~combout ;
wire \cpu|cpu|E_iw[6]~feeder_combout ;
wire \cpu|cpu|E_iw[9]~feeder_combout ;
wire \cpu|cpu|Equal348~0_combout ;
wire \cpu|cpu|E_control_reg_rddata_muxed[2]~3_combout ;
wire \cpu|cpu|M_inst_result[2]~47_combout ;
wire \cpu|cpu|M_pc_plus_one[0]~45_combout ;
wire \cpu|cpu|M_inst_result[2]~48_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[2]~103_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[2]~104_combout ;
wire \cpu|cpu|A_shift_rot_result~122_combout ;
wire \cpu|cpu|A_shift_rot_result~120_combout ;
wire \cpu|cpu|A_shift_rot_result~121_combout ;
wire \cpu|cpu|A_shift_rot_result~123_combout ;
wire \cpu|cpu|A_slow_inst_result[2]~2_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[2]~105_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[2]~106_combout ;
wire \cpu|cpu|D_src1_reg[16]~47_combout ;
wire \cpu|cpu|D_src1_reg[16]~48_combout ;
wire \cpu|cpu|D_src1_reg[16]~49_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~dataout ;
wire \cpu|cpu|A_mul_cell_p3[11]~feeder_combout ;
wire \cpu|cpu|Add12~22_combout ;
wire \cpu|cpu|A_slow_ld_byte3_data_aligned_nxt[3]~4_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[27]~22_combout ;
wire \cpu|cpu|A_shift_rot_result~20_combout ;
wire \cpu|cpu|A_shift_rot_result~21_combout ;
wire \cpu|cpu|A_shift_rot_result~22_combout ;
wire \cpu|cpu|A_shift_rot_result~23_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[27]~23_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[27]~24_combout ;
wire \cpu|cpu|D_src2_reg[27]~41_combout ;
wire \cpu|cpu|D_src2_reg[27]~42_combout ;
wire \cpu|cpu|D_src2_reg[27]~127_combout ;
wire \cpu|cpu|D_src2_reg[11]~126_combout ;
wire \cpu|cpu|E_st_data[27]~9_combout ;
wire \cpu|cpu|d_writedata[27]~19_combout ;
wire \mm_interconnect_0|cmd_mux_003|src_payload~11_combout ;
wire \onchip_ram|the_altsyncram|auto_generated|ram_block1a27~portadataout ;
wire \onchip_ram|the_altsyncram|auto_generated|ram_block1a59 ;
wire \mm_interconnect_0|rsp_mux_001|src_data[27]~11_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[27]~50_combout ;
wire \cpu|cpu|rf_a_rd_port_addr[4]~4_combout ;
wire \cpu|cpu|D_src1_reg[20]~35_combout ;
wire \cpu|cpu|D_src1_reg[20]~36_combout ;
wire \cpu|cpu|D_src1_reg[20]~37_combout ;
wire \cpu|cpu|E_src1[20]~_Duplicate_1_q ;
wire \cpu|cpu|Add8~74_combout ;
wire \cpu|cpu|D_src2_reg[20]~70_combout ;
wire \cpu|cpu|D_src2_reg[20]~71_combout ;
wire \cpu|cpu|D_src2_reg[20]~72_combout ;
wire \cpu|cpu|D_src2_reg[20]~73_combout ;
wire \cpu|cpu|E_logic_result[20]~8_combout ;
wire \cpu|cpu|D_src2_reg[20]~133_combout ;
wire \cpu|cpu|E_st_data[20]~14_combout ;
wire \cpu|cpu|d_writedata[20]~20_combout ;
wire \mm_interconnect_0|cmd_mux_003|src_payload~16_combout ;
wire \onchip_ram|the_altsyncram|auto_generated|ram_block1a20~portadataout ;
wire \onchip_ram|the_altsyncram|auto_generated|ram_block1a52 ;
wire \mm_interconnect_0|rsp_mux_001|src_data[20]~16_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[20]~55_combout ;
wire \cpu|cpu|rf_a_rd_port_addr[3]~3_combout ;
wire \cpu|cpu|D_src1_reg[14]~53_combout ;
wire \cpu|cpu|D_src1_reg[14]~54_combout ;
wire \cpu|cpu|D_src1_reg[14]~55_combout ;
wire \cpu|cpu|E_src1[14]~_Duplicate_2_q ;
wire \cpu|cpu|M_target_pcb[14]~feeder_combout ;
wire \cpu|cpu|A_pipe_flush_waddr[12]~10_combout ;
wire \cpu|cpu|M_pc[12]~feeder_combout ;
wire \cpu|cpu|F_pc_nxt[12]~8_combout ;
wire \cpu|cpu|F_pc_nxt[12]~9_combout ;
wire \cpu|cpu|F_pc_nxt[12]~10_combout ;
wire \cpu|cpu|F_pc_nxt[12]~11_combout ;
wire \cpu|cpu|F_pc_plus_one[12]~25 ;
wire \cpu|cpu|F_pc_plus_one[13]~27 ;
wire \cpu|cpu|F_pc_plus_one[14]~28_combout ;
wire \cpu|cpu|F_pc_plus_one[13]~26_combout ;
wire \cpu|cpu|Add1~7 ;
wire \cpu|cpu|Add1~9 ;
wire \cpu|cpu|Add1~10_combout ;
wire \cpu|cpu|D_extra_pc[14]~1_combout ;
wire \cpu|cpu|M_pipe_flush_waddr[14]~0_combout ;
wire \cpu|cpu|A_pipe_flush_waddr_nxt~11_combout ;
wire \cpu|cpu|A_pipe_flush_waddr_nxt~12_combout ;
wire \cpu|cpu|A_pipe_flush_waddr_nxt~16_combout ;
wire \cpu|cpu|F_pc_nxt[14]~18_combout ;
wire \cpu|cpu|F_pc_nxt[14]~16_combout ;
wire \cpu|cpu|F_pc_nxt[14]~17_combout ;
wire \cpu|cpu|F_pc_nxt[14]~19_combout ;
wire \cpu|cpu|F_pc_plus_one[14]~29 ;
wire \cpu|cpu|F_pc_plus_one[15]~30_combout ;
wire \cpu|cpu|Add1~11 ;
wire \cpu|cpu|Add1~12_combout ;
wire \cpu|cpu|D_extra_pc[15]~0_combout ;
wire \cpu|cpu|F_pc_nxt[15]~20_combout ;
wire \cpu|cpu|F_pc_nxt[15]~21_combout ;
wire \cpu|cpu|F_pc_nxt[15]~22_combout ;
wire \cpu|cpu|A_pipe_flush_waddr_nxt~13_combout ;
wire \cpu|cpu|A_pipe_flush_waddr_nxt~14_combout ;
wire \cpu|cpu|A_pipe_flush_waddr_nxt~17_combout ;
wire \cpu|cpu|F_pc_nxt[15]~23_combout ;
wire \cpu|cpu|D_pc[15]~feeder_combout ;
wire \cpu|cpu|E_pc[15]~feeder_combout ;
wire \cpu|cpu|M_pc_plus_one[14]~42 ;
wire \cpu|cpu|M_pc_plus_one[15]~43_combout ;
wire \cpu|cpu|M_pc_plus_one[15]~feeder_combout ;
wire \cpu|cpu|M_inst_result[17]~21_combout ;
wire \cpu|cpu|M_inst_result[17]~22_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[1]~107_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[1]~108_combout ;
wire \cpu|cpu|A_shift_rot_result~125_combout ;
wire \cpu|cpu|A_shift_rot_result~124_combout ;
wire \cpu|cpu|A_shift_rot_result~126_combout ;
wire \cpu|cpu|A_shift_rot_result~127_combout ;
wire \cpu|cpu|A_slow_inst_result[1]~1_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[1]~109_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[1]~110_combout ;
wire \cpu|cpu|D_src2_reg[7]~102_combout ;
wire \cpu|cpu|D_src2_reg[7]~103_combout ;
wire \cpu|cpu|E_src2[7]~28_combout ;
wire \cpu|cpu|D_src2_reg[7]~145_combout ;
wire \cpu|cpu|D_src2_reg[23]~58_combout ;
wire \cpu|cpu|D_src2_reg[23]~59_combout ;
wire \cpu|cpu|D_src2_reg[23]~119_combout ;
wire \cpu|cpu|E_st_data[23]~4_combout ;
wire \cpu|cpu|d_writedata[23]~29_combout ;
wire \mm_interconnect_0|cmd_mux_003|src_payload~5_combout ;
wire \onchip_ram|the_altsyncram|auto_generated|ram_block1a23~portadataout ;
wire \onchip_ram|the_altsyncram|auto_generated|ram_block1a55 ;
wire \mm_interconnect_0|rsp_mux_001|src_data[23]~5_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[23]~35_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[24]~34_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[25]~33_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[26]~32_combout ;
wire \cpu|cpu|D_dst_regnum[4]~3_combout ;
wire \cpu|cpu|A_dst_regnum~4_combout ;
wire \cpu|cpu|D_src1_reg[19]~38_combout ;
wire \cpu|cpu|D_src1_reg[19]~39_combout ;
wire \cpu|cpu|D_src1_reg[19]~40_combout ;
wire \cpu|cpu|E_src1[19]~_Duplicate_1_q ;
wire \cpu|cpu|E_logic_result[19]~21_combout ;
wire \cpu|cpu|D_src2_reg[19]~76_combout ;
wire \cpu|cpu|D_src2_reg[19]~77_combout ;
wire \cpu|cpu|Add8~12_combout ;
wire \cpu|cpu|Add8~72_combout ;
wire \cpu|cpu|M_inst_result[19]~19_combout ;
wire \cpu|cpu|A_shift_rot_result~53_combout ;
wire \cpu|cpu|A_shift_rot_result~52_combout ;
wire \cpu|cpu|A_shift_rot_result~54_combout ;
wire \cpu|cpu|A_shift_rot_result~55_combout ;
wire \cpu|cpu|A_slow_ld_byte2_data_aligned_nxt[3]~4_combout ;
wire \cpu|cpu|Add12~6_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[19]~46_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[19]~47_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[19]~48_combout ;
wire \cpu|cpu|D_src2_reg[19]~74_combout ;
wire \cpu|cpu|D_src2_reg[19]~75_combout ;
wire \cpu|cpu|D_src2_reg[19]~134_combout ;
wire \cpu|cpu|E_st_data[19]~15_combout ;
wire \cpu|cpu|d_writedata[19]~17_combout ;
wire \mm_interconnect_0|cmd_mux_003|src_payload~17_combout ;
wire \onchip_ram|the_altsyncram|auto_generated|ram_block1a19~portadataout ;
wire \onchip_ram|the_altsyncram|auto_generated|ram_block1a51 ;
wire \mm_interconnect_0|rsp_mux_001|src_data[19]~17_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[19]~56_combout ;
wire \cpu|cpu|D_dst_regnum[0]~6_combout ;
wire \cpu|cpu|A_dst_regnum~0_combout ;
wire \cpu|cpu|D_src2_reg[18]~78_combout ;
wire \cpu|cpu|D_src2_reg[18]~79_combout ;
wire \cpu|cpu|D_src2_reg[18]~135_combout ;
wire \cpu|cpu|E_st_data[18]~16_combout ;
wire \cpu|cpu|d_writedata[18]~14_combout ;
wire \mm_interconnect_0|cmd_mux_003|src_payload~18_combout ;
wire \onchip_ram|the_altsyncram|auto_generated|ram_block1a18~portadataout ;
wire \onchip_ram|the_altsyncram|auto_generated|ram_block1a50 ;
wire \mm_interconnect_0|rsp_mux_001|src_data[18]~18_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[18]~57_combout ;
wire \cpu|cpu|E_src2[30]~17_combout ;
wire \cpu|cpu|D_src2_reg[30]~31_combout ;
wire \cpu|cpu|D_src2_reg[30]~32_combout ;
wire \cpu|cpu|Add8~1_combout ;
wire \cpu|cpu|Add8~95 ;
wire \cpu|cpu|Add8~97 ;
wire \cpu|cpu|Add8~98_combout ;
wire \cpu|cpu|E_br_result~0_combout ;
wire \cpu|cpu|E_logic_result[0]~0_combout ;
wire \cpu|cpu|E_alu_result[0]~1_combout ;
wire \cpu|cpu|Equal337~1_combout ;
wire \cpu|cpu|Equal337~3_combout ;
wire \cpu|cpu|Equal337~0_combout ;
wire \cpu|cpu|E_logic_result[23]~11_combout ;
wire \cpu|cpu|Equal337~2_combout ;
wire \cpu|cpu|Equal337~4_combout ;
wire \cpu|cpu|E_logic_result[4]~25_combout ;
wire \cpu|cpu|E_logic_result[6]~27_combout ;
wire \cpu|cpu|E_logic_result[5]~26_combout ;
wire \cpu|cpu|Equal337~7_combout ;
wire \cpu|cpu|Equal337~5_combout ;
wire \cpu|cpu|Equal337~6_combout ;
wire \cpu|cpu|E_logic_result[10]~31_combout ;
wire \cpu|cpu|E_logic_result[8]~29_combout ;
wire \cpu|cpu|Equal337~8_combout ;
wire \cpu|cpu|Equal337~9_combout ;
wire \cpu|cpu|E_br_result~1_combout ;
wire \cpu|cpu|Equal149~2_combout ;
wire \cpu|cpu|D_ctrl_cmp~2_combout ;
wire \cpu|cpu|D_ctrl_cmp~1_combout ;
wire \cpu|cpu|D_ctrl_cmp~3_combout ;
wire \cpu|cpu|E_ctrl_cmp~q ;
wire \cpu|cpu|M_alu_result[0]~feeder_combout ;
wire \cpu|cpu|D_src2_reg[0]~26_combout ;
wire \cpu|cpu|D_src2_reg[0]~27_combout ;
wire \cpu|cpu|E_src2[0]~21_combout ;
wire \cpu|cpu|E_rot_mask[0]~0_combout ;
wire \cpu|cpu|A_shift_rot_result~2_combout ;
wire \cpu|cpu|A_shift_rot_result~0_combout ;
wire \cpu|cpu|A_shift_rot_result~1_combout ;
wire \cpu|cpu|A_shift_rot_result~3_combout ;
wire \cpu|cpu|A_slow_inst_result[0]~0_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[0]~5_combout ;
wire \cpu|cpu|Equal349~0_combout ;
wire \cpu|cpu|A_iw[1]~feeder_combout ;
wire \cpu|cpu|M_iw[2]~feeder_combout ;
wire \cpu|cpu|A_iw[2]~feeder_combout ;
wire \cpu|cpu|A_op_eret~2_combout ;
wire \cpu|cpu|A_iw[5]~feeder_combout ;
wire \cpu|cpu|M_iw[3]~feeder_combout ;
wire \cpu|cpu|A_iw[11]~feeder_combout ;
wire \cpu|cpu|A_op_eret~1_combout ;
wire \cpu|cpu|A_iw[15]~feeder_combout ;
wire \cpu|cpu|M_iw[13]~feeder_combout ;
wire \cpu|cpu|A_iw[13]~feeder_combout ;
wire \cpu|cpu|M_iw[16]~feeder_combout ;
wire \cpu|cpu|A_iw[16]~feeder_combout ;
wire \cpu|cpu|A_op_eret~0_combout ;
wire \cpu|cpu|A_op_eret~3_combout ;
wire \cpu|cpu|M_iw[9]~feeder_combout ;
wire \cpu|cpu|A_iw[9]~feeder_combout ;
wire \cpu|cpu|M_iw[10]~feeder_combout ;
wire \cpu|cpu|A_iw[10]~feeder_combout ;
wire \cpu|cpu|E_op_wrctl~combout ;
wire \cpu|cpu|M_ctrl_wrctl_inst~q ;
wire \cpu|cpu|A_ctrl_wrctl_inst~feeder_combout ;
wire \cpu|cpu|A_ctrl_wrctl_inst~q ;
wire \cpu|cpu|A_wrctl_status~0_combout ;
wire \cpu|cpu|M_iw[7]~feeder_combout ;
wire \cpu|cpu|M_iw[6]~feeder_combout ;
wire \cpu|cpu|A_wrctl_status~combout ;
wire \cpu|cpu|W_status_reg_pie_nxt~0_combout ;
wire \cpu|cpu|W_ienable_reg_irq0_nxt~0_combout ;
wire \cpu|cpu|W_bstatus_reg_pie_nxt~2_combout ;
wire \cpu|cpu|W_bstatus_reg_pie_nxt~3_combout ;
wire \cpu|cpu|W_bstatus_reg_pie~q ;
wire \cpu|cpu|W_status_reg_pie_nxt~1_combout ;
wire \cpu|cpu|W_estatus_reg_pie_nxt~0_combout ;
wire \cpu|cpu|W_estatus_reg_pie_nxt~1_combout ;
wire \cpu|cpu|W_estatus_reg_pie_nxt~2_combout ;
wire \cpu|cpu|W_estatus_reg_pie~q ;
wire \cpu|cpu|W_status_reg_pie_nxt~2_combout ;
wire \cpu|cpu|W_status_reg_pie_nxt~3_combout ;
wire \cpu|cpu|W_status_reg_pie_nxt~4_combout ;
wire \cpu|cpu|W_status_reg_pie~q ;
wire \cpu|cpu|W_ienable_reg_irq0~0_combout ;
wire \cpu|cpu|W_ienable_reg_irq0~q ;
wire \cpu|cpu|D_control_reg_rddata_muxed[0]~0_combout ;
wire \cpu|cpu|D_control_reg_rddata_muxed[0]~1_combout ;
wire \cpu|cpu|D_control_reg_rddata_muxed[0]~2_combout ;
wire \cpu|cpu|D_control_reg_rddata_muxed[0]~3_combout ;
wire \cpu|cpu|E_control_reg_rddata_muxed[0]~0_combout ;
wire \cpu|cpu|M_inst_result[0]~3_combout ;
wire \cpu|cpu|M_inst_result[0]~4_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[0]~3_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[0]~4_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[0]~7_combout ;
wire \cpu|cpu|D_src2_reg[12]~92_combout ;
wire \cpu|cpu|D_src2_reg[12]~93_combout ;
wire \cpu|cpu|E_src2[12]~1_combout ;
wire \cpu|cpu|Add8~19_combout ;
wire \cpu|cpu|Add8~58_combout ;
wire \cpu|cpu|A_mem_baddr[12]~feeder_combout ;
wire \cpu|cpu|M_dc_raw_hazard~3_combout ;
wire \cpu|cpu|W_mem_baddr[15]~feeder_combout ;
wire \cpu|cpu|M_dc_raw_hazard~4_combout ;
wire \cpu|cpu|W_mem_baddr[16]~feeder_combout ;
wire \cpu|cpu|M_dc_raw_hazard~5_combout ;
wire \cpu|cpu|M_dc_raw_hazard~1_combout ;
wire \cpu|cpu|Equal332~1_combout ;
wire \cpu|cpu|W_mem_baddr[3]~feeder_combout ;
wire \cpu|cpu|M_dc_raw_hazard~0_combout ;
wire \cpu|cpu|Equal332~0_combout ;
wire \cpu|cpu|M_dc_raw_hazard~2_combout ;
wire \cpu|cpu|M_dc_raw_hazard~6_combout ;
wire \cpu|cpu|M_dc_raw_hazard~7_combout ;
wire \cpu|cpu|Equal330~0_combout ;
wire \cpu|cpu|Equal330~1_combout ;
wire \cpu|cpu|M_dc_raw_hazard~8_combout ;
wire \cpu|cpu|M_dc_raw_hazard~9_combout ;
wire \cpu|cpu|M_dc_dirty~6_combout ;
wire \cpu|cpu|W_dc_valid_st_cache_hit~q ;
wire \cpu|cpu|W_mem_baddr[6]~feeder_combout ;
wire \cpu|cpu|M_dc_dirty~4_combout ;
wire \cpu|cpu|W_mem_baddr[8]~feeder_combout ;
wire \cpu|cpu|M_dc_dirty~5_combout ;
wire \cpu|cpu|M_dc_dirty~7_combout ;
wire \cpu|cpu|M_dc_raw_hazard~10_combout ;
wire \cpu|cpu|M_ctrl_ld_cache_nxt~0_combout ;
wire \cpu|cpu|M_ctrl_ld_cache_nxt~1_combout ;
wire \cpu|cpu|M_ctrl_ld_cache~q ;
wire \cpu|cpu|M_dc_raw_hazard~11_combout ;
wire \cpu|cpu|A_pipe_flush_nxt~0_combout ;
wire \cpu|cpu|A_pipe_flush~q ;
wire \cpu|cpu|D_valid~combout ;
wire \cpu|cpu|E_valid_from_D~q ;
wire \cpu|cpu|E_valid~combout ;
wire \cpu|cpu|M_valid_from_E~q ;
wire \cpu|cpu|M_exc_allowed~0_combout ;
wire \cpu|cpu|A_exc_allowed~q ;
wire \cpu|cpu|F_ctrl_ignore_dst~6_combout ;
wire \cpu|cpu|D_ctrl_ignore_dst~q ;
wire \cpu|cpu|D_wr_dst_reg~0_combout ;
wire \cpu|cpu|D_wr_dst_reg~1_combout ;
wire \cpu|cpu|E_wr_dst_reg_from_D~q ;
wire \cpu|cpu|E_wr_dst_reg~combout ;
wire \cpu|cpu|M_wr_dst_reg_from_E~q ;
wire \cpu|cpu|M_wr_dst_reg~0_combout ;
wire \cpu|cpu|A_wr_dst_reg_from_M~q ;
wire \cpu|cpu|A_wr_dst_reg~0_combout ;
wire \cpu|cpu|D_src1_reg[0]~99_combout ;
wire \cpu|cpu|D_src1_reg[0]~100_combout ;
wire \cpu|cpu|D_src1_reg[0]~98_combout ;
wire \cpu|cpu|D_src1_reg[0]~95_combout ;
wire \cpu|cpu|D_src1_reg[0]~96_combout ;
wire \cpu|cpu|D_src1_reg[0]~97_combout ;
wire \cpu|cpu|D_src1_reg[0]~101_combout ;
wire \cpu|cpu|E_src1[0]~_Duplicate_2_q ;
wire \cpu|cpu|Add8~35 ;
wire \cpu|cpu|Add8~37 ;
wire \cpu|cpu|Add8~39 ;
wire \cpu|cpu|Add8~40_combout ;
wire \cpu|cpu|dc_data_wr_port_addr[1]~1_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~7_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|read_req~feeder_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|read_req~q ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|read2~q ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rvalid0~1_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rvalid0~2_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rvalid0~q ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|r_ena1~q ;
wire \jtag_uart|r_val~0_combout ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ;
wire \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ;
wire \jtag_uart|fifo_wr~0_combout ;
wire \jtag_uart|fifo_wr~q ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~16_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~17_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~14_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~15_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[1]~feeder_combout ;
wire \jtag_uart|av_readdata[0]~1_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[0]~0_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[0]~feeder_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~1_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[0]~0_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[0]~1_combout ;
wire \cpu|cpu|dc_data_wr_port_data[0]~0_combout ;
wire \cpu|cpu|M_dc_st_data[0]~0_combout ;
wire \cpu|cpu|dc_data_wr_port_data[0]~1_combout ;
wire \cpu|cpu|A_dc_xfer_wr_data[0]~feeder_combout ;
wire \mm_interconnect_0|cmd_mux_003|src_payload~24_combout ;
wire \onchip_ram|the_altsyncram|auto_generated|ram_block1a10~portadataout ;
wire \onchip_ram|the_altsyncram|auto_generated|ram_block1a42 ;
wire \mm_interconnect_0|rsp_mux_001|src_data[10]~24_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[10]~59_combout ;
wire \cpu|cpu|D_iw[9]~feeder_combout ;
wire \cpu|cpu|Add10~7_combout ;
wire \cpu|cpu|A_shift_rot_result~117_combout ;
wire \cpu|cpu|A_shift_rot_result~118_combout ;
wire \cpu|cpu|A_shift_rot_result~116_combout ;
wire \cpu|cpu|A_shift_rot_result~119_combout ;
wire \cpu|cpu|A_slow_inst_result[3]~3_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[3]~101_combout ;
wire \cpu|cpu|A_exc_highest_pri_cause_code[1]~0_combout ;
wire \cpu|cpu|E_control_reg_rddata_muxed[3]~2_combout ;
wire \cpu|cpu|M_inst_result[3]~45_combout ;
wire \cpu|cpu|M_pc_plus_one[1]~15_combout ;
wire \cpu|cpu|M_inst_result[3]~46_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[3]~99_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[3]~100_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[3]~102_combout ;
wire \cpu|cpu|D_src1_reg[3]~86_combout ;
wire \cpu|cpu|D_src1_reg[3]~87_combout ;
wire \cpu|cpu|D_src1_reg[3]~88_combout ;
wire \cpu|cpu|E_src1[3]~_Duplicate_2_q ;
wire \cpu|cpu|E_logic_result[3]~24_combout ;
wire \cpu|cpu|F_pc_plus_one[1]~2_combout ;
wire \cpu|cpu|D_br_taken_waddr_partial[0]~12 ;
wire \cpu|cpu|D_br_taken_waddr_partial[1]~13_combout ;
wire \cpu|cpu|D_extra_pc[1]~14_combout ;
wire \cpu|cpu|E_alu_result[3]~16_combout ;
wire \cpu|cpu|D_src2_reg[3]~110_combout ;
wire \cpu|cpu|D_src2_reg[3]~111_combout ;
wire \cpu|cpu|E_src2[3]~24_combout ;
wire \cpu|cpu|D_src2_reg[3]~141_combout ;
wire \cpu|cpu|E_st_data[11]~21_combout ;
wire \cpu|cpu|d_writedata[11]~18_combout ;
wire \mm_interconnect_0|cmd_mux_003|src_payload~23_combout ;
wire \onchip_ram|the_altsyncram|auto_generated|ram_block1a11~portadataout ;
wire \onchip_ram|the_altsyncram|auto_generated|ram_block1a43 ;
wire \mm_interconnect_0|rsp_mux_001|src_data[11]~23_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[11]~46_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[12]~44_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[13]~41_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[14]~45_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[15]~42_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[16]~43_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[21]~49_combout ;
wire \cpu|cpu|D_iw[21]~feeder_combout ;
wire \cpu|cpu|E_src2[23]~10_combout ;
wire \cpu|cpu|D_src2_reg[23]~60_combout ;
wire \cpu|cpu|D_src2_reg[23]~61_combout ;
wire \cpu|cpu|Add8~8_combout ;
wire \cpu|cpu|Add8~80_combout ;
wire \cpu|cpu|D_src1_reg[23]~26_combout ;
wire \cpu|cpu|D_src1_reg[23]~27_combout ;
wire \cpu|cpu|D_src1_reg[23]~28_combout ;
wire \cpu|cpu|E_src1[23]~_Duplicate_1_q ;
wire \cpu|cpu|E_rot_prestep1[23]~16_combout ;
wire \cpu|cpu|M_rot_prestep2[23]~30_combout ;
wire \cpu|cpu|A_shift_rot_result~100_combout ;
wire \cpu|cpu|A_shift_rot_result~101_combout ;
wire \cpu|cpu|A_shift_rot_result~102_combout ;
wire \cpu|cpu|A_shift_rot_result~103_combout ;
wire \cpu|cpu|A_slow_inst_result[7]~7_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[7]~85_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[7]~83_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[7]~84_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[7]~86_combout ;
wire \cpu|cpu|D_src1_reg[7]~74_combout ;
wire \cpu|cpu|D_src1_reg[7]~75_combout ;
wire \cpu|cpu|D_src1_reg[7]~76_combout ;
wire \cpu|cpu|E_src1[7]~_Duplicate_2_q ;
wire \cpu|cpu|Add8~48_combout ;
wire \cpu|cpu|d_address_line_field[2]~3_combout ;
wire \cpu|cpu|A_dc_wb_line[2]~feeder_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_addr[5]~5_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~1_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~6_combout ;
wire \mm_interconnect_0|rsp_mux|src_payload~7_combout ;
wire \cpu|cpu|dc_data_wr_port_data[8]~20_combout ;
wire \cpu|cpu|dc_data_wr_port_data[8]~21_combout ;
wire \cpu|cpu|M_data_ram_ld_align_sign_bit_16_hi~0_combout ;
wire \cpu|cpu|M_data_ram_ld_align_sign_bit_16_hi~q ;
wire \cpu|cpu|M_data_ram_ld_align_sign_bit~0_combout ;
wire \cpu|cpu|M_data_ram_ld_align_sign_bit~1_combout ;
wire \cpu|cpu|A_data_ram_ld_align_sign_bit~q ;
wire \cpu|cpu|A_shift_rot_result~76_combout ;
wire \cpu|cpu|A_shift_rot_result~78_combout ;
wire \cpu|cpu|A_shift_rot_result~77_combout ;
wire \cpu|cpu|A_shift_rot_result~79_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[13]~65_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[13]~66_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[13]~67_combout ;
wire \cpu|cpu|D_src1_reg[13]~56_combout ;
wire \cpu|cpu|D_src1_reg[13]~57_combout ;
wire \cpu|cpu|D_src1_reg[13]~58_combout ;
wire \cpu|cpu|E_src1[13]~_Duplicate_2_q ;
wire \cpu|cpu|Add8~60_combout ;
wire \cpu|cpu|d_address_tag_field[2]~4_combout ;
wire \cpu|cpu|A_dc_actual_tag[2]~feeder_combout ;
wire \cpu|cpu|A_dc_wb_tag[2]~feeder_combout ;
wire \mm_interconnect_0|router|Equal2~1_combout ;
wire \mm_interconnect_0|router|Equal2~0_combout ;
wire \mm_interconnect_0|router|Equal2~2_combout ;
wire \mm_interconnect_0|router|always1~0_combout ;
wire \mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]~3_combout ;
wire \mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][62]~0_combout ;
wire \mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \mm_interconnect_0|cmd_demux|WideOr0~1_combout ;
wire \mm_interconnect_0|cmd_demux|WideOr0~2_combout ;
wire \mm_interconnect_0|cmd_demux|WideOr0~4_combout ;
wire \mm_interconnect_0|cmd_demux|WideOr0~0_combout ;
wire \mm_interconnect_0|cmd_demux|WideOr0~5_combout ;
wire \cpu|cpu|av_wr_data_transfer~0_combout ;
wire \cpu|cpu|A_dc_wb_wr_active_nxt~0_combout ;
wire \cpu|cpu|A_dc_wb_wr_active~q ;
wire \cpu|cpu|A_dc_wb_wr_want_dmaster~combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_addr[4]~4_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~23_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~51_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~52_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~17_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~53_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~54_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg~5_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_addr[2]~2_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~24_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[9]~60_combout ;
wire \cpu|cpu|E_src2[17]~5_combout ;
wire \cpu|cpu|D_regnum_b_cmp_F~1_combout ;
wire \cpu|cpu|D_regnum_b_cmp_F~0_combout ;
wire \cpu|cpu|D_regnum_b_cmp_F~2_combout ;
wire \cpu|cpu|D_regnum_b_cmp_F~3_combout ;
wire \cpu|cpu|E_regnum_b_cmp_D~q ;
wire \cpu|cpu|D_src2_reg[17]~137_combout ;
wire \cpu|cpu|Add8~14_combout ;
wire \cpu|cpu|Add8~68_combout ;
wire \cpu|cpu|A_dc_fill_need_extra_stall_nxt~2_combout ;
wire \cpu|cpu|A_dc_fill_need_extra_stall_nxt~1_combout ;
wire \cpu|cpu|A_dc_fill_need_extra_stall_nxt~3_combout ;
wire \cpu|cpu|A_dc_fill_need_extra_stall_nxt~0_combout ;
wire \cpu|cpu|M_dc_dirty~0_combout ;
wire \cpu|cpu|M_dc_dirty~2_combout ;
wire \cpu|cpu|M_dc_dirty~1_combout ;
wire \cpu|cpu|M_dc_dirty~3_combout ;
wire \cpu|cpu|A_dc_fill_need_extra_stall_nxt~4_combout ;
wire \cpu|cpu|E_ld_stnon32_cache~0_combout ;
wire \cpu|cpu|E_ld_stnon32_cache~1_combout ;
wire \cpu|cpu|M_ctrl_ld_stnon32_cache~q ;
wire \cpu|cpu|A_dc_fill_need_extra_stall_nxt~5_combout ;
wire \cpu|cpu|A_dc_fill_need_extra_stall_nxt~6_combout ;
wire \cpu|cpu|A_dc_fill_need_extra_stall~q ;
wire \cpu|cpu|A_dc_rd_data_cnt_nxt[0]~3_combout ;
wire \cpu|cpu|A_dc_rd_data_cnt[0]~1_combout ;
wire \cpu|cpu|A_dc_rd_data_cnt_nxt[1]~2_combout ;
wire \cpu|cpu|A_dc_rd_data_cnt_nxt[2]~1_combout ;
wire \cpu|cpu|Add17~0_combout ;
wire \cpu|cpu|A_dc_rd_data_cnt_nxt[3]~0_combout ;
wire \cpu|cpu|A_ld_bypass_done~combout ;
wire \cpu|cpu|A_dc_rd_last_transfer_d1~feeder_combout ;
wire \cpu|cpu|A_dc_rd_last_transfer_d1~q ;
wire \cpu|cpu|A_dc_fill_active_nxt~0_combout ;
wire \cpu|cpu|A_dc_fill_active_nxt~1_combout ;
wire \cpu|cpu|A_dc_fill_active~q ;
wire \cpu|cpu|d_address_tag_field_nxt~0_combout ;
wire \cpu|cpu|d_address_line_field[0]~5_combout ;
wire \cpu|cpu|A_dc_wb_line[0]~feeder_combout ;
wire \onchip_ram|the_altsyncram|auto_generated|ram_block1a40~portadataout ;
wire \onchip_ram|the_altsyncram|auto_generated|ram_block1a8~portadataout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[8]~2_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[8]~61_combout ;
wire \cpu|cpu|D_br_taken_waddr_partial[1]~14 ;
wire \cpu|cpu|D_br_taken_waddr_partial[2]~16 ;
wire \cpu|cpu|D_br_taken_waddr_partial[3]~18 ;
wire \cpu|cpu|D_br_taken_waddr_partial[4]~20 ;
wire \cpu|cpu|D_br_taken_waddr_partial[5]~22 ;
wire \cpu|cpu|D_br_taken_waddr_partial[6]~23_combout ;
wire \cpu|cpu|D_extra_pc[6]~9_combout ;
wire \cpu|cpu|E_alu_result[8]~11_combout ;
wire \cpu|cpu|D_src2_reg[8]~100_combout ;
wire \cpu|cpu|D_src2_reg[8]~101_combout ;
wire \cpu|cpu|E_src2[8]~29_combout ;
wire \cpu|cpu|D_src2_reg[8]~146_combout ;
wire \cpu|cpu|E_st_data[8]~2_combout ;
wire \cpu|cpu|d_writedata[8]~9_combout ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~13_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[8]~12_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~26_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~57_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~58_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[26]~feeder_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg~7_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_addr[0]~0_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~13_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~13_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[22]~36_combout ;
wire \cpu|cpu|M_regnum_b_cmp_F~0_combout ;
wire \cpu|cpu|Equal310~0_combout ;
wire \cpu|cpu|M_regnum_b_cmp_F~1_combout ;
wire \cpu|cpu|M_regnum_b_cmp_F~combout ;
wire \cpu|cpu|A_regnum_b_cmp_D~feeder_combout ;
wire \cpu|cpu|E_regnum_b_cmp_F~1_combout ;
wire \cpu|cpu|E_regnum_b_cmp_F~2_combout ;
wire \cpu|cpu|E_regnum_b_cmp_F~0_combout ;
wire \cpu|cpu|E_regnum_b_cmp_F~3_combout ;
wire \cpu|cpu|M_regnum_b_cmp_D~q ;
wire \cpu|cpu|A_regnum_b_cmp_D~q ;
wire \cpu|cpu|D_src2_reg[23]~24_combout ;
wire \cpu|cpu|D_src2_reg[10]~96_combout ;
wire \cpu|cpu|D_src2_reg[10]~97_combout ;
wire \cpu|cpu|E_src2[10]~31_combout ;
wire \cpu|cpu|Add8~21_combout ;
wire \cpu|cpu|Add8~54_combout ;
wire \cpu|cpu|d_address_line_field[5]~0_combout ;
wire \cpu|cpu|A_dc_wb_line[5]~feeder_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_wr~0_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_wr~q ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_en~1_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~25_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~18_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~55_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~56_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[27]~feeder_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~20_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~43_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~44_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~22_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~63_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~64_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[24]~feeder_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|resetlatch~0_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|resetlatch~q ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~45_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[33]~feeder_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[6]~13 ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg~0_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[7]~15 ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_access~1_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_access~q ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|waitrequest~0_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|waitrequest~1_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|waitrequest~q ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|write~1_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|write~q ;
wire \mm_interconnect_0|cmd_mux_002|src_payload~1_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|debugaccess~q ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_en~0_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~5_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[7]~62_combout ;
wire \cpu|cpu|E_src2[16]~4_combout ;
wire \cpu|cpu|D_src2_reg[16]~138_combout ;
wire \cpu|cpu|Add8~15_combout ;
wire \cpu|cpu|Add8~66_combout ;
wire \cpu|cpu|A_mem_baddr[16]~feeder_combout ;
wire \cpu|cpu|d_address_tag_field[5]~1_combout ;
wire \cpu|cpu|A_dc_actual_tag[5]~feeder_combout ;
wire \cpu|cpu|A_dc_wb_tag[5]~feeder_combout ;
wire \cpu|cpu|d_address_tag_field[4]~2_combout ;
wire \cpu|cpu|A_dc_actual_tag[4]~feeder_combout ;
wire \cpu|cpu|A_dc_wb_tag[4]~feeder_combout ;
wire \cpu|cpu|d_address_tag_field[6]~0_combout ;
wire \cpu|cpu|A_dc_actual_tag[6]~feeder_combout ;
wire \cpu|cpu|A_dc_wb_tag[6]~feeder_combout ;
wire \mm_interconnect_0|router|Equal1~0_combout ;
wire \mm_interconnect_0|router|Equal1~1_combout ;
wire \mm_interconnect_0|cmd_demux|src2_valid~0_combout ;
wire \mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout ;
wire \mm_interconnect_0|cmd_mux_002|packet_in_progress~q ;
wire \mm_interconnect_0|cmd_mux_002|update_grant~0_combout ;
wire \mm_interconnect_0|cmd_mux_002|update_grant~1_combout ;
wire \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout ;
wire \mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|Equal0~0_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~26_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[5]~40_combout ;
wire \cpu|cpu|D_src2_reg[2]~140_combout ;
wire \cpu|cpu|M_st_data[2]~feeder_combout ;
wire \cpu|cpu|d_writedata[2]~2_combout ;
wire \mm_interconnect_0|cmd_mux_003|src_payload~30_combout ;
wire \onchip_ram|the_altsyncram|auto_generated|ram_block1a2~portadataout ;
wire \onchip_ram|the_altsyncram|auto_generated|ram_block1a34 ;
wire \mm_interconnect_0|rsp_mux_001|src_data[2]~30_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[2]~37_combout ;
wire \cpu|cpu|Equal314~0_combout ;
wire \cpu|cpu|D_src2_reg[1]~139_combout ;
wire \cpu|cpu|d_writedata[1]~1_combout ;
wire \mm_interconnect_0|cmd_mux_003|src_payload~31_combout ;
wire \onchip_ram|the_altsyncram|auto_generated|ram_block1a33~portadataout ;
wire \onchip_ram|the_altsyncram|auto_generated|ram_block1a1~portadataout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[1]~31_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[1]~38_combout ;
wire \cpu|cpu|A_regnum_b_cmp_F~1_combout ;
wire \cpu|cpu|Equal311~0_combout ;
wire \cpu|cpu|A_regnum_b_cmp_F~0_combout ;
wire \cpu|cpu|A_regnum_b_cmp_F~combout ;
wire \cpu|cpu|W_regnum_b_cmp_D~feeder_combout ;
wire \cpu|cpu|W_regnum_b_cmp_D~q ;
wire \cpu|cpu|D_src2_reg[23]~25_combout ;
wire \cpu|cpu|D_src2_reg[1]~114_combout ;
wire \cpu|cpu|D_src2_reg[1]~115_combout ;
wire \cpu|cpu|E_src2[1]~22_combout ;
wire \cpu|cpu|E_logic_result[1]~22_combout ;
wire \cpu|cpu|D_src1_reg[1]~92_combout ;
wire \cpu|cpu|D_src1_reg[1]~93_combout ;
wire \cpu|cpu|D_src1_reg[1]~94_combout ;
wire \cpu|cpu|E_src1[1]~_Duplicate_2_q ;
wire \cpu|cpu|Add8~36_combout ;
wire \cpu|cpu|M_ld_align_sh16~0_combout ;
wire \cpu|cpu|A_ld_align_sh16~q ;
wire \cpu|cpu|A_wr_data_unfiltered[7]~1_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[6]~87_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[6]~88_combout ;
wire \cpu|cpu|A_shift_rot_result~104_combout ;
wire \cpu|cpu|A_shift_rot_result~105_combout ;
wire \cpu|cpu|A_shift_rot_result~106_combout ;
wire \cpu|cpu|A_shift_rot_result~107_combout ;
wire \cpu|cpu|A_slow_inst_result[6]~6_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[6]~89_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[6]~90_combout ;
wire \cpu|cpu|D_src1_reg[6]~77_combout ;
wire \cpu|cpu|D_src1_reg[6]~78_combout ;
wire \cpu|cpu|D_src1_reg[6]~79_combout ;
wire \cpu|cpu|E_src1[6]~_Duplicate_2_q ;
wire \cpu|cpu|Add8~46_combout ;
wire \cpu|cpu|D_extra_pc[4]~11_combout ;
wire \cpu|cpu|E_alu_result[6]~13_combout ;
wire \cpu|cpu|D_src2_reg[6]~104_combout ;
wire \cpu|cpu|D_src2_reg[6]~105_combout ;
wire \cpu|cpu|E_src2[6]~27_combout ;
wire \cpu|cpu|D_src2_reg[6]~144_combout ;
wire \cpu|cpu|M_st_data[6]~feeder_combout ;
wire \cpu|cpu|d_writedata[6]~6_combout ;
wire \mm_interconnect_0|cmd_mux_003|src_payload~26_combout ;
wire \onchip_ram|the_altsyncram|auto_generated|ram_block1a6~portadataout ;
wire \onchip_ram|the_altsyncram|auto_generated|ram_block1a38 ;
wire \mm_interconnect_0|rsp_mux_001|src_data[6]~26_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[6]~63_combout ;
wire \cpu|cpu|D_br_taken_waddr_partial[0]~11_combout ;
wire \cpu|cpu|D_extra_pc[0]~15_combout ;
wire \cpu|cpu|E_alu_result[2]~17_combout ;
wire \cpu|cpu|D_src2_reg[2]~112_combout ;
wire \cpu|cpu|D_src2_reg[2]~113_combout ;
wire \cpu|cpu|E_src2[2]~23_combout ;
wire \cpu|cpu|Add8~29_combout ;
wire \cpu|cpu|Add8~38_combout ;
wire \cpu|cpu|d_address_offset_field_nxt[0]~5_combout ;
wire \jtag_uart|av_waitrequest~0_combout ;
wire \cpu|cpu|d_address_offset_field_nxt[1]~1_combout ;
wire \cpu|cpu|d_address_offset_field_nxt[0]~6_combout ;
wire \cpu|cpu|d_address_offset_field[1]~0_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|monitor_error~0_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|monitor_error~q ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~24_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_rd~0_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_rd~1_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_rd~q ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|cfgrom_readdata[16]~0_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[16]~3_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~7_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~33_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~34_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~9_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~37_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~38_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|break_on_reset~0_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|break_on_reset~q ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|jtag_break~0_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|jtag_break~1_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|jtag_break~q ;
wire \cpu|cpu|latched_oci_tb_hbreak_req_next~0_combout ;
wire \cpu|cpu|latched_oci_tb_hbreak_req~q ;
wire \cpu|cpu|hbreak_req~0_combout ;
wire \cpu|cpu|hbreak_req~1_combout ;
wire \cpu|cpu|M_inst_result[8]~1_combout ;
wire \cpu|cpu|M_inst_result[31]~8_combout ;
wire \cpu|cpu|A_mul_s1[14]~45 ;
wire \cpu|cpu|A_mul_s1[15]~46_combout ;
wire \cpu|cpu|A_mul_cell_p3[15]~feeder_combout ;
wire \cpu|cpu|Add12~29 ;
wire \cpu|cpu|Add12~30_combout ;
wire \cpu|cpu|A_shift_rot_result~4_combout ;
wire \cpu|cpu|A_shift_rot_result~5_combout ;
wire \cpu|cpu|A_shift_rot_result~6_combout ;
wire \cpu|cpu|A_shift_rot_result~7_combout ;
wire \cpu|cpu|A_slow_ld_byte3_data_aligned_nxt[7]~0_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[31]~10_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[31]~11_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[31]~12_combout ;
wire \cpu|cpu|E_src2[31]~32_combout ;
wire \cpu|cpu|E_src2[31]~33_combout ;
wire \cpu|cpu|E_src2[31]~34_combout ;
wire \cpu|cpu|E_src2[31]~18_combout ;
wire \cpu|cpu|E_src2[31]~feeder_combout ;
wire \cpu|cpu|E_logic_result[31]~19_combout ;
wire \cpu|cpu|D_src1_reg[31]~2_combout ;
wire \cpu|cpu|D_src1_reg[31]~3_combout ;
wire \cpu|cpu|D_src1_reg[31]~4_combout ;
wire \cpu|cpu|E_src1[31]~_Duplicate_1_q ;
wire \cpu|cpu|Add8~96_combout ;
wire \cpu|cpu|E_ld_bus~1_combout ;
wire \cpu|cpu|M_ctrl_ld_bypass~q ;
wire \cpu|cpu|A_ctrl_ld_bypass~q ;
wire \cpu|cpu|A_slow_inst_sel_nxt~0_combout ;
wire \cpu|cpu|A_slow_inst_sel~q ;
wire \cpu|cpu|A_wr_data_unfiltered[7]~6_combout ;
wire \cpu|cpu|W_exception_reg_cause[2]~0_combout ;
wire \cpu|cpu|E_control_reg_rddata_muxed[4]~1_combout ;
wire \cpu|cpu|D_br_taken_waddr_partial[2]~15_combout ;
wire \cpu|cpu|D_extra_pc[2]~13_combout ;
wire \cpu|cpu|E_alu_result[4]~15_combout ;
wire \cpu|cpu|M_inst_result[4]~43_combout ;
wire \cpu|cpu|M_pc_plus_one[2]~17_combout ;
wire \cpu|cpu|M_pc_plus_one[2]~feeder_combout ;
wire \cpu|cpu|M_inst_result[4]~44_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[4]~95_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[4]~96_combout ;
wire \cpu|cpu|A_slow_inst_result[4]~4_combout ;
wire \cpu|cpu|A_shift_rot_result~113_combout ;
wire \cpu|cpu|A_shift_rot_result~114_combout ;
wire \cpu|cpu|A_shift_rot_result~112_combout ;
wire \cpu|cpu|A_shift_rot_result~115_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[4]~97_combout ;
wire \cpu|cpu|A_wr_data_unfiltered[4]~98_combout ;
wire \cpu|cpu|D_src2_reg[4]~108_combout ;
wire \cpu|cpu|D_src2_reg[4]~109_combout ;
wire \cpu|cpu|E_src2[4]~25_combout ;
wire \cpu|cpu|D_src2_reg[4]~142_combout ;
wire \cpu|cpu|M_st_data[4]~feeder_combout ;
wire \cpu|cpu|d_writedata[4]~4_combout ;
wire \mm_interconnect_0|cmd_mux_003|src_payload~28_combout ;
wire \onchip_ram|the_altsyncram|auto_generated|ram_block1a4~portadataout ;
wire \onchip_ram|the_altsyncram|auto_generated|ram_block1a36 ;
wire \mm_interconnect_0|rsp_mux_001|src_data[4]~28_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[4]~47_combout ;
wire \cpu|cpu|E_op_rdctl~2_combout ;
wire \cpu|cpu|E_op_break~combout ;
wire \cpu|cpu|M_exc_break_inst_pri15~q ;
wire \cpu|cpu|A_pipe_flush_waddr_nxt~9_combout ;
wire \cpu|cpu|A_pipe_flush_waddr_nxt~10_combout ;
wire \cpu|cpu|A_pipe_flush_waddr_nxt~15_combout ;
wire \cpu|cpu|F_ic_tag_rd_addr_nxt[6]~24_combout ;
wire \cpu|cpu|F_ic_tag_rd_addr_nxt[6]~25_combout ;
wire \cpu|cpu|F_ic_tag_rd_addr_nxt[6]~26_combout ;
wire \cpu|cpu|F_ic_tag_rd_addr_nxt[6]~27_combout ;
wire \cpu|cpu|ic_tag_wraddress_nxt~0_combout ;
wire \cpu|cpu|Equal149~8_combout ;
wire \cpu|cpu|Equal149~12_combout ;
wire \cpu|cpu|D_ctrl_illegal~10_combout ;
wire \cpu|cpu|D_ctrl_illegal~9_combout ;
wire \cpu|cpu|D_ctrl_illegal~11_combout ;
wire \cpu|cpu|D_ctrl_illegal~8_combout ;
wire \cpu|cpu|D_ctrl_illegal~7_combout ;
wire \cpu|cpu|D_ctrl_flush_pipe_always~3_combout ;
wire \cpu|cpu|Equal95~7_combout ;
wire \cpu|cpu|D_ctrl_flush_pipe_always~12_combout ;
wire \cpu|cpu|D_ctrl_illegal~6_combout ;
wire \cpu|cpu|D_ctrl_illegal~12_combout ;
wire \cpu|cpu|D_ctrl_retaddr~3_combout ;
wire \cpu|cpu|D_ctrl_retaddr~1_combout ;
wire \cpu|cpu|Equal149~13_combout ;
wire \cpu|cpu|D_ctrl_retaddr~2_combout ;
wire \cpu|cpu|D_ctrl_retaddr~4_combout ;
wire \cpu|cpu|D_ctrl_retaddr~0_combout ;
wire \cpu|cpu|D_ctrl_retaddr~5_combout ;
wire \cpu|cpu|D_ctrl_retaddr~6_combout ;
wire \cpu|cpu|E_ctrl_retaddr~q ;
wire \cpu|cpu|E_alu_result~0_combout ;
wire \cpu|cpu|D_br_taken_waddr_partial[8]~27_combout ;
wire \cpu|cpu|D_extra_pc[8]~7_combout ;
wire \cpu|cpu|E_alu_result[10]~9_combout ;
wire \cpu|cpu|D_src1_reg[10]~65_combout ;
wire \cpu|cpu|D_src1_reg[10]~66_combout ;
wire \cpu|cpu|D_src1_reg[10]~67_combout ;
wire \cpu|cpu|E_src1[10]~_Duplicate_2_q ;
wire \cpu|cpu|A_pipe_flush_waddr[8]~7_combout ;
wire \cpu|cpu|F_ic_tag_rd_addr_nxt[5]~20_combout ;
wire \cpu|cpu|F_ic_tag_rd_addr_nxt[5]~21_combout ;
wire \cpu|cpu|F_ic_tag_rd_addr_nxt[5]~22_combout ;
wire \cpu|cpu|F_ic_tag_rd_addr_nxt[5]~23_combout ;
wire \cpu|cpu|ic_tag_wraddress_nxt~1_combout ;
wire \cpu|cpu|Equal313~0_combout ;
wire \cpu|cpu|D_src1_reg[31]~0_combout ;
wire \cpu|cpu|D_src1_reg[9]~68_combout ;
wire \cpu|cpu|D_src1_reg[9]~69_combout ;
wire \cpu|cpu|D_src1_reg[9]~70_combout ;
wire \cpu|cpu|E_src1[9]~_Duplicate_2_q ;
wire \cpu|cpu|A_pipe_flush_waddr[7]~6_combout ;
wire \cpu|cpu|M_pc[7]~feeder_combout ;
wire \cpu|cpu|F_ic_tag_rd_addr_nxt[4]~16_combout ;
wire \cpu|cpu|F_ic_tag_rd_addr_nxt[4]~17_combout ;
wire \cpu|cpu|F_ic_tag_rd_addr_nxt[4]~18_combout ;
wire \cpu|cpu|F_ic_tag_rd_addr_nxt[4]~19_combout ;
wire \cpu|cpu|ic_tag_wraddress_nxt~2_combout ;
wire \cpu|cpu|A_regnum_a_cmp_F~0_combout ;
wire \cpu|cpu|Equal307~0_combout ;
wire \cpu|cpu|A_regnum_a_cmp_F~1_combout ;
wire \cpu|cpu|A_regnum_a_cmp_F~combout ;
wire \cpu|cpu|W_regnum_a_cmp_D~feeder_combout ;
wire \cpu|cpu|W_regnum_a_cmp_D~q ;
wire \cpu|cpu|E_src1[7]~1_combout ;
wire \cpu|cpu|D_src1_reg[8]~71_combout ;
wire \cpu|cpu|D_src1_reg[8]~72_combout ;
wire \cpu|cpu|D_src1_reg[8]~73_combout ;
wire \cpu|cpu|E_src1[8]~_Duplicate_2_q ;
wire \cpu|cpu|A_pipe_flush_waddr[6]~5_combout ;
wire \cpu|cpu|M_pipe_flush_waddr[6]~feeder_combout ;
wire \cpu|cpu|F_ic_tag_rd_addr_nxt[3]~12_combout ;
wire \cpu|cpu|F_ic_tag_rd_addr_nxt[3]~13_combout ;
wire \cpu|cpu|F_ic_tag_rd_addr_nxt[3]~14_combout ;
wire \cpu|cpu|F_ic_tag_rd_addr_nxt[3]~15_combout ;
wire \cpu|cpu|ic_tag_wraddress_nxt~3_combout ;
wire \cpu|cpu|E_ctrl_jmp_indirect_nxt~2_combout ;
wire \cpu|cpu|F_older_non_sequential~2_combout ;
wire \cpu|cpu|F_older_non_sequential~3_combout ;
wire \cpu|cpu|D_raw_refetch~1_combout ;
wire \cpu|cpu|F_kill~combout ;
wire \cpu|cpu|F_issue~combout ;
wire \cpu|cpu|D_issue~q ;
wire \cpu|cpu|F_ic_data_rd_addr_nxt[0]~3_combout ;
wire \cpu|cpu|F_ic_tag_rd_addr_nxt[2]~8_combout ;
wire \cpu|cpu|F_ic_tag_rd_addr_nxt[2]~9_combout ;
wire \cpu|cpu|F_ic_tag_rd_addr_nxt[2]~10_combout ;
wire \cpu|cpu|M_target_pcb[7]~feeder_combout ;
wire \cpu|cpu|A_pipe_flush_waddr[5]~4_combout ;
wire \cpu|cpu|F_ic_tag_rd_addr_nxt[2]~11_combout ;
wire \cpu|cpu|ic_tag_wraddress_nxt~4_combout ;
wire \cpu|cpu|D_iw[13]~feeder_combout ;
wire \cpu|cpu|D_ctrl_alu_subtract~3_combout ;
wire \cpu|cpu|D_ctrl_alu_subtract~11_combout ;
wire \cpu|cpu|D_ctrl_alu_subtract~10_combout ;
wire \cpu|cpu|E_ctrl_alu_subtract~q ;
wire \cpu|cpu|Add8~26_combout ;
wire \cpu|cpu|Add8~44_combout ;
wire \cpu|cpu|D_br_taken_waddr_partial[3]~17_combout ;
wire \cpu|cpu|D_extra_pc[3]~12_combout ;
wire \cpu|cpu|E_alu_result[5]~14_combout ;
wire \cpu|cpu|D_src1_reg[5]~80_combout ;
wire \cpu|cpu|D_src1_reg[5]~81_combout ;
wire \cpu|cpu|D_src1_reg[5]~82_combout ;
wire \cpu|cpu|E_src1[5]~_Duplicate_2_q ;
wire \cpu|cpu|A_pipe_flush_waddr_nxt~7_combout ;
wire \cpu|cpu|M_pc[3]~feeder_combout ;
wire \cpu|cpu|A_pipe_flush_waddr_nxt~8_combout ;
wire \cpu|cpu|F_ic_tag_rd_addr_nxt[0]~0_combout ;
wire \cpu|cpu|F_ic_tag_rd_addr_nxt[0]~1_combout ;
wire \cpu|cpu|F_ic_tag_rd_addr_nxt[0]~2_combout ;
wire \cpu|cpu|F_ic_tag_rd_addr_nxt[0]~3_combout ;
wire \cpu|cpu|F_pc_plus_one[3]~7 ;
wire \cpu|cpu|F_pc_plus_one[4]~8_combout ;
wire \cpu|cpu|D_br_taken_waddr_partial[4]~19_combout ;
wire \cpu|cpu|F_ic_tag_rd_addr_nxt[1]~4_combout ;
wire \cpu|cpu|F_ic_tag_rd_addr_nxt[1]~5_combout ;
wire \cpu|cpu|F_ic_tag_rd_addr_nxt[1]~6_combout ;
wire \cpu|cpu|A_pipe_flush_waddr[4]~3_combout ;
wire \cpu|cpu|F_ic_tag_rd_addr_nxt[1]~7_combout ;
wire \cpu|cpu|ic_tag_wraddress_nxt~5_combout ;
wire \cpu|cpu|D_iw[11]~feeder_combout ;
wire \cpu|cpu|E_ctrl_invalidate_i~1_combout ;
wire \cpu|cpu|E_ctrl_invalidate_i~2_combout ;
wire \cpu|cpu|E_ctrl_invalidate_i~0_combout ;
wire \cpu|cpu|M_ctrl_invalidate_i~q ;
wire \cpu|cpu|A_ctrl_invalidate_i~q ;
wire \cpu|cpu|ic_fill_prevent_refill_nxt~combout ;
wire \cpu|cpu|ic_fill_prevent_refill~q ;
wire \cpu|cpu|F_ic_fill_same_tag_line~5_combout ;
wire \cpu|cpu|Equal274~0_combout ;
wire \cpu|cpu|F_ic_fill_same_tag_line~2_combout ;
wire \cpu|cpu|F_ic_fill_same_tag_line~3_combout ;
wire \cpu|cpu|F_ic_fill_same_tag_line~0_combout ;
wire \cpu|cpu|F_ic_fill_same_tag_line~1_combout ;
wire \cpu|cpu|F_ic_fill_same_tag_line~4_combout ;
wire \cpu|cpu|F_ic_fill_same_tag_line~6_combout ;
wire \cpu|cpu|F_ic_fill_same_tag_line~combout ;
wire \cpu|cpu|D_ic_fill_same_tag_line~q ;
wire \cpu|cpu|D_ic_fill_starting~2_combout ;
wire \cpu|cpu|ic_fill_active_nxt~0_combout ;
wire \cpu|cpu|ic_fill_active_nxt~1_combout ;
wire \cpu|cpu|ic_fill_active_nxt~2_combout ;
wire \cpu|cpu|ic_fill_active~q ;
wire \cpu|cpu|D_ic_fill_starting~combout ;
wire \cpu|cpu|ic_tag_wraddress_nxt~6_combout ;
wire \cpu|cpu|M_regnum_a_cmp_F~1_combout ;
wire \cpu|cpu|M_regnum_a_cmp_F~0_combout ;
wire \cpu|cpu|Equal306~0_combout ;
wire \cpu|cpu|M_regnum_a_cmp_F~combout ;
wire \cpu|cpu|A_regnum_a_cmp_D~feeder_combout ;
wire \cpu|cpu|A_regnum_a_cmp_D~q ;
wire \cpu|cpu|E_src1[7]~0_combout ;
wire \cpu|cpu|D_src1_reg[4]~83_combout ;
wire \cpu|cpu|D_src1_reg[4]~84_combout ;
wire \cpu|cpu|D_src1_reg[4]~85_combout ;
wire \cpu|cpu|E_src1[4]~_Duplicate_2_q ;
wire \cpu|cpu|M_target_pcb[4]~feeder_combout ;
wire \cpu|cpu|A_pipe_flush_waddr[2]~2_combout ;
wire \cpu|cpu|F_ic_data_rd_addr_nxt[2]~12_combout ;
wire \cpu|cpu|F_ic_data_rd_addr_nxt[2]~13_combout ;
wire \cpu|cpu|F_ic_data_rd_addr_nxt[2]~14_combout ;
wire \cpu|cpu|F_ic_data_rd_addr_nxt[2]~15_combout ;
wire \cpu|cpu|ic_fill_dp_offset_nxt[2]~1_combout ;
wire \cpu|cpu|ic_fill_dp_offset_nxt[2]~2_combout ;
wire \cpu|cpu|ic_fill_dp_offset_en~0_combout ;
wire \cpu|cpu|Equal95~0_combout ;
wire \cpu|cpu|D_compare_op[1]~0_combout ;
wire \cpu|cpu|E_br_result~2_combout ;
wire \cpu|cpu|E_br_mispredict~0_combout ;
wire \cpu|cpu|M_pipe_flush_nxt~combout ;
wire \cpu|cpu|M_pipe_flush~q ;
wire \cpu|cpu|F_ic_data_rd_addr_nxt[0]~0_combout ;
wire \cpu|cpu|F_ic_data_rd_addr_nxt[1]~8_combout ;
wire \cpu|cpu|F_ic_data_rd_addr_nxt[1]~9_combout ;
wire \cpu|cpu|F_ic_data_rd_addr_nxt[1]~10_combout ;
wire \cpu|cpu|M_target_pcb[3]~feeder_combout ;
wire \cpu|cpu|A_pipe_flush_waddr[1]~1_combout ;
wire \cpu|cpu|M_pc[1]~feeder_combout ;
wire \cpu|cpu|F_ic_data_rd_addr_nxt[1]~11_combout ;
wire \cpu|cpu|ic_fill_dp_offset_nxt[1]~0_combout ;
wire \cpu|cpu|D_iw[0]~feeder_combout ;
wire \cpu|cpu|E_ctrl_ld_st_non_io~0_combout ;
wire \cpu|cpu|E_ld_st_bus~9_combout ;
wire \cpu|cpu|E_ld_st_bus~8_combout ;
wire \cpu|cpu|M_ctrl_ld_st_bypass~q ;
wire \cpu|cpu|A_ctrl_ld_st_bypass~q ;
wire \cpu|cpu|d_address_offset_field_nxt[2]~0_combout ;
wire \cpu|cpu|Add19~0_combout ;
wire \cpu|cpu|d_address_offset_field_nxt[2]~2_combout ;
wire \mm_interconnect_0|router|Equal4~0_combout ;
wire \jtag_uart|av_waitrequest~3_combout ;
wire \jtag_uart|av_waitrequest~q ;
wire \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~3_combout ;
wire \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][95]~q ;
wire \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem~0_combout ;
wire \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]~1_combout ;
wire \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]~q ;
wire \mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem~2_combout ;
wire \mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[1][95]~q ;
wire \mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][62]~1_combout ;
wire \mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][62]~q ;
wire \mm_interconnect_0|cpu_data_master_limiter|response_sink_accepted~2_combout ;
wire \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[1][95]~q ;
wire \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem~3_combout ;
wire \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[0][62]~q ;
wire \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][95]~q ;
wire \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~3_combout ;
wire \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][62]~q ;
wire \mm_interconnect_0|cpu_data_master_limiter|response_sink_accepted~0_combout ;
wire \mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem[1][95]~q ;
wire \mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem~0_combout ;
wire \mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem[0][62]~1_combout ;
wire \mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem[0][62]~q ;
wire \mm_interconnect_0|cpu_data_master_limiter|response_sink_accepted~1_combout ;
wire \mm_interconnect_0|cpu_data_master_limiter|response_sink_accepted~3_combout ;
wire \mm_interconnect_0|cpu_data_master_limiter|nonposted_cmd_accepted~0_combout ;
wire \mm_interconnect_0|cpu_data_master_limiter|pending_response_count[0]~0_combout ;
wire \mm_interconnect_0|cpu_data_master_limiter|has_pending_responses~0_combout ;
wire \mm_interconnect_0|cpu_data_master_limiter|has_pending_responses~q ;
wire \mm_interconnect_0|cpu_data_master_limiter|suppress_change_dest_id~0_combout ;
wire \mm_interconnect_0|router|src_data[79]~1_combout ;
wire \mm_interconnect_0|cpu_data_master_limiter|suppress_change_dest_id~1_combout ;
wire \mm_interconnect_0|cpu_data_master_limiter|suppress_change_dest_id~2_combout ;
wire \mm_interconnect_0|cpu_data_master_agent|av_waitrequest~0_combout ;
wire \cpu|cpu|av_addr_accepted~combout ;
wire \cpu|cpu|d_address_offset_field_nxt[1]~3_combout ;
wire \cpu|cpu|d_address_offset_field_nxt[1]~4_combout ;
wire \mm_interconnect_0|router|src_data[78]~0_combout ;
wire \mm_interconnect_0|router|src_data[79]~2_combout ;
wire \mm_interconnect_0|cmd_demux|src3_valid~0_combout ;
wire \mm_interconnect_0|cmd_demux|src3_valid~1_combout ;
wire \mm_interconnect_0|cmd_mux_003|update_grant~0_combout ;
wire \mm_interconnect_0|cmd_mux_003|packet_in_progress~0_combout ;
wire \mm_interconnect_0|cmd_mux_003|packet_in_progress~q ;
wire \mm_interconnect_0|cmd_mux_003|update_grant~1_combout ;
wire \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0_combout ;
wire \mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout ;
wire \mm_interconnect_0|cmd_demux_001|WideOr0~0_combout ;
wire \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout ;
wire \mm_interconnect_0|cmd_demux_001|WideOr0~1_combout ;
wire \mm_interconnect_0|cpu_instruction_master_limiter|nonposted_cmd_accepted~combout ;
wire \mm_interconnect_0|cpu_instruction_master_limiter|response_sink_accepted~0_combout ;
wire \mm_interconnect_0|cpu_instruction_master_limiter|pending_response_count[0]~0_combout ;
wire \mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~0_combout ;
wire \mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~q ;
wire \mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id[1]~0_combout ;
wire \mm_interconnect_0|cpu_instruction_master_limiter|save_dest_id~0_combout ;
wire \mm_interconnect_0|cpu_instruction_master_limiter|suppress_change_dest_id~combout ;
wire \cpu|cpu|ic_fill_ap_cnt_nxt[0]~3_combout ;
wire \cpu|cpu|ic_fill_ap_cnt_nxt[1]~2_combout ;
wire \cpu|cpu|ic_fill_ap_cnt_nxt[2]~1_combout ;
wire \cpu|cpu|Add6~0_combout ;
wire \cpu|cpu|ic_fill_ap_cnt_nxt[3]~0_combout ;
wire \cpu|cpu|i_read_nxt~0_combout ;
wire \cpu|cpu|i_read_nxt~1_combout ;
wire \cpu|cpu|i_read~q ;
wire \mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ;
wire \mm_interconnect_0|cmd_demux_001|src1_valid~1_combout ;
wire \mm_interconnect_0|cmd_mux_003|arb|grant[0]~0_combout ;
wire \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem~0_combout ;
wire \mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg~0_combout ;
wire \mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[3]~48_combout ;
wire \cpu|cpu|Equal0~0_combout ;
wire \cpu|cpu|Equal0~1_combout ;
wire \cpu|cpu|F_ctrl_implicit_dst_eretaddr~26_combout ;
wire \cpu|cpu|F_ctrl_implicit_dst_eretaddr~30_combout ;
wire \cpu|cpu|Equal0~2_combout ;
wire \cpu|cpu|F_ctrl_implicit_dst_eretaddr~27_combout ;
wire \cpu|cpu|F_ctrl_implicit_dst_eretaddr~11_combout ;
wire \cpu|cpu|F_ctrl_implicit_dst_eretaddr~8_combout ;
wire \cpu|cpu|F_ctrl_implicit_dst_eretaddr~9_combout ;
wire \cpu|cpu|F_ctrl_implicit_dst_eretaddr~24_combout ;
wire \cpu|cpu|F_ctrl_implicit_dst_eretaddr~12_combout ;
wire \cpu|cpu|F_ctrl_implicit_dst_eretaddr~25_combout ;
wire \cpu|cpu|F_ctrl_implicit_dst_eretaddr~3_combout ;
wire \cpu|cpu|F_ctrl_implicit_dst_eretaddr~29_combout ;
wire \cpu|cpu|F_ctrl_implicit_dst_eretaddr~28_combout ;
wire \cpu|cpu|D_ctrl_implicit_dst_eretaddr~q ;
wire \cpu|cpu|F_ctrl_implicit_dst_retaddr~1_combout ;
wire \cpu|cpu|D_ctrl_implicit_dst_retaddr~q ;
wire \cpu|cpu|D_dst_regnum[4]~2_combout ;
wire \cpu|cpu|D_dst_regnum[2]~5_combout ;
wire \cpu|cpu|D_regnum_a_cmp_F~1_combout ;
wire \cpu|cpu|D_regnum_a_cmp_F~0_combout ;
wire \cpu|cpu|D_regnum_a_cmp_F~2_combout ;
wire \cpu|cpu|D_regnum_a_cmp_F~3_combout ;
wire \cpu|cpu|E_regnum_a_cmp_D~q ;
wire \cpu|cpu|D_src1_reg[31]~1_combout ;
wire \cpu|cpu|D_src1_reg[2]~89_combout ;
wire \cpu|cpu|D_src1_reg[2]~90_combout ;
wire \cpu|cpu|D_src1_reg[2]~91_combout ;
wire \cpu|cpu|E_src1[2]~_Duplicate_2_q ;
wire \cpu|cpu|A_pipe_flush_waddr[0]~0_combout ;
wire \cpu|cpu|M_pc[0]~feeder_combout ;
wire \cpu|cpu|F_ic_data_rd_addr_nxt[0]~4_combout ;
wire \cpu|cpu|F_ic_data_rd_addr_nxt[0]~5_combout ;
wire \cpu|cpu|F_ic_data_rd_addr_nxt[0]~6_combout ;
wire \cpu|cpu|F_ic_data_rd_addr_nxt[0]~7_combout ;
wire \cpu|cpu|ic_fill_dp_offset_nxt[0]~3_combout ;
wire \cpu|cpu|ic_fill_dp_offset[0]~feeder_combout ;
wire \cpu|cpu|E_ctrl_br_cond_nxt~0_combout ;
wire \cpu|cpu|E_ctrl_br_cond_nxt~1_combout ;
wire \cpu|cpu|E_ctrl_br_cond~q ;
wire \cpu|cpu|M_ctrl_br_cond~q ;
wire \cpu|cpu|M_bht_wr_en_unfiltered~combout ;
wire \cpu|cpu|E_br_mispredict~combout ;
wire \cpu|cpu|M_br_mispredict~q ;
wire \cpu|cpu|M_br_mispredict~_wirecell_combout ;
wire \cpu|cpu|M_br_cond_taken_history[0]~0_combout ;
wire \cpu|cpu|D_bht_ptr[0]~feeder_combout ;
wire \cpu|cpu|M_bht_ptr_unfiltered[0]~feeder_combout ;
wire \cpu|cpu|M_br_cond_taken_history[1]~feeder_combout ;
wire \cpu|cpu|D_bht_ptr[1]~feeder_combout ;
wire \cpu|cpu|E_bht_ptr[1]~feeder_combout ;
wire \cpu|cpu|M_bht_ptr_unfiltered[1]~feeder_combout ;
wire \cpu|cpu|M_br_cond_taken_history[2]~feeder_combout ;
wire \cpu|cpu|E_bht_ptr[2]~feeder_combout ;
wire \cpu|cpu|M_bht_ptr_unfiltered[2]~feeder_combout ;
wire \cpu|cpu|M_br_cond_taken_history[3]~feeder_combout ;
wire \cpu|cpu|E_bht_ptr[3]~feeder_combout ;
wire \cpu|cpu|M_bht_ptr_unfiltered[3]~feeder_combout ;
wire \cpu|cpu|M_br_cond_taken_history[4]~feeder_combout ;
wire \cpu|cpu|D_bht_ptr[4]~feeder_combout ;
wire \cpu|cpu|E_bht_ptr[4]~feeder_combout ;
wire \cpu|cpu|M_bht_ptr_unfiltered[4]~feeder_combout ;
wire \cpu|cpu|M_br_cond_taken_history[5]~feeder_combout ;
wire \cpu|cpu|E_bht_ptr[5]~feeder_combout ;
wire \cpu|cpu|M_br_cond_taken_history[6]~feeder_combout ;
wire \cpu|cpu|D_bht_ptr[6]~feeder_combout ;
wire \cpu|cpu|E_bht_ptr[6]~feeder_combout ;
wire \cpu|cpu|M_bht_ptr_unfiltered[6]~feeder_combout ;
wire \cpu|cpu|D_bht_ptr[7]~feeder_combout ;
wire \cpu|cpu|M_bht_ptr_unfiltered[7]~feeder_combout ;
wire \cpu|cpu|M_bht_data[1]~feeder_combout ;
wire \cpu|cpu|M_bht_wr_data_unfiltered[1]~0_combout ;
wire \cpu|cpu|Add1~8_combout ;
wire \cpu|cpu|D_extra_pc[13]~2_combout ;
wire \cpu|cpu|M_target_pcb[15]~feeder_combout ;
wire \cpu|cpu|A_pipe_flush_waddr[13]~11_combout ;
wire \cpu|cpu|M_pc[13]~feeder_combout ;
wire \cpu|cpu|F_pc_nxt[13]~12_combout ;
wire \cpu|cpu|F_pc_nxt[13]~13_combout ;
wire \cpu|cpu|F_pc_nxt[13]~14_combout ;
wire \cpu|cpu|F_pc_nxt[13]~15_combout ;
wire \cpu|cpu|D_pc[13]~feeder_combout ;
wire \onchip_ram|the_altsyncram|auto_generated|ram_block1a32~portadataout ;
wire \onchip_ram|the_altsyncram|auto_generated|ram_block1a0~portadataout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[0]~0_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[0]~39_combout ;
wire \cpu|cpu|E_ctrl_st~0_combout ;
wire \cpu|cpu|E_st_cache~0_combout ;
wire \cpu|cpu|M_ctrl_st_cache~q ;
wire \cpu|cpu|A_ctrl_st_cache~feeder_combout ;
wire \cpu|cpu|A_ctrl_st_cache~q ;
wire \cpu|cpu|A_dc_valid_st_cache_hit~0_combout ;
wire \cpu|cpu|M_dc_dirty~8_combout ;
wire \cpu|cpu|A_dc_dirty~q ;
wire \cpu|cpu|dc_tag_wr_port_en~0_combout ;
wire \cpu|cpu|dc_tag_wr_port_en~1_combout ;
wire \cpu|cpu|M_dc_hit~0_combout ;
wire \cpu|cpu|M_dc_hit~1_combout ;
wire \cpu|cpu|M_dc_hit~3_combout ;
wire \cpu|cpu|M_dc_hit~2_combout ;
wire \cpu|cpu|M_dc_hit~4_combout ;
wire \cpu|cpu|A_dc_hit~q ;
wire \cpu|cpu|M_ctrl_dc_index_wb_inv~q ;
wire \cpu|cpu|A_ctrl_dc_index_wb_inv~q ;
wire \cpu|cpu|Equal222~0_combout ;
wire \cpu|cpu|M_ctrl_dc_addr_wb_inv~q ;
wire \cpu|cpu|A_ctrl_dc_addr_wb_inv~q ;
wire \cpu|cpu|A_dc_want_xfer~0_combout ;
wire \cpu|cpu|A_dc_xfer_rd_addr_has_started_nxt~0_combout ;
wire \cpu|cpu|A_dc_xfer_rd_addr_has_started~q ;
wire \cpu|cpu|A_dc_xfer_rd_addr_starting~0_combout ;
wire \cpu|cpu|A_dc_xfer_rd_addr_starting~combout ;
wire \cpu|cpu|A_dc_wb_active_nxt~0_combout ;
wire \cpu|cpu|A_dc_wb_active~q ;
wire \cpu|cpu|A_ld_bypass_delayed~0_combout ;
wire \cpu|cpu|A_ld_bypass_delayed~q ;
wire \cpu|cpu|A_ld_bypass_delayed_started~0_combout ;
wire \cpu|cpu|A_ld_bypass_delayed_started~q ;
wire \cpu|cpu|d_read_nxt~0_combout ;
wire \cpu|cpu|d_read_nxt~1_combout ;
wire \cpu|cpu|d_read_nxt~2_combout ;
wire \cpu|cpu|av_rd_addr_accepted~combout ;
wire \cpu|cpu|A_dc_rd_addr_cnt_nxt[0]~3_combout ;
wire \cpu|cpu|A_dc_rd_addr_cnt[2]~0_combout ;
wire \cpu|cpu|A_dc_rd_addr_cnt_nxt[1]~2_combout ;
wire \cpu|cpu|A_dc_rd_addr_cnt_nxt[2]~1_combout ;
wire \cpu|cpu|Add20~0_combout ;
wire \cpu|cpu|A_dc_rd_addr_cnt_nxt[3]~0_combout ;
wire \cpu|cpu|d_read_nxt~3_combout ;
wire \cpu|cpu|d_read~q ;
wire \cpu|cpu|A_dc_wr_data_cnt_nxt[0]~7_combout ;
wire \cpu|cpu|A_dc_wr_data_cnt[2]~2_combout ;
wire \cpu|cpu|A_dc_wr_data_cnt_nxt[1]~5_combout ;
wire \cpu|cpu|A_dc_wr_data_cnt_nxt[2]~4_combout ;
wire \cpu|cpu|Add18~0_combout ;
wire \cpu|cpu|A_dc_wr_data_cnt_nxt[3]~6_combout ;
wire \cpu|cpu|E_st_bus~0_combout ;
wire \cpu|cpu|M_ctrl_st_bypass~q ;
wire \cpu|cpu|A_st_bypass_delayed~0_combout ;
wire \cpu|cpu|A_st_bypass_delayed~q ;
wire \cpu|cpu|A_st_bypass_delayed_started~0_combout ;
wire \cpu|cpu|A_st_bypass_delayed_started~q ;
wire \cpu|cpu|d_write_nxt~2_combout ;
wire \cpu|cpu|d_write_nxt~3_combout ;
wire \cpu|cpu|d_write_nxt~5_combout ;
wire \cpu|cpu|d_write_nxt~4_combout ;
wire \cpu|cpu|d_write~q ;
wire \jtag_uart|ien_AF~0_combout ;
wire \jtag_uart|ien_AF~q ;
wire \jtag_uart|Add0~1 ;
wire \jtag_uart|Add0~3 ;
wire \jtag_uart|Add0~5 ;
wire \jtag_uart|Add0~6_combout ;
wire \jtag_uart|Add0~7 ;
wire \jtag_uart|Add0~8_combout ;
wire \jtag_uart|LessThan1~1_combout ;
wire \jtag_uart|Add0~9 ;
wire \jtag_uart|Add0~11 ;
wire \jtag_uart|Add0~12_combout ;
wire \jtag_uart|Add0~0_combout ;
wire \jtag_uart|Add0~2_combout ;
wire \jtag_uart|Add0~4_combout ;
wire \jtag_uart|LessThan1~0_combout ;
wire \jtag_uart|Add0~10_combout ;
wire \jtag_uart|LessThan1~2_combout ;
wire \jtag_uart|fifo_AF~q ;
wire \jtag_uart|pause_irq~0_combout ;
wire \jtag_uart|pause_irq~q ;
wire \jtag_uart|av_readdata[8]~0_combout ;
wire \cpu|cpu|W_ipending_reg_irq0_nxt~0_combout ;
wire \cpu|cpu|W_ipending_reg_irq0~q ;
wire \cpu|cpu|norm_intr_req~combout ;
wire \cpu|cpu|M_norm_intr_req~q ;
wire \cpu|cpu|M_exc_any~combout ;
wire \cpu|cpu|M_valid~0_combout ;
wire \cpu|cpu|E_ld_st_cache~0_combout ;
wire \cpu|cpu|M_ctrl_ld_st_cache~q ;
wire \cpu|cpu|M_dc_want_fill~combout ;
wire \cpu|cpu|E_ld_st_dcache_management_bus~0_combout ;
wire \cpu|cpu|E_ld_st_dcache_management_bus~1_combout ;
wire \cpu|cpu|M_ctrl_ld_st_bypass_or_dcache_management~q ;
wire \cpu|cpu|A_mem_stall_nxt~0_combout ;
wire \cpu|cpu|E_ctrl_dc_nowb_inv~combout ;
wire \cpu|cpu|M_ctrl_dc_nowb_inv~q ;
wire \cpu|cpu|A_ctrl_dc_nowb_inv~q ;
wire \cpu|cpu|A_dc_dcache_management_done_nxt~4_combout ;
wire \cpu|cpu|A_dc_dcache_management_done_nxt~3_combout ;
wire \cpu|cpu|A_dc_dcache_management_done_nxt~combout ;
wire \cpu|cpu|A_dc_dcache_management_done~q ;
wire \cpu|cpu|A_mem_stall_nxt~2_combout ;
wire \cpu|cpu|A_mem_stall_nxt~1_combout ;
wire \cpu|cpu|A_ctrl_st_bypass~q ;
wire \cpu|cpu|A_mem_stall_stop_nxt~0_combout ;
wire \cpu|cpu|A_mem_stall_stop_nxt~1_combout ;
wire \cpu|cpu|A_mem_stall_nxt~3_combout ;
wire \cpu|cpu|A_mem_stall~q ;
wire \cpu|cpu|M_pc_plus_one[10]~33_combout ;
wire \cpu|cpu|M_target_pcb[12]~feeder_combout ;
wire \cpu|cpu|A_pipe_flush_waddr[10]~8_combout ;
wire \cpu|cpu|M_pc[10]~feeder_combout ;
wire \cpu|cpu|F_pc_nxt[10]~0_combout ;
wire \cpu|cpu|F_pc_nxt[10]~1_combout ;
wire \cpu|cpu|F_pc_nxt[10]~2_combout ;
wire \cpu|cpu|F_pc_nxt[10]~3_combout ;
wire \cpu|cpu|ic_fill_tag[0]~feeder_combout ;
wire \mm_interconnect_0|router_001|Equal1~0_combout ;
wire \mm_interconnect_0|router_001|Equal1~1_combout ;
wire \mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ;
wire \mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout ;
wire \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][75]~q ;
wire \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~1_combout ;
wire \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ;
wire \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ;
wire \mm_interconnect_0|rsp_mux_001|src_data[17]~58_combout ;
wire \cpu|cpu|D_dst_regnum[1]~0_combout ;
wire \cpu|cpu|D_dst_regnum[1]~1_combout ;
wire \cpu|cpu|E_dst_regnum[1]~feeder_combout ;
wire \cpu|cpu|E_regnum_a_cmp_F~1_combout ;
wire \cpu|cpu|E_regnum_a_cmp_F~0_combout ;
wire \cpu|cpu|E_regnum_a_cmp_F~2_combout ;
wire \cpu|cpu|E_regnum_a_cmp_F~3_combout ;
wire \cpu|cpu|M_regnum_a_cmp_D~q ;
wire \cpu|cpu|D_data_depend~1_combout ;
wire \cpu|cpu|D_ctrl_late_result~1_combout ;
wire \cpu|cpu|D_ctrl_late_result~2_combout ;
wire \cpu|cpu|D_ctrl_late_result~3_combout ;
wire \cpu|cpu|E_ctrl_late_result~q ;
wire \cpu|cpu|D_data_depend~0_combout ;
wire \cpu|cpu|M_ctrl_late_result~q ;
wire \cpu|cpu|D_data_depend~2_combout ;
wire \cpu|cpu|F_stall~0_combout ;
wire \cpu|cpu|E_iw[14]~feeder_combout ;
wire \cpu|cpu|M_iw[14]~feeder_combout ;
wire \cpu|cpu|A_op_bret~0_combout ;
wire \cpu|cpu|A_exc_break_active~combout ;
wire \cpu|cpu|W_debug_mode_nxt~0_combout ;
wire \cpu|cpu|W_debug_mode~feeder_combout ;
wire \cpu|cpu|W_debug_mode~q ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~q ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|ir_out[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_uir~0_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|DRsize.000~q ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[0]~5_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|adapted_tdo~feeder_combout ;
wire \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|adapted_tdo~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~12 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~8 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~10 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ;
wire \altera_internal_jtag~TCKUTAP ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~10_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~39_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~40_combout ;
wire \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|resetrequest~q ;
wire \reset_reset_n~input_o ;
wire \rst_controller|merged_reset~0_combout ;
wire \rst_controller|merged_reset~0clkctrl_outclk ;
wire \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ;
wire \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \rst_controller|r_sync_rst_chain~0_combout ;
wire \rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout ;
wire \rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ;
wire \rst_controller|WideOr0~0_combout ;
wire \rst_controller|r_sync_rst~q ;
wire \rst_controller|r_sync_rst~clkctrl_outclk ;
wire \cpu|cpu|clr_break_line~q ;
wire \mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg~0_combout ;
wire \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout ;
wire \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout ;
wire \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][57]~q ;
wire \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~2_combout ;
wire \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ;
wire \mm_interconnect_0|rsp_mux_001|WideOr1~combout ;
wire \cpu|cpu|i_readdatavalid_d1~q ;
wire \cpu|cpu|F_ctrl_b_is_dst~0_combout ;
wire \cpu|cpu|D_ctrl_b_is_dst~q ;
wire \cpu|cpu|D_src2_hazard_E~combout ;
wire \cpu|cpu|D_src2_reg[0]~28_combout ;
wire \cpu|cpu|M_st_data[0]~feeder_combout ;
wire \cpu|cpu|d_writedata[0]~0_combout ;
wire \altera_internal_jtag~TDO ;
wire [5:0] \cpu|cpu|d_address_line_field ;
wire [0:0] \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg ;
wire [6:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg ;
wire [31:0] \cpu|cpu|d_writedata ;
wire [37:0] \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr ;
wire [4:0] \rst_controller|altera_reset_synchronizer_int_chain ;
wire [31:0] \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg ;
wire [6:0] \cpu|cpu|d_address_tag_field ;
wire [10:0] \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift ;
wire [31:0] \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg ;
wire [1:0] \mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter ;
wire [3:0] \cpu|cpu|A_dc_rd_addr_cnt ;
wire [31:0] \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|q_b ;
wire [8:0] \cpu|cpu|Nios_cpu_cpu_dc_tag|the_altsyncram|auto_generated|q_b ;
wire [31:0] \cpu|cpu|E_src2 ;
wire [3:0] \cpu|cpu|A_dc_rd_data_cnt ;
wire [31:0] \cpu|cpu|E_src2_reg ;
wire [31:0] \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b ;
wire [33:0] \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire ;
wire [1:0] \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used ;
wire [31:0] \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a ;
wire [31:0] \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b ;
wire [31:0] \cpu|cpu|M_st_data ;
wire [31:0] \cpu|cpu|A_slow_inst_result ;
wire [31:0] \cpu|cpu|W_wr_data ;
wire [37:0] \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo ;
wire [31:0] \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b ;
wire [1:0] \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used ;
wire [1:0] \cpu|cpu|D_bht_data ;
wire [16:0] \cpu|cpu|A_mul_s1 ;
wire [15:0] \cpu|cpu|M_pc_plus_one ;
wire [31:0] \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b ;
wire [31:0] \cpu|cpu|M_rot_prestep2 ;
wire [13:0] \cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b ;
wire [2:0] \cpu|cpu|d_address_offset_field ;
wire [10:0] \cpu|cpu|D_br_taken_waddr_partial ;
wire [7:0] \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rdata ;
wire [15:0] \cpu|cpu|A_pipe_flush_waddr ;
wire [1:0] \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|ir ;
wire [3:0] \cpu|cpu|W_mem_byte_en ;
wire [33:0] \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire ;
wire [5:0] \cpu|cpu|A_dc_wb_line ;
wire [31:0] \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre ;
wire [1:0] \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [6:0] \cpu|cpu|ic_tag_wraddress ;
wire [33:0] \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire ;
wire [1:0] \mm_interconnect_0|cmd_mux_003|saved_grant ;
wire [0:0] \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg ;
wire [31:0] \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata ;
wire [7:0] \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b ;
wire [7:0] \pio_led|data_out ;
wire [1:0] \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|ir_out ;
wire [1:0] \mm_interconnect_0|pio_led_s1_translator|wait_latency_counter ;
wire [3:0] \cpu|cpu|A_mem_byte_en ;
wire [1:0] \mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem_used ;
wire [3:0] \cpu|cpu|M_mem_byte_en ;
wire [17:0] \cpu|cpu|W_mem_baddr ;
wire [31:0] \cpu|cpu|A_st_data ;
wire [0:0] \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg ;
wire [2:0] \mm_interconnect_0|cpu_data_master_limiter|last_dest_id ;
wire [4:0] \mm_interconnect_0|cpu_data_master_limiter|last_channel ;
wire [9:0] \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count ;
wire [1:0] \mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used ;
wire [1:0] \mm_interconnect_0|cmd_mux_002|saved_grant ;
wire [1:0] \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used ;
wire [3:0] \cpu|cpu|A_dc_wr_data_cnt ;
wire [3:0] \rst_controller|r_sync_rst_chain ;
wire [17:0] \cpu|cpu|A_mem_baddr ;
wire [17:0] \cpu|cpu|M_mem_baddr ;
wire [6:0] \cpu|cpu|A_dc_wb_tag ;
wire [0:0] \mm_interconnect_0|pio_led_s1_translator|read_latency_shift_reg ;
wire [31:0] \cpu|cpu|A_dc_xfer_wr_data ;
wire [2:0] \cpu|cpu|A_dc_xfer_wr_offset ;
wire [2:0] \cpu|cpu|A_dc_wb_rd_addr_offset ;
wire [0:0] \mm_interconnect_0|cpu_data_master_limiter|pending_response_count ;
wire [0:0] \mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg ;
wire [0:0] \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg ;
wire [0:0] \mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg ;
wire [0:0] \mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg ;
wire [1:0] \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg ;
wire [2:0] \mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id ;
wire [5:0] \cpu|cpu|ic_fill_tag ;
wire [6:0] \cpu|cpu|ic_fill_line ;
wire [1:0] \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg ;
wire [4:0] \mm_interconnect_0|cpu_instruction_master_limiter|last_channel ;
wire [8:0] \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address ;
wire [31:0] \cpu|cpu|E_iw ;
wire [31:0] \cpu|cpu|E_arith_src1 ;
wire [0:0] \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg ;
wire [31:0] \cpu|cpu|A_iw ;
wire [31:0] \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata ;
wire [5:0] \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit ;
wire [6:0] \cpu|cpu|A_dc_actual_tag ;
wire [5:0] \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit ;
wire [31:0] \cpu|cpu|D_iw ;
wire [31:0] \cpu|cpu|M_alu_result ;
wire [31:0] \cpu|cpu|A_inst_result ;
wire [15:0] \cpu|cpu|A_mul_cell_p1 ;
wire [31:0] \cpu|cpu|A_shift_rot_result ;
wire [1:0] \cpu|cpu|E_logic_op ;
wire [1:0] \cpu|cpu|E_compare_op ;
wire [31:0] \cpu|cpu|E_alu_result ;
wire [3:0] \cpu|cpu|ic_fill_ap_cnt ;
wire [0:0] \mm_interconnect_0|cpu_instruction_master_limiter|pending_response_count ;
wire [15:0] \cpu|cpu|D_pc ;
wire [10:0] \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg ;
wire [93:0] \mm_interconnect_0|cmd_mux_002|src_data ;
wire [31:0] \cpu|cpu|A_mul_cell_p3 ;
wire [15:0] \cpu|cpu|E_extra_pc ;
wire [1:0] \cpu|cpu|E_bht_data ;
wire [31:0] \jtag_uart|av_readdata ;
wire [31:0] \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable ;
wire [31:0] \cpu|cpu|M_iw ;
wire [2:0] \cpu|cpu|ic_fill_ap_offset ;
wire [3:0] \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|byteenable ;
wire [4:0] \cpu|cpu|A_dst_regnum_from_M ;
wire [4:0] \cpu|cpu|E_dst_regnum ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt ;
wire [4:0] \cpu|cpu|M_dst_regnum ;
wire [31:0] \cpu|cpu|M_control_reg_rddata ;
wire [4:0] \cpu|cpu|M_rot_rn ;
wire [7:0] \cpu|cpu|M_rot_mask ;
wire [31:0] \cpu|cpu|d_readdata_d1 ;
wire [2:0] \cpu|cpu|A_dc_fill_dp_offset ;
wire [2:0] \cpu|cpu|A_dc_xfer_rd_addr_offset ;
wire [31:0] \cpu|cpu|A_dc_st_data ;
wire [2:0] \cpu|cpu|ic_fill_initial_offset ;
wire [2:0] \cpu|cpu|ic_fill_dp_offset ;
wire [15:0] \cpu|cpu|F_pc ;
wire [15:0] \cpu|cpu|D_pc_plus_one ;
wire [5:0] \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit ;
wire [0:0] \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg ;
wire [3:0] \cpu|cpu|d_byteenable ;
wire [5:0] \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [31:0] \cpu|cpu|i_readdata_d1 ;
wire [15:0] \cpu|cpu|M_pipe_flush_waddr ;
wire [15:0] \cpu|cpu|E_pc ;
wire [31:0] \cpu|cpu|E_control_reg_rddata ;
wire [31:0] \mm_interconnect_0|pio_led_s1_translator|av_readdata_pre ;
wire [31:0] \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre ;
wire [31:0] \mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre ;
wire [0:0] \onchip_ram|the_altsyncram|auto_generated|address_reg_a ;
wire [5:0] \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [7:0] \cpu|cpu|ic_fill_valid_bits ;
wire [4:0] \cpu|cpu|W_exception_reg_cause ;
wire [17:0] \cpu|cpu|M_target_pcb ;
wire [15:0] \cpu|cpu|M_pc ;
wire [31:0] \pio_led|readdata ;
wire [7:0] \cpu|cpu|E_bht_ptr ;
wire [93:0] \mm_interconnect_0|cmd_mux_003|src_data ;
wire [1:0] \onchip_ram|the_altsyncram|auto_generated|decode3|eq_node ;
wire [1:0] \cpu|cpu|M_bht_data ;
wire [7:0] \cpu|cpu|M_bht_ptr_unfiltered ;
wire [7:0] \cpu|cpu|M_br_cond_taken_history ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR ;
wire [7:0] \cpu|cpu|F_bht_ptr_nxt ;
wire [1:0] \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [7:0] \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata ;
wire [5:0] \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit ;
wire [7:0] \cpu|cpu|D_bht_ptr ;
wire [7:0] \cpu|cpu|F_bht_ptr ;
wire [15:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter ;
wire [24:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 ;
wire [23:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg ;
wire [1:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg ;

wire [35:0] \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \cpu|cpu|Nios_cpu_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [17:0] \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [35:0] \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [17:0] \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [8:0] \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [17:0] \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [35:0] \cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [8:0] \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [8:0] \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [8:0] \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [35:0] \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [3:0] \onchip_ram|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \onchip_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [3:0] \onchip_ram|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \onchip_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [3:0] \onchip_ram|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \onchip_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [3:0] \onchip_ram|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \onchip_ram|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [35:0] \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [0:0] \onchip_ram|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \onchip_ram|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \onchip_ram|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \onchip_ram|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \onchip_ram|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \onchip_ram|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \onchip_ram|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \onchip_ram|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \onchip_ram|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [3:0] \onchip_ram|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \onchip_ram|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \onchip_ram|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \onchip_ram|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \onchip_ram|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \onchip_ram|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \onchip_ram|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [3:0] \onchip_ram|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \onchip_ram|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \onchip_ram|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \onchip_ram|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \onchip_ram|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \onchip_ram|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \onchip_ram|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [3:0] \onchip_ram|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \onchip_ram|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \onchip_ram|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \onchip_ram|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \onchip_ram|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \onchip_ram|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \onchip_ram|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [3:0] \onchip_ram|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \onchip_ram|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [35:0] \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;
wire [17:0] \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [35:0] \cpu|cpu|Nios_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|q_b [0] = \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|q_b [1] = \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|q_b [2] = \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|q_b [3] = \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|q_b [4] = \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|q_b [5] = \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|q_b [6] = \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|q_b [7] = \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|q_b [8] = \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|q_b [9] = \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|q_b [10] = \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|q_b [11] = \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|q_b [12] = \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|q_b [13] = \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|q_b [14] = \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|q_b [15] = \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|q_b [16] = \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|q_b [17] = \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|q_b [18] = \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|q_b [19] = \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|q_b [20] = \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|q_b [21] = \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|q_b [22] = \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|q_b [23] = \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|q_b [24] = \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|q_b [25] = \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|q_b [26] = \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|q_b [27] = \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|q_b [28] = \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|q_b [29] = \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|q_b [30] = \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|q_b [31] = \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \cpu|cpu|Nios_cpu_cpu_dc_tag|the_altsyncram|auto_generated|q_b [0] = \cpu|cpu|Nios_cpu_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \cpu|cpu|Nios_cpu_cpu_dc_tag|the_altsyncram|auto_generated|q_b [1] = \cpu|cpu|Nios_cpu_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \cpu|cpu|Nios_cpu_cpu_dc_tag|the_altsyncram|auto_generated|q_b [2] = \cpu|cpu|Nios_cpu_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \cpu|cpu|Nios_cpu_cpu_dc_tag|the_altsyncram|auto_generated|q_b [3] = \cpu|cpu|Nios_cpu_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \cpu|cpu|Nios_cpu_cpu_dc_tag|the_altsyncram|auto_generated|q_b [4] = \cpu|cpu|Nios_cpu_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \cpu|cpu|Nios_cpu_cpu_dc_tag|the_altsyncram|auto_generated|q_b [5] = \cpu|cpu|Nios_cpu_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \cpu|cpu|Nios_cpu_cpu_dc_tag|the_altsyncram|auto_generated|q_b [6] = \cpu|cpu|Nios_cpu_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \cpu|cpu|Nios_cpu_cpu_dc_tag|the_altsyncram|auto_generated|q_b [7] = \cpu|cpu|Nios_cpu_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \cpu|cpu|Nios_cpu_cpu_dc_tag|the_altsyncram|auto_generated|q_b [8] = \cpu|cpu|Nios_cpu_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];

assign \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [0] = \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [1] = \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [2] = \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [3] = \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4] = \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5] = \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6] = \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7] = \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16] = \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17] = \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18] = \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19] = \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20] = \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21] = \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22] = \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23] = \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];

assign \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0] = \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1] = \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2] = \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3] = \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4] = \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5] = \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6] = \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7] = \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8] = \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9] = \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10] = \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11] = \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12] = \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13] = \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14] = \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15] = \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16] = \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17] = \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18] = \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19] = \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20] = \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21] = \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22] = \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23] = \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24] = \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25] = \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26] = \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27] = \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28] = \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29] = \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30] = \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31] = \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [0] = \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [1] = \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [2] = \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [3] = \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [4] = \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [5] = \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [6] = \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [7] = \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [16] = \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [17] = \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [18] = \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [19] = \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [20] = \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [21] = \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [22] = \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [23] = \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];

assign \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [0] = \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [1] = \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2] = \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3] = \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4] = \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5] = \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6] = \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7] = \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8] = \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9] = \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10] = \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11] = \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12] = \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13] = \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14] = \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [15] = \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [16] = \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [17] = \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [18] = \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [19] = \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [20] = \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [21] = \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [22] = \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [23] = \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [24] = \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [25] = \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [26] = \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [27] = \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [28] = \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [29] = \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [30] = \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [31] = \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [0] = \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [1] = \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [2] = \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [5] = \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [22] = \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [23] = \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [24] = \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [25] = \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [26] = \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];

assign \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [8] = \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];
assign \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [9] = \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [1];
assign \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [10] = \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [2];
assign \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [11] = \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [3];
assign \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [12] = \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [4];
assign \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [13] = \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [5];
assign \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [14] = \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [6];
assign \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [15] = \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [7];
assign \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [24] = \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [9];
assign \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [25] = \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [10];
assign \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [26] = \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [11];
assign \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [27] = \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [12];
assign \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [28] = \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [13];
assign \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [29] = \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [14];
assign \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [30] = \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [15];
assign \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [31] = \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [16];

assign \cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b [0] = \cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b [1] = \cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b [2] = \cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b [3] = \cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b [4] = \cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b [5] = \cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b [6] = \cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b [7] = \cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b [8] = \cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b [9] = \cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b [10] = \cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b [11] = \cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b [12] = \cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b [13] = \cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];

assign \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [3] = \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];
assign \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [4] = \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus [1];
assign \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [11] = \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus [2];
assign \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [12] = \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus [3];
assign \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [13] = \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus [4];
assign \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [14] = \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus [5];
assign \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [15] = \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus [6];
assign \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [16] = \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus [7];
assign \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [21] = \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus [8];

assign \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [17] = \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];
assign \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [18] = \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBDATAOUT_bus [1];
assign \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [19] = \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBDATAOUT_bus [2];
assign \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [20] = \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBDATAOUT_bus [3];
assign \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [27] = \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBDATAOUT_bus [4];
assign \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [28] = \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBDATAOUT_bus [5];
assign \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [29] = \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBDATAOUT_bus [6];
assign \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [30] = \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBDATAOUT_bus [7];
assign \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [31] = \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBDATAOUT_bus [8];

assign \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [6] = \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];
assign \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [7] = \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus [1];
assign \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [8] = \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus [2];
assign \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [9] = \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus [3];
assign \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [10] = \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus [4];

assign \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rdata [0] = \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rdata [1] = \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rdata [2] = \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rdata [3] = \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rdata [4] = \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rdata [5] = \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rdata [6] = \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rdata [7] = \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];

assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~0  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~1  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [0] = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [1] = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [2] = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [3] = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [4] = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [5] = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [6] = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [7] = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [8] = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [9] = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [10] = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [11] = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [12] = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [13] = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [14] = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [15] = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [16] = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [17] = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [18] = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [19] = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [20] = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [21] = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [22] = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [23] = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [24] = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [25] = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [26] = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [27] = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [28] = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [29] = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [30] = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [31] = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT32  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT33  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \onchip_ram|the_altsyncram|auto_generated|ram_block1a32~portadataout  = \onchip_ram|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];
assign \onchip_ram|the_altsyncram|auto_generated|ram_block1a37  = \onchip_ram|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus [1];
assign \onchip_ram|the_altsyncram|auto_generated|ram_block1a38  = \onchip_ram|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus [2];
assign \onchip_ram|the_altsyncram|auto_generated|ram_block1a39  = \onchip_ram|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus [3];

assign \onchip_ram|the_altsyncram|auto_generated|ram_block1a0~portadataout  = \onchip_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \onchip_ram|the_altsyncram|auto_generated|ram_block1a48~portadataout  = \onchip_ram|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];
assign \onchip_ram|the_altsyncram|auto_generated|ram_block1a53  = \onchip_ram|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus [1];
assign \onchip_ram|the_altsyncram|auto_generated|ram_block1a54  = \onchip_ram|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus [2];
assign \onchip_ram|the_altsyncram|auto_generated|ram_block1a55  = \onchip_ram|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus [3];

assign \onchip_ram|the_altsyncram|auto_generated|ram_block1a16~portadataout  = \onchip_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \onchip_ram|the_altsyncram|auto_generated|ram_block1a40~portadataout  = \onchip_ram|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];
assign \onchip_ram|the_altsyncram|auto_generated|ram_block1a45  = \onchip_ram|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus [1];
assign \onchip_ram|the_altsyncram|auto_generated|ram_block1a46  = \onchip_ram|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus [2];
assign \onchip_ram|the_altsyncram|auto_generated|ram_block1a47  = \onchip_ram|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus [3];

assign \onchip_ram|the_altsyncram|auto_generated|ram_block1a8~portadataout  = \onchip_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \onchip_ram|the_altsyncram|auto_generated|ram_block1a56~portadataout  = \onchip_ram|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];
assign \onchip_ram|the_altsyncram|auto_generated|ram_block1a61  = \onchip_ram|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus [1];
assign \onchip_ram|the_altsyncram|auto_generated|ram_block1a62  = \onchip_ram|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus [2];
assign \onchip_ram|the_altsyncram|auto_generated|ram_block1a63  = \onchip_ram|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus [3];

assign \onchip_ram|the_altsyncram|auto_generated|ram_block1a24~portadataout  = \onchip_ram|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~0  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~1  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~2  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~3  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [0] = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [1] = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [2] = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [3] = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [4] = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [5] = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [6] = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [7] = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [8] = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [9] = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [10] = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [11] = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [12] = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [13] = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [14] = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [15] = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT16  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT17  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT18  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT19  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT20  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT21  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT22  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT23  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT24  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT25  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT26  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT27  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT28  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT29  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT30  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT31  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~0  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~1  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~2  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~3  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [0] = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [1] = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [2] = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [3] = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [4] = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [5] = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [6] = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [7] = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [8] = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [9] = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [10] = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [11] = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [12] = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [13] = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [14] = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [15] = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT16  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT17  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT18  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT19  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT20  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT21  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT22  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT23  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT24  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT25  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT26  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT27  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT28  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT29  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT30  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT31  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \onchip_ram|the_altsyncram|auto_generated|ram_block1a15~portadataout  = \onchip_ram|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \onchip_ram|the_altsyncram|auto_generated|ram_block1a23~portadataout  = \onchip_ram|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \onchip_ram|the_altsyncram|auto_generated|ram_block1a7~portadataout  = \onchip_ram|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \onchip_ram|the_altsyncram|auto_generated|ram_block1a31~portadataout  = \onchip_ram|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \onchip_ram|the_altsyncram|auto_generated|ram_block1a30~portadataout  = \onchip_ram|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \onchip_ram|the_altsyncram|auto_generated|ram_block1a29~portadataout  = \onchip_ram|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \onchip_ram|the_altsyncram|auto_generated|ram_block1a28~portadataout  = \onchip_ram|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \onchip_ram|the_altsyncram|auto_generated|ram_block1a27~portadataout  = \onchip_ram|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \onchip_ram|the_altsyncram|auto_generated|ram_block1a26~portadataout  = \onchip_ram|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \onchip_ram|the_altsyncram|auto_generated|ram_block1a57~portadataout  = \onchip_ram|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];
assign \onchip_ram|the_altsyncram|auto_generated|ram_block1a58  = \onchip_ram|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus [1];
assign \onchip_ram|the_altsyncram|auto_generated|ram_block1a59  = \onchip_ram|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus [2];
assign \onchip_ram|the_altsyncram|auto_generated|ram_block1a60  = \onchip_ram|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus [3];

assign \onchip_ram|the_altsyncram|auto_generated|ram_block1a25~portadataout  = \onchip_ram|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \onchip_ram|the_altsyncram|auto_generated|ram_block1a22~portadataout  = \onchip_ram|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \onchip_ram|the_altsyncram|auto_generated|ram_block1a21~portadataout  = \onchip_ram|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \onchip_ram|the_altsyncram|auto_generated|ram_block1a20~portadataout  = \onchip_ram|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \onchip_ram|the_altsyncram|auto_generated|ram_block1a19~portadataout  = \onchip_ram|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \onchip_ram|the_altsyncram|auto_generated|ram_block1a18~portadataout  = \onchip_ram|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \onchip_ram|the_altsyncram|auto_generated|ram_block1a49~portadataout  = \onchip_ram|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];
assign \onchip_ram|the_altsyncram|auto_generated|ram_block1a50  = \onchip_ram|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus [1];
assign \onchip_ram|the_altsyncram|auto_generated|ram_block1a51  = \onchip_ram|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus [2];
assign \onchip_ram|the_altsyncram|auto_generated|ram_block1a52  = \onchip_ram|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus [3];

assign \onchip_ram|the_altsyncram|auto_generated|ram_block1a17~portadataout  = \onchip_ram|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \onchip_ram|the_altsyncram|auto_generated|ram_block1a14~portadataout  = \onchip_ram|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \onchip_ram|the_altsyncram|auto_generated|ram_block1a13~portadataout  = \onchip_ram|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \onchip_ram|the_altsyncram|auto_generated|ram_block1a12~portadataout  = \onchip_ram|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \onchip_ram|the_altsyncram|auto_generated|ram_block1a11~portadataout  = \onchip_ram|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \onchip_ram|the_altsyncram|auto_generated|ram_block1a10~portadataout  = \onchip_ram|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \onchip_ram|the_altsyncram|auto_generated|ram_block1a41~portadataout  = \onchip_ram|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];
assign \onchip_ram|the_altsyncram|auto_generated|ram_block1a42  = \onchip_ram|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus [1];
assign \onchip_ram|the_altsyncram|auto_generated|ram_block1a43  = \onchip_ram|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus [2];
assign \onchip_ram|the_altsyncram|auto_generated|ram_block1a44  = \onchip_ram|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus [3];

assign \onchip_ram|the_altsyncram|auto_generated|ram_block1a9~portadataout  = \onchip_ram|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \onchip_ram|the_altsyncram|auto_generated|ram_block1a6~portadataout  = \onchip_ram|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \onchip_ram|the_altsyncram|auto_generated|ram_block1a5~portadataout  = \onchip_ram|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \onchip_ram|the_altsyncram|auto_generated|ram_block1a4~portadataout  = \onchip_ram|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \onchip_ram|the_altsyncram|auto_generated|ram_block1a3~portadataout  = \onchip_ram|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \onchip_ram|the_altsyncram|auto_generated|ram_block1a2~portadataout  = \onchip_ram|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \onchip_ram|the_altsyncram|auto_generated|ram_block1a33~portadataout  = \onchip_ram|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];
assign \onchip_ram|the_altsyncram|auto_generated|ram_block1a34  = \onchip_ram|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus [1];
assign \onchip_ram|the_altsyncram|auto_generated|ram_block1a35  = \onchip_ram|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus [2];
assign \onchip_ram|the_altsyncram|auto_generated|ram_block1a36  = \onchip_ram|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus [3];

assign \onchip_ram|the_altsyncram|auto_generated|ram_block1a1~portadataout  = \onchip_ram|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~0  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~1  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~dataout  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT1  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT2  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT3  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT4  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT5  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT6  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT7  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT8  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT9  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT10  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT11  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT12  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT13  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT14  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT15  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT16  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT17  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT18  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT19  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT20  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT21  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT22  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT23  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT24  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT25  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT26  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT27  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT28  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT29  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT30  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT31  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT32  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT33  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [0] = \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [1] = \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [2] = \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [3] = \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [4] = \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [5] = \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [6] = \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [7] = \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];

assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~0  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~1  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~2  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~3  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~dataout  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT1  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT2  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT3  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT4  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT5  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT6  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT7  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT8  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT9  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT10  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT11  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT12  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT13  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT14  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT15  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT16  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT17  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT18  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT19  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT20  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT21  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT22  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT23  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT24  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT25  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT26  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT27  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT28  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT29  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT30  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT31  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~0  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~1  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~2  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~3  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~dataout  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT1  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT2  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT3  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT4  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT5  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT6  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT7  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT8  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT9  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT10  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT11  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT12  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT13  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT14  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT15  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT16  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT17  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT18  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT19  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT20  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT21  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT22  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT23  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT24  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT25  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT26  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT27  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT28  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT29  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT30  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT31  = \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8] = \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9] = \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];
assign \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10] = \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [2];
assign \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11] = \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [3];
assign \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12] = \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [4];
assign \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13] = \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [5];
assign \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14] = \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [6];
assign \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15] = \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [7];
assign \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24] = \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [9];
assign \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25] = \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [10];
assign \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26] = \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [11];
assign \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27] = \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [12];
assign \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28] = \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [13];
assign \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29] = \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [14];
assign \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30] = \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [15];
assign \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31] = \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [16];

assign \cpu|cpu|D_bht_data [0] = \cpu|cpu|Nios_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \cpu|cpu|D_bht_data [1] = \cpu|cpu|Nios_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \out_led_export[0]~output (
	.i(\pio_led|data_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_led_export[0]),
	.obar());
// synopsys translate_off
defparam \out_led_export[0]~output .bus_hold = "false";
defparam \out_led_export[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \out_led_export[1]~output (
	.i(\pio_led|data_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_led_export[1]),
	.obar());
// synopsys translate_off
defparam \out_led_export[1]~output .bus_hold = "false";
defparam \out_led_export[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \out_led_export[2]~output (
	.i(\pio_led|data_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_led_export[2]),
	.obar());
// synopsys translate_off
defparam \out_led_export[2]~output .bus_hold = "false";
defparam \out_led_export[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \out_led_export[3]~output (
	.i(\pio_led|data_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_led_export[3]),
	.obar());
// synopsys translate_off
defparam \out_led_export[3]~output .bus_hold = "false";
defparam \out_led_export[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \out_led_export[4]~output (
	.i(\pio_led|data_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_led_export[4]),
	.obar());
// synopsys translate_off
defparam \out_led_export[4]~output .bus_hold = "false";
defparam \out_led_export[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \out_led_export[5]~output (
	.i(\pio_led|data_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_led_export[5]),
	.obar());
// synopsys translate_off
defparam \out_led_export[5]~output .bus_hold = "false";
defparam \out_led_export[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \out_led_export[6]~output (
	.i(\pio_led|data_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_led_export[6]),
	.obar());
// synopsys translate_off
defparam \out_led_export[6]~output .bus_hold = "false";
defparam \out_led_export[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \out_led_export[7]~output (
	.i(\pio_led|data_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_led_export[7]),
	.obar());
// synopsys translate_off
defparam \out_led_export[7]~output .bus_hold = "false";
defparam \out_led_export[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y37_N1
cycloneive_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \clk_clk~input (
	.i(clk_clk),
	.ibar(gnd),
	.o(\clk_clk~input_o ));
// synopsys translate_off
defparam \clk_clk~input .bus_hold = "false";
defparam \clk_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \clk_clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk_clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk_clk~inputclkctrl .clock_type = "global clock";
defparam \clk_clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N16
cycloneive_lcell_comb \cpu|cpu|clr_break_line~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|clr_break_line~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|clr_break_line~feeder .lut_mask = 16'hFFFF;
defparam \cpu|cpu|clr_break_line~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N30
cycloneive_lcell_comb \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 16'hFFFF;
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y38_N1
cycloneive_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y39_N1
cycloneive_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y40_N1
cycloneive_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: JTAG_X1_Y37_N0
cycloneive_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LCCOMB_X61_Y39_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .lut_mask = 16'h0F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .lut_mask = 16'h0FF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .lut_mask = 16'h5AF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .lut_mask = 16'h3300;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y39_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y39_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .lut_mask = 16'hCC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y39_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .lut_mask = 16'hFFFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y39_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .lut_mask = 16'hCC88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y39_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .lut_mask = 16'hCC88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y39_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .lut_mask = 16'h0F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y39_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .lut_mask = 16'hFFFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y39_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .lut_mask = 16'hF0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y39_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y39_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .lut_mask = 16'hA0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y39_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hF0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y39_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .lut_mask = 16'hFFFB;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y39_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .lut_mask = 16'hF0E0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y39_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y39_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .lut_mask = 16'h5575;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y39_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y40_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y40_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y40_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .lut_mask = 16'h0002;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .lut_mask = 16'h1000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .lut_mask = 16'hFCFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N4
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|DRsize.000~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|DRsize.000~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|DRsize.000~feeder .lut_mask = 16'hFFFF;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|DRsize.000~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .lut_mask = 16'hC0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4 .lut_mask = 16'h2020;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7 .lut_mask = 16'h5700;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N28
cycloneive_lcell_comb \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 (
// Equation(s):
// \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 .lut_mask = 16'h0000;
defparam \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~6 (
	.dataa(\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~6 .lut_mask = 16'hC080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8 .lut_mask = 16'hFFF8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 .lut_mask = 16'h4040;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N24
cycloneive_lcell_comb \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|rden_b_store~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|F_stall~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|rden_b_store~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|rden_b_store~0 .lut_mask = 16'h00FF;
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|rden_b_store~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y42_N25
dffeas \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|rden_b_store (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|rden_b_store~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|rden_b_store~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|rden_b_store .is_wysiwyg = "true";
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|rden_b_store .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N18
cycloneive_lcell_comb \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0~0 (
	.dataa(\cpu|cpu|F_stall~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|rden_b_store~q ),
	.cin(gnd),
	.combout(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0~0 .lut_mask = 16'hFF55;
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N12
cycloneive_lcell_comb \cpu|cpu|E_pc[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|D_pc [10]),
	.cin(gnd),
	.combout(\cpu|cpu|E_pc[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_pc[10]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|E_pc[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N24
cycloneive_lcell_comb \jtag_uart|ien_AF~feeder (
// Equation(s):
// \jtag_uart|ien_AF~feeder_combout  = \cpu|cpu|d_writedata [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|d_writedata [0]),
	.cin(gnd),
	.combout(\jtag_uart|ien_AF~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|ien_AF~feeder .lut_mask = 16'hFF00;
defparam \jtag_uart|ien_AF~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y37_N23
dffeas \cpu|cpu|A_dc_want_fill (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_dc_want_fill~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_want_fill~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_want_fill .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_want_fill .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N18
cycloneive_lcell_comb \cpu|cpu|A_dc_fill_has_started_nxt~0 (
	.dataa(gnd),
	.datab(\cpu|cpu|A_dc_wb_active~q ),
	.datac(\cpu|cpu|A_dc_fill_has_started~q ),
	.datad(\cpu|cpu|A_dc_want_fill~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_fill_has_started_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_fill_has_started_nxt~0 .lut_mask = 16'hF3F0;
defparam \cpu|cpu|A_dc_fill_has_started_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y37_N19
dffeas \cpu|cpu|A_dc_fill_has_started (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_fill_has_started_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\cpu|cpu|A_mem_stall~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_fill_has_started~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_fill_has_started .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_fill_has_started .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N0
cycloneive_lcell_comb \cpu|cpu|A_dc_fill_starting~0 (
	.dataa(\cpu|cpu|A_dc_wb_active~q ),
	.datab(\cpu|cpu|A_dc_fill_has_started~q ),
	.datac(gnd),
	.datad(\cpu|cpu|A_dc_want_fill~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_fill_starting~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_fill_starting~0 .lut_mask = 16'h1100;
defparam \cpu|cpu|A_dc_fill_starting~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y39_N3
dffeas \cpu|cpu|A_dc_fill_starting_d1 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|A_dc_fill_starting~0_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_fill_starting_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_fill_starting_d1 .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_fill_starting_d1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N28
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1_combout  = !\mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1 .lut_mask = 16'h00FF;
defparam \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N8
cycloneive_lcell_comb \cpu|cpu|A_valid_from_M~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|M_valid~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_valid_from_M~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_valid_from_M~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|A_valid_from_M~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N9
dffeas \cpu|cpu|A_valid_from_M (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_valid_from_M~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_valid_from_M~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_valid_from_M .is_wysiwyg = "true";
defparam \cpu|cpu|A_valid_from_M .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N26
cycloneive_lcell_comb \cpu|cpu|A_dc_dcache_management_done_nxt~2 (
	.dataa(\cpu|cpu|A_mem_stall~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|A_valid_from_M~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_dcache_management_done_nxt~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_dcache_management_done_nxt~2 .lut_mask = 16'hAA00;
defparam \cpu|cpu|A_dc_dcache_management_done_nxt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N3
dffeas \cpu|cpu|D_iw[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [2]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_iw [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_iw[2] .is_wysiwyg = "true";
defparam \cpu|cpu|D_iw[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y40_N11
dffeas \cpu|cpu|E_iw[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|D_iw [3]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_iw [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_iw[3] .is_wysiwyg = "true";
defparam \cpu|cpu|E_iw[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N10
cycloneive_lcell_comb \cpu|cpu|Equal249~1 (
	.dataa(\cpu|cpu|E_iw [5]),
	.datab(gnd),
	.datac(\cpu|cpu|E_iw [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|Equal249~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal249~1 .lut_mask = 16'hA0A0;
defparam \cpu|cpu|Equal249~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y41_N3
dffeas \cpu|cpu|E_iw[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|D_iw [2]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_iw [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_iw[2] .is_wysiwyg = "true";
defparam \cpu|cpu|E_iw[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y44_N29
dffeas \cpu|cpu|D_iw[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [4]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_iw [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_iw[4] .is_wysiwyg = "true";
defparam \cpu|cpu|D_iw[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y44_N13
dffeas \cpu|cpu|E_iw[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|D_iw [4]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_iw [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_iw[4] .is_wysiwyg = "true";
defparam \cpu|cpu|E_iw[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N2
cycloneive_lcell_comb \cpu|cpu|Equal249~0 (
	.dataa(\cpu|cpu|E_iw [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|E_iw [4]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal249~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal249~0 .lut_mask = 16'h5500;
defparam \cpu|cpu|Equal249~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y44_N9
dffeas \cpu|cpu|E_iw[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|D_iw [1]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_iw [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_iw[1] .is_wysiwyg = "true";
defparam \cpu|cpu|E_iw[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N20
cycloneive_lcell_comb \cpu|cpu|Equal249~2 (
	.dataa(\cpu|cpu|Equal249~1_combout ),
	.datab(\cpu|cpu|Equal249~0_combout ),
	.datac(\cpu|cpu|E_iw [0]),
	.datad(\cpu|cpu|E_iw [1]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal249~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal249~2 .lut_mask = 16'h0800;
defparam \cpu|cpu|Equal249~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N8
cycloneive_lcell_comb \cpu|cpu|F_pc_plus_one[4]~8 (
	.dataa(\cpu|cpu|F_pc [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|F_pc_plus_one[3]~7 ),
	.combout(\cpu|cpu|F_pc_plus_one[4]~8_combout ),
	.cout(\cpu|cpu|F_pc_plus_one[4]~9 ));
// synopsys translate_off
defparam \cpu|cpu|F_pc_plus_one[4]~8 .lut_mask = 16'hA50A;
defparam \cpu|cpu|F_pc_plus_one[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N10
cycloneive_lcell_comb \cpu|cpu|F_pc_plus_one[5]~10 (
	.dataa(gnd),
	.datab(\cpu|cpu|F_pc [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|F_pc_plus_one[4]~9 ),
	.combout(\cpu|cpu|F_pc_plus_one[5]~10_combout ),
	.cout(\cpu|cpu|F_pc_plus_one[5]~11 ));
// synopsys translate_off
defparam \cpu|cpu|F_pc_plus_one[5]~10 .lut_mask = 16'h3C3F;
defparam \cpu|cpu|F_pc_plus_one[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N14
cycloneive_lcell_comb \cpu|cpu|Equal95~1 (
	.dataa(gnd),
	.datab(\cpu|cpu|D_iw [5]),
	.datac(\cpu|cpu|Equal95~0_combout ),
	.datad(\cpu|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal95~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal95~1 .lut_mask = 16'hC000;
defparam \cpu|cpu|Equal95~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N24
cycloneive_lcell_comb \cpu|cpu|Equal95~2 (
	.dataa(\cpu|cpu|D_iw [1]),
	.datab(\cpu|cpu|D_iw [2]),
	.datac(\cpu|cpu|D_iw [0]),
	.datad(\cpu|cpu|D_iw [3]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal95~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal95~2 .lut_mask = 16'h0001;
defparam \cpu|cpu|Equal95~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N0
cycloneive_lcell_comb \cpu|cpu|Equal95~6 (
	.dataa(\cpu|cpu|D_iw [1]),
	.datab(\cpu|cpu|D_iw [2]),
	.datac(\cpu|cpu|D_iw [0]),
	.datad(\cpu|cpu|D_iw [3]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal95~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal95~6 .lut_mask = 16'h0010;
defparam \cpu|cpu|Equal95~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N30
cycloneive_lcell_comb \cpu|cpu|F_older_non_sequential~1 (
	.dataa(\cpu|cpu|D_iw [5]),
	.datab(\cpu|cpu|Equal95~2_combout ),
	.datac(\cpu|cpu|Equal95~6_combout ),
	.datad(\cpu|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\cpu|cpu|F_older_non_sequential~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_older_non_sequential~1 .lut_mask = 16'h0054;
defparam \cpu|cpu|F_older_non_sequential~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N14
cycloneive_lcell_comb \cpu|cpu|F_ctrl_implicit_dst_retaddr~0 (
	.dataa(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [2]),
	.datab(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [3]),
	.datac(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [5]),
	.datad(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [4]),
	.cin(gnd),
	.combout(\cpu|cpu|F_ctrl_implicit_dst_retaddr~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ctrl_implicit_dst_retaddr~0 .lut_mask = 16'h0001;
defparam \cpu|cpu|F_ctrl_implicit_dst_retaddr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N4
cycloneive_lcell_comb \cpu|cpu|F_ctrl_a_not_src~0 (
	.dataa(\cpu|cpu|F_ctrl_implicit_dst_retaddr~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [1]),
	.cin(gnd),
	.combout(\cpu|cpu|F_ctrl_a_not_src~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ctrl_a_not_src~0 .lut_mask = 16'h00AA;
defparam \cpu|cpu|F_ctrl_a_not_src~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N5
dffeas \cpu|cpu|D_ctrl_a_not_src (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_ctrl_a_not_src~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_ctrl_a_not_src~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_a_not_src .is_wysiwyg = "true";
defparam \cpu|cpu|D_ctrl_a_not_src .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N28
cycloneive_lcell_comb \cpu|cpu|E_pc[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|D_pc [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|E_pc[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_pc[7]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|cpu|E_pc[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N29
dffeas \cpu|cpu|E_pc[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_pc[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_pc[7] .is_wysiwyg = "true";
defparam \cpu|cpu|E_pc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N18
cycloneive_lcell_comb \cpu|cpu|E_pc[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|D_pc [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|E_pc[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_pc[6]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|cpu|E_pc[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N19
dffeas \cpu|cpu|E_pc[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_pc[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_pc[6] .is_wysiwyg = "true";
defparam \cpu|cpu|E_pc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N24
cycloneive_lcell_comb \cpu|cpu|E_pc[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|D_pc [5]),
	.cin(gnd),
	.combout(\cpu|cpu|E_pc[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_pc[5]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|E_pc[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N25
dffeas \cpu|cpu|E_pc[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_pc[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_pc[5] .is_wysiwyg = "true";
defparam \cpu|cpu|E_pc[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y42_N19
dffeas \cpu|cpu|E_pc[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|D_pc [4]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_pc[4] .is_wysiwyg = "true";
defparam \cpu|cpu|E_pc[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y42_N21
dffeas \cpu|cpu|D_pc[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|F_pc [3]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_pc[3] .is_wysiwyg = "true";
defparam \cpu|cpu|D_pc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N28
cycloneive_lcell_comb \cpu|cpu|E_pc[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|D_pc [3]),
	.cin(gnd),
	.combout(\cpu|cpu|E_pc[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_pc[3]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|E_pc[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N29
dffeas \cpu|cpu|E_pc[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_pc[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_pc[3] .is_wysiwyg = "true";
defparam \cpu|cpu|E_pc[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y41_N31
dffeas \cpu|cpu|E_pc[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|D_pc [2]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_pc[2] .is_wysiwyg = "true";
defparam \cpu|cpu|E_pc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N12
cycloneive_lcell_comb \cpu|cpu|E_pc[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|D_pc [0]),
	.cin(gnd),
	.combout(\cpu|cpu|E_pc[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_pc[0]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|E_pc[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N13
dffeas \cpu|cpu|E_pc[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_pc[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_pc[0] .is_wysiwyg = "true";
defparam \cpu|cpu|E_pc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N6
cycloneive_lcell_comb \cpu|cpu|E_pc[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|D_pc [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|E_pc[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_pc[1]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|cpu|E_pc[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N7
dffeas \cpu|cpu|E_pc[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_pc[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_pc[1] .is_wysiwyg = "true";
defparam \cpu|cpu|E_pc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N2
cycloneive_lcell_comb \cpu|cpu|M_pc_plus_one[1]~15 (
	.dataa(\cpu|cpu|E_pc [0]),
	.datab(\cpu|cpu|E_pc [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|cpu|M_pc_plus_one[1]~15_combout ),
	.cout(\cpu|cpu|M_pc_plus_one[1]~16 ));
// synopsys translate_off
defparam \cpu|cpu|M_pc_plus_one[1]~15 .lut_mask = 16'h6688;
defparam \cpu|cpu|M_pc_plus_one[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N4
cycloneive_lcell_comb \cpu|cpu|M_pc_plus_one[2]~17 (
	.dataa(\cpu|cpu|E_pc [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|M_pc_plus_one[1]~16 ),
	.combout(\cpu|cpu|M_pc_plus_one[2]~17_combout ),
	.cout(\cpu|cpu|M_pc_plus_one[2]~18 ));
// synopsys translate_off
defparam \cpu|cpu|M_pc_plus_one[2]~17 .lut_mask = 16'h5A5F;
defparam \cpu|cpu|M_pc_plus_one[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N6
cycloneive_lcell_comb \cpu|cpu|M_pc_plus_one[3]~19 (
	.dataa(\cpu|cpu|E_pc [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|M_pc_plus_one[2]~18 ),
	.combout(\cpu|cpu|M_pc_plus_one[3]~19_combout ),
	.cout(\cpu|cpu|M_pc_plus_one[3]~20 ));
// synopsys translate_off
defparam \cpu|cpu|M_pc_plus_one[3]~19 .lut_mask = 16'hA50A;
defparam \cpu|cpu|M_pc_plus_one[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N8
cycloneive_lcell_comb \cpu|cpu|M_pc_plus_one[4]~21 (
	.dataa(gnd),
	.datab(\cpu|cpu|E_pc [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|M_pc_plus_one[3]~20 ),
	.combout(\cpu|cpu|M_pc_plus_one[4]~21_combout ),
	.cout(\cpu|cpu|M_pc_plus_one[4]~22 ));
// synopsys translate_off
defparam \cpu|cpu|M_pc_plus_one[4]~21 .lut_mask = 16'h3C3F;
defparam \cpu|cpu|M_pc_plus_one[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N10
cycloneive_lcell_comb \cpu|cpu|M_pc_plus_one[5]~23 (
	.dataa(\cpu|cpu|E_pc [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|M_pc_plus_one[4]~22 ),
	.combout(\cpu|cpu|M_pc_plus_one[5]~23_combout ),
	.cout(\cpu|cpu|M_pc_plus_one[5]~24 ));
// synopsys translate_off
defparam \cpu|cpu|M_pc_plus_one[5]~23 .lut_mask = 16'hA50A;
defparam \cpu|cpu|M_pc_plus_one[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N12
cycloneive_lcell_comb \cpu|cpu|M_pc_plus_one[6]~25 (
	.dataa(\cpu|cpu|E_pc [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|M_pc_plus_one[5]~24 ),
	.combout(\cpu|cpu|M_pc_plus_one[6]~25_combout ),
	.cout(\cpu|cpu|M_pc_plus_one[6]~26 ));
// synopsys translate_off
defparam \cpu|cpu|M_pc_plus_one[6]~25 .lut_mask = 16'h5A5F;
defparam \cpu|cpu|M_pc_plus_one[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N14
cycloneive_lcell_comb \cpu|cpu|M_pc_plus_one[7]~27 (
	.dataa(\cpu|cpu|E_pc [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|M_pc_plus_one[6]~26 ),
	.combout(\cpu|cpu|M_pc_plus_one[7]~27_combout ),
	.cout(\cpu|cpu|M_pc_plus_one[7]~28 ));
// synopsys translate_off
defparam \cpu|cpu|M_pc_plus_one[7]~27 .lut_mask = 16'hA50A;
defparam \cpu|cpu|M_pc_plus_one[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y41_N15
dffeas \cpu|cpu|M_pc_plus_one[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_pc_plus_one[7]~27_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_pc_plus_one [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_pc_plus_one[7] .is_wysiwyg = "true";
defparam \cpu|cpu|M_pc_plus_one[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y42_N13
dffeas \cpu|cpu|E_iw[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|D_iw [13]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_iw [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_iw[13] .is_wysiwyg = "true";
defparam \cpu|cpu|E_iw[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N8
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_003|WideOr1 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|WideOr1~combout  = (\mm_interconnect_0|cmd_demux_001|src1_valid~1_combout  & ((\mm_interconnect_0|cmd_mux_003|saved_grant [1]) # ((\mm_interconnect_0|cmd_mux_003|saved_grant [0] & 
// \mm_interconnect_0|cmd_demux|src3_valid~1_combout )))) # (!\mm_interconnect_0|cmd_demux_001|src1_valid~1_combout  & (\mm_interconnect_0|cmd_mux_003|saved_grant [0] & ((\mm_interconnect_0|cmd_demux|src3_valid~1_combout ))))

	.dataa(\mm_interconnect_0|cmd_demux_001|src1_valid~1_combout ),
	.datab(\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(\mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datad(\mm_interconnect_0|cmd_demux|src3_valid~1_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|WideOr1 .lut_mask = 16'hECA0;
defparam \mm_interconnect_0|cmd_mux_003|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N2
cycloneive_lcell_comb \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[0]~3 (
// Equation(s):
// \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[0]~3_combout  = (\mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg~0_combout ) # ((\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used [0] & 
// ((\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used [1]) # (!\mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used [1]),
	.datab(\mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg~0_combout ),
	.datac(\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used [0]),
	.datad(\mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[0]~3 .lut_mask = 16'hECFC;
defparam \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N3
dffeas \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N20
cycloneive_lcell_comb \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[1]~0_combout  = (\mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg [0]) # (!\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used [0])

	.dataa(gnd),
	.datab(\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used [0]),
	.datac(\mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'hF3F3;
defparam \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N22
cycloneive_lcell_comb \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[1]~1_combout  = (\cpu|cpu|clr_break_line~q  & (!\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[1]~0_combout  & (\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem~0_combout  & 
// \mm_interconnect_0|cmd_mux_003|WideOr1~combout )))

	.dataa(\cpu|cpu|clr_break_line~q ),
	.datab(\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datac(\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem~0_combout ),
	.datad(\mm_interconnect_0|cmd_mux_003|WideOr1~combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'h2000;
defparam \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N16
cycloneive_lcell_comb \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[1]~2_combout  = (\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[1]~1_combout ) # ((\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used [1] & 
// ((!\mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg [0]) # (!\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used [0]))))

	.dataa(\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.datab(\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used [0]),
	.datac(\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 16'hBAFA;
defparam \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N17
dffeas \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N18
cycloneive_lcell_comb \mm_interconnect_0|cmd_demux|WideOr0~3 (
// Equation(s):
// \mm_interconnect_0|cmd_demux|WideOr0~3_combout  = (!\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used [1] & \mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_demux|WideOr0~3_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_demux|WideOr0~3 .lut_mask = 16'h0F00;
defparam \mm_interconnect_0|cmd_demux|WideOr0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N22
cycloneive_lcell_comb \onchip_ram|the_altsyncram|auto_generated|decode3|eq_node[0] (
// Equation(s):
// \onchip_ram|the_altsyncram|auto_generated|decode3|eq_node [0] = (!\mm_interconnect_0|cmd_mux_003|src_data [51] & (\mm_interconnect_0|cmd_mux_003|WideOr1~combout  & (\cpu|cpu|d_write~q  & \mm_interconnect_0|cmd_demux|WideOr0~3_combout )))

	.dataa(\mm_interconnect_0|cmd_mux_003|src_data [51]),
	.datab(\mm_interconnect_0|cmd_mux_003|WideOr1~combout ),
	.datac(\cpu|cpu|d_write~q ),
	.datad(\mm_interconnect_0|cmd_demux|WideOr0~3_combout ),
	.cin(gnd),
	.combout(\onchip_ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.cout());
// synopsys translate_off
defparam \onchip_ram|the_altsyncram|auto_generated|decode3|eq_node[0] .lut_mask = 16'h4000;
defparam \onchip_ram|the_altsyncram|auto_generated|decode3|eq_node[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N6
cycloneive_lcell_comb \onchip_ram|wren~0 (
// Equation(s):
// \onchip_ram|wren~0_combout  = (((\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used [1]) # (!\mm_interconnect_0|cmd_mux_003|WideOr1~combout )) # (!\mm_interconnect_0|cmd_mux_003|saved_grant [0])) # (!\cpu|cpu|d_write~q )

	.dataa(\cpu|cpu|d_write~q ),
	.datab(\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\mm_interconnect_0|cmd_mux_003|WideOr1~combout ),
	.cin(gnd),
	.combout(\onchip_ram|wren~0_combout ),
	.cout());
// synopsys translate_off
defparam \onchip_ram|wren~0 .lut_mask = 16'hF7FF;
defparam \onchip_ram|wren~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N14
cycloneive_lcell_comb \rst_controller|r_sync_rst_chain[3]~feeder (
// Equation(s):
// \rst_controller|r_sync_rst_chain[3]~feeder_combout  = \rst_controller|altera_reset_synchronizer_int_chain [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst_controller|altera_reset_synchronizer_int_chain [2]),
	.cin(gnd),
	.combout(\rst_controller|r_sync_rst_chain[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rst_controller|r_sync_rst_chain[3]~feeder .lut_mask = 16'hFF00;
defparam \rst_controller|r_sync_rst_chain[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y38_N15
dffeas \rst_controller|r_sync_rst_chain[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\rst_controller|r_sync_rst_chain[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|r_sync_rst_chain [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|r_sync_rst_chain[3] .is_wysiwyg = "true";
defparam \rst_controller|r_sync_rst_chain[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N26
cycloneive_lcell_comb \rst_controller|r_sync_rst_chain~1 (
// Equation(s):
// \rst_controller|r_sync_rst_chain~1_combout  = (\rst_controller|altera_reset_synchronizer_int_chain [2] & \rst_controller|r_sync_rst_chain [3])

	.dataa(gnd),
	.datab(\rst_controller|altera_reset_synchronizer_int_chain [2]),
	.datac(\rst_controller|r_sync_rst_chain [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\rst_controller|r_sync_rst_chain~1_combout ),
	.cout());
// synopsys translate_off
defparam \rst_controller|r_sync_rst_chain~1 .lut_mask = 16'hC0C0;
defparam \rst_controller|r_sync_rst_chain~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y38_N27
dffeas \rst_controller|r_sync_rst_chain[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\rst_controller|r_sync_rst_chain~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|r_sync_rst_chain [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|r_sync_rst_chain[2] .is_wysiwyg = "true";
defparam \rst_controller|r_sync_rst_chain[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y38_N29
dffeas \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N24
cycloneive_lcell_comb \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder (
// Equation(s):
// \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout  = \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.cin(gnd),
	.combout(\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .lut_mask = 16'hFF00;
defparam \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y38_N25
dffeas \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N12
cycloneive_lcell_comb \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder (
// Equation(s):
// \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout  = \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.cin(gnd),
	.combout(\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .lut_mask = 16'hFF00;
defparam \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y38_N13
dffeas \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N16
cycloneive_lcell_comb \rst_controller|always2~0 (
// Equation(s):
// \rst_controller|always2~0_combout  = (\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ) # (!\rst_controller|r_sync_rst_chain [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst_controller|r_sync_rst_chain [2]),
	.datad(\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.cin(gnd),
	.combout(\rst_controller|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \rst_controller|always2~0 .lut_mask = 16'hFF0F;
defparam \rst_controller|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y38_N17
dffeas \rst_controller|r_early_rst (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\rst_controller|always2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|r_early_rst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|r_early_rst .is_wysiwyg = "true";
defparam \rst_controller|r_early_rst .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N14
cycloneive_lcell_comb \cpu|cpu|A_mem_bypass_pending (
	.dataa(\cpu|cpu|A_ctrl_ld_st_bypass~q ),
	.datab(\cpu|cpu|A_mem_stall~q ),
	.datac(gnd),
	.datad(\cpu|cpu|A_valid_from_M~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_mem_bypass_pending~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_mem_bypass_pending .lut_mask = 16'h8800;
defparam \cpu|cpu|A_mem_bypass_pending .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N0
cycloneive_lcell_comb \cpu|cpu|E_ld_bus~0 (
	.dataa(gnd),
	.datab(\cpu|cpu|E_iw [0]),
	.datac(gnd),
	.datad(\cpu|cpu|E_iw [1]),
	.cin(gnd),
	.combout(\cpu|cpu|E_ld_bus~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_ld_bus~0 .lut_mask = 16'hCC00;
defparam \cpu|cpu|E_ld_bus~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N20
cycloneive_lcell_comb \cpu|cpu|Equal95~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|D_iw [12]),
	.datad(\cpu|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal95~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal95~5 .lut_mask = 16'h00F0;
defparam \cpu|cpu|Equal95~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N8
cycloneive_lcell_comb \cpu|cpu|Equal95~9 (
	.dataa(\cpu|cpu|D_iw [13]),
	.datab(\cpu|cpu|D_iw [11]),
	.datac(\cpu|cpu|Equal95~1_combout ),
	.datad(\cpu|cpu|Equal95~5_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|Equal95~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal95~9 .lut_mask = 16'h2000;
defparam \cpu|cpu|Equal95~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N28
cycloneive_lcell_comb \cpu|cpu|Equal95~10 (
	.dataa(\cpu|cpu|D_iw [1]),
	.datab(\cpu|cpu|D_iw [2]),
	.datac(\cpu|cpu|D_iw [0]),
	.datad(\cpu|cpu|D_iw [3]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal95~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal95~10 .lut_mask = 16'h0400;
defparam \cpu|cpu|Equal95~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N14
cycloneive_lcell_comb \cpu|cpu|Equal95~11 (
	.dataa(\cpu|cpu|D_iw [1]),
	.datab(\cpu|cpu|D_iw [2]),
	.datac(\cpu|cpu|D_iw [0]),
	.datad(\cpu|cpu|D_iw [3]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal95~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal95~11 .lut_mask = 16'h0004;
defparam \cpu|cpu|Equal95~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N4
cycloneive_lcell_comb \cpu|cpu|D_ctrl_logic (
	.dataa(\cpu|cpu|Equal95~9_combout ),
	.datab(\cpu|cpu|Equal95~10_combout ),
	.datac(\cpu|cpu|Equal95~11_combout ),
	.datad(\cpu|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_logic~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_logic .lut_mask = 16'hFEEE;
defparam \cpu|cpu|D_ctrl_logic .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y44_N5
dffeas \cpu|cpu|E_ctrl_logic (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_ctrl_logic~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_ctrl_logic~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_ctrl_logic .is_wysiwyg = "true";
defparam \cpu|cpu|E_ctrl_logic .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N8
cycloneive_lcell_comb \cpu|cpu|D_op_cmpge~0 (
	.dataa(\cpu|cpu|Equal95~0_combout ),
	.datab(\cpu|cpu|D_iw [5]),
	.datac(\cpu|cpu|D_iw [14]),
	.datad(\cpu|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\cpu|cpu|D_op_cmpge~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_op_cmpge~0 .lut_mask = 16'h8000;
defparam \cpu|cpu|D_op_cmpge~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N2
cycloneive_lcell_comb \cpu|cpu|Equal95~8 (
	.dataa(\cpu|cpu|D_iw [3]),
	.datab(\cpu|cpu|D_iw [0]),
	.datac(\cpu|cpu|D_iw [2]),
	.datad(\cpu|cpu|D_iw [1]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal95~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal95~8 .lut_mask = 16'h0100;
defparam \cpu|cpu|Equal95~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N22
cycloneive_lcell_comb \cpu|cpu|D_ctrl_alu_force_xor~12 (
	.dataa(\cpu|cpu|D_iw [1]),
	.datab(\cpu|cpu|D_iw [2]),
	.datac(\cpu|cpu|D_iw [0]),
	.datad(\cpu|cpu|D_iw [3]),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_alu_force_xor~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_alu_force_xor~12 .lut_mask = 16'hFFF6;
defparam \cpu|cpu|D_ctrl_alu_force_xor~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N6
cycloneive_lcell_comb \cpu|cpu|D_ctrl_alu_force_xor~10 (
	.dataa(\cpu|cpu|Equal95~8_combout ),
	.datab(\cpu|cpu|D_ctrl_alu_force_xor~12_combout ),
	.datac(\cpu|cpu|D_iw [5]),
	.datad(\cpu|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_alu_force_xor~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_alu_force_xor~10 .lut_mask = 16'h00B0;
defparam \cpu|cpu|D_ctrl_alu_force_xor~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N10
cycloneive_lcell_comb \cpu|cpu|Equal149~1 (
	.dataa(\cpu|cpu|D_iw [12]),
	.datab(\cpu|cpu|D_iw [13]),
	.datac(\cpu|cpu|D_iw [16]),
	.datad(\cpu|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal149~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal149~1 .lut_mask = 16'h0100;
defparam \cpu|cpu|Equal149~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N0
cycloneive_lcell_comb \cpu|cpu|Equal149~0 (
	.dataa(\cpu|cpu|D_iw [12]),
	.datab(\cpu|cpu|D_iw [13]),
	.datac(\cpu|cpu|D_iw [16]),
	.datad(\cpu|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal149~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal149~0 .lut_mask = 16'h0010;
defparam \cpu|cpu|Equal149~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N28
cycloneive_lcell_comb \cpu|cpu|D_ctrl_cmp~0 (
	.dataa(\cpu|cpu|Equal95~0_combout ),
	.datab(\cpu|cpu|D_iw [5]),
	.datac(\cpu|cpu|D_iw [11]),
	.datad(\cpu|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_cmp~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_cmp~0 .lut_mask = 16'h0800;
defparam \cpu|cpu|D_ctrl_cmp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N22
cycloneive_lcell_comb \cpu|cpu|D_ctrl_alu_force_xor~9 (
	.dataa(\cpu|cpu|Equal149~1_combout ),
	.datab(\cpu|cpu|D_iw [14]),
	.datac(\cpu|cpu|Equal149~0_combout ),
	.datad(\cpu|cpu|D_ctrl_cmp~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_alu_force_xor~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_alu_force_xor~9 .lut_mask = 16'hF800;
defparam \cpu|cpu|D_ctrl_alu_force_xor~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N12
cycloneive_lcell_comb \cpu|cpu|Equal95~4 (
	.dataa(\cpu|cpu|D_iw [1]),
	.datab(\cpu|cpu|D_iw [2]),
	.datac(\cpu|cpu|D_iw [0]),
	.datad(\cpu|cpu|D_iw [3]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal95~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal95~4 .lut_mask = 16'h0800;
defparam \cpu|cpu|Equal95~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N10
cycloneive_lcell_comb \cpu|cpu|Equal95~3 (
	.dataa(\cpu|cpu|D_iw [1]),
	.datab(\cpu|cpu|D_iw [2]),
	.datac(\cpu|cpu|D_iw [0]),
	.datad(\cpu|cpu|D_iw [3]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal95~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal95~3 .lut_mask = 16'h0100;
defparam \cpu|cpu|Equal95~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N26
cycloneive_lcell_comb \cpu|cpu|D_ctrl_alu_force_xor~8 (
	.dataa(\cpu|cpu|Equal95~4_combout ),
	.datab(\cpu|cpu|D_iw [5]),
	.datac(\cpu|cpu|Equal95~3_combout ),
	.datad(\cpu|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_alu_force_xor~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_alu_force_xor~8 .lut_mask = 16'hBAFA;
defparam \cpu|cpu|D_ctrl_alu_force_xor~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N22
cycloneive_lcell_comb \cpu|cpu|Equal149~3 (
	.dataa(\cpu|cpu|D_iw [12]),
	.datab(\cpu|cpu|D_iw [13]),
	.datac(\cpu|cpu|D_iw [16]),
	.datad(\cpu|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal149~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal149~3 .lut_mask = 16'h0001;
defparam \cpu|cpu|Equal149~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N14
cycloneive_lcell_comb \cpu|cpu|D_op_cmpge (
	.dataa(\cpu|cpu|D_iw [11]),
	.datab(\cpu|cpu|D_op_cmpge~0_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|Equal149~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_op_cmpge~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_op_cmpge .lut_mask = 16'h4400;
defparam \cpu|cpu|D_op_cmpge .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N18
cycloneive_lcell_comb \cpu|cpu|D_ctrl_alu_subtract~9 (
	.dataa(\cpu|cpu|D_op_cmpge~combout ),
	.datab(gnd),
	.datac(\cpu|cpu|Equal95~0_combout ),
	.datad(\cpu|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_alu_subtract~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_alu_subtract~9 .lut_mask = 16'h5505;
defparam \cpu|cpu|D_ctrl_alu_subtract~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N0
cycloneive_lcell_comb \cpu|cpu|D_ctrl_alu_force_xor~11 (
	.dataa(\cpu|cpu|D_ctrl_alu_force_xor~10_combout ),
	.datab(\cpu|cpu|D_ctrl_alu_force_xor~9_combout ),
	.datac(\cpu|cpu|D_ctrl_alu_force_xor~8_combout ),
	.datad(\cpu|cpu|D_ctrl_alu_subtract~9_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_alu_force_xor~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_alu_force_xor~11 .lut_mask = 16'hFEFF;
defparam \cpu|cpu|D_ctrl_alu_force_xor~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N10
cycloneive_lcell_comb \cpu|cpu|D_logic_op[0]~1 (
	.dataa(\cpu|cpu|Equal95~1_combout ),
	.datab(\cpu|cpu|D_op_cmpge~0_combout ),
	.datac(\cpu|cpu|D_iw [3]),
	.datad(\cpu|cpu|D_ctrl_alu_force_xor~11_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_logic_op[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_logic_op[0]~1 .lut_mask = 16'hFFDC;
defparam \cpu|cpu|D_logic_op[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N11
dffeas \cpu|cpu|E_logic_op[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_logic_op[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_logic_op [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_logic_op[0] .is_wysiwyg = "true";
defparam \cpu|cpu|E_logic_op[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N16
cycloneive_lcell_comb \cpu|cpu|D_logic_op[1]~0 (
	.dataa(\cpu|cpu|D_ctrl_alu_force_xor~11_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|D_compare_op[1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_logic_op[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_logic_op[1]~0 .lut_mask = 16'hFFAA;
defparam \cpu|cpu|D_logic_op[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N17
dffeas \cpu|cpu|E_logic_op[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_logic_op[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_logic_op [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_logic_op[1] .is_wysiwyg = "true";
defparam \cpu|cpu|E_logic_op[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N26
cycloneive_lcell_comb \cpu|cpu|E_ctrl_ld_signed~0 (
	.dataa(gnd),
	.datab(\cpu|cpu|E_iw [1]),
	.datac(\cpu|cpu|E_iw [0]),
	.datad(\cpu|cpu|E_iw [2]),
	.cin(gnd),
	.combout(\cpu|cpu|E_ctrl_ld_signed~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_ctrl_ld_signed~0 .lut_mask = 16'hC000;
defparam \cpu|cpu|E_ctrl_ld_signed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y44_N27
dffeas \cpu|cpu|M_ctrl_ld_signed (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_ctrl_ld_signed~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_ctrl_ld_signed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_ctrl_ld_signed .is_wysiwyg = "true";
defparam \cpu|cpu|M_ctrl_ld_signed .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y44_N5
dffeas \cpu|cpu|A_ctrl_ld_signed (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_ctrl_ld_signed~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_ctrl_ld_signed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_ctrl_ld_signed .is_wysiwyg = "true";
defparam \cpu|cpu|A_ctrl_ld_signed .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y47_N7
dffeas \cpu|cpu|M_alu_result[31] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_alu_result [31]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_alu_result [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_alu_result[31] .is_wysiwyg = "true";
defparam \cpu|cpu|M_alu_result[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y38_N1
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rst_controller|r_sync_rst~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1 .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N26
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N27
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N20
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_sdr~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_sdr~0 .lut_mask = 16'h2020;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_sdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 .lut_mask = 16'hEE44;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 .lut_mask = 16'hFC30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y39_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 .lut_mask = 16'h0808;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4 .lut_mask = 16'h40A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y39_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5 .lut_mask = 16'hAAF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 .lut_mask = 16'h5050;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .lut_mask = 16'hFCFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7 .lut_mask = 16'h0200;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .lut_mask = 16'hA080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y39_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10 .lut_mask = 16'hFCAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16 .lut_mask = 16'hC840;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y39_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 .lut_mask = 16'h5500;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y39_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 .lut_mask = 16'h5050;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y39_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3 .lut_mask = 16'h0400;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4 .lut_mask = 16'h040E;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~11 .lut_mask = 16'h0080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y39_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N12
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~32 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~32 .lut_mask = 16'h4000;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N22
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_cdr (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_cdr .lut_mask = 16'hCFFF;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_cdr .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~2 .lut_mask = 16'hE4E4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y39_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2 .lut_mask = 16'hAAF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y39_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N14
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[36]~31 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[36]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[36]~31 .lut_mask = 16'hF1F2;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[36]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y37_N13
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[37] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[36]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [37]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[37] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N18
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~30 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [37]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~30 .lut_mask = 16'h0080;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y37_N19
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[36] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[36]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [36]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[36] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N10
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[36]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [36]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[36]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N12
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_udr~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_udr~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_udr~0 .lut_mask = 16'h3000;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_udr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N13
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_udr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1 .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N30
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N31
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y38_N25
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|sync2_udr (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|sync2_udr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|sync2_udr .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|sync2_udr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N4
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg [0]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|sync2_udr~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~0 .lut_mask = 16'h00F0;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N5
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|update_jdo_strobe (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|update_jdo_strobe .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|update_jdo_strobe .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y37_N11
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[36] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[36] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N12
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|ir[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|ir[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|ir[0]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|ir[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N14
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_uir~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N15
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1 .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y39_N11
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N20
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|sync2_uir~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg [0]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|sync2_uir~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|sync2_uir~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|sync2_uir~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N21
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|sync2_uir (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|sync2_uir~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|sync2_uir~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|sync2_uir .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|sync2_uir .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N28
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jxuir~0 (
	.dataa(gnd),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|sync2_uir~q ),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg [0]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jxuir~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jxuir~0 .lut_mask = 16'h3300;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jxuir~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N29
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jxuir (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jxuir~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jxuir~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jxuir .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jxuir .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y39_N13
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|ir[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|ir[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jxuir~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|ir [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|ir[0] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|ir[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N18
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|ir[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|ir[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|ir[1]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|ir[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N19
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|ir[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|ir[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jxuir~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|ir [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|ir[1] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|ir[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y39_N1
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|enable_action_strobe (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|enable_action_strobe .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|enable_action_strobe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N28
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18]~1 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|ir [0]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|ir [1]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18]~1 .lut_mask = 16'h4040;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N6
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~19 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~19 .lut_mask = 16'hAAFA;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N18
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|Mux37~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|Mux37~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|Mux37~0 .lut_mask = 16'h000F;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|Mux37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y38_N19
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|DRsize.100 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|Mux37~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_uir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|DRsize.100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|DRsize.100 .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|DRsize.100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N26
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[35]~6 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [36]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|DRsize.100~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[35]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[35]~6 .lut_mask = 16'hCCAA;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[35]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N2
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~25 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [35]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~25 .lut_mask = 16'hE0C0;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N24
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~26 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg [0]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~26 .lut_mask = 16'h4000;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N4
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~27 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~25_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~26_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~27 .lut_mask = 16'hCDCC;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y38_N27
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[35] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[35]~6_combout ),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [35]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[35] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[35] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y39_N11
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[35] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [35]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [35]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[35] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N22
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|ir [0]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|ir [1]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [35]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b .lut_mask = 16'h1000;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N30
cycloneive_lcell_comb \cpu|cpu|E_logic_result[2]~23 (
	.dataa(\cpu|cpu|E_logic_op [1]),
	.datab(\cpu|cpu|E_src1[2]~_Duplicate_2_q ),
	.datac(\cpu|cpu|E_logic_op [0]),
	.datad(\cpu|cpu|E_src2 [2]),
	.cin(gnd),
	.combout(\cpu|cpu|E_logic_result[2]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_logic_result[2]~23 .lut_mask = 16'h6A89;
defparam \cpu|cpu|E_logic_result[2]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N0
cycloneive_lcell_comb \cpu|cpu|F_pc_plus_one[0]~0 (
	.dataa(gnd),
	.datab(\cpu|cpu|F_pc [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|cpu|F_pc_plus_one[0]~0_combout ),
	.cout(\cpu|cpu|F_pc_plus_one[0]~1 ));
// synopsys translate_off
defparam \cpu|cpu|F_pc_plus_one[0]~0 .lut_mask = 16'h33CC;
defparam \cpu|cpu|F_pc_plus_one[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N7
dffeas \cpu|cpu|D_pc_plus_one[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|F_pc_plus_one[0]~0_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_pc_plus_one [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_pc_plus_one[0] .is_wysiwyg = "true";
defparam \cpu|cpu|D_pc_plus_one[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y32_N9
dffeas \onchip_ram|the_altsyncram|auto_generated|address_reg_a[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|cmd_mux_003|src_data [51]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\rst_controller|r_early_rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \onchip_ram|the_altsyncram|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \onchip_ram|the_altsyncram|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y45_N31
dffeas \cpu|cpu|M_alu_result[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_alu_result [6]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_alu_result [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_alu_result[6] .is_wysiwyg = "true";
defparam \cpu|cpu|M_alu_result[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N6
cycloneive_lcell_comb \cpu|cpu|Equal212~0 (
	.dataa(\cpu|cpu|E_iw [3]),
	.datab(\cpu|cpu|E_iw [4]),
	.datac(\cpu|cpu|E_iw [0]),
	.datad(\cpu|cpu|E_iw [1]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal212~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal212~0 .lut_mask = 16'h1000;
defparam \cpu|cpu|Equal212~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N7
dffeas \cpu|cpu|M_ctrl_ld8 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|Equal212~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_ctrl_ld8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_ctrl_ld8 .is_wysiwyg = "true";
defparam \cpu|cpu|M_ctrl_ld8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N8
cycloneive_lcell_comb \cpu|cpu|Equal215~0 (
	.dataa(\cpu|cpu|E_iw [3]),
	.datab(\cpu|cpu|E_iw [4]),
	.datac(\cpu|cpu|E_iw [0]),
	.datad(\cpu|cpu|E_iw [1]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal215~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal215~0 .lut_mask = 16'h2000;
defparam \cpu|cpu|Equal215~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N9
dffeas \cpu|cpu|M_ctrl_ld16 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|Equal215~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_ctrl_ld16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_ctrl_ld16 .is_wysiwyg = "true";
defparam \cpu|cpu|M_ctrl_ld16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N26
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout  = !\mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1 .lut_mask = 16'h00FF;
defparam \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N24
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[31]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[31]~feeder .lut_mask = 16'hFFFF;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N6
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|WideOr1 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|WideOr1~combout  = (\mm_interconnect_0|cmd_mux_002|saved_grant [1] & ((\mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ) # ((\mm_interconnect_0|cmd_demux|src2_valid~0_combout  & 
// \mm_interconnect_0|cmd_mux_002|saved_grant [0])))) # (!\mm_interconnect_0|cmd_mux_002|saved_grant [1] & (\mm_interconnect_0|cmd_demux|src2_valid~0_combout  & ((\mm_interconnect_0|cmd_mux_002|saved_grant [0]))))

	.dataa(\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datab(\mm_interconnect_0|cmd_demux|src2_valid~0_combout ),
	.datac(\mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ),
	.datad(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|WideOr1 .lut_mask = 16'hECA0;
defparam \mm_interconnect_0|cmd_mux_002|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N8
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|write~0 (
	.dataa(\cpu|cpu|d_write~q ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|write~q ),
	.datac(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|write~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|write~0 .lut_mask = 16'h0020;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N12
cycloneive_lcell_comb \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0 (
// Equation(s):
// \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout  = (\cpu|cpu|d_read~q  & ((\mm_interconnect_0|cmd_mux_002|saved_grant [0]) # ((\cpu|cpu|i_read~q  & \mm_interconnect_0|cmd_mux_002|saved_grant [1])))) # (!\cpu|cpu|d_read~q  & 
// (\cpu|cpu|i_read~q  & (\mm_interconnect_0|cmd_mux_002|saved_grant [1])))

	.dataa(\cpu|cpu|d_read~q ),
	.datab(\cpu|cpu|i_read~q ),
	.datac(\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datad(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0 .lut_mask = 16'hEAC0;
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N14
cycloneive_lcell_comb \mm_interconnect_0|cpu_debug_mem_slave_agent|rf_source_valid~0 (
// Equation(s):
// \mm_interconnect_0|cpu_debug_mem_slave_agent|rf_source_valid~0_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout  & \mm_interconnect_0|cmd_mux_002|WideOr1~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout ),
	.datad(\mm_interconnect_0|cmd_mux_002|WideOr1~combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cpu_debug_mem_slave_agent|rf_source_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent|rf_source_valid~0 .lut_mask = 16'hF000;
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent|rf_source_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N22
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|read~0 (
	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_agent|rf_source_valid~0_combout ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|read~q ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|waitrequest~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|read~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|read~0 .lut_mask = 16'hF404;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|read~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N23
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|read (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|read~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|read .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|read .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N10
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|ir [0]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [35]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|ir [1]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1 .lut_mask = 16'h0004;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N0
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_access~0 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [17]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [34]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_access~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_access~0 .lut_mask = 16'hB8F0;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_access~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N30
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|ir [0]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|ir [1]),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0 .lut_mask = 16'h1100;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N1
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_access~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg[10] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N30
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [34]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [35]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a .lut_mask = 16'h0088;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N20
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[37]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [37]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[37]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y37_N21
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[37] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[37]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[37] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N22
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~12 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [24]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~12 .lut_mask = 16'hFD00;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N23
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[24] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[24] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N6
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_reset_req (
	.dataa(gnd),
	.datab(\rst_controller|r_early_rst~q ),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_reset_req~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_reset_req .lut_mask = 16'hFF33;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_reset_req .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N30
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~2 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~2_combout  = (\cpu|cpu|d_writedata [0] & \mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(\cpu|cpu|d_writedata [0]),
	.datab(gnd),
	.datac(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~2_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~2 .lut_mask = 16'hA0A0;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N31
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_payload~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[0] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y39_N5
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[25] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[25] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N30
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~19 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [25]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~19 .lut_mask = 16'hA8AA;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N31
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[25] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[25] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N16
cycloneive_lcell_comb \cpu|cpu|D_ctrl_mem8~0 (
	.dataa(\cpu|cpu|D_iw [1]),
	.datab(\cpu|cpu|D_iw [2]),
	.datac(\cpu|cpu|D_iw [0]),
	.datad(\cpu|cpu|D_iw [3]),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_mem8~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_mem8~0 .lut_mask = 16'h00E0;
defparam \cpu|cpu|D_ctrl_mem8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y44_N17
dffeas \cpu|cpu|E_ctrl_mem8 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_ctrl_mem8~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|D_iw [4]),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_ctrl_mem8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_ctrl_mem8 .is_wysiwyg = "true";
defparam \cpu|cpu|E_ctrl_mem8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N12
cycloneive_lcell_comb \cpu|cpu|F_pc_plus_one[6]~12 (
	.dataa(gnd),
	.datab(\cpu|cpu|F_pc [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|F_pc_plus_one[5]~11 ),
	.combout(\cpu|cpu|F_pc_plus_one[6]~12_combout ),
	.cout(\cpu|cpu|F_pc_plus_one[6]~13 ));
// synopsys translate_off
defparam \cpu|cpu|F_pc_plus_one[6]~12 .lut_mask = 16'hC30C;
defparam \cpu|cpu|F_pc_plus_one[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y40_N13
dffeas \cpu|cpu|D_pc_plus_one[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_pc_plus_one[6]~12_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_pc_plus_one [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_pc_plus_one[6] .is_wysiwyg = "true";
defparam \cpu|cpu|D_pc_plus_one[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N2
cycloneive_lcell_comb \cpu|cpu|F_pc_plus_one[1]~2 (
	.dataa(\cpu|cpu|F_pc [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|F_pc_plus_one[0]~1 ),
	.combout(\cpu|cpu|F_pc_plus_one[1]~2_combout ),
	.cout(\cpu|cpu|F_pc_plus_one[1]~3 ));
// synopsys translate_off
defparam \cpu|cpu|F_pc_plus_one[1]~2 .lut_mask = 16'h5A5F;
defparam \cpu|cpu|F_pc_plus_one[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N4
cycloneive_lcell_comb \cpu|cpu|F_pc_plus_one[2]~4 (
	.dataa(gnd),
	.datab(\cpu|cpu|F_pc [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|F_pc_plus_one[1]~3 ),
	.combout(\cpu|cpu|F_pc_plus_one[2]~4_combout ),
	.cout(\cpu|cpu|F_pc_plus_one[2]~5 ));
// synopsys translate_off
defparam \cpu|cpu|F_pc_plus_one[2]~4 .lut_mask = 16'hC30C;
defparam \cpu|cpu|F_pc_plus_one[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N6
cycloneive_lcell_comb \cpu|cpu|F_pc_plus_one[3]~6 (
	.dataa(gnd),
	.datab(\cpu|cpu|F_pc [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|F_pc_plus_one[2]~5 ),
	.combout(\cpu|cpu|F_pc_plus_one[3]~6_combout ),
	.cout(\cpu|cpu|F_pc_plus_one[3]~7 ));
// synopsys translate_off
defparam \cpu|cpu|F_pc_plus_one[3]~6 .lut_mask = 16'h3C3F;
defparam \cpu|cpu|F_pc_plus_one[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N4
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_003|src_payload~2 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_payload~2_combout  = (\cpu|cpu|d_writedata [8] & \mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|d_writedata [8]),
	.datad(\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_payload~2_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_payload~2 .lut_mask = 16'hF000;
defparam \mm_interconnect_0|cmd_mux_003|src_payload~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N30
cycloneive_lcell_comb \cpu|cpu|ic_fill_ap_offset_nxt[0]~2 (
	.dataa(gnd),
	.datab(\cpu|cpu|D_pc [0]),
	.datac(\cpu|cpu|ic_fill_ap_offset [0]),
	.datad(\mm_interconnect_0|cpu_instruction_master_limiter|nonposted_cmd_accepted~combout ),
	.cin(gnd),
	.combout(\cpu|cpu|ic_fill_ap_offset_nxt[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|ic_fill_ap_offset_nxt[0]~2 .lut_mask = 16'h0FCC;
defparam \cpu|cpu|ic_fill_ap_offset_nxt[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N8
cycloneive_lcell_comb \cpu|cpu|ic_fill_ap_cnt[3]~0 (
	.dataa(\mm_interconnect_0|cpu_instruction_master_limiter|suppress_change_dest_id~combout ),
	.datab(\cpu|cpu|D_ic_fill_starting~combout ),
	.datac(\mm_interconnect_0|cmd_demux_001|WideOr0~1_combout ),
	.datad(\mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|ic_fill_ap_cnt[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|ic_fill_ap_cnt[3]~0 .lut_mask = 16'hDCCC;
defparam \cpu|cpu|ic_fill_ap_cnt[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N31
dffeas \cpu|cpu|ic_fill_ap_offset[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|ic_fill_ap_offset_nxt[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|ic_fill_ap_cnt[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|ic_fill_ap_offset [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|ic_fill_ap_offset[0] .is_wysiwyg = "true";
defparam \cpu|cpu|ic_fill_ap_offset[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N30
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_003|src_data[38] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_data [38] = (\mm_interconnect_0|cmd_mux_003|saved_grant [1] & ((\cpu|cpu|ic_fill_ap_offset [0]) # ((\mm_interconnect_0|cmd_mux_003|saved_grant [0] & \cpu|cpu|d_address_offset_field [0])))) # 
// (!\mm_interconnect_0|cmd_mux_003|saved_grant [1] & (\mm_interconnect_0|cmd_mux_003|saved_grant [0] & (\cpu|cpu|d_address_offset_field [0])))

	.dataa(\mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datab(\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(\cpu|cpu|d_address_offset_field [0]),
	.datad(\cpu|cpu|ic_fill_ap_offset [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_data [38]),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_data[38] .lut_mask = 16'hEAC0;
defparam \mm_interconnect_0|cmd_mux_003|src_data[38] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N4
cycloneive_lcell_comb \cpu|cpu|ic_fill_ap_offset_nxt[1]~1 (
	.dataa(\cpu|cpu|ic_fill_ap_offset [0]),
	.datab(\cpu|cpu|D_pc [1]),
	.datac(\cpu|cpu|ic_fill_ap_offset [1]),
	.datad(\mm_interconnect_0|cpu_instruction_master_limiter|nonposted_cmd_accepted~combout ),
	.cin(gnd),
	.combout(\cpu|cpu|ic_fill_ap_offset_nxt[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|ic_fill_ap_offset_nxt[1]~1 .lut_mask = 16'h5ACC;
defparam \cpu|cpu|ic_fill_ap_offset_nxt[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N5
dffeas \cpu|cpu|ic_fill_ap_offset[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|ic_fill_ap_offset_nxt[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|ic_fill_ap_cnt[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|ic_fill_ap_offset [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|ic_fill_ap_offset[1] .is_wysiwyg = "true";
defparam \cpu|cpu|ic_fill_ap_offset[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N20
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_003|src_data[39] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_data [39] = (\cpu|cpu|ic_fill_ap_offset [1] & ((\mm_interconnect_0|cmd_mux_003|saved_grant [1]) # ((\cpu|cpu|d_address_offset_field [1] & \mm_interconnect_0|cmd_mux_003|saved_grant [0])))) # (!\cpu|cpu|ic_fill_ap_offset 
// [1] & (\cpu|cpu|d_address_offset_field [1] & (\mm_interconnect_0|cmd_mux_003|saved_grant [0])))

	.dataa(\cpu|cpu|ic_fill_ap_offset [1]),
	.datab(\cpu|cpu|d_address_offset_field [1]),
	.datac(\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(\mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_data [39]),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_data[39] .lut_mask = 16'hEAC0;
defparam \mm_interconnect_0|cmd_mux_003|src_data[39] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N10
cycloneive_lcell_comb \cpu|cpu|Add5~0 (
	.dataa(gnd),
	.datab(\cpu|cpu|ic_fill_ap_offset [1]),
	.datac(\cpu|cpu|ic_fill_ap_offset [0]),
	.datad(\cpu|cpu|ic_fill_ap_offset [2]),
	.cin(gnd),
	.combout(\cpu|cpu|Add5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add5~0 .lut_mask = 16'h3FC0;
defparam \cpu|cpu|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N18
cycloneive_lcell_comb \cpu|cpu|ic_fill_ap_offset_nxt[2]~0 (
	.dataa(\cpu|cpu|Add5~0_combout ),
	.datab(gnd),
	.datac(\cpu|cpu|D_pc [2]),
	.datad(\mm_interconnect_0|cpu_instruction_master_limiter|nonposted_cmd_accepted~combout ),
	.cin(gnd),
	.combout(\cpu|cpu|ic_fill_ap_offset_nxt[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|ic_fill_ap_offset_nxt[2]~0 .lut_mask = 16'hAAF0;
defparam \cpu|cpu|ic_fill_ap_offset_nxt[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N19
dffeas \cpu|cpu|ic_fill_ap_offset[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|ic_fill_ap_offset_nxt[2]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|ic_fill_ap_cnt[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|ic_fill_ap_offset [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|ic_fill_ap_offset[2] .is_wysiwyg = "true";
defparam \cpu|cpu|ic_fill_ap_offset[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N10
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_003|src_data[40] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_data [40] = (\mm_interconnect_0|cmd_mux_003|saved_grant [0] & ((\cpu|cpu|d_address_offset_field [2]) # ((\cpu|cpu|ic_fill_ap_offset [2] & \mm_interconnect_0|cmd_mux_003|saved_grant [1])))) # 
// (!\mm_interconnect_0|cmd_mux_003|saved_grant [0] & (((\cpu|cpu|ic_fill_ap_offset [2] & \mm_interconnect_0|cmd_mux_003|saved_grant [1]))))

	.dataa(\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(\cpu|cpu|d_address_offset_field [2]),
	.datac(\cpu|cpu|ic_fill_ap_offset [2]),
	.datad(\mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_data [40]),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_data[40] .lut_mask = 16'hF888;
defparam \mm_interconnect_0|cmd_mux_003|src_data[40] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N0
cycloneive_lcell_comb \cpu|cpu|M_mem_baddr[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|Add8~44_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|M_mem_baddr[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_mem_baddr[5]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|M_mem_baddr[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N1
dffeas \cpu|cpu|M_mem_baddr[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_mem_baddr[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_mem_baddr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_mem_baddr[5] .is_wysiwyg = "true";
defparam \cpu|cpu|M_mem_baddr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y42_N5
dffeas \cpu|cpu|A_mem_baddr[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_mem_baddr [5]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mem_baddr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mem_baddr[5] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mem_baddr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N14
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_data[39] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_data [39] = (\cpu|cpu|ic_fill_ap_offset [1] & ((\mm_interconnect_0|cmd_mux_002|saved_grant [1]) # ((\mm_interconnect_0|cmd_mux_002|saved_grant [0] & \cpu|cpu|d_address_offset_field [1])))) # (!\cpu|cpu|ic_fill_ap_offset 
// [1] & (\mm_interconnect_0|cmd_mux_002|saved_grant [0] & ((\cpu|cpu|d_address_offset_field [1]))))

	.dataa(\cpu|cpu|ic_fill_ap_offset [1]),
	.datab(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datad(\cpu|cpu|d_address_offset_field [1]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_data [39]),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_data[39] .lut_mask = 16'hECA0;
defparam \mm_interconnect_0|cmd_mux_002|src_data[39] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N15
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_data [39]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address[1] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N14
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[0]~0 (
	.dataa(gnd),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout ),
	.cout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[0]~1 ));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[0]~0 .lut_mask = 16'h33CC;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N16
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[1]~2 (
	.dataa(gnd),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[0]~1 ),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout ),
	.cout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[1]~3 ));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[1]~2 .lut_mask = 16'h3C3F;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N6
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg~6 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [27]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [34]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg~6 .lut_mask = 16'hBF80;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N7
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg[3] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N28
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_addr[1]~1 (
	.dataa(gnd),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address [1]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg [3]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_addr[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_addr[1]~1 .lut_mask = 16'hFC0C;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_addr[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N26
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~16 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [28]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~16 .lut_mask = 16'hF0B0;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N27
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[28] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[28] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N30
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_data[41] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_data [41] = (\mm_interconnect_0|cmd_mux_002|saved_grant [0] & ((\cpu|cpu|d_address_line_field [0]) # ((\cpu|cpu|ic_fill_line [0] & \mm_interconnect_0|cmd_mux_002|saved_grant [1])))) # 
// (!\mm_interconnect_0|cmd_mux_002|saved_grant [0] & (\cpu|cpu|ic_fill_line [0] & (\mm_interconnect_0|cmd_mux_002|saved_grant [1])))

	.dataa(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(\cpu|cpu|ic_fill_line [0]),
	.datac(\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datad(\cpu|cpu|d_address_line_field [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_data [41]),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_data[41] .lut_mask = 16'hEAC0;
defparam \mm_interconnect_0|cmd_mux_002|src_data[41] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N31
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_data [41]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address[3] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N18
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[2]~4 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[1]~3 ),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout ),
	.cout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[2]~5 ));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[2]~4 .lut_mask = 16'hA50A;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N20
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[3]~6 (
	.dataa(gnd),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[2]~5 ),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout ),
	.cout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[3]~7 ));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[3]~6 .lut_mask = 16'h3C3F;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y38_N7
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[29] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[29] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N20
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg~4 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [34]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [29]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg~4 .lut_mask = 16'hEA2A;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N21
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg[5] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N0
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_addr[3]~3 (
	.dataa(gnd),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address [3]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg [5]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_addr[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_addr[3]~3 .lut_mask = 16'hFC30;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_addr[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y42_N17
dffeas \cpu|cpu|M_mem_baddr[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|Add8~46_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_mem_baddr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_mem_baddr[6] .is_wysiwyg = "true";
defparam \cpu|cpu|M_mem_baddr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N18
cycloneive_lcell_comb \cpu|cpu|A_mem_baddr[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|M_mem_baddr [6]),
	.cin(gnd),
	.combout(\cpu|cpu|A_mem_baddr[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_mem_baddr[6]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|A_mem_baddr[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y42_N19
dffeas \cpu|cpu|A_mem_baddr[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_mem_baddr[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mem_baddr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mem_baddr[6] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mem_baddr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N0
cycloneive_lcell_comb \cpu|cpu|d_address_line_field[1]~4 (
	.dataa(\cpu|cpu|d_address_tag_field_nxt~0_combout ),
	.datab(\cpu|cpu|A_mem_baddr [6]),
	.datac(gnd),
	.datad(\cpu|cpu|M_mem_baddr [6]),
	.cin(gnd),
	.combout(\cpu|cpu|d_address_line_field[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_address_line_field[1]~4 .lut_mask = 16'hDD88;
defparam \cpu|cpu|d_address_line_field[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N26
cycloneive_lcell_comb \cpu|cpu|A_dc_wb_line[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|A_mem_baddr [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_wb_line[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_wb_line[1]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|cpu|A_dc_wb_line[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N12
cycloneive_lcell_comb \cpu|cpu|A_dc_xfer_rd_data_starting~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|A_dc_xfer_rd_addr_starting~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_xfer_rd_data_starting~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_rd_data_starting~feeder .lut_mask = 16'hF0F0;
defparam \cpu|cpu|A_dc_xfer_rd_data_starting~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N13
dffeas \cpu|cpu|A_dc_xfer_rd_data_starting (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_xfer_rd_data_starting~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_xfer_rd_data_starting~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_rd_data_starting .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_xfer_rd_data_starting .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y36_N27
dffeas \cpu|cpu|A_dc_wb_line[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_wb_line[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|A_dc_xfer_rd_data_starting~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_wb_line [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_wb_line[1] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_wb_line[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N20
cycloneive_lcell_comb \cpu|cpu|A_dc_xfer_wr_starting~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|A_dc_xfer_rd_data_starting~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_xfer_wr_starting~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_wr_starting~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|A_dc_xfer_wr_starting~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y38_N21
dffeas \cpu|cpu|A_dc_xfer_wr_starting (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_xfer_wr_starting~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_xfer_wr_starting~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_wr_starting .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_xfer_wr_starting .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N0
cycloneive_lcell_comb \cpu|cpu|A_dc_wb_rd_addr_starting~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|A_dc_xfer_wr_starting~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_wb_rd_addr_starting~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_wb_rd_addr_starting~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|A_dc_wb_rd_addr_starting~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y38_N1
dffeas \cpu|cpu|A_dc_wb_rd_addr_starting (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_wb_rd_addr_starting~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_wb_rd_addr_starting~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_wb_rd_addr_starting .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_wb_rd_addr_starting .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y36_N1
dffeas \cpu|cpu|A_dc_wb_rd_data_starting (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|A_dc_wb_rd_addr_starting~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_wb_rd_data_starting~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_wb_rd_data_starting .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_wb_rd_data_starting .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N24
cycloneive_lcell_comb \cpu|cpu|A_dc_wb_rd_data_first_nxt~0 (
	.dataa(gnd),
	.datab(\cpu|cpu|d_read~q ),
	.datac(\cpu|cpu|A_dc_wb_rd_data_first~q ),
	.datad(\cpu|cpu|A_dc_wb_rd_data_starting~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_wb_rd_data_first_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_wb_rd_data_first_nxt~0 .lut_mask = 16'hCFC0;
defparam \cpu|cpu|A_dc_wb_rd_data_first_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N25
dffeas \cpu|cpu|A_dc_wb_rd_data_first (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_wb_rd_data_first_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_wb_rd_data_first~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_wb_rd_data_first .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_wb_rd_data_first .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N24
cycloneive_lcell_comb \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~2 (
// Equation(s):
// \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~2_combout  = (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~3_combout ) # ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used 
// [0] & ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]) # (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]))))

	.dataa(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~3_combout ),
	.datab(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.datac(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [0]),
	.datad(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~2 .lut_mask = 16'hEAFA;
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N25
dffeas \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N20
cycloneive_lcell_comb \mm_interconnect_0|cpu_data_master_limiter|cmd_src_valid[0]~1 (
// Equation(s):
// \mm_interconnect_0|cpu_data_master_limiter|cmd_src_valid[0]~1_combout  = (\cpu|cpu|d_write~q ) # ((\mm_interconnect_0|cpu_data_master_limiter|last_channel [0]) # (!\mm_interconnect_0|cpu_data_master_limiter|has_pending_responses~q ))

	.dataa(\cpu|cpu|d_write~q ),
	.datab(\mm_interconnect_0|cpu_data_master_limiter|has_pending_responses~q ),
	.datac(\mm_interconnect_0|cpu_data_master_limiter|last_channel [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mm_interconnect_0|cpu_data_master_limiter|cmd_src_valid[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cpu_data_master_limiter|cmd_src_valid[0]~1 .lut_mask = 16'hFBFB;
defparam \mm_interconnect_0|cpu_data_master_limiter|cmd_src_valid[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N0
cycloneive_lcell_comb \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~2 (
// Equation(s):
// \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~2_combout  = (\cpu|cpu|clr_break_line~q  & (\mm_interconnect_0|cpu_data_master_limiter|cmd_src_valid[0]~1_combout  & (\mm_interconnect_0|router|Equal4~0_combout  & 
// \cpu|cpu|d_read~q )))

	.dataa(\cpu|cpu|clr_break_line~q ),
	.datab(\mm_interconnect_0|cpu_data_master_limiter|cmd_src_valid[0]~1_combout ),
	.datac(\mm_interconnect_0|router|Equal4~0_combout ),
	.datad(\cpu|cpu|d_read~q ),
	.cin(gnd),
	.combout(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~2 .lut_mask = 16'h8000;
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N10
cycloneive_lcell_comb \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout  = (\jtag_uart|av_waitrequest~q  & (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~2_combout  & 
// (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [0])))

	.dataa(\jtag_uart|av_waitrequest~q ),
	.datab(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~2_combout ),
	.datac(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'h0800;
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N16
cycloneive_lcell_comb \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1_combout  = (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout ) # ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1] & 
// ((!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [0]) # (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]))))

	.dataa(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [0]),
	.datac(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.datad(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'hFF70;
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N17
dffeas \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N26
cycloneive_lcell_comb \mm_interconnect_0|cmd_demux|sink_ready~0 (
// Equation(s):
// \mm_interconnect_0|cmd_demux|sink_ready~0_combout  = (\jtag_uart|av_waitrequest~q  & !\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\jtag_uart|av_waitrequest~q ),
	.datad(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_demux|sink_ready~0 .lut_mask = 16'h00F0;
defparam \mm_interconnect_0|cmd_demux|sink_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N30
cycloneive_lcell_comb \mm_interconnect_0|cmd_demux|sink_ready~1 (
// Equation(s):
// \mm_interconnect_0|cmd_demux|sink_ready~1_combout  = (!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1] & (!\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|waitrequest~q  & \mm_interconnect_0|cmd_mux_002|saved_grant 
// [0]))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|waitrequest~q ),
	.datac(gnd),
	.datad(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_demux|sink_ready~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_demux|sink_ready~1 .lut_mask = 16'h1100;
defparam \mm_interconnect_0|cmd_demux|sink_ready~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N28
cycloneive_lcell_comb \mm_interconnect_0|cmd_demux|WideOr0~6 (
// Equation(s):
// \mm_interconnect_0|cmd_demux|WideOr0~6_combout  = (\mm_interconnect_0|cmd_demux|sink_ready~0_combout  & ((\mm_interconnect_0|router|Equal4~0_combout ) # ((\mm_interconnect_0|router|Equal1~1_combout  & \mm_interconnect_0|cmd_demux|sink_ready~1_combout )))) 
// # (!\mm_interconnect_0|cmd_demux|sink_ready~0_combout  & (\mm_interconnect_0|router|Equal1~1_combout  & (\mm_interconnect_0|cmd_demux|sink_ready~1_combout )))

	.dataa(\mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.datab(\mm_interconnect_0|router|Equal1~1_combout ),
	.datac(\mm_interconnect_0|cmd_demux|sink_ready~1_combout ),
	.datad(\mm_interconnect_0|router|Equal4~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_demux|WideOr0~6_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_demux|WideOr0~6 .lut_mask = 16'hEAC0;
defparam \mm_interconnect_0|cmd_demux|WideOr0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N9
dffeas \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[1][75] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[1][75]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[1][75] .is_wysiwyg = "true";
defparam \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[1][75] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N8
cycloneive_lcell_comb \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem~1 (
// Equation(s):
// \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem~1_combout  = (\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used [1] & (\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[1][75]~q )) # (!\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used 
// [1] & ((\mm_interconnect_0|cmd_mux_003|saved_grant [1])))

	.dataa(\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[1][75]~q ),
	.datad(\mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem~1 .lut_mask = 16'hF5A0;
defparam \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N13
dffeas \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[0][75] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem~1_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[0][75]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[0][75] .is_wysiwyg = "true";
defparam \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[0][75] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N27
dffeas \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[1][57] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[1][57]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[1][57] .is_wysiwyg = "true";
defparam \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[1][57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N26
cycloneive_lcell_comb \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem~2 (
// Equation(s):
// \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem~2_combout  = (\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used [1] & (\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[1][57]~q )) # (!\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used 
// [1] & ((\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem~0_combout )))

	.dataa(\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[1][57]~q ),
	.datad(\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem~2_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem~2 .lut_mask = 16'hF5A0;
defparam \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N31
dffeas \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[0][57] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem~2_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[0][57]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[0][57] .is_wysiwyg = "true";
defparam \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[0][57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N12
cycloneive_lcell_comb \mm_interconnect_0|rsp_demux_003|src0_valid~0 (
// Equation(s):
// \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  = (\mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg [0] & ((!\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[0][57]~q ) # 
// (!\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[0][75]~q )))

	.dataa(\mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[0][75]~q ),
	.datad(\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[0][57]~q ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_demux_003|src0_valid~0 .lut_mask = 16'h0AAA;
defparam \mm_interconnect_0|rsp_demux_003|src0_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N8
cycloneive_lcell_comb \mm_interconnect_0|router|Equal2~3 (
// Equation(s):
// \mm_interconnect_0|router|Equal2~3_combout  = (!\cpu|cpu|d_address_offset_field [2] & \mm_interconnect_0|router|Equal2~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|d_address_offset_field [2]),
	.datad(\mm_interconnect_0|router|Equal2~2_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|router|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|router|Equal2~3 .lut_mask = 16'h0F00;
defparam \mm_interconnect_0|router|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N16
cycloneive_lcell_comb \jtag_uart|always2~0 (
// Equation(s):
// \jtag_uart|always2~0_combout  = (\cpu|cpu|clr_break_line~q  & \cpu|cpu|d_write~q )

	.dataa(\cpu|cpu|clr_break_line~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|d_write~q ),
	.cin(gnd),
	.combout(\jtag_uart|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|always2~0 .lut_mask = 16'hAA00;
defparam \jtag_uart|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N6
cycloneive_lcell_comb \mm_interconnect_0|cpu_data_master_limiter|save_dest_id~2 (
// Equation(s):
// \mm_interconnect_0|cpu_data_master_limiter|save_dest_id~2_combout  = (\cpu|cpu|clr_break_line~q  & (!\cpu|cpu|d_write~q  & (\cpu|cpu|d_read~q  & !\mm_interconnect_0|cpu_data_master_limiter|suppress_change_dest_id~2_combout )))

	.dataa(\cpu|cpu|clr_break_line~q ),
	.datab(\cpu|cpu|d_write~q ),
	.datac(\cpu|cpu|d_read~q ),
	.datad(\mm_interconnect_0|cpu_data_master_limiter|suppress_change_dest_id~2_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cpu_data_master_limiter|save_dest_id~2_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cpu_data_master_limiter|save_dest_id~2 .lut_mask = 16'h0020;
defparam \mm_interconnect_0|cpu_data_master_limiter|save_dest_id~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N31
dffeas \mm_interconnect_0|cpu_data_master_limiter|last_channel[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|router|Equal2~3_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm_interconnect_0|cpu_data_master_limiter|save_dest_id~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_data_master_limiter|last_channel [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_data_master_limiter|last_channel[4] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_data_master_limiter|last_channel[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N12
cycloneive_lcell_comb \mm_interconnect_0|cpu_data_master_limiter|cmd_src_valid[4]~0 (
// Equation(s):
// \mm_interconnect_0|cpu_data_master_limiter|cmd_src_valid[4]~0_combout  = ((\cpu|cpu|d_write~q ) # (\mm_interconnect_0|cpu_data_master_limiter|last_channel [4])) # (!\mm_interconnect_0|cpu_data_master_limiter|has_pending_responses~q )

	.dataa(\mm_interconnect_0|cpu_data_master_limiter|has_pending_responses~q ),
	.datab(gnd),
	.datac(\cpu|cpu|d_write~q ),
	.datad(\mm_interconnect_0|cpu_data_master_limiter|last_channel [4]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cpu_data_master_limiter|cmd_src_valid[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cpu_data_master_limiter|cmd_src_valid[4]~0 .lut_mask = 16'hFFF5;
defparam \mm_interconnect_0|cpu_data_master_limiter|cmd_src_valid[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N24
cycloneive_lcell_comb \jtag_uart|av_waitrequest~1 (
// Equation(s):
// \jtag_uart|av_waitrequest~1_combout  = (\cpu|cpu|clr_break_line~q  & ((\cpu|cpu|d_write~q ) # (\cpu|cpu|d_read~q )))

	.dataa(\cpu|cpu|d_write~q ),
	.datab(gnd),
	.datac(\cpu|cpu|clr_break_line~q ),
	.datad(\cpu|cpu|d_read~q ),
	.cin(gnd),
	.combout(\jtag_uart|av_waitrequest~1_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|av_waitrequest~1 .lut_mask = 16'hF0A0;
defparam \jtag_uart|av_waitrequest~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N26
cycloneive_lcell_comb \mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem_used[0]~1_combout  = (\mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem_used [1] & (((\mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem_used [0])))) # (!\mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem_used 
// [1] & ((\mm_interconnect_0|pio_led_s1_translator|read_latency_shift_reg~1_combout ) # ((!\mm_interconnect_0|pio_led_s1_translator|read_latency_shift_reg [0] & \mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem_used [0]))))

	.dataa(\mm_interconnect_0|pio_led_s1_translator|read_latency_shift_reg~1_combout ),
	.datab(\mm_interconnect_0|pio_led_s1_translator|read_latency_shift_reg [0]),
	.datac(\mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem_used [0]),
	.datad(\mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 16'hF0BA;
defparam \mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem_used[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N27
dffeas \mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N16
cycloneive_lcell_comb \mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem_used[1]~0_combout  = (\mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem_used [0] & (!\mm_interconnect_0|pio_led_s1_translator|read_latency_shift_reg [0] & 
// ((\mm_interconnect_0|pio_led_s1_translator|read_latency_shift_reg~1_combout ) # (\mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem_used [1])))) # (!\mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem_used [0] & 
// (((\mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem_used [1]))))

	.dataa(\mm_interconnect_0|pio_led_s1_translator|read_latency_shift_reg~1_combout ),
	.datab(\mm_interconnect_0|pio_led_s1_translator|read_latency_shift_reg [0]),
	.datac(\mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'h32F0;
defparam \mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N17
dffeas \mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N6
cycloneive_lcell_comb \mm_interconnect_0|pio_led_s1_translator|wait_latency_counter[1]~0 (
// Equation(s):
// \mm_interconnect_0|pio_led_s1_translator|wait_latency_counter[1]~0_combout  = (\mm_interconnect_0|cpu_data_master_limiter|cmd_src_valid[4]~0_combout  & (\jtag_uart|av_waitrequest~1_combout  & (\mm_interconnect_0|router|Equal2~3_combout  & 
// !\mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem_used [1])))

	.dataa(\mm_interconnect_0|cpu_data_master_limiter|cmd_src_valid[4]~0_combout ),
	.datab(\jtag_uart|av_waitrequest~1_combout ),
	.datac(\mm_interconnect_0|router|Equal2~3_combout ),
	.datad(\mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\mm_interconnect_0|pio_led_s1_translator|wait_latency_counter[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|pio_led_s1_translator|wait_latency_counter[1]~0 .lut_mask = 16'h0080;
defparam \mm_interconnect_0|pio_led_s1_translator|wait_latency_counter[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N20
cycloneive_lcell_comb \mm_interconnect_0|pio_led_s1_translator|wait_latency_counter~2 (
// Equation(s):
// \mm_interconnect_0|pio_led_s1_translator|wait_latency_counter~2_combout  = (!\mm_interconnect_0|pio_led_s1_translator|wait_latency_counter [0] & (\mm_interconnect_0|pio_led_s1_translator|wait_latency_counter[1]~0_combout  & 
// ((\mm_interconnect_0|pio_led_s1_translator|wait_latency_counter [1]) # (!\mm_interconnect_0|pio_led_s1_translator|av_waitrequest_generated~0_combout ))))

	.dataa(\mm_interconnect_0|pio_led_s1_translator|av_waitrequest_generated~0_combout ),
	.datab(\mm_interconnect_0|pio_led_s1_translator|wait_latency_counter [1]),
	.datac(\mm_interconnect_0|pio_led_s1_translator|wait_latency_counter [0]),
	.datad(\mm_interconnect_0|pio_led_s1_translator|wait_latency_counter[1]~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|pio_led_s1_translator|wait_latency_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|pio_led_s1_translator|wait_latency_counter~2 .lut_mask = 16'h0D00;
defparam \mm_interconnect_0|pio_led_s1_translator|wait_latency_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N21
dffeas \mm_interconnect_0|pio_led_s1_translator|wait_latency_counter[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|pio_led_s1_translator|wait_latency_counter~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|pio_led_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|pio_led_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|pio_led_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N10
cycloneive_lcell_comb \mm_interconnect_0|pio_led_s1_translator|av_waitrequest_generated~0 (
// Equation(s):
// \mm_interconnect_0|pio_led_s1_translator|av_waitrequest_generated~0_combout  = \mm_interconnect_0|pio_led_s1_translator|wait_latency_counter [0] $ (((\mm_interconnect_0|router|Equal2~3_combout  & (\jtag_uart|always2~0_combout  & 
// !\mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem_used [1]))))

	.dataa(\mm_interconnect_0|router|Equal2~3_combout ),
	.datab(\jtag_uart|always2~0_combout ),
	.datac(\mm_interconnect_0|pio_led_s1_translator|wait_latency_counter [0]),
	.datad(\mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\mm_interconnect_0|pio_led_s1_translator|av_waitrequest_generated~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|pio_led_s1_translator|av_waitrequest_generated~0 .lut_mask = 16'hF078;
defparam \mm_interconnect_0|pio_led_s1_translator|av_waitrequest_generated~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N2
cycloneive_lcell_comb \mm_interconnect_0|pio_led_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \mm_interconnect_0|pio_led_s1_translator|wait_latency_counter~1_combout  = (\mm_interconnect_0|pio_led_s1_translator|wait_latency_counter[1]~0_combout  & ((\mm_interconnect_0|pio_led_s1_translator|wait_latency_counter [0] & 
// (!\mm_interconnect_0|pio_led_s1_translator|av_waitrequest_generated~0_combout  & !\mm_interconnect_0|pio_led_s1_translator|wait_latency_counter [1])) # (!\mm_interconnect_0|pio_led_s1_translator|wait_latency_counter [0] & 
// ((\mm_interconnect_0|pio_led_s1_translator|wait_latency_counter [1])))))

	.dataa(\mm_interconnect_0|pio_led_s1_translator|av_waitrequest_generated~0_combout ),
	.datab(\mm_interconnect_0|pio_led_s1_translator|wait_latency_counter [0]),
	.datac(\mm_interconnect_0|pio_led_s1_translator|wait_latency_counter [1]),
	.datad(\mm_interconnect_0|pio_led_s1_translator|wait_latency_counter[1]~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|pio_led_s1_translator|wait_latency_counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|pio_led_s1_translator|wait_latency_counter~1 .lut_mask = 16'h3400;
defparam \mm_interconnect_0|pio_led_s1_translator|wait_latency_counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N3
dffeas \mm_interconnect_0|pio_led_s1_translator|wait_latency_counter[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|pio_led_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|pio_led_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|pio_led_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|pio_led_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N30
cycloneive_lcell_comb \mm_interconnect_0|pio_led_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \mm_interconnect_0|pio_led_s1_translator|read_latency_shift_reg~0_combout  = (\cpu|cpu|clr_break_line~q  & (\cpu|cpu|d_read~q  & ((\mm_interconnect_0|cpu_data_master_limiter|last_channel [4]) # 
// (!\mm_interconnect_0|cpu_data_master_limiter|suppress_change_dest_id~0_combout ))))

	.dataa(\cpu|cpu|clr_break_line~q ),
	.datab(\cpu|cpu|d_read~q ),
	.datac(\mm_interconnect_0|cpu_data_master_limiter|last_channel [4]),
	.datad(\mm_interconnect_0|cpu_data_master_limiter|suppress_change_dest_id~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|pio_led_s1_translator|read_latency_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|pio_led_s1_translator|read_latency_shift_reg~0 .lut_mask = 16'h8088;
defparam \mm_interconnect_0|pio_led_s1_translator|read_latency_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N24
cycloneive_lcell_comb \mm_interconnect_0|pio_led_s1_translator|read_latency_shift_reg~1 (
// Equation(s):
// \mm_interconnect_0|pio_led_s1_translator|read_latency_shift_reg~1_combout  = (\mm_interconnect_0|router|Equal2~3_combout  & (!\mm_interconnect_0|pio_led_s1_translator|wait_latency_counter [1] & 
// (\mm_interconnect_0|pio_led_s1_translator|read_latency_shift_reg~0_combout  & \mm_interconnect_0|pio_led_s1_translator|av_waitrequest_generated~0_combout )))

	.dataa(\mm_interconnect_0|router|Equal2~3_combout ),
	.datab(\mm_interconnect_0|pio_led_s1_translator|wait_latency_counter [1]),
	.datac(\mm_interconnect_0|pio_led_s1_translator|read_latency_shift_reg~0_combout ),
	.datad(\mm_interconnect_0|pio_led_s1_translator|av_waitrequest_generated~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|pio_led_s1_translator|read_latency_shift_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|pio_led_s1_translator|read_latency_shift_reg~1 .lut_mask = 16'h2000;
defparam \mm_interconnect_0|pio_led_s1_translator|read_latency_shift_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N20
cycloneive_lcell_comb \mm_interconnect_0|pio_led_s1_translator|read_latency_shift_reg~2 (
// Equation(s):
// \mm_interconnect_0|pio_led_s1_translator|read_latency_shift_reg~2_combout  = (\mm_interconnect_0|pio_led_s1_translator|read_latency_shift_reg~1_combout  & !\mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem_used [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mm_interconnect_0|pio_led_s1_translator|read_latency_shift_reg~1_combout ),
	.datad(\mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\mm_interconnect_0|pio_led_s1_translator|read_latency_shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|pio_led_s1_translator|read_latency_shift_reg~2 .lut_mask = 16'h00F0;
defparam \mm_interconnect_0|pio_led_s1_translator|read_latency_shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N21
dffeas \mm_interconnect_0|pio_led_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|pio_led_s1_translator|read_latency_shift_reg~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|pio_led_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|pio_led_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|pio_led_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N24
cycloneive_lcell_comb \mm_interconnect_0|sysid_control_slave_agent|m0_write~0 (
// Equation(s):
// \mm_interconnect_0|sysid_control_slave_agent|m0_write~0_combout  = (\cpu|cpu|clr_break_line~q  & (!\mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1] & \mm_interconnect_0|router|always1~0_combout ))

	.dataa(gnd),
	.datab(\cpu|cpu|clr_break_line~q ),
	.datac(\mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1]),
	.datad(\mm_interconnect_0|router|always1~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|sysid_control_slave_agent|m0_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|sysid_control_slave_agent|m0_write~0 .lut_mask = 16'h0C00;
defparam \mm_interconnect_0|sysid_control_slave_agent|m0_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N10
cycloneive_lcell_comb \mm_interconnect_0|sysid_control_slave_agent|m0_write (
// Equation(s):
// \mm_interconnect_0|sysid_control_slave_agent|m0_write~combout  = (\cpu|cpu|d_write~q  & (\cpu|cpu|clr_break_line~q  & (!\mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1] & \mm_interconnect_0|router|always1~0_combout )))

	.dataa(\cpu|cpu|d_write~q ),
	.datab(\cpu|cpu|clr_break_line~q ),
	.datac(\mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1]),
	.datad(\mm_interconnect_0|router|always1~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|sysid_control_slave_agent|m0_write~combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|sysid_control_slave_agent|m0_write .lut_mask = 16'h0800;
defparam \mm_interconnect_0|sysid_control_slave_agent|m0_write .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N6
cycloneive_lcell_comb \mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0]~0 (
// Equation(s):
// \mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0]~0_combout  = (\mm_interconnect_0|sysid_control_slave_agent|m0_write~0_combout  & (!\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg~0_combout  & 
// ((\mm_interconnect_0|cpu_data_master_limiter|last_channel [1]) # (!\mm_interconnect_0|cpu_data_master_limiter|suppress_change_dest_id~0_combout ))))

	.dataa(\mm_interconnect_0|cpu_data_master_limiter|last_channel [1]),
	.datab(\mm_interconnect_0|sysid_control_slave_agent|m0_write~0_combout ),
	.datac(\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg~0_combout ),
	.datad(\mm_interconnect_0|cpu_data_master_limiter|suppress_change_dest_id~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0]~0 .lut_mask = 16'h080C;
defparam \mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N8
cycloneive_lcell_comb \mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~2 (
// Equation(s):
// \mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~2_combout  = (!\mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [0] & \mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [0]),
	.datad(\mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0]~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~2 .lut_mask = 16'h0F00;
defparam \mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N9
dffeas \mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N20
cycloneive_lcell_comb \mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~1 (
// Equation(s):
// \mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~1_combout  = (\mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0]~0_combout  & (\mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [0] $ 
// (\mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [1])))

	.dataa(gnd),
	.datab(\mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [0]),
	.datac(\mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [1]),
	.datad(\mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0]~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~1 .lut_mask = 16'h3C00;
defparam \mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N21
dffeas \mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N4
cycloneive_lcell_comb \mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg~0 (
// Equation(s):
// \mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg~0_combout  = (!\mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [1] & (\mm_interconnect_0|sysid_control_slave_agent|m0_write~combout  $ 
// (\mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [0])))

	.dataa(\mm_interconnect_0|sysid_control_slave_agent|m0_write~combout ),
	.datab(gnd),
	.datac(\mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [0]),
	.datad(\mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [1]),
	.cin(gnd),
	.combout(\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg~0 .lut_mask = 16'h005A;
defparam \mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N14
cycloneive_lcell_comb \mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg~1 (
// Equation(s):
// \mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg~1_combout  = (\mm_interconnect_0|sysid_control_slave_agent|m0_write~0_combout  & (\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg~0_combout  & 
// ((\mm_interconnect_0|cpu_data_master_limiter|last_channel [1]) # (!\mm_interconnect_0|cpu_data_master_limiter|suppress_change_dest_id~0_combout ))))

	.dataa(\mm_interconnect_0|cpu_data_master_limiter|last_channel [1]),
	.datab(\mm_interconnect_0|sysid_control_slave_agent|m0_write~0_combout ),
	.datac(\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg~0_combout ),
	.datad(\mm_interconnect_0|cpu_data_master_limiter|suppress_change_dest_id~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg~1 .lut_mask = 16'h80C0;
defparam \mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N15
dffeas \mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N6
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|WideOr1~0 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|WideOr1~0_combout  = (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # ((\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// ((!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ) # (!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ))))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|WideOr1~0 .lut_mask = 16'hF4FC;
defparam \mm_interconnect_0|rsp_mux|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N18
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|WideOr1~1 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|WideOr1~1_combout  = (\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ) # ((\mm_interconnect_0|pio_led_s1_translator|read_latency_shift_reg [0]) # ((\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg 
// [0]) # (\mm_interconnect_0|rsp_mux|WideOr1~0_combout )))

	.dataa(\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(\mm_interconnect_0|pio_led_s1_translator|read_latency_shift_reg [0]),
	.datac(\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datad(\mm_interconnect_0|rsp_mux|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|WideOr1~1 .lut_mask = 16'hFFFE;
defparam \mm_interconnect_0|rsp_mux|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N19
dffeas \cpu|cpu|d_readdatavalid_d1 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_mux|WideOr1~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_readdatavalid_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_readdatavalid_d1 .is_wysiwyg = "true";
defparam \cpu|cpu|d_readdatavalid_d1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N30
cycloneive_lcell_comb \cpu|cpu|E_ctrl_dc_index_nowb_inv~0 (
	.dataa(\cpu|cpu|E_iw [3]),
	.datab(\cpu|cpu|E_iw [0]),
	.datac(\cpu|cpu|E_iw [5]),
	.datad(\cpu|cpu|Equal249~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_ctrl_dc_index_nowb_inv~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_ctrl_dc_index_nowb_inv~0 .lut_mask = 16'h4000;
defparam \cpu|cpu|E_ctrl_dc_index_nowb_inv~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N31
dffeas \cpu|cpu|M_ctrl_dc_index_nowb_inv (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_ctrl_dc_index_nowb_inv~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_ctrl_dc_index_nowb_inv~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_ctrl_dc_index_nowb_inv .is_wysiwyg = "true";
defparam \cpu|cpu|M_ctrl_dc_index_nowb_inv .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y39_N25
dffeas \cpu|cpu|A_ctrl_dc_index_nowb_inv (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_ctrl_dc_index_nowb_inv~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_ctrl_dc_index_nowb_inv~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_ctrl_dc_index_nowb_inv .is_wysiwyg = "true";
defparam \cpu|cpu|A_ctrl_dc_index_nowb_inv .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N24
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_en~0 (
	.dataa(\cpu|cpu|A_valid_from_M~q ),
	.datab(\cpu|cpu|A_dc_valid_st_cache_hit~0_combout ),
	.datac(\cpu|cpu|A_ctrl_dc_index_nowb_inv~q ),
	.datad(\cpu|cpu|A_dc_fill_active~q ),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_en~0 .lut_mask = 16'hA0EC;
defparam \cpu|cpu|dc_data_wr_port_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N18
cycloneive_lcell_comb \cpu|cpu|A_en_d1~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|A_mem_stall~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_en_d1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_en_d1~0 .lut_mask = 16'h00FF;
defparam \cpu|cpu|A_en_d1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y39_N19
dffeas \cpu|cpu|A_en_d1 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_en_d1~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_en_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_en_d1 .is_wysiwyg = "true";
defparam \cpu|cpu|A_en_d1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N10
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_en~1 (
	.dataa(\cpu|cpu|d_readdatavalid_d1~q ),
	.datab(\cpu|cpu|dc_data_wr_port_en~0_combout ),
	.datac(\cpu|cpu|A_en_d1~q ),
	.datad(\cpu|cpu|A_dc_fill_active~q ),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_en~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_en~1 .lut_mask = 16'hEAC0;
defparam \cpu|cpu|dc_data_wr_port_en~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N26
cycloneive_lcell_comb \cpu|cpu|M_dc_st_data[8]~10 (
	.dataa(gnd),
	.datab(\cpu|cpu|M_st_data [8]),
	.datac(\cpu|cpu|M_ctrl_dc_index_nowb_inv~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|M_dc_st_data[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_dc_st_data[8]~10 .lut_mask = 16'h0C0C;
defparam \cpu|cpu|M_dc_st_data[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N27
dffeas \cpu|cpu|A_dc_st_data[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_dc_st_data[8]~10_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_st_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_st_data[8] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_st_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N28
cycloneive_lcell_comb \mm_interconnect_0|rsp_demux_002|src0_valid~0 (
// Equation(s):
// \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & ((!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ) # 
// (!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q )))

	.dataa(gnd),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_demux_002|src0_valid~0 .lut_mask = 16'h0CCC;
defparam \mm_interconnect_0|rsp_demux_002|src0_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N14
cycloneive_lcell_comb \cpu|cpu|D_ctrl_shift_rot~3 (
	.dataa(\cpu|cpu|D_iw [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|D_iw [12]),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_shift_rot~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_shift_rot~3 .lut_mask = 16'hAAFF;
defparam \cpu|cpu|D_ctrl_shift_rot~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N0
cycloneive_lcell_comb \cpu|cpu|D_ctrl_shift_rot_right~2 (
	.dataa(\cpu|cpu|D_iw [13]),
	.datab(gnd),
	.datac(\cpu|cpu|D_iw [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_shift_rot_right~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_shift_rot_right~2 .lut_mask = 16'h5050;
defparam \cpu|cpu|D_ctrl_shift_rot_right~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N22
cycloneive_lcell_comb \cpu|cpu|D_ctrl_shift_rot~2 (
	.dataa(\cpu|cpu|D_iw [14]),
	.datab(\cpu|cpu|D_ctrl_shift_rot~3_combout ),
	.datac(\cpu|cpu|Equal95~1_combout ),
	.datad(\cpu|cpu|D_ctrl_shift_rot_right~2_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_shift_rot~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_shift_rot~2 .lut_mask = 16'h7020;
defparam \cpu|cpu|D_ctrl_shift_rot~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y44_N23
dffeas \cpu|cpu|E_ctrl_shift_rot (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_ctrl_shift_rot~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_ctrl_shift_rot~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_ctrl_shift_rot .is_wysiwyg = "true";
defparam \cpu|cpu|E_ctrl_shift_rot .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y44_N15
dffeas \cpu|cpu|M_ctrl_shift_rot (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|E_ctrl_shift_rot~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_ctrl_shift_rot~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_ctrl_shift_rot .is_wysiwyg = "true";
defparam \cpu|cpu|M_ctrl_shift_rot .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y43_N25
dffeas \cpu|cpu|A_ctrl_shift_rot (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_ctrl_shift_rot~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_ctrl_shift_rot~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_ctrl_shift_rot .is_wysiwyg = "true";
defparam \cpu|cpu|A_ctrl_shift_rot .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N12
cycloneive_lcell_comb \cpu|cpu|D_ctrl_shift_right_arith~0 (
	.dataa(\cpu|cpu|D_ctrl_shift_rot_right~2_combout ),
	.datab(\cpu|cpu|D_iw [15]),
	.datac(\cpu|cpu|D_op_cmpge~0_combout ),
	.datad(\cpu|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_shift_right_arith~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_shift_right_arith~0 .lut_mask = 16'h8000;
defparam \cpu|cpu|D_ctrl_shift_right_arith~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y44_N13
dffeas \cpu|cpu|E_ctrl_shift_right_arith (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_ctrl_shift_right_arith~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_ctrl_shift_right_arith~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_ctrl_shift_right_arith .is_wysiwyg = "true";
defparam \cpu|cpu|E_ctrl_shift_right_arith .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N28
cycloneive_lcell_comb \cpu|cpu|E_rot_fill_bit~0 (
	.dataa(gnd),
	.datab(\cpu|cpu|E_src1[31]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(\cpu|cpu|E_ctrl_shift_right_arith~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_rot_fill_bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_rot_fill_bit~0 .lut_mask = 16'hCC00;
defparam \cpu|cpu|E_rot_fill_bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N29
dffeas \cpu|cpu|M_rot_fill_bit (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_rot_fill_bit~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_rot_fill_bit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_rot_fill_bit .is_wysiwyg = "true";
defparam \cpu|cpu|M_rot_fill_bit .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y43_N23
dffeas \cpu|cpu|M_alu_result[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_alu_result [3]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_alu_result [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_alu_result[3] .is_wysiwyg = "true";
defparam \cpu|cpu|M_alu_result[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N28
cycloneive_lcell_comb \cpu|cpu|D_ctrl_shift_rot_right~3 (
	.dataa(\cpu|cpu|D_iw [12]),
	.datab(\cpu|cpu|D_iw [13]),
	.datac(gnd),
	.datad(\cpu|cpu|D_op_cmpge~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_shift_rot_right~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_shift_rot_right~3 .lut_mask = 16'h2200;
defparam \cpu|cpu|D_ctrl_shift_rot_right~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y44_N29
dffeas \cpu|cpu|E_ctrl_shift_rot_right (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_ctrl_shift_rot_right~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_ctrl_shift_rot_right~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_ctrl_shift_rot_right .is_wysiwyg = "true";
defparam \cpu|cpu|E_ctrl_shift_rot_right .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N30
cycloneive_lcell_comb \cpu|cpu|Equal314~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|Equal314~0_combout ),
	.datad(\cpu|cpu|D_iw [22]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal314~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal314~1 .lut_mask = 16'h00F0;
defparam \cpu|cpu|Equal314~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N12
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[10]~128 (
	.dataa(\cpu|cpu|Equal314~1_combout ),
	.datab(\cpu|cpu|E_alu_result [10]),
	.datac(\cpu|cpu|D_src2_hazard_E~combout ),
	.datad(\cpu|cpu|D_src2_reg[10]~97_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[10]~128_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[10]~128 .lut_mask = 16'h4540;
defparam \cpu|cpu|D_src2_reg[10]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y45_N13
dffeas \cpu|cpu|E_src2_reg[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_src2_reg[10]~128_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2_reg[10] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N22
cycloneive_lcell_comb \cpu|cpu|E_st_data[10]~22 (
	.dataa(\cpu|cpu|E_src2_reg [10]),
	.datab(\cpu|cpu|E_src2_reg [2]),
	.datac(gnd),
	.datad(\cpu|cpu|E_ctrl_mem8~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_st_data[10]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_st_data[10]~22 .lut_mask = 16'hCCAA;
defparam \cpu|cpu|E_st_data[10]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N23
dffeas \cpu|cpu|M_st_data[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_st_data[10]~22_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_st_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_st_data[10] .is_wysiwyg = "true";
defparam \cpu|cpu|M_st_data[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y37_N5
dffeas \cpu|cpu|A_st_data[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_st_data [10]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_st_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_st_data[10] .is_wysiwyg = "true";
defparam \cpu|cpu|A_st_data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N6
cycloneive_lcell_comb \cpu|cpu|d_writedata[10]~15 (
	.dataa(\cpu|cpu|A_mem_bypass_pending~combout ),
	.datab(\cpu|cpu|A_st_data [10]),
	.datac(gnd),
	.datad(\cpu|cpu|M_st_data [10]),
	.cin(gnd),
	.combout(\cpu|cpu|d_writedata[10]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_writedata[10]~15 .lut_mask = 16'hDD88;
defparam \cpu|cpu|d_writedata[10]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N16
cycloneive_lcell_comb \cpu|cpu|A_dc_xfer_rd_addr_offset_nxt[0]~2 (
	.dataa(gnd),
	.datab(\cpu|cpu|A_dc_xfer_rd_addr_starting~0_combout ),
	.datac(\cpu|cpu|A_dc_xfer_rd_addr_offset [0]),
	.datad(\cpu|cpu|A_dc_want_xfer~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_xfer_rd_addr_offset_nxt[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_rd_addr_offset_nxt[0]~2 .lut_mask = 16'h030F;
defparam \cpu|cpu|A_dc_xfer_rd_addr_offset_nxt[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N17
dffeas \cpu|cpu|A_dc_xfer_rd_addr_offset[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_xfer_rd_addr_offset_nxt[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_xfer_rd_addr_offset [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_rd_addr_offset[0] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_xfer_rd_addr_offset[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N2
cycloneive_lcell_comb \cpu|cpu|A_dc_xfer_rd_addr_offset_nxt[1]~1 (
	.dataa(\cpu|cpu|A_dc_want_xfer~0_combout ),
	.datab(\cpu|cpu|A_dc_xfer_rd_addr_starting~0_combout ),
	.datac(\cpu|cpu|A_dc_xfer_rd_addr_offset [1]),
	.datad(\cpu|cpu|A_dc_xfer_rd_addr_offset [0]),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_xfer_rd_addr_offset_nxt[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_rd_addr_offset_nxt[1]~1 .lut_mask = 16'h0770;
defparam \cpu|cpu|A_dc_xfer_rd_addr_offset_nxt[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N3
dffeas \cpu|cpu|A_dc_xfer_rd_addr_offset[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_xfer_rd_addr_offset_nxt[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_xfer_rd_addr_offset [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_rd_addr_offset[1] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_xfer_rd_addr_offset[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N0
cycloneive_lcell_comb \cpu|cpu|A_dc_xfer_rd_addr_offset_nxt[2]~0 (
	.dataa(\cpu|cpu|A_dc_xfer_rd_addr_starting~combout ),
	.datab(\cpu|cpu|A_dc_xfer_rd_addr_offset [1]),
	.datac(\cpu|cpu|A_dc_xfer_rd_addr_offset [2]),
	.datad(\cpu|cpu|A_dc_xfer_rd_addr_offset [0]),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_xfer_rd_addr_offset_nxt[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_rd_addr_offset_nxt[2]~0 .lut_mask = 16'h1450;
defparam \cpu|cpu|A_dc_xfer_rd_addr_offset_nxt[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N1
dffeas \cpu|cpu|A_dc_xfer_rd_addr_offset[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_xfer_rd_addr_offset_nxt[2]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_xfer_rd_addr_offset [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_rd_addr_offset[2] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_xfer_rd_addr_offset[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N10
cycloneive_lcell_comb \cpu|cpu|A_dc_xfer_rd_addr_done_nxt~0 (
	.dataa(\cpu|cpu|A_dc_xfer_rd_addr_offset [2]),
	.datab(\cpu|cpu|A_dc_xfer_rd_addr_active~q ),
	.datac(\cpu|cpu|A_dc_xfer_rd_addr_offset [1]),
	.datad(\cpu|cpu|A_dc_xfer_rd_addr_offset [0]),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_xfer_rd_addr_done_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_rd_addr_done_nxt~0 .lut_mask = 16'h0080;
defparam \cpu|cpu|A_dc_xfer_rd_addr_done_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N11
dffeas \cpu|cpu|A_dc_xfer_rd_addr_done (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_xfer_rd_addr_done_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_xfer_rd_addr_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_rd_addr_done .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_xfer_rd_addr_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N24
cycloneive_lcell_comb \cpu|cpu|A_dc_xfer_rd_addr_active_nxt~0 (
	.dataa(\cpu|cpu|A_dc_want_xfer~0_combout ),
	.datab(\cpu|cpu|A_dc_xfer_rd_addr_starting~0_combout ),
	.datac(\cpu|cpu|A_dc_xfer_rd_addr_active~q ),
	.datad(\cpu|cpu|A_dc_xfer_rd_addr_done~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_xfer_rd_addr_active_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_rd_addr_active_nxt~0 .lut_mask = 16'h08F8;
defparam \cpu|cpu|A_dc_xfer_rd_addr_active_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N25
dffeas \cpu|cpu|A_dc_xfer_rd_addr_active (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_xfer_rd_addr_active_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_xfer_rd_addr_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_rd_addr_active .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_xfer_rd_addr_active .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y42_N1
dffeas \cpu|cpu|A_dc_xfer_rd_data_active (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|A_dc_xfer_rd_addr_active~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_xfer_rd_data_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_rd_data_active .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_xfer_rd_data_active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N12
cycloneive_lcell_comb \cpu|cpu|A_dc_xfer_wr_active~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|A_dc_xfer_rd_data_active~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_xfer_wr_active~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_wr_active~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|A_dc_xfer_wr_active~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y42_N13
dffeas \cpu|cpu|A_dc_xfer_wr_active (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_xfer_wr_active~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_xfer_wr_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_wr_active .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_xfer_wr_active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N10
cycloneive_lcell_comb \cpu|cpu|A_dc_wb_wr_starting (
	.dataa(gnd),
	.datab(\cpu|cpu|d_read~q ),
	.datac(\cpu|cpu|A_dc_wb_rd_data_first~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_wb_wr_starting~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_wb_wr_starting .lut_mask = 16'h3030;
defparam \cpu|cpu|A_dc_wb_wr_starting .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N0
cycloneive_lcell_comb \cpu|cpu|dc_wb_rd_port_en (
	.dataa(\cpu|cpu|A_dc_wb_rd_addr_starting~q ),
	.datab(\cpu|cpu|av_wr_data_transfer~0_combout ),
	.datac(\cpu|cpu|A_dc_wb_rd_data_starting~q ),
	.datad(\cpu|cpu|A_dc_wb_wr_starting~combout ),
	.cin(gnd),
	.combout(\cpu|cpu|dc_wb_rd_port_en~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_wb_rd_port_en .lut_mask = 16'hFFFE;
defparam \cpu|cpu|dc_wb_rd_port_en .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N22
cycloneive_lcell_comb \pio_led|readdata[0] (
// Equation(s):
// \pio_led|readdata [0] = (!\cpu|cpu|d_address_offset_field [1] & (\pio_led|data_out [0] & !\cpu|cpu|d_address_offset_field [0]))

	.dataa(\cpu|cpu|d_address_offset_field [1]),
	.datab(\pio_led|data_out [0]),
	.datac(gnd),
	.datad(\cpu|cpu|d_address_offset_field [0]),
	.cin(gnd),
	.combout(\pio_led|readdata [0]),
	.cout());
// synopsys translate_off
defparam \pio_led|readdata[0] .lut_mask = 16'h0044;
defparam \pio_led|readdata[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N23
dffeas \mm_interconnect_0|pio_led_s1_translator|av_readdata_pre[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\pio_led|readdata [0]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|pio_led_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|pio_led_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|pio_led_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N8
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~0 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~0_combout  = (\mm_interconnect_0|pio_led_s1_translator|read_latency_shift_reg [0] & \mm_interconnect_0|pio_led_s1_translator|av_readdata_pre [0])

	.dataa(gnd),
	.datab(\mm_interconnect_0|pio_led_s1_translator|read_latency_shift_reg [0]),
	.datac(gnd),
	.datad(\mm_interconnect_0|pio_led_s1_translator|av_readdata_pre [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~0 .lut_mask = 16'hCC00;
defparam \mm_interconnect_0|rsp_mux|src_payload~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N31
dffeas \mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[30] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|d_address_offset_field [0]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[30] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N0
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~2 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~2_combout  = (\mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30] & \mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0])

	.dataa(\mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]),
	.datab(gnd),
	.datac(\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~2_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~2 .lut_mask = 16'hA0A0;
defparam \mm_interconnect_0|rsp_mux|src_payload~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N18
cycloneive_lcell_comb \jtag_uart|fifo_rd~0 (
// Equation(s):
// \jtag_uart|fifo_rd~0_combout  = (!\cpu|cpu|d_address_offset_field [0] & (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~2_combout  & (!\jtag_uart|av_waitrequest~q  & 
// !\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1])))

	.dataa(\cpu|cpu|d_address_offset_field [0]),
	.datab(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~2_combout ),
	.datac(\jtag_uart|av_waitrequest~q ),
	.datad(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\jtag_uart|fifo_rd~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|fifo_rd~0 .lut_mask = 16'h0004;
defparam \jtag_uart|fifo_rd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N0
cycloneive_lcell_comb \jtag_uart|read_0~feeder (
// Equation(s):
// \jtag_uart|read_0~feeder_combout  = \jtag_uart|fifo_rd~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\jtag_uart|fifo_rd~0_combout ),
	.cin(gnd),
	.combout(\jtag_uart|read_0~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|read_0~feeder .lut_mask = 16'hFF00;
defparam \jtag_uart|read_0~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N1
dffeas \jtag_uart|read_0 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|read_0~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|read_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|read_0 .is_wysiwyg = "true";
defparam \jtag_uart|read_0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N30
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write~4 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write~q ),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write~4_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write~4 .lut_mask = 16'h00FF;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N6
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write~feeder .lut_mask = 16'hF0F0;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .lut_mask = 16'h0707;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5 .lut_mask = 16'hDF0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6 .lut_mask = 16'h0A0E;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .lut_mask = 16'h4000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .lut_mask = 16'hF0F8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4 .lut_mask = 16'hFCEC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y39_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N30
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|state~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|state~q ),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|state~1 .lut_mask = 16'hF700;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N8
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|always0~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|always0~0 .lut_mask = 16'h0F00;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N18
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|state~2 (
	.dataa(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|state~1_combout ),
	.datab(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|always0~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|state~0_combout ),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|state~2 .lut_mask = 16'hEAAA;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y36_N19
dffeas \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|state (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|state~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|state .is_wysiwyg = "true";
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N20
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|state~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|state~q ),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|state~0 .lut_mask = 16'h0030;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N24
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count[9]~0 (
	.dataa(gnd),
	.datab(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|state~0_combout ),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count[9]~0 .lut_mask = 16'h0F3F;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N2
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift[0]~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift[0]~4 .lut_mask = 16'h4440;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N25
dffeas \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count[9]~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count[9] .is_wysiwyg = "true";
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N22
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count [9]),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count~3_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count~3 .lut_mask = 16'h00F0;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N23
dffeas \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count[0] .is_wysiwyg = "true";
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N18
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count~1 (
	.dataa(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count [0]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count~1_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count~1 .lut_mask = 16'hA0A0;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N19
dffeas \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count[1] .is_wysiwyg = "true";
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N2
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count [1]),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count~9_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count~9 .lut_mask = 16'hF000;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N3
dffeas \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count[2] .is_wysiwyg = "true";
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N8
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count~8 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count [2]),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count~8_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count~8 .lut_mask = 16'hF000;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N9
dffeas \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count[3] .is_wysiwyg = "true";
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N30
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count~7 (
	.dataa(gnd),
	.datab(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count~7_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count~7 .lut_mask = 16'hC0C0;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N31
dffeas \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count[4] .is_wysiwyg = "true";
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N20
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count~6 (
	.dataa(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count [4]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count~6_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count~6 .lut_mask = 16'hA0A0;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N21
dffeas \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count[5] .is_wysiwyg = "true";
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N26
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count [5]),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count~5_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count~5 .lut_mask = 16'hF000;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N27
dffeas \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count[6] .is_wysiwyg = "true";
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N0
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count~4 (
	.dataa(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count [6]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count~4_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count~4 .lut_mask = 16'hA0A0;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N1
dffeas \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count[7] .is_wysiwyg = "true";
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N4
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count [7]),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count~2_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count~2 .lut_mask = 16'hF000;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N5
dffeas \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count[8] .is_wysiwyg = "true";
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N4
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write_stalled~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write_stalled~4_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write_stalled~4 .lut_mask = 16'h0404;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write_stalled~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N0
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write~3 (
	.dataa(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count [8]),
	.datab(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write_stalled~4_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|state~q ),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write~3_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write~3 .lut_mask = 16'h8000;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N7
dffeas \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write .is_wysiwyg = "true";
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y33_N9
dffeas \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write1 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write1 .is_wysiwyg = "true";
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write1 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y33_N11
dffeas \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write2 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write1~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write2 .is_wysiwyg = "true";
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N8
cycloneive_lcell_comb \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 (
// Equation(s):
// \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  = (\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ) # ((\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q  
// & !\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ))

	.dataa(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q ),
	.datab(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(gnd),
	.datad(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.cin(gnd),
	.combout(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .lut_mask = 16'hFF22;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N10
cycloneive_lcell_comb \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 (
// Equation(s):
// \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout  = \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] $ (((VCC) # 
// (!\jtag_uart|wr_rfifo~combout )))
// \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  = CARRY(\jtag_uart|wr_rfifo~combout  $ 
// (!\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]))

	.dataa(\jtag_uart|wr_rfifo~combout ),
	.datab(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.cout(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .lut_mask = 16'h3399;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N30
cycloneive_lcell_comb \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4 (
// Equation(s):
// \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout  = (\jtag_uart|fifo_rd~0_combout  & (\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  $ 
// (((!\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  & \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q ))))) # (!\jtag_uart|fifo_rd~0_combout  & 
// (((!\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  & \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q ))))

	.dataa(\jtag_uart|fifo_rd~0_combout ),
	.datab(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q ),
	.cin(gnd),
	.combout(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4 .lut_mask = 16'h8788;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N11
dffeas \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N12
cycloneive_lcell_comb \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 (
// Equation(s):
// \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout  = (\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & 
// (\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] $ (((\jtag_uart|wr_rfifo~combout ) # (VCC))))) # 
// (!\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & (((\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # (GND))))
// \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  = CARRY((\jtag_uart|wr_rfifo~combout  $ 
// (\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1])) # (!\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ))

	.dataa(\jtag_uart|wr_rfifo~combout ),
	.datab(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.combout(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.cout(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .lut_mask = 16'h3C6F;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y32_N13
dffeas \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N14
cycloneive_lcell_comb \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 (
// Equation(s):
// \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout  = (\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (((\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & VCC)))) # (!\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] $ (((VCC) # (!\jtag_uart|wr_rfifo~combout )))))
// \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  = CARRY((!\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\jtag_uart|wr_rfifo~combout  $ (!\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]))))

	.dataa(\jtag_uart|wr_rfifo~combout ),
	.datab(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.combout(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.cout(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .lut_mask = 16'hC309;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y32_N15
dffeas \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N16
cycloneive_lcell_comb \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 (
// Equation(s):
// \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout  = (\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & 
// (\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] $ (((\jtag_uart|wr_rfifo~combout ) # (VCC))))) # 
// (!\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & (((\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]) # (GND))))
// \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  = CARRY((\jtag_uart|wr_rfifo~combout  $ 
// (\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3])) # (!\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ))

	.dataa(\jtag_uart|wr_rfifo~combout ),
	.datab(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.combout(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.cout(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .lut_mask = 16'h3C6F;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y32_N17
dffeas \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N18
cycloneive_lcell_comb \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 (
// Equation(s):
// \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout  = (\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (((\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & VCC)))) # (!\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] $ (((VCC) # (!\jtag_uart|wr_rfifo~combout )))))
// \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  = CARRY((!\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (\jtag_uart|wr_rfifo~combout  $ (!\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]))))

	.dataa(\jtag_uart|wr_rfifo~combout ),
	.datab(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.combout(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.cout(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .lut_mask = 16'hC309;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y32_N19
dffeas \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N20
cycloneive_lcell_comb \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 (
// Equation(s):
// \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout  = \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] $ 
// (\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT )

	.dataa(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.combout(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .lut_mask = 16'h5A5A;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y32_N21
dffeas \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N24
cycloneive_lcell_comb \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2 (
// Equation(s):
// \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout  = (\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # 
// ((\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]) # ((\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]) # 
// (!\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0])))

	.dataa(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datad(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2 .lut_mask = 16'hFEFF;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N26
cycloneive_lcell_comb \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3 (
// Equation(s):
// \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout  = (\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]) # 
// ((\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ) # ((\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]) # (\jtag_uart|wr_rfifo~combout )))

	.dataa(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datab(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.datac(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datad(\jtag_uart|wr_rfifo~combout ),
	.cin(gnd),
	.combout(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3 .lut_mask = 16'hFFFE;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N2
cycloneive_lcell_comb \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 (
// Equation(s):
// \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  = (\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ) # 
// ((\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ((\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout ) # (!\jtag_uart|fifo_rd~0_combout ))))

	.dataa(\jtag_uart|fifo_rd~0_combout ),
	.datab(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.datac(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datad(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout ),
	.cin(gnd),
	.combout(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 .lut_mask = 16'hFCDC;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N3
dffeas \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty .is_wysiwyg = "true";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N22
cycloneive_lcell_comb \jtag_uart|fifo_rd~1 (
// Equation(s):
// \jtag_uart|fifo_rd~1_combout  = (\jtag_uart|fifo_rd~0_combout  & \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\jtag_uart|fifo_rd~0_combout ),
	.datad(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.cin(gnd),
	.combout(\jtag_uart|fifo_rd~1_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|fifo_rd~1 .lut_mask = 16'hF000;
defparam \jtag_uart|fifo_rd~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N28
cycloneive_lcell_comb \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 (
// Equation(s):
// \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout  = (\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q  & 
// (\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & (\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & 
// \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0])))

	.dataa(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q ),
	.datab(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datad(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 .lut_mask = 16'h8000;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N14
cycloneive_lcell_comb \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 (
// Equation(s):
// \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout  = (\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & 
// (\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & (\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & 
// \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3])))

	.dataa(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datab(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datac(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datad(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 .lut_mask = 16'h8000;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N0
cycloneive_lcell_comb \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2 (
// Equation(s):
// \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout  = (!\jtag_uart|fifo_rd~1_combout  & ((\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ) # 
// ((\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout  & \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ))))

	.dataa(\jtag_uart|fifo_rd~1_combout ),
	.datab(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.datac(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.cin(gnd),
	.combout(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2 .lut_mask = 16'h5450;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N1
dffeas \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full .is_wysiwyg = "true";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N24
cycloneive_lcell_comb \jtag_uart|t_dav~feeder (
// Equation(s):
// \jtag_uart|t_dav~feeder_combout  = \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.cin(gnd),
	.combout(\jtag_uart|t_dav~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|t_dav~feeder .lut_mask = 16'hFF00;
defparam \jtag_uart|t_dav~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y33_N25
dffeas \jtag_uart|t_dav (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|t_dav~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|t_dav~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|t_dav .is_wysiwyg = "true";
defparam \jtag_uart|t_dav .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N6
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~10 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~10_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~10 .lut_mask = 16'hA0A0;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N7
dffeas \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift [10]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift[10] .is_wysiwyg = "true";
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N2
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write_valid~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift [10]),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write_valid~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write_valid~feeder .lut_mask = 16'hFF00;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write_valid~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N12
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write_stalled~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|state~q ),
	.datac(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count [1]),
	.datad(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write_stalled~4_combout ),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write_stalled~3_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write_stalled~3 .lut_mask = 16'h8000;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write_stalled~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N3
dffeas \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write_valid (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write_valid~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write_stalled~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write_valid .is_wysiwyg = "true";
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N16
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|tck_t_dav~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\jtag_uart|t_dav~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|tck_t_dav~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|tck_t_dav~0 .lut_mask = 16'h0F0F;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|tck_t_dav~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y36_N17
dffeas \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|tck_t_dav (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|tck_t_dav~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|tck_t_dav~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|tck_t_dav .is_wysiwyg = "true";
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|tck_t_dav .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N18
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write_stalled~2 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|tck_t_dav~q ),
	.datac(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write_stalled~q ),
	.datad(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift [10]),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write_stalled~2_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write_stalled~2 .lut_mask = 16'hF350;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write_stalled~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N19
dffeas \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write_stalled (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write_stalled~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write_stalled~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write_stalled~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write_stalled .is_wysiwyg = "true";
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write_stalled .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N18
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|t_ena~2 (
	.dataa(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q ),
	.datab(\jtag_uart|t_dav~q ),
	.datac(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write_valid~q ),
	.datad(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write_stalled~q ),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|t_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|t_ena~2 .lut_mask = 16'hAABA;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|t_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N26
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rst2~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|clr_break_line~q ),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rst2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rst2~feeder .lut_mask = 16'hFF00;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rst2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y33_N27
dffeas \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rst2 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rst2~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rst2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rst2 .is_wysiwyg = "true";
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rst2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N22
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|t_ena~3 (
	.dataa(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write2~q ),
	.datab(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|t_ena~2_combout ),
	.datac(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write1~q ),
	.datad(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rst2~q ),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|t_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|t_ena~3 .lut_mask = 16'h4800;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|t_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y33_N23
dffeas \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|t_ena~reg0 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|t_ena~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|t_ena~reg0 .is_wysiwyg = "true";
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|t_ena~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N6
cycloneive_lcell_comb \jtag_uart|wr_rfifo (
// Equation(s):
// \jtag_uart|wr_rfifo~combout  = (\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q  & !\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q )

	.dataa(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.cin(gnd),
	.combout(\jtag_uart|wr_rfifo~combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|wr_rfifo .lut_mask = 16'h00AA;
defparam \jtag_uart|wr_rfifo .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N4
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder .lut_mask = 16'hFF00;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N5
dffeas \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write_stalled~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[0] .is_wysiwyg = "true";
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N0
cycloneive_lcell_comb \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout  = \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] $ (VCC)
// \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.cout(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y32_N1
dffeas \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N2
cycloneive_lcell_comb \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout  = (\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// (!\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT )) # (!\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// ((\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (GND)))
// \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY((!\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # 
// (!\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.combout(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.cout(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y32_N3
dffeas \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N4
cycloneive_lcell_comb \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout  = (\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  $ (GND))) # (!\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (!\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  & VCC))
// \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY((\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// !\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.combout(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.cout(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y32_N5
dffeas \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N6
cycloneive_lcell_comb \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout  = (\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// (!\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT )) # (!\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// ((\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # (GND)))
// \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY((!\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # 
// (!\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]))

	.dataa(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.combout(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.cout(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y32_N7
dffeas \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N8
cycloneive_lcell_comb \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout  = (\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  $ (GND))) # (!\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (!\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  & VCC))
// \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY((\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// !\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.combout(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.cout(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y32_N9
dffeas \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N10
cycloneive_lcell_comb \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout  = \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  $ 
// (\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.cin(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.combout(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 16'h0FF0;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y32_N11
dffeas \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N4
cycloneive_lcell_comb \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 (
// Equation(s):
// \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout  = \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] $ (VCC)
// \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  = CARRY(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.cout(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y32_N5
dffeas \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|fifo_rd~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N6
cycloneive_lcell_comb \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 (
// Equation(s):
// \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout  = (\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & 
// (!\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT )) # (!\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & 
// ((\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # (GND)))
// \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  = CARRY((!\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # 
// (!\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]))

	.dataa(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.combout(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.cout(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y32_N7
dffeas \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|fifo_rd~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N8
cycloneive_lcell_comb \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 (
// Equation(s):
// \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout  = (\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// (\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  $ (GND))) # (!\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// (!\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  & VCC))
// \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  = CARRY((\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// !\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.combout(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.cout(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y32_N9
dffeas \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|fifo_rd~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N10
cycloneive_lcell_comb \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 (
// Equation(s):
// \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout  = (\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] & 
// (!\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT )) # (!\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] & 
// ((\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # (GND)))
// \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  = CARRY((!\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # 
// (!\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]))

	.dataa(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.combout(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.cout(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y32_N11
dffeas \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|fifo_rd~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N12
cycloneive_lcell_comb \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 (
// Equation(s):
// \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout  = (\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// (\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  $ (GND))) # (!\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// (!\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  & VCC))
// \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  = CARRY((\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// !\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ))

	.dataa(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.combout(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.cout(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y32_N13
dffeas \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|fifo_rd~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N14
cycloneive_lcell_comb \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 (
// Equation(s):
// \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout  = \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5] $ 
// (\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT )

	.dataa(gnd),
	.datab(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.datac(gnd),
	.datad(gnd),
	.cin(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.combout(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .lut_mask = 16'h3C3C;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y32_N15
dffeas \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|fifo_rd~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N14
cycloneive_lcell_comb \jtag_uart|av_waitrequest~2 (
// Equation(s):
// \jtag_uart|av_waitrequest~2_combout  = (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1] & (!\jtag_uart|av_waitrequest~q  & \mm_interconnect_0|router|Equal4~0_combout ))

	.dataa(gnd),
	.datab(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.datac(\jtag_uart|av_waitrequest~q ),
	.datad(\mm_interconnect_0|router|Equal4~0_combout ),
	.cin(gnd),
	.combout(\jtag_uart|av_waitrequest~2_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|av_waitrequest~2 .lut_mask = 16'h0300;
defparam \jtag_uart|av_waitrequest~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N8
cycloneive_lcell_comb \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 (
// Equation(s):
// \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout  = \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] $ (((VCC) # 
// (!\jtag_uart|fifo_wr~q )))
// \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  = CARRY(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] $ 
// (!\jtag_uart|fifo_wr~q ))

	.dataa(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datab(\jtag_uart|fifo_wr~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.cout(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .lut_mask = 16'h5599;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N0
cycloneive_lcell_comb \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 (
// Equation(s):
// \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout  = \jtag_uart|fifo_wr~q  $ (\jtag_uart|r_val~0_combout )

	.dataa(gnd),
	.datab(\jtag_uart|fifo_wr~q ),
	.datac(\jtag_uart|r_val~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 .lut_mask = 16'h3C3C;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N9
dffeas \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N10
cycloneive_lcell_comb \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 (
// Equation(s):
// \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout  = (\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & 
// (\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] $ (((\jtag_uart|fifo_wr~q ) # (VCC))))) # 
// (!\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & ((\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # ((GND))))
// \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  = CARRY((\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] $ 
// (\jtag_uart|fifo_wr~q )) # (!\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ))

	.dataa(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(\jtag_uart|fifo_wr~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.combout(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.cout(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .lut_mask = 16'h5A6F;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y33_N11
dffeas \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N12
cycloneive_lcell_comb \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 (
// Equation(s):
// \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout  = (\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & ((VCC)))) # (!\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] $ (((VCC) # (!\jtag_uart|fifo_wr~q )))))
// \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  = CARRY((!\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] $ (!\jtag_uart|fifo_wr~q ))))

	.dataa(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datab(\jtag_uart|fifo_wr~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.combout(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.cout(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .lut_mask = 16'hA509;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y33_N13
dffeas \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N14
cycloneive_lcell_comb \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 (
// Equation(s):
// \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout  = (\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & 
// (\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] $ (((\jtag_uart|fifo_wr~q ) # (VCC))))) # 
// (!\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & ((\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]) # ((GND))))
// \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  = CARRY((\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] $ 
// (\jtag_uart|fifo_wr~q )) # (!\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ))

	.dataa(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datab(\jtag_uart|fifo_wr~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.combout(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.cout(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .lut_mask = 16'h5A6F;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y33_N15
dffeas \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N16
cycloneive_lcell_comb \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 (
// Equation(s):
// \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout  = (\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & ((VCC)))) # (!\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] $ (((VCC) # (!\jtag_uart|fifo_wr~q )))))
// \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  = CARRY((!\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] $ (!\jtag_uart|fifo_wr~q ))))

	.dataa(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datab(\jtag_uart|fifo_wr~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.combout(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.cout(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .lut_mask = 16'hA509;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y33_N17
dffeas \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N18
cycloneive_lcell_comb \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 (
// Equation(s):
// \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout  = \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  $ 
// (\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.cin(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.combout(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .lut_mask = 16'h0FF0;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y33_N19
dffeas \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N6
cycloneive_lcell_comb \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 (
// Equation(s):
// \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  = (\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]) # 
// ((\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # ((\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]) # 
// (\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5])))

	.dataa(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datab(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datac(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datad(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.cin(gnd),
	.combout(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .lut_mask = 16'hFFFE;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N16
cycloneive_lcell_comb \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 (
// Equation(s):
// \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  = (((\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]) # 
// (\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout )) # (!\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0])) # (!\jtag_uart|r_val~0_combout )

	.dataa(\jtag_uart|r_val~0_combout ),
	.datab(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datac(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datad(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.cin(gnd),
	.combout(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 .lut_mask = 16'hFFF7;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N8
cycloneive_lcell_comb \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 (
// Equation(s):
// \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout  = (\jtag_uart|fifo_wr~q ) # ((\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ) # 
// ((\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  & \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q )))

	.dataa(\jtag_uart|fifo_wr~q ),
	.datab(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.datac(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datad(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.cin(gnd),
	.combout(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 .lut_mask = 16'hFFEA;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N9
dffeas \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty .is_wysiwyg = "true";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N3
dffeas \jtag_uart|r_val (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|r_val~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|r_val~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|r_val .is_wysiwyg = "true";
defparam \jtag_uart|r_val .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N30
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|read~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|read~q ),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|read~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|read~0 .lut_mask = 16'h00FF;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|read~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N24
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|read~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|read~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|read~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|read~feeder .lut_mask = 16'hF0F0;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|read~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N25
dffeas \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|read (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|read~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write_stalled~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|read .is_wysiwyg = "true";
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|read .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N30
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|read1~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|read~q ),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|read1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|read1~feeder .lut_mask = 16'hFF00;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|read1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N31
dffeas \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|read1 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|read1~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|read1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|read1 .is_wysiwyg = "true";
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|read1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N22
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|r_ena~0 (
	.dataa(gnd),
	.datab(\jtag_uart|r_val~q ),
	.datac(gnd),
	.datad(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|r_ena1~q ),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|r_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|r_ena~0 .lut_mask = 16'hCC00;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|r_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N2
cycloneive_lcell_comb \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout  = \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] $ (VCC)
// \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.cout(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y36_N3
dffeas \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N4
cycloneive_lcell_comb \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout  = (\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// (!\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT )) # (!\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// ((\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (GND)))
// \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY((!\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # 
// (!\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.combout(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.cout(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y36_N5
dffeas \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N6
cycloneive_lcell_comb \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout  = (\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  $ (GND))) # (!\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (!\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  & VCC))
// \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY((\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// !\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ))

	.dataa(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.combout(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.cout(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y36_N7
dffeas \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N8
cycloneive_lcell_comb \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout  = (\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// (!\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT )) # (!\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// ((\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # (GND)))
// \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY((!\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # 
// (!\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]))

	.dataa(gnd),
	.datab(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.combout(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.cout(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y36_N9
dffeas \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N10
cycloneive_lcell_comb \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout  = (\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  $ (GND))) # (!\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (!\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  & VCC))
// \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY((\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// !\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ))

	.dataa(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.combout(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.cout(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y36_N11
dffeas \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N12
cycloneive_lcell_comb \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout  = \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  $ 
// (\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.cin(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.combout(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 16'h0FF0;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y36_N13
dffeas \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N16
cycloneive_lcell_comb \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 (
// Equation(s):
// \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout  = \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] $ (VCC)
// \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  = CARRY(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.cout(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y36_N17
dffeas \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N18
cycloneive_lcell_comb \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 (
// Equation(s):
// \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout  = (\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & 
// (!\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT )) # (!\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & 
// ((\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # (GND)))
// \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  = CARRY((!\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # 
// (!\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.combout(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.cout(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y36_N19
dffeas \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N20
cycloneive_lcell_comb \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 (
// Equation(s):
// \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout  = (\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// (\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  $ (GND))) # (!\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// (!\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  & VCC))
// \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  = CARRY((\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// !\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.combout(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.cout(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y36_N21
dffeas \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N22
cycloneive_lcell_comb \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 (
// Equation(s):
// \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout  = (\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] & 
// (!\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT )) # (!\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] & 
// ((\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # (GND)))
// \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  = CARRY((!\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # 
// (!\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]))

	.dataa(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.combout(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.cout(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y36_N23
dffeas \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N24
cycloneive_lcell_comb \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 (
// Equation(s):
// \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout  = (\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// (\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  $ (GND))) # (!\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// (!\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  & VCC))
// \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  = CARRY((\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// !\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.combout(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.cout(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y36_N25
dffeas \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N26
cycloneive_lcell_comb \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 (
// Equation(s):
// \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout  = \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5] $ 
// (\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT )

	.dataa(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.combout(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .lut_mask = 16'h5A5A;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y36_N27
dffeas \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N10
cycloneive_lcell_comb \cpu|cpu|M_st_data[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|E_src2_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|M_st_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_st_data[3]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|cpu|M_st_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y41_N11
dffeas \cpu|cpu|M_st_data[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_st_data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_st_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_st_data[3] .is_wysiwyg = "true";
defparam \cpu|cpu|M_st_data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y39_N19
dffeas \cpu|cpu|A_st_data[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_st_data [3]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_st_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_st_data[3] .is_wysiwyg = "true";
defparam \cpu|cpu|A_st_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N26
cycloneive_lcell_comb \cpu|cpu|d_writedata[3]~3 (
	.dataa(\cpu|cpu|A_mem_bypass_pending~combout ),
	.datab(\cpu|cpu|M_st_data [3]),
	.datac(gnd),
	.datad(\cpu|cpu|A_st_data [3]),
	.cin(gnd),
	.combout(\cpu|cpu|d_writedata[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_writedata[3]~3 .lut_mask = 16'hEE44;
defparam \cpu|cpu|d_writedata[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N10
cycloneive_lcell_comb \cpu|cpu|A_dc_xfer_wr_offset_nxt[0]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|A_dc_xfer_wr_offset [0]),
	.datad(\cpu|cpu|A_dc_xfer_wr_starting~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_xfer_wr_offset_nxt[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_wr_offset_nxt[0]~0 .lut_mask = 16'h000F;
defparam \cpu|cpu|A_dc_xfer_wr_offset_nxt[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y38_N11
dffeas \cpu|cpu|A_dc_xfer_wr_offset[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_xfer_wr_offset_nxt[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_xfer_wr_offset [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_wr_offset[0] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_xfer_wr_offset[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N2
cycloneive_lcell_comb \cpu|cpu|A_dc_xfer_wr_offset_nxt[1]~1 (
	.dataa(\cpu|cpu|A_dc_xfer_wr_offset [0]),
	.datab(gnd),
	.datac(\cpu|cpu|A_dc_xfer_wr_offset [1]),
	.datad(\cpu|cpu|A_dc_xfer_wr_starting~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_xfer_wr_offset_nxt[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_wr_offset_nxt[1]~1 .lut_mask = 16'h005A;
defparam \cpu|cpu|A_dc_xfer_wr_offset_nxt[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y38_N3
dffeas \cpu|cpu|A_dc_xfer_wr_offset[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_xfer_wr_offset_nxt[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_xfer_wr_offset [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_wr_offset[1] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_xfer_wr_offset[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N28
cycloneive_lcell_comb \cpu|cpu|A_dc_xfer_wr_offset_nxt[2]~2 (
	.dataa(\cpu|cpu|A_dc_xfer_wr_offset [0]),
	.datab(\cpu|cpu|A_dc_xfer_wr_starting~q ),
	.datac(\cpu|cpu|A_dc_xfer_wr_offset [2]),
	.datad(\cpu|cpu|A_dc_xfer_wr_offset [1]),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_xfer_wr_offset_nxt[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_wr_offset_nxt[2]~2 .lut_mask = 16'h1230;
defparam \cpu|cpu|A_dc_xfer_wr_offset_nxt[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y38_N29
dffeas \cpu|cpu|A_dc_xfer_wr_offset[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_xfer_wr_offset_nxt[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_xfer_wr_offset [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_wr_offset[2] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_xfer_wr_offset[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N18
cycloneive_lcell_comb \cpu|cpu|A_dc_wb_rd_addr_offset_nxt[0]~0 (
	.dataa(\cpu|cpu|A_dc_wb_rd_addr_starting~q ),
	.datab(gnd),
	.datac(\cpu|cpu|A_dc_wb_rd_addr_offset [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_wb_rd_addr_offset_nxt[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_wb_rd_addr_offset_nxt[0]~0 .lut_mask = 16'h0505;
defparam \cpu|cpu|A_dc_wb_rd_addr_offset_nxt[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N19
dffeas \cpu|cpu|A_dc_wb_rd_addr_offset[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_wb_rd_addr_offset_nxt[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|dc_wb_rd_port_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_wb_rd_addr_offset [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_wb_rd_addr_offset[0] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_wb_rd_addr_offset[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N20
cycloneive_lcell_comb \cpu|cpu|A_dc_wb_rd_addr_offset_nxt[1]~1 (
	.dataa(\cpu|cpu|A_dc_wb_rd_addr_starting~q ),
	.datab(gnd),
	.datac(\cpu|cpu|A_dc_wb_rd_addr_offset [1]),
	.datad(\cpu|cpu|A_dc_wb_rd_addr_offset [0]),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_wb_rd_addr_offset_nxt[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_wb_rd_addr_offset_nxt[1]~1 .lut_mask = 16'h0550;
defparam \cpu|cpu|A_dc_wb_rd_addr_offset_nxt[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N21
dffeas \cpu|cpu|A_dc_wb_rd_addr_offset[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_wb_rd_addr_offset_nxt[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|dc_wb_rd_port_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_wb_rd_addr_offset [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_wb_rd_addr_offset[1] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_wb_rd_addr_offset[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N6
cycloneive_lcell_comb \cpu|cpu|A_dc_wb_rd_addr_offset_nxt[2]~2 (
	.dataa(\cpu|cpu|A_dc_wb_rd_addr_starting~q ),
	.datab(\cpu|cpu|A_dc_wb_rd_addr_offset [1]),
	.datac(\cpu|cpu|A_dc_wb_rd_addr_offset [2]),
	.datad(\cpu|cpu|A_dc_wb_rd_addr_offset [0]),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_wb_rd_addr_offset_nxt[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_wb_rd_addr_offset_nxt[2]~2 .lut_mask = 16'h1450;
defparam \cpu|cpu|A_dc_wb_rd_addr_offset_nxt[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N7
dffeas \cpu|cpu|A_dc_wb_rd_addr_offset[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_wb_rd_addr_offset_nxt[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|dc_wb_rd_port_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_wb_rd_addr_offset [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_wb_rd_addr_offset[2] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_wb_rd_addr_offset[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N10
cycloneive_lcell_comb \cpu|cpu|A_dc_fill_dp_offset_nxt[0]~1 (
	.dataa(\cpu|cpu|A_dc_fill_has_started~q ),
	.datab(\cpu|cpu|A_dc_wb_active~q ),
	.datac(\cpu|cpu|A_dc_fill_dp_offset [0]),
	.datad(\cpu|cpu|A_dc_want_fill~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_fill_dp_offset_nxt[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_fill_dp_offset_nxt[0]~1 .lut_mask = 16'h0E0F;
defparam \cpu|cpu|A_dc_fill_dp_offset_nxt[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N28
cycloneive_lcell_comb \cpu|cpu|A_dc_rd_data_cnt[0]~0 (
	.dataa(\cpu|cpu|A_dc_fill_has_started~q ),
	.datab(\cpu|cpu|A_dc_wb_active~q ),
	.datac(\cpu|cpu|d_readdatavalid_d1~q ),
	.datad(\cpu|cpu|A_dc_want_fill~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_rd_data_cnt[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_rd_data_cnt[0]~0 .lut_mask = 16'hF1F0;
defparam \cpu|cpu|A_dc_rd_data_cnt[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y40_N11
dffeas \cpu|cpu|A_dc_fill_dp_offset[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_fill_dp_offset_nxt[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|A_dc_rd_data_cnt[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_fill_dp_offset [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_fill_dp_offset[0] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_fill_dp_offset[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N26
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_addr[0]~0 (
	.dataa(gnd),
	.datab(\cpu|cpu|A_dc_fill_active~q ),
	.datac(\cpu|cpu|A_mem_baddr [2]),
	.datad(\cpu|cpu|A_dc_fill_dp_offset [0]),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_addr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_addr[0]~0 .lut_mask = 16'hFC30;
defparam \cpu|cpu|dc_data_wr_port_addr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N24
cycloneive_lcell_comb \cpu|cpu|A_dc_fill_dp_offset_nxt[1]~0 (
	.dataa(\cpu|cpu|A_dc_fill_dp_offset [0]),
	.datab(gnd),
	.datac(\cpu|cpu|A_dc_fill_dp_offset [1]),
	.datad(\cpu|cpu|A_dc_fill_starting~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_fill_dp_offset_nxt[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_fill_dp_offset_nxt[1]~0 .lut_mask = 16'h005A;
defparam \cpu|cpu|A_dc_fill_dp_offset_nxt[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y40_N25
dffeas \cpu|cpu|A_dc_fill_dp_offset[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_fill_dp_offset_nxt[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|A_dc_rd_data_cnt[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_fill_dp_offset [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_fill_dp_offset[1] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_fill_dp_offset[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N12
cycloneive_lcell_comb \cpu|cpu|Add8~28 (
	.dataa(gnd),
	.datab(\cpu|cpu|E_ctrl_alu_subtract~q ),
	.datac(gnd),
	.datad(\cpu|cpu|E_src2 [3]),
	.cin(gnd),
	.combout(\cpu|cpu|Add8~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add8~28 .lut_mask = 16'h33CC;
defparam \cpu|cpu|Add8~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N8
cycloneive_lcell_comb \cpu|cpu|Add8~30 (
	.dataa(gnd),
	.datab(\cpu|cpu|E_ctrl_alu_subtract~q ),
	.datac(\cpu|cpu|E_src2 [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|Add8~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add8~30 .lut_mask = 16'h3C3C;
defparam \cpu|cpu|Add8~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N22
cycloneive_lcell_comb \cpu|cpu|D_op_opx_rsv17~0 (
	.dataa(\cpu|cpu|D_iw [14]),
	.datab(gnd),
	.datac(\cpu|cpu|Equal95~1_combout ),
	.datad(\cpu|cpu|D_iw [11]),
	.cin(gnd),
	.combout(\cpu|cpu|D_op_opx_rsv17~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_op_opx_rsv17~0 .lut_mask = 16'h5000;
defparam \cpu|cpu|D_op_opx_rsv17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N4
cycloneive_lcell_comb \cpu|cpu|Equal149~9 (
	.dataa(\cpu|cpu|D_iw [12]),
	.datab(\cpu|cpu|D_iw [13]),
	.datac(\cpu|cpu|D_iw [16]),
	.datad(\cpu|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal149~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal149~9 .lut_mask = 16'h2000;
defparam \cpu|cpu|Equal149~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N6
cycloneive_lcell_comb \cpu|cpu|D_op_opx_rsv00~0 (
	.dataa(gnd),
	.datab(\cpu|cpu|D_iw [14]),
	.datac(\cpu|cpu|D_iw [11]),
	.datad(\cpu|cpu|Equal95~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_op_opx_rsv00~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_op_opx_rsv00~0 .lut_mask = 16'h0300;
defparam \cpu|cpu|D_op_opx_rsv00~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N30
cycloneive_lcell_comb \cpu|cpu|D_ctrl_illegal~4 (
	.dataa(gnd),
	.datab(\cpu|cpu|Equal149~8_combout ),
	.datac(\cpu|cpu|D_op_opx_rsv00~0_combout ),
	.datad(\cpu|cpu|Equal149~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_illegal~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_illegal~4 .lut_mask = 16'h0F3F;
defparam \cpu|cpu|D_ctrl_illegal~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N18
cycloneive_lcell_comb \cpu|cpu|D_ctrl_illegal~5 (
	.dataa(\cpu|cpu|D_op_opx_rsv17~0_combout ),
	.datab(\cpu|cpu|Equal149~8_combout ),
	.datac(\cpu|cpu|Equal149~9_combout ),
	.datad(\cpu|cpu|D_ctrl_illegal~4_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_illegal~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_illegal~5 .lut_mask = 16'h5700;
defparam \cpu|cpu|D_ctrl_illegal~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N14
cycloneive_lcell_comb \cpu|cpu|D_ctrl_illegal~13 (
	.dataa(\cpu|cpu|Equal95~8_combout ),
	.datab(\cpu|cpu|D_iw [5]),
	.datac(gnd),
	.datad(\cpu|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_illegal~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_illegal~13 .lut_mask = 16'h22AA;
defparam \cpu|cpu|D_ctrl_illegal~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N18
cycloneive_lcell_comb \cpu|cpu|Equal149~5 (
	.dataa(\cpu|cpu|D_iw [13]),
	.datab(\cpu|cpu|D_iw [16]),
	.datac(\cpu|cpu|D_iw [12]),
	.datad(\cpu|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal149~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal149~5 .lut_mask = 16'h0200;
defparam \cpu|cpu|Equal149~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N24
cycloneive_lcell_comb \cpu|cpu|D_op_opx_rsv25 (
	.dataa(\cpu|cpu|Equal149~1_combout ),
	.datab(gnd),
	.datac(\cpu|cpu|D_iw [11]),
	.datad(\cpu|cpu|D_op_cmpge~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_op_opx_rsv25~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_op_opx_rsv25 .lut_mask = 16'hA000;
defparam \cpu|cpu|D_op_opx_rsv25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N28
cycloneive_lcell_comb \cpu|cpu|F_older_non_sequential~0 (
	.dataa(\cpu|cpu|Equal149~1_combout ),
	.datab(\cpu|cpu|Equal149~5_combout ),
	.datac(\cpu|cpu|D_op_opx_rsv17~0_combout ),
	.datad(\cpu|cpu|D_op_opx_rsv25~combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_older_non_sequential~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_older_non_sequential~0 .lut_mask = 16'h001F;
defparam \cpu|cpu|F_older_non_sequential~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N24
cycloneive_lcell_comb \cpu|cpu|D_ctrl_illegal~14 (
	.dataa(\cpu|cpu|D_ctrl_illegal~12_combout ),
	.datab(\cpu|cpu|D_ctrl_illegal~5_combout ),
	.datac(\cpu|cpu|D_ctrl_illegal~13_combout ),
	.datad(\cpu|cpu|F_older_non_sequential~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_illegal~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_illegal~14 .lut_mask = 16'h0800;
defparam \cpu|cpu|D_ctrl_illegal~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N4
cycloneive_lcell_comb \cpu|cpu|D_ctrl_flush_pipe_always~4 (
	.dataa(\cpu|cpu|D_iw [14]),
	.datab(\cpu|cpu|D_iw [11]),
	.datac(\cpu|cpu|D_iw [16]),
	.datad(\cpu|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_flush_pipe_always~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_flush_pipe_always~4 .lut_mask = 16'h008C;
defparam \cpu|cpu|D_ctrl_flush_pipe_always~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N6
cycloneive_lcell_comb \cpu|cpu|D_ctrl_flush_pipe_always~5 (
	.dataa(\cpu|cpu|D_iw [14]),
	.datab(\cpu|cpu|D_iw [11]),
	.datac(\cpu|cpu|D_iw [16]),
	.datad(\cpu|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_flush_pipe_always~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_flush_pipe_always~5 .lut_mask = 16'h3E0C;
defparam \cpu|cpu|D_ctrl_flush_pipe_always~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N0
cycloneive_lcell_comb \cpu|cpu|D_ctrl_flush_pipe_always~6 (
	.dataa(\cpu|cpu|D_iw [13]),
	.datab(\cpu|cpu|D_ctrl_flush_pipe_always~4_combout ),
	.datac(\cpu|cpu|D_iw [12]),
	.datad(\cpu|cpu|D_ctrl_flush_pipe_always~5_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_flush_pipe_always~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_flush_pipe_always~6 .lut_mask = 16'h040E;
defparam \cpu|cpu|D_ctrl_flush_pipe_always~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N8
cycloneive_lcell_comb \cpu|cpu|Equal149~7 (
	.dataa(\cpu|cpu|D_iw [12]),
	.datab(\cpu|cpu|D_iw [13]),
	.datac(\cpu|cpu|D_iw [16]),
	.datad(\cpu|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal149~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal149~7 .lut_mask = 16'h0008;
defparam \cpu|cpu|Equal149~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N26
cycloneive_lcell_comb \cpu|cpu|D_ctrl_flush_pipe_always~2 (
	.dataa(\cpu|cpu|D_iw [11]),
	.datab(\cpu|cpu|Equal149~0_combout ),
	.datac(\cpu|cpu|Equal149~7_combout ),
	.datad(\cpu|cpu|D_iw [14]),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_flush_pipe_always~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_flush_pipe_always~2 .lut_mask = 16'hA088;
defparam \cpu|cpu|D_ctrl_flush_pipe_always~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N12
cycloneive_lcell_comb \cpu|cpu|D_ctrl_flush_pipe_always~7 (
	.dataa(gnd),
	.datab(\cpu|cpu|D_ctrl_flush_pipe_always~6_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|D_ctrl_flush_pipe_always~2_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_flush_pipe_always~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_flush_pipe_always~7 .lut_mask = 16'hFFCC;
defparam \cpu|cpu|D_ctrl_flush_pipe_always~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N28
cycloneive_lcell_comb \cpu|cpu|D_ctrl_flush_pipe_always~9 (
	.dataa(\cpu|cpu|D_iw [14]),
	.datab(\cpu|cpu|D_iw [11]),
	.datac(\cpu|cpu|D_iw [16]),
	.datad(\cpu|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_flush_pipe_always~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_flush_pipe_always~9 .lut_mask = 16'h2C24;
defparam \cpu|cpu|D_ctrl_flush_pipe_always~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N20
cycloneive_lcell_comb \cpu|cpu|Equal149~6 (
	.dataa(\cpu|cpu|D_iw [13]),
	.datab(\cpu|cpu|D_iw [16]),
	.datac(\cpu|cpu|D_iw [12]),
	.datad(\cpu|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal149~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal149~6 .lut_mask = 16'h0800;
defparam \cpu|cpu|Equal149~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N26
cycloneive_lcell_comb \cpu|cpu|D_ctrl_flush_pipe_always~8 (
	.dataa(gnd),
	.datab(\cpu|cpu|D_iw [11]),
	.datac(gnd),
	.datad(\cpu|cpu|Equal149~6_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_flush_pipe_always~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_flush_pipe_always~8 .lut_mask = 16'h3300;
defparam \cpu|cpu|D_ctrl_flush_pipe_always~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N14
cycloneive_lcell_comb \cpu|cpu|D_ctrl_flush_pipe_always~10 (
	.dataa(\cpu|cpu|D_iw [13]),
	.datab(\cpu|cpu|D_ctrl_flush_pipe_always~9_combout ),
	.datac(\cpu|cpu|D_ctrl_flush_pipe_always~8_combout ),
	.datad(\cpu|cpu|D_iw [12]),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_flush_pipe_always~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_flush_pipe_always~10 .lut_mask = 16'hF8F0;
defparam \cpu|cpu|D_ctrl_flush_pipe_always~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N14
cycloneive_lcell_comb \cpu|cpu|D_ctrl_flush_pipe_always~11 (
	.dataa(\cpu|cpu|Equal95~1_combout ),
	.datab(\cpu|cpu|D_ctrl_illegal~14_combout ),
	.datac(\cpu|cpu|D_ctrl_flush_pipe_always~7_combout ),
	.datad(\cpu|cpu|D_ctrl_flush_pipe_always~10_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_flush_pipe_always~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_flush_pipe_always~11 .lut_mask = 16'hBBB3;
defparam \cpu|cpu|D_ctrl_flush_pipe_always~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y40_N15
dffeas \cpu|cpu|E_ctrl_flush_pipe_always (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_ctrl_flush_pipe_always~11_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_ctrl_flush_pipe_always~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_ctrl_flush_pipe_always .is_wysiwyg = "true";
defparam \cpu|cpu|E_ctrl_flush_pipe_always .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y40_N27
dffeas \cpu|cpu|M_ctrl_flush_pipe_always (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|E_ctrl_flush_pipe_always~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_ctrl_flush_pipe_always~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_ctrl_flush_pipe_always .is_wysiwyg = "true";
defparam \cpu|cpu|M_ctrl_flush_pipe_always .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y40_N25
dffeas \cpu|cpu|A_mem_baddr[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_mem_baddr [13]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mem_baddr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mem_baddr[13] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mem_baddr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N2
cycloneive_lcell_comb \cpu|cpu|W_mem_baddr[13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|A_mem_baddr [13]),
	.cin(gnd),
	.combout(\cpu|cpu|W_mem_baddr[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_mem_baddr[13]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|W_mem_baddr[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N3
dffeas \cpu|cpu|W_mem_baddr[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|W_mem_baddr[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_mem_baddr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_mem_baddr[13] .is_wysiwyg = "true";
defparam \cpu|cpu|W_mem_baddr[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y38_N27
dffeas \cpu|cpu|D_iw[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [10]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_iw [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_iw[10] .is_wysiwyg = "true";
defparam \cpu|cpu|D_iw[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N4
cycloneive_lcell_comb \cpu|cpu|F_ctrl_hi_imm16~0 (
	.dataa(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [3]),
	.datab(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [2]),
	.datac(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [5]),
	.datad(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [4]),
	.cin(gnd),
	.combout(\cpu|cpu|F_ctrl_hi_imm16~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ctrl_hi_imm16~0 .lut_mask = 16'hC080;
defparam \cpu|cpu|F_ctrl_hi_imm16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N16
cycloneive_lcell_comb \cpu|cpu|F_ctrl_hi_imm16~1 (
	.dataa(gnd),
	.datab(\cpu|cpu|F_ctrl_hi_imm16~0_combout ),
	.datac(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [0]),
	.datad(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [1]),
	.cin(gnd),
	.combout(\cpu|cpu|F_ctrl_hi_imm16~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ctrl_hi_imm16~1 .lut_mask = 16'h000C;
defparam \cpu|cpu|F_ctrl_hi_imm16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N17
dffeas \cpu|cpu|D_ctrl_hi_imm16 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_ctrl_hi_imm16~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_ctrl_hi_imm16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_hi_imm16 .is_wysiwyg = "true";
defparam \cpu|cpu|D_ctrl_hi_imm16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N26
cycloneive_lcell_comb \cpu|cpu|D_src2[16]~0 (
	.dataa(\cpu|cpu|D_iw [13]),
	.datab(\cpu|cpu|Equal95~1_combout ),
	.datac(\cpu|cpu|D_iw [12]),
	.datad(\cpu|cpu|D_iw [11]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2[16]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2[16]~0 .lut_mask = 16'h0040;
defparam \cpu|cpu|D_src2[16]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N24
cycloneive_lcell_comb \cpu|cpu|F_ctrl_src2_choose_imm~6 (
	.dataa(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [13]),
	.datab(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [11]),
	.datac(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|F_ctrl_src2_choose_imm~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ctrl_src2_choose_imm~6 .lut_mask = 16'h1010;
defparam \cpu|cpu|F_ctrl_src2_choose_imm~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N6
cycloneive_lcell_comb \cpu|cpu|F_ctrl_src2_choose_imm~3 (
	.dataa(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [3]),
	.datab(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [4]),
	.datac(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [12]),
	.datad(\cpu|cpu|F_ctrl_src2_choose_imm~6_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_ctrl_src2_choose_imm~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ctrl_src2_choose_imm~3 .lut_mask = 16'h8000;
defparam \cpu|cpu|F_ctrl_src2_choose_imm~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N14
cycloneive_lcell_comb \cpu|cpu|F_ctrl_src2_choose_imm~20 (
	.dataa(\cpu|cpu|F_ctrl_src2_choose_imm~3_combout ),
	.datab(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [2]),
	.datac(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [0]),
	.datad(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [1]),
	.cin(gnd),
	.combout(\cpu|cpu|F_ctrl_src2_choose_imm~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ctrl_src2_choose_imm~20 .lut_mask = 16'hF2FF;
defparam \cpu|cpu|F_ctrl_src2_choose_imm~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N15
dffeas \cpu|cpu|D_ctrl_src2_choose_imm (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_ctrl_src2_choose_imm~20_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_src2_choose_imm .is_wysiwyg = "true";
defparam \cpu|cpu|D_ctrl_src2_choose_imm .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N6
cycloneive_lcell_comb \cpu|cpu|D_src2[0]~3 (
	.dataa(\cpu|cpu|D_ctrl_hi_imm16~q ),
	.datab(\cpu|cpu|D_src2[16]~0_combout ),
	.datac(\cpu|cpu|Equal314~1_combout ),
	.datad(\cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2[0]~3 .lut_mask = 16'h22F0;
defparam \cpu|cpu|D_src2[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N1
dffeas \cpu|cpu|E_src2[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_src2[4]~25_combout ),
	.asdata(\cpu|cpu|D_iw [10]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|D_src2[0]~3_combout ),
	.sload(\cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2[4] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N28
cycloneive_lcell_comb \cpu|cpu|D_ctrl_shift_rot_left~2 (
	.dataa(\cpu|cpu|D_iw [13]),
	.datab(\cpu|cpu|D_iw [12]),
	.datac(\cpu|cpu|Equal95~1_combout ),
	.datad(\cpu|cpu|D_iw [14]),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_shift_rot_left~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_shift_rot_left~2 .lut_mask = 16'h0040;
defparam \cpu|cpu|D_ctrl_shift_rot_left~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y44_N29
dffeas \cpu|cpu|E_ctrl_shift_rot_left (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_ctrl_shift_rot_left~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_ctrl_shift_rot_left~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_ctrl_shift_rot_left .is_wysiwyg = "true";
defparam \cpu|cpu|E_ctrl_shift_rot_left .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N28
cycloneive_lcell_comb \cpu|cpu|E_rot_sel_fill0~0 (
	.dataa(\cpu|cpu|E_src2 [3]),
	.datab(gnd),
	.datac(\cpu|cpu|E_src2 [4]),
	.datad(\cpu|cpu|E_ctrl_shift_rot_left~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_rot_sel_fill0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_rot_sel_fill0~0 .lut_mask = 16'hFA00;
defparam \cpu|cpu|E_rot_sel_fill0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y44_N29
dffeas \cpu|cpu|M_rot_sel_fill0 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_rot_sel_fill0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_rot_sel_fill0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_rot_sel_fill0 .is_wysiwyg = "true";
defparam \cpu|cpu|M_rot_sel_fill0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N16
cycloneive_lcell_comb \cpu|cpu|D_ctrl_rot~2 (
	.dataa(\cpu|cpu|D_iw [13]),
	.datab(\cpu|cpu|Equal95~1_combout ),
	.datac(\cpu|cpu|D_iw [12]),
	.datad(\cpu|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_rot~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_rot~2 .lut_mask = 16'h0040;
defparam \cpu|cpu|D_ctrl_rot~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y44_N17
dffeas \cpu|cpu|E_ctrl_rot (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_ctrl_rot~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_ctrl_rot~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_ctrl_rot .is_wysiwyg = "true";
defparam \cpu|cpu|E_ctrl_rot .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N30
cycloneive_lcell_comb \cpu|cpu|E_rot_pass0~0 (
	.dataa(\cpu|cpu|E_src2 [3]),
	.datab(\cpu|cpu|E_src2 [4]),
	.datac(\cpu|cpu|E_ctrl_shift_rot_right~q ),
	.datad(\cpu|cpu|E_ctrl_rot~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_rot_pass0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_rot_pass0~0 .lut_mask = 16'hFF70;
defparam \cpu|cpu|E_rot_pass0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y44_N31
dffeas \cpu|cpu|M_rot_pass0 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_rot_pass0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_rot_pass0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_rot_pass0 .is_wysiwyg = "true";
defparam \cpu|cpu|M_rot_pass0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N30
cycloneive_lcell_comb \cpu|cpu|D_compare_op[0]~1 (
	.dataa(\cpu|cpu|Equal95~1_combout ),
	.datab(\cpu|cpu|D_op_cmpge~0_combout ),
	.datac(\cpu|cpu|D_iw [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|D_compare_op[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_compare_op[0]~1 .lut_mask = 16'hDCDC;
defparam \cpu|cpu|D_compare_op[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N31
dffeas \cpu|cpu|E_compare_op[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_compare_op[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_compare_op [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_compare_op[0] .is_wysiwyg = "true";
defparam \cpu|cpu|E_compare_op[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N2
cycloneive_lcell_comb \cpu|cpu|D_op_cmplt~0 (
	.dataa(\cpu|cpu|Equal149~1_combout ),
	.datab(\cpu|cpu|Equal95~1_combout ),
	.datac(\cpu|cpu|D_iw [11]),
	.datad(\cpu|cpu|D_iw [14]),
	.cin(gnd),
	.combout(\cpu|cpu|D_op_cmplt~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_op_cmplt~0 .lut_mask = 16'h0008;
defparam \cpu|cpu|D_op_cmplt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N6
cycloneive_lcell_comb \cpu|cpu|D_ctrl_alu_subtract~8 (
	.dataa(\cpu|cpu|D_iw [2]),
	.datab(\cpu|cpu|D_iw [4]),
	.datac(\cpu|cpu|D_iw [3]),
	.datad(\cpu|cpu|D_iw [1]),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_alu_subtract~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_alu_subtract~8 .lut_mask = 16'hD7EB;
defparam \cpu|cpu|D_ctrl_alu_subtract~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N22
cycloneive_lcell_comb \cpu|cpu|D_ctrl_alu_subtract~12 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|D_iw [0]),
	.datad(\cpu|cpu|D_ctrl_alu_subtract~8_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_alu_subtract~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_alu_subtract~12 .lut_mask = 16'hFFF0;
defparam \cpu|cpu|D_ctrl_alu_subtract~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N2
cycloneive_lcell_comb \cpu|cpu|D_ctrl_alu_signed_comparison~0 (
	.dataa(\cpu|cpu|D_op_cmplt~0_combout ),
	.datab(\cpu|cpu|D_iw [5]),
	.datac(\cpu|cpu|D_ctrl_alu_subtract~12_combout ),
	.datad(\cpu|cpu|D_op_cmpge~combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_alu_signed_comparison~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_alu_signed_comparison~0 .lut_mask = 16'hFFAB;
defparam \cpu|cpu|D_ctrl_alu_signed_comparison~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y48_N3
dffeas \cpu|cpu|E_ctrl_alu_signed_comparison (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_ctrl_alu_signed_comparison~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_ctrl_alu_signed_comparison~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_ctrl_alu_signed_comparison .is_wysiwyg = "true";
defparam \cpu|cpu|E_ctrl_alu_signed_comparison .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N8
cycloneive_lcell_comb \cpu|cpu|Add8~0 (
	.dataa(gnd),
	.datab(\cpu|cpu|E_ctrl_alu_signed_comparison~q ),
	.datac(\cpu|cpu|E_ctrl_alu_subtract~q ),
	.datad(\cpu|cpu|E_src2 [31]),
	.cin(gnd),
	.combout(\cpu|cpu|Add8~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add8~0 .lut_mask = 16'hC33C;
defparam \cpu|cpu|Add8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N26
cycloneive_lcell_comb \cpu|cpu|D_ctrl_mem16~0 (
	.dataa(gnd),
	.datab(\cpu|cpu|D_iw [0]),
	.datac(\cpu|cpu|D_iw [3]),
	.datad(\cpu|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_mem16~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_mem16~0 .lut_mask = 16'h00C0;
defparam \cpu|cpu|D_ctrl_mem16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y44_N27
dffeas \cpu|cpu|E_ctrl_mem16 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_ctrl_mem16~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_ctrl_mem16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_ctrl_mem16 .is_wysiwyg = "true";
defparam \cpu|cpu|E_ctrl_mem16 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y41_N11
dffeas \cpu|cpu|A_exc_any (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_exc_any~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_exc_any~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_exc_any .is_wysiwyg = "true";
defparam \cpu|cpu|A_exc_any .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N16
cycloneive_lcell_comb \cpu|cpu|Equal149~11 (
	.dataa(\cpu|cpu|D_iw [13]),
	.datab(\cpu|cpu|D_iw [16]),
	.datac(\cpu|cpu|D_iw [12]),
	.datad(\cpu|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal149~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal149~11 .lut_mask = 16'h8000;
defparam \cpu|cpu|Equal149~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N14
cycloneive_lcell_comb \cpu|cpu|Equal149~10 (
	.dataa(\cpu|cpu|D_iw [12]),
	.datab(\cpu|cpu|D_iw [13]),
	.datac(\cpu|cpu|D_iw [16]),
	.datad(\cpu|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal149~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal149~10 .lut_mask = 16'h0080;
defparam \cpu|cpu|Equal149~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N0
cycloneive_lcell_comb \cpu|cpu|D_ctrl_late_result~0 (
	.dataa(\cpu|cpu|Equal149~11_combout ),
	.datab(gnd),
	.datac(\cpu|cpu|D_iw [11]),
	.datad(\cpu|cpu|Equal149~10_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_late_result~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_late_result~0 .lut_mask = 16'hF0A0;
defparam \cpu|cpu|D_ctrl_late_result~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N20
cycloneive_lcell_comb \cpu|cpu|D_ctrl_mul_lsw~0 (
	.dataa(\cpu|cpu|D_ctrl_late_result~0_combout ),
	.datab(\cpu|cpu|Equal95~11_combout ),
	.datac(\cpu|cpu|Equal95~0_combout ),
	.datad(\cpu|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_mul_lsw~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_mul_lsw~0 .lut_mask = 16'hA0CC;
defparam \cpu|cpu|D_ctrl_mul_lsw~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N6
cycloneive_lcell_comb \cpu|cpu|D_ctrl_mul_lsw~1 (
	.dataa(gnd),
	.datab(\cpu|cpu|D_iw [5]),
	.datac(gnd),
	.datad(\cpu|cpu|D_ctrl_mul_lsw~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_mul_lsw~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_mul_lsw~1 .lut_mask = 16'hCC00;
defparam \cpu|cpu|D_ctrl_mul_lsw~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y44_N7
dffeas \cpu|cpu|E_ctrl_mul_lsw (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_ctrl_mul_lsw~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_ctrl_mul_lsw~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_ctrl_mul_lsw .is_wysiwyg = "true";
defparam \cpu|cpu|E_ctrl_mul_lsw .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N4
cycloneive_lcell_comb \cpu|cpu|M_ctrl_mul_lsw~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|E_ctrl_mul_lsw~q ),
	.cin(gnd),
	.combout(\cpu|cpu|M_ctrl_mul_lsw~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_ctrl_mul_lsw~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|M_ctrl_mul_lsw~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y43_N5
dffeas \cpu|cpu|M_ctrl_mul_lsw (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_ctrl_mul_lsw~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_ctrl_mul_lsw~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_ctrl_mul_lsw .is_wysiwyg = "true";
defparam \cpu|cpu|M_ctrl_mul_lsw .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y43_N23
dffeas \cpu|cpu|A_ctrl_mul_lsw (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_ctrl_mul_lsw~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_ctrl_mul_lsw~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_ctrl_mul_lsw .is_wysiwyg = "true";
defparam \cpu|cpu|A_ctrl_mul_lsw .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N28
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[12]~9 (
	.dataa(\cpu|cpu|A_slow_inst_sel~q ),
	.datab(\cpu|cpu|A_exc_any~q ),
	.datac(\cpu|cpu|A_ctrl_mul_lsw~q ),
	.datad(\cpu|cpu|A_ctrl_shift_rot~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[12]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[12]~9 .lut_mask = 16'hCFCD;
defparam \cpu|cpu|A_wr_data_unfiltered[12]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N8
cycloneive_lcell_comb \cpu|cpu|D_ctrl_ld~0 (
	.dataa(\cpu|cpu|D_iw [1]),
	.datab(\cpu|cpu|D_iw [2]),
	.datac(\cpu|cpu|D_iw [0]),
	.datad(\cpu|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_ld~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_ld~0 .lut_mask = 16'h80A0;
defparam \cpu|cpu|D_ctrl_ld~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y44_N9
dffeas \cpu|cpu|E_ctrl_ld (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_ctrl_ld~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_ctrl_ld~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_ctrl_ld .is_wysiwyg = "true";
defparam \cpu|cpu|E_ctrl_ld .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y42_N21
dffeas \cpu|cpu|M_ctrl_ld (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|E_ctrl_ld~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_ctrl_ld~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_ctrl_ld .is_wysiwyg = "true";
defparam \cpu|cpu|M_ctrl_ld .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N14
cycloneive_lcell_comb \cpu|cpu|E_src2[19]~20 (
	.dataa(\cpu|cpu|D_iw [21]),
	.datab(\cpu|cpu|D_iw [9]),
	.datac(gnd),
	.datad(\cpu|cpu|D_ctrl_hi_imm16~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_src2[19]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src2[19]~20 .lut_mask = 16'hCCAA;
defparam \cpu|cpu|E_src2[19]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N17
dffeas \cpu|cpu|M_dst_regnum[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|E_dst_regnum [1]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_dst_regnum [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_dst_regnum[1] .is_wysiwyg = "true";
defparam \cpu|cpu|M_dst_regnum[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y41_N3
dffeas \cpu|cpu|A_dst_regnum_from_M[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_dst_regnum [1]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dst_regnum_from_M [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dst_regnum_from_M[1] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dst_regnum_from_M[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N20
cycloneive_lcell_comb \cpu|cpu|A_pipe_flush_waddr_nxt~6 (
	.dataa(gnd),
	.datab(\cpu|cpu|M_exc_break_inst_pri15~q ),
	.datac(\cpu|cpu|hbreak_req~1_combout ),
	.datad(\cpu|cpu|M_norm_intr_req~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_pipe_flush_waddr_nxt~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_pipe_flush_waddr_nxt~6 .lut_mask = 16'hF0FC;
defparam \cpu|cpu|A_pipe_flush_waddr_nxt~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N21
dffeas \cpu|cpu|A_exc_break (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_pipe_flush_waddr_nxt~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_exc_break~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_exc_break .is_wysiwyg = "true";
defparam \cpu|cpu|A_exc_break .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N2
cycloneive_lcell_comb \cpu|cpu|A_dst_regnum~1 (
	.dataa(\cpu|cpu|A_exc_any~q ),
	.datab(gnd),
	.datac(\cpu|cpu|A_dst_regnum_from_M [1]),
	.datad(\cpu|cpu|A_exc_break~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_dst_regnum~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dst_regnum~1 .lut_mask = 16'hFF50;
defparam \cpu|cpu|A_dst_regnum~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y41_N27
dffeas \cpu|cpu|E_dst_regnum[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_dst_regnum[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_dst_regnum [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_dst_regnum[2] .is_wysiwyg = "true";
defparam \cpu|cpu|E_dst_regnum[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y41_N27
dffeas \cpu|cpu|M_dst_regnum[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|E_dst_regnum [2]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_dst_regnum [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_dst_regnum[2] .is_wysiwyg = "true";
defparam \cpu|cpu|M_dst_regnum[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y41_N5
dffeas \cpu|cpu|A_dst_regnum_from_M[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_dst_regnum [2]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dst_regnum_from_M [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dst_regnum_from_M[2] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dst_regnum_from_M[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N4
cycloneive_lcell_comb \cpu|cpu|A_dst_regnum~2 (
	.dataa(\cpu|cpu|A_exc_any~q ),
	.datab(gnd),
	.datac(\cpu|cpu|A_dst_regnum_from_M [2]),
	.datad(\cpu|cpu|A_exc_break~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_dst_regnum~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dst_regnum~2 .lut_mask = 16'hFFFA;
defparam \cpu|cpu|A_dst_regnum~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N20
cycloneive_lcell_comb \cpu|cpu|D_dst_regnum[3]~4 (
	.dataa(\cpu|cpu|D_iw [25]),
	.datab(\cpu|cpu|D_ctrl_b_is_dst~q ),
	.datac(\cpu|cpu|D_dst_regnum[4]~2_combout ),
	.datad(\cpu|cpu|D_iw [20]),
	.cin(gnd),
	.combout(\cpu|cpu|D_dst_regnum[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_dst_regnum[3]~4 .lut_mask = 16'hBF8F;
defparam \cpu|cpu|D_dst_regnum[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N21
dffeas \cpu|cpu|E_dst_regnum[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_dst_regnum[3]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_dst_regnum [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_dst_regnum[3] .is_wysiwyg = "true";
defparam \cpu|cpu|E_dst_regnum[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y41_N15
dffeas \cpu|cpu|M_dst_regnum[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|E_dst_regnum [3]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_dst_regnum [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_dst_regnum[3] .is_wysiwyg = "true";
defparam \cpu|cpu|M_dst_regnum[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y41_N31
dffeas \cpu|cpu|A_dst_regnum_from_M[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_dst_regnum [3]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dst_regnum_from_M [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dst_regnum_from_M[3] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dst_regnum_from_M[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N30
cycloneive_lcell_comb \cpu|cpu|A_dst_regnum~3 (
	.dataa(\cpu|cpu|A_exc_any~q ),
	.datab(gnd),
	.datac(\cpu|cpu|A_dst_regnum_from_M [3]),
	.datad(\cpu|cpu|A_exc_break~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_dst_regnum~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dst_regnum~3 .lut_mask = 16'hFFFA;
defparam \cpu|cpu|A_dst_regnum~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N10
cycloneive_lcell_comb \cpu|cpu|rf_b_rd_port_addr[0]~0 (
	.dataa(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [22]),
	.datab(\cpu|cpu|F_stall~0_combout ),
	.datac(\cpu|cpu|D_iw [22]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|rf_b_rd_port_addr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|rf_b_rd_port_addr[0]~0 .lut_mask = 16'hE2E2;
defparam \cpu|cpu|rf_b_rd_port_addr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N1
dffeas \cpu|cpu|D_iw[23] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [23]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_iw [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_iw[23] .is_wysiwyg = "true";
defparam \cpu|cpu|D_iw[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N12
cycloneive_lcell_comb \cpu|cpu|rf_b_rd_port_addr[1]~1 (
	.dataa(\cpu|cpu|D_iw [23]),
	.datab(\cpu|cpu|F_stall~0_combout ),
	.datac(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [23]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|rf_b_rd_port_addr[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|rf_b_rd_port_addr[1]~1 .lut_mask = 16'hB8B8;
defparam \cpu|cpu|rf_b_rd_port_addr[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y40_N17
dffeas \cpu|cpu|D_iw[24] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [24]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_iw [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_iw[24] .is_wysiwyg = "true";
defparam \cpu|cpu|D_iw[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N16
cycloneive_lcell_comb \cpu|cpu|rf_b_rd_port_addr[2]~2 (
	.dataa(gnd),
	.datab(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [24]),
	.datac(\cpu|cpu|D_iw [24]),
	.datad(\cpu|cpu|F_stall~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|rf_b_rd_port_addr[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|rf_b_rd_port_addr[2]~2 .lut_mask = 16'hF0CC;
defparam \cpu|cpu|rf_b_rd_port_addr[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N30
cycloneive_lcell_comb \cpu|cpu|rf_b_rd_port_addr[3]~3 (
	.dataa(gnd),
	.datab(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [25]),
	.datac(\cpu|cpu|D_iw [25]),
	.datad(\cpu|cpu|F_stall~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|rf_b_rd_port_addr[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|rf_b_rd_port_addr[3]~3 .lut_mask = 16'hF0CC;
defparam \cpu|cpu|rf_b_rd_port_addr[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N28
cycloneive_lcell_comb \cpu|cpu|rf_b_rd_port_addr[4]~4 (
	.dataa(gnd),
	.datab(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [26]),
	.datac(\cpu|cpu|D_iw [26]),
	.datad(\cpu|cpu|F_stall~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|rf_b_rd_port_addr[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|rf_b_rd_port_addr[4]~4 .lut_mask = 16'hF0CC;
defparam \cpu|cpu|rf_b_rd_port_addr[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N30
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[7]~0 (
	.dataa(\cpu|cpu|A_slow_inst_sel~q ),
	.datab(\cpu|cpu|A_exc_any~q ),
	.datac(\cpu|cpu|A_ctrl_mul_lsw~q ),
	.datad(\cpu|cpu|A_ctrl_shift_rot~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[7]~0 .lut_mask = 16'hCCCD;
defparam \cpu|cpu|A_wr_data_unfiltered[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N10
cycloneive_lcell_comb \cpu|cpu|Add8~31 (
	.dataa(gnd),
	.datab(\cpu|cpu|E_ctrl_alu_subtract~q ),
	.datac(\cpu|cpu|E_src2 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|Add8~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add8~31 .lut_mask = 16'h3C3C;
defparam \cpu|cpu|Add8~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N14
cycloneive_lcell_comb \cpu|cpu|Add8~33 (
	.dataa(gnd),
	.datab(\cpu|cpu|E_ctrl_alu_subtract~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\cpu|cpu|Add8~33_cout ));
// synopsys translate_off
defparam \cpu|cpu|Add8~33 .lut_mask = 16'h00CC;
defparam \cpu|cpu|Add8~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N16
cycloneive_lcell_comb \cpu|cpu|Add8~34 (
	.dataa(\cpu|cpu|E_src1[0]~_Duplicate_2_q ),
	.datab(\cpu|cpu|Add8~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add8~33_cout ),
	.combout(\cpu|cpu|Add8~34_combout ),
	.cout(\cpu|cpu|Add8~35 ));
// synopsys translate_off
defparam \cpu|cpu|Add8~34 .lut_mask = 16'h9617;
defparam \cpu|cpu|Add8~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y40_N29
dffeas \cpu|cpu|M_mem_baddr[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|Add8~34_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_mem_baddr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_mem_baddr[0] .is_wysiwyg = "true";
defparam \cpu|cpu|M_mem_baddr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N14
cycloneive_lcell_comb \cpu|cpu|M_ld_align_sh8 (
	.dataa(gnd),
	.datab(\cpu|cpu|M_mem_baddr [0]),
	.datac(\cpu|cpu|M_exc_any~combout ),
	.datad(\cpu|cpu|M_ctrl_ld8~q ),
	.cin(gnd),
	.combout(\cpu|cpu|M_ld_align_sh8~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_ld_align_sh8 .lut_mask = 16'h0C00;
defparam \cpu|cpu|M_ld_align_sh8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N15
dffeas \cpu|cpu|A_ld_align_sh8 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_ld_align_sh8~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_ld_align_sh8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_ld_align_sh8 .is_wysiwyg = "true";
defparam \cpu|cpu|A_ld_align_sh8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N18
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[7]~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|A_wr_data_unfiltered[7]~0_combout ),
	.datad(\cpu|cpu|A_ld_align_sh8~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[7]~2 .lut_mask = 16'hFF0F;
defparam \cpu|cpu|A_wr_data_unfiltered[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y48_N11
dffeas \cpu|cpu|M_alu_result[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_alu_result [1]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_alu_result [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_alu_result[1] .is_wysiwyg = "true";
defparam \cpu|cpu|M_alu_result[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N12
cycloneive_lcell_comb \cpu|cpu|M_inst_result[1]~49 (
	.dataa(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [1]),
	.datab(\cpu|cpu|M_ctrl_ld~q ),
	.datac(\cpu|cpu|M_inst_result[8]~1_combout ),
	.datad(\cpu|cpu|M_alu_result [1]),
	.cin(gnd),
	.combout(\cpu|cpu|M_inst_result[1]~49_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_inst_result[1]~49 .lut_mask = 16'h0B08;
defparam \cpu|cpu|M_inst_result[1]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y46_N13
dffeas \cpu|cpu|A_inst_result[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_inst_result[1]~49_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_inst_result [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_inst_result[1] .is_wysiwyg = "true";
defparam \cpu|cpu|A_inst_result[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N28
cycloneive_lcell_comb \cpu|cpu|E_ctrl_jmp_indirect_nxt~3 (
	.dataa(\cpu|cpu|D_iw [12]),
	.datab(\cpu|cpu|Equal95~1_combout ),
	.datac(\cpu|cpu|D_iw [11]),
	.datad(\cpu|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\cpu|cpu|E_ctrl_jmp_indirect_nxt~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_ctrl_jmp_indirect_nxt~3 .lut_mask = 16'h0040;
defparam \cpu|cpu|E_ctrl_jmp_indirect_nxt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N6
cycloneive_lcell_comb \cpu|cpu|E_valid_jmp_indirect~0 (
	.dataa(\cpu|cpu|D_data_depend~2_combout ),
	.datab(\cpu|cpu|D_issue~q ),
	.datac(\cpu|cpu|M_pipe_flush~q ),
	.datad(\cpu|cpu|E_ctrl_jmp_indirect_nxt~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_valid_jmp_indirect~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_valid_jmp_indirect~0 .lut_mask = 16'h4000;
defparam \cpu|cpu|E_valid_jmp_indirect~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N7
dffeas \cpu|cpu|E_valid_jmp_indirect (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_valid_jmp_indirect~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_valid_jmp_indirect~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_valid_jmp_indirect .is_wysiwyg = "true";
defparam \cpu|cpu|E_valid_jmp_indirect .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N8
cycloneive_lcell_comb \cpu|cpu|F_ic_data_rd_addr_nxt[0]~1 (
	.dataa(\cpu|cpu|A_pipe_flush~q ),
	.datab(\cpu|cpu|E_valid_jmp_indirect~q ),
	.datac(\cpu|cpu|M_pipe_flush~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ic_data_rd_addr_nxt[0]~1 .lut_mask = 16'hEAEA;
defparam \cpu|cpu|F_ic_data_rd_addr_nxt[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N14
cycloneive_lcell_comb \cpu|cpu|rf_a_rd_port_addr[0]~0 (
	.dataa(\cpu|cpu|F_stall~0_combout ),
	.datab(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [27]),
	.datac(\cpu|cpu|D_iw [27]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|rf_a_rd_port_addr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|rf_a_rd_port_addr[0]~0 .lut_mask = 16'hE4E4;
defparam \cpu|cpu|rf_a_rd_port_addr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y41_N17
dffeas \cpu|cpu|D_iw[28] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [28]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_iw [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_iw[28] .is_wysiwyg = "true";
defparam \cpu|cpu|D_iw[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N16
cycloneive_lcell_comb \cpu|cpu|rf_a_rd_port_addr[1]~1 (
	.dataa(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [28]),
	.datab(gnd),
	.datac(\cpu|cpu|D_iw [28]),
	.datad(\cpu|cpu|F_stall~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|rf_a_rd_port_addr[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|rf_a_rd_port_addr[1]~1 .lut_mask = 16'hF0AA;
defparam \cpu|cpu|rf_a_rd_port_addr[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y41_N9
dffeas \cpu|cpu|D_iw[29] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [29]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_iw [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_iw[29] .is_wysiwyg = "true";
defparam \cpu|cpu|D_iw[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N8
cycloneive_lcell_comb \cpu|cpu|rf_a_rd_port_addr[2]~2 (
	.dataa(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [29]),
	.datab(gnd),
	.datac(\cpu|cpu|D_iw [29]),
	.datad(\cpu|cpu|F_stall~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|rf_a_rd_port_addr[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|rf_a_rd_port_addr[2]~2 .lut_mask = 16'hF0AA;
defparam \cpu|cpu|rf_a_rd_port_addr[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N4
cycloneive_lcell_comb \cpu|cpu|E_src2[20]~7 (
	.dataa(\cpu|cpu|D_iw [21]),
	.datab(\cpu|cpu|D_iw [10]),
	.datac(gnd),
	.datad(\cpu|cpu|D_ctrl_hi_imm16~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_src2[20]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src2[20]~7 .lut_mask = 16'hCCAA;
defparam \cpu|cpu|E_src2[20]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N20
cycloneive_lcell_comb \cpu|cpu|D_ctrl_illegal~2 (
	.dataa(\cpu|cpu|D_iw [14]),
	.datab(\cpu|cpu|D_iw [13]),
	.datac(\cpu|cpu|D_iw [11]),
	.datad(\cpu|cpu|D_iw [12]),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_illegal~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_illegal~2 .lut_mask = 16'h08C0;
defparam \cpu|cpu|D_ctrl_illegal~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N30
cycloneive_lcell_comb \cpu|cpu|D_ctrl_illegal~3 (
	.dataa(\cpu|cpu|D_ctrl_flush_pipe_always~2_combout ),
	.datab(\cpu|cpu|D_iw [15]),
	.datac(\cpu|cpu|D_iw [16]),
	.datad(\cpu|cpu|D_ctrl_illegal~2_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_illegal~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_illegal~3 .lut_mask = 16'hEAAA;
defparam \cpu|cpu|D_ctrl_illegal~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N8
cycloneive_lcell_comb \cpu|cpu|Equal149~4 (
	.dataa(\cpu|cpu|D_iw [13]),
	.datab(\cpu|cpu|D_iw [16]),
	.datac(\cpu|cpu|D_iw [12]),
	.datad(\cpu|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal149~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal149~4 .lut_mask = 16'h0008;
defparam \cpu|cpu|Equal149~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N30
cycloneive_lcell_comb \cpu|cpu|D_ctrl_illegal~0 (
	.dataa(\cpu|cpu|Equal149~5_combout ),
	.datab(\cpu|cpu|D_iw [14]),
	.datac(\cpu|cpu|Equal149~4_combout ),
	.datad(\cpu|cpu|Equal149~6_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_illegal~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_illegal~0 .lut_mask = 16'hEEE2;
defparam \cpu|cpu|D_ctrl_illegal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N12
cycloneive_lcell_comb \cpu|cpu|D_ctrl_illegal~1 (
	.dataa(gnd),
	.datab(\cpu|cpu|D_iw [11]),
	.datac(gnd),
	.datad(\cpu|cpu|D_ctrl_illegal~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_illegal~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_illegal~1 .lut_mask = 16'h3300;
defparam \cpu|cpu|D_ctrl_illegal~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N10
cycloneive_lcell_comb \cpu|cpu|D_ctrl_illegal~15 (
	.dataa(\cpu|cpu|D_ctrl_illegal~3_combout ),
	.datab(\cpu|cpu|D_ctrl_illegal~14_combout ),
	.datac(\cpu|cpu|Equal95~1_combout ),
	.datad(\cpu|cpu|D_ctrl_illegal~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_illegal~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_illegal~15 .lut_mask = 16'hF3B3;
defparam \cpu|cpu|D_ctrl_illegal~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y47_N11
dffeas \cpu|cpu|E_ctrl_illegal (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_ctrl_illegal~15_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_ctrl_illegal~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_ctrl_illegal .is_wysiwyg = "true";
defparam \cpu|cpu|E_ctrl_illegal .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N16
cycloneive_lcell_comb \cpu|cpu|M_exc_illegal_inst_pri15~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|E_ctrl_illegal~q ),
	.cin(gnd),
	.combout(\cpu|cpu|M_exc_illegal_inst_pri15~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_exc_illegal_inst_pri15~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|M_exc_illegal_inst_pri15~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y47_N17
dffeas \cpu|cpu|M_exc_illegal_inst_pri15 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_exc_illegal_inst_pri15~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_exc_illegal_inst_pri15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_exc_illegal_inst_pri15 .is_wysiwyg = "true";
defparam \cpu|cpu|M_exc_illegal_inst_pri15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N8
cycloneive_lcell_comb \cpu|cpu|E_ctrl_trap_inst_nxt (
	.dataa(\cpu|cpu|Equal149~4_combout ),
	.datab(\cpu|cpu|D_op_cmpge~0_combout ),
	.datac(\cpu|cpu|D_iw [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|E_ctrl_trap_inst_nxt~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_ctrl_trap_inst_nxt .lut_mask = 16'h8080;
defparam \cpu|cpu|E_ctrl_trap_inst_nxt .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y48_N9
dffeas \cpu|cpu|E_ctrl_trap_inst (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_ctrl_trap_inst_nxt~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_ctrl_trap_inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_ctrl_trap_inst .is_wysiwyg = "true";
defparam \cpu|cpu|E_ctrl_trap_inst .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y48_N15
dffeas \cpu|cpu|M_exc_trap_inst_pri15 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|E_ctrl_trap_inst~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_exc_trap_inst_pri15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_exc_trap_inst_pri15 .is_wysiwyg = "true";
defparam \cpu|cpu|M_exc_trap_inst_pri15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N6
cycloneive_lcell_comb \cpu|cpu|D_ctrl_unimp_trap~1 (
	.dataa(\cpu|cpu|D_iw [15]),
	.datab(\cpu|cpu|D_iw [11]),
	.datac(\cpu|cpu|D_iw [12]),
	.datad(\cpu|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_unimp_trap~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_unimp_trap~1 .lut_mask = 16'h05C0;
defparam \cpu|cpu|D_ctrl_unimp_trap~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N18
cycloneive_lcell_comb \cpu|cpu|D_ctrl_unimp_trap~0 (
	.dataa(\cpu|cpu|D_iw [15]),
	.datab(\cpu|cpu|D_iw [11]),
	.datac(\cpu|cpu|D_iw [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_unimp_trap~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_unimp_trap~0 .lut_mask = 16'h8080;
defparam \cpu|cpu|D_ctrl_unimp_trap~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N24
cycloneive_lcell_comb \cpu|cpu|D_ctrl_unimp_trap~2 (
	.dataa(\cpu|cpu|D_ctrl_unimp_trap~1_combout ),
	.datab(\cpu|cpu|Equal95~5_combout ),
	.datac(\cpu|cpu|D_iw [14]),
	.datad(\cpu|cpu|D_ctrl_unimp_trap~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_unimp_trap~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_unimp_trap~2 .lut_mask = 16'hCE0A;
defparam \cpu|cpu|D_ctrl_unimp_trap~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N4
cycloneive_lcell_comb \cpu|cpu|D_ctrl_unimp_trap~3 (
	.dataa(\cpu|cpu|D_iw [13]),
	.datab(gnd),
	.datac(\cpu|cpu|Equal95~1_combout ),
	.datad(\cpu|cpu|D_ctrl_unimp_trap~2_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_unimp_trap~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_unimp_trap~3 .lut_mask = 16'hA000;
defparam \cpu|cpu|D_ctrl_unimp_trap~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y44_N5
dffeas \cpu|cpu|E_ctrl_unimp_trap (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_ctrl_unimp_trap~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_ctrl_unimp_trap~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_ctrl_unimp_trap .is_wysiwyg = "true";
defparam \cpu|cpu|E_ctrl_unimp_trap .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y41_N25
dffeas \cpu|cpu|M_exc_unimp_inst_pri15 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|E_ctrl_unimp_trap~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_exc_unimp_inst_pri15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_exc_unimp_inst_pri15 .is_wysiwyg = "true";
defparam \cpu|cpu|M_exc_unimp_inst_pri15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N24
cycloneive_lcell_comb \cpu|cpu|M_exc_any~0 (
	.dataa(\cpu|cpu|M_exc_illegal_inst_pri15~q ),
	.datab(\cpu|cpu|M_exc_trap_inst_pri15~q ),
	.datac(\cpu|cpu|M_exc_unimp_inst_pri15~q ),
	.datad(\cpu|cpu|M_exc_break_inst_pri15~q ),
	.cin(gnd),
	.combout(\cpu|cpu|M_exc_any~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_exc_any~0 .lut_mask = 16'h0001;
defparam \cpu|cpu|M_exc_any~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N6
cycloneive_lcell_comb \cpu|cpu|Equal212~1 (
	.dataa(\cpu|cpu|E_iw [0]),
	.datab(gnd),
	.datac(\cpu|cpu|E_iw [1]),
	.datad(\cpu|cpu|E_iw [4]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal212~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal212~1 .lut_mask = 16'h00A0;
defparam \cpu|cpu|Equal212~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y41_N7
dffeas \cpu|cpu|M_ctrl_ld8_ld16 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|Equal212~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_ctrl_ld8_ld16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_ctrl_ld8_ld16 .is_wysiwyg = "true";
defparam \cpu|cpu|M_ctrl_ld8_ld16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N14
cycloneive_lcell_comb \cpu|cpu|M_ld_align_byte2_byte3_fill (
	.dataa(\cpu|cpu|M_norm_intr_req~q ),
	.datab(\cpu|cpu|M_exc_any~0_combout ),
	.datac(\cpu|cpu|hbreak_req~1_combout ),
	.datad(\cpu|cpu|M_ctrl_ld8_ld16~q ),
	.cin(gnd),
	.combout(\cpu|cpu|M_ld_align_byte2_byte3_fill~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_ld_align_byte2_byte3_fill .lut_mask = 16'h0400;
defparam \cpu|cpu|M_ld_align_byte2_byte3_fill .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N15
dffeas \cpu|cpu|A_ld_align_byte2_byte3_fill (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_ld_align_byte2_byte3_fill~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_ld_align_byte2_byte3_fill~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_ld_align_byte2_byte3_fill .is_wysiwyg = "true";
defparam \cpu|cpu|A_ld_align_byte2_byte3_fill .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N24
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[16]~8 (
	.dataa(\cpu|cpu|A_ld_align_byte2_byte3_fill~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|A_wr_data_unfiltered[7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[16]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[16]~8 .lut_mask = 16'hAA00;
defparam \cpu|cpu|A_wr_data_unfiltered[16]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N2
cycloneive_lcell_comb \cpu|cpu|Add8~27 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|E_ctrl_alu_subtract~q ),
	.datad(\cpu|cpu|E_src2 [4]),
	.cin(gnd),
	.combout(\cpu|cpu|Add8~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add8~27 .lut_mask = 16'h0FF0;
defparam \cpu|cpu|Add8~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N22
cycloneive_lcell_comb \cpu|cpu|Add8~40 (
	.dataa(\cpu|cpu|E_src1[3]~_Duplicate_2_q ),
	.datab(\cpu|cpu|Add8~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add8~39 ),
	.combout(\cpu|cpu|Add8~40_combout ),
	.cout(\cpu|cpu|Add8~41 ));
// synopsys translate_off
defparam \cpu|cpu|Add8~40 .lut_mask = 16'h698E;
defparam \cpu|cpu|Add8~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N24
cycloneive_lcell_comb \cpu|cpu|Add8~42 (
	.dataa(\cpu|cpu|E_src1[4]~_Duplicate_2_q ),
	.datab(\cpu|cpu|Add8~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add8~41 ),
	.combout(\cpu|cpu|Add8~42_combout ),
	.cout(\cpu|cpu|Add8~43 ));
// synopsys translate_off
defparam \cpu|cpu|Add8~42 .lut_mask = 16'h9617;
defparam \cpu|cpu|Add8~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y48_N25
dffeas \cpu|cpu|M_mem_baddr[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|Add8~42_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_mem_baddr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_mem_baddr[4] .is_wysiwyg = "true";
defparam \cpu|cpu|M_mem_baddr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y36_N11
dffeas \cpu|cpu|A_mem_baddr[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_mem_baddr [4]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mem_baddr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mem_baddr[4] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mem_baddr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N30
cycloneive_lcell_comb \cpu|cpu|A_dc_fill_dp_offset_nxt[2]~2 (
	.dataa(\cpu|cpu|A_dc_fill_dp_offset [0]),
	.datab(\cpu|cpu|A_dc_fill_dp_offset [1]),
	.datac(\cpu|cpu|A_dc_fill_dp_offset [2]),
	.datad(\cpu|cpu|A_dc_fill_starting~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_fill_dp_offset_nxt[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_fill_dp_offset_nxt[2]~2 .lut_mask = 16'h0078;
defparam \cpu|cpu|A_dc_fill_dp_offset_nxt[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y40_N31
dffeas \cpu|cpu|A_dc_fill_dp_offset[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_fill_dp_offset_nxt[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|A_dc_rd_data_cnt[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_fill_dp_offset [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_fill_dp_offset[2] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_fill_dp_offset[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N18
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_addr[2]~2 (
	.dataa(\cpu|cpu|A_dc_fill_active~q ),
	.datab(\cpu|cpu|A_mem_baddr [4]),
	.datac(\cpu|cpu|A_dc_fill_dp_offset [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_addr[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_addr[2]~2 .lut_mask = 16'hE4E4;
defparam \cpu|cpu|dc_data_wr_port_addr[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N30
cycloneive_lcell_comb \cpu|cpu|A_mem_baddr[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|M_mem_baddr [7]),
	.cin(gnd),
	.combout(\cpu|cpu|A_mem_baddr[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_mem_baddr[7]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|A_mem_baddr[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y41_N31
dffeas \cpu|cpu|A_mem_baddr[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_mem_baddr[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mem_baddr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mem_baddr[7] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mem_baddr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N24
cycloneive_lcell_comb \cpu|cpu|D_src2[5]~2 (
	.dataa(\cpu|cpu|D_ctrl_hi_imm16~q ),
	.datab(\cpu|cpu|D_src2[16]~0_combout ),
	.datac(\cpu|cpu|Equal314~1_combout ),
	.datad(\cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2[5]~2 .lut_mask = 16'hEEF0;
defparam \cpu|cpu|D_src2[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N1
dffeas \cpu|cpu|E_src2[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_src2[8]~29_combout ),
	.asdata(\cpu|cpu|D_iw [14]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|D_src2[5]~2_combout ),
	.sload(\cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2[8] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N6
cycloneive_lcell_comb \cpu|cpu|Add8~23 (
	.dataa(gnd),
	.datab(\cpu|cpu|E_ctrl_alu_subtract~q ),
	.datac(gnd),
	.datad(\cpu|cpu|E_src2 [8]),
	.cin(gnd),
	.combout(\cpu|cpu|Add8~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add8~23 .lut_mask = 16'h33CC;
defparam \cpu|cpu|Add8~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y45_N5
dffeas \cpu|cpu|E_src2[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_src2[7]~28_combout ),
	.asdata(\cpu|cpu|D_iw [13]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|D_src2[5]~2_combout ),
	.sload(\cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2[7] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N28
cycloneive_lcell_comb \cpu|cpu|Add8~24 (
	.dataa(gnd),
	.datab(\cpu|cpu|E_src2 [7]),
	.datac(\cpu|cpu|E_ctrl_alu_subtract~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|Add8~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add8~24 .lut_mask = 16'h3C3C;
defparam \cpu|cpu|Add8~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y45_N21
dffeas \cpu|cpu|E_src2[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_src2[6]~27_combout ),
	.asdata(\cpu|cpu|D_iw [12]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|D_src2[5]~2_combout ),
	.sload(\cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2[6] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N8
cycloneive_lcell_comb \cpu|cpu|Add8~25 (
	.dataa(\cpu|cpu|E_src2 [6]),
	.datab(gnd),
	.datac(\cpu|cpu|E_ctrl_alu_subtract~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|Add8~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add8~25 .lut_mask = 16'h5A5A;
defparam \cpu|cpu|Add8~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N26
cycloneive_lcell_comb \cpu|cpu|Add8~44 (
	.dataa(\cpu|cpu|Add8~26_combout ),
	.datab(\cpu|cpu|E_src1[5]~_Duplicate_2_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add8~43 ),
	.combout(\cpu|cpu|Add8~44_combout ),
	.cout(\cpu|cpu|Add8~45 ));
// synopsys translate_off
defparam \cpu|cpu|Add8~44 .lut_mask = 16'h698E;
defparam \cpu|cpu|Add8~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N28
cycloneive_lcell_comb \cpu|cpu|Add8~46 (
	.dataa(\cpu|cpu|E_src1[6]~_Duplicate_2_q ),
	.datab(\cpu|cpu|Add8~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add8~45 ),
	.combout(\cpu|cpu|Add8~46_combout ),
	.cout(\cpu|cpu|Add8~47 ));
// synopsys translate_off
defparam \cpu|cpu|Add8~46 .lut_mask = 16'h9617;
defparam \cpu|cpu|Add8~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N30
cycloneive_lcell_comb \cpu|cpu|Add8~48 (
	.dataa(\cpu|cpu|E_src1[7]~_Duplicate_2_q ),
	.datab(\cpu|cpu|Add8~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add8~47 ),
	.combout(\cpu|cpu|Add8~48_combout ),
	.cout(\cpu|cpu|Add8~49 ));
// synopsys translate_off
defparam \cpu|cpu|Add8~48 .lut_mask = 16'h698E;
defparam \cpu|cpu|Add8~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N0
cycloneive_lcell_comb \cpu|cpu|Add8~50 (
	.dataa(\cpu|cpu|Add8~23_combout ),
	.datab(\cpu|cpu|E_src1[8]~_Duplicate_2_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add8~49 ),
	.combout(\cpu|cpu|Add8~50_combout ),
	.cout(\cpu|cpu|Add8~51 ));
// synopsys translate_off
defparam \cpu|cpu|Add8~50 .lut_mask = 16'h9617;
defparam \cpu|cpu|Add8~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y47_N1
dffeas \cpu|cpu|M_mem_baddr[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|Add8~50_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_mem_baddr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_mem_baddr[8] .is_wysiwyg = "true";
defparam \cpu|cpu|M_mem_baddr[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y41_N21
dffeas \cpu|cpu|A_mem_baddr[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_mem_baddr [8]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mem_baddr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mem_baddr[8] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mem_baddr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N14
cycloneive_lcell_comb \cpu|cpu|F_pc_plus_one[7]~14 (
	.dataa(\cpu|cpu|F_pc [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|F_pc_plus_one[6]~13 ),
	.combout(\cpu|cpu|F_pc_plus_one[7]~14_combout ),
	.cout(\cpu|cpu|F_pc_plus_one[7]~15 ));
// synopsys translate_off
defparam \cpu|cpu|F_pc_plus_one[7]~14 .lut_mask = 16'h5A5F;
defparam \cpu|cpu|F_pc_plus_one[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N22
cycloneive_lcell_comb \cpu|cpu|D_br_taken_waddr_partial[6]~23 (
	.dataa(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [14]),
	.datab(\cpu|cpu|F_pc_plus_one[6]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|D_br_taken_waddr_partial[5]~22 ),
	.combout(\cpu|cpu|D_br_taken_waddr_partial[6]~23_combout ),
	.cout(\cpu|cpu|D_br_taken_waddr_partial[6]~24 ));
// synopsys translate_off
defparam \cpu|cpu|D_br_taken_waddr_partial[6]~23 .lut_mask = 16'h698E;
defparam \cpu|cpu|D_br_taken_waddr_partial[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N24
cycloneive_lcell_comb \cpu|cpu|D_br_taken_waddr_partial[7]~25 (
	.dataa(\cpu|cpu|F_pc_plus_one[7]~14_combout ),
	.datab(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|D_br_taken_waddr_partial[6]~24 ),
	.combout(\cpu|cpu|D_br_taken_waddr_partial[7]~25_combout ),
	.cout(\cpu|cpu|D_br_taken_waddr_partial[7]~26 ));
// synopsys translate_off
defparam \cpu|cpu|D_br_taken_waddr_partial[7]~25 .lut_mask = 16'h9617;
defparam \cpu|cpu|D_br_taken_waddr_partial[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y40_N25
dffeas \cpu|cpu|D_br_taken_waddr_partial[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_br_taken_waddr_partial[7]~25_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_br_taken_waddr_partial [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_br_taken_waddr_partial[7] .is_wysiwyg = "true";
defparam \cpu|cpu|D_br_taken_waddr_partial[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N15
dffeas \cpu|cpu|D_pc_plus_one[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_pc_plus_one[7]~14_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_pc_plus_one [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_pc_plus_one[7] .is_wysiwyg = "true";
defparam \cpu|cpu|D_pc_plus_one[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N14
cycloneive_lcell_comb \cpu|cpu|D_extra_pc[7]~8 (
	.dataa(\cpu|cpu|D_br_taken_waddr_partial [7]),
	.datab(\cpu|cpu|D_bht_data [1]),
	.datac(\cpu|cpu|E_ctrl_br_cond_nxt~1_combout ),
	.datad(\cpu|cpu|D_pc_plus_one [7]),
	.cin(gnd),
	.combout(\cpu|cpu|D_extra_pc[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_extra_pc[7]~8 .lut_mask = 16'hBF80;
defparam \cpu|cpu|D_extra_pc[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y42_N15
dffeas \cpu|cpu|E_extra_pc[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_extra_pc[7]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_extra_pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_extra_pc[7] .is_wysiwyg = "true";
defparam \cpu|cpu|E_extra_pc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N14
cycloneive_lcell_comb \cpu|cpu|E_logic_result[9]~30 (
	.dataa(\cpu|cpu|E_logic_op [0]),
	.datab(\cpu|cpu|E_src2 [9]),
	.datac(\cpu|cpu|E_logic_op [1]),
	.datad(\cpu|cpu|E_src1[9]~_Duplicate_2_q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_logic_result[9]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_logic_result[9]~30 .lut_mask = 16'h78C1;
defparam \cpu|cpu|E_logic_result[9]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N26
cycloneive_lcell_comb \cpu|cpu|E_alu_result[9]~10 (
	.dataa(\cpu|cpu|E_extra_pc [7]),
	.datab(\cpu|cpu|E_ctrl_logic~q ),
	.datac(\cpu|cpu|E_logic_result[9]~30_combout ),
	.datad(\cpu|cpu|E_ctrl_retaddr~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_alu_result[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_alu_result[9]~10 .lut_mask = 16'hEAC0;
defparam \cpu|cpu|E_alu_result[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N2
cycloneive_lcell_comb \cpu|cpu|E_alu_result[9] (
	.dataa(gnd),
	.datab(\cpu|cpu|Add8~52_combout ),
	.datac(\cpu|cpu|E_alu_result~0_combout ),
	.datad(\cpu|cpu|E_alu_result[9]~10_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_alu_result [9]),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_alu_result[9] .lut_mask = 16'hFF0C;
defparam \cpu|cpu|E_alu_result[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y45_N3
dffeas \cpu|cpu|M_alu_result[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_alu_result [9]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_alu_result [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_alu_result[9] .is_wysiwyg = "true";
defparam \cpu|cpu|M_alu_result[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N16
cycloneive_lcell_comb \cpu|cpu|M_ld_align_byte1_fill~0 (
	.dataa(\cpu|cpu|M_norm_intr_req~q ),
	.datab(\cpu|cpu|M_ctrl_ld8~q ),
	.datac(\cpu|cpu|hbreak_req~1_combout ),
	.datad(\cpu|cpu|M_exc_any~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|M_ld_align_byte1_fill~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_ld_align_byte1_fill~0 .lut_mask = 16'h0400;
defparam \cpu|cpu|M_ld_align_byte1_fill~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N17
dffeas \cpu|cpu|A_ld_align_byte1_fill (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_ld_align_byte1_fill~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_ld_align_byte1_fill~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_ld_align_byte1_fill .is_wysiwyg = "true";
defparam \cpu|cpu|A_ld_align_byte1_fill .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N4
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[12]~60 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|A_ld_align_byte1_fill~q ),
	.datad(\cpu|cpu|A_wr_data_unfiltered[7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[12]~60_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[12]~60 .lut_mask = 16'hF000;
defparam \cpu|cpu|A_wr_data_unfiltered[12]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N26
cycloneive_lcell_comb \jtag_uart|ien_AE~feeder (
// Equation(s):
// \jtag_uart|ien_AE~feeder_combout  = \cpu|cpu|d_writedata [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|d_writedata [1]),
	.cin(gnd),
	.combout(\jtag_uart|ien_AE~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|ien_AE~feeder .lut_mask = 16'hFF00;
defparam \jtag_uart|ien_AE~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N27
dffeas \jtag_uart|ien_AE (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|ien_AE~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|ien_AF~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|ien_AE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|ien_AE .is_wysiwyg = "true";
defparam \jtag_uart|ien_AE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N10
cycloneive_lcell_comb \jtag_uart|LessThan0~0 (
// Equation(s):
// \jtag_uart|LessThan0~0_combout  = (\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & ((\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit 
// [1]) # ((\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]) # (\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]))))

	.dataa(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datad(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\jtag_uart|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|LessThan0~0 .lut_mask = 16'hF0E0;
defparam \jtag_uart|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N0
cycloneive_lcell_comb \jtag_uart|LessThan0~1 (
// Equation(s):
// \jtag_uart|LessThan0~1_combout  = (!\jtag_uart|LessThan0~0_combout  & (!\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & 
// (!\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q  & !\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5])))

	.dataa(\jtag_uart|LessThan0~0_combout ),
	.datab(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datac(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.cin(gnd),
	.combout(\jtag_uart|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|LessThan0~1 .lut_mask = 16'h0001;
defparam \jtag_uart|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N1
dffeas \jtag_uart|fifo_AE (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|LessThan0~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|fifo_AE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|fifo_AE .is_wysiwyg = "true";
defparam \jtag_uart|fifo_AE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N10
cycloneive_lcell_comb \jtag_uart|av_readdata[9] (
// Equation(s):
// \jtag_uart|av_readdata [9] = (\jtag_uart|ien_AE~q  & \jtag_uart|fifo_AE~q )

	.dataa(gnd),
	.datab(\jtag_uart|ien_AE~q ),
	.datac(\jtag_uart|fifo_AE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\jtag_uart|av_readdata [9]),
	.cout());
// synopsys translate_off
defparam \jtag_uart|av_readdata[9] .lut_mask = 16'hC0C0;
defparam \jtag_uart|av_readdata[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N11
dffeas \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|av_readdata [9]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N30
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~52 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~52_combout  = (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ((\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [9]) # 
// ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [9] & \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0])))) # (!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [9] & ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]))))

	.dataa(\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [9]),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [9]),
	.datad(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~52_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~52 .lut_mask = 16'hECA0;
defparam \mm_interconnect_0|rsp_mux|src_payload~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N22
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[9]~148 (
	.dataa(\cpu|cpu|Equal314~0_combout ),
	.datab(gnd),
	.datac(\cpu|cpu|E_src2[9]~30_combout ),
	.datad(\cpu|cpu|D_iw [22]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[9]~148_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[9]~148 .lut_mask = 16'hF050;
defparam \cpu|cpu|D_src2_reg[9]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N23
dffeas \cpu|cpu|E_src2_reg[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_src2_reg[9]~148_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2_reg[9] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N14
cycloneive_lcell_comb \cpu|cpu|E_st_data[9]~23 (
	.dataa(gnd),
	.datab(\cpu|cpu|E_src2_reg [1]),
	.datac(\cpu|cpu|E_ctrl_mem8~q ),
	.datad(\cpu|cpu|E_src2_reg [9]),
	.cin(gnd),
	.combout(\cpu|cpu|E_st_data[9]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_st_data[9]~23 .lut_mask = 16'hCFC0;
defparam \cpu|cpu|E_st_data[9]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N15
dffeas \cpu|cpu|M_st_data[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_st_data[9]~23_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_st_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_st_data[9] .is_wysiwyg = "true";
defparam \cpu|cpu|M_st_data[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y37_N3
dffeas \cpu|cpu|A_st_data[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_st_data [9]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_st_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_st_data[9] .is_wysiwyg = "true";
defparam \cpu|cpu|A_st_data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N10
cycloneive_lcell_comb \cpu|cpu|d_writedata[9]~12 (
	.dataa(\cpu|cpu|A_mem_bypass_pending~combout ),
	.datab(\cpu|cpu|M_st_data [9]),
	.datac(gnd),
	.datad(\cpu|cpu|A_st_data [9]),
	.cin(gnd),
	.combout(\cpu|cpu|d_writedata[9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_writedata[9]~12 .lut_mask = 16'hEE44;
defparam \cpu|cpu|d_writedata[9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N0
cycloneive_lcell_comb \cpu|cpu|E_mem_byte_en[0]~0 (
	.dataa(\cpu|cpu|Add8~36_combout ),
	.datab(\cpu|cpu|Add8~34_combout ),
	.datac(\cpu|cpu|E_ctrl_mem8~q ),
	.datad(\cpu|cpu|E_ctrl_mem16~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_mem_byte_en[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_mem_byte_en[0]~0 .lut_mask = 16'hF51F;
defparam \cpu|cpu|E_mem_byte_en[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N1
dffeas \cpu|cpu|M_mem_byte_en[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_mem_byte_en[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_mem_byte_en [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_mem_byte_en[0] .is_wysiwyg = "true";
defparam \cpu|cpu|M_mem_byte_en[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y38_N1
dffeas \cpu|cpu|A_mem_byte_en[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_mem_byte_en [0]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mem_byte_en [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mem_byte_en[0] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mem_byte_en[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N2
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_byte_en[0]~0 (
	.dataa(gnd),
	.datab(\cpu|cpu|A_dc_fill_active~q ),
	.datac(\cpu|cpu|A_mem_byte_en [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_byte_en[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_byte_en[0]~0 .lut_mask = 16'hFCFC;
defparam \cpu|cpu|dc_data_wr_port_byte_en[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N24
cycloneive_lcell_comb \cpu|cpu|dc_data_rd_port_addr[0]~0 (
	.dataa(\cpu|cpu|A_mem_stall~q ),
	.datab(\cpu|cpu|A_dc_xfer_rd_addr_active~q ),
	.datac(\cpu|cpu|A_dc_xfer_rd_addr_offset [0]),
	.datad(\cpu|cpu|M_mem_baddr [2]),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_rd_port_addr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_rd_port_addr[0]~0 .lut_mask = 16'hA280;
defparam \cpu|cpu|dc_data_rd_port_addr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N22
cycloneive_lcell_comb \cpu|cpu|dc_data_rd_port_addr[0]~1 (
	.dataa(gnd),
	.datab(\cpu|cpu|Add8~38_combout ),
	.datac(\cpu|cpu|A_mem_stall~q ),
	.datad(\cpu|cpu|dc_data_rd_port_addr[0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_rd_port_addr[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_rd_port_addr[0]~1 .lut_mask = 16'hFF0C;
defparam \cpu|cpu|dc_data_rd_port_addr[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N6
cycloneive_lcell_comb \cpu|cpu|dc_data_rd_port_addr[1]~2 (
	.dataa(\cpu|cpu|A_mem_stall~q ),
	.datab(\cpu|cpu|M_mem_baddr [3]),
	.datac(\cpu|cpu|A_dc_xfer_rd_addr_offset [1]),
	.datad(\cpu|cpu|A_dc_xfer_rd_addr_active~q ),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_rd_port_addr[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_rd_port_addr[1]~2 .lut_mask = 16'hA088;
defparam \cpu|cpu|dc_data_rd_port_addr[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N0
cycloneive_lcell_comb \cpu|cpu|dc_data_rd_port_addr[1]~3 (
	.dataa(\cpu|cpu|A_mem_stall~q ),
	.datab(gnd),
	.datac(\cpu|cpu|Add8~40_combout ),
	.datad(\cpu|cpu|dc_data_rd_port_addr[1]~2_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_rd_port_addr[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_rd_port_addr[1]~3 .lut_mask = 16'hFF50;
defparam \cpu|cpu|dc_data_rd_port_addr[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N10
cycloneive_lcell_comb \cpu|cpu|dc_data_rd_port_addr[2]~4 (
	.dataa(\cpu|cpu|A_mem_stall~q ),
	.datab(\cpu|cpu|A_dc_xfer_rd_addr_active~q ),
	.datac(\cpu|cpu|A_dc_xfer_rd_addr_offset [2]),
	.datad(\cpu|cpu|M_mem_baddr [4]),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_rd_port_addr[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_rd_port_addr[2]~4 .lut_mask = 16'hA280;
defparam \cpu|cpu|dc_data_rd_port_addr[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N4
cycloneive_lcell_comb \cpu|cpu|dc_data_rd_port_addr[2]~5 (
	.dataa(gnd),
	.datab(\cpu|cpu|Add8~42_combout ),
	.datac(\cpu|cpu|A_mem_stall~q ),
	.datad(\cpu|cpu|dc_data_rd_port_addr[2]~4_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_rd_port_addr[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_rd_port_addr[2]~5 .lut_mask = 16'hFF0C;
defparam \cpu|cpu|dc_data_rd_port_addr[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N10
cycloneive_lcell_comb \cpu|cpu|dc_data_rd_port_addr[3]~6 (
	.dataa(\cpu|cpu|A_dc_xfer_rd_addr_active~q ),
	.datab(\cpu|cpu|A_mem_stall~q ),
	.datac(\cpu|cpu|A_mem_baddr [5]),
	.datad(\cpu|cpu|M_mem_baddr [5]),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_rd_port_addr[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_rd_port_addr[3]~6 .lut_mask = 16'hC480;
defparam \cpu|cpu|dc_data_rd_port_addr[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N28
cycloneive_lcell_comb \cpu|cpu|dc_data_rd_port_addr[3]~7 (
	.dataa(\cpu|cpu|A_mem_stall~q ),
	.datab(gnd),
	.datac(\cpu|cpu|Add8~44_combout ),
	.datad(\cpu|cpu|dc_data_rd_port_addr[3]~6_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_rd_port_addr[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_rd_port_addr[3]~7 .lut_mask = 16'hFF50;
defparam \cpu|cpu|dc_data_rd_port_addr[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N14
cycloneive_lcell_comb \cpu|cpu|dc_data_rd_port_addr[4]~8 (
	.dataa(\cpu|cpu|A_mem_stall~q ),
	.datab(\cpu|cpu|A_mem_baddr [6]),
	.datac(\cpu|cpu|A_dc_xfer_rd_addr_active~q ),
	.datad(\cpu|cpu|M_mem_baddr [6]),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_rd_port_addr[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_rd_port_addr[4]~8 .lut_mask = 16'h8A80;
defparam \cpu|cpu|dc_data_rd_port_addr[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N8
cycloneive_lcell_comb \cpu|cpu|dc_data_rd_port_addr[4]~9 (
	.dataa(\cpu|cpu|A_mem_stall~q ),
	.datab(\cpu|cpu|dc_data_rd_port_addr[4]~8_combout ),
	.datac(\cpu|cpu|Add8~46_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_rd_port_addr[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_rd_port_addr[4]~9 .lut_mask = 16'hDCDC;
defparam \cpu|cpu|dc_data_rd_port_addr[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N10
cycloneive_lcell_comb \cpu|cpu|dc_data_rd_port_addr[5]~10 (
	.dataa(\cpu|cpu|A_mem_stall~q ),
	.datab(\cpu|cpu|A_dc_xfer_rd_addr_active~q ),
	.datac(\cpu|cpu|A_mem_baddr [7]),
	.datad(\cpu|cpu|M_mem_baddr [7]),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_rd_port_addr[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_rd_port_addr[5]~10 .lut_mask = 16'hA280;
defparam \cpu|cpu|dc_data_rd_port_addr[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N12
cycloneive_lcell_comb \cpu|cpu|dc_data_rd_port_addr[5]~11 (
	.dataa(\cpu|cpu|A_mem_stall~q ),
	.datab(gnd),
	.datac(\cpu|cpu|Add8~48_combout ),
	.datad(\cpu|cpu|dc_data_rd_port_addr[5]~10_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_rd_port_addr[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_rd_port_addr[5]~11 .lut_mask = 16'hFF50;
defparam \cpu|cpu|dc_data_rd_port_addr[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N22
cycloneive_lcell_comb \cpu|cpu|dc_data_rd_port_addr[6]~12 (
	.dataa(\cpu|cpu|A_mem_stall~q ),
	.datab(\cpu|cpu|A_dc_xfer_rd_addr_active~q ),
	.datac(\cpu|cpu|M_mem_baddr [8]),
	.datad(\cpu|cpu|A_mem_baddr [8]),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_rd_port_addr[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_rd_port_addr[6]~12 .lut_mask = 16'hA820;
defparam \cpu|cpu|dc_data_rd_port_addr[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N0
cycloneive_lcell_comb \cpu|cpu|dc_data_rd_port_addr[6]~13 (
	.dataa(\cpu|cpu|A_mem_stall~q ),
	.datab(gnd),
	.datac(\cpu|cpu|dc_data_rd_port_addr[6]~12_combout ),
	.datad(\cpu|cpu|Add8~50_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_rd_port_addr[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_rd_port_addr[6]~13 .lut_mask = 16'hF5F0;
defparam \cpu|cpu|dc_data_rd_port_addr[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N12
cycloneive_lcell_comb \cpu|cpu|dc_data_rd_port_addr[7]~14 (
	.dataa(\cpu|cpu|M_mem_baddr [9]),
	.datab(\cpu|cpu|A_dc_xfer_rd_addr_active~q ),
	.datac(\cpu|cpu|A_mem_baddr [9]),
	.datad(\cpu|cpu|A_mem_stall~q ),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_rd_port_addr[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_rd_port_addr[7]~14 .lut_mask = 16'hE200;
defparam \cpu|cpu|dc_data_rd_port_addr[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N28
cycloneive_lcell_comb \cpu|cpu|dc_data_rd_port_addr[7]~15 (
	.dataa(\cpu|cpu|A_mem_stall~q ),
	.datab(\cpu|cpu|Add8~52_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|dc_data_rd_port_addr[7]~14_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_rd_port_addr[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_rd_port_addr[7]~15 .lut_mask = 16'hFF44;
defparam \cpu|cpu|dc_data_rd_port_addr[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N10
cycloneive_lcell_comb \cpu|cpu|dc_data_rd_port_addr[8]~16 (
	.dataa(\cpu|cpu|A_mem_stall~q ),
	.datab(\cpu|cpu|A_dc_xfer_rd_addr_active~q ),
	.datac(\cpu|cpu|A_mem_baddr [10]),
	.datad(\cpu|cpu|M_mem_baddr [10]),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_rd_port_addr[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_rd_port_addr[8]~16 .lut_mask = 16'hA280;
defparam \cpu|cpu|dc_data_rd_port_addr[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N20
cycloneive_lcell_comb \cpu|cpu|dc_data_rd_port_addr[8]~17 (
	.dataa(\cpu|cpu|A_mem_stall~q ),
	.datab(\cpu|cpu|Add8~54_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|dc_data_rd_port_addr[8]~16_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_rd_port_addr[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_rd_port_addr[8]~17 .lut_mask = 16'hFF44;
defparam \cpu|cpu|dc_data_rd_port_addr[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N12
cycloneive_lcell_comb \cpu|cpu|M_dc_st_data[1]~1 (
	.dataa(gnd),
	.datab(\cpu|cpu|M_ctrl_dc_index_nowb_inv~q ),
	.datac(\cpu|cpu|M_st_data [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|M_dc_st_data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_dc_st_data[1]~1 .lut_mask = 16'h3030;
defparam \cpu|cpu|M_dc_st_data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N13
dffeas \cpu|cpu|A_dc_st_data[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_dc_st_data[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_st_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_st_data[1] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_st_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N30
cycloneive_lcell_comb \pio_led|always0~0 (
// Equation(s):
// \pio_led|always0~0_combout  = (!\cpu|cpu|d_address_offset_field [1] & (!\mm_interconnect_0|pio_led_s1_translator|wait_latency_counter [1] & (!\cpu|cpu|d_address_offset_field [0] & !\mm_interconnect_0|pio_led_s1_translator|wait_latency_counter [0])))

	.dataa(\cpu|cpu|d_address_offset_field [1]),
	.datab(\mm_interconnect_0|pio_led_s1_translator|wait_latency_counter [1]),
	.datac(\cpu|cpu|d_address_offset_field [0]),
	.datad(\mm_interconnect_0|pio_led_s1_translator|wait_latency_counter [0]),
	.cin(gnd),
	.combout(\pio_led|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \pio_led|always0~0 .lut_mask = 16'h0001;
defparam \pio_led|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N0
cycloneive_lcell_comb \pio_led|always0~1 (
// Equation(s):
// \pio_led|always0~1_combout  = (\mm_interconnect_0|router|Equal2~3_combout  & (\jtag_uart|always2~0_combout  & (\pio_led|always0~0_combout  & !\mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem_used [1])))

	.dataa(\mm_interconnect_0|router|Equal2~3_combout ),
	.datab(\jtag_uart|always2~0_combout ),
	.datac(\pio_led|always0~0_combout ),
	.datad(\mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\pio_led|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \pio_led|always0~1 .lut_mask = 16'h0080;
defparam \pio_led|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N19
dffeas \pio_led|data_out[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|d_writedata [1]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pio_led|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pio_led|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pio_led|data_out[1] .is_wysiwyg = "true";
defparam \pio_led|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N10
cycloneive_lcell_comb \pio_led|readdata[1] (
// Equation(s):
// \pio_led|readdata [1] = (!\cpu|cpu|d_address_offset_field [1] & (\pio_led|data_out [1] & !\cpu|cpu|d_address_offset_field [0]))

	.dataa(\cpu|cpu|d_address_offset_field [1]),
	.datab(\pio_led|data_out [1]),
	.datac(gnd),
	.datad(\cpu|cpu|d_address_offset_field [0]),
	.cin(gnd),
	.combout(\pio_led|readdata [1]),
	.cout());
// synopsys translate_off
defparam \pio_led|readdata[1] .lut_mask = 16'h0044;
defparam \pio_led|readdata[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N11
dffeas \mm_interconnect_0|pio_led_s1_translator|av_readdata_pre[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\pio_led|readdata [1]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|pio_led_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|pio_led_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|pio_led_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N14
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift [6]),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[2]~feeder .lut_mask = 16'hFF00;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N15
dffeas \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[2] .is_wysiwyg = "true";
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N18
cycloneive_lcell_comb \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7 (
// Equation(s):
// \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout  = \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] $ (GND)
// \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8  = CARRY(!\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout ),
	.cout(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8 ));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7 .lut_mask = 16'hCC33;
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N20
cycloneive_lcell_comb \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9 (
// Equation(s):
// \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout  = (\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & 
// ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8 ) # (GND))) # (!\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & 
// (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8 ))
// \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10  = CARRY((\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # 
// (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8 ))

	.dataa(gnd),
	.datab(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8 ),
	.combout(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout ),
	.cout(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10 ));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9 .lut_mask = 16'hC3CF;
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N22
cycloneive_lcell_comb \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11 (
// Equation(s):
// \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout  = (\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & 
// (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10  & VCC)) # (!\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & 
// (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10  $ (GND)))
// \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12  = CARRY((!\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & 
// !\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10 ))

	.dataa(gnd),
	.datab(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10 ),
	.combout(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout ),
	.cout(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12 ));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11 .lut_mask = 16'h3C03;
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N24
cycloneive_lcell_comb \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13 (
// Equation(s):
// \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout  = (\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & 
// ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12 ) # (GND))) # (!\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & 
// (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12 ))
// \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14  = CARRY((\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]) # 
// (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12 ))

	.dataa(gnd),
	.datab(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12 ),
	.combout(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout ),
	.cout(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14 ));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13 .lut_mask = 16'hC3CF;
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N26
cycloneive_lcell_comb \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15 (
// Equation(s):
// \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout  = (\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & 
// (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14  & VCC)) # (!\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & 
// (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14  $ (GND)))
// \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16  = CARRY((!\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & 
// !\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14 ))

	.dataa(gnd),
	.datab(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14 ),
	.combout(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout ),
	.cout(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16 ));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15 .lut_mask = 16'h3C03;
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N28
cycloneive_lcell_comb \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17 (
// Equation(s):
// \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout  = (\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & 
// ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16 ) # (GND))) # (!\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & 
// (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16 ))
// \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18  = CARRY((\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]) # 
// (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16 ))

	.dataa(gnd),
	.datab(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16 ),
	.combout(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout ),
	.cout(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18 ));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17 .lut_mask = 16'hC3CF;
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y33_N29
dffeas \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout ),
	.asdata(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jtag_uart|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [21]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N22
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~27 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~27_combout  = (\mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30] & ((\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]) # 
// ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [21])))) # (!\mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30] & 
// (((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [21]))))

	.dataa(\mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]),
	.datab(\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datac(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [21]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~27_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~27 .lut_mask = 16'hF888;
defparam \mm_interconnect_0|rsp_mux|src_payload~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N0
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~15 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [29]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~15 .lut_mask = 16'hA8AA;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N1
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[29] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[29] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N30
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Equal0~1 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg [3]),
	.datab(gnd),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg [4]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg [2]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Equal0~1 .lut_mask = 16'h0050;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N18
cycloneive_lcell_comb \cpu|cpu|d_address_line_field[4]~1 (
	.dataa(\cpu|cpu|A_mem_baddr [9]),
	.datab(\cpu|cpu|d_address_tag_field_nxt~0_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|M_mem_baddr [9]),
	.cin(gnd),
	.combout(\cpu|cpu|d_address_line_field[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_address_line_field[4]~1 .lut_mask = 16'hBB88;
defparam \cpu|cpu|d_address_line_field[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N22
cycloneive_lcell_comb \cpu|cpu|A_dc_wb_line[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|A_mem_baddr [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_wb_line[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_wb_line[4]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|cpu|A_dc_wb_line[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N23
dffeas \cpu|cpu|A_dc_wb_line[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_wb_line[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|A_dc_xfer_rd_data_starting~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_wb_line [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_wb_line[4] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_wb_line[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y41_N19
dffeas \cpu|cpu|d_address_line_field[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_address_line_field[4]~1_combout ),
	.asdata(\cpu|cpu|A_dc_wb_line [4]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|A_dc_wb_wr_want_dmaster~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_address_line_field [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_address_line_field[4] .is_wysiwyg = "true";
defparam \cpu|cpu|d_address_line_field[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N0
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_data[45] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_data [45] = (\mm_interconnect_0|cmd_mux_002|saved_grant [1] & ((\cpu|cpu|ic_fill_line [4]) # ((\cpu|cpu|d_address_line_field [4] & \mm_interconnect_0|cmd_mux_002|saved_grant [0])))) # 
// (!\mm_interconnect_0|cmd_mux_002|saved_grant [1] & (\cpu|cpu|d_address_line_field [4] & (\mm_interconnect_0|cmd_mux_002|saved_grant [0])))

	.dataa(\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datab(\cpu|cpu|d_address_line_field [4]),
	.datac(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\cpu|cpu|ic_fill_line [4]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_data [45]),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_data[45] .lut_mask = 16'hEAC0;
defparam \mm_interconnect_0|cmd_mux_002|src_data[45] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N1
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_data [45]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address[7] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N12
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_addr[7]~7 (
	.dataa(gnd),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg [9]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address [7]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_addr[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_addr[7]~7 .lut_mask = 16'hF3C0;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_addr[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N26
cycloneive_lcell_comb \cpu|cpu|E_mem_byte_en[1]~1 (
	.dataa(\cpu|cpu|Add8~36_combout ),
	.datab(\cpu|cpu|Add8~34_combout ),
	.datac(\cpu|cpu|E_ctrl_mem8~q ),
	.datad(\cpu|cpu|E_ctrl_mem16~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_mem_byte_en[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_mem_byte_en[1]~1 .lut_mask = 16'hF54F;
defparam \cpu|cpu|E_mem_byte_en[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N27
dffeas \cpu|cpu|M_mem_byte_en[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_mem_byte_en[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_mem_byte_en [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_mem_byte_en[1] .is_wysiwyg = "true";
defparam \cpu|cpu|M_mem_byte_en[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y40_N3
dffeas \cpu|cpu|A_mem_byte_en[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_mem_byte_en [1]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mem_byte_en [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mem_byte_en[1] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mem_byte_en[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N8
cycloneive_lcell_comb \cpu|cpu|d_byteenable_nxt[0]~0 (
	.dataa(\cpu|cpu|A_dc_fill_active~q ),
	.datab(\cpu|cpu|A_dc_wb_wr_active~q ),
	.datac(\cpu|cpu|A_dc_fill_starting~0_combout ),
	.datad(\cpu|cpu|A_dc_wb_wr_starting~combout ),
	.cin(gnd),
	.combout(\cpu|cpu|d_byteenable_nxt[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_byteenable_nxt[0]~0 .lut_mask = 16'h0001;
defparam \cpu|cpu|d_byteenable_nxt[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N24
cycloneive_lcell_comb \cpu|cpu|d_byteenable_nxt[1]~3 (
	.dataa(\cpu|cpu|A_mem_bypass_pending~combout ),
	.datab(\cpu|cpu|A_mem_byte_en [1]),
	.datac(\cpu|cpu|d_byteenable_nxt[0]~0_combout ),
	.datad(\cpu|cpu|M_mem_byte_en [1]),
	.cin(gnd),
	.combout(\cpu|cpu|d_byteenable_nxt[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_byteenable_nxt[1]~3 .lut_mask = 16'hDF8F;
defparam \cpu|cpu|d_byteenable_nxt[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N25
dffeas \cpu|cpu|d_byteenable[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_byteenable_nxt[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_byteenable [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_byteenable[1] .is_wysiwyg = "true";
defparam \cpu|cpu|d_byteenable[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N26
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_data[33] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_data [33] = (\mm_interconnect_0|cmd_mux_002|saved_grant [1]) # ((\cpu|cpu|d_byteenable [1] & \mm_interconnect_0|cmd_mux_002|saved_grant [0]))

	.dataa(gnd),
	.datab(\cpu|cpu|d_byteenable [1]),
	.datac(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_data [33]),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_data[33] .lut_mask = 16'hFFC0;
defparam \mm_interconnect_0|cmd_mux_002|src_data[33] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N27
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|byteenable[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_data [33]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|byteenable [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|byteenable[1] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|byteenable[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N16
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_byteenable[1]~3 (
	.dataa(gnd),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|byteenable [1]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_byteenable[1]~3 .lut_mask = 16'hFFCC;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_byteenable[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N24
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~30 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~30_combout  = (\mm_interconnect_0|cmd_mux_002|saved_grant [0] & \cpu|cpu|d_writedata [9])

	.dataa(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|d_writedata [9]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~30_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~30 .lut_mask = 16'hAA00;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N25
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_payload~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[9] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N22
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|cfgrom_readdata~2 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg [3]),
	.datab(gnd),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg [4]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg [2]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|cfgrom_readdata~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|cfgrom_readdata~2 .lut_mask = 16'hFAAF;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|cfgrom_readdata~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N20
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[9]~10 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9]),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|cfgrom_readdata~2_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[9]~10 .lut_mask = 16'h88DD;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N24
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~29 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~29_combout  = (\mm_interconnect_0|cmd_mux_002|saved_grant [0] & \cpu|cpu|d_writedata [10])

	.dataa(gnd),
	.datab(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(gnd),
	.datad(\cpu|cpu|d_writedata [10]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~29_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~29 .lut_mask = 16'hCC00;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N25
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_payload~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[10] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N16
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~28 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~28_combout  = (\cpu|cpu|d_writedata [11] & \mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(\cpu|cpu|d_writedata [11]),
	.datab(gnd),
	.datac(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~28_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~28 .lut_mask = 16'hA0A0;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N17
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_payload~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[11] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N20
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[11]~27 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata [11]),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [11]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[11]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[11]~27 .lut_mask = 16'hEE44;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[11]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N18
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_byte_en[1]~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|A_dc_fill_active~q ),
	.datad(\cpu|cpu|A_mem_byte_en [1]),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_byte_en[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_byte_en[1]~3 .lut_mask = 16'hFFF0;
defparam \cpu|cpu|dc_data_wr_port_byte_en[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N28
cycloneive_lcell_comb \cpu|cpu|M_dc_st_data[9]~31 (
	.dataa(gnd),
	.datab(\cpu|cpu|M_st_data [9]),
	.datac(\cpu|cpu|M_ctrl_dc_index_nowb_inv~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|M_dc_st_data[9]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_dc_st_data[9]~31 .lut_mask = 16'h0C0C;
defparam \cpu|cpu|M_dc_st_data[9]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N29
dffeas \cpu|cpu|A_dc_st_data[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_dc_st_data[9]~31_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_st_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_st_data[9] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_st_data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N4
cycloneive_lcell_comb \cpu|cpu|E_ctrl_st~1 (
	.dataa(\cpu|cpu|E_iw [2]),
	.datab(gnd),
	.datac(\cpu|cpu|E_iw [0]),
	.datad(\cpu|cpu|E_iw [1]),
	.cin(gnd),
	.combout(\cpu|cpu|E_ctrl_st~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_ctrl_st~1 .lut_mask = 16'h00A0;
defparam \cpu|cpu|E_ctrl_st~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y41_N5
dffeas \cpu|cpu|M_ctrl_st (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_ctrl_st~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_ctrl_st~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_ctrl_st .is_wysiwyg = "true";
defparam \cpu|cpu|M_ctrl_st .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y39_N15
dffeas \cpu|cpu|A_ctrl_st (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_ctrl_st~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_ctrl_st~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_ctrl_st .is_wysiwyg = "true";
defparam \cpu|cpu|A_ctrl_st .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N20
cycloneive_lcell_comb \cpu|cpu|A_dc_fill_wr_data~0 (
	.dataa(\cpu|cpu|A_dc_fill_dp_offset [0]),
	.datab(\cpu|cpu|A_dc_fill_dp_offset [1]),
	.datac(\cpu|cpu|A_mem_baddr [2]),
	.datad(\cpu|cpu|A_mem_baddr [3]),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_fill_wr_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_fill_wr_data~0 .lut_mask = 16'h8421;
defparam \cpu|cpu|A_dc_fill_wr_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N14
cycloneive_lcell_comb \cpu|cpu|A_dc_fill_wr_data~1 (
	.dataa(\cpu|cpu|A_dc_fill_active~q ),
	.datab(\cpu|cpu|A_dc_fill_dp_offset [2]),
	.datac(\cpu|cpu|A_dc_fill_wr_data~0_combout ),
	.datad(\cpu|cpu|A_mem_baddr [4]),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_fill_wr_data~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_fill_wr_data~1 .lut_mask = 16'h8020;
defparam \cpu|cpu|A_dc_fill_wr_data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N14
cycloneive_lcell_comb \cpu|cpu|A_dc_fill_wr_data[15]~5 (
	.dataa(gnd),
	.datab(\cpu|cpu|A_mem_byte_en [1]),
	.datac(\cpu|cpu|A_ctrl_st~q ),
	.datad(\cpu|cpu|A_dc_fill_wr_data~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_fill_wr_data[15]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_fill_wr_data[15]~5 .lut_mask = 16'hC000;
defparam \cpu|cpu|A_dc_fill_wr_data[15]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N2
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_data[9]~62 (
	.dataa(\cpu|cpu|A_dc_fill_active~q ),
	.datab(\cpu|cpu|d_readdata_d1 [9]),
	.datac(\cpu|cpu|A_st_data [9]),
	.datad(\cpu|cpu|A_dc_fill_wr_data[15]~5_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_data[9]~62_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_data[9]~62 .lut_mask = 16'hA088;
defparam \cpu|cpu|dc_data_wr_port_data[9]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N22
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_data[9]~63 (
	.dataa(\cpu|cpu|A_dc_fill_active~q ),
	.datab(\cpu|cpu|A_dc_st_data [9]),
	.datac(gnd),
	.datad(\cpu|cpu|dc_data_wr_port_data[9]~62_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_data[9]~63_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_data[9]~63 .lut_mask = 16'hFF44;
defparam \cpu|cpu|dc_data_wr_port_data[9]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N14
cycloneive_lcell_comb \cpu|cpu|M_dc_st_data[10]~30 (
	.dataa(gnd),
	.datab(\cpu|cpu|M_ctrl_dc_index_nowb_inv~q ),
	.datac(\cpu|cpu|M_st_data [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|M_dc_st_data[10]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_dc_st_data[10]~30 .lut_mask = 16'h3030;
defparam \cpu|cpu|M_dc_st_data[10]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N15
dffeas \cpu|cpu|A_dc_st_data[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_dc_st_data[10]~30_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_st_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_st_data[10] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_st_data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N26
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|jupdate~0 (
	.dataa(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|jupdate~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|always0~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|jupdate~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|jupdate~0 .lut_mask = 16'h9AAA;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|jupdate~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N14
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|jupdate~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|jupdate~0_combout ),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|jupdate~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|jupdate~feeder .lut_mask = 16'hFF00;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|jupdate~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y36_N15
dffeas \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|jupdate (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|jupdate~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|jupdate~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|jupdate .is_wysiwyg = "true";
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|jupdate .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N14
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|jupdate1~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|jupdate~q ),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|jupdate1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|jupdate1~feeder .lut_mask = 16'hFF00;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|jupdate1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y33_N15
dffeas \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|jupdate1 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|jupdate1~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|jupdate1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|jupdate1 .is_wysiwyg = "true";
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|jupdate1 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y33_N17
dffeas \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|jupdate2 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|jupdate1~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|jupdate2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|jupdate2 .is_wysiwyg = "true";
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|jupdate2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N10
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|always2~0 (
	.dataa(gnd),
	.datab(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write1~q ),
	.datac(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|always2~0 .lut_mask = 16'h3C3C;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N28
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|t_pause~0 (
	.dataa(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|always2~0_combout ),
	.datab(\jtag_uart|t_dav~q ),
	.datac(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write_valid~q ),
	.datad(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write_stalled~q ),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|t_pause~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|t_pause~0 .lut_mask = 16'hAA8A;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|t_pause~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N12
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|t_pause~1 (
	.dataa(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|jupdate2~q ),
	.datab(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|t_pause~0_combout ),
	.datac(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|jupdate1~q ),
	.datad(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rst2~q ),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|t_pause~1_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|t_pause~1 .lut_mask = 16'hDE00;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|t_pause~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y33_N13
dffeas \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|t_pause~reg0 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|t_pause~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|t_pause~reg0 .is_wysiwyg = "true";
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|t_pause~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N20
cycloneive_lcell_comb \jtag_uart|ac~0 (
// Equation(s):
// \jtag_uart|ac~0_combout  = (\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q ) # (\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q )

	.dataa(gnd),
	.datab(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q ),
	.datac(gnd),
	.datad(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q ),
	.cin(gnd),
	.combout(\jtag_uart|ac~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|ac~0 .lut_mask = 16'hFFCC;
defparam \jtag_uart|ac~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N26
cycloneive_lcell_comb \jtag_uart|ac~1 (
// Equation(s):
// \jtag_uart|ac~1_combout  = (\jtag_uart|ac~0_combout ) # ((\jtag_uart|ac~q  & ((!\cpu|cpu|d_writedata [10]) # (!\jtag_uart|ien_AF~0_combout ))))

	.dataa(\jtag_uart|ien_AF~0_combout ),
	.datab(\cpu|cpu|d_writedata [10]),
	.datac(\jtag_uart|ac~q ),
	.datad(\jtag_uart|ac~0_combout ),
	.cin(gnd),
	.combout(\jtag_uart|ac~1_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|ac~1 .lut_mask = 16'hFF70;
defparam \jtag_uart|ac~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N27
dffeas \jtag_uart|ac (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|ac~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|ac~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|ac .is_wysiwyg = "true";
defparam \jtag_uart|ac .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N17
dffeas \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\jtag_uart|ac~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N16
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~50 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~50_combout  = (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [10]) # 
// ((\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & \mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30])))) # (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// (\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & ((\mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]))))

	.dataa(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datac(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [10]),
	.datad(\mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~50_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~50 .lut_mask = 16'hECA0;
defparam \mm_interconnect_0|rsp_mux|src_payload~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N8
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~23 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~23 .lut_mask = 16'hC0AA;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N9
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[10] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N5
dffeas \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata [10]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[10] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N4
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~49 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~49_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [10] & 
// ((!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ) # (!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ))))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [10]),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~49_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~49 .lut_mask = 16'h20A0;
defparam \mm_interconnect_0|rsp_mux|src_payload~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N10
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~51 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~51_combout  = (\mm_interconnect_0|rsp_mux|src_payload~50_combout ) # ((\mm_interconnect_0|rsp_mux|src_payload~49_combout ) # ((\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// \mm_interconnect_0|rsp_mux_001|src_data[10]~24_combout )))

	.dataa(\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(\mm_interconnect_0|rsp_mux_001|src_data[10]~24_combout ),
	.datac(\mm_interconnect_0|rsp_mux|src_payload~50_combout ),
	.datad(\mm_interconnect_0|rsp_mux|src_payload~49_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~51_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~51 .lut_mask = 16'hFFF8;
defparam \mm_interconnect_0|rsp_mux|src_payload~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N11
dffeas \cpu|cpu|d_readdata_d1[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_payload~51_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_readdata_d1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_readdata_d1[10] .is_wysiwyg = "true";
defparam \cpu|cpu|d_readdata_d1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N4
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_data[10]~60 (
	.dataa(\cpu|cpu|d_readdata_d1 [10]),
	.datab(\cpu|cpu|A_dc_fill_wr_data[15]~5_combout ),
	.datac(\cpu|cpu|A_st_data [10]),
	.datad(\cpu|cpu|A_dc_fill_active~q ),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_data[10]~60_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_data[10]~60 .lut_mask = 16'hE200;
defparam \cpu|cpu|dc_data_wr_port_data[10]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N16
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_data[10]~61 (
	.dataa(gnd),
	.datab(\cpu|cpu|A_dc_st_data [10]),
	.datac(\cpu|cpu|dc_data_wr_port_data[10]~60_combout ),
	.datad(\cpu|cpu|A_dc_fill_active~q ),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_data[10]~61_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_data[10]~61 .lut_mask = 16'hF0FC;
defparam \cpu|cpu|dc_data_wr_port_data[10]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N20
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~22 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~22 .lut_mask = 16'hC0AA;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N21
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[11] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y35_N1
dffeas \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata [11]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[11] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N0
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~47 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~47_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [11] & (\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// ((!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ) # (!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ))))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [11]),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~47_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~47 .lut_mask = 16'h7000;
defparam \mm_interconnect_0|rsp_mux|src_payload~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N20
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~48 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~48_combout  = (\mm_interconnect_0|rsp_mux|src_payload~2_combout ) # ((\mm_interconnect_0|rsp_mux|src_payload~47_combout ) # ((\mm_interconnect_0|rsp_mux_001|src_data[11]~23_combout  & 
// \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )))

	.dataa(\mm_interconnect_0|rsp_mux_001|src_data[11]~23_combout ),
	.datab(\mm_interconnect_0|rsp_mux|src_payload~2_combout ),
	.datac(\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datad(\mm_interconnect_0|rsp_mux|src_payload~47_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~48_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~48 .lut_mask = 16'hFFEC;
defparam \mm_interconnect_0|rsp_mux|src_payload~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N21
dffeas \cpu|cpu|d_readdata_d1[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_payload~48_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_readdata_d1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_readdata_d1[11] .is_wysiwyg = "true";
defparam \cpu|cpu|d_readdata_d1[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y37_N11
dffeas \cpu|cpu|A_st_data[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_st_data [11]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_st_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_st_data[11] .is_wysiwyg = "true";
defparam \cpu|cpu|A_st_data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N10
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_data[11]~58 (
	.dataa(\cpu|cpu|A_dc_fill_active~q ),
	.datab(\cpu|cpu|d_readdata_d1 [11]),
	.datac(\cpu|cpu|A_st_data [11]),
	.datad(\cpu|cpu|A_dc_fill_wr_data[15]~5_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_data[11]~58_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_data[11]~58 .lut_mask = 16'hA088;
defparam \cpu|cpu|dc_data_wr_port_data[11]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N6
cycloneive_lcell_comb \cpu|cpu|M_dc_st_data[11]~29 (
	.dataa(gnd),
	.datab(\cpu|cpu|M_ctrl_dc_index_nowb_inv~q ),
	.datac(gnd),
	.datad(\cpu|cpu|M_st_data [11]),
	.cin(gnd),
	.combout(\cpu|cpu|M_dc_st_data[11]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_dc_st_data[11]~29 .lut_mask = 16'h3300;
defparam \cpu|cpu|M_dc_st_data[11]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y41_N7
dffeas \cpu|cpu|A_dc_st_data[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_dc_st_data[11]~29_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_st_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_st_data[11] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_st_data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N8
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_data[11]~59 (
	.dataa(\cpu|cpu|dc_data_wr_port_data[11]~58_combout ),
	.datab(gnd),
	.datac(\cpu|cpu|A_dc_fill_active~q ),
	.datad(\cpu|cpu|A_dc_st_data [11]),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_data[11]~59_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_data[11]~59 .lut_mask = 16'hAFAA;
defparam \cpu|cpu|dc_data_wr_port_data[11]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N15
dffeas \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N14
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~45 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~45_combout  = (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [12]) # 
// ((\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & \mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30])))) # (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// (\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & ((\mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]))))

	.dataa(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datac(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [12]),
	.datad(\mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~45_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~45 .lut_mask = 16'hECA0;
defparam \mm_interconnect_0|rsp_mux|src_payload~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N30
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_003|src_payload~22 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_payload~22_combout  = (\cpu|cpu|d_writedata [12] & \mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(\cpu|cpu|d_writedata [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_payload~22_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_payload~22 .lut_mask = 16'hAA00;
defparam \mm_interconnect_0|cmd_mux_003|src_payload~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N20
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_003|src_data[42] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_data [42] = (\cpu|cpu|ic_fill_line [1] & ((\mm_interconnect_0|cmd_mux_003|saved_grant [1]) # ((\mm_interconnect_0|cmd_mux_003|saved_grant [0] & \cpu|cpu|d_address_line_field [1])))) # (!\cpu|cpu|ic_fill_line [1] & 
// (((\mm_interconnect_0|cmd_mux_003|saved_grant [0] & \cpu|cpu|d_address_line_field [1]))))

	.dataa(\cpu|cpu|ic_fill_line [1]),
	.datab(\mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datac(\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(\cpu|cpu|d_address_line_field [1]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_data [42]),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_data[42] .lut_mask = 16'hF888;
defparam \mm_interconnect_0|cmd_mux_003|src_data[42] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N6
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_003|src_data[43] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_data [43] = (\mm_interconnect_0|cmd_mux_003|saved_grant [1] & ((\cpu|cpu|ic_fill_line [2]) # ((\mm_interconnect_0|cmd_mux_003|saved_grant [0] & \cpu|cpu|d_address_line_field [2])))) # 
// (!\mm_interconnect_0|cmd_mux_003|saved_grant [1] & (((\mm_interconnect_0|cmd_mux_003|saved_grant [0] & \cpu|cpu|d_address_line_field [2]))))

	.dataa(\mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datab(\cpu|cpu|ic_fill_line [2]),
	.datac(\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(\cpu|cpu|d_address_line_field [2]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_data [43]),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_data[43] .lut_mask = 16'hF888;
defparam \mm_interconnect_0|cmd_mux_003|src_data[43] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N14
cycloneive_lcell_comb \cpu|cpu|d_address_line_field[3]~2 (
	.dataa(\cpu|cpu|A_mem_baddr [8]),
	.datab(\cpu|cpu|M_mem_baddr [8]),
	.datac(gnd),
	.datad(\cpu|cpu|d_address_tag_field_nxt~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|d_address_line_field[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_address_line_field[3]~2 .lut_mask = 16'hAACC;
defparam \cpu|cpu|d_address_line_field[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N4
cycloneive_lcell_comb \cpu|cpu|A_dc_wb_line[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|A_mem_baddr [8]),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_wb_line[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_wb_line[3]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|A_dc_wb_line[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N5
dffeas \cpu|cpu|A_dc_wb_line[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_wb_line[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|A_dc_xfer_rd_data_starting~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_wb_line [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_wb_line[3] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_wb_line[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y36_N15
dffeas \cpu|cpu|d_address_line_field[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_address_line_field[3]~2_combout ),
	.asdata(\cpu|cpu|A_dc_wb_line [3]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|A_dc_wb_wr_want_dmaster~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_address_line_field [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_address_line_field[3] .is_wysiwyg = "true";
defparam \cpu|cpu|d_address_line_field[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N2
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_003|src_data[44] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_data [44] = (\mm_interconnect_0|cmd_mux_003|saved_grant [1] & ((\cpu|cpu|ic_fill_line [3]) # ((\cpu|cpu|d_address_line_field [3] & \mm_interconnect_0|cmd_mux_003|saved_grant [0])))) # 
// (!\mm_interconnect_0|cmd_mux_003|saved_grant [1] & (\cpu|cpu|d_address_line_field [3] & (\mm_interconnect_0|cmd_mux_003|saved_grant [0])))

	.dataa(\mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datab(\cpu|cpu|d_address_line_field [3]),
	.datac(\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(\cpu|cpu|ic_fill_line [3]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_data [44]),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_data[44] .lut_mask = 16'hEAC0;
defparam \mm_interconnect_0|cmd_mux_003|src_data[44] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N18
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_003|src_data[45] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_data [45] = (\mm_interconnect_0|cmd_mux_003|saved_grant [0] & ((\cpu|cpu|d_address_line_field [4]) # ((\cpu|cpu|ic_fill_line [4] & \mm_interconnect_0|cmd_mux_003|saved_grant [1])))) # 
// (!\mm_interconnect_0|cmd_mux_003|saved_grant [0] & (\cpu|cpu|ic_fill_line [4] & ((\mm_interconnect_0|cmd_mux_003|saved_grant [1]))))

	.dataa(\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(\cpu|cpu|ic_fill_line [4]),
	.datac(\cpu|cpu|d_address_line_field [4]),
	.datad(\mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_data [45]),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_data[45] .lut_mask = 16'hECA0;
defparam \mm_interconnect_0|cmd_mux_003|src_data[45] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N4
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_003|src_data[46] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_data [46] = (\mm_interconnect_0|cmd_mux_003|saved_grant [1] & ((\cpu|cpu|ic_fill_line [5]) # ((\cpu|cpu|d_address_line_field [5] & \mm_interconnect_0|cmd_mux_003|saved_grant [0])))) # 
// (!\mm_interconnect_0|cmd_mux_003|saved_grant [1] & (((\cpu|cpu|d_address_line_field [5] & \mm_interconnect_0|cmd_mux_003|saved_grant [0]))))

	.dataa(\mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datab(\cpu|cpu|ic_fill_line [5]),
	.datac(\cpu|cpu|d_address_line_field [5]),
	.datad(\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_data [46]),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_data[46] .lut_mask = 16'hF888;
defparam \mm_interconnect_0|cmd_mux_003|src_data[46] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N16
cycloneive_lcell_comb \cpu|cpu|Add10~0 (
	.dataa(\cpu|cpu|E_ctrl_shift_rot_right~q ),
	.datab(\cpu|cpu|E_src2 [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|Add10~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add10~0 .lut_mask = 16'h6666;
defparam \cpu|cpu|Add10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N2
cycloneive_lcell_comb \cpu|cpu|Add10~1 (
	.dataa(\cpu|cpu|E_ctrl_shift_rot_right~q ),
	.datab(\cpu|cpu|Add10~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|cpu|Add10~1_combout ),
	.cout(\cpu|cpu|Add10~2 ));
// synopsys translate_off
defparam \cpu|cpu|Add10~1 .lut_mask = 16'h6688;
defparam \cpu|cpu|Add10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N4
cycloneive_lcell_comb \cpu|cpu|Add10~3 (
	.dataa(\cpu|cpu|E_ctrl_shift_rot_right~q ),
	.datab(\cpu|cpu|E_src2 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add10~2 ),
	.combout(\cpu|cpu|Add10~3_combout ),
	.cout(\cpu|cpu|Add10~4 ));
// synopsys translate_off
defparam \cpu|cpu|Add10~3 .lut_mask = 16'h969F;
defparam \cpu|cpu|Add10~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N6
cycloneive_lcell_comb \cpu|cpu|Add10~5 (
	.dataa(\cpu|cpu|E_ctrl_shift_rot_right~q ),
	.datab(\cpu|cpu|E_src2 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add10~4 ),
	.combout(\cpu|cpu|Add10~5_combout ),
	.cout(\cpu|cpu|Add10~6 ));
// synopsys translate_off
defparam \cpu|cpu|Add10~5 .lut_mask = 16'h6906;
defparam \cpu|cpu|Add10~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N8
cycloneive_lcell_comb \cpu|cpu|Add10~7 (
	.dataa(\cpu|cpu|E_ctrl_shift_rot_right~q ),
	.datab(\cpu|cpu|E_src2 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add10~6 ),
	.combout(\cpu|cpu|Add10~7_combout ),
	.cout(\cpu|cpu|Add10~8 ));
// synopsys translate_off
defparam \cpu|cpu|Add10~7 .lut_mask = 16'h969F;
defparam \cpu|cpu|Add10~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N10
cycloneive_lcell_comb \cpu|cpu|Add10~9 (
	.dataa(\cpu|cpu|E_ctrl_shift_rot_right~q ),
	.datab(\cpu|cpu|E_src2 [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu|cpu|Add10~8 ),
	.combout(\cpu|cpu|Add10~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add10~9 .lut_mask = 16'h6969;
defparam \cpu|cpu|Add10~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y44_N11
dffeas \cpu|cpu|M_rot_rn[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|Add10~9_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_rot_rn [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_rot_rn[4] .is_wysiwyg = "true";
defparam \cpu|cpu|M_rot_rn[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N30
cycloneive_lcell_comb \cpu|cpu|E_rot_prestep1[10]~15 (
	.dataa(\cpu|cpu|Add10~1_combout ),
	.datab(\cpu|cpu|E_src1[10]~_Duplicate_2_q ),
	.datac(gnd),
	.datad(\cpu|cpu|E_src1[9]~_Duplicate_2_q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_rot_prestep1[10]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_rot_prestep1[10]~15 .lut_mask = 16'hEE44;
defparam \cpu|cpu|E_rot_prestep1[10]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N0
cycloneive_lcell_comb \cpu|cpu|E_rot_prestep1[8]~8 (
	.dataa(\cpu|cpu|E_src1[8]~_Duplicate_2_q ),
	.datab(\cpu|cpu|Add10~1_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|E_src1[7]~_Duplicate_2_q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_rot_prestep1[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_rot_prestep1[8]~8 .lut_mask = 16'hEE22;
defparam \cpu|cpu|E_rot_prestep1[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N6
cycloneive_lcell_comb \cpu|cpu|M_rot_prestep2[10]~11 (
	.dataa(\cpu|cpu|Add10~3_combout ),
	.datab(\cpu|cpu|E_rot_prestep1[10]~15_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|E_rot_prestep1[8]~8_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|M_rot_prestep2[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_rot_prestep2[10]~11 .lut_mask = 16'hEE44;
defparam \cpu|cpu|M_rot_prestep2[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N20
cycloneive_lcell_comb \cpu|cpu|E_rot_prestep1[4]~10 (
	.dataa(\cpu|cpu|E_src1[3]~_Duplicate_2_q ),
	.datab(gnd),
	.datac(\cpu|cpu|Add10~1_combout ),
	.datad(\cpu|cpu|E_src1[4]~_Duplicate_2_q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_rot_prestep1[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_rot_prestep1[4]~10 .lut_mask = 16'hAFA0;
defparam \cpu|cpu|E_rot_prestep1[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N18
cycloneive_lcell_comb \cpu|cpu|E_rot_prestep1[6]~9 (
	.dataa(\cpu|cpu|E_src1[5]~_Duplicate_2_q ),
	.datab(\cpu|cpu|E_src1[6]~_Duplicate_2_q ),
	.datac(\cpu|cpu|Add10~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|E_rot_prestep1[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_rot_prestep1[6]~9 .lut_mask = 16'hACAC;
defparam \cpu|cpu|E_rot_prestep1[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N28
cycloneive_lcell_comb \cpu|cpu|M_rot_prestep2[6]~24 (
	.dataa(\cpu|cpu|Add10~3_combout ),
	.datab(\cpu|cpu|E_rot_prestep1[4]~10_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|E_rot_prestep1[6]~9_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|M_rot_prestep2[6]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_rot_prestep2[6]~24 .lut_mask = 16'hDD88;
defparam \cpu|cpu|M_rot_prestep2[6]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y44_N7
dffeas \cpu|cpu|M_rot_prestep2[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_rot_prestep2[10]~11_combout ),
	.asdata(\cpu|cpu|M_rot_prestep2[6]~24_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|Add10~5_combout ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_rot_prestep2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_rot_prestep2[10] .is_wysiwyg = "true";
defparam \cpu|cpu|M_rot_prestep2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N6
cycloneive_lcell_comb \cpu|cpu|E_rot_prestep1[2]~11 (
	.dataa(gnd),
	.datab(\cpu|cpu|E_src1[2]~_Duplicate_2_q ),
	.datac(\cpu|cpu|Add10~1_combout ),
	.datad(\cpu|cpu|E_src1[1]~_Duplicate_2_q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_rot_prestep1[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_rot_prestep1[2]~11 .lut_mask = 16'hFC0C;
defparam \cpu|cpu|E_rot_prestep1[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N14
cycloneive_lcell_comb \cpu|cpu|E_rot_prestep1[0]~4 (
	.dataa(gnd),
	.datab(\cpu|cpu|E_src1[31]~_Duplicate_1_q ),
	.datac(\cpu|cpu|Add10~1_combout ),
	.datad(\cpu|cpu|E_src1[0]~_Duplicate_2_q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_rot_prestep1[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_rot_prestep1[0]~4 .lut_mask = 16'hCFC0;
defparam \cpu|cpu|E_rot_prestep1[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N12
cycloneive_lcell_comb \cpu|cpu|M_rot_prestep2[2]~8 (
	.dataa(\cpu|cpu|E_rot_prestep1[2]~11_combout ),
	.datab(\cpu|cpu|E_rot_prestep1[0]~4_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|Add10~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|M_rot_prestep2[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_rot_prestep2[2]~8 .lut_mask = 16'hCCAA;
defparam \cpu|cpu|M_rot_prestep2[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N4
cycloneive_lcell_comb \cpu|cpu|E_rot_prestep1[14]~13 (
	.dataa(\cpu|cpu|E_src1[14]~_Duplicate_2_q ),
	.datab(\cpu|cpu|Add10~1_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|E_src1[13]~_Duplicate_2_q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_rot_prestep1[14]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_rot_prestep1[14]~13 .lut_mask = 16'hEE22;
defparam \cpu|cpu|E_rot_prestep1[14]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N30
cycloneive_lcell_comb \cpu|cpu|E_rot_prestep1[12]~14 (
	.dataa(\cpu|cpu|E_src1[12]~_Duplicate_2_q ),
	.datab(\cpu|cpu|Add10~1_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|E_src1[11]~_Duplicate_2_q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_rot_prestep1[12]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_rot_prestep1[12]~14 .lut_mask = 16'hEE22;
defparam \cpu|cpu|E_rot_prestep1[12]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N14
cycloneive_lcell_comb \cpu|cpu|M_rot_prestep2[14]~27 (
	.dataa(\cpu|cpu|Add10~3_combout ),
	.datab(\cpu|cpu|E_rot_prestep1[14]~13_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|E_rot_prestep1[12]~14_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|M_rot_prestep2[14]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_rot_prestep2[14]~27 .lut_mask = 16'hEE44;
defparam \cpu|cpu|M_rot_prestep2[14]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y44_N15
dffeas \cpu|cpu|M_rot_prestep2[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_rot_prestep2[14]~27_combout ),
	.asdata(\cpu|cpu|M_rot_prestep2[10]~11_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|Add10~5_combout ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_rot_prestep2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_rot_prestep2[14] .is_wysiwyg = "true";
defparam \cpu|cpu|M_rot_prestep2[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y44_N29
dffeas \cpu|cpu|M_rot_prestep2[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_rot_prestep2[6]~24_combout ),
	.asdata(\cpu|cpu|M_rot_prestep2[2]~8_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|Add10~5_combout ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_rot_prestep2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_rot_prestep2[6] .is_wysiwyg = "true";
defparam \cpu|cpu|M_rot_prestep2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N24
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~73 (
	.dataa(\cpu|cpu|M_rot_prestep2 [14]),
	.datab(\cpu|cpu|M_rot_prestep2 [6]),
	.datac(\cpu|cpu|M_rot_rn [3]),
	.datad(\cpu|cpu|M_rot_rn [4]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~73_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~73 .lut_mask = 16'h00CA;
defparam \cpu|cpu|A_shift_rot_result~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y45_N27
dffeas \cpu|cpu|W_wr_data[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_wr_data_unfiltered[15]~61_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_wr_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_wr_data[15] .is_wysiwyg = "true";
defparam \cpu|cpu|W_wr_data[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y45_N17
dffeas \cpu|cpu|M_alu_result[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|E_alu_result [15]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_alu_result [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_alu_result[15] .is_wysiwyg = "true";
defparam \cpu|cpu|M_alu_result[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y43_N19
dffeas \cpu|cpu|D_pc[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|F_pc [14]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_pc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_pc[14] .is_wysiwyg = "true";
defparam \cpu|cpu|D_pc[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N28
cycloneive_lcell_comb \cpu|cpu|E_pc[14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|D_pc [14]),
	.cin(gnd),
	.combout(\cpu|cpu|E_pc[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_pc[14]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|E_pc[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y43_N29
dffeas \cpu|cpu|E_pc[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_pc[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_pc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_pc[14] .is_wysiwyg = "true";
defparam \cpu|cpu|E_pc[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y41_N25
dffeas \cpu|cpu|E_pc[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|D_pc [13]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_pc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_pc[13] .is_wysiwyg = "true";
defparam \cpu|cpu|E_pc[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y40_N13
dffeas \cpu|cpu|D_pc[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|F_pc [12]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_pc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_pc[12] .is_wysiwyg = "true";
defparam \cpu|cpu|D_pc[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N16
cycloneive_lcell_comb \cpu|cpu|E_pc[12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|D_pc [12]),
	.cin(gnd),
	.combout(\cpu|cpu|E_pc[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_pc[12]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|E_pc[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N17
dffeas \cpu|cpu|E_pc[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_pc[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_pc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_pc[12] .is_wysiwyg = "true";
defparam \cpu|cpu|E_pc[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N16
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~9 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~9 .lut_mask = 16'hA0CC;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N17
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[28] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[28] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N14
cycloneive_lcell_comb \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[28]~feeder (
// Equation(s):
// \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[28]~feeder_combout  = \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata [28]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[28]~feeder .lut_mask = 16'hFF00;
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N15
dffeas \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[28] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [28]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[28] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N2
cycloneive_lcell_comb \cpu|cpu|E_src2[25]~12 (
	.dataa(\cpu|cpu|D_iw [15]),
	.datab(\cpu|cpu|D_ctrl_hi_imm16~q ),
	.datac(gnd),
	.datad(\cpu|cpu|D_iw [21]),
	.cin(gnd),
	.combout(\cpu|cpu|E_src2[25]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src2[25]~12 .lut_mask = 16'hBB88;
defparam \cpu|cpu|E_src2[25]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N28
cycloneive_lcell_comb \cpu|cpu|Add8~6 (
	.dataa(\cpu|cpu|E_src2 [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|E_ctrl_alu_subtract~q ),
	.cin(gnd),
	.combout(\cpu|cpu|Add8~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add8~6 .lut_mask = 16'h55AA;
defparam \cpu|cpu|Add8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N22
cycloneive_lcell_comb \cpu|cpu|E_src2[24]~11 (
	.dataa(\cpu|cpu|D_iw [21]),
	.datab(\cpu|cpu|D_ctrl_hi_imm16~q ),
	.datac(gnd),
	.datad(\cpu|cpu|D_iw [14]),
	.cin(gnd),
	.combout(\cpu|cpu|E_src2[24]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src2[24]~11 .lut_mask = 16'hEE22;
defparam \cpu|cpu|E_src2[24]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N20
cycloneive_lcell_comb \cpu|cpu|E_src2[22]~9 (
	.dataa(\cpu|cpu|D_iw [12]),
	.datab(\cpu|cpu|D_ctrl_hi_imm16~q ),
	.datac(gnd),
	.datad(\cpu|cpu|D_iw [21]),
	.cin(gnd),
	.combout(\cpu|cpu|E_src2[22]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src2[22]~9 .lut_mask = 16'hBB88;
defparam \cpu|cpu|E_src2[22]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y45_N7
dffeas \cpu|cpu|E_src2[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_src2[5]~26_combout ),
	.asdata(\cpu|cpu|D_iw [11]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|D_src2[5]~2_combout ),
	.sload(\cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2[5] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N10
cycloneive_lcell_comb \cpu|cpu|E_logic_result[13]~3 (
	.dataa(\cpu|cpu|E_logic_op [0]),
	.datab(\cpu|cpu|E_logic_op [1]),
	.datac(\cpu|cpu|E_src1[13]~_Duplicate_2_q ),
	.datad(\cpu|cpu|E_src2 [13]),
	.cin(gnd),
	.combout(\cpu|cpu|E_logic_result[13]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_logic_result[13]~3 .lut_mask = 16'h6CC1;
defparam \cpu|cpu|E_logic_result[13]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N2
cycloneive_lcell_comb \cpu|cpu|E_alu_result[13]~6 (
	.dataa(\cpu|cpu|E_ctrl_retaddr~q ),
	.datab(\cpu|cpu|E_ctrl_logic~q ),
	.datac(\cpu|cpu|E_extra_pc [11]),
	.datad(\cpu|cpu|E_logic_result[13]~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_alu_result[13]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_alu_result[13]~6 .lut_mask = 16'hECA0;
defparam \cpu|cpu|E_alu_result[13]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N8
cycloneive_lcell_comb \cpu|cpu|E_alu_result[13] (
	.dataa(\cpu|cpu|Add8~60_combout ),
	.datab(gnd),
	.datac(\cpu|cpu|E_alu_result~0_combout ),
	.datad(\cpu|cpu|E_alu_result[13]~6_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_alu_result [13]),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_alu_result[13] .lut_mask = 16'hFF0A;
defparam \cpu|cpu|E_alu_result[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N18
cycloneive_lcell_comb \cpu|cpu|E_src2[13]~2 (
	.dataa(\cpu|cpu|D_src2_reg[13]~91_combout ),
	.datab(\cpu|cpu|E_alu_result [13]),
	.datac(gnd),
	.datad(\cpu|cpu|D_src2_hazard_E~combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_src2[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src2[13]~2 .lut_mask = 16'hCCAA;
defparam \cpu|cpu|E_src2[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y45_N19
dffeas \cpu|cpu|E_src2[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_src2[13]~2_combout ),
	.asdata(\cpu|cpu|D_iw [19]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|D_src2[5]~2_combout ),
	.sload(\cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2[13] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N18
cycloneive_lcell_comb \cpu|cpu|Add8~17 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|E_src2 [14]),
	.datad(\cpu|cpu|E_ctrl_alu_subtract~q ),
	.cin(gnd),
	.combout(\cpu|cpu|Add8~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add8~17 .lut_mask = 16'h0FF0;
defparam \cpu|cpu|Add8~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N20
cycloneive_lcell_comb \cpu|cpu|Add8~18 (
	.dataa(\cpu|cpu|E_src2 [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|E_ctrl_alu_subtract~q ),
	.cin(gnd),
	.combout(\cpu|cpu|Add8~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add8~18 .lut_mask = 16'h55AA;
defparam \cpu|cpu|Add8~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N8
cycloneive_lcell_comb \cpu|cpu|Add8~20 (
	.dataa(\cpu|cpu|E_src2 [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|E_ctrl_alu_subtract~q ),
	.cin(gnd),
	.combout(\cpu|cpu|Add8~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add8~20 .lut_mask = 16'h55AA;
defparam \cpu|cpu|Add8~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N2
cycloneive_lcell_comb \cpu|cpu|Add8~52 (
	.dataa(\cpu|cpu|E_src1[9]~_Duplicate_2_q ),
	.datab(\cpu|cpu|Add8~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add8~51 ),
	.combout(\cpu|cpu|Add8~52_combout ),
	.cout(\cpu|cpu|Add8~53 ));
// synopsys translate_off
defparam \cpu|cpu|Add8~52 .lut_mask = 16'h698E;
defparam \cpu|cpu|Add8~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N4
cycloneive_lcell_comb \cpu|cpu|Add8~54 (
	.dataa(\cpu|cpu|E_src1[10]~_Duplicate_2_q ),
	.datab(\cpu|cpu|Add8~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add8~53 ),
	.combout(\cpu|cpu|Add8~54_combout ),
	.cout(\cpu|cpu|Add8~55 ));
// synopsys translate_off
defparam \cpu|cpu|Add8~54 .lut_mask = 16'h9617;
defparam \cpu|cpu|Add8~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N6
cycloneive_lcell_comb \cpu|cpu|Add8~56 (
	.dataa(\cpu|cpu|E_src1[11]~_Duplicate_2_q ),
	.datab(\cpu|cpu|Add8~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add8~55 ),
	.combout(\cpu|cpu|Add8~56_combout ),
	.cout(\cpu|cpu|Add8~57 ));
// synopsys translate_off
defparam \cpu|cpu|Add8~56 .lut_mask = 16'h698E;
defparam \cpu|cpu|Add8~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N8
cycloneive_lcell_comb \cpu|cpu|Add8~58 (
	.dataa(\cpu|cpu|Add8~19_combout ),
	.datab(\cpu|cpu|E_src1[12]~_Duplicate_2_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add8~57 ),
	.combout(\cpu|cpu|Add8~58_combout ),
	.cout(\cpu|cpu|Add8~59 ));
// synopsys translate_off
defparam \cpu|cpu|Add8~58 .lut_mask = 16'h9617;
defparam \cpu|cpu|Add8~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N10
cycloneive_lcell_comb \cpu|cpu|Add8~60 (
	.dataa(\cpu|cpu|E_src1[13]~_Duplicate_2_q ),
	.datab(\cpu|cpu|Add8~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add8~59 ),
	.combout(\cpu|cpu|Add8~60_combout ),
	.cout(\cpu|cpu|Add8~61 ));
// synopsys translate_off
defparam \cpu|cpu|Add8~60 .lut_mask = 16'h698E;
defparam \cpu|cpu|Add8~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N12
cycloneive_lcell_comb \cpu|cpu|Add8~62 (
	.dataa(\cpu|cpu|E_src1[14]~_Duplicate_2_q ),
	.datab(\cpu|cpu|Add8~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add8~61 ),
	.combout(\cpu|cpu|Add8~62_combout ),
	.cout(\cpu|cpu|Add8~63 ));
// synopsys translate_off
defparam \cpu|cpu|Add8~62 .lut_mask = 16'h9617;
defparam \cpu|cpu|Add8~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N16
cycloneive_lcell_comb \cpu|cpu|F_pc_plus_one[8]~16 (
	.dataa(\cpu|cpu|F_pc [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|F_pc_plus_one[7]~15 ),
	.combout(\cpu|cpu|F_pc_plus_one[8]~16_combout ),
	.cout(\cpu|cpu|F_pc_plus_one[8]~17 ));
// synopsys translate_off
defparam \cpu|cpu|F_pc_plus_one[8]~16 .lut_mask = 16'hA50A;
defparam \cpu|cpu|F_pc_plus_one[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N18
cycloneive_lcell_comb \cpu|cpu|F_pc_plus_one[9]~18 (
	.dataa(\cpu|cpu|F_pc [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|F_pc_plus_one[8]~17 ),
	.combout(\cpu|cpu|F_pc_plus_one[9]~18_combout ),
	.cout(\cpu|cpu|F_pc_plus_one[9]~19 ));
// synopsys translate_off
defparam \cpu|cpu|F_pc_plus_one[9]~18 .lut_mask = 16'h5A5F;
defparam \cpu|cpu|F_pc_plus_one[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N20
cycloneive_lcell_comb \cpu|cpu|F_pc_plus_one[10]~20 (
	.dataa(\cpu|cpu|F_pc [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|F_pc_plus_one[9]~19 ),
	.combout(\cpu|cpu|F_pc_plus_one[10]~20_combout ),
	.cout(\cpu|cpu|F_pc_plus_one[10]~21 ));
// synopsys translate_off
defparam \cpu|cpu|F_pc_plus_one[10]~20 .lut_mask = 16'hA50A;
defparam \cpu|cpu|F_pc_plus_one[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N22
cycloneive_lcell_comb \cpu|cpu|F_pc_plus_one[11]~22 (
	.dataa(\cpu|cpu|F_pc [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|F_pc_plus_one[10]~21 ),
	.combout(\cpu|cpu|F_pc_plus_one[11]~22_combout ),
	.cout(\cpu|cpu|F_pc_plus_one[11]~23 ));
// synopsys translate_off
defparam \cpu|cpu|F_pc_plus_one[11]~22 .lut_mask = 16'h5A5F;
defparam \cpu|cpu|F_pc_plus_one[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N24
cycloneive_lcell_comb \cpu|cpu|F_pc_plus_one[12]~24 (
	.dataa(\cpu|cpu|F_pc [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|F_pc_plus_one[11]~23 ),
	.combout(\cpu|cpu|F_pc_plus_one[12]~24_combout ),
	.cout(\cpu|cpu|F_pc_plus_one[12]~25 ));
// synopsys translate_off
defparam \cpu|cpu|F_pc_plus_one[12]~24 .lut_mask = 16'hA50A;
defparam \cpu|cpu|F_pc_plus_one[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y40_N25
dffeas \cpu|cpu|D_pc_plus_one[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_pc_plus_one[12]~24_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_pc_plus_one [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_pc_plus_one[12] .is_wysiwyg = "true";
defparam \cpu|cpu|D_pc_plus_one[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N23
dffeas \cpu|cpu|D_pc_plus_one[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_pc_plus_one[11]~22_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_pc_plus_one [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_pc_plus_one[11] .is_wysiwyg = "true";
defparam \cpu|cpu|D_pc_plus_one[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N21
dffeas \cpu|cpu|D_pc_plus_one[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_pc_plus_one[10]~20_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_pc_plus_one [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_pc_plus_one[10] .is_wysiwyg = "true";
defparam \cpu|cpu|D_pc_plus_one[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N26
cycloneive_lcell_comb \cpu|cpu|D_br_taken_waddr_partial[8]~27 (
	.dataa(\cpu|cpu|F_pc_plus_one[8]~16_combout ),
	.datab(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|D_br_taken_waddr_partial[7]~26 ),
	.combout(\cpu|cpu|D_br_taken_waddr_partial[8]~27_combout ),
	.cout(\cpu|cpu|D_br_taken_waddr_partial[8]~28 ));
// synopsys translate_off
defparam \cpu|cpu|D_br_taken_waddr_partial[8]~27 .lut_mask = 16'h698E;
defparam \cpu|cpu|D_br_taken_waddr_partial[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N28
cycloneive_lcell_comb \cpu|cpu|D_br_taken_waddr_partial[9]~29 (
	.dataa(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [17]),
	.datab(\cpu|cpu|F_pc_plus_one[9]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|D_br_taken_waddr_partial[8]~28 ),
	.combout(\cpu|cpu|D_br_taken_waddr_partial[9]~29_combout ),
	.cout(\cpu|cpu|D_br_taken_waddr_partial[9]~30 ));
// synopsys translate_off
defparam \cpu|cpu|D_br_taken_waddr_partial[9]~29 .lut_mask = 16'h9617;
defparam \cpu|cpu|D_br_taken_waddr_partial[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N30
cycloneive_lcell_comb \cpu|cpu|D_br_taken_waddr_partial[10]~31 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu|cpu|D_br_taken_waddr_partial[9]~30 ),
	.combout(\cpu|cpu|D_br_taken_waddr_partial[10]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_br_taken_waddr_partial[10]~31 .lut_mask = 16'h0F0F;
defparam \cpu|cpu|D_br_taken_waddr_partial[10]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y40_N31
dffeas \cpu|cpu|D_br_taken_waddr_partial[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_br_taken_waddr_partial[10]~31_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_br_taken_waddr_partial [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_br_taken_waddr_partial[10] .is_wysiwyg = "true";
defparam \cpu|cpu|D_br_taken_waddr_partial[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N2
cycloneive_lcell_comb \cpu|cpu|Add1~1 (
	.dataa(\cpu|cpu|D_br_taken_waddr_partial [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\cpu|cpu|Add1~1_cout ));
// synopsys translate_off
defparam \cpu|cpu|Add1~1 .lut_mask = 16'h00AA;
defparam \cpu|cpu|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N4
cycloneive_lcell_comb \cpu|cpu|Add1~2 (
	.dataa(\cpu|cpu|D_pc_plus_one [10]),
	.datab(\cpu|cpu|D_iw [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add1~1_cout ),
	.combout(\cpu|cpu|Add1~2_combout ),
	.cout(\cpu|cpu|Add1~3 ));
// synopsys translate_off
defparam \cpu|cpu|Add1~2 .lut_mask = 16'h9617;
defparam \cpu|cpu|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N6
cycloneive_lcell_comb \cpu|cpu|Add1~4 (
	.dataa(\cpu|cpu|D_iw [19]),
	.datab(\cpu|cpu|D_pc_plus_one [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add1~3 ),
	.combout(\cpu|cpu|Add1~4_combout ),
	.cout(\cpu|cpu|Add1~5 ));
// synopsys translate_off
defparam \cpu|cpu|Add1~4 .lut_mask = 16'h698E;
defparam \cpu|cpu|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N8
cycloneive_lcell_comb \cpu|cpu|Add1~6 (
	.dataa(\cpu|cpu|D_pc_plus_one [12]),
	.datab(\cpu|cpu|D_iw [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add1~5 ),
	.combout(\cpu|cpu|Add1~6_combout ),
	.cout(\cpu|cpu|Add1~7 ));
// synopsys translate_off
defparam \cpu|cpu|Add1~6 .lut_mask = 16'h9617;
defparam \cpu|cpu|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N0
cycloneive_lcell_comb \cpu|cpu|D_extra_pc[12]~3 (
	.dataa(\cpu|cpu|D_pc_plus_one [12]),
	.datab(\cpu|cpu|E_ctrl_br_cond_nxt~1_combout ),
	.datac(\cpu|cpu|Add1~6_combout ),
	.datad(\cpu|cpu|D_bht_data [1]),
	.cin(gnd),
	.combout(\cpu|cpu|D_extra_pc[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_extra_pc[12]~3 .lut_mask = 16'hE2AA;
defparam \cpu|cpu|D_extra_pc[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N1
dffeas \cpu|cpu|E_extra_pc[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_extra_pc[12]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_extra_pc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_extra_pc[12] .is_wysiwyg = "true";
defparam \cpu|cpu|E_extra_pc[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N4
cycloneive_lcell_comb \cpu|cpu|E_logic_result[14]~4 (
	.dataa(\cpu|cpu|E_logic_op [0]),
	.datab(\cpu|cpu|E_src1[14]~_Duplicate_2_q ),
	.datac(\cpu|cpu|E_logic_op [1]),
	.datad(\cpu|cpu|E_src2 [14]),
	.cin(gnd),
	.combout(\cpu|cpu|E_logic_result[14]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_logic_result[14]~4 .lut_mask = 16'h78C1;
defparam \cpu|cpu|E_logic_result[14]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N14
cycloneive_lcell_comb \cpu|cpu|E_alu_result[14]~5 (
	.dataa(\cpu|cpu|E_ctrl_retaddr~q ),
	.datab(\cpu|cpu|E_extra_pc [12]),
	.datac(\cpu|cpu|E_logic_result[14]~4_combout ),
	.datad(\cpu|cpu|E_ctrl_logic~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_alu_result[14]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_alu_result[14]~5 .lut_mask = 16'hF888;
defparam \cpu|cpu|E_alu_result[14]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N28
cycloneive_lcell_comb \cpu|cpu|E_alu_result[14] (
	.dataa(gnd),
	.datab(\cpu|cpu|Add8~62_combout ),
	.datac(\cpu|cpu|E_alu_result~0_combout ),
	.datad(\cpu|cpu|E_alu_result[14]~5_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_alu_result [14]),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_alu_result[14] .lut_mask = 16'hFF0C;
defparam \cpu|cpu|E_alu_result[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y45_N29
dffeas \cpu|cpu|M_alu_result[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_alu_result [14]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_alu_result [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_alu_result[14] .is_wysiwyg = "true";
defparam \cpu|cpu|M_alu_result[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N12
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[14]~88 (
	.dataa(\cpu|cpu|A_wr_data_unfiltered[14]~64_combout ),
	.datab(\cpu|cpu|D_src2_reg[23]~25_combout ),
	.datac(\cpu|cpu|D_src2_reg[23]~24_combout ),
	.datad(\cpu|cpu|M_alu_result [14]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[14]~88_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[14]~88 .lut_mask = 16'hCEC2;
defparam \cpu|cpu|D_src2_reg[14]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y46_N19
dffeas \cpu|cpu|W_wr_data[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_wr_data_unfiltered[14]~64_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_wr_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_wr_data[14] .is_wysiwyg = "true";
defparam \cpu|cpu|W_wr_data[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y47_N1
dffeas \cpu|cpu|M_alu_result[20] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|E_alu_result [20]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_alu_result [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_alu_result[20] .is_wysiwyg = "true";
defparam \cpu|cpu|M_alu_result[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N10
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift [8]),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder .lut_mask = 16'hFF00;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N11
dffeas \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[4] .is_wysiwyg = "true";
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N8
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift [9]),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[5]~feeder .lut_mask = 16'hFF00;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N9
dffeas \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[5] .is_wysiwyg = "true";
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N22
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift [10]),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[6]~feeder .lut_mask = 16'hFF00;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N23
dffeas \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[6] .is_wysiwyg = "true";
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N20
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder .lut_mask = 16'hFF00;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N21
dffeas \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[7] .is_wysiwyg = "true";
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\jtag_uart|wr_rfifo~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(\clk_clk~inputclkctrl_outclk ),
	.ena0(\jtag_uart|wr_rfifo~combout ),
	.ena1(\jtag_uart|fifo_rd~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata [7],\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata [6],\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata [5],
\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata [4],\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata [3],\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata [2],\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata [1],\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata [0]}),
	.portaaddr({\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "Nios_jtag_uart:jtag_uart|Nios_jtag_uart_scfifo_r:the_Nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 6;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 36;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 63;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 6;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "none";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 36;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 63;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 64;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N2
cycloneive_lcell_comb \jtag_uart|av_readdata[2]~7 (
// Equation(s):
// \jtag_uart|av_readdata[2]~7_combout  = (\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [2] & \jtag_uart|read_0~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datad(\jtag_uart|read_0~q ),
	.cin(gnd),
	.combout(\jtag_uart|av_readdata[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|av_readdata[2]~7 .lut_mask = 16'hF000;
defparam \jtag_uart|av_readdata[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N3
dffeas \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|av_readdata[2]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N13
dffeas \pio_led|data_out[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|d_writedata [2]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pio_led|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pio_led|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pio_led|data_out[2] .is_wysiwyg = "true";
defparam \pio_led|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N16
cycloneive_lcell_comb \pio_led|readdata[2] (
// Equation(s):
// \pio_led|readdata [2] = (!\cpu|cpu|d_address_offset_field [1] & (\pio_led|data_out [2] & !\cpu|cpu|d_address_offset_field [0]))

	.dataa(\cpu|cpu|d_address_offset_field [1]),
	.datab(gnd),
	.datac(\pio_led|data_out [2]),
	.datad(\cpu|cpu|d_address_offset_field [0]),
	.cin(gnd),
	.combout(\pio_led|readdata [2]),
	.cout());
// synopsys translate_off
defparam \pio_led|readdata[2] .lut_mask = 16'h0050;
defparam \pio_led|readdata[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N17
dffeas \mm_interconnect_0|pio_led_s1_translator|av_readdata_pre[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\pio_led|readdata [2]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|pio_led_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|pio_led_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \mm_interconnect_0|pio_led_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N28
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_data[2]~12 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[2]~12_combout  = (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [2]) # 
// ((\mm_interconnect_0|pio_led_s1_translator|read_latency_shift_reg [0] & \mm_interconnect_0|pio_led_s1_translator|av_readdata_pre [2])))) # (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// (\mm_interconnect_0|pio_led_s1_translator|read_latency_shift_reg [0] & ((\mm_interconnect_0|pio_led_s1_translator|av_readdata_pre [2]))))

	.dataa(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|pio_led_s1_translator|read_latency_shift_reg [0]),
	.datac(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [2]),
	.datad(\mm_interconnect_0|pio_led_s1_translator|av_readdata_pre [2]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[2]~12 .lut_mask = 16'hECA0;
defparam \mm_interconnect_0|rsp_mux|src_data[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N28
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_data[40] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_data [40] = (\cpu|cpu|ic_fill_ap_offset [2] & ((\mm_interconnect_0|cmd_mux_002|saved_grant [1]) # ((\cpu|cpu|d_address_offset_field [2] & \mm_interconnect_0|cmd_mux_002|saved_grant [0])))) # (!\cpu|cpu|ic_fill_ap_offset 
// [2] & (\cpu|cpu|d_address_offset_field [2] & ((\mm_interconnect_0|cmd_mux_002|saved_grant [0]))))

	.dataa(\cpu|cpu|ic_fill_ap_offset [2]),
	.datab(\cpu|cpu|d_address_offset_field [2]),
	.datac(\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datad(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_data [40]),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_data[40] .lut_mask = 16'hECA0;
defparam \mm_interconnect_0|cmd_mux_002|src_data[40] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N29
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_data [40]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address[2] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N18
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|Equal0~1 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address [4]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address [3]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address [1]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address [2]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|Equal0~1 .lut_mask = 16'h0001;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N4
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|Equal0~2 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address [0]),
	.datab(gnd),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|Equal0~0_combout ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|Equal0~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|Equal0~2 .lut_mask = 16'h5000;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N12
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Equal0~2 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg [4]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg [3]),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg [2]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Equal0~2 .lut_mask = 16'h0044;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N26
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[22]~6 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22]),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Equal0~2_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[22]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[22]~6 .lut_mask = 16'hDD88;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[22]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N8
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_rd~0 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_rd~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_rd~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_rd~0 .lut_mask = 16'hA2A2;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_rd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N9
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_rd (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_rd~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_rd~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_rd .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_rd .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y39_N3
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_rd_d1 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_rd~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_rd_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_rd_d1 .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_rd_d1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N8
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[0]~14 (
	.dataa(gnd),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_rd_d1~q ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [35]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[0]~14 .lut_mask = 16'hFC30;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N27
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[22] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[22]~6_combout ),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[22] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N24
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~20 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [22]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~20 .lut_mask = 16'hEF00;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N25
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[22] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[22] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N16
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~59 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [22]),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg [22]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~59_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~59 .lut_mask = 16'hEE44;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N14
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~60 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [24]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~19_combout ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~59_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~60_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~60 .lut_mask = 16'h8F88;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N24
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[30]~21 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[30]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[30]~21 .lut_mask = 16'hF1F3;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[30]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N15
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[23] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[30]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[23] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y37_N19
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[23] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[23] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N20
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|monitor_go~0 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|monitor_go~q ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [23]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|monitor_go~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|monitor_go~0 .lut_mask = 16'hBA30;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|monitor_go~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N21
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|monitor_go (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|monitor_go~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|monitor_go~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|monitor_go .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|monitor_go .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N22
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~29 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|Equal0~2_combout ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|monitor_go~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~29 .lut_mask = 16'hEA40;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N20
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[2]~feeder (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~29_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[2]~feeder .lut_mask = 16'hAAAA;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N14
cycloneive_lcell_comb \cpu|cpu|d_byteenable_nxt[0]~1 (
	.dataa(\cpu|cpu|A_mem_bypass_pending~combout ),
	.datab(\cpu|cpu|M_mem_byte_en [0]),
	.datac(\cpu|cpu|d_byteenable_nxt[0]~0_combout ),
	.datad(\cpu|cpu|A_mem_byte_en [0]),
	.cin(gnd),
	.combout(\cpu|cpu|d_byteenable_nxt[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_byteenable_nxt[0]~1 .lut_mask = 16'hEF4F;
defparam \cpu|cpu|d_byteenable_nxt[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N15
dffeas \cpu|cpu|d_byteenable[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_byteenable_nxt[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_byteenable [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_byteenable[0] .is_wysiwyg = "true";
defparam \cpu|cpu|d_byteenable[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N22
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_data[32] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_data [32] = (\mm_interconnect_0|cmd_mux_002|saved_grant [1]) # ((\mm_interconnect_0|cmd_mux_002|saved_grant [0] & \cpu|cpu|d_byteenable [0]))

	.dataa(gnd),
	.datab(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(\cpu|cpu|d_byteenable [0]),
	.datad(\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_data [32]),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_data[32] .lut_mask = 16'hFFC0;
defparam \mm_interconnect_0|cmd_mux_002|src_data[32] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N23
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|byteenable[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_data [32]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|byteenable [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|byteenable[0] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|byteenable[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N16
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_byteenable[0]~0 (
	.dataa(gnd),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|byteenable [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_byteenable[0]~0 .lut_mask = 16'hFCFC;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_byteenable[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N16
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Equal0~0 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg [3]),
	.datab(gnd),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg [4]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg [2]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Equal0~0 .lut_mask = 16'h0500;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N0
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[2]~1 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Equal0~1_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[2]~1 .lut_mask = 16'hEE44;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N18
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~11 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~11_combout  = (\cpu|cpu|d_writedata [4] & \mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(\cpu|cpu|d_writedata [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~11_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~11 .lut_mask = 16'hAA00;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N19
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_payload~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[4] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N12
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[4]~10 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [4]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata [4]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[4]~10 .lut_mask = 16'hBB88;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N8
cycloneive_lcell_comb \cpu|cpu|M_st_data[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|E_src2_reg [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|M_st_data[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_st_data[7]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|cpu|M_st_data[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N9
dffeas \cpu|cpu|M_st_data[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_st_data[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_st_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_st_data[7] .is_wysiwyg = "true";
defparam \cpu|cpu|M_st_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y38_N25
dffeas \cpu|cpu|A_st_data[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_st_data [7]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_st_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_st_data[7] .is_wysiwyg = "true";
defparam \cpu|cpu|A_st_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N28
cycloneive_lcell_comb \cpu|cpu|d_writedata[7]~7 (
	.dataa(\cpu|cpu|M_st_data [7]),
	.datab(\cpu|cpu|A_st_data [7]),
	.datac(gnd),
	.datad(\cpu|cpu|A_mem_bypass_pending~combout ),
	.cin(gnd),
	.combout(\cpu|cpu|d_writedata[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_writedata[7]~7 .lut_mask = 16'hCCAA;
defparam \cpu|cpu|d_writedata[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N6
cycloneive_lcell_comb \cpu|cpu|M_dc_st_data[3]~3 (
	.dataa(gnd),
	.datab(\cpu|cpu|M_ctrl_dc_index_nowb_inv~q ),
	.datac(\cpu|cpu|M_st_data [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|M_dc_st_data[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_dc_st_data[3]~3 .lut_mask = 16'h3030;
defparam \cpu|cpu|M_dc_st_data[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N7
dffeas \cpu|cpu|A_dc_st_data[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_dc_st_data[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_st_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_st_data[3] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_st_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N30
cycloneive_lcell_comb \cpu|cpu|A_dc_fill_wr_data[7]~2 (
	.dataa(\cpu|cpu|A_dc_fill_wr_data~1_combout ),
	.datab(\cpu|cpu|A_mem_byte_en [0]),
	.datac(\cpu|cpu|A_ctrl_st~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_fill_wr_data[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_fill_wr_data[7]~2 .lut_mask = 16'h8080;
defparam \cpu|cpu|A_dc_fill_wr_data[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N31
dffeas \pio_led|data_out[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|d_writedata [3]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pio_led|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pio_led|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pio_led|data_out[3] .is_wysiwyg = "true";
defparam \pio_led|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N14
cycloneive_lcell_comb \pio_led|readdata[3] (
// Equation(s):
// \pio_led|readdata [3] = (!\cpu|cpu|d_address_offset_field [1] & (\pio_led|data_out [3] & !\cpu|cpu|d_address_offset_field [0]))

	.dataa(\cpu|cpu|d_address_offset_field [1]),
	.datab(gnd),
	.datac(\pio_led|data_out [3]),
	.datad(\cpu|cpu|d_address_offset_field [0]),
	.cin(gnd),
	.combout(\pio_led|readdata [3]),
	.cout());
// synopsys translate_off
defparam \pio_led|readdata[3] .lut_mask = 16'h0050;
defparam \pio_led|readdata[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N15
dffeas \mm_interconnect_0|pio_led_s1_translator|av_readdata_pre[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\pio_led|readdata [3]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|pio_led_s1_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|pio_led_s1_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \mm_interconnect_0|pio_led_s1_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N18
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~57 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~57_combout  = (\mm_interconnect_0|pio_led_s1_translator|read_latency_shift_reg [0] & \mm_interconnect_0|pio_led_s1_translator|av_readdata_pre [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mm_interconnect_0|pio_led_s1_translator|read_latency_shift_reg [0]),
	.datad(\mm_interconnect_0|pio_led_s1_translator|av_readdata_pre [3]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~57_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~57 .lut_mask = 16'hF000;
defparam \mm_interconnect_0|rsp_mux|src_payload~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N8
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_003|src_payload~29 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_payload~29_combout  = (\cpu|cpu|d_writedata [3] & \mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(\cpu|cpu|d_writedata [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_payload~29_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_payload~29 .lut_mask = 16'hAA00;
defparam \mm_interconnect_0|cmd_mux_003|src_payload~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N8
cycloneive_lcell_comb \cpu|cpu|d_address_tag_field[1]~5 (
	.dataa(\cpu|cpu|A_mem_baddr [12]),
	.datab(\cpu|cpu|d_address_tag_field_nxt~0_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|M_mem_baddr [12]),
	.cin(gnd),
	.combout(\cpu|cpu|d_address_tag_field[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_address_tag_field[1]~5 .lut_mask = 16'hBB88;
defparam \cpu|cpu|d_address_tag_field[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N10
cycloneive_lcell_comb \cpu|cpu|A_dc_actual_tag[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|Nios_cpu_cpu_dc_tag|the_altsyncram|auto_generated|q_b [1]),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_actual_tag[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_actual_tag[1]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|A_dc_actual_tag[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y40_N11
dffeas \cpu|cpu|A_dc_actual_tag[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_actual_tag[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_actual_tag [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_actual_tag[1] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_actual_tag[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N30
cycloneive_lcell_comb \cpu|cpu|A_dc_wb_tag[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|A_dc_actual_tag [1]),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_wb_tag[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_wb_tag[1]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|A_dc_wb_tag[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N31
dffeas \cpu|cpu|A_dc_wb_tag[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_wb_tag[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|A_dc_xfer_rd_data_starting~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_wb_tag [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_wb_tag[1] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_wb_tag[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y41_N9
dffeas \cpu|cpu|d_address_tag_field[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_address_tag_field[1]~5_combout ),
	.asdata(\cpu|cpu|A_dc_wb_tag [1]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|A_dc_wb_wr_want_dmaster~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_address_tag_field [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_address_tag_field[1] .is_wysiwyg = "true";
defparam \cpu|cpu|d_address_tag_field[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N0
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_003|src_data[48] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_data [48] = (\cpu|cpu|d_address_tag_field [1] & ((\mm_interconnect_0|cmd_mux_003|saved_grant [0]) # ((\cpu|cpu|ic_fill_tag [0] & \mm_interconnect_0|cmd_mux_003|saved_grant [1])))) # (!\cpu|cpu|d_address_tag_field [1] & 
// (\cpu|cpu|ic_fill_tag [0] & ((\mm_interconnect_0|cmd_mux_003|saved_grant [1]))))

	.dataa(\cpu|cpu|d_address_tag_field [1]),
	.datab(\cpu|cpu|ic_fill_tag [0]),
	.datac(\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(\mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_data [48]),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_data[48] .lut_mask = 16'hECA0;
defparam \mm_interconnect_0|cmd_mux_003|src_data[48] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N24
cycloneive_lcell_comb \cpu|cpu|ic_fill_tag[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|D_pc [11]),
	.cin(gnd),
	.combout(\cpu|cpu|ic_fill_tag[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|ic_fill_tag[1]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|ic_fill_tag[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N25
dffeas \cpu|cpu|ic_fill_tag[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|ic_fill_tag[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|D_ic_fill_starting~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|ic_fill_tag [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|ic_fill_tag[1] .is_wysiwyg = "true";
defparam \cpu|cpu|ic_fill_tag[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N26
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_003|src_data[49] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_data [49] = (\cpu|cpu|d_address_tag_field [2] & ((\mm_interconnect_0|cmd_mux_003|saved_grant [0]) # ((\cpu|cpu|ic_fill_tag [1] & \mm_interconnect_0|cmd_mux_003|saved_grant [1])))) # (!\cpu|cpu|d_address_tag_field [2] & 
// (\cpu|cpu|ic_fill_tag [1] & ((\mm_interconnect_0|cmd_mux_003|saved_grant [1]))))

	.dataa(\cpu|cpu|d_address_tag_field [2]),
	.datab(\cpu|cpu|ic_fill_tag [1]),
	.datac(\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(\mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_data [49]),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_data[49] .lut_mask = 16'hECA0;
defparam \mm_interconnect_0|cmd_mux_003|src_data[49] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N22
cycloneive_lcell_comb \cpu|cpu|ic_fill_tag[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|D_pc [12]),
	.cin(gnd),
	.combout(\cpu|cpu|ic_fill_tag[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|ic_fill_tag[2]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|ic_fill_tag[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N23
dffeas \cpu|cpu|ic_fill_tag[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|ic_fill_tag[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|D_ic_fill_starting~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|ic_fill_tag [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|ic_fill_tag[2] .is_wysiwyg = "true";
defparam \cpu|cpu|ic_fill_tag[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y47_N13
dffeas \cpu|cpu|M_mem_baddr[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|Add8~62_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_mem_baddr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_mem_baddr[14] .is_wysiwyg = "true";
defparam \cpu|cpu|M_mem_baddr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N16
cycloneive_lcell_comb \cpu|cpu|A_mem_baddr[14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|M_mem_baddr [14]),
	.cin(gnd),
	.combout(\cpu|cpu|A_mem_baddr[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_mem_baddr[14]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|A_mem_baddr[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N17
dffeas \cpu|cpu|A_mem_baddr[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_mem_baddr[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mem_baddr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mem_baddr[14] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mem_baddr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N24
cycloneive_lcell_comb \cpu|cpu|d_address_tag_field[3]~3 (
	.dataa(\cpu|cpu|A_mem_baddr [14]),
	.datab(\cpu|cpu|d_address_tag_field_nxt~0_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|M_mem_baddr [14]),
	.cin(gnd),
	.combout(\cpu|cpu|d_address_tag_field[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_address_tag_field[3]~3 .lut_mask = 16'hBB88;
defparam \cpu|cpu|d_address_tag_field[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N30
cycloneive_lcell_comb \cpu|cpu|dc_tag_rd_port_addr[0]~0 (
	.dataa(\cpu|cpu|Add8~44_combout ),
	.datab(\cpu|cpu|A_mem_stall~q ),
	.datac(gnd),
	.datad(\cpu|cpu|M_mem_baddr [5]),
	.cin(gnd),
	.combout(\cpu|cpu|dc_tag_rd_port_addr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_tag_rd_port_addr[0]~0 .lut_mask = 16'hEE22;
defparam \cpu|cpu|dc_tag_rd_port_addr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N16
cycloneive_lcell_comb \cpu|cpu|dc_tag_rd_port_addr[1]~1 (
	.dataa(\cpu|cpu|Add8~46_combout ),
	.datab(gnd),
	.datac(\cpu|cpu|M_mem_baddr [6]),
	.datad(\cpu|cpu|A_mem_stall~q ),
	.cin(gnd),
	.combout(\cpu|cpu|dc_tag_rd_port_addr[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_tag_rd_port_addr[1]~1 .lut_mask = 16'hF0AA;
defparam \cpu|cpu|dc_tag_rd_port_addr[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N28
cycloneive_lcell_comb \cpu|cpu|dc_tag_rd_port_addr[2]~2 (
	.dataa(\cpu|cpu|A_mem_stall~q ),
	.datab(gnd),
	.datac(\cpu|cpu|Add8~48_combout ),
	.datad(\cpu|cpu|M_mem_baddr [7]),
	.cin(gnd),
	.combout(\cpu|cpu|dc_tag_rd_port_addr[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_tag_rd_port_addr[2]~2 .lut_mask = 16'hFA50;
defparam \cpu|cpu|dc_tag_rd_port_addr[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N14
cycloneive_lcell_comb \cpu|cpu|dc_tag_rd_port_addr[3]~3 (
	.dataa(\cpu|cpu|A_mem_stall~q ),
	.datab(gnd),
	.datac(\cpu|cpu|M_mem_baddr [8]),
	.datad(\cpu|cpu|Add8~50_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|dc_tag_rd_port_addr[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_tag_rd_port_addr[3]~3 .lut_mask = 16'hF5A0;
defparam \cpu|cpu|dc_tag_rd_port_addr[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N18
cycloneive_lcell_comb \cpu|cpu|dc_tag_rd_port_addr[4]~4 (
	.dataa(\cpu|cpu|A_mem_stall~q ),
	.datab(\cpu|cpu|Add8~52_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|M_mem_baddr [9]),
	.cin(gnd),
	.combout(\cpu|cpu|dc_tag_rd_port_addr[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_tag_rd_port_addr[4]~4 .lut_mask = 16'hEE44;
defparam \cpu|cpu|dc_tag_rd_port_addr[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N16
cycloneive_lcell_comb \cpu|cpu|dc_tag_rd_port_addr[5]~5 (
	.dataa(gnd),
	.datab(\cpu|cpu|Add8~54_combout ),
	.datac(\cpu|cpu|M_mem_baddr [10]),
	.datad(\cpu|cpu|A_mem_stall~q ),
	.cin(gnd),
	.combout(\cpu|cpu|dc_tag_rd_port_addr[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_tag_rd_port_addr[5]~5 .lut_mask = 16'hF0CC;
defparam \cpu|cpu|dc_tag_rd_port_addr[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y47_N15
dffeas \cpu|cpu|M_mem_baddr[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|Add8~64_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_mem_baddr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_mem_baddr[15] .is_wysiwyg = "true";
defparam \cpu|cpu|M_mem_baddr[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y40_N29
dffeas \cpu|cpu|A_mem_baddr[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_mem_baddr [15]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mem_baddr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mem_baddr[15] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mem_baddr[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y40_N15
dffeas \cpu|cpu|A_mem_baddr[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_mem_baddr [17]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mem_baddr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mem_baddr[17] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mem_baddr[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N18
cycloneive_lcell_comb \cpu|cpu|E_ctrl_dc_index_wb_inv~4 (
	.dataa(\cpu|cpu|Equal249~1_combout ),
	.datab(\cpu|cpu|E_iw [4]),
	.datac(\cpu|cpu|E_iw [2]),
	.datad(\cpu|cpu|E_iw [0]),
	.cin(gnd),
	.combout(\cpu|cpu|E_ctrl_dc_index_wb_inv~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_ctrl_dc_index_wb_inv~4 .lut_mask = 16'h0800;
defparam \cpu|cpu|E_ctrl_dc_index_wb_inv~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N26
cycloneive_lcell_comb \cpu|cpu|E_ctrl_dc_index_inv (
	.dataa(gnd),
	.datab(\cpu|cpu|E_ctrl_dc_index_wb_inv~4_combout ),
	.datac(\cpu|cpu|E_ctrl_dc_index_nowb_inv~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|E_ctrl_dc_index_inv~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_ctrl_dc_index_inv .lut_mask = 16'hFCFC;
defparam \cpu|cpu|E_ctrl_dc_index_inv .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N27
dffeas \cpu|cpu|M_ctrl_dc_index_inv (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_ctrl_dc_index_inv~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_ctrl_dc_index_inv~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_ctrl_dc_index_inv .is_wysiwyg = "true";
defparam \cpu|cpu|M_ctrl_dc_index_inv .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N12
cycloneive_lcell_comb \cpu|cpu|A_ctrl_dc_index_inv~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|M_ctrl_dc_index_inv~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_ctrl_dc_index_inv~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_ctrl_dc_index_inv~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|A_ctrl_dc_index_inv~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y39_N13
dffeas \cpu|cpu|A_ctrl_dc_index_inv (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_ctrl_dc_index_inv~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_ctrl_dc_index_inv~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_ctrl_dc_index_inv .is_wysiwyg = "true";
defparam \cpu|cpu|A_ctrl_dc_index_inv .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N24
cycloneive_lcell_comb \cpu|cpu|E_ctrl_dc_addr_inv~0 (
	.dataa(\cpu|cpu|E_iw [0]),
	.datab(\cpu|cpu|E_iw [4]),
	.datac(\cpu|cpu|E_iw [2]),
	.datad(\cpu|cpu|E_iw [5]),
	.cin(gnd),
	.combout(\cpu|cpu|E_ctrl_dc_addr_inv~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_ctrl_dc_addr_inv~0 .lut_mask = 16'h0008;
defparam \cpu|cpu|E_ctrl_dc_addr_inv~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y41_N25
dffeas \cpu|cpu|M_ctrl_dc_addr_inv (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_ctrl_dc_addr_inv~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_ctrl_dc_addr_inv~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_ctrl_dc_addr_inv .is_wysiwyg = "true";
defparam \cpu|cpu|M_ctrl_dc_addr_inv .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y39_N7
dffeas \cpu|cpu|A_ctrl_dc_addr_inv (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_ctrl_dc_addr_inv~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_ctrl_dc_addr_inv~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_ctrl_dc_addr_inv .is_wysiwyg = "true";
defparam \cpu|cpu|A_ctrl_dc_addr_inv .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N6
cycloneive_lcell_comb \cpu|cpu|A_dc_tag_dcache_management_wr_en~0 (
	.dataa(\cpu|cpu|A_dc_hit~q ),
	.datab(\cpu|cpu|A_ctrl_dc_index_inv~q ),
	.datac(\cpu|cpu|A_ctrl_dc_addr_inv~q ),
	.datad(\cpu|cpu|A_valid_from_M~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_tag_dcache_management_wr_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_tag_dcache_management_wr_en~0 .lut_mask = 16'hEC00;
defparam \cpu|cpu|A_dc_tag_dcache_management_wr_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N18
cycloneive_lcell_comb \cpu|cpu|dc_tag_wr_port_data[7]~0 (
	.dataa(\cpu|cpu|A_dc_tag_dcache_management_wr_en~0_combout ),
	.datab(\cpu|cpu|A_en_d1~q ),
	.datac(gnd),
	.datad(\cpu|cpu|A_dc_fill_starting_d1~q ),
	.cin(gnd),
	.combout(\cpu|cpu|dc_tag_wr_port_data[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_tag_wr_port_data[7]~0 .lut_mask = 16'hFF77;
defparam \cpu|cpu|dc_tag_wr_port_data[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N4
cycloneive_lcell_comb \cpu|cpu|dc_tag_wr_port_data[8]~1 (
	.dataa(\cpu|cpu|A_valid_from_M~q ),
	.datab(\cpu|cpu|A_dc_fill_starting_d1~q ),
	.datac(\cpu|cpu|A_ctrl_st~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|dc_tag_wr_port_data[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_tag_wr_port_data[8]~1 .lut_mask = 16'h8080;
defparam \cpu|cpu|dc_tag_wr_port_data[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N22
cycloneive_lcell_comb \cpu|cpu|dc_tag_wr_port_data[8]~2 (
	.dataa(\cpu|cpu|A_dc_tag_dcache_management_wr_en~0_combout ),
	.datab(\cpu|cpu|dc_tag_wr_port_data[8]~1_combout ),
	.datac(\cpu|cpu|A_en_d1~q ),
	.datad(\cpu|cpu|A_dc_fill_starting_d1~q ),
	.cin(gnd),
	.combout(\cpu|cpu|dc_tag_wr_port_data[8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_tag_wr_port_data[8]~2 .lut_mask = 16'hCCDF;
defparam \cpu|cpu|dc_tag_wr_port_data[8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y40_N0
cycloneive_ram_block \cpu|cpu|Nios_cpu_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\cpu|cpu|dc_tag_wr_port_en~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\cpu|cpu|dc_tag_wr_port_data[8]~2_combout ,\cpu|cpu|dc_tag_wr_port_data[7]~0_combout ,\cpu|cpu|A_mem_baddr [17],\cpu|cpu|A_mem_baddr [16],\cpu|cpu|A_mem_baddr [15],\cpu|cpu|A_mem_baddr [14],
\cpu|cpu|A_mem_baddr [13],\cpu|cpu|A_mem_baddr [12],\cpu|cpu|A_mem_baddr [11]}),
	.portaaddr({\cpu|cpu|A_mem_baddr [10],\cpu|cpu|A_mem_baddr [9],\cpu|cpu|A_mem_baddr [8],\cpu|cpu|A_mem_baddr [7],\cpu|cpu|A_mem_baddr [6],\cpu|cpu|A_mem_baddr [5]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\cpu|cpu|dc_tag_rd_port_addr[5]~5_combout ,\cpu|cpu|dc_tag_rd_port_addr[4]~4_combout ,\cpu|cpu|dc_tag_rd_port_addr[3]~3_combout ,\cpu|cpu|dc_tag_rd_port_addr[2]~2_combout ,\cpu|cpu|dc_tag_rd_port_addr[1]~1_combout ,\cpu|cpu|dc_tag_rd_port_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cpu|cpu|Nios_cpu_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \cpu|cpu|Nios_cpu_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \cpu|cpu|Nios_cpu_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \cpu|cpu|Nios_cpu_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_dc_tag_module:Nios_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3gc1:auto_generated|ALTSYNCRAM";
defparam \cpu|cpu|Nios_cpu_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \cpu|cpu|Nios_cpu_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \cpu|cpu|Nios_cpu_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \cpu|cpu|Nios_cpu_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 6;
defparam \cpu|cpu|Nios_cpu_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \cpu|cpu|Nios_cpu_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \cpu|cpu|Nios_cpu_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \cpu|cpu|Nios_cpu_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \cpu|cpu|Nios_cpu_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \cpu|cpu|Nios_cpu_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \cpu|cpu|Nios_cpu_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 63;
defparam \cpu|cpu|Nios_cpu_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \cpu|cpu|Nios_cpu_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 9;
defparam \cpu|cpu|Nios_cpu_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu|cpu|Nios_cpu_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \cpu|cpu|Nios_cpu_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \cpu|cpu|Nios_cpu_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 6;
defparam \cpu|cpu|Nios_cpu_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \cpu|cpu|Nios_cpu_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \cpu|cpu|Nios_cpu_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \cpu|cpu|Nios_cpu_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \cpu|cpu|Nios_cpu_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \cpu|cpu|Nios_cpu_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 63;
defparam \cpu|cpu|Nios_cpu_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 64;
defparam \cpu|cpu|Nios_cpu_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 9;
defparam \cpu|cpu|Nios_cpu_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu|cpu|Nios_cpu_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \cpu|cpu|Nios_cpu_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X52_Y40_N21
dffeas \cpu|cpu|A_dc_actual_tag[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|Nios_cpu_cpu_dc_tag|the_altsyncram|auto_generated|q_b [3]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_actual_tag [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_actual_tag[3] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_actual_tag[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N22
cycloneive_lcell_comb \cpu|cpu|A_dc_wb_tag[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|A_dc_actual_tag [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_wb_tag[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_wb_tag[3]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|cpu|A_dc_wb_tag[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y40_N23
dffeas \cpu|cpu|A_dc_wb_tag[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_wb_tag[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|A_dc_xfer_rd_data_starting~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_wb_tag [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_wb_tag[3] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_wb_tag[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y40_N25
dffeas \cpu|cpu|d_address_tag_field[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_address_tag_field[3]~3_combout ),
	.asdata(\cpu|cpu|A_dc_wb_tag [3]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|A_dc_wb_wr_want_dmaster~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_address_tag_field [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_address_tag_field[3] .is_wysiwyg = "true";
defparam \cpu|cpu|d_address_tag_field[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N22
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_003|src_data[50] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_data [50] = (\mm_interconnect_0|cmd_mux_003|saved_grant [0] & ((\cpu|cpu|d_address_tag_field [3]) # ((\cpu|cpu|ic_fill_tag [2] & \mm_interconnect_0|cmd_mux_003|saved_grant [1])))) # 
// (!\mm_interconnect_0|cmd_mux_003|saved_grant [0] & (\cpu|cpu|ic_fill_tag [2] & ((\mm_interconnect_0|cmd_mux_003|saved_grant [1]))))

	.dataa(\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(\cpu|cpu|ic_fill_tag [2]),
	.datac(\cpu|cpu|d_address_tag_field [3]),
	.datad(\mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_data [50]),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_data[50] .lut_mask = 16'hECA0;
defparam \mm_interconnect_0|cmd_mux_003|src_data[50] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N18
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_003|src_data[32] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_data [32] = (\mm_interconnect_0|cmd_mux_003|saved_grant [1]) # ((\mm_interconnect_0|cmd_mux_003|saved_grant [0] & \cpu|cpu|d_byteenable [0]))

	.dataa(\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(\cpu|cpu|d_byteenable [0]),
	.datac(gnd),
	.datad(\mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_data [32]),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_data[32] .lut_mask = 16'hFF88;
defparam \mm_interconnect_0|cmd_mux_003|src_data[32] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y28_N0
cycloneive_ram_block \onchip_ram|the_altsyncram|auto_generated|ram_block1a3 (
	.portawe(\onchip_ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\onchip_ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mm_interconnect_0|cmd_mux_003|src_payload~29_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_003|src_data [50],\mm_interconnect_0|cmd_mux_003|src_data [49],\mm_interconnect_0|cmd_mux_003|src_data [48],\mm_interconnect_0|cmd_mux_003|src_data [47],\mm_interconnect_0|cmd_mux_003|src_data [46],\mm_interconnect_0|cmd_mux_003|src_data [45],
\mm_interconnect_0|cmd_mux_003|src_data [44],\mm_interconnect_0|cmd_mux_003|src_data [43],\mm_interconnect_0|cmd_mux_003|src_data [42],\mm_interconnect_0|cmd_mux_003|src_data [41],\mm_interconnect_0|cmd_mux_003|src_data [40],\mm_interconnect_0|cmd_mux_003|src_data [39],
\mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_ram|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a3 .clk0_input_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a3 .init_file = "Nios_onchip_ram.hex";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a3 .logical_ram_name = "Nios_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|ALTSYNCRAM";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_byte_enable_mask_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_byte_size = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 10240;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y28_N0
cycloneive_ram_block \onchip_ram|the_altsyncram|auto_generated|ram_block1a33 (
	.portawe(\onchip_ram|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\onchip_ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mm_interconnect_0|cmd_mux_003|src_payload~28_combout ,\mm_interconnect_0|cmd_mux_003|src_payload~29_combout ,\mm_interconnect_0|cmd_mux_003|src_payload~30_combout ,\mm_interconnect_0|cmd_mux_003|src_payload~31_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_003|src_data [48],\mm_interconnect_0|cmd_mux_003|src_data [47],\mm_interconnect_0|cmd_mux_003|src_data [46],\mm_interconnect_0|cmd_mux_003|src_data [45],\mm_interconnect_0|cmd_mux_003|src_data [44],\mm_interconnect_0|cmd_mux_003|src_data [43],
\mm_interconnect_0|cmd_mux_003|src_data [42],\mm_interconnect_0|cmd_mux_003|src_data [41],\mm_interconnect_0|cmd_mux_003|src_data [40],\mm_interconnect_0|cmd_mux_003|src_data [39],\mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_ram|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a33 .clk0_input_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a33 .init_file = "Nios_onchip_ram.hex";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a33 .logical_ram_name = "Nios_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|ALTSYNCRAM";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a33 .operation_mode = "single_port";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a33 .port_a_address_width = 11;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a33 .port_a_byte_enable_mask_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a33 .port_a_byte_size = 4;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a33 .port_a_data_width = 4;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a33 .port_a_last_address = 2047;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 10240;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a33 .port_a_logical_ram_width = 32;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a33 .port_b_address_width = 11;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a33 .port_b_data_width = 4;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a33 .ram_block_type = "M9K";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a33 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a33 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a33 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a33 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N2
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_data[3]~29 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_data[3]~29_combout  = (\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\onchip_ram|the_altsyncram|auto_generated|ram_block1a35 ))) # (!\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\onchip_ram|the_altsyncram|auto_generated|ram_block1a3~portadataout ))

	.dataa(\onchip_ram|the_altsyncram|auto_generated|ram_block1a3~portadataout ),
	.datab(gnd),
	.datac(\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\onchip_ram|the_altsyncram|auto_generated|ram_block1a35 ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_data[3]~29_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_data[3]~29 .lut_mask = 16'hFA0A;
defparam \mm_interconnect_0|rsp_mux_001|src_data[3]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N30
cycloneive_lcell_comb \jtag_uart|av_readdata[3]~6 (
// Equation(s):
// \jtag_uart|av_readdata[3]~6_combout  = (\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [3] & \jtag_uart|read_0~q )

	.dataa(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\jtag_uart|read_0~q ),
	.cin(gnd),
	.combout(\jtag_uart|av_readdata[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|av_readdata[3]~6 .lut_mask = 16'hAA00;
defparam \jtag_uart|av_readdata[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N31
dffeas \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|av_readdata[3]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N12
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~0 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~0_combout  = (\cpu|cpu|d_writedata [3] & \mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|d_writedata [3]),
	.datad(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~0 .lut_mask = 16'hF000;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N13
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_payload~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[3] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N6
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~0 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.datab(gnd),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~q ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata [3]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~0 .lut_mask = 16'hFA50;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N7
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_single_step_mode (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_single_step_mode .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_single_step_mode .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N18
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~28 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|Equal0~2_combout ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~28 .lut_mask = 16'hEA40;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N18
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~28_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[3]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N19
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[3]~feeder_combout ),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[3] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N13
dffeas \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata [3]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N12
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~58 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~58_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [3] & 
// ((!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ) # (!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ))))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [3]),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~58_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~58 .lut_mask = 16'h40C0;
defparam \mm_interconnect_0|rsp_mux|src_payload~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N0
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_data[3]~10 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[3]~10_combout  = (\mm_interconnect_0|rsp_mux|src_payload~2_combout ) # ((\mm_interconnect_0|rsp_mux|src_payload~58_combout ) # ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [3] & 
// \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0])))

	.dataa(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [3]),
	.datab(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\mm_interconnect_0|rsp_mux|src_payload~2_combout ),
	.datad(\mm_interconnect_0|rsp_mux|src_payload~58_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[3]~10 .lut_mask = 16'hFFF8;
defparam \mm_interconnect_0|rsp_mux|src_data[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N22
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_data[3]~11 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[3]~11_combout  = (\mm_interconnect_0|rsp_mux|src_payload~57_combout ) # ((\mm_interconnect_0|rsp_mux|src_data[3]~10_combout ) # ((\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// \mm_interconnect_0|rsp_mux_001|src_data[3]~29_combout )))

	.dataa(\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(\mm_interconnect_0|rsp_mux|src_payload~57_combout ),
	.datac(\mm_interconnect_0|rsp_mux_001|src_data[3]~29_combout ),
	.datad(\mm_interconnect_0|rsp_mux|src_data[3]~10_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[3]~11 .lut_mask = 16'hFFEC;
defparam \mm_interconnect_0|rsp_mux|src_data[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N23
dffeas \cpu|cpu|d_readdata_d1[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_data[3]~11_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_readdata_d1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_readdata_d1[3] .is_wysiwyg = "true";
defparam \cpu|cpu|d_readdata_d1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N18
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_data[3]~6 (
	.dataa(\cpu|cpu|A_dc_fill_wr_data[7]~2_combout ),
	.datab(\cpu|cpu|A_dc_fill_active~q ),
	.datac(\cpu|cpu|A_st_data [3]),
	.datad(\cpu|cpu|d_readdata_d1 [3]),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_data[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_data[3]~6 .lut_mask = 16'hC480;
defparam \cpu|cpu|dc_data_wr_port_data[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N14
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_data[3]~7 (
	.dataa(\cpu|cpu|A_dc_st_data [3]),
	.datab(gnd),
	.datac(\cpu|cpu|A_dc_fill_active~q ),
	.datad(\cpu|cpu|dc_data_wr_port_data[3]~6_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_data[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_data[3]~7 .lut_mask = 16'hFF0A;
defparam \cpu|cpu|dc_data_wr_port_data[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N22
cycloneive_lcell_comb \cpu|cpu|M_dc_st_data[4]~4 (
	.dataa(gnd),
	.datab(\cpu|cpu|M_ctrl_dc_index_nowb_inv~q ),
	.datac(\cpu|cpu|M_st_data [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|M_dc_st_data[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_dc_st_data[4]~4 .lut_mask = 16'h3030;
defparam \cpu|cpu|M_dc_st_data[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N23
dffeas \cpu|cpu|A_dc_st_data[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_dc_st_data[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_st_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_st_data[4] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_st_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N2
cycloneive_lcell_comb \pio_led|data_out[4]~feeder (
// Equation(s):
// \pio_led|data_out[4]~feeder_combout  = \cpu|cpu|d_writedata [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|d_writedata [4]),
	.cin(gnd),
	.combout(\pio_led|data_out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pio_led|data_out[4]~feeder .lut_mask = 16'hFF00;
defparam \pio_led|data_out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N3
dffeas \pio_led|data_out[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\pio_led|data_out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pio_led|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pio_led|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pio_led|data_out[4] .is_wysiwyg = "true";
defparam \pio_led|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N16
cycloneive_lcell_comb \pio_led|readdata[4] (
// Equation(s):
// \pio_led|readdata [4] = (\pio_led|data_out [4] & (!\cpu|cpu|d_address_offset_field [0] & !\cpu|cpu|d_address_offset_field [1]))

	.dataa(gnd),
	.datab(\pio_led|data_out [4]),
	.datac(\cpu|cpu|d_address_offset_field [0]),
	.datad(\cpu|cpu|d_address_offset_field [1]),
	.cin(gnd),
	.combout(\pio_led|readdata [4]),
	.cout());
// synopsys translate_off
defparam \pio_led|readdata[4] .lut_mask = 16'h000C;
defparam \pio_led|readdata[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N17
dffeas \mm_interconnect_0|pio_led_s1_translator|av_readdata_pre[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\pio_led|readdata [4]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|pio_led_s1_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|pio_led_s1_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \mm_interconnect_0|pio_led_s1_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N10
cycloneive_lcell_comb \jtag_uart|av_readdata[4]~5 (
// Equation(s):
// \jtag_uart|av_readdata[4]~5_combout  = (\jtag_uart|read_0~q  & \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\jtag_uart|read_0~q ),
	.datad(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [4]),
	.cin(gnd),
	.combout(\jtag_uart|av_readdata[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|av_readdata[4]~5 .lut_mask = 16'hF000;
defparam \jtag_uart|av_readdata[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N11
dffeas \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|av_readdata[4]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N24
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_data[4]~8 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[4]~8_combout  = (\mm_interconnect_0|pio_led_s1_translator|read_latency_shift_reg [0] & ((\mm_interconnect_0|pio_led_s1_translator|av_readdata_pre [4]) # 
// ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [4])))) # (!\mm_interconnect_0|pio_led_s1_translator|read_latency_shift_reg [0] & 
// (((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [4]))))

	.dataa(\mm_interconnect_0|pio_led_s1_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|pio_led_s1_translator|av_readdata_pre [4]),
	.datac(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [4]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[4]~8 .lut_mask = 16'hF888;
defparam \mm_interconnect_0|rsp_mux|src_data[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N22
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~27 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~27 .lut_mask = 16'h88F0;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N23
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[4] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N1
dffeas \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata [4]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N0
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~56 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~56_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [4] & 
// ((!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ) # (!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ))))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [4]),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~56_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~56 .lut_mask = 16'h20A0;
defparam \mm_interconnect_0|rsp_mux|src_payload~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N12
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_data[4]~9 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[4]~9_combout  = (\mm_interconnect_0|rsp_mux|src_data[4]~8_combout ) # ((\mm_interconnect_0|rsp_mux|src_payload~56_combout ) # ((\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// \mm_interconnect_0|rsp_mux_001|src_data[4]~28_combout )))

	.dataa(\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(\mm_interconnect_0|rsp_mux|src_data[4]~8_combout ),
	.datac(\mm_interconnect_0|rsp_mux_001|src_data[4]~28_combout ),
	.datad(\mm_interconnect_0|rsp_mux|src_payload~56_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[4]~9 .lut_mask = 16'hFFEC;
defparam \mm_interconnect_0|rsp_mux|src_data[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N13
dffeas \cpu|cpu|d_readdata_d1[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_data[4]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_readdata_d1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_readdata_d1[4] .is_wysiwyg = "true";
defparam \cpu|cpu|d_readdata_d1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y38_N19
dffeas \cpu|cpu|A_st_data[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_st_data [4]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_st_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_st_data[4] .is_wysiwyg = "true";
defparam \cpu|cpu|A_st_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N18
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_data[4]~8 (
	.dataa(\cpu|cpu|A_dc_fill_active~q ),
	.datab(\cpu|cpu|d_readdata_d1 [4]),
	.datac(\cpu|cpu|A_st_data [4]),
	.datad(\cpu|cpu|A_dc_fill_wr_data[7]~2_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_data[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_data[4]~8 .lut_mask = 16'hA088;
defparam \cpu|cpu|dc_data_wr_port_data[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N0
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_data[4]~9 (
	.dataa(\cpu|cpu|A_dc_fill_active~q ),
	.datab(gnd),
	.datac(\cpu|cpu|A_dc_st_data [4]),
	.datad(\cpu|cpu|dc_data_wr_port_data[4]~8_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_data[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_data[4]~9 .lut_mask = 16'hFF50;
defparam \cpu|cpu|dc_data_wr_port_data[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N30
cycloneive_lcell_comb \jtag_uart|av_readdata[5]~4 (
// Equation(s):
// \jtag_uart|av_readdata[5]~4_combout  = (\jtag_uart|read_0~q  & \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\jtag_uart|read_0~q ),
	.datad(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [5]),
	.cin(gnd),
	.combout(\jtag_uart|av_readdata[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|av_readdata[5]~4 .lut_mask = 16'hF000;
defparam \jtag_uart|av_readdata[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N31
dffeas \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|av_readdata[5]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N8
cycloneive_lcell_comb \pio_led|data_out[5]~feeder (
// Equation(s):
// \pio_led|data_out[5]~feeder_combout  = \cpu|cpu|d_writedata [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|d_writedata [5]),
	.cin(gnd),
	.combout(\pio_led|data_out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pio_led|data_out[5]~feeder .lut_mask = 16'hFF00;
defparam \pio_led|data_out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N9
dffeas \pio_led|data_out[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\pio_led|data_out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pio_led|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pio_led|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pio_led|data_out[5] .is_wysiwyg = "true";
defparam \pio_led|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N4
cycloneive_lcell_comb \pio_led|readdata[5] (
// Equation(s):
// \pio_led|readdata [5] = (!\cpu|cpu|d_address_offset_field [1] & (\pio_led|data_out [5] & !\cpu|cpu|d_address_offset_field [0]))

	.dataa(\cpu|cpu|d_address_offset_field [1]),
	.datab(gnd),
	.datac(\pio_led|data_out [5]),
	.datad(\cpu|cpu|d_address_offset_field [0]),
	.cin(gnd),
	.combout(\pio_led|readdata [5]),
	.cout());
// synopsys translate_off
defparam \pio_led|readdata[5] .lut_mask = 16'h0050;
defparam \pio_led|readdata[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N5
dffeas \mm_interconnect_0|pio_led_s1_translator|av_readdata_pre[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\pio_led|readdata [5]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|pio_led_s1_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|pio_led_s1_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \mm_interconnect_0|pio_led_s1_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N16
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_data[5]~6 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[5]~6_combout  = (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [5]) # 
// ((\mm_interconnect_0|pio_led_s1_translator|read_latency_shift_reg [0] & \mm_interconnect_0|pio_led_s1_translator|av_readdata_pre [5])))) # (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// (\mm_interconnect_0|pio_led_s1_translator|read_latency_shift_reg [0] & ((\mm_interconnect_0|pio_led_s1_translator|av_readdata_pre [5]))))

	.dataa(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|pio_led_s1_translator|read_latency_shift_reg [0]),
	.datac(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [5]),
	.datad(\mm_interconnect_0|pio_led_s1_translator|av_readdata_pre [5]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[5]~6 .lut_mask = 16'hECA0;
defparam \mm_interconnect_0|rsp_mux|src_data[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N4
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~55 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~55_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [5] & 
// ((!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ) # (!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ))))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [5]),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~55_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~55 .lut_mask = 16'h40C0;
defparam \mm_interconnect_0|rsp_mux|src_payload~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N6
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_003|src_payload~27 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_payload~27_combout  = (\cpu|cpu|d_writedata [5] & \mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(\cpu|cpu|d_writedata [5]),
	.datab(gnd),
	.datac(\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_payload~27_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_payload~27 .lut_mask = 16'hA0A0;
defparam \mm_interconnect_0|cmd_mux_003|src_payload~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y30_N0
cycloneive_ram_block \onchip_ram|the_altsyncram|auto_generated|ram_block1a5 (
	.portawe(\onchip_ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\onchip_ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mm_interconnect_0|cmd_mux_003|src_payload~27_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_003|src_data [50],\mm_interconnect_0|cmd_mux_003|src_data [49],\mm_interconnect_0|cmd_mux_003|src_data [48],\mm_interconnect_0|cmd_mux_003|src_data [47],\mm_interconnect_0|cmd_mux_003|src_data [46],\mm_interconnect_0|cmd_mux_003|src_data [45],
\mm_interconnect_0|cmd_mux_003|src_data [44],\mm_interconnect_0|cmd_mux_003|src_data [43],\mm_interconnect_0|cmd_mux_003|src_data [42],\mm_interconnect_0|cmd_mux_003|src_data [41],\mm_interconnect_0|cmd_mux_003|src_data [40],\mm_interconnect_0|cmd_mux_003|src_data [39],
\mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_ram|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a5 .clk0_input_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a5 .init_file = "Nios_onchip_ram.hex";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a5 .logical_ram_name = "Nios_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|ALTSYNCRAM";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_byte_enable_mask_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_byte_size = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 10240;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N20
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_003|src_payload~0 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_payload~0_combout  = (\cpu|cpu|d_writedata [0] & \mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(gnd),
	.datab(\cpu|cpu|d_writedata [0]),
	.datac(\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_payload~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_payload~0 .lut_mask = 16'hC0C0;
defparam \mm_interconnect_0|cmd_mux_003|src_payload~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N26
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_003|src_payload~6 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_payload~6_combout  = (\mm_interconnect_0|cmd_mux_003|saved_grant [0] & \cpu|cpu|d_writedata [7])

	.dataa(\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|d_writedata [7]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_payload~6_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_payload~6 .lut_mask = 16'hAA00;
defparam \mm_interconnect_0|cmd_mux_003|src_payload~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \onchip_ram|the_altsyncram|auto_generated|ram_block1a32 (
	.portawe(\onchip_ram|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\onchip_ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mm_interconnect_0|cmd_mux_003|src_payload~6_combout ,\mm_interconnect_0|cmd_mux_003|src_payload~26_combout ,\mm_interconnect_0|cmd_mux_003|src_payload~27_combout ,\mm_interconnect_0|cmd_mux_003|src_payload~0_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_003|src_data [48],\mm_interconnect_0|cmd_mux_003|src_data [47],\mm_interconnect_0|cmd_mux_003|src_data [46],\mm_interconnect_0|cmd_mux_003|src_data [45],\mm_interconnect_0|cmd_mux_003|src_data [44],\mm_interconnect_0|cmd_mux_003|src_data [43],
\mm_interconnect_0|cmd_mux_003|src_data [42],\mm_interconnect_0|cmd_mux_003|src_data [41],\mm_interconnect_0|cmd_mux_003|src_data [40],\mm_interconnect_0|cmd_mux_003|src_data [39],\mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_ram|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a32 .clk0_input_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a32 .init_file = "Nios_onchip_ram.hex";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a32 .logical_ram_name = "Nios_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|ALTSYNCRAM";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_address_width = 11;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_byte_enable_mask_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_byte_size = 4;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_data_width = 4;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_last_address = 2047;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 10240;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_logical_ram_width = 32;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a32 .port_b_address_width = 11;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a32 .port_b_data_width = 4;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a32 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a32 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a32 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a32 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N26
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_data[5]~27 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_data[5]~27_combout  = (\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\onchip_ram|the_altsyncram|auto_generated|ram_block1a37 ))) # (!\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\onchip_ram|the_altsyncram|auto_generated|ram_block1a5~portadataout ))

	.dataa(\onchip_ram|the_altsyncram|auto_generated|ram_block1a5~portadataout ),
	.datab(\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(gnd),
	.datad(\onchip_ram|the_altsyncram|auto_generated|ram_block1a37 ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_data[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_data[5]~27 .lut_mask = 16'hEE22;
defparam \mm_interconnect_0|rsp_mux_001|src_data[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N10
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_data[5]~7 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[5]~7_combout  = (\mm_interconnect_0|rsp_mux|src_data[5]~6_combout ) # ((\mm_interconnect_0|rsp_mux|src_payload~55_combout ) # ((\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// \mm_interconnect_0|rsp_mux_001|src_data[5]~27_combout )))

	.dataa(\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(\mm_interconnect_0|rsp_mux|src_data[5]~6_combout ),
	.datac(\mm_interconnect_0|rsp_mux|src_payload~55_combout ),
	.datad(\mm_interconnect_0|rsp_mux_001|src_data[5]~27_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[5]~7 .lut_mask = 16'hFEFC;
defparam \mm_interconnect_0|rsp_mux|src_data[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N11
dffeas \cpu|cpu|d_readdata_d1[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_data[5]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_readdata_d1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_readdata_d1[5] .is_wysiwyg = "true";
defparam \cpu|cpu|d_readdata_d1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y38_N21
dffeas \cpu|cpu|A_st_data[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_st_data [5]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_st_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_st_data[5] .is_wysiwyg = "true";
defparam \cpu|cpu|A_st_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N20
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_data[5]~10 (
	.dataa(\cpu|cpu|A_dc_fill_active~q ),
	.datab(\cpu|cpu|d_readdata_d1 [5]),
	.datac(\cpu|cpu|A_st_data [5]),
	.datad(\cpu|cpu|A_dc_fill_wr_data[7]~2_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_data[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_data[5]~10 .lut_mask = 16'hA088;
defparam \cpu|cpu|dc_data_wr_port_data[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N2
cycloneive_lcell_comb \cpu|cpu|M_dc_st_data[5]~5 (
	.dataa(gnd),
	.datab(\cpu|cpu|M_ctrl_dc_index_nowb_inv~q ),
	.datac(\cpu|cpu|M_st_data [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|M_dc_st_data[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_dc_st_data[5]~5 .lut_mask = 16'h3030;
defparam \cpu|cpu|M_dc_st_data[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N3
dffeas \cpu|cpu|A_dc_st_data[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_dc_st_data[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_st_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_st_data[5] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_st_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N4
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_data[5]~11 (
	.dataa(\cpu|cpu|A_dc_fill_active~q ),
	.datab(\cpu|cpu|dc_data_wr_port_data[5]~10_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|A_dc_st_data [5]),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_data[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_data[5]~11 .lut_mask = 16'hDDCC;
defparam \cpu|cpu|dc_data_wr_port_data[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N14
cycloneive_lcell_comb \cpu|cpu|M_dc_st_data[6]~6 (
	.dataa(gnd),
	.datab(\cpu|cpu|M_ctrl_dc_index_nowb_inv~q ),
	.datac(\cpu|cpu|M_st_data [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|M_dc_st_data[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_dc_st_data[6]~6 .lut_mask = 16'h3030;
defparam \cpu|cpu|M_dc_st_data[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N15
dffeas \cpu|cpu|A_dc_st_data[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_dc_st_data[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_st_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_st_data[6] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_st_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N26
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~25 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~25 .lut_mask = 16'hA0CC;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N27
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[6] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y34_N13
dffeas \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata [6]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N12
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~54 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~54_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [6] & 
// ((!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ) # (!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ))))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [6]),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~54_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~54 .lut_mask = 16'h40C0;
defparam \mm_interconnect_0|rsp_mux|src_payload~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N22
cycloneive_lcell_comb \jtag_uart|av_readdata[6]~3 (
// Equation(s):
// \jtag_uart|av_readdata[6]~3_combout  = (\jtag_uart|read_0~q  & \jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [6])

	.dataa(\jtag_uart|read_0~q ),
	.datab(gnd),
	.datac(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\jtag_uart|av_readdata[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|av_readdata[6]~3 .lut_mask = 16'hA0A0;
defparam \jtag_uart|av_readdata[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N23
dffeas \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|av_readdata[6]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N27
dffeas \pio_led|data_out[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|d_writedata [6]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pio_led|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pio_led|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pio_led|data_out[6] .is_wysiwyg = "true";
defparam \pio_led|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N2
cycloneive_lcell_comb \pio_led|readdata[6] (
// Equation(s):
// \pio_led|readdata [6] = (!\cpu|cpu|d_address_offset_field [1] & (\pio_led|data_out [6] & !\cpu|cpu|d_address_offset_field [0]))

	.dataa(\cpu|cpu|d_address_offset_field [1]),
	.datab(gnd),
	.datac(\pio_led|data_out [6]),
	.datad(\cpu|cpu|d_address_offset_field [0]),
	.cin(gnd),
	.combout(\pio_led|readdata [6]),
	.cout());
// synopsys translate_off
defparam \pio_led|readdata[6] .lut_mask = 16'h0050;
defparam \pio_led|readdata[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N3
dffeas \mm_interconnect_0|pio_led_s1_translator|av_readdata_pre[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\pio_led|readdata [6]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|pio_led_s1_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|pio_led_s1_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \mm_interconnect_0|pio_led_s1_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N24
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_data[6]~4 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[6]~4_combout  = (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [6]) # 
// ((\mm_interconnect_0|pio_led_s1_translator|read_latency_shift_reg [0] & \mm_interconnect_0|pio_led_s1_translator|av_readdata_pre [6])))) # (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// (\mm_interconnect_0|pio_led_s1_translator|read_latency_shift_reg [0] & ((\mm_interconnect_0|pio_led_s1_translator|av_readdata_pre [6]))))

	.dataa(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|pio_led_s1_translator|read_latency_shift_reg [0]),
	.datac(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [6]),
	.datad(\mm_interconnect_0|pio_led_s1_translator|av_readdata_pre [6]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[6]~4 .lut_mask = 16'hECA0;
defparam \mm_interconnect_0|rsp_mux|src_data[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N8
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_data[6]~5 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[6]~5_combout  = (\mm_interconnect_0|rsp_mux|src_payload~54_combout ) # ((\mm_interconnect_0|rsp_mux|src_data[6]~4_combout ) # ((\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// \mm_interconnect_0|rsp_mux_001|src_data[6]~26_combout )))

	.dataa(\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(\mm_interconnect_0|rsp_mux|src_payload~54_combout ),
	.datac(\mm_interconnect_0|rsp_mux_001|src_data[6]~26_combout ),
	.datad(\mm_interconnect_0|rsp_mux|src_data[6]~4_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[6]~5 .lut_mask = 16'hFFEC;
defparam \mm_interconnect_0|rsp_mux|src_data[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N9
dffeas \cpu|cpu|d_readdata_d1[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_data[6]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_readdata_d1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_readdata_d1[6] .is_wysiwyg = "true";
defparam \cpu|cpu|d_readdata_d1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y38_N7
dffeas \cpu|cpu|A_st_data[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_st_data [6]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_st_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_st_data[6] .is_wysiwyg = "true";
defparam \cpu|cpu|A_st_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N6
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_data[6]~12 (
	.dataa(\cpu|cpu|A_dc_fill_active~q ),
	.datab(\cpu|cpu|d_readdata_d1 [6]),
	.datac(\cpu|cpu|A_st_data [6]),
	.datad(\cpu|cpu|A_dc_fill_wr_data[7]~2_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_data[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_data[6]~12 .lut_mask = 16'hA088;
defparam \cpu|cpu|dc_data_wr_port_data[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N8
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_data[6]~13 (
	.dataa(\cpu|cpu|A_dc_fill_active~q ),
	.datab(gnd),
	.datac(\cpu|cpu|A_dc_st_data [6]),
	.datad(\cpu|cpu|dc_data_wr_port_data[6]~12_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_data[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_data[6]~13 .lut_mask = 16'hFF50;
defparam \cpu|cpu|dc_data_wr_port_data[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N26
cycloneive_lcell_comb \cpu|cpu|M_dc_st_data[7]~7 (
	.dataa(gnd),
	.datab(\cpu|cpu|M_ctrl_dc_index_nowb_inv~q ),
	.datac(\cpu|cpu|M_st_data [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|M_dc_st_data[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_dc_st_data[7]~7 .lut_mask = 16'h3030;
defparam \cpu|cpu|M_dc_st_data[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N27
dffeas \cpu|cpu|A_dc_st_data[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_dc_st_data[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_st_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_st_data[7] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_st_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N30
cycloneive_lcell_comb \jtag_uart|av_readdata[7]~2 (
// Equation(s):
// \jtag_uart|av_readdata[7]~2_combout  = (\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [7] & \jtag_uart|read_0~q )

	.dataa(gnd),
	.datab(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [7]),
	.datac(gnd),
	.datad(\jtag_uart|read_0~q ),
	.cin(gnd),
	.combout(\jtag_uart|av_readdata[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|av_readdata[7]~2 .lut_mask = 16'hCC00;
defparam \jtag_uart|av_readdata[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N31
dffeas \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|av_readdata[7]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N4
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~13 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~13_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [7] & 
// ((!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ) # (!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ))))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [7]),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~13_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~13 .lut_mask = 16'h40C0;
defparam \mm_interconnect_0|rsp_mux|src_payload~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N0
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_data[7]~2 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[7]~2_combout  = (\mm_interconnect_0|rsp_mux|src_payload~2_combout ) # ((\mm_interconnect_0|rsp_mux|src_payload~13_combout ) # ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [7] & 
// \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0])))

	.dataa(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [7]),
	.datab(\mm_interconnect_0|rsp_mux|src_payload~2_combout ),
	.datac(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(\mm_interconnect_0|rsp_mux|src_payload~13_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[7]~2 .lut_mask = 16'hFFEC;
defparam \mm_interconnect_0|rsp_mux|src_data[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y29_N0
cycloneive_ram_block \onchip_ram|the_altsyncram|auto_generated|ram_block1a7 (
	.portawe(\onchip_ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\onchip_ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mm_interconnect_0|cmd_mux_003|src_payload~6_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_003|src_data [50],\mm_interconnect_0|cmd_mux_003|src_data [49],\mm_interconnect_0|cmd_mux_003|src_data [48],\mm_interconnect_0|cmd_mux_003|src_data [47],\mm_interconnect_0|cmd_mux_003|src_data [46],\mm_interconnect_0|cmd_mux_003|src_data [45],
\mm_interconnect_0|cmd_mux_003|src_data [44],\mm_interconnect_0|cmd_mux_003|src_data [43],\mm_interconnect_0|cmd_mux_003|src_data [42],\mm_interconnect_0|cmd_mux_003|src_data [41],\mm_interconnect_0|cmd_mux_003|src_data [40],\mm_interconnect_0|cmd_mux_003|src_data [39],
\mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_ram|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a7 .clk0_input_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a7 .init_file = "Nios_onchip_ram.hex";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a7 .logical_ram_name = "Nios_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|ALTSYNCRAM";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_byte_enable_mask_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_byte_size = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 10240;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N0
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_data[7]~6 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_data[7]~6_combout  = (\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\onchip_ram|the_altsyncram|auto_generated|ram_block1a39 ))) # (!\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\onchip_ram|the_altsyncram|auto_generated|ram_block1a7~portadataout ))

	.dataa(\onchip_ram|the_altsyncram|auto_generated|ram_block1a7~portadataout ),
	.datab(\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(gnd),
	.datad(\onchip_ram|the_altsyncram|auto_generated|ram_block1a39 ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_data[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_data[7]~6 .lut_mask = 16'hEE22;
defparam \mm_interconnect_0|rsp_mux_001|src_data[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N29
dffeas \pio_led|data_out[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|d_writedata [7]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pio_led|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pio_led|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pio_led|data_out[7] .is_wysiwyg = "true";
defparam \pio_led|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N24
cycloneive_lcell_comb \pio_led|readdata[7] (
// Equation(s):
// \pio_led|readdata [7] = (!\cpu|cpu|d_address_offset_field [1] & (\pio_led|data_out [7] & !\cpu|cpu|d_address_offset_field [0]))

	.dataa(\cpu|cpu|d_address_offset_field [1]),
	.datab(\pio_led|data_out [7]),
	.datac(gnd),
	.datad(\cpu|cpu|d_address_offset_field [0]),
	.cin(gnd),
	.combout(\pio_led|readdata [7]),
	.cout());
// synopsys translate_off
defparam \pio_led|readdata[7] .lut_mask = 16'h0044;
defparam \pio_led|readdata[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N25
dffeas \mm_interconnect_0|pio_led_s1_translator|av_readdata_pre[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\pio_led|readdata [7]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|pio_led_s1_translator|av_readdata_pre [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|pio_led_s1_translator|av_readdata_pre[7] .is_wysiwyg = "true";
defparam \mm_interconnect_0|pio_led_s1_translator|av_readdata_pre[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N2
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~12 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~12_combout  = (\mm_interconnect_0|pio_led_s1_translator|read_latency_shift_reg [0] & \mm_interconnect_0|pio_led_s1_translator|av_readdata_pre [7])

	.dataa(gnd),
	.datab(\mm_interconnect_0|pio_led_s1_translator|read_latency_shift_reg [0]),
	.datac(gnd),
	.datad(\mm_interconnect_0|pio_led_s1_translator|av_readdata_pre [7]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~12_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~12 .lut_mask = 16'hCC00;
defparam \mm_interconnect_0|rsp_mux|src_payload~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N22
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_data[7]~3 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[7]~3_combout  = (\mm_interconnect_0|rsp_mux|src_data[7]~2_combout ) # ((\mm_interconnect_0|rsp_mux|src_payload~12_combout ) # ((\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// \mm_interconnect_0|rsp_mux_001|src_data[7]~6_combout )))

	.dataa(\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(\mm_interconnect_0|rsp_mux|src_data[7]~2_combout ),
	.datac(\mm_interconnect_0|rsp_mux_001|src_data[7]~6_combout ),
	.datad(\mm_interconnect_0|rsp_mux|src_payload~12_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[7]~3 .lut_mask = 16'hFFEC;
defparam \mm_interconnect_0|rsp_mux|src_data[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N23
dffeas \cpu|cpu|d_readdata_d1[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_data[7]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_readdata_d1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_readdata_d1[7] .is_wysiwyg = "true";
defparam \cpu|cpu|d_readdata_d1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N24
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_data[7]~14 (
	.dataa(\cpu|cpu|A_dc_fill_active~q ),
	.datab(\cpu|cpu|d_readdata_d1 [7]),
	.datac(\cpu|cpu|A_st_data [7]),
	.datad(\cpu|cpu|A_dc_fill_wr_data[7]~2_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_data[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_data[7]~14 .lut_mask = 16'hA088;
defparam \cpu|cpu|dc_data_wr_port_data[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N12
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_data[7]~15 (
	.dataa(\cpu|cpu|A_dc_fill_active~q ),
	.datab(gnd),
	.datac(\cpu|cpu|A_dc_st_data [7]),
	.datad(\cpu|cpu|dc_data_wr_port_data[7]~14_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_data[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_data[7]~15 .lut_mask = 16'hFF50;
defparam \cpu|cpu|dc_data_wr_port_data[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N4
cycloneive_lcell_comb \cpu|cpu|E_mem_byte_en[2]~2 (
	.dataa(\cpu|cpu|Add8~36_combout ),
	.datab(\cpu|cpu|Add8~34_combout ),
	.datac(\cpu|cpu|E_ctrl_mem8~q ),
	.datad(\cpu|cpu|E_ctrl_mem16~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_mem_byte_en[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_mem_byte_en[2]~2 .lut_mask = 16'hFA2F;
defparam \cpu|cpu|E_mem_byte_en[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N5
dffeas \cpu|cpu|M_mem_byte_en[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_mem_byte_en[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_mem_byte_en [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_mem_byte_en[2] .is_wysiwyg = "true";
defparam \cpu|cpu|M_mem_byte_en[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y39_N5
dffeas \cpu|cpu|A_mem_byte_en[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_mem_byte_en [2]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mem_byte_en [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mem_byte_en[2] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mem_byte_en[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N24
cycloneive_lcell_comb \cpu|cpu|A_dc_fill_wr_data[23]~3 (
	.dataa(\cpu|cpu|A_dc_fill_wr_data~1_combout ),
	.datab(\cpu|cpu|A_ctrl_st~q ),
	.datac(gnd),
	.datad(\cpu|cpu|A_mem_byte_en [2]),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_fill_wr_data[23]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_fill_wr_data[23]~3 .lut_mask = 16'h8800;
defparam \cpu|cpu|A_dc_fill_wr_data[23]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N9
dffeas \cpu|cpu|E_src1[16]~_Duplicate_1 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_src1_reg[16]~49_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src1[16]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src1[16]~_Duplicate_1 .is_wysiwyg = "true";
defparam \cpu|cpu|E_src1[16]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N8
cycloneive_lcell_comb \cpu|cpu|E_logic_result[16]~5 (
	.dataa(\cpu|cpu|E_logic_op [1]),
	.datab(\cpu|cpu|E_logic_op [0]),
	.datac(\cpu|cpu|E_src1[16]~_Duplicate_1_q ),
	.datad(\cpu|cpu|E_src2 [16]),
	.cin(gnd),
	.combout(\cpu|cpu|E_logic_result[16]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_logic_result[16]~5 .lut_mask = 16'h6AA1;
defparam \cpu|cpu|E_logic_result[16]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N6
cycloneive_lcell_comb \cpu|cpu|E_alu_result[16]~3 (
	.dataa(\cpu|cpu|E_extra_pc [14]),
	.datab(\cpu|cpu|E_ctrl_retaddr~q ),
	.datac(\cpu|cpu|E_logic_result[16]~5_combout ),
	.datad(\cpu|cpu|E_ctrl_logic~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_alu_result[16]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_alu_result[16]~3 .lut_mask = 16'hF888;
defparam \cpu|cpu|E_alu_result[16]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N28
cycloneive_lcell_comb \cpu|cpu|E_alu_result[16] (
	.dataa(\cpu|cpu|E_alu_result[16]~3_combout ),
	.datab(\cpu|cpu|Add8~66_combout ),
	.datac(\cpu|cpu|E_alu_result~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|E_alu_result [16]),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_alu_result[16] .lut_mask = 16'hAEAE;
defparam \cpu|cpu|E_alu_result[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N30
cycloneive_lcell_comb \cpu|cpu|M_alu_result[16]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|E_alu_result [16]),
	.cin(gnd),
	.combout(\cpu|cpu|M_alu_result[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_alu_result[16]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|M_alu_result[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N31
dffeas \cpu|cpu|M_alu_result[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_alu_result[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_alu_result [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_alu_result[16] .is_wysiwyg = "true";
defparam \cpu|cpu|M_alu_result[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N14
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[16]~84 (
	.dataa(\cpu|cpu|D_src2_reg[23]~24_combout ),
	.datab(\cpu|cpu|D_src2_reg[23]~25_combout ),
	.datac(\cpu|cpu|A_wr_data_unfiltered[16]~57_combout ),
	.datad(\cpu|cpu|M_alu_result [16]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[16]~84_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[16]~84 .lut_mask = 16'hDC98;
defparam \cpu|cpu|D_src2_reg[16]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N15
dffeas \cpu|cpu|W_wr_data[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|A_wr_data_unfiltered[16]~57_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_wr_data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_wr_data[16] .is_wysiwyg = "true";
defparam \cpu|cpu|W_wr_data[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y46_N17
dffeas \cpu|cpu|W_wr_data[18] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|A_wr_data_unfiltered[18]~51_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_wr_data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_wr_data[18] .is_wysiwyg = "true";
defparam \cpu|cpu|W_wr_data[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N18
cycloneive_lcell_comb \cpu|cpu|E_src2[21]~8 (
	.dataa(\cpu|cpu|D_iw [21]),
	.datab(\cpu|cpu|D_iw [11]),
	.datac(gnd),
	.datad(\cpu|cpu|D_ctrl_hi_imm16~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_src2[21]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src2[21]~8 .lut_mask = 16'hCCAA;
defparam \cpu|cpu|E_src2[21]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y44_N5
dffeas \cpu|cpu|M_alu_result[21] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_alu_result [21]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_alu_result [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_alu_result[21] .is_wysiwyg = "true";
defparam \cpu|cpu|M_alu_result[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y44_N25
dffeas \cpu|cpu|W_wr_data[21] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|A_wr_data_unfiltered[21]~42_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_wr_data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_wr_data[21] .is_wysiwyg = "true";
defparam \cpu|cpu|W_wr_data[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N22
cycloneive_lcell_comb \cpu|cpu|M_alu_result[23]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|E_alu_result [23]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|M_alu_result[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_alu_result[23]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|cpu|M_alu_result[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y45_N23
dffeas \cpu|cpu|M_alu_result[23] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_alu_result[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_alu_result [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_alu_result[23] .is_wysiwyg = "true";
defparam \cpu|cpu|M_alu_result[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N6
cycloneive_lcell_comb \cpu|cpu|E_mem_byte_en[3]~3 (
	.dataa(\cpu|cpu|Add8~36_combout ),
	.datab(\cpu|cpu|Add8~34_combout ),
	.datac(\cpu|cpu|E_ctrl_mem8~q ),
	.datad(\cpu|cpu|E_ctrl_mem16~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_mem_byte_en[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_mem_byte_en[3]~3 .lut_mask = 16'hFA8F;
defparam \cpu|cpu|E_mem_byte_en[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N7
dffeas \cpu|cpu|M_mem_byte_en[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_mem_byte_en[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_mem_byte_en [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_mem_byte_en[3] .is_wysiwyg = "true";
defparam \cpu|cpu|M_mem_byte_en[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y39_N27
dffeas \cpu|cpu|A_mem_byte_en[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_mem_byte_en [3]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mem_byte_en [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mem_byte_en[3] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mem_byte_en[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N12
cycloneive_lcell_comb \cpu|cpu|d_byteenable_nxt[3]~4 (
	.dataa(\cpu|cpu|M_mem_byte_en [3]),
	.datab(\cpu|cpu|d_byteenable_nxt[0]~0_combout ),
	.datac(\cpu|cpu|A_mem_bypass_pending~combout ),
	.datad(\cpu|cpu|A_mem_byte_en [3]),
	.cin(gnd),
	.combout(\cpu|cpu|d_byteenable_nxt[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_byteenable_nxt[3]~4 .lut_mask = 16'hFB3B;
defparam \cpu|cpu|d_byteenable_nxt[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y39_N13
dffeas \cpu|cpu|d_byteenable[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_byteenable_nxt[3]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_byteenable [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_byteenable[3] .is_wysiwyg = "true";
defparam \cpu|cpu|d_byteenable[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N30
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_003|src_data[35] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_data [35] = (\mm_interconnect_0|cmd_mux_003|saved_grant [1]) # ((\cpu|cpu|d_byteenable [3] & \mm_interconnect_0|cmd_mux_003|saved_grant [0]))

	.dataa(\mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datab(\cpu|cpu|d_byteenable [3]),
	.datac(gnd),
	.datad(\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_data [35]),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_data[35] .lut_mask = 16'hEEAA;
defparam \mm_interconnect_0|cmd_mux_003|src_data[35] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N24
cycloneive_lcell_comb \cpu|cpu|D_iw[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|D_iw[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_iw[8]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|cpu|D_iw[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N25
dffeas \cpu|cpu|D_iw[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_iw[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_iw [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_iw[8] .is_wysiwyg = "true";
defparam \cpu|cpu|D_iw[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N16
cycloneive_lcell_comb \cpu|cpu|E_src2[18]~6 (
	.dataa(\cpu|cpu|D_iw [21]),
	.datab(\cpu|cpu|D_ctrl_hi_imm16~q ),
	.datac(gnd),
	.datad(\cpu|cpu|D_iw [8]),
	.cin(gnd),
	.combout(\cpu|cpu|E_src2[18]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src2[18]~6 .lut_mask = 16'hEE22;
defparam \cpu|cpu|E_src2[18]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y47_N3
dffeas \cpu|cpu|E_src1[18]~_Duplicate_1 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_src1_reg[18]~43_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src1[18]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src1[18]~_Duplicate_1 .is_wysiwyg = "true";
defparam \cpu|cpu|E_src1[18]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N16
cycloneive_lcell_comb \cpu|cpu|Add8~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|E_src2 [18]),
	.datad(\cpu|cpu|E_ctrl_alu_subtract~q ),
	.cin(gnd),
	.combout(\cpu|cpu|Add8~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add8~13 .lut_mask = 16'h0FF0;
defparam \cpu|cpu|Add8~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y44_N27
dffeas \cpu|cpu|E_src1[17]~_Duplicate_1 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_src1_reg[17]~46_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src1[17]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src1[17]~_Duplicate_1 .is_wysiwyg = "true";
defparam \cpu|cpu|E_src1[17]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N18
cycloneive_lcell_comb \cpu|cpu|E_src1[15]~_Duplicate_2feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|D_src1_reg[15]~52_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|E_src1[15]~_Duplicate_2feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src1[15]~_Duplicate_2feeder .lut_mask = 16'hF0F0;
defparam \cpu|cpu|E_src1[15]~_Duplicate_2feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N19
dffeas \cpu|cpu|E_src1[15]~_Duplicate_2 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_src1[15]~_Duplicate_2feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src1[15]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src1[15]~_Duplicate_2 .is_wysiwyg = "true";
defparam \cpu|cpu|E_src1[15]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N14
cycloneive_lcell_comb \cpu|cpu|Add8~64 (
	.dataa(\cpu|cpu|Add8~16_combout ),
	.datab(\cpu|cpu|E_src1[15]~_Duplicate_2_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add8~63 ),
	.combout(\cpu|cpu|Add8~64_combout ),
	.cout(\cpu|cpu|Add8~65 ));
// synopsys translate_off
defparam \cpu|cpu|Add8~64 .lut_mask = 16'h698E;
defparam \cpu|cpu|Add8~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N16
cycloneive_lcell_comb \cpu|cpu|Add8~66 (
	.dataa(\cpu|cpu|Add8~15_combout ),
	.datab(\cpu|cpu|E_src1[16]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add8~65 ),
	.combout(\cpu|cpu|Add8~66_combout ),
	.cout(\cpu|cpu|Add8~67 ));
// synopsys translate_off
defparam \cpu|cpu|Add8~66 .lut_mask = 16'h9617;
defparam \cpu|cpu|Add8~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N18
cycloneive_lcell_comb \cpu|cpu|Add8~68 (
	.dataa(\cpu|cpu|Add8~14_combout ),
	.datab(\cpu|cpu|E_src1[17]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add8~67 ),
	.combout(\cpu|cpu|Add8~68_combout ),
	.cout(\cpu|cpu|Add8~69 ));
// synopsys translate_off
defparam \cpu|cpu|Add8~68 .lut_mask = 16'h698E;
defparam \cpu|cpu|Add8~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N20
cycloneive_lcell_comb \cpu|cpu|Add8~70 (
	.dataa(\cpu|cpu|E_src1[18]~_Duplicate_1_q ),
	.datab(\cpu|cpu|Add8~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add8~69 ),
	.combout(\cpu|cpu|Add8~70_combout ),
	.cout(\cpu|cpu|Add8~71 ));
// synopsys translate_off
defparam \cpu|cpu|Add8~70 .lut_mask = 16'h9617;
defparam \cpu|cpu|Add8~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N12
cycloneive_lcell_comb \cpu|cpu|E_logic_result[18]~7 (
	.dataa(\cpu|cpu|E_logic_op [0]),
	.datab(\cpu|cpu|E_logic_op [1]),
	.datac(\cpu|cpu|E_src2 [18]),
	.datad(\cpu|cpu|E_src1[18]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_logic_result[18]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_logic_result[18]~7 .lut_mask = 16'h6CC1;
defparam \cpu|cpu|E_logic_result[18]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N28
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[18]~80 (
	.dataa(\cpu|cpu|E_ctrl_logic~q ),
	.datab(\cpu|cpu|D_src2_reg[18]~79_combout ),
	.datac(\cpu|cpu|D_src2_hazard_E~combout ),
	.datad(\cpu|cpu|E_logic_result[18]~7_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[18]~80_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[18]~80 .lut_mask = 16'hAC0C;
defparam \cpu|cpu|D_src2_reg[18]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N14
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[18]~81 (
	.dataa(\cpu|cpu|E_alu_result~0_combout ),
	.datab(\cpu|cpu|Add8~70_combout ),
	.datac(\cpu|cpu|D_src2_hazard_E~combout ),
	.datad(\cpu|cpu|D_src2_reg[18]~80_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[18]~81_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[18]~81 .lut_mask = 16'hFF40;
defparam \cpu|cpu|D_src2_reg[18]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N18
cycloneive_lcell_comb \cpu|cpu|F_ctrl_unsigned_lo_imm16~3 (
	.dataa(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [4]),
	.datab(gnd),
	.datac(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|F_ctrl_unsigned_lo_imm16~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ctrl_unsigned_lo_imm16~3 .lut_mask = 16'hFAFA;
defparam \cpu|cpu|F_ctrl_unsigned_lo_imm16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N12
cycloneive_lcell_comb \cpu|cpu|F_ctrl_unsigned_lo_imm16~10 (
	.dataa(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [2]),
	.datab(\cpu|cpu|F_ctrl_unsigned_lo_imm16~3_combout ),
	.datac(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [5]),
	.datad(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [1]),
	.cin(gnd),
	.combout(\cpu|cpu|F_ctrl_unsigned_lo_imm16~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ctrl_unsigned_lo_imm16~10 .lut_mask = 16'h0008;
defparam \cpu|cpu|F_ctrl_unsigned_lo_imm16~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N12
cycloneive_lcell_comb \cpu|cpu|F_ctrl_src2_choose_imm~19 (
	.dataa(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [13]),
	.datab(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [12]),
	.datac(gnd),
	.datad(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [11]),
	.cin(gnd),
	.combout(\cpu|cpu|F_ctrl_src2_choose_imm~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ctrl_src2_choose_imm~19 .lut_mask = 16'h0044;
defparam \cpu|cpu|F_ctrl_src2_choose_imm~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N28
cycloneive_lcell_comb \cpu|cpu|F_ctrl_unsigned_lo_imm16~11 (
	.dataa(\cpu|cpu|F_ctrl_src2_choose_imm~19_combout ),
	.datab(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [3]),
	.datac(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [2]),
	.datad(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [1]),
	.cin(gnd),
	.combout(\cpu|cpu|F_ctrl_unsigned_lo_imm16~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ctrl_unsigned_lo_imm16~11 .lut_mask = 16'h080C;
defparam \cpu|cpu|F_ctrl_unsigned_lo_imm16~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N16
cycloneive_lcell_comb \cpu|cpu|F_ctrl_unsigned_lo_imm16~12 (
	.dataa(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [2]),
	.datab(\cpu|cpu|F_ctrl_unsigned_lo_imm16~11_combout ),
	.datac(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [1]),
	.datad(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [4]),
	.cin(gnd),
	.combout(\cpu|cpu|F_ctrl_unsigned_lo_imm16~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ctrl_unsigned_lo_imm16~12 .lut_mask = 16'h4104;
defparam \cpu|cpu|F_ctrl_unsigned_lo_imm16~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N26
cycloneive_lcell_comb \cpu|cpu|F_ctrl_unsigned_lo_imm16~9 (
	.dataa(\cpu|cpu|F_ctrl_unsigned_lo_imm16~10_combout ),
	.datab(\cpu|cpu|F_ctrl_unsigned_lo_imm16~12_combout ),
	.datac(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [5]),
	.datad(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\cpu|cpu|F_ctrl_unsigned_lo_imm16~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ctrl_unsigned_lo_imm16~9 .lut_mask = 16'h00EA;
defparam \cpu|cpu|F_ctrl_unsigned_lo_imm16~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N27
dffeas \cpu|cpu|D_ctrl_unsigned_lo_imm16 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_ctrl_unsigned_lo_imm16~9_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_ctrl_unsigned_lo_imm16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_unsigned_lo_imm16 .is_wysiwyg = "true";
defparam \cpu|cpu|D_ctrl_unsigned_lo_imm16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N12
cycloneive_lcell_comb \cpu|cpu|D_src2[16]~1 (
	.dataa(\cpu|cpu|Equal314~1_combout ),
	.datab(\cpu|cpu|D_src2[16]~0_combout ),
	.datac(\cpu|cpu|D_ctrl_unsigned_lo_imm16~q ),
	.datad(\cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2[16]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2[16]~1 .lut_mask = 16'hFCAA;
defparam \cpu|cpu|D_src2[16]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y47_N17
dffeas \cpu|cpu|E_src2[18] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_src2[18]~6_combout ),
	.asdata(\cpu|cpu|D_src2_reg[18]~81_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|D_src2[16]~1_combout ),
	.sload(!\cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2[18] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N20
cycloneive_lcell_comb \cpu|cpu|E_src2[26]~13 (
	.dataa(\cpu|cpu|D_iw [21]),
	.datab(\cpu|cpu|D_ctrl_hi_imm16~q ),
	.datac(gnd),
	.datad(\cpu|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\cpu|cpu|E_src2[26]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src2[26]~13 .lut_mask = 16'hEE22;
defparam \cpu|cpu|E_src2[26]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N30
cycloneive_lcell_comb \cpu|cpu|Add8~5 (
	.dataa(gnd),
	.datab(\cpu|cpu|E_src2 [26]),
	.datac(gnd),
	.datad(\cpu|cpu|E_ctrl_alu_subtract~q ),
	.cin(gnd),
	.combout(\cpu|cpu|Add8~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add8~5 .lut_mask = 16'h33CC;
defparam \cpu|cpu|Add8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N2
cycloneive_lcell_comb \cpu|cpu|Add8~84 (
	.dataa(\cpu|cpu|E_src1[25]~_Duplicate_1_q ),
	.datab(\cpu|cpu|Add8~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add8~83 ),
	.combout(\cpu|cpu|Add8~84_combout ),
	.cout(\cpu|cpu|Add8~85 ));
// synopsys translate_off
defparam \cpu|cpu|Add8~84 .lut_mask = 16'h698E;
defparam \cpu|cpu|Add8~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N4
cycloneive_lcell_comb \cpu|cpu|Add8~86 (
	.dataa(\cpu|cpu|E_src1[26]~_Duplicate_1_q ),
	.datab(\cpu|cpu|Add8~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add8~85 ),
	.combout(\cpu|cpu|Add8~86_combout ),
	.cout(\cpu|cpu|Add8~87 ));
// synopsys translate_off
defparam \cpu|cpu|Add8~86 .lut_mask = 16'h9617;
defparam \cpu|cpu|Add8~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N18
cycloneive_lcell_comb \cpu|cpu|E_alu_result[26] (
	.dataa(\cpu|cpu|Add8~86_combout ),
	.datab(\cpu|cpu|E_alu_result~0_combout ),
	.datac(\cpu|cpu|E_ctrl_logic~q ),
	.datad(\cpu|cpu|E_logic_result[26]~14_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_alu_result [26]),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_alu_result[26] .lut_mask = 16'hF222;
defparam \cpu|cpu|E_alu_result[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y45_N19
dffeas \cpu|cpu|M_alu_result[26] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_alu_result [26]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_alu_result [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_alu_result[26] .is_wysiwyg = "true";
defparam \cpu|cpu|M_alu_result[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N10
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[26]~27 (
	.dataa(\cpu|cpu|A_data_ram_ld_align_sign_bit~q ),
	.datab(\cpu|cpu|A_wr_data_unfiltered[26]~26_combout ),
	.datac(\cpu|cpu|A_ctrl_ld_signed~q ),
	.datad(\cpu|cpu|A_wr_data_unfiltered[16]~8_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[26]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[26]~27 .lut_mask = 16'hA0CC;
defparam \cpu|cpu|A_wr_data_unfiltered[26]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N0
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[26]~17 (
	.dataa(\cpu|cpu|E_src1[7]~0_combout ),
	.datab(\cpu|cpu|E_src1[7]~1_combout ),
	.datac(\cpu|cpu|M_alu_result [26]),
	.datad(\cpu|cpu|A_wr_data_unfiltered[26]~27_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[26]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[26]~17 .lut_mask = 16'hD9C8;
defparam \cpu|cpu|D_src1_reg[26]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y46_N11
dffeas \cpu|cpu|W_wr_data[26] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_wr_data_unfiltered[26]~27_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_wr_data [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_wr_data[26] .is_wysiwyg = "true";
defparam \cpu|cpu|W_wr_data[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N18
cycloneive_lcell_comb \cpu|cpu|E_rot_pass3~0 (
	.dataa(\cpu|cpu|E_src2 [3]),
	.datab(\cpu|cpu|E_ctrl_shift_rot_left~q ),
	.datac(\cpu|cpu|E_src2 [4]),
	.datad(\cpu|cpu|E_ctrl_rot~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_rot_pass3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_rot_pass3~0 .lut_mask = 16'hFF4C;
defparam \cpu|cpu|E_rot_pass3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y44_N19
dffeas \cpu|cpu|M_rot_pass3 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_rot_pass3~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_rot_pass3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_rot_pass3 .is_wysiwyg = "true";
defparam \cpu|cpu|M_rot_pass3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N12
cycloneive_lcell_comb \cpu|cpu|E_rot_mask[4]~4 (
	.dataa(\cpu|cpu|E_ctrl_shift_rot_right~q ),
	.datab(\cpu|cpu|E_src2 [0]),
	.datac(\cpu|cpu|E_src2 [1]),
	.datad(\cpu|cpu|E_src2 [2]),
	.cin(gnd),
	.combout(\cpu|cpu|E_rot_mask[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_rot_mask[4]~4 .lut_mask = 16'hFE00;
defparam \cpu|cpu|E_rot_mask[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y44_N13
dffeas \cpu|cpu|M_rot_mask[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_rot_mask[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_rot_mask [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_rot_mask[4] .is_wysiwyg = "true";
defparam \cpu|cpu|M_rot_mask[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N24
cycloneive_lcell_comb \cpu|cpu|E_rot_sel_fill3~0 (
	.dataa(gnd),
	.datab(\cpu|cpu|E_src2 [4]),
	.datac(\cpu|cpu|E_ctrl_shift_rot_right~q ),
	.datad(\cpu|cpu|E_src2 [3]),
	.cin(gnd),
	.combout(\cpu|cpu|E_rot_sel_fill3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_rot_sel_fill3~0 .lut_mask = 16'hF0C0;
defparam \cpu|cpu|E_rot_sel_fill3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y44_N25
dffeas \cpu|cpu|M_rot_sel_fill3 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_rot_sel_fill3~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_rot_sel_fill3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_rot_sel_fill3 .is_wysiwyg = "true";
defparam \cpu|cpu|M_rot_sel_fill3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N20
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~18 (
	.dataa(\cpu|cpu|M_rot_pass3~q ),
	.datab(gnd),
	.datac(\cpu|cpu|M_rot_mask [4]),
	.datad(\cpu|cpu|M_rot_sel_fill3~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~18 .lut_mask = 16'h5550;
defparam \cpu|cpu|A_shift_rot_result~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N30
cycloneive_lcell_comb \cpu|cpu|M_rot_prestep2[12]~19 (
	.dataa(\cpu|cpu|Add10~3_combout ),
	.datab(\cpu|cpu|E_rot_prestep1[12]~14_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|E_rot_prestep1[10]~15_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|M_rot_prestep2[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_rot_prestep2[12]~19 .lut_mask = 16'hEE44;
defparam \cpu|cpu|M_rot_prestep2[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N20
cycloneive_lcell_comb \cpu|cpu|M_rot_prestep2[8]~3 (
	.dataa(\cpu|cpu|Add10~3_combout ),
	.datab(\cpu|cpu|E_rot_prestep1[6]~9_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|E_rot_prestep1[8]~8_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|M_rot_prestep2[8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_rot_prestep2[8]~3 .lut_mask = 16'hDD88;
defparam \cpu|cpu|M_rot_prestep2[8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y44_N31
dffeas \cpu|cpu|M_rot_prestep2[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_rot_prestep2[12]~19_combout ),
	.asdata(\cpu|cpu|M_rot_prestep2[8]~3_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|Add10~5_combout ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_rot_prestep2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_rot_prestep2[12] .is_wysiwyg = "true";
defparam \cpu|cpu|M_rot_prestep2[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N4
cycloneive_lcell_comb \cpu|cpu|M_rot_prestep2[4]~16 (
	.dataa(\cpu|cpu|Add10~3_combout ),
	.datab(\cpu|cpu|E_rot_prestep1[2]~11_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|E_rot_prestep1[4]~10_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|M_rot_prestep2[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_rot_prestep2[4]~16 .lut_mask = 16'hDD88;
defparam \cpu|cpu|M_rot_prestep2[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N2
cycloneive_lcell_comb \cpu|cpu|E_src2[29]~16 (
	.dataa(\cpu|cpu|D_iw [19]),
	.datab(\cpu|cpu|D_ctrl_hi_imm16~q ),
	.datac(gnd),
	.datad(\cpu|cpu|D_iw [21]),
	.cin(gnd),
	.combout(\cpu|cpu|E_src2[29]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src2[29]~16 .lut_mask = 16'hBB88;
defparam \cpu|cpu|E_src2[29]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N14
cycloneive_lcell_comb \cpu|cpu|E_logic_result[29]~17 (
	.dataa(\cpu|cpu|E_logic_op [0]),
	.datab(\cpu|cpu|E_src1[29]~_Duplicate_1_q ),
	.datac(\cpu|cpu|E_logic_op [1]),
	.datad(\cpu|cpu|E_src2 [29]),
	.cin(gnd),
	.combout(\cpu|cpu|E_logic_result[29]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_logic_result[29]~17 .lut_mask = 16'h78C1;
defparam \cpu|cpu|E_logic_result[29]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N4
cycloneive_lcell_comb \cpu|cpu|E_rot_prestep1[5]~25 (
	.dataa(\cpu|cpu|E_src1[5]~_Duplicate_2_q ),
	.datab(\cpu|cpu|E_src1[4]~_Duplicate_2_q ),
	.datac(\cpu|cpu|Add10~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|E_rot_prestep1[5]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_rot_prestep1[5]~25 .lut_mask = 16'hCACA;
defparam \cpu|cpu|E_rot_prestep1[5]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N22
cycloneive_lcell_comb \cpu|cpu|E_rot_prestep1[3]~26 (
	.dataa(gnd),
	.datab(\cpu|cpu|E_src1[2]~_Duplicate_2_q ),
	.datac(\cpu|cpu|Add10~1_combout ),
	.datad(\cpu|cpu|E_src1[3]~_Duplicate_2_q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_rot_prestep1[3]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_rot_prestep1[3]~26 .lut_mask = 16'hCFC0;
defparam \cpu|cpu|E_rot_prestep1[3]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N4
cycloneive_lcell_comb \cpu|cpu|M_rot_prestep2[5]~20 (
	.dataa(\cpu|cpu|E_rot_prestep1[5]~25_combout ),
	.datab(\cpu|cpu|Add10~3_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|E_rot_prestep1[3]~26_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|M_rot_prestep2[5]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_rot_prestep2[5]~20 .lut_mask = 16'hEE22;
defparam \cpu|cpu|M_rot_prestep2[5]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N16
cycloneive_lcell_comb \cpu|cpu|E_rot_prestep1[1]~27 (
	.dataa(\cpu|cpu|E_src1[0]~_Duplicate_2_q ),
	.datab(gnd),
	.datac(\cpu|cpu|Add10~1_combout ),
	.datad(\cpu|cpu|E_src1[1]~_Duplicate_2_q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_rot_prestep1[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_rot_prestep1[1]~27 .lut_mask = 16'hAFA0;
defparam \cpu|cpu|E_rot_prestep1[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N24
cycloneive_lcell_comb \cpu|cpu|E_rot_prestep1[31]~20 (
	.dataa(\cpu|cpu|E_src1[30]~_Duplicate_1_q ),
	.datab(\cpu|cpu|Add10~1_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|E_src1[31]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_rot_prestep1[31]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_rot_prestep1[31]~20 .lut_mask = 16'hBB88;
defparam \cpu|cpu|E_rot_prestep1[31]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N20
cycloneive_lcell_comb \cpu|cpu|M_rot_prestep2[1]~4 (
	.dataa(\cpu|cpu|Add10~3_combout ),
	.datab(\cpu|cpu|E_rot_prestep1[1]~27_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|E_rot_prestep1[31]~20_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|M_rot_prestep2[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_rot_prestep2[1]~4 .lut_mask = 16'hEE44;
defparam \cpu|cpu|M_rot_prestep2[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y44_N5
dffeas \cpu|cpu|M_rot_prestep2[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_rot_prestep2[5]~20_combout ),
	.asdata(\cpu|cpu|M_rot_prestep2[1]~4_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|Add10~5_combout ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_rot_prestep2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_rot_prestep2[5] .is_wysiwyg = "true";
defparam \cpu|cpu|M_rot_prestep2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N30
cycloneive_lcell_comb \cpu|cpu|E_rot_prestep1[11]~30 (
	.dataa(gnd),
	.datab(\cpu|cpu|E_src1[11]~_Duplicate_2_q ),
	.datac(\cpu|cpu|E_src1[10]~_Duplicate_2_q ),
	.datad(\cpu|cpu|Add10~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_rot_prestep1[11]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_rot_prestep1[11]~30 .lut_mask = 16'hF0CC;
defparam \cpu|cpu|E_rot_prestep1[11]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N2
cycloneive_lcell_comb \cpu|cpu|E_rot_prestep1[13]~29 (
	.dataa(\cpu|cpu|E_src1[13]~_Duplicate_2_q ),
	.datab(\cpu|cpu|Add10~1_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|E_src1[12]~_Duplicate_2_q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_rot_prestep1[13]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_rot_prestep1[13]~29 .lut_mask = 16'hEE22;
defparam \cpu|cpu|E_rot_prestep1[13]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N14
cycloneive_lcell_comb \cpu|cpu|M_rot_prestep2[13]~23 (
	.dataa(\cpu|cpu|E_rot_prestep1[11]~30_combout ),
	.datab(\cpu|cpu|E_rot_prestep1[13]~29_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|Add10~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|M_rot_prestep2[13]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_rot_prestep2[13]~23 .lut_mask = 16'hAACC;
defparam \cpu|cpu|M_rot_prestep2[13]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N12
cycloneive_lcell_comb \cpu|cpu|E_rot_prestep1[9]~31 (
	.dataa(\cpu|cpu|E_src1[8]~_Duplicate_2_q ),
	.datab(\cpu|cpu|Add10~1_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|E_src1[9]~_Duplicate_2_q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_rot_prestep1[9]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_rot_prestep1[9]~31 .lut_mask = 16'hBB88;
defparam \cpu|cpu|E_rot_prestep1[9]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N26
cycloneive_lcell_comb \cpu|cpu|E_rot_prestep1[7]~24 (
	.dataa(gnd),
	.datab(\cpu|cpu|Add10~1_combout ),
	.datac(\cpu|cpu|E_src1[6]~_Duplicate_2_q ),
	.datad(\cpu|cpu|E_src1[7]~_Duplicate_2_q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_rot_prestep1[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_rot_prestep1[7]~24 .lut_mask = 16'hF3C0;
defparam \cpu|cpu|E_rot_prestep1[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N22
cycloneive_lcell_comb \cpu|cpu|M_rot_prestep2[9]~7 (
	.dataa(\cpu|cpu|Add10~3_combout ),
	.datab(\cpu|cpu|E_rot_prestep1[9]~31_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|E_rot_prestep1[7]~24_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|M_rot_prestep2[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_rot_prestep2[9]~7 .lut_mask = 16'hEE44;
defparam \cpu|cpu|M_rot_prestep2[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y44_N15
dffeas \cpu|cpu|M_rot_prestep2[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_rot_prestep2[13]~23_combout ),
	.asdata(\cpu|cpu|M_rot_prestep2[9]~7_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|Add10~5_combout ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_rot_prestep2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_rot_prestep2[13] .is_wysiwyg = "true";
defparam \cpu|cpu|M_rot_prestep2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N10
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~13 (
	.dataa(\cpu|cpu|M_rot_prestep2 [5]),
	.datab(\cpu|cpu|M_rot_rn [3]),
	.datac(\cpu|cpu|M_rot_rn [4]),
	.datad(\cpu|cpu|M_rot_prestep2 [13]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~13 .lut_mask = 16'hB080;
defparam \cpu|cpu|A_shift_rot_result~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y44_N1
dffeas \cpu|cpu|E_src1[21]~_Duplicate_1 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_src1_reg[21]~34_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src1[21]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src1[21]~_Duplicate_1 .is_wysiwyg = "true";
defparam \cpu|cpu|E_src1[21]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N4
cycloneive_lcell_comb \cpu|cpu|E_rot_prestep1[21]~17 (
	.dataa(gnd),
	.datab(\cpu|cpu|Add10~1_combout ),
	.datac(\cpu|cpu|E_src1[21]~_Duplicate_1_q ),
	.datad(\cpu|cpu|E_src1[20]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_rot_prestep1[21]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_rot_prestep1[21]~17 .lut_mask = 16'hFC30;
defparam \cpu|cpu|E_rot_prestep1[21]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N30
cycloneive_lcell_comb \cpu|cpu|E_rot_prestep1[19]~18 (
	.dataa(gnd),
	.datab(\cpu|cpu|Add10~1_combout ),
	.datac(\cpu|cpu|E_src1[18]~_Duplicate_1_q ),
	.datad(\cpu|cpu|E_src1[19]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_rot_prestep1[19]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_rot_prestep1[19]~18 .lut_mask = 16'hF3C0;
defparam \cpu|cpu|E_rot_prestep1[19]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N16
cycloneive_lcell_comb \cpu|cpu|M_rot_prestep2[21]~22 (
	.dataa(\cpu|cpu|E_rot_prestep1[21]~17_combout ),
	.datab(\cpu|cpu|E_rot_prestep1[19]~18_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|Add10~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|M_rot_prestep2[21]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_rot_prestep2[21]~22 .lut_mask = 16'hCCAA;
defparam \cpu|cpu|M_rot_prestep2[21]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N16
cycloneive_lcell_comb \cpu|cpu|E_rot_prestep1[15]~28 (
	.dataa(\cpu|cpu|E_src1[15]~_Duplicate_2_q ),
	.datab(\cpu|cpu|Add10~1_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|E_src1[14]~_Duplicate_2_q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_rot_prestep1[15]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_rot_prestep1[15]~28 .lut_mask = 16'hEE22;
defparam \cpu|cpu|E_rot_prestep1[15]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N20
cycloneive_lcell_comb \cpu|cpu|E_rot_prestep1[17]~19 (
	.dataa(\cpu|cpu|E_src1[17]~_Duplicate_1_q ),
	.datab(\cpu|cpu|E_src1[16]~_Duplicate_1_q ),
	.datac(\cpu|cpu|Add10~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|E_rot_prestep1[17]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_rot_prestep1[17]~19 .lut_mask = 16'hCACA;
defparam \cpu|cpu|E_rot_prestep1[17]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N8
cycloneive_lcell_comb \cpu|cpu|M_rot_prestep2[17]~6 (
	.dataa(\cpu|cpu|E_rot_prestep1[15]~28_combout ),
	.datab(\cpu|cpu|Add10~3_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|E_rot_prestep1[17]~19_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|M_rot_prestep2[17]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_rot_prestep2[17]~6 .lut_mask = 16'hBB88;
defparam \cpu|cpu|M_rot_prestep2[17]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y44_N17
dffeas \cpu|cpu|M_rot_prestep2[21] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_rot_prestep2[21]~22_combout ),
	.asdata(\cpu|cpu|M_rot_prestep2[17]~6_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|Add10~5_combout ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_rot_prestep2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_rot_prestep2[21] .is_wysiwyg = "true";
defparam \cpu|cpu|M_rot_prestep2[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N28
cycloneive_lcell_comb \cpu|cpu|E_rot_prestep1[27]~22 (
	.dataa(\cpu|cpu|E_src1[26]~_Duplicate_1_q ),
	.datab(\cpu|cpu|Add10~1_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|E_src1[27]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_rot_prestep1[27]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_rot_prestep1[27]~22 .lut_mask = 16'hBB88;
defparam \cpu|cpu|E_rot_prestep1[27]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X71_Y46_N0
cycloneive_mac_mult \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1 (
	.signa(gnd),
	.signb(gnd),
	.clk(\clk_clk~inputclkctrl_outclk ),
	.aclr(\rst_controller|r_sync_rst~clkctrl_outclk ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.dataa({\cpu|cpu|D_src1_reg[31]~4_combout ,\cpu|cpu|D_src1_reg[30]~7_combout ,\cpu|cpu|D_src1_reg[29]~10_combout ,\cpu|cpu|D_src1_reg[28]~13_combout ,\cpu|cpu|D_src1_reg[27]~16_combout ,\cpu|cpu|D_src1_reg[26]~19_combout ,\cpu|cpu|D_src1_reg[25]~22_combout ,
\cpu|cpu|D_src1_reg[24]~25_combout ,\cpu|cpu|D_src1_reg[23]~28_combout ,\cpu|cpu|D_src1_reg[22]~31_combout ,\cpu|cpu|D_src1_reg[21]~34_combout ,\cpu|cpu|D_src1_reg[20]~37_combout ,\cpu|cpu|D_src1_reg[19]~40_combout ,\cpu|cpu|D_src1_reg[18]~43_combout ,
\cpu|cpu|D_src1_reg[17]~46_combout ,\cpu|cpu|D_src1_reg[16]~49_combout ,gnd,gnd}),
	.datab({\cpu|cpu|E_src2 [15],\cpu|cpu|E_src2 [14],\cpu|cpu|E_src2 [13],\cpu|cpu|E_src2 [12],\cpu|cpu|E_src2 [11],\cpu|cpu|E_src2 [10],\cpu|cpu|E_src2 [9],\cpu|cpu|E_src2 [8],\cpu|cpu|E_src2 [7],\cpu|cpu|E_src2 [6],\cpu|cpu|E_src2 [5],\cpu|cpu|E_src2 [4],\cpu|cpu|E_src2 [3],\cpu|cpu|E_src2 [2],\cpu|cpu|E_src2 [1],\cpu|cpu|E_src2 [0],
gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1 .dataa_clock = "0";
defparam \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X71_Y46_N2
cycloneive_mac_out \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.aclr(\rst_controller|r_sync_rst~clkctrl_outclk ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.dataa({\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT31 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT30 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT29 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT28 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT27 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT26 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT25 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT24 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT23 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT22 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT21 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT20 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT19 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT18 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT17 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT16 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT15 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT14 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT13 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT12 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT11 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT10 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT9 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT8 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT7 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT6 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT5 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT4 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT3 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT2 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT1 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~dataout ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~3 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~2 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~1 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2 .output_clock = "0";
// synopsys translate_on

// Location: FF_X69_Y45_N13
dffeas \cpu|cpu|A_mul_cell_p3[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [14]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mul_cell_p3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mul_cell_p3[14] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mul_cell_p3[14] .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X71_Y45_N0
cycloneive_mac_mult \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1 (
	.signa(vcc),
	.signb(vcc),
	.clk(\clk_clk~inputclkctrl_outclk ),
	.aclr(\rst_controller|r_sync_rst~clkctrl_outclk ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.dataa({gnd,\cpu|cpu|D_src1_reg[15]~52_combout ,\cpu|cpu|D_src1_reg[14]~55_combout ,\cpu|cpu|D_src1_reg[13]~58_combout ,\cpu|cpu|D_src1_reg[12]~61_combout ,\cpu|cpu|D_src1_reg[11]~64_combout ,\cpu|cpu|D_src1_reg[10]~67_combout ,\cpu|cpu|D_src1_reg[9]~70_combout ,
\cpu|cpu|D_src1_reg[8]~73_combout ,\cpu|cpu|D_src1_reg[7]~76_combout ,\cpu|cpu|D_src1_reg[6]~79_combout ,\cpu|cpu|D_src1_reg[5]~82_combout ,\cpu|cpu|D_src1_reg[4]~85_combout ,\cpu|cpu|D_src1_reg[3]~88_combout ,\cpu|cpu|D_src1_reg[2]~91_combout ,
\cpu|cpu|D_src1_reg[1]~94_combout ,\cpu|cpu|D_src1_reg[0]~101_combout ,gnd}),
	.datab({gnd,\cpu|cpu|E_src2 [15],\cpu|cpu|E_src2 [14],\cpu|cpu|E_src2 [13],\cpu|cpu|E_src2 [12],\cpu|cpu|E_src2 [11],\cpu|cpu|E_src2 [10],\cpu|cpu|E_src2 [9],\cpu|cpu|E_src2 [8],\cpu|cpu|E_src2 [7],\cpu|cpu|E_src2 [6],\cpu|cpu|E_src2 [5],\cpu|cpu|E_src2 [4],\cpu|cpu|E_src2 [3],\cpu|cpu|E_src2 [2],\cpu|cpu|E_src2 [1],
\cpu|cpu|E_src2 [0],gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1 .dataa_clock = "0";
defparam \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X71_Y45_N2
cycloneive_mac_out \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.aclr(\rst_controller|r_sync_rst~clkctrl_outclk ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.dataa({\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT33 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT32 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT31 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT30 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT29 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT28 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT27 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT26 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT25 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT24 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT23 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT22 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT21 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT20 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT19 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT18 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT17 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT16 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT15 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT14 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT13 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT12 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT11 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT10 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT9 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT8 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT7 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT6 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT5 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT4 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT3 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT2 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT1 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~dataout ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~1 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2 .output_clock = "0";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N24
cycloneive_lcell_comb \cpu|cpu|E_src2[27]~14 (
	.dataa(\cpu|cpu|D_iw [17]),
	.datab(\cpu|cpu|D_iw [21]),
	.datac(gnd),
	.datad(\cpu|cpu|D_ctrl_hi_imm16~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_src2[27]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src2[27]~14 .lut_mask = 16'hAACC;
defparam \cpu|cpu|E_src2[27]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N10
cycloneive_lcell_comb \cpu|cpu|Add8~4 (
	.dataa(gnd),
	.datab(\cpu|cpu|E_ctrl_alu_subtract~q ),
	.datac(gnd),
	.datad(\cpu|cpu|E_src2 [27]),
	.cin(gnd),
	.combout(\cpu|cpu|Add8~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add8~4 .lut_mask = 16'h33CC;
defparam \cpu|cpu|Add8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N6
cycloneive_lcell_comb \cpu|cpu|Add8~88 (
	.dataa(\cpu|cpu|Add8~4_combout ),
	.datab(\cpu|cpu|E_src1[27]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add8~87 ),
	.combout(\cpu|cpu|Add8~88_combout ),
	.cout(\cpu|cpu|Add8~89 ));
// synopsys translate_off
defparam \cpu|cpu|Add8~88 .lut_mask = 16'h698E;
defparam \cpu|cpu|Add8~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N22
cycloneive_lcell_comb \cpu|cpu|E_logic_result[27]~15 (
	.dataa(\cpu|cpu|E_logic_op [0]),
	.datab(\cpu|cpu|E_src1[27]~_Duplicate_1_q ),
	.datac(\cpu|cpu|E_logic_op [1]),
	.datad(\cpu|cpu|E_src2 [27]),
	.cin(gnd),
	.combout(\cpu|cpu|E_logic_result[27]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_logic_result[27]~15 .lut_mask = 16'h78C1;
defparam \cpu|cpu|E_logic_result[27]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N16
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[27]~43 (
	.dataa(\cpu|cpu|E_logic_result[27]~15_combout ),
	.datab(\cpu|cpu|E_ctrl_logic~q ),
	.datac(\cpu|cpu|D_src2_hazard_E~combout ),
	.datad(\cpu|cpu|D_src2_reg[27]~42_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[27]~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[27]~43 .lut_mask = 16'h8F80;
defparam \cpu|cpu|D_src2_reg[27]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N26
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[27]~44 (
	.dataa(\cpu|cpu|E_alu_result~0_combout ),
	.datab(\cpu|cpu|Add8~88_combout ),
	.datac(\cpu|cpu|D_src2_hazard_E~combout ),
	.datad(\cpu|cpu|D_src2_reg[27]~43_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[27]~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[27]~44 .lut_mask = 16'hFF40;
defparam \cpu|cpu|D_src2_reg[27]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y45_N25
dffeas \cpu|cpu|E_src2[27] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_src2[27]~14_combout ),
	.asdata(\cpu|cpu|D_src2_reg[27]~44_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|D_src2[16]~1_combout ),
	.sload(!\cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2[27] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N0
cycloneive_lcell_comb \cpu|cpu|E_src2[28]~15 (
	.dataa(\cpu|cpu|D_iw [18]),
	.datab(\cpu|cpu|D_ctrl_hi_imm16~q ),
	.datac(gnd),
	.datad(\cpu|cpu|D_iw [21]),
	.cin(gnd),
	.combout(\cpu|cpu|E_src2[28]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src2[28]~15 .lut_mask = 16'hBB88;
defparam \cpu|cpu|E_src2[28]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N22
cycloneive_lcell_comb \cpu|cpu|Add8~3 (
	.dataa(gnd),
	.datab(\cpu|cpu|E_src2 [28]),
	.datac(gnd),
	.datad(\cpu|cpu|E_ctrl_alu_subtract~q ),
	.cin(gnd),
	.combout(\cpu|cpu|Add8~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add8~3 .lut_mask = 16'h33CC;
defparam \cpu|cpu|Add8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N8
cycloneive_lcell_comb \cpu|cpu|Add8~90 (
	.dataa(\cpu|cpu|Add8~3_combout ),
	.datab(\cpu|cpu|E_src1[28]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add8~89 ),
	.combout(\cpu|cpu|Add8~90_combout ),
	.cout(\cpu|cpu|Add8~91 ));
// synopsys translate_off
defparam \cpu|cpu|Add8~90 .lut_mask = 16'h9617;
defparam \cpu|cpu|Add8~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N30
cycloneive_lcell_comb \cpu|cpu|E_logic_result[28]~16 (
	.dataa(\cpu|cpu|E_logic_op [1]),
	.datab(\cpu|cpu|E_src2 [28]),
	.datac(\cpu|cpu|E_logic_op [0]),
	.datad(\cpu|cpu|E_src1[28]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_logic_result[28]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_logic_result[28]~16 .lut_mask = 16'h6A89;
defparam \cpu|cpu|E_logic_result[28]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y45_N0
cycloneive_ram_block \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\cpu|cpu|A_wr_dst_reg~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\cpu|cpu|A_wr_data_unfiltered[31]~12_combout ,\cpu|cpu|A_wr_data_unfiltered[30]~15_combout ,\cpu|cpu|A_wr_data_unfiltered[29]~18_combout ,\cpu|cpu|A_wr_data_unfiltered[28]~21_combout ,\cpu|cpu|A_wr_data_unfiltered[27]~24_combout ,
\cpu|cpu|A_wr_data_unfiltered[26]~27_combout ,\cpu|cpu|A_wr_data_unfiltered[25]~30_combout ,\cpu|cpu|A_wr_data_unfiltered[24]~33_combout ,\cpu|cpu|A_wr_data_unfiltered[23]~36_combout ,\cpu|cpu|A_wr_data_unfiltered[22]~39_combout ,
\cpu|cpu|A_wr_data_unfiltered[21]~42_combout ,\cpu|cpu|A_wr_data_unfiltered[20]~45_combout ,\cpu|cpu|A_wr_data_unfiltered[19]~48_combout ,\cpu|cpu|A_wr_data_unfiltered[18]~51_combout ,\cpu|cpu|A_wr_data_unfiltered[17]~54_combout ,
\cpu|cpu|A_wr_data_unfiltered[16]~57_combout ,\cpu|cpu|A_wr_data_unfiltered[15]~61_combout ,\cpu|cpu|A_wr_data_unfiltered[14]~64_combout ,\cpu|cpu|A_wr_data_unfiltered[13]~67_combout ,\cpu|cpu|A_wr_data_unfiltered[12]~70_combout ,
\cpu|cpu|A_wr_data_unfiltered[11]~73_combout ,\cpu|cpu|A_wr_data_unfiltered[10]~76_combout ,\cpu|cpu|A_wr_data_unfiltered[9]~79_combout ,\cpu|cpu|A_wr_data_unfiltered[8]~82_combout ,\cpu|cpu|A_wr_data_unfiltered[7]~86_combout ,
\cpu|cpu|A_wr_data_unfiltered[6]~90_combout ,\cpu|cpu|A_wr_data_unfiltered[5]~94_combout ,\cpu|cpu|A_wr_data_unfiltered[4]~98_combout ,\cpu|cpu|A_wr_data_unfiltered[3]~102_combout ,\cpu|cpu|A_wr_data_unfiltered[2]~106_combout ,
\cpu|cpu|A_wr_data_unfiltered[1]~110_combout ,\cpu|cpu|A_wr_data_unfiltered[0]~7_combout }),
	.portaaddr({\cpu|cpu|A_dst_regnum~4_combout ,\cpu|cpu|A_dst_regnum~3_combout ,\cpu|cpu|A_dst_regnum~2_combout ,\cpu|cpu|A_dst_regnum~1_combout ,\cpu|cpu|A_dst_regnum~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\cpu|cpu|rf_b_rd_port_addr[4]~4_combout ,\cpu|cpu|rf_b_rd_port_addr[3]~3_combout ,\cpu|cpu|rf_b_rd_port_addr[2]~2_combout ,\cpu|cpu|rf_b_rd_port_addr[1]~1_combout ,\cpu|cpu|rf_b_rd_port_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_register_bank_b_module:Nios_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM";
defparam \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X60_Y46_N17
dffeas \cpu|cpu|W_wr_data[28] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|A_wr_data_unfiltered[28]~21_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_wr_data [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_wr_data[28] .is_wysiwyg = "true";
defparam \cpu|cpu|W_wr_data[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N8
cycloneive_lcell_comb \cpu|cpu|E_alu_result[28] (
	.dataa(\cpu|cpu|E_ctrl_logic~q ),
	.datab(\cpu|cpu|Add8~90_combout ),
	.datac(\cpu|cpu|E_logic_result[28]~16_combout ),
	.datad(\cpu|cpu|E_alu_result~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_alu_result [28]),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_alu_result[28] .lut_mask = 16'hA0EC;
defparam \cpu|cpu|E_alu_result[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y46_N9
dffeas \cpu|cpu|M_alu_result[28] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_alu_result [28]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_alu_result [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_alu_result[28] .is_wysiwyg = "true";
defparam \cpu|cpu|M_alu_result[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N16
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[28]~37 (
	.dataa(\cpu|cpu|D_src2_reg[23]~25_combout ),
	.datab(\cpu|cpu|D_src2_reg[23]~24_combout ),
	.datac(\cpu|cpu|W_wr_data [28]),
	.datad(\cpu|cpu|M_alu_result [28]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[28]~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[28]~37 .lut_mask = 16'hE6C4;
defparam \cpu|cpu|D_src2_reg[28]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N26
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[28]~38 (
	.dataa(\cpu|cpu|A_wr_data_unfiltered[28]~21_combout ),
	.datab(\cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28]),
	.datac(\cpu|cpu|D_src2_reg[23]~25_combout ),
	.datad(\cpu|cpu|D_src2_reg[28]~37_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[28]~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[28]~38 .lut_mask = 16'hFC0A;
defparam \cpu|cpu|D_src2_reg[28]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N10
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[28]~39 (
	.dataa(\cpu|cpu|E_logic_result[28]~16_combout ),
	.datab(\cpu|cpu|D_src2_hazard_E~combout ),
	.datac(\cpu|cpu|D_src2_reg[28]~38_combout ),
	.datad(\cpu|cpu|E_ctrl_logic~q ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[28]~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[28]~39 .lut_mask = 16'hB830;
defparam \cpu|cpu|D_src2_reg[28]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N4
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[28]~40 (
	.dataa(\cpu|cpu|E_alu_result~0_combout ),
	.datab(\cpu|cpu|Add8~90_combout ),
	.datac(\cpu|cpu|D_src2_hazard_E~combout ),
	.datad(\cpu|cpu|D_src2_reg[28]~39_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[28]~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[28]~40 .lut_mask = 16'hFF40;
defparam \cpu|cpu|D_src2_reg[28]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y46_N1
dffeas \cpu|cpu|E_src2[28] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_src2[28]~15_combout ),
	.asdata(\cpu|cpu|D_src2_reg[28]~40_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|D_src2[16]~1_combout ),
	.sload(!\cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2[28] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2[28] .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X71_Y47_N0
cycloneive_mac_mult \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1 (
	.signa(gnd),
	.signb(gnd),
	.clk(\clk_clk~inputclkctrl_outclk ),
	.aclr(\rst_controller|r_sync_rst~clkctrl_outclk ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.dataa({\cpu|cpu|D_src1_reg[15]~52_combout ,\cpu|cpu|D_src1_reg[14]~55_combout ,\cpu|cpu|D_src1_reg[13]~58_combout ,\cpu|cpu|D_src1_reg[12]~61_combout ,\cpu|cpu|D_src1_reg[11]~64_combout ,\cpu|cpu|D_src1_reg[10]~67_combout ,\cpu|cpu|D_src1_reg[9]~70_combout ,
\cpu|cpu|D_src1_reg[8]~73_combout ,\cpu|cpu|D_src1_reg[7]~76_combout ,\cpu|cpu|D_src1_reg[6]~79_combout ,\cpu|cpu|D_src1_reg[5]~82_combout ,\cpu|cpu|D_src1_reg[4]~85_combout ,\cpu|cpu|D_src1_reg[3]~88_combout ,\cpu|cpu|D_src1_reg[2]~91_combout ,
\cpu|cpu|D_src1_reg[1]~94_combout ,\cpu|cpu|D_src1_reg[0]~101_combout ,gnd,gnd}),
	.datab({\cpu|cpu|E_src2 [31],\cpu|cpu|E_src2 [30],\cpu|cpu|E_src2 [29],\cpu|cpu|E_src2 [28],\cpu|cpu|E_src2 [27],\cpu|cpu|E_src2 [26],\cpu|cpu|E_src2 [25],\cpu|cpu|E_src2 [24],\cpu|cpu|E_src2 [23],\cpu|cpu|E_src2 [22],\cpu|cpu|E_src2 [21],\cpu|cpu|E_src2 [20],\cpu|cpu|E_src2 [19],\cpu|cpu|E_src2 [18],\cpu|cpu|E_src2 [17],\cpu|cpu|E_src2 [16],
gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1 .dataa_clock = "0";
defparam \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X71_Y47_N2
cycloneive_mac_out \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.aclr(\rst_controller|r_sync_rst~clkctrl_outclk ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.dataa({\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT31 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT30 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT29 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT28 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT27 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT26 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT25 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT24 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT23 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT22 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT21 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT20 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT19 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT18 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT17 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT16 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT15 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT14 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT13 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT12 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT11 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT10 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT9 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT8 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT7 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT6 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT5 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT4 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT3 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT2 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT1 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~dataout ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~3 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~2 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~1 ,
\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2 .output_clock = "0";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N0
cycloneive_lcell_comb \cpu|cpu|A_mul_s1[0]~16 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [16]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|cpu|A_mul_s1[0]~16_combout ),
	.cout(\cpu|cpu|A_mul_s1[0]~17 ));
// synopsys translate_off
defparam \cpu|cpu|A_mul_s1[0]~16 .lut_mask = 16'h6688;
defparam \cpu|cpu|A_mul_s1[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N2
cycloneive_lcell_comb \cpu|cpu|A_mul_s1[1]~18 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [1]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|A_mul_s1[0]~17 ),
	.combout(\cpu|cpu|A_mul_s1[1]~18_combout ),
	.cout(\cpu|cpu|A_mul_s1[1]~19 ));
// synopsys translate_off
defparam \cpu|cpu|A_mul_s1[1]~18 .lut_mask = 16'h9617;
defparam \cpu|cpu|A_mul_s1[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N4
cycloneive_lcell_comb \cpu|cpu|A_mul_s1[2]~20 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [18]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|A_mul_s1[1]~19 ),
	.combout(\cpu|cpu|A_mul_s1[2]~20_combout ),
	.cout(\cpu|cpu|A_mul_s1[2]~21 ));
// synopsys translate_off
defparam \cpu|cpu|A_mul_s1[2]~20 .lut_mask = 16'h698E;
defparam \cpu|cpu|A_mul_s1[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N6
cycloneive_lcell_comb \cpu|cpu|A_mul_s1[3]~22 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [19]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|A_mul_s1[2]~21 ),
	.combout(\cpu|cpu|A_mul_s1[3]~22_combout ),
	.cout(\cpu|cpu|A_mul_s1[3]~23 ));
// synopsys translate_off
defparam \cpu|cpu|A_mul_s1[3]~22 .lut_mask = 16'h9617;
defparam \cpu|cpu|A_mul_s1[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N8
cycloneive_lcell_comb \cpu|cpu|A_mul_s1[4]~24 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [4]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|A_mul_s1[3]~23 ),
	.combout(\cpu|cpu|A_mul_s1[4]~24_combout ),
	.cout(\cpu|cpu|A_mul_s1[4]~25 ));
// synopsys translate_off
defparam \cpu|cpu|A_mul_s1[4]~24 .lut_mask = 16'h698E;
defparam \cpu|cpu|A_mul_s1[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N10
cycloneive_lcell_comb \cpu|cpu|A_mul_s1[5]~26 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [5]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|A_mul_s1[4]~25 ),
	.combout(\cpu|cpu|A_mul_s1[5]~26_combout ),
	.cout(\cpu|cpu|A_mul_s1[5]~27 ));
// synopsys translate_off
defparam \cpu|cpu|A_mul_s1[5]~26 .lut_mask = 16'h9617;
defparam \cpu|cpu|A_mul_s1[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N12
cycloneive_lcell_comb \cpu|cpu|A_mul_s1[6]~28 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [22]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|A_mul_s1[5]~27 ),
	.combout(\cpu|cpu|A_mul_s1[6]~28_combout ),
	.cout(\cpu|cpu|A_mul_s1[6]~29 ));
// synopsys translate_off
defparam \cpu|cpu|A_mul_s1[6]~28 .lut_mask = 16'h698E;
defparam \cpu|cpu|A_mul_s1[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N14
cycloneive_lcell_comb \cpu|cpu|A_mul_s1[7]~30 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [23]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|A_mul_s1[6]~29 ),
	.combout(\cpu|cpu|A_mul_s1[7]~30_combout ),
	.cout(\cpu|cpu|A_mul_s1[7]~31 ));
// synopsys translate_off
defparam \cpu|cpu|A_mul_s1[7]~30 .lut_mask = 16'h9617;
defparam \cpu|cpu|A_mul_s1[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N16
cycloneive_lcell_comb \cpu|cpu|A_mul_s1[8]~32 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [8]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|A_mul_s1[7]~31 ),
	.combout(\cpu|cpu|A_mul_s1[8]~32_combout ),
	.cout(\cpu|cpu|A_mul_s1[8]~33 ));
// synopsys translate_off
defparam \cpu|cpu|A_mul_s1[8]~32 .lut_mask = 16'h698E;
defparam \cpu|cpu|A_mul_s1[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N18
cycloneive_lcell_comb \cpu|cpu|A_mul_s1[9]~34 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [9]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|A_mul_s1[8]~33 ),
	.combout(\cpu|cpu|A_mul_s1[9]~34_combout ),
	.cout(\cpu|cpu|A_mul_s1[9]~35 ));
// synopsys translate_off
defparam \cpu|cpu|A_mul_s1[9]~34 .lut_mask = 16'h9617;
defparam \cpu|cpu|A_mul_s1[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N20
cycloneive_lcell_comb \cpu|cpu|A_mul_s1[10]~36 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [10]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|A_mul_s1[9]~35 ),
	.combout(\cpu|cpu|A_mul_s1[10]~36_combout ),
	.cout(\cpu|cpu|A_mul_s1[10]~37 ));
// synopsys translate_off
defparam \cpu|cpu|A_mul_s1[10]~36 .lut_mask = 16'h698E;
defparam \cpu|cpu|A_mul_s1[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N22
cycloneive_lcell_comb \cpu|cpu|A_mul_s1[11]~38 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [11]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|A_mul_s1[10]~37 ),
	.combout(\cpu|cpu|A_mul_s1[11]~38_combout ),
	.cout(\cpu|cpu|A_mul_s1[11]~39 ));
// synopsys translate_off
defparam \cpu|cpu|A_mul_s1[11]~38 .lut_mask = 16'h9617;
defparam \cpu|cpu|A_mul_s1[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N24
cycloneive_lcell_comb \cpu|cpu|A_mul_s1[12]~40 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [12]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|A_mul_s1[11]~39 ),
	.combout(\cpu|cpu|A_mul_s1[12]~40_combout ),
	.cout(\cpu|cpu|A_mul_s1[12]~41 ));
// synopsys translate_off
defparam \cpu|cpu|A_mul_s1[12]~40 .lut_mask = 16'h698E;
defparam \cpu|cpu|A_mul_s1[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N26
cycloneive_lcell_comb \cpu|cpu|A_mul_s1[13]~42 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [29]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|A_mul_s1[12]~41 ),
	.combout(\cpu|cpu|A_mul_s1[13]~42_combout ),
	.cout(\cpu|cpu|A_mul_s1[13]~43 ));
// synopsys translate_off
defparam \cpu|cpu|A_mul_s1[13]~42 .lut_mask = 16'h9617;
defparam \cpu|cpu|A_mul_s1[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N28
cycloneive_lcell_comb \cpu|cpu|A_mul_s1[14]~44 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [30]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|A_mul_s1[13]~43 ),
	.combout(\cpu|cpu|A_mul_s1[14]~44_combout ),
	.cout(\cpu|cpu|A_mul_s1[14]~45 ));
// synopsys translate_off
defparam \cpu|cpu|A_mul_s1[14]~44 .lut_mask = 16'h698E;
defparam \cpu|cpu|A_mul_s1[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y45_N29
dffeas \cpu|cpu|A_mul_s1[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_mul_s1[14]~44_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mul_s1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mul_s1[14] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mul_s1[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y45_N11
dffeas \cpu|cpu|A_mul_s1[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|A_mul_s1[13]~42_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mul_s1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mul_s1[13] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mul_s1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N10
cycloneive_lcell_comb \cpu|cpu|A_mul_cell_p3[13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [13]),
	.cin(gnd),
	.combout(\cpu|cpu|A_mul_cell_p3[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_mul_cell_p3[13]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|A_mul_cell_p3[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y46_N11
dffeas \cpu|cpu|A_mul_cell_p3[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_mul_cell_p3[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mul_cell_p3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mul_cell_p3[13] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mul_cell_p3[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N16
cycloneive_lcell_comb \cpu|cpu|A_mul_cell_p3[12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [12]),
	.cin(gnd),
	.combout(\cpu|cpu|A_mul_cell_p3[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_mul_cell_p3[12]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|A_mul_cell_p3[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y45_N17
dffeas \cpu|cpu|A_mul_cell_p3[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_mul_cell_p3[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mul_cell_p3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mul_cell_p3[12] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mul_cell_p3[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y45_N25
dffeas \cpu|cpu|A_mul_s1[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_mul_s1[12]~40_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mul_s1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mul_s1[12] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mul_s1[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y45_N23
dffeas \cpu|cpu|A_mul_s1[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_mul_s1[11]~38_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mul_s1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mul_s1[11] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mul_s1[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y45_N25
dffeas \cpu|cpu|A_mul_cell_p3[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [10]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mul_cell_p3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mul_cell_p3[10] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mul_cell_p3[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N22
cycloneive_lcell_comb \cpu|cpu|A_mul_cell_p3[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [9]),
	.cin(gnd),
	.combout(\cpu|cpu|A_mul_cell_p3[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_mul_cell_p3[9]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|A_mul_cell_p3[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y46_N23
dffeas \cpu|cpu|A_mul_cell_p3[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_mul_cell_p3[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mul_cell_p3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mul_cell_p3[9] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mul_cell_p3[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y45_N19
dffeas \cpu|cpu|A_mul_s1[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_mul_s1[9]~34_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mul_s1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mul_s1[9] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mul_s1[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y45_N17
dffeas \cpu|cpu|A_mul_s1[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_mul_s1[8]~32_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mul_s1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mul_s1[8] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mul_s1[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y45_N15
dffeas \cpu|cpu|A_mul_cell_p3[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [7]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mul_cell_p3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mul_cell_p3[7] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mul_cell_p3[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y45_N15
dffeas \cpu|cpu|A_mul_s1[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_mul_s1[7]~30_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mul_s1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mul_s1[7] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mul_s1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y45_N13
dffeas \cpu|cpu|A_mul_s1[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_mul_s1[6]~28_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mul_s1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mul_s1[6] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mul_s1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y45_N11
dffeas \cpu|cpu|A_mul_s1[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_mul_s1[5]~26_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mul_s1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mul_s1[5] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mul_s1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y46_N13
dffeas \cpu|cpu|A_mul_cell_p3[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [4]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mul_cell_p3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mul_cell_p3[4] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mul_cell_p3[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y45_N9
dffeas \cpu|cpu|A_mul_s1[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_mul_s1[4]~24_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mul_s1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mul_s1[4] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mul_s1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y45_N7
dffeas \cpu|cpu|A_mul_s1[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_mul_s1[3]~22_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mul_s1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mul_s1[3] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mul_s1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N0
cycloneive_lcell_comb \cpu|cpu|A_mul_cell_p3[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [3]),
	.cin(gnd),
	.combout(\cpu|cpu|A_mul_cell_p3[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_mul_cell_p3[3]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|A_mul_cell_p3[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y44_N1
dffeas \cpu|cpu|A_mul_cell_p3[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_mul_cell_p3[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mul_cell_p3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mul_cell_p3[3] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mul_cell_p3[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y46_N31
dffeas \cpu|cpu|A_mul_cell_p3[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [2]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mul_cell_p3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mul_cell_p3[2] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mul_cell_p3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N16
cycloneive_lcell_comb \cpu|cpu|A_mul_cell_p3[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [1]),
	.cin(gnd),
	.combout(\cpu|cpu|A_mul_cell_p3[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_mul_cell_p3[1]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|A_mul_cell_p3[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y46_N17
dffeas \cpu|cpu|A_mul_cell_p3[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_mul_cell_p3[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mul_cell_p3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mul_cell_p3[1] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mul_cell_p3[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y45_N3
dffeas \cpu|cpu|A_mul_s1[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_mul_s1[1]~18_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mul_s1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mul_s1[1] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mul_s1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N26
cycloneive_lcell_comb \cpu|cpu|A_mul_cell_p3[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [0]),
	.cin(gnd),
	.combout(\cpu|cpu|A_mul_cell_p3[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_mul_cell_p3[0]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|A_mul_cell_p3[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y46_N27
dffeas \cpu|cpu|A_mul_cell_p3[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_mul_cell_p3[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mul_cell_p3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mul_cell_p3[0] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mul_cell_p3[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y45_N1
dffeas \cpu|cpu|A_mul_s1[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_mul_s1[0]~16_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mul_s1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mul_s1[0] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mul_s1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N0
cycloneive_lcell_comb \cpu|cpu|Add12~0 (
	.dataa(\cpu|cpu|A_mul_cell_p3 [0]),
	.datab(\cpu|cpu|A_mul_s1 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|cpu|Add12~0_combout ),
	.cout(\cpu|cpu|Add12~1 ));
// synopsys translate_off
defparam \cpu|cpu|Add12~0 .lut_mask = 16'h6688;
defparam \cpu|cpu|Add12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N2
cycloneive_lcell_comb \cpu|cpu|Add12~2 (
	.dataa(\cpu|cpu|A_mul_cell_p3 [1]),
	.datab(\cpu|cpu|A_mul_s1 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add12~1 ),
	.combout(\cpu|cpu|Add12~2_combout ),
	.cout(\cpu|cpu|Add12~3 ));
// synopsys translate_off
defparam \cpu|cpu|Add12~2 .lut_mask = 16'h9617;
defparam \cpu|cpu|Add12~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N4
cycloneive_lcell_comb \cpu|cpu|Add12~4 (
	.dataa(\cpu|cpu|A_mul_s1 [2]),
	.datab(\cpu|cpu|A_mul_cell_p3 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add12~3 ),
	.combout(\cpu|cpu|Add12~4_combout ),
	.cout(\cpu|cpu|Add12~5 ));
// synopsys translate_off
defparam \cpu|cpu|Add12~4 .lut_mask = 16'h698E;
defparam \cpu|cpu|Add12~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N6
cycloneive_lcell_comb \cpu|cpu|Add12~6 (
	.dataa(\cpu|cpu|A_mul_s1 [3]),
	.datab(\cpu|cpu|A_mul_cell_p3 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add12~5 ),
	.combout(\cpu|cpu|Add12~6_combout ),
	.cout(\cpu|cpu|Add12~7 ));
// synopsys translate_off
defparam \cpu|cpu|Add12~6 .lut_mask = 16'h9617;
defparam \cpu|cpu|Add12~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N8
cycloneive_lcell_comb \cpu|cpu|Add12~8 (
	.dataa(\cpu|cpu|A_mul_cell_p3 [4]),
	.datab(\cpu|cpu|A_mul_s1 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add12~7 ),
	.combout(\cpu|cpu|Add12~8_combout ),
	.cout(\cpu|cpu|Add12~9 ));
// synopsys translate_off
defparam \cpu|cpu|Add12~8 .lut_mask = 16'h698E;
defparam \cpu|cpu|Add12~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N10
cycloneive_lcell_comb \cpu|cpu|Add12~10 (
	.dataa(\cpu|cpu|A_mul_cell_p3 [5]),
	.datab(\cpu|cpu|A_mul_s1 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add12~9 ),
	.combout(\cpu|cpu|Add12~10_combout ),
	.cout(\cpu|cpu|Add12~11 ));
// synopsys translate_off
defparam \cpu|cpu|Add12~10 .lut_mask = 16'h9617;
defparam \cpu|cpu|Add12~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N12
cycloneive_lcell_comb \cpu|cpu|Add12~12 (
	.dataa(\cpu|cpu|A_mul_cell_p3 [6]),
	.datab(\cpu|cpu|A_mul_s1 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add12~11 ),
	.combout(\cpu|cpu|Add12~12_combout ),
	.cout(\cpu|cpu|Add12~13 ));
// synopsys translate_off
defparam \cpu|cpu|Add12~12 .lut_mask = 16'h698E;
defparam \cpu|cpu|Add12~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N14
cycloneive_lcell_comb \cpu|cpu|Add12~14 (
	.dataa(\cpu|cpu|A_mul_cell_p3 [7]),
	.datab(\cpu|cpu|A_mul_s1 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add12~13 ),
	.combout(\cpu|cpu|Add12~14_combout ),
	.cout(\cpu|cpu|Add12~15 ));
// synopsys translate_off
defparam \cpu|cpu|Add12~14 .lut_mask = 16'h9617;
defparam \cpu|cpu|Add12~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N16
cycloneive_lcell_comb \cpu|cpu|Add12~16 (
	.dataa(\cpu|cpu|A_mul_cell_p3 [8]),
	.datab(\cpu|cpu|A_mul_s1 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add12~15 ),
	.combout(\cpu|cpu|Add12~16_combout ),
	.cout(\cpu|cpu|Add12~17 ));
// synopsys translate_off
defparam \cpu|cpu|Add12~16 .lut_mask = 16'h698E;
defparam \cpu|cpu|Add12~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N18
cycloneive_lcell_comb \cpu|cpu|Add12~18 (
	.dataa(\cpu|cpu|A_mul_cell_p3 [9]),
	.datab(\cpu|cpu|A_mul_s1 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add12~17 ),
	.combout(\cpu|cpu|Add12~18_combout ),
	.cout(\cpu|cpu|Add12~19 ));
// synopsys translate_off
defparam \cpu|cpu|Add12~18 .lut_mask = 16'h9617;
defparam \cpu|cpu|Add12~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N20
cycloneive_lcell_comb \cpu|cpu|Add12~20 (
	.dataa(\cpu|cpu|A_mul_s1 [10]),
	.datab(\cpu|cpu|A_mul_cell_p3 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add12~19 ),
	.combout(\cpu|cpu|Add12~20_combout ),
	.cout(\cpu|cpu|Add12~21 ));
// synopsys translate_off
defparam \cpu|cpu|Add12~20 .lut_mask = 16'h698E;
defparam \cpu|cpu|Add12~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N22
cycloneive_lcell_comb \cpu|cpu|Add12~22 (
	.dataa(\cpu|cpu|A_mul_cell_p3 [11]),
	.datab(\cpu|cpu|A_mul_s1 [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add12~21 ),
	.combout(\cpu|cpu|Add12~22_combout ),
	.cout(\cpu|cpu|Add12~23 ));
// synopsys translate_off
defparam \cpu|cpu|Add12~22 .lut_mask = 16'h9617;
defparam \cpu|cpu|Add12~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N24
cycloneive_lcell_comb \cpu|cpu|Add12~24 (
	.dataa(\cpu|cpu|A_mul_cell_p3 [12]),
	.datab(\cpu|cpu|A_mul_s1 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add12~23 ),
	.combout(\cpu|cpu|Add12~24_combout ),
	.cout(\cpu|cpu|Add12~25 ));
// synopsys translate_off
defparam \cpu|cpu|Add12~24 .lut_mask = 16'h698E;
defparam \cpu|cpu|Add12~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N26
cycloneive_lcell_comb \cpu|cpu|Add12~26 (
	.dataa(\cpu|cpu|A_mul_s1 [13]),
	.datab(\cpu|cpu|A_mul_cell_p3 [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add12~25 ),
	.combout(\cpu|cpu|Add12~26_combout ),
	.cout(\cpu|cpu|Add12~27 ));
// synopsys translate_off
defparam \cpu|cpu|Add12~26 .lut_mask = 16'h9617;
defparam \cpu|cpu|Add12~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N28
cycloneive_lcell_comb \cpu|cpu|Add12~28 (
	.dataa(\cpu|cpu|A_mul_cell_p3 [14]),
	.datab(\cpu|cpu|A_mul_s1 [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add12~27 ),
	.combout(\cpu|cpu|Add12~28_combout ),
	.cout(\cpu|cpu|Add12~29 ));
// synopsys translate_off
defparam \cpu|cpu|Add12~28 .lut_mask = 16'h698E;
defparam \cpu|cpu|Add12~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N18
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_003|src_data[33] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_data [33] = (\mm_interconnect_0|cmd_mux_003|saved_grant [1]) # ((\cpu|cpu|d_byteenable [1] & \mm_interconnect_0|cmd_mux_003|saved_grant [0]))

	.dataa(\mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datab(\cpu|cpu|d_byteenable [1]),
	.datac(gnd),
	.datad(\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_data [33]),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_data[33] .lut_mask = 16'hEEAA;
defparam \mm_interconnect_0|cmd_mux_003|src_data[33] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N4
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_003|src_payload~21 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_payload~21_combout  = (\cpu|cpu|d_writedata [13] & \mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(gnd),
	.datab(\cpu|cpu|d_writedata [13]),
	.datac(gnd),
	.datad(\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_payload~21_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_payload~21 .lut_mask = 16'hCC00;
defparam \mm_interconnect_0|cmd_mux_003|src_payload~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N12
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[14]~120 (
	.dataa(\cpu|cpu|D_src2_hazard_E~combout ),
	.datab(\cpu|cpu|Equal314~1_combout ),
	.datac(\cpu|cpu|D_src2_reg[14]~89_combout ),
	.datad(\cpu|cpu|E_alu_result [14]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[14]~120_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[14]~120 .lut_mask = 16'h3210;
defparam \cpu|cpu|D_src2_reg[14]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y45_N13
dffeas \cpu|cpu|E_src2_reg[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_src2_reg[14]~120_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2_reg[14] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N8
cycloneive_lcell_comb \cpu|cpu|E_st_data[14]~18 (
	.dataa(\cpu|cpu|E_ctrl_mem8~q ),
	.datab(gnd),
	.datac(\cpu|cpu|E_src2_reg [6]),
	.datad(\cpu|cpu|E_src2_reg [14]),
	.cin(gnd),
	.combout(\cpu|cpu|E_st_data[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_st_data[14]~18 .lut_mask = 16'hF5A0;
defparam \cpu|cpu|E_st_data[14]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N9
dffeas \cpu|cpu|M_st_data[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_st_data[14]~18_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_st_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_st_data[14] .is_wysiwyg = "true";
defparam \cpu|cpu|M_st_data[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y37_N7
dffeas \cpu|cpu|A_st_data[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_st_data [14]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_st_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_st_data[14] .is_wysiwyg = "true";
defparam \cpu|cpu|A_st_data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N8
cycloneive_lcell_comb \cpu|cpu|d_writedata[14]~27 (
	.dataa(\cpu|cpu|A_mem_bypass_pending~combout ),
	.datab(\cpu|cpu|A_st_data [14]),
	.datac(gnd),
	.datad(\cpu|cpu|M_st_data [14]),
	.cin(gnd),
	.combout(\cpu|cpu|d_writedata[14]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_writedata[14]~27 .lut_mask = 16'hDD88;
defparam \cpu|cpu|d_writedata[14]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N12
cycloneive_lcell_comb \cpu|cpu|M_dc_st_data[18]~24 (
	.dataa(gnd),
	.datab(\cpu|cpu|M_st_data [18]),
	.datac(\cpu|cpu|M_ctrl_dc_index_nowb_inv~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|M_dc_st_data[18]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_dc_st_data[18]~24 .lut_mask = 16'h0C0C;
defparam \cpu|cpu|M_dc_st_data[18]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N13
dffeas \cpu|cpu|A_dc_st_data[18] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_dc_st_data[18]~24_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_st_data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_st_data[18] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_st_data[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N3
dffeas \cpu|cpu|A_st_data[18] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_st_data [18]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_st_data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_st_data[18] .is_wysiwyg = "true";
defparam \cpu|cpu|A_st_data[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N23
dffeas \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout ),
	.asdata(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jtag_uart|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [18]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N18
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~35 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~35_combout  = (\mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30] & ((\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]) # 
// ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [18])))) # (!\mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30] & 
// (((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [18]))))

	.dataa(\mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]),
	.datab(\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datac(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [18]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~35_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~35 .lut_mask = 16'hF888;
defparam \mm_interconnect_0|rsp_mux|src_payload~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N2
cycloneive_lcell_comb \cpu|cpu|d_writedata[16]~8 (
	.dataa(\cpu|cpu|A_st_data [16]),
	.datab(\cpu|cpu|A_mem_bypass_pending~combout ),
	.datac(gnd),
	.datad(\cpu|cpu|M_st_data [16]),
	.cin(gnd),
	.combout(\cpu|cpu|d_writedata[16]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_writedata[16]~8 .lut_mask = 16'hBB88;
defparam \cpu|cpu|d_writedata[16]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N4
cycloneive_lcell_comb \cpu|cpu|M_dc_st_data[19]~23 (
	.dataa(gnd),
	.datab(\cpu|cpu|M_ctrl_dc_index_nowb_inv~q ),
	.datac(\cpu|cpu|M_st_data [19]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|M_dc_st_data[19]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_dc_st_data[19]~23 .lut_mask = 16'h3030;
defparam \cpu|cpu|M_dc_st_data[19]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N5
dffeas \cpu|cpu|A_dc_st_data[19] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_dc_st_data[19]~23_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_st_data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_st_data[19] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_st_data[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N25
dffeas \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout ),
	.asdata(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jtag_uart|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [19]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N8
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~32 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~32_combout  = (\mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30] & ((\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]) # 
// ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [19])))) # (!\mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30] & 
// (((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [19]))))

	.dataa(\mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]),
	.datab(\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datac(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [19]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~32_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~32 .lut_mask = 16'hF888;
defparam \mm_interconnect_0|rsp_mux|src_payload~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N24
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~4 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [20]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~4 .lut_mask = 16'hF0B0;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N25
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[20] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[20] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N16
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[18]~4 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18]),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Equal0~2_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[18]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[18]~4 .lut_mask = 16'hDD88;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[18]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N7
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[21] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[21] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y35_N17
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[18] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[18]~4_combout ),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[18] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N12
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~8 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~8_combout  = (\mm_interconnect_0|cmd_mux_002|saved_grant [0] & \cpu|cpu|d_writedata [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\cpu|cpu|d_writedata [18]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~8_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~8 .lut_mask = 16'hF000;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N13
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[18] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_payload~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[18] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N10
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[18]~7 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [18]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata [18]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[18]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[18]~7 .lut_mask = 16'hD8D8;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[18]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N16
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~16 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [22]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~16 .lut_mask = 16'hF808;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N17
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[19] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[19] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N12
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~6 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~6_combout  = (\mm_interconnect_0|cmd_mux_002|saved_grant [0] & \cpu|cpu|d_writedata [19])

	.dataa(gnd),
	.datab(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(gnd),
	.datad(\cpu|cpu|d_writedata [19]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~6_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~6 .lut_mask = 16'hCC00;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y38_N13
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[19] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_payload~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[19] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N26
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[19]~4 (
	.dataa(gnd),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [19]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata [19]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[19]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[19]~4 .lut_mask = 16'hCFC0;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[19]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N2
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~5 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~5_combout  = (\mm_interconnect_0|cmd_mux_002|saved_grant [0] & \cpu|cpu|d_writedata [20])

	.dataa(gnd),
	.datab(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(\cpu|cpu|d_writedata [20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~5_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~5 .lut_mask = 16'hC0C0;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N3
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[20] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_payload~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[20] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N8
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[20]~3 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [20]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata [20]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[20]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[20]~3 .lut_mask = 16'hF5A0;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[20]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N18
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[21]~132 (
	.dataa(\cpu|cpu|D_src2_reg[21]~67_combout ),
	.datab(\cpu|cpu|Equal314~1_combout ),
	.datac(\cpu|cpu|E_alu_result [21]),
	.datad(\cpu|cpu|D_src2_hazard_E~combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[21]~132_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[21]~132 .lut_mask = 16'h3022;
defparam \cpu|cpu|D_src2_reg[21]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y44_N19
dffeas \cpu|cpu|E_src2_reg[21] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_src2_reg[21]~132_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2_reg[21] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N26
cycloneive_lcell_comb \cpu|cpu|E_st_data[21]~13 (
	.dataa(\cpu|cpu|E_ctrl_mem16~q ),
	.datab(\cpu|cpu|E_src2_reg [5]),
	.datac(\cpu|cpu|E_src2_reg [21]),
	.datad(\cpu|cpu|E_ctrl_mem8~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_st_data[21]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_st_data[21]~13 .lut_mask = 16'hCCD8;
defparam \cpu|cpu|E_st_data[21]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N27
dffeas \cpu|cpu|M_st_data[21] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_st_data[21]~13_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_st_data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_st_data[21] .is_wysiwyg = "true";
defparam \cpu|cpu|M_st_data[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y38_N3
dffeas \cpu|cpu|A_st_data[21] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_st_data [21]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_st_data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_st_data[21] .is_wysiwyg = "true";
defparam \cpu|cpu|A_st_data[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N16
cycloneive_lcell_comb \cpu|cpu|d_writedata[21]~23 (
	.dataa(\cpu|cpu|A_mem_bypass_pending~combout ),
	.datab(\cpu|cpu|M_st_data [21]),
	.datac(gnd),
	.datad(\cpu|cpu|A_st_data [21]),
	.cin(gnd),
	.combout(\cpu|cpu|d_writedata[21]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_writedata[21]~23 .lut_mask = 16'hEE44;
defparam \cpu|cpu|d_writedata[21]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N14
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~15 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address [8]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~15 .lut_mask = 16'hB380;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N15
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[20] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[20] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N11
dffeas \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[20] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata [20]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [20]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[20] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N27
dffeas \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout ),
	.asdata(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jtag_uart|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [20]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N10
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~29 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~29_combout  = (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ((\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [20]) # 
// ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [20])))) # (!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [20]))))

	.dataa(\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [20]),
	.datad(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [20]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~29_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~29 .lut_mask = 16'hECA0;
defparam \mm_interconnect_0|rsp_mux|src_payload~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N20
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~30 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~30_combout  = (\mm_interconnect_0|rsp_mux|src_payload~29_combout ) # ((\mm_interconnect_0|rsp_mux_001|src_data[20]~16_combout  & \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ))

	.dataa(\mm_interconnect_0|rsp_mux|src_payload~29_combout ),
	.datab(gnd),
	.datac(\mm_interconnect_0|rsp_mux_001|src_data[20]~16_combout ),
	.datad(\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~30_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~30 .lut_mask = 16'hFAAA;
defparam \mm_interconnect_0|rsp_mux|src_payload~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N21
dffeas \cpu|cpu|d_readdata_d1[20] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_payload~30_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_readdata_d1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_readdata_d1[20] .is_wysiwyg = "true";
defparam \cpu|cpu|d_readdata_d1[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y38_N9
dffeas \cpu|cpu|A_st_data[20] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_st_data [20]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_st_data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_st_data[20] .is_wysiwyg = "true";
defparam \cpu|cpu|A_st_data[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N8
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_data[20]~44 (
	.dataa(\cpu|cpu|A_dc_fill_active~q ),
	.datab(\cpu|cpu|d_readdata_d1 [20]),
	.datac(\cpu|cpu|A_st_data [20]),
	.datad(\cpu|cpu|A_dc_fill_wr_data[23]~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_data[20]~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_data[20]~44 .lut_mask = 16'hA088;
defparam \cpu|cpu|dc_data_wr_port_data[20]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N26
cycloneive_lcell_comb \cpu|cpu|M_dc_st_data[20]~22 (
	.dataa(gnd),
	.datab(\cpu|cpu|M_ctrl_dc_index_nowb_inv~q ),
	.datac(\cpu|cpu|M_st_data [20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|M_dc_st_data[20]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_dc_st_data[20]~22 .lut_mask = 16'h3030;
defparam \cpu|cpu|M_dc_st_data[20]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y38_N27
dffeas \cpu|cpu|A_dc_st_data[20] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_dc_st_data[20]~22_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_st_data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_st_data[20] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_st_data[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N4
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_data[20]~45 (
	.dataa(\cpu|cpu|A_dc_fill_active~q ),
	.datab(\cpu|cpu|dc_data_wr_port_data[20]~44_combout ),
	.datac(\cpu|cpu|A_dc_st_data [20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_data[20]~45_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_data[20]~45 .lut_mask = 16'hDCDC;
defparam \cpu|cpu|dc_data_wr_port_data[20]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N28
cycloneive_lcell_comb \cpu|cpu|M_dc_st_data[21]~21 (
	.dataa(gnd),
	.datab(\cpu|cpu|M_ctrl_dc_index_nowb_inv~q ),
	.datac(\cpu|cpu|M_st_data [21]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|M_dc_st_data[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_dc_st_data[21]~21 .lut_mask = 16'h3030;
defparam \cpu|cpu|M_dc_st_data[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y38_N29
dffeas \cpu|cpu|A_dc_st_data[21] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_dc_st_data[21]~21_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_st_data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_st_data[21] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_st_data[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N2
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_data[21]~42 (
	.dataa(\cpu|cpu|A_dc_fill_active~q ),
	.datab(\cpu|cpu|A_dc_fill_wr_data[23]~3_combout ),
	.datac(\cpu|cpu|A_st_data [21]),
	.datad(\cpu|cpu|d_readdata_d1 [21]),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_data[21]~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_data[21]~42 .lut_mask = 16'hA280;
defparam \cpu|cpu|dc_data_wr_port_data[21]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N30
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_data[21]~43 (
	.dataa(\cpu|cpu|A_dc_fill_active~q ),
	.datab(\cpu|cpu|A_dc_st_data [21]),
	.datac(gnd),
	.datad(\cpu|cpu|dc_data_wr_port_data[21]~42_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_data[21]~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_data[21]~43 .lut_mask = 16'hFF44;
defparam \cpu|cpu|dc_data_wr_port_data[21]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N12
cycloneive_lcell_comb \cpu|cpu|E_logic_result[22]~10 (
	.dataa(\cpu|cpu|E_logic_op [1]),
	.datab(\cpu|cpu|E_src2 [22]),
	.datac(\cpu|cpu|E_logic_op [0]),
	.datad(\cpu|cpu|E_src1[22]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_logic_result[22]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_logic_result[22]~10 .lut_mask = 16'h6A89;
defparam \cpu|cpu|E_logic_result[22]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N14
cycloneive_lcell_comb \cpu|cpu|E_alu_result[22] (
	.dataa(\cpu|cpu|E_alu_result~0_combout ),
	.datab(\cpu|cpu|E_ctrl_logic~q ),
	.datac(\cpu|cpu|Add8~78_combout ),
	.datad(\cpu|cpu|E_logic_result[22]~10_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_alu_result [22]),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_alu_result[22] .lut_mask = 16'hDC50;
defparam \cpu|cpu|E_alu_result[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y46_N15
dffeas \cpu|cpu|M_alu_result[22] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_alu_result [22]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_alu_result [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_alu_result[22] .is_wysiwyg = "true";
defparam \cpu|cpu|M_alu_result[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N12
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[22]~62 (
	.dataa(\cpu|cpu|D_src2_reg[23]~25_combout ),
	.datab(\cpu|cpu|D_src2_reg[23]~24_combout ),
	.datac(\cpu|cpu|A_wr_data_unfiltered[22]~39_combout ),
	.datad(\cpu|cpu|M_alu_result [22]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[22]~62_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[22]~62 .lut_mask = 16'hBA98;
defparam \cpu|cpu|D_src2_reg[22]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y46_N13
dffeas \cpu|cpu|W_wr_data[22] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|A_wr_data_unfiltered[22]~39_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_wr_data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_wr_data[22] .is_wysiwyg = "true";
defparam \cpu|cpu|W_wr_data[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N22
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[22]~63 (
	.dataa(\cpu|cpu|D_src2_reg[22]~62_combout ),
	.datab(\cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22]),
	.datac(\cpu|cpu|D_src2_reg[23]~24_combout ),
	.datad(\cpu|cpu|W_wr_data [22]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[22]~63_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[22]~63 .lut_mask = 16'hEA4A;
defparam \cpu|cpu|D_src2_reg[22]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N6
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[22]~131 (
	.dataa(\cpu|cpu|D_src2_reg[22]~63_combout ),
	.datab(\cpu|cpu|Equal314~1_combout ),
	.datac(\cpu|cpu|E_alu_result [22]),
	.datad(\cpu|cpu|D_src2_hazard_E~combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[22]~131_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[22]~131 .lut_mask = 16'h3022;
defparam \cpu|cpu|D_src2_reg[22]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y46_N7
dffeas \cpu|cpu|E_src2_reg[22] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_src2_reg[22]~131_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2_reg[22] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2_reg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N24
cycloneive_lcell_comb \cpu|cpu|E_st_data[22]~12 (
	.dataa(\cpu|cpu|E_ctrl_mem16~q ),
	.datab(\cpu|cpu|E_src2_reg [22]),
	.datac(\cpu|cpu|E_src2_reg [6]),
	.datad(\cpu|cpu|E_ctrl_mem8~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_st_data[22]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_st_data[22]~12 .lut_mask = 16'hF0E4;
defparam \cpu|cpu|E_st_data[22]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N25
dffeas \cpu|cpu|M_st_data[22] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_st_data[22]~12_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_st_data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_st_data[22] .is_wysiwyg = "true";
defparam \cpu|cpu|M_st_data[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N6
cycloneive_lcell_comb \cpu|cpu|M_dc_st_data[22]~20 (
	.dataa(gnd),
	.datab(\cpu|cpu|M_ctrl_dc_index_nowb_inv~q ),
	.datac(\cpu|cpu|M_st_data [22]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|M_dc_st_data[22]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_dc_st_data[22]~20 .lut_mask = 16'h3030;
defparam \cpu|cpu|M_dc_st_data[22]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y38_N7
dffeas \cpu|cpu|A_dc_st_data[22] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_dc_st_data[22]~20_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_st_data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_st_data[22] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_st_data[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N30
cycloneive_lcell_comb \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19 (
// Equation(s):
// \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout  = \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q  $ 
// (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18 )

	.dataa(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18 ),
	.combout(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19 .lut_mask = 16'hA5A5;
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y33_N31
dffeas \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout ),
	.asdata(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jtag_uart|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [22]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N8
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~24 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~24_combout  = (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ((\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [22]) # 
// ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [22])))) # (!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [22]))))

	.dataa(\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [22]),
	.datad(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [22]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~24_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~24 .lut_mask = 16'hECA0;
defparam \mm_interconnect_0|rsp_mux|src_payload~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y38_N13
dffeas \cpu|cpu|A_st_data[22] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_st_data [22]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_st_data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_st_data[22] .is_wysiwyg = "true";
defparam \cpu|cpu|A_st_data[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N20
cycloneive_lcell_comb \cpu|cpu|d_writedata[22]~26 (
	.dataa(\cpu|cpu|A_mem_bypass_pending~combout ),
	.datab(\cpu|cpu|M_st_data [22]),
	.datac(gnd),
	.datad(\cpu|cpu|A_st_data [22]),
	.cin(gnd),
	.combout(\cpu|cpu|d_writedata[22]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_writedata[22]~26 .lut_mask = 16'hEE44;
defparam \cpu|cpu|d_writedata[22]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N2
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~24 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~24_combout  = (\mm_interconnect_0|cmd_mux_002|saved_grant [0] & \cpu|cpu|d_writedata [22])

	.dataa(gnd),
	.datab(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(gnd),
	.datad(\cpu|cpu|d_writedata [22]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~24_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~24 .lut_mask = 16'hCC00;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y38_N3
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[22] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_payload~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[22] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N10
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[22]~23 (
	.dataa(gnd),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [22]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata [22]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[22]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[22]~23 .lut_mask = 16'hCFC0;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[22]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N12
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~27 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [26]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~27 .lut_mask = 16'hACA0;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y35_N13
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[23] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[23] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N14
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~22 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~22_combout  = (\mm_interconnect_0|cmd_mux_002|saved_grant [0] & \cpu|cpu|d_writedata [23])

	.dataa(gnd),
	.datab(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(\cpu|cpu|d_writedata [23]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~22_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~22 .lut_mask = 16'hC0C0;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N15
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[23] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_payload~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[23] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N6
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[23]~21 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [23]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata [23]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[23]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[23]~21 .lut_mask = 16'hBB88;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[23]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N8
cycloneive_lcell_comb \cpu|cpu|d_byteenable_nxt[2]~2 (
	.dataa(\cpu|cpu|A_mem_byte_en [2]),
	.datab(\cpu|cpu|d_byteenable_nxt[0]~0_combout ),
	.datac(\cpu|cpu|A_mem_bypass_pending~combout ),
	.datad(\cpu|cpu|M_mem_byte_en [2]),
	.cin(gnd),
	.combout(\cpu|cpu|d_byteenable_nxt[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_byteenable_nxt[2]~2 .lut_mask = 16'hBFB3;
defparam \cpu|cpu|d_byteenable_nxt[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y39_N9
dffeas \cpu|cpu|d_byteenable[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_byteenable_nxt[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_byteenable [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_byteenable[2] .is_wysiwyg = "true";
defparam \cpu|cpu|d_byteenable[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N10
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_data[34] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_data [34] = (\mm_interconnect_0|cmd_mux_002|saved_grant [1]) # ((\cpu|cpu|d_byteenable [2] & \mm_interconnect_0|cmd_mux_002|saved_grant [0]))

	.dataa(\cpu|cpu|d_byteenable [2]),
	.datab(gnd),
	.datac(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_data [34]),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_data[34] .lut_mask = 16'hFFA0;
defparam \mm_interconnect_0|cmd_mux_002|src_data[34] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N11
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|byteenable[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_data [34]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|byteenable [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|byteenable[2] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|byteenable[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N28
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_byteenable[2]~1 (
	.dataa(gnd),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|byteenable [2]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_byteenable[2]~1 .lut_mask = 16'hFFCC;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_byteenable[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_en~1_combout ),
	.portare(!\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_en~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_reset_req~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[23]~21_combout ,\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[22]~23_combout ,
\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[21]~9_combout ,\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[20]~3_combout ,
\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[19]~4_combout ,\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[18]~7_combout ,
\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[17]~8_combout ,\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[16]~6_combout ,gnd,
\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[7]~22_combout ,\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[6]~30_combout ,
\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[5]~31_combout ,\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[4]~10_combout ,
\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[3]~5_combout ,\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout ,
\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout ,\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout }),
	.portaaddr({\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_addr[7]~7_combout ,\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_addr[6]~6_combout ,
\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_addr[5]~5_combout ,\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_addr[4]~4_combout ,
\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_addr[3]~3_combout ,\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_addr[2]~2_combout ,
\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_addr[1]~1_combout ,\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_addr[0]~0_combout }),
	.portabyteenamasks({\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout ,\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout }),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_ocimem:the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram_module:Nios_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 2;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_size = 9;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N30
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~4 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~4 .lut_mask = 16'hC0AA;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N31
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[23] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[23] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y31_N7
dffeas \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[23] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata [23]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [23]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[23] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N16
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~11 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~11_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [23] & ((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ) # ((\mm_interconnect_0|rsp_mux_001|src_data[23]~5_combout  & 
// \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )))) # (!\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [23] & (((\mm_interconnect_0|rsp_mux_001|src_data[23]~5_combout  & \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ))))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [23]),
	.datab(\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\mm_interconnect_0|rsp_mux_001|src_data[23]~5_combout ),
	.datad(\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~11_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~11 .lut_mask = 16'hF888;
defparam \mm_interconnect_0|rsp_mux|src_payload~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N17
dffeas \cpu|cpu|d_readdata_d1[23] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_payload~11_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_readdata_d1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_readdata_d1[23] .is_wysiwyg = "true";
defparam \cpu|cpu|d_readdata_d1[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N22
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_data[23]~24 (
	.dataa(\cpu|cpu|A_dc_fill_active~q ),
	.datab(\cpu|cpu|d_readdata_d1 [23]),
	.datac(\cpu|cpu|A_st_data [23]),
	.datad(\cpu|cpu|A_dc_fill_wr_data[23]~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_data[23]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_data[23]~24 .lut_mask = 16'hA088;
defparam \cpu|cpu|dc_data_wr_port_data[23]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N24
cycloneive_lcell_comb \cpu|cpu|M_dc_st_data[23]~12 (
	.dataa(gnd),
	.datab(\cpu|cpu|M_ctrl_dc_index_nowb_inv~q ),
	.datac(\cpu|cpu|M_st_data [23]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|M_dc_st_data[23]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_dc_st_data[23]~12 .lut_mask = 16'h3030;
defparam \cpu|cpu|M_dc_st_data[23]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y38_N25
dffeas \cpu|cpu|A_dc_st_data[23] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_dc_st_data[23]~12_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_st_data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_st_data[23] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_st_data[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N18
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_data[23]~25 (
	.dataa(\cpu|cpu|A_dc_fill_active~q ),
	.datab(gnd),
	.datac(\cpu|cpu|dc_data_wr_port_data[23]~24_combout ),
	.datad(\cpu|cpu|A_dc_st_data [23]),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_data[23]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_data[23]~25 .lut_mask = 16'hF5F0;
defparam \cpu|cpu|dc_data_wr_port_data[23]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N4
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_byte_en[2]~1 (
	.dataa(gnd),
	.datab(\cpu|cpu|A_dc_fill_active~q ),
	.datac(\cpu|cpu|A_mem_byte_en [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_byte_en[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_byte_en[2]~1 .lut_mask = 16'hFCFC;
defparam \cpu|cpu|dc_data_wr_port_byte_en[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y42_N0
cycloneive_ram_block \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\cpu|cpu|dc_data_wr_port_en~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(\clk_clk~inputclkctrl_outclk ),
	.ena0(\cpu|cpu|dc_data_wr_port_en~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\cpu|cpu|dc_data_wr_port_data[23]~25_combout ,\cpu|cpu|dc_data_wr_port_data[22]~41_combout ,\cpu|cpu|dc_data_wr_port_data[21]~43_combout ,\cpu|cpu|dc_data_wr_port_data[20]~45_combout ,\cpu|cpu|dc_data_wr_port_data[19]~47_combout ,
\cpu|cpu|dc_data_wr_port_data[18]~49_combout ,\cpu|cpu|dc_data_wr_port_data[17]~51_combout ,\cpu|cpu|dc_data_wr_port_data[16]~17_combout ,gnd,\cpu|cpu|dc_data_wr_port_data[7]~15_combout ,\cpu|cpu|dc_data_wr_port_data[6]~13_combout ,
\cpu|cpu|dc_data_wr_port_data[5]~11_combout ,\cpu|cpu|dc_data_wr_port_data[4]~9_combout ,\cpu|cpu|dc_data_wr_port_data[3]~7_combout ,\cpu|cpu|dc_data_wr_port_data[2]~5_combout ,\cpu|cpu|dc_data_wr_port_data[1]~3_combout ,
\cpu|cpu|dc_data_wr_port_data[0]~1_combout }),
	.portaaddr({\cpu|cpu|A_mem_baddr [10],\cpu|cpu|A_mem_baddr [9],\cpu|cpu|A_mem_baddr [8],\cpu|cpu|A_mem_baddr [7],\cpu|cpu|A_mem_baddr [6],\cpu|cpu|A_mem_baddr [5],\cpu|cpu|dc_data_wr_port_addr[2]~2_combout ,\cpu|cpu|dc_data_wr_port_addr[1]~1_combout ,\cpu|cpu|dc_data_wr_port_addr[0]~0_combout }),
	.portabyteenamasks({\cpu|cpu|dc_data_wr_port_byte_en[2]~1_combout ,\cpu|cpu|dc_data_wr_port_byte_en[0]~0_combout }),
	.portbdatain(18'b000000000000000000),
	.portbaddr({\cpu|cpu|dc_data_rd_port_addr[8]~17_combout ,\cpu|cpu|dc_data_rd_port_addr[7]~15_combout ,\cpu|cpu|dc_data_rd_port_addr[6]~13_combout ,\cpu|cpu|dc_data_rd_port_addr[5]~11_combout ,\cpu|cpu|dc_data_rd_port_addr[4]~9_combout ,
\cpu|cpu|dc_data_rd_port_addr[3]~7_combout ,\cpu|cpu|dc_data_rd_port_addr[2]~5_combout ,\cpu|cpu|dc_data_rd_port_addr[1]~3_combout ,\cpu|cpu|dc_data_rd_port_addr[0]~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_dc_data_module:Nios_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ALTSYNCRAM";
defparam \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 9;
defparam \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 2;
defparam \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_size = 9;
defparam \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 511;
defparam \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 512;
defparam \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 9;
defparam \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 511;
defparam \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 512;
defparam \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X50_Y42_N31
dffeas \cpu|cpu|A_dc_xfer_wr_data[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [7]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_xfer_wr_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_wr_data[7] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_xfer_wr_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N24
cycloneive_lcell_comb \cpu|cpu|M_dc_st_data[14]~26 (
	.dataa(\cpu|cpu|M_st_data [14]),
	.datab(gnd),
	.datac(\cpu|cpu|M_ctrl_dc_index_nowb_inv~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|M_dc_st_data[14]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_dc_st_data[14]~26 .lut_mask = 16'h0A0A;
defparam \cpu|cpu|M_dc_st_data[14]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N25
dffeas \cpu|cpu|A_dc_st_data[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_dc_st_data[14]~26_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_st_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_st_data[14] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_st_data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N10
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[15]~118 (
	.dataa(\cpu|cpu|Equal314~1_combout ),
	.datab(\cpu|cpu|E_alu_result [15]),
	.datac(\cpu|cpu|D_src2_hazard_E~combout ),
	.datad(\cpu|cpu|D_src2_reg[15]~87_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[15]~118_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[15]~118 .lut_mask = 16'h4540;
defparam \cpu|cpu|D_src2_reg[15]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y45_N11
dffeas \cpu|cpu|E_src2_reg[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_src2_reg[15]~118_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2_reg[15] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N24
cycloneive_lcell_comb \cpu|cpu|E_st_data[15]~3 (
	.dataa(gnd),
	.datab(\cpu|cpu|E_ctrl_mem8~q ),
	.datac(\cpu|cpu|E_src2_reg [7]),
	.datad(\cpu|cpu|E_src2_reg [15]),
	.cin(gnd),
	.combout(\cpu|cpu|E_st_data[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_st_data[15]~3 .lut_mask = 16'hF3C0;
defparam \cpu|cpu|E_st_data[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N25
dffeas \cpu|cpu|M_st_data[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_st_data[15]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_st_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_st_data[15] .is_wysiwyg = "true";
defparam \cpu|cpu|M_st_data[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y37_N1
dffeas \cpu|cpu|A_st_data[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_st_data [15]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_st_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_st_data[15] .is_wysiwyg = "true";
defparam \cpu|cpu|A_st_data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N16
cycloneive_lcell_comb \cpu|cpu|d_writedata[15]~30 (
	.dataa(\cpu|cpu|A_mem_bypass_pending~combout ),
	.datab(\cpu|cpu|M_st_data [15]),
	.datac(gnd),
	.datad(\cpu|cpu|A_st_data [15]),
	.cin(gnd),
	.combout(\cpu|cpu|d_writedata[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_writedata[15]~30 .lut_mask = 16'hEE44;
defparam \cpu|cpu|d_writedata[15]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y35_N0
cycloneive_ram_block \onchip_ram|the_altsyncram|auto_generated|ram_block1a15 (
	.portawe(\onchip_ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\onchip_ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mm_interconnect_0|cmd_mux_003|src_payload~4_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_003|src_data [50],\mm_interconnect_0|cmd_mux_003|src_data [49],\mm_interconnect_0|cmd_mux_003|src_data [48],\mm_interconnect_0|cmd_mux_003|src_data [47],\mm_interconnect_0|cmd_mux_003|src_data [46],\mm_interconnect_0|cmd_mux_003|src_data [45],
\mm_interconnect_0|cmd_mux_003|src_data [44],\mm_interconnect_0|cmd_mux_003|src_data [43],\mm_interconnect_0|cmd_mux_003|src_data [42],\mm_interconnect_0|cmd_mux_003|src_data [41],\mm_interconnect_0|cmd_mux_003|src_data [40],\mm_interconnect_0|cmd_mux_003|src_data [39],
\mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_ram|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a15 .clk0_input_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a15 .init_file = "Nios_onchip_ram.hex";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a15 .logical_ram_name = "Nios_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|ALTSYNCRAM";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_byte_enable_mask_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_byte_size = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 10240;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y35_N0
cycloneive_ram_block \onchip_ram|the_altsyncram|auto_generated|ram_block1a40 (
	.portawe(\onchip_ram|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\onchip_ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mm_interconnect_0|cmd_mux_003|src_payload~4_combout ,\mm_interconnect_0|cmd_mux_003|src_payload~20_combout ,\mm_interconnect_0|cmd_mux_003|src_payload~21_combout ,\mm_interconnect_0|cmd_mux_003|src_payload~2_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_003|src_data [48],\mm_interconnect_0|cmd_mux_003|src_data [47],\mm_interconnect_0|cmd_mux_003|src_data [46],\mm_interconnect_0|cmd_mux_003|src_data [45],\mm_interconnect_0|cmd_mux_003|src_data [44],\mm_interconnect_0|cmd_mux_003|src_data [43],
\mm_interconnect_0|cmd_mux_003|src_data [42],\mm_interconnect_0|cmd_mux_003|src_data [41],\mm_interconnect_0|cmd_mux_003|src_data [40],\mm_interconnect_0|cmd_mux_003|src_data [39],\mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_ram|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a40 .clk0_input_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a40 .init_file = "Nios_onchip_ram.hex";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a40 .logical_ram_name = "Nios_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|ALTSYNCRAM";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_address_width = 11;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_byte_enable_mask_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_byte_size = 4;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_data_width = 4;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_last_address = 2047;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 10240;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_logical_ram_width = 32;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a40 .port_b_address_width = 11;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a40 .port_b_data_width = 4;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a40 .ram_block_type = "M9K";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a40 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a40 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a40 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a40 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N24
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_data[15]~4 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_data[15]~4_combout  = (\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\onchip_ram|the_altsyncram|auto_generated|ram_block1a47 ))) # (!\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\onchip_ram|the_altsyncram|auto_generated|ram_block1a15~portadataout ))

	.dataa(\onchip_ram|the_altsyncram|auto_generated|ram_block1a15~portadataout ),
	.datab(\onchip_ram|the_altsyncram|auto_generated|ram_block1a47 ),
	.datac(gnd),
	.datad(\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_data[15]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_data[15]~4 .lut_mask = 16'hCCAA;
defparam \mm_interconnect_0|rsp_mux_001|src_data[15]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N4
cycloneive_lcell_comb \jtag_uart|rvalid~0 (
// Equation(s):
// \jtag_uart|rvalid~0_combout  = (\jtag_uart|fifo_rd~0_combout  & ((\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ))) # (!\jtag_uart|fifo_rd~0_combout  & (\jtag_uart|rvalid~q ))

	.dataa(\jtag_uart|fifo_rd~0_combout ),
	.datab(gnd),
	.datac(\jtag_uart|rvalid~q ),
	.datad(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.cin(gnd),
	.combout(\jtag_uart|rvalid~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|rvalid~0 .lut_mask = 16'hFA50;
defparam \jtag_uart|rvalid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N5
dffeas \jtag_uart|rvalid (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|rvalid~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|rvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|rvalid .is_wysiwyg = "true";
defparam \jtag_uart|rvalid .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y35_N7
dffeas \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\jtag_uart|rvalid~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N4
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~25 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~25_combout  = (\mm_interconnect_0|cmd_mux_002|saved_grant [0] & \cpu|cpu|d_writedata [14])

	.dataa(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(\cpu|cpu|d_writedata [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~25_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~25 .lut_mask = 16'hA0A0;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N5
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_payload~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[14] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N24
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~29 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [18]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~29 .lut_mask = 16'hE2C0;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N25
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[15] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N24
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~21 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~21_combout  = (\mm_interconnect_0|cmd_mux_002|saved_grant [0] & \cpu|cpu|d_writedata [15])

	.dataa(gnd),
	.datab(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(\cpu|cpu|d_writedata [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~21_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~21 .lut_mask = 16'hC0C0;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N25
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_payload~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[15] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N26
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[15]~20 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [15]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[15]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[15]~20 .lut_mask = 16'hD8D8;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[15]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N22
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~12 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~12_combout  = (\cpu|cpu|d_writedata [24] & \mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(gnd),
	.datab(\cpu|cpu|d_writedata [24]),
	.datac(gnd),
	.datad(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~12_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~12 .lut_mask = 16'hCC00;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N23
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[24] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_payload~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[24] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N14
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[24]~11 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [24]),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata [24]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[24]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[24]~11 .lut_mask = 16'hDD88;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[24]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N30
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~20 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~20_combout  = (\cpu|cpu|d_writedata [25] & \mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(\cpu|cpu|d_writedata [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~20_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~20 .lut_mask = 16'hAA00;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N31
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[25] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_payload~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[25] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N0
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[25]~19 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [25]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata [25]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[25]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[25]~19 .lut_mask = 16'hD8D8;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[25]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N10
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~19 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~19_combout  = (\cpu|cpu|d_writedata [26] & \mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(\cpu|cpu|d_writedata [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~19_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~19 .lut_mask = 16'hAA00;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N11
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[26] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_payload~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[26] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N10
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[26]~18 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [26]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata [26]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[26]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[26]~18 .lut_mask = 16'hF5A0;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[26]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N20
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~24 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [30]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~24 .lut_mask = 16'hF088;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N21
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[27] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[27] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N24
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~18 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~18_combout  = (\cpu|cpu|d_writedata [27] & \mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(gnd),
	.datab(\cpu|cpu|d_writedata [27]),
	.datac(gnd),
	.datad(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~18_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~18 .lut_mask = 16'hCC00;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N25
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[27] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_payload~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[27] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N8
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[27]~17 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [27]),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata [27]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[27]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[27]~17 .lut_mask = 16'hDD88;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[27]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N28
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[28]~125 (
	.dataa(\cpu|cpu|D_src2_reg[28]~38_combout ),
	.datab(\cpu|cpu|Equal314~1_combout ),
	.datac(\cpu|cpu|E_alu_result [28]),
	.datad(\cpu|cpu|D_src2_hazard_E~combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[28]~125_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[28]~125 .lut_mask = 16'h3022;
defparam \cpu|cpu|D_src2_reg[28]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y46_N29
dffeas \cpu|cpu|E_src2_reg[28] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_src2_reg[28]~125_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2_reg[28] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2_reg[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N12
cycloneive_lcell_comb \cpu|cpu|E_st_data[28]~8 (
	.dataa(\cpu|cpu|E_ctrl_mem16~q ),
	.datab(\cpu|cpu|E_src2_reg [28]),
	.datac(gnd),
	.datad(\cpu|cpu|E_src2_reg [12]),
	.cin(gnd),
	.combout(\cpu|cpu|E_st_data[28]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_st_data[28]~8 .lut_mask = 16'hEE44;
defparam \cpu|cpu|E_st_data[28]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N13
dffeas \cpu|cpu|M_st_data[28] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_st_data[28]~8_combout ),
	.asdata(\cpu|cpu|E_src2_reg [4]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|E_ctrl_mem8~q ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_st_data [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_st_data[28] .is_wysiwyg = "true";
defparam \cpu|cpu|M_st_data[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y38_N21
dffeas \cpu|cpu|A_st_data[28] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_st_data [28]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_st_data [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_st_data[28] .is_wysiwyg = "true";
defparam \cpu|cpu|A_st_data[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N4
cycloneive_lcell_comb \cpu|cpu|d_writedata[28]~22 (
	.dataa(\cpu|cpu|A_mem_bypass_pending~combout ),
	.datab(\cpu|cpu|M_st_data [28]),
	.datac(gnd),
	.datad(\cpu|cpu|A_st_data [28]),
	.cin(gnd),
	.combout(\cpu|cpu|d_writedata[28]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_writedata[28]~22 .lut_mask = 16'hEE44;
defparam \cpu|cpu|d_writedata[28]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N4
cycloneive_lcell_comb \cpu|cpu|A_dc_xfer_wr_data[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [10]),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_xfer_wr_data[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_wr_data[10]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|A_dc_xfer_wr_data[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N5
dffeas \cpu|cpu|A_dc_xfer_wr_data[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_xfer_wr_data[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_xfer_wr_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_wr_data[10] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_xfer_wr_data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N4
cycloneive_lcell_comb \cpu|cpu|M_dc_st_data[24]~9 (
	.dataa(gnd),
	.datab(\cpu|cpu|M_ctrl_dc_index_nowb_inv~q ),
	.datac(\cpu|cpu|M_st_data [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|M_dc_st_data[24]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_dc_st_data[24]~9 .lut_mask = 16'h3030;
defparam \cpu|cpu|M_dc_st_data[24]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N5
dffeas \cpu|cpu|A_dc_st_data[24] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_dc_st_data[24]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_st_data [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_st_data[24] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_st_data[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N28
cycloneive_lcell_comb \cpu|cpu|A_dc_fill_wr_data[31]~4 (
	.dataa(\cpu|cpu|A_dc_fill_wr_data~1_combout ),
	.datab(gnd),
	.datac(\cpu|cpu|A_ctrl_st~q ),
	.datad(\cpu|cpu|A_mem_byte_en [3]),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_fill_wr_data[31]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_fill_wr_data[31]~4 .lut_mask = 16'hA000;
defparam \cpu|cpu|A_dc_fill_wr_data[31]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N26
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_data[24]~18 (
	.dataa(\cpu|cpu|A_dc_fill_wr_data[31]~4_combout ),
	.datab(\cpu|cpu|d_readdata_d1 [24]),
	.datac(\cpu|cpu|A_st_data [24]),
	.datad(\cpu|cpu|A_dc_fill_active~q ),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_data[24]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_data[24]~18 .lut_mask = 16'hE400;
defparam \cpu|cpu|dc_data_wr_port_data[24]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N22
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_data[24]~19 (
	.dataa(\cpu|cpu|A_dc_fill_active~q ),
	.datab(\cpu|cpu|A_dc_st_data [24]),
	.datac(\cpu|cpu|dc_data_wr_port_data[24]~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_data[24]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_data[24]~19 .lut_mask = 16'hF4F4;
defparam \cpu|cpu|dc_data_wr_port_data[24]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N29
dffeas \cpu|cpu|A_st_data[25] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_st_data [25]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_st_data [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_st_data[25] .is_wysiwyg = "true";
defparam \cpu|cpu|A_st_data[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N28
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_data[25]~38 (
	.dataa(\cpu|cpu|A_dc_fill_wr_data[31]~4_combout ),
	.datab(\cpu|cpu|d_readdata_d1 [25]),
	.datac(\cpu|cpu|A_st_data [25]),
	.datad(\cpu|cpu|A_dc_fill_active~q ),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_data[25]~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_data[25]~38 .lut_mask = 16'hE400;
defparam \cpu|cpu|dc_data_wr_port_data[25]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N2
cycloneive_lcell_comb \cpu|cpu|M_dc_st_data[25]~19 (
	.dataa(gnd),
	.datab(\cpu|cpu|M_ctrl_dc_index_nowb_inv~q ),
	.datac(gnd),
	.datad(\cpu|cpu|M_st_data [25]),
	.cin(gnd),
	.combout(\cpu|cpu|M_dc_st_data[25]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_dc_st_data[25]~19 .lut_mask = 16'h3300;
defparam \cpu|cpu|M_dc_st_data[25]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y41_N3
dffeas \cpu|cpu|A_dc_st_data[25] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_dc_st_data[25]~19_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_st_data [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_st_data[25] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_st_data[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N20
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_data[25]~39 (
	.dataa(gnd),
	.datab(\cpu|cpu|dc_data_wr_port_data[25]~38_combout ),
	.datac(\cpu|cpu|A_dc_fill_active~q ),
	.datad(\cpu|cpu|A_dc_st_data [25]),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_data[25]~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_data[25]~39 .lut_mask = 16'hCFCC;
defparam \cpu|cpu|dc_data_wr_port_data[25]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y28_N0
cycloneive_ram_block \onchip_ram|the_altsyncram|auto_generated|ram_block1a26 (
	.portawe(\onchip_ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\onchip_ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mm_interconnect_0|cmd_mux_003|src_payload~12_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_003|src_data [50],\mm_interconnect_0|cmd_mux_003|src_data [49],\mm_interconnect_0|cmd_mux_003|src_data [48],\mm_interconnect_0|cmd_mux_003|src_data [47],\mm_interconnect_0|cmd_mux_003|src_data [46],\mm_interconnect_0|cmd_mux_003|src_data [45],
\mm_interconnect_0|cmd_mux_003|src_data [44],\mm_interconnect_0|cmd_mux_003|src_data [43],\mm_interconnect_0|cmd_mux_003|src_data [42],\mm_interconnect_0|cmd_mux_003|src_data [41],\mm_interconnect_0|cmd_mux_003|src_data [40],\mm_interconnect_0|cmd_mux_003|src_data [39],
\mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_ram|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a26 .clk0_input_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a26 .init_file = "Nios_onchip_ram.hex";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a26 .logical_ram_name = "Nios_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|ALTSYNCRAM";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_byte_enable_mask_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_byte_size = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 10240;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a26 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N24
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_003|src_payload~10 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_payload~10_combout  = (\cpu|cpu|d_writedata [28] & \mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(\cpu|cpu|d_writedata [28]),
	.datab(gnd),
	.datac(\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_payload~10_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_payload~10 .lut_mask = 16'hA0A0;
defparam \mm_interconnect_0|cmd_mux_003|src_payload~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y30_N0
cycloneive_ram_block \onchip_ram|the_altsyncram|auto_generated|ram_block1a57 (
	.portawe(\onchip_ram|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\onchip_ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mm_interconnect_0|cmd_mux_003|src_payload~10_combout ,\mm_interconnect_0|cmd_mux_003|src_payload~11_combout ,\mm_interconnect_0|cmd_mux_003|src_payload~12_combout ,\mm_interconnect_0|cmd_mux_003|src_payload~13_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_003|src_data [48],\mm_interconnect_0|cmd_mux_003|src_data [47],\mm_interconnect_0|cmd_mux_003|src_data [46],\mm_interconnect_0|cmd_mux_003|src_data [45],\mm_interconnect_0|cmd_mux_003|src_data [44],\mm_interconnect_0|cmd_mux_003|src_data [43],
\mm_interconnect_0|cmd_mux_003|src_data [42],\mm_interconnect_0|cmd_mux_003|src_data [41],\mm_interconnect_0|cmd_mux_003|src_data [40],\mm_interconnect_0|cmd_mux_003|src_data [39],\mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_ram|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a57 .clk0_input_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a57 .init_file = "Nios_onchip_ram.hex";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a57 .logical_ram_name = "Nios_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|ALTSYNCRAM";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a57 .operation_mode = "single_port";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a57 .port_a_address_width = 11;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a57 .port_a_byte_enable_mask_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a57 .port_a_byte_size = 4;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a57 .port_a_data_width = 4;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a57 .port_a_first_bit_number = 25;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a57 .port_a_last_address = 2047;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 10240;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a57 .port_a_logical_ram_width = 32;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a57 .port_b_address_width = 11;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a57 .port_b_data_width = 4;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a57 .ram_block_type = "M9K";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a57 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a57 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a57 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a57 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N10
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_data[26]~12 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_data[26]~12_combout  = (\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\onchip_ram|the_altsyncram|auto_generated|ram_block1a58 ))) # (!\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\onchip_ram|the_altsyncram|auto_generated|ram_block1a26~portadataout ))

	.dataa(\onchip_ram|the_altsyncram|auto_generated|ram_block1a26~portadataout ),
	.datab(gnd),
	.datac(\onchip_ram|the_altsyncram|auto_generated|ram_block1a58 ),
	.datad(\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_data[26]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_data[26]~12 .lut_mask = 16'hF0AA;
defparam \mm_interconnect_0|rsp_mux_001|src_data[26]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N18
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~11 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~11 .lut_mask = 16'h88F0;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N19
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[26] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[26] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N19
dffeas \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[26] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata [26]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [26]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[26] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N18
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~21 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~21_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [26] & 
// ((!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ) # (!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ))))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [26]),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~21_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~21 .lut_mask = 16'h40C0;
defparam \mm_interconnect_0|rsp_mux|src_payload~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N20
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~22 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~22_combout  = (\mm_interconnect_0|rsp_mux|src_payload~2_combout ) # ((\mm_interconnect_0|rsp_mux|src_payload~21_combout ) # ((\mm_interconnect_0|rsp_mux_001|src_data[26]~12_combout  & 
// \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )))

	.dataa(\mm_interconnect_0|rsp_mux_001|src_data[26]~12_combout ),
	.datab(\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datac(\mm_interconnect_0|rsp_mux|src_payload~2_combout ),
	.datad(\mm_interconnect_0|rsp_mux|src_payload~21_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~22_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~22 .lut_mask = 16'hFFF8;
defparam \mm_interconnect_0|rsp_mux|src_payload~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N21
dffeas \cpu|cpu|d_readdata_d1[26] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_payload~22_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_readdata_d1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_readdata_d1[26] .is_wysiwyg = "true";
defparam \cpu|cpu|d_readdata_d1[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N22
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_data[26]~36 (
	.dataa(\cpu|cpu|d_readdata_d1 [26]),
	.datab(\cpu|cpu|A_dc_fill_active~q ),
	.datac(\cpu|cpu|A_st_data [26]),
	.datad(\cpu|cpu|A_dc_fill_wr_data[31]~4_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_data[26]~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_data[26]~36 .lut_mask = 16'hC088;
defparam \cpu|cpu|dc_data_wr_port_data[26]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N24
cycloneive_lcell_comb \cpu|cpu|M_dc_st_data[26]~18 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|M_st_data [26]),
	.datad(\cpu|cpu|M_ctrl_dc_index_nowb_inv~q ),
	.cin(gnd),
	.combout(\cpu|cpu|M_dc_st_data[26]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_dc_st_data[26]~18 .lut_mask = 16'h00F0;
defparam \cpu|cpu|M_dc_st_data[26]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N25
dffeas \cpu|cpu|A_dc_st_data[26] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_dc_st_data[26]~18_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_st_data [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_st_data[26] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_st_data[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N30
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_data[26]~37 (
	.dataa(\cpu|cpu|dc_data_wr_port_data[26]~36_combout ),
	.datab(gnd),
	.datac(\cpu|cpu|A_dc_fill_active~q ),
	.datad(\cpu|cpu|A_dc_st_data [26]),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_data[26]~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_data[26]~37 .lut_mask = 16'hAFAA;
defparam \cpu|cpu|dc_data_wr_port_data[26]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N14
cycloneive_lcell_comb \cpu|cpu|M_dc_st_data[27]~17 (
	.dataa(gnd),
	.datab(\cpu|cpu|M_ctrl_dc_index_nowb_inv~q ),
	.datac(gnd),
	.datad(\cpu|cpu|M_st_data [27]),
	.cin(gnd),
	.combout(\cpu|cpu|M_dc_st_data[27]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_dc_st_data[27]~17 .lut_mask = 16'h3300;
defparam \cpu|cpu|M_dc_st_data[27]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y41_N15
dffeas \cpu|cpu|A_dc_st_data[27] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_dc_st_data[27]~17_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_st_data [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_st_data[27] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_st_data[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y38_N3
dffeas \cpu|cpu|A_st_data[27] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_st_data [27]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_st_data [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_st_data[27] .is_wysiwyg = "true";
defparam \cpu|cpu|A_st_data[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N2
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_data[27]~34 (
	.dataa(\cpu|cpu|A_dc_fill_wr_data[31]~4_combout ),
	.datab(\cpu|cpu|d_readdata_d1 [27]),
	.datac(\cpu|cpu|A_st_data [27]),
	.datad(\cpu|cpu|A_dc_fill_active~q ),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_data[27]~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_data[27]~34 .lut_mask = 16'hE400;
defparam \cpu|cpu|dc_data_wr_port_data[27]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N24
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_data[27]~35 (
	.dataa(gnd),
	.datab(\cpu|cpu|A_dc_st_data [27]),
	.datac(\cpu|cpu|A_dc_fill_active~q ),
	.datad(\cpu|cpu|dc_data_wr_port_data[27]~34_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_data[27]~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_data[27]~35 .lut_mask = 16'hFF0C;
defparam \cpu|cpu|dc_data_wr_port_data[27]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N16
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~19 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~19_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [28] & ((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ) # ((\mm_interconnect_0|rsp_mux_001|src_data[28]~10_combout  & 
// \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )))) # (!\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [28] & (\mm_interconnect_0|rsp_mux_001|src_data[28]~10_combout  & ((\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ))))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [28]),
	.datab(\mm_interconnect_0|rsp_mux_001|src_data[28]~10_combout ),
	.datac(\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datad(\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~19_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~19 .lut_mask = 16'hECA0;
defparam \mm_interconnect_0|rsp_mux|src_payload~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N17
dffeas \cpu|cpu|d_readdata_d1[28] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_payload~19_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_readdata_d1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_readdata_d1[28] .is_wysiwyg = "true";
defparam \cpu|cpu|d_readdata_d1[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N20
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_data[28]~32 (
	.dataa(\cpu|cpu|A_dc_fill_wr_data[31]~4_combout ),
	.datab(\cpu|cpu|d_readdata_d1 [28]),
	.datac(\cpu|cpu|A_st_data [28]),
	.datad(\cpu|cpu|A_dc_fill_active~q ),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_data[28]~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_data[28]~32 .lut_mask = 16'hE400;
defparam \cpu|cpu|dc_data_wr_port_data[28]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N6
cycloneive_lcell_comb \cpu|cpu|M_dc_st_data[28]~16 (
	.dataa(gnd),
	.datab(\cpu|cpu|M_ctrl_dc_index_nowb_inv~q ),
	.datac(\cpu|cpu|M_st_data [28]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|M_dc_st_data[28]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_dc_st_data[28]~16 .lut_mask = 16'h3030;
defparam \cpu|cpu|M_dc_st_data[28]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N7
dffeas \cpu|cpu|A_dc_st_data[28] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_dc_st_data[28]~16_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_st_data [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_st_data[28] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_st_data[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N8
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_data[28]~33 (
	.dataa(\cpu|cpu|A_dc_fill_active~q ),
	.datab(\cpu|cpu|dc_data_wr_port_data[28]~32_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|A_dc_st_data [28]),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_data[28]~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_data[28]~33 .lut_mask = 16'hDDCC;
defparam \cpu|cpu|dc_data_wr_port_data[28]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N22
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[29]~123 (
	.dataa(\cpu|cpu|E_alu_result [29]),
	.datab(\cpu|cpu|D_src2_hazard_E~combout ),
	.datac(\cpu|cpu|D_src2_reg[29]~34_combout ),
	.datad(\cpu|cpu|Equal314~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[29]~123_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[29]~123 .lut_mask = 16'h00B8;
defparam \cpu|cpu|D_src2_reg[29]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y47_N23
dffeas \cpu|cpu|E_src2_reg[29] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_src2_reg[29]~123_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2_reg[29] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2_reg[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N18
cycloneive_lcell_comb \cpu|cpu|E_st_data[29]~7 (
	.dataa(\cpu|cpu|E_ctrl_mem16~q ),
	.datab(\cpu|cpu|E_src2_reg [13]),
	.datac(gnd),
	.datad(\cpu|cpu|E_src2_reg [29]),
	.cin(gnd),
	.combout(\cpu|cpu|E_st_data[29]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_st_data[29]~7 .lut_mask = 16'hDD88;
defparam \cpu|cpu|E_st_data[29]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N19
dffeas \cpu|cpu|M_st_data[29] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_st_data[29]~7_combout ),
	.asdata(\cpu|cpu|E_src2_reg [5]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|E_ctrl_mem8~q ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_st_data [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_st_data[29] .is_wysiwyg = "true";
defparam \cpu|cpu|M_st_data[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y39_N29
dffeas \cpu|cpu|A_st_data[29] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_st_data [29]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_st_data [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_st_data[29] .is_wysiwyg = "true";
defparam \cpu|cpu|A_st_data[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N2
cycloneive_lcell_comb \cpu|cpu|d_writedata[29]~25 (
	.dataa(\cpu|cpu|A_mem_bypass_pending~combout ),
	.datab(\cpu|cpu|A_st_data [29]),
	.datac(gnd),
	.datad(\cpu|cpu|M_st_data [29]),
	.cin(gnd),
	.combout(\cpu|cpu|d_writedata[29]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_writedata[29]~25 .lut_mask = 16'hDD88;
defparam \cpu|cpu|d_writedata[29]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y45_N23
dffeas \cpu|cpu|A_dc_xfer_wr_data[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [12]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_xfer_wr_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_wr_data[12] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_xfer_wr_data[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y46_N3
dffeas \cpu|cpu|W_wr_data[30] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|A_wr_data_unfiltered[30]~15_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_wr_data [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_wr_data[30] .is_wysiwyg = "true";
defparam \cpu|cpu|W_wr_data[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N2
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[30]~29 (
	.dataa(\cpu|cpu|D_src2_reg[23]~24_combout ),
	.datab(\cpu|cpu|M_alu_result [30]),
	.datac(\cpu|cpu|W_wr_data [30]),
	.datad(\cpu|cpu|D_src2_reg[23]~25_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[30]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[30]~29 .lut_mask = 16'hE4AA;
defparam \cpu|cpu|D_src2_reg[30]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N30
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[30]~30 (
	.dataa(\cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30]),
	.datab(\cpu|cpu|A_wr_data_unfiltered[30]~15_combout ),
	.datac(\cpu|cpu|D_src2_reg[30]~29_combout ),
	.datad(\cpu|cpu|D_src2_reg[23]~25_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[30]~30 .lut_mask = 16'hF0AC;
defparam \cpu|cpu|D_src2_reg[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N22
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[30]~121 (
	.dataa(\cpu|cpu|D_src2_reg[30]~30_combout ),
	.datab(\cpu|cpu|E_alu_result [30]),
	.datac(\cpu|cpu|D_src2_hazard_E~combout ),
	.datad(\cpu|cpu|Equal314~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[30]~121_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[30]~121 .lut_mask = 16'h00CA;
defparam \cpu|cpu|D_src2_reg[30]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y46_N23
dffeas \cpu|cpu|E_src2_reg[30] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_src2_reg[30]~121_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2_reg[30] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2_reg[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N16
cycloneive_lcell_comb \cpu|cpu|E_st_data[30]~6 (
	.dataa(\cpu|cpu|E_ctrl_mem16~q ),
	.datab(\cpu|cpu|E_src2_reg [30]),
	.datac(gnd),
	.datad(\cpu|cpu|E_src2_reg [14]),
	.cin(gnd),
	.combout(\cpu|cpu|E_st_data[30]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_st_data[30]~6 .lut_mask = 16'hEE44;
defparam \cpu|cpu|E_st_data[30]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N17
dffeas \cpu|cpu|M_st_data[30] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_st_data[30]~6_combout ),
	.asdata(\cpu|cpu|E_src2_reg [6]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|E_ctrl_mem8~q ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_st_data [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_st_data[30] .is_wysiwyg = "true";
defparam \cpu|cpu|M_st_data[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N24
cycloneive_lcell_comb \cpu|cpu|M_dc_st_data[30]~14 (
	.dataa(gnd),
	.datab(\cpu|cpu|M_ctrl_dc_index_nowb_inv~q ),
	.datac(\cpu|cpu|M_st_data [30]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|M_dc_st_data[30]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_dc_st_data[30]~14 .lut_mask = 16'h3030;
defparam \cpu|cpu|M_dc_st_data[30]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N25
dffeas \cpu|cpu|A_dc_st_data[30] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_dc_st_data[30]~14_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_st_data [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_st_data[30] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_st_data[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y38_N15
dffeas \cpu|cpu|A_st_data[30] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_st_data [30]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_st_data [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_st_data[30] .is_wysiwyg = "true";
defparam \cpu|cpu|A_st_data[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N26
cycloneive_lcell_comb \cpu|cpu|d_writedata[30]~28 (
	.dataa(\cpu|cpu|A_mem_bypass_pending~combout ),
	.datab(\cpu|cpu|A_st_data [30]),
	.datac(gnd),
	.datad(\cpu|cpu|M_st_data [30]),
	.cin(gnd),
	.combout(\cpu|cpu|d_writedata[30]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_writedata[30]~28 .lut_mask = 16'hDD88;
defparam \cpu|cpu|d_writedata[30]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N4
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[31]~147 (
	.dataa(\cpu|cpu|D_iw [22]),
	.datab(\cpu|cpu|E_src2[31]~18_combout ),
	.datac(\cpu|cpu|Equal314~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[31]~147_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[31]~147 .lut_mask = 16'h8C8C;
defparam \cpu|cpu|D_src2_reg[31]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N5
dffeas \cpu|cpu|E_src2_reg[31] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_src2_reg[31]~147_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2_reg[31] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2_reg[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N2
cycloneive_lcell_comb \cpu|cpu|E_st_data[31]~5 (
	.dataa(\cpu|cpu|E_src2_reg [15]),
	.datab(\cpu|cpu|E_ctrl_mem16~q ),
	.datac(gnd),
	.datad(\cpu|cpu|E_src2_reg [31]),
	.cin(gnd),
	.combout(\cpu|cpu|E_st_data[31]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_st_data[31]~5 .lut_mask = 16'hBB88;
defparam \cpu|cpu|E_st_data[31]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N3
dffeas \cpu|cpu|M_st_data[31] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_st_data[31]~5_combout ),
	.asdata(\cpu|cpu|E_src2_reg [7]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|E_ctrl_mem8~q ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_st_data [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_st_data[31] .is_wysiwyg = "true";
defparam \cpu|cpu|M_st_data[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N18
cycloneive_lcell_comb \cpu|cpu|M_dc_st_data[31]~13 (
	.dataa(gnd),
	.datab(\cpu|cpu|M_ctrl_dc_index_nowb_inv~q ),
	.datac(\cpu|cpu|M_st_data [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|M_dc_st_data[31]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_dc_st_data[31]~13 .lut_mask = 16'h3030;
defparam \cpu|cpu|M_dc_st_data[31]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N19
dffeas \cpu|cpu|A_dc_st_data[31] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_dc_st_data[31]~13_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_st_data [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_st_data[31] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_st_data[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y38_N17
dffeas \cpu|cpu|A_st_data[31] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_st_data [31]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_st_data [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_st_data[31] .is_wysiwyg = "true";
defparam \cpu|cpu|A_st_data[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N8
cycloneive_lcell_comb \cpu|cpu|d_writedata[31]~31 (
	.dataa(\cpu|cpu|A_st_data [31]),
	.datab(\cpu|cpu|M_st_data [31]),
	.datac(gnd),
	.datad(\cpu|cpu|A_mem_bypass_pending~combout ),
	.cin(gnd),
	.combout(\cpu|cpu|d_writedata[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_writedata[31]~31 .lut_mask = 16'hAACC;
defparam \cpu|cpu|d_writedata[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N26
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_byte_en[3]~2 (
	.dataa(gnd),
	.datab(\cpu|cpu|A_dc_fill_active~q ),
	.datac(\cpu|cpu|A_mem_byte_en [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_byte_en[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_byte_en[3]~2 .lut_mask = 16'hFCFC;
defparam \cpu|cpu|dc_data_wr_port_byte_en[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y41_N0
cycloneive_ram_block \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a8 (
	.portawe(\cpu|cpu|dc_data_wr_port_en~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(\clk_clk~inputclkctrl_outclk ),
	.ena0(\cpu|cpu|dc_data_wr_port_en~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\cpu|cpu|dc_data_wr_port_data[31]~27_combout ,\cpu|cpu|dc_data_wr_port_data[30]~29_combout ,\cpu|cpu|dc_data_wr_port_data[29]~31_combout ,\cpu|cpu|dc_data_wr_port_data[28]~33_combout ,\cpu|cpu|dc_data_wr_port_data[27]~35_combout ,
\cpu|cpu|dc_data_wr_port_data[26]~37_combout ,\cpu|cpu|dc_data_wr_port_data[25]~39_combout ,\cpu|cpu|dc_data_wr_port_data[24]~19_combout ,gnd,\cpu|cpu|dc_data_wr_port_data[15]~23_combout ,\cpu|cpu|dc_data_wr_port_data[14]~53_combout ,
\cpu|cpu|dc_data_wr_port_data[13]~55_combout ,\cpu|cpu|dc_data_wr_port_data[12]~57_combout ,\cpu|cpu|dc_data_wr_port_data[11]~59_combout ,\cpu|cpu|dc_data_wr_port_data[10]~61_combout ,\cpu|cpu|dc_data_wr_port_data[9]~63_combout ,
\cpu|cpu|dc_data_wr_port_data[8]~21_combout }),
	.portaaddr({\cpu|cpu|A_mem_baddr [10],\cpu|cpu|A_mem_baddr [9],\cpu|cpu|A_mem_baddr [8],\cpu|cpu|A_mem_baddr [7],\cpu|cpu|A_mem_baddr [6],\cpu|cpu|A_mem_baddr [5],\cpu|cpu|dc_data_wr_port_addr[2]~2_combout ,\cpu|cpu|dc_data_wr_port_addr[1]~1_combout ,\cpu|cpu|dc_data_wr_port_addr[0]~0_combout }),
	.portabyteenamasks({\cpu|cpu|dc_data_wr_port_byte_en[3]~2_combout ,\cpu|cpu|dc_data_wr_port_byte_en[1]~3_combout }),
	.portbdatain(18'b000000000000000000),
	.portbaddr({\cpu|cpu|dc_data_rd_port_addr[8]~17_combout ,\cpu|cpu|dc_data_rd_port_addr[7]~15_combout ,\cpu|cpu|dc_data_rd_port_addr[6]~13_combout ,\cpu|cpu|dc_data_rd_port_addr[5]~11_combout ,\cpu|cpu|dc_data_rd_port_addr[4]~9_combout ,
\cpu|cpu|dc_data_rd_port_addr[3]~7_combout ,\cpu|cpu|dc_data_rd_port_addr[2]~5_combout ,\cpu|cpu|dc_data_rd_port_addr[1]~3_combout ,\cpu|cpu|dc_data_rd_port_addr[0]~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a8 .logical_ram_name = "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_dc_data_module:Nios_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ALTSYNCRAM";
defparam \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_width = 9;
defparam \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_enable_mask_width = 2;
defparam \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_size = 9;
defparam \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_width = 18;
defparam \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a8 .port_a_last_address = 511;
defparam \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 512;
defparam \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a8 .port_b_address_width = 9;
defparam \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a8 .port_b_data_width = 18;
defparam \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a8 .port_b_last_address = 511;
defparam \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 512;
defparam \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N20
cycloneive_lcell_comb \cpu|cpu|A_dc_xfer_wr_data[15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [15]),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_xfer_wr_data[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_wr_data[15]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|A_dc_xfer_wr_data[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y45_N21
dffeas \cpu|cpu|A_dc_xfer_wr_data[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_xfer_wr_data[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_xfer_wr_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_wr_data[15] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_xfer_wr_data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N6
cycloneive_lcell_comb \cpu|cpu|A_dc_xfer_wr_data[16]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [16]),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_xfer_wr_data[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_wr_data[16]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|A_dc_xfer_wr_data[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y38_N7
dffeas \cpu|cpu|A_dc_xfer_wr_data[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_xfer_wr_data[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_xfer_wr_data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_wr_data[16] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_xfer_wr_data[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y46_N27
dffeas \cpu|cpu|A_dc_xfer_wr_data[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [17]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_xfer_wr_data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_wr_data[17] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_xfer_wr_data[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y42_N23
dffeas \cpu|cpu|A_dc_xfer_wr_data[18] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [18]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_xfer_wr_data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_wr_data[18] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_xfer_wr_data[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y45_N21
dffeas \cpu|cpu|A_dc_xfer_wr_data[19] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [19]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_xfer_wr_data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_wr_data[19] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_xfer_wr_data[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N4
cycloneive_lcell_comb \cpu|cpu|A_dc_xfer_wr_data[20]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_xfer_wr_data[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_wr_data[20]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|cpu|A_dc_xfer_wr_data[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y38_N5
dffeas \cpu|cpu|A_dc_xfer_wr_data[20] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_xfer_wr_data[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_xfer_wr_data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_wr_data[20] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_xfer_wr_data[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N4
cycloneive_lcell_comb \cpu|cpu|A_dc_xfer_wr_data[21]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [21]),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_xfer_wr_data[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_wr_data[21]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|A_dc_xfer_wr_data[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y42_N5
dffeas \cpu|cpu|A_dc_xfer_wr_data[21] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_xfer_wr_data[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_xfer_wr_data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_wr_data[21] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_xfer_wr_data[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y42_N27
dffeas \cpu|cpu|A_dc_xfer_wr_data[22] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [22]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_xfer_wr_data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_wr_data[22] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_xfer_wr_data[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N26
cycloneive_lcell_comb \cpu|cpu|A_dc_xfer_wr_data[23]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [23]),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_xfer_wr_data[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_wr_data[23]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|A_dc_xfer_wr_data[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N27
dffeas \cpu|cpu|A_dc_xfer_wr_data[23] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_xfer_wr_data[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_xfer_wr_data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_wr_data[23] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_xfer_wr_data[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N28
cycloneive_lcell_comb \cpu|cpu|A_dc_xfer_wr_data[24]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [24]),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_xfer_wr_data[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_wr_data[24]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|A_dc_xfer_wr_data[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N29
dffeas \cpu|cpu|A_dc_xfer_wr_data[24] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_xfer_wr_data[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_xfer_wr_data [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_wr_data[24] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_xfer_wr_data[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y38_N31
dffeas \cpu|cpu|A_dc_xfer_wr_data[25] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [25]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_xfer_wr_data [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_wr_data[25] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_xfer_wr_data[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y43_N19
dffeas \cpu|cpu|A_dc_xfer_wr_data[26] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [26]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_xfer_wr_data [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_wr_data[26] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_xfer_wr_data[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N0
cycloneive_lcell_comb \cpu|cpu|A_dc_xfer_wr_data[27]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [27]),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_xfer_wr_data[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_wr_data[27]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|A_dc_xfer_wr_data[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y40_N1
dffeas \cpu|cpu|A_dc_xfer_wr_data[27] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_xfer_wr_data[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_xfer_wr_data [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_wr_data[27] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_xfer_wr_data[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N30
cycloneive_lcell_comb \cpu|cpu|A_dc_xfer_wr_data[28]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [28]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_xfer_wr_data[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_wr_data[28]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|cpu|A_dc_xfer_wr_data[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y41_N31
dffeas \cpu|cpu|A_dc_xfer_wr_data[28] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_xfer_wr_data[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_xfer_wr_data [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_wr_data[28] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_xfer_wr_data[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N0
cycloneive_lcell_comb \cpu|cpu|A_dc_xfer_wr_data[29]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [29]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_xfer_wr_data[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_wr_data[29]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|cpu|A_dc_xfer_wr_data[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N1
dffeas \cpu|cpu|A_dc_xfer_wr_data[29] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_xfer_wr_data[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_xfer_wr_data [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_wr_data[29] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_xfer_wr_data[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y48_N27
dffeas \cpu|cpu|A_dc_xfer_wr_data[30] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [30]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_xfer_wr_data [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_wr_data[30] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_xfer_wr_data[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N0
cycloneive_lcell_comb \cpu|cpu|A_dc_xfer_wr_data[31]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_xfer_wr_data[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_wr_data[31]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|cpu|A_dc_xfer_wr_data[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y38_N1
dffeas \cpu|cpu|A_dc_xfer_wr_data[31] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_xfer_wr_data[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_xfer_wr_data [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_wr_data[31] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_xfer_wr_data[31] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y38_N0
cycloneive_ram_block \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\cpu|cpu|A_dc_xfer_wr_active~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\cpu|cpu|dc_wb_rd_port_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\cpu|cpu|A_dc_xfer_wr_data [31],\cpu|cpu|A_dc_xfer_wr_data [30],\cpu|cpu|A_dc_xfer_wr_data [29],\cpu|cpu|A_dc_xfer_wr_data [28],\cpu|cpu|A_dc_xfer_wr_data [27],\cpu|cpu|A_dc_xfer_wr_data [26],\cpu|cpu|A_dc_xfer_wr_data [25],\cpu|cpu|A_dc_xfer_wr_data [24],\cpu|cpu|A_dc_xfer_wr_data [23],
\cpu|cpu|A_dc_xfer_wr_data [22],\cpu|cpu|A_dc_xfer_wr_data [21],\cpu|cpu|A_dc_xfer_wr_data [20],\cpu|cpu|A_dc_xfer_wr_data [19],\cpu|cpu|A_dc_xfer_wr_data [18],\cpu|cpu|A_dc_xfer_wr_data [17],\cpu|cpu|A_dc_xfer_wr_data [16],\cpu|cpu|A_dc_xfer_wr_data [15],\cpu|cpu|A_dc_xfer_wr_data [14],
\cpu|cpu|A_dc_xfer_wr_data [13],\cpu|cpu|A_dc_xfer_wr_data [12],\cpu|cpu|A_dc_xfer_wr_data [11],\cpu|cpu|A_dc_xfer_wr_data [10],\cpu|cpu|A_dc_xfer_wr_data [9],\cpu|cpu|A_dc_xfer_wr_data [8],\cpu|cpu|A_dc_xfer_wr_data [7],\cpu|cpu|A_dc_xfer_wr_data [6],\cpu|cpu|A_dc_xfer_wr_data [5],
\cpu|cpu|A_dc_xfer_wr_data [4],\cpu|cpu|A_dc_xfer_wr_data [3],\cpu|cpu|A_dc_xfer_wr_data [2],\cpu|cpu|A_dc_xfer_wr_data [1],\cpu|cpu|A_dc_xfer_wr_data [0]}),
	.portaaddr({\cpu|cpu|A_dc_xfer_wr_offset [2],\cpu|cpu|A_dc_xfer_wr_offset [1],\cpu|cpu|A_dc_xfer_wr_offset [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\cpu|cpu|A_dc_wb_rd_addr_offset [2],\cpu|cpu|A_dc_wb_rd_addr_offset [1],\cpu|cpu|A_dc_wb_rd_addr_offset [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_dc_victim_module:Nios_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ALTSYNCRAM";
defparam \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 3;
defparam \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 7;
defparam \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8;
defparam \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 3;
defparam \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 7;
defparam \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 8;
defparam \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N18
cycloneive_lcell_comb \mm_interconnect_0|cpu_data_master_agent|av_waitrequest (
// Equation(s):
// \mm_interconnect_0|cpu_data_master_agent|av_waitrequest~combout  = ((\mm_interconnect_0|cpu_data_master_limiter|suppress_change_dest_id~2_combout ) # ((!\mm_interconnect_0|cmd_demux|WideOr0~6_combout  & !\mm_interconnect_0|cmd_demux|WideOr0~5_combout ))) 
// # (!\cpu|cpu|clr_break_line~q )

	.dataa(\cpu|cpu|clr_break_line~q ),
	.datab(\mm_interconnect_0|cmd_demux|WideOr0~6_combout ),
	.datac(\mm_interconnect_0|cmd_demux|WideOr0~5_combout ),
	.datad(\mm_interconnect_0|cpu_data_master_limiter|suppress_change_dest_id~2_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cpu_data_master_agent|av_waitrequest~combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cpu_data_master_agent|av_waitrequest .lut_mask = 16'hFF57;
defparam \mm_interconnect_0|cpu_data_master_agent|av_waitrequest .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N14
cycloneive_lcell_comb \cpu|cpu|A_dc_wb_update_av_writedata (
	.dataa(\cpu|cpu|A_dc_wb_wr_starting~combout ),
	.datab(\cpu|cpu|A_dc_wr_data_cnt [3]),
	.datac(\mm_interconnect_0|cpu_data_master_agent|av_waitrequest~combout ),
	.datad(\cpu|cpu|A_dc_wb_wr_active~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_wb_update_av_writedata~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_wb_update_av_writedata .lut_mask = 16'hABAA;
defparam \cpu|cpu|A_dc_wb_update_av_writedata .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N16
cycloneive_lcell_comb \cpu|cpu|d_writedata[23]~32 (
	.dataa(\cpu|cpu|A_dc_wb_wr_starting~combout ),
	.datab(\cpu|cpu|A_dc_wr_data_cnt [3]),
	.datac(\mm_interconnect_0|cpu_data_master_agent|av_waitrequest~combout ),
	.datad(\cpu|cpu|A_dc_wb_wr_active~q ),
	.cin(gnd),
	.combout(\cpu|cpu|d_writedata[23]~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_writedata[23]~32 .lut_mask = 16'hABFF;
defparam \cpu|cpu|d_writedata[23]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N9
dffeas \cpu|cpu|d_writedata[31] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_writedata[31]~31_combout ),
	.asdata(\cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|q_b [31]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|A_dc_wb_update_av_writedata~combout ),
	.ena(\cpu|cpu|d_writedata[23]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_writedata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_writedata[31] .is_wysiwyg = "true";
defparam \cpu|cpu|d_writedata[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N8
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_003|src_payload~7 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_payload~7_combout  = (\cpu|cpu|d_writedata [31] & \mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(\cpu|cpu|d_writedata [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_payload~7_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_payload~7 .lut_mask = 16'hAA00;
defparam \mm_interconnect_0|cmd_mux_003|src_payload~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y25_N0
cycloneive_ram_block \onchip_ram|the_altsyncram|auto_generated|ram_block1a56 (
	.portawe(\onchip_ram|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\onchip_ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mm_interconnect_0|cmd_mux_003|src_payload~7_combout ,\mm_interconnect_0|cmd_mux_003|src_payload~8_combout ,\mm_interconnect_0|cmd_mux_003|src_payload~9_combout ,\mm_interconnect_0|cmd_mux_003|src_payload~3_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_003|src_data [48],\mm_interconnect_0|cmd_mux_003|src_data [47],\mm_interconnect_0|cmd_mux_003|src_data [46],\mm_interconnect_0|cmd_mux_003|src_data [45],\mm_interconnect_0|cmd_mux_003|src_data [44],\mm_interconnect_0|cmd_mux_003|src_data [43],
\mm_interconnect_0|cmd_mux_003|src_data [42],\mm_interconnect_0|cmd_mux_003|src_data [41],\mm_interconnect_0|cmd_mux_003|src_data [40],\mm_interconnect_0|cmd_mux_003|src_data [39],\mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_ram|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a56 .clk0_input_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a56 .init_file = "Nios_onchip_ram.hex";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a56 .logical_ram_name = "Nios_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|ALTSYNCRAM";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_address_width = 11;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_byte_enable_mask_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_byte_size = 4;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_data_width = 4;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_first_bit_number = 24;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_last_address = 2047;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 10240;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_logical_ram_width = 32;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a56 .port_b_address_width = 11;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a56 .port_b_data_width = 4;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a56 .ram_block_type = "M9K";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a56 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a56 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a56 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a56 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y22_N0
cycloneive_ram_block \onchip_ram|the_altsyncram|auto_generated|ram_block1a31 (
	.portawe(\onchip_ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\onchip_ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mm_interconnect_0|cmd_mux_003|src_payload~7_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_003|src_data [50],\mm_interconnect_0|cmd_mux_003|src_data [49],\mm_interconnect_0|cmd_mux_003|src_data [48],\mm_interconnect_0|cmd_mux_003|src_data [47],\mm_interconnect_0|cmd_mux_003|src_data [46],\mm_interconnect_0|cmd_mux_003|src_data [45],
\mm_interconnect_0|cmd_mux_003|src_data [44],\mm_interconnect_0|cmd_mux_003|src_data [43],\mm_interconnect_0|cmd_mux_003|src_data [42],\mm_interconnect_0|cmd_mux_003|src_data [41],\mm_interconnect_0|cmd_mux_003|src_data [40],\mm_interconnect_0|cmd_mux_003|src_data [39],
\mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_ram|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a31 .clk0_input_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a31 .init_file = "Nios_onchip_ram.hex";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a31 .logical_ram_name = "Nios_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|ALTSYNCRAM";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_byte_enable_mask_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_byte_size = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 10240;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a31 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a31 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a31 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a31 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N0
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_data[31]~7 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_data[31]~7_combout  = (\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0] & (\onchip_ram|the_altsyncram|auto_generated|ram_block1a63 )) # (!\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\onchip_ram|the_altsyncram|auto_generated|ram_block1a31~portadataout )))

	.dataa(\onchip_ram|the_altsyncram|auto_generated|ram_block1a63 ),
	.datab(\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\onchip_ram|the_altsyncram|auto_generated|ram_block1a31~portadataout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_data[31]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_data[31]~7 .lut_mask = 16'hB8B8;
defparam \mm_interconnect_0|rsp_mux_001|src_data[31]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N10
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~16 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~16_combout  = (\cpu|cpu|d_writedata [29] & \mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|d_writedata [29]),
	.datad(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~16_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~16 .lut_mask = 16'hF000;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N11
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[29] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_payload~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[29] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N4
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[29]~15 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata [29]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [29]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[29]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[29]~15 .lut_mask = 16'hFA50;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[29]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N18
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~21 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [34]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~21 .lut_mask = 16'hEA40;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N19
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[31] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[31] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N2
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~14 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~14_combout  = (\cpu|cpu|d_writedata [31] & \mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|d_writedata [31]),
	.datad(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~14_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~14 .lut_mask = 16'hF000;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N3
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[31] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_payload~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[31] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N30
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[31]~13 (
	.dataa(gnd),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [31]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata [31]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[31]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[31]~13 .lut_mask = 16'hCFC0;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[31]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N16
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_data[35] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_data [35] = (\mm_interconnect_0|cmd_mux_002|saved_grant [1]) # ((\mm_interconnect_0|cmd_mux_002|saved_grant [0] & \cpu|cpu|d_byteenable [3]))

	.dataa(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datad(\cpu|cpu|d_byteenable [3]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_data [35]),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_data[35] .lut_mask = 16'hFAF0;
defparam \mm_interconnect_0|cmd_mux_002|src_data[35] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N17
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|byteenable[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_data [35]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|byteenable [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|byteenable[3] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|byteenable[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N28
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_byteenable[3]~2 (
	.dataa(gnd),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|byteenable [3]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_byteenable[3]~2 .lut_mask = 16'hFFCC;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_byteenable[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 (
	.portawe(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_en~1_combout ),
	.portare(!\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_en~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_reset_req~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[31]~13_combout ,\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[30]~14_combout ,
\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[29]~15_combout ,\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[28]~16_combout ,
\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[27]~17_combout ,\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[26]~18_combout ,
\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[25]~19_combout ,\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[24]~11_combout ,gnd,
\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[15]~20_combout ,\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[14]~24_combout ,
\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[13]~25_combout ,\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[12]~26_combout ,
\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[11]~27_combout ,\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[10]~28_combout ,
\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[9]~29_combout ,\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[8]~12_combout }),
	.portaaddr({\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_addr[7]~7_combout ,\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_addr[6]~6_combout ,
\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_addr[5]~5_combout ,\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_addr[4]~4_combout ,
\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_addr[3]~3_combout ,\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_addr[2]~2_combout ,
\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_addr[1]~1_combout ,\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_addr[0]~0_combout }),
	.portabyteenamasks({\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout ,\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout }),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .clk0_input_clock_enable = "ena0";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .logical_ram_name = "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_nios2_oci:the_Nios_cpu_cpu_nios2_oci|Nios_cpu_cpu_nios2_ocimem:the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram_module:Nios_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_width = 8;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_enable_mask_width = 2;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_size = 9;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_width = 18;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_last_address = 255;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 256;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_b_address_width = 8;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_b_data_width = 18;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N28
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~22 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [33]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~22 .lut_mask = 16'hEC20;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N29
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[30] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[30] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N24
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~15 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~15_combout  = (\cpu|cpu|d_writedata [30] & \mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(gnd),
	.datab(\cpu|cpu|d_writedata [30]),
	.datac(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~15_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~15 .lut_mask = 16'hC0C0;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N25
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[30] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_payload~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[30] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N26
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[30]~14 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [30]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata [30]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[30]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[30]~14 .lut_mask = 16'hBB88;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[30]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N14
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~6 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~6 .lut_mask = 16'hA0CC;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N15
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[31] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[31] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N6
cycloneive_lcell_comb \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[31]~feeder (
// Equation(s):
// \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[31]~feeder_combout  = \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata [31]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[31]~feeder .lut_mask = 16'hFF00;
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N7
dffeas \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[31] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [31]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[31] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N10
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~14 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~14_combout  = (\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\mm_interconnect_0|rsp_mux_001|src_data[31]~7_combout ) # ((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [31])))) # (!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// ((\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [31]))))

	.dataa(\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\mm_interconnect_0|rsp_mux_001|src_data[31]~7_combout ),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [31]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~14_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~14 .lut_mask = 16'hECA0;
defparam \mm_interconnect_0|rsp_mux|src_payload~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N11
dffeas \cpu|cpu|d_readdata_d1[31] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_payload~14_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_readdata_d1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_readdata_d1[31] .is_wysiwyg = "true";
defparam \cpu|cpu|d_readdata_d1[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N16
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_data[31]~26 (
	.dataa(\cpu|cpu|A_dc_fill_wr_data[31]~4_combout ),
	.datab(\cpu|cpu|d_readdata_d1 [31]),
	.datac(\cpu|cpu|A_st_data [31]),
	.datad(\cpu|cpu|A_dc_fill_active~q ),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_data[31]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_data[31]~26 .lut_mask = 16'hE400;
defparam \cpu|cpu|dc_data_wr_port_data[31]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N12
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_data[31]~27 (
	.dataa(\cpu|cpu|A_dc_fill_active~q ),
	.datab(\cpu|cpu|A_dc_st_data [31]),
	.datac(gnd),
	.datad(\cpu|cpu|dc_data_wr_port_data[31]~26_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_data[31]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_data[31]~27 .lut_mask = 16'hFF44;
defparam \cpu|cpu|dc_data_wr_port_data[31]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N20
cycloneive_lcell_comb \cpu|cpu|A_dc_xfer_wr_data[14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [14]),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_xfer_wr_data[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_wr_data[14]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|A_dc_xfer_wr_data[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y42_N21
dffeas \cpu|cpu|A_dc_xfer_wr_data[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_xfer_wr_data[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_xfer_wr_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_wr_data[14] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_xfer_wr_data[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y38_N27
dffeas \cpu|cpu|d_writedata[30] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_writedata[30]~28_combout ),
	.asdata(\cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|q_b [30]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|A_dc_wb_update_av_writedata~combout ),
	.ena(\cpu|cpu|d_writedata[23]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_writedata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_writedata[30] .is_wysiwyg = "true";
defparam \cpu|cpu|d_writedata[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N0
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_003|src_payload~8 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_payload~8_combout  = (\mm_interconnect_0|cmd_mux_003|saved_grant [0] & \cpu|cpu|d_writedata [30])

	.dataa(gnd),
	.datab(\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(gnd),
	.datad(\cpu|cpu|d_writedata [30]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_payload~8_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_payload~8 .lut_mask = 16'hCC00;
defparam \mm_interconnect_0|cmd_mux_003|src_payload~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y21_N0
cycloneive_ram_block \onchip_ram|the_altsyncram|auto_generated|ram_block1a30 (
	.portawe(\onchip_ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\onchip_ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mm_interconnect_0|cmd_mux_003|src_payload~8_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_003|src_data [50],\mm_interconnect_0|cmd_mux_003|src_data [49],\mm_interconnect_0|cmd_mux_003|src_data [48],\mm_interconnect_0|cmd_mux_003|src_data [47],\mm_interconnect_0|cmd_mux_003|src_data [46],\mm_interconnect_0|cmd_mux_003|src_data [45],
\mm_interconnect_0|cmd_mux_003|src_data [44],\mm_interconnect_0|cmd_mux_003|src_data [43],\mm_interconnect_0|cmd_mux_003|src_data [42],\mm_interconnect_0|cmd_mux_003|src_data [41],\mm_interconnect_0|cmd_mux_003|src_data [40],\mm_interconnect_0|cmd_mux_003|src_data [39],
\mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_ram|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a30 .clk0_input_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a30 .init_file = "Nios_onchip_ram.hex";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a30 .logical_ram_name = "Nios_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|ALTSYNCRAM";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_byte_enable_mask_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_byte_size = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 10240;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N24
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_data[30]~8 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_data[30]~8_combout  = (\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0] & (\onchip_ram|the_altsyncram|auto_generated|ram_block1a62 )) # (!\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\onchip_ram|the_altsyncram|auto_generated|ram_block1a30~portadataout )))

	.dataa(\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(gnd),
	.datac(\onchip_ram|the_altsyncram|auto_generated|ram_block1a62 ),
	.datad(\onchip_ram|the_altsyncram|auto_generated|ram_block1a30~portadataout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_data[30]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_data[30]~8 .lut_mask = 16'hF5A0;
defparam \mm_interconnect_0|rsp_mux_001|src_data[30]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N0
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~7 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address [8]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~7 .lut_mask = 16'hD850;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N1
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[30] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[30] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N23
dffeas \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[30] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata [30]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [30]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[30] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N22
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~15 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~15_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [30] & 
// ((!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ) # (!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ))))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [30]),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~15_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~15 .lut_mask = 16'h20A0;
defparam \mm_interconnect_0|rsp_mux|src_payload~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N8
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~16 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~16_combout  = (\mm_interconnect_0|rsp_mux|src_payload~2_combout ) # ((\mm_interconnect_0|rsp_mux|src_payload~15_combout ) # ((\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// \mm_interconnect_0|rsp_mux_001|src_data[30]~8_combout )))

	.dataa(\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(\mm_interconnect_0|rsp_mux|src_payload~2_combout ),
	.datac(\mm_interconnect_0|rsp_mux_001|src_data[30]~8_combout ),
	.datad(\mm_interconnect_0|rsp_mux|src_payload~15_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~16_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~16 .lut_mask = 16'hFFEC;
defparam \mm_interconnect_0|rsp_mux|src_payload~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N9
dffeas \cpu|cpu|d_readdata_d1[30] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_payload~16_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_readdata_d1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_readdata_d1[30] .is_wysiwyg = "true";
defparam \cpu|cpu|d_readdata_d1[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N14
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_data[30]~28 (
	.dataa(\cpu|cpu|A_dc_fill_wr_data[31]~4_combout ),
	.datab(\cpu|cpu|d_readdata_d1 [30]),
	.datac(\cpu|cpu|A_st_data [30]),
	.datad(\cpu|cpu|A_dc_fill_active~q ),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_data[30]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_data[30]~28 .lut_mask = 16'hE400;
defparam \cpu|cpu|dc_data_wr_port_data[30]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N10
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_data[30]~29 (
	.dataa(\cpu|cpu|A_dc_fill_active~q ),
	.datab(\cpu|cpu|A_dc_st_data [30]),
	.datac(\cpu|cpu|dc_data_wr_port_data[30]~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_data[30]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_data[30]~29 .lut_mask = 16'hF4F4;
defparam \cpu|cpu|dc_data_wr_port_data[30]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N22
cycloneive_lcell_comb \cpu|cpu|A_dc_xfer_wr_data[13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_xfer_wr_data[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_wr_data[13]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|cpu|A_dc_xfer_wr_data[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y38_N23
dffeas \cpu|cpu|A_dc_xfer_wr_data[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_xfer_wr_data[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_xfer_wr_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_wr_data[13] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_xfer_wr_data[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y38_N3
dffeas \cpu|cpu|d_writedata[29] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_writedata[29]~25_combout ),
	.asdata(\cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|q_b [29]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|A_dc_wb_update_av_writedata~combout ),
	.ena(\cpu|cpu|d_writedata[23]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_writedata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_writedata[29] .is_wysiwyg = "true";
defparam \cpu|cpu|d_writedata[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N0
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_003|src_payload~9 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_payload~9_combout  = (\cpu|cpu|d_writedata [29] & \mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(\cpu|cpu|d_writedata [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_payload~9_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_payload~9 .lut_mask = 16'hAA00;
defparam \mm_interconnect_0|cmd_mux_003|src_payload~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y21_N0
cycloneive_ram_block \onchip_ram|the_altsyncram|auto_generated|ram_block1a29 (
	.portawe(\onchip_ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\onchip_ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mm_interconnect_0|cmd_mux_003|src_payload~9_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_003|src_data [50],\mm_interconnect_0|cmd_mux_003|src_data [49],\mm_interconnect_0|cmd_mux_003|src_data [48],\mm_interconnect_0|cmd_mux_003|src_data [47],\mm_interconnect_0|cmd_mux_003|src_data [46],\mm_interconnect_0|cmd_mux_003|src_data [45],
\mm_interconnect_0|cmd_mux_003|src_data [44],\mm_interconnect_0|cmd_mux_003|src_data [43],\mm_interconnect_0|cmd_mux_003|src_data [42],\mm_interconnect_0|cmd_mux_003|src_data [41],\mm_interconnect_0|cmd_mux_003|src_data [40],\mm_interconnect_0|cmd_mux_003|src_data [39],
\mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_ram|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a29 .clk0_input_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a29 .init_file = "Nios_onchip_ram.hex";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a29 .logical_ram_name = "Nios_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|ALTSYNCRAM";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_byte_enable_mask_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_byte_size = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 10240;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a29 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a29 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a29 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N2
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_data[29]~9 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_data[29]~9_combout  = (\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\onchip_ram|the_altsyncram|auto_generated|ram_block1a61 ))) # (!\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\onchip_ram|the_altsyncram|auto_generated|ram_block1a29~portadataout ))

	.dataa(gnd),
	.datab(\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\onchip_ram|the_altsyncram|auto_generated|ram_block1a29~portadataout ),
	.datad(\onchip_ram|the_altsyncram|auto_generated|ram_block1a61 ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_data[29]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_data[29]~9 .lut_mask = 16'hFC30;
defparam \mm_interconnect_0|rsp_mux_001|src_data[29]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N0
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~8 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~8 .lut_mask = 16'h88F0;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N1
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[29] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[29] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y35_N25
dffeas \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[29] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata [29]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [29]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[29] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N24
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~17 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~17_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [29] & (\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// ((!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ) # (!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ))))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [29]),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~17_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~17 .lut_mask = 16'h7000;
defparam \mm_interconnect_0|rsp_mux|src_payload~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N18
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~18 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~18_combout  = (\mm_interconnect_0|rsp_mux|src_payload~2_combout ) # ((\mm_interconnect_0|rsp_mux|src_payload~17_combout ) # ((\mm_interconnect_0|rsp_mux_001|src_data[29]~9_combout  & 
// \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )))

	.dataa(\mm_interconnect_0|rsp_mux_001|src_data[29]~9_combout ),
	.datab(\mm_interconnect_0|rsp_mux|src_payload~2_combout ),
	.datac(\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datad(\mm_interconnect_0|rsp_mux|src_payload~17_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~18_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~18 .lut_mask = 16'hFFEC;
defparam \mm_interconnect_0|rsp_mux|src_payload~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N19
dffeas \cpu|cpu|d_readdata_d1[29] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_payload~18_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_readdata_d1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_readdata_d1[29] .is_wysiwyg = "true";
defparam \cpu|cpu|d_readdata_d1[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N28
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_data[29]~30 (
	.dataa(\cpu|cpu|A_dc_fill_active~q ),
	.datab(\cpu|cpu|d_readdata_d1 [29]),
	.datac(\cpu|cpu|A_st_data [29]),
	.datad(\cpu|cpu|A_dc_fill_wr_data[31]~4_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_data[29]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_data[29]~30 .lut_mask = 16'hA088;
defparam \cpu|cpu|dc_data_wr_port_data[29]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N16
cycloneive_lcell_comb \cpu|cpu|M_dc_st_data[29]~15 (
	.dataa(gnd),
	.datab(\cpu|cpu|M_ctrl_dc_index_nowb_inv~q ),
	.datac(\cpu|cpu|M_st_data [29]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|M_dc_st_data[29]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_dc_st_data[29]~15 .lut_mask = 16'h3030;
defparam \cpu|cpu|M_dc_st_data[29]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N17
dffeas \cpu|cpu|A_dc_st_data[29] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_dc_st_data[29]~15_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_st_data [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_st_data[29] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_st_data[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N26
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_data[29]~31 (
	.dataa(gnd),
	.datab(\cpu|cpu|dc_data_wr_port_data[29]~30_combout ),
	.datac(\cpu|cpu|A_dc_fill_active~q ),
	.datad(\cpu|cpu|A_dc_st_data [29]),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_data[29]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_data[29]~31 .lut_mask = 16'hCFCC;
defparam \cpu|cpu|dc_data_wr_port_data[29]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N8
cycloneive_lcell_comb \cpu|cpu|A_dc_xfer_wr_data[11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [11]),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_xfer_wr_data[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_wr_data[11]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|A_dc_xfer_wr_data[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y45_N9
dffeas \cpu|cpu|A_dc_xfer_wr_data[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_xfer_wr_data[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_xfer_wr_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_wr_data[11] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_xfer_wr_data[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y38_N5
dffeas \cpu|cpu|d_writedata[28] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_writedata[28]~22_combout ),
	.asdata(\cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|q_b [28]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|A_dc_wb_update_av_writedata~combout ),
	.ena(\cpu|cpu|d_writedata[23]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_writedata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_writedata[28] .is_wysiwyg = "true";
defparam \cpu|cpu|d_writedata[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N24
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~17 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~17_combout  = (\mm_interconnect_0|cmd_mux_002|saved_grant [0] & \cpu|cpu|d_writedata [28])

	.dataa(gnd),
	.datab(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(gnd),
	.datad(\cpu|cpu|d_writedata [28]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~17_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~17 .lut_mask = 16'hCC00;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N25
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[28] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_payload~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[28] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N10
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[28]~16 (
	.dataa(gnd),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [28]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata [28]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[28]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[28]~16 .lut_mask = 16'hCFC0;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[28]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N2
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~31 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [17]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~31 .lut_mask = 16'hCAC0;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N3
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[14] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N20
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[14]~24 (
	.dataa(gnd),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata [14]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [14]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[14]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[14]~24 .lut_mask = 16'hFC0C;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[14]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N6
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~3 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address [8]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~3 .lut_mask = 16'h8F80;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N7
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[15] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N20
cycloneive_lcell_comb \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[15]~feeder (
// Equation(s):
// \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[15]~feeder_combout  = \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata [15]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[15]~feeder .lut_mask = 16'hFF00;
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N21
dffeas \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[15] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N6
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~9 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~9_combout  = (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ((\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [15]) # 
// ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [15])))) # (!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [15])))

	.dataa(\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [15]),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [15]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~9_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~9 .lut_mask = 16'hEAC0;
defparam \mm_interconnect_0|rsp_mux|src_payload~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N10
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~10 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~10_combout  = (\mm_interconnect_0|rsp_mux|src_payload~9_combout ) # ((\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & \mm_interconnect_0|rsp_mux_001|src_data[15]~4_combout ))

	.dataa(\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(gnd),
	.datac(\mm_interconnect_0|rsp_mux_001|src_data[15]~4_combout ),
	.datad(\mm_interconnect_0|rsp_mux|src_payload~9_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~10_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~10 .lut_mask = 16'hFFA0;
defparam \mm_interconnect_0|rsp_mux|src_payload~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N11
dffeas \cpu|cpu|d_readdata_d1[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_payload~10_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_readdata_d1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_readdata_d1[15] .is_wysiwyg = "true";
defparam \cpu|cpu|d_readdata_d1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N0
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_data[15]~22 (
	.dataa(\cpu|cpu|d_readdata_d1 [15]),
	.datab(\cpu|cpu|A_dc_fill_wr_data[15]~5_combout ),
	.datac(\cpu|cpu|A_st_data [15]),
	.datad(\cpu|cpu|A_dc_fill_active~q ),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_data[15]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_data[15]~22 .lut_mask = 16'hE200;
defparam \cpu|cpu|dc_data_wr_port_data[15]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N18
cycloneive_lcell_comb \cpu|cpu|M_dc_st_data[15]~11 (
	.dataa(\cpu|cpu|M_st_data [15]),
	.datab(gnd),
	.datac(\cpu|cpu|M_ctrl_dc_index_nowb_inv~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|M_dc_st_data[15]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_dc_st_data[15]~11 .lut_mask = 16'h0A0A;
defparam \cpu|cpu|M_dc_st_data[15]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N19
dffeas \cpu|cpu|A_dc_st_data[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_dc_st_data[15]~11_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_st_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_st_data[15] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_st_data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N12
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_data[15]~23 (
	.dataa(\cpu|cpu|A_dc_fill_active~q ),
	.datab(\cpu|cpu|dc_data_wr_port_data[15]~22_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|A_dc_st_data [15]),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_data[15]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_data[15]~23 .lut_mask = 16'hDDCC;
defparam \cpu|cpu|dc_data_wr_port_data[15]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N14
cycloneive_lcell_comb \cpu|cpu|A_dc_xfer_wr_data[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_xfer_wr_data[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_wr_data[9]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|cpu|A_dc_xfer_wr_data[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N15
dffeas \cpu|cpu|A_dc_xfer_wr_data[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_xfer_wr_data[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_xfer_wr_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_wr_data[9] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_xfer_wr_data[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y38_N17
dffeas \cpu|cpu|d_writedata[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_writedata[15]~30_combout ),
	.asdata(\cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|q_b [15]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|A_dc_wb_update_av_writedata~combout ),
	.ena(\cpu|cpu|d_writedata[23]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_writedata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_writedata[15] .is_wysiwyg = "true";
defparam \cpu|cpu|d_writedata[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N22
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_003|src_payload~4 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_payload~4_combout  = (\cpu|cpu|d_writedata [15] & \mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|d_writedata [15]),
	.datad(\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_payload~4_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_payload~4 .lut_mask = 16'hF000;
defparam \mm_interconnect_0|cmd_mux_003|src_payload~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y20_N0
cycloneive_ram_block \onchip_ram|the_altsyncram|auto_generated|ram_block1a14 (
	.portawe(\onchip_ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\onchip_ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mm_interconnect_0|cmd_mux_003|src_payload~20_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_003|src_data [50],\mm_interconnect_0|cmd_mux_003|src_data [49],\mm_interconnect_0|cmd_mux_003|src_data [48],\mm_interconnect_0|cmd_mux_003|src_data [47],\mm_interconnect_0|cmd_mux_003|src_data [46],\mm_interconnect_0|cmd_mux_003|src_data [45],
\mm_interconnect_0|cmd_mux_003|src_data [44],\mm_interconnect_0|cmd_mux_003|src_data [43],\mm_interconnect_0|cmd_mux_003|src_data [42],\mm_interconnect_0|cmd_mux_003|src_data [41],\mm_interconnect_0|cmd_mux_003|src_data [40],\mm_interconnect_0|cmd_mux_003|src_data [39],
\mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_ram|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a14 .clk0_input_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a14 .init_file = "Nios_onchip_ram.hex";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a14 .logical_ram_name = "Nios_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|ALTSYNCRAM";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_byte_enable_mask_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_byte_size = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 10240;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N14
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_data[14]~20 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_data[14]~20_combout  = (\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0] & (\onchip_ram|the_altsyncram|auto_generated|ram_block1a46 )) # (!\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\onchip_ram|the_altsyncram|auto_generated|ram_block1a14~portadataout )))

	.dataa(\onchip_ram|the_altsyncram|auto_generated|ram_block1a46 ),
	.datab(\onchip_ram|the_altsyncram|auto_generated|ram_block1a14~portadataout ),
	.datac(\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_data[14]~20_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_data[14]~20 .lut_mask = 16'hACAC;
defparam \mm_interconnect_0|rsp_mux_001|src_data[14]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N2
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~19 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address [8]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~19 .lut_mask = 16'hAC0C;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N3
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[14] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N10
cycloneive_lcell_comb \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[14]~feeder (
// Equation(s):
// \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[14]~feeder_combout  = \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata [14]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[14]~feeder .lut_mask = 16'hFF00;
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N11
dffeas \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[14] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N18
cycloneive_lcell_comb \jtag_uart|woverflow~0 (
// Equation(s):
// \jtag_uart|woverflow~0_combout  = (\cpu|cpu|d_write~q  & (\cpu|cpu|clr_break_line~q  & (!\cpu|cpu|d_address_offset_field [0] & \jtag_uart|av_waitrequest~2_combout )))

	.dataa(\cpu|cpu|d_write~q ),
	.datab(\cpu|cpu|clr_break_line~q ),
	.datac(\cpu|cpu|d_address_offset_field [0]),
	.datad(\jtag_uart|av_waitrequest~2_combout ),
	.cin(gnd),
	.combout(\jtag_uart|woverflow~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|woverflow~0 .lut_mask = 16'h0800;
defparam \jtag_uart|woverflow~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N8
cycloneive_lcell_comb \jtag_uart|woverflow~1 (
// Equation(s):
// \jtag_uart|woverflow~1_combout  = (\jtag_uart|woverflow~0_combout  & ((\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ))) # (!\jtag_uart|woverflow~0_combout  & (\jtag_uart|woverflow~q ))

	.dataa(gnd),
	.datab(\jtag_uart|woverflow~0_combout ),
	.datac(\jtag_uart|woverflow~q ),
	.datad(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.cin(gnd),
	.combout(\jtag_uart|woverflow~1_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|woverflow~1 .lut_mask = 16'hFC30;
defparam \jtag_uart|woverflow~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N9
dffeas \jtag_uart|woverflow (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|woverflow~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|woverflow~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|woverflow .is_wysiwyg = "true";
defparam \jtag_uart|woverflow .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y35_N29
dffeas \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\jtag_uart|woverflow~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N28
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~39 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~39_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [14] & ((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ) # 
// ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [14])))) # (!\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [14] & 
// (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [14])))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [14]),
	.datab(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [14]),
	.datad(\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~39_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~39 .lut_mask = 16'hEAC0;
defparam \mm_interconnect_0|rsp_mux|src_payload~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N4
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~40 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~40_combout  = (\mm_interconnect_0|rsp_mux|src_payload~39_combout ) # ((\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & \mm_interconnect_0|rsp_mux_001|src_data[14]~20_combout ))

	.dataa(\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(gnd),
	.datac(\mm_interconnect_0|rsp_mux_001|src_data[14]~20_combout ),
	.datad(\mm_interconnect_0|rsp_mux|src_payload~39_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~40_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~40 .lut_mask = 16'hFFA0;
defparam \mm_interconnect_0|rsp_mux|src_payload~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N5
dffeas \cpu|cpu|d_readdata_d1[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_payload~40_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_readdata_d1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_readdata_d1[14] .is_wysiwyg = "true";
defparam \cpu|cpu|d_readdata_d1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N6
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_data[14]~52 (
	.dataa(\cpu|cpu|A_dc_fill_active~q ),
	.datab(\cpu|cpu|d_readdata_d1 [14]),
	.datac(\cpu|cpu|A_st_data [14]),
	.datad(\cpu|cpu|A_dc_fill_wr_data[15]~5_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_data[14]~52_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_data[14]~52 .lut_mask = 16'hA088;
defparam \cpu|cpu|dc_data_wr_port_data[14]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N26
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_data[14]~53 (
	.dataa(\cpu|cpu|A_dc_fill_active~q ),
	.datab(\cpu|cpu|A_dc_st_data [14]),
	.datac(gnd),
	.datad(\cpu|cpu|dc_data_wr_port_data[14]~52_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_data[14]~53_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_data[14]~53 .lut_mask = 16'hFF44;
defparam \cpu|cpu|dc_data_wr_port_data[14]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N15
dffeas \cpu|cpu|A_dc_xfer_wr_data[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [8]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_xfer_wr_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_wr_data[8] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_xfer_wr_data[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y38_N21
dffeas \cpu|cpu|d_writedata[22] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_writedata[22]~26_combout ),
	.asdata(\cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|q_b [22]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|A_dc_wb_update_av_writedata~combout ),
	.ena(\cpu|cpu|d_writedata[23]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_writedata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_writedata[22] .is_wysiwyg = "true";
defparam \cpu|cpu|d_writedata[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N8
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_003|src_payload~14 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_payload~14_combout  = (\mm_interconnect_0|cmd_mux_003|saved_grant [0] & \cpu|cpu|d_writedata [22])

	.dataa(\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|d_writedata [22]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_payload~14_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_payload~14 .lut_mask = 16'hAA00;
defparam \mm_interconnect_0|cmd_mux_003|src_payload~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N20
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_003|src_data[34] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_data [34] = (\mm_interconnect_0|cmd_mux_003|saved_grant [1]) # ((\cpu|cpu|d_byteenable [2] & \mm_interconnect_0|cmd_mux_003|saved_grant [0]))

	.dataa(\cpu|cpu|d_byteenable [2]),
	.datab(gnd),
	.datac(\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(\mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_data [34]),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_data[34] .lut_mask = 16'hFFA0;
defparam \mm_interconnect_0|cmd_mux_003|src_data[34] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y29_N0
cycloneive_ram_block \onchip_ram|the_altsyncram|auto_generated|ram_block1a22 (
	.portawe(\onchip_ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\onchip_ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mm_interconnect_0|cmd_mux_003|src_payload~14_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_003|src_data [50],\mm_interconnect_0|cmd_mux_003|src_data [49],\mm_interconnect_0|cmd_mux_003|src_data [48],\mm_interconnect_0|cmd_mux_003|src_data [47],\mm_interconnect_0|cmd_mux_003|src_data [46],\mm_interconnect_0|cmd_mux_003|src_data [45],
\mm_interconnect_0|cmd_mux_003|src_data [44],\mm_interconnect_0|cmd_mux_003|src_data [43],\mm_interconnect_0|cmd_mux_003|src_data [42],\mm_interconnect_0|cmd_mux_003|src_data [41],\mm_interconnect_0|cmd_mux_003|src_data [40],\mm_interconnect_0|cmd_mux_003|src_data [39],
\mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_ram|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a22 .clk0_input_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a22 .init_file = "Nios_onchip_ram.hex";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a22 .logical_ram_name = "Nios_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|ALTSYNCRAM";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_byte_enable_mask_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_byte_size = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 10240;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N26
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_003|src_payload~1 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_payload~1_combout  = (\mm_interconnect_0|cmd_mux_003|saved_grant [0] & \cpu|cpu|d_writedata [16])

	.dataa(\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|d_writedata [16]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_payload~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_payload~1 .lut_mask = 16'hAA00;
defparam \mm_interconnect_0|cmd_mux_003|src_payload~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N16
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_003|src_payload~15 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_payload~15_combout  = (\cpu|cpu|d_writedata [21] & \mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|d_writedata [21]),
	.datad(\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_payload~15_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_payload~15 .lut_mask = 16'hF000;
defparam \mm_interconnect_0|cmd_mux_003|src_payload~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y29_N0
cycloneive_ram_block \onchip_ram|the_altsyncram|auto_generated|ram_block1a48 (
	.portawe(\onchip_ram|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\onchip_ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mm_interconnect_0|cmd_mux_003|src_payload~5_combout ,\mm_interconnect_0|cmd_mux_003|src_payload~14_combout ,\mm_interconnect_0|cmd_mux_003|src_payload~15_combout ,\mm_interconnect_0|cmd_mux_003|src_payload~1_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_003|src_data [48],\mm_interconnect_0|cmd_mux_003|src_data [47],\mm_interconnect_0|cmd_mux_003|src_data [46],\mm_interconnect_0|cmd_mux_003|src_data [45],\mm_interconnect_0|cmd_mux_003|src_data [44],\mm_interconnect_0|cmd_mux_003|src_data [43],
\mm_interconnect_0|cmd_mux_003|src_data [42],\mm_interconnect_0|cmd_mux_003|src_data [41],\mm_interconnect_0|cmd_mux_003|src_data [40],\mm_interconnect_0|cmd_mux_003|src_data [39],\mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_ram|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a48 .clk0_input_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a48 .init_file = "Nios_onchip_ram.hex";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a48 .logical_ram_name = "Nios_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|ALTSYNCRAM";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_address_width = 11;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_byte_enable_mask_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_byte_size = 4;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_data_width = 4;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_first_bit_number = 16;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_last_address = 2047;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 10240;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_logical_ram_width = 32;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a48 .port_b_address_width = 11;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a48 .port_b_data_width = 4;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a48 .ram_block_type = "M9K";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a48 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a48 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a48 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a48 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N12
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_data[22]~14 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_data[22]~14_combout  = (\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\onchip_ram|the_altsyncram|auto_generated|ram_block1a54 ))) # (!\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\onchip_ram|the_altsyncram|auto_generated|ram_block1a22~portadataout ))

	.dataa(\onchip_ram|the_altsyncram|auto_generated|ram_block1a22~portadataout ),
	.datab(gnd),
	.datac(\onchip_ram|the_altsyncram|auto_generated|ram_block1a54 ),
	.datad(\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_data[22]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_data[22]~14 .lut_mask = 16'hF0AA;
defparam \mm_interconnect_0|rsp_mux_001|src_data[22]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N26
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~25 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~25_combout  = (\mm_interconnect_0|rsp_mux|src_payload~24_combout ) # ((\mm_interconnect_0|rsp_mux_001|src_data[22]~14_combout  & \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ))

	.dataa(gnd),
	.datab(\mm_interconnect_0|rsp_mux|src_payload~24_combout ),
	.datac(\mm_interconnect_0|rsp_mux_001|src_data[22]~14_combout ),
	.datad(\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~25_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~25 .lut_mask = 16'hFCCC;
defparam \mm_interconnect_0|rsp_mux|src_payload~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N27
dffeas \cpu|cpu|d_readdata_d1[22] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_payload~25_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_readdata_d1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_readdata_d1[22] .is_wysiwyg = "true";
defparam \cpu|cpu|d_readdata_d1[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N12
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_data[22]~40 (
	.dataa(\cpu|cpu|A_dc_fill_active~q ),
	.datab(\cpu|cpu|d_readdata_d1 [22]),
	.datac(\cpu|cpu|A_st_data [22]),
	.datad(\cpu|cpu|A_dc_fill_wr_data[23]~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_data[22]~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_data[22]~40 .lut_mask = 16'hA088;
defparam \cpu|cpu|dc_data_wr_port_data[22]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N16
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_data[22]~41 (
	.dataa(\cpu|cpu|A_dc_fill_active~q ),
	.datab(gnd),
	.datac(\cpu|cpu|A_dc_st_data [22]),
	.datad(\cpu|cpu|dc_data_wr_port_data[22]~40_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_data[22]~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_data[22]~41 .lut_mask = 16'hFF50;
defparam \cpu|cpu|dc_data_wr_port_data[22]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N17
dffeas \cpu|cpu|A_dc_xfer_wr_data[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [6]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_xfer_wr_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_wr_data[6] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_xfer_wr_data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y38_N17
dffeas \cpu|cpu|d_writedata[21] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_writedata[21]~23_combout ),
	.asdata(\cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|q_b [21]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|A_dc_wb_update_av_writedata~combout ),
	.ena(\cpu|cpu|d_writedata[23]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_writedata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_writedata[21] .is_wysiwyg = "true";
defparam \cpu|cpu|d_writedata[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N4
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~10 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~10_combout  = (\cpu|cpu|d_writedata [21] & \mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(gnd),
	.datab(\cpu|cpu|d_writedata [21]),
	.datac(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~10_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~10 .lut_mask = 16'hC0C0;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N5
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[21] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_payload~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[21] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N18
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~19 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [24]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~19 .lut_mask = 16'hF808;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N19
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[21] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[21] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N14
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[21]~9 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata [21]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [21]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[21]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[21]~9 .lut_mask = 16'hFA50;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[21]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N14
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~15 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [23]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~15 .lut_mask = 16'hEC20;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N15
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[20] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[20] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N18
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg [20]),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [20]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~18 .lut_mask = 16'hDD88;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N22
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~20 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~19_combout ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [22]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~18_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~20 .lut_mask = 16'hB3A0;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N23
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[30]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[21] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N4
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~8 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [18]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~8 .lut_mask = 16'hA8AA;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N5
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N2
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~35 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg [18]),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [18]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~35 .lut_mask = 16'hDD88;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N24
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~36 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~35_combout ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~19_combout ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [20]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~36 .lut_mask = 16'hAE0C;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N25
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[30]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[19] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y38_N27
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[19] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[19] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N26
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~5 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [19]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~5 .lut_mask = 16'hA8AA;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N27
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[19] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[19] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N10
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~22 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg [19]),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [19]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~22 .lut_mask = 16'hDD88;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N12
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~23 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~19_combout ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [21]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~22_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~23 .lut_mask = 16'hB3A0;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N13
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[30]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[20] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N16
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[20]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [20]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[20]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y37_N17
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[20] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[20] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N10
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~18 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [20]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~18 .lut_mask = 16'hACA0;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y35_N11
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[17] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N9
dffeas \cpu|cpu|A_st_data[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_st_data [17]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_st_data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_st_data[17] .is_wysiwyg = "true";
defparam \cpu|cpu|A_st_data[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N16
cycloneive_lcell_comb \cpu|cpu|d_writedata[17]~11 (
	.dataa(\cpu|cpu|A_mem_bypass_pending~combout ),
	.datab(\cpu|cpu|M_st_data [17]),
	.datac(gnd),
	.datad(\cpu|cpu|A_st_data [17]),
	.cin(gnd),
	.combout(\cpu|cpu|d_writedata[17]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_writedata[17]~11 .lut_mask = 16'hEE44;
defparam \cpu|cpu|d_writedata[17]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N17
dffeas \cpu|cpu|d_writedata[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_writedata[17]~11_combout ),
	.asdata(\cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|q_b [17]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|A_dc_wb_update_av_writedata~combout ),
	.ena(\cpu|cpu|d_writedata[23]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_writedata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_writedata[17] .is_wysiwyg = "true";
defparam \cpu|cpu|d_writedata[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N22
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~9 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~9_combout  = (\cpu|cpu|d_writedata [17] & \mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|d_writedata [17]),
	.datad(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~9_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~9 .lut_mask = 16'hF000;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N23
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_payload~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[17] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N0
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[17]~8 (
	.dataa(gnd),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [17]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata [17]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[17]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[17]~8 .lut_mask = 16'hF3C0;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[17]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N22
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~16 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~16 .lut_mask = 16'hA0CC;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N23
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[19] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[19] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N17
dffeas \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[19] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata [19]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [19]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[19] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N16
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~31 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~31_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [19] & 
// ((!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ) # (!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ))))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [19]),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~31_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~31 .lut_mask = 16'h20A0;
defparam \mm_interconnect_0|rsp_mux|src_payload~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N24
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~33 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~33_combout  = (\mm_interconnect_0|rsp_mux|src_payload~32_combout ) # ((\mm_interconnect_0|rsp_mux|src_payload~31_combout ) # ((\mm_interconnect_0|rsp_mux_001|src_data[19]~17_combout  & 
// \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )))

	.dataa(\mm_interconnect_0|rsp_mux_001|src_data[19]~17_combout ),
	.datab(\mm_interconnect_0|rsp_mux|src_payload~32_combout ),
	.datac(\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datad(\mm_interconnect_0|rsp_mux|src_payload~31_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~33_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~33 .lut_mask = 16'hFFEC;
defparam \mm_interconnect_0|rsp_mux|src_payload~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N25
dffeas \cpu|cpu|d_readdata_d1[19] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_payload~33_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_readdata_d1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_readdata_d1[19] .is_wysiwyg = "true";
defparam \cpu|cpu|d_readdata_d1[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N19
dffeas \cpu|cpu|A_st_data[19] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_st_data [19]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_st_data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_st_data[19] .is_wysiwyg = "true";
defparam \cpu|cpu|A_st_data[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N18
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_data[19]~46 (
	.dataa(\cpu|cpu|A_dc_fill_wr_data[23]~3_combout ),
	.datab(\cpu|cpu|d_readdata_d1 [19]),
	.datac(\cpu|cpu|A_st_data [19]),
	.datad(\cpu|cpu|A_dc_fill_active~q ),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_data[19]~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_data[19]~46 .lut_mask = 16'hE400;
defparam \cpu|cpu|dc_data_wr_port_data[19]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N22
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_data[19]~47 (
	.dataa(gnd),
	.datab(\cpu|cpu|A_dc_fill_active~q ),
	.datac(\cpu|cpu|A_dc_st_data [19]),
	.datad(\cpu|cpu|dc_data_wr_port_data[19]~46_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_data[19]~47_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_data[19]~47 .lut_mask = 16'hFF30;
defparam \cpu|cpu|dc_data_wr_port_data[19]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N28
cycloneive_lcell_comb \cpu|cpu|A_dc_xfer_wr_data[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [5]),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_xfer_wr_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_wr_data[5]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|A_dc_xfer_wr_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N29
dffeas \cpu|cpu|A_dc_xfer_wr_data[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_xfer_wr_data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_xfer_wr_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_wr_data[5] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_xfer_wr_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y35_N3
dffeas \cpu|cpu|d_writedata[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_writedata[16]~8_combout ),
	.asdata(\cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|q_b [16]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|A_dc_wb_update_av_writedata~combout ),
	.ena(\cpu|cpu|d_writedata[23]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_writedata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_writedata[16] .is_wysiwyg = "true";
defparam \cpu|cpu|d_writedata[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N0
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~7 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~7_combout  = (\mm_interconnect_0|cmd_mux_002|saved_grant [0] & \cpu|cpu|d_writedata [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\cpu|cpu|d_writedata [16]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~7_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~7 .lut_mask = 16'hF000;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y34_N1
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_payload~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[16] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N30
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[16]~6 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [16]),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata [16]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[16]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[16]~6 .lut_mask = 16'hDD88;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[16]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N8
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~17 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address [8]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~17 .lut_mask = 16'hB830;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N9
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[18] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[18] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N1
dffeas \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[18] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata [18]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [18]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[18] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N0
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~34 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~34_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [18] & 
// ((!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ) # (!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ))))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [18]),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~34_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~34 .lut_mask = 16'h20A0;
defparam \mm_interconnect_0|rsp_mux|src_payload~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N26
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~36 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~36_combout  = (\mm_interconnect_0|rsp_mux|src_payload~35_combout ) # ((\mm_interconnect_0|rsp_mux|src_payload~34_combout ) # ((\mm_interconnect_0|rsp_mux_001|src_data[18]~18_combout  & 
// \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )))

	.dataa(\mm_interconnect_0|rsp_mux_001|src_data[18]~18_combout ),
	.datab(\mm_interconnect_0|rsp_mux|src_payload~35_combout ),
	.datac(\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datad(\mm_interconnect_0|rsp_mux|src_payload~34_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~36_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~36 .lut_mask = 16'hFFEC;
defparam \mm_interconnect_0|rsp_mux|src_payload~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N27
dffeas \cpu|cpu|d_readdata_d1[18] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_payload~36_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_readdata_d1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_readdata_d1[18] .is_wysiwyg = "true";
defparam \cpu|cpu|d_readdata_d1[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N2
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_data[18]~48 (
	.dataa(\cpu|cpu|A_dc_fill_wr_data[23]~3_combout ),
	.datab(\cpu|cpu|A_dc_fill_active~q ),
	.datac(\cpu|cpu|A_st_data [18]),
	.datad(\cpu|cpu|d_readdata_d1 [18]),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_data[18]~48_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_data[18]~48 .lut_mask = 16'hC480;
defparam \cpu|cpu|dc_data_wr_port_data[18]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N6
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_data[18]~49 (
	.dataa(\cpu|cpu|A_dc_st_data [18]),
	.datab(\cpu|cpu|A_dc_fill_active~q ),
	.datac(gnd),
	.datad(\cpu|cpu|dc_data_wr_port_data[18]~48_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_data[18]~49_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_data[18]~49 .lut_mask = 16'hFF22;
defparam \cpu|cpu|dc_data_wr_port_data[18]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N28
cycloneive_lcell_comb \cpu|cpu|A_dc_xfer_wr_data[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [4]),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_xfer_wr_data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_wr_data[4]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|A_dc_xfer_wr_data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y42_N29
dffeas \cpu|cpu|A_dc_xfer_wr_data[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_xfer_wr_data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_xfer_wr_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_wr_data[4] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_xfer_wr_data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y38_N9
dffeas \cpu|cpu|d_writedata[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_writedata[14]~27_combout ),
	.asdata(\cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|q_b [14]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|A_dc_wb_update_av_writedata~combout ),
	.ena(\cpu|cpu|d_writedata[23]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_writedata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_writedata[14] .is_wysiwyg = "true";
defparam \cpu|cpu|d_writedata[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N18
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_003|src_payload~20 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_payload~20_combout  = (\cpu|cpu|d_writedata [14] & \mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|d_writedata [14]),
	.datad(\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_payload~20_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_payload~20 .lut_mask = 16'hF000;
defparam \mm_interconnect_0|cmd_mux_003|src_payload~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y21_N0
cycloneive_ram_block \onchip_ram|the_altsyncram|auto_generated|ram_block1a13 (
	.portawe(\onchip_ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\onchip_ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mm_interconnect_0|cmd_mux_003|src_payload~21_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_003|src_data [50],\mm_interconnect_0|cmd_mux_003|src_data [49],\mm_interconnect_0|cmd_mux_003|src_data [48],\mm_interconnect_0|cmd_mux_003|src_data [47],\mm_interconnect_0|cmd_mux_003|src_data [46],\mm_interconnect_0|cmd_mux_003|src_data [45],
\mm_interconnect_0|cmd_mux_003|src_data [44],\mm_interconnect_0|cmd_mux_003|src_data [43],\mm_interconnect_0|cmd_mux_003|src_data [42],\mm_interconnect_0|cmd_mux_003|src_data [41],\mm_interconnect_0|cmd_mux_003|src_data [40],\mm_interconnect_0|cmd_mux_003|src_data [39],
\mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_ram|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a13 .clk0_input_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a13 .init_file = "Nios_onchip_ram.hex";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a13 .logical_ram_name = "Nios_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|ALTSYNCRAM";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_byte_enable_mask_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_byte_size = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 10240;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N26
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_data[13]~21 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_data[13]~21_combout  = (\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0] & (\onchip_ram|the_altsyncram|auto_generated|ram_block1a45 )) # (!\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\onchip_ram|the_altsyncram|auto_generated|ram_block1a13~portadataout )))

	.dataa(gnd),
	.datab(\onchip_ram|the_altsyncram|auto_generated|ram_block1a45 ),
	.datac(\onchip_ram|the_altsyncram|auto_generated|ram_block1a13~portadataout ),
	.datad(\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_data[13]~21_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_data[13]~21 .lut_mask = 16'hCCF0;
defparam \mm_interconnect_0|rsp_mux_001|src_data[13]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N12
cycloneive_lcell_comb \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21 (
// Equation(s):
// \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout  = !\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.cin(gnd),
	.combout(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21 .lut_mask = 16'h00FF;
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N13
dffeas \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N30
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~42 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~42_combout  = (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [13]) # 
// ((\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & \mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30])))) # (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// (\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30])))

	.dataa(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datac(\mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]),
	.datad(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [13]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~42_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~42 .lut_mask = 16'hEAC0;
defparam \mm_interconnect_0|rsp_mux|src_payload~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N26
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~20 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~20 .lut_mask = 16'h88F0;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N27
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[13] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N3
dffeas \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata [13]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[13] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N2
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~41 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~41_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [13] & 
// ((!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ) # (!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ))))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [13]),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~41_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~41 .lut_mask = 16'h20A0;
defparam \mm_interconnect_0|rsp_mux|src_payload~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N16
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~43 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~43_combout  = (\mm_interconnect_0|rsp_mux|src_payload~42_combout ) # ((\mm_interconnect_0|rsp_mux|src_payload~41_combout ) # ((\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// \mm_interconnect_0|rsp_mux_001|src_data[13]~21_combout )))

	.dataa(\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(\mm_interconnect_0|rsp_mux_001|src_data[13]~21_combout ),
	.datac(\mm_interconnect_0|rsp_mux|src_payload~42_combout ),
	.datad(\mm_interconnect_0|rsp_mux|src_payload~41_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~43_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~43 .lut_mask = 16'hFFF8;
defparam \mm_interconnect_0|rsp_mux|src_payload~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N17
dffeas \cpu|cpu|d_readdata_d1[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_payload~43_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_readdata_d1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_readdata_d1[13] .is_wysiwyg = "true";
defparam \cpu|cpu|d_readdata_d1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N30
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_data[13]~54 (
	.dataa(\cpu|cpu|d_readdata_d1 [13]),
	.datab(\cpu|cpu|A_dc_fill_wr_data[15]~5_combout ),
	.datac(\cpu|cpu|A_st_data [13]),
	.datad(\cpu|cpu|A_dc_fill_active~q ),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_data[13]~54_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_data[13]~54 .lut_mask = 16'hE200;
defparam \cpu|cpu|dc_data_wr_port_data[13]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N24
cycloneive_lcell_comb \cpu|cpu|M_dc_st_data[13]~27 (
	.dataa(\cpu|cpu|M_st_data [13]),
	.datab(gnd),
	.datac(\cpu|cpu|M_ctrl_dc_index_nowb_inv~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|M_dc_st_data[13]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_dc_st_data[13]~27 .lut_mask = 16'h0A0A;
defparam \cpu|cpu|M_dc_st_data[13]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N25
dffeas \cpu|cpu|A_dc_st_data[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_dc_st_data[13]~27_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_st_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_st_data[13] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_st_data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N18
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_data[13]~55 (
	.dataa(\cpu|cpu|A_dc_fill_active~q ),
	.datab(gnd),
	.datac(\cpu|cpu|dc_data_wr_port_data[13]~54_combout ),
	.datad(\cpu|cpu|A_dc_st_data [13]),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_data[13]~55_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_data[13]~55 .lut_mask = 16'hF5F0;
defparam \cpu|cpu|dc_data_wr_port_data[13]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N6
cycloneive_lcell_comb \cpu|cpu|M_inst_result[30]~9 (
	.dataa(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [30]),
	.datab(\cpu|cpu|M_inst_result[8]~1_combout ),
	.datac(\cpu|cpu|M_alu_result [30]),
	.datad(\cpu|cpu|M_ctrl_ld~q ),
	.cin(gnd),
	.combout(\cpu|cpu|M_inst_result[30]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_inst_result[30]~9 .lut_mask = 16'h2230;
defparam \cpu|cpu|M_inst_result[30]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y46_N7
dffeas \cpu|cpu|A_inst_result[30] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_inst_result[30]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_inst_result [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_inst_result[30] .is_wysiwyg = "true";
defparam \cpu|cpu|A_inst_result[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N8
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[30]~13 (
	.dataa(\cpu|cpu|A_wr_data_unfiltered[7]~6_combout ),
	.datab(\cpu|cpu|Add12~28_combout ),
	.datac(\cpu|cpu|A_wr_data_unfiltered[12]~9_combout ),
	.datad(\cpu|cpu|A_inst_result [30]),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[30]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[30]~13 .lut_mask = 16'hF858;
defparam \cpu|cpu|A_wr_data_unfiltered[30]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N24
cycloneive_lcell_comb \cpu|cpu|E_rot_prestep1[20]~2 (
	.dataa(\cpu|cpu|E_src1[20]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(\cpu|cpu|Add10~1_combout ),
	.datad(\cpu|cpu|E_src1[19]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_rot_prestep1[20]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_rot_prestep1[20]~2 .lut_mask = 16'hFA0A;
defparam \cpu|cpu|E_rot_prestep1[20]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N26
cycloneive_lcell_comb \cpu|cpu|E_rot_prestep1[22]~1 (
	.dataa(gnd),
	.datab(\cpu|cpu|E_src1[21]~_Duplicate_1_q ),
	.datac(\cpu|cpu|Add10~1_combout ),
	.datad(\cpu|cpu|E_src1[22]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_rot_prestep1[22]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_rot_prestep1[22]~1 .lut_mask = 16'hCFC0;
defparam \cpu|cpu|E_rot_prestep1[22]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N16
cycloneive_lcell_comb \cpu|cpu|M_rot_prestep2[22]~26 (
	.dataa(\cpu|cpu|E_rot_prestep1[20]~2_combout ),
	.datab(\cpu|cpu|E_rot_prestep1[22]~1_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|Add10~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|M_rot_prestep2[22]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_rot_prestep2[22]~26 .lut_mask = 16'hAACC;
defparam \cpu|cpu|M_rot_prestep2[22]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N18
cycloneive_lcell_comb \cpu|cpu|E_rot_prestep1[16]~12 (
	.dataa(\cpu|cpu|Add10~1_combout ),
	.datab(\cpu|cpu|E_src1[15]~_Duplicate_2_q ),
	.datac(\cpu|cpu|E_src1[16]~_Duplicate_1_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|E_rot_prestep1[16]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_rot_prestep1[16]~12 .lut_mask = 16'hD8D8;
defparam \cpu|cpu|E_rot_prestep1[16]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N18
cycloneive_lcell_comb \cpu|cpu|E_rot_prestep1[18]~3 (
	.dataa(gnd),
	.datab(\cpu|cpu|Add10~1_combout ),
	.datac(\cpu|cpu|E_src1[18]~_Duplicate_1_q ),
	.datad(\cpu|cpu|E_src1[17]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_rot_prestep1[18]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_rot_prestep1[18]~3 .lut_mask = 16'hFC30;
defparam \cpu|cpu|E_rot_prestep1[18]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N0
cycloneive_lcell_comb \cpu|cpu|M_rot_prestep2[18]~10 (
	.dataa(\cpu|cpu|E_rot_prestep1[16]~12_combout ),
	.datab(\cpu|cpu|E_rot_prestep1[18]~3_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|Add10~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|M_rot_prestep2[18]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_rot_prestep2[18]~10 .lut_mask = 16'hAACC;
defparam \cpu|cpu|M_rot_prestep2[18]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y44_N17
dffeas \cpu|cpu|M_rot_prestep2[22] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_rot_prestep2[22]~26_combout ),
	.asdata(\cpu|cpu|M_rot_prestep2[18]~10_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|Add10~5_combout ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_rot_prestep2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_rot_prestep2[22] .is_wysiwyg = "true";
defparam \cpu|cpu|M_rot_prestep2[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N26
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~8 (
	.dataa(\cpu|cpu|M_rot_prestep2 [30]),
	.datab(\cpu|cpu|M_rot_prestep2 [22]),
	.datac(\cpu|cpu|M_rot_rn [3]),
	.datad(\cpu|cpu|M_rot_rn [4]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~8 .lut_mask = 16'h00CA;
defparam \cpu|cpu|A_shift_rot_result~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N16
cycloneive_lcell_comb \cpu|cpu|E_rot_mask[6]~2 (
	.dataa(\cpu|cpu|E_ctrl_shift_rot_right~q ),
	.datab(\cpu|cpu|E_src2 [0]),
	.datac(\cpu|cpu|E_src2 [1]),
	.datad(\cpu|cpu|E_src2 [2]),
	.cin(gnd),
	.combout(\cpu|cpu|E_rot_mask[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_rot_mask[6]~2 .lut_mask = 16'hEAA0;
defparam \cpu|cpu|E_rot_mask[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y44_N17
dffeas \cpu|cpu|M_rot_mask[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_rot_mask[6]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_rot_mask [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_rot_mask[6] .is_wysiwyg = "true";
defparam \cpu|cpu|M_rot_mask[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N14
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~10 (
	.dataa(\cpu|cpu|M_rot_mask [6]),
	.datab(gnd),
	.datac(\cpu|cpu|M_rot_pass3~q ),
	.datad(\cpu|cpu|M_rot_sel_fill3~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~10 .lut_mask = 16'h0F0A;
defparam \cpu|cpu|A_shift_rot_result~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N20
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~9 (
	.dataa(\cpu|cpu|M_rot_prestep2 [14]),
	.datab(\cpu|cpu|M_rot_prestep2 [6]),
	.datac(\cpu|cpu|M_rot_rn [3]),
	.datad(\cpu|cpu|M_rot_rn [4]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~9 .lut_mask = 16'hCA00;
defparam \cpu|cpu|A_shift_rot_result~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N0
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~11 (
	.dataa(\cpu|cpu|A_shift_rot_result~8_combout ),
	.datab(\cpu|cpu|M_rot_fill_bit~q ),
	.datac(\cpu|cpu|A_shift_rot_result~10_combout ),
	.datad(\cpu|cpu|A_shift_rot_result~9_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~11 .lut_mask = 16'hCFCA;
defparam \cpu|cpu|A_shift_rot_result~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N1
dffeas \cpu|cpu|A_shift_rot_result[30] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_shift_rot_result~11_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_shift_rot_result [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result[30] .is_wysiwyg = "true";
defparam \cpu|cpu|A_shift_rot_result[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N22
cycloneive_lcell_comb \cpu|cpu|A_mem_baddr[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|M_mem_baddr [0]),
	.cin(gnd),
	.combout(\cpu|cpu|A_mem_baddr[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_mem_baddr[0]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|A_mem_baddr[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N23
dffeas \cpu|cpu|A_mem_baddr[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_mem_baddr[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mem_baddr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mem_baddr[0] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mem_baddr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y40_N9
dffeas \cpu|cpu|A_ctrl_ld16 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_ctrl_ld16~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_ctrl_ld16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_ctrl_ld16 .is_wysiwyg = "true";
defparam \cpu|cpu|A_ctrl_ld16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N8
cycloneive_lcell_comb \cpu|cpu|A_slow_ld_data_sign_bit~0 (
	.dataa(\cpu|cpu|A_mem_baddr [0]),
	.datab(gnd),
	.datac(\cpu|cpu|A_ctrl_ld16~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|A_slow_ld_data_sign_bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_slow_ld_data_sign_bit~0 .lut_mask = 16'hFAFA;
defparam \cpu|cpu|A_slow_ld_data_sign_bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N3
dffeas \cpu|cpu|A_mem_baddr[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_mem_baddr [1]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mem_baddr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mem_baddr[1] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mem_baddr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N2
cycloneive_lcell_comb \cpu|cpu|A_slow_ld_data_sign_bit~1 (
	.dataa(\cpu|cpu|d_readdata_d1 [23]),
	.datab(\cpu|cpu|A_slow_ld_data_sign_bit~0_combout ),
	.datac(\cpu|cpu|A_mem_baddr [1]),
	.datad(\cpu|cpu|d_readdata_d1 [7]),
	.cin(gnd),
	.combout(\cpu|cpu|A_slow_ld_data_sign_bit~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_slow_ld_data_sign_bit~1 .lut_mask = 16'hE3E0;
defparam \cpu|cpu|A_slow_ld_data_sign_bit~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N4
cycloneive_lcell_comb \cpu|cpu|A_slow_ld_data_sign_bit~2 (
	.dataa(\cpu|cpu|d_readdata_d1 [31]),
	.datab(\cpu|cpu|d_readdata_d1 [15]),
	.datac(\cpu|cpu|A_slow_ld_data_sign_bit~0_combout ),
	.datad(\cpu|cpu|A_slow_ld_data_sign_bit~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_slow_ld_data_sign_bit~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_slow_ld_data_sign_bit~2 .lut_mask = 16'hAFC0;
defparam \cpu|cpu|A_slow_ld_data_sign_bit~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N6
cycloneive_lcell_comb \cpu|cpu|A_slow_ld_byte3_data_aligned_nxt[6]~1 (
	.dataa(\cpu|cpu|d_readdata_d1 [30]),
	.datab(\cpu|cpu|A_slow_ld_data_sign_bit~2_combout ),
	.datac(\cpu|cpu|A_ctrl_ld_signed~q ),
	.datad(\cpu|cpu|A_ld_align_byte2_byte3_fill~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_slow_ld_byte3_data_aligned_nxt[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_slow_ld_byte3_data_aligned_nxt[6]~1 .lut_mask = 16'hC0AA;
defparam \cpu|cpu|A_slow_ld_byte3_data_aligned_nxt[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N2
cycloneive_lcell_comb \cpu|cpu|A_slow_inst_result_en~0 (
	.dataa(\cpu|cpu|d_readdatavalid_d1~q ),
	.datab(\cpu|cpu|A_dc_fill_wr_data~1_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|A_ctrl_ld_bypass~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_slow_inst_result_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_slow_inst_result_en~0 .lut_mask = 16'hAA88;
defparam \cpu|cpu|A_slow_inst_result_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y42_N7
dffeas \cpu|cpu|A_slow_inst_result[30] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_slow_ld_byte3_data_aligned_nxt[6]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_slow_inst_result [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_slow_inst_result[30] .is_wysiwyg = "true";
defparam \cpu|cpu|A_slow_inst_result[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N2
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[30]~14 (
	.dataa(\cpu|cpu|A_wr_data_unfiltered[7]~6_combout ),
	.datab(\cpu|cpu|A_wr_data_unfiltered[30]~13_combout ),
	.datac(\cpu|cpu|A_shift_rot_result [30]),
	.datad(\cpu|cpu|A_slow_inst_result [30]),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[30]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[30]~14 .lut_mask = 16'hD9C8;
defparam \cpu|cpu|A_wr_data_unfiltered[30]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N8
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[30]~15 (
	.dataa(\cpu|cpu|A_wr_data_unfiltered[16]~8_combout ),
	.datab(\cpu|cpu|A_data_ram_ld_align_sign_bit~q ),
	.datac(\cpu|cpu|A_wr_data_unfiltered[30]~14_combout ),
	.datad(\cpu|cpu|A_ctrl_ld_signed~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[30]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[30]~15 .lut_mask = 16'hD850;
defparam \cpu|cpu|A_wr_data_unfiltered[30]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y46_N0
cycloneive_ram_block \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\cpu|cpu|A_wr_dst_reg~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\cpu|cpu|A_wr_data_unfiltered[31]~12_combout ,\cpu|cpu|A_wr_data_unfiltered[30]~15_combout ,\cpu|cpu|A_wr_data_unfiltered[29]~18_combout ,\cpu|cpu|A_wr_data_unfiltered[28]~21_combout ,\cpu|cpu|A_wr_data_unfiltered[27]~24_combout ,
\cpu|cpu|A_wr_data_unfiltered[26]~27_combout ,\cpu|cpu|A_wr_data_unfiltered[25]~30_combout ,\cpu|cpu|A_wr_data_unfiltered[24]~33_combout ,\cpu|cpu|A_wr_data_unfiltered[23]~36_combout ,\cpu|cpu|A_wr_data_unfiltered[22]~39_combout ,
\cpu|cpu|A_wr_data_unfiltered[21]~42_combout ,\cpu|cpu|A_wr_data_unfiltered[20]~45_combout ,\cpu|cpu|A_wr_data_unfiltered[19]~48_combout ,\cpu|cpu|A_wr_data_unfiltered[18]~51_combout ,\cpu|cpu|A_wr_data_unfiltered[17]~54_combout ,
\cpu|cpu|A_wr_data_unfiltered[16]~57_combout ,\cpu|cpu|A_wr_data_unfiltered[15]~61_combout ,\cpu|cpu|A_wr_data_unfiltered[14]~64_combout ,\cpu|cpu|A_wr_data_unfiltered[13]~67_combout ,\cpu|cpu|A_wr_data_unfiltered[12]~70_combout ,
\cpu|cpu|A_wr_data_unfiltered[11]~73_combout ,\cpu|cpu|A_wr_data_unfiltered[10]~76_combout ,\cpu|cpu|A_wr_data_unfiltered[9]~79_combout ,\cpu|cpu|A_wr_data_unfiltered[8]~82_combout ,\cpu|cpu|A_wr_data_unfiltered[7]~86_combout ,
\cpu|cpu|A_wr_data_unfiltered[6]~90_combout ,\cpu|cpu|A_wr_data_unfiltered[5]~94_combout ,\cpu|cpu|A_wr_data_unfiltered[4]~98_combout ,\cpu|cpu|A_wr_data_unfiltered[3]~102_combout ,\cpu|cpu|A_wr_data_unfiltered[2]~106_combout ,
\cpu|cpu|A_wr_data_unfiltered[1]~110_combout ,\cpu|cpu|A_wr_data_unfiltered[0]~7_combout }),
	.portaaddr({\cpu|cpu|A_dst_regnum~4_combout ,\cpu|cpu|A_dst_regnum~3_combout ,\cpu|cpu|A_dst_regnum~2_combout ,\cpu|cpu|A_dst_regnum~1_combout ,\cpu|cpu|A_dst_regnum~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\cpu|cpu|rf_a_rd_port_addr[4]~4_combout ,\cpu|cpu|rf_a_rd_port_addr[3]~3_combout ,\cpu|cpu|rf_a_rd_port_addr[2]~2_combout ,\cpu|cpu|rf_a_rd_port_addr[1]~1_combout ,\cpu|cpu|rf_a_rd_port_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_register_bank_a_module:Nios_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM";
defparam \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N28
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[28]~11 (
	.dataa(\cpu|cpu|M_alu_result [28]),
	.datab(\cpu|cpu|E_src1[7]~0_combout ),
	.datac(\cpu|cpu|W_wr_data [28]),
	.datad(\cpu|cpu|E_src1[7]~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[28]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[28]~11 .lut_mask = 16'hE2CC;
defparam \cpu|cpu|D_src1_reg[28]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N14
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[28]~12 (
	.dataa(\cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [28]),
	.datab(\cpu|cpu|D_src1_reg[28]~11_combout ),
	.datac(\cpu|cpu|A_wr_data_unfiltered[28]~21_combout ),
	.datad(\cpu|cpu|E_src1[7]~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[28]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[28]~12 .lut_mask = 16'hCCB8;
defparam \cpu|cpu|D_src1_reg[28]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N24
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[28]~13 (
	.dataa(\cpu|cpu|D_src1_reg[28]~12_combout ),
	.datab(\cpu|cpu|D_src1_reg[31]~1_combout ),
	.datac(\cpu|cpu|E_alu_result [28]),
	.datad(\cpu|cpu|D_src1_reg[31]~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[28]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[28]~13 .lut_mask = 16'hEAC0;
defparam \cpu|cpu|D_src1_reg[28]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y46_N25
dffeas \cpu|cpu|E_src1[28]~_Duplicate_1 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_src1_reg[28]~13_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src1[28]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src1[28]~_Duplicate_1 .is_wysiwyg = "true";
defparam \cpu|cpu|E_src1[28]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N18
cycloneive_lcell_comb \cpu|cpu|E_rot_prestep1[29]~21 (
	.dataa(\cpu|cpu|E_src1[29]~_Duplicate_1_q ),
	.datab(\cpu|cpu|Add10~1_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|E_src1[28]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_rot_prestep1[29]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_rot_prestep1[29]~21 .lut_mask = 16'hEE22;
defparam \cpu|cpu|E_rot_prestep1[29]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N18
cycloneive_lcell_comb \cpu|cpu|M_rot_prestep2[29]~21 (
	.dataa(\cpu|cpu|E_rot_prestep1[27]~22_combout ),
	.datab(\cpu|cpu|Add10~3_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|E_rot_prestep1[29]~21_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|M_rot_prestep2[29]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_rot_prestep2[29]~21 .lut_mask = 16'hBB88;
defparam \cpu|cpu|M_rot_prestep2[29]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y44_N19
dffeas \cpu|cpu|M_rot_prestep2[29] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_rot_prestep2[29]~21_combout ),
	.asdata(\cpu|cpu|M_rot_prestep2[25]~5_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|Add10~5_combout ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_rot_prestep2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_rot_prestep2[29] .is_wysiwyg = "true";
defparam \cpu|cpu|M_rot_prestep2[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N24
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~12 (
	.dataa(\cpu|cpu|M_rot_prestep2 [21]),
	.datab(\cpu|cpu|M_rot_rn [3]),
	.datac(\cpu|cpu|M_rot_rn [4]),
	.datad(\cpu|cpu|M_rot_prestep2 [29]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~12 .lut_mask = 16'h0B08;
defparam \cpu|cpu|A_shift_rot_result~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N2
cycloneive_lcell_comb \cpu|cpu|E_rot_mask[5]~3 (
	.dataa(\cpu|cpu|E_ctrl_shift_rot_right~q ),
	.datab(\cpu|cpu|E_src2 [0]),
	.datac(\cpu|cpu|E_src2 [1]),
	.datad(\cpu|cpu|E_src2 [2]),
	.cin(gnd),
	.combout(\cpu|cpu|E_rot_mask[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_rot_mask[5]~3 .lut_mask = 16'hFA80;
defparam \cpu|cpu|E_rot_mask[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y44_N3
dffeas \cpu|cpu|M_rot_mask[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_rot_mask[5]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_rot_mask [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_rot_mask[5] .is_wysiwyg = "true";
defparam \cpu|cpu|M_rot_mask[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N12
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~14 (
	.dataa(\cpu|cpu|M_rot_mask [5]),
	.datab(\cpu|cpu|M_rot_sel_fill3~q ),
	.datac(\cpu|cpu|M_rot_pass3~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~14 .lut_mask = 16'h0E0E;
defparam \cpu|cpu|A_shift_rot_result~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N8
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~15 (
	.dataa(\cpu|cpu|A_shift_rot_result~13_combout ),
	.datab(\cpu|cpu|A_shift_rot_result~12_combout ),
	.datac(\cpu|cpu|M_rot_fill_bit~q ),
	.datad(\cpu|cpu|A_shift_rot_result~14_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~15 .lut_mask = 16'hF0EE;
defparam \cpu|cpu|A_shift_rot_result~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y44_N9
dffeas \cpu|cpu|A_shift_rot_result[29] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_shift_rot_result~15_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_shift_rot_result [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result[29] .is_wysiwyg = "true";
defparam \cpu|cpu|A_shift_rot_result[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N12
cycloneive_lcell_comb \cpu|cpu|A_slow_ld_byte3_data_aligned_nxt[5]~2 (
	.dataa(\cpu|cpu|A_ctrl_ld_signed~q ),
	.datab(\cpu|cpu|A_slow_ld_data_sign_bit~2_combout ),
	.datac(\cpu|cpu|d_readdata_d1 [29]),
	.datad(\cpu|cpu|A_ld_align_byte2_byte3_fill~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_slow_ld_byte3_data_aligned_nxt[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_slow_ld_byte3_data_aligned_nxt[5]~2 .lut_mask = 16'h88F0;
defparam \cpu|cpu|A_slow_ld_byte3_data_aligned_nxt[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y42_N13
dffeas \cpu|cpu|A_slow_inst_result[29] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_slow_ld_byte3_data_aligned_nxt[5]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_slow_inst_result [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_slow_inst_result[29] .is_wysiwyg = "true";
defparam \cpu|cpu|A_slow_inst_result[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N26
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[29]~16 (
	.dataa(\cpu|cpu|A_wr_data_unfiltered[7]~6_combout ),
	.datab(\cpu|cpu|A_wr_data_unfiltered[12]~9_combout ),
	.datac(\cpu|cpu|A_shift_rot_result [29]),
	.datad(\cpu|cpu|A_slow_inst_result [29]),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[29]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[29]~16 .lut_mask = 16'hD9C8;
defparam \cpu|cpu|A_wr_data_unfiltered[29]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y47_N27
dffeas \cpu|cpu|M_alu_result[29] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_alu_result [29]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_alu_result [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_alu_result[29] .is_wysiwyg = "true";
defparam \cpu|cpu|M_alu_result[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N6
cycloneive_lcell_comb \cpu|cpu|M_inst_result[29]~10 (
	.dataa(\cpu|cpu|M_inst_result[8]~1_combout ),
	.datab(\cpu|cpu|M_ctrl_ld~q ),
	.datac(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [29]),
	.datad(\cpu|cpu|M_alu_result [29]),
	.cin(gnd),
	.combout(\cpu|cpu|M_inst_result[29]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_inst_result[29]~10 .lut_mask = 16'h5140;
defparam \cpu|cpu|M_inst_result[29]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N7
dffeas \cpu|cpu|A_inst_result[29] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_inst_result[29]~10_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_inst_result [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_inst_result[29] .is_wysiwyg = "true";
defparam \cpu|cpu|A_inst_result[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N24
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[29]~17 (
	.dataa(\cpu|cpu|A_wr_data_unfiltered[29]~16_combout ),
	.datab(\cpu|cpu|A_wr_data_unfiltered[7]~6_combout ),
	.datac(\cpu|cpu|A_inst_result [29]),
	.datad(\cpu|cpu|Add12~26_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[29]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[29]~17 .lut_mask = 16'hE6A2;
defparam \cpu|cpu|A_wr_data_unfiltered[29]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N18
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[29]~18 (
	.dataa(\cpu|cpu|A_data_ram_ld_align_sign_bit~q ),
	.datab(\cpu|cpu|A_wr_data_unfiltered[29]~17_combout ),
	.datac(\cpu|cpu|A_ctrl_ld_signed~q ),
	.datad(\cpu|cpu|A_wr_data_unfiltered[16]~8_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[29]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[29]~18 .lut_mask = 16'hA0CC;
defparam \cpu|cpu|A_wr_data_unfiltered[29]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N2
cycloneive_lcell_comb \cpu|cpu|W_wr_data[29]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|A_wr_data_unfiltered[29]~18_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|W_wr_data[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_wr_data[29]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|W_wr_data[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y46_N3
dffeas \cpu|cpu|W_wr_data[29] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|W_wr_data[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_wr_data [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_wr_data[29] .is_wysiwyg = "true";
defparam \cpu|cpu|W_wr_data[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N4
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[29]~33 (
	.dataa(\cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29]),
	.datab(\cpu|cpu|D_src2_reg[23]~25_combout ),
	.datac(\cpu|cpu|D_src2_reg[23]~24_combout ),
	.datad(\cpu|cpu|W_wr_data [29]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[29]~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[29]~33 .lut_mask = 16'hEC2C;
defparam \cpu|cpu|D_src2_reg[29]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N30
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[29]~34 (
	.dataa(\cpu|cpu|A_wr_data_unfiltered[29]~18_combout ),
	.datab(\cpu|cpu|D_src2_reg[29]~33_combout ),
	.datac(\cpu|cpu|D_src2_reg[23]~24_combout ),
	.datad(\cpu|cpu|M_alu_result [29]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[29]~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[29]~34 .lut_mask = 16'hCEC2;
defparam \cpu|cpu|D_src2_reg[29]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N0
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[29]~35 (
	.dataa(\cpu|cpu|E_ctrl_logic~q ),
	.datab(\cpu|cpu|E_logic_result[29]~17_combout ),
	.datac(\cpu|cpu|D_src2_reg[29]~34_combout ),
	.datad(\cpu|cpu|D_src2_hazard_E~combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[29]~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[29]~35 .lut_mask = 16'h88F0;
defparam \cpu|cpu|D_src2_reg[29]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N10
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[29]~36 (
	.dataa(\cpu|cpu|E_alu_result~0_combout ),
	.datab(\cpu|cpu|D_src2_hazard_E~combout ),
	.datac(\cpu|cpu|Add8~92_combout ),
	.datad(\cpu|cpu|D_src2_reg[29]~35_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[29]~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[29]~36 .lut_mask = 16'hFF40;
defparam \cpu|cpu|D_src2_reg[29]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y47_N3
dffeas \cpu|cpu|E_src2[29] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_src2[29]~16_combout ),
	.asdata(\cpu|cpu|D_src2_reg[29]~36_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|D_src2[16]~1_combout ),
	.sload(!\cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2[29] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N24
cycloneive_lcell_comb \cpu|cpu|Add8~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|E_src2 [29]),
	.datad(\cpu|cpu|E_ctrl_alu_subtract~q ),
	.cin(gnd),
	.combout(\cpu|cpu|Add8~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add8~2 .lut_mask = 16'h0FF0;
defparam \cpu|cpu|Add8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N10
cycloneive_lcell_comb \cpu|cpu|Add8~92 (
	.dataa(\cpu|cpu|E_src1[29]~_Duplicate_1_q ),
	.datab(\cpu|cpu|Add8~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add8~91 ),
	.combout(\cpu|cpu|Add8~92_combout ),
	.cout(\cpu|cpu|Add8~93 ));
// synopsys translate_off
defparam \cpu|cpu|Add8~92 .lut_mask = 16'h698E;
defparam \cpu|cpu|Add8~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N26
cycloneive_lcell_comb \cpu|cpu|E_alu_result[29] (
	.dataa(\cpu|cpu|E_alu_result~0_combout ),
	.datab(\cpu|cpu|Add8~92_combout ),
	.datac(\cpu|cpu|E_logic_result[29]~17_combout ),
	.datad(\cpu|cpu|E_ctrl_logic~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_alu_result [29]),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_alu_result[29] .lut_mask = 16'hF444;
defparam \cpu|cpu|E_alu_result[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N12
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[29]~8 (
	.dataa(\cpu|cpu|E_src1[7]~1_combout ),
	.datab(\cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [29]),
	.datac(\cpu|cpu|E_src1[7]~0_combout ),
	.datad(\cpu|cpu|A_wr_data_unfiltered[29]~18_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[29]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[29]~8 .lut_mask = 16'hE5E0;
defparam \cpu|cpu|D_src1_reg[29]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N20
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[29]~9 (
	.dataa(\cpu|cpu|M_alu_result [29]),
	.datab(\cpu|cpu|E_src1[7]~1_combout ),
	.datac(\cpu|cpu|D_src1_reg[29]~8_combout ),
	.datad(\cpu|cpu|W_wr_data [29]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[29]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[29]~9 .lut_mask = 16'hF838;
defparam \cpu|cpu|D_src1_reg[29]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N28
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[29]~10 (
	.dataa(\cpu|cpu|D_src1_reg[31]~1_combout ),
	.datab(\cpu|cpu|D_src1_reg[31]~0_combout ),
	.datac(\cpu|cpu|E_alu_result [29]),
	.datad(\cpu|cpu|D_src1_reg[29]~9_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[29]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[29]~10 .lut_mask = 16'hECA0;
defparam \cpu|cpu|D_src1_reg[29]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y47_N29
dffeas \cpu|cpu|E_src1[29]~_Duplicate_1 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_src1_reg[29]~10_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src1[29]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src1[29]~_Duplicate_1 .is_wysiwyg = "true";
defparam \cpu|cpu|E_src1[29]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N12
cycloneive_lcell_comb \cpu|cpu|Add8~94 (
	.dataa(\cpu|cpu|Add8~1_combout ),
	.datab(\cpu|cpu|E_src1[30]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add8~93 ),
	.combout(\cpu|cpu|Add8~94_combout ),
	.cout(\cpu|cpu|Add8~95 ));
// synopsys translate_off
defparam \cpu|cpu|Add8~94 .lut_mask = 16'h9617;
defparam \cpu|cpu|Add8~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N12
cycloneive_lcell_comb \cpu|cpu|E_logic_result[30]~18 (
	.dataa(\cpu|cpu|E_src1[30]~_Duplicate_1_q ),
	.datab(\cpu|cpu|E_src2 [30]),
	.datac(\cpu|cpu|E_logic_op [0]),
	.datad(\cpu|cpu|E_logic_op [1]),
	.cin(gnd),
	.combout(\cpu|cpu|E_logic_result[30]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_logic_result[30]~18 .lut_mask = 16'h6E81;
defparam \cpu|cpu|E_logic_result[30]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N4
cycloneive_lcell_comb \cpu|cpu|E_alu_result[30] (
	.dataa(\cpu|cpu|Add8~94_combout ),
	.datab(\cpu|cpu|E_ctrl_logic~q ),
	.datac(\cpu|cpu|E_alu_result~0_combout ),
	.datad(\cpu|cpu|E_logic_result[30]~18_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_alu_result [30]),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_alu_result[30] .lut_mask = 16'hCE0A;
defparam \cpu|cpu|E_alu_result[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y46_N5
dffeas \cpu|cpu|M_alu_result[30] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_alu_result [30]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_alu_result [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_alu_result[30] .is_wysiwyg = "true";
defparam \cpu|cpu|M_alu_result[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N28
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[30]~5 (
	.dataa(\cpu|cpu|E_src1[7]~1_combout ),
	.datab(\cpu|cpu|M_alu_result [30]),
	.datac(\cpu|cpu|E_src1[7]~0_combout ),
	.datad(\cpu|cpu|W_wr_data [30]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[30]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[30]~5 .lut_mask = 16'hF858;
defparam \cpu|cpu|D_src1_reg[30]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N14
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[30]~6 (
	.dataa(\cpu|cpu|E_src1[7]~1_combout ),
	.datab(\cpu|cpu|D_src1_reg[30]~5_combout ),
	.datac(\cpu|cpu|A_wr_data_unfiltered[30]~15_combout ),
	.datad(\cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [30]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[30]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[30]~6 .lut_mask = 16'hDC98;
defparam \cpu|cpu|D_src1_reg[30]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N0
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[30]~7 (
	.dataa(\cpu|cpu|D_src1_reg[31]~1_combout ),
	.datab(\cpu|cpu|D_src1_reg[30]~6_combout ),
	.datac(\cpu|cpu|E_alu_result [30]),
	.datad(\cpu|cpu|D_src1_reg[31]~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[30]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[30]~7 .lut_mask = 16'hECA0;
defparam \cpu|cpu|D_src1_reg[30]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y46_N1
dffeas \cpu|cpu|E_src1[30]~_Duplicate_1 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_src1_reg[30]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src1[30]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src1[30]~_Duplicate_1 .is_wysiwyg = "true";
defparam \cpu|cpu|E_src1[30]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N20
cycloneive_lcell_comb \cpu|cpu|E_rot_prestep1[30]~5 (
	.dataa(gnd),
	.datab(\cpu|cpu|Add10~1_combout ),
	.datac(\cpu|cpu|E_src1[30]~_Duplicate_1_q ),
	.datad(\cpu|cpu|E_src1[29]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_rot_prestep1[30]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_rot_prestep1[30]~5 .lut_mask = 16'hFC30;
defparam \cpu|cpu|E_rot_prestep1[30]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N2
cycloneive_lcell_comb \cpu|cpu|M_rot_prestep2[0]~0 (
	.dataa(\cpu|cpu|Add10~3_combout ),
	.datab(\cpu|cpu|E_rot_prestep1[0]~4_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|E_rot_prestep1[30]~5_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|M_rot_prestep2[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_rot_prestep2[0]~0 .lut_mask = 16'hEE44;
defparam \cpu|cpu|M_rot_prestep2[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y44_N5
dffeas \cpu|cpu|M_rot_prestep2[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_rot_prestep2[4]~16_combout ),
	.asdata(\cpu|cpu|M_rot_prestep2[0]~0_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|Add10~5_combout ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_rot_prestep2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_rot_prestep2[4] .is_wysiwyg = "true";
defparam \cpu|cpu|M_rot_prestep2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N22
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~17 (
	.dataa(\cpu|cpu|M_rot_prestep2 [12]),
	.datab(\cpu|cpu|M_rot_rn [3]),
	.datac(\cpu|cpu|M_rot_prestep2 [4]),
	.datad(\cpu|cpu|M_rot_rn [4]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~17 .lut_mask = 16'hE200;
defparam \cpu|cpu|A_shift_rot_result~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N24
cycloneive_lcell_comb \cpu|cpu|M_rot_prestep2[20]~18 (
	.dataa(\cpu|cpu|E_rot_prestep1[20]~2_combout ),
	.datab(\cpu|cpu|E_rot_prestep1[18]~3_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|Add10~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|M_rot_prestep2[20]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_rot_prestep2[20]~18 .lut_mask = 16'hCCAA;
defparam \cpu|cpu|M_rot_prestep2[20]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N22
cycloneive_lcell_comb \cpu|cpu|M_rot_prestep2[16]~2 (
	.dataa(\cpu|cpu|E_rot_prestep1[16]~12_combout ),
	.datab(\cpu|cpu|E_rot_prestep1[14]~13_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|Add10~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|M_rot_prestep2[16]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_rot_prestep2[16]~2 .lut_mask = 16'hCCAA;
defparam \cpu|cpu|M_rot_prestep2[16]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y44_N25
dffeas \cpu|cpu|M_rot_prestep2[20] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_rot_prestep2[20]~18_combout ),
	.asdata(\cpu|cpu|M_rot_prestep2[16]~2_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|Add10~5_combout ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_rot_prestep2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_rot_prestep2[20] .is_wysiwyg = "true";
defparam \cpu|cpu|M_rot_prestep2[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N24
cycloneive_lcell_comb \cpu|cpu|E_rot_prestep1[26]~7 (
	.dataa(\cpu|cpu|E_src1[25]~_Duplicate_1_q ),
	.datab(\cpu|cpu|Add10~1_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|E_src1[26]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_rot_prestep1[26]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_rot_prestep1[26]~7 .lut_mask = 16'hBB88;
defparam \cpu|cpu|E_rot_prestep1[26]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N26
cycloneive_lcell_comb \cpu|cpu|M_rot_prestep2[28]~17 (
	.dataa(\cpu|cpu|E_rot_prestep1[26]~7_combout ),
	.datab(\cpu|cpu|E_rot_prestep1[28]~6_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|Add10~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|M_rot_prestep2[28]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_rot_prestep2[28]~17 .lut_mask = 16'hAACC;
defparam \cpu|cpu|M_rot_prestep2[28]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N8
cycloneive_lcell_comb \cpu|cpu|M_rot_prestep2[24]~1 (
	.dataa(\cpu|cpu|Add10~3_combout ),
	.datab(\cpu|cpu|E_rot_prestep1[24]~0_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|E_rot_prestep1[22]~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|M_rot_prestep2[24]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_rot_prestep2[24]~1 .lut_mask = 16'hEE44;
defparam \cpu|cpu|M_rot_prestep2[24]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y44_N27
dffeas \cpu|cpu|M_rot_prestep2[28] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_rot_prestep2[28]~17_combout ),
	.asdata(\cpu|cpu|M_rot_prestep2[24]~1_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|Add10~5_combout ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_rot_prestep2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_rot_prestep2[28] .is_wysiwyg = "true";
defparam \cpu|cpu|M_rot_prestep2[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N28
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~16 (
	.dataa(\cpu|cpu|M_rot_prestep2 [20]),
	.datab(\cpu|cpu|M_rot_rn [3]),
	.datac(\cpu|cpu|M_rot_prestep2 [28]),
	.datad(\cpu|cpu|M_rot_rn [4]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~16 .lut_mask = 16'h00B8;
defparam \cpu|cpu|A_shift_rot_result~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N2
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~19 (
	.dataa(\cpu|cpu|A_shift_rot_result~18_combout ),
	.datab(\cpu|cpu|M_rot_fill_bit~q ),
	.datac(\cpu|cpu|A_shift_rot_result~17_combout ),
	.datad(\cpu|cpu|A_shift_rot_result~16_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~19 .lut_mask = 16'hDDD8;
defparam \cpu|cpu|A_shift_rot_result~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y43_N3
dffeas \cpu|cpu|A_shift_rot_result[28] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_shift_rot_result~19_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_shift_rot_result [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result[28] .is_wysiwyg = "true";
defparam \cpu|cpu|A_shift_rot_result[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N30
cycloneive_lcell_comb \cpu|cpu|A_slow_ld_byte3_data_aligned_nxt[4]~3 (
	.dataa(\cpu|cpu|d_readdata_d1 [28]),
	.datab(\cpu|cpu|A_slow_ld_data_sign_bit~2_combout ),
	.datac(\cpu|cpu|A_ctrl_ld_signed~q ),
	.datad(\cpu|cpu|A_ld_align_byte2_byte3_fill~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_slow_ld_byte3_data_aligned_nxt[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_slow_ld_byte3_data_aligned_nxt[4]~3 .lut_mask = 16'hC0AA;
defparam \cpu|cpu|A_slow_ld_byte3_data_aligned_nxt[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y42_N31
dffeas \cpu|cpu|A_slow_inst_result[28] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_slow_ld_byte3_data_aligned_nxt[4]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_slow_inst_result [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_slow_inst_result[28] .is_wysiwyg = "true";
defparam \cpu|cpu|A_slow_inst_result[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N2
cycloneive_lcell_comb \cpu|cpu|M_inst_result[28]~11 (
	.dataa(\cpu|cpu|M_ctrl_ld~q ),
	.datab(\cpu|cpu|M_alu_result [28]),
	.datac(\cpu|cpu|M_inst_result[8]~1_combout ),
	.datad(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [28]),
	.cin(gnd),
	.combout(\cpu|cpu|M_inst_result[28]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_inst_result[28]~11 .lut_mask = 16'h0E04;
defparam \cpu|cpu|M_inst_result[28]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N3
dffeas \cpu|cpu|A_inst_result[28] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_inst_result[28]~11_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_inst_result [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_inst_result[28] .is_wysiwyg = "true";
defparam \cpu|cpu|A_inst_result[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N0
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[28]~19 (
	.dataa(\cpu|cpu|A_wr_data_unfiltered[12]~9_combout ),
	.datab(\cpu|cpu|Add12~24_combout ),
	.datac(\cpu|cpu|A_wr_data_unfiltered[7]~6_combout ),
	.datad(\cpu|cpu|A_inst_result [28]),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[28]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[28]~19 .lut_mask = 16'hEA4A;
defparam \cpu|cpu|A_wr_data_unfiltered[28]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N2
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[28]~20 (
	.dataa(\cpu|cpu|A_shift_rot_result [28]),
	.datab(\cpu|cpu|A_wr_data_unfiltered[7]~6_combout ),
	.datac(\cpu|cpu|A_slow_inst_result [28]),
	.datad(\cpu|cpu|A_wr_data_unfiltered[28]~19_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[28]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[28]~20 .lut_mask = 16'hEE30;
defparam \cpu|cpu|A_wr_data_unfiltered[28]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N30
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[28]~21 (
	.dataa(\cpu|cpu|A_wr_data_unfiltered[28]~20_combout ),
	.datab(\cpu|cpu|A_wr_data_unfiltered[16]~8_combout ),
	.datac(\cpu|cpu|A_ctrl_ld_signed~q ),
	.datad(\cpu|cpu|A_data_ram_ld_align_sign_bit~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[28]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[28]~21 .lut_mask = 16'hE222;
defparam \cpu|cpu|A_wr_data_unfiltered[28]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N2
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[26]~18 (
	.dataa(\cpu|cpu|E_src1[7]~0_combout ),
	.datab(\cpu|cpu|D_src1_reg[26]~17_combout ),
	.datac(\cpu|cpu|W_wr_data [26]),
	.datad(\cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [26]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[26]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[26]~18 .lut_mask = 16'hE6C4;
defparam \cpu|cpu|D_src1_reg[26]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N30
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[26]~19 (
	.dataa(\cpu|cpu|D_src1_reg[26]~18_combout ),
	.datab(\cpu|cpu|D_src1_reg[31]~0_combout ),
	.datac(\cpu|cpu|D_src1_reg[31]~1_combout ),
	.datad(\cpu|cpu|E_alu_result [26]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[26]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[26]~19 .lut_mask = 16'hF888;
defparam \cpu|cpu|D_src1_reg[26]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y45_N31
dffeas \cpu|cpu|E_src1[26]~_Duplicate_1 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_src1_reg[26]~19_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src1[26]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src1[26]~_Duplicate_1 .is_wysiwyg = "true";
defparam \cpu|cpu|E_src1[26]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N8
cycloneive_lcell_comb \cpu|cpu|E_logic_result[26]~14 (
	.dataa(\cpu|cpu|E_logic_op [1]),
	.datab(\cpu|cpu|E_logic_op [0]),
	.datac(\cpu|cpu|E_src1[26]~_Duplicate_1_q ),
	.datad(\cpu|cpu|E_src2 [26]),
	.cin(gnd),
	.combout(\cpu|cpu|E_logic_result[26]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_logic_result[26]~14 .lut_mask = 16'h6AA1;
defparam \cpu|cpu|E_logic_result[26]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N4
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[26]~48 (
	.dataa(\cpu|cpu|E_ctrl_logic~q ),
	.datab(\cpu|cpu|D_src2_reg[26]~47_combout ),
	.datac(\cpu|cpu|D_src2_hazard_E~combout ),
	.datad(\cpu|cpu|E_logic_result[26]~14_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[26]~48_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[26]~48 .lut_mask = 16'hAC0C;
defparam \cpu|cpu|D_src2_reg[26]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N14
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[26]~49 (
	.dataa(\cpu|cpu|D_src2_hazard_E~combout ),
	.datab(\cpu|cpu|D_src2_reg[26]~48_combout ),
	.datac(\cpu|cpu|Add8~86_combout ),
	.datad(\cpu|cpu|E_alu_result~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[26]~49_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[26]~49 .lut_mask = 16'hCCEC;
defparam \cpu|cpu|D_src2_reg[26]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y47_N21
dffeas \cpu|cpu|E_src2[26] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_src2[26]~13_combout ),
	.asdata(\cpu|cpu|D_src2_reg[26]~49_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|D_src2[16]~1_combout ),
	.sload(!\cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2[26] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y45_N21
dffeas \cpu|cpu|A_mul_s1[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_mul_s1[10]~36_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mul_s1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mul_s1[10] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mul_s1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N0
cycloneive_lcell_comb \cpu|cpu|E_rot_mask[2]~6 (
	.dataa(\cpu|cpu|E_ctrl_shift_rot_right~q ),
	.datab(\cpu|cpu|E_src2 [0]),
	.datac(\cpu|cpu|E_src2 [1]),
	.datad(\cpu|cpu|E_src2 [2]),
	.cin(gnd),
	.combout(\cpu|cpu|E_rot_mask[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_rot_mask[2]~6 .lut_mask = 16'hF540;
defparam \cpu|cpu|E_rot_mask[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y44_N1
dffeas \cpu|cpu|M_rot_mask[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_rot_mask[2]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_rot_mask [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_rot_mask[2] .is_wysiwyg = "true";
defparam \cpu|cpu|M_rot_mask[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N12
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~26 (
	.dataa(\cpu|cpu|M_rot_sel_fill3~q ),
	.datab(gnd),
	.datac(\cpu|cpu|M_rot_pass3~q ),
	.datad(\cpu|cpu|M_rot_mask [2]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~26 .lut_mask = 16'h0F0A;
defparam \cpu|cpu|A_shift_rot_result~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N18
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~25 (
	.dataa(\cpu|cpu|M_rot_rn [4]),
	.datab(\cpu|cpu|M_rot_prestep2 [10]),
	.datac(\cpu|cpu|M_rot_rn [3]),
	.datad(\cpu|cpu|M_rot_prestep2 [2]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~25 .lut_mask = 16'hA808;
defparam \cpu|cpu|A_shift_rot_result~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y44_N11
dffeas \cpu|cpu|M_rot_prestep2[26] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_rot_prestep2[26]~9_combout ),
	.asdata(\cpu|cpu|M_rot_prestep2[22]~26_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|Add10~5_combout ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_rot_prestep2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_rot_prestep2[26] .is_wysiwyg = "true";
defparam \cpu|cpu|M_rot_prestep2[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y44_N1
dffeas \cpu|cpu|M_rot_prestep2[18] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_rot_prestep2[18]~10_combout ),
	.asdata(\cpu|cpu|M_rot_prestep2[14]~27_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|Add10~5_combout ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_rot_prestep2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_rot_prestep2[18] .is_wysiwyg = "true";
defparam \cpu|cpu|M_rot_prestep2[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N0
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~24 (
	.dataa(\cpu|cpu|M_rot_rn [4]),
	.datab(\cpu|cpu|M_rot_prestep2 [26]),
	.datac(\cpu|cpu|M_rot_rn [3]),
	.datad(\cpu|cpu|M_rot_prestep2 [18]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~24 .lut_mask = 16'h5404;
defparam \cpu|cpu|A_shift_rot_result~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N24
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~27 (
	.dataa(\cpu|cpu|A_shift_rot_result~26_combout ),
	.datab(\cpu|cpu|A_shift_rot_result~25_combout ),
	.datac(\cpu|cpu|M_rot_fill_bit~q ),
	.datad(\cpu|cpu|A_shift_rot_result~24_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~27 .lut_mask = 16'hF5E4;
defparam \cpu|cpu|A_shift_rot_result~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y45_N25
dffeas \cpu|cpu|A_shift_rot_result[26] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_shift_rot_result~27_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_shift_rot_result [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result[26] .is_wysiwyg = "true";
defparam \cpu|cpu|A_shift_rot_result[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N24
cycloneive_lcell_comb \cpu|cpu|A_slow_ld_byte3_data_aligned_nxt[2]~5 (
	.dataa(\cpu|cpu|A_ctrl_ld_signed~q ),
	.datab(\cpu|cpu|A_slow_ld_data_sign_bit~2_combout ),
	.datac(\cpu|cpu|d_readdata_d1 [26]),
	.datad(\cpu|cpu|A_ld_align_byte2_byte3_fill~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_slow_ld_byte3_data_aligned_nxt[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_slow_ld_byte3_data_aligned_nxt[2]~5 .lut_mask = 16'h88F0;
defparam \cpu|cpu|A_slow_ld_byte3_data_aligned_nxt[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y42_N25
dffeas \cpu|cpu|A_slow_inst_result[26] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_slow_ld_byte3_data_aligned_nxt[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_slow_inst_result [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_slow_inst_result[26] .is_wysiwyg = "true";
defparam \cpu|cpu|A_slow_inst_result[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N8
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[26]~25 (
	.dataa(\cpu|cpu|A_wr_data_unfiltered[12]~9_combout ),
	.datab(\cpu|cpu|A_shift_rot_result [26]),
	.datac(\cpu|cpu|A_wr_data_unfiltered[7]~6_combout ),
	.datad(\cpu|cpu|A_slow_inst_result [26]),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[26]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[26]~25 .lut_mask = 16'hADA8;
defparam \cpu|cpu|A_wr_data_unfiltered[26]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N18
cycloneive_lcell_comb \cpu|cpu|M_inst_result[26]~13 (
	.dataa(\cpu|cpu|M_inst_result[8]~1_combout ),
	.datab(\cpu|cpu|M_ctrl_ld~q ),
	.datac(\cpu|cpu|M_alu_result [26]),
	.datad(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [26]),
	.cin(gnd),
	.combout(\cpu|cpu|M_inst_result[26]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_inst_result[26]~13 .lut_mask = 16'h5410;
defparam \cpu|cpu|M_inst_result[26]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y45_N19
dffeas \cpu|cpu|A_inst_result[26] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_inst_result[26]~13_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_inst_result [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_inst_result[26] .is_wysiwyg = "true";
defparam \cpu|cpu|A_inst_result[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N26
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[26]~26 (
	.dataa(\cpu|cpu|A_wr_data_unfiltered[7]~6_combout ),
	.datab(\cpu|cpu|Add12~20_combout ),
	.datac(\cpu|cpu|A_wr_data_unfiltered[26]~25_combout ),
	.datad(\cpu|cpu|A_inst_result [26]),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[26]~26 .lut_mask = 16'hF858;
defparam \cpu|cpu|A_wr_data_unfiltered[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N8
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[26]~45 (
	.dataa(\cpu|cpu|A_data_ram_ld_align_sign_bit~q ),
	.datab(\cpu|cpu|A_wr_data_unfiltered[26]~26_combout ),
	.datac(\cpu|cpu|A_ctrl_ld_signed~q ),
	.datad(\cpu|cpu|A_wr_data_unfiltered[16]~8_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[26]~45_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[26]~45 .lut_mask = 16'hA0CC;
defparam \cpu|cpu|D_src2_reg[26]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N20
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[26]~46 (
	.dataa(\cpu|cpu|D_src2_reg[23]~25_combout ),
	.datab(\cpu|cpu|W_wr_data [26]),
	.datac(\cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26]),
	.datad(\cpu|cpu|D_src2_reg[23]~24_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[26]~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[26]~46 .lut_mask = 16'hD8AA;
defparam \cpu|cpu|D_src2_reg[26]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N22
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[26]~47 (
	.dataa(\cpu|cpu|D_src2_reg[26]~45_combout ),
	.datab(\cpu|cpu|D_src2_reg[23]~24_combout ),
	.datac(\cpu|cpu|M_alu_result [26]),
	.datad(\cpu|cpu|D_src2_reg[26]~46_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[26]~47_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[26]~47 .lut_mask = 16'hFC22;
defparam \cpu|cpu|D_src2_reg[26]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N8
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[26]~129 (
	.dataa(\cpu|cpu|Equal314~1_combout ),
	.datab(\cpu|cpu|D_src2_reg[26]~47_combout ),
	.datac(\cpu|cpu|D_src2_hazard_E~combout ),
	.datad(\cpu|cpu|E_alu_result [26]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[26]~129_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[26]~129 .lut_mask = 16'h5404;
defparam \cpu|cpu|D_src2_reg[26]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y45_N9
dffeas \cpu|cpu|E_src2_reg[26] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_src2_reg[26]~129_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2_reg[26] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2_reg[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N14
cycloneive_lcell_comb \cpu|cpu|E_st_data[26]~10 (
	.dataa(\cpu|cpu|E_ctrl_mem16~q ),
	.datab(\cpu|cpu|E_src2_reg [10]),
	.datac(gnd),
	.datad(\cpu|cpu|E_src2_reg [26]),
	.cin(gnd),
	.combout(\cpu|cpu|E_st_data[26]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_st_data[26]~10 .lut_mask = 16'hDD88;
defparam \cpu|cpu|E_st_data[26]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N15
dffeas \cpu|cpu|M_st_data[26] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_st_data[26]~10_combout ),
	.asdata(\cpu|cpu|E_src2_reg [2]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|E_ctrl_mem8~q ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_st_data [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_st_data[26] .is_wysiwyg = "true";
defparam \cpu|cpu|M_st_data[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y39_N23
dffeas \cpu|cpu|A_st_data[26] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_st_data [26]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_st_data [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_st_data[26] .is_wysiwyg = "true";
defparam \cpu|cpu|A_st_data[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N6
cycloneive_lcell_comb \cpu|cpu|d_writedata[26]~16 (
	.dataa(\cpu|cpu|A_mem_bypass_pending~combout ),
	.datab(\cpu|cpu|A_st_data [26]),
	.datac(gnd),
	.datad(\cpu|cpu|M_st_data [26]),
	.cin(gnd),
	.combout(\cpu|cpu|d_writedata[26]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_writedata[26]~16 .lut_mask = 16'hDD88;
defparam \cpu|cpu|d_writedata[26]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N7
dffeas \cpu|cpu|d_writedata[26] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_writedata[26]~16_combout ),
	.asdata(\cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|q_b [26]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|A_dc_wb_update_av_writedata~combout ),
	.ena(\cpu|cpu|d_writedata[23]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_writedata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_writedata[26] .is_wysiwyg = "true";
defparam \cpu|cpu|d_writedata[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N8
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_003|src_payload~12 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_payload~12_combout  = (\cpu|cpu|d_writedata [26] & \mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(\cpu|cpu|d_writedata [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_payload~12_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_payload~12 .lut_mask = 16'hAA00;
defparam \mm_interconnect_0|cmd_mux_003|src_payload~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y33_N0
cycloneive_ram_block \onchip_ram|the_altsyncram|auto_generated|ram_block1a25 (
	.portawe(\onchip_ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\onchip_ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mm_interconnect_0|cmd_mux_003|src_payload~13_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_003|src_data [50],\mm_interconnect_0|cmd_mux_003|src_data [49],\mm_interconnect_0|cmd_mux_003|src_data [48],\mm_interconnect_0|cmd_mux_003|src_data [47],\mm_interconnect_0|cmd_mux_003|src_data [46],\mm_interconnect_0|cmd_mux_003|src_data [45],
\mm_interconnect_0|cmd_mux_003|src_data [44],\mm_interconnect_0|cmd_mux_003|src_data [43],\mm_interconnect_0|cmd_mux_003|src_data [42],\mm_interconnect_0|cmd_mux_003|src_data [41],\mm_interconnect_0|cmd_mux_003|src_data [40],\mm_interconnect_0|cmd_mux_003|src_data [39],
\mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_ram|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a25 .clk0_input_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a25 .init_file = "Nios_onchip_ram.hex";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a25 .logical_ram_name = "Nios_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|ALTSYNCRAM";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_byte_enable_mask_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_byte_size = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 10240;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a25 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a25 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a25 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a25 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N16
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_data[25]~13 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_data[25]~13_combout  = (\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0] & (\onchip_ram|the_altsyncram|auto_generated|ram_block1a57~portadataout )) # (!\onchip_ram|the_altsyncram|auto_generated|address_reg_a 
// [0] & ((\onchip_ram|the_altsyncram|auto_generated|ram_block1a25~portadataout )))

	.dataa(\onchip_ram|the_altsyncram|auto_generated|ram_block1a57~portadataout ),
	.datab(gnd),
	.datac(\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\onchip_ram|the_altsyncram|auto_generated|ram_block1a25~portadataout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_data[25]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_data[25]~13 .lut_mask = 16'hAFA0;
defparam \mm_interconnect_0|rsp_mux_001|src_data[25]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N24
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~12 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~12 .lut_mask = 16'hA0CC;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N25
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[25] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[25] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N30
cycloneive_lcell_comb \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[25]~feeder (
// Equation(s):
// \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[25]~feeder_combout  = \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata [25]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[25]~feeder .lut_mask = 16'hFF00;
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N31
dffeas \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[25] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [25]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[25] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N14
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~23 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~23_combout  = (\mm_interconnect_0|rsp_mux_001|src_data[25]~13_combout  & ((\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ) # ((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [25])))) # (!\mm_interconnect_0|rsp_mux_001|src_data[25]~13_combout  & (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [25])))

	.dataa(\mm_interconnect_0|rsp_mux_001|src_data[25]~13_combout ),
	.datab(\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [25]),
	.datad(\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~23_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~23 .lut_mask = 16'hEAC0;
defparam \mm_interconnect_0|rsp_mux|src_payload~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N15
dffeas \cpu|cpu|d_readdata_d1[25] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_payload~23_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_readdata_d1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_readdata_d1[25] .is_wysiwyg = "true";
defparam \cpu|cpu|d_readdata_d1[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N30
cycloneive_lcell_comb \cpu|cpu|A_slow_ld_byte3_data_aligned_nxt[1]~6 (
	.dataa(\cpu|cpu|d_readdata_d1 [25]),
	.datab(\cpu|cpu|A_slow_ld_data_sign_bit~2_combout ),
	.datac(\cpu|cpu|A_ctrl_ld_signed~q ),
	.datad(\cpu|cpu|A_ld_align_byte2_byte3_fill~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_slow_ld_byte3_data_aligned_nxt[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_slow_ld_byte3_data_aligned_nxt[1]~6 .lut_mask = 16'hC0AA;
defparam \cpu|cpu|A_slow_ld_byte3_data_aligned_nxt[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N31
dffeas \cpu|cpu|A_slow_inst_result[25] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_slow_ld_byte3_data_aligned_nxt[1]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_slow_inst_result [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_slow_inst_result[25] .is_wysiwyg = "true";
defparam \cpu|cpu|A_slow_inst_result[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N18
cycloneive_lcell_comb \cpu|cpu|E_rot_mask[1]~7 (
	.dataa(\cpu|cpu|E_ctrl_shift_rot_right~q ),
	.datab(\cpu|cpu|E_src2 [0]),
	.datac(\cpu|cpu|E_src2 [1]),
	.datad(\cpu|cpu|E_src2 [2]),
	.cin(gnd),
	.combout(\cpu|cpu|E_rot_mask[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_rot_mask[1]~7 .lut_mask = 16'hD550;
defparam \cpu|cpu|E_rot_mask[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y44_N19
dffeas \cpu|cpu|M_rot_mask[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_rot_mask[1]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_rot_mask [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_rot_mask[1] .is_wysiwyg = "true";
defparam \cpu|cpu|M_rot_mask[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N28
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~30 (
	.dataa(\cpu|cpu|M_rot_sel_fill3~q ),
	.datab(\cpu|cpu|M_rot_pass3~q ),
	.datac(gnd),
	.datad(\cpu|cpu|M_rot_mask [1]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~30 .lut_mask = 16'h3322;
defparam \cpu|cpu|A_shift_rot_result~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y44_N23
dffeas \cpu|cpu|M_rot_prestep2[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_rot_prestep2[9]~7_combout ),
	.asdata(\cpu|cpu|M_rot_prestep2[5]~20_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|Add10~5_combout ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_rot_prestep2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_rot_prestep2[9] .is_wysiwyg = "true";
defparam \cpu|cpu|M_rot_prestep2[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y44_N21
dffeas \cpu|cpu|M_rot_prestep2[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_rot_prestep2[1]~4_combout ),
	.asdata(\cpu|cpu|M_rot_prestep2[29]~21_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|Add10~5_combout ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_rot_prestep2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_rot_prestep2[1] .is_wysiwyg = "true";
defparam \cpu|cpu|M_rot_prestep2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N10
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~29 (
	.dataa(\cpu|cpu|M_rot_rn [3]),
	.datab(\cpu|cpu|M_rot_rn [4]),
	.datac(\cpu|cpu|M_rot_prestep2 [9]),
	.datad(\cpu|cpu|M_rot_prestep2 [1]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~29 .lut_mask = 16'hC840;
defparam \cpu|cpu|A_shift_rot_result~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y44_N9
dffeas \cpu|cpu|M_rot_prestep2[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_rot_prestep2[17]~6_combout ),
	.asdata(\cpu|cpu|M_rot_prestep2[13]~23_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|Add10~5_combout ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_rot_prestep2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_rot_prestep2[17] .is_wysiwyg = "true";
defparam \cpu|cpu|M_rot_prestep2[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N16
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~28 (
	.dataa(\cpu|cpu|M_rot_rn [3]),
	.datab(\cpu|cpu|M_rot_rn [4]),
	.datac(\cpu|cpu|M_rot_prestep2 [25]),
	.datad(\cpu|cpu|M_rot_prestep2 [17]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~28 .lut_mask = 16'h3210;
defparam \cpu|cpu|A_shift_rot_result~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N0
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~31 (
	.dataa(\cpu|cpu|M_rot_fill_bit~q ),
	.datab(\cpu|cpu|A_shift_rot_result~30_combout ),
	.datac(\cpu|cpu|A_shift_rot_result~29_combout ),
	.datad(\cpu|cpu|A_shift_rot_result~28_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~31 .lut_mask = 16'hBBB8;
defparam \cpu|cpu|A_shift_rot_result~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y44_N1
dffeas \cpu|cpu|A_shift_rot_result[25] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_shift_rot_result~31_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_shift_rot_result [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result[25] .is_wysiwyg = "true";
defparam \cpu|cpu|A_shift_rot_result[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y45_N17
dffeas \cpu|cpu|M_alu_result[25] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_alu_result [25]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_alu_result [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_alu_result[25] .is_wysiwyg = "true";
defparam \cpu|cpu|M_alu_result[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N24
cycloneive_lcell_comb \cpu|cpu|M_inst_result[25]~14 (
	.dataa(\cpu|cpu|M_ctrl_ld~q ),
	.datab(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [25]),
	.datac(\cpu|cpu|M_inst_result[8]~1_combout ),
	.datad(\cpu|cpu|M_alu_result [25]),
	.cin(gnd),
	.combout(\cpu|cpu|M_inst_result[25]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_inst_result[25]~14 .lut_mask = 16'h0D08;
defparam \cpu|cpu|M_inst_result[25]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N25
dffeas \cpu|cpu|A_inst_result[25] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_inst_result[25]~14_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_inst_result [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_inst_result[25] .is_wysiwyg = "true";
defparam \cpu|cpu|A_inst_result[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N2
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[25]~28 (
	.dataa(\cpu|cpu|A_wr_data_unfiltered[12]~9_combout ),
	.datab(\cpu|cpu|Add12~18_combout ),
	.datac(\cpu|cpu|A_wr_data_unfiltered[7]~6_combout ),
	.datad(\cpu|cpu|A_inst_result [25]),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[25]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[25]~28 .lut_mask = 16'hEA4A;
defparam \cpu|cpu|A_wr_data_unfiltered[25]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N16
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[25]~29 (
	.dataa(\cpu|cpu|A_slow_inst_result [25]),
	.datab(\cpu|cpu|A_shift_rot_result [25]),
	.datac(\cpu|cpu|A_wr_data_unfiltered[7]~6_combout ),
	.datad(\cpu|cpu|A_wr_data_unfiltered[25]~28_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[25]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[25]~29 .lut_mask = 16'hFC0A;
defparam \cpu|cpu|A_wr_data_unfiltered[25]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N10
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[25]~30 (
	.dataa(\cpu|cpu|A_ctrl_ld_signed~q ),
	.datab(\cpu|cpu|A_wr_data_unfiltered[16]~8_combout ),
	.datac(\cpu|cpu|A_data_ram_ld_align_sign_bit~q ),
	.datad(\cpu|cpu|A_wr_data_unfiltered[25]~29_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[25]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[25]~30 .lut_mask = 16'hB380;
defparam \cpu|cpu|A_wr_data_unfiltered[25]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N6
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[17]~82 (
	.dataa(\cpu|cpu|D_src2_reg[23]~24_combout ),
	.datab(\cpu|cpu|D_src2_reg[23]~25_combout ),
	.datac(\cpu|cpu|A_wr_data_unfiltered[17]~54_combout ),
	.datad(\cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[17]~82_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[17]~82 .lut_mask = 16'hBA98;
defparam \cpu|cpu|D_src2_reg[17]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N14
cycloneive_lcell_comb \cpu|cpu|E_logic_result[17]~6 (
	.dataa(\cpu|cpu|E_logic_op [1]),
	.datab(\cpu|cpu|E_src1[17]~_Duplicate_1_q ),
	.datac(\cpu|cpu|E_logic_op [0]),
	.datad(\cpu|cpu|E_src2 [17]),
	.cin(gnd),
	.combout(\cpu|cpu|E_logic_result[17]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_logic_result[17]~6 .lut_mask = 16'h6A89;
defparam \cpu|cpu|E_logic_result[17]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N2
cycloneive_lcell_comb \cpu|cpu|E_alu_result[17]~2 (
	.dataa(\cpu|cpu|E_extra_pc [15]),
	.datab(\cpu|cpu|E_ctrl_logic~q ),
	.datac(\cpu|cpu|E_logic_result[17]~6_combout ),
	.datad(\cpu|cpu|E_ctrl_retaddr~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_alu_result[17]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_alu_result[17]~2 .lut_mask = 16'hEAC0;
defparam \cpu|cpu|E_alu_result[17]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N28
cycloneive_lcell_comb \cpu|cpu|E_alu_result[17] (
	.dataa(gnd),
	.datab(\cpu|cpu|E_alu_result~0_combout ),
	.datac(\cpu|cpu|Add8~68_combout ),
	.datad(\cpu|cpu|E_alu_result[17]~2_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_alu_result [17]),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_alu_result[17] .lut_mask = 16'hFF30;
defparam \cpu|cpu|E_alu_result[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y44_N29
dffeas \cpu|cpu|M_alu_result[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_alu_result [17]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_alu_result [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_alu_result[17] .is_wysiwyg = "true";
defparam \cpu|cpu|M_alu_result[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N8
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[17]~83 (
	.dataa(\cpu|cpu|D_src2_reg[17]~82_combout ),
	.datab(\cpu|cpu|M_alu_result [17]),
	.datac(\cpu|cpu|W_wr_data [17]),
	.datad(\cpu|cpu|D_src2_reg[23]~25_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[17]~83_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[17]~83 .lut_mask = 16'hE4AA;
defparam \cpu|cpu|D_src2_reg[17]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N20
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[17]~136 (
	.dataa(\cpu|cpu|D_src2_hazard_E~combout ),
	.datab(\cpu|cpu|Equal314~1_combout ),
	.datac(\cpu|cpu|D_src2_reg[17]~83_combout ),
	.datad(\cpu|cpu|E_alu_result [17]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[17]~136_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[17]~136 .lut_mask = 16'h3210;
defparam \cpu|cpu|D_src2_reg[17]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y44_N21
dffeas \cpu|cpu|E_src2_reg[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_src2_reg[17]~136_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2_reg[17] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N12
cycloneive_lcell_comb \cpu|cpu|E_st_data[17]~17 (
	.dataa(\cpu|cpu|E_src2_reg [17]),
	.datab(\cpu|cpu|E_src2_reg [1]),
	.datac(\cpu|cpu|E_ctrl_mem8~q ),
	.datad(\cpu|cpu|E_ctrl_mem16~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_st_data[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_st_data[17]~17 .lut_mask = 16'hCCCA;
defparam \cpu|cpu|E_st_data[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N13
dffeas \cpu|cpu|M_st_data[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_st_data[17]~17_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_st_data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_st_data[17] .is_wysiwyg = "true";
defparam \cpu|cpu|M_st_data[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N10
cycloneive_lcell_comb \cpu|cpu|M_dc_st_data[17]~25 (
	.dataa(\cpu|cpu|M_st_data [17]),
	.datab(gnd),
	.datac(\cpu|cpu|M_ctrl_dc_index_nowb_inv~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|M_dc_st_data[17]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_dc_st_data[17]~25 .lut_mask = 16'h0A0A;
defparam \cpu|cpu|M_dc_st_data[17]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N11
dffeas \cpu|cpu|A_dc_st_data[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_dc_st_data[17]~25_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_st_data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_st_data[17] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_st_data[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N26
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_003|src_payload~19 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_payload~19_combout  = (\mm_interconnect_0|cmd_mux_003|saved_grant [0] & \cpu|cpu|d_writedata [17])

	.dataa(gnd),
	.datab(\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(\cpu|cpu|d_writedata [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_payload~19_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_payload~19 .lut_mask = 16'hC0C0;
defparam \mm_interconnect_0|cmd_mux_003|src_payload~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y31_N0
cycloneive_ram_block \onchip_ram|the_altsyncram|auto_generated|ram_block1a49 (
	.portawe(\onchip_ram|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\onchip_ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mm_interconnect_0|cmd_mux_003|src_payload~16_combout ,\mm_interconnect_0|cmd_mux_003|src_payload~17_combout ,\mm_interconnect_0|cmd_mux_003|src_payload~18_combout ,\mm_interconnect_0|cmd_mux_003|src_payload~19_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_003|src_data [48],\mm_interconnect_0|cmd_mux_003|src_data [47],\mm_interconnect_0|cmd_mux_003|src_data [46],\mm_interconnect_0|cmd_mux_003|src_data [45],\mm_interconnect_0|cmd_mux_003|src_data [44],\mm_interconnect_0|cmd_mux_003|src_data [43],
\mm_interconnect_0|cmd_mux_003|src_data [42],\mm_interconnect_0|cmd_mux_003|src_data [41],\mm_interconnect_0|cmd_mux_003|src_data [40],\mm_interconnect_0|cmd_mux_003|src_data [39],\mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_ram|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a49 .clk0_input_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a49 .init_file = "Nios_onchip_ram.hex";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a49 .logical_ram_name = "Nios_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|ALTSYNCRAM";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a49 .operation_mode = "single_port";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_address_width = 11;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_byte_enable_mask_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_byte_size = 4;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_data_width = 4;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_first_bit_number = 17;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_last_address = 2047;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 10240;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_logical_ram_width = 32;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a49 .port_b_address_width = 11;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a49 .port_b_data_width = 4;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a49 .ram_block_type = "M9K";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a49 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a49 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a49 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a49 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y31_N0
cycloneive_ram_block \onchip_ram|the_altsyncram|auto_generated|ram_block1a17 (
	.portawe(\onchip_ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\onchip_ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mm_interconnect_0|cmd_mux_003|src_payload~19_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_003|src_data [50],\mm_interconnect_0|cmd_mux_003|src_data [49],\mm_interconnect_0|cmd_mux_003|src_data [48],\mm_interconnect_0|cmd_mux_003|src_data [47],\mm_interconnect_0|cmd_mux_003|src_data [46],\mm_interconnect_0|cmd_mux_003|src_data [45],
\mm_interconnect_0|cmd_mux_003|src_data [44],\mm_interconnect_0|cmd_mux_003|src_data [43],\mm_interconnect_0|cmd_mux_003|src_data [42],\mm_interconnect_0|cmd_mux_003|src_data [41],\mm_interconnect_0|cmd_mux_003|src_data [40],\mm_interconnect_0|cmd_mux_003|src_data [39],
\mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_ram|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a17 .clk0_input_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a17 .init_file = "Nios_onchip_ram.hex";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a17 .logical_ram_name = "Nios_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|ALTSYNCRAM";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_byte_enable_mask_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_byte_size = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 10240;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a17 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a17 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a17 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N12
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_data[17]~19 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_data[17]~19_combout  = (\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0] & (\onchip_ram|the_altsyncram|auto_generated|ram_block1a49~portadataout )) # (!\onchip_ram|the_altsyncram|auto_generated|address_reg_a 
// [0] & ((\onchip_ram|the_altsyncram|auto_generated|ram_block1a17~portadataout )))

	.dataa(\onchip_ram|the_altsyncram|auto_generated|ram_block1a49~portadataout ),
	.datab(\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(gnd),
	.datad(\onchip_ram|the_altsyncram|auto_generated|ram_block1a17~portadataout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_data[17]~19_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_data[17]~19 .lut_mask = 16'hBB88;
defparam \mm_interconnect_0|rsp_mux_001|src_data[17]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N21
dffeas \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout ),
	.asdata(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jtag_uart|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [17]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N8
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~18 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~18 .lut_mask = 16'hC0AA;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N9
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[17] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y31_N11
dffeas \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata [17]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [17]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[17] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N10
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~37 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~37_combout  = (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [17]) # 
// ((\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [17] & \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// (((\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [17] & \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))))

	.dataa(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [17]),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [17]),
	.datad(\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~37_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~37 .lut_mask = 16'hF888;
defparam \mm_interconnect_0|rsp_mux|src_payload~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N18
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~38 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~38_combout  = (\mm_interconnect_0|rsp_mux|src_payload~37_combout ) # ((\mm_interconnect_0|rsp_mux_001|src_data[17]~19_combout  & \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ))

	.dataa(\mm_interconnect_0|rsp_mux_001|src_data[17]~19_combout ),
	.datab(\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datac(gnd),
	.datad(\mm_interconnect_0|rsp_mux|src_payload~37_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~38_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~38 .lut_mask = 16'hFF88;
defparam \mm_interconnect_0|rsp_mux|src_payload~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N19
dffeas \cpu|cpu|d_readdata_d1[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_payload~38_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_readdata_d1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_readdata_d1[17] .is_wysiwyg = "true";
defparam \cpu|cpu|d_readdata_d1[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N8
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_data[17]~50 (
	.dataa(\cpu|cpu|A_dc_fill_wr_data[23]~3_combout ),
	.datab(\cpu|cpu|A_dc_fill_active~q ),
	.datac(\cpu|cpu|A_st_data [17]),
	.datad(\cpu|cpu|d_readdata_d1 [17]),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_data[17]~50_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_data[17]~50 .lut_mask = 16'hC480;
defparam \cpu|cpu|dc_data_wr_port_data[17]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N28
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_data[17]~51 (
	.dataa(\cpu|cpu|A_dc_st_data [17]),
	.datab(\cpu|cpu|A_dc_fill_active~q ),
	.datac(\cpu|cpu|dc_data_wr_port_data[17]~50_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_data[17]~51_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_data[17]~51 .lut_mask = 16'hF2F2;
defparam \cpu|cpu|dc_data_wr_port_data[17]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N10
cycloneive_lcell_comb \cpu|cpu|M_inst_result[23]~15 (
	.dataa(\cpu|cpu|M_alu_result [23]),
	.datab(\cpu|cpu|M_ctrl_ld~q ),
	.datac(\cpu|cpu|M_inst_result[8]~1_combout ),
	.datad(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [23]),
	.cin(gnd),
	.combout(\cpu|cpu|M_inst_result[23]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_inst_result[23]~15 .lut_mask = 16'h0E02;
defparam \cpu|cpu|M_inst_result[23]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N11
dffeas \cpu|cpu|A_inst_result[23] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_inst_result[23]~15_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_inst_result [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_inst_result[23] .is_wysiwyg = "true";
defparam \cpu|cpu|A_inst_result[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N12
cycloneive_lcell_comb \cpu|cpu|E_rot_pass2~0 (
	.dataa(\cpu|cpu|E_src2 [3]),
	.datab(\cpu|cpu|E_src2 [4]),
	.datac(\cpu|cpu|E_ctrl_shift_rot_right~q ),
	.datad(\cpu|cpu|E_ctrl_shift_rot_left~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_rot_pass2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_rot_pass2~0 .lut_mask = 16'h3310;
defparam \cpu|cpu|E_rot_pass2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N14
cycloneive_lcell_comb \cpu|cpu|E_rot_pass2~1 (
	.dataa(\cpu|cpu|E_rot_pass2~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|E_ctrl_rot~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_rot_pass2~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_rot_pass2~1 .lut_mask = 16'hFFAA;
defparam \cpu|cpu|E_rot_pass2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y44_N15
dffeas \cpu|cpu|M_rot_pass2 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_rot_pass2~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_rot_pass2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_rot_pass2 .is_wysiwyg = "true";
defparam \cpu|cpu|M_rot_pass2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N20
cycloneive_lcell_comb \cpu|cpu|E_rot_sel_fill2~0 (
	.dataa(\cpu|cpu|E_src2 [3]),
	.datab(\cpu|cpu|E_src2 [4]),
	.datac(\cpu|cpu|E_ctrl_shift_rot_right~q ),
	.datad(\cpu|cpu|E_ctrl_shift_rot_left~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_rot_sel_fill2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_rot_sel_fill2~0 .lut_mask = 16'hC8C0;
defparam \cpu|cpu|E_rot_sel_fill2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y44_N21
dffeas \cpu|cpu|M_rot_sel_fill2 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_rot_sel_fill2~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_rot_sel_fill2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_rot_sel_fill2 .is_wysiwyg = "true";
defparam \cpu|cpu|M_rot_sel_fill2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N30
cycloneive_lcell_comb \cpu|cpu|E_rot_mask[7]~1 (
	.dataa(\cpu|cpu|E_ctrl_shift_rot_right~q ),
	.datab(\cpu|cpu|E_src2 [0]),
	.datac(\cpu|cpu|E_src2 [1]),
	.datad(\cpu|cpu|E_src2 [2]),
	.cin(gnd),
	.combout(\cpu|cpu|E_rot_mask[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_rot_mask[7]~1 .lut_mask = 16'hAAA8;
defparam \cpu|cpu|E_rot_mask[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y44_N31
dffeas \cpu|cpu|M_rot_mask[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_rot_mask[7]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_rot_mask [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_rot_mask[7] .is_wysiwyg = "true";
defparam \cpu|cpu|M_rot_mask[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N28
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~38 (
	.dataa(gnd),
	.datab(\cpu|cpu|M_rot_pass2~q ),
	.datac(\cpu|cpu|M_rot_sel_fill2~q ),
	.datad(\cpu|cpu|M_rot_mask [7]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~38 .lut_mask = 16'h3330;
defparam \cpu|cpu|A_shift_rot_result~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N30
cycloneive_lcell_comb \cpu|cpu|M_rot_prestep2[15]~31 (
	.dataa(\cpu|cpu|E_rot_prestep1[15]~28_combout ),
	.datab(\cpu|cpu|E_rot_prestep1[13]~29_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|Add10~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|M_rot_prestep2[15]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_rot_prestep2[15]~31 .lut_mask = 16'hCCAA;
defparam \cpu|cpu|M_rot_prestep2[15]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N6
cycloneive_lcell_comb \cpu|cpu|M_rot_prestep2[11]~15 (
	.dataa(\cpu|cpu|E_rot_prestep1[11]~30_combout ),
	.datab(\cpu|cpu|E_rot_prestep1[9]~31_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|Add10~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|M_rot_prestep2[11]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_rot_prestep2[11]~15 .lut_mask = 16'hCCAA;
defparam \cpu|cpu|M_rot_prestep2[11]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y44_N31
dffeas \cpu|cpu|M_rot_prestep2[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_rot_prestep2[15]~31_combout ),
	.asdata(\cpu|cpu|M_rot_prestep2[11]~15_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|Add10~5_combout ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_rot_prestep2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_rot_prestep2[15] .is_wysiwyg = "true";
defparam \cpu|cpu|M_rot_prestep2[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N8
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~36 (
	.dataa(\cpu|cpu|M_rot_prestep2 [23]),
	.datab(\cpu|cpu|M_rot_rn [3]),
	.datac(\cpu|cpu|M_rot_rn [4]),
	.datad(\cpu|cpu|M_rot_prestep2 [15]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~36 .lut_mask = 16'h0E02;
defparam \cpu|cpu|A_shift_rot_result~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N26
cycloneive_lcell_comb \cpu|cpu|M_rot_prestep2[31]~29 (
	.dataa(\cpu|cpu|E_rot_prestep1[29]~21_combout ),
	.datab(\cpu|cpu|E_rot_prestep1[31]~20_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|Add10~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|M_rot_prestep2[31]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_rot_prestep2[31]~29 .lut_mask = 16'hAACC;
defparam \cpu|cpu|M_rot_prestep2[31]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N2
cycloneive_lcell_comb \cpu|cpu|M_rot_prestep2[27]~13 (
	.dataa(\cpu|cpu|E_rot_prestep1[27]~22_combout ),
	.datab(\cpu|cpu|E_rot_prestep1[25]~23_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|Add10~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|M_rot_prestep2[27]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_rot_prestep2[27]~13 .lut_mask = 16'hCCAA;
defparam \cpu|cpu|M_rot_prestep2[27]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y44_N27
dffeas \cpu|cpu|M_rot_prestep2[31] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_rot_prestep2[31]~29_combout ),
	.asdata(\cpu|cpu|M_rot_prestep2[27]~13_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|Add10~5_combout ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_rot_prestep2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_rot_prestep2[31] .is_wysiwyg = "true";
defparam \cpu|cpu|M_rot_prestep2[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N28
cycloneive_lcell_comb \cpu|cpu|M_rot_prestep2[7]~28 (
	.dataa(\cpu|cpu|E_rot_prestep1[5]~25_combout ),
	.datab(\cpu|cpu|Add10~3_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|E_rot_prestep1[7]~24_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|M_rot_prestep2[7]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_rot_prestep2[7]~28 .lut_mask = 16'hBB88;
defparam \cpu|cpu|M_rot_prestep2[7]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N12
cycloneive_lcell_comb \cpu|cpu|M_rot_prestep2[3]~12 (
	.dataa(\cpu|cpu|Add10~3_combout ),
	.datab(\cpu|cpu|E_rot_prestep1[1]~27_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|E_rot_prestep1[3]~26_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|M_rot_prestep2[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_rot_prestep2[3]~12 .lut_mask = 16'hDD88;
defparam \cpu|cpu|M_rot_prestep2[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y44_N29
dffeas \cpu|cpu|M_rot_prestep2[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_rot_prestep2[7]~28_combout ),
	.asdata(\cpu|cpu|M_rot_prestep2[3]~12_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|Add10~5_combout ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_rot_prestep2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_rot_prestep2[7] .is_wysiwyg = "true";
defparam \cpu|cpu|M_rot_prestep2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N10
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~37 (
	.dataa(\cpu|cpu|M_rot_prestep2 [31]),
	.datab(\cpu|cpu|M_rot_prestep2 [7]),
	.datac(\cpu|cpu|M_rot_rn [4]),
	.datad(\cpu|cpu|M_rot_rn [3]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~37 .lut_mask = 16'hA0C0;
defparam \cpu|cpu|A_shift_rot_result~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N4
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~39 (
	.dataa(\cpu|cpu|M_rot_fill_bit~q ),
	.datab(\cpu|cpu|A_shift_rot_result~38_combout ),
	.datac(\cpu|cpu|A_shift_rot_result~36_combout ),
	.datad(\cpu|cpu|A_shift_rot_result~37_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~39 .lut_mask = 16'hBBB8;
defparam \cpu|cpu|A_shift_rot_result~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y43_N5
dffeas \cpu|cpu|A_shift_rot_result[23] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_shift_rot_result~39_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_shift_rot_result [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result[23] .is_wysiwyg = "true";
defparam \cpu|cpu|A_shift_rot_result[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N10
cycloneive_lcell_comb \cpu|cpu|A_slow_ld_byte2_data_aligned_nxt[7]~0 (
	.dataa(\cpu|cpu|d_readdata_d1 [23]),
	.datab(\cpu|cpu|A_slow_ld_data_sign_bit~2_combout ),
	.datac(\cpu|cpu|A_ctrl_ld_signed~q ),
	.datad(\cpu|cpu|A_ld_align_byte2_byte3_fill~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_slow_ld_byte2_data_aligned_nxt[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_slow_ld_byte2_data_aligned_nxt[7]~0 .lut_mask = 16'hC0AA;
defparam \cpu|cpu|A_slow_ld_byte2_data_aligned_nxt[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y42_N11
dffeas \cpu|cpu|A_slow_inst_result[23] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_slow_ld_byte2_data_aligned_nxt[7]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_slow_inst_result [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_slow_inst_result[23] .is_wysiwyg = "true";
defparam \cpu|cpu|A_slow_inst_result[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N20
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[23]~34 (
	.dataa(\cpu|cpu|A_wr_data_unfiltered[7]~6_combout ),
	.datab(\cpu|cpu|A_shift_rot_result [23]),
	.datac(\cpu|cpu|A_wr_data_unfiltered[12]~9_combout ),
	.datad(\cpu|cpu|A_slow_inst_result [23]),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[23]~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[23]~34 .lut_mask = 16'hE5E0;
defparam \cpu|cpu|A_wr_data_unfiltered[23]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N12
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[23]~35 (
	.dataa(\cpu|cpu|A_inst_result [23]),
	.datab(\cpu|cpu|Add12~14_combout ),
	.datac(\cpu|cpu|A_wr_data_unfiltered[7]~6_combout ),
	.datad(\cpu|cpu|A_wr_data_unfiltered[23]~34_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[23]~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[23]~35 .lut_mask = 16'hAFC0;
defparam \cpu|cpu|A_wr_data_unfiltered[23]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N30
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[23]~36 (
	.dataa(\cpu|cpu|A_ctrl_ld_signed~q ),
	.datab(\cpu|cpu|A_data_ram_ld_align_sign_bit~q ),
	.datac(\cpu|cpu|A_wr_data_unfiltered[16]~8_combout ),
	.datad(\cpu|cpu|A_wr_data_unfiltered[23]~35_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[23]~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[23]~36 .lut_mask = 16'h8F80;
defparam \cpu|cpu|A_wr_data_unfiltered[23]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N24
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[21]~66 (
	.dataa(\cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21]),
	.datab(\cpu|cpu|D_src2_reg[23]~25_combout ),
	.datac(\cpu|cpu|A_wr_data_unfiltered[21]~42_combout ),
	.datad(\cpu|cpu|D_src2_reg[23]~24_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[21]~66_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[21]~66 .lut_mask = 16'hEE30;
defparam \cpu|cpu|D_src2_reg[21]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N10
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[21]~67 (
	.dataa(\cpu|cpu|M_alu_result [21]),
	.datab(\cpu|cpu|W_wr_data [21]),
	.datac(\cpu|cpu|D_src2_reg[21]~66_combout ),
	.datad(\cpu|cpu|D_src2_reg[23]~25_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[21]~67_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[21]~67 .lut_mask = 16'hCAF0;
defparam \cpu|cpu|D_src2_reg[21]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N0
cycloneive_lcell_comb \cpu|cpu|E_logic_result[21]~9 (
	.dataa(\cpu|cpu|E_logic_op [1]),
	.datab(\cpu|cpu|E_logic_op [0]),
	.datac(\cpu|cpu|E_src1[21]~_Duplicate_1_q ),
	.datad(\cpu|cpu|E_src2 [21]),
	.cin(gnd),
	.combout(\cpu|cpu|E_logic_result[21]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_logic_result[21]~9 .lut_mask = 16'h6AA1;
defparam \cpu|cpu|E_logic_result[21]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N14
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[21]~68 (
	.dataa(\cpu|cpu|D_src2_reg[21]~67_combout ),
	.datab(\cpu|cpu|E_logic_result[21]~9_combout ),
	.datac(\cpu|cpu|E_ctrl_logic~q ),
	.datad(\cpu|cpu|D_src2_hazard_E~combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[21]~68_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[21]~68 .lut_mask = 16'hC0AA;
defparam \cpu|cpu|D_src2_reg[21]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N24
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[21]~69 (
	.dataa(\cpu|cpu|Add8~76_combout ),
	.datab(\cpu|cpu|E_alu_result~0_combout ),
	.datac(\cpu|cpu|D_src2_reg[21]~68_combout ),
	.datad(\cpu|cpu|D_src2_hazard_E~combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[21]~69_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[21]~69 .lut_mask = 16'hF2F0;
defparam \cpu|cpu|D_src2_reg[21]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y47_N19
dffeas \cpu|cpu|E_src2[21] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_src2[21]~8_combout ),
	.asdata(\cpu|cpu|D_src2_reg[21]~69_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|D_src2[16]~1_combout ),
	.sload(!\cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2[21] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N10
cycloneive_lcell_comb \cpu|cpu|Add8~10 (
	.dataa(\cpu|cpu|E_src2 [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|E_ctrl_alu_subtract~q ),
	.cin(gnd),
	.combout(\cpu|cpu|Add8~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add8~10 .lut_mask = 16'h55AA;
defparam \cpu|cpu|Add8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N12
cycloneive_lcell_comb \cpu|cpu|Add8~11 (
	.dataa(\cpu|cpu|E_src2 [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|E_ctrl_alu_subtract~q ),
	.cin(gnd),
	.combout(\cpu|cpu|Add8~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add8~11 .lut_mask = 16'h55AA;
defparam \cpu|cpu|Add8~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N22
cycloneive_lcell_comb \cpu|cpu|Add8~72 (
	.dataa(\cpu|cpu|Add8~12_combout ),
	.datab(\cpu|cpu|E_src1[19]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add8~71 ),
	.combout(\cpu|cpu|Add8~72_combout ),
	.cout(\cpu|cpu|Add8~73 ));
// synopsys translate_off
defparam \cpu|cpu|Add8~72 .lut_mask = 16'h698E;
defparam \cpu|cpu|Add8~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N24
cycloneive_lcell_comb \cpu|cpu|Add8~74 (
	.dataa(\cpu|cpu|E_src1[20]~_Duplicate_1_q ),
	.datab(\cpu|cpu|Add8~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add8~73 ),
	.combout(\cpu|cpu|Add8~74_combout ),
	.cout(\cpu|cpu|Add8~75 ));
// synopsys translate_off
defparam \cpu|cpu|Add8~74 .lut_mask = 16'h9617;
defparam \cpu|cpu|Add8~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N26
cycloneive_lcell_comb \cpu|cpu|Add8~76 (
	.dataa(\cpu|cpu|Add8~10_combout ),
	.datab(\cpu|cpu|E_src1[21]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add8~75 ),
	.combout(\cpu|cpu|Add8~76_combout ),
	.cout(\cpu|cpu|Add8~77 ));
// synopsys translate_off
defparam \cpu|cpu|Add8~76 .lut_mask = 16'h698E;
defparam \cpu|cpu|Add8~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N4
cycloneive_lcell_comb \cpu|cpu|E_alu_result[21] (
	.dataa(\cpu|cpu|Add8~76_combout ),
	.datab(\cpu|cpu|E_alu_result~0_combout ),
	.datac(\cpu|cpu|E_ctrl_logic~q ),
	.datad(\cpu|cpu|E_logic_result[21]~9_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_alu_result [21]),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_alu_result[21] .lut_mask = 16'hF222;
defparam \cpu|cpu|E_alu_result[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N20
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[21]~32 (
	.dataa(\cpu|cpu|E_src1[7]~1_combout ),
	.datab(\cpu|cpu|A_wr_data_unfiltered[21]~42_combout ),
	.datac(\cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [21]),
	.datad(\cpu|cpu|E_src1[7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[21]~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[21]~32 .lut_mask = 16'hFA44;
defparam \cpu|cpu|D_src1_reg[21]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N6
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[21]~33 (
	.dataa(\cpu|cpu|M_alu_result [21]),
	.datab(\cpu|cpu|W_wr_data [21]),
	.datac(\cpu|cpu|E_src1[7]~1_combout ),
	.datad(\cpu|cpu|D_src1_reg[21]~32_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[21]~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[21]~33 .lut_mask = 16'hCFA0;
defparam \cpu|cpu|D_src1_reg[21]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N0
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[21]~34 (
	.dataa(\cpu|cpu|D_src1_reg[31]~1_combout ),
	.datab(\cpu|cpu|D_src1_reg[31]~0_combout ),
	.datac(\cpu|cpu|E_alu_result [21]),
	.datad(\cpu|cpu|D_src1_reg[21]~33_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[21]~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[21]~34 .lut_mask = 16'hECA0;
defparam \cpu|cpu|D_src1_reg[21]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N0
cycloneive_lcell_comb \cpu|cpu|A_mul_cell_p3[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [6]),
	.cin(gnd),
	.combout(\cpu|cpu|A_mul_cell_p3[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_mul_cell_p3[6]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|A_mul_cell_p3[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y46_N1
dffeas \cpu|cpu|A_mul_cell_p3[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_mul_cell_p3[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mul_cell_p3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mul_cell_p3[6] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mul_cell_p3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N8
cycloneive_lcell_comb \cpu|cpu|M_inst_result[22]~16 (
	.dataa(\cpu|cpu|M_ctrl_ld~q ),
	.datab(\cpu|cpu|M_inst_result[8]~1_combout ),
	.datac(\cpu|cpu|M_alu_result [22]),
	.datad(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [22]),
	.cin(gnd),
	.combout(\cpu|cpu|M_inst_result[22]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_inst_result[22]~16 .lut_mask = 16'h3210;
defparam \cpu|cpu|M_inst_result[22]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N9
dffeas \cpu|cpu|A_inst_result[22] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_inst_result[22]~16_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_inst_result [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_inst_result[22] .is_wysiwyg = "true";
defparam \cpu|cpu|A_inst_result[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N30
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~40 (
	.dataa(\cpu|cpu|M_rot_rn [3]),
	.datab(\cpu|cpu|M_rot_prestep2 [22]),
	.datac(\cpu|cpu|M_rot_prestep2 [14]),
	.datad(\cpu|cpu|M_rot_rn [4]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~40 .lut_mask = 16'h00E4;
defparam \cpu|cpu|A_shift_rot_result~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N8
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~41 (
	.dataa(\cpu|cpu|M_rot_rn [3]),
	.datab(\cpu|cpu|M_rot_prestep2 [6]),
	.datac(\cpu|cpu|M_rot_prestep2 [30]),
	.datad(\cpu|cpu|M_rot_rn [4]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~41 .lut_mask = 16'hE400;
defparam \cpu|cpu|A_shift_rot_result~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N2
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~42 (
	.dataa(\cpu|cpu|M_rot_mask [6]),
	.datab(\cpu|cpu|M_rot_pass2~q ),
	.datac(\cpu|cpu|M_rot_sel_fill2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~42 .lut_mask = 16'h3232;
defparam \cpu|cpu|A_shift_rot_result~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N18
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~43 (
	.dataa(\cpu|cpu|A_shift_rot_result~40_combout ),
	.datab(\cpu|cpu|M_rot_fill_bit~q ),
	.datac(\cpu|cpu|A_shift_rot_result~41_combout ),
	.datad(\cpu|cpu|A_shift_rot_result~42_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~43 .lut_mask = 16'hCCFA;
defparam \cpu|cpu|A_shift_rot_result~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N19
dffeas \cpu|cpu|A_shift_rot_result[22] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_shift_rot_result~43_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_shift_rot_result [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result[22] .is_wysiwyg = "true";
defparam \cpu|cpu|A_shift_rot_result[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N24
cycloneive_lcell_comb \cpu|cpu|A_slow_ld_byte2_data_aligned_nxt[6]~1 (
	.dataa(\cpu|cpu|d_readdata_d1 [22]),
	.datab(\cpu|cpu|A_ctrl_ld_signed~q ),
	.datac(\cpu|cpu|A_slow_ld_data_sign_bit~2_combout ),
	.datad(\cpu|cpu|A_ld_align_byte2_byte3_fill~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_slow_ld_byte2_data_aligned_nxt[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_slow_ld_byte2_data_aligned_nxt[6]~1 .lut_mask = 16'hC0AA;
defparam \cpu|cpu|A_slow_ld_byte2_data_aligned_nxt[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y43_N25
dffeas \cpu|cpu|A_slow_inst_result[22] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_slow_ld_byte2_data_aligned_nxt[6]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_slow_inst_result [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_slow_inst_result[22] .is_wysiwyg = "true";
defparam \cpu|cpu|A_slow_inst_result[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N4
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[22]~37 (
	.dataa(\cpu|cpu|A_shift_rot_result [22]),
	.datab(\cpu|cpu|A_wr_data_unfiltered[12]~9_combout ),
	.datac(\cpu|cpu|A_wr_data_unfiltered[7]~6_combout ),
	.datad(\cpu|cpu|A_slow_inst_result [22]),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[22]~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[22]~37 .lut_mask = 16'hCBC8;
defparam \cpu|cpu|A_wr_data_unfiltered[22]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N24
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[22]~38 (
	.dataa(\cpu|cpu|Add12~12_combout ),
	.datab(\cpu|cpu|A_wr_data_unfiltered[7]~6_combout ),
	.datac(\cpu|cpu|A_inst_result [22]),
	.datad(\cpu|cpu|A_wr_data_unfiltered[22]~37_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[22]~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[22]~38 .lut_mask = 16'hF388;
defparam \cpu|cpu|A_wr_data_unfiltered[22]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N18
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[22]~39 (
	.dataa(\cpu|cpu|A_ctrl_ld_signed~q ),
	.datab(\cpu|cpu|A_data_ram_ld_align_sign_bit~q ),
	.datac(\cpu|cpu|A_wr_data_unfiltered[16]~8_combout ),
	.datad(\cpu|cpu|A_wr_data_unfiltered[22]~38_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[22]~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[22]~39 .lut_mask = 16'h8F80;
defparam \cpu|cpu|A_wr_data_unfiltered[22]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N24
cycloneive_lcell_comb \cpu|cpu|E_alu_result[18] (
	.dataa(\cpu|cpu|E_alu_result~0_combout ),
	.datab(\cpu|cpu|Add8~70_combout ),
	.datac(\cpu|cpu|E_ctrl_logic~q ),
	.datad(\cpu|cpu|E_logic_result[18]~7_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_alu_result [18]),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_alu_result[18] .lut_mask = 16'hF444;
defparam \cpu|cpu|E_alu_result[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N18
cycloneive_lcell_comb \cpu|cpu|M_alu_result[18]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|E_alu_result [18]),
	.cin(gnd),
	.combout(\cpu|cpu|M_alu_result[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_alu_result[18]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|M_alu_result[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y47_N19
dffeas \cpu|cpu|M_alu_result[18] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_alu_result[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_alu_result [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_alu_result[18] .is_wysiwyg = "true";
defparam \cpu|cpu|M_alu_result[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N20
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[18]~41 (
	.dataa(\cpu|cpu|M_alu_result [18]),
	.datab(\cpu|cpu|E_src1[7]~0_combout ),
	.datac(\cpu|cpu|E_src1[7]~1_combout ),
	.datad(\cpu|cpu|A_wr_data_unfiltered[18]~51_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[18]~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[18]~41 .lut_mask = 16'hE3E0;
defparam \cpu|cpu|D_src1_reg[18]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N14
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[18]~42 (
	.dataa(\cpu|cpu|W_wr_data [18]),
	.datab(\cpu|cpu|E_src1[7]~0_combout ),
	.datac(\cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [18]),
	.datad(\cpu|cpu|D_src1_reg[18]~41_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[18]~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[18]~42 .lut_mask = 16'hBBC0;
defparam \cpu|cpu|D_src1_reg[18]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N2
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[18]~43 (
	.dataa(\cpu|cpu|D_src1_reg[18]~42_combout ),
	.datab(\cpu|cpu|D_src1_reg[31]~0_combout ),
	.datac(\cpu|cpu|D_src1_reg[31]~1_combout ),
	.datad(\cpu|cpu|E_alu_result [18]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[18]~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[18]~43 .lut_mask = 16'hF888;
defparam \cpu|cpu|D_src1_reg[18]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N18
cycloneive_lcell_comb \cpu|cpu|A_mul_cell_p3[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [5]),
	.cin(gnd),
	.combout(\cpu|cpu|A_mul_cell_p3[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_mul_cell_p3[5]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|A_mul_cell_p3[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y46_N19
dffeas \cpu|cpu|A_mul_cell_p3[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_mul_cell_p3[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mul_cell_p3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mul_cell_p3[5] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mul_cell_p3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N16
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~45 (
	.dataa(\cpu|cpu|M_rot_prestep2 [5]),
	.datab(\cpu|cpu|M_rot_rn [3]),
	.datac(\cpu|cpu|M_rot_rn [4]),
	.datad(\cpu|cpu|M_rot_prestep2 [29]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~45_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~45 .lut_mask = 16'hE020;
defparam \cpu|cpu|A_shift_rot_result~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N30
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~44 (
	.dataa(\cpu|cpu|M_rot_prestep2 [21]),
	.datab(\cpu|cpu|M_rot_rn [3]),
	.datac(\cpu|cpu|M_rot_rn [4]),
	.datad(\cpu|cpu|M_rot_prestep2 [13]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~44 .lut_mask = 16'h0E02;
defparam \cpu|cpu|A_shift_rot_result~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N12
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~46 (
	.dataa(gnd),
	.datab(\cpu|cpu|M_rot_pass2~q ),
	.datac(\cpu|cpu|M_rot_sel_fill2~q ),
	.datad(\cpu|cpu|M_rot_mask [5]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~46 .lut_mask = 16'h3330;
defparam \cpu|cpu|A_shift_rot_result~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N28
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~47 (
	.dataa(\cpu|cpu|A_shift_rot_result~45_combout ),
	.datab(\cpu|cpu|A_shift_rot_result~44_combout ),
	.datac(\cpu|cpu|M_rot_fill_bit~q ),
	.datad(\cpu|cpu|A_shift_rot_result~46_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~47_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~47 .lut_mask = 16'hF0EE;
defparam \cpu|cpu|A_shift_rot_result~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N29
dffeas \cpu|cpu|A_shift_rot_result[21] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_shift_rot_result~47_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_shift_rot_result [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result[21] .is_wysiwyg = "true";
defparam \cpu|cpu|A_shift_rot_result[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N28
cycloneive_lcell_comb \cpu|cpu|A_slow_ld_byte2_data_aligned_nxt[5]~2 (
	.dataa(\cpu|cpu|A_ctrl_ld_signed~q ),
	.datab(\cpu|cpu|A_slow_ld_data_sign_bit~2_combout ),
	.datac(\cpu|cpu|d_readdata_d1 [21]),
	.datad(\cpu|cpu|A_ld_align_byte2_byte3_fill~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_slow_ld_byte2_data_aligned_nxt[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_slow_ld_byte2_data_aligned_nxt[5]~2 .lut_mask = 16'h88F0;
defparam \cpu|cpu|A_slow_ld_byte2_data_aligned_nxt[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y42_N29
dffeas \cpu|cpu|A_slow_inst_result[21] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_slow_ld_byte2_data_aligned_nxt[5]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_slow_inst_result [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_slow_inst_result[21] .is_wysiwyg = "true";
defparam \cpu|cpu|A_slow_inst_result[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N14
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[21]~40 (
	.dataa(\cpu|cpu|A_wr_data_unfiltered[7]~6_combout ),
	.datab(\cpu|cpu|A_shift_rot_result [21]),
	.datac(\cpu|cpu|A_wr_data_unfiltered[12]~9_combout ),
	.datad(\cpu|cpu|A_slow_inst_result [21]),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[21]~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[21]~40 .lut_mask = 16'hE5E0;
defparam \cpu|cpu|A_wr_data_unfiltered[21]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N12
cycloneive_lcell_comb \cpu|cpu|M_inst_result[21]~17 (
	.dataa(\cpu|cpu|M_inst_result[8]~1_combout ),
	.datab(\cpu|cpu|M_ctrl_ld~q ),
	.datac(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [21]),
	.datad(\cpu|cpu|M_alu_result [21]),
	.cin(gnd),
	.combout(\cpu|cpu|M_inst_result[21]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_inst_result[21]~17 .lut_mask = 16'h5140;
defparam \cpu|cpu|M_inst_result[21]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y45_N13
dffeas \cpu|cpu|A_inst_result[21] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_inst_result[21]~17_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_inst_result [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_inst_result[21] .is_wysiwyg = "true";
defparam \cpu|cpu|A_inst_result[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N28
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[21]~41 (
	.dataa(\cpu|cpu|A_wr_data_unfiltered[7]~6_combout ),
	.datab(\cpu|cpu|Add12~10_combout ),
	.datac(\cpu|cpu|A_wr_data_unfiltered[21]~40_combout ),
	.datad(\cpu|cpu|A_inst_result [21]),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[21]~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[21]~41 .lut_mask = 16'hF858;
defparam \cpu|cpu|A_wr_data_unfiltered[21]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N14
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[21]~42 (
	.dataa(\cpu|cpu|A_wr_data_unfiltered[21]~41_combout ),
	.datab(\cpu|cpu|A_ctrl_ld_signed~q ),
	.datac(\cpu|cpu|A_data_ram_ld_align_sign_bit~q ),
	.datad(\cpu|cpu|A_wr_data_unfiltered[16]~8_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[21]~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[21]~42 .lut_mask = 16'hC0AA;
defparam \cpu|cpu|A_wr_data_unfiltered[21]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N24
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[16]~85 (
	.dataa(\cpu|cpu|D_src2_reg[23]~24_combout ),
	.datab(\cpu|cpu|D_src2_reg[16]~84_combout ),
	.datac(\cpu|cpu|W_wr_data [16]),
	.datad(\cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[16]~85_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[16]~85 .lut_mask = 16'hE6C4;
defparam \cpu|cpu|D_src2_reg[16]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N8
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[16]~116 (
	.dataa(\cpu|cpu|E_alu_result [16]),
	.datab(\cpu|cpu|Equal314~1_combout ),
	.datac(\cpu|cpu|D_src2_hazard_E~combout ),
	.datad(\cpu|cpu|D_src2_reg[16]~85_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[16]~116_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[16]~116 .lut_mask = 16'h2320;
defparam \cpu|cpu|D_src2_reg[16]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y45_N9
dffeas \cpu|cpu|E_src2_reg[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_src2_reg[16]~116_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2_reg[16] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N28
cycloneive_lcell_comb \cpu|cpu|E_st_data[16]~0 (
	.dataa(\cpu|cpu|E_src2_reg [0]),
	.datab(\cpu|cpu|E_ctrl_mem16~q ),
	.datac(\cpu|cpu|E_ctrl_mem8~q ),
	.datad(\cpu|cpu|E_src2_reg [16]),
	.cin(gnd),
	.combout(\cpu|cpu|E_st_data[16]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_st_data[16]~0 .lut_mask = 16'hABA8;
defparam \cpu|cpu|E_st_data[16]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N29
dffeas \cpu|cpu|M_st_data[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_st_data[16]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_st_data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_st_data[16] .is_wysiwyg = "true";
defparam \cpu|cpu|M_st_data[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y38_N1
dffeas \cpu|cpu|A_st_data[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_st_data [16]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_st_data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_st_data[16] .is_wysiwyg = "true";
defparam \cpu|cpu|A_st_data[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N19
dffeas \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout ),
	.asdata(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jtag_uart|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [16]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N4
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~4 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~4_combout  = (\mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30] & ((\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]) # 
// ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [16])))) # (!\mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30] & 
// (((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [16]))))

	.dataa(\mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]),
	.datab(\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datac(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [16]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~4_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~4 .lut_mask = 16'hF888;
defparam \mm_interconnect_0|rsp_mux|src_payload~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y27_N0
cycloneive_ram_block \onchip_ram|the_altsyncram|auto_generated|ram_block1a16 (
	.portawe(\onchip_ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\onchip_ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mm_interconnect_0|cmd_mux_003|src_payload~1_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_003|src_data [50],\mm_interconnect_0|cmd_mux_003|src_data [49],\mm_interconnect_0|cmd_mux_003|src_data [48],\mm_interconnect_0|cmd_mux_003|src_data [47],\mm_interconnect_0|cmd_mux_003|src_data [46],\mm_interconnect_0|cmd_mux_003|src_data [45],
\mm_interconnect_0|cmd_mux_003|src_data [44],\mm_interconnect_0|cmd_mux_003|src_data [43],\mm_interconnect_0|cmd_mux_003|src_data [42],\mm_interconnect_0|cmd_mux_003|src_data [41],\mm_interconnect_0|cmd_mux_003|src_data [40],\mm_interconnect_0|cmd_mux_003|src_data [39],
\mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a16 .clk0_input_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a16 .init_file = "Nios_onchip_ram.hex";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a16 .logical_ram_name = "Nios_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|ALTSYNCRAM";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_byte_enable_mask_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_byte_size = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 10240;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N24
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_data[16]~1 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_data[16]~1_combout  = (\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\onchip_ram|the_altsyncram|auto_generated|ram_block1a48~portadataout ))) # (!\onchip_ram|the_altsyncram|auto_generated|address_reg_a 
// [0] & (\onchip_ram|the_altsyncram|auto_generated|ram_block1a16~portadataout ))

	.dataa(\onchip_ram|the_altsyncram|auto_generated|ram_block1a16~portadataout ),
	.datab(gnd),
	.datac(\onchip_ram|the_altsyncram|auto_generated|ram_block1a48~portadataout ),
	.datad(\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_data[16]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_data[16]~1 .lut_mask = 16'hF0AA;
defparam \mm_interconnect_0|rsp_mux_001|src_data[16]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N8
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~0 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address [8]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~0 .lut_mask = 16'hE222;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N9
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[16] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N31
dffeas \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata [16]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [16]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[16] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N30
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~3 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~3_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [16] & (\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// ((!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ) # (!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ))))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [16]),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~3_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~3 .lut_mask = 16'h7000;
defparam \mm_interconnect_0|rsp_mux|src_payload~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N8
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~5 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~5_combout  = (\mm_interconnect_0|rsp_mux|src_payload~4_combout ) # ((\mm_interconnect_0|rsp_mux|src_payload~3_combout ) # ((\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// \mm_interconnect_0|rsp_mux_001|src_data[16]~1_combout )))

	.dataa(\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(\mm_interconnect_0|rsp_mux|src_payload~4_combout ),
	.datac(\mm_interconnect_0|rsp_mux_001|src_data[16]~1_combout ),
	.datad(\mm_interconnect_0|rsp_mux|src_payload~3_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~5_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~5 .lut_mask = 16'hFFEC;
defparam \mm_interconnect_0|rsp_mux|src_payload~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N9
dffeas \cpu|cpu|d_readdata_d1[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_payload~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_readdata_d1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_readdata_d1[16] .is_wysiwyg = "true";
defparam \cpu|cpu|d_readdata_d1[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N0
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_data[16]~16 (
	.dataa(\cpu|cpu|A_dc_fill_active~q ),
	.datab(\cpu|cpu|A_dc_fill_wr_data[23]~3_combout ),
	.datac(\cpu|cpu|A_st_data [16]),
	.datad(\cpu|cpu|d_readdata_d1 [16]),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_data[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_data[16]~16 .lut_mask = 16'hA280;
defparam \cpu|cpu|dc_data_wr_port_data[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N10
cycloneive_lcell_comb \cpu|cpu|M_dc_st_data[16]~8 (
	.dataa(gnd),
	.datab(\cpu|cpu|M_ctrl_dc_index_nowb_inv~q ),
	.datac(\cpu|cpu|M_st_data [16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|M_dc_st_data[16]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_dc_st_data[16]~8 .lut_mask = 16'h3030;
defparam \cpu|cpu|M_dc_st_data[16]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y38_N11
dffeas \cpu|cpu|A_dc_st_data[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_dc_st_data[16]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_st_data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_st_data[16] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_st_data[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N20
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_data[16]~17 (
	.dataa(\cpu|cpu|A_dc_fill_active~q ),
	.datab(\cpu|cpu|dc_data_wr_port_data[16]~16_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|A_dc_st_data [16]),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_data[16]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_data[16]~17 .lut_mask = 16'hDDCC;
defparam \cpu|cpu|dc_data_wr_port_data[16]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N30
cycloneive_lcell_comb \cpu|cpu|A_dc_xfer_wr_data[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_xfer_wr_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_wr_data[3]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|cpu|A_dc_xfer_wr_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y38_N31
dffeas \cpu|cpu|A_dc_xfer_wr_data[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_xfer_wr_data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_xfer_wr_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_wr_data[3] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_xfer_wr_data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y38_N29
dffeas \cpu|cpu|d_writedata[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_writedata[7]~7_combout ),
	.asdata(\cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|q_b [7]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|A_dc_wb_update_av_writedata~combout ),
	.ena(\cpu|cpu|d_writedata[23]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_writedata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_writedata[7] .is_wysiwyg = "true";
defparam \cpu|cpu|d_writedata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N24
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~23 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~23_combout  = (\cpu|cpu|d_writedata [7] & \mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(gnd),
	.datab(\cpu|cpu|d_writedata [7]),
	.datac(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~23_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~23 .lut_mask = 16'hC0C0;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N25
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_payload~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[7] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N0
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~28 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [10]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~28 .lut_mask = 16'hCC8C;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N1
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[10] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N24
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~73 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [10]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg [10]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~73_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~73 .lut_mask = 16'hCACA;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N22
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~74 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~73_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [12]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~74_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~74 .lut_mask = 16'hAE04;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N16
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[12]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[12]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[12]~13 .lut_mask = 16'h00E0;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[12]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y37_N23
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[11] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N12
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~21 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [5]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~21 .lut_mask = 16'hF0D0;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N13
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[5] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N6
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~61 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [5]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg [5]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~61_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~61 .lut_mask = 16'hEE22;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N0
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~62 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~61_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [7]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~62_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~62 .lut_mask = 16'hAE04;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y37_N1
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[6] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N6
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [6]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[6]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N7
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[6] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N8
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~23 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [6]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~23 .lut_mask = 16'hCCC4;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N9
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[6] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N2
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|Mux30~0 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg [6]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|Mux30~0 .lut_mask = 16'h0E02;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N30
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[7]~8 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|Mux30~0_combout ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[7]~8 .lut_mask = 16'hE2E2;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N20
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[7]~feeder (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[7]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[7]~feeder .lut_mask = 16'hAAAA;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y37_N21
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[7]~feeder_combout ),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[7] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y37_N3
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[7] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N30
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~25 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [7]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~25 .lut_mask = 16'hF0B0;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N31
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[7] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N24
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~67 (
	.dataa(gnd),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg [7]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [7]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~67_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~67 .lut_mask = 16'hCCF0;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N4
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~68 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [9]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~67_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~68_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~68 .lut_mask = 16'hAA0C;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y37_N5
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[8] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N4
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [8]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[8]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y37_N5
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[8] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N30
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~26 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [8]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~26 .lut_mask = 16'hFD00;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N31
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[8] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N12
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|cfgrom_readdata[8]~1 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg [3]),
	.datab(gnd),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg [4]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg [2]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|cfgrom_readdata[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|cfgrom_readdata[8]~1 .lut_mask = 16'h0A50;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|cfgrom_readdata[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N18
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[8]~9 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8]),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|cfgrom_readdata[8]~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[8]~9 .lut_mask = 16'hDD88;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N0
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [11]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[11]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y37_N1
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[11] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N2
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[16]~17 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_rd_d1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[16]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[16]~17 .lut_mask = 16'hDCDC;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[16]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N19
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[8]~9_combout ),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[16]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[8] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N0
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~69 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg [8]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [8]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~69_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~69 .lut_mask = 16'hAFA0;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N26
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~70 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [10]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~69_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~70_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~70 .lut_mask = 16'h8D88;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y37_N27
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[9] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N6
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [9]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[9]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y37_N7
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[9] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N2
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~27 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [9]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~27 .lut_mask = 16'hA8AA;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N3
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[9] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N28
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~71 (
	.dataa(gnd),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg [9]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [9]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~71_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~71 .lut_mask = 16'hCFC0;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N8
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~72 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [11]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~71_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~72_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~72 .lut_mask = 16'hAA0C;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y37_N9
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[10] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y37_N27
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[10] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N2
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~30 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [10]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~30 .lut_mask = 16'hEC20;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N3
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[7] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N10
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[7]~22 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata [7]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [7]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[7]~22 .lut_mask = 16'hEE22;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[7]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N20
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~28 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [9]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~28 .lut_mask = 16'hEA40;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N21
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[6] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N12
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~31 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~31_combout  = (\mm_interconnect_0|cmd_mux_002|saved_grant [0] & \cpu|cpu|d_writedata [6])

	.dataa(gnd),
	.datab(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(\cpu|cpu|d_writedata [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~31_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~31 .lut_mask = 16'hC0C0;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N13
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_payload~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[6] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N30
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[6]~30 (
	.dataa(gnd),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [6]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata [6]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[6]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[6]~30 .lut_mask = 16'hF3C0;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[6]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N2
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Equal0~3 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg [3]),
	.datab(gnd),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg [4]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg [2]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Equal0~3 .lut_mask = 16'h0005;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N8
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[5]~7 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5]),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Equal0~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[5]~7 .lut_mask = 16'hDD88;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N9
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[5]~7_combout ),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[5] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N20
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~32 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~32_combout  = (\cpu|cpu|d_writedata [5] & \mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|d_writedata [5]),
	.datad(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~32_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~32 .lut_mask = 16'hF000;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N21
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_payload~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[5] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N22
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[5]~31 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [5]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata [5]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[5]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[5]~31 .lut_mask = 16'hF5A0;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[5]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N10
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[3]~2 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [3]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Equal0~1_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[3]~2 .lut_mask = 16'hAACC;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N11
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[3]~2_combout ),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[3] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N16
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[3]~5 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [3]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata [3]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[3]~5 .lut_mask = 16'hF5A0;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N18
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[4]~5 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Equal0~0_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[4]~5 .lut_mask = 16'hEE44;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N19
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[4]~5_combout ),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[4] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N18
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [0]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[0]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y38_N19
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[0] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N28
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~0 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datab(gnd),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [0]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~0 .lut_mask = 16'hFA00;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N29
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[0] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N24
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~11 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg [0]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~11 .lut_mask = 16'hEE22;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N14
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~12 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~11_combout ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~12 .lut_mask = 16'hCC0A;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y37_N15
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[1] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N28
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [1]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[1]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y38_N29
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[1] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N6
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~2 (
	.dataa(gnd),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [1]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~2 .lut_mask = 16'hFC00;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N7
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[1] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N24
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~14 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [1]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg [1]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~14 .lut_mask = 16'hFC30;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N30
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~15 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~14_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [3]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~15 .lut_mask = 16'hAE04;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y37_N31
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[2] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y38_N3
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[2] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N22
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~3 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datab(gnd),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [2]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~3 .lut_mask = 16'hFA00;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N23
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[2] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N18
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~16 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [2]),
	.datab(gnd),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~16 .lut_mask = 16'hF0AA;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N12
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~17 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~16_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [4]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~17 .lut_mask = 16'hAE04;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y37_N13
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[3] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y37_N15
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[3] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N10
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~6 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [3]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~6 .lut_mask = 16'hF0B0;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N11
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[3] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N16
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~28 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg [3]),
	.datab(gnd),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~28 .lut_mask = 16'hAAF0;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N10
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~29 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~28_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [5]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~29 .lut_mask = 16'hAE04;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y37_N11
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[4] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N8
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [4]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[4]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y37_N9
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[4] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N16
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~11 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [4]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~11 .lut_mask = 16'hF0B0;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N17
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[4] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N2
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~41 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [4]),
	.datab(gnd),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~41 .lut_mask = 16'hF0AA;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N28
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~42 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~41_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [6]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~42 .lut_mask = 16'hAE04;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y37_N29
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[5] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N22
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [5]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[5]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y37_N23
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[5] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y38_N1
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[2]~1_combout ),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[2] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N30
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~4 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~4_combout  = (\cpu|cpu|d_writedata [2] & \mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(\cpu|cpu|d_writedata [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~4_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~4 .lut_mask = 16'hAA00;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N31
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_payload~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[2] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N22
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[2]~2 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [2]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata [2]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[2]~2 .lut_mask = 16'hF5A0;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N0
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[1]~0 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Equal0~0_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[1]~0 .lut_mask = 16'hEE44;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N1
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[1]~0_combout ),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[1] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N24
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~3 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~3_combout  = (\mm_interconnect_0|cmd_mux_002|saved_grant [0] & \cpu|cpu|d_writedata [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\cpu|cpu|d_writedata [1]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~3_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~3 .lut_mask = 16'hF000;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N25
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_payload~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[1] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N2
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[1]~1 (
	.dataa(gnd),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [1]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata [1]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[1]~1 .lut_mask = 16'hF3C0;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N21
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[2]~feeder_combout ),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[2] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y34_N19
dffeas \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata [2]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N18
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~59 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~59_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [2] & 
// ((!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ) # (!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ))))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [2]),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~59_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~59 .lut_mask = 16'h40C0;
defparam \mm_interconnect_0|rsp_mux|src_payload~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N20
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_data[2]~13 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[2]~13_combout  = (\mm_interconnect_0|rsp_mux|src_data[2]~12_combout ) # ((\mm_interconnect_0|rsp_mux|src_payload~59_combout ) # ((\mm_interconnect_0|rsp_mux_001|src_data[2]~30_combout  & 
// \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )))

	.dataa(\mm_interconnect_0|rsp_mux_001|src_data[2]~30_combout ),
	.datab(\mm_interconnect_0|rsp_mux|src_data[2]~12_combout ),
	.datac(\mm_interconnect_0|rsp_mux|src_payload~59_combout ),
	.datad(\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[2]~13 .lut_mask = 16'hFEFC;
defparam \mm_interconnect_0|rsp_mux|src_data[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N21
dffeas \cpu|cpu|d_readdata_d1[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_data[2]~13_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_readdata_d1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_readdata_d1[2] .is_wysiwyg = "true";
defparam \cpu|cpu|d_readdata_d1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N16
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_data[2]~4 (
	.dataa(\cpu|cpu|A_dc_fill_active~q ),
	.datab(\cpu|cpu|d_readdata_d1 [2]),
	.datac(\cpu|cpu|A_st_data [2]),
	.datad(\cpu|cpu|A_dc_fill_wr_data[7]~2_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_data[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_data[2]~4 .lut_mask = 16'hA088;
defparam \cpu|cpu|dc_data_wr_port_data[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N10
cycloneive_lcell_comb \cpu|cpu|M_dc_st_data[2]~2 (
	.dataa(gnd),
	.datab(\cpu|cpu|M_ctrl_dc_index_nowb_inv~q ),
	.datac(\cpu|cpu|M_st_data [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|M_dc_st_data[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_dc_st_data[2]~2 .lut_mask = 16'h3030;
defparam \cpu|cpu|M_dc_st_data[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N11
dffeas \cpu|cpu|A_dc_st_data[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_dc_st_data[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_st_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_st_data[2] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_st_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N28
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_data[2]~5 (
	.dataa(\cpu|cpu|A_dc_fill_active~q ),
	.datab(\cpu|cpu|dc_data_wr_port_data[2]~4_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|A_dc_st_data [2]),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_data[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_data[2]~5 .lut_mask = 16'hDDCC;
defparam \cpu|cpu|dc_data_wr_port_data[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N14
cycloneive_lcell_comb \cpu|cpu|M_inst_result[20]~18 (
	.dataa(\cpu|cpu|M_ctrl_ld~q ),
	.datab(\cpu|cpu|M_alu_result [20]),
	.datac(\cpu|cpu|M_inst_result[8]~1_combout ),
	.datad(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [20]),
	.cin(gnd),
	.combout(\cpu|cpu|M_inst_result[20]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_inst_result[20]~18 .lut_mask = 16'h0E04;
defparam \cpu|cpu|M_inst_result[20]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N15
dffeas \cpu|cpu|A_inst_result[20] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_inst_result[20]~18_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_inst_result [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_inst_result[20] .is_wysiwyg = "true";
defparam \cpu|cpu|A_inst_result[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N4
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~50 (
	.dataa(\cpu|cpu|M_rot_mask [4]),
	.datab(\cpu|cpu|M_rot_sel_fill2~q ),
	.datac(\cpu|cpu|M_rot_pass2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~50_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~50 .lut_mask = 16'h0E0E;
defparam \cpu|cpu|A_shift_rot_result~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N26
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~49 (
	.dataa(\cpu|cpu|M_rot_prestep2 [4]),
	.datab(\cpu|cpu|M_rot_rn [3]),
	.datac(\cpu|cpu|M_rot_prestep2 [28]),
	.datad(\cpu|cpu|M_rot_rn [4]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~49_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~49 .lut_mask = 16'hE200;
defparam \cpu|cpu|A_shift_rot_result~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N0
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~48 (
	.dataa(\cpu|cpu|M_rot_rn [4]),
	.datab(\cpu|cpu|M_rot_rn [3]),
	.datac(\cpu|cpu|M_rot_prestep2 [12]),
	.datad(\cpu|cpu|M_rot_prestep2 [20]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~48_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~48 .lut_mask = 16'h5140;
defparam \cpu|cpu|A_shift_rot_result~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N4
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~51 (
	.dataa(\cpu|cpu|A_shift_rot_result~50_combout ),
	.datab(\cpu|cpu|M_rot_fill_bit~q ),
	.datac(\cpu|cpu|A_shift_rot_result~49_combout ),
	.datad(\cpu|cpu|A_shift_rot_result~48_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~51_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~51 .lut_mask = 16'hDDD8;
defparam \cpu|cpu|A_shift_rot_result~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y43_N5
dffeas \cpu|cpu|A_shift_rot_result[20] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_shift_rot_result~51_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_shift_rot_result [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result[20] .is_wysiwyg = "true";
defparam \cpu|cpu|A_shift_rot_result[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N0
cycloneive_lcell_comb \cpu|cpu|A_slow_ld_byte2_data_aligned_nxt[4]~3 (
	.dataa(\cpu|cpu|A_ld_align_byte2_byte3_fill~q ),
	.datab(\cpu|cpu|A_slow_ld_data_sign_bit~2_combout ),
	.datac(\cpu|cpu|A_ctrl_ld_signed~q ),
	.datad(\cpu|cpu|d_readdata_d1 [20]),
	.cin(gnd),
	.combout(\cpu|cpu|A_slow_ld_byte2_data_aligned_nxt[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_slow_ld_byte2_data_aligned_nxt[4]~3 .lut_mask = 16'hD580;
defparam \cpu|cpu|A_slow_ld_byte2_data_aligned_nxt[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y42_N1
dffeas \cpu|cpu|A_slow_inst_result[20] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_slow_ld_byte2_data_aligned_nxt[4]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_slow_inst_result [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_slow_inst_result[20] .is_wysiwyg = "true";
defparam \cpu|cpu|A_slow_inst_result[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N24
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[20]~43 (
	.dataa(\cpu|cpu|A_shift_rot_result [20]),
	.datab(\cpu|cpu|A_wr_data_unfiltered[7]~6_combout ),
	.datac(\cpu|cpu|A_wr_data_unfiltered[12]~9_combout ),
	.datad(\cpu|cpu|A_slow_inst_result [20]),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[20]~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[20]~43 .lut_mask = 16'hE3E0;
defparam \cpu|cpu|A_wr_data_unfiltered[20]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N28
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[20]~44 (
	.dataa(\cpu|cpu|A_inst_result [20]),
	.datab(\cpu|cpu|Add12~8_combout ),
	.datac(\cpu|cpu|A_wr_data_unfiltered[20]~43_combout ),
	.datad(\cpu|cpu|A_wr_data_unfiltered[7]~6_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[20]~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[20]~44 .lut_mask = 16'hACF0;
defparam \cpu|cpu|A_wr_data_unfiltered[20]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N30
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[20]~45 (
	.dataa(\cpu|cpu|A_ctrl_ld_signed~q ),
	.datab(\cpu|cpu|A_data_ram_ld_align_sign_bit~q ),
	.datac(\cpu|cpu|A_wr_data_unfiltered[16]~8_combout ),
	.datad(\cpu|cpu|A_wr_data_unfiltered[20]~44_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[20]~45_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[20]~45 .lut_mask = 16'h8F80;
defparam \cpu|cpu|A_wr_data_unfiltered[20]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N22
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[14]~89 (
	.dataa(\cpu|cpu|D_src2_reg[14]~88_combout ),
	.datab(\cpu|cpu|W_wr_data [14]),
	.datac(\cpu|cpu|D_src2_reg[23]~24_combout ),
	.datad(\cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[14]~89_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[14]~89 .lut_mask = 16'hDA8A;
defparam \cpu|cpu|D_src2_reg[14]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N0
cycloneive_lcell_comb \cpu|cpu|E_src2[14]~3 (
	.dataa(\cpu|cpu|D_src2_hazard_E~combout ),
	.datab(\cpu|cpu|D_src2_reg[14]~89_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|E_alu_result [14]),
	.cin(gnd),
	.combout(\cpu|cpu|E_src2[14]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src2[14]~3 .lut_mask = 16'hEE44;
defparam \cpu|cpu|E_src2[14]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y45_N1
dffeas \cpu|cpu|E_src2[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_src2[14]~3_combout ),
	.asdata(\cpu|cpu|D_iw [20]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|D_src2[5]~2_combout ),
	.sload(\cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2[14] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y45_N5
dffeas \cpu|cpu|A_mul_s1[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_mul_s1[2]~20_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mul_s1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mul_s1[2] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mul_s1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N16
cycloneive_lcell_comb \cpu|cpu|A_slow_ld_byte2_data_aligned_nxt[2]~5 (
	.dataa(\cpu|cpu|A_ctrl_ld_signed~q ),
	.datab(\cpu|cpu|d_readdata_d1 [18]),
	.datac(\cpu|cpu|A_slow_ld_data_sign_bit~2_combout ),
	.datad(\cpu|cpu|A_ld_align_byte2_byte3_fill~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_slow_ld_byte2_data_aligned_nxt[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_slow_ld_byte2_data_aligned_nxt[2]~5 .lut_mask = 16'hA0CC;
defparam \cpu|cpu|A_slow_ld_byte2_data_aligned_nxt[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y42_N17
dffeas \cpu|cpu|A_slow_inst_result[18] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_slow_ld_byte2_data_aligned_nxt[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_slow_inst_result [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_slow_inst_result[18] .is_wysiwyg = "true";
defparam \cpu|cpu|A_slow_inst_result[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N30
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~56 (
	.dataa(\cpu|cpu|M_rot_rn [4]),
	.datab(\cpu|cpu|M_rot_prestep2 [10]),
	.datac(\cpu|cpu|M_rot_rn [3]),
	.datad(\cpu|cpu|M_rot_prestep2 [18]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~56_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~56 .lut_mask = 16'h4540;
defparam \cpu|cpu|A_shift_rot_result~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N8
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~57 (
	.dataa(\cpu|cpu|M_rot_rn [4]),
	.datab(\cpu|cpu|M_rot_prestep2 [26]),
	.datac(\cpu|cpu|M_rot_rn [3]),
	.datad(\cpu|cpu|M_rot_prestep2 [2]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~57_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~57 .lut_mask = 16'h8A80;
defparam \cpu|cpu|A_shift_rot_result~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N10
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~58 (
	.dataa(\cpu|cpu|M_rot_pass2~q ),
	.datab(\cpu|cpu|M_rot_sel_fill2~q ),
	.datac(gnd),
	.datad(\cpu|cpu|M_rot_mask [2]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~58_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~58 .lut_mask = 16'h5544;
defparam \cpu|cpu|A_shift_rot_result~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N26
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~59 (
	.dataa(\cpu|cpu|A_shift_rot_result~56_combout ),
	.datab(\cpu|cpu|A_shift_rot_result~57_combout ),
	.datac(\cpu|cpu|M_rot_fill_bit~q ),
	.datad(\cpu|cpu|A_shift_rot_result~58_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~59_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~59 .lut_mask = 16'hF0EE;
defparam \cpu|cpu|A_shift_rot_result~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y45_N27
dffeas \cpu|cpu|A_shift_rot_result[18] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_shift_rot_result~59_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_shift_rot_result [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result[18] .is_wysiwyg = "true";
defparam \cpu|cpu|A_shift_rot_result[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N22
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[18]~49 (
	.dataa(\cpu|cpu|A_wr_data_unfiltered[12]~9_combout ),
	.datab(\cpu|cpu|A_wr_data_unfiltered[7]~6_combout ),
	.datac(\cpu|cpu|A_slow_inst_result [18]),
	.datad(\cpu|cpu|A_shift_rot_result [18]),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[18]~49_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[18]~49 .lut_mask = 16'hBA98;
defparam \cpu|cpu|A_wr_data_unfiltered[18]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N24
cycloneive_lcell_comb \cpu|cpu|M_inst_result[18]~20 (
	.dataa(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [18]),
	.datab(\cpu|cpu|M_ctrl_ld~q ),
	.datac(\cpu|cpu|M_alu_result [18]),
	.datad(\cpu|cpu|M_inst_result[8]~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|M_inst_result[18]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_inst_result[18]~20 .lut_mask = 16'h00B8;
defparam \cpu|cpu|M_inst_result[18]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y45_N25
dffeas \cpu|cpu|A_inst_result[18] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_inst_result[18]~20_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_inst_result [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_inst_result[18] .is_wysiwyg = "true";
defparam \cpu|cpu|A_inst_result[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N2
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[18]~50 (
	.dataa(\cpu|cpu|Add12~4_combout ),
	.datab(\cpu|cpu|A_wr_data_unfiltered[7]~6_combout ),
	.datac(\cpu|cpu|A_wr_data_unfiltered[18]~49_combout ),
	.datad(\cpu|cpu|A_inst_result [18]),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[18]~50_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[18]~50 .lut_mask = 16'hF838;
defparam \cpu|cpu|A_wr_data_unfiltered[18]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N6
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[18]~51 (
	.dataa(\cpu|cpu|A_ctrl_ld_signed~q ),
	.datab(\cpu|cpu|A_data_ram_ld_align_sign_bit~q ),
	.datac(\cpu|cpu|A_wr_data_unfiltered[16]~8_combout ),
	.datad(\cpu|cpu|A_wr_data_unfiltered[18]~50_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[18]~51_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[18]~51 .lut_mask = 16'h8F80;
defparam \cpu|cpu|A_wr_data_unfiltered[18]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N8
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[22]~29 (
	.dataa(\cpu|cpu|A_wr_data_unfiltered[22]~39_combout ),
	.datab(\cpu|cpu|E_src1[7]~0_combout ),
	.datac(\cpu|cpu|E_src1[7]~1_combout ),
	.datad(\cpu|cpu|M_alu_result [22]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[22]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[22]~29 .lut_mask = 16'hF2C2;
defparam \cpu|cpu|D_src1_reg[22]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N10
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[22]~30 (
	.dataa(\cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [22]),
	.datab(\cpu|cpu|W_wr_data [22]),
	.datac(\cpu|cpu|E_src1[7]~0_combout ),
	.datad(\cpu|cpu|D_src1_reg[22]~29_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[22]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[22]~30 .lut_mask = 16'hCFA0;
defparam \cpu|cpu|D_src1_reg[22]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N18
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[22]~31 (
	.dataa(\cpu|cpu|D_src1_reg[22]~30_combout ),
	.datab(\cpu|cpu|E_alu_result [22]),
	.datac(\cpu|cpu|D_src1_reg[31]~1_combout ),
	.datad(\cpu|cpu|D_src1_reg[31]~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[22]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[22]~31 .lut_mask = 16'hEAC0;
defparam \cpu|cpu|D_src1_reg[22]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y46_N19
dffeas \cpu|cpu|E_src1[22]~_Duplicate_1 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_src1_reg[22]~31_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src1[22]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src1[22]~_Duplicate_1 .is_wysiwyg = "true";
defparam \cpu|cpu|E_src1[22]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N28
cycloneive_lcell_comb \cpu|cpu|Add8~78 (
	.dataa(\cpu|cpu|Add8~9_combout ),
	.datab(\cpu|cpu|E_src1[22]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add8~77 ),
	.combout(\cpu|cpu|Add8~78_combout ),
	.cout(\cpu|cpu|Add8~79 ));
// synopsys translate_off
defparam \cpu|cpu|Add8~78 .lut_mask = 16'h9617;
defparam \cpu|cpu|Add8~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N16
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[22]~64 (
	.dataa(\cpu|cpu|E_ctrl_logic~q ),
	.datab(\cpu|cpu|D_src2_reg[22]~63_combout ),
	.datac(\cpu|cpu|D_src2_hazard_E~combout ),
	.datad(\cpu|cpu|E_logic_result[22]~10_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[22]~64_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[22]~64 .lut_mask = 16'hAC0C;
defparam \cpu|cpu|D_src2_reg[22]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N26
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[22]~65 (
	.dataa(\cpu|cpu|E_alu_result~0_combout ),
	.datab(\cpu|cpu|D_src2_hazard_E~combout ),
	.datac(\cpu|cpu|Add8~78_combout ),
	.datad(\cpu|cpu|D_src2_reg[22]~64_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[22]~65_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[22]~65 .lut_mask = 16'hFF40;
defparam \cpu|cpu|D_src2_reg[22]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y46_N21
dffeas \cpu|cpu|E_src2[22] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_src2[22]~9_combout ),
	.asdata(\cpu|cpu|D_src2_reg[22]~65_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|D_src2[16]~1_combout ),
	.sload(!\cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2[22] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N22
cycloneive_lcell_comb \cpu|cpu|Add8~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|E_src2 [22]),
	.datad(\cpu|cpu|E_ctrl_alu_subtract~q ),
	.cin(gnd),
	.combout(\cpu|cpu|Add8~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add8~9 .lut_mask = 16'h0FF0;
defparam \cpu|cpu|Add8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N30
cycloneive_lcell_comb \cpu|cpu|Add8~80 (
	.dataa(\cpu|cpu|Add8~8_combout ),
	.datab(\cpu|cpu|E_src1[23]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add8~79 ),
	.combout(\cpu|cpu|Add8~80_combout ),
	.cout(\cpu|cpu|Add8~81 ));
// synopsys translate_off
defparam \cpu|cpu|Add8~80 .lut_mask = 16'h698E;
defparam \cpu|cpu|Add8~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N0
cycloneive_lcell_comb \cpu|cpu|Add8~82 (
	.dataa(\cpu|cpu|Add8~7_combout ),
	.datab(\cpu|cpu|E_src1[24]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add8~81 ),
	.combout(\cpu|cpu|Add8~82_combout ),
	.cout(\cpu|cpu|Add8~83 ));
// synopsys translate_off
defparam \cpu|cpu|Add8~82 .lut_mask = 16'h9617;
defparam \cpu|cpu|Add8~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N28
cycloneive_lcell_comb \cpu|cpu|E_logic_result[24]~12 (
	.dataa(\cpu|cpu|E_logic_op [1]),
	.datab(\cpu|cpu|E_src2 [24]),
	.datac(\cpu|cpu|E_src1[24]~_Duplicate_1_q ),
	.datad(\cpu|cpu|E_logic_op [0]),
	.cin(gnd),
	.combout(\cpu|cpu|E_logic_result[24]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_logic_result[24]~12 .lut_mask = 16'h68A9;
defparam \cpu|cpu|E_logic_result[24]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N24
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[24]~56 (
	.dataa(\cpu|cpu|D_src2_reg[24]~55_combout ),
	.datab(\cpu|cpu|D_src2_hazard_E~combout ),
	.datac(\cpu|cpu|E_logic_result[24]~12_combout ),
	.datad(\cpu|cpu|E_ctrl_logic~q ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[24]~56_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[24]~56 .lut_mask = 16'hE222;
defparam \cpu|cpu|D_src2_reg[24]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N10
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[24]~57 (
	.dataa(\cpu|cpu|E_alu_result~0_combout ),
	.datab(\cpu|cpu|D_src2_hazard_E~combout ),
	.datac(\cpu|cpu|Add8~82_combout ),
	.datad(\cpu|cpu|D_src2_reg[24]~56_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[24]~57_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[24]~57 .lut_mask = 16'hFF40;
defparam \cpu|cpu|D_src2_reg[24]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y47_N23
dffeas \cpu|cpu|E_src2[24] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_src2[24]~11_combout ),
	.asdata(\cpu|cpu|D_src2_reg[24]~57_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|D_src2[16]~1_combout ),
	.sload(!\cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2[24] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N8
cycloneive_lcell_comb \cpu|cpu|Add8~7 (
	.dataa(gnd),
	.datab(\cpu|cpu|E_src2 [24]),
	.datac(gnd),
	.datad(\cpu|cpu|E_ctrl_alu_subtract~q ),
	.cin(gnd),
	.combout(\cpu|cpu|Add8~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add8~7 .lut_mask = 16'h33CC;
defparam \cpu|cpu|Add8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N12
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[25]~50 (
	.dataa(\cpu|cpu|D_src2_reg[23]~24_combout ),
	.datab(\cpu|cpu|D_src2_reg[23]~25_combout ),
	.datac(\cpu|cpu|A_wr_data_unfiltered[25]~30_combout ),
	.datad(\cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[25]~50_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[25]~50 .lut_mask = 16'hBA98;
defparam \cpu|cpu|D_src2_reg[25]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y45_N13
dffeas \cpu|cpu|W_wr_data[25] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|A_wr_data_unfiltered[25]~30_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_wr_data [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_wr_data[25] .is_wysiwyg = "true";
defparam \cpu|cpu|W_wr_data[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N6
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[25]~51 (
	.dataa(\cpu|cpu|D_src2_reg[25]~50_combout ),
	.datab(\cpu|cpu|D_src2_reg[23]~25_combout ),
	.datac(\cpu|cpu|W_wr_data [25]),
	.datad(\cpu|cpu|M_alu_result [25]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[25]~51_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[25]~51 .lut_mask = 16'hE6A2;
defparam \cpu|cpu|D_src2_reg[25]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N24
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[25]~52 (
	.dataa(\cpu|cpu|D_src2_hazard_E~combout ),
	.datab(\cpu|cpu|E_logic_result[25]~13_combout ),
	.datac(\cpu|cpu|E_ctrl_logic~q ),
	.datad(\cpu|cpu|D_src2_reg[25]~51_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[25]~52_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[25]~52 .lut_mask = 16'hD580;
defparam \cpu|cpu|D_src2_reg[25]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N2
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[25]~53 (
	.dataa(\cpu|cpu|D_src2_hazard_E~combout ),
	.datab(\cpu|cpu|Add8~84_combout ),
	.datac(\cpu|cpu|E_alu_result~0_combout ),
	.datad(\cpu|cpu|D_src2_reg[25]~52_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[25]~53_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[25]~53 .lut_mask = 16'hFF08;
defparam \cpu|cpu|D_src2_reg[25]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y46_N3
dffeas \cpu|cpu|E_src2[25] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_src2[25]~12_combout ),
	.asdata(\cpu|cpu|D_src2_reg[25]~53_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|D_src2[16]~1_combout ),
	.sload(!\cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2[25] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N16
cycloneive_lcell_comb \cpu|cpu|E_logic_result[25]~13 (
	.dataa(\cpu|cpu|E_logic_op [0]),
	.datab(\cpu|cpu|E_src2 [25]),
	.datac(\cpu|cpu|E_src1[25]~_Duplicate_1_q ),
	.datad(\cpu|cpu|E_logic_op [1]),
	.cin(gnd),
	.combout(\cpu|cpu|E_logic_result[25]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_logic_result[25]~13 .lut_mask = 16'h7C81;
defparam \cpu|cpu|E_logic_result[25]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N16
cycloneive_lcell_comb \cpu|cpu|E_alu_result[25] (
	.dataa(\cpu|cpu|E_alu_result~0_combout ),
	.datab(\cpu|cpu|E_logic_result[25]~13_combout ),
	.datac(\cpu|cpu|E_ctrl_logic~q ),
	.datad(\cpu|cpu|Add8~84_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_alu_result [25]),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_alu_result[25] .lut_mask = 16'hD5C0;
defparam \cpu|cpu|E_alu_result[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N26
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[25]~130 (
	.dataa(\cpu|cpu|D_src2_hazard_E~combout ),
	.datab(\cpu|cpu|E_alu_result [25]),
	.datac(\cpu|cpu|Equal314~1_combout ),
	.datad(\cpu|cpu|D_src2_reg[25]~51_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[25]~130_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[25]~130 .lut_mask = 16'h0D08;
defparam \cpu|cpu|D_src2_reg[25]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y45_N27
dffeas \cpu|cpu|E_src2_reg[25] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_src2_reg[25]~130_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2_reg[25] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2_reg[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N20
cycloneive_lcell_comb \cpu|cpu|E_st_data[25]~11 (
	.dataa(\cpu|cpu|E_ctrl_mem16~q ),
	.datab(\cpu|cpu|E_src2_reg [9]),
	.datac(gnd),
	.datad(\cpu|cpu|E_src2_reg [25]),
	.cin(gnd),
	.combout(\cpu|cpu|E_st_data[25]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_st_data[25]~11 .lut_mask = 16'hDD88;
defparam \cpu|cpu|E_st_data[25]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N21
dffeas \cpu|cpu|M_st_data[25] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_st_data[25]~11_combout ),
	.asdata(\cpu|cpu|E_src2_reg [1]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|E_ctrl_mem8~q ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_st_data [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_st_data[25] .is_wysiwyg = "true";
defparam \cpu|cpu|M_st_data[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N6
cycloneive_lcell_comb \cpu|cpu|d_writedata[25]~13 (
	.dataa(\cpu|cpu|A_mem_bypass_pending~combout ),
	.datab(\cpu|cpu|M_st_data [25]),
	.datac(gnd),
	.datad(\cpu|cpu|A_st_data [25]),
	.cin(gnd),
	.combout(\cpu|cpu|d_writedata[25]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_writedata[25]~13 .lut_mask = 16'hEE44;
defparam \cpu|cpu|d_writedata[25]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N7
dffeas \cpu|cpu|d_writedata[25] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_writedata[25]~13_combout ),
	.asdata(\cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|q_b [25]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|A_dc_wb_update_av_writedata~combout ),
	.ena(\cpu|cpu|d_writedata[23]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_writedata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_writedata[25] .is_wysiwyg = "true";
defparam \cpu|cpu|d_writedata[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N24
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_003|src_payload~13 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_payload~13_combout  = (\mm_interconnect_0|cmd_mux_003|saved_grant [0] & \cpu|cpu|d_writedata [25])

	.dataa(\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(gnd),
	.datac(\cpu|cpu|d_writedata [25]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_payload~13_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_payload~13 .lut_mask = 16'hA0A0;
defparam \mm_interconnect_0|cmd_mux_003|src_payload~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y24_N0
cycloneive_ram_block \onchip_ram|the_altsyncram|auto_generated|ram_block1a28 (
	.portawe(\onchip_ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\onchip_ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mm_interconnect_0|cmd_mux_003|src_payload~10_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_003|src_data [50],\mm_interconnect_0|cmd_mux_003|src_data [49],\mm_interconnect_0|cmd_mux_003|src_data [48],\mm_interconnect_0|cmd_mux_003|src_data [47],\mm_interconnect_0|cmd_mux_003|src_data [46],\mm_interconnect_0|cmd_mux_003|src_data [45],
\mm_interconnect_0|cmd_mux_003|src_data [44],\mm_interconnect_0|cmd_mux_003|src_data [43],\mm_interconnect_0|cmd_mux_003|src_data [42],\mm_interconnect_0|cmd_mux_003|src_data [41],\mm_interconnect_0|cmd_mux_003|src_data [40],\mm_interconnect_0|cmd_mux_003|src_data [39],
\mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_ram|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a28 .clk0_input_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a28 .init_file = "Nios_onchip_ram.hex";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a28 .logical_ram_name = "Nios_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|ALTSYNCRAM";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_byte_enable_mask_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_byte_size = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 10240;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N24
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_data[28]~10 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_data[28]~10_combout  = (\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0] & (\onchip_ram|the_altsyncram|auto_generated|ram_block1a60 )) # (!\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\onchip_ram|the_altsyncram|auto_generated|ram_block1a28~portadataout )))

	.dataa(\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(gnd),
	.datac(\onchip_ram|the_altsyncram|auto_generated|ram_block1a60 ),
	.datad(\onchip_ram|the_altsyncram|auto_generated|ram_block1a28~portadataout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_data[28]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_data[28]~10 .lut_mask = 16'hF5A0;
defparam \mm_interconnect_0|rsp_mux_001|src_data[28]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N18
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_data[28]~54 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_data[28]~54_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [28] & ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ) # ((\mm_interconnect_0|rsp_mux_001|src_data[28]~10_combout  & 
// \mm_interconnect_0|rsp_demux_003|src1_valid~0_combout )))) # (!\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [28] & (\mm_interconnect_0|rsp_mux_001|src_data[28]~10_combout  & ((\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ))))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [28]),
	.datab(\mm_interconnect_0|rsp_mux_001|src_data[28]~10_combout ),
	.datac(\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datad(\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_data[28]~54_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_data[28]~54 .lut_mask = 16'hECA0;
defparam \mm_interconnect_0|rsp_mux_001|src_data[28]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N19
dffeas \cpu|cpu|i_readdata_d1[28] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_mux_001|src_data[28]~54_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|i_readdata_d1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|i_readdata_d1[28] .is_wysiwyg = "true";
defparam \cpu|cpu|i_readdata_d1[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N30
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_data[29]~53 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_data[29]~53_combout  = (\mm_interconnect_0|rsp_mux_001|src_data[29]~9_combout  & ((\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ) # ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [29])))) # (!\mm_interconnect_0|rsp_mux_001|src_data[29]~9_combout  & (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// ((\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [29]))))

	.dataa(\mm_interconnect_0|rsp_mux_001|src_data[29]~9_combout ),
	.datab(\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datac(\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [29]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_data[29]~53_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_data[29]~53 .lut_mask = 16'hECA0;
defparam \mm_interconnect_0|rsp_mux_001|src_data[29]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N31
dffeas \cpu|cpu|i_readdata_d1[29] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_mux_001|src_data[29]~53_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|i_readdata_d1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|i_readdata_d1[29] .is_wysiwyg = "true";
defparam \cpu|cpu|i_readdata_d1[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N12
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_data[30]~52 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_data[30]~52_combout  = (\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ((\mm_interconnect_0|rsp_mux_001|src_data[30]~8_combout ) # ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [30])))) # (!\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [30])))

	.dataa(\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datab(\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [30]),
	.datad(\mm_interconnect_0|rsp_mux_001|src_data[30]~8_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_data[30]~52_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_data[30]~52 .lut_mask = 16'hEAC0;
defparam \mm_interconnect_0|rsp_mux_001|src_data[30]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N13
dffeas \cpu|cpu|i_readdata_d1[30] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_mux_001|src_data[30]~52_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|i_readdata_d1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|i_readdata_d1[30] .is_wysiwyg = "true";
defparam \cpu|cpu|i_readdata_d1[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N2
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_data[31]~51 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_data[31]~51_combout  = (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ((\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [31]) # ((\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & 
// \mm_interconnect_0|rsp_mux_001|src_data[31]~7_combout )))) # (!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & (\mm_interconnect_0|rsp_mux_001|src_data[31]~7_combout )))

	.dataa(\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datac(\mm_interconnect_0|rsp_mux_001|src_data[31]~7_combout ),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [31]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_data[31]~51_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_data[31]~51 .lut_mask = 16'hEAC0;
defparam \mm_interconnect_0|rsp_mux_001|src_data[31]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N3
dffeas \cpu|cpu|i_readdata_d1[31] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_mux_001|src_data[31]~51_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|i_readdata_d1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|i_readdata_d1[31] .is_wysiwyg = "true";
defparam \cpu|cpu|i_readdata_d1[31] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y40_N0
cycloneive_ram_block \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a17 (
	.portawe(\cpu|cpu|i_readdatavalid_d1~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(!\cpu|cpu|F_stall~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(\clk_clk~inputclkctrl_outclk ),
	.ena0(\cpu|cpu|i_readdatavalid_d1~q ),
	.ena1(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|cpu|i_readdata_d1 [31],\cpu|cpu|i_readdata_d1 [30],\cpu|cpu|i_readdata_d1 [29],\cpu|cpu|i_readdata_d1 [28],\cpu|cpu|i_readdata_d1 [27],\cpu|cpu|i_readdata_d1 [20],\cpu|cpu|i_readdata_d1 [19],\cpu|cpu|i_readdata_d1 [18],\cpu|cpu|i_readdata_d1 [17]}),
	.portaaddr({\cpu|cpu|ic_fill_line [6],\cpu|cpu|ic_fill_line [5],\cpu|cpu|ic_fill_line [4],\cpu|cpu|ic_fill_line [3],\cpu|cpu|ic_fill_line [2],\cpu|cpu|ic_fill_line [1],\cpu|cpu|ic_fill_line [0],\cpu|cpu|ic_fill_dp_offset [2],\cpu|cpu|ic_fill_dp_offset [1],\cpu|cpu|ic_fill_dp_offset [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\cpu|cpu|F_ic_tag_rd_addr_nxt[6]~27_combout ,\cpu|cpu|F_ic_tag_rd_addr_nxt[5]~23_combout ,\cpu|cpu|F_ic_tag_rd_addr_nxt[4]~19_combout ,\cpu|cpu|F_ic_tag_rd_addr_nxt[3]~15_combout ,\cpu|cpu|F_ic_tag_rd_addr_nxt[2]~11_combout ,
\cpu|cpu|F_ic_tag_rd_addr_nxt[1]~7_combout ,\cpu|cpu|F_ic_tag_rd_addr_nxt[0]~3_combout ,\cpu|cpu|F_ic_data_rd_addr_nxt[2]~15_combout ,\cpu|cpu|F_ic_data_rd_addr_nxt[1]~11_combout ,\cpu|cpu|F_ic_data_rd_addr_nxt[0]~7_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a17 .logical_ram_name = "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_ic_data_module:Nios_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM";
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_a_address_width = 10;
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_width = 9;
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_a_last_address = 1023;
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 1024;
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_b_address_width = 10;
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_b_data_width = 9;
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_b_last_address = 1023;
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 1024;
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_b_logical_ram_width = 32;
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X65_Y40_N9
dffeas \cpu|cpu|D_iw[19] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [19]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_iw [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_iw[19] .is_wysiwyg = "true";
defparam \cpu|cpu|D_iw[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N30
cycloneive_lcell_comb \cpu|cpu|D_extra_pc[11]~4 (
	.dataa(\cpu|cpu|Add1~4_combout ),
	.datab(\cpu|cpu|E_ctrl_br_cond_nxt~1_combout ),
	.datac(\cpu|cpu|D_pc_plus_one [11]),
	.datad(\cpu|cpu|D_bht_data [1]),
	.cin(gnd),
	.combout(\cpu|cpu|D_extra_pc[11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_extra_pc[11]~4 .lut_mask = 16'hB8F0;
defparam \cpu|cpu|D_extra_pc[11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N31
dffeas \cpu|cpu|E_extra_pc[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_extra_pc[11]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_extra_pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_extra_pc[11] .is_wysiwyg = "true";
defparam \cpu|cpu|E_extra_pc[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y40_N7
dffeas \cpu|cpu|M_pipe_flush_waddr[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|E_extra_pc [11]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_pipe_flush_waddr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_pipe_flush_waddr[11] .is_wysiwyg = "true";
defparam \cpu|cpu|M_pipe_flush_waddr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N14
cycloneive_lcell_comb \cpu|cpu|F_ctrl_br_uncond~0 (
	.dataa(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [1]),
	.cin(gnd),
	.combout(\cpu|cpu|F_ctrl_br_uncond~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ctrl_br_uncond~0 .lut_mask = 16'h5500;
defparam \cpu|cpu|F_ctrl_br_uncond~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N24
cycloneive_lcell_comb \cpu|cpu|F_ctrl_br_uncond~1 (
	.dataa(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [4]),
	.datab(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [3]),
	.datac(\cpu|cpu|F_ctrl_br_uncond~0_combout ),
	.datad(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [5]),
	.cin(gnd),
	.combout(\cpu|cpu|F_ctrl_br_uncond~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ctrl_br_uncond~1 .lut_mask = 16'h0010;
defparam \cpu|cpu|F_ctrl_br_uncond~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N25
dffeas \cpu|cpu|D_ctrl_br_uncond (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_ctrl_br_uncond~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_ctrl_br_uncond~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_br_uncond .is_wysiwyg = "true";
defparam \cpu|cpu|D_ctrl_br_uncond .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N2
cycloneive_lcell_comb \cpu|cpu|F_ctrl_br~0 (
	.dataa(gnd),
	.datab(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [2]),
	.datac(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [0]),
	.datad(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [1]),
	.cin(gnd),
	.combout(\cpu|cpu|F_ctrl_br~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ctrl_br~0 .lut_mask = 16'h0C00;
defparam \cpu|cpu|F_ctrl_br~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N3
dffeas \cpu|cpu|D_ctrl_br (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_ctrl_br~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_ctrl_br~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_br .is_wysiwyg = "true";
defparam \cpu|cpu|D_ctrl_br .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N4
cycloneive_lcell_comb \cpu|cpu|D_br_pred_taken~0 (
	.dataa(\cpu|cpu|D_bht_data [1]),
	.datab(\cpu|cpu|D_ctrl_br_uncond~q ),
	.datac(gnd),
	.datad(\cpu|cpu|D_ctrl_br~q ),
	.cin(gnd),
	.combout(\cpu|cpu|D_br_pred_taken~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_br_pred_taken~0 .lut_mask = 16'hDD00;
defparam \cpu|cpu|D_br_pred_taken~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N28
cycloneive_lcell_comb \cpu|cpu|ic_tag_clr_valid_bits_nxt (
	.dataa(\cpu|cpu|clr_break_line~q ),
	.datab(\cpu|cpu|A_valid_from_M~q ),
	.datac(\cpu|cpu|D_ic_fill_starting~combout ),
	.datad(\cpu|cpu|A_ctrl_invalidate_i~q ),
	.cin(gnd),
	.combout(\cpu|cpu|ic_tag_clr_valid_bits_nxt~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|ic_tag_clr_valid_bits_nxt .lut_mask = 16'h020A;
defparam \cpu|cpu|ic_tag_clr_valid_bits_nxt .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N29
dffeas \cpu|cpu|ic_tag_clr_valid_bits (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|ic_tag_clr_valid_bits_nxt~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|ic_tag_clr_valid_bits~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|ic_tag_clr_valid_bits .is_wysiwyg = "true";
defparam \cpu|cpu|ic_tag_clr_valid_bits .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N14
cycloneive_lcell_comb \cpu|cpu|ic_tag_wren (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|i_readdatavalid_d1~q ),
	.datad(\cpu|cpu|ic_tag_clr_valid_bits~q ),
	.cin(gnd),
	.combout(\cpu|cpu|ic_tag_wren~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|ic_tag_wren .lut_mask = 16'hF0FF;
defparam \cpu|cpu|ic_tag_wren .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N2
cycloneive_lcell_comb \cpu|cpu|M_alu_result[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|E_alu_result [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|M_alu_result[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_alu_result[5]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|cpu|M_alu_result[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y45_N3
dffeas \cpu|cpu|M_alu_result[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_alu_result[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_alu_result [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_alu_result[5] .is_wysiwyg = "true";
defparam \cpu|cpu|M_alu_result[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N30
cycloneive_lcell_comb \cpu|cpu|M_inst_result[5]~41 (
	.dataa(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [5]),
	.datab(\cpu|cpu|M_ctrl_ld~q ),
	.datac(\cpu|cpu|M_alu_result [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|M_inst_result[5]~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_inst_result[5]~41 .lut_mask = 16'hB8B8;
defparam \cpu|cpu|M_inst_result[5]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N7
dffeas \cpu|cpu|M_pc_plus_one[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_pc_plus_one[3]~19_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_pc_plus_one [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_pc_plus_one[3] .is_wysiwyg = "true";
defparam \cpu|cpu|M_pc_plus_one[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N14
cycloneive_lcell_comb \cpu|cpu|M_inst_result[5]~42 (
	.dataa(\cpu|cpu|M_inst_result[5]~41_combout ),
	.datab(\cpu|cpu|M_inst_result[8]~1_combout ),
	.datac(\cpu|cpu|M_exc_any~combout ),
	.datad(\cpu|cpu|M_pc_plus_one [3]),
	.cin(gnd),
	.combout(\cpu|cpu|M_inst_result[5]~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_inst_result[5]~42 .lut_mask = 16'hF222;
defparam \cpu|cpu|M_inst_result[5]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N15
dffeas \cpu|cpu|A_inst_result[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_inst_result[5]~42_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_inst_result [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_inst_result[5] .is_wysiwyg = "true";
defparam \cpu|cpu|A_inst_result[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N14
cycloneive_lcell_comb \cpu|cpu|ic_tag_wraddress_nxt[0]~7 (
	.dataa(\cpu|cpu|A_valid_from_M~q ),
	.datab(\cpu|cpu|A_inst_result [5]),
	.datac(\cpu|cpu|A_ctrl_invalidate_i~q ),
	.datad(\cpu|cpu|ic_tag_wraddress_nxt~6_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|ic_tag_wraddress_nxt[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|ic_tag_wraddress_nxt[0]~7 .lut_mask = 16'hDF80;
defparam \cpu|cpu|ic_tag_wraddress_nxt[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N24
cycloneive_lcell_comb \cpu|cpu|ic_tag_wraddress[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|ic_tag_wraddress_nxt[0]~7_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|ic_tag_wraddress[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|ic_tag_wraddress[0]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|ic_tag_wraddress[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N25
dffeas \cpu|cpu|ic_tag_wraddress[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|ic_tag_wraddress[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|cpu|clr_break_line~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|ic_tag_wraddress [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|ic_tag_wraddress[0] .is_wysiwyg = "true";
defparam \cpu|cpu|ic_tag_wraddress[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y41_N9
dffeas \cpu|cpu|M_pc_plus_one[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_pc_plus_one[4]~21_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_pc_plus_one [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_pc_plus_one[4] .is_wysiwyg = "true";
defparam \cpu|cpu|M_pc_plus_one[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N28
cycloneive_lcell_comb \cpu|cpu|M_inst_result[6]~39 (
	.dataa(gnd),
	.datab(\cpu|cpu|M_alu_result [6]),
	.datac(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [6]),
	.datad(\cpu|cpu|M_ctrl_ld~q ),
	.cin(gnd),
	.combout(\cpu|cpu|M_inst_result[6]~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_inst_result[6]~39 .lut_mask = 16'hF0CC;
defparam \cpu|cpu|M_inst_result[6]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N2
cycloneive_lcell_comb \cpu|cpu|M_inst_result[6]~40 (
	.dataa(\cpu|cpu|M_inst_result[8]~1_combout ),
	.datab(\cpu|cpu|M_pc_plus_one [4]),
	.datac(\cpu|cpu|M_exc_any~combout ),
	.datad(\cpu|cpu|M_inst_result[6]~39_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|M_inst_result[6]~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_inst_result[6]~40 .lut_mask = 16'hD5C0;
defparam \cpu|cpu|M_inst_result[6]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N3
dffeas \cpu|cpu|A_inst_result[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_inst_result[6]~40_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_inst_result [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_inst_result[6] .is_wysiwyg = "true";
defparam \cpu|cpu|A_inst_result[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N8
cycloneive_lcell_comb \cpu|cpu|ic_tag_wraddress_nxt[1]~8 (
	.dataa(\cpu|cpu|A_inst_result [6]),
	.datab(\cpu|cpu|ic_tag_wraddress_nxt~5_combout ),
	.datac(\cpu|cpu|A_valid_from_M~q ),
	.datad(\cpu|cpu|A_ctrl_invalidate_i~q ),
	.cin(gnd),
	.combout(\cpu|cpu|ic_tag_wraddress_nxt[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|ic_tag_wraddress_nxt[1]~8 .lut_mask = 16'hACCC;
defparam \cpu|cpu|ic_tag_wraddress_nxt[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N9
dffeas \cpu|cpu|ic_tag_wraddress[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|ic_tag_wraddress_nxt[1]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\cpu|cpu|clr_break_line~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|ic_tag_wraddress [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|ic_tag_wraddress[1] .is_wysiwyg = "true";
defparam \cpu|cpu|ic_tag_wraddress[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N11
dffeas \cpu|cpu|D_pc_plus_one[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_pc_plus_one[5]~10_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_pc_plus_one [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_pc_plus_one[5] .is_wysiwyg = "true";
defparam \cpu|cpu|D_pc_plus_one[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N20
cycloneive_lcell_comb \cpu|cpu|D_br_taken_waddr_partial[5]~21 (
	.dataa(\cpu|cpu|F_pc_plus_one[5]~10_combout ),
	.datab(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|D_br_taken_waddr_partial[4]~20 ),
	.combout(\cpu|cpu|D_br_taken_waddr_partial[5]~21_combout ),
	.cout(\cpu|cpu|D_br_taken_waddr_partial[5]~22 ));
// synopsys translate_off
defparam \cpu|cpu|D_br_taken_waddr_partial[5]~21 .lut_mask = 16'h9617;
defparam \cpu|cpu|D_br_taken_waddr_partial[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y40_N21
dffeas \cpu|cpu|D_br_taken_waddr_partial[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_br_taken_waddr_partial[5]~21_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_br_taken_waddr_partial [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_br_taken_waddr_partial[5] .is_wysiwyg = "true";
defparam \cpu|cpu|D_br_taken_waddr_partial[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N22
cycloneive_lcell_comb \cpu|cpu|D_extra_pc[5]~10 (
	.dataa(\cpu|cpu|E_ctrl_br_cond_nxt~1_combout ),
	.datab(\cpu|cpu|D_bht_data [1]),
	.datac(\cpu|cpu|D_pc_plus_one [5]),
	.datad(\cpu|cpu|D_br_taken_waddr_partial [5]),
	.cin(gnd),
	.combout(\cpu|cpu|D_extra_pc[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_extra_pc[5]~10 .lut_mask = 16'hF870;
defparam \cpu|cpu|D_extra_pc[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y42_N23
dffeas \cpu|cpu|E_extra_pc[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_extra_pc[5]~10_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_extra_pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_extra_pc[5] .is_wysiwyg = "true";
defparam \cpu|cpu|E_extra_pc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N18
cycloneive_lcell_comb \cpu|cpu|E_logic_result[7]~28 (
	.dataa(\cpu|cpu|E_logic_op [1]),
	.datab(\cpu|cpu|E_src2 [7]),
	.datac(\cpu|cpu|E_src1[7]~_Duplicate_2_q ),
	.datad(\cpu|cpu|E_logic_op [0]),
	.cin(gnd),
	.combout(\cpu|cpu|E_logic_result[7]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_logic_result[7]~28 .lut_mask = 16'h68A9;
defparam \cpu|cpu|E_logic_result[7]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N2
cycloneive_lcell_comb \cpu|cpu|E_alu_result[7]~12 (
	.dataa(\cpu|cpu|E_extra_pc [5]),
	.datab(\cpu|cpu|E_logic_result[7]~28_combout ),
	.datac(\cpu|cpu|E_ctrl_logic~q ),
	.datad(\cpu|cpu|E_ctrl_retaddr~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_alu_result[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_alu_result[7]~12 .lut_mask = 16'hEAC0;
defparam \cpu|cpu|E_alu_result[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N20
cycloneive_lcell_comb \cpu|cpu|E_alu_result[7] (
	.dataa(gnd),
	.datab(\cpu|cpu|Add8~48_combout ),
	.datac(\cpu|cpu|E_alu_result~0_combout ),
	.datad(\cpu|cpu|E_alu_result[7]~12_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_alu_result [7]),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_alu_result[7] .lut_mask = 16'hFF0C;
defparam \cpu|cpu|E_alu_result[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y45_N21
dffeas \cpu|cpu|M_alu_result[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_alu_result [7]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_alu_result [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_alu_result[7] .is_wysiwyg = "true";
defparam \cpu|cpu|M_alu_result[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N14
cycloneive_lcell_comb \cpu|cpu|M_inst_result[7]~37 (
	.dataa(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [7]),
	.datab(\cpu|cpu|M_ctrl_ld~q ),
	.datac(gnd),
	.datad(\cpu|cpu|M_alu_result [7]),
	.cin(gnd),
	.combout(\cpu|cpu|M_inst_result[7]~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_inst_result[7]~37 .lut_mask = 16'hBB88;
defparam \cpu|cpu|M_inst_result[7]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N11
dffeas \cpu|cpu|M_pc_plus_one[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_pc_plus_one[5]~23_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_pc_plus_one [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_pc_plus_one[5] .is_wysiwyg = "true";
defparam \cpu|cpu|M_pc_plus_one[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N18
cycloneive_lcell_comb \cpu|cpu|M_inst_result[7]~38 (
	.dataa(\cpu|cpu|M_exc_any~combout ),
	.datab(\cpu|cpu|M_inst_result[7]~37_combout ),
	.datac(\cpu|cpu|M_inst_result[8]~1_combout ),
	.datad(\cpu|cpu|M_pc_plus_one [5]),
	.cin(gnd),
	.combout(\cpu|cpu|M_inst_result[7]~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_inst_result[7]~38 .lut_mask = 16'hAE0C;
defparam \cpu|cpu|M_inst_result[7]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N19
dffeas \cpu|cpu|A_inst_result[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_inst_result[7]~38_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_inst_result [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_inst_result[7] .is_wysiwyg = "true";
defparam \cpu|cpu|A_inst_result[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N26
cycloneive_lcell_comb \cpu|cpu|ic_tag_wraddress_nxt[2]~9 (
	.dataa(\cpu|cpu|A_inst_result [7]),
	.datab(\cpu|cpu|A_ctrl_invalidate_i~q ),
	.datac(\cpu|cpu|A_valid_from_M~q ),
	.datad(\cpu|cpu|ic_tag_wraddress_nxt~4_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|ic_tag_wraddress_nxt[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|ic_tag_wraddress_nxt[2]~9 .lut_mask = 16'hBF80;
defparam \cpu|cpu|ic_tag_wraddress_nxt[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N27
dffeas \cpu|cpu|ic_tag_wraddress[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|ic_tag_wraddress_nxt[2]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\cpu|cpu|clr_break_line~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|ic_tag_wraddress [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|ic_tag_wraddress[2] .is_wysiwyg = "true";
defparam \cpu|cpu|ic_tag_wraddress[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y44_N29
dffeas \cpu|cpu|M_alu_result[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_alu_result [8]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_alu_result [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_alu_result[8] .is_wysiwyg = "true";
defparam \cpu|cpu|M_alu_result[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N4
cycloneive_lcell_comb \cpu|cpu|M_inst_result[8]~6 (
	.dataa(\cpu|cpu|M_ctrl_ld~q ),
	.datab(gnd),
	.datac(\cpu|cpu|M_alu_result [8]),
	.datad(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [8]),
	.cin(gnd),
	.combout(\cpu|cpu|M_inst_result[8]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_inst_result[8]~6 .lut_mask = 16'hFA50;
defparam \cpu|cpu|M_inst_result[8]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N13
dffeas \cpu|cpu|M_pc_plus_one[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_pc_plus_one[6]~25_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_pc_plus_one [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_pc_plus_one[6] .is_wysiwyg = "true";
defparam \cpu|cpu|M_pc_plus_one[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N10
cycloneive_lcell_comb \cpu|cpu|M_inst_result[8]~7 (
	.dataa(\cpu|cpu|M_inst_result[8]~1_combout ),
	.datab(\cpu|cpu|M_inst_result[8]~6_combout ),
	.datac(\cpu|cpu|M_exc_any~combout ),
	.datad(\cpu|cpu|M_pc_plus_one [6]),
	.cin(gnd),
	.combout(\cpu|cpu|M_inst_result[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_inst_result[8]~7 .lut_mask = 16'hF444;
defparam \cpu|cpu|M_inst_result[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N11
dffeas \cpu|cpu|A_inst_result[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_inst_result[8]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_inst_result [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_inst_result[8] .is_wysiwyg = "true";
defparam \cpu|cpu|A_inst_result[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N4
cycloneive_lcell_comb \cpu|cpu|ic_tag_wraddress_nxt[3]~10 (
	.dataa(\cpu|cpu|A_inst_result [8]),
	.datab(\cpu|cpu|A_ctrl_invalidate_i~q ),
	.datac(\cpu|cpu|A_valid_from_M~q ),
	.datad(\cpu|cpu|ic_tag_wraddress_nxt~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|ic_tag_wraddress_nxt[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|ic_tag_wraddress_nxt[3]~10 .lut_mask = 16'hBF80;
defparam \cpu|cpu|ic_tag_wraddress_nxt[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N5
dffeas \cpu|cpu|ic_tag_wraddress[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|ic_tag_wraddress_nxt[3]~10_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\cpu|cpu|clr_break_line~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|ic_tag_wraddress [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|ic_tag_wraddress[3] .is_wysiwyg = "true";
defparam \cpu|cpu|ic_tag_wraddress[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N30
cycloneive_lcell_comb \cpu|cpu|M_inst_result[9]~35 (
	.dataa(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [9]),
	.datab(gnd),
	.datac(\cpu|cpu|M_ctrl_ld~q ),
	.datad(\cpu|cpu|M_alu_result [9]),
	.cin(gnd),
	.combout(\cpu|cpu|M_inst_result[9]~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_inst_result[9]~35 .lut_mask = 16'hAFA0;
defparam \cpu|cpu|M_inst_result[9]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N16
cycloneive_lcell_comb \cpu|cpu|M_inst_result[9]~36 (
	.dataa(\cpu|cpu|M_inst_result[8]~1_combout ),
	.datab(\cpu|cpu|M_exc_any~combout ),
	.datac(\cpu|cpu|M_pc_plus_one [7]),
	.datad(\cpu|cpu|M_inst_result[9]~35_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|M_inst_result[9]~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_inst_result[9]~36 .lut_mask = 16'hD5C0;
defparam \cpu|cpu|M_inst_result[9]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N17
dffeas \cpu|cpu|A_inst_result[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_inst_result[9]~36_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_inst_result [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_inst_result[9] .is_wysiwyg = "true";
defparam \cpu|cpu|A_inst_result[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N22
cycloneive_lcell_comb \cpu|cpu|ic_tag_wraddress_nxt[4]~11 (
	.dataa(\cpu|cpu|ic_tag_wraddress_nxt~2_combout ),
	.datab(\cpu|cpu|A_ctrl_invalidate_i~q ),
	.datac(\cpu|cpu|A_valid_from_M~q ),
	.datad(\cpu|cpu|A_inst_result [9]),
	.cin(gnd),
	.combout(\cpu|cpu|ic_tag_wraddress_nxt[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|ic_tag_wraddress_nxt[4]~11 .lut_mask = 16'hEA2A;
defparam \cpu|cpu|ic_tag_wraddress_nxt[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N23
dffeas \cpu|cpu|ic_tag_wraddress[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|ic_tag_wraddress_nxt[4]~11_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\cpu|cpu|clr_break_line~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|ic_tag_wraddress [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|ic_tag_wraddress[4] .is_wysiwyg = "true";
defparam \cpu|cpu|ic_tag_wraddress[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N0
cycloneive_lcell_comb \cpu|cpu|ic_tag_wraddress_nxt[5]~12 (
	.dataa(\cpu|cpu|ic_tag_wraddress_nxt~1_combout ),
	.datab(\cpu|cpu|A_valid_from_M~q ),
	.datac(\cpu|cpu|A_inst_result [10]),
	.datad(\cpu|cpu|A_ctrl_invalidate_i~q ),
	.cin(gnd),
	.combout(\cpu|cpu|ic_tag_wraddress_nxt[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|ic_tag_wraddress_nxt[5]~12 .lut_mask = 16'hE2AA;
defparam \cpu|cpu|ic_tag_wraddress_nxt[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N1
dffeas \cpu|cpu|ic_tag_wraddress[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|ic_tag_wraddress_nxt[5]~12_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\cpu|cpu|clr_break_line~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|ic_tag_wraddress [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|ic_tag_wraddress[5] .is_wysiwyg = "true";
defparam \cpu|cpu|ic_tag_wraddress[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y42_N31
dffeas \cpu|cpu|E_pc[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|D_pc [9]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_pc[9] .is_wysiwyg = "true";
defparam \cpu|cpu|E_pc[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y40_N5
dffeas \cpu|cpu|E_pc[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|D_pc [8]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_pc[8] .is_wysiwyg = "true";
defparam \cpu|cpu|E_pc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N16
cycloneive_lcell_comb \cpu|cpu|M_pc_plus_one[8]~29 (
	.dataa(gnd),
	.datab(\cpu|cpu|E_pc [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|M_pc_plus_one[7]~28 ),
	.combout(\cpu|cpu|M_pc_plus_one[8]~29_combout ),
	.cout(\cpu|cpu|M_pc_plus_one[8]~30 ));
// synopsys translate_off
defparam \cpu|cpu|M_pc_plus_one[8]~29 .lut_mask = 16'h3C3F;
defparam \cpu|cpu|M_pc_plus_one[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N18
cycloneive_lcell_comb \cpu|cpu|M_pc_plus_one[9]~31 (
	.dataa(gnd),
	.datab(\cpu|cpu|E_pc [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|M_pc_plus_one[8]~30 ),
	.combout(\cpu|cpu|M_pc_plus_one[9]~31_combout ),
	.cout(\cpu|cpu|M_pc_plus_one[9]~32 ));
// synopsys translate_off
defparam \cpu|cpu|M_pc_plus_one[9]~31 .lut_mask = 16'hC30C;
defparam \cpu|cpu|M_pc_plus_one[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N14
cycloneive_lcell_comb \cpu|cpu|M_pc_plus_one[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|M_pc_plus_one[9]~31_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|M_pc_plus_one[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_pc_plus_one[9]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|M_pc_plus_one[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y42_N15
dffeas \cpu|cpu|M_pc_plus_one[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_pc_plus_one[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_pc_plus_one [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_pc_plus_one[9] .is_wysiwyg = "true";
defparam \cpu|cpu|M_pc_plus_one[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N8
cycloneive_lcell_comb \cpu|cpu|M_inst_result[11]~31 (
	.dataa(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [11]),
	.datab(\cpu|cpu|M_alu_result [11]),
	.datac(\cpu|cpu|M_ctrl_ld~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|M_inst_result[11]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_inst_result[11]~31 .lut_mask = 16'hACAC;
defparam \cpu|cpu|M_inst_result[11]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N22
cycloneive_lcell_comb \cpu|cpu|M_inst_result[11]~32 (
	.dataa(\cpu|cpu|M_inst_result[8]~1_combout ),
	.datab(\cpu|cpu|M_pc_plus_one [9]),
	.datac(\cpu|cpu|M_inst_result[11]~31_combout ),
	.datad(\cpu|cpu|M_exc_any~combout ),
	.cin(gnd),
	.combout(\cpu|cpu|M_inst_result[11]~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_inst_result[11]~32 .lut_mask = 16'hDC50;
defparam \cpu|cpu|M_inst_result[11]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y45_N23
dffeas \cpu|cpu|A_inst_result[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_inst_result[11]~32_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_inst_result [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_inst_result[11] .is_wysiwyg = "true";
defparam \cpu|cpu|A_inst_result[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N8
cycloneive_lcell_comb \cpu|cpu|ic_tag_wraddress_nxt[6]~13 (
	.dataa(\cpu|cpu|A_valid_from_M~q ),
	.datab(\cpu|cpu|A_inst_result [11]),
	.datac(\cpu|cpu|A_ctrl_invalidate_i~q ),
	.datad(\cpu|cpu|ic_tag_wraddress_nxt~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|ic_tag_wraddress_nxt[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|ic_tag_wraddress_nxt[6]~13 .lut_mask = 16'hDF80;
defparam \cpu|cpu|ic_tag_wraddress_nxt[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N26
cycloneive_lcell_comb \cpu|cpu|ic_tag_wraddress[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|ic_tag_wraddress_nxt[6]~13_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|ic_tag_wraddress[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|ic_tag_wraddress[6]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|ic_tag_wraddress[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N27
dffeas \cpu|cpu|ic_tag_wraddress[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|ic_tag_wraddress[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|cpu|clr_break_line~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|ic_tag_wraddress [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|ic_tag_wraddress[6] .is_wysiwyg = "true";
defparam \cpu|cpu|ic_tag_wraddress[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y39_N27
dffeas \cpu|cpu|ic_fill_tag[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|D_pc [14]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|cpu|D_ic_fill_starting~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|ic_fill_tag [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|ic_fill_tag[4] .is_wysiwyg = "true";
defparam \cpu|cpu|ic_fill_tag[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y39_N17
dffeas \cpu|cpu|ic_fill_tag[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|D_pc [15]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|cpu|D_ic_fill_starting~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|ic_fill_tag [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|ic_fill_tag[5] .is_wysiwyg = "true";
defparam \cpu|cpu|ic_fill_tag[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N12
cycloneive_lcell_comb \cpu|cpu|ic_fill_valid_bits_nxt[0]~11 (
	.dataa(\cpu|cpu|ic_fill_dp_offset_nxt[1]~0_combout ),
	.datab(gnd),
	.datac(\cpu|cpu|ic_fill_dp_offset_nxt[2]~2_combout ),
	.datad(\cpu|cpu|ic_fill_dp_offset_nxt[0]~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|ic_fill_valid_bits_nxt[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|ic_fill_valid_bits_nxt[0]~11 .lut_mask = 16'h0005;
defparam \cpu|cpu|ic_fill_valid_bits_nxt[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N25
dffeas \cpu|cpu|D_ic_fill_starting_d1 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|D_ic_fill_starting~combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_ic_fill_starting_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_ic_fill_starting_d1 .is_wysiwyg = "true";
defparam \cpu|cpu|D_ic_fill_starting_d1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N22
cycloneive_lcell_comb \cpu|cpu|ic_fill_valid_bits_nxt[0]~12 (
	.dataa(\cpu|cpu|ic_fill_valid_bits_nxt[0]~11_combout ),
	.datab(\cpu|cpu|ic_tag_clr_valid_bits_nxt~combout ),
	.datac(\cpu|cpu|ic_fill_valid_bits [0]),
	.datad(\cpu|cpu|D_ic_fill_starting_d1~q ),
	.cin(gnd),
	.combout(\cpu|cpu|ic_fill_valid_bits_nxt[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|ic_fill_valid_bits_nxt[0]~12 .lut_mask = 16'h88C8;
defparam \cpu|cpu|ic_fill_valid_bits_nxt[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N2
cycloneive_lcell_comb \cpu|cpu|ic_fill_valid_bits_en (
	.dataa(gnd),
	.datab(\cpu|cpu|ic_tag_clr_valid_bits_nxt~combout ),
	.datac(\cpu|cpu|i_readdatavalid_d1~q ),
	.datad(\cpu|cpu|D_ic_fill_starting_d1~q ),
	.cin(gnd),
	.combout(\cpu|cpu|ic_fill_valid_bits_en~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|ic_fill_valid_bits_en .lut_mask = 16'hFFF3;
defparam \cpu|cpu|ic_fill_valid_bits_en .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N23
dffeas \cpu|cpu|ic_fill_valid_bits[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|ic_fill_valid_bits_nxt[0]~12_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|ic_fill_valid_bits_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|ic_fill_valid_bits [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|ic_fill_valid_bits[0] .is_wysiwyg = "true";
defparam \cpu|cpu|ic_fill_valid_bits[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N10
cycloneive_lcell_comb \cpu|cpu|ic_fill_valid_bits_nxt[1]~9 (
	.dataa(\cpu|cpu|ic_fill_dp_offset_nxt[1]~0_combout ),
	.datab(gnd),
	.datac(\cpu|cpu|ic_fill_dp_offset_nxt[2]~2_combout ),
	.datad(\cpu|cpu|ic_fill_dp_offset_nxt[0]~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|ic_fill_valid_bits_nxt[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|ic_fill_valid_bits_nxt[1]~9 .lut_mask = 16'h0500;
defparam \cpu|cpu|ic_fill_valid_bits_nxt[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N4
cycloneive_lcell_comb \cpu|cpu|ic_fill_valid_bits_nxt[1]~10 (
	.dataa(\cpu|cpu|ic_fill_valid_bits_nxt[1]~9_combout ),
	.datab(\cpu|cpu|ic_tag_clr_valid_bits_nxt~combout ),
	.datac(\cpu|cpu|ic_fill_valid_bits [1]),
	.datad(\cpu|cpu|D_ic_fill_starting_d1~q ),
	.cin(gnd),
	.combout(\cpu|cpu|ic_fill_valid_bits_nxt[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|ic_fill_valid_bits_nxt[1]~10 .lut_mask = 16'h88C8;
defparam \cpu|cpu|ic_fill_valid_bits_nxt[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N5
dffeas \cpu|cpu|ic_fill_valid_bits[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|ic_fill_valid_bits_nxt[1]~10_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|ic_fill_valid_bits_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|ic_fill_valid_bits [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|ic_fill_valid_bits[1] .is_wysiwyg = "true";
defparam \cpu|cpu|ic_fill_valid_bits[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N16
cycloneive_lcell_comb \cpu|cpu|ic_fill_valid_bits_nxt[2]~7 (
	.dataa(\cpu|cpu|ic_fill_dp_offset_nxt[1]~0_combout ),
	.datab(gnd),
	.datac(\cpu|cpu|ic_fill_dp_offset_nxt[2]~2_combout ),
	.datad(\cpu|cpu|ic_fill_dp_offset_nxt[0]~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|ic_fill_valid_bits_nxt[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|ic_fill_valid_bits_nxt[2]~7 .lut_mask = 16'h000A;
defparam \cpu|cpu|ic_fill_valid_bits_nxt[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N26
cycloneive_lcell_comb \cpu|cpu|ic_fill_valid_bits_nxt[2]~8 (
	.dataa(\cpu|cpu|ic_tag_clr_valid_bits_nxt~combout ),
	.datab(\cpu|cpu|ic_fill_valid_bits_nxt[2]~7_combout ),
	.datac(\cpu|cpu|ic_fill_valid_bits [2]),
	.datad(\cpu|cpu|D_ic_fill_starting_d1~q ),
	.cin(gnd),
	.combout(\cpu|cpu|ic_fill_valid_bits_nxt[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|ic_fill_valid_bits_nxt[2]~8 .lut_mask = 16'h88A8;
defparam \cpu|cpu|ic_fill_valid_bits_nxt[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N27
dffeas \cpu|cpu|ic_fill_valid_bits[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|ic_fill_valid_bits_nxt[2]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|ic_fill_valid_bits_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|ic_fill_valid_bits [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|ic_fill_valid_bits[2] .is_wysiwyg = "true";
defparam \cpu|cpu|ic_fill_valid_bits[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N30
cycloneive_lcell_comb \cpu|cpu|ic_fill_valid_bits_nxt[3]~13 (
	.dataa(\cpu|cpu|ic_fill_dp_offset_nxt[1]~0_combout ),
	.datab(gnd),
	.datac(\cpu|cpu|ic_fill_dp_offset_nxt[2]~2_combout ),
	.datad(\cpu|cpu|ic_fill_dp_offset_nxt[0]~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|ic_fill_valid_bits_nxt[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|ic_fill_valid_bits_nxt[3]~13 .lut_mask = 16'h0A00;
defparam \cpu|cpu|ic_fill_valid_bits_nxt[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N8
cycloneive_lcell_comb \cpu|cpu|ic_fill_valid_bits_nxt[3]~14 (
	.dataa(\cpu|cpu|ic_fill_valid_bits_nxt[3]~13_combout ),
	.datab(\cpu|cpu|ic_tag_clr_valid_bits_nxt~combout ),
	.datac(\cpu|cpu|ic_fill_valid_bits [3]),
	.datad(\cpu|cpu|D_ic_fill_starting_d1~q ),
	.cin(gnd),
	.combout(\cpu|cpu|ic_fill_valid_bits_nxt[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|ic_fill_valid_bits_nxt[3]~14 .lut_mask = 16'h88C8;
defparam \cpu|cpu|ic_fill_valid_bits_nxt[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N9
dffeas \cpu|cpu|ic_fill_valid_bits[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|ic_fill_valid_bits_nxt[3]~14_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|ic_fill_valid_bits_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|ic_fill_valid_bits [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|ic_fill_valid_bits[3] .is_wysiwyg = "true";
defparam \cpu|cpu|ic_fill_valid_bits[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N6
cycloneive_lcell_comb \cpu|cpu|ic_fill_valid_bits_nxt[4]~3 (
	.dataa(\cpu|cpu|ic_fill_dp_offset_nxt[1]~0_combout ),
	.datab(gnd),
	.datac(\cpu|cpu|ic_fill_dp_offset_nxt[2]~2_combout ),
	.datad(\cpu|cpu|ic_fill_dp_offset_nxt[0]~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|ic_fill_valid_bits_nxt[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|ic_fill_valid_bits_nxt[4]~3 .lut_mask = 16'h0050;
defparam \cpu|cpu|ic_fill_valid_bits_nxt[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N14
cycloneive_lcell_comb \cpu|cpu|ic_fill_valid_bits_nxt[4]~4 (
	.dataa(\cpu|cpu|ic_fill_valid_bits_nxt[4]~3_combout ),
	.datab(\cpu|cpu|ic_tag_clr_valid_bits_nxt~combout ),
	.datac(\cpu|cpu|ic_fill_valid_bits [4]),
	.datad(\cpu|cpu|D_ic_fill_starting_d1~q ),
	.cin(gnd),
	.combout(\cpu|cpu|ic_fill_valid_bits_nxt[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|ic_fill_valid_bits_nxt[4]~4 .lut_mask = 16'h88C8;
defparam \cpu|cpu|ic_fill_valid_bits_nxt[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N15
dffeas \cpu|cpu|ic_fill_valid_bits[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|ic_fill_valid_bits_nxt[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|ic_fill_valid_bits_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|ic_fill_valid_bits [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|ic_fill_valid_bits[4] .is_wysiwyg = "true";
defparam \cpu|cpu|ic_fill_valid_bits[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N24
cycloneive_lcell_comb \cpu|cpu|ic_fill_valid_bits_nxt[5]~0 (
	.dataa(\cpu|cpu|ic_fill_dp_offset_nxt[2]~2_combout ),
	.datab(\cpu|cpu|ic_fill_dp_offset_nxt[1]~0_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|ic_fill_dp_offset_nxt[0]~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|ic_fill_valid_bits_nxt[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|ic_fill_valid_bits_nxt[5]~0 .lut_mask = 16'h2200;
defparam \cpu|cpu|ic_fill_valid_bits_nxt[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N18
cycloneive_lcell_comb \cpu|cpu|ic_fill_valid_bits_nxt[5]~1 (
	.dataa(\cpu|cpu|ic_fill_valid_bits_nxt[5]~0_combout ),
	.datab(\cpu|cpu|ic_tag_clr_valid_bits_nxt~combout ),
	.datac(\cpu|cpu|ic_fill_valid_bits [5]),
	.datad(\cpu|cpu|D_ic_fill_starting_d1~q ),
	.cin(gnd),
	.combout(\cpu|cpu|ic_fill_valid_bits_nxt[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|ic_fill_valid_bits_nxt[5]~1 .lut_mask = 16'h88C8;
defparam \cpu|cpu|ic_fill_valid_bits_nxt[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N19
dffeas \cpu|cpu|ic_fill_valid_bits[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|ic_fill_valid_bits_nxt[5]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|ic_fill_valid_bits_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|ic_fill_valid_bits [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|ic_fill_valid_bits[5] .is_wysiwyg = "true";
defparam \cpu|cpu|ic_fill_valid_bits[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N28
cycloneive_lcell_comb \cpu|cpu|Equal276~0 (
	.dataa(\cpu|cpu|ic_fill_dp_offset_nxt[1]~0_combout ),
	.datab(gnd),
	.datac(\cpu|cpu|ic_fill_dp_offset_nxt[2]~2_combout ),
	.datad(\cpu|cpu|ic_fill_dp_offset_nxt[0]~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|Equal276~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal276~0 .lut_mask = 16'h00A0;
defparam \cpu|cpu|Equal276~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N20
cycloneive_lcell_comb \cpu|cpu|ic_fill_valid_bits_nxt[6]~2 (
	.dataa(\cpu|cpu|ic_tag_clr_valid_bits_nxt~combout ),
	.datab(\cpu|cpu|Equal276~0_combout ),
	.datac(\cpu|cpu|ic_fill_valid_bits [6]),
	.datad(\cpu|cpu|D_ic_fill_starting_d1~q ),
	.cin(gnd),
	.combout(\cpu|cpu|ic_fill_valid_bits_nxt[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|ic_fill_valid_bits_nxt[6]~2 .lut_mask = 16'h88A8;
defparam \cpu|cpu|ic_fill_valid_bits_nxt[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N21
dffeas \cpu|cpu|ic_fill_valid_bits[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|ic_fill_valid_bits_nxt[6]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|ic_fill_valid_bits_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|ic_fill_valid_bits [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|ic_fill_valid_bits[6] .is_wysiwyg = "true";
defparam \cpu|cpu|ic_fill_valid_bits[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N30
cycloneive_lcell_comb \cpu|cpu|ic_fill_valid_bits_nxt[7]~5 (
	.dataa(\cpu|cpu|ic_fill_dp_offset_nxt[1]~0_combout ),
	.datab(\cpu|cpu|ic_fill_dp_offset_nxt[2]~2_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|ic_fill_dp_offset_nxt[0]~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|ic_fill_valid_bits_nxt[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|ic_fill_valid_bits_nxt[7]~5 .lut_mask = 16'h8800;
defparam \cpu|cpu|ic_fill_valid_bits_nxt[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N0
cycloneive_lcell_comb \cpu|cpu|ic_fill_valid_bits_nxt[7]~6 (
	.dataa(\cpu|cpu|ic_tag_clr_valid_bits_nxt~combout ),
	.datab(\cpu|cpu|ic_fill_valid_bits_nxt[7]~5_combout ),
	.datac(\cpu|cpu|ic_fill_valid_bits [7]),
	.datad(\cpu|cpu|D_ic_fill_starting_d1~q ),
	.cin(gnd),
	.combout(\cpu|cpu|ic_fill_valid_bits_nxt[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|ic_fill_valid_bits_nxt[7]~6 .lut_mask = 16'h88A8;
defparam \cpu|cpu|ic_fill_valid_bits_nxt[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N1
dffeas \cpu|cpu|ic_fill_valid_bits[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|ic_fill_valid_bits_nxt[7]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|ic_fill_valid_bits_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|ic_fill_valid_bits [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|ic_fill_valid_bits[7] .is_wysiwyg = "true";
defparam \cpu|cpu|ic_fill_valid_bits[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y39_N0
cycloneive_ram_block \cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\cpu|cpu|ic_tag_wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(!\cpu|cpu|F_stall~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\cpu|cpu|ic_fill_valid_bits [7],\cpu|cpu|ic_fill_valid_bits [6],\cpu|cpu|ic_fill_valid_bits [5],\cpu|cpu|ic_fill_valid_bits [4],\cpu|cpu|ic_fill_valid_bits [3],\cpu|cpu|ic_fill_valid_bits [2],
\cpu|cpu|ic_fill_valid_bits [1],\cpu|cpu|ic_fill_valid_bits [0],\cpu|cpu|ic_fill_tag [5],\cpu|cpu|ic_fill_tag [4],\cpu|cpu|ic_fill_tag [3],\cpu|cpu|ic_fill_tag [2],\cpu|cpu|ic_fill_tag [1],\cpu|cpu|ic_fill_tag [0]}),
	.portaaddr({\cpu|cpu|ic_tag_wraddress [6],\cpu|cpu|ic_tag_wraddress [5],\cpu|cpu|ic_tag_wraddress [4],\cpu|cpu|ic_tag_wraddress [3],\cpu|cpu|ic_tag_wraddress [2],\cpu|cpu|ic_tag_wraddress [1],\cpu|cpu|ic_tag_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\cpu|cpu|F_ic_tag_rd_addr_nxt[6]~27_combout ,\cpu|cpu|F_ic_tag_rd_addr_nxt[5]~23_combout ,\cpu|cpu|F_ic_tag_rd_addr_nxt[4]~19_combout ,\cpu|cpu|F_ic_tag_rd_addr_nxt[3]~15_combout ,\cpu|cpu|F_ic_tag_rd_addr_nxt[2]~11_combout ,
\cpu|cpu|F_ic_tag_rd_addr_nxt[1]~7_combout ,\cpu|cpu|F_ic_tag_rd_addr_nxt[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_ic_tag_module:Nios_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ALTSYNCRAM";
defparam \cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 7;
defparam \cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 127;
defparam \cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 14;
defparam \cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 7;
defparam \cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 127;
defparam \cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 128;
defparam \cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 14;
defparam \cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N18
cycloneive_lcell_comb \cpu|cpu|F_ic_valid~2 (
	.dataa(\cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b [6]),
	.datab(\cpu|cpu|F_pc [0]),
	.datac(\cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b [7]),
	.datad(\cpu|cpu|F_pc [1]),
	.cin(gnd),
	.combout(\cpu|cpu|F_ic_valid~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ic_valid~2 .lut_mask = 16'hCCE2;
defparam \cpu|cpu|F_ic_valid~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N12
cycloneive_lcell_comb \cpu|cpu|F_ic_valid~3 (
	.dataa(\cpu|cpu|F_pc [1]),
	.datab(\cpu|cpu|F_ic_valid~2_combout ),
	.datac(\cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b [9]),
	.datad(\cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b [8]),
	.cin(gnd),
	.combout(\cpu|cpu|F_ic_valid~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ic_valid~3 .lut_mask = 16'hE6C4;
defparam \cpu|cpu|F_ic_valid~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N6
cycloneive_lcell_comb \cpu|cpu|F_ic_valid~0 (
	.dataa(\cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b [10]),
	.datab(\cpu|cpu|F_pc [0]),
	.datac(\cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b [12]),
	.datad(\cpu|cpu|F_pc [1]),
	.cin(gnd),
	.combout(\cpu|cpu|F_ic_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ic_valid~0 .lut_mask = 16'hFC22;
defparam \cpu|cpu|F_ic_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N8
cycloneive_lcell_comb \cpu|cpu|F_ic_valid~1 (
	.dataa(\cpu|cpu|F_ic_valid~0_combout ),
	.datab(\cpu|cpu|F_pc [0]),
	.datac(\cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b [13]),
	.datad(\cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b [11]),
	.cin(gnd),
	.combout(\cpu|cpu|F_ic_valid~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ic_valid~1 .lut_mask = 16'hE6A2;
defparam \cpu|cpu|F_ic_valid~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N24
cycloneive_lcell_comb \cpu|cpu|F_ic_hit~2 (
	.dataa(\cpu|cpu|F_ic_valid~3_combout ),
	.datab(gnd),
	.datac(\cpu|cpu|F_pc [2]),
	.datad(\cpu|cpu|F_ic_valid~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_ic_hit~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ic_hit~2 .lut_mask = 16'hFA0A;
defparam \cpu|cpu|F_ic_hit~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N10
cycloneive_lcell_comb \cpu|cpu|F_ic_hit~1 (
	.dataa(\cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b [3]),
	.datab(\cpu|cpu|F_pc [13]),
	.datac(\cpu|cpu|F_pc [12]),
	.datad(\cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b [2]),
	.cin(gnd),
	.combout(\cpu|cpu|F_ic_hit~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ic_hit~1 .lut_mask = 16'h9009;
defparam \cpu|cpu|F_ic_hit~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N20
cycloneive_lcell_comb \cpu|cpu|F_ic_hit~0 (
	.dataa(\cpu|cpu|F_pc [10]),
	.datab(\cpu|cpu|F_pc [11]),
	.datac(\cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b [1]),
	.datad(\cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\cpu|cpu|F_ic_hit~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ic_hit~0 .lut_mask = 16'h8241;
defparam \cpu|cpu|F_ic_hit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N24
cycloneive_lcell_comb \cpu|cpu|F_ic_hit~3 (
	.dataa(\cpu|cpu|F_pc [14]),
	.datab(\cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b [5]),
	.datac(\cpu|cpu|Nios_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b [4]),
	.datad(\cpu|cpu|F_pc [15]),
	.cin(gnd),
	.combout(\cpu|cpu|F_ic_hit~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ic_hit~3 .lut_mask = 16'h8421;
defparam \cpu|cpu|F_ic_hit~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N20
cycloneive_lcell_comb \cpu|cpu|F_ic_hit~4 (
	.dataa(\cpu|cpu|F_ic_hit~2_combout ),
	.datab(\cpu|cpu|F_ic_hit~1_combout ),
	.datac(\cpu|cpu|F_ic_hit~0_combout ),
	.datad(\cpu|cpu|F_ic_hit~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_ic_hit~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ic_hit~4 .lut_mask = 16'h8000;
defparam \cpu|cpu|F_ic_hit~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N21
dffeas \cpu|cpu|D_iw_valid (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_ic_hit~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_iw_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_iw_valid .is_wysiwyg = "true";
defparam \cpu|cpu|D_iw_valid .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y43_N3
dffeas \cpu|cpu|D_kill (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_kill~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_kill~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_kill .is_wysiwyg = "true";
defparam \cpu|cpu|D_kill .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N8
cycloneive_lcell_comb \cpu|cpu|D_raw_refetch~0 (
	.dataa(gnd),
	.datab(\cpu|cpu|D_iw_valid~q ),
	.datac(\cpu|cpu|D_kill~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|D_raw_refetch~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_raw_refetch~0 .lut_mask = 16'h0303;
defparam \cpu|cpu|D_raw_refetch~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N26
cycloneive_lcell_comb \cpu|cpu|F_ic_data_rd_addr_nxt[0]~2 (
	.dataa(\cpu|cpu|D_issue~q ),
	.datab(\cpu|cpu|D_br_pred_taken~0_combout ),
	.datac(\cpu|cpu|D_raw_refetch~0_combout ),
	.datad(\cpu|cpu|D_ctrl_a_not_src~q ),
	.cin(gnd),
	.combout(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ic_data_rd_addr_nxt[0]~2 .lut_mask = 16'hF2F0;
defparam \cpu|cpu|F_ic_data_rd_addr_nxt[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N20
cycloneive_lcell_comb \cpu|cpu|F_pc_nxt[11]~4 (
	.dataa(\cpu|cpu|Add1~4_combout ),
	.datab(\cpu|cpu|F_pc_plus_one[11]~22_combout ),
	.datac(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~3_combout ),
	.datad(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~2_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_pc_nxt[11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_pc_nxt[11]~4 .lut_mask = 16'hF0CA;
defparam \cpu|cpu|F_pc_nxt[11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N18
cycloneive_lcell_comb \cpu|cpu|F_pc_nxt[11]~5 (
	.dataa(\cpu|cpu|D_pc [11]),
	.datab(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~2_combout ),
	.datac(\cpu|cpu|D_iw [17]),
	.datad(\cpu|cpu|F_pc_nxt[11]~4_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_pc_nxt[11]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_pc_nxt[11]~5 .lut_mask = 16'hF388;
defparam \cpu|cpu|F_pc_nxt[11]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N30
cycloneive_lcell_comb \cpu|cpu|F_pc_nxt[11]~6 (
	.dataa(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~0_combout ),
	.datab(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~1_combout ),
	.datac(\cpu|cpu|E_src1[13]~_Duplicate_2_q ),
	.datad(\cpu|cpu|F_pc_nxt[11]~5_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_pc_nxt[11]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_pc_nxt[11]~6 .lut_mask = 16'hD9C8;
defparam \cpu|cpu|F_pc_nxt[11]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N12
cycloneive_lcell_comb \cpu|cpu|M_target_pcb[13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|E_src1[13]~_Duplicate_2_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|M_target_pcb[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_target_pcb[13]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|cpu|M_target_pcb[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N13
dffeas \cpu|cpu|M_target_pcb[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_target_pcb[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_target_pcb [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_target_pcb[13] .is_wysiwyg = "true";
defparam \cpu|cpu|M_target_pcb[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y43_N29
dffeas \cpu|cpu|E_ctrl_jmp_indirect (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_ctrl_jmp_indirect_nxt~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_ctrl_jmp_indirect~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_ctrl_jmp_indirect .is_wysiwyg = "true";
defparam \cpu|cpu|E_ctrl_jmp_indirect .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N4
cycloneive_lcell_comb \cpu|cpu|M_ctrl_jmp_indirect~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|E_ctrl_jmp_indirect~q ),
	.cin(gnd),
	.combout(\cpu|cpu|M_ctrl_jmp_indirect~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_ctrl_jmp_indirect~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|M_ctrl_jmp_indirect~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N5
dffeas \cpu|cpu|M_ctrl_jmp_indirect (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_ctrl_jmp_indirect~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_ctrl_jmp_indirect~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_ctrl_jmp_indirect .is_wysiwyg = "true";
defparam \cpu|cpu|M_ctrl_jmp_indirect .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N20
cycloneive_lcell_comb \cpu|cpu|M_pc_plus_one[10]~33 (
	.dataa(\cpu|cpu|E_pc [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|M_pc_plus_one[9]~32 ),
	.combout(\cpu|cpu|M_pc_plus_one[10]~33_combout ),
	.cout(\cpu|cpu|M_pc_plus_one[10]~34 ));
// synopsys translate_off
defparam \cpu|cpu|M_pc_plus_one[10]~33 .lut_mask = 16'h5A5F;
defparam \cpu|cpu|M_pc_plus_one[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N22
cycloneive_lcell_comb \cpu|cpu|M_pc_plus_one[11]~35 (
	.dataa(gnd),
	.datab(\cpu|cpu|E_pc [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|M_pc_plus_one[10]~34 ),
	.combout(\cpu|cpu|M_pc_plus_one[11]~35_combout ),
	.cout(\cpu|cpu|M_pc_plus_one[11]~36 ));
// synopsys translate_off
defparam \cpu|cpu|M_pc_plus_one[11]~35 .lut_mask = 16'hC30C;
defparam \cpu|cpu|M_pc_plus_one[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y41_N23
dffeas \cpu|cpu|M_pc_plus_one[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_pc_plus_one[11]~35_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_pc_plus_one [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_pc_plus_one[11] .is_wysiwyg = "true";
defparam \cpu|cpu|M_pc_plus_one[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N18
cycloneive_lcell_comb \cpu|cpu|A_pipe_flush_waddr[11]~9 (
	.dataa(\cpu|cpu|M_target_pcb [13]),
	.datab(\cpu|cpu|M_ctrl_jmp_indirect~q ),
	.datac(gnd),
	.datad(\cpu|cpu|M_pc_plus_one [11]),
	.cin(gnd),
	.combout(\cpu|cpu|A_pipe_flush_waddr[11]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_pipe_flush_waddr[11]~9 .lut_mask = 16'hBB88;
defparam \cpu|cpu|A_pipe_flush_waddr[11]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N30
cycloneive_lcell_comb \cpu|cpu|M_pc[11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|E_pc [11]),
	.cin(gnd),
	.combout(\cpu|cpu|M_pc[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_pc[11]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|M_pc[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N31
dffeas \cpu|cpu|M_pc[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_pc[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_pc[11] .is_wysiwyg = "true";
defparam \cpu|cpu|M_pc[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N18
cycloneive_lcell_comb \cpu|cpu|A_pipe_flush_waddr[6]~12 (
	.dataa(\cpu|cpu|M_norm_intr_req~q ),
	.datab(\cpu|cpu|M_exc_break_inst_pri15~q ),
	.datac(\cpu|cpu|hbreak_req~1_combout ),
	.datad(\cpu|cpu|M_exc_any~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_pipe_flush_waddr[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_pipe_flush_waddr[6]~12 .lut_mask = 16'hFEFF;
defparam \cpu|cpu|A_pipe_flush_waddr[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N19
dffeas \cpu|cpu|A_pipe_flush_waddr[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_pipe_flush_waddr[11]~9_combout ),
	.asdata(\cpu|cpu|M_pc [11]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|A_pipe_flush_waddr[6]~12_combout ),
	.sload(\cpu|cpu|M_dc_raw_hazard~11_combout ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_pipe_flush_waddr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_pipe_flush_waddr[11] .is_wysiwyg = "true";
defparam \cpu|cpu|A_pipe_flush_waddr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N28
cycloneive_lcell_comb \cpu|cpu|F_pc_nxt[11]~7 (
	.dataa(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~0_combout ),
	.datab(\cpu|cpu|M_pipe_flush_waddr [11]),
	.datac(\cpu|cpu|F_pc_nxt[11]~6_combout ),
	.datad(\cpu|cpu|A_pipe_flush_waddr [11]),
	.cin(gnd),
	.combout(\cpu|cpu|F_pc_nxt[11]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_pc_nxt[11]~7 .lut_mask = 16'hF858;
defparam \cpu|cpu|F_pc_nxt[11]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y40_N29
dffeas \cpu|cpu|F_pc[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_pc_nxt[11]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|F_pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|F_pc[11] .is_wysiwyg = "true";
defparam \cpu|cpu|F_pc[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N22
cycloneive_lcell_comb \cpu|cpu|D_pc[11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|F_pc [11]),
	.cin(gnd),
	.combout(\cpu|cpu|D_pc[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_pc[11]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|D_pc[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y40_N23
dffeas \cpu|cpu|D_pc[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_pc[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_pc[11] .is_wysiwyg = "true";
defparam \cpu|cpu|D_pc[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y39_N25
dffeas \cpu|cpu|E_pc[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|D_pc [11]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_pc[11] .is_wysiwyg = "true";
defparam \cpu|cpu|E_pc[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N24
cycloneive_lcell_comb \cpu|cpu|M_pc_plus_one[12]~37 (
	.dataa(\cpu|cpu|E_pc [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|M_pc_plus_one[11]~36 ),
	.combout(\cpu|cpu|M_pc_plus_one[12]~37_combout ),
	.cout(\cpu|cpu|M_pc_plus_one[12]~38 ));
// synopsys translate_off
defparam \cpu|cpu|M_pc_plus_one[12]~37 .lut_mask = 16'h5A5F;
defparam \cpu|cpu|M_pc_plus_one[12]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N26
cycloneive_lcell_comb \cpu|cpu|M_pc_plus_one[13]~39 (
	.dataa(gnd),
	.datab(\cpu|cpu|E_pc [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|M_pc_plus_one[12]~38 ),
	.combout(\cpu|cpu|M_pc_plus_one[13]~39_combout ),
	.cout(\cpu|cpu|M_pc_plus_one[13]~40 ));
// synopsys translate_off
defparam \cpu|cpu|M_pc_plus_one[13]~39 .lut_mask = 16'hC30C;
defparam \cpu|cpu|M_pc_plus_one[13]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N28
cycloneive_lcell_comb \cpu|cpu|M_pc_plus_one[14]~41 (
	.dataa(\cpu|cpu|E_pc [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|M_pc_plus_one[13]~40 ),
	.combout(\cpu|cpu|M_pc_plus_one[14]~41_combout ),
	.cout(\cpu|cpu|M_pc_plus_one[14]~42 ));
// synopsys translate_off
defparam \cpu|cpu|M_pc_plus_one[14]~41 .lut_mask = 16'h5A5F;
defparam \cpu|cpu|M_pc_plus_one[14]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y41_N29
dffeas \cpu|cpu|M_pc_plus_one[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_pc_plus_one[14]~41_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_pc_plus_one [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_pc_plus_one[14] .is_wysiwyg = "true";
defparam \cpu|cpu|M_pc_plus_one[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N22
cycloneive_lcell_comb \cpu|cpu|M_inst_result[16]~0 (
	.dataa(gnd),
	.datab(\cpu|cpu|M_ctrl_ld~q ),
	.datac(\cpu|cpu|M_alu_result [16]),
	.datad(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [16]),
	.cin(gnd),
	.combout(\cpu|cpu|M_inst_result[16]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_inst_result[16]~0 .lut_mask = 16'hFC30;
defparam \cpu|cpu|M_inst_result[16]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N10
cycloneive_lcell_comb \cpu|cpu|M_inst_result[16]~2 (
	.dataa(\cpu|cpu|M_exc_any~combout ),
	.datab(\cpu|cpu|M_pc_plus_one [14]),
	.datac(\cpu|cpu|M_inst_result[8]~1_combout ),
	.datad(\cpu|cpu|M_inst_result[16]~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|M_inst_result[16]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_inst_result[16]~2 .lut_mask = 16'h8F88;
defparam \cpu|cpu|M_inst_result[16]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N11
dffeas \cpu|cpu|A_inst_result[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_inst_result[16]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_inst_result [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_inst_result[16] .is_wysiwyg = "true";
defparam \cpu|cpu|A_inst_result[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N26
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~66 (
	.dataa(gnd),
	.datab(\cpu|cpu|M_rot_sel_fill2~q ),
	.datac(\cpu|cpu|M_rot_pass2~q ),
	.datad(\cpu|cpu|M_rot_mask [0]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~66_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~66 .lut_mask = 16'h0F0C;
defparam \cpu|cpu|A_shift_rot_result~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y44_N23
dffeas \cpu|cpu|M_rot_prestep2[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_rot_prestep2[16]~2_combout ),
	.asdata(\cpu|cpu|M_rot_prestep2[12]~19_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|Add10~5_combout ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_rot_prestep2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_rot_prestep2[16] .is_wysiwyg = "true";
defparam \cpu|cpu|M_rot_prestep2[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y44_N21
dffeas \cpu|cpu|M_rot_prestep2[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_rot_prestep2[8]~3_combout ),
	.asdata(\cpu|cpu|M_rot_prestep2[4]~16_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|Add10~5_combout ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_rot_prestep2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_rot_prestep2[8] .is_wysiwyg = "true";
defparam \cpu|cpu|M_rot_prestep2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N16
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~65 (
	.dataa(\cpu|cpu|M_rot_rn [4]),
	.datab(\cpu|cpu|M_rot_prestep2 [16]),
	.datac(\cpu|cpu|M_rot_prestep2 [8]),
	.datad(\cpu|cpu|M_rot_rn [3]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~65_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~65 .lut_mask = 16'h5044;
defparam \cpu|cpu|A_shift_rot_result~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y44_N3
dffeas \cpu|cpu|M_rot_prestep2[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_rot_prestep2[0]~0_combout ),
	.asdata(\cpu|cpu|M_rot_prestep2[28]~17_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|Add10~5_combout ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_rot_prestep2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_rot_prestep2[0] .is_wysiwyg = "true";
defparam \cpu|cpu|M_rot_prestep2[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y44_N9
dffeas \cpu|cpu|M_rot_prestep2[24] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_rot_prestep2[24]~1_combout ),
	.asdata(\cpu|cpu|M_rot_prestep2[20]~18_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|Add10~5_combout ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_rot_prestep2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_rot_prestep2[24] .is_wysiwyg = "true";
defparam \cpu|cpu|M_rot_prestep2[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N14
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~64 (
	.dataa(\cpu|cpu|M_rot_rn [4]),
	.datab(\cpu|cpu|M_rot_prestep2 [0]),
	.datac(\cpu|cpu|M_rot_prestep2 [24]),
	.datad(\cpu|cpu|M_rot_rn [3]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~64_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~64 .lut_mask = 16'hA088;
defparam \cpu|cpu|A_shift_rot_result~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N18
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~67 (
	.dataa(\cpu|cpu|A_shift_rot_result~66_combout ),
	.datab(\cpu|cpu|A_shift_rot_result~65_combout ),
	.datac(\cpu|cpu|A_shift_rot_result~64_combout ),
	.datad(\cpu|cpu|M_rot_fill_bit~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~67_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~67 .lut_mask = 16'hFE54;
defparam \cpu|cpu|A_shift_rot_result~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y43_N19
dffeas \cpu|cpu|A_shift_rot_result[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_shift_rot_result~67_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_shift_rot_result [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result[16] .is_wysiwyg = "true";
defparam \cpu|cpu|A_shift_rot_result[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N26
cycloneive_lcell_comb \cpu|cpu|A_slow_ld_byte2_data_aligned_nxt[0]~7 (
	.dataa(\cpu|cpu|A_ld_align_byte2_byte3_fill~q ),
	.datab(\cpu|cpu|A_slow_ld_data_sign_bit~2_combout ),
	.datac(\cpu|cpu|A_ctrl_ld_signed~q ),
	.datad(\cpu|cpu|d_readdata_d1 [16]),
	.cin(gnd),
	.combout(\cpu|cpu|A_slow_ld_byte2_data_aligned_nxt[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_slow_ld_byte2_data_aligned_nxt[0]~7 .lut_mask = 16'hD580;
defparam \cpu|cpu|A_slow_ld_byte2_data_aligned_nxt[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y42_N27
dffeas \cpu|cpu|A_slow_inst_result[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_slow_ld_byte2_data_aligned_nxt[0]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_slow_inst_result [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_slow_inst_result[16] .is_wysiwyg = "true";
defparam \cpu|cpu|A_slow_inst_result[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N0
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[16]~55 (
	.dataa(\cpu|cpu|A_shift_rot_result [16]),
	.datab(\cpu|cpu|A_wr_data_unfiltered[12]~9_combout ),
	.datac(\cpu|cpu|A_wr_data_unfiltered[7]~6_combout ),
	.datad(\cpu|cpu|A_slow_inst_result [16]),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[16]~55_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[16]~55 .lut_mask = 16'hCBC8;
defparam \cpu|cpu|A_wr_data_unfiltered[16]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N2
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[16]~56 (
	.dataa(\cpu|cpu|A_inst_result [16]),
	.datab(\cpu|cpu|Add12~0_combout ),
	.datac(\cpu|cpu|A_wr_data_unfiltered[7]~6_combout ),
	.datad(\cpu|cpu|A_wr_data_unfiltered[16]~55_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[16]~56_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[16]~56 .lut_mask = 16'hAFC0;
defparam \cpu|cpu|A_wr_data_unfiltered[16]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N4
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[16]~57 (
	.dataa(\cpu|cpu|A_wr_data_unfiltered[16]~8_combout ),
	.datab(\cpu|cpu|A_data_ram_ld_align_sign_bit~q ),
	.datac(\cpu|cpu|A_ctrl_ld_signed~q ),
	.datad(\cpu|cpu|A_wr_data_unfiltered[16]~56_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[16]~57_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[16]~57 .lut_mask = 16'hD580;
defparam \cpu|cpu|A_wr_data_unfiltered[16]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N28
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[15]~86 (
	.dataa(\cpu|cpu|D_src2_reg[23]~24_combout ),
	.datab(\cpu|cpu|A_wr_data_unfiltered[15]~61_combout ),
	.datac(\cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]),
	.datad(\cpu|cpu|D_src2_reg[23]~25_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[15]~86_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[15]~86 .lut_mask = 16'hAAE4;
defparam \cpu|cpu|D_src2_reg[15]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N6
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[15]~87 (
	.dataa(\cpu|cpu|W_wr_data [15]),
	.datab(\cpu|cpu|M_alu_result [15]),
	.datac(\cpu|cpu|D_src2_reg[23]~25_combout ),
	.datad(\cpu|cpu|D_src2_reg[15]~86_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[15]~87_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[15]~87 .lut_mask = 16'hAFC0;
defparam \cpu|cpu|D_src2_reg[15]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N24
cycloneive_lcell_comb \cpu|cpu|E_src2[15]~19 (
	.dataa(\cpu|cpu|E_alu_result [15]),
	.datab(\cpu|cpu|D_src2_hazard_E~combout ),
	.datac(gnd),
	.datad(\cpu|cpu|D_src2_reg[15]~87_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_src2[15]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src2[15]~19 .lut_mask = 16'hBB88;
defparam \cpu|cpu|E_src2[15]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y45_N25
dffeas \cpu|cpu|E_src2[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_src2[15]~19_combout ),
	.asdata(\cpu|cpu|D_iw [21]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|D_src2[5]~2_combout ),
	.sload(\cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2[15] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N20
cycloneive_lcell_comb \cpu|cpu|Add8~16 (
	.dataa(gnd),
	.datab(\cpu|cpu|E_ctrl_alu_subtract~q ),
	.datac(\cpu|cpu|E_src2 [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|Add8~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add8~16 .lut_mask = 16'h3C3C;
defparam \cpu|cpu|Add8~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N2
cycloneive_lcell_comb \cpu|cpu|E_logic_result[15]~20 (
	.dataa(\cpu|cpu|E_logic_op [0]),
	.datab(\cpu|cpu|E_logic_op [1]),
	.datac(\cpu|cpu|E_src1[15]~_Duplicate_2_q ),
	.datad(\cpu|cpu|E_src2 [15]),
	.cin(gnd),
	.combout(\cpu|cpu|E_logic_result[15]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_logic_result[15]~20 .lut_mask = 16'h6CC1;
defparam \cpu|cpu|E_logic_result[15]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N12
cycloneive_lcell_comb \cpu|cpu|E_alu_result[15]~4 (
	.dataa(\cpu|cpu|E_ctrl_logic~q ),
	.datab(\cpu|cpu|E_extra_pc [13]),
	.datac(\cpu|cpu|E_ctrl_retaddr~q ),
	.datad(\cpu|cpu|E_logic_result[15]~20_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_alu_result[15]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_alu_result[15]~4 .lut_mask = 16'hEAC0;
defparam \cpu|cpu|E_alu_result[15]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N30
cycloneive_lcell_comb \cpu|cpu|E_alu_result[15] (
	.dataa(gnd),
	.datab(\cpu|cpu|Add8~64_combout ),
	.datac(\cpu|cpu|E_alu_result[15]~4_combout ),
	.datad(\cpu|cpu|E_alu_result~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_alu_result [15]),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_alu_result[15] .lut_mask = 16'hF0FC;
defparam \cpu|cpu|E_alu_result[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N8
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[15]~50 (
	.dataa(\cpu|cpu|E_src1[7]~1_combout ),
	.datab(\cpu|cpu|A_wr_data_unfiltered[15]~61_combout ),
	.datac(\cpu|cpu|E_src1[7]~0_combout ),
	.datad(\cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [15]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[15]~50_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[15]~50 .lut_mask = 16'hF4A4;
defparam \cpu|cpu|D_src1_reg[15]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N18
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[15]~51 (
	.dataa(\cpu|cpu|E_src1[7]~1_combout ),
	.datab(\cpu|cpu|M_alu_result [15]),
	.datac(\cpu|cpu|D_src1_reg[15]~50_combout ),
	.datad(\cpu|cpu|W_wr_data [15]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[15]~51_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[15]~51 .lut_mask = 16'hF858;
defparam \cpu|cpu|D_src1_reg[15]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N12
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[15]~52 (
	.dataa(\cpu|cpu|D_src1_reg[31]~0_combout ),
	.datab(\cpu|cpu|D_src1_reg[31]~1_combout ),
	.datac(\cpu|cpu|E_alu_result [15]),
	.datad(\cpu|cpu|D_src1_reg[15]~51_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[15]~52_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[15]~52 .lut_mask = 16'hEAC0;
defparam \cpu|cpu|D_src1_reg[15]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y45_N5
dffeas \cpu|cpu|A_mul_cell_p1[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [15]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mul_cell_p1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mul_cell_p1[15] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mul_cell_p1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N0
cycloneive_lcell_comb \cpu|cpu|A_slow_inst_result[15]~12 (
	.dataa(\cpu|cpu|d_readdata_d1 [31]),
	.datab(\cpu|cpu|A_ld_align_sh16~q ),
	.datac(gnd),
	.datad(\cpu|cpu|d_readdata_d1 [15]),
	.cin(gnd),
	.combout(\cpu|cpu|A_slow_inst_result[15]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_slow_inst_result[15]~12 .lut_mask = 16'hBB88;
defparam \cpu|cpu|A_slow_inst_result[15]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N10
cycloneive_lcell_comb \cpu|cpu|A_slow_ld_data_fill_bit (
	.dataa(gnd),
	.datab(\cpu|cpu|A_ctrl_ld_signed~q ),
	.datac(\cpu|cpu|A_slow_ld_data_sign_bit~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|A_slow_ld_data_fill_bit~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_slow_ld_data_fill_bit .lut_mask = 16'hC0C0;
defparam \cpu|cpu|A_slow_ld_data_fill_bit .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N1
dffeas \cpu|cpu|A_slow_inst_result[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_slow_inst_result[15]~12_combout ),
	.asdata(\cpu|cpu|A_slow_ld_data_fill_bit~combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|A_ld_align_byte1_fill~q ),
	.ena(\cpu|cpu|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_slow_inst_result [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_slow_inst_result[15] .is_wysiwyg = "true";
defparam \cpu|cpu|A_slow_inst_result[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N4
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[15]~58 (
	.dataa(\cpu|cpu|A_wr_data_unfiltered[12]~9_combout ),
	.datab(\cpu|cpu|A_wr_data_unfiltered[7]~6_combout ),
	.datac(\cpu|cpu|A_mul_cell_p1 [15]),
	.datad(\cpu|cpu|A_slow_inst_result [15]),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[15]~58_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[15]~58 .lut_mask = 16'hD9C8;
defparam \cpu|cpu|A_wr_data_unfiltered[15]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N6
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~68 (
	.dataa(\cpu|cpu|M_rot_prestep2 [31]),
	.datab(\cpu|cpu|M_rot_rn [4]),
	.datac(\cpu|cpu|M_rot_prestep2 [23]),
	.datad(\cpu|cpu|M_rot_rn [3]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~68_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~68 .lut_mask = 16'hC088;
defparam \cpu|cpu|A_shift_rot_result~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N22
cycloneive_lcell_comb \cpu|cpu|E_rot_pass1~0 (
	.dataa(\cpu|cpu|E_src2 [3]),
	.datab(\cpu|cpu|E_src2 [4]),
	.datac(\cpu|cpu|E_ctrl_shift_rot_right~q ),
	.datad(\cpu|cpu|E_ctrl_shift_rot_left~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_rot_pass1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_rot_pass1~0 .lut_mask = 16'h3130;
defparam \cpu|cpu|E_rot_pass1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N26
cycloneive_lcell_comb \cpu|cpu|E_rot_pass1~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|E_rot_pass1~0_combout ),
	.datad(\cpu|cpu|E_ctrl_rot~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_rot_pass1~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_rot_pass1~1 .lut_mask = 16'hFFF0;
defparam \cpu|cpu|E_rot_pass1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y44_N27
dffeas \cpu|cpu|M_rot_pass1 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_rot_pass1~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_rot_pass1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_rot_pass1 .is_wysiwyg = "true";
defparam \cpu|cpu|M_rot_pass1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N0
cycloneive_lcell_comb \cpu|cpu|E_rot_sel_fill1~0 (
	.dataa(\cpu|cpu|E_src2 [3]),
	.datab(\cpu|cpu|E_src2 [4]),
	.datac(\cpu|cpu|E_ctrl_shift_rot_right~q ),
	.datad(\cpu|cpu|E_ctrl_shift_rot_left~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_rot_sel_fill1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_rot_sel_fill1~0 .lut_mask = 16'hCC80;
defparam \cpu|cpu|E_rot_sel_fill1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y44_N1
dffeas \cpu|cpu|M_rot_sel_fill1 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_rot_sel_fill1~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_rot_sel_fill1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_rot_sel_fill1 .is_wysiwyg = "true";
defparam \cpu|cpu|M_rot_sel_fill1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N18
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~70 (
	.dataa(gnd),
	.datab(\cpu|cpu|M_rot_pass1~q ),
	.datac(\cpu|cpu|M_rot_sel_fill1~q ),
	.datad(\cpu|cpu|M_rot_mask [7]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~70_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~70 .lut_mask = 16'h3330;
defparam \cpu|cpu|A_shift_rot_result~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N0
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~69 (
	.dataa(\cpu|cpu|M_rot_prestep2 [15]),
	.datab(\cpu|cpu|M_rot_prestep2 [7]),
	.datac(\cpu|cpu|M_rot_rn [4]),
	.datad(\cpu|cpu|M_rot_rn [3]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~69_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~69 .lut_mask = 16'h0C0A;
defparam \cpu|cpu|A_shift_rot_result~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N30
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~71 (
	.dataa(\cpu|cpu|A_shift_rot_result~68_combout ),
	.datab(\cpu|cpu|A_shift_rot_result~70_combout ),
	.datac(\cpu|cpu|M_rot_fill_bit~q ),
	.datad(\cpu|cpu|A_shift_rot_result~69_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~71_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~71 .lut_mask = 16'hF3E2;
defparam \cpu|cpu|A_shift_rot_result~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y43_N31
dffeas \cpu|cpu|A_shift_rot_result[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_shift_rot_result~71_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_shift_rot_result [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result[15] .is_wysiwyg = "true";
defparam \cpu|cpu|A_shift_rot_result[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N26
cycloneive_lcell_comb \cpu|cpu|M_inst_result[15]~23 (
	.dataa(\cpu|cpu|M_ctrl_ld~q ),
	.datab(gnd),
	.datac(\cpu|cpu|M_alu_result [15]),
	.datad(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [15]),
	.cin(gnd),
	.combout(\cpu|cpu|M_inst_result[15]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_inst_result[15]~23 .lut_mask = 16'hFA50;
defparam \cpu|cpu|M_inst_result[15]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N27
dffeas \cpu|cpu|M_pc_plus_one[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_pc_plus_one[13]~39_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_pc_plus_one [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_pc_plus_one[13] .is_wysiwyg = "true";
defparam \cpu|cpu|M_pc_plus_one[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N28
cycloneive_lcell_comb \cpu|cpu|M_inst_result[15]~24 (
	.dataa(\cpu|cpu|M_inst_result[15]~23_combout ),
	.datab(\cpu|cpu|M_inst_result[8]~1_combout ),
	.datac(\cpu|cpu|M_pc_plus_one [13]),
	.datad(\cpu|cpu|M_exc_any~combout ),
	.cin(gnd),
	.combout(\cpu|cpu|M_inst_result[15]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_inst_result[15]~24 .lut_mask = 16'hF222;
defparam \cpu|cpu|M_inst_result[15]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N29
dffeas \cpu|cpu|A_inst_result[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_inst_result[15]~24_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_inst_result [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_inst_result[15] .is_wysiwyg = "true";
defparam \cpu|cpu|A_inst_result[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N14
cycloneive_lcell_comb \cpu|cpu|A_data_ram_ld16_data[15]~1 (
	.dataa(\cpu|cpu|A_inst_result [31]),
	.datab(gnd),
	.datac(\cpu|cpu|A_ld_align_sh16~q ),
	.datad(\cpu|cpu|A_inst_result [15]),
	.cin(gnd),
	.combout(\cpu|cpu|A_data_ram_ld16_data[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_data_ram_ld16_data[15]~1 .lut_mask = 16'hAFA0;
defparam \cpu|cpu|A_data_ram_ld16_data[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N14
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[15]~59 (
	.dataa(\cpu|cpu|A_wr_data_unfiltered[12]~9_combout ),
	.datab(\cpu|cpu|A_wr_data_unfiltered[15]~58_combout ),
	.datac(\cpu|cpu|A_shift_rot_result [15]),
	.datad(\cpu|cpu|A_data_ram_ld16_data[15]~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[15]~59_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[15]~59 .lut_mask = 16'hEC64;
defparam \cpu|cpu|A_wr_data_unfiltered[15]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N26
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[15]~61 (
	.dataa(\cpu|cpu|A_data_ram_ld_align_sign_bit~q ),
	.datab(\cpu|cpu|A_ctrl_ld_signed~q ),
	.datac(\cpu|cpu|A_wr_data_unfiltered[12]~60_combout ),
	.datad(\cpu|cpu|A_wr_data_unfiltered[15]~59_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[15]~61_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[15]~61 .lut_mask = 16'h8F80;
defparam \cpu|cpu|A_wr_data_unfiltered[15]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N12
cycloneive_lcell_comb \cpu|cpu|E_alu_result[24] (
	.dataa(\cpu|cpu|E_alu_result~0_combout ),
	.datab(\cpu|cpu|Add8~82_combout ),
	.datac(\cpu|cpu|E_logic_result[24]~12_combout ),
	.datad(\cpu|cpu|E_ctrl_logic~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_alu_result [24]),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_alu_result[24] .lut_mask = 16'hF444;
defparam \cpu|cpu|E_alu_result[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N13
dffeas \cpu|cpu|M_alu_result[24] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_alu_result [24]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_alu_result [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_alu_result[24] .is_wysiwyg = "true";
defparam \cpu|cpu|M_alu_result[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N4
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[24]~23 (
	.dataa(\cpu|cpu|E_src1[7]~0_combout ),
	.datab(\cpu|cpu|E_src1[7]~1_combout ),
	.datac(\cpu|cpu|A_wr_data_unfiltered[24]~33_combout ),
	.datad(\cpu|cpu|M_alu_result [24]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[24]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[24]~23 .lut_mask = 16'hDC98;
defparam \cpu|cpu|D_src1_reg[24]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N6
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[24]~24 (
	.dataa(\cpu|cpu|E_src1[7]~0_combout ),
	.datab(\cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [24]),
	.datac(\cpu|cpu|D_src1_reg[24]~23_combout ),
	.datad(\cpu|cpu|W_wr_data [24]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[24]~24 .lut_mask = 16'hF858;
defparam \cpu|cpu|D_src1_reg[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N16
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[24]~25 (
	.dataa(\cpu|cpu|D_src1_reg[24]~24_combout ),
	.datab(\cpu|cpu|E_alu_result [24]),
	.datac(\cpu|cpu|D_src1_reg[31]~1_combout ),
	.datad(\cpu|cpu|D_src1_reg[31]~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[24]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[24]~25 .lut_mask = 16'hEAC0;
defparam \cpu|cpu|D_src1_reg[24]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N17
dffeas \cpu|cpu|E_src1[24]~_Duplicate_1 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_src1_reg[24]~25_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src1[24]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src1[24]~_Duplicate_1 .is_wysiwyg = "true";
defparam \cpu|cpu|E_src1[24]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N26
cycloneive_lcell_comb \cpu|cpu|E_rot_prestep1[24]~0 (
	.dataa(gnd),
	.datab(\cpu|cpu|Add10~1_combout ),
	.datac(\cpu|cpu|E_src1[23]~_Duplicate_1_q ),
	.datad(\cpu|cpu|E_src1[24]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_rot_prestep1[24]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_rot_prestep1[24]~0 .lut_mask = 16'hF3C0;
defparam \cpu|cpu|E_rot_prestep1[24]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N10
cycloneive_lcell_comb \cpu|cpu|M_rot_prestep2[26]~9 (
	.dataa(\cpu|cpu|Add10~3_combout ),
	.datab(\cpu|cpu|E_rot_prestep1[24]~0_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|E_rot_prestep1[26]~7_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|M_rot_prestep2[26]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_rot_prestep2[26]~9 .lut_mask = 16'hDD88;
defparam \cpu|cpu|M_rot_prestep2[26]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y44_N19
dffeas \cpu|cpu|M_rot_prestep2[30] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_rot_prestep2[30]~25_combout ),
	.asdata(\cpu|cpu|M_rot_prestep2[26]~9_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|Add10~5_combout ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_rot_prestep2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_rot_prestep2[30] .is_wysiwyg = "true";
defparam \cpu|cpu|M_rot_prestep2[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N14
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~72 (
	.dataa(\cpu|cpu|M_rot_prestep2 [30]),
	.datab(\cpu|cpu|M_rot_prestep2 [22]),
	.datac(\cpu|cpu|M_rot_rn [3]),
	.datad(\cpu|cpu|M_rot_rn [4]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~72_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~72 .lut_mask = 16'hCA00;
defparam \cpu|cpu|A_shift_rot_result~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N22
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~74 (
	.dataa(\cpu|cpu|M_rot_mask [6]),
	.datab(\cpu|cpu|M_rot_pass1~q ),
	.datac(gnd),
	.datad(\cpu|cpu|M_rot_sel_fill1~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~74_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~74 .lut_mask = 16'h3322;
defparam \cpu|cpu|A_shift_rot_result~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N12
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~75 (
	.dataa(\cpu|cpu|A_shift_rot_result~73_combout ),
	.datab(\cpu|cpu|A_shift_rot_result~72_combout ),
	.datac(\cpu|cpu|A_shift_rot_result~74_combout ),
	.datad(\cpu|cpu|M_rot_fill_bit~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~75_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~75 .lut_mask = 16'hFE0E;
defparam \cpu|cpu|A_shift_rot_result~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y45_N13
dffeas \cpu|cpu|A_shift_rot_result[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_shift_rot_result~75_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_shift_rot_result [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result[14] .is_wysiwyg = "true";
defparam \cpu|cpu|A_shift_rot_result[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N8
cycloneive_lcell_comb \cpu|cpu|M_inst_result[14]~25 (
	.dataa(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [14]),
	.datab(gnd),
	.datac(\cpu|cpu|M_ctrl_ld~q ),
	.datad(\cpu|cpu|M_alu_result [14]),
	.cin(gnd),
	.combout(\cpu|cpu|M_inst_result[14]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_inst_result[14]~25 .lut_mask = 16'hAFA0;
defparam \cpu|cpu|M_inst_result[14]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N8
cycloneive_lcell_comb \cpu|cpu|M_pc_plus_one[12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|M_pc_plus_one[12]~37_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|M_pc_plus_one[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_pc_plus_one[12]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|M_pc_plus_one[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y41_N9
dffeas \cpu|cpu|M_pc_plus_one[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_pc_plus_one[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_pc_plus_one [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_pc_plus_one[12] .is_wysiwyg = "true";
defparam \cpu|cpu|M_pc_plus_one[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N18
cycloneive_lcell_comb \cpu|cpu|M_inst_result[14]~26 (
	.dataa(\cpu|cpu|M_exc_any~combout ),
	.datab(\cpu|cpu|M_inst_result[14]~25_combout ),
	.datac(\cpu|cpu|M_inst_result[8]~1_combout ),
	.datad(\cpu|cpu|M_pc_plus_one [12]),
	.cin(gnd),
	.combout(\cpu|cpu|M_inst_result[14]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_inst_result[14]~26 .lut_mask = 16'hAE0C;
defparam \cpu|cpu|M_inst_result[14]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y46_N19
dffeas \cpu|cpu|A_inst_result[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_inst_result[14]~26_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_inst_result [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_inst_result[14] .is_wysiwyg = "true";
defparam \cpu|cpu|A_inst_result[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N24
cycloneive_lcell_comb \cpu|cpu|A_data_ram_ld16_data[14]~2 (
	.dataa(\cpu|cpu|A_inst_result [30]),
	.datab(gnd),
	.datac(\cpu|cpu|A_ld_align_sh16~q ),
	.datad(\cpu|cpu|A_inst_result [14]),
	.cin(gnd),
	.combout(\cpu|cpu|A_data_ram_ld16_data[14]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_data_ram_ld16_data[14]~2 .lut_mask = 16'hAFA0;
defparam \cpu|cpu|A_data_ram_ld16_data[14]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N10
cycloneive_lcell_comb \cpu|cpu|A_slow_inst_result[14]~11 (
	.dataa(\cpu|cpu|A_ld_align_sh16~q ),
	.datab(\cpu|cpu|d_readdata_d1 [30]),
	.datac(gnd),
	.datad(\cpu|cpu|d_readdata_d1 [14]),
	.cin(gnd),
	.combout(\cpu|cpu|A_slow_inst_result[14]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_slow_inst_result[14]~11 .lut_mask = 16'hDD88;
defparam \cpu|cpu|A_slow_inst_result[14]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N11
dffeas \cpu|cpu|A_slow_inst_result[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_slow_inst_result[14]~11_combout ),
	.asdata(\cpu|cpu|A_slow_ld_data_fill_bit~combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|A_ld_align_byte1_fill~q ),
	.ena(\cpu|cpu|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_slow_inst_result [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_slow_inst_result[14] .is_wysiwyg = "true";
defparam \cpu|cpu|A_slow_inst_result[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y45_N7
dffeas \cpu|cpu|A_mul_cell_p1[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [14]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mul_cell_p1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mul_cell_p1[14] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mul_cell_p1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N6
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[14]~62 (
	.dataa(\cpu|cpu|A_wr_data_unfiltered[12]~9_combout ),
	.datab(\cpu|cpu|A_slow_inst_result [14]),
	.datac(\cpu|cpu|A_mul_cell_p1 [14]),
	.datad(\cpu|cpu|A_wr_data_unfiltered[7]~6_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[14]~62_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[14]~62 .lut_mask = 16'hFA44;
defparam \cpu|cpu|A_wr_data_unfiltered[14]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N0
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[14]~63 (
	.dataa(\cpu|cpu|A_shift_rot_result [14]),
	.datab(\cpu|cpu|A_wr_data_unfiltered[12]~9_combout ),
	.datac(\cpu|cpu|A_data_ram_ld16_data[14]~2_combout ),
	.datad(\cpu|cpu|A_wr_data_unfiltered[14]~62_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[14]~63_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[14]~63 .lut_mask = 16'hF388;
defparam \cpu|cpu|A_wr_data_unfiltered[14]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N18
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[14]~64 (
	.dataa(\cpu|cpu|A_wr_data_unfiltered[14]~63_combout ),
	.datab(\cpu|cpu|A_ctrl_ld_signed~q ),
	.datac(\cpu|cpu|A_data_ram_ld_align_sign_bit~q ),
	.datad(\cpu|cpu|A_wr_data_unfiltered[12]~60_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[14]~64_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[14]~64 .lut_mask = 16'hC0AA;
defparam \cpu|cpu|A_wr_data_unfiltered[14]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N20
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[27]~14 (
	.dataa(\cpu|cpu|E_src1[7]~1_combout ),
	.datab(\cpu|cpu|A_wr_data_unfiltered[27]~24_combout ),
	.datac(\cpu|cpu|E_src1[7]~0_combout ),
	.datad(\cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [27]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[27]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[27]~14 .lut_mask = 16'hF4A4;
defparam \cpu|cpu|D_src1_reg[27]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N0
cycloneive_lcell_comb \cpu|cpu|E_alu_result[27] (
	.dataa(\cpu|cpu|E_alu_result~0_combout ),
	.datab(\cpu|cpu|E_ctrl_logic~q ),
	.datac(\cpu|cpu|E_logic_result[27]~15_combout ),
	.datad(\cpu|cpu|Add8~88_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_alu_result [27]),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_alu_result[27] .lut_mask = 16'hD5C0;
defparam \cpu|cpu|E_alu_result[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y45_N1
dffeas \cpu|cpu|M_alu_result[27] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_alu_result [27]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_alu_result [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_alu_result[27] .is_wysiwyg = "true";
defparam \cpu|cpu|M_alu_result[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N30
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[27]~15 (
	.dataa(\cpu|cpu|W_wr_data [27]),
	.datab(\cpu|cpu|D_src1_reg[27]~14_combout ),
	.datac(\cpu|cpu|E_src1[7]~1_combout ),
	.datad(\cpu|cpu|M_alu_result [27]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[27]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[27]~15 .lut_mask = 16'hBC8C;
defparam \cpu|cpu|D_src1_reg[27]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N28
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[27]~16 (
	.dataa(\cpu|cpu|D_src1_reg[31]~1_combout ),
	.datab(\cpu|cpu|D_src1_reg[31]~0_combout ),
	.datac(\cpu|cpu|D_src1_reg[27]~15_combout ),
	.datad(\cpu|cpu|E_alu_result [27]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[27]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[27]~16 .lut_mask = 16'hEAC0;
defparam \cpu|cpu|D_src1_reg[27]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y45_N29
dffeas \cpu|cpu|E_src1[27]~_Duplicate_1 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_src1_reg[27]~16_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src1[27]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src1[27]~_Duplicate_1 .is_wysiwyg = "true";
defparam \cpu|cpu|E_src1[27]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N30
cycloneive_lcell_comb \cpu|cpu|E_rot_prestep1[28]~6 (
	.dataa(gnd),
	.datab(\cpu|cpu|E_src1[27]~_Duplicate_1_q ),
	.datac(\cpu|cpu|E_src1[28]~_Duplicate_1_q ),
	.datad(\cpu|cpu|Add10~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_rot_prestep1[28]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_rot_prestep1[28]~6 .lut_mask = 16'hCCF0;
defparam \cpu|cpu|E_rot_prestep1[28]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N18
cycloneive_lcell_comb \cpu|cpu|M_rot_prestep2[30]~25 (
	.dataa(\cpu|cpu|Add10~3_combout ),
	.datab(\cpu|cpu|E_rot_prestep1[28]~6_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|E_rot_prestep1[30]~5_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|M_rot_prestep2[30]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_rot_prestep2[30]~25 .lut_mask = 16'hDD88;
defparam \cpu|cpu|M_rot_prestep2[30]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y44_N13
dffeas \cpu|cpu|M_rot_prestep2[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_rot_prestep2[2]~8_combout ),
	.asdata(\cpu|cpu|M_rot_prestep2[30]~25_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|Add10~5_combout ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_rot_prestep2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_rot_prestep2[2] .is_wysiwyg = "true";
defparam \cpu|cpu|M_rot_prestep2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N6
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~89 (
	.dataa(\cpu|cpu|M_rot_rn [4]),
	.datab(\cpu|cpu|M_rot_prestep2 [10]),
	.datac(\cpu|cpu|M_rot_rn [3]),
	.datad(\cpu|cpu|M_rot_prestep2 [2]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~89_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~89 .lut_mask = 16'h5404;
defparam \cpu|cpu|A_shift_rot_result~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N28
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~88 (
	.dataa(\cpu|cpu|M_rot_rn [4]),
	.datab(\cpu|cpu|M_rot_prestep2 [26]),
	.datac(\cpu|cpu|M_rot_rn [3]),
	.datad(\cpu|cpu|M_rot_prestep2 [18]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~88_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~88 .lut_mask = 16'hA808;
defparam \cpu|cpu|A_shift_rot_result~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N16
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~90 (
	.dataa(gnd),
	.datab(\cpu|cpu|M_rot_pass1~q ),
	.datac(\cpu|cpu|M_rot_sel_fill1~q ),
	.datad(\cpu|cpu|M_rot_mask [2]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~90_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~90 .lut_mask = 16'h3330;
defparam \cpu|cpu|A_shift_rot_result~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N30
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~91 (
	.dataa(\cpu|cpu|A_shift_rot_result~89_combout ),
	.datab(\cpu|cpu|A_shift_rot_result~88_combout ),
	.datac(\cpu|cpu|M_rot_fill_bit~q ),
	.datad(\cpu|cpu|A_shift_rot_result~90_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~91_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~91 .lut_mask = 16'hF0EE;
defparam \cpu|cpu|A_shift_rot_result~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y45_N31
dffeas \cpu|cpu|A_shift_rot_result[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_shift_rot_result~91_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_shift_rot_result [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result[10] .is_wysiwyg = "true";
defparam \cpu|cpu|A_shift_rot_result[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y45_N25
dffeas \cpu|cpu|A_mul_cell_p1[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [10]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mul_cell_p1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mul_cell_p1[10] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mul_cell_p1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N18
cycloneive_lcell_comb \cpu|cpu|A_slow_inst_result[10]~15 (
	.dataa(\cpu|cpu|d_readdata_d1 [26]),
	.datab(\cpu|cpu|A_ld_align_sh16~q ),
	.datac(gnd),
	.datad(\cpu|cpu|d_readdata_d1 [10]),
	.cin(gnd),
	.combout(\cpu|cpu|A_slow_inst_result[10]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_slow_inst_result[10]~15 .lut_mask = 16'hBB88;
defparam \cpu|cpu|A_slow_inst_result[10]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N19
dffeas \cpu|cpu|A_slow_inst_result[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_slow_inst_result[10]~15_combout ),
	.asdata(\cpu|cpu|A_slow_ld_data_fill_bit~combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|A_ld_align_byte1_fill~q ),
	.ena(\cpu|cpu|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_slow_inst_result [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_slow_inst_result[10] .is_wysiwyg = "true";
defparam \cpu|cpu|A_slow_inst_result[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N24
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[10]~74 (
	.dataa(\cpu|cpu|A_wr_data_unfiltered[12]~9_combout ),
	.datab(\cpu|cpu|A_wr_data_unfiltered[7]~6_combout ),
	.datac(\cpu|cpu|A_mul_cell_p1 [10]),
	.datad(\cpu|cpu|A_slow_inst_result [10]),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[10]~74_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[10]~74 .lut_mask = 16'hD9C8;
defparam \cpu|cpu|A_wr_data_unfiltered[10]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N26
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[10]~75 (
	.dataa(\cpu|cpu|A_shift_rot_result [10]),
	.datab(\cpu|cpu|A_wr_data_unfiltered[10]~74_combout ),
	.datac(\cpu|cpu|A_wr_data_unfiltered[12]~9_combout ),
	.datad(\cpu|cpu|A_data_ram_ld16_data[10]~6_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[10]~75_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[10]~75 .lut_mask = 16'hEC2C;
defparam \cpu|cpu|A_wr_data_unfiltered[10]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N30
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[10]~76 (
	.dataa(\cpu|cpu|A_wr_data_unfiltered[10]~75_combout ),
	.datab(\cpu|cpu|A_ctrl_ld_signed~q ),
	.datac(\cpu|cpu|A_wr_data_unfiltered[12]~60_combout ),
	.datad(\cpu|cpu|A_data_ram_ld_align_sign_bit~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[10]~76_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[10]~76 .lut_mask = 16'hCA0A;
defparam \cpu|cpu|A_wr_data_unfiltered[10]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N28
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[25]~20 (
	.dataa(\cpu|cpu|E_src1[7]~0_combout ),
	.datab(\cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [25]),
	.datac(\cpu|cpu|A_wr_data_unfiltered[25]~30_combout ),
	.datad(\cpu|cpu|E_src1[7]~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[25]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[25]~20 .lut_mask = 16'hAAD8;
defparam \cpu|cpu|D_src1_reg[25]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N30
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[25]~21 (
	.dataa(\cpu|cpu|D_src1_reg[25]~20_combout ),
	.datab(\cpu|cpu|M_alu_result [25]),
	.datac(\cpu|cpu|W_wr_data [25]),
	.datad(\cpu|cpu|E_src1[7]~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[25]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[25]~21 .lut_mask = 16'hE4AA;
defparam \cpu|cpu|D_src1_reg[25]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N10
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[25]~22 (
	.dataa(\cpu|cpu|D_src1_reg[31]~1_combout ),
	.datab(\cpu|cpu|D_src1_reg[31]~0_combout ),
	.datac(\cpu|cpu|D_src1_reg[25]~21_combout ),
	.datad(\cpu|cpu|E_alu_result [25]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[25]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[25]~22 .lut_mask = 16'hEAC0;
defparam \cpu|cpu|D_src1_reg[25]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y46_N11
dffeas \cpu|cpu|E_src1[25]~_Duplicate_1 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_src1_reg[25]~22_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src1[25]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src1[25]~_Duplicate_1 .is_wysiwyg = "true";
defparam \cpu|cpu|E_src1[25]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N28
cycloneive_lcell_comb \cpu|cpu|E_rot_prestep1[25]~23 (
	.dataa(gnd),
	.datab(\cpu|cpu|Add10~1_combout ),
	.datac(\cpu|cpu|E_src1[25]~_Duplicate_1_q ),
	.datad(\cpu|cpu|E_src1[24]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_rot_prestep1[25]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_rot_prestep1[25]~23 .lut_mask = 16'hFC30;
defparam \cpu|cpu|E_rot_prestep1[25]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N10
cycloneive_lcell_comb \cpu|cpu|M_rot_prestep2[25]~5 (
	.dataa(\cpu|cpu|E_rot_prestep1[23]~16_combout ),
	.datab(\cpu|cpu|E_rot_prestep1[25]~23_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|Add10~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|M_rot_prestep2[25]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_rot_prestep2[25]~5 .lut_mask = 16'hAACC;
defparam \cpu|cpu|M_rot_prestep2[25]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y44_N11
dffeas \cpu|cpu|M_rot_prestep2[25] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_rot_prestep2[25]~5_combout ),
	.asdata(\cpu|cpu|M_rot_prestep2[21]~22_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|Add10~5_combout ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_rot_prestep2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_rot_prestep2[25] .is_wysiwyg = "true";
defparam \cpu|cpu|M_rot_prestep2[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N8
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~61 (
	.dataa(\cpu|cpu|M_rot_rn [3]),
	.datab(\cpu|cpu|M_rot_rn [4]),
	.datac(\cpu|cpu|M_rot_prestep2 [25]),
	.datad(\cpu|cpu|M_rot_prestep2 [1]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~61_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~61 .lut_mask = 16'hC480;
defparam \cpu|cpu|A_shift_rot_result~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N22
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~60 (
	.dataa(\cpu|cpu|M_rot_rn [3]),
	.datab(\cpu|cpu|M_rot_prestep2 [9]),
	.datac(\cpu|cpu|M_rot_rn [4]),
	.datad(\cpu|cpu|M_rot_prestep2 [17]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~60_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~60 .lut_mask = 16'h0D08;
defparam \cpu|cpu|A_shift_rot_result~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N2
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~62 (
	.dataa(\cpu|cpu|M_rot_pass2~q ),
	.datab(gnd),
	.datac(\cpu|cpu|M_rot_sel_fill2~q ),
	.datad(\cpu|cpu|M_rot_mask [1]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~62_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~62 .lut_mask = 16'h5550;
defparam \cpu|cpu|A_shift_rot_result~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N18
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~63 (
	.dataa(\cpu|cpu|M_rot_fill_bit~q ),
	.datab(\cpu|cpu|A_shift_rot_result~61_combout ),
	.datac(\cpu|cpu|A_shift_rot_result~60_combout ),
	.datad(\cpu|cpu|A_shift_rot_result~62_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~63_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~63 .lut_mask = 16'hAAFC;
defparam \cpu|cpu|A_shift_rot_result~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y44_N19
dffeas \cpu|cpu|A_shift_rot_result[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_shift_rot_result~63_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_shift_rot_result [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result[17] .is_wysiwyg = "true";
defparam \cpu|cpu|A_shift_rot_result[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N26
cycloneive_lcell_comb \cpu|cpu|A_slow_ld_byte2_data_aligned_nxt[1]~6 (
	.dataa(\cpu|cpu|d_readdata_d1 [17]),
	.datab(\cpu|cpu|A_slow_ld_data_sign_bit~2_combout ),
	.datac(\cpu|cpu|A_ctrl_ld_signed~q ),
	.datad(\cpu|cpu|A_ld_align_byte2_byte3_fill~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_slow_ld_byte2_data_aligned_nxt[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_slow_ld_byte2_data_aligned_nxt[1]~6 .lut_mask = 16'hC0AA;
defparam \cpu|cpu|A_slow_ld_byte2_data_aligned_nxt[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y42_N27
dffeas \cpu|cpu|A_slow_inst_result[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_slow_ld_byte2_data_aligned_nxt[1]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_slow_inst_result [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_slow_inst_result[17] .is_wysiwyg = "true";
defparam \cpu|cpu|A_slow_inst_result[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N16
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[17]~52 (
	.dataa(\cpu|cpu|Add12~2_combout ),
	.datab(\cpu|cpu|A_wr_data_unfiltered[7]~6_combout ),
	.datac(\cpu|cpu|A_wr_data_unfiltered[12]~9_combout ),
	.datad(\cpu|cpu|A_slow_inst_result [17]),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[17]~52_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[17]~52 .lut_mask = 16'hCBC8;
defparam \cpu|cpu|A_wr_data_unfiltered[17]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N2
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[17]~53 (
	.dataa(\cpu|cpu|A_shift_rot_result [17]),
	.datab(\cpu|cpu|A_wr_data_unfiltered[17]~52_combout ),
	.datac(\cpu|cpu|A_wr_data_unfiltered[12]~9_combout ),
	.datad(\cpu|cpu|A_inst_result [17]),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[17]~53_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[17]~53 .lut_mask = 16'hEC2C;
defparam \cpu|cpu|A_wr_data_unfiltered[17]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N12
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[17]~54 (
	.dataa(\cpu|cpu|A_data_ram_ld_align_sign_bit~q ),
	.datab(\cpu|cpu|A_wr_data_unfiltered[17]~53_combout ),
	.datac(\cpu|cpu|A_ctrl_ld_signed~q ),
	.datad(\cpu|cpu|A_wr_data_unfiltered[16]~8_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[17]~54_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[17]~54 .lut_mask = 16'hA0CC;
defparam \cpu|cpu|A_wr_data_unfiltered[17]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y46_N7
dffeas \cpu|cpu|W_wr_data[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|A_wr_data_unfiltered[17]~54_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_wr_data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_wr_data[17] .is_wysiwyg = "true";
defparam \cpu|cpu|W_wr_data[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N2
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[17]~44 (
	.dataa(\cpu|cpu|E_src1[7]~1_combout ),
	.datab(\cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [17]),
	.datac(\cpu|cpu|A_wr_data_unfiltered[17]~54_combout ),
	.datad(\cpu|cpu|E_src1[7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[17]~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[17]~44 .lut_mask = 16'hEE50;
defparam \cpu|cpu|D_src1_reg[17]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N20
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[17]~45 (
	.dataa(\cpu|cpu|E_src1[7]~1_combout ),
	.datab(\cpu|cpu|W_wr_data [17]),
	.datac(\cpu|cpu|M_alu_result [17]),
	.datad(\cpu|cpu|D_src1_reg[17]~44_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[17]~45_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[17]~45 .lut_mask = 16'hDDA0;
defparam \cpu|cpu|D_src1_reg[17]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N26
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[17]~46 (
	.dataa(\cpu|cpu|D_src1_reg[31]~1_combout ),
	.datab(\cpu|cpu|D_src1_reg[31]~0_combout ),
	.datac(\cpu|cpu|D_src1_reg[17]~45_combout ),
	.datad(\cpu|cpu|E_alu_result [17]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[17]~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[17]~46 .lut_mask = 16'hEAC0;
defparam \cpu|cpu|D_src1_reg[17]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y45_N27
dffeas \cpu|cpu|A_mul_cell_p3[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [8]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mul_cell_p3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mul_cell_p3[8] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mul_cell_p3[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N30
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~32 (
	.dataa(\cpu|cpu|M_rot_rn [4]),
	.datab(\cpu|cpu|M_rot_prestep2 [16]),
	.datac(\cpu|cpu|M_rot_prestep2 [24]),
	.datad(\cpu|cpu|M_rot_rn [3]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~32 .lut_mask = 16'h4450;
defparam \cpu|cpu|A_shift_rot_result~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N0
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~33 (
	.dataa(\cpu|cpu|M_rot_rn [4]),
	.datab(\cpu|cpu|M_rot_prestep2 [0]),
	.datac(\cpu|cpu|M_rot_prestep2 [8]),
	.datad(\cpu|cpu|M_rot_rn [3]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~33 .lut_mask = 16'h88A0;
defparam \cpu|cpu|A_shift_rot_result~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N10
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~34 (
	.dataa(\cpu|cpu|M_rot_sel_fill3~q ),
	.datab(gnd),
	.datac(\cpu|cpu|M_rot_pass3~q ),
	.datad(\cpu|cpu|M_rot_mask [0]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~34 .lut_mask = 16'h0F0A;
defparam \cpu|cpu|A_shift_rot_result~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N24
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~35 (
	.dataa(\cpu|cpu|A_shift_rot_result~32_combout ),
	.datab(\cpu|cpu|M_rot_fill_bit~q ),
	.datac(\cpu|cpu|A_shift_rot_result~33_combout ),
	.datad(\cpu|cpu|A_shift_rot_result~34_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~35 .lut_mask = 16'hCCFA;
defparam \cpu|cpu|A_shift_rot_result~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y43_N25
dffeas \cpu|cpu|A_shift_rot_result[24] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_shift_rot_result~35_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_shift_rot_result [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result[24] .is_wysiwyg = "true";
defparam \cpu|cpu|A_shift_rot_result[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N26
cycloneive_lcell_comb \cpu|cpu|A_slow_ld_byte3_data_aligned_nxt[0]~7 (
	.dataa(\cpu|cpu|A_ld_align_byte2_byte3_fill~q ),
	.datab(\cpu|cpu|d_readdata_d1 [24]),
	.datac(\cpu|cpu|A_ctrl_ld_signed~q ),
	.datad(\cpu|cpu|A_slow_ld_data_sign_bit~2_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_slow_ld_byte3_data_aligned_nxt[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_slow_ld_byte3_data_aligned_nxt[0]~7 .lut_mask = 16'hE444;
defparam \cpu|cpu|A_slow_ld_byte3_data_aligned_nxt[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N27
dffeas \cpu|cpu|A_slow_inst_result[24] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_slow_ld_byte3_data_aligned_nxt[0]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_slow_inst_result [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_slow_inst_result[24] .is_wysiwyg = "true";
defparam \cpu|cpu|A_slow_inst_result[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N14
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[24]~31 (
	.dataa(\cpu|cpu|A_shift_rot_result [24]),
	.datab(\cpu|cpu|A_wr_data_unfiltered[12]~9_combout ),
	.datac(\cpu|cpu|A_slow_inst_result [24]),
	.datad(\cpu|cpu|A_wr_data_unfiltered[7]~6_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[24]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[24]~31 .lut_mask = 16'hCCB8;
defparam \cpu|cpu|A_wr_data_unfiltered[24]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N2
cycloneive_lcell_comb \cpu|cpu|M_inst_result[24]~5 (
	.dataa(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [24]),
	.datab(\cpu|cpu|M_inst_result[8]~1_combout ),
	.datac(\cpu|cpu|M_ctrl_ld~q ),
	.datad(\cpu|cpu|M_alu_result [24]),
	.cin(gnd),
	.combout(\cpu|cpu|M_inst_result[24]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_inst_result[24]~5 .lut_mask = 16'h2320;
defparam \cpu|cpu|M_inst_result[24]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N3
dffeas \cpu|cpu|A_inst_result[24] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_inst_result[24]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_inst_result [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_inst_result[24] .is_wysiwyg = "true";
defparam \cpu|cpu|A_inst_result[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N0
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[24]~32 (
	.dataa(\cpu|cpu|Add12~16_combout ),
	.datab(\cpu|cpu|A_wr_data_unfiltered[24]~31_combout ),
	.datac(\cpu|cpu|A_inst_result [24]),
	.datad(\cpu|cpu|A_wr_data_unfiltered[7]~6_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[24]~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[24]~32 .lut_mask = 16'hE2CC;
defparam \cpu|cpu|A_wr_data_unfiltered[24]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N18
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[24]~33 (
	.dataa(\cpu|cpu|A_data_ram_ld_align_sign_bit~q ),
	.datab(\cpu|cpu|A_wr_data_unfiltered[16]~8_combout ),
	.datac(\cpu|cpu|A_ctrl_ld_signed~q ),
	.datad(\cpu|cpu|A_wr_data_unfiltered[24]~32_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[24]~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[24]~33 .lut_mask = 16'hB380;
defparam \cpu|cpu|A_wr_data_unfiltered[24]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N21
dffeas \cpu|cpu|W_wr_data[24] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|A_wr_data_unfiltered[24]~33_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_wr_data [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_wr_data[24] .is_wysiwyg = "true";
defparam \cpu|cpu|W_wr_data[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N20
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[24]~54 (
	.dataa(\cpu|cpu|M_alu_result [24]),
	.datab(\cpu|cpu|D_src2_reg[23]~25_combout ),
	.datac(\cpu|cpu|A_wr_data_unfiltered[24]~33_combout ),
	.datad(\cpu|cpu|D_src2_reg[23]~24_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[24]~54_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[24]~54 .lut_mask = 16'hCCB8;
defparam \cpu|cpu|D_src2_reg[24]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N30
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[24]~55 (
	.dataa(\cpu|cpu|D_src2_reg[23]~24_combout ),
	.datab(\cpu|cpu|W_wr_data [24]),
	.datac(\cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24]),
	.datad(\cpu|cpu|D_src2_reg[24]~54_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[24]~55_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[24]~55 .lut_mask = 16'hDDA0;
defparam \cpu|cpu|D_src2_reg[24]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N26
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[24]~117 (
	.dataa(\cpu|cpu|D_src2_reg[24]~55_combout ),
	.datab(\cpu|cpu|D_src2_hazard_E~combout ),
	.datac(\cpu|cpu|E_alu_result [24]),
	.datad(\cpu|cpu|Equal314~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[24]~117_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[24]~117 .lut_mask = 16'h00E2;
defparam \cpu|cpu|D_src2_reg[24]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N27
dffeas \cpu|cpu|E_src2_reg[24] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_src2_reg[24]~117_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2_reg[24] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2_reg[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N16
cycloneive_lcell_comb \cpu|cpu|E_st_data[24]~1 (
	.dataa(\cpu|cpu|E_src2_reg [8]),
	.datab(\cpu|cpu|E_ctrl_mem16~q ),
	.datac(gnd),
	.datad(\cpu|cpu|E_src2_reg [24]),
	.cin(gnd),
	.combout(\cpu|cpu|E_st_data[24]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_st_data[24]~1 .lut_mask = 16'hBB88;
defparam \cpu|cpu|E_st_data[24]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N17
dffeas \cpu|cpu|M_st_data[24] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_st_data[24]~1_combout ),
	.asdata(\cpu|cpu|E_src2_reg [0]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|E_ctrl_mem8~q ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_st_data [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_st_data[24] .is_wysiwyg = "true";
defparam \cpu|cpu|M_st_data[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y38_N27
dffeas \cpu|cpu|A_st_data[24] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_st_data [24]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_st_data [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_st_data[24] .is_wysiwyg = "true";
defparam \cpu|cpu|A_st_data[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N16
cycloneive_lcell_comb \cpu|cpu|d_writedata[24]~10 (
	.dataa(\cpu|cpu|A_mem_bypass_pending~combout ),
	.datab(\cpu|cpu|A_st_data [24]),
	.datac(gnd),
	.datad(\cpu|cpu|M_st_data [24]),
	.cin(gnd),
	.combout(\cpu|cpu|d_writedata[24]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_writedata[24]~10 .lut_mask = 16'hDD88;
defparam \cpu|cpu|d_writedata[24]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N17
dffeas \cpu|cpu|d_writedata[24] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_writedata[24]~10_combout ),
	.asdata(\cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|q_b [24]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|A_dc_wb_update_av_writedata~combout ),
	.ena(\cpu|cpu|d_writedata[23]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_writedata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_writedata[24] .is_wysiwyg = "true";
defparam \cpu|cpu|d_writedata[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N8
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_003|src_payload~3 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_payload~3_combout  = (\cpu|cpu|d_writedata [24] & \mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|d_writedata [24]),
	.datad(\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_payload~3_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_payload~3 .lut_mask = 16'hF000;
defparam \mm_interconnect_0|cmd_mux_003|src_payload~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y23_N0
cycloneive_ram_block \onchip_ram|the_altsyncram|auto_generated|ram_block1a24 (
	.portawe(\onchip_ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\onchip_ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mm_interconnect_0|cmd_mux_003|src_payload~3_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_003|src_data [50],\mm_interconnect_0|cmd_mux_003|src_data [49],\mm_interconnect_0|cmd_mux_003|src_data [48],\mm_interconnect_0|cmd_mux_003|src_data [47],\mm_interconnect_0|cmd_mux_003|src_data [46],\mm_interconnect_0|cmd_mux_003|src_data [45],
\mm_interconnect_0|cmd_mux_003|src_data [44],\mm_interconnect_0|cmd_mux_003|src_data [43],\mm_interconnect_0|cmd_mux_003|src_data [42],\mm_interconnect_0|cmd_mux_003|src_data [41],\mm_interconnect_0|cmd_mux_003|src_data [40],\mm_interconnect_0|cmd_mux_003|src_data [39],
\mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_ram|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a24 .clk0_input_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a24 .init_file = "Nios_onchip_ram.hex";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a24 .logical_ram_name = "Nios_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|ALTSYNCRAM";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_byte_enable_mask_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_byte_size = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 10240;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N24
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_data[24]~3 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_data[24]~3_combout  = (\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\onchip_ram|the_altsyncram|auto_generated|ram_block1a56~portadataout ))) # (!\onchip_ram|the_altsyncram|auto_generated|address_reg_a 
// [0] & (\onchip_ram|the_altsyncram|auto_generated|ram_block1a24~portadataout ))

	.dataa(gnd),
	.datab(\onchip_ram|the_altsyncram|auto_generated|ram_block1a24~portadataout ),
	.datac(\onchip_ram|the_altsyncram|auto_generated|ram_block1a56~portadataout ),
	.datad(\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_data[24]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_data[24]~3 .lut_mask = 16'hF0CC;
defparam \mm_interconnect_0|rsp_mux_001|src_data[24]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N18
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~2 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address [8]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~2 .lut_mask = 16'hD850;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N19
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[24] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[24] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N13
dffeas \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[24] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata [24]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [24]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[24] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N0
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~8 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~8_combout  = (\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\mm_interconnect_0|rsp_mux_001|src_data[24]~3_combout ) # ((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [24])))) # (!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// ((\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [24]))))

	.dataa(\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\mm_interconnect_0|rsp_mux_001|src_data[24]~3_combout ),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [24]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~8_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~8 .lut_mask = 16'hECA0;
defparam \mm_interconnect_0|rsp_mux|src_payload~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N1
dffeas \cpu|cpu|d_readdata_d1[24] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_payload~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_readdata_d1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_readdata_d1[24] .is_wysiwyg = "true";
defparam \cpu|cpu|d_readdata_d1[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N22
cycloneive_lcell_comb \cpu|cpu|A_slow_inst_result[8]~13 (
	.dataa(\cpu|cpu|A_ld_align_sh16~q ),
	.datab(\cpu|cpu|d_readdata_d1 [8]),
	.datac(gnd),
	.datad(\cpu|cpu|d_readdata_d1 [24]),
	.cin(gnd),
	.combout(\cpu|cpu|A_slow_inst_result[8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_slow_inst_result[8]~13 .lut_mask = 16'hEE44;
defparam \cpu|cpu|A_slow_inst_result[8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N23
dffeas \cpu|cpu|A_slow_inst_result[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_slow_inst_result[8]~13_combout ),
	.asdata(\cpu|cpu|A_slow_ld_data_fill_bit~combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|A_ld_align_byte1_fill~q ),
	.ena(\cpu|cpu|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_slow_inst_result [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_slow_inst_result[8] .is_wysiwyg = "true";
defparam \cpu|cpu|A_slow_inst_result[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y43_N13
dffeas \cpu|cpu|A_mul_cell_p1[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [8]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mul_cell_p1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mul_cell_p1[8] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mul_cell_p1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N12
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[8]~80 (
	.dataa(\cpu|cpu|A_wr_data_unfiltered[7]~6_combout ),
	.datab(\cpu|cpu|A_slow_inst_result [8]),
	.datac(\cpu|cpu|A_mul_cell_p1 [8]),
	.datad(\cpu|cpu|A_wr_data_unfiltered[12]~9_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[8]~80_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[8]~80 .lut_mask = 16'hAAE4;
defparam \cpu|cpu|A_wr_data_unfiltered[8]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N12
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~96 (
	.dataa(\cpu|cpu|M_rot_rn [4]),
	.datab(\cpu|cpu|M_rot_prestep2 [16]),
	.datac(\cpu|cpu|M_rot_prestep2 [24]),
	.datad(\cpu|cpu|M_rot_rn [3]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~96_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~96 .lut_mask = 16'h88A0;
defparam \cpu|cpu|A_shift_rot_result~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N18
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~98 (
	.dataa(\cpu|cpu|M_rot_mask [0]),
	.datab(\cpu|cpu|M_rot_pass1~q ),
	.datac(gnd),
	.datad(\cpu|cpu|M_rot_sel_fill1~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~98_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~98 .lut_mask = 16'h3322;
defparam \cpu|cpu|A_shift_rot_result~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N6
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~97 (
	.dataa(\cpu|cpu|M_rot_rn [4]),
	.datab(\cpu|cpu|M_rot_prestep2 [0]),
	.datac(\cpu|cpu|M_rot_prestep2 [8]),
	.datad(\cpu|cpu|M_rot_rn [3]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~97_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~97 .lut_mask = 16'h4450;
defparam \cpu|cpu|A_shift_rot_result~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N28
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~99 (
	.dataa(\cpu|cpu|A_shift_rot_result~96_combout ),
	.datab(\cpu|cpu|M_rot_fill_bit~q ),
	.datac(\cpu|cpu|A_shift_rot_result~98_combout ),
	.datad(\cpu|cpu|A_shift_rot_result~97_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~99_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~99 .lut_mask = 16'hCFCA;
defparam \cpu|cpu|A_shift_rot_result~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y43_N29
dffeas \cpu|cpu|A_shift_rot_result[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_shift_rot_result~99_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_shift_rot_result [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result[8] .is_wysiwyg = "true";
defparam \cpu|cpu|A_shift_rot_result[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N22
cycloneive_lcell_comb \cpu|cpu|A_data_ram_ld16_data[8]~0 (
	.dataa(\cpu|cpu|A_inst_result [8]),
	.datab(\cpu|cpu|A_ld_align_sh16~q ),
	.datac(gnd),
	.datad(\cpu|cpu|A_inst_result [24]),
	.cin(gnd),
	.combout(\cpu|cpu|A_data_ram_ld16_data[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_data_ram_ld16_data[8]~0 .lut_mask = 16'hEE22;
defparam \cpu|cpu|A_data_ram_ld16_data[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N18
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[8]~81 (
	.dataa(\cpu|cpu|A_wr_data_unfiltered[8]~80_combout ),
	.datab(\cpu|cpu|A_wr_data_unfiltered[12]~9_combout ),
	.datac(\cpu|cpu|A_shift_rot_result [8]),
	.datad(\cpu|cpu|A_data_ram_ld16_data[8]~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[8]~81_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[8]~81 .lut_mask = 16'hEA62;
defparam \cpu|cpu|A_wr_data_unfiltered[8]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N22
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[8]~82 (
	.dataa(\cpu|cpu|A_wr_data_unfiltered[12]~60_combout ),
	.datab(\cpu|cpu|A_data_ram_ld_align_sign_bit~q ),
	.datac(\cpu|cpu|A_wr_data_unfiltered[8]~81_combout ),
	.datad(\cpu|cpu|A_ctrl_ld_signed~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[8]~82_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[8]~82 .lut_mask = 16'hD850;
defparam \cpu|cpu|A_wr_data_unfiltered[8]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N10
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[13]~90 (
	.dataa(\cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]),
	.datab(\cpu|cpu|D_src2_reg[23]~24_combout ),
	.datac(\cpu|cpu|A_wr_data_unfiltered[13]~67_combout ),
	.datad(\cpu|cpu|D_src2_reg[23]~25_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[13]~90_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[13]~90 .lut_mask = 16'hCCB8;
defparam \cpu|cpu|D_src2_reg[13]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y45_N9
dffeas \cpu|cpu|M_alu_result[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_alu_result [13]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_alu_result [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_alu_result[13] .is_wysiwyg = "true";
defparam \cpu|cpu|M_alu_result[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N12
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[13]~91 (
	.dataa(\cpu|cpu|W_wr_data [13]),
	.datab(\cpu|cpu|D_src2_reg[13]~90_combout ),
	.datac(\cpu|cpu|M_alu_result [13]),
	.datad(\cpu|cpu|D_src2_reg[23]~25_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[13]~91_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[13]~91 .lut_mask = 16'hB8CC;
defparam \cpu|cpu|D_src2_reg[13]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N22
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[13]~122 (
	.dataa(\cpu|cpu|D_src2_reg[13]~91_combout ),
	.datab(\cpu|cpu|Equal314~1_combout ),
	.datac(\cpu|cpu|E_alu_result [13]),
	.datad(\cpu|cpu|D_src2_hazard_E~combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[13]~122_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[13]~122 .lut_mask = 16'h3022;
defparam \cpu|cpu|D_src2_reg[13]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y45_N23
dffeas \cpu|cpu|E_src2_reg[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_src2_reg[13]~122_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2_reg[13] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N10
cycloneive_lcell_comb \cpu|cpu|E_st_data[13]~19 (
	.dataa(\cpu|cpu|E_ctrl_mem8~q ),
	.datab(\cpu|cpu|E_src2_reg [13]),
	.datac(gnd),
	.datad(\cpu|cpu|E_src2_reg [5]),
	.cin(gnd),
	.combout(\cpu|cpu|E_st_data[13]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_st_data[13]~19 .lut_mask = 16'hEE44;
defparam \cpu|cpu|E_st_data[13]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N11
dffeas \cpu|cpu|M_st_data[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_st_data[13]~19_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_st_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_st_data[13] .is_wysiwyg = "true";
defparam \cpu|cpu|M_st_data[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y37_N31
dffeas \cpu|cpu|A_st_data[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_st_data [13]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_st_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_st_data[13] .is_wysiwyg = "true";
defparam \cpu|cpu|A_st_data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N0
cycloneive_lcell_comb \cpu|cpu|d_writedata[13]~24 (
	.dataa(\cpu|cpu|A_mem_bypass_pending~combout ),
	.datab(\cpu|cpu|A_st_data [13]),
	.datac(gnd),
	.datad(\cpu|cpu|M_st_data [13]),
	.cin(gnd),
	.combout(\cpu|cpu|d_writedata[13]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_writedata[13]~24 .lut_mask = 16'hDD88;
defparam \cpu|cpu|d_writedata[13]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N1
dffeas \cpu|cpu|d_writedata[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_writedata[13]~24_combout ),
	.asdata(\cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|q_b [13]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|A_dc_wb_update_av_writedata~combout ),
	.ena(\cpu|cpu|d_writedata[23]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_writedata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_writedata[13] .is_wysiwyg = "true";
defparam \cpu|cpu|d_writedata[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N28
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~26 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~26_combout  = (\cpu|cpu|d_writedata [13] & \mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(gnd),
	.datab(\cpu|cpu|d_writedata [13]),
	.datac(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~26_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~26 .lut_mask = 16'hC0C0;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N29
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_payload~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[13] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N12
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[30]~83 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[30]~83_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[30]~83 .lut_mask = 16'hF000;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[30]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y38_N13
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|DRsize.010 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[30]~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_uir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|DRsize.010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|DRsize.010 .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|DRsize.010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N16
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[15]~9 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [16]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|DRsize.010~q ),
	.datac(gnd),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[15]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[15]~9 .lut_mask = 16'hEE22;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[15]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N12
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[12]~12 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Equal0~0_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[12]~12 .lut_mask = 16'hEE44;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N13
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[12]~12_combout ),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[12] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N28
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~31 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [12]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~31 .lut_mask = 16'hFB00;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N29
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[12] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N4
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~79 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [12]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg [12]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~79_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~79 .lut_mask = 16'hCACA;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N28
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~80 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [14]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~79_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~80_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~80 .lut_mask = 16'h88D8;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N29
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[13] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N30
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [13]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[13]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y37_N31
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[13] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N18
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~30 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [13]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~30 .lut_mask = 16'hF0B0;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N19
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[13] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N26
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~77 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [13]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg [13]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~77_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~77 .lut_mask = 16'hCACA;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N2
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~78 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~77_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [15]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~78_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~78 .lut_mask = 16'hF202;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N3
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[14] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y37_N29
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[14] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N30
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~29 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [14]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~29 .lut_mask = 16'hAA8A;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N31
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[14] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N10
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~75 (
	.dataa(gnd),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg [14]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [14]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~75_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~75 .lut_mask = 16'hCFC0;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N20
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~76 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [15]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~75_combout ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~76_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~76 .lut_mask = 16'hCC50;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y38_N17
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[15]~9_combout ),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[15] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y37_N17
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[15] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N8
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~24 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [15]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~24 .lut_mask = 16'hCC8C;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N9
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[15] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N6
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~65 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [15]),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg [15]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~65_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~65 .lut_mask = 16'hEE44;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N0
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~66 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~19_combout ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [17]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~65_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~66_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~66 .lut_mask = 16'hB3A0;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N1
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[30]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[16] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y37_N25
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[16] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N4
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~32 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [16]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~32 .lut_mask = 16'hEC20;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N5
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[13] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N16
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[13]~25 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata [13]),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [13]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[13]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[13]~25 .lut_mask = 16'hEE44;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[13]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N2
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~10 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~10 .lut_mask = 16'hA0CC;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N3
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[27] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[27] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N29
dffeas \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[27] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata [27]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [27]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[27] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N20
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~20 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~20_combout  = (\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\mm_interconnect_0|rsp_mux_001|src_data[27]~11_combout ) # ((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [27])))) # (!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// ((\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [27]))))

	.dataa(\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\mm_interconnect_0|rsp_mux_001|src_data[27]~11_combout ),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [27]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~20_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~20 .lut_mask = 16'hECA0;
defparam \mm_interconnect_0|rsp_mux|src_payload~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N21
dffeas \cpu|cpu|d_readdata_d1[27] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_payload~20_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_readdata_d1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_readdata_d1[27] .is_wysiwyg = "true";
defparam \cpu|cpu|d_readdata_d1[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N8
cycloneive_lcell_comb \cpu|cpu|A_slow_inst_result[11]~8 (
	.dataa(\cpu|cpu|A_ld_align_sh16~q ),
	.datab(\cpu|cpu|d_readdata_d1 [11]),
	.datac(gnd),
	.datad(\cpu|cpu|d_readdata_d1 [27]),
	.cin(gnd),
	.combout(\cpu|cpu|A_slow_inst_result[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_slow_inst_result[11]~8 .lut_mask = 16'hEE44;
defparam \cpu|cpu|A_slow_inst_result[11]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N9
dffeas \cpu|cpu|A_slow_inst_result[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_slow_inst_result[11]~8_combout ),
	.asdata(\cpu|cpu|A_slow_ld_data_fill_bit~combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|A_ld_align_byte1_fill~q ),
	.ena(\cpu|cpu|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_slow_inst_result [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_slow_inst_result[11] .is_wysiwyg = "true";
defparam \cpu|cpu|A_slow_inst_result[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y42_N11
dffeas \cpu|cpu|A_mul_cell_p1[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [11]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mul_cell_p1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mul_cell_p1[11] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mul_cell_p1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N10
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[11]~71 (
	.dataa(\cpu|cpu|A_slow_inst_result [11]),
	.datab(\cpu|cpu|A_wr_data_unfiltered[12]~9_combout ),
	.datac(\cpu|cpu|A_mul_cell_p1 [11]),
	.datad(\cpu|cpu|A_wr_data_unfiltered[7]~6_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[11]~71_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[11]~71 .lut_mask = 16'hFC22;
defparam \cpu|cpu|A_wr_data_unfiltered[11]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N0
cycloneive_lcell_comb \cpu|cpu|M_inst_result[27]~12 (
	.dataa(\cpu|cpu|M_inst_result[8]~1_combout ),
	.datab(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [27]),
	.datac(\cpu|cpu|M_alu_result [27]),
	.datad(\cpu|cpu|M_ctrl_ld~q ),
	.cin(gnd),
	.combout(\cpu|cpu|M_inst_result[27]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_inst_result[27]~12 .lut_mask = 16'h4450;
defparam \cpu|cpu|M_inst_result[27]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y45_N1
dffeas \cpu|cpu|A_inst_result[27] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_inst_result[27]~12_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_inst_result [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_inst_result[27] .is_wysiwyg = "true";
defparam \cpu|cpu|A_inst_result[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N16
cycloneive_lcell_comb \cpu|cpu|A_data_ram_ld16_data[11]~5 (
	.dataa(gnd),
	.datab(\cpu|cpu|A_ld_align_sh16~q ),
	.datac(\cpu|cpu|A_inst_result [11]),
	.datad(\cpu|cpu|A_inst_result [27]),
	.cin(gnd),
	.combout(\cpu|cpu|A_data_ram_ld16_data[11]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_data_ram_ld16_data[11]~5 .lut_mask = 16'hFC30;
defparam \cpu|cpu|A_data_ram_ld16_data[11]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y44_N7
dffeas \cpu|cpu|M_rot_prestep2[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_rot_prestep2[11]~15_combout ),
	.asdata(\cpu|cpu|M_rot_prestep2[7]~28_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|Add10~5_combout ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_rot_prestep2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_rot_prestep2[11] .is_wysiwyg = "true";
defparam \cpu|cpu|M_rot_prestep2[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y44_N13
dffeas \cpu|cpu|M_rot_prestep2[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_rot_prestep2[3]~12_combout ),
	.asdata(\cpu|cpu|M_rot_prestep2[31]~29_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|Add10~5_combout ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_rot_prestep2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_rot_prestep2[3] .is_wysiwyg = "true";
defparam \cpu|cpu|M_rot_prestep2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N22
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~85 (
	.dataa(\cpu|cpu|M_rot_prestep2 [11]),
	.datab(\cpu|cpu|M_rot_rn [4]),
	.datac(\cpu|cpu|M_rot_rn [3]),
	.datad(\cpu|cpu|M_rot_prestep2 [3]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~85_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~85 .lut_mask = 16'h3202;
defparam \cpu|cpu|A_shift_rot_result~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N22
cycloneive_lcell_comb \cpu|cpu|E_rot_mask[3]~5 (
	.dataa(\cpu|cpu|E_ctrl_shift_rot_right~q ),
	.datab(\cpu|cpu|E_src2 [0]),
	.datac(\cpu|cpu|E_src2 [1]),
	.datad(\cpu|cpu|E_src2 [2]),
	.cin(gnd),
	.combout(\cpu|cpu|E_rot_mask[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_rot_mask[3]~5 .lut_mask = 16'hFD00;
defparam \cpu|cpu|E_rot_mask[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y44_N23
dffeas \cpu|cpu|M_rot_mask[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_rot_mask[3]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_rot_mask [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_rot_mask[3] .is_wysiwyg = "true";
defparam \cpu|cpu|M_rot_mask[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N8
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~86 (
	.dataa(gnd),
	.datab(\cpu|cpu|M_rot_sel_fill1~q ),
	.datac(\cpu|cpu|M_rot_pass1~q ),
	.datad(\cpu|cpu|M_rot_mask [3]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~86_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~86 .lut_mask = 16'h0F0C;
defparam \cpu|cpu|A_shift_rot_result~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y44_N3
dffeas \cpu|cpu|M_rot_prestep2[27] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_rot_prestep2[27]~13_combout ),
	.asdata(\cpu|cpu|M_rot_prestep2[23]~30_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|Add10~5_combout ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_rot_prestep2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_rot_prestep2[27] .is_wysiwyg = "true";
defparam \cpu|cpu|M_rot_prestep2[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N0
cycloneive_lcell_comb \cpu|cpu|M_rot_prestep2[19]~14 (
	.dataa(\cpu|cpu|E_rot_prestep1[17]~19_combout ),
	.datab(\cpu|cpu|E_rot_prestep1[19]~18_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|Add10~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|M_rot_prestep2[19]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_rot_prestep2[19]~14 .lut_mask = 16'hAACC;
defparam \cpu|cpu|M_rot_prestep2[19]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y44_N1
dffeas \cpu|cpu|M_rot_prestep2[19] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_rot_prestep2[19]~14_combout ),
	.asdata(\cpu|cpu|M_rot_prestep2[15]~31_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|Add10~5_combout ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_rot_prestep2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_rot_prestep2[19] .is_wysiwyg = "true";
defparam \cpu|cpu|M_rot_prestep2[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N4
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~84 (
	.dataa(\cpu|cpu|M_rot_rn [3]),
	.datab(\cpu|cpu|M_rot_rn [4]),
	.datac(\cpu|cpu|M_rot_prestep2 [27]),
	.datad(\cpu|cpu|M_rot_prestep2 [19]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~84_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~84 .lut_mask = 16'hC840;
defparam \cpu|cpu|A_shift_rot_result~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N28
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~87 (
	.dataa(\cpu|cpu|A_shift_rot_result~85_combout ),
	.datab(\cpu|cpu|A_shift_rot_result~86_combout ),
	.datac(\cpu|cpu|A_shift_rot_result~84_combout ),
	.datad(\cpu|cpu|M_rot_fill_bit~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~87_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~87 .lut_mask = 16'hFE32;
defparam \cpu|cpu|A_shift_rot_result~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y45_N29
dffeas \cpu|cpu|A_shift_rot_result[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_shift_rot_result~87_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_shift_rot_result [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result[11] .is_wysiwyg = "true";
defparam \cpu|cpu|A_shift_rot_result[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N10
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[11]~72 (
	.dataa(\cpu|cpu|A_wr_data_unfiltered[11]~71_combout ),
	.datab(\cpu|cpu|A_data_ram_ld16_data[11]~5_combout ),
	.datac(\cpu|cpu|A_wr_data_unfiltered[12]~9_combout ),
	.datad(\cpu|cpu|A_shift_rot_result [11]),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[11]~72_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[11]~72 .lut_mask = 16'hDA8A;
defparam \cpu|cpu|A_wr_data_unfiltered[11]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N20
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[11]~73 (
	.dataa(\cpu|cpu|A_ctrl_ld_signed~q ),
	.datab(\cpu|cpu|A_data_ram_ld_align_sign_bit~q ),
	.datac(\cpu|cpu|A_wr_data_unfiltered[12]~60_combout ),
	.datad(\cpu|cpu|A_wr_data_unfiltered[11]~72_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[11]~73_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[11]~73 .lut_mask = 16'h8F80;
defparam \cpu|cpu|A_wr_data_unfiltered[11]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y45_N21
dffeas \cpu|cpu|W_wr_data[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_wr_data_unfiltered[11]~73_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_wr_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_wr_data[11] .is_wysiwyg = "true";
defparam \cpu|cpu|W_wr_data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N6
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[11]~94 (
	.dataa(\cpu|cpu|D_src2_reg[23]~25_combout ),
	.datab(\cpu|cpu|A_wr_data_unfiltered[11]~73_combout ),
	.datac(\cpu|cpu|D_src2_reg[23]~24_combout ),
	.datad(\cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[11]~94_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[11]~94 .lut_mask = 16'hF4A4;
defparam \cpu|cpu|D_src2_reg[11]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N24
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[11]~95 (
	.dataa(\cpu|cpu|W_wr_data [11]),
	.datab(\cpu|cpu|M_alu_result [11]),
	.datac(\cpu|cpu|D_src2_reg[23]~25_combout ),
	.datad(\cpu|cpu|D_src2_reg[11]~94_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[11]~95_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[11]~95 .lut_mask = 16'hAFC0;
defparam \cpu|cpu|D_src2_reg[11]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N16
cycloneive_lcell_comb \cpu|cpu|E_src2[11]~0 (
	.dataa(\cpu|cpu|E_alu_result [11]),
	.datab(\cpu|cpu|D_src2_hazard_E~combout ),
	.datac(gnd),
	.datad(\cpu|cpu|D_src2_reg[11]~95_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_src2[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src2[11]~0 .lut_mask = 16'hBB88;
defparam \cpu|cpu|E_src2[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y45_N17
dffeas \cpu|cpu|E_src2[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_src2[11]~0_combout ),
	.asdata(\cpu|cpu|D_iw [17]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|D_src2[5]~2_combout ),
	.sload(\cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2[11] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N12
cycloneive_lcell_comb \cpu|cpu|E_logic_result[11]~1 (
	.dataa(\cpu|cpu|E_logic_op [0]),
	.datab(\cpu|cpu|E_logic_op [1]),
	.datac(\cpu|cpu|E_src2 [11]),
	.datad(\cpu|cpu|E_src1[11]~_Duplicate_2_q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_logic_result[11]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_logic_result[11]~1 .lut_mask = 16'h6CC1;
defparam \cpu|cpu|E_logic_result[11]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y40_N29
dffeas \cpu|cpu|D_br_taken_waddr_partial[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_br_taken_waddr_partial[9]~29_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_br_taken_waddr_partial [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_br_taken_waddr_partial[9] .is_wysiwyg = "true";
defparam \cpu|cpu|D_br_taken_waddr_partial[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N19
dffeas \cpu|cpu|D_pc_plus_one[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_pc_plus_one[9]~18_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_pc_plus_one [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_pc_plus_one[9] .is_wysiwyg = "true";
defparam \cpu|cpu|D_pc_plus_one[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N30
cycloneive_lcell_comb \cpu|cpu|D_extra_pc[9]~6 (
	.dataa(\cpu|cpu|D_br_taken_waddr_partial [9]),
	.datab(\cpu|cpu|D_pc_plus_one [9]),
	.datac(\cpu|cpu|D_bht_data [1]),
	.datad(\cpu|cpu|E_ctrl_br_cond_nxt~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_extra_pc[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_extra_pc[9]~6 .lut_mask = 16'hACCC;
defparam \cpu|cpu|D_extra_pc[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N31
dffeas \cpu|cpu|E_extra_pc[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_extra_pc[9]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_extra_pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_extra_pc[9] .is_wysiwyg = "true";
defparam \cpu|cpu|E_extra_pc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N10
cycloneive_lcell_comb \cpu|cpu|E_alu_result[11]~8 (
	.dataa(\cpu|cpu|E_logic_result[11]~1_combout ),
	.datab(\cpu|cpu|E_ctrl_logic~q ),
	.datac(\cpu|cpu|E_extra_pc [9]),
	.datad(\cpu|cpu|E_ctrl_retaddr~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_alu_result[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_alu_result[11]~8 .lut_mask = 16'hF888;
defparam \cpu|cpu|E_alu_result[11]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N2
cycloneive_lcell_comb \cpu|cpu|E_alu_result[11] (
	.dataa(gnd),
	.datab(\cpu|cpu|E_alu_result[11]~8_combout ),
	.datac(\cpu|cpu|E_alu_result~0_combout ),
	.datad(\cpu|cpu|Add8~56_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_alu_result [11]),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_alu_result[11] .lut_mask = 16'hCFCC;
defparam \cpu|cpu|E_alu_result[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N28
cycloneive_lcell_comb \cpu|cpu|M_alu_result[11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|E_alu_result [11]),
	.cin(gnd),
	.combout(\cpu|cpu|M_alu_result[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_alu_result[11]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|M_alu_result[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y45_N29
dffeas \cpu|cpu|M_alu_result[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_alu_result[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_alu_result [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_alu_result[11] .is_wysiwyg = "true";
defparam \cpu|cpu|M_alu_result[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N12
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[11]~62 (
	.dataa(\cpu|cpu|E_src1[7]~0_combout ),
	.datab(\cpu|cpu|A_wr_data_unfiltered[11]~73_combout ),
	.datac(\cpu|cpu|E_src1[7]~1_combout ),
	.datad(\cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[11]~62_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[11]~62 .lut_mask = 16'hAEA4;
defparam \cpu|cpu|D_src1_reg[11]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N14
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[11]~63 (
	.dataa(\cpu|cpu|E_src1[7]~1_combout ),
	.datab(\cpu|cpu|M_alu_result [11]),
	.datac(\cpu|cpu|W_wr_data [11]),
	.datad(\cpu|cpu|D_src1_reg[11]~62_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[11]~63_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[11]~63 .lut_mask = 16'hF588;
defparam \cpu|cpu|D_src1_reg[11]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N26
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[11]~64 (
	.dataa(\cpu|cpu|D_src1_reg[31]~0_combout ),
	.datab(\cpu|cpu|D_src1_reg[11]~63_combout ),
	.datac(\cpu|cpu|D_src1_reg[31]~1_combout ),
	.datad(\cpu|cpu|E_alu_result [11]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[11]~64_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[11]~64 .lut_mask = 16'hF888;
defparam \cpu|cpu|D_src1_reg[11]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y45_N27
dffeas \cpu|cpu|E_src1[11]~_Duplicate_2 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_src1_reg[11]~64_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src1[11]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src1[11]~_Duplicate_2 .is_wysiwyg = "true";
defparam \cpu|cpu|E_src1[11]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y47_N7
dffeas \cpu|cpu|M_mem_baddr[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|Add8~56_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_mem_baddr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_mem_baddr[11] .is_wysiwyg = "true";
defparam \cpu|cpu|M_mem_baddr[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y40_N7
dffeas \cpu|cpu|A_mem_baddr[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_mem_baddr [11]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mem_baddr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mem_baddr[11] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mem_baddr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N28
cycloneive_lcell_comb \cpu|cpu|d_address_tag_field[0]~6 (
	.dataa(\cpu|cpu|A_mem_baddr [11]),
	.datab(\cpu|cpu|d_address_tag_field_nxt~0_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|M_mem_baddr [11]),
	.cin(gnd),
	.combout(\cpu|cpu|d_address_tag_field[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_address_tag_field[0]~6 .lut_mask = 16'hBB88;
defparam \cpu|cpu|d_address_tag_field[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N12
cycloneive_lcell_comb \cpu|cpu|A_dc_actual_tag[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|Nios_cpu_cpu_dc_tag|the_altsyncram|auto_generated|q_b [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_actual_tag[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_actual_tag[0]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|cpu|A_dc_actual_tag[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y40_N13
dffeas \cpu|cpu|A_dc_actual_tag[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_actual_tag[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_actual_tag [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_actual_tag[0] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_actual_tag[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N14
cycloneive_lcell_comb \cpu|cpu|A_dc_wb_tag[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|A_dc_actual_tag [0]),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_wb_tag[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_wb_tag[0]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|A_dc_wb_tag[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N15
dffeas \cpu|cpu|A_dc_wb_tag[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_wb_tag[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|A_dc_xfer_rd_data_starting~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_wb_tag [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_wb_tag[0] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_wb_tag[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y41_N29
dffeas \cpu|cpu|d_address_tag_field[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_address_tag_field[0]~6_combout ),
	.asdata(\cpu|cpu|A_dc_wb_tag [0]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|A_dc_wb_wr_want_dmaster~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_address_tag_field [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_address_tag_field[0] .is_wysiwyg = "true";
defparam \cpu|cpu|d_address_tag_field[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N22
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_003|src_data[47] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_data [47] = (\cpu|cpu|d_address_tag_field [0] & ((\mm_interconnect_0|cmd_mux_003|saved_grant [0]) # ((\cpu|cpu|ic_fill_line [6] & \mm_interconnect_0|cmd_mux_003|saved_grant [1])))) # (!\cpu|cpu|d_address_tag_field [0] & 
// (\cpu|cpu|ic_fill_line [6] & ((\mm_interconnect_0|cmd_mux_003|saved_grant [1]))))

	.dataa(\cpu|cpu|d_address_tag_field [0]),
	.datab(\cpu|cpu|ic_fill_line [6]),
	.datac(\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(\mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_data [47]),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_data[47] .lut_mask = 16'hECA0;
defparam \mm_interconnect_0|cmd_mux_003|src_data[47] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y19_N0
cycloneive_ram_block \onchip_ram|the_altsyncram|auto_generated|ram_block1a12 (
	.portawe(\onchip_ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\onchip_ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mm_interconnect_0|cmd_mux_003|src_payload~22_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_003|src_data [50],\mm_interconnect_0|cmd_mux_003|src_data [49],\mm_interconnect_0|cmd_mux_003|src_data [48],\mm_interconnect_0|cmd_mux_003|src_data [47],\mm_interconnect_0|cmd_mux_003|src_data [46],\mm_interconnect_0|cmd_mux_003|src_data [45],
\mm_interconnect_0|cmd_mux_003|src_data [44],\mm_interconnect_0|cmd_mux_003|src_data [43],\mm_interconnect_0|cmd_mux_003|src_data [42],\mm_interconnect_0|cmd_mux_003|src_data [41],\mm_interconnect_0|cmd_mux_003|src_data [40],\mm_interconnect_0|cmd_mux_003|src_data [39],
\mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_ram|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a12 .clk0_input_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a12 .init_file = "Nios_onchip_ram.hex";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a12 .logical_ram_name = "Nios_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|ALTSYNCRAM";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_byte_enable_mask_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_byte_size = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 10240;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y32_N0
cycloneive_ram_block \onchip_ram|the_altsyncram|auto_generated|ram_block1a41 (
	.portawe(\onchip_ram|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\onchip_ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mm_interconnect_0|cmd_mux_003|src_payload~22_combout ,\mm_interconnect_0|cmd_mux_003|src_payload~23_combout ,\mm_interconnect_0|cmd_mux_003|src_payload~24_combout ,\mm_interconnect_0|cmd_mux_003|src_payload~25_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_003|src_data [48],\mm_interconnect_0|cmd_mux_003|src_data [47],\mm_interconnect_0|cmd_mux_003|src_data [46],\mm_interconnect_0|cmd_mux_003|src_data [45],\mm_interconnect_0|cmd_mux_003|src_data [44],\mm_interconnect_0|cmd_mux_003|src_data [43],
\mm_interconnect_0|cmd_mux_003|src_data [42],\mm_interconnect_0|cmd_mux_003|src_data [41],\mm_interconnect_0|cmd_mux_003|src_data [40],\mm_interconnect_0|cmd_mux_003|src_data [39],\mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_ram|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a41 .clk0_input_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a41 .init_file = "Nios_onchip_ram.hex";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a41 .logical_ram_name = "Nios_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|ALTSYNCRAM";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a41 .operation_mode = "single_port";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a41 .port_a_address_width = 11;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a41 .port_a_byte_enable_mask_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a41 .port_a_byte_size = 4;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a41 .port_a_data_width = 4;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a41 .port_a_last_address = 2047;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 10240;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a41 .port_a_logical_ram_width = 32;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a41 .port_b_address_width = 11;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a41 .port_b_data_width = 4;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a41 .ram_block_type = "M9K";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a41 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a41 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a41 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a41 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N16
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_data[12]~22 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_data[12]~22_combout  = (\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\onchip_ram|the_altsyncram|auto_generated|ram_block1a44 ))) # (!\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\onchip_ram|the_altsyncram|auto_generated|ram_block1a12~portadataout ))

	.dataa(\onchip_ram|the_altsyncram|auto_generated|ram_block1a12~portadataout ),
	.datab(\onchip_ram|the_altsyncram|auto_generated|ram_block1a44 ),
	.datac(\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_data[12]~22_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_data[12]~22 .lut_mask = 16'hCACA;
defparam \mm_interconnect_0|rsp_mux_001|src_data[12]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N30
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~21 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~21 .lut_mask = 16'hC0AA;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N31
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[12] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N25
dffeas \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata [12]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[12] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N24
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~44 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~44_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [12] & (\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// ((!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ) # (!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ))))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [12]),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~44_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~44 .lut_mask = 16'h7000;
defparam \mm_interconnect_0|rsp_mux|src_payload~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N28
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~46 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~46_combout  = (\mm_interconnect_0|rsp_mux|src_payload~45_combout ) # ((\mm_interconnect_0|rsp_mux|src_payload~44_combout ) # ((\mm_interconnect_0|rsp_mux_001|src_data[12]~22_combout  & 
// \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )))

	.dataa(\mm_interconnect_0|rsp_mux|src_payload~45_combout ),
	.datab(\mm_interconnect_0|rsp_mux_001|src_data[12]~22_combout ),
	.datac(\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datad(\mm_interconnect_0|rsp_mux|src_payload~44_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~46_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~46 .lut_mask = 16'hFFEA;
defparam \mm_interconnect_0|rsp_mux|src_payload~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N29
dffeas \cpu|cpu|d_readdata_d1[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_payload~46_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_readdata_d1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_readdata_d1[12] .is_wysiwyg = "true";
defparam \cpu|cpu|d_readdata_d1[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y37_N21
dffeas \cpu|cpu|A_st_data[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_st_data [12]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_st_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_st_data[12] .is_wysiwyg = "true";
defparam \cpu|cpu|A_st_data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N20
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_data[12]~56 (
	.dataa(\cpu|cpu|d_readdata_d1 [12]),
	.datab(\cpu|cpu|A_dc_fill_wr_data[15]~5_combout ),
	.datac(\cpu|cpu|A_st_data [12]),
	.datad(\cpu|cpu|A_dc_fill_active~q ),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_data[12]~56_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_data[12]~56 .lut_mask = 16'hE200;
defparam \cpu|cpu|dc_data_wr_port_data[12]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N30
cycloneive_lcell_comb \cpu|cpu|M_dc_st_data[12]~28 (
	.dataa(gnd),
	.datab(\cpu|cpu|M_ctrl_dc_index_nowb_inv~q ),
	.datac(\cpu|cpu|M_st_data [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|M_dc_st_data[12]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_dc_st_data[12]~28 .lut_mask = 16'h3030;
defparam \cpu|cpu|M_dc_st_data[12]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N31
dffeas \cpu|cpu|A_dc_st_data[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_dc_st_data[12]~28_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_st_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_st_data[12] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_st_data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N8
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_data[12]~57 (
	.dataa(gnd),
	.datab(\cpu|cpu|dc_data_wr_port_data[12]~56_combout ),
	.datac(\cpu|cpu|A_dc_st_data [12]),
	.datad(\cpu|cpu|A_dc_fill_active~q ),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_data[12]~57_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_data[12]~57 .lut_mask = 16'hCCFC;
defparam \cpu|cpu|dc_data_wr_port_data[12]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y46_N29
dffeas \cpu|cpu|M_alu_result[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_alu_result [12]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_alu_result [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_alu_result[12] .is_wysiwyg = "true";
defparam \cpu|cpu|M_alu_result[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N18
cycloneive_lcell_comb \cpu|cpu|M_inst_result[12]~29 (
	.dataa(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [12]),
	.datab(\cpu|cpu|M_alu_result [12]),
	.datac(gnd),
	.datad(\cpu|cpu|M_ctrl_ld~q ),
	.cin(gnd),
	.combout(\cpu|cpu|M_inst_result[12]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_inst_result[12]~29 .lut_mask = 16'hAACC;
defparam \cpu|cpu|M_inst_result[12]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N10
cycloneive_lcell_comb \cpu|cpu|M_inst_result[12]~30 (
	.dataa(\cpu|cpu|M_inst_result[8]~1_combout ),
	.datab(\cpu|cpu|M_exc_any~combout ),
	.datac(\cpu|cpu|M_pc_plus_one [10]),
	.datad(\cpu|cpu|M_inst_result[12]~29_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|M_inst_result[12]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_inst_result[12]~30 .lut_mask = 16'hD5C0;
defparam \cpu|cpu|M_inst_result[12]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N11
dffeas \cpu|cpu|A_inst_result[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_inst_result[12]~30_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_inst_result [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_inst_result[12] .is_wysiwyg = "true";
defparam \cpu|cpu|A_inst_result[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N12
cycloneive_lcell_comb \cpu|cpu|A_data_ram_ld16_data[12]~4 (
	.dataa(\cpu|cpu|A_inst_result [12]),
	.datab(\cpu|cpu|A_ld_align_sh16~q ),
	.datac(gnd),
	.datad(\cpu|cpu|A_inst_result [28]),
	.cin(gnd),
	.combout(\cpu|cpu|A_data_ram_ld16_data[12]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_data_ram_ld16_data[12]~4 .lut_mask = 16'hEE22;
defparam \cpu|cpu|A_data_ram_ld16_data[12]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N25
dffeas \cpu|cpu|A_mul_cell_p1[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [12]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mul_cell_p1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mul_cell_p1[12] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mul_cell_p1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N6
cycloneive_lcell_comb \cpu|cpu|A_slow_inst_result[12]~9 (
	.dataa(\cpu|cpu|A_ld_align_sh16~q ),
	.datab(\cpu|cpu|d_readdata_d1 [12]),
	.datac(gnd),
	.datad(\cpu|cpu|d_readdata_d1 [28]),
	.cin(gnd),
	.combout(\cpu|cpu|A_slow_inst_result[12]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_slow_inst_result[12]~9 .lut_mask = 16'hEE44;
defparam \cpu|cpu|A_slow_inst_result[12]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N7
dffeas \cpu|cpu|A_slow_inst_result[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_slow_inst_result[12]~9_combout ),
	.asdata(\cpu|cpu|A_slow_ld_data_fill_bit~combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|A_ld_align_byte1_fill~q ),
	.ena(\cpu|cpu|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_slow_inst_result [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_slow_inst_result[12] .is_wysiwyg = "true";
defparam \cpu|cpu|A_slow_inst_result[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N24
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[12]~68 (
	.dataa(\cpu|cpu|A_wr_data_unfiltered[7]~6_combout ),
	.datab(\cpu|cpu|A_wr_data_unfiltered[12]~9_combout ),
	.datac(\cpu|cpu|A_mul_cell_p1 [12]),
	.datad(\cpu|cpu|A_slow_inst_result [12]),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[12]~68_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[12]~68 .lut_mask = 16'hB9A8;
defparam \cpu|cpu|A_wr_data_unfiltered[12]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N20
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~80 (
	.dataa(\cpu|cpu|M_rot_prestep2 [20]),
	.datab(\cpu|cpu|M_rot_rn [3]),
	.datac(\cpu|cpu|M_rot_prestep2 [28]),
	.datad(\cpu|cpu|M_rot_rn [4]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~80_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~80 .lut_mask = 16'hB800;
defparam \cpu|cpu|A_shift_rot_result~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N14
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~81 (
	.dataa(\cpu|cpu|M_rot_prestep2 [12]),
	.datab(\cpu|cpu|M_rot_rn [3]),
	.datac(\cpu|cpu|M_rot_prestep2 [4]),
	.datad(\cpu|cpu|M_rot_rn [4]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~81_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~81 .lut_mask = 16'h00E2;
defparam \cpu|cpu|A_shift_rot_result~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N24
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~82 (
	.dataa(\cpu|cpu|M_rot_sel_fill1~q ),
	.datab(gnd),
	.datac(\cpu|cpu|M_rot_pass1~q ),
	.datad(\cpu|cpu|M_rot_mask [4]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~82_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~82 .lut_mask = 16'h0F0A;
defparam \cpu|cpu|A_shift_rot_result~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N6
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~83 (
	.dataa(\cpu|cpu|M_rot_fill_bit~q ),
	.datab(\cpu|cpu|A_shift_rot_result~80_combout ),
	.datac(\cpu|cpu|A_shift_rot_result~81_combout ),
	.datad(\cpu|cpu|A_shift_rot_result~82_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~83_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~83 .lut_mask = 16'hAAFC;
defparam \cpu|cpu|A_shift_rot_result~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y43_N7
dffeas \cpu|cpu|A_shift_rot_result[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_shift_rot_result~83_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_shift_rot_result [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result[12] .is_wysiwyg = "true";
defparam \cpu|cpu|A_shift_rot_result[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N22
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[12]~69 (
	.dataa(\cpu|cpu|A_data_ram_ld16_data[12]~4_combout ),
	.datab(\cpu|cpu|A_wr_data_unfiltered[12]~68_combout ),
	.datac(\cpu|cpu|A_shift_rot_result [12]),
	.datad(\cpu|cpu|A_wr_data_unfiltered[12]~9_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[12]~69_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[12]~69 .lut_mask = 16'hB8CC;
defparam \cpu|cpu|A_wr_data_unfiltered[12]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N30
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[12]~70 (
	.dataa(\cpu|cpu|A_data_ram_ld_align_sign_bit~q ),
	.datab(\cpu|cpu|A_wr_data_unfiltered[12]~60_combout ),
	.datac(\cpu|cpu|A_ctrl_ld_signed~q ),
	.datad(\cpu|cpu|A_wr_data_unfiltered[12]~69_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[12]~70_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[12]~70 .lut_mask = 16'hB380;
defparam \cpu|cpu|A_wr_data_unfiltered[12]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N20
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[12]~59 (
	.dataa(\cpu|cpu|A_wr_data_unfiltered[12]~70_combout ),
	.datab(\cpu|cpu|M_alu_result [12]),
	.datac(\cpu|cpu|E_src1[7]~0_combout ),
	.datad(\cpu|cpu|E_src1[7]~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[12]~59_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[12]~59 .lut_mask = 16'hFC0A;
defparam \cpu|cpu|D_src1_reg[12]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y46_N31
dffeas \cpu|cpu|W_wr_data[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_wr_data_unfiltered[12]~70_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_wr_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_wr_data[12] .is_wysiwyg = "true";
defparam \cpu|cpu|W_wr_data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N6
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[12]~60 (
	.dataa(\cpu|cpu|D_src1_reg[12]~59_combout ),
	.datab(\cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12]),
	.datac(\cpu|cpu|E_src1[7]~0_combout ),
	.datad(\cpu|cpu|W_wr_data [12]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[12]~60_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[12]~60 .lut_mask = 16'hEA4A;
defparam \cpu|cpu|D_src1_reg[12]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N24
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[12]~61 (
	.dataa(\cpu|cpu|D_src1_reg[31]~0_combout ),
	.datab(\cpu|cpu|D_src1_reg[12]~60_combout ),
	.datac(\cpu|cpu|D_src1_reg[31]~1_combout ),
	.datad(\cpu|cpu|E_alu_result [12]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[12]~61_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[12]~61 .lut_mask = 16'hF888;
defparam \cpu|cpu|D_src1_reg[12]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N25
dffeas \cpu|cpu|E_src1[12]~_Duplicate_2 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_src1_reg[12]~61_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src1[12]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src1[12]~_Duplicate_2 .is_wysiwyg = "true";
defparam \cpu|cpu|E_src1[12]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N22
cycloneive_lcell_comb \cpu|cpu|E_logic_result[12]~2 (
	.dataa(\cpu|cpu|E_logic_op [0]),
	.datab(\cpu|cpu|E_src1[12]~_Duplicate_2_q ),
	.datac(\cpu|cpu|E_logic_op [1]),
	.datad(\cpu|cpu|E_src2 [12]),
	.cin(gnd),
	.combout(\cpu|cpu|E_logic_result[12]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_logic_result[12]~2 .lut_mask = 16'h78C1;
defparam \cpu|cpu|E_logic_result[12]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N18
cycloneive_lcell_comb \cpu|cpu|D_extra_pc[10]~5 (
	.dataa(\cpu|cpu|D_pc_plus_one [10]),
	.datab(\cpu|cpu|E_ctrl_br_cond_nxt~1_combout ),
	.datac(\cpu|cpu|Add1~2_combout ),
	.datad(\cpu|cpu|D_bht_data [1]),
	.cin(gnd),
	.combout(\cpu|cpu|D_extra_pc[10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_extra_pc[10]~5 .lut_mask = 16'hE2AA;
defparam \cpu|cpu|D_extra_pc[10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N19
dffeas \cpu|cpu|E_extra_pc[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_extra_pc[10]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_extra_pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_extra_pc[10] .is_wysiwyg = "true";
defparam \cpu|cpu|E_extra_pc[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N16
cycloneive_lcell_comb \cpu|cpu|E_alu_result[12]~7 (
	.dataa(\cpu|cpu|E_logic_result[12]~2_combout ),
	.datab(\cpu|cpu|E_ctrl_retaddr~q ),
	.datac(\cpu|cpu|E_extra_pc [10]),
	.datad(\cpu|cpu|E_ctrl_logic~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_alu_result[12]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_alu_result[12]~7 .lut_mask = 16'hEAC0;
defparam \cpu|cpu|E_alu_result[12]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N28
cycloneive_lcell_comb \cpu|cpu|E_alu_result[12] (
	.dataa(gnd),
	.datab(\cpu|cpu|Add8~58_combout ),
	.datac(\cpu|cpu|E_alu_result~0_combout ),
	.datad(\cpu|cpu|E_alu_result[12]~7_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_alu_result [12]),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_alu_result[12] .lut_mask = 16'hFF0C;
defparam \cpu|cpu|E_alu_result[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N10
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[12]~124 (
	.dataa(\cpu|cpu|D_src2_reg[12]~93_combout ),
	.datab(\cpu|cpu|E_alu_result [12]),
	.datac(\cpu|cpu|D_src2_hazard_E~combout ),
	.datad(\cpu|cpu|Equal314~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[12]~124_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[12]~124 .lut_mask = 16'h00CA;
defparam \cpu|cpu|D_src2_reg[12]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y46_N11
dffeas \cpu|cpu|E_src2_reg[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_src2_reg[12]~124_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2_reg[12] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N28
cycloneive_lcell_comb \cpu|cpu|E_st_data[12]~20 (
	.dataa(\cpu|cpu|E_src2_reg [12]),
	.datab(gnd),
	.datac(\cpu|cpu|E_src2_reg [4]),
	.datad(\cpu|cpu|E_ctrl_mem8~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_st_data[12]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_st_data[12]~20 .lut_mask = 16'hF0AA;
defparam \cpu|cpu|E_st_data[12]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N29
dffeas \cpu|cpu|M_st_data[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_st_data[12]~20_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_st_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_st_data[12] .is_wysiwyg = "true";
defparam \cpu|cpu|M_st_data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N10
cycloneive_lcell_comb \cpu|cpu|d_writedata[12]~21 (
	.dataa(\cpu|cpu|A_mem_bypass_pending~combout ),
	.datab(\cpu|cpu|M_st_data [12]),
	.datac(gnd),
	.datad(\cpu|cpu|A_st_data [12]),
	.cin(gnd),
	.combout(\cpu|cpu|d_writedata[12]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_writedata[12]~21 .lut_mask = 16'hEE44;
defparam \cpu|cpu|d_writedata[12]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N11
dffeas \cpu|cpu|d_writedata[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_writedata[12]~21_combout ),
	.asdata(\cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|q_b [12]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|A_dc_wb_update_av_writedata~combout ),
	.ena(\cpu|cpu|d_writedata[23]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_writedata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_writedata[12] .is_wysiwyg = "true";
defparam \cpu|cpu|d_writedata[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N6
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~27 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~27_combout  = (\cpu|cpu|d_writedata [12] & \mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(\cpu|cpu|d_writedata [12]),
	.datab(gnd),
	.datac(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~27_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~27 .lut_mask = 16'hA0A0;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N7
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_payload~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[12] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N10
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[12]~26 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata [12]),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [12]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[12]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[12]~26 .lut_mask = 16'hEE44;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[12]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N22
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~33 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [13]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~33 .lut_mask = 16'hEC20;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N23
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[10] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N8
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[10]~28 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata [10]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[10]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[10]~28 .lut_mask = 16'hE4E4;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[10]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N6
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[11]~11 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11]),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Equal0~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[11]~11 .lut_mask = 16'hDD88;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N7
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[11]~11_combout ),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[11] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N22
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~32 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [11]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~32 .lut_mask = 16'hF0B0;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N23
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[11] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N30
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~81 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [11]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg [11]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~81_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~81 .lut_mask = 16'hCACA;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N14
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~82 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~81_combout ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [13]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~82_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~82 .lut_mask = 16'hC0CA;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N15
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[12] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y37_N3
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[12] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y36_N21
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[9]~10_combout ),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[16]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[9] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N8
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[9]~29 (
	.dataa(gnd),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata [9]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [9]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[9]~29 .lut_mask = 16'hFC30;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[9]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N24
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[29]~8 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Equal0~1_combout ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[29]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[29]~8 .lut_mask = 16'hEE22;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[29]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N16
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~13 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [31]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~13 .lut_mask = 16'hFD00;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N17
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[31] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[31] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N16
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~46 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [31]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg [31]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~46 .lut_mask = 16'hCCAA;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N0
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~47 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [33]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~19_combout ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~46_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~47_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~47 .lut_mask = 16'hB3A0;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y39_N1
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[32] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[30]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [32]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[32] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N24
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[32]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [32]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[32]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y39_N25
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[32] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [32]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[32] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y35_N25
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[29] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[29]~8_combout ),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [32]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[29] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N2
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~49 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg [29]),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [29]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~49_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~49 .lut_mask = 16'hDD88;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N24
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~50 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~19_combout ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [31]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~49_combout ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~50_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~50 .lut_mask = 16'hDC50;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y39_N25
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[30] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[30]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[30] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N18
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[30]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [30]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[30]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y39_N19
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[30] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[30] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N18
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~14 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [30]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~14 .lut_mask = 16'hEF00;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N19
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[30] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[30] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N8
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[31]~48 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg [30]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [30]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[31]~48_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[31]~48 .lut_mask = 16'hAAD8;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[31]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N12
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[31]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [31]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[31]~48_combout ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[31]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[31]~7 .lut_mask = 16'hCCD0;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[31]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N0
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[31]~feeder (
	.dataa(gnd),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[31]~7_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[31]~feeder .lut_mask = 16'hCCCC;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y40_N1
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[31] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[31]~feeder_combout ),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [32]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[31] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N22
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[31]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [31]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[31]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y38_N23
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[31] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[31] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N22
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[4]~8 (
	.dataa(gnd),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[3]~7 ),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout ),
	.cout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[4]~9 ));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[4]~8 .lut_mask = 16'hC30C;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N8
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg~3 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [34]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [30]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg~3 .lut_mask = 16'hF870;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N9
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg[6] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N24
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[5]~10 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[4]~9 ),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout ),
	.cout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[5]~11 ));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[5]~10 .lut_mask = 16'h5A5F;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N6
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg~2 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [31]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [34]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg~2 .lut_mask = 16'hD8F0;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N7
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg[7] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N26
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[6]~12 (
	.dataa(gnd),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[5]~11 ),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout ),
	.cout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[6]~13 ));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[6]~12 .lut_mask = 16'hC30C;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N4
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg~1 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [34]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [32]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg~1 .lut_mask = 16'hEA2A;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N13
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg[8] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N12
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_addr[6]~6 (
	.dataa(gnd),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address [6]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg [8]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_addr[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_addr[6]~6 .lut_mask = 16'hFC0C;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_addr[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N12
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~14 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address [8]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~14 .lut_mask = 16'hE222;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N13
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[21] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[21] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N23
dffeas \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[21] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata [21]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [21]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[21] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N22
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~26 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~26_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [21] & (\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// ((!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ) # (!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ))))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [21]),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~26_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~26 .lut_mask = 16'h7000;
defparam \mm_interconnect_0|rsp_mux|src_payload~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y26_N0
cycloneive_ram_block \onchip_ram|the_altsyncram|auto_generated|ram_block1a21 (
	.portawe(\onchip_ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\onchip_ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mm_interconnect_0|cmd_mux_003|src_payload~15_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_003|src_data [50],\mm_interconnect_0|cmd_mux_003|src_data [49],\mm_interconnect_0|cmd_mux_003|src_data [48],\mm_interconnect_0|cmd_mux_003|src_data [47],\mm_interconnect_0|cmd_mux_003|src_data [46],\mm_interconnect_0|cmd_mux_003|src_data [45],
\mm_interconnect_0|cmd_mux_003|src_data [44],\mm_interconnect_0|cmd_mux_003|src_data [43],\mm_interconnect_0|cmd_mux_003|src_data [42],\mm_interconnect_0|cmd_mux_003|src_data [41],\mm_interconnect_0|cmd_mux_003|src_data [40],\mm_interconnect_0|cmd_mux_003|src_data [39],
\mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_ram|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a21 .clk0_input_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a21 .init_file = "Nios_onchip_ram.hex";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a21 .logical_ram_name = "Nios_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|ALTSYNCRAM";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_byte_enable_mask_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_byte_size = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 10240;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a21 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a21 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a21 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N6
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_data[21]~15 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_data[21]~15_combout  = (\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0] & (\onchip_ram|the_altsyncram|auto_generated|ram_block1a53 )) # (!\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\onchip_ram|the_altsyncram|auto_generated|ram_block1a21~portadataout )))

	.dataa(gnd),
	.datab(\onchip_ram|the_altsyncram|auto_generated|ram_block1a53 ),
	.datac(\onchip_ram|the_altsyncram|auto_generated|ram_block1a21~portadataout ),
	.datad(\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_data[21]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_data[21]~15 .lut_mask = 16'hCCF0;
defparam \mm_interconnect_0|rsp_mux_001|src_data[21]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N2
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~28 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~28_combout  = (\mm_interconnect_0|rsp_mux|src_payload~27_combout ) # ((\mm_interconnect_0|rsp_mux|src_payload~26_combout ) # ((\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// \mm_interconnect_0|rsp_mux_001|src_data[21]~15_combout )))

	.dataa(\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(\mm_interconnect_0|rsp_mux|src_payload~27_combout ),
	.datac(\mm_interconnect_0|rsp_mux|src_payload~26_combout ),
	.datad(\mm_interconnect_0|rsp_mux_001|src_data[21]~15_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~28_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~28 .lut_mask = 16'hFEFC;
defparam \mm_interconnect_0|rsp_mux|src_payload~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N3
dffeas \cpu|cpu|d_readdata_d1[21] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_payload~28_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_readdata_d1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_readdata_d1[21] .is_wysiwyg = "true";
defparam \cpu|cpu|d_readdata_d1[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N6
cycloneive_lcell_comb \cpu|cpu|A_slow_inst_result[5]~5 (
	.dataa(\cpu|cpu|d_readdata_d1 [21]),
	.datab(\cpu|cpu|A_ld_align_sh16~q ),
	.datac(gnd),
	.datad(\cpu|cpu|d_readdata_d1 [5]),
	.cin(gnd),
	.combout(\cpu|cpu|A_slow_inst_result[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_slow_inst_result[5]~5 .lut_mask = 16'hBB88;
defparam \cpu|cpu|A_slow_inst_result[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N12
cycloneive_lcell_comb \cpu|cpu|A_slow_inst_result[13]~10 (
	.dataa(\cpu|cpu|A_ld_align_sh16~q ),
	.datab(\cpu|cpu|d_readdata_d1 [13]),
	.datac(gnd),
	.datad(\cpu|cpu|d_readdata_d1 [29]),
	.cin(gnd),
	.combout(\cpu|cpu|A_slow_inst_result[13]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_slow_inst_result[13]~10 .lut_mask = 16'hEE44;
defparam \cpu|cpu|A_slow_inst_result[13]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y42_N7
dffeas \cpu|cpu|A_slow_inst_result[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_slow_inst_result[5]~5_combout ),
	.asdata(\cpu|cpu|A_slow_inst_result[13]~10_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|A_ld_align_sh8~q ),
	.ena(\cpu|cpu|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_slow_inst_result [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_slow_inst_result[5] .is_wysiwyg = "true";
defparam \cpu|cpu|A_slow_inst_result[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N0
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~108 (
	.dataa(\cpu|cpu|M_rot_prestep2 [21]),
	.datab(\cpu|cpu|M_rot_rn [3]),
	.datac(\cpu|cpu|M_rot_rn [4]),
	.datad(\cpu|cpu|M_rot_prestep2 [13]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~108_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~108 .lut_mask = 16'hE020;
defparam \cpu|cpu|A_shift_rot_result~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N4
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~110 (
	.dataa(\cpu|cpu|M_rot_mask [5]),
	.datab(gnd),
	.datac(\cpu|cpu|M_rot_pass0~q ),
	.datad(\cpu|cpu|M_rot_sel_fill0~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~110_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~110 .lut_mask = 16'h0F0A;
defparam \cpu|cpu|A_shift_rot_result~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N18
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~109 (
	.dataa(\cpu|cpu|M_rot_prestep2 [5]),
	.datab(\cpu|cpu|M_rot_rn [3]),
	.datac(\cpu|cpu|M_rot_rn [4]),
	.datad(\cpu|cpu|M_rot_prestep2 [29]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~109_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~109 .lut_mask = 16'h0E02;
defparam \cpu|cpu|A_shift_rot_result~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N22
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~111 (
	.dataa(\cpu|cpu|M_rot_fill_bit~q ),
	.datab(\cpu|cpu|A_shift_rot_result~108_combout ),
	.datac(\cpu|cpu|A_shift_rot_result~110_combout ),
	.datad(\cpu|cpu|A_shift_rot_result~109_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~111_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~111 .lut_mask = 16'hAFAC;
defparam \cpu|cpu|A_shift_rot_result~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y44_N23
dffeas \cpu|cpu|A_shift_rot_result[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_shift_rot_result~111_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_shift_rot_result [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result[5] .is_wysiwyg = "true";
defparam \cpu|cpu|A_shift_rot_result[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N4
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[5]~93 (
	.dataa(\cpu|cpu|A_slow_inst_result [5]),
	.datab(\cpu|cpu|A_shift_rot_result [5]),
	.datac(gnd),
	.datad(\cpu|cpu|A_ctrl_shift_rot~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[5]~93_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[5]~93 .lut_mask = 16'hCCAA;
defparam \cpu|cpu|A_wr_data_unfiltered[5]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N28
cycloneive_lcell_comb \cpu|cpu|M_inst_result[13]~27 (
	.dataa(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [13]),
	.datab(\cpu|cpu|M_alu_result [13]),
	.datac(\cpu|cpu|M_ctrl_ld~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|M_inst_result[13]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_inst_result[13]~27 .lut_mask = 16'hACAC;
defparam \cpu|cpu|M_inst_result[13]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N10
cycloneive_lcell_comb \cpu|cpu|M_inst_result[13]~28 (
	.dataa(\cpu|cpu|M_inst_result[8]~1_combout ),
	.datab(\cpu|cpu|M_inst_result[13]~27_combout ),
	.datac(\cpu|cpu|M_exc_any~combout ),
	.datad(\cpu|cpu|M_pc_plus_one [11]),
	.cin(gnd),
	.combout(\cpu|cpu|M_inst_result[13]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_inst_result[13]~28 .lut_mask = 16'hF444;
defparam \cpu|cpu|M_inst_result[13]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N11
dffeas \cpu|cpu|A_inst_result[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_inst_result[13]~28_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_inst_result [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_inst_result[13] .is_wysiwyg = "true";
defparam \cpu|cpu|A_inst_result[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N4
cycloneive_lcell_comb \cpu|cpu|A_data_ram_ld16_data[13]~3 (
	.dataa(\cpu|cpu|A_inst_result [29]),
	.datab(gnd),
	.datac(\cpu|cpu|A_ld_align_sh16~q ),
	.datad(\cpu|cpu|A_inst_result [13]),
	.cin(gnd),
	.combout(\cpu|cpu|A_data_ram_ld16_data[13]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_data_ram_ld16_data[13]~3 .lut_mask = 16'hAFA0;
defparam \cpu|cpu|A_data_ram_ld16_data[13]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y45_N17
dffeas \cpu|cpu|A_mul_cell_p1[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [5]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mul_cell_p1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mul_cell_p1[5] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mul_cell_p1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N10
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[5]~91 (
	.dataa(\cpu|cpu|A_wr_data_unfiltered[7]~2_combout ),
	.datab(\cpu|cpu|A_inst_result [5]),
	.datac(\cpu|cpu|A_wr_data_unfiltered[7]~1_combout ),
	.datad(\cpu|cpu|A_inst_result [21]),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[5]~91_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[5]~91 .lut_mask = 16'hF4A4;
defparam \cpu|cpu|A_wr_data_unfiltered[5]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N16
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[5]~92 (
	.dataa(\cpu|cpu|A_wr_data_unfiltered[7]~2_combout ),
	.datab(\cpu|cpu|A_data_ram_ld16_data[13]~3_combout ),
	.datac(\cpu|cpu|A_mul_cell_p1 [5]),
	.datad(\cpu|cpu|A_wr_data_unfiltered[5]~91_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[5]~92_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[5]~92 .lut_mask = 16'hDDA0;
defparam \cpu|cpu|A_wr_data_unfiltered[5]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N0
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[5]~94 (
	.dataa(gnd),
	.datab(\cpu|cpu|A_wr_data_unfiltered[5]~93_combout ),
	.datac(\cpu|cpu|A_wr_data_unfiltered[7]~6_combout ),
	.datad(\cpu|cpu|A_wr_data_unfiltered[5]~92_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[5]~94_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[5]~94 .lut_mask = 16'hFC0C;
defparam \cpu|cpu|A_wr_data_unfiltered[5]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N16
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[5]~106 (
	.dataa(\cpu|cpu|D_src2_reg[23]~24_combout ),
	.datab(\cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.datac(\cpu|cpu|A_wr_data_unfiltered[5]~94_combout ),
	.datad(\cpu|cpu|D_src2_reg[23]~25_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[5]~106_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[5]~106 .lut_mask = 16'hAAD8;
defparam \cpu|cpu|D_src2_reg[5]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N17
dffeas \cpu|cpu|W_wr_data[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|A_wr_data_unfiltered[5]~94_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_wr_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_wr_data[5] .is_wysiwyg = "true";
defparam \cpu|cpu|W_wr_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N2
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[5]~107 (
	.dataa(\cpu|cpu|D_src2_reg[5]~106_combout ),
	.datab(\cpu|cpu|D_src2_reg[23]~25_combout ),
	.datac(\cpu|cpu|M_alu_result [5]),
	.datad(\cpu|cpu|W_wr_data [5]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[5]~107_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[5]~107 .lut_mask = 16'hEA62;
defparam \cpu|cpu|D_src2_reg[5]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N6
cycloneive_lcell_comb \cpu|cpu|E_src2[5]~26 (
	.dataa(\cpu|cpu|E_alu_result [5]),
	.datab(\cpu|cpu|D_src2_hazard_E~combout ),
	.datac(gnd),
	.datad(\cpu|cpu|D_src2_reg[5]~107_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_src2[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src2[5]~26 .lut_mask = 16'hBB88;
defparam \cpu|cpu|E_src2[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N24
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[5]~143 (
	.dataa(\cpu|cpu|E_src2[5]~26_combout ),
	.datab(gnd),
	.datac(\cpu|cpu|Equal314~0_combout ),
	.datad(\cpu|cpu|D_iw [22]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[5]~143_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[5]~143 .lut_mask = 16'hAA0A;
defparam \cpu|cpu|D_src2_reg[5]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N25
dffeas \cpu|cpu|E_src2_reg[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_src2_reg[5]~143_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2_reg[5] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N20
cycloneive_lcell_comb \cpu|cpu|M_st_data[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|E_src2_reg [5]),
	.cin(gnd),
	.combout(\cpu|cpu|M_st_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_st_data[5]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|M_st_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N21
dffeas \cpu|cpu|M_st_data[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_st_data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_st_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_st_data[5] .is_wysiwyg = "true";
defparam \cpu|cpu|M_st_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N12
cycloneive_lcell_comb \cpu|cpu|d_writedata[5]~5 (
	.dataa(\cpu|cpu|M_st_data [5]),
	.datab(\cpu|cpu|A_st_data [5]),
	.datac(gnd),
	.datad(\cpu|cpu|A_mem_bypass_pending~combout ),
	.cin(gnd),
	.combout(\cpu|cpu|d_writedata[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_writedata[5]~5 .lut_mask = 16'hCCAA;
defparam \cpu|cpu|d_writedata[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N13
dffeas \cpu|cpu|d_writedata[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_writedata[5]~5_combout ),
	.asdata(\cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|q_b [5]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|A_dc_wb_update_av_writedata~combout ),
	.ena(\cpu|cpu|d_writedata[23]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_writedata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_writedata[5] .is_wysiwyg = "true";
defparam \cpu|cpu|d_writedata[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\jtag_uart|fifo_wr~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(\clk_clk~inputclkctrl_outclk ),
	.ena0(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|r_ena~0_combout ),
	.ena1(\jtag_uart|r_val~0_combout ),
	.ena2(\jtag_uart|fifo_wr~q ),
	.ena3(vcc),
	.clr0(\rst_controller|r_sync_rst~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\cpu|cpu|d_writedata [7],\cpu|cpu|d_writedata [6],\cpu|cpu|d_writedata [5],\cpu|cpu|d_writedata [4],\cpu|cpu|d_writedata [3],\cpu|cpu|d_writedata [2],\cpu|cpu|d_writedata [1],\cpu|cpu|d_writedata [0]}),
	.portaaddr({\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena2";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_output_clock_enable = "ena0";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "Nios_jtag_uart:jtag_uart|Nios_jtag_uart_scfifo_w:the_Nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 6;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 36;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 63;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 6;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "clear0";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "clock0";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 36;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 63;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 64;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N16
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~19 (
	.dataa(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count [9]),
	.datab(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift [9]),
	.datac(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rdata [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~19_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~19 .lut_mask = 16'hD8D8;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N17
dffeas \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~19_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift [8]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift[8] .is_wysiwyg = "true";
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N10
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|always0~0_combout ),
	.datad(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|state~q ),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write~2_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write~2 .lut_mask = 16'h2000;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N14
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~13 (
	.dataa(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~11_combout ),
	.datab(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rdata [2]),
	.datac(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift [5]),
	.datad(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count [9]),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~13_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~13 .lut_mask = 16'hA088;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N15
dffeas \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift [4]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift[4] .is_wysiwyg = "true";
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N0
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~12 (
	.dataa(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~11_combout ),
	.datab(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rdata [1]),
	.datac(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift [4]),
	.datad(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count [9]),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~12_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~12 .lut_mask = 16'hA088;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N1
dffeas \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift [3]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift[3] .is_wysiwyg = "true";
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N10
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~8 (
	.dataa(gnd),
	.datab(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift [3]),
	.datac(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rdata [0]),
	.datad(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count [9]),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~8_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~8 .lut_mask = 16'hCCF0;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N16
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~9 (
	.dataa(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~9_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~9 .lut_mask = 16'h8ACC;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N17
dffeas \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift [2]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift[2] .is_wysiwyg = "true";
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N20
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~5 (
	.dataa(gnd),
	.datab(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift [2]),
	.datac(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write_stalled~q ),
	.datad(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count [9]),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~5_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~5 .lut_mask = 16'hCCF0;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N12
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~6 (
	.dataa(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~5_combout ),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~6_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~6 .lut_mask = 16'hDC0C;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N13
dffeas \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift [1]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift[1] .is_wysiwyg = "true";
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N24
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rvalid~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rvalid0~q ),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rvalid~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rvalid~feeder .lut_mask = 16'hFF00;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rvalid~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y33_N25
dffeas \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rvalid (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rvalid~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rvalid .is_wysiwyg = "true";
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rvalid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N22
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~0 (
	.dataa(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift [1]),
	.datab(gnd),
	.datac(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rvalid~q ),
	.datad(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count [9]),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~0 .lut_mask = 16'hAAF0;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N24
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~2 (
	.dataa(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|state~q ),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~2_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~2 .lut_mask = 16'h2232;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N8
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~3 (
	.dataa(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~0_combout ),
	.datab(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|state~q ),
	.datac(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|tck_t_dav~q ),
	.datad(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~2_combout ),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~3_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~3 .lut_mask = 16'hF3AA;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N9
dffeas \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift [0]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift[0] .is_wysiwyg = "true";
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N28
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0 (
	.dataa(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write~2_combout ),
	.datab(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count [0]),
	.datac(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q ),
	.datad(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift [0]),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0 .lut_mask = 16'hF870;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y36_N29
dffeas \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|user_saw_rvalid (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|user_saw_rvalid .is_wysiwyg = "true";
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|user_saw_rvalid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N22
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~1 (
	.dataa(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q ),
	.datab(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|state~q ),
	.datac(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift [9]),
	.datad(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count [1]),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~1_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~1 .lut_mask = 16'h4C00;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N2
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~1_combout ),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~11_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~11 .lut_mask = 16'hC0F0;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N18
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~18 (
	.dataa(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count [9]),
	.datab(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift [8]),
	.datac(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rdata [5]),
	.datad(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~11_combout ),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~18_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~18 .lut_mask = 16'hD800;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N19
dffeas \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~18_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift [7]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift[7] .is_wysiwyg = "true";
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N4
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift [7]),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder .lut_mask = 16'hFF00;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N5
dffeas \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[3] .is_wysiwyg = "true";
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N20
cycloneive_lcell_comb \jtag_uart|av_readdata[1]~8 (
// Equation(s):
// \jtag_uart|av_readdata[1]~8_combout  = (\jtag_uart|read_0~q  & (\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [1])) # (!\jtag_uart|read_0~q  & ((\jtag_uart|ien_AE~q )))

	.dataa(gnd),
	.datab(\jtag_uart|read_0~q ),
	.datac(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datad(\jtag_uart|ien_AE~q ),
	.cin(gnd),
	.combout(\jtag_uart|av_readdata[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|av_readdata[1]~8 .lut_mask = 16'hF3C0;
defparam \jtag_uart|av_readdata[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N21
dffeas \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|av_readdata[1]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N2
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_data[1]~14 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[1]~14_combout  = (\mm_interconnect_0|pio_led_s1_translator|av_readdata_pre [1] & ((\mm_interconnect_0|pio_led_s1_translator|read_latency_shift_reg [0]) # 
// ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [1])))) # (!\mm_interconnect_0|pio_led_s1_translator|av_readdata_pre [1] & 
// (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [1])))

	.dataa(\mm_interconnect_0|pio_led_s1_translator|av_readdata_pre [1]),
	.datab(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [1]),
	.datad(\mm_interconnect_0|pio_led_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[1]~14 .lut_mask = 16'hEAC0;
defparam \mm_interconnect_0|rsp_mux|src_data[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N4
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|always1~0 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [34]),
	.datab(gnd),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [25]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|always1~0 .lut_mask = 16'hA000;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N26
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|monitor_ready~0 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata [0]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|always1~0_combout ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|monitor_ready~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|monitor_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|monitor_ready~0 .lut_mask = 16'h0F08;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|monitor_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N11
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|monitor_ready (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|monitor_ready~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|monitor_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|monitor_ready .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|monitor_ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N18
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~30 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|monitor_ready~q ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|Equal0~2_combout ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~30 .lut_mask = 16'hB888;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N30
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[1]~feeder (
	.dataa(gnd),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~30_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[1]~feeder .lut_mask = 16'hCCCC;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N31
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[1]~feeder_combout ),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[1] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y35_N27
dffeas \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata [1]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N26
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~60 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~60_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [1] & (\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// ((!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ) # (!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ))))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [1]),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~60_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~60 .lut_mask = 16'h7000;
defparam \mm_interconnect_0|rsp_mux|src_payload~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N22
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_data[1]~15 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[1]~15_combout  = (\mm_interconnect_0|rsp_mux|src_data[1]~14_combout ) # ((\mm_interconnect_0|rsp_mux|src_payload~60_combout ) # ((\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// \mm_interconnect_0|rsp_mux_001|src_data[1]~31_combout )))

	.dataa(\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(\mm_interconnect_0|rsp_mux|src_data[1]~14_combout ),
	.datac(\mm_interconnect_0|rsp_mux_001|src_data[1]~31_combout ),
	.datad(\mm_interconnect_0|rsp_mux|src_payload~60_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[1]~15 .lut_mask = 16'hFFEC;
defparam \mm_interconnect_0|rsp_mux|src_data[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N23
dffeas \cpu|cpu|d_readdata_d1[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_data[1]~15_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_readdata_d1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_readdata_d1[1] .is_wysiwyg = "true";
defparam \cpu|cpu|d_readdata_d1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N20
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_data[1]~2 (
	.dataa(\cpu|cpu|d_readdata_d1 [1]),
	.datab(\cpu|cpu|A_dc_fill_active~q ),
	.datac(\cpu|cpu|A_st_data [1]),
	.datad(\cpu|cpu|A_dc_fill_wr_data[7]~2_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_data[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_data[1]~2 .lut_mask = 16'hC088;
defparam \cpu|cpu|dc_data_wr_port_data[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N4
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_data[1]~3 (
	.dataa(\cpu|cpu|A_dc_st_data [1]),
	.datab(\cpu|cpu|A_dc_fill_active~q ),
	.datac(gnd),
	.datad(\cpu|cpu|dc_data_wr_port_data[1]~2_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_data[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_data[1]~3 .lut_mask = 16'hFF22;
defparam \cpu|cpu|dc_data_wr_port_data[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N17
dffeas \cpu|cpu|A_dc_xfer_wr_data[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [2]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_xfer_wr_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_wr_data[2] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_xfer_wr_data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y38_N11
dffeas \cpu|cpu|d_writedata[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_writedata[9]~12_combout ),
	.asdata(\cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|q_b [9]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|A_dc_wb_update_av_writedata~combout ),
	.ena(\cpu|cpu|d_writedata[23]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_writedata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_writedata[9] .is_wysiwyg = "true";
defparam \cpu|cpu|d_writedata[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N20
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_003|src_payload~25 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_payload~25_combout  = (\mm_interconnect_0|cmd_mux_003|saved_grant [0] & \cpu|cpu|d_writedata [9])

	.dataa(\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|d_writedata [9]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_payload~25_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_payload~25 .lut_mask = 16'hAA00;
defparam \mm_interconnect_0|cmd_mux_003|src_payload~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y22_N0
cycloneive_ram_block \onchip_ram|the_altsyncram|auto_generated|ram_block1a9 (
	.portawe(\onchip_ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\onchip_ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mm_interconnect_0|cmd_mux_003|src_payload~25_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_003|src_data [50],\mm_interconnect_0|cmd_mux_003|src_data [49],\mm_interconnect_0|cmd_mux_003|src_data [48],\mm_interconnect_0|cmd_mux_003|src_data [47],\mm_interconnect_0|cmd_mux_003|src_data [46],\mm_interconnect_0|cmd_mux_003|src_data [45],
\mm_interconnect_0|cmd_mux_003|src_data [44],\mm_interconnect_0|cmd_mux_003|src_data [43],\mm_interconnect_0|cmd_mux_003|src_data [42],\mm_interconnect_0|cmd_mux_003|src_data [41],\mm_interconnect_0|cmd_mux_003|src_data [40],\mm_interconnect_0|cmd_mux_003|src_data [39],
\mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_ram|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a9 .clk0_input_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a9 .init_file = "Nios_onchip_ram.hex";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a9 .logical_ram_name = "Nios_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|ALTSYNCRAM";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_byte_enable_mask_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_byte_size = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 10240;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N26
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_data[9]~25 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_data[9]~25_combout  = (\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\onchip_ram|the_altsyncram|auto_generated|ram_block1a41~portadataout ))) # (!\onchip_ram|the_altsyncram|auto_generated|address_reg_a 
// [0] & (\onchip_ram|the_altsyncram|auto_generated|ram_block1a9~portadataout ))

	.dataa(gnd),
	.datab(\onchip_ram|the_altsyncram|auto_generated|ram_block1a9~portadataout ),
	.datac(\onchip_ram|the_altsyncram|auto_generated|ram_block1a41~portadataout ),
	.datad(\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_data[9]~25_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_data[9]~25 .lut_mask = 16'hF0CC;
defparam \mm_interconnect_0|rsp_mux_001|src_data[9]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N22
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~53 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~53_combout  = (\mm_interconnect_0|rsp_mux|src_payload~52_combout ) # ((\mm_interconnect_0|rsp_mux_001|src_data[9]~25_combout  & \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ))

	.dataa(\mm_interconnect_0|rsp_mux|src_payload~52_combout ),
	.datab(\mm_interconnect_0|rsp_mux_001|src_data[9]~25_combout ),
	.datac(gnd),
	.datad(\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~53_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~53 .lut_mask = 16'hEEAA;
defparam \mm_interconnect_0|rsp_mux|src_payload~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N23
dffeas \cpu|cpu|d_readdata_d1[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_payload~53_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_readdata_d1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_readdata_d1[9] .is_wysiwyg = "true";
defparam \cpu|cpu|d_readdata_d1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N20
cycloneive_lcell_comb \cpu|cpu|A_slow_inst_result[9]~14 (
	.dataa(\cpu|cpu|A_ld_align_sh16~q ),
	.datab(\cpu|cpu|d_readdata_d1 [9]),
	.datac(gnd),
	.datad(\cpu|cpu|d_readdata_d1 [25]),
	.cin(gnd),
	.combout(\cpu|cpu|A_slow_inst_result[9]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_slow_inst_result[9]~14 .lut_mask = 16'hEE44;
defparam \cpu|cpu|A_slow_inst_result[9]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N21
dffeas \cpu|cpu|A_slow_inst_result[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_slow_inst_result[9]~14_combout ),
	.asdata(\cpu|cpu|A_slow_ld_data_fill_bit~combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|A_ld_align_byte1_fill~q ),
	.ena(\cpu|cpu|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_slow_inst_result [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_slow_inst_result[9] .is_wysiwyg = "true";
defparam \cpu|cpu|A_slow_inst_result[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y42_N23
dffeas \cpu|cpu|A_mul_cell_p1[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [9]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mul_cell_p1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mul_cell_p1[9] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mul_cell_p1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N22
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[9]~77 (
	.dataa(\cpu|cpu|A_slow_inst_result [9]),
	.datab(\cpu|cpu|A_wr_data_unfiltered[12]~9_combout ),
	.datac(\cpu|cpu|A_mul_cell_p1 [9]),
	.datad(\cpu|cpu|A_wr_data_unfiltered[7]~6_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[9]~77_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[9]~77 .lut_mask = 16'hFC22;
defparam \cpu|cpu|A_wr_data_unfiltered[9]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N20
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~92 (
	.dataa(\cpu|cpu|M_rot_rn [3]),
	.datab(\cpu|cpu|M_rot_rn [4]),
	.datac(\cpu|cpu|M_rot_prestep2 [25]),
	.datad(\cpu|cpu|M_rot_prestep2 [17]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~92_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~92 .lut_mask = 16'hC840;
defparam \cpu|cpu|A_shift_rot_result~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N30
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~93 (
	.dataa(\cpu|cpu|M_rot_rn [3]),
	.datab(\cpu|cpu|M_rot_rn [4]),
	.datac(\cpu|cpu|M_rot_prestep2 [9]),
	.datad(\cpu|cpu|M_rot_prestep2 [1]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~93_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~93 .lut_mask = 16'h3210;
defparam \cpu|cpu|A_shift_rot_result~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N24
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~94 (
	.dataa(gnd),
	.datab(\cpu|cpu|M_rot_pass1~q ),
	.datac(\cpu|cpu|M_rot_sel_fill1~q ),
	.datad(\cpu|cpu|M_rot_mask [1]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~94_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~94 .lut_mask = 16'h3330;
defparam \cpu|cpu|A_shift_rot_result~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N4
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~95 (
	.dataa(\cpu|cpu|M_rot_fill_bit~q ),
	.datab(\cpu|cpu|A_shift_rot_result~92_combout ),
	.datac(\cpu|cpu|A_shift_rot_result~93_combout ),
	.datad(\cpu|cpu|A_shift_rot_result~94_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~95_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~95 .lut_mask = 16'hAAFC;
defparam \cpu|cpu|A_shift_rot_result~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y44_N5
dffeas \cpu|cpu|A_shift_rot_result[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_shift_rot_result~95_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_shift_rot_result [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result[9] .is_wysiwyg = "true";
defparam \cpu|cpu|A_shift_rot_result[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N0
cycloneive_lcell_comb \cpu|cpu|A_data_ram_ld16_data[9]~7 (
	.dataa(gnd),
	.datab(\cpu|cpu|A_inst_result [9]),
	.datac(\cpu|cpu|A_ld_align_sh16~q ),
	.datad(\cpu|cpu|A_inst_result [25]),
	.cin(gnd),
	.combout(\cpu|cpu|A_data_ram_ld16_data[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_data_ram_ld16_data[9]~7 .lut_mask = 16'hFC0C;
defparam \cpu|cpu|A_data_ram_ld16_data[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N4
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[9]~78 (
	.dataa(\cpu|cpu|A_wr_data_unfiltered[9]~77_combout ),
	.datab(\cpu|cpu|A_wr_data_unfiltered[12]~9_combout ),
	.datac(\cpu|cpu|A_shift_rot_result [9]),
	.datad(\cpu|cpu|A_data_ram_ld16_data[9]~7_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[9]~78_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[9]~78 .lut_mask = 16'hEA62;
defparam \cpu|cpu|A_wr_data_unfiltered[9]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N26
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[9]~79 (
	.dataa(\cpu|cpu|A_ctrl_ld_signed~q ),
	.datab(\cpu|cpu|A_wr_data_unfiltered[12]~60_combout ),
	.datac(\cpu|cpu|A_data_ram_ld_align_sign_bit~q ),
	.datad(\cpu|cpu|A_wr_data_unfiltered[9]~78_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[9]~79_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[9]~79 .lut_mask = 16'hB380;
defparam \cpu|cpu|A_wr_data_unfiltered[9]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y45_N5
dffeas \cpu|cpu|W_wr_data[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|A_wr_data_unfiltered[9]~79_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_wr_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_wr_data[9] .is_wysiwyg = "true";
defparam \cpu|cpu|W_wr_data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N4
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[9]~98 (
	.dataa(\cpu|cpu|D_src2_reg[23]~25_combout ),
	.datab(\cpu|cpu|D_src2_reg[23]~24_combout ),
	.datac(\cpu|cpu|A_wr_data_unfiltered[9]~79_combout ),
	.datad(\cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[9]~98_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[9]~98 .lut_mask = 16'hDC98;
defparam \cpu|cpu|D_src2_reg[9]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N6
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[9]~99 (
	.dataa(\cpu|cpu|M_alu_result [9]),
	.datab(\cpu|cpu|W_wr_data [9]),
	.datac(\cpu|cpu|D_src2_reg[9]~98_combout ),
	.datad(\cpu|cpu|D_src2_reg[23]~25_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[9]~99_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[9]~99 .lut_mask = 16'hCAF0;
defparam \cpu|cpu|D_src2_reg[9]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N10
cycloneive_lcell_comb \cpu|cpu|E_src2[9]~30 (
	.dataa(\cpu|cpu|D_src2_reg[9]~99_combout ),
	.datab(\cpu|cpu|D_src2_hazard_E~combout ),
	.datac(gnd),
	.datad(\cpu|cpu|E_alu_result [9]),
	.cin(gnd),
	.combout(\cpu|cpu|E_src2[9]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src2[9]~30 .lut_mask = 16'hEE22;
defparam \cpu|cpu|E_src2[9]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y45_N11
dffeas \cpu|cpu|E_src2[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_src2[9]~30_combout ),
	.asdata(\cpu|cpu|D_iw [15]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|D_src2[5]~2_combout ),
	.sload(\cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2[9] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N4
cycloneive_lcell_comb \cpu|cpu|Add8~22 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|E_src2 [9]),
	.datad(\cpu|cpu|E_ctrl_alu_subtract~q ),
	.cin(gnd),
	.combout(\cpu|cpu|Add8~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add8~22 .lut_mask = 16'h0FF0;
defparam \cpu|cpu|Add8~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y47_N3
dffeas \cpu|cpu|M_mem_baddr[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|Add8~52_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_mem_baddr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_mem_baddr[9] .is_wysiwyg = "true";
defparam \cpu|cpu|M_mem_baddr[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y40_N13
dffeas \cpu|cpu|A_mem_baddr[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_mem_baddr [9]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mem_baddr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mem_baddr[9] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mem_baddr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N20
cycloneive_lcell_comb \cpu|cpu|M_alu_result[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|E_alu_result [10]),
	.cin(gnd),
	.combout(\cpu|cpu|M_alu_result[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_alu_result[10]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|M_alu_result[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y45_N21
dffeas \cpu|cpu|M_alu_result[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_alu_result[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_alu_result [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_alu_result[10] .is_wysiwyg = "true";
defparam \cpu|cpu|M_alu_result[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N0
cycloneive_lcell_comb \cpu|cpu|M_inst_result[10]~33 (
	.dataa(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [10]),
	.datab(gnd),
	.datac(\cpu|cpu|M_alu_result [10]),
	.datad(\cpu|cpu|M_ctrl_ld~q ),
	.cin(gnd),
	.combout(\cpu|cpu|M_inst_result[10]~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_inst_result[10]~33 .lut_mask = 16'hAAF0;
defparam \cpu|cpu|M_inst_result[10]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N17
dffeas \cpu|cpu|M_pc_plus_one[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_pc_plus_one[8]~29_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_pc_plus_one [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_pc_plus_one[8] .is_wysiwyg = "true";
defparam \cpu|cpu|M_pc_plus_one[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N8
cycloneive_lcell_comb \cpu|cpu|M_inst_result[10]~34 (
	.dataa(\cpu|cpu|M_exc_any~combout ),
	.datab(\cpu|cpu|M_inst_result[10]~33_combout ),
	.datac(\cpu|cpu|M_inst_result[8]~1_combout ),
	.datad(\cpu|cpu|M_pc_plus_one [8]),
	.cin(gnd),
	.combout(\cpu|cpu|M_inst_result[10]~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_inst_result[10]~34 .lut_mask = 16'hAE0C;
defparam \cpu|cpu|M_inst_result[10]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N9
dffeas \cpu|cpu|A_inst_result[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_inst_result[10]~34_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_inst_result [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_inst_result[10] .is_wysiwyg = "true";
defparam \cpu|cpu|A_inst_result[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N2
cycloneive_lcell_comb \cpu|cpu|A_data_ram_ld16_data[10]~6 (
	.dataa(gnd),
	.datab(\cpu|cpu|A_inst_result [10]),
	.datac(\cpu|cpu|A_ld_align_sh16~q ),
	.datad(\cpu|cpu|A_inst_result [26]),
	.cin(gnd),
	.combout(\cpu|cpu|A_data_ram_ld16_data[10]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_data_ram_ld16_data[10]~6 .lut_mask = 16'hFC0C;
defparam \cpu|cpu|A_data_ram_ld16_data[10]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y45_N29
dffeas \cpu|cpu|A_mul_cell_p1[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [2]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mul_cell_p1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mul_cell_p1[2] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mul_cell_p1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y42_N13
dffeas \cpu|cpu|E_iw[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|D_iw [12]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_iw [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_iw[12] .is_wysiwyg = "true";
defparam \cpu|cpu|E_iw[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y42_N1
dffeas \cpu|cpu|E_iw[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|D_iw [15]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_iw [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_iw[15] .is_wysiwyg = "true";
defparam \cpu|cpu|E_iw[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N30
cycloneive_lcell_comb \cpu|cpu|E_op_rdctl (
	.dataa(\cpu|cpu|E_op_rdctl~2_combout ),
	.datab(\cpu|cpu|E_iw [14]),
	.datac(\cpu|cpu|E_iw [12]),
	.datad(\cpu|cpu|E_iw [15]),
	.cin(gnd),
	.combout(\cpu|cpu|E_op_rdctl~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_op_rdctl .lut_mask = 16'h0020;
defparam \cpu|cpu|E_op_rdctl .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N31
dffeas \cpu|cpu|M_ctrl_rd_ctl_reg (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_op_rdctl~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_ctrl_rd_ctl_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_ctrl_rd_ctl_reg .is_wysiwyg = "true";
defparam \cpu|cpu|M_ctrl_rd_ctl_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N20
cycloneive_lcell_comb \cpu|cpu|A_inst_result[2]~0 (
	.dataa(\cpu|cpu|M_exc_any~combout ),
	.datab(gnd),
	.datac(\cpu|cpu|M_ctrl_ld~q ),
	.datad(\cpu|cpu|M_ctrl_rd_ctl_reg~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_inst_result[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_inst_result[2]~0 .lut_mask = 16'hAAFA;
defparam \cpu|cpu|A_inst_result[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N22
cycloneive_lcell_comb \cpu|cpu|A_exc_illegal_inst_pri15_nxt~0 (
	.dataa(\cpu|cpu|M_norm_intr_req~q ),
	.datab(gnd),
	.datac(\cpu|cpu|hbreak_req~1_combout ),
	.datad(\cpu|cpu|M_exc_illegal_inst_pri15~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_exc_illegal_inst_pri15_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_exc_illegal_inst_pri15_nxt~0 .lut_mask = 16'h0500;
defparam \cpu|cpu|A_exc_illegal_inst_pri15_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N23
dffeas \cpu|cpu|A_exc_illegal_inst_pri15 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_exc_illegal_inst_pri15_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_exc_illegal_inst_pri15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_exc_illegal_inst_pri15 .is_wysiwyg = "true";
defparam \cpu|cpu|A_exc_illegal_inst_pri15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N28
cycloneive_lcell_comb \cpu|cpu|wait_for_one_post_bret_inst~1 (
	.dataa(\cpu|cpu|W_debug_mode~q ),
	.datab(gnd),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~q ),
	.datad(\cpu|cpu|wait_for_one_post_bret_inst~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|wait_for_one_post_bret_inst~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|wait_for_one_post_bret_inst~1 .lut_mask = 16'hF0A0;
defparam \cpu|cpu|wait_for_one_post_bret_inst~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N29
dffeas \cpu|cpu|wait_for_one_post_bret_inst (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|wait_for_one_post_bret_inst~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|wait_for_one_post_bret_inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|wait_for_one_post_bret_inst .is_wysiwyg = "true";
defparam \cpu|cpu|wait_for_one_post_bret_inst .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N0
cycloneive_lcell_comb \cpu|cpu|wait_for_one_post_bret_inst~0 (
	.dataa(\cpu|cpu|A_exc_allowed~q ),
	.datab(\cpu|cpu|A_exc_any~q ),
	.datac(\cpu|cpu|A_valid_from_M~q ),
	.datad(\cpu|cpu|wait_for_one_post_bret_inst~q ),
	.cin(gnd),
	.combout(\cpu|cpu|wait_for_one_post_bret_inst~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|wait_for_one_post_bret_inst~0 .lut_mask = 16'h0700;
defparam \cpu|cpu|wait_for_one_post_bret_inst~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N14
cycloneive_lcell_comb \cpu|cpu|A_exc_norm_intr_pri5_nxt~0 (
	.dataa(\cpu|cpu|hbreak_req~0_combout ),
	.datab(\cpu|cpu|M_norm_intr_req~q ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~q ),
	.datad(\cpu|cpu|wait_for_one_post_bret_inst~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_exc_norm_intr_pri5_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_exc_norm_intr_pri5_nxt~0 .lut_mask = 16'hC444;
defparam \cpu|cpu|A_exc_norm_intr_pri5_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N15
dffeas \cpu|cpu|A_exc_norm_intr_pri5 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_exc_norm_intr_pri5_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_exc_norm_intr_pri5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_exc_norm_intr_pri5 .is_wysiwyg = "true";
defparam \cpu|cpu|A_exc_norm_intr_pri5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N28
cycloneive_lcell_comb \cpu|cpu|A_exc_trap_inst_pri15_nxt~0 (
	.dataa(\cpu|cpu|M_norm_intr_req~q ),
	.datab(\cpu|cpu|M_exc_trap_inst_pri15~q ),
	.datac(\cpu|cpu|hbreak_req~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|A_exc_trap_inst_pri15_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_exc_trap_inst_pri15_nxt~0 .lut_mask = 16'h0404;
defparam \cpu|cpu|A_exc_trap_inst_pri15_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N29
dffeas \cpu|cpu|A_exc_trap_inst_pri15 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_exc_trap_inst_pri15_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_exc_trap_inst_pri15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_exc_trap_inst_pri15 .is_wysiwyg = "true";
defparam \cpu|cpu|A_exc_trap_inst_pri15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N20
cycloneive_lcell_comb \cpu|cpu|A_exc_highest_pri_cause_code[0]~1 (
	.dataa(\cpu|cpu|A_exc_illegal_inst_pri15~q ),
	.datab(gnd),
	.datac(\cpu|cpu|A_exc_norm_intr_pri5~q ),
	.datad(\cpu|cpu|A_exc_trap_inst_pri15~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_exc_highest_pri_cause_code[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_exc_highest_pri_cause_code[0]~1 .lut_mask = 16'h0F0A;
defparam \cpu|cpu|A_exc_highest_pri_cause_code[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N14
cycloneive_lcell_comb \cpu|cpu|A_exc_active_no_break (
	.dataa(\cpu|cpu|A_exc_allowed~q ),
	.datab(\cpu|cpu|A_exc_break~q ),
	.datac(gnd),
	.datad(\cpu|cpu|A_exc_any~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_exc_active_no_break~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_exc_active_no_break .lut_mask = 16'h2200;
defparam \cpu|cpu|A_exc_active_no_break .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N21
dffeas \cpu|cpu|W_exception_reg_cause[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_exc_highest_pri_cause_code[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|A_exc_active_no_break~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_exception_reg_cause [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_exception_reg_cause[0] .is_wysiwyg = "true";
defparam \cpu|cpu|W_exception_reg_cause[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N8
cycloneive_lcell_comb \cpu|cpu|E_iw[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|D_iw [6]),
	.cin(gnd),
	.combout(\cpu|cpu|E_iw[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_iw[6]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|E_iw[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N9
dffeas \cpu|cpu|E_iw[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_iw[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_iw [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_iw[6] .is_wysiwyg = "true";
defparam \cpu|cpu|E_iw[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N2
cycloneive_lcell_comb \cpu|cpu|E_iw[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|D_iw [9]),
	.cin(gnd),
	.combout(\cpu|cpu|E_iw[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_iw[9]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|E_iw[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N3
dffeas \cpu|cpu|E_iw[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_iw[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_iw [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_iw[9] .is_wysiwyg = "true";
defparam \cpu|cpu|E_iw[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y38_N5
dffeas \cpu|cpu|E_iw[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|D_iw [8]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_iw [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_iw[8] .is_wysiwyg = "true";
defparam \cpu|cpu|E_iw[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y38_N25
dffeas \cpu|cpu|E_iw[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|D_iw [7]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_iw [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_iw[7] .is_wysiwyg = "true";
defparam \cpu|cpu|E_iw[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y38_N7
dffeas \cpu|cpu|E_iw[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|D_iw [10]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_iw [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_iw[10] .is_wysiwyg = "true";
defparam \cpu|cpu|E_iw[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N24
cycloneive_lcell_comb \cpu|cpu|Equal348~0 (
	.dataa(\cpu|cpu|E_iw [9]),
	.datab(\cpu|cpu|E_iw [8]),
	.datac(\cpu|cpu|E_iw [7]),
	.datad(\cpu|cpu|E_iw [10]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal348~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal348~0 .lut_mask = 16'h0040;
defparam \cpu|cpu|Equal348~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N28
cycloneive_lcell_comb \cpu|cpu|E_control_reg_rddata_muxed[2]~3 (
	.dataa(\cpu|cpu|W_exception_reg_cause [0]),
	.datab(\cpu|cpu|E_iw [6]),
	.datac(\cpu|cpu|Equal348~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|E_control_reg_rddata_muxed[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_control_reg_rddata_muxed[2]~3 .lut_mask = 16'h8080;
defparam \cpu|cpu|E_control_reg_rddata_muxed[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N29
dffeas \cpu|cpu|M_control_reg_rddata[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_control_reg_rddata_muxed[2]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_control_reg_rddata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_control_reg_rddata[2] .is_wysiwyg = "true";
defparam \cpu|cpu|M_control_reg_rddata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N30
cycloneive_lcell_comb \cpu|cpu|M_inst_result[2]~47 (
	.dataa(\cpu|cpu|A_inst_result[2]~0_combout ),
	.datab(\cpu|cpu|M_control_reg_rddata [2]),
	.datac(\cpu|cpu|M_alu_result [2]),
	.datad(\cpu|cpu|M_inst_result[8]~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|M_inst_result[2]~47_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_inst_result[2]~47 .lut_mask = 16'hEE50;
defparam \cpu|cpu|M_inst_result[2]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N0
cycloneive_lcell_comb \cpu|cpu|M_pc_plus_one[0]~45 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|E_pc [0]),
	.cin(gnd),
	.combout(\cpu|cpu|M_pc_plus_one[0]~45_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_pc_plus_one[0]~45 .lut_mask = 16'h00FF;
defparam \cpu|cpu|M_pc_plus_one[0]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N1
dffeas \cpu|cpu|M_pc_plus_one[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_pc_plus_one[0]~45_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_pc_plus_one [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_pc_plus_one[0] .is_wysiwyg = "true";
defparam \cpu|cpu|M_pc_plus_one[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N20
cycloneive_lcell_comb \cpu|cpu|M_inst_result[2]~48 (
	.dataa(\cpu|cpu|M_inst_result[2]~47_combout ),
	.datab(\cpu|cpu|M_pc_plus_one [0]),
	.datac(\cpu|cpu|A_inst_result[2]~0_combout ),
	.datad(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [2]),
	.cin(gnd),
	.combout(\cpu|cpu|M_inst_result[2]~48_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_inst_result[2]~48 .lut_mask = 16'hDA8A;
defparam \cpu|cpu|M_inst_result[2]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N21
dffeas \cpu|cpu|A_inst_result[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_inst_result[2]~48_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_inst_result [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_inst_result[2] .is_wysiwyg = "true";
defparam \cpu|cpu|A_inst_result[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N28
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[2]~103 (
	.dataa(\cpu|cpu|A_wr_data_unfiltered[7]~2_combout ),
	.datab(\cpu|cpu|A_wr_data_unfiltered[7]~1_combout ),
	.datac(\cpu|cpu|A_mul_cell_p1 [2]),
	.datad(\cpu|cpu|A_inst_result [2]),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[2]~103_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[2]~103 .lut_mask = 16'hB9A8;
defparam \cpu|cpu|A_wr_data_unfiltered[2]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N30
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[2]~104 (
	.dataa(\cpu|cpu|A_data_ram_ld16_data[10]~6_combout ),
	.datab(\cpu|cpu|A_inst_result [18]),
	.datac(\cpu|cpu|A_wr_data_unfiltered[7]~1_combout ),
	.datad(\cpu|cpu|A_wr_data_unfiltered[2]~103_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[2]~104_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[2]~104 .lut_mask = 16'hAFC0;
defparam \cpu|cpu|A_wr_data_unfiltered[2]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N22
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~122 (
	.dataa(\cpu|cpu|M_rot_sel_fill0~q ),
	.datab(gnd),
	.datac(\cpu|cpu|M_rot_pass0~q ),
	.datad(\cpu|cpu|M_rot_mask [2]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~122_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~122 .lut_mask = 16'h0F0A;
defparam \cpu|cpu|A_shift_rot_result~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N2
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~120 (
	.dataa(\cpu|cpu|M_rot_rn [4]),
	.datab(\cpu|cpu|M_rot_prestep2 [10]),
	.datac(\cpu|cpu|M_rot_rn [3]),
	.datad(\cpu|cpu|M_rot_prestep2 [18]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~120_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~120 .lut_mask = 16'h8A80;
defparam \cpu|cpu|A_shift_rot_result~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N20
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~121 (
	.dataa(\cpu|cpu|M_rot_rn [4]),
	.datab(\cpu|cpu|M_rot_prestep2 [26]),
	.datac(\cpu|cpu|M_rot_rn [3]),
	.datad(\cpu|cpu|M_rot_prestep2 [2]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~121_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~121 .lut_mask = 16'h4540;
defparam \cpu|cpu|A_shift_rot_result~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N4
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~123 (
	.dataa(\cpu|cpu|A_shift_rot_result~122_combout ),
	.datab(\cpu|cpu|A_shift_rot_result~120_combout ),
	.datac(\cpu|cpu|M_rot_fill_bit~q ),
	.datad(\cpu|cpu|A_shift_rot_result~121_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~123_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~123 .lut_mask = 16'hF5E4;
defparam \cpu|cpu|A_shift_rot_result~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y45_N5
dffeas \cpu|cpu|A_shift_rot_result[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_shift_rot_result~123_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_shift_rot_result [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result[2] .is_wysiwyg = "true";
defparam \cpu|cpu|A_shift_rot_result[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N12
cycloneive_lcell_comb \cpu|cpu|A_slow_inst_result[2]~2 (
	.dataa(\cpu|cpu|d_readdata_d1 [2]),
	.datab(\cpu|cpu|A_ld_align_sh16~q ),
	.datac(gnd),
	.datad(\cpu|cpu|d_readdata_d1 [18]),
	.cin(gnd),
	.combout(\cpu|cpu|A_slow_inst_result[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_slow_inst_result[2]~2 .lut_mask = 16'hEE22;
defparam \cpu|cpu|A_slow_inst_result[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y42_N13
dffeas \cpu|cpu|A_slow_inst_result[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_slow_inst_result[2]~2_combout ),
	.asdata(\cpu|cpu|A_slow_inst_result[10]~15_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|A_ld_align_sh8~q ),
	.ena(\cpu|cpu|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_slow_inst_result [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_slow_inst_result[2] .is_wysiwyg = "true";
defparam \cpu|cpu|A_slow_inst_result[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N0
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[2]~105 (
	.dataa(gnd),
	.datab(\cpu|cpu|A_shift_rot_result [2]),
	.datac(\cpu|cpu|A_slow_inst_result [2]),
	.datad(\cpu|cpu|A_ctrl_shift_rot~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[2]~105_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[2]~105 .lut_mask = 16'hCCF0;
defparam \cpu|cpu|A_wr_data_unfiltered[2]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N8
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[2]~106 (
	.dataa(\cpu|cpu|A_wr_data_unfiltered[7]~6_combout ),
	.datab(\cpu|cpu|A_wr_data_unfiltered[2]~104_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|A_wr_data_unfiltered[2]~105_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[2]~106_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[2]~106 .lut_mask = 16'hDD88;
defparam \cpu|cpu|A_wr_data_unfiltered[2]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N26
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[16]~47 (
	.dataa(\cpu|cpu|E_src1[7]~1_combout ),
	.datab(\cpu|cpu|M_alu_result [16]),
	.datac(\cpu|cpu|A_wr_data_unfiltered[16]~57_combout ),
	.datad(\cpu|cpu|E_src1[7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[16]~47_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[16]~47 .lut_mask = 16'hAAD8;
defparam \cpu|cpu|D_src1_reg[16]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N12
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[16]~48 (
	.dataa(\cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [16]),
	.datab(\cpu|cpu|E_src1[7]~0_combout ),
	.datac(\cpu|cpu|W_wr_data [16]),
	.datad(\cpu|cpu|D_src1_reg[16]~47_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[16]~48_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[16]~48 .lut_mask = 16'hF388;
defparam \cpu|cpu|D_src1_reg[16]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N8
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[16]~49 (
	.dataa(\cpu|cpu|D_src1_reg[16]~48_combout ),
	.datab(\cpu|cpu|E_alu_result [16]),
	.datac(\cpu|cpu|D_src1_reg[31]~0_combout ),
	.datad(\cpu|cpu|D_src1_reg[31]~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[16]~49_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[16]~49 .lut_mask = 16'hECA0;
defparam \cpu|cpu|D_src1_reg[16]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N4
cycloneive_lcell_comb \cpu|cpu|A_mul_cell_p3[11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [11]),
	.cin(gnd),
	.combout(\cpu|cpu|A_mul_cell_p3[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_mul_cell_p3[11]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|A_mul_cell_p3[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y46_N5
dffeas \cpu|cpu|A_mul_cell_p3[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_mul_cell_p3[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mul_cell_p3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mul_cell_p3[11] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mul_cell_p3[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N28
cycloneive_lcell_comb \cpu|cpu|A_slow_ld_byte3_data_aligned_nxt[3]~4 (
	.dataa(\cpu|cpu|A_ld_align_byte2_byte3_fill~q ),
	.datab(\cpu|cpu|A_slow_ld_data_sign_bit~2_combout ),
	.datac(\cpu|cpu|A_ctrl_ld_signed~q ),
	.datad(\cpu|cpu|d_readdata_d1 [27]),
	.cin(gnd),
	.combout(\cpu|cpu|A_slow_ld_byte3_data_aligned_nxt[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_slow_ld_byte3_data_aligned_nxt[3]~4 .lut_mask = 16'hD580;
defparam \cpu|cpu|A_slow_ld_byte3_data_aligned_nxt[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N29
dffeas \cpu|cpu|A_slow_inst_result[27] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_slow_ld_byte3_data_aligned_nxt[3]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_slow_inst_result [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_slow_inst_result[27] .is_wysiwyg = "true";
defparam \cpu|cpu|A_slow_inst_result[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N8
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[27]~22 (
	.dataa(\cpu|cpu|A_wr_data_unfiltered[12]~9_combout ),
	.datab(\cpu|cpu|A_wr_data_unfiltered[7]~6_combout ),
	.datac(\cpu|cpu|Add12~22_combout ),
	.datad(\cpu|cpu|A_slow_inst_result [27]),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[27]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[27]~22 .lut_mask = 16'hD9C8;
defparam \cpu|cpu|A_wr_data_unfiltered[27]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N0
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~20 (
	.dataa(\cpu|cpu|M_rot_rn [3]),
	.datab(\cpu|cpu|M_rot_rn [4]),
	.datac(\cpu|cpu|M_rot_prestep2 [27]),
	.datad(\cpu|cpu|M_rot_prestep2 [19]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~20 .lut_mask = 16'h3210;
defparam \cpu|cpu|A_shift_rot_result~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N26
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~21 (
	.dataa(\cpu|cpu|M_rot_prestep2 [11]),
	.datab(\cpu|cpu|M_rot_rn [4]),
	.datac(\cpu|cpu|M_rot_rn [3]),
	.datad(\cpu|cpu|M_rot_prestep2 [3]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~21 .lut_mask = 16'hC808;
defparam \cpu|cpu|A_shift_rot_result~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N12
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~22 (
	.dataa(gnd),
	.datab(\cpu|cpu|M_rot_pass3~q ),
	.datac(\cpu|cpu|M_rot_sel_fill3~q ),
	.datad(\cpu|cpu|M_rot_mask [3]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~22 .lut_mask = 16'h3330;
defparam \cpu|cpu|A_shift_rot_result~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N24
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~23 (
	.dataa(\cpu|cpu|M_rot_fill_bit~q ),
	.datab(\cpu|cpu|A_shift_rot_result~20_combout ),
	.datac(\cpu|cpu|A_shift_rot_result~21_combout ),
	.datad(\cpu|cpu|A_shift_rot_result~22_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~23 .lut_mask = 16'hAAFC;
defparam \cpu|cpu|A_shift_rot_result~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y45_N25
dffeas \cpu|cpu|A_shift_rot_result[27] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_shift_rot_result~23_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_shift_rot_result [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result[27] .is_wysiwyg = "true";
defparam \cpu|cpu|A_shift_rot_result[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N18
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[27]~23 (
	.dataa(\cpu|cpu|A_wr_data_unfiltered[27]~22_combout ),
	.datab(\cpu|cpu|A_shift_rot_result [27]),
	.datac(\cpu|cpu|A_wr_data_unfiltered[12]~9_combout ),
	.datad(\cpu|cpu|A_inst_result [27]),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[27]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[27]~23 .lut_mask = 16'hEA4A;
defparam \cpu|cpu|A_wr_data_unfiltered[27]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N2
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[27]~24 (
	.dataa(\cpu|cpu|A_wr_data_unfiltered[16]~8_combout ),
	.datab(\cpu|cpu|A_data_ram_ld_align_sign_bit~q ),
	.datac(\cpu|cpu|A_wr_data_unfiltered[27]~23_combout ),
	.datad(\cpu|cpu|A_ctrl_ld_signed~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[27]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[27]~24 .lut_mask = 16'hD850;
defparam \cpu|cpu|A_wr_data_unfiltered[27]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y45_N3
dffeas \cpu|cpu|W_wr_data[27] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_wr_data_unfiltered[27]~24_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_wr_data [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_wr_data[27] .is_wysiwyg = "true";
defparam \cpu|cpu|W_wr_data[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N12
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[27]~41 (
	.dataa(\cpu|cpu|W_wr_data [27]),
	.datab(\cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27]),
	.datac(\cpu|cpu|D_src2_reg[23]~25_combout ),
	.datad(\cpu|cpu|D_src2_reg[23]~24_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[27]~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[27]~41 .lut_mask = 16'hACF0;
defparam \cpu|cpu|D_src2_reg[27]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N6
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[27]~42 (
	.dataa(\cpu|cpu|D_src2_reg[27]~41_combout ),
	.datab(\cpu|cpu|M_alu_result [27]),
	.datac(\cpu|cpu|D_src2_reg[23]~24_combout ),
	.datad(\cpu|cpu|A_wr_data_unfiltered[27]~24_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[27]~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[27]~42 .lut_mask = 16'hADA8;
defparam \cpu|cpu|D_src2_reg[27]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N18
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[27]~127 (
	.dataa(\cpu|cpu|D_src2_reg[27]~42_combout ),
	.datab(\cpu|cpu|Equal314~1_combout ),
	.datac(\cpu|cpu|D_src2_hazard_E~combout ),
	.datad(\cpu|cpu|E_alu_result [27]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[27]~127_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[27]~127 .lut_mask = 16'h3202;
defparam \cpu|cpu|D_src2_reg[27]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y45_N19
dffeas \cpu|cpu|E_src2_reg[27] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_src2_reg[27]~127_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2_reg[27] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2_reg[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N26
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[11]~126 (
	.dataa(\cpu|cpu|D_src2_hazard_E~combout ),
	.datab(\cpu|cpu|E_alu_result [11]),
	.datac(\cpu|cpu|Equal314~1_combout ),
	.datad(\cpu|cpu|D_src2_reg[11]~95_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[11]~126_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[11]~126 .lut_mask = 16'h0D08;
defparam \cpu|cpu|D_src2_reg[11]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y45_N27
dffeas \cpu|cpu|E_src2_reg[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_src2_reg[11]~126_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2_reg[11] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N16
cycloneive_lcell_comb \cpu|cpu|E_st_data[27]~9 (
	.dataa(\cpu|cpu|E_ctrl_mem16~q ),
	.datab(\cpu|cpu|E_src2_reg [27]),
	.datac(gnd),
	.datad(\cpu|cpu|E_src2_reg [11]),
	.cin(gnd),
	.combout(\cpu|cpu|E_st_data[27]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_st_data[27]~9 .lut_mask = 16'hEE44;
defparam \cpu|cpu|E_st_data[27]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y41_N17
dffeas \cpu|cpu|M_st_data[27] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_st_data[27]~9_combout ),
	.asdata(\cpu|cpu|E_src2_reg [3]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|E_ctrl_mem8~q ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_st_data [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_st_data[27] .is_wysiwyg = "true";
defparam \cpu|cpu|M_st_data[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N28
cycloneive_lcell_comb \cpu|cpu|d_writedata[27]~19 (
	.dataa(\cpu|cpu|M_st_data [27]),
	.datab(\cpu|cpu|A_st_data [27]),
	.datac(gnd),
	.datad(\cpu|cpu|A_mem_bypass_pending~combout ),
	.cin(gnd),
	.combout(\cpu|cpu|d_writedata[27]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_writedata[27]~19 .lut_mask = 16'hCCAA;
defparam \cpu|cpu|d_writedata[27]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N29
dffeas \cpu|cpu|d_writedata[27] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_writedata[27]~19_combout ),
	.asdata(\cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|q_b [27]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|A_dc_wb_update_av_writedata~combout ),
	.ena(\cpu|cpu|d_writedata[23]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_writedata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_writedata[27] .is_wysiwyg = "true";
defparam \cpu|cpu|d_writedata[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N26
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_003|src_payload~11 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_payload~11_combout  = (\mm_interconnect_0|cmd_mux_003|saved_grant [0] & \cpu|cpu|d_writedata [27])

	.dataa(gnd),
	.datab(\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(\cpu|cpu|d_writedata [27]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_payload~11_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_payload~11 .lut_mask = 16'hC0C0;
defparam \mm_interconnect_0|cmd_mux_003|src_payload~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y22_N0
cycloneive_ram_block \onchip_ram|the_altsyncram|auto_generated|ram_block1a27 (
	.portawe(\onchip_ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\onchip_ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mm_interconnect_0|cmd_mux_003|src_payload~11_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_003|src_data [50],\mm_interconnect_0|cmd_mux_003|src_data [49],\mm_interconnect_0|cmd_mux_003|src_data [48],\mm_interconnect_0|cmd_mux_003|src_data [47],\mm_interconnect_0|cmd_mux_003|src_data [46],\mm_interconnect_0|cmd_mux_003|src_data [45],
\mm_interconnect_0|cmd_mux_003|src_data [44],\mm_interconnect_0|cmd_mux_003|src_data [43],\mm_interconnect_0|cmd_mux_003|src_data [42],\mm_interconnect_0|cmd_mux_003|src_data [41],\mm_interconnect_0|cmd_mux_003|src_data [40],\mm_interconnect_0|cmd_mux_003|src_data [39],
\mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_ram|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a27 .clk0_input_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a27 .init_file = "Nios_onchip_ram.hex";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a27 .logical_ram_name = "Nios_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|ALTSYNCRAM";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_byte_enable_mask_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_byte_size = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 10240;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a27 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a27 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N10
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_data[27]~11 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_data[27]~11_combout  = (\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\onchip_ram|the_altsyncram|auto_generated|ram_block1a59 ))) # (!\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\onchip_ram|the_altsyncram|auto_generated|ram_block1a27~portadataout ))

	.dataa(\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\onchip_ram|the_altsyncram|auto_generated|ram_block1a27~portadataout ),
	.datac(\onchip_ram|the_altsyncram|auto_generated|ram_block1a59 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_data[27]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_data[27]~11 .lut_mask = 16'hE4E4;
defparam \mm_interconnect_0|rsp_mux_001|src_data[27]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N16
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_data[27]~50 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_data[27]~50_combout  = (\mm_interconnect_0|rsp_mux_001|src_data[27]~11_combout  & ((\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ) # ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [27])))) # (!\mm_interconnect_0|rsp_mux_001|src_data[27]~11_combout  & (((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [27]))))

	.dataa(\mm_interconnect_0|rsp_mux_001|src_data[27]~11_combout ),
	.datab(\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datac(\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [27]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_data[27]~50_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_data[27]~50 .lut_mask = 16'hF888;
defparam \mm_interconnect_0|rsp_mux_001|src_data[27]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N17
dffeas \cpu|cpu|i_readdata_d1[27] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_mux_001|src_data[27]~50_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|i_readdata_d1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|i_readdata_d1[27] .is_wysiwyg = "true";
defparam \cpu|cpu|i_readdata_d1[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y41_N19
dffeas \cpu|cpu|D_iw[31] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [31]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_iw [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_iw[31] .is_wysiwyg = "true";
defparam \cpu|cpu|D_iw[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N18
cycloneive_lcell_comb \cpu|cpu|rf_a_rd_port_addr[4]~4 (
	.dataa(gnd),
	.datab(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [31]),
	.datac(\cpu|cpu|D_iw [31]),
	.datad(\cpu|cpu|F_stall~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|rf_a_rd_port_addr[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|rf_a_rd_port_addr[4]~4 .lut_mask = 16'hF0CC;
defparam \cpu|cpu|rf_a_rd_port_addr[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y46_N27
dffeas \cpu|cpu|W_wr_data[20] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|A_wr_data_unfiltered[20]~45_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_wr_data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_wr_data[20] .is_wysiwyg = "true";
defparam \cpu|cpu|W_wr_data[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N26
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[20]~35 (
	.dataa(\cpu|cpu|E_src1[7]~1_combout ),
	.datab(\cpu|cpu|E_src1[7]~0_combout ),
	.datac(\cpu|cpu|A_wr_data_unfiltered[20]~45_combout ),
	.datad(\cpu|cpu|M_alu_result [20]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[20]~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[20]~35 .lut_mask = 16'hBA98;
defparam \cpu|cpu|D_src1_reg[20]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N4
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[20]~36 (
	.dataa(\cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [20]),
	.datab(\cpu|cpu|E_src1[7]~0_combout ),
	.datac(\cpu|cpu|W_wr_data [20]),
	.datad(\cpu|cpu|D_src1_reg[20]~35_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[20]~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[20]~36 .lut_mask = 16'hF388;
defparam \cpu|cpu|D_src1_reg[20]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N16
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[20]~37 (
	.dataa(\cpu|cpu|D_src1_reg[31]~1_combout ),
	.datab(\cpu|cpu|D_src1_reg[31]~0_combout ),
	.datac(\cpu|cpu|E_alu_result [20]),
	.datad(\cpu|cpu|D_src1_reg[20]~36_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[20]~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[20]~37 .lut_mask = 16'hECA0;
defparam \cpu|cpu|D_src1_reg[20]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y47_N17
dffeas \cpu|cpu|E_src1[20]~_Duplicate_1 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_src1_reg[20]~37_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src1[20]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src1[20]~_Duplicate_1 .is_wysiwyg = "true";
defparam \cpu|cpu|E_src1[20]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N0
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[20]~70 (
	.dataa(\cpu|cpu|D_src2_reg[23]~25_combout ),
	.datab(\cpu|cpu|D_src2_reg[23]~24_combout ),
	.datac(\cpu|cpu|A_wr_data_unfiltered[20]~45_combout ),
	.datad(\cpu|cpu|M_alu_result [20]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[20]~70_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[20]~70 .lut_mask = 16'hBA98;
defparam \cpu|cpu|D_src2_reg[20]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N10
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[20]~71 (
	.dataa(\cpu|cpu|W_wr_data [20]),
	.datab(\cpu|cpu|D_src2_reg[20]~70_combout ),
	.datac(\cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20]),
	.datad(\cpu|cpu|D_src2_reg[23]~24_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[20]~71_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[20]~71 .lut_mask = 16'hB8CC;
defparam \cpu|cpu|D_src2_reg[20]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N20
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[20]~72 (
	.dataa(\cpu|cpu|E_ctrl_logic~q ),
	.datab(\cpu|cpu|E_logic_result[20]~8_combout ),
	.datac(\cpu|cpu|D_src2_hazard_E~combout ),
	.datad(\cpu|cpu|D_src2_reg[20]~71_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[20]~72_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[20]~72 .lut_mask = 16'h8F80;
defparam \cpu|cpu|D_src2_reg[20]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N6
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[20]~73 (
	.dataa(\cpu|cpu|E_alu_result~0_combout ),
	.datab(\cpu|cpu|Add8~74_combout ),
	.datac(\cpu|cpu|D_src2_hazard_E~combout ),
	.datad(\cpu|cpu|D_src2_reg[20]~72_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[20]~73_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[20]~73 .lut_mask = 16'hFF40;
defparam \cpu|cpu|D_src2_reg[20]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y47_N5
dffeas \cpu|cpu|E_src2[20] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_src2[20]~7_combout ),
	.asdata(\cpu|cpu|D_src2_reg[20]~73_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|D_src2[16]~1_combout ),
	.sload(!\cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2[20] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N26
cycloneive_lcell_comb \cpu|cpu|E_logic_result[20]~8 (
	.dataa(\cpu|cpu|E_logic_op [1]),
	.datab(\cpu|cpu|E_logic_op [0]),
	.datac(\cpu|cpu|E_src2 [20]),
	.datad(\cpu|cpu|E_src1[20]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_logic_result[20]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_logic_result[20]~8 .lut_mask = 16'h6AA1;
defparam \cpu|cpu|E_logic_result[20]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N8
cycloneive_lcell_comb \cpu|cpu|E_alu_result[20] (
	.dataa(\cpu|cpu|E_alu_result~0_combout ),
	.datab(\cpu|cpu|E_logic_result[20]~8_combout ),
	.datac(\cpu|cpu|E_ctrl_logic~q ),
	.datad(\cpu|cpu|Add8~74_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_alu_result [20]),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_alu_result[20] .lut_mask = 16'hD5C0;
defparam \cpu|cpu|E_alu_result[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N26
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[20]~133 (
	.dataa(\cpu|cpu|Equal314~1_combout ),
	.datab(\cpu|cpu|E_alu_result [20]),
	.datac(\cpu|cpu|D_src2_hazard_E~combout ),
	.datad(\cpu|cpu|D_src2_reg[20]~71_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[20]~133_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[20]~133 .lut_mask = 16'h4540;
defparam \cpu|cpu|D_src2_reg[20]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y47_N27
dffeas \cpu|cpu|E_src2_reg[20] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_src2_reg[20]~133_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2_reg[20] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N4
cycloneive_lcell_comb \cpu|cpu|E_st_data[20]~14 (
	.dataa(\cpu|cpu|E_ctrl_mem16~q ),
	.datab(\cpu|cpu|E_src2_reg [4]),
	.datac(\cpu|cpu|E_src2_reg [20]),
	.datad(\cpu|cpu|E_ctrl_mem8~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_st_data[20]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_st_data[20]~14 .lut_mask = 16'hCCD8;
defparam \cpu|cpu|E_st_data[20]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N5
dffeas \cpu|cpu|M_st_data[20] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_st_data[20]~14_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_st_data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_st_data[20] .is_wysiwyg = "true";
defparam \cpu|cpu|M_st_data[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N14
cycloneive_lcell_comb \cpu|cpu|d_writedata[20]~20 (
	.dataa(\cpu|cpu|A_mem_bypass_pending~combout ),
	.datab(\cpu|cpu|M_st_data [20]),
	.datac(gnd),
	.datad(\cpu|cpu|A_st_data [20]),
	.cin(gnd),
	.combout(\cpu|cpu|d_writedata[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_writedata[20]~20 .lut_mask = 16'hEE44;
defparam \cpu|cpu|d_writedata[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y38_N15
dffeas \cpu|cpu|d_writedata[20] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_writedata[20]~20_combout ),
	.asdata(\cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|q_b [20]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|A_dc_wb_update_av_writedata~combout ),
	.ena(\cpu|cpu|d_writedata[23]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_writedata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_writedata[20] .is_wysiwyg = "true";
defparam \cpu|cpu|d_writedata[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N16
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_003|src_payload~16 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_payload~16_combout  = (\mm_interconnect_0|cmd_mux_003|saved_grant [0] & \cpu|cpu|d_writedata [20])

	.dataa(\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(gnd),
	.datac(\cpu|cpu|d_writedata [20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_payload~16_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_payload~16 .lut_mask = 16'hA0A0;
defparam \mm_interconnect_0|cmd_mux_003|src_payload~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y24_N0
cycloneive_ram_block \onchip_ram|the_altsyncram|auto_generated|ram_block1a20 (
	.portawe(\onchip_ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\onchip_ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mm_interconnect_0|cmd_mux_003|src_payload~16_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_003|src_data [50],\mm_interconnect_0|cmd_mux_003|src_data [49],\mm_interconnect_0|cmd_mux_003|src_data [48],\mm_interconnect_0|cmd_mux_003|src_data [47],\mm_interconnect_0|cmd_mux_003|src_data [46],\mm_interconnect_0|cmd_mux_003|src_data [45],
\mm_interconnect_0|cmd_mux_003|src_data [44],\mm_interconnect_0|cmd_mux_003|src_data [43],\mm_interconnect_0|cmd_mux_003|src_data [42],\mm_interconnect_0|cmd_mux_003|src_data [41],\mm_interconnect_0|cmd_mux_003|src_data [40],\mm_interconnect_0|cmd_mux_003|src_data [39],
\mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_ram|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a20 .clk0_input_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a20 .init_file = "Nios_onchip_ram.hex";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a20 .logical_ram_name = "Nios_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|ALTSYNCRAM";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_byte_enable_mask_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_byte_size = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 10240;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N0
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_data[20]~16 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_data[20]~16_combout  = (\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\onchip_ram|the_altsyncram|auto_generated|ram_block1a52 ))) # (!\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\onchip_ram|the_altsyncram|auto_generated|ram_block1a20~portadataout ))

	.dataa(\onchip_ram|the_altsyncram|auto_generated|ram_block1a20~portadataout ),
	.datab(\onchip_ram|the_altsyncram|auto_generated|ram_block1a52 ),
	.datac(\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_data[20]~16_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_data[20]~16 .lut_mask = 16'hCACA;
defparam \mm_interconnect_0|rsp_mux_001|src_data[20]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N28
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_data[20]~55 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_data[20]~55_combout  = (\mm_interconnect_0|rsp_mux_001|src_data[20]~16_combout  & ((\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ) # ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [20])))) # (!\mm_interconnect_0|rsp_mux_001|src_data[20]~16_combout  & (((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [20]))))

	.dataa(\mm_interconnect_0|rsp_mux_001|src_data[20]~16_combout ),
	.datab(\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datac(\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [20]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_data[20]~55_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_data[20]~55 .lut_mask = 16'hF888;
defparam \mm_interconnect_0|rsp_mux_001|src_data[20]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N29
dffeas \cpu|cpu|i_readdata_d1[20] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_mux_001|src_data[20]~55_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|i_readdata_d1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|i_readdata_d1[20] .is_wysiwyg = "true";
defparam \cpu|cpu|i_readdata_d1[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y41_N7
dffeas \cpu|cpu|D_iw[30] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [30]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_iw [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_iw[30] .is_wysiwyg = "true";
defparam \cpu|cpu|D_iw[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N6
cycloneive_lcell_comb \cpu|cpu|rf_a_rd_port_addr[3]~3 (
	.dataa(gnd),
	.datab(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [30]),
	.datac(\cpu|cpu|D_iw [30]),
	.datad(\cpu|cpu|F_stall~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|rf_a_rd_port_addr[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|rf_a_rd_port_addr[3]~3 .lut_mask = 16'hF0CC;
defparam \cpu|cpu|rf_a_rd_port_addr[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N24
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[14]~53 (
	.dataa(\cpu|cpu|M_alu_result [14]),
	.datab(\cpu|cpu|E_src1[7]~1_combout ),
	.datac(\cpu|cpu|E_src1[7]~0_combout ),
	.datad(\cpu|cpu|A_wr_data_unfiltered[14]~64_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[14]~53_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[14]~53 .lut_mask = 16'hCBC8;
defparam \cpu|cpu|D_src1_reg[14]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N26
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[14]~54 (
	.dataa(\cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14]),
	.datab(\cpu|cpu|W_wr_data [14]),
	.datac(\cpu|cpu|E_src1[7]~0_combout ),
	.datad(\cpu|cpu|D_src1_reg[14]~53_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[14]~54_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[14]~54 .lut_mask = 16'hCFA0;
defparam \cpu|cpu|D_src1_reg[14]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N20
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[14]~55 (
	.dataa(\cpu|cpu|D_src1_reg[31]~0_combout ),
	.datab(\cpu|cpu|D_src1_reg[31]~1_combout ),
	.datac(\cpu|cpu|D_src1_reg[14]~54_combout ),
	.datad(\cpu|cpu|E_alu_result [14]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[14]~55_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[14]~55 .lut_mask = 16'hECA0;
defparam \cpu|cpu|D_src1_reg[14]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y45_N21
dffeas \cpu|cpu|E_src1[14]~_Duplicate_2 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_src1_reg[14]~55_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src1[14]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src1[14]~_Duplicate_2 .is_wysiwyg = "true";
defparam \cpu|cpu|E_src1[14]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N10
cycloneive_lcell_comb \cpu|cpu|M_target_pcb[14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|E_src1[14]~_Duplicate_2_q ),
	.cin(gnd),
	.combout(\cpu|cpu|M_target_pcb[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_target_pcb[14]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|M_target_pcb[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N11
dffeas \cpu|cpu|M_target_pcb[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_target_pcb[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_target_pcb [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_target_pcb[14] .is_wysiwyg = "true";
defparam \cpu|cpu|M_target_pcb[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N26
cycloneive_lcell_comb \cpu|cpu|A_pipe_flush_waddr[12]~10 (
	.dataa(\cpu|cpu|M_target_pcb [14]),
	.datab(\cpu|cpu|M_ctrl_jmp_indirect~q ),
	.datac(gnd),
	.datad(\cpu|cpu|M_pc_plus_one [12]),
	.cin(gnd),
	.combout(\cpu|cpu|A_pipe_flush_waddr[12]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_pipe_flush_waddr[12]~10 .lut_mask = 16'hBB88;
defparam \cpu|cpu|A_pipe_flush_waddr[12]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N4
cycloneive_lcell_comb \cpu|cpu|M_pc[12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|E_pc [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|M_pc[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_pc[12]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|cpu|M_pc[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N5
dffeas \cpu|cpu|M_pc[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_pc[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_pc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_pc[12] .is_wysiwyg = "true";
defparam \cpu|cpu|M_pc[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y41_N27
dffeas \cpu|cpu|A_pipe_flush_waddr[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_pipe_flush_waddr[12]~10_combout ),
	.asdata(\cpu|cpu|M_pc [12]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|A_pipe_flush_waddr[6]~12_combout ),
	.sload(\cpu|cpu|M_dc_raw_hazard~11_combout ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_pipe_flush_waddr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_pipe_flush_waddr[12] .is_wysiwyg = "true";
defparam \cpu|cpu|A_pipe_flush_waddr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N12
cycloneive_lcell_comb \cpu|cpu|F_pc_nxt[12]~8 (
	.dataa(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~3_combout ),
	.datab(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~2_combout ),
	.datac(\cpu|cpu|D_pc [12]),
	.datad(\cpu|cpu|Add1~6_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_pc_nxt[12]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_pc_nxt[12]~8 .lut_mask = 16'hD9C8;
defparam \cpu|cpu|F_pc_nxt[12]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N8
cycloneive_lcell_comb \cpu|cpu|F_pc_nxt[12]~9 (
	.dataa(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~3_combout ),
	.datab(\cpu|cpu|F_pc_plus_one[12]~24_combout ),
	.datac(\cpu|cpu|D_iw [18]),
	.datad(\cpu|cpu|F_pc_nxt[12]~8_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_pc_nxt[12]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_pc_nxt[12]~9 .lut_mask = 16'hF588;
defparam \cpu|cpu|F_pc_nxt[12]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y40_N25
dffeas \cpu|cpu|M_pipe_flush_waddr[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|E_extra_pc [12]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_pipe_flush_waddr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_pipe_flush_waddr[12] .is_wysiwyg = "true";
defparam \cpu|cpu|M_pipe_flush_waddr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N24
cycloneive_lcell_comb \cpu|cpu|F_pc_nxt[12]~10 (
	.dataa(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~0_combout ),
	.datab(\cpu|cpu|F_pc_nxt[12]~9_combout ),
	.datac(\cpu|cpu|M_pipe_flush_waddr [12]),
	.datad(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_pc_nxt[12]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_pc_nxt[12]~10 .lut_mask = 16'hAAE4;
defparam \cpu|cpu|F_pc_nxt[12]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N14
cycloneive_lcell_comb \cpu|cpu|F_pc_nxt[12]~11 (
	.dataa(\cpu|cpu|A_pipe_flush_waddr [12]),
	.datab(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~1_combout ),
	.datac(\cpu|cpu|E_src1[14]~_Duplicate_2_q ),
	.datad(\cpu|cpu|F_pc_nxt[12]~10_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_pc_nxt[12]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_pc_nxt[12]~11 .lut_mask = 16'hBBC0;
defparam \cpu|cpu|F_pc_nxt[12]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y40_N15
dffeas \cpu|cpu|F_pc[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_pc_nxt[12]~11_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|F_pc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|F_pc[12] .is_wysiwyg = "true";
defparam \cpu|cpu|F_pc[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N26
cycloneive_lcell_comb \cpu|cpu|F_pc_plus_one[13]~26 (
	.dataa(\cpu|cpu|F_pc [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|F_pc_plus_one[12]~25 ),
	.combout(\cpu|cpu|F_pc_plus_one[13]~26_combout ),
	.cout(\cpu|cpu|F_pc_plus_one[13]~27 ));
// synopsys translate_off
defparam \cpu|cpu|F_pc_plus_one[13]~26 .lut_mask = 16'h5A5F;
defparam \cpu|cpu|F_pc_plus_one[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N28
cycloneive_lcell_comb \cpu|cpu|F_pc_plus_one[14]~28 (
	.dataa(gnd),
	.datab(\cpu|cpu|F_pc [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|F_pc_plus_one[13]~27 ),
	.combout(\cpu|cpu|F_pc_plus_one[14]~28_combout ),
	.cout(\cpu|cpu|F_pc_plus_one[14]~29 ));
// synopsys translate_off
defparam \cpu|cpu|F_pc_plus_one[14]~28 .lut_mask = 16'hC30C;
defparam \cpu|cpu|F_pc_plus_one[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y40_N29
dffeas \cpu|cpu|D_pc_plus_one[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_pc_plus_one[14]~28_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_pc_plus_one [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_pc_plus_one[14] .is_wysiwyg = "true";
defparam \cpu|cpu|D_pc_plus_one[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N27
dffeas \cpu|cpu|D_pc_plus_one[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_pc_plus_one[13]~26_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_pc_plus_one [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_pc_plus_one[13] .is_wysiwyg = "true";
defparam \cpu|cpu|D_pc_plus_one[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N10
cycloneive_lcell_comb \cpu|cpu|Add1~8 (
	.dataa(\cpu|cpu|D_iw [21]),
	.datab(\cpu|cpu|D_pc_plus_one [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add1~7 ),
	.combout(\cpu|cpu|Add1~8_combout ),
	.cout(\cpu|cpu|Add1~9 ));
// synopsys translate_off
defparam \cpu|cpu|Add1~8 .lut_mask = 16'h698E;
defparam \cpu|cpu|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N12
cycloneive_lcell_comb \cpu|cpu|Add1~10 (
	.dataa(\cpu|cpu|D_iw [21]),
	.datab(\cpu|cpu|D_pc_plus_one [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add1~9 ),
	.combout(\cpu|cpu|Add1~10_combout ),
	.cout(\cpu|cpu|Add1~11 ));
// synopsys translate_off
defparam \cpu|cpu|Add1~10 .lut_mask = 16'h9617;
defparam \cpu|cpu|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N24
cycloneive_lcell_comb \cpu|cpu|D_extra_pc[14]~1 (
	.dataa(\cpu|cpu|D_bht_data [1]),
	.datab(\cpu|cpu|E_ctrl_br_cond_nxt~1_combout ),
	.datac(\cpu|cpu|Add1~10_combout ),
	.datad(\cpu|cpu|D_pc_plus_one [14]),
	.cin(gnd),
	.combout(\cpu|cpu|D_extra_pc[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_extra_pc[14]~1 .lut_mask = 16'hF780;
defparam \cpu|cpu|D_extra_pc[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N25
dffeas \cpu|cpu|E_extra_pc[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_extra_pc[14]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_extra_pc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_extra_pc[14] .is_wysiwyg = "true";
defparam \cpu|cpu|E_extra_pc[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N22
cycloneive_lcell_comb \cpu|cpu|M_pipe_flush_waddr[14]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|E_extra_pc [14]),
	.cin(gnd),
	.combout(\cpu|cpu|M_pipe_flush_waddr[14]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_pipe_flush_waddr[14]~0 .lut_mask = 16'h00FF;
defparam \cpu|cpu|M_pipe_flush_waddr[14]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y43_N23
dffeas \cpu|cpu|M_pipe_flush_waddr[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_pipe_flush_waddr[14]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_pipe_flush_waddr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_pipe_flush_waddr[14] .is_wysiwyg = "true";
defparam \cpu|cpu|M_pipe_flush_waddr[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y43_N17
dffeas \cpu|cpu|M_pc[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|E_pc [14]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_pc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_pc[14] .is_wysiwyg = "true";
defparam \cpu|cpu|M_pc[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y43_N11
dffeas \cpu|cpu|M_target_pcb[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|E_src1[16]~_Duplicate_1_q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_target_pcb [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_target_pcb[16] .is_wysiwyg = "true";
defparam \cpu|cpu|M_target_pcb[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N10
cycloneive_lcell_comb \cpu|cpu|A_pipe_flush_waddr_nxt~11 (
	.dataa(gnd),
	.datab(\cpu|cpu|M_ctrl_jmp_indirect~q ),
	.datac(\cpu|cpu|M_target_pcb [16]),
	.datad(\cpu|cpu|M_pc_plus_one [14]),
	.cin(gnd),
	.combout(\cpu|cpu|A_pipe_flush_waddr_nxt~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_pipe_flush_waddr_nxt~11 .lut_mask = 16'hF3C0;
defparam \cpu|cpu|A_pipe_flush_waddr_nxt~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N16
cycloneive_lcell_comb \cpu|cpu|A_pipe_flush_waddr_nxt~12 (
	.dataa(\cpu|cpu|M_exc_any~combout ),
	.datab(\cpu|cpu|M_dc_raw_hazard~11_combout ),
	.datac(\cpu|cpu|M_pc [14]),
	.datad(\cpu|cpu|A_pipe_flush_waddr_nxt~11_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_pipe_flush_waddr_nxt~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_pipe_flush_waddr_nxt~12 .lut_mask = 16'hFBEA;
defparam \cpu|cpu|A_pipe_flush_waddr_nxt~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N6
cycloneive_lcell_comb \cpu|cpu|A_pipe_flush_waddr_nxt~16 (
	.dataa(\cpu|cpu|M_norm_intr_req~q ),
	.datab(\cpu|cpu|M_exc_break_inst_pri15~q ),
	.datac(\cpu|cpu|hbreak_req~1_combout ),
	.datad(\cpu|cpu|A_pipe_flush_waddr_nxt~12_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_pipe_flush_waddr_nxt~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_pipe_flush_waddr_nxt~16 .lut_mask = 16'h0B00;
defparam \cpu|cpu|A_pipe_flush_waddr_nxt~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N7
dffeas \cpu|cpu|A_pipe_flush_waddr[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_pipe_flush_waddr_nxt~16_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_pipe_flush_waddr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_pipe_flush_waddr[14] .is_wysiwyg = "true";
defparam \cpu|cpu|A_pipe_flush_waddr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N24
cycloneive_lcell_comb \cpu|cpu|F_pc_nxt[14]~18 (
	.dataa(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~0_combout ),
	.datab(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~1_combout ),
	.datac(\cpu|cpu|M_pipe_flush_waddr [14]),
	.datad(\cpu|cpu|A_pipe_flush_waddr [14]),
	.cin(gnd),
	.combout(\cpu|cpu|F_pc_nxt[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_pc_nxt[14]~18 .lut_mask = 16'h64EC;
defparam \cpu|cpu|F_pc_nxt[14]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N18
cycloneive_lcell_comb \cpu|cpu|F_pc_nxt[14]~16 (
	.dataa(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~2_combout ),
	.datab(\cpu|cpu|Add1~10_combout ),
	.datac(\cpu|cpu|D_pc [14]),
	.datad(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_pc_nxt[14]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_pc_nxt[14]~16 .lut_mask = 16'h55E4;
defparam \cpu|cpu|F_pc_nxt[14]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N20
cycloneive_lcell_comb \cpu|cpu|F_pc_nxt[14]~17 (
	.dataa(\cpu|cpu|F_pc_nxt[14]~16_combout ),
	.datab(\cpu|cpu|F_pc_plus_one[14]~28_combout ),
	.datac(\cpu|cpu|D_iw [20]),
	.datad(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_pc_nxt[14]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_pc_nxt[14]~17 .lut_mask = 16'hD8AA;
defparam \cpu|cpu|F_pc_nxt[14]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N0
cycloneive_lcell_comb \cpu|cpu|F_pc_nxt[14]~19 (
	.dataa(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~0_combout ),
	.datab(\cpu|cpu|F_pc_nxt[14]~18_combout ),
	.datac(\cpu|cpu|E_src1[16]~_Duplicate_1_q ),
	.datad(\cpu|cpu|F_pc_nxt[14]~17_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_pc_nxt[14]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_pc_nxt[14]~19 .lut_mask = 16'h7362;
defparam \cpu|cpu|F_pc_nxt[14]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y43_N1
dffeas \cpu|cpu|F_pc[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_pc_nxt[14]~19_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|F_pc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|F_pc[14] .is_wysiwyg = "true";
defparam \cpu|cpu|F_pc[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N30
cycloneive_lcell_comb \cpu|cpu|F_pc_plus_one[15]~30 (
	.dataa(gnd),
	.datab(\cpu|cpu|F_pc [15]),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu|cpu|F_pc_plus_one[14]~29 ),
	.combout(\cpu|cpu|F_pc_plus_one[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_pc_plus_one[15]~30 .lut_mask = 16'h3C3C;
defparam \cpu|cpu|F_pc_plus_one[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y40_N31
dffeas \cpu|cpu|D_pc_plus_one[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_pc_plus_one[15]~30_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_pc_plus_one [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_pc_plus_one[15] .is_wysiwyg = "true";
defparam \cpu|cpu|D_pc_plus_one[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N14
cycloneive_lcell_comb \cpu|cpu|Add1~12 (
	.dataa(\cpu|cpu|D_pc_plus_one [15]),
	.datab(\cpu|cpu|D_iw [21]),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu|cpu|Add1~11 ),
	.combout(\cpu|cpu|Add1~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add1~12 .lut_mask = 16'h6969;
defparam \cpu|cpu|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N22
cycloneive_lcell_comb \cpu|cpu|D_extra_pc[15]~0 (
	.dataa(\cpu|cpu|D_pc_plus_one [15]),
	.datab(\cpu|cpu|E_ctrl_br_cond_nxt~1_combout ),
	.datac(\cpu|cpu|Add1~12_combout ),
	.datad(\cpu|cpu|D_bht_data [1]),
	.cin(gnd),
	.combout(\cpu|cpu|D_extra_pc[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_extra_pc[15]~0 .lut_mask = 16'hE2AA;
defparam \cpu|cpu|D_extra_pc[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N23
dffeas \cpu|cpu|E_extra_pc[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_extra_pc[15]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_extra_pc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_extra_pc[15] .is_wysiwyg = "true";
defparam \cpu|cpu|E_extra_pc[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y44_N31
dffeas \cpu|cpu|M_pipe_flush_waddr[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|E_extra_pc [15]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_pipe_flush_waddr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_pipe_flush_waddr[15] .is_wysiwyg = "true";
defparam \cpu|cpu|M_pipe_flush_waddr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N2
cycloneive_lcell_comb \cpu|cpu|F_pc_nxt[15]~20 (
	.dataa(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~2_combout ),
	.datab(\cpu|cpu|D_pc [15]),
	.datac(\cpu|cpu|D_iw [21]),
	.datad(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_pc_nxt[15]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_pc_nxt[15]~20 .lut_mask = 16'hF588;
defparam \cpu|cpu|F_pc_nxt[15]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N12
cycloneive_lcell_comb \cpu|cpu|F_pc_nxt[15]~21 (
	.dataa(\cpu|cpu|Add1~12_combout ),
	.datab(\cpu|cpu|F_pc_plus_one[15]~30_combout ),
	.datac(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~2_combout ),
	.datad(\cpu|cpu|F_pc_nxt[15]~20_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_pc_nxt[15]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_pc_nxt[15]~21 .lut_mask = 16'hFC0A;
defparam \cpu|cpu|F_pc_nxt[15]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N30
cycloneive_lcell_comb \cpu|cpu|F_pc_nxt[15]~22 (
	.dataa(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~0_combout ),
	.datab(\cpu|cpu|E_src1[17]~_Duplicate_1_q ),
	.datac(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~1_combout ),
	.datad(\cpu|cpu|F_pc_nxt[15]~21_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_pc_nxt[15]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_pc_nxt[15]~22 .lut_mask = 16'hE5E0;
defparam \cpu|cpu|F_pc_nxt[15]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y42_N13
dffeas \cpu|cpu|M_pc[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|E_pc [15]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_pc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_pc[15] .is_wysiwyg = "true";
defparam \cpu|cpu|M_pc[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y42_N21
dffeas \cpu|cpu|M_target_pcb[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|E_src1[17]~_Duplicate_1_q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_target_pcb [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_target_pcb[17] .is_wysiwyg = "true";
defparam \cpu|cpu|M_target_pcb[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N20
cycloneive_lcell_comb \cpu|cpu|A_pipe_flush_waddr_nxt~13 (
	.dataa(gnd),
	.datab(\cpu|cpu|M_ctrl_jmp_indirect~q ),
	.datac(\cpu|cpu|M_target_pcb [17]),
	.datad(\cpu|cpu|M_pc_plus_one [15]),
	.cin(gnd),
	.combout(\cpu|cpu|A_pipe_flush_waddr_nxt~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_pipe_flush_waddr_nxt~13 .lut_mask = 16'hF3C0;
defparam \cpu|cpu|A_pipe_flush_waddr_nxt~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N12
cycloneive_lcell_comb \cpu|cpu|A_pipe_flush_waddr_nxt~14 (
	.dataa(\cpu|cpu|M_exc_any~combout ),
	.datab(\cpu|cpu|M_dc_raw_hazard~11_combout ),
	.datac(\cpu|cpu|M_pc [15]),
	.datad(\cpu|cpu|A_pipe_flush_waddr_nxt~13_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_pipe_flush_waddr_nxt~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_pipe_flush_waddr_nxt~14 .lut_mask = 16'h5140;
defparam \cpu|cpu|A_pipe_flush_waddr_nxt~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N0
cycloneive_lcell_comb \cpu|cpu|A_pipe_flush_waddr_nxt~17 (
	.dataa(\cpu|cpu|hbreak_req~1_combout ),
	.datab(\cpu|cpu|M_exc_break_inst_pri15~q ),
	.datac(\cpu|cpu|A_pipe_flush_waddr_nxt~14_combout ),
	.datad(\cpu|cpu|M_norm_intr_req~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_pipe_flush_waddr_nxt~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_pipe_flush_waddr_nxt~17 .lut_mask = 16'hFAFE;
defparam \cpu|cpu|A_pipe_flush_waddr_nxt~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N1
dffeas \cpu|cpu|A_pipe_flush_waddr[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_pipe_flush_waddr_nxt~17_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_pipe_flush_waddr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_pipe_flush_waddr[15] .is_wysiwyg = "true";
defparam \cpu|cpu|A_pipe_flush_waddr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N26
cycloneive_lcell_comb \cpu|cpu|F_pc_nxt[15]~23 (
	.dataa(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~0_combout ),
	.datab(\cpu|cpu|M_pipe_flush_waddr [15]),
	.datac(\cpu|cpu|F_pc_nxt[15]~22_combout ),
	.datad(\cpu|cpu|A_pipe_flush_waddr [15]),
	.cin(gnd),
	.combout(\cpu|cpu|F_pc_nxt[15]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_pc_nxt[15]~23 .lut_mask = 16'hF858;
defparam \cpu|cpu|F_pc_nxt[15]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y43_N27
dffeas \cpu|cpu|F_pc[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_pc_nxt[15]~23_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|F_pc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|F_pc[15] .is_wysiwyg = "true";
defparam \cpu|cpu|F_pc[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N20
cycloneive_lcell_comb \cpu|cpu|D_pc[15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|F_pc [15]),
	.cin(gnd),
	.combout(\cpu|cpu|D_pc[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_pc[15]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|D_pc[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N21
dffeas \cpu|cpu|D_pc[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_pc[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_pc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_pc[15] .is_wysiwyg = "true";
defparam \cpu|cpu|D_pc[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N28
cycloneive_lcell_comb \cpu|cpu|E_pc[15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|D_pc [15]),
	.cin(gnd),
	.combout(\cpu|cpu|E_pc[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_pc[15]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|E_pc[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y42_N29
dffeas \cpu|cpu|E_pc[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_pc[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_pc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_pc[15] .is_wysiwyg = "true";
defparam \cpu|cpu|E_pc[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N30
cycloneive_lcell_comb \cpu|cpu|M_pc_plus_one[15]~43 (
	.dataa(gnd),
	.datab(\cpu|cpu|E_pc [15]),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu|cpu|M_pc_plus_one[14]~42 ),
	.combout(\cpu|cpu|M_pc_plus_one[15]~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_pc_plus_one[15]~43 .lut_mask = 16'hC3C3;
defparam \cpu|cpu|M_pc_plus_one[15]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N0
cycloneive_lcell_comb \cpu|cpu|M_pc_plus_one[15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|M_pc_plus_one[15]~43_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|M_pc_plus_one[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_pc_plus_one[15]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|M_pc_plus_one[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N1
dffeas \cpu|cpu|M_pc_plus_one[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_pc_plus_one[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_pc_plus_one [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_pc_plus_one[15] .is_wysiwyg = "true";
defparam \cpu|cpu|M_pc_plus_one[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N8
cycloneive_lcell_comb \cpu|cpu|M_inst_result[17]~21 (
	.dataa(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [17]),
	.datab(gnd),
	.datac(\cpu|cpu|M_ctrl_ld~q ),
	.datad(\cpu|cpu|M_alu_result [17]),
	.cin(gnd),
	.combout(\cpu|cpu|M_inst_result[17]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_inst_result[17]~21 .lut_mask = 16'hAFA0;
defparam \cpu|cpu|M_inst_result[17]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N18
cycloneive_lcell_comb \cpu|cpu|M_inst_result[17]~22 (
	.dataa(\cpu|cpu|M_inst_result[8]~1_combout ),
	.datab(\cpu|cpu|M_pc_plus_one [15]),
	.datac(\cpu|cpu|M_inst_result[17]~21_combout ),
	.datad(\cpu|cpu|M_exc_any~combout ),
	.cin(gnd),
	.combout(\cpu|cpu|M_inst_result[17]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_inst_result[17]~22 .lut_mask = 16'hDC50;
defparam \cpu|cpu|M_inst_result[17]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y42_N19
dffeas \cpu|cpu|A_inst_result[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_inst_result[17]~22_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_inst_result [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_inst_result[17] .is_wysiwyg = "true";
defparam \cpu|cpu|A_inst_result[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N26
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[1]~107 (
	.dataa(\cpu|cpu|A_wr_data_unfiltered[7]~1_combout ),
	.datab(\cpu|cpu|A_wr_data_unfiltered[7]~2_combout ),
	.datac(\cpu|cpu|A_inst_result [1]),
	.datad(\cpu|cpu|A_inst_result [17]),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[1]~107_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[1]~107 .lut_mask = 16'hBA98;
defparam \cpu|cpu|A_wr_data_unfiltered[1]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y42_N1
dffeas \cpu|cpu|A_mul_cell_p1[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [1]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mul_cell_p1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mul_cell_p1[1] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mul_cell_p1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N0
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[1]~108 (
	.dataa(\cpu|cpu|A_wr_data_unfiltered[1]~107_combout ),
	.datab(\cpu|cpu|A_wr_data_unfiltered[7]~2_combout ),
	.datac(\cpu|cpu|A_mul_cell_p1 [1]),
	.datad(\cpu|cpu|A_data_ram_ld16_data[9]~7_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[1]~108_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[1]~108 .lut_mask = 16'hEA62;
defparam \cpu|cpu|A_wr_data_unfiltered[1]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N12
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~125 (
	.dataa(\cpu|cpu|M_rot_rn [3]),
	.datab(\cpu|cpu|M_rot_rn [4]),
	.datac(\cpu|cpu|M_rot_prestep2 [25]),
	.datad(\cpu|cpu|M_rot_prestep2 [1]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~125_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~125 .lut_mask = 16'h3120;
defparam \cpu|cpu|A_shift_rot_result~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N26
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~124 (
	.dataa(\cpu|cpu|M_rot_rn [3]),
	.datab(\cpu|cpu|M_rot_prestep2 [9]),
	.datac(\cpu|cpu|M_rot_rn [4]),
	.datad(\cpu|cpu|M_rot_prestep2 [17]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~124_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~124 .lut_mask = 16'hD080;
defparam \cpu|cpu|A_shift_rot_result~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N6
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~126 (
	.dataa(\cpu|cpu|M_rot_pass0~q ),
	.datab(gnd),
	.datac(\cpu|cpu|M_rot_sel_fill0~q ),
	.datad(\cpu|cpu|M_rot_mask [1]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~126_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~126 .lut_mask = 16'h5550;
defparam \cpu|cpu|A_shift_rot_result~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N14
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~127 (
	.dataa(\cpu|cpu|A_shift_rot_result~125_combout ),
	.datab(\cpu|cpu|M_rot_fill_bit~q ),
	.datac(\cpu|cpu|A_shift_rot_result~124_combout ),
	.datad(\cpu|cpu|A_shift_rot_result~126_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~127_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~127 .lut_mask = 16'hCCFA;
defparam \cpu|cpu|A_shift_rot_result~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y44_N15
dffeas \cpu|cpu|A_shift_rot_result[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_shift_rot_result~127_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_shift_rot_result [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result[1] .is_wysiwyg = "true";
defparam \cpu|cpu|A_shift_rot_result[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N14
cycloneive_lcell_comb \cpu|cpu|A_slow_inst_result[1]~1 (
	.dataa(\cpu|cpu|d_readdata_d1 [17]),
	.datab(\cpu|cpu|A_ld_align_sh16~q ),
	.datac(gnd),
	.datad(\cpu|cpu|d_readdata_d1 [1]),
	.cin(gnd),
	.combout(\cpu|cpu|A_slow_inst_result[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_slow_inst_result[1]~1 .lut_mask = 16'hBB88;
defparam \cpu|cpu|A_slow_inst_result[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y42_N15
dffeas \cpu|cpu|A_slow_inst_result[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_slow_inst_result[1]~1_combout ),
	.asdata(\cpu|cpu|A_slow_inst_result[9]~14_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|A_ld_align_sh8~q ),
	.ena(\cpu|cpu|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_slow_inst_result [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_slow_inst_result[1] .is_wysiwyg = "true";
defparam \cpu|cpu|A_slow_inst_result[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N0
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[1]~109 (
	.dataa(\cpu|cpu|A_shift_rot_result [1]),
	.datab(\cpu|cpu|A_ctrl_shift_rot~q ),
	.datac(gnd),
	.datad(\cpu|cpu|A_slow_inst_result [1]),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[1]~109_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[1]~109 .lut_mask = 16'hBB88;
defparam \cpu|cpu|A_wr_data_unfiltered[1]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N30
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[1]~110 (
	.dataa(gnd),
	.datab(\cpu|cpu|A_wr_data_unfiltered[7]~6_combout ),
	.datac(\cpu|cpu|A_wr_data_unfiltered[1]~108_combout ),
	.datad(\cpu|cpu|A_wr_data_unfiltered[1]~109_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[1]~110_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[1]~110 .lut_mask = 16'hF3C0;
defparam \cpu|cpu|A_wr_data_unfiltered[1]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N20
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[7]~102 (
	.dataa(\cpu|cpu|D_src2_reg[23]~24_combout ),
	.datab(\cpu|cpu|D_src2_reg[23]~25_combout ),
	.datac(\cpu|cpu|A_wr_data_unfiltered[7]~86_combout ),
	.datad(\cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[7]~102_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[7]~102 .lut_mask = 16'hBA98;
defparam \cpu|cpu|D_src2_reg[7]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N22
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[7]~103 (
	.dataa(\cpu|cpu|D_src2_reg[23]~25_combout ),
	.datab(\cpu|cpu|D_src2_reg[7]~102_combout ),
	.datac(\cpu|cpu|M_alu_result [7]),
	.datad(\cpu|cpu|W_wr_data [7]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[7]~103_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[7]~103 .lut_mask = 16'hEC64;
defparam \cpu|cpu|D_src2_reg[7]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N4
cycloneive_lcell_comb \cpu|cpu|E_src2[7]~28 (
	.dataa(\cpu|cpu|D_src2_reg[7]~103_combout ),
	.datab(\cpu|cpu|D_src2_hazard_E~combout ),
	.datac(gnd),
	.datad(\cpu|cpu|E_alu_result [7]),
	.cin(gnd),
	.combout(\cpu|cpu|E_src2[7]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src2[7]~28 .lut_mask = 16'hEE22;
defparam \cpu|cpu|E_src2[7]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N12
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[7]~145 (
	.dataa(\cpu|cpu|E_src2[7]~28_combout ),
	.datab(gnd),
	.datac(\cpu|cpu|Equal314~0_combout ),
	.datad(\cpu|cpu|D_iw [22]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[7]~145_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[7]~145 .lut_mask = 16'hAA0A;
defparam \cpu|cpu|D_src2_reg[7]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N13
dffeas \cpu|cpu|E_src2_reg[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_src2_reg[7]~145_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2_reg[7] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N24
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[23]~58 (
	.dataa(\cpu|cpu|A_wr_data_unfiltered[23]~36_combout ),
	.datab(\cpu|cpu|D_src2_reg[23]~24_combout ),
	.datac(\cpu|cpu|D_src2_reg[23]~25_combout ),
	.datad(\cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[23]~58_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[23]~58 .lut_mask = 16'hCEC2;
defparam \cpu|cpu|D_src2_reg[23]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N31
dffeas \cpu|cpu|W_wr_data[23] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_wr_data_unfiltered[23]~36_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_wr_data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_wr_data[23] .is_wysiwyg = "true";
defparam \cpu|cpu|W_wr_data[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N2
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[23]~59 (
	.dataa(\cpu|cpu|M_alu_result [23]),
	.datab(\cpu|cpu|D_src2_reg[23]~58_combout ),
	.datac(\cpu|cpu|D_src2_reg[23]~25_combout ),
	.datad(\cpu|cpu|W_wr_data [23]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[23]~59_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[23]~59 .lut_mask = 16'hEC2C;
defparam \cpu|cpu|D_src2_reg[23]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N8
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[23]~119 (
	.dataa(\cpu|cpu|D_src2_reg[23]~59_combout ),
	.datab(\cpu|cpu|Equal314~1_combout ),
	.datac(\cpu|cpu|D_src2_hazard_E~combout ),
	.datad(\cpu|cpu|E_alu_result [23]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[23]~119_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[23]~119 .lut_mask = 16'h3202;
defparam \cpu|cpu|D_src2_reg[23]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y44_N9
dffeas \cpu|cpu|E_src2_reg[23] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_src2_reg[23]~119_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2_reg[23] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2_reg[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N18
cycloneive_lcell_comb \cpu|cpu|E_st_data[23]~4 (
	.dataa(\cpu|cpu|E_src2_reg [7]),
	.datab(\cpu|cpu|E_src2_reg [23]),
	.datac(\cpu|cpu|E_ctrl_mem8~q ),
	.datad(\cpu|cpu|E_ctrl_mem16~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_st_data[23]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_st_data[23]~4 .lut_mask = 16'hAAAC;
defparam \cpu|cpu|E_st_data[23]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N19
dffeas \cpu|cpu|M_st_data[23] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_st_data[23]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_st_data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_st_data[23] .is_wysiwyg = "true";
defparam \cpu|cpu|M_st_data[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y38_N23
dffeas \cpu|cpu|A_st_data[23] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_st_data [23]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_st_data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_st_data[23] .is_wysiwyg = "true";
defparam \cpu|cpu|A_st_data[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N26
cycloneive_lcell_comb \cpu|cpu|d_writedata[23]~29 (
	.dataa(\cpu|cpu|A_mem_bypass_pending~combout ),
	.datab(\cpu|cpu|A_st_data [23]),
	.datac(gnd),
	.datad(\cpu|cpu|M_st_data [23]),
	.cin(gnd),
	.combout(\cpu|cpu|d_writedata[23]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_writedata[23]~29 .lut_mask = 16'hDD88;
defparam \cpu|cpu|d_writedata[23]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y38_N27
dffeas \cpu|cpu|d_writedata[23] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_writedata[23]~29_combout ),
	.asdata(\cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|q_b [23]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|A_dc_wb_update_av_writedata~combout ),
	.ena(\cpu|cpu|d_writedata[23]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_writedata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_writedata[23] .is_wysiwyg = "true";
defparam \cpu|cpu|d_writedata[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N16
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_003|src_payload~5 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_payload~5_combout  = (\mm_interconnect_0|cmd_mux_003|saved_grant [0] & \cpu|cpu|d_writedata [23])

	.dataa(\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(gnd),
	.datac(\cpu|cpu|d_writedata [23]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_payload~5_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_payload~5 .lut_mask = 16'hA0A0;
defparam \mm_interconnect_0|cmd_mux_003|src_payload~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y25_N0
cycloneive_ram_block \onchip_ram|the_altsyncram|auto_generated|ram_block1a23 (
	.portawe(\onchip_ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\onchip_ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mm_interconnect_0|cmd_mux_003|src_payload~5_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_003|src_data [50],\mm_interconnect_0|cmd_mux_003|src_data [49],\mm_interconnect_0|cmd_mux_003|src_data [48],\mm_interconnect_0|cmd_mux_003|src_data [47],\mm_interconnect_0|cmd_mux_003|src_data [46],\mm_interconnect_0|cmd_mux_003|src_data [45],
\mm_interconnect_0|cmd_mux_003|src_data [44],\mm_interconnect_0|cmd_mux_003|src_data [43],\mm_interconnect_0|cmd_mux_003|src_data [42],\mm_interconnect_0|cmd_mux_003|src_data [41],\mm_interconnect_0|cmd_mux_003|src_data [40],\mm_interconnect_0|cmd_mux_003|src_data [39],
\mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_ram|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a23 .clk0_input_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a23 .init_file = "Nios_onchip_ram.hex";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a23 .logical_ram_name = "Nios_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|ALTSYNCRAM";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_byte_enable_mask_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_byte_size = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 10240;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a23 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a23 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a23 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N2
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_data[23]~5 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_data[23]~5_combout  = (\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\onchip_ram|the_altsyncram|auto_generated|ram_block1a55 ))) # (!\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\onchip_ram|the_altsyncram|auto_generated|ram_block1a23~portadataout ))

	.dataa(\onchip_ram|the_altsyncram|auto_generated|ram_block1a23~portadataout ),
	.datab(\onchip_ram|the_altsyncram|auto_generated|ram_block1a55 ),
	.datac(gnd),
	.datad(\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_data[23]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_data[23]~5 .lut_mask = 16'hCCAA;
defparam \mm_interconnect_0|rsp_mux_001|src_data[23]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N28
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_data[23]~35 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_data[23]~35_combout  = (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ((\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [23]) # ((\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & 
// \mm_interconnect_0|rsp_mux_001|src_data[23]~5_combout )))) # (!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & (\mm_interconnect_0|rsp_mux_001|src_data[23]~5_combout )))

	.dataa(\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datac(\mm_interconnect_0|rsp_mux_001|src_data[23]~5_combout ),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [23]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_data[23]~35_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_data[23]~35 .lut_mask = 16'hEAC0;
defparam \mm_interconnect_0|rsp_mux_001|src_data[23]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N29
dffeas \cpu|cpu|i_readdata_d1[23] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_mux_001|src_data[23]~35_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|i_readdata_d1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|i_readdata_d1[23] .is_wysiwyg = "true";
defparam \cpu|cpu|i_readdata_d1[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N26
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_data[24]~34 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_data[24]~34_combout  = (\mm_interconnect_0|rsp_mux_001|src_data[24]~3_combout  & ((\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ) # ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [24])))) # (!\mm_interconnect_0|rsp_mux_001|src_data[24]~3_combout  & (((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [24]))))

	.dataa(\mm_interconnect_0|rsp_mux_001|src_data[24]~3_combout ),
	.datab(\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datac(\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [24]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_data[24]~34_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_data[24]~34 .lut_mask = 16'hF888;
defparam \mm_interconnect_0|rsp_mux_001|src_data[24]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N27
dffeas \cpu|cpu|i_readdata_d1[24] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_mux_001|src_data[24]~34_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|i_readdata_d1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|i_readdata_d1[24] .is_wysiwyg = "true";
defparam \cpu|cpu|i_readdata_d1[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N8
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_data[25]~33 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_data[25]~33_combout  = (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ((\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [25]) # ((\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & 
// \mm_interconnect_0|rsp_mux_001|src_data[25]~13_combout )))) # (!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ((\mm_interconnect_0|rsp_mux_001|src_data[25]~13_combout ))))

	.dataa(\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [25]),
	.datad(\mm_interconnect_0|rsp_mux_001|src_data[25]~13_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_data[25]~33_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_data[25]~33 .lut_mask = 16'hECA0;
defparam \mm_interconnect_0|rsp_mux_001|src_data[25]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N9
dffeas \cpu|cpu|i_readdata_d1[25] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_mux_001|src_data[25]~33_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|i_readdata_d1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|i_readdata_d1[25] .is_wysiwyg = "true";
defparam \cpu|cpu|i_readdata_d1[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N8
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_data[26]~32 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_data[26]~32_combout  = (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ((\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [26]) # ((\mm_interconnect_0|rsp_mux_001|src_data[26]~12_combout  & 
// \mm_interconnect_0|rsp_demux_003|src1_valid~0_combout )))) # (!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (((\mm_interconnect_0|rsp_mux_001|src_data[26]~12_combout  & \mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ))))

	.dataa(\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [26]),
	.datac(\mm_interconnect_0|rsp_mux_001|src_data[26]~12_combout ),
	.datad(\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_data[26]~32_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_data[26]~32 .lut_mask = 16'hF888;
defparam \mm_interconnect_0|rsp_mux_001|src_data[26]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N9
dffeas \cpu|cpu|i_readdata_d1[26] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_mux_001|src_data[26]~32_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|i_readdata_d1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|i_readdata_d1[26] .is_wysiwyg = "true";
defparam \cpu|cpu|i_readdata_d1[26] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y41_N0
cycloneive_ram_block \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\cpu|cpu|i_readdatavalid_d1~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(!\cpu|cpu|F_stall~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(\clk_clk~inputclkctrl_outclk ),
	.ena0(\cpu|cpu|i_readdatavalid_d1~q ),
	.ena1(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|cpu|i_readdata_d1 [26],\cpu|cpu|i_readdata_d1 [25],\cpu|cpu|i_readdata_d1 [24],\cpu|cpu|i_readdata_d1 [23],\cpu|cpu|i_readdata_d1 [22],\cpu|cpu|i_readdata_d1 [5],\cpu|cpu|i_readdata_d1 [2],\cpu|cpu|i_readdata_d1 [1],\cpu|cpu|i_readdata_d1 [0]}),
	.portaaddr({\cpu|cpu|ic_fill_line [6],\cpu|cpu|ic_fill_line [5],\cpu|cpu|ic_fill_line [4],\cpu|cpu|ic_fill_line [3],\cpu|cpu|ic_fill_line [2],\cpu|cpu|ic_fill_line [1],\cpu|cpu|ic_fill_line [0],\cpu|cpu|ic_fill_dp_offset [2],\cpu|cpu|ic_fill_dp_offset [1],\cpu|cpu|ic_fill_dp_offset [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\cpu|cpu|F_ic_tag_rd_addr_nxt[6]~27_combout ,\cpu|cpu|F_ic_tag_rd_addr_nxt[5]~23_combout ,\cpu|cpu|F_ic_tag_rd_addr_nxt[4]~19_combout ,\cpu|cpu|F_ic_tag_rd_addr_nxt[3]~15_combout ,\cpu|cpu|F_ic_tag_rd_addr_nxt[2]~11_combout ,
\cpu|cpu|F_ic_tag_rd_addr_nxt[1]~7_combout ,\cpu|cpu|F_ic_tag_rd_addr_nxt[0]~3_combout ,\cpu|cpu|F_ic_data_rd_addr_nxt[2]~15_combout ,\cpu|cpu|F_ic_data_rd_addr_nxt[1]~11_combout ,\cpu|cpu|F_ic_data_rd_addr_nxt[0]~7_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_ic_data_module:Nios_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM";
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X65_Y41_N29
dffeas \cpu|cpu|D_iw[26] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [26]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_iw [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_iw[26] .is_wysiwyg = "true";
defparam \cpu|cpu|D_iw[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N22
cycloneive_lcell_comb \cpu|cpu|D_dst_regnum[4]~3 (
	.dataa(\cpu|cpu|D_iw [21]),
	.datab(\cpu|cpu|D_dst_regnum[4]~2_combout ),
	.datac(\cpu|cpu|D_ctrl_b_is_dst~q ),
	.datad(\cpu|cpu|D_iw [26]),
	.cin(gnd),
	.combout(\cpu|cpu|D_dst_regnum[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_dst_regnum[4]~3 .lut_mask = 16'hFB3B;
defparam \cpu|cpu|D_dst_regnum[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y41_N23
dffeas \cpu|cpu|E_dst_regnum[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_dst_regnum[4]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_dst_regnum [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_dst_regnum[4] .is_wysiwyg = "true";
defparam \cpu|cpu|E_dst_regnum[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y41_N3
dffeas \cpu|cpu|M_dst_regnum[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|E_dst_regnum [4]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_dst_regnum [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_dst_regnum[4] .is_wysiwyg = "true";
defparam \cpu|cpu|M_dst_regnum[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y41_N9
dffeas \cpu|cpu|A_dst_regnum_from_M[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_dst_regnum [4]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dst_regnum_from_M [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dst_regnum_from_M[4] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dst_regnum_from_M[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N8
cycloneive_lcell_comb \cpu|cpu|A_dst_regnum~4 (
	.dataa(\cpu|cpu|A_exc_any~q ),
	.datab(\cpu|cpu|A_exc_break~q ),
	.datac(gnd),
	.datad(\cpu|cpu|A_dst_regnum_from_M [4]),
	.cin(gnd),
	.combout(\cpu|cpu|A_dst_regnum~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dst_regnum~4 .lut_mask = 16'hFFEE;
defparam \cpu|cpu|A_dst_regnum~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N0
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[19]~38 (
	.dataa(\cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [19]),
	.datab(\cpu|cpu|E_src1[7]~1_combout ),
	.datac(\cpu|cpu|A_wr_data_unfiltered[19]~48_combout ),
	.datad(\cpu|cpu|E_src1[7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[19]~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[19]~38 .lut_mask = 16'hEE30;
defparam \cpu|cpu|D_src1_reg[19]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y46_N29
dffeas \cpu|cpu|W_wr_data[19] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|A_wr_data_unfiltered[19]~48_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_wr_data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_wr_data[19] .is_wysiwyg = "true";
defparam \cpu|cpu|W_wr_data[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N10
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[19]~39 (
	.dataa(\cpu|cpu|E_src1[7]~1_combout ),
	.datab(\cpu|cpu|D_src1_reg[19]~38_combout ),
	.datac(\cpu|cpu|M_alu_result [19]),
	.datad(\cpu|cpu|W_wr_data [19]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[19]~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[19]~39 .lut_mask = 16'hEC64;
defparam \cpu|cpu|D_src1_reg[19]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N24
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[19]~40 (
	.dataa(\cpu|cpu|D_src1_reg[31]~1_combout ),
	.datab(\cpu|cpu|D_src1_reg[31]~0_combout ),
	.datac(\cpu|cpu|D_src1_reg[19]~39_combout ),
	.datad(\cpu|cpu|E_alu_result [19]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[19]~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[19]~40 .lut_mask = 16'hEAC0;
defparam \cpu|cpu|D_src1_reg[19]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y48_N25
dffeas \cpu|cpu|E_src1[19]~_Duplicate_1 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_src1_reg[19]~40_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src1[19]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src1[19]~_Duplicate_1 .is_wysiwyg = "true";
defparam \cpu|cpu|E_src1[19]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N26
cycloneive_lcell_comb \cpu|cpu|E_logic_result[19]~21 (
	.dataa(\cpu|cpu|E_logic_op [1]),
	.datab(\cpu|cpu|E_src2 [19]),
	.datac(\cpu|cpu|E_logic_op [0]),
	.datad(\cpu|cpu|E_src1[19]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_logic_result[19]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_logic_result[19]~21 .lut_mask = 16'h6A89;
defparam \cpu|cpu|E_logic_result[19]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N12
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[19]~76 (
	.dataa(\cpu|cpu|D_src2_reg[19]~75_combout ),
	.datab(\cpu|cpu|E_ctrl_logic~q ),
	.datac(\cpu|cpu|E_logic_result[19]~21_combout ),
	.datad(\cpu|cpu|D_src2_hazard_E~combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[19]~76_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[19]~76 .lut_mask = 16'hC0AA;
defparam \cpu|cpu|D_src2_reg[19]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N22
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[19]~77 (
	.dataa(\cpu|cpu|D_src2_reg[19]~76_combout ),
	.datab(\cpu|cpu|Add8~72_combout ),
	.datac(\cpu|cpu|D_src2_hazard_E~combout ),
	.datad(\cpu|cpu|E_alu_result~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[19]~77_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[19]~77 .lut_mask = 16'hAAEA;
defparam \cpu|cpu|D_src2_reg[19]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y47_N15
dffeas \cpu|cpu|E_src2[19] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_src2[19]~20_combout ),
	.asdata(\cpu|cpu|D_src2_reg[19]~77_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|D_src2[16]~1_combout ),
	.sload(!\cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2[19] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N6
cycloneive_lcell_comb \cpu|cpu|Add8~12 (
	.dataa(gnd),
	.datab(\cpu|cpu|E_src2 [19]),
	.datac(gnd),
	.datad(\cpu|cpu|E_ctrl_alu_subtract~q ),
	.cin(gnd),
	.combout(\cpu|cpu|Add8~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add8~12 .lut_mask = 16'h33CC;
defparam \cpu|cpu|Add8~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N2
cycloneive_lcell_comb \cpu|cpu|E_alu_result[19] (
	.dataa(\cpu|cpu|E_ctrl_logic~q ),
	.datab(\cpu|cpu|Add8~72_combout ),
	.datac(\cpu|cpu|E_logic_result[19]~21_combout ),
	.datad(\cpu|cpu|E_alu_result~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_alu_result [19]),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_alu_result[19] .lut_mask = 16'hA0EC;
defparam \cpu|cpu|E_alu_result[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y48_N3
dffeas \cpu|cpu|M_alu_result[19] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_alu_result [19]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_alu_result [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_alu_result[19] .is_wysiwyg = "true";
defparam \cpu|cpu|M_alu_result[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N24
cycloneive_lcell_comb \cpu|cpu|M_inst_result[19]~19 (
	.dataa(\cpu|cpu|M_ctrl_ld~q ),
	.datab(\cpu|cpu|M_inst_result[8]~1_combout ),
	.datac(\cpu|cpu|M_alu_result [19]),
	.datad(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [19]),
	.cin(gnd),
	.combout(\cpu|cpu|M_inst_result[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_inst_result[19]~19 .lut_mask = 16'h3210;
defparam \cpu|cpu|M_inst_result[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y46_N25
dffeas \cpu|cpu|A_inst_result[19] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_inst_result[19]~19_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_inst_result [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_inst_result[19] .is_wysiwyg = "true";
defparam \cpu|cpu|A_inst_result[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N16
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~53 (
	.dataa(\cpu|cpu|M_rot_rn [3]),
	.datab(\cpu|cpu|M_rot_rn [4]),
	.datac(\cpu|cpu|M_rot_prestep2 [27]),
	.datad(\cpu|cpu|M_rot_prestep2 [3]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~53_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~53 .lut_mask = 16'hC480;
defparam \cpu|cpu|A_shift_rot_result~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N30
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~52 (
	.dataa(\cpu|cpu|M_rot_prestep2 [11]),
	.datab(\cpu|cpu|M_rot_rn [4]),
	.datac(\cpu|cpu|M_rot_rn [3]),
	.datad(\cpu|cpu|M_rot_prestep2 [19]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~52_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~52 .lut_mask = 16'h2320;
defparam \cpu|cpu|A_shift_rot_result~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N18
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~54 (
	.dataa(\cpu|cpu|M_rot_pass2~q ),
	.datab(gnd),
	.datac(\cpu|cpu|M_rot_sel_fill2~q ),
	.datad(\cpu|cpu|M_rot_mask [3]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~54_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~54 .lut_mask = 16'h5550;
defparam \cpu|cpu|A_shift_rot_result~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N2
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~55 (
	.dataa(\cpu|cpu|M_rot_fill_bit~q ),
	.datab(\cpu|cpu|A_shift_rot_result~53_combout ),
	.datac(\cpu|cpu|A_shift_rot_result~52_combout ),
	.datad(\cpu|cpu|A_shift_rot_result~54_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~55_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~55 .lut_mask = 16'hAAFC;
defparam \cpu|cpu|A_shift_rot_result~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y45_N3
dffeas \cpu|cpu|A_shift_rot_result[19] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_shift_rot_result~55_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_shift_rot_result [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result[19] .is_wysiwyg = "true";
defparam \cpu|cpu|A_shift_rot_result[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N22
cycloneive_lcell_comb \cpu|cpu|A_slow_ld_byte2_data_aligned_nxt[3]~4 (
	.dataa(\cpu|cpu|A_ctrl_ld_signed~q ),
	.datab(\cpu|cpu|d_readdata_d1 [19]),
	.datac(\cpu|cpu|A_slow_ld_data_sign_bit~2_combout ),
	.datad(\cpu|cpu|A_ld_align_byte2_byte3_fill~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_slow_ld_byte2_data_aligned_nxt[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_slow_ld_byte2_data_aligned_nxt[3]~4 .lut_mask = 16'hA0CC;
defparam \cpu|cpu|A_slow_ld_byte2_data_aligned_nxt[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y42_N23
dffeas \cpu|cpu|A_slow_inst_result[19] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_slow_ld_byte2_data_aligned_nxt[3]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_slow_inst_result [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_slow_inst_result[19] .is_wysiwyg = "true";
defparam \cpu|cpu|A_slow_inst_result[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N0
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[19]~46 (
	.dataa(\cpu|cpu|A_slow_inst_result [19]),
	.datab(\cpu|cpu|A_wr_data_unfiltered[7]~6_combout ),
	.datac(\cpu|cpu|A_wr_data_unfiltered[12]~9_combout ),
	.datad(\cpu|cpu|Add12~6_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[19]~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[19]~46 .lut_mask = 16'hCEC2;
defparam \cpu|cpu|A_wr_data_unfiltered[19]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N18
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[19]~47 (
	.dataa(\cpu|cpu|A_wr_data_unfiltered[12]~9_combout ),
	.datab(\cpu|cpu|A_inst_result [19]),
	.datac(\cpu|cpu|A_shift_rot_result [19]),
	.datad(\cpu|cpu|A_wr_data_unfiltered[19]~46_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[19]~47_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[19]~47 .lut_mask = 16'hDDA0;
defparam \cpu|cpu|A_wr_data_unfiltered[19]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N18
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[19]~48 (
	.dataa(\cpu|cpu|A_data_ram_ld_align_sign_bit~q ),
	.datab(\cpu|cpu|A_wr_data_unfiltered[19]~47_combout ),
	.datac(\cpu|cpu|A_ctrl_ld_signed~q ),
	.datad(\cpu|cpu|A_wr_data_unfiltered[16]~8_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[19]~48_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[19]~48 .lut_mask = 16'hA0CC;
defparam \cpu|cpu|A_wr_data_unfiltered[19]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N28
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[19]~74 (
	.dataa(\cpu|cpu|D_src2_reg[23]~24_combout ),
	.datab(\cpu|cpu|D_src2_reg[23]~25_combout ),
	.datac(\cpu|cpu|A_wr_data_unfiltered[19]~48_combout ),
	.datad(\cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[19]~74_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[19]~74 .lut_mask = 16'hBA98;
defparam \cpu|cpu|D_src2_reg[19]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N14
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[19]~75 (
	.dataa(\cpu|cpu|D_src2_reg[19]~74_combout ),
	.datab(\cpu|cpu|D_src2_reg[23]~25_combout ),
	.datac(\cpu|cpu|M_alu_result [19]),
	.datad(\cpu|cpu|W_wr_data [19]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[19]~75_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[19]~75 .lut_mask = 16'hEA62;
defparam \cpu|cpu|D_src2_reg[19]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N4
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[19]~134 (
	.dataa(\cpu|cpu|D_src2_reg[19]~75_combout ),
	.datab(\cpu|cpu|Equal314~1_combout ),
	.datac(\cpu|cpu|D_src2_hazard_E~combout ),
	.datad(\cpu|cpu|E_alu_result [19]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[19]~134_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[19]~134 .lut_mask = 16'h3202;
defparam \cpu|cpu|D_src2_reg[19]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y48_N5
dffeas \cpu|cpu|E_src2_reg[19] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_src2_reg[19]~134_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2_reg[19] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N26
cycloneive_lcell_comb \cpu|cpu|E_st_data[19]~15 (
	.dataa(\cpu|cpu|E_ctrl_mem8~q ),
	.datab(\cpu|cpu|E_src2_reg [3]),
	.datac(\cpu|cpu|E_ctrl_mem16~q ),
	.datad(\cpu|cpu|E_src2_reg [19]),
	.cin(gnd),
	.combout(\cpu|cpu|E_st_data[19]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_st_data[19]~15 .lut_mask = 16'hCDC8;
defparam \cpu|cpu|E_st_data[19]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y41_N27
dffeas \cpu|cpu|M_st_data[19] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_st_data[19]~15_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_st_data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_st_data[19] .is_wysiwyg = "true";
defparam \cpu|cpu|M_st_data[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N24
cycloneive_lcell_comb \cpu|cpu|d_writedata[19]~17 (
	.dataa(\cpu|cpu|M_st_data [19]),
	.datab(\cpu|cpu|A_st_data [19]),
	.datac(gnd),
	.datad(\cpu|cpu|A_mem_bypass_pending~combout ),
	.cin(gnd),
	.combout(\cpu|cpu|d_writedata[19]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_writedata[19]~17 .lut_mask = 16'hCCAA;
defparam \cpu|cpu|d_writedata[19]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y38_N25
dffeas \cpu|cpu|d_writedata[19] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_writedata[19]~17_combout ),
	.asdata(\cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|q_b [19]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|A_dc_wb_update_av_writedata~combout ),
	.ena(\cpu|cpu|d_writedata[23]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_writedata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_writedata[19] .is_wysiwyg = "true";
defparam \cpu|cpu|d_writedata[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N18
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_003|src_payload~17 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_payload~17_combout  = (\mm_interconnect_0|cmd_mux_003|saved_grant [0] & \cpu|cpu|d_writedata [19])

	.dataa(\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|d_writedata [19]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_payload~17_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_payload~17 .lut_mask = 16'hAA00;
defparam \mm_interconnect_0|cmd_mux_003|src_payload~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y32_N0
cycloneive_ram_block \onchip_ram|the_altsyncram|auto_generated|ram_block1a19 (
	.portawe(\onchip_ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\onchip_ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mm_interconnect_0|cmd_mux_003|src_payload~17_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_003|src_data [50],\mm_interconnect_0|cmd_mux_003|src_data [49],\mm_interconnect_0|cmd_mux_003|src_data [48],\mm_interconnect_0|cmd_mux_003|src_data [47],\mm_interconnect_0|cmd_mux_003|src_data [46],\mm_interconnect_0|cmd_mux_003|src_data [45],
\mm_interconnect_0|cmd_mux_003|src_data [44],\mm_interconnect_0|cmd_mux_003|src_data [43],\mm_interconnect_0|cmd_mux_003|src_data [42],\mm_interconnect_0|cmd_mux_003|src_data [41],\mm_interconnect_0|cmd_mux_003|src_data [40],\mm_interconnect_0|cmd_mux_003|src_data [39],
\mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_ram|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a19 .clk0_input_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a19 .init_file = "Nios_onchip_ram.hex";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a19 .logical_ram_name = "Nios_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|ALTSYNCRAM";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_byte_enable_mask_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_byte_size = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 10240;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a19 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a19 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a19 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N4
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_data[19]~17 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_data[19]~17_combout  = (\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\onchip_ram|the_altsyncram|auto_generated|ram_block1a51 ))) # (!\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\onchip_ram|the_altsyncram|auto_generated|ram_block1a19~portadataout ))

	.dataa(gnd),
	.datab(\onchip_ram|the_altsyncram|auto_generated|ram_block1a19~portadataout ),
	.datac(\onchip_ram|the_altsyncram|auto_generated|ram_block1a51 ),
	.datad(\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_data[19]~17_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_data[19]~17 .lut_mask = 16'hF0CC;
defparam \mm_interconnect_0|rsp_mux_001|src_data[19]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N20
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_data[19]~56 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_data[19]~56_combout  = (\mm_interconnect_0|rsp_mux_001|src_data[19]~17_combout  & ((\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ) # ((\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [19] & 
// \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout )))) # (!\mm_interconnect_0|rsp_mux_001|src_data[19]~17_combout  & (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [19] & ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ))))

	.dataa(\mm_interconnect_0|rsp_mux_001|src_data[19]~17_combout ),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [19]),
	.datac(\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_data[19]~56_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_data[19]~56 .lut_mask = 16'hECA0;
defparam \mm_interconnect_0|rsp_mux_001|src_data[19]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N21
dffeas \cpu|cpu|i_readdata_d1[19] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_mux_001|src_data[19]~56_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|i_readdata_d1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|i_readdata_d1[19] .is_wysiwyg = "true";
defparam \cpu|cpu|i_readdata_d1[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y40_N19
dffeas \cpu|cpu|D_iw[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [17]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_iw [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_iw[17] .is_wysiwyg = "true";
defparam \cpu|cpu|D_iw[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N14
cycloneive_lcell_comb \cpu|cpu|D_dst_regnum[0]~6 (
	.dataa(\cpu|cpu|D_iw [22]),
	.datab(\cpu|cpu|D_ctrl_b_is_dst~q ),
	.datac(\cpu|cpu|D_dst_regnum[4]~2_combout ),
	.datad(\cpu|cpu|D_iw [17]),
	.cin(gnd),
	.combout(\cpu|cpu|D_dst_regnum[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_dst_regnum[0]~6 .lut_mask = 16'hBF8F;
defparam \cpu|cpu|D_dst_regnum[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N27
dffeas \cpu|cpu|E_dst_regnum[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|D_dst_regnum[0]~6_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_dst_regnum [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_dst_regnum[0] .is_wysiwyg = "true";
defparam \cpu|cpu|E_dst_regnum[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y41_N19
dffeas \cpu|cpu|M_dst_regnum[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|E_dst_regnum [0]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_dst_regnum [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_dst_regnum[0] .is_wysiwyg = "true";
defparam \cpu|cpu|M_dst_regnum[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y41_N17
dffeas \cpu|cpu|A_dst_regnum_from_M[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_dst_regnum [0]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dst_regnum_from_M [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dst_regnum_from_M[0] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dst_regnum_from_M[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N16
cycloneive_lcell_comb \cpu|cpu|A_dst_regnum~0 (
	.dataa(\cpu|cpu|A_exc_any~q ),
	.datab(gnd),
	.datac(\cpu|cpu|A_dst_regnum_from_M [0]),
	.datad(\cpu|cpu|A_exc_break~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_dst_regnum~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dst_regnum~0 .lut_mask = 16'h00FA;
defparam \cpu|cpu|A_dst_regnum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N16
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[18]~78 (
	.dataa(\cpu|cpu|D_src2_reg[23]~25_combout ),
	.datab(\cpu|cpu|D_src2_reg[23]~24_combout ),
	.datac(\cpu|cpu|A_wr_data_unfiltered[18]~51_combout ),
	.datad(\cpu|cpu|M_alu_result [18]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[18]~78_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[18]~78 .lut_mask = 16'hBA98;
defparam \cpu|cpu|D_src2_reg[18]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N2
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[18]~79 (
	.dataa(\cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18]),
	.datab(\cpu|cpu|D_src2_reg[23]~24_combout ),
	.datac(\cpu|cpu|W_wr_data [18]),
	.datad(\cpu|cpu|D_src2_reg[18]~78_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[18]~79_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[18]~79 .lut_mask = 16'hF388;
defparam \cpu|cpu|D_src2_reg[18]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N4
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[18]~135 (
	.dataa(\cpu|cpu|Equal314~1_combout ),
	.datab(\cpu|cpu|D_src2_reg[18]~79_combout ),
	.datac(\cpu|cpu|D_src2_hazard_E~combout ),
	.datad(\cpu|cpu|E_alu_result [18]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[18]~135_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[18]~135 .lut_mask = 16'h5404;
defparam \cpu|cpu|D_src2_reg[18]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y47_N5
dffeas \cpu|cpu|E_src2_reg[18] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_src2_reg[18]~135_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2_reg[18] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N6
cycloneive_lcell_comb \cpu|cpu|E_st_data[18]~16 (
	.dataa(\cpu|cpu|E_ctrl_mem8~q ),
	.datab(\cpu|cpu|E_src2_reg [2]),
	.datac(\cpu|cpu|E_ctrl_mem16~q ),
	.datad(\cpu|cpu|E_src2_reg [18]),
	.cin(gnd),
	.combout(\cpu|cpu|E_st_data[18]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_st_data[18]~16 .lut_mask = 16'hCDC8;
defparam \cpu|cpu|E_st_data[18]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N7
dffeas \cpu|cpu|M_st_data[18] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_st_data[18]~16_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_st_data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_st_data[18] .is_wysiwyg = "true";
defparam \cpu|cpu|M_st_data[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N28
cycloneive_lcell_comb \cpu|cpu|d_writedata[18]~14 (
	.dataa(\cpu|cpu|M_st_data [18]),
	.datab(\cpu|cpu|A_mem_bypass_pending~combout ),
	.datac(gnd),
	.datad(\cpu|cpu|A_st_data [18]),
	.cin(gnd),
	.combout(\cpu|cpu|d_writedata[18]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_writedata[18]~14 .lut_mask = 16'hEE22;
defparam \cpu|cpu|d_writedata[18]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N29
dffeas \cpu|cpu|d_writedata[18] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_writedata[18]~14_combout ),
	.asdata(\cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|q_b [18]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|A_dc_wb_update_av_writedata~combout ),
	.ena(\cpu|cpu|d_writedata[23]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_writedata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_writedata[18] .is_wysiwyg = "true";
defparam \cpu|cpu|d_writedata[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N10
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_003|src_payload~18 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_payload~18_combout  = (\mm_interconnect_0|cmd_mux_003|saved_grant [0] & \cpu|cpu|d_writedata [18])

	.dataa(\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|d_writedata [18]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_payload~18_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_payload~18 .lut_mask = 16'hAA00;
defparam \mm_interconnect_0|cmd_mux_003|src_payload~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y34_N0
cycloneive_ram_block \onchip_ram|the_altsyncram|auto_generated|ram_block1a18 (
	.portawe(\onchip_ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\onchip_ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mm_interconnect_0|cmd_mux_003|src_payload~18_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_003|src_data [50],\mm_interconnect_0|cmd_mux_003|src_data [49],\mm_interconnect_0|cmd_mux_003|src_data [48],\mm_interconnect_0|cmd_mux_003|src_data [47],\mm_interconnect_0|cmd_mux_003|src_data [46],\mm_interconnect_0|cmd_mux_003|src_data [45],
\mm_interconnect_0|cmd_mux_003|src_data [44],\mm_interconnect_0|cmd_mux_003|src_data [43],\mm_interconnect_0|cmd_mux_003|src_data [42],\mm_interconnect_0|cmd_mux_003|src_data [41],\mm_interconnect_0|cmd_mux_003|src_data [40],\mm_interconnect_0|cmd_mux_003|src_data [39],
\mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_ram|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a18 .clk0_input_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a18 .init_file = "Nios_onchip_ram.hex";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a18 .logical_ram_name = "Nios_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|ALTSYNCRAM";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_byte_enable_mask_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_byte_size = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 10240;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N24
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_data[18]~18 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_data[18]~18_combout  = (\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\onchip_ram|the_altsyncram|auto_generated|ram_block1a50 ))) # (!\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\onchip_ram|the_altsyncram|auto_generated|ram_block1a18~portadataout ))

	.dataa(gnd),
	.datab(\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\onchip_ram|the_altsyncram|auto_generated|ram_block1a18~portadataout ),
	.datad(\onchip_ram|the_altsyncram|auto_generated|ram_block1a50 ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_data[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_data[18]~18 .lut_mask = 16'hFC30;
defparam \mm_interconnect_0|rsp_mux_001|src_data[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N14
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_data[18]~57 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_data[18]~57_combout  = (\mm_interconnect_0|rsp_mux_001|src_data[18]~18_combout  & ((\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ) # ((\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [18] & 
// \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout )))) # (!\mm_interconnect_0|rsp_mux_001|src_data[18]~18_combout  & (((\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [18] & \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ))))

	.dataa(\mm_interconnect_0|rsp_mux_001|src_data[18]~18_combout ),
	.datab(\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [18]),
	.datad(\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_data[18]~57_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_data[18]~57 .lut_mask = 16'hF888;
defparam \mm_interconnect_0|rsp_mux_001|src_data[18]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N15
dffeas \cpu|cpu|i_readdata_d1[18] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_mux_001|src_data[18]~57_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|i_readdata_d1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|i_readdata_d1[18] .is_wysiwyg = "true";
defparam \cpu|cpu|i_readdata_d1[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y43_N21
dffeas \cpu|cpu|D_iw[20] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [20]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_iw [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_iw[20] .is_wysiwyg = "true";
defparam \cpu|cpu|D_iw[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N8
cycloneive_lcell_comb \cpu|cpu|E_src2[30]~17 (
	.dataa(\cpu|cpu|D_iw [20]),
	.datab(\cpu|cpu|D_ctrl_hi_imm16~q ),
	.datac(gnd),
	.datad(\cpu|cpu|D_iw [21]),
	.cin(gnd),
	.combout(\cpu|cpu|E_src2[30]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src2[30]~17 .lut_mask = 16'hBB88;
defparam \cpu|cpu|E_src2[30]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N16
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[30]~31 (
	.dataa(\cpu|cpu|D_src2_reg[30]~30_combout ),
	.datab(\cpu|cpu|E_ctrl_logic~q ),
	.datac(\cpu|cpu|D_src2_hazard_E~combout ),
	.datad(\cpu|cpu|E_logic_result[30]~18_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[30]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[30]~31 .lut_mask = 16'hCA0A;
defparam \cpu|cpu|D_src2_reg[30]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N18
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[30]~32 (
	.dataa(\cpu|cpu|Add8~94_combout ),
	.datab(\cpu|cpu|E_alu_result~0_combout ),
	.datac(\cpu|cpu|D_src2_hazard_E~combout ),
	.datad(\cpu|cpu|D_src2_reg[30]~31_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[30]~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[30]~32 .lut_mask = 16'hFF20;
defparam \cpu|cpu|D_src2_reg[30]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y47_N9
dffeas \cpu|cpu|E_src2[30] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_src2[30]~17_combout ),
	.asdata(\cpu|cpu|D_src2_reg[30]~32_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|D_src2[16]~1_combout ),
	.sload(!\cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2[30] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N28
cycloneive_lcell_comb \cpu|cpu|Add8~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|E_src2 [30]),
	.datad(\cpu|cpu|E_ctrl_alu_subtract~q ),
	.cin(gnd),
	.combout(\cpu|cpu|Add8~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add8~1 .lut_mask = 16'h0FF0;
defparam \cpu|cpu|Add8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N14
cycloneive_lcell_comb \cpu|cpu|Add8~96 (
	.dataa(\cpu|cpu|E_arith_src1 [31]),
	.datab(\cpu|cpu|Add8~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add8~95 ),
	.combout(\cpu|cpu|Add8~96_combout ),
	.cout(\cpu|cpu|Add8~97 ));
// synopsys translate_off
defparam \cpu|cpu|Add8~96 .lut_mask = 16'h698E;
defparam \cpu|cpu|Add8~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N16
cycloneive_lcell_comb \cpu|cpu|Add8~98 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|E_ctrl_alu_subtract~q ),
	.cin(\cpu|cpu|Add8~97 ),
	.combout(\cpu|cpu|Add8~98_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add8~98 .lut_mask = 16'h0FF0;
defparam \cpu|cpu|Add8~98 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N2
cycloneive_lcell_comb \cpu|cpu|E_br_result~0 (
	.dataa(\cpu|cpu|E_compare_op [1]),
	.datab(\cpu|cpu|E_compare_op [0]),
	.datac(gnd),
	.datad(\cpu|cpu|Add8~98_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_br_result~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_br_result~0 .lut_mask = 16'h2244;
defparam \cpu|cpu|E_br_result~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N0
cycloneive_lcell_comb \cpu|cpu|E_logic_result[0]~0 (
	.dataa(\cpu|cpu|E_src2 [0]),
	.datab(\cpu|cpu|E_logic_op [1]),
	.datac(\cpu|cpu|E_logic_op [0]),
	.datad(\cpu|cpu|E_src1[0]~_Duplicate_2_q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_logic_result[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_logic_result[0]~0 .lut_mask = 16'h6C89;
defparam \cpu|cpu|E_logic_result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N8
cycloneive_lcell_comb \cpu|cpu|E_alu_result[0]~1 (
	.dataa(\cpu|cpu|E_ctrl_logic~q ),
	.datab(\cpu|cpu|Add8~34_combout ),
	.datac(\cpu|cpu|E_logic_result[0]~0_combout ),
	.datad(\cpu|cpu|E_alu_result~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_alu_result[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_alu_result[0]~1 .lut_mask = 16'hA0EC;
defparam \cpu|cpu|E_alu_result[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N30
cycloneive_lcell_comb \cpu|cpu|Equal337~1 (
	.dataa(\cpu|cpu|E_logic_result[17]~6_combout ),
	.datab(\cpu|cpu|E_logic_result[20]~8_combout ),
	.datac(\cpu|cpu|E_logic_result[16]~5_combout ),
	.datad(\cpu|cpu|E_logic_result[18]~7_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|Equal337~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal337~1 .lut_mask = 16'h0001;
defparam \cpu|cpu|Equal337~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N0
cycloneive_lcell_comb \cpu|cpu|Equal337~3 (
	.dataa(\cpu|cpu|E_logic_result[27]~15_combout ),
	.datab(\cpu|cpu|E_logic_result[25]~13_combout ),
	.datac(\cpu|cpu|E_logic_result[28]~16_combout ),
	.datad(\cpu|cpu|E_logic_result[26]~14_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|Equal337~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal337~3 .lut_mask = 16'h0001;
defparam \cpu|cpu|Equal337~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N30
cycloneive_lcell_comb \cpu|cpu|Equal337~0 (
	.dataa(\cpu|cpu|E_logic_result[13]~3_combout ),
	.datab(\cpu|cpu|E_logic_result[12]~2_combout ),
	.datac(\cpu|cpu|E_logic_result[14]~4_combout ),
	.datad(\cpu|cpu|E_logic_result[11]~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|Equal337~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal337~0 .lut_mask = 16'h0001;
defparam \cpu|cpu|Equal337~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N26
cycloneive_lcell_comb \cpu|cpu|E_logic_result[23]~11 (
	.dataa(\cpu|cpu|E_src1[23]~_Duplicate_1_q ),
	.datab(\cpu|cpu|E_logic_op [0]),
	.datac(\cpu|cpu|E_src2 [23]),
	.datad(\cpu|cpu|E_logic_op [1]),
	.cin(gnd),
	.combout(\cpu|cpu|E_logic_result[23]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_logic_result[23]~11 .lut_mask = 16'h7A81;
defparam \cpu|cpu|E_logic_result[23]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N22
cycloneive_lcell_comb \cpu|cpu|Equal337~2 (
	.dataa(\cpu|cpu|E_logic_result[23]~11_combout ),
	.datab(\cpu|cpu|E_logic_result[24]~12_combout ),
	.datac(\cpu|cpu|E_logic_result[22]~10_combout ),
	.datad(\cpu|cpu|E_logic_result[21]~9_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|Equal337~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal337~2 .lut_mask = 16'h0001;
defparam \cpu|cpu|Equal337~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N10
cycloneive_lcell_comb \cpu|cpu|Equal337~4 (
	.dataa(\cpu|cpu|Equal337~1_combout ),
	.datab(\cpu|cpu|Equal337~3_combout ),
	.datac(\cpu|cpu|Equal337~0_combout ),
	.datad(\cpu|cpu|Equal337~2_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|Equal337~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal337~4 .lut_mask = 16'h8000;
defparam \cpu|cpu|Equal337~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N12
cycloneive_lcell_comb \cpu|cpu|E_logic_result[4]~25 (
	.dataa(\cpu|cpu|E_logic_op [1]),
	.datab(\cpu|cpu|E_src1[4]~_Duplicate_2_q ),
	.datac(\cpu|cpu|E_logic_op [0]),
	.datad(\cpu|cpu|E_src2 [4]),
	.cin(gnd),
	.combout(\cpu|cpu|E_logic_result[4]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_logic_result[4]~25 .lut_mask = 16'h6A89;
defparam \cpu|cpu|E_logic_result[4]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N26
cycloneive_lcell_comb \cpu|cpu|E_logic_result[6]~27 (
	.dataa(\cpu|cpu|E_logic_op [1]),
	.datab(\cpu|cpu|E_src1[6]~_Duplicate_2_q ),
	.datac(\cpu|cpu|E_logic_op [0]),
	.datad(\cpu|cpu|E_src2 [6]),
	.cin(gnd),
	.combout(\cpu|cpu|E_logic_result[6]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_logic_result[6]~27 .lut_mask = 16'h6A89;
defparam \cpu|cpu|E_logic_result[6]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N6
cycloneive_lcell_comb \cpu|cpu|E_logic_result[5]~26 (
	.dataa(\cpu|cpu|E_logic_op [1]),
	.datab(\cpu|cpu|E_src1[5]~_Duplicate_2_q ),
	.datac(\cpu|cpu|E_src2 [5]),
	.datad(\cpu|cpu|E_logic_op [0]),
	.cin(gnd),
	.combout(\cpu|cpu|E_logic_result[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_logic_result[5]~26 .lut_mask = 16'h68A9;
defparam \cpu|cpu|E_logic_result[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N16
cycloneive_lcell_comb \cpu|cpu|Equal337~7 (
	.dataa(\cpu|cpu|E_logic_result[4]~25_combout ),
	.datab(\cpu|cpu|E_logic_result[6]~27_combout ),
	.datac(\cpu|cpu|E_logic_result[3]~24_combout ),
	.datad(\cpu|cpu|E_logic_result[5]~26_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|Equal337~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal337~7 .lut_mask = 16'h0001;
defparam \cpu|cpu|Equal337~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N20
cycloneive_lcell_comb \cpu|cpu|Equal337~5 (
	.dataa(\cpu|cpu|E_logic_result[30]~18_combout ),
	.datab(\cpu|cpu|E_logic_result[15]~20_combout ),
	.datac(\cpu|cpu|E_logic_result[29]~17_combout ),
	.datad(\cpu|cpu|E_logic_result[31]~19_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|Equal337~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal337~5 .lut_mask = 16'h0001;
defparam \cpu|cpu|Equal337~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N8
cycloneive_lcell_comb \cpu|cpu|Equal337~6 (
	.dataa(\cpu|cpu|E_logic_result[2]~23_combout ),
	.datab(\cpu|cpu|E_logic_result[1]~22_combout ),
	.datac(\cpu|cpu|E_logic_result[19]~21_combout ),
	.datad(\cpu|cpu|E_logic_result[0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|Equal337~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal337~6 .lut_mask = 16'h0001;
defparam \cpu|cpu|Equal337~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N26
cycloneive_lcell_comb \cpu|cpu|E_logic_result[10]~31 (
	.dataa(\cpu|cpu|E_logic_op [0]),
	.datab(\cpu|cpu|E_logic_op [1]),
	.datac(\cpu|cpu|E_src1[10]~_Duplicate_2_q ),
	.datad(\cpu|cpu|E_src2 [10]),
	.cin(gnd),
	.combout(\cpu|cpu|E_logic_result[10]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_logic_result[10]~31 .lut_mask = 16'h6CC1;
defparam \cpu|cpu|E_logic_result[10]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N12
cycloneive_lcell_comb \cpu|cpu|E_logic_result[8]~29 (
	.dataa(\cpu|cpu|E_logic_op [0]),
	.datab(\cpu|cpu|E_src1[8]~_Duplicate_2_q ),
	.datac(\cpu|cpu|E_logic_op [1]),
	.datad(\cpu|cpu|E_src2 [8]),
	.cin(gnd),
	.combout(\cpu|cpu|E_logic_result[8]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_logic_result[8]~29 .lut_mask = 16'h78C1;
defparam \cpu|cpu|E_logic_result[8]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N24
cycloneive_lcell_comb \cpu|cpu|Equal337~8 (
	.dataa(\cpu|cpu|E_logic_result[7]~28_combout ),
	.datab(\cpu|cpu|E_logic_result[10]~31_combout ),
	.datac(\cpu|cpu|E_logic_result[9]~30_combout ),
	.datad(\cpu|cpu|E_logic_result[8]~29_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|Equal337~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal337~8 .lut_mask = 16'h0001;
defparam \cpu|cpu|Equal337~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N8
cycloneive_lcell_comb \cpu|cpu|Equal337~9 (
	.dataa(\cpu|cpu|Equal337~7_combout ),
	.datab(\cpu|cpu|Equal337~5_combout ),
	.datac(\cpu|cpu|Equal337~6_combout ),
	.datad(\cpu|cpu|Equal337~8_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|Equal337~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal337~9 .lut_mask = 16'h8000;
defparam \cpu|cpu|Equal337~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N18
cycloneive_lcell_comb \cpu|cpu|E_br_result~1 (
	.dataa(\cpu|cpu|Equal337~4_combout ),
	.datab(\cpu|cpu|Equal337~9_combout ),
	.datac(\cpu|cpu|E_compare_op [0]),
	.datad(\cpu|cpu|E_compare_op [1]),
	.cin(gnd),
	.combout(\cpu|cpu|E_br_result~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_br_result~1 .lut_mask = 16'h7008;
defparam \cpu|cpu|E_br_result~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N28
cycloneive_lcell_comb \cpu|cpu|Equal149~2 (
	.dataa(\cpu|cpu|D_iw [12]),
	.datab(\cpu|cpu|D_iw [13]),
	.datac(\cpu|cpu|D_iw [16]),
	.datad(\cpu|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal149~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal149~2 .lut_mask = 16'h1000;
defparam \cpu|cpu|Equal149~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N12
cycloneive_lcell_comb \cpu|cpu|D_ctrl_cmp~2 (
	.dataa(\cpu|cpu|Equal149~1_combout ),
	.datab(\cpu|cpu|Equal149~2_combout ),
	.datac(\cpu|cpu|Equal149~0_combout ),
	.datad(\cpu|cpu|Equal149~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_cmp~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_cmp~2 .lut_mask = 16'hFFFE;
defparam \cpu|cpu|D_ctrl_cmp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N10
cycloneive_lcell_comb \cpu|cpu|D_ctrl_cmp~1 (
	.dataa(\cpu|cpu|Equal95~3_combout ),
	.datab(\cpu|cpu|Equal95~2_combout ),
	.datac(\cpu|cpu|D_iw [5]),
	.datad(\cpu|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_cmp~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_cmp~1 .lut_mask = 16'hCEEA;
defparam \cpu|cpu|D_ctrl_cmp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N20
cycloneive_lcell_comb \cpu|cpu|D_ctrl_cmp~3 (
	.dataa(\cpu|cpu|D_ctrl_cmp~2_combout ),
	.datab(\cpu|cpu|D_ctrl_cmp~0_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|D_ctrl_cmp~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_cmp~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_cmp~3 .lut_mask = 16'hFF88;
defparam \cpu|cpu|D_ctrl_cmp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y48_N21
dffeas \cpu|cpu|E_ctrl_cmp (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_ctrl_cmp~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_ctrl_cmp~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_ctrl_cmp .is_wysiwyg = "true";
defparam \cpu|cpu|E_ctrl_cmp .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N12
cycloneive_lcell_comb \cpu|cpu|E_alu_result[0] (
	.dataa(\cpu|cpu|E_br_result~0_combout ),
	.datab(\cpu|cpu|E_alu_result[0]~1_combout ),
	.datac(\cpu|cpu|E_br_result~1_combout ),
	.datad(\cpu|cpu|E_ctrl_cmp~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_alu_result [0]),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_alu_result[0] .lut_mask = 16'hFECC;
defparam \cpu|cpu|E_alu_result[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y43_N27
dffeas \cpu|cpu|W_wr_data[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_wr_data_unfiltered[0]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_wr_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_wr_data[0] .is_wysiwyg = "true";
defparam \cpu|cpu|W_wr_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N0
cycloneive_lcell_comb \cpu|cpu|M_alu_result[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|E_alu_result [0]),
	.cin(gnd),
	.combout(\cpu|cpu|M_alu_result[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_alu_result[0]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|M_alu_result[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y44_N1
dffeas \cpu|cpu|M_alu_result[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_alu_result[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_alu_result [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_alu_result[0] .is_wysiwyg = "true";
defparam \cpu|cpu|M_alu_result[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N16
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[0]~26 (
	.dataa(\cpu|cpu|M_alu_result [0]),
	.datab(\cpu|cpu|A_wr_data_unfiltered[0]~7_combout ),
	.datac(\cpu|cpu|D_src2_reg[23]~25_combout ),
	.datad(\cpu|cpu|D_src2_reg[23]~24_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[0]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[0]~26 .lut_mask = 16'hF0AC;
defparam \cpu|cpu|D_src2_reg[0]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N0
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[0]~27 (
	.dataa(\cpu|cpu|W_wr_data [0]),
	.datab(\cpu|cpu|D_src2_reg[0]~26_combout ),
	.datac(\cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datad(\cpu|cpu|D_src2_reg[23]~24_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[0]~27 .lut_mask = 16'hB8CC;
defparam \cpu|cpu|D_src2_reg[0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N4
cycloneive_lcell_comb \cpu|cpu|E_src2[0]~21 (
	.dataa(\cpu|cpu|E_alu_result [0]),
	.datab(\cpu|cpu|D_src2_hazard_E~combout ),
	.datac(gnd),
	.datad(\cpu|cpu|D_src2_reg[0]~27_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_src2[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src2[0]~21 .lut_mask = 16'hBB88;
defparam \cpu|cpu|E_src2[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y44_N5
dffeas \cpu|cpu|E_src2[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_src2[0]~21_combout ),
	.asdata(\cpu|cpu|D_iw [6]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|D_src2[0]~3_combout ),
	.sload(\cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2[0] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N20
cycloneive_lcell_comb \cpu|cpu|E_rot_mask[0]~0 (
	.dataa(\cpu|cpu|E_ctrl_shift_rot_right~q ),
	.datab(\cpu|cpu|E_src2 [0]),
	.datac(\cpu|cpu|E_src2 [1]),
	.datad(\cpu|cpu|E_src2 [2]),
	.cin(gnd),
	.combout(\cpu|cpu|E_rot_mask[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_rot_mask[0]~0 .lut_mask = 16'h5554;
defparam \cpu|cpu|E_rot_mask[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y44_N21
dffeas \cpu|cpu|M_rot_mask[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_rot_mask[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_rot_mask [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_rot_mask[0] .is_wysiwyg = "true";
defparam \cpu|cpu|M_rot_mask[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N2
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~2 (
	.dataa(gnd),
	.datab(\cpu|cpu|M_rot_sel_fill0~q ),
	.datac(\cpu|cpu|M_rot_pass0~q ),
	.datad(\cpu|cpu|M_rot_mask [0]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~2 .lut_mask = 16'h0F0C;
defparam \cpu|cpu|A_shift_rot_result~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N22
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~0 (
	.dataa(\cpu|cpu|M_rot_rn [4]),
	.datab(\cpu|cpu|M_rot_prestep2 [0]),
	.datac(\cpu|cpu|M_rot_prestep2 [24]),
	.datad(\cpu|cpu|M_rot_rn [3]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~0 .lut_mask = 16'h5044;
defparam \cpu|cpu|A_shift_rot_result~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N8
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~1 (
	.dataa(\cpu|cpu|M_rot_rn [4]),
	.datab(\cpu|cpu|M_rot_prestep2 [16]),
	.datac(\cpu|cpu|M_rot_prestep2 [8]),
	.datad(\cpu|cpu|M_rot_rn [3]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~1 .lut_mask = 16'hA088;
defparam \cpu|cpu|A_shift_rot_result~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N8
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~3 (
	.dataa(\cpu|cpu|A_shift_rot_result~2_combout ),
	.datab(\cpu|cpu|A_shift_rot_result~0_combout ),
	.datac(\cpu|cpu|A_shift_rot_result~1_combout ),
	.datad(\cpu|cpu|M_rot_fill_bit~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~3 .lut_mask = 16'hFE54;
defparam \cpu|cpu|A_shift_rot_result~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y43_N9
dffeas \cpu|cpu|A_shift_rot_result[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_shift_rot_result~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_shift_rot_result [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result[0] .is_wysiwyg = "true";
defparam \cpu|cpu|A_shift_rot_result[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N0
cycloneive_lcell_comb \cpu|cpu|A_slow_inst_result[0]~0 (
	.dataa(\cpu|cpu|d_readdata_d1 [16]),
	.datab(\cpu|cpu|A_ld_align_sh16~q ),
	.datac(gnd),
	.datad(\cpu|cpu|d_readdata_d1 [0]),
	.cin(gnd),
	.combout(\cpu|cpu|A_slow_inst_result[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_slow_inst_result[0]~0 .lut_mask = 16'hBB88;
defparam \cpu|cpu|A_slow_inst_result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y42_N1
dffeas \cpu|cpu|A_slow_inst_result[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_slow_inst_result[0]~0_combout ),
	.asdata(\cpu|cpu|A_slow_inst_result[8]~13_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|A_ld_align_sh8~q ),
	.ena(\cpu|cpu|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_slow_inst_result [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_slow_inst_result[0] .is_wysiwyg = "true";
defparam \cpu|cpu|A_slow_inst_result[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N14
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[0]~5 (
	.dataa(\cpu|cpu|A_ctrl_shift_rot~q ),
	.datab(gnd),
	.datac(\cpu|cpu|A_shift_rot_result [0]),
	.datad(\cpu|cpu|A_slow_inst_result [0]),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[0]~5 .lut_mask = 16'hF5A0;
defparam \cpu|cpu|A_wr_data_unfiltered[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N9
dffeas \cpu|cpu|A_mul_cell_p1[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [0]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mul_cell_p1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mul_cell_p1[0] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mul_cell_p1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N6
cycloneive_lcell_comb \cpu|cpu|Equal349~0 (
	.dataa(\cpu|cpu|E_iw [9]),
	.datab(\cpu|cpu|E_iw [8]),
	.datac(\cpu|cpu|E_iw [10]),
	.datad(\cpu|cpu|E_iw [7]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal349~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal349~0 .lut_mask = 16'h0008;
defparam \cpu|cpu|Equal349~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y44_N17
dffeas \cpu|cpu|M_iw[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|E_iw [1]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_iw [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_iw[1] .is_wysiwyg = "true";
defparam \cpu|cpu|M_iw[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N18
cycloneive_lcell_comb \cpu|cpu|A_iw[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|M_iw [1]),
	.cin(gnd),
	.combout(\cpu|cpu|A_iw[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_iw[1]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|A_iw[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y44_N19
dffeas \cpu|cpu|A_iw[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_iw[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_iw [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_iw[1] .is_wysiwyg = "true";
defparam \cpu|cpu|A_iw[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y42_N23
dffeas \cpu|cpu|M_iw[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|E_iw [0]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_iw [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_iw[0] .is_wysiwyg = "true";
defparam \cpu|cpu|M_iw[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y42_N7
dffeas \cpu|cpu|A_iw[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_iw [0]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_iw [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_iw[0] .is_wysiwyg = "true";
defparam \cpu|cpu|A_iw[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N16
cycloneive_lcell_comb \cpu|cpu|M_iw[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|E_iw [2]),
	.cin(gnd),
	.combout(\cpu|cpu|M_iw[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_iw[2]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|M_iw[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N17
dffeas \cpu|cpu|M_iw[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_iw[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_iw [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_iw[2] .is_wysiwyg = "true";
defparam \cpu|cpu|M_iw[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N10
cycloneive_lcell_comb \cpu|cpu|A_iw[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|M_iw [2]),
	.cin(gnd),
	.combout(\cpu|cpu|A_iw[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_iw[2]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|A_iw[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N11
dffeas \cpu|cpu|A_iw[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_iw[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_iw [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_iw[2] .is_wysiwyg = "true";
defparam \cpu|cpu|A_iw[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N6
cycloneive_lcell_comb \cpu|cpu|A_op_eret~2 (
	.dataa(gnd),
	.datab(\cpu|cpu|A_iw [1]),
	.datac(\cpu|cpu|A_iw [0]),
	.datad(\cpu|cpu|A_iw [2]),
	.cin(gnd),
	.combout(\cpu|cpu|A_op_eret~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_op_eret~2 .lut_mask = 16'h000C;
defparam \cpu|cpu|A_op_eret~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N1
dffeas \cpu|cpu|M_iw[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|E_iw [5]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_iw [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_iw[5] .is_wysiwyg = "true";
defparam \cpu|cpu|M_iw[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N10
cycloneive_lcell_comb \cpu|cpu|A_iw[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|M_iw [5]),
	.cin(gnd),
	.combout(\cpu|cpu|A_iw[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_iw[5]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|A_iw[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N11
dffeas \cpu|cpu|A_iw[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_iw[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_iw [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_iw[5] .is_wysiwyg = "true";
defparam \cpu|cpu|A_iw[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y39_N27
dffeas \cpu|cpu|M_iw[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|E_iw [4]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_iw [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_iw[4] .is_wysiwyg = "true";
defparam \cpu|cpu|M_iw[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y39_N21
dffeas \cpu|cpu|A_iw[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_iw [4]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_iw [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_iw[4] .is_wysiwyg = "true";
defparam \cpu|cpu|A_iw[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N4
cycloneive_lcell_comb \cpu|cpu|M_iw[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|E_iw [3]),
	.cin(gnd),
	.combout(\cpu|cpu|M_iw[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_iw[3]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|M_iw[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N5
dffeas \cpu|cpu|M_iw[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_iw[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_iw [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_iw[3] .is_wysiwyg = "true";
defparam \cpu|cpu|M_iw[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y39_N23
dffeas \cpu|cpu|A_iw[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_iw [3]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_iw [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_iw[3] .is_wysiwyg = "true";
defparam \cpu|cpu|A_iw[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y39_N1
dffeas \cpu|cpu|M_iw[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|E_iw [11]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_iw [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_iw[11] .is_wysiwyg = "true";
defparam \cpu|cpu|M_iw[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N24
cycloneive_lcell_comb \cpu|cpu|A_iw[11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|M_iw [11]),
	.cin(gnd),
	.combout(\cpu|cpu|A_iw[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_iw[11]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|A_iw[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N25
dffeas \cpu|cpu|A_iw[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_iw[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_iw [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_iw[11] .is_wysiwyg = "true";
defparam \cpu|cpu|A_iw[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N22
cycloneive_lcell_comb \cpu|cpu|A_op_eret~1 (
	.dataa(\cpu|cpu|A_iw [5]),
	.datab(\cpu|cpu|A_iw [4]),
	.datac(\cpu|cpu|A_iw [3]),
	.datad(\cpu|cpu|A_iw [11]),
	.cin(gnd),
	.combout(\cpu|cpu|A_op_eret~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_op_eret~1 .lut_mask = 16'h8000;
defparam \cpu|cpu|A_op_eret~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N29
dffeas \cpu|cpu|M_iw[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|E_iw [15]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_iw [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_iw[15] .is_wysiwyg = "true";
defparam \cpu|cpu|M_iw[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N26
cycloneive_lcell_comb \cpu|cpu|A_iw[15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|M_iw [15]),
	.cin(gnd),
	.combout(\cpu|cpu|A_iw[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_iw[15]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|A_iw[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N27
dffeas \cpu|cpu|A_iw[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_iw[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_iw [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_iw[15] .is_wysiwyg = "true";
defparam \cpu|cpu|A_iw[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N20
cycloneive_lcell_comb \cpu|cpu|M_iw[13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|E_iw [13]),
	.cin(gnd),
	.combout(\cpu|cpu|M_iw[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_iw[13]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|M_iw[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N21
dffeas \cpu|cpu|M_iw[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_iw[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_iw [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_iw[13] .is_wysiwyg = "true";
defparam \cpu|cpu|M_iw[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N2
cycloneive_lcell_comb \cpu|cpu|A_iw[13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|M_iw [13]),
	.cin(gnd),
	.combout(\cpu|cpu|A_iw[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_iw[13]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|A_iw[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N3
dffeas \cpu|cpu|A_iw[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_iw[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_iw [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_iw[13] .is_wysiwyg = "true";
defparam \cpu|cpu|A_iw[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y42_N5
dffeas \cpu|cpu|M_iw[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|E_iw [12]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_iw [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_iw[12] .is_wysiwyg = "true";
defparam \cpu|cpu|M_iw[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y42_N9
dffeas \cpu|cpu|A_iw[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_iw [12]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_iw [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_iw[12] .is_wysiwyg = "true";
defparam \cpu|cpu|A_iw[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N24
cycloneive_lcell_comb \cpu|cpu|M_iw[16]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|E_iw [16]),
	.cin(gnd),
	.combout(\cpu|cpu|M_iw[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_iw[16]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|M_iw[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N25
dffeas \cpu|cpu|M_iw[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_iw[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_iw [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_iw[16] .is_wysiwyg = "true";
defparam \cpu|cpu|M_iw[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N18
cycloneive_lcell_comb \cpu|cpu|A_iw[16]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|M_iw [16]),
	.cin(gnd),
	.combout(\cpu|cpu|A_iw[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_iw[16]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|A_iw[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N19
dffeas \cpu|cpu|A_iw[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_iw[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_iw [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_iw[16] .is_wysiwyg = "true";
defparam \cpu|cpu|A_iw[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N8
cycloneive_lcell_comb \cpu|cpu|A_op_eret~0 (
	.dataa(\cpu|cpu|A_iw [15]),
	.datab(\cpu|cpu|A_iw [13]),
	.datac(\cpu|cpu|A_iw [12]),
	.datad(\cpu|cpu|A_iw [16]),
	.cin(gnd),
	.combout(\cpu|cpu|A_op_eret~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_op_eret~0 .lut_mask = 16'h0001;
defparam \cpu|cpu|A_op_eret~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N0
cycloneive_lcell_comb \cpu|cpu|A_op_eret~3 (
	.dataa(\cpu|cpu|A_op_eret~2_combout ),
	.datab(\cpu|cpu|A_op_eret~1_combout ),
	.datac(\cpu|cpu|A_op_eret~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|A_op_eret~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_op_eret~3 .lut_mask = 16'h8080;
defparam \cpu|cpu|A_op_eret~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N16
cycloneive_lcell_comb \cpu|cpu|M_iw[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|E_iw [9]),
	.cin(gnd),
	.combout(\cpu|cpu|M_iw[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_iw[9]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|M_iw[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N17
dffeas \cpu|cpu|M_iw[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_iw[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_iw [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_iw[9] .is_wysiwyg = "true";
defparam \cpu|cpu|M_iw[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N12
cycloneive_lcell_comb \cpu|cpu|A_iw[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|M_iw [9]),
	.cin(gnd),
	.combout(\cpu|cpu|A_iw[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_iw[9]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|A_iw[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N13
dffeas \cpu|cpu|A_iw[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_iw[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_iw [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_iw[9] .is_wysiwyg = "true";
defparam \cpu|cpu|A_iw[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N10
cycloneive_lcell_comb \cpu|cpu|M_iw[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|E_iw [10]),
	.cin(gnd),
	.combout(\cpu|cpu|M_iw[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_iw[10]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|M_iw[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N11
dffeas \cpu|cpu|M_iw[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_iw[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_iw [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_iw[10] .is_wysiwyg = "true";
defparam \cpu|cpu|M_iw[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N8
cycloneive_lcell_comb \cpu|cpu|A_iw[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|M_iw [10]),
	.cin(gnd),
	.combout(\cpu|cpu|A_iw[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_iw[10]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|A_iw[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N9
dffeas \cpu|cpu|A_iw[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_iw[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_iw [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_iw[10] .is_wysiwyg = "true";
defparam \cpu|cpu|A_iw[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y38_N23
dffeas \cpu|cpu|M_iw[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|E_iw [8]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_iw [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_iw[8] .is_wysiwyg = "true";
defparam \cpu|cpu|M_iw[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y38_N19
dffeas \cpu|cpu|A_iw[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_iw [8]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_iw [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_iw[8] .is_wysiwyg = "true";
defparam \cpu|cpu|A_iw[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N28
cycloneive_lcell_comb \cpu|cpu|E_op_wrctl (
	.dataa(\cpu|cpu|E_op_rdctl~2_combout ),
	.datab(\cpu|cpu|E_iw [14]),
	.datac(\cpu|cpu|E_iw [12]),
	.datad(\cpu|cpu|E_iw [15]),
	.cin(gnd),
	.combout(\cpu|cpu|E_op_wrctl~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_op_wrctl .lut_mask = 16'h0080;
defparam \cpu|cpu|E_op_wrctl .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N29
dffeas \cpu|cpu|M_ctrl_wrctl_inst (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_op_wrctl~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_ctrl_wrctl_inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_ctrl_wrctl_inst .is_wysiwyg = "true";
defparam \cpu|cpu|M_ctrl_wrctl_inst .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N24
cycloneive_lcell_comb \cpu|cpu|A_ctrl_wrctl_inst~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|M_ctrl_wrctl_inst~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_ctrl_wrctl_inst~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_ctrl_wrctl_inst~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|A_ctrl_wrctl_inst~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N25
dffeas \cpu|cpu|A_ctrl_wrctl_inst (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_ctrl_wrctl_inst~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_ctrl_wrctl_inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_ctrl_wrctl_inst .is_wysiwyg = "true";
defparam \cpu|cpu|A_ctrl_wrctl_inst .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N18
cycloneive_lcell_comb \cpu|cpu|A_wrctl_status~0 (
	.dataa(\cpu|cpu|A_iw [9]),
	.datab(\cpu|cpu|A_iw [10]),
	.datac(\cpu|cpu|A_iw [8]),
	.datad(\cpu|cpu|A_ctrl_wrctl_inst~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wrctl_status~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wrctl_status~0 .lut_mask = 16'h0100;
defparam \cpu|cpu|A_wrctl_status~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N4
cycloneive_lcell_comb \cpu|cpu|M_iw[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|E_iw [7]),
	.cin(gnd),
	.combout(\cpu|cpu|M_iw[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_iw[7]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|M_iw[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N5
dffeas \cpu|cpu|M_iw[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_iw[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_iw [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_iw[7] .is_wysiwyg = "true";
defparam \cpu|cpu|M_iw[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y38_N27
dffeas \cpu|cpu|A_iw[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_iw [7]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_iw [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_iw[7] .is_wysiwyg = "true";
defparam \cpu|cpu|A_iw[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N18
cycloneive_lcell_comb \cpu|cpu|M_iw[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|E_iw [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|M_iw[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_iw[6]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|cpu|M_iw[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N19
dffeas \cpu|cpu|M_iw[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_iw[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_iw [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_iw[6] .is_wysiwyg = "true";
defparam \cpu|cpu|M_iw[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y38_N13
dffeas \cpu|cpu|A_iw[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_iw [6]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_iw [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_iw[6] .is_wysiwyg = "true";
defparam \cpu|cpu|A_iw[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N30
cycloneive_lcell_comb \cpu|cpu|A_wrctl_status (
	.dataa(gnd),
	.datab(\cpu|cpu|A_wrctl_status~0_combout ),
	.datac(\cpu|cpu|A_iw [7]),
	.datad(\cpu|cpu|A_iw [6]),
	.cin(gnd),
	.combout(\cpu|cpu|A_wrctl_status~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wrctl_status .lut_mask = 16'h000C;
defparam \cpu|cpu|A_wrctl_status .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N18
cycloneive_lcell_comb \cpu|cpu|W_status_reg_pie_nxt~0 (
	.dataa(\cpu|cpu|A_valid_from_M~q ),
	.datab(gnd),
	.datac(\cpu|cpu|A_op_eret~3_combout ),
	.datad(\cpu|cpu|A_wrctl_status~combout ),
	.cin(gnd),
	.combout(\cpu|cpu|W_status_reg_pie_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_status_reg_pie_nxt~0 .lut_mask = 16'h555F;
defparam \cpu|cpu|W_status_reg_pie_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N26
cycloneive_lcell_comb \cpu|cpu|W_ienable_reg_irq0_nxt~0 (
	.dataa(\cpu|cpu|A_valid_from_M~q ),
	.datab(gnd),
	.datac(\cpu|cpu|A_iw [7]),
	.datad(\cpu|cpu|A_wrctl_status~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|W_ienable_reg_irq0_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_ienable_reg_irq0_nxt~0 .lut_mask = 16'hA000;
defparam \cpu|cpu|W_ienable_reg_irq0_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N2
cycloneive_lcell_comb \cpu|cpu|W_bstatus_reg_pie_nxt~2 (
	.dataa(\cpu|cpu|A_iw [6]),
	.datab(\cpu|cpu|A_inst_result [0]),
	.datac(\cpu|cpu|W_ienable_reg_irq0_nxt~0_combout ),
	.datad(\cpu|cpu|W_bstatus_reg_pie~q ),
	.cin(gnd),
	.combout(\cpu|cpu|W_bstatus_reg_pie_nxt~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_bstatus_reg_pie_nxt~2 .lut_mask = 16'hEF40;
defparam \cpu|cpu|W_bstatus_reg_pie_nxt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N16
cycloneive_lcell_comb \cpu|cpu|W_bstatus_reg_pie_nxt~3 (
	.dataa(\cpu|cpu|A_exc_allowed~q ),
	.datab(\cpu|cpu|W_bstatus_reg_pie_nxt~2_combout ),
	.datac(\cpu|cpu|A_exc_break~q ),
	.datad(\cpu|cpu|W_status_reg_pie~q ),
	.cin(gnd),
	.combout(\cpu|cpu|W_bstatus_reg_pie_nxt~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_bstatus_reg_pie_nxt~3 .lut_mask = 16'hEC4C;
defparam \cpu|cpu|W_bstatus_reg_pie_nxt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N17
dffeas \cpu|cpu|W_bstatus_reg_pie (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|W_bstatus_reg_pie_nxt~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_bstatus_reg_pie~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_bstatus_reg_pie .is_wysiwyg = "true";
defparam \cpu|cpu|W_bstatus_reg_pie .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N22
cycloneive_lcell_comb \cpu|cpu|W_status_reg_pie_nxt~1 (
	.dataa(\cpu|cpu|A_op_bret~0_combout ),
	.datab(\cpu|cpu|A_wrctl_status~combout ),
	.datac(\cpu|cpu|A_inst_result [0]),
	.datad(\cpu|cpu|W_bstatus_reg_pie~q ),
	.cin(gnd),
	.combout(\cpu|cpu|W_status_reg_pie_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_status_reg_pie_nxt~1 .lut_mask = 16'hEA40;
defparam \cpu|cpu|W_status_reg_pie_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N12
cycloneive_lcell_comb \cpu|cpu|W_estatus_reg_pie_nxt~0 (
	.dataa(\cpu|cpu|A_iw [7]),
	.datab(\cpu|cpu|A_wrctl_status~0_combout ),
	.datac(\cpu|cpu|A_iw [6]),
	.datad(\cpu|cpu|A_valid_from_M~q ),
	.cin(gnd),
	.combout(\cpu|cpu|W_estatus_reg_pie_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_estatus_reg_pie_nxt~0 .lut_mask = 16'h4000;
defparam \cpu|cpu|W_estatus_reg_pie_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N10
cycloneive_lcell_comb \cpu|cpu|W_estatus_reg_pie_nxt~1 (
	.dataa(gnd),
	.datab(\cpu|cpu|W_estatus_reg_pie~q ),
	.datac(\cpu|cpu|A_inst_result [0]),
	.datad(\cpu|cpu|W_estatus_reg_pie_nxt~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|W_estatus_reg_pie_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_estatus_reg_pie_nxt~1 .lut_mask = 16'hF0CC;
defparam \cpu|cpu|W_estatus_reg_pie_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N20
cycloneive_lcell_comb \cpu|cpu|W_estatus_reg_pie_nxt~2 (
	.dataa(\cpu|cpu|W_status_reg_pie~q ),
	.datab(\cpu|cpu|A_exc_active_no_break~combout ),
	.datac(gnd),
	.datad(\cpu|cpu|W_estatus_reg_pie_nxt~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|W_estatus_reg_pie_nxt~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_estatus_reg_pie_nxt~2 .lut_mask = 16'hBB88;
defparam \cpu|cpu|W_estatus_reg_pie_nxt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N21
dffeas \cpu|cpu|W_estatus_reg_pie (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|W_estatus_reg_pie_nxt~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_estatus_reg_pie~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_estatus_reg_pie .is_wysiwyg = "true";
defparam \cpu|cpu|W_estatus_reg_pie .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N30
cycloneive_lcell_comb \cpu|cpu|W_status_reg_pie_nxt~2 (
	.dataa(\cpu|cpu|W_status_reg_pie_nxt~1_combout ),
	.datab(\cpu|cpu|A_op_eret~3_combout ),
	.datac(\cpu|cpu|A_iw [14]),
	.datad(\cpu|cpu|W_estatus_reg_pie~q ),
	.cin(gnd),
	.combout(\cpu|cpu|W_status_reg_pie_nxt~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_status_reg_pie_nxt~2 .lut_mask = 16'hAEA2;
defparam \cpu|cpu|W_status_reg_pie_nxt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N12
cycloneive_lcell_comb \cpu|cpu|W_status_reg_pie_nxt~3 (
	.dataa(\cpu|cpu|W_status_reg_pie~q ),
	.datab(\cpu|cpu|W_status_reg_pie_nxt~0_combout ),
	.datac(\cpu|cpu|A_valid_from_M~q ),
	.datad(\cpu|cpu|W_status_reg_pie_nxt~2_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|W_status_reg_pie_nxt~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_status_reg_pie_nxt~3 .lut_mask = 16'hF888;
defparam \cpu|cpu|W_status_reg_pie_nxt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N6
cycloneive_lcell_comb \cpu|cpu|W_status_reg_pie_nxt~4 (
	.dataa(\cpu|cpu|A_exc_any~q ),
	.datab(gnd),
	.datac(\cpu|cpu|A_exc_allowed~q ),
	.datad(\cpu|cpu|W_status_reg_pie_nxt~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|W_status_reg_pie_nxt~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_status_reg_pie_nxt~4 .lut_mask = 16'h5F00;
defparam \cpu|cpu|W_status_reg_pie_nxt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N7
dffeas \cpu|cpu|W_status_reg_pie (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|W_status_reg_pie_nxt~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_status_reg_pie~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_status_reg_pie .is_wysiwyg = "true";
defparam \cpu|cpu|W_status_reg_pie .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N6
cycloneive_lcell_comb \cpu|cpu|W_ienable_reg_irq0~0 (
	.dataa(\cpu|cpu|W_ienable_reg_irq0_nxt~0_combout ),
	.datab(\cpu|cpu|A_inst_result [0]),
	.datac(\cpu|cpu|W_ienable_reg_irq0~q ),
	.datad(\cpu|cpu|A_iw [6]),
	.cin(gnd),
	.combout(\cpu|cpu|W_ienable_reg_irq0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_ienable_reg_irq0~0 .lut_mask = 16'hD8F0;
defparam \cpu|cpu|W_ienable_reg_irq0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N7
dffeas \cpu|cpu|W_ienable_reg_irq0 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|W_ienable_reg_irq0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_ienable_reg_irq0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_ienable_reg_irq0 .is_wysiwyg = "true";
defparam \cpu|cpu|W_ienable_reg_irq0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N30
cycloneive_lcell_comb \cpu|cpu|D_control_reg_rddata_muxed[0]~0 (
	.dataa(\cpu|cpu|W_ienable_reg_irq0~q ),
	.datab(\cpu|cpu|D_iw [7]),
	.datac(\cpu|cpu|D_iw [6]),
	.datad(\cpu|cpu|W_bstatus_reg_pie~q ),
	.cin(gnd),
	.combout(\cpu|cpu|D_control_reg_rddata_muxed[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_control_reg_rddata_muxed[0]~0 .lut_mask = 16'hBCB0;
defparam \cpu|cpu|D_control_reg_rddata_muxed[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N28
cycloneive_lcell_comb \cpu|cpu|D_control_reg_rddata_muxed[0]~1 (
	.dataa(\cpu|cpu|D_iw [10]),
	.datab(\cpu|cpu|D_iw [8]),
	.datac(\cpu|cpu|W_ipending_reg_irq0~q ),
	.datad(\cpu|cpu|D_iw [9]),
	.cin(gnd),
	.combout(\cpu|cpu|D_control_reg_rddata_muxed[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_control_reg_rddata_muxed[0]~1 .lut_mask = 16'h3362;
defparam \cpu|cpu|D_control_reg_rddata_muxed[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N20
cycloneive_lcell_comb \cpu|cpu|D_control_reg_rddata_muxed[0]~2 (
	.dataa(\cpu|cpu|W_status_reg_pie~q ),
	.datab(\cpu|cpu|D_control_reg_rddata_muxed[0]~0_combout ),
	.datac(\cpu|cpu|D_iw [8]),
	.datad(\cpu|cpu|D_control_reg_rddata_muxed[0]~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_control_reg_rddata_muxed[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_control_reg_rddata_muxed[0]~2 .lut_mask = 16'hFCC2;
defparam \cpu|cpu|D_control_reg_rddata_muxed[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N14
cycloneive_lcell_comb \cpu|cpu|D_control_reg_rddata_muxed[0]~3 (
	.dataa(\cpu|cpu|D_control_reg_rddata_muxed[0]~2_combout ),
	.datab(\cpu|cpu|W_estatus_reg_pie~q ),
	.datac(\cpu|cpu|D_iw [7]),
	.datad(\cpu|cpu|D_control_reg_rddata_muxed[0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_control_reg_rddata_muxed[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_control_reg_rddata_muxed[0]~3 .lut_mask = 16'h540A;
defparam \cpu|cpu|D_control_reg_rddata_muxed[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N15
dffeas \cpu|cpu|E_control_reg_rddata[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_control_reg_rddata_muxed[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_control_reg_rddata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_control_reg_rddata[0] .is_wysiwyg = "true";
defparam \cpu|cpu|E_control_reg_rddata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N0
cycloneive_lcell_comb \cpu|cpu|E_control_reg_rddata_muxed[0]~0 (
	.dataa(\cpu|cpu|Equal349~0_combout ),
	.datab(\cpu|cpu|E_iw [6]),
	.datac(\cpu|cpu|E_control_reg_rddata [0]),
	.datad(\cpu|cpu|Equal348~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_control_reg_rddata_muxed[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_control_reg_rddata_muxed[0]~0 .lut_mask = 16'h10D0;
defparam \cpu|cpu|E_control_reg_rddata_muxed[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N1
dffeas \cpu|cpu|M_control_reg_rddata[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_control_reg_rddata_muxed[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_control_reg_rddata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_control_reg_rddata[0] .is_wysiwyg = "true";
defparam \cpu|cpu|M_control_reg_rddata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N16
cycloneive_lcell_comb \cpu|cpu|M_inst_result[0]~3 (
	.dataa(\cpu|cpu|M_ctrl_rd_ctl_reg~q ),
	.datab(\cpu|cpu|M_alu_result [0]),
	.datac(\cpu|cpu|M_ctrl_ld~q ),
	.datad(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\cpu|cpu|M_inst_result[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_inst_result[0]~3 .lut_mask = 16'h5404;
defparam \cpu|cpu|M_inst_result[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N6
cycloneive_lcell_comb \cpu|cpu|M_inst_result[0]~4 (
	.dataa(\cpu|cpu|M_control_reg_rddata [0]),
	.datab(\cpu|cpu|M_ctrl_rd_ctl_reg~q ),
	.datac(\cpu|cpu|M_exc_any~combout ),
	.datad(\cpu|cpu|M_inst_result[0]~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|M_inst_result[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_inst_result[0]~4 .lut_mask = 16'h0F08;
defparam \cpu|cpu|M_inst_result[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N7
dffeas \cpu|cpu|A_inst_result[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_inst_result[0]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_inst_result [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_inst_result[0] .is_wysiwyg = "true";
defparam \cpu|cpu|A_inst_result[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N8
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[0]~3 (
	.dataa(\cpu|cpu|A_wr_data_unfiltered[7]~2_combout ),
	.datab(\cpu|cpu|A_wr_data_unfiltered[7]~1_combout ),
	.datac(\cpu|cpu|A_mul_cell_p1 [0]),
	.datad(\cpu|cpu|A_inst_result [0]),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[0]~3 .lut_mask = 16'hB9A8;
defparam \cpu|cpu|A_wr_data_unfiltered[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N2
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[0]~4 (
	.dataa(\cpu|cpu|A_wr_data_unfiltered[0]~3_combout ),
	.datab(\cpu|cpu|A_data_ram_ld16_data[8]~0_combout ),
	.datac(\cpu|cpu|A_inst_result [16]),
	.datad(\cpu|cpu|A_wr_data_unfiltered[7]~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[0]~4 .lut_mask = 16'hD8AA;
defparam \cpu|cpu|A_wr_data_unfiltered[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N26
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[0]~7 (
	.dataa(gnd),
	.datab(\cpu|cpu|A_wr_data_unfiltered[7]~6_combout ),
	.datac(\cpu|cpu|A_wr_data_unfiltered[0]~5_combout ),
	.datad(\cpu|cpu|A_wr_data_unfiltered[0]~4_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[0]~7 .lut_mask = 16'hFC30;
defparam \cpu|cpu|A_wr_data_unfiltered[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N0
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[12]~92 (
	.dataa(\cpu|cpu|A_wr_data_unfiltered[12]~70_combout ),
	.datab(\cpu|cpu|M_alu_result [12]),
	.datac(\cpu|cpu|D_src2_reg[23]~24_combout ),
	.datad(\cpu|cpu|D_src2_reg[23]~25_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[12]~92_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[12]~92 .lut_mask = 16'hFC0A;
defparam \cpu|cpu|D_src2_reg[12]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N2
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[12]~93 (
	.dataa(\cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]),
	.datab(\cpu|cpu|D_src2_reg[12]~92_combout ),
	.datac(\cpu|cpu|D_src2_reg[23]~24_combout ),
	.datad(\cpu|cpu|W_wr_data [12]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[12]~93_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[12]~93 .lut_mask = 16'hEC2C;
defparam \cpu|cpu|D_src2_reg[12]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N16
cycloneive_lcell_comb \cpu|cpu|E_src2[12]~1 (
	.dataa(\cpu|cpu|D_src2_reg[12]~93_combout ),
	.datab(\cpu|cpu|D_src2_hazard_E~combout ),
	.datac(gnd),
	.datad(\cpu|cpu|E_alu_result [12]),
	.cin(gnd),
	.combout(\cpu|cpu|E_src2[12]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src2[12]~1 .lut_mask = 16'hEE22;
defparam \cpu|cpu|E_src2[12]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y46_N17
dffeas \cpu|cpu|E_src2[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_src2[12]~1_combout ),
	.asdata(\cpu|cpu|D_iw [18]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|D_src2[5]~2_combout ),
	.sload(\cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2[12] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N30
cycloneive_lcell_comb \cpu|cpu|Add8~19 (
	.dataa(gnd),
	.datab(\cpu|cpu|E_src2 [12]),
	.datac(gnd),
	.datad(\cpu|cpu|E_ctrl_alu_subtract~q ),
	.cin(gnd),
	.combout(\cpu|cpu|Add8~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add8~19 .lut_mask = 16'h33CC;
defparam \cpu|cpu|Add8~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y47_N9
dffeas \cpu|cpu|M_mem_baddr[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|Add8~58_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_mem_baddr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_mem_baddr[12] .is_wysiwyg = "true";
defparam \cpu|cpu|M_mem_baddr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N0
cycloneive_lcell_comb \cpu|cpu|A_mem_baddr[12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|M_mem_baddr [12]),
	.cin(gnd),
	.combout(\cpu|cpu|A_mem_baddr[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_mem_baddr[12]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|A_mem_baddr[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N1
dffeas \cpu|cpu|A_mem_baddr[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_mem_baddr[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mem_baddr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mem_baddr[12] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mem_baddr[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y40_N11
dffeas \cpu|cpu|W_mem_baddr[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|A_mem_baddr [12]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_mem_baddr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_mem_baddr[12] .is_wysiwyg = "true";
defparam \cpu|cpu|W_mem_baddr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N10
cycloneive_lcell_comb \cpu|cpu|M_dc_raw_hazard~3 (
	.dataa(\cpu|cpu|M_mem_baddr [13]),
	.datab(\cpu|cpu|W_mem_baddr [13]),
	.datac(\cpu|cpu|W_mem_baddr [12]),
	.datad(\cpu|cpu|M_mem_baddr [12]),
	.cin(gnd),
	.combout(\cpu|cpu|M_dc_raw_hazard~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_dc_raw_hazard~3 .lut_mask = 16'h9009;
defparam \cpu|cpu|M_dc_raw_hazard~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N18
cycloneive_lcell_comb \cpu|cpu|W_mem_baddr[15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|A_mem_baddr [15]),
	.cin(gnd),
	.combout(\cpu|cpu|W_mem_baddr[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_mem_baddr[15]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|W_mem_baddr[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y40_N19
dffeas \cpu|cpu|W_mem_baddr[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|W_mem_baddr[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_mem_baddr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_mem_baddr[15] .is_wysiwyg = "true";
defparam \cpu|cpu|W_mem_baddr[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y40_N21
dffeas \cpu|cpu|W_mem_baddr[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|A_mem_baddr [14]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_mem_baddr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_mem_baddr[14] .is_wysiwyg = "true";
defparam \cpu|cpu|W_mem_baddr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N20
cycloneive_lcell_comb \cpu|cpu|M_dc_raw_hazard~4 (
	.dataa(\cpu|cpu|W_mem_baddr [15]),
	.datab(\cpu|cpu|M_mem_baddr [15]),
	.datac(\cpu|cpu|W_mem_baddr [14]),
	.datad(\cpu|cpu|M_mem_baddr [14]),
	.cin(gnd),
	.combout(\cpu|cpu|M_dc_raw_hazard~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_dc_raw_hazard~4 .lut_mask = 16'h9009;
defparam \cpu|cpu|M_dc_raw_hazard~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N8
cycloneive_lcell_comb \cpu|cpu|W_mem_baddr[16]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|A_mem_baddr [16]),
	.cin(gnd),
	.combout(\cpu|cpu|W_mem_baddr[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_mem_baddr[16]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|W_mem_baddr[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N9
dffeas \cpu|cpu|W_mem_baddr[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|W_mem_baddr[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_mem_baddr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_mem_baddr[16] .is_wysiwyg = "true";
defparam \cpu|cpu|W_mem_baddr[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y40_N27
dffeas \cpu|cpu|W_mem_baddr[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|A_mem_baddr [17]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_mem_baddr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_mem_baddr[17] .is_wysiwyg = "true";
defparam \cpu|cpu|W_mem_baddr[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N26
cycloneive_lcell_comb \cpu|cpu|M_dc_raw_hazard~5 (
	.dataa(\cpu|cpu|W_mem_baddr [16]),
	.datab(\cpu|cpu|M_mem_baddr [17]),
	.datac(\cpu|cpu|W_mem_baddr [17]),
	.datad(\cpu|cpu|M_mem_baddr [16]),
	.cin(gnd),
	.combout(\cpu|cpu|M_dc_raw_hazard~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_dc_raw_hazard~5 .lut_mask = 16'h8241;
defparam \cpu|cpu|M_dc_raw_hazard~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y39_N7
dffeas \cpu|cpu|W_mem_baddr[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|A_mem_baddr [11]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_mem_baddr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_mem_baddr[11] .is_wysiwyg = "true";
defparam \cpu|cpu|W_mem_baddr[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y39_N19
dffeas \cpu|cpu|W_mem_baddr[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|A_mem_baddr [4]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_mem_baddr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_mem_baddr[4] .is_wysiwyg = "true";
defparam \cpu|cpu|W_mem_baddr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N6
cycloneive_lcell_comb \cpu|cpu|M_dc_raw_hazard~1 (
	.dataa(\cpu|cpu|M_mem_baddr [11]),
	.datab(\cpu|cpu|M_mem_baddr [4]),
	.datac(\cpu|cpu|W_mem_baddr [11]),
	.datad(\cpu|cpu|W_mem_baddr [4]),
	.cin(gnd),
	.combout(\cpu|cpu|M_dc_raw_hazard~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_dc_raw_hazard~1 .lut_mask = 16'h8421;
defparam \cpu|cpu|M_dc_raw_hazard~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y39_N17
dffeas \cpu|cpu|W_mem_byte_en[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|A_mem_byte_en [2]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_mem_byte_en [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_mem_byte_en[2] .is_wysiwyg = "true";
defparam \cpu|cpu|W_mem_byte_en[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y39_N3
dffeas \cpu|cpu|W_mem_byte_en[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|A_mem_byte_en [3]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_mem_byte_en [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_mem_byte_en[3] .is_wysiwyg = "true";
defparam \cpu|cpu|W_mem_byte_en[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N16
cycloneive_lcell_comb \cpu|cpu|Equal332~1 (
	.dataa(\cpu|cpu|M_mem_byte_en [3]),
	.datab(\cpu|cpu|M_mem_byte_en [2]),
	.datac(\cpu|cpu|W_mem_byte_en [2]),
	.datad(\cpu|cpu|W_mem_byte_en [3]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal332~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal332~1 .lut_mask = 16'hEAC0;
defparam \cpu|cpu|Equal332~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y41_N17
dffeas \cpu|cpu|W_mem_baddr[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|A_mem_baddr [2]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_mem_baddr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_mem_baddr[2] .is_wysiwyg = "true";
defparam \cpu|cpu|W_mem_baddr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N20
cycloneive_lcell_comb \cpu|cpu|W_mem_baddr[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|A_mem_baddr [3]),
	.cin(gnd),
	.combout(\cpu|cpu|W_mem_baddr[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_mem_baddr[3]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|W_mem_baddr[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y41_N21
dffeas \cpu|cpu|W_mem_baddr[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|W_mem_baddr[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_mem_baddr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_mem_baddr[3] .is_wysiwyg = "true";
defparam \cpu|cpu|W_mem_baddr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N16
cycloneive_lcell_comb \cpu|cpu|M_dc_raw_hazard~0 (
	.dataa(\cpu|cpu|M_mem_baddr [3]),
	.datab(\cpu|cpu|M_mem_baddr [2]),
	.datac(\cpu|cpu|W_mem_baddr [2]),
	.datad(\cpu|cpu|W_mem_baddr [3]),
	.cin(gnd),
	.combout(\cpu|cpu|M_dc_raw_hazard~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_dc_raw_hazard~0 .lut_mask = 16'h8241;
defparam \cpu|cpu|M_dc_raw_hazard~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y39_N11
dffeas \cpu|cpu|W_mem_byte_en[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|A_mem_byte_en [0]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_mem_byte_en [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_mem_byte_en[0] .is_wysiwyg = "true";
defparam \cpu|cpu|W_mem_byte_en[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y39_N21
dffeas \cpu|cpu|W_mem_byte_en[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|A_mem_byte_en [1]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_mem_byte_en [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_mem_byte_en[1] .is_wysiwyg = "true";
defparam \cpu|cpu|W_mem_byte_en[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N10
cycloneive_lcell_comb \cpu|cpu|Equal332~0 (
	.dataa(\cpu|cpu|M_mem_byte_en [0]),
	.datab(\cpu|cpu|M_mem_byte_en [1]),
	.datac(\cpu|cpu|W_mem_byte_en [0]),
	.datad(\cpu|cpu|W_mem_byte_en [1]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal332~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal332~0 .lut_mask = 16'hECA0;
defparam \cpu|cpu|Equal332~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N0
cycloneive_lcell_comb \cpu|cpu|M_dc_raw_hazard~2 (
	.dataa(\cpu|cpu|M_dc_raw_hazard~1_combout ),
	.datab(\cpu|cpu|Equal332~1_combout ),
	.datac(\cpu|cpu|M_dc_raw_hazard~0_combout ),
	.datad(\cpu|cpu|Equal332~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|M_dc_raw_hazard~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_dc_raw_hazard~2 .lut_mask = 16'hA080;
defparam \cpu|cpu|M_dc_raw_hazard~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N4
cycloneive_lcell_comb \cpu|cpu|M_dc_raw_hazard~6 (
	.dataa(\cpu|cpu|M_dc_raw_hazard~3_combout ),
	.datab(\cpu|cpu|M_dc_raw_hazard~4_combout ),
	.datac(\cpu|cpu|M_dc_raw_hazard~5_combout ),
	.datad(\cpu|cpu|M_dc_raw_hazard~2_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|M_dc_raw_hazard~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_dc_raw_hazard~6 .lut_mask = 16'h8000;
defparam \cpu|cpu|M_dc_raw_hazard~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N18
cycloneive_lcell_comb \cpu|cpu|M_dc_raw_hazard~7 (
	.dataa(\cpu|cpu|M_mem_baddr [3]),
	.datab(\cpu|cpu|A_mem_baddr [3]),
	.datac(\cpu|cpu|A_mem_baddr [2]),
	.datad(\cpu|cpu|M_mem_baddr [2]),
	.cin(gnd),
	.combout(\cpu|cpu|M_dc_raw_hazard~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_dc_raw_hazard~7 .lut_mask = 16'h9009;
defparam \cpu|cpu|M_dc_raw_hazard~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N20
cycloneive_lcell_comb \cpu|cpu|Equal330~0 (
	.dataa(\cpu|cpu|M_mem_byte_en [0]),
	.datab(\cpu|cpu|M_mem_byte_en [1]),
	.datac(\cpu|cpu|A_mem_byte_en [1]),
	.datad(\cpu|cpu|A_mem_byte_en [0]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal330~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal330~0 .lut_mask = 16'hEAC0;
defparam \cpu|cpu|Equal330~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N22
cycloneive_lcell_comb \cpu|cpu|Equal330~1 (
	.dataa(\cpu|cpu|M_mem_byte_en [3]),
	.datab(\cpu|cpu|A_mem_byte_en [3]),
	.datac(\cpu|cpu|M_mem_byte_en [2]),
	.datad(\cpu|cpu|A_mem_byte_en [2]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal330~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal330~1 .lut_mask = 16'hF888;
defparam \cpu|cpu|Equal330~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N0
cycloneive_lcell_comb \cpu|cpu|M_dc_raw_hazard~8 (
	.dataa(\cpu|cpu|M_dc_raw_hazard~7_combout ),
	.datab(\cpu|cpu|A_dc_valid_st_cache_hit~0_combout ),
	.datac(\cpu|cpu|Equal330~0_combout ),
	.datad(\cpu|cpu|Equal330~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|M_dc_raw_hazard~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_dc_raw_hazard~8 .lut_mask = 16'h8880;
defparam \cpu|cpu|M_dc_raw_hazard~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N2
cycloneive_lcell_comb \cpu|cpu|M_dc_raw_hazard~9 (
	.dataa(\cpu|cpu|A_mem_baddr [4]),
	.datab(\cpu|cpu|M_mem_baddr [4]),
	.datac(gnd),
	.datad(\cpu|cpu|M_dc_raw_hazard~8_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|M_dc_raw_hazard~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_dc_raw_hazard~9 .lut_mask = 16'h9900;
defparam \cpu|cpu|M_dc_raw_hazard~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N25
dffeas \cpu|cpu|W_mem_baddr[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|A_mem_baddr [10]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_mem_baddr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_mem_baddr[10] .is_wysiwyg = "true";
defparam \cpu|cpu|W_mem_baddr[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y40_N27
dffeas \cpu|cpu|W_mem_baddr[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|A_mem_baddr [9]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_mem_baddr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_mem_baddr[9] .is_wysiwyg = "true";
defparam \cpu|cpu|W_mem_baddr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N26
cycloneive_lcell_comb \cpu|cpu|M_dc_dirty~6 (
	.dataa(\cpu|cpu|W_mem_baddr [10]),
	.datab(\cpu|cpu|M_mem_baddr [10]),
	.datac(\cpu|cpu|W_mem_baddr [9]),
	.datad(\cpu|cpu|M_mem_baddr [9]),
	.cin(gnd),
	.combout(\cpu|cpu|M_dc_dirty~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_dc_dirty~6 .lut_mask = 16'h9009;
defparam \cpu|cpu|M_dc_dirty~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y40_N21
dffeas \cpu|cpu|W_dc_valid_st_cache_hit (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_valid_st_cache_hit~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_dc_valid_st_cache_hit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_dc_valid_st_cache_hit .is_wysiwyg = "true";
defparam \cpu|cpu|W_dc_valid_st_cache_hit .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y42_N3
dffeas \cpu|cpu|W_mem_baddr[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|A_mem_baddr [5]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_mem_baddr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_mem_baddr[5] .is_wysiwyg = "true";
defparam \cpu|cpu|W_mem_baddr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N24
cycloneive_lcell_comb \cpu|cpu|W_mem_baddr[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|A_mem_baddr [6]),
	.cin(gnd),
	.combout(\cpu|cpu|W_mem_baddr[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_mem_baddr[6]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|W_mem_baddr[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y42_N25
dffeas \cpu|cpu|W_mem_baddr[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|W_mem_baddr[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_mem_baddr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_mem_baddr[6] .is_wysiwyg = "true";
defparam \cpu|cpu|W_mem_baddr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N2
cycloneive_lcell_comb \cpu|cpu|M_dc_dirty~4 (
	.dataa(\cpu|cpu|M_mem_baddr [5]),
	.datab(\cpu|cpu|M_mem_baddr [6]),
	.datac(\cpu|cpu|W_mem_baddr [5]),
	.datad(\cpu|cpu|W_mem_baddr [6]),
	.cin(gnd),
	.combout(\cpu|cpu|M_dc_dirty~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_dc_dirty~4 .lut_mask = 16'h8421;
defparam \cpu|cpu|M_dc_dirty~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y41_N19
dffeas \cpu|cpu|W_mem_baddr[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|A_mem_baddr [7]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_mem_baddr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_mem_baddr[7] .is_wysiwyg = "true";
defparam \cpu|cpu|W_mem_baddr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N16
cycloneive_lcell_comb \cpu|cpu|W_mem_baddr[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|A_mem_baddr [8]),
	.cin(gnd),
	.combout(\cpu|cpu|W_mem_baddr[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_mem_baddr[8]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|W_mem_baddr[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y41_N17
dffeas \cpu|cpu|W_mem_baddr[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|W_mem_baddr[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_mem_baddr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_mem_baddr[8] .is_wysiwyg = "true";
defparam \cpu|cpu|W_mem_baddr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N18
cycloneive_lcell_comb \cpu|cpu|M_dc_dirty~5 (
	.dataa(\cpu|cpu|M_mem_baddr [8]),
	.datab(\cpu|cpu|M_mem_baddr [7]),
	.datac(\cpu|cpu|W_mem_baddr [7]),
	.datad(\cpu|cpu|W_mem_baddr [8]),
	.cin(gnd),
	.combout(\cpu|cpu|M_dc_dirty~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_dc_dirty~5 .lut_mask = 16'h8241;
defparam \cpu|cpu|M_dc_dirty~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N30
cycloneive_lcell_comb \cpu|cpu|M_dc_dirty~7 (
	.dataa(\cpu|cpu|M_dc_dirty~6_combout ),
	.datab(\cpu|cpu|W_dc_valid_st_cache_hit~q ),
	.datac(\cpu|cpu|M_dc_dirty~4_combout ),
	.datad(\cpu|cpu|M_dc_dirty~5_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|M_dc_dirty~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_dc_dirty~7 .lut_mask = 16'h8000;
defparam \cpu|cpu|M_dc_dirty~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N28
cycloneive_lcell_comb \cpu|cpu|M_dc_raw_hazard~10 (
	.dataa(\cpu|cpu|M_dc_raw_hazard~6_combout ),
	.datab(\cpu|cpu|M_dc_raw_hazard~9_combout ),
	.datac(\cpu|cpu|M_dc_dirty~7_combout ),
	.datad(\cpu|cpu|A_dc_fill_need_extra_stall_nxt~4_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|M_dc_raw_hazard~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_dc_raw_hazard~10 .lut_mask = 16'hECA0;
defparam \cpu|cpu|M_dc_raw_hazard~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N14
cycloneive_lcell_comb \cpu|cpu|M_ctrl_ld_cache_nxt~0 (
	.dataa(\cpu|cpu|E_iw [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|E_iw [1]),
	.cin(gnd),
	.combout(\cpu|cpu|M_ctrl_ld_cache_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_ctrl_ld_cache_nxt~0 .lut_mask = 16'h5500;
defparam \cpu|cpu|M_ctrl_ld_cache_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N4
cycloneive_lcell_comb \cpu|cpu|M_ctrl_ld_cache_nxt~1 (
	.dataa(\cpu|cpu|E_iw [0]),
	.datab(\cpu|cpu|Add8~96_combout ),
	.datac(\cpu|cpu|M_ctrl_ld_cache_nxt~0_combout ),
	.datad(\cpu|cpu|Equal249~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|M_ctrl_ld_cache_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_ctrl_ld_cache_nxt~1 .lut_mask = 16'h0020;
defparam \cpu|cpu|M_ctrl_ld_cache_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N5
dffeas \cpu|cpu|M_ctrl_ld_cache (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_ctrl_ld_cache_nxt~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_ctrl_ld_cache~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_ctrl_ld_cache .is_wysiwyg = "true";
defparam \cpu|cpu|M_ctrl_ld_cache .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N28
cycloneive_lcell_comb \cpu|cpu|M_dc_raw_hazard~11 (
	.dataa(\cpu|cpu|M_exc_any~combout ),
	.datab(\cpu|cpu|M_dc_raw_hazard~10_combout ),
	.datac(\cpu|cpu|M_ctrl_ld_cache~q ),
	.datad(\cpu|cpu|M_exc_allowed~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|M_dc_raw_hazard~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_dc_raw_hazard~11 .lut_mask = 16'h4000;
defparam \cpu|cpu|M_dc_raw_hazard~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N12
cycloneive_lcell_comb \cpu|cpu|A_pipe_flush_nxt~0 (
	.dataa(\cpu|cpu|M_exc_any~combout ),
	.datab(\cpu|cpu|M_ctrl_flush_pipe_always~q ),
	.datac(\cpu|cpu|M_dc_raw_hazard~11_combout ),
	.datad(\cpu|cpu|M_exc_allowed~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_pipe_flush_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_pipe_flush_nxt~0 .lut_mask = 16'hFE00;
defparam \cpu|cpu|A_pipe_flush_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N13
dffeas \cpu|cpu|A_pipe_flush (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_pipe_flush_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_pipe_flush~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_pipe_flush .is_wysiwyg = "true";
defparam \cpu|cpu|A_pipe_flush .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N20
cycloneive_lcell_comb \cpu|cpu|D_valid (
	.dataa(\cpu|cpu|D_data_depend~2_combout ),
	.datab(gnd),
	.datac(\cpu|cpu|M_pipe_flush~q ),
	.datad(\cpu|cpu|D_issue~q ),
	.cin(gnd),
	.combout(\cpu|cpu|D_valid~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_valid .lut_mask = 16'h5000;
defparam \cpu|cpu|D_valid .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y41_N21
dffeas \cpu|cpu|E_valid_from_D (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_valid~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_valid_from_D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_valid_from_D .is_wysiwyg = "true";
defparam \cpu|cpu|E_valid_from_D .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N10
cycloneive_lcell_comb \cpu|cpu|E_valid (
	.dataa(gnd),
	.datab(\cpu|cpu|M_pipe_flush~q ),
	.datac(gnd),
	.datad(\cpu|cpu|E_valid_from_D~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_valid~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_valid .lut_mask = 16'hCC00;
defparam \cpu|cpu|E_valid .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N11
dffeas \cpu|cpu|M_valid_from_E (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_valid~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_valid_from_E~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_valid_from_E .is_wysiwyg = "true";
defparam \cpu|cpu|M_valid_from_E .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N6
cycloneive_lcell_comb \cpu|cpu|M_exc_allowed~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|A_pipe_flush~q ),
	.datad(\cpu|cpu|M_valid_from_E~q ),
	.cin(gnd),
	.combout(\cpu|cpu|M_exc_allowed~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_exc_allowed~0 .lut_mask = 16'h0F00;
defparam \cpu|cpu|M_exc_allowed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N7
dffeas \cpu|cpu|A_exc_allowed (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_exc_allowed~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_exc_allowed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_exc_allowed .is_wysiwyg = "true";
defparam \cpu|cpu|A_exc_allowed .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N0
cycloneive_lcell_comb \cpu|cpu|F_ctrl_ignore_dst~6 (
	.dataa(gnd),
	.datab(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [0]),
	.datac(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [2]),
	.datad(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [1]),
	.cin(gnd),
	.combout(\cpu|cpu|F_ctrl_ignore_dst~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ctrl_ignore_dst~6 .lut_mask = 16'h30CC;
defparam \cpu|cpu|F_ctrl_ignore_dst~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y41_N1
dffeas \cpu|cpu|D_ctrl_ignore_dst (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_ctrl_ignore_dst~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_ctrl_ignore_dst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_ignore_dst .is_wysiwyg = "true";
defparam \cpu|cpu|D_ctrl_ignore_dst .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N18
cycloneive_lcell_comb \cpu|cpu|D_wr_dst_reg~0 (
	.dataa(\cpu|cpu|D_dst_regnum[0]~6_combout ),
	.datab(\cpu|cpu|D_dst_regnum[4]~3_combout ),
	.datac(\cpu|cpu|D_dst_regnum[2]~5_combout ),
	.datad(\cpu|cpu|D_dst_regnum[3]~4_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_wr_dst_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_wr_dst_reg~0 .lut_mask = 16'hFFFE;
defparam \cpu|cpu|D_wr_dst_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N24
cycloneive_lcell_comb \cpu|cpu|D_wr_dst_reg~1 (
	.dataa(\cpu|cpu|D_ctrl_ignore_dst~q ),
	.datab(\cpu|cpu|D_valid~combout ),
	.datac(\cpu|cpu|D_wr_dst_reg~0_combout ),
	.datad(\cpu|cpu|D_dst_regnum[1]~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_wr_dst_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_wr_dst_reg~1 .lut_mask = 16'h4440;
defparam \cpu|cpu|D_wr_dst_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y41_N25
dffeas \cpu|cpu|E_wr_dst_reg_from_D (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_wr_dst_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_wr_dst_reg_from_D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_wr_dst_reg_from_D .is_wysiwyg = "true";
defparam \cpu|cpu|E_wr_dst_reg_from_D .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N24
cycloneive_lcell_comb \cpu|cpu|E_wr_dst_reg (
	.dataa(\cpu|cpu|M_pipe_flush~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|E_wr_dst_reg_from_D~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_wr_dst_reg~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_wr_dst_reg .lut_mask = 16'hAA00;
defparam \cpu|cpu|E_wr_dst_reg .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y42_N25
dffeas \cpu|cpu|M_wr_dst_reg_from_E (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_wr_dst_reg~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_wr_dst_reg_from_E~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_wr_dst_reg_from_E .is_wysiwyg = "true";
defparam \cpu|cpu|M_wr_dst_reg_from_E .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N8
cycloneive_lcell_comb \cpu|cpu|M_wr_dst_reg~0 (
	.dataa(\cpu|cpu|M_exc_any~combout ),
	.datab(\cpu|cpu|A_pipe_flush~q ),
	.datac(\cpu|cpu|M_dc_raw_hazard~11_combout ),
	.datad(\cpu|cpu|M_wr_dst_reg_from_E~q ),
	.cin(gnd),
	.combout(\cpu|cpu|M_wr_dst_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_wr_dst_reg~0 .lut_mask = 16'hFEFF;
defparam \cpu|cpu|M_wr_dst_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y42_N9
dffeas \cpu|cpu|A_wr_dst_reg_from_M (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_wr_dst_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_wr_dst_reg_from_M~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_wr_dst_reg_from_M .is_wysiwyg = "true";
defparam \cpu|cpu|A_wr_dst_reg_from_M .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N22
cycloneive_lcell_comb \cpu|cpu|A_wr_dst_reg~0 (
	.dataa(\cpu|cpu|A_exc_allowed~q ),
	.datab(gnd),
	.datac(\cpu|cpu|A_wr_dst_reg_from_M~q ),
	.datad(\cpu|cpu|A_exc_any~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_dst_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_dst_reg~0 .lut_mask = 16'hAF0F;
defparam \cpu|cpu|A_wr_dst_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N10
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[0]~99 (
	.dataa(\cpu|cpu|M_alu_result [0]),
	.datab(\cpu|cpu|A_wr_data_unfiltered[0]~7_combout ),
	.datac(\cpu|cpu|E_src1[7]~1_combout ),
	.datad(\cpu|cpu|E_src1[7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[0]~99_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[0]~99 .lut_mask = 16'h0FAC;
defparam \cpu|cpu|D_src1_reg[0]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N24
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[0]~100 (
	.dataa(\cpu|cpu|E_src1[7]~0_combout ),
	.datab(\cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [0]),
	.datac(\cpu|cpu|W_wr_data [0]),
	.datad(\cpu|cpu|D_src1_reg[0]~99_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[0]~100_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[0]~100 .lut_mask = 16'hDDA0;
defparam \cpu|cpu|D_src1_reg[0]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N4
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[0]~98 (
	.dataa(\cpu|cpu|E_br_result~0_combout ),
	.datab(\cpu|cpu|E_alu_result[0]~1_combout ),
	.datac(\cpu|cpu|E_br_result~1_combout ),
	.datad(\cpu|cpu|E_ctrl_cmp~q ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[0]~98_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[0]~98 .lut_mask = 16'hFECC;
defparam \cpu|cpu|D_src1_reg[0]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N8
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[0]~95 (
	.dataa(\cpu|cpu|M_alu_result [0]),
	.datab(\cpu|cpu|E_src1[7]~1_combout ),
	.datac(\cpu|cpu|W_wr_data [0]),
	.datad(\cpu|cpu|E_src1[7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[0]~95_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[0]~95 .lut_mask = 16'hF388;
defparam \cpu|cpu|D_src1_reg[0]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N6
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[0]~96 (
	.dataa(\cpu|cpu|D_src1_reg[0]~95_combout ),
	.datab(\cpu|cpu|A_wr_data_unfiltered[0]~7_combout ),
	.datac(\cpu|cpu|E_src1[7]~1_combout ),
	.datad(\cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[0]~96_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[0]~96 .lut_mask = 16'hAEA4;
defparam \cpu|cpu|D_src1_reg[0]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N0
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[0]~97 (
	.dataa(\cpu|cpu|D_src1_reg[31]~1_combout ),
	.datab(\cpu|cpu|D_src1_reg[31]~0_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|D_src1_reg[0]~96_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[0]~97_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[0]~97 .lut_mask = 16'hEEAA;
defparam \cpu|cpu|D_src1_reg[0]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N6
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[0]~101 (
	.dataa(\cpu|cpu|D_src1_reg[0]~100_combout ),
	.datab(\cpu|cpu|D_src1_reg[31]~0_combout ),
	.datac(\cpu|cpu|D_src1_reg[0]~98_combout ),
	.datad(\cpu|cpu|D_src1_reg[0]~97_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[0]~101_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[0]~101 .lut_mask = 16'hF800;
defparam \cpu|cpu|D_src1_reg[0]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y48_N7
dffeas \cpu|cpu|E_src1[0]~_Duplicate_2 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_src1_reg[0]~101_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src1[0]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src1[0]~_Duplicate_2 .is_wysiwyg = "true";
defparam \cpu|cpu|E_src1[0]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N18
cycloneive_lcell_comb \cpu|cpu|Add8~36 (
	.dataa(\cpu|cpu|E_src1[1]~_Duplicate_2_q ),
	.datab(\cpu|cpu|Add8~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add8~35 ),
	.combout(\cpu|cpu|Add8~36_combout ),
	.cout(\cpu|cpu|Add8~37 ));
// synopsys translate_off
defparam \cpu|cpu|Add8~36 .lut_mask = 16'h698E;
defparam \cpu|cpu|Add8~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N20
cycloneive_lcell_comb \cpu|cpu|Add8~38 (
	.dataa(\cpu|cpu|Add8~29_combout ),
	.datab(\cpu|cpu|E_src1[2]~_Duplicate_2_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|Add8~37 ),
	.combout(\cpu|cpu|Add8~38_combout ),
	.cout(\cpu|cpu|Add8~39 ));
// synopsys translate_off
defparam \cpu|cpu|Add8~38 .lut_mask = 16'h9617;
defparam \cpu|cpu|Add8~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y48_N23
dffeas \cpu|cpu|M_mem_baddr[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|Add8~40_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_mem_baddr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_mem_baddr[3] .is_wysiwyg = "true";
defparam \cpu|cpu|M_mem_baddr[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y36_N17
dffeas \cpu|cpu|A_mem_baddr[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_mem_baddr [3]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mem_baddr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mem_baddr[3] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mem_baddr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N0
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_addr[1]~1 (
	.dataa(\cpu|cpu|A_dc_fill_active~q ),
	.datab(\cpu|cpu|A_dc_fill_dp_offset [1]),
	.datac(gnd),
	.datad(\cpu|cpu|A_mem_baddr [3]),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_addr[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_addr[1]~1 .lut_mask = 16'hDD88;
defparam \cpu|cpu|dc_data_wr_port_addr[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y42_N19
dffeas \cpu|cpu|A_dc_xfer_wr_data[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [1]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_xfer_wr_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_wr_data[1] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_xfer_wr_data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y38_N27
dffeas \cpu|cpu|d_writedata[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_writedata[3]~3_combout ),
	.asdata(\cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|q_b [3]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|A_dc_wb_update_av_writedata~combout ),
	.ena(\cpu|cpu|d_writedata[23]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_writedata[3] .is_wysiwyg = "true";
defparam \cpu|cpu|d_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N26
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~7 (
	.dataa(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift [10]),
	.datab(gnd),
	.datac(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rdata [7]),
	.datad(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count [9]),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~7_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~7 .lut_mask = 16'hAAF0;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N27
dffeas \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift [9]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift[9] .is_wysiwyg = "true";
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N28
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|read_req~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|read_req~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|read_req~feeder .lut_mask = 16'hF0F0;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|read_req~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N29
dffeas \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|read_req (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|read_req~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write_stalled~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|read_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|read_req .is_wysiwyg = "true";
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|read_req .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N5
dffeas \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|read2 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|read1~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|read2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|read2 .is_wysiwyg = "true";
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|read2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N4
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rvalid0~1 (
	.dataa(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|read1~q ),
	.datab(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|read_req~q ),
	.datac(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|read2~q ),
	.datad(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q ),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rvalid0~1_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rvalid0~1 .lut_mask = 16'hB7FF;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rvalid0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N24
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rvalid0~2 (
	.dataa(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rst2~q ),
	.datab(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout ),
	.datac(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rvalid0~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rvalid0~2_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rvalid0~2 .lut_mask = 16'h3131;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rvalid0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N25
dffeas \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rvalid0 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rvalid0~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rvalid0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rvalid0 .is_wysiwyg = "true";
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rvalid0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N28
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rvalid0~0 (
	.dataa(gnd),
	.datab(\jtag_uart|r_val~q ),
	.datac(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|r_ena1~q ),
	.datad(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rvalid0~q ),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rvalid0~0 .lut_mask = 16'h003F;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rvalid0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N29
dffeas \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|r_ena1 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|r_ena1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|r_ena1 .is_wysiwyg = "true";
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|r_ena1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N2
cycloneive_lcell_comb \jtag_uart|r_val~0 (
// Equation(s):
// \jtag_uart|r_val~0_combout  = (\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & (!\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rvalid0~q  & ((!\jtag_uart|r_val~q ) # 
// (!\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|r_ena1~q ))))

	.dataa(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datab(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|r_ena1~q ),
	.datac(\jtag_uart|r_val~q ),
	.datad(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rvalid0~q ),
	.cin(gnd),
	.combout(\jtag_uart|r_val~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|r_val~0 .lut_mask = 16'h002A;
defparam \jtag_uart|r_val~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N4
cycloneive_lcell_comb \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 (
// Equation(s):
// \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout  = (\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & 
// (\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & (\jtag_uart|fifo_wr~q  & \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5])))

	.dataa(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datab(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datac(\jtag_uart|fifo_wr~q ),
	.datad(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.cin(gnd),
	.combout(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 .lut_mask = 16'h8000;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N26
cycloneive_lcell_comb \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 (
// Equation(s):
// \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout  = (\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & 
// (\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & (\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & 
// \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2])))

	.dataa(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datac(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datad(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 .lut_mask = 16'h8000;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N12
cycloneive_lcell_comb \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2 (
// Equation(s):
// \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout  = (!\jtag_uart|r_val~0_combout  & ((\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ) # 
// ((\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout  & \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ))))

	.dataa(\jtag_uart|r_val~0_combout ),
	.datab(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.datac(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.cin(gnd),
	.combout(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2 .lut_mask = 16'h5450;
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N13
dffeas \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full .is_wysiwyg = "true";
defparam \jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N22
cycloneive_lcell_comb \jtag_uart|fifo_wr~0 (
// Equation(s):
// \jtag_uart|fifo_wr~0_combout  = (\jtag_uart|av_waitrequest~2_combout  & (\jtag_uart|always2~0_combout  & (!\cpu|cpu|d_address_offset_field [0] & !\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q )))

	.dataa(\jtag_uart|av_waitrequest~2_combout ),
	.datab(\jtag_uart|always2~0_combout ),
	.datac(\cpu|cpu|d_address_offset_field [0]),
	.datad(\jtag_uart|the_Nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.cin(gnd),
	.combout(\jtag_uart|fifo_wr~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|fifo_wr~0 .lut_mask = 16'h0008;
defparam \jtag_uart|fifo_wr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N23
dffeas \jtag_uart|fifo_wr (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|fifo_wr~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|fifo_wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|fifo_wr .is_wysiwyg = "true";
defparam \jtag_uart|fifo_wr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N28
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~16 (
	.dataa(gnd),
	.datab(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rdata [4]),
	.datac(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count [9]),
	.datad(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift [7]),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~16_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~16 .lut_mask = 16'hFC0C;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N24
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~16_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~1_combout ),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~17_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~17 .lut_mask = 16'hD0D8;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N25
dffeas \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~17_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift [6]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift[6] .is_wysiwyg = "true";
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N26
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~14 (
	.dataa(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|count [9]),
	.datab(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift [6]),
	.datac(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|rdata [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~14_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~14 .lut_mask = 16'hD8D8;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N12
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~14_combout ),
	.datad(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~1_combout ),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~15_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~15 .lut_mask = 16'hC4E4;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N13
dffeas \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift [5]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift[5] .is_wysiwyg = "true";
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N0
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift [5]),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[1]~feeder .lut_mask = 16'hFF00;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N1
dffeas \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|write~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[1] .is_wysiwyg = "true";
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|wdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N2
cycloneive_lcell_comb \jtag_uart|av_readdata[0]~1 (
// Equation(s):
// \jtag_uart|av_readdata[0]~1_combout  = (\jtag_uart|read_0~q  & ((\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [0]))) # (!\jtag_uart|read_0~q  & (\jtag_uart|ien_AF~q ))

	.dataa(gnd),
	.datab(\jtag_uart|ien_AF~q ),
	.datac(\jtag_uart|read_0~q ),
	.datad(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [0]),
	.cin(gnd),
	.combout(\jtag_uart|av_readdata[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|av_readdata[0]~1 .lut_mask = 16'hFC0C;
defparam \jtag_uart|av_readdata[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N3
dffeas \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|av_readdata[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N28
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[0]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[0]~0 .lut_mask = 16'h0F0F;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N29
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[0] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N0
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|monitor_error~q ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|Equal0~2_combout ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable [0]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0 .lut_mask = 16'hA0AC;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N24
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[0]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N25
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[0]~feeder_combout ),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[0] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N29
dffeas \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata [0]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N28
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~1 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~1_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [0] & 
// ((!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ) # (!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ))))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [0]),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~1 .lut_mask = 16'h40C0;
defparam \mm_interconnect_0|rsp_mux|src_payload~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N6
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_data[0]~0 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[0]~0_combout  = (\mm_interconnect_0|rsp_mux|src_payload~2_combout ) # ((\mm_interconnect_0|rsp_mux|src_payload~1_combout ) # ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [0])))

	.dataa(\mm_interconnect_0|rsp_mux|src_payload~2_combout ),
	.datab(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [0]),
	.datad(\mm_interconnect_0|rsp_mux|src_payload~1_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[0]~0 .lut_mask = 16'hFFEA;
defparam \mm_interconnect_0|rsp_mux|src_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N24
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_data[0]~1 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[0]~1_combout  = (\mm_interconnect_0|rsp_mux|src_payload~0_combout ) # ((\mm_interconnect_0|rsp_mux|src_data[0]~0_combout ) # ((\mm_interconnect_0|rsp_mux_001|src_data[0]~0_combout  & 
// \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )))

	.dataa(\mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.datab(\mm_interconnect_0|rsp_mux_001|src_data[0]~0_combout ),
	.datac(\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datad(\mm_interconnect_0|rsp_mux|src_data[0]~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[0]~1 .lut_mask = 16'hFFEA;
defparam \mm_interconnect_0|rsp_mux|src_data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N25
dffeas \cpu|cpu|d_readdata_d1[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_data[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_readdata_d1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_readdata_d1[0] .is_wysiwyg = "true";
defparam \cpu|cpu|d_readdata_d1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N10
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_data[0]~0 (
	.dataa(\cpu|cpu|d_readdata_d1 [0]),
	.datab(\cpu|cpu|A_dc_fill_active~q ),
	.datac(\cpu|cpu|A_st_data [0]),
	.datad(\cpu|cpu|A_dc_fill_wr_data[7]~2_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_data[0]~0 .lut_mask = 16'hC088;
defparam \cpu|cpu|dc_data_wr_port_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N0
cycloneive_lcell_comb \cpu|cpu|M_dc_st_data[0]~0 (
	.dataa(gnd),
	.datab(\cpu|cpu|M_ctrl_dc_index_nowb_inv~q ),
	.datac(\cpu|cpu|M_st_data [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|M_dc_st_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_dc_st_data[0]~0 .lut_mask = 16'h3030;
defparam \cpu|cpu|M_dc_st_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N1
dffeas \cpu|cpu|A_dc_st_data[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_dc_st_data[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_st_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_st_data[0] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_st_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N8
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_data[0]~1 (
	.dataa(\cpu|cpu|dc_data_wr_port_data[0]~0_combout ),
	.datab(gnd),
	.datac(\cpu|cpu|A_dc_fill_active~q ),
	.datad(\cpu|cpu|A_dc_st_data [0]),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_data[0]~1 .lut_mask = 16'hAFAA;
defparam \cpu|cpu|dc_data_wr_port_data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N26
cycloneive_lcell_comb \cpu|cpu|A_dc_xfer_wr_data[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_xfer_wr_data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_wr_data[0]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|A_dc_xfer_wr_data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N27
dffeas \cpu|cpu|A_dc_xfer_wr_data[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_xfer_wr_data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_xfer_wr_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_wr_data[0] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_xfer_wr_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y35_N7
dffeas \cpu|cpu|d_writedata[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_writedata[10]~15_combout ),
	.asdata(\cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|q_b [10]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|A_dc_wb_update_av_writedata~combout ),
	.ena(\cpu|cpu|d_writedata[23]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_writedata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_writedata[10] .is_wysiwyg = "true";
defparam \cpu|cpu|d_writedata[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N20
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_003|src_payload~24 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_payload~24_combout  = (\cpu|cpu|d_writedata [10] & \mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(\cpu|cpu|d_writedata [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_payload~24_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_payload~24 .lut_mask = 16'hAA00;
defparam \mm_interconnect_0|cmd_mux_003|src_payload~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y31_N0
cycloneive_ram_block \onchip_ram|the_altsyncram|auto_generated|ram_block1a10 (
	.portawe(\onchip_ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\onchip_ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mm_interconnect_0|cmd_mux_003|src_payload~24_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_003|src_data [50],\mm_interconnect_0|cmd_mux_003|src_data [49],\mm_interconnect_0|cmd_mux_003|src_data [48],\mm_interconnect_0|cmd_mux_003|src_data [47],\mm_interconnect_0|cmd_mux_003|src_data [46],\mm_interconnect_0|cmd_mux_003|src_data [45],
\mm_interconnect_0|cmd_mux_003|src_data [44],\mm_interconnect_0|cmd_mux_003|src_data [43],\mm_interconnect_0|cmd_mux_003|src_data [42],\mm_interconnect_0|cmd_mux_003|src_data [41],\mm_interconnect_0|cmd_mux_003|src_data [40],\mm_interconnect_0|cmd_mux_003|src_data [39],
\mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_ram|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a10 .clk0_input_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a10 .init_file = "Nios_onchip_ram.hex";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a10 .logical_ram_name = "Nios_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|ALTSYNCRAM";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_byte_enable_mask_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_byte_size = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 10240;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N8
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_data[10]~24 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_data[10]~24_combout  = (\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\onchip_ram|the_altsyncram|auto_generated|ram_block1a42 ))) # (!\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\onchip_ram|the_altsyncram|auto_generated|ram_block1a10~portadataout ))

	.dataa(gnd),
	.datab(\onchip_ram|the_altsyncram|auto_generated|ram_block1a10~portadataout ),
	.datac(\onchip_ram|the_altsyncram|auto_generated|ram_block1a42 ),
	.datad(\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_data[10]~24_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_data[10]~24 .lut_mask = 16'hF0CC;
defparam \mm_interconnect_0|rsp_mux_001|src_data[10]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N24
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_data[10]~59 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_data[10]~59_combout  = (\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ((\mm_interconnect_0|rsp_mux_001|src_data[10]~24_combout ) # ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [10])))) # (!\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & (((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [10]))))

	.dataa(\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datab(\mm_interconnect_0|rsp_mux_001|src_data[10]~24_combout ),
	.datac(\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [10]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_data[10]~59_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_data[10]~59 .lut_mask = 16'hF888;
defparam \mm_interconnect_0|rsp_mux_001|src_data[10]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N25
dffeas \cpu|cpu|i_readdata_d1[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_mux_001|src_data[10]~59_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|i_readdata_d1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|i_readdata_d1[10] .is_wysiwyg = "true";
defparam \cpu|cpu|i_readdata_d1[10] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 (
	.portawe(\cpu|cpu|i_readdatavalid_d1~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(!\cpu|cpu|F_stall~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(\clk_clk~inputclkctrl_outclk ),
	.ena0(\cpu|cpu|i_readdatavalid_d1~q ),
	.ena1(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\cpu|cpu|i_readdata_d1 [10],\cpu|cpu|i_readdata_d1 [9],\cpu|cpu|i_readdata_d1 [8],\cpu|cpu|i_readdata_d1 [7],\cpu|cpu|i_readdata_d1 [6]}),
	.portaaddr({\cpu|cpu|ic_fill_line [6],\cpu|cpu|ic_fill_line [5],\cpu|cpu|ic_fill_line [4],\cpu|cpu|ic_fill_line [3],\cpu|cpu|ic_fill_line [2],\cpu|cpu|ic_fill_line [1],\cpu|cpu|ic_fill_line [0],\cpu|cpu|ic_fill_dp_offset [2],\cpu|cpu|ic_fill_dp_offset [1],\cpu|cpu|ic_fill_dp_offset [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\cpu|cpu|F_ic_tag_rd_addr_nxt[6]~27_combout ,\cpu|cpu|F_ic_tag_rd_addr_nxt[5]~23_combout ,\cpu|cpu|F_ic_tag_rd_addr_nxt[4]~19_combout ,\cpu|cpu|F_ic_tag_rd_addr_nxt[3]~15_combout ,\cpu|cpu|F_ic_tag_rd_addr_nxt[2]~11_combout ,
\cpu|cpu|F_ic_tag_rd_addr_nxt[1]~7_combout ,\cpu|cpu|F_ic_tag_rd_addr_nxt[0]~3_combout ,\cpu|cpu|F_ic_data_rd_addr_nxt[2]~15_combout ,\cpu|cpu|F_ic_data_rd_addr_nxt[1]~11_combout ,\cpu|cpu|F_ic_data_rd_addr_nxt[0]~7_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 .logical_ram_name = "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_ic_data_module:Nios_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM";
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_a_address_width = 10;
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_width = 9;
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_a_last_address = 1023;
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 1024;
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_b_address_width = 10;
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_b_data_width = 9;
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_b_last_address = 1023;
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 1024;
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N10
cycloneive_lcell_comb \cpu|cpu|D_iw[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [9]),
	.cin(gnd),
	.combout(\cpu|cpu|D_iw[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_iw[9]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|D_iw[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y40_N11
dffeas \cpu|cpu|D_iw[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_iw[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_iw [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_iw[9] .is_wysiwyg = "true";
defparam \cpu|cpu|D_iw[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y43_N19
dffeas \cpu|cpu|E_src2[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_src2[3]~24_combout ),
	.asdata(\cpu|cpu|D_iw [9]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|D_src2[0]~3_combout ),
	.sload(\cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2[3] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y44_N9
dffeas \cpu|cpu|M_rot_rn[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|Add10~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_rot_rn [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_rot_rn[3] .is_wysiwyg = "true";
defparam \cpu|cpu|M_rot_rn[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N20
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~117 (
	.dataa(\cpu|cpu|M_rot_rn [3]),
	.datab(\cpu|cpu|M_rot_rn [4]),
	.datac(\cpu|cpu|M_rot_prestep2 [27]),
	.datad(\cpu|cpu|M_rot_prestep2 [3]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~117_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~117 .lut_mask = 16'h3120;
defparam \cpu|cpu|A_shift_rot_result~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N6
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~118 (
	.dataa(gnd),
	.datab(\cpu|cpu|M_rot_pass0~q ),
	.datac(\cpu|cpu|M_rot_sel_fill0~q ),
	.datad(\cpu|cpu|M_rot_mask [3]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~118_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~118 .lut_mask = 16'h3330;
defparam \cpu|cpu|A_shift_rot_result~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N10
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~116 (
	.dataa(\cpu|cpu|M_rot_prestep2 [11]),
	.datab(\cpu|cpu|M_rot_rn [4]),
	.datac(\cpu|cpu|M_rot_rn [3]),
	.datad(\cpu|cpu|M_rot_prestep2 [19]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~116_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~116 .lut_mask = 16'h8C80;
defparam \cpu|cpu|A_shift_rot_result~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N14
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~119 (
	.dataa(\cpu|cpu|M_rot_fill_bit~q ),
	.datab(\cpu|cpu|A_shift_rot_result~117_combout ),
	.datac(\cpu|cpu|A_shift_rot_result~118_combout ),
	.datad(\cpu|cpu|A_shift_rot_result~116_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~119_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~119 .lut_mask = 16'hAFAC;
defparam \cpu|cpu|A_shift_rot_result~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y45_N15
dffeas \cpu|cpu|A_shift_rot_result[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_shift_rot_result~119_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_shift_rot_result [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result[3] .is_wysiwyg = "true";
defparam \cpu|cpu|A_shift_rot_result[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N10
cycloneive_lcell_comb \cpu|cpu|A_slow_inst_result[3]~3 (
	.dataa(\cpu|cpu|d_readdata_d1 [3]),
	.datab(\cpu|cpu|A_ld_align_sh16~q ),
	.datac(gnd),
	.datad(\cpu|cpu|d_readdata_d1 [19]),
	.cin(gnd),
	.combout(\cpu|cpu|A_slow_inst_result[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_slow_inst_result[3]~3 .lut_mask = 16'hEE22;
defparam \cpu|cpu|A_slow_inst_result[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y42_N11
dffeas \cpu|cpu|A_slow_inst_result[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_slow_inst_result[3]~3_combout ),
	.asdata(\cpu|cpu|A_slow_inst_result[11]~8_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|A_ld_align_sh8~q ),
	.ena(\cpu|cpu|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_slow_inst_result [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_slow_inst_result[3] .is_wysiwyg = "true";
defparam \cpu|cpu|A_slow_inst_result[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N30
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[3]~101 (
	.dataa(\cpu|cpu|A_shift_rot_result [3]),
	.datab(\cpu|cpu|A_ctrl_shift_rot~q ),
	.datac(gnd),
	.datad(\cpu|cpu|A_slow_inst_result [3]),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[3]~101_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[3]~101 .lut_mask = 16'hBB88;
defparam \cpu|cpu|A_wr_data_unfiltered[3]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y43_N9
dffeas \cpu|cpu|A_mul_cell_p1[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [3]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mul_cell_p1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mul_cell_p1[3] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mul_cell_p1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N2
cycloneive_lcell_comb \cpu|cpu|A_exc_highest_pri_cause_code[1]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|A_exc_norm_intr_pri5~q ),
	.datad(\cpu|cpu|A_exc_trap_inst_pri15~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_exc_highest_pri_cause_code[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_exc_highest_pri_cause_code[1]~0 .lut_mask = 16'hFFF0;
defparam \cpu|cpu|A_exc_highest_pri_cause_code[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N3
dffeas \cpu|cpu|W_exception_reg_cause[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_exc_highest_pri_cause_code[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|A_exc_active_no_break~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_exception_reg_cause [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_exception_reg_cause[1] .is_wysiwyg = "true";
defparam \cpu|cpu|W_exception_reg_cause[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N24
cycloneive_lcell_comb \cpu|cpu|E_control_reg_rddata_muxed[3]~2 (
	.dataa(gnd),
	.datab(\cpu|cpu|E_iw [6]),
	.datac(\cpu|cpu|Equal348~0_combout ),
	.datad(\cpu|cpu|W_exception_reg_cause [1]),
	.cin(gnd),
	.combout(\cpu|cpu|E_control_reg_rddata_muxed[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_control_reg_rddata_muxed[3]~2 .lut_mask = 16'hC000;
defparam \cpu|cpu|E_control_reg_rddata_muxed[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N25
dffeas \cpu|cpu|M_control_reg_rddata[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_control_reg_rddata_muxed[3]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_control_reg_rddata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_control_reg_rddata[3] .is_wysiwyg = "true";
defparam \cpu|cpu|M_control_reg_rddata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N26
cycloneive_lcell_comb \cpu|cpu|M_inst_result[3]~45 (
	.dataa(\cpu|cpu|M_inst_result[8]~1_combout ),
	.datab(\cpu|cpu|M_control_reg_rddata [3]),
	.datac(\cpu|cpu|A_inst_result[2]~0_combout ),
	.datad(\cpu|cpu|M_alu_result [3]),
	.cin(gnd),
	.combout(\cpu|cpu|M_inst_result[3]~45_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_inst_result[3]~45 .lut_mask = 16'hADA8;
defparam \cpu|cpu|M_inst_result[3]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N17
dffeas \cpu|cpu|M_pc_plus_one[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_pc_plus_one[1]~15_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_pc_plus_one [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_pc_plus_one[1] .is_wysiwyg = "true";
defparam \cpu|cpu|M_pc_plus_one[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N2
cycloneive_lcell_comb \cpu|cpu|M_inst_result[3]~46 (
	.dataa(\cpu|cpu|M_inst_result[3]~45_combout ),
	.datab(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [3]),
	.datac(\cpu|cpu|A_inst_result[2]~0_combout ),
	.datad(\cpu|cpu|M_pc_plus_one [1]),
	.cin(gnd),
	.combout(\cpu|cpu|M_inst_result[3]~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_inst_result[3]~46 .lut_mask = 16'hEA4A;
defparam \cpu|cpu|M_inst_result[3]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N3
dffeas \cpu|cpu|A_inst_result[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_inst_result[3]~46_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_inst_result [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_inst_result[3] .is_wysiwyg = "true";
defparam \cpu|cpu|A_inst_result[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N2
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[3]~99 (
	.dataa(\cpu|cpu|A_wr_data_unfiltered[7]~1_combout ),
	.datab(\cpu|cpu|A_wr_data_unfiltered[7]~2_combout ),
	.datac(\cpu|cpu|A_inst_result [3]),
	.datad(\cpu|cpu|A_inst_result [19]),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[3]~99_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[3]~99 .lut_mask = 16'hBA98;
defparam \cpu|cpu|A_wr_data_unfiltered[3]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N8
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[3]~100 (
	.dataa(\cpu|cpu|A_data_ram_ld16_data[11]~5_combout ),
	.datab(\cpu|cpu|A_wr_data_unfiltered[7]~2_combout ),
	.datac(\cpu|cpu|A_mul_cell_p1 [3]),
	.datad(\cpu|cpu|A_wr_data_unfiltered[3]~99_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[3]~100_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[3]~100 .lut_mask = 16'hBBC0;
defparam \cpu|cpu|A_wr_data_unfiltered[3]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N4
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[3]~102 (
	.dataa(\cpu|cpu|A_wr_data_unfiltered[3]~101_combout ),
	.datab(\cpu|cpu|A_wr_data_unfiltered[7]~6_combout ),
	.datac(\cpu|cpu|A_wr_data_unfiltered[3]~100_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[3]~102_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[3]~102 .lut_mask = 16'hE2E2;
defparam \cpu|cpu|A_wr_data_unfiltered[3]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N26
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[3]~86 (
	.dataa(\cpu|cpu|E_src1[7]~0_combout ),
	.datab(\cpu|cpu|A_wr_data_unfiltered[3]~102_combout ),
	.datac(\cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3]),
	.datad(\cpu|cpu|E_src1[7]~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[3]~86_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[3]~86 .lut_mask = 16'hAAE4;
defparam \cpu|cpu|D_src1_reg[3]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y43_N31
dffeas \cpu|cpu|W_wr_data[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|A_wr_data_unfiltered[3]~102_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_wr_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_wr_data[3] .is_wysiwyg = "true";
defparam \cpu|cpu|W_wr_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N28
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[3]~87 (
	.dataa(\cpu|cpu|E_src1[7]~1_combout ),
	.datab(\cpu|cpu|M_alu_result [3]),
	.datac(\cpu|cpu|D_src1_reg[3]~86_combout ),
	.datad(\cpu|cpu|W_wr_data [3]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[3]~87_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[3]~87 .lut_mask = 16'hF858;
defparam \cpu|cpu|D_src1_reg[3]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N8
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[3]~88 (
	.dataa(\cpu|cpu|D_src1_reg[31]~0_combout ),
	.datab(\cpu|cpu|D_src1_reg[3]~87_combout ),
	.datac(\cpu|cpu|E_alu_result [3]),
	.datad(\cpu|cpu|D_src1_reg[31]~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[3]~88_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[3]~88 .lut_mask = 16'hF888;
defparam \cpu|cpu|D_src1_reg[3]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N9
dffeas \cpu|cpu|E_src1[3]~_Duplicate_2 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_src1_reg[3]~88_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src1[3]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src1[3]~_Duplicate_2 .is_wysiwyg = "true";
defparam \cpu|cpu|E_src1[3]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N26
cycloneive_lcell_comb \cpu|cpu|E_logic_result[3]~24 (
	.dataa(\cpu|cpu|E_logic_op [1]),
	.datab(\cpu|cpu|E_src1[3]~_Duplicate_2_q ),
	.datac(\cpu|cpu|E_logic_op [0]),
	.datad(\cpu|cpu|E_src2 [3]),
	.cin(gnd),
	.combout(\cpu|cpu|E_logic_result[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_logic_result[3]~24 .lut_mask = 16'h6A89;
defparam \cpu|cpu|E_logic_result[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N3
dffeas \cpu|cpu|D_pc_plus_one[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_pc_plus_one[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_pc_plus_one [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_pc_plus_one[1] .is_wysiwyg = "true";
defparam \cpu|cpu|D_pc_plus_one[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N10
cycloneive_lcell_comb \cpu|cpu|D_br_taken_waddr_partial[0]~11 (
	.dataa(\cpu|cpu|F_pc_plus_one[0]~0_combout ),
	.datab(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|cpu|D_br_taken_waddr_partial[0]~11_combout ),
	.cout(\cpu|cpu|D_br_taken_waddr_partial[0]~12 ));
// synopsys translate_off
defparam \cpu|cpu|D_br_taken_waddr_partial[0]~11 .lut_mask = 16'h6688;
defparam \cpu|cpu|D_br_taken_waddr_partial[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N12
cycloneive_lcell_comb \cpu|cpu|D_br_taken_waddr_partial[1]~13 (
	.dataa(\cpu|cpu|F_pc_plus_one[1]~2_combout ),
	.datab(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|D_br_taken_waddr_partial[0]~12 ),
	.combout(\cpu|cpu|D_br_taken_waddr_partial[1]~13_combout ),
	.cout(\cpu|cpu|D_br_taken_waddr_partial[1]~14 ));
// synopsys translate_off
defparam \cpu|cpu|D_br_taken_waddr_partial[1]~13 .lut_mask = 16'h9617;
defparam \cpu|cpu|D_br_taken_waddr_partial[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y40_N13
dffeas \cpu|cpu|D_br_taken_waddr_partial[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_br_taken_waddr_partial[1]~13_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_br_taken_waddr_partial [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_br_taken_waddr_partial[1] .is_wysiwyg = "true";
defparam \cpu|cpu|D_br_taken_waddr_partial[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N4
cycloneive_lcell_comb \cpu|cpu|D_extra_pc[1]~14 (
	.dataa(\cpu|cpu|D_bht_data [1]),
	.datab(\cpu|cpu|E_ctrl_br_cond_nxt~1_combout ),
	.datac(\cpu|cpu|D_pc_plus_one [1]),
	.datad(\cpu|cpu|D_br_taken_waddr_partial [1]),
	.cin(gnd),
	.combout(\cpu|cpu|D_extra_pc[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_extra_pc[1]~14 .lut_mask = 16'hF870;
defparam \cpu|cpu|D_extra_pc[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N5
dffeas \cpu|cpu|E_extra_pc[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_extra_pc[1]~14_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_extra_pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_extra_pc[1] .is_wysiwyg = "true";
defparam \cpu|cpu|E_extra_pc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N24
cycloneive_lcell_comb \cpu|cpu|E_alu_result[3]~16 (
	.dataa(\cpu|cpu|E_alu_result~0_combout ),
	.datab(\cpu|cpu|Add8~40_combout ),
	.datac(\cpu|cpu|E_ctrl_retaddr~q ),
	.datad(\cpu|cpu|E_extra_pc [1]),
	.cin(gnd),
	.combout(\cpu|cpu|E_alu_result[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_alu_result[3]~16 .lut_mask = 16'hF444;
defparam \cpu|cpu|E_alu_result[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N22
cycloneive_lcell_comb \cpu|cpu|E_alu_result[3] (
	.dataa(\cpu|cpu|E_logic_result[3]~24_combout ),
	.datab(\cpu|cpu|E_alu_result[3]~16_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|E_ctrl_logic~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_alu_result [3]),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_alu_result[3] .lut_mask = 16'hEECC;
defparam \cpu|cpu|E_alu_result[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N30
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[3]~110 (
	.dataa(\cpu|cpu|D_src2_reg[23]~25_combout ),
	.datab(\cpu|cpu|D_src2_reg[23]~24_combout ),
	.datac(\cpu|cpu|A_wr_data_unfiltered[3]~102_combout ),
	.datad(\cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[3]~110_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[3]~110 .lut_mask = 16'hDC98;
defparam \cpu|cpu|D_src2_reg[3]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N24
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[3]~111 (
	.dataa(\cpu|cpu|W_wr_data [3]),
	.datab(\cpu|cpu|M_alu_result [3]),
	.datac(\cpu|cpu|D_src2_reg[3]~110_combout ),
	.datad(\cpu|cpu|D_src2_reg[23]~25_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[3]~111_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[3]~111 .lut_mask = 16'hACF0;
defparam \cpu|cpu|D_src2_reg[3]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N18
cycloneive_lcell_comb \cpu|cpu|E_src2[3]~24 (
	.dataa(\cpu|cpu|E_alu_result [3]),
	.datab(\cpu|cpu|D_src2_reg[3]~111_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|D_src2_hazard_E~combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_src2[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src2[3]~24 .lut_mask = 16'hAACC;
defparam \cpu|cpu|E_src2[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N28
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[3]~141 (
	.dataa(\cpu|cpu|Equal314~0_combout ),
	.datab(gnd),
	.datac(\cpu|cpu|E_src2[3]~24_combout ),
	.datad(\cpu|cpu|D_iw [22]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[3]~141_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[3]~141 .lut_mask = 16'hF050;
defparam \cpu|cpu|D_src2_reg[3]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N29
dffeas \cpu|cpu|E_src2_reg[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_src2_reg[3]~141_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2_reg[3] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N12
cycloneive_lcell_comb \cpu|cpu|E_st_data[11]~21 (
	.dataa(\cpu|cpu|E_ctrl_mem8~q ),
	.datab(gnd),
	.datac(\cpu|cpu|E_src2_reg [3]),
	.datad(\cpu|cpu|E_src2_reg [11]),
	.cin(gnd),
	.combout(\cpu|cpu|E_st_data[11]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_st_data[11]~21 .lut_mask = 16'hF5A0;
defparam \cpu|cpu|E_st_data[11]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y41_N13
dffeas \cpu|cpu|M_st_data[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_st_data[11]~21_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_st_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_st_data[11] .is_wysiwyg = "true";
defparam \cpu|cpu|M_st_data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N12
cycloneive_lcell_comb \cpu|cpu|d_writedata[11]~18 (
	.dataa(\cpu|cpu|A_mem_bypass_pending~combout ),
	.datab(\cpu|cpu|M_st_data [11]),
	.datac(gnd),
	.datad(\cpu|cpu|A_st_data [11]),
	.cin(gnd),
	.combout(\cpu|cpu|d_writedata[11]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_writedata[11]~18 .lut_mask = 16'hEE44;
defparam \cpu|cpu|d_writedata[11]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N13
dffeas \cpu|cpu|d_writedata[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_writedata[11]~18_combout ),
	.asdata(\cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|q_b [11]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|A_dc_wb_update_av_writedata~combout ),
	.ena(\cpu|cpu|d_writedata[23]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_writedata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_writedata[11] .is_wysiwyg = "true";
defparam \cpu|cpu|d_writedata[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N8
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_003|src_payload~23 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_payload~23_combout  = (\cpu|cpu|d_writedata [11] & \mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(\cpu|cpu|d_writedata [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_payload~23_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_payload~23 .lut_mask = 16'hAA00;
defparam \mm_interconnect_0|cmd_mux_003|src_payload~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y36_N0
cycloneive_ram_block \onchip_ram|the_altsyncram|auto_generated|ram_block1a11 (
	.portawe(\onchip_ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\onchip_ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mm_interconnect_0|cmd_mux_003|src_payload~23_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_003|src_data [50],\mm_interconnect_0|cmd_mux_003|src_data [49],\mm_interconnect_0|cmd_mux_003|src_data [48],\mm_interconnect_0|cmd_mux_003|src_data [47],\mm_interconnect_0|cmd_mux_003|src_data [46],\mm_interconnect_0|cmd_mux_003|src_data [45],
\mm_interconnect_0|cmd_mux_003|src_data [44],\mm_interconnect_0|cmd_mux_003|src_data [43],\mm_interconnect_0|cmd_mux_003|src_data [42],\mm_interconnect_0|cmd_mux_003|src_data [41],\mm_interconnect_0|cmd_mux_003|src_data [40],\mm_interconnect_0|cmd_mux_003|src_data [39],
\mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_ram|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a11 .clk0_input_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a11 .init_file = "Nios_onchip_ram.hex";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a11 .logical_ram_name = "Nios_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|ALTSYNCRAM";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_byte_enable_mask_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_byte_size = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 10240;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N20
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_data[11]~23 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_data[11]~23_combout  = (\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\onchip_ram|the_altsyncram|auto_generated|ram_block1a43 ))) # (!\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\onchip_ram|the_altsyncram|auto_generated|ram_block1a11~portadataout ))

	.dataa(gnd),
	.datab(\onchip_ram|the_altsyncram|auto_generated|ram_block1a11~portadataout ),
	.datac(\onchip_ram|the_altsyncram|auto_generated|ram_block1a43 ),
	.datad(\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_data[11]~23_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_data[11]~23 .lut_mask = 16'hF0CC;
defparam \mm_interconnect_0|rsp_mux_001|src_data[11]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N2
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_data[11]~46 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_data[11]~46_combout  = (\mm_interconnect_0|rsp_mux_001|src_data[11]~23_combout  & ((\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ) # ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [11])))) # (!\mm_interconnect_0|rsp_mux_001|src_data[11]~23_combout  & (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [11])))

	.dataa(\mm_interconnect_0|rsp_mux_001|src_data[11]~23_combout ),
	.datab(\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [11]),
	.datad(\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_data[11]~46_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_data[11]~46 .lut_mask = 16'hEAC0;
defparam \mm_interconnect_0|rsp_mux_001|src_data[11]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N3
dffeas \cpu|cpu|i_readdata_d1[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_mux_001|src_data[11]~46_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|i_readdata_d1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|i_readdata_d1[11] .is_wysiwyg = "true";
defparam \cpu|cpu|i_readdata_d1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N26
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_data[12]~44 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_data[12]~44_combout  = (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ((\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [12]) # ((\mm_interconnect_0|rsp_mux_001|src_data[12]~22_combout  & 
// \mm_interconnect_0|rsp_demux_003|src1_valid~0_combout )))) # (!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (\mm_interconnect_0|rsp_mux_001|src_data[12]~22_combout  & ((\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ))))

	.dataa(\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(\mm_interconnect_0|rsp_mux_001|src_data[12]~22_combout ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [12]),
	.datad(\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_data[12]~44_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_data[12]~44 .lut_mask = 16'hECA0;
defparam \mm_interconnect_0|rsp_mux_001|src_data[12]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N27
dffeas \cpu|cpu|i_readdata_d1[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_mux_001|src_data[12]~44_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|i_readdata_d1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|i_readdata_d1[12] .is_wysiwyg = "true";
defparam \cpu|cpu|i_readdata_d1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N28
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_data[13]~41 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_data[13]~41_combout  = (\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ((\mm_interconnect_0|rsp_mux_001|src_data[13]~21_combout ) # ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [13])))) # (!\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & (((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [13]))))

	.dataa(\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datab(\mm_interconnect_0|rsp_mux_001|src_data[13]~21_combout ),
	.datac(\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [13]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_data[13]~41_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_data[13]~41 .lut_mask = 16'hF888;
defparam \mm_interconnect_0|rsp_mux_001|src_data[13]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N29
dffeas \cpu|cpu|i_readdata_d1[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_mux_001|src_data[13]~41_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|i_readdata_d1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|i_readdata_d1[13] .is_wysiwyg = "true";
defparam \cpu|cpu|i_readdata_d1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N16
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_data[14]~45 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_data[14]~45_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [14] & ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ) # ((\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & 
// \mm_interconnect_0|rsp_mux_001|src_data[14]~20_combout )))) # (!\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [14] & (((\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & \mm_interconnect_0|rsp_mux_001|src_data[14]~20_combout 
// ))))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [14]),
	.datab(\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datac(\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\mm_interconnect_0|rsp_mux_001|src_data[14]~20_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_data[14]~45_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_data[14]~45 .lut_mask = 16'hF888;
defparam \mm_interconnect_0|rsp_mux_001|src_data[14]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N17
dffeas \cpu|cpu|i_readdata_d1[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_mux_001|src_data[14]~45_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|i_readdata_d1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|i_readdata_d1[14] .is_wysiwyg = "true";
defparam \cpu|cpu|i_readdata_d1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N26
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_data[15]~42 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_data[15]~42_combout  = (\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ((\mm_interconnect_0|rsp_mux_001|src_data[15]~4_combout ) # ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [15])))) # (!\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// ((\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [15]))))

	.dataa(\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datab(\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datac(\mm_interconnect_0|rsp_mux_001|src_data[15]~4_combout ),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [15]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_data[15]~42_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_data[15]~42 .lut_mask = 16'hECA0;
defparam \mm_interconnect_0|rsp_mux_001|src_data[15]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N27
dffeas \cpu|cpu|i_readdata_d1[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_mux_001|src_data[15]~42_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|i_readdata_d1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|i_readdata_d1[15] .is_wysiwyg = "true";
defparam \cpu|cpu|i_readdata_d1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N16
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_data[16]~43 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_data[16]~43_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [16] & ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ) # ((\mm_interconnect_0|rsp_mux_001|src_data[16]~1_combout  & 
// \mm_interconnect_0|rsp_demux_003|src1_valid~0_combout )))) # (!\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [16] & (((\mm_interconnect_0|rsp_mux_001|src_data[16]~1_combout  & \mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ))))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [16]),
	.datab(\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datac(\mm_interconnect_0|rsp_mux_001|src_data[16]~1_combout ),
	.datad(\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_data[16]~43_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_data[16]~43 .lut_mask = 16'hF888;
defparam \mm_interconnect_0|rsp_mux_001|src_data[16]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N17
dffeas \cpu|cpu|i_readdata_d1[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_mux_001|src_data[16]~43_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|i_readdata_d1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|i_readdata_d1[16] .is_wysiwyg = "true";
defparam \cpu|cpu|i_readdata_d1[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N20
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_data[21]~49 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_data[21]~49_combout  = (\mm_interconnect_0|rsp_mux_001|src_data[21]~15_combout  & ((\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ) # ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [21])))) # (!\mm_interconnect_0|rsp_mux_001|src_data[21]~15_combout  & (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [21])))

	.dataa(\mm_interconnect_0|rsp_mux_001|src_data[21]~15_combout ),
	.datab(\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [21]),
	.datad(\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_data[21]~49_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_data[21]~49 .lut_mask = 16'hEAC0;
defparam \mm_interconnect_0|rsp_mux_001|src_data[21]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N21
dffeas \cpu|cpu|i_readdata_d1[21] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_mux_001|src_data[21]~49_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|i_readdata_d1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|i_readdata_d1[21] .is_wysiwyg = "true";
defparam \cpu|cpu|i_readdata_d1[21] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y42_N0
cycloneive_ram_block \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3 (
	.portawe(\cpu|cpu|i_readdatavalid_d1~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(!\cpu|cpu|F_stall~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(\clk_clk~inputclkctrl_outclk ),
	.ena0(\cpu|cpu|i_readdatavalid_d1~q ),
	.ena1(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|cpu|i_readdata_d1 [21],\cpu|cpu|i_readdata_d1 [16],\cpu|cpu|i_readdata_d1 [15],\cpu|cpu|i_readdata_d1 [14],\cpu|cpu|i_readdata_d1 [13],\cpu|cpu|i_readdata_d1 [12],\cpu|cpu|i_readdata_d1 [11],\cpu|cpu|i_readdata_d1 [4],\cpu|cpu|i_readdata_d1 [3]}),
	.portaaddr({\cpu|cpu|ic_fill_line [6],\cpu|cpu|ic_fill_line [5],\cpu|cpu|ic_fill_line [4],\cpu|cpu|ic_fill_line [3],\cpu|cpu|ic_fill_line [2],\cpu|cpu|ic_fill_line [1],\cpu|cpu|ic_fill_line [0],\cpu|cpu|ic_fill_dp_offset [2],\cpu|cpu|ic_fill_dp_offset [1],\cpu|cpu|ic_fill_dp_offset [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\cpu|cpu|F_ic_tag_rd_addr_nxt[6]~27_combout ,\cpu|cpu|F_ic_tag_rd_addr_nxt[5]~23_combout ,\cpu|cpu|F_ic_tag_rd_addr_nxt[4]~19_combout ,\cpu|cpu|F_ic_tag_rd_addr_nxt[3]~15_combout ,\cpu|cpu|F_ic_tag_rd_addr_nxt[2]~11_combout ,
\cpu|cpu|F_ic_tag_rd_addr_nxt[1]~7_combout ,\cpu|cpu|F_ic_tag_rd_addr_nxt[0]~3_combout ,\cpu|cpu|F_ic_data_rd_addr_nxt[2]~15_combout ,\cpu|cpu|F_ic_data_rd_addr_nxt[1]~11_combout ,\cpu|cpu|F_ic_data_rd_addr_nxt[0]~7_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3 .logical_ram_name = "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_ic_data_module:Nios_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM";
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3 .port_a_address_width = 10;
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3 .port_a_data_width = 9;
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3 .port_a_last_address = 1023;
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 1024;
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3 .port_b_address_width = 10;
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3 .port_b_data_width = 9;
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3 .port_b_last_address = 1023;
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 1024;
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3 .port_b_logical_ram_width = 32;
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N8
cycloneive_lcell_comb \cpu|cpu|D_iw[21]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [21]),
	.cin(gnd),
	.combout(\cpu|cpu|D_iw[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_iw[21]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|D_iw[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y44_N9
dffeas \cpu|cpu|D_iw[21] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_iw[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_iw [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_iw[21] .is_wysiwyg = "true";
defparam \cpu|cpu|D_iw[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N24
cycloneive_lcell_comb \cpu|cpu|E_src2[23]~10 (
	.dataa(\cpu|cpu|D_iw [21]),
	.datab(\cpu|cpu|D_iw [13]),
	.datac(gnd),
	.datad(\cpu|cpu|D_ctrl_hi_imm16~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_src2[23]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src2[23]~10 .lut_mask = 16'hCCAA;
defparam \cpu|cpu|E_src2[23]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N6
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[23]~60 (
	.dataa(\cpu|cpu|D_src2_reg[23]~59_combout ),
	.datab(\cpu|cpu|E_logic_result[23]~11_combout ),
	.datac(\cpu|cpu|E_ctrl_logic~q ),
	.datad(\cpu|cpu|D_src2_hazard_E~combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[23]~60_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[23]~60 .lut_mask = 16'hC0AA;
defparam \cpu|cpu|D_src2_reg[23]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N16
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[23]~61 (
	.dataa(\cpu|cpu|Add8~80_combout ),
	.datab(\cpu|cpu|E_alu_result~0_combout ),
	.datac(\cpu|cpu|D_src2_reg[23]~60_combout ),
	.datad(\cpu|cpu|D_src2_hazard_E~combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[23]~61_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[23]~61 .lut_mask = 16'hF2F0;
defparam \cpu|cpu|D_src2_reg[23]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y47_N25
dffeas \cpu|cpu|E_src2[23] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_src2[23]~10_combout ),
	.asdata(\cpu|cpu|D_src2_reg[23]~61_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|D_src2[16]~1_combout ),
	.sload(!\cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2[23] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N0
cycloneive_lcell_comb \cpu|cpu|Add8~8 (
	.dataa(gnd),
	.datab(\cpu|cpu|E_src2 [23]),
	.datac(gnd),
	.datad(\cpu|cpu|E_ctrl_alu_subtract~q ),
	.cin(gnd),
	.combout(\cpu|cpu|Add8~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add8~8 .lut_mask = 16'h33CC;
defparam \cpu|cpu|Add8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N10
cycloneive_lcell_comb \cpu|cpu|E_alu_result[23] (
	.dataa(\cpu|cpu|Add8~80_combout ),
	.datab(\cpu|cpu|E_alu_result~0_combout ),
	.datac(\cpu|cpu|E_ctrl_logic~q ),
	.datad(\cpu|cpu|E_logic_result[23]~11_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_alu_result [23]),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_alu_result[23] .lut_mask = 16'hF222;
defparam \cpu|cpu|E_alu_result[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N28
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[23]~26 (
	.dataa(\cpu|cpu|A_wr_data_unfiltered[23]~36_combout ),
	.datab(\cpu|cpu|E_src1[7]~0_combout ),
	.datac(\cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [23]),
	.datad(\cpu|cpu|E_src1[7]~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[23]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[23]~26 .lut_mask = 16'hCCE2;
defparam \cpu|cpu|D_src1_reg[23]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N22
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[23]~27 (
	.dataa(\cpu|cpu|E_src1[7]~1_combout ),
	.datab(\cpu|cpu|D_src1_reg[23]~26_combout ),
	.datac(\cpu|cpu|M_alu_result [23]),
	.datad(\cpu|cpu|W_wr_data [23]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[23]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[23]~27 .lut_mask = 16'hEC64;
defparam \cpu|cpu|D_src1_reg[23]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N0
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[23]~28 (
	.dataa(\cpu|cpu|D_src1_reg[31]~0_combout ),
	.datab(\cpu|cpu|E_alu_result [23]),
	.datac(\cpu|cpu|D_src1_reg[31]~1_combout ),
	.datad(\cpu|cpu|D_src1_reg[23]~27_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[23]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[23]~28 .lut_mask = 16'hEAC0;
defparam \cpu|cpu|D_src1_reg[23]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y45_N1
dffeas \cpu|cpu|E_src1[23]~_Duplicate_1 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_src1_reg[23]~28_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src1[23]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src1[23]~_Duplicate_1 .is_wysiwyg = "true";
defparam \cpu|cpu|E_src1[23]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N20
cycloneive_lcell_comb \cpu|cpu|E_rot_prestep1[23]~16 (
	.dataa(\cpu|cpu|E_src1[23]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(\cpu|cpu|Add10~1_combout ),
	.datad(\cpu|cpu|E_src1[22]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_rot_prestep1[23]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_rot_prestep1[23]~16 .lut_mask = 16'hFA0A;
defparam \cpu|cpu|E_rot_prestep1[23]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N24
cycloneive_lcell_comb \cpu|cpu|M_rot_prestep2[23]~30 (
	.dataa(\cpu|cpu|E_rot_prestep1[23]~16_combout ),
	.datab(\cpu|cpu|Add10~3_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|E_rot_prestep1[21]~17_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|M_rot_prestep2[23]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_rot_prestep2[23]~30 .lut_mask = 16'hEE22;
defparam \cpu|cpu|M_rot_prestep2[23]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y44_N25
dffeas \cpu|cpu|M_rot_prestep2[23] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_rot_prestep2[23]~30_combout ),
	.asdata(\cpu|cpu|M_rot_prestep2[19]~14_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|Add10~5_combout ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_rot_prestep2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_rot_prestep2[23] .is_wysiwyg = "true";
defparam \cpu|cpu|M_rot_prestep2[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N12
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~100 (
	.dataa(\cpu|cpu|M_rot_prestep2 [23]),
	.datab(\cpu|cpu|M_rot_rn [3]),
	.datac(\cpu|cpu|M_rot_rn [4]),
	.datad(\cpu|cpu|M_rot_prestep2 [15]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~100_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~100 .lut_mask = 16'hE020;
defparam \cpu|cpu|A_shift_rot_result~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N22
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~101 (
	.dataa(\cpu|cpu|M_rot_prestep2 [31]),
	.datab(\cpu|cpu|M_rot_prestep2 [7]),
	.datac(\cpu|cpu|M_rot_rn [4]),
	.datad(\cpu|cpu|M_rot_rn [3]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~101_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~101 .lut_mask = 16'h0A0C;
defparam \cpu|cpu|A_shift_rot_result~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N24
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~102 (
	.dataa(\cpu|cpu|M_rot_pass0~q ),
	.datab(\cpu|cpu|M_rot_sel_fill0~q ),
	.datac(gnd),
	.datad(\cpu|cpu|M_rot_mask [7]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~102_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~102 .lut_mask = 16'h5544;
defparam \cpu|cpu|A_shift_rot_result~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N16
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~103 (
	.dataa(\cpu|cpu|M_rot_fill_bit~q ),
	.datab(\cpu|cpu|A_shift_rot_result~100_combout ),
	.datac(\cpu|cpu|A_shift_rot_result~101_combout ),
	.datad(\cpu|cpu|A_shift_rot_result~102_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~103_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~103 .lut_mask = 16'hAAFC;
defparam \cpu|cpu|A_shift_rot_result~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y43_N17
dffeas \cpu|cpu|A_shift_rot_result[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_shift_rot_result~103_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_shift_rot_result [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result[7] .is_wysiwyg = "true";
defparam \cpu|cpu|A_shift_rot_result[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N2
cycloneive_lcell_comb \cpu|cpu|A_slow_inst_result[7]~7 (
	.dataa(\cpu|cpu|d_readdata_d1 [23]),
	.datab(\cpu|cpu|A_ld_align_sh16~q ),
	.datac(gnd),
	.datad(\cpu|cpu|d_readdata_d1 [7]),
	.cin(gnd),
	.combout(\cpu|cpu|A_slow_inst_result[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_slow_inst_result[7]~7 .lut_mask = 16'hBB88;
defparam \cpu|cpu|A_slow_inst_result[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y42_N3
dffeas \cpu|cpu|A_slow_inst_result[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_slow_inst_result[7]~7_combout ),
	.asdata(\cpu|cpu|A_slow_inst_result[15]~12_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|A_ld_align_sh8~q ),
	.ena(\cpu|cpu|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_slow_inst_result [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_slow_inst_result[7] .is_wysiwyg = "true";
defparam \cpu|cpu|A_slow_inst_result[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N2
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[7]~85 (
	.dataa(\cpu|cpu|A_ctrl_shift_rot~q ),
	.datab(\cpu|cpu|A_shift_rot_result [7]),
	.datac(\cpu|cpu|A_slow_inst_result [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[7]~85_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[7]~85 .lut_mask = 16'hD8D8;
defparam \cpu|cpu|A_wr_data_unfiltered[7]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y45_N21
dffeas \cpu|cpu|A_mul_cell_p1[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [7]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mul_cell_p1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mul_cell_p1[7] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mul_cell_p1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N4
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[7]~83 (
	.dataa(\cpu|cpu|A_wr_data_unfiltered[7]~2_combout ),
	.datab(\cpu|cpu|A_inst_result [7]),
	.datac(\cpu|cpu|A_wr_data_unfiltered[7]~1_combout ),
	.datad(\cpu|cpu|A_inst_result [23]),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[7]~83_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[7]~83 .lut_mask = 16'hF4A4;
defparam \cpu|cpu|A_wr_data_unfiltered[7]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N20
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[7]~84 (
	.dataa(\cpu|cpu|A_data_ram_ld16_data[15]~1_combout ),
	.datab(\cpu|cpu|A_wr_data_unfiltered[7]~2_combout ),
	.datac(\cpu|cpu|A_mul_cell_p1 [7]),
	.datad(\cpu|cpu|A_wr_data_unfiltered[7]~83_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[7]~84_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[7]~84 .lut_mask = 16'hBBC0;
defparam \cpu|cpu|A_wr_data_unfiltered[7]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N6
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[7]~86 (
	.dataa(gnd),
	.datab(\cpu|cpu|A_wr_data_unfiltered[7]~6_combout ),
	.datac(\cpu|cpu|A_wr_data_unfiltered[7]~85_combout ),
	.datad(\cpu|cpu|A_wr_data_unfiltered[7]~84_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[7]~86_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[7]~86 .lut_mask = 16'hFC30;
defparam \cpu|cpu|A_wr_data_unfiltered[7]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y46_N21
dffeas \cpu|cpu|W_wr_data[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|A_wr_data_unfiltered[7]~86_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_wr_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_wr_data[7] .is_wysiwyg = "true";
defparam \cpu|cpu|W_wr_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N0
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[7]~74 (
	.dataa(\cpu|cpu|A_wr_data_unfiltered[7]~86_combout ),
	.datab(\cpu|cpu|E_src1[7]~1_combout ),
	.datac(\cpu|cpu|E_src1[7]~0_combout ),
	.datad(\cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[7]~74_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[7]~74 .lut_mask = 16'hF2C2;
defparam \cpu|cpu|D_src1_reg[7]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N2
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[7]~75 (
	.dataa(\cpu|cpu|W_wr_data [7]),
	.datab(\cpu|cpu|E_src1[7]~1_combout ),
	.datac(\cpu|cpu|M_alu_result [7]),
	.datad(\cpu|cpu|D_src1_reg[7]~74_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[7]~75_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[7]~75 .lut_mask = 16'hBBC0;
defparam \cpu|cpu|D_src1_reg[7]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N14
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[7]~76 (
	.dataa(\cpu|cpu|D_src1_reg[31]~0_combout ),
	.datab(\cpu|cpu|D_src1_reg[7]~75_combout ),
	.datac(\cpu|cpu|D_src1_reg[31]~1_combout ),
	.datad(\cpu|cpu|E_alu_result [7]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[7]~76_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[7]~76 .lut_mask = 16'hF888;
defparam \cpu|cpu|D_src1_reg[7]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y45_N15
dffeas \cpu|cpu|E_src1[7]~_Duplicate_2 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_src1_reg[7]~76_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src1[7]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src1[7]~_Duplicate_2 .is_wysiwyg = "true";
defparam \cpu|cpu|E_src1[7]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y41_N27
dffeas \cpu|cpu|M_mem_baddr[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|Add8~48_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_mem_baddr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_mem_baddr[7] .is_wysiwyg = "true";
defparam \cpu|cpu|M_mem_baddr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N10
cycloneive_lcell_comb \cpu|cpu|d_address_line_field[2]~3 (
	.dataa(\cpu|cpu|d_address_tag_field_nxt~0_combout ),
	.datab(\cpu|cpu|M_mem_baddr [7]),
	.datac(gnd),
	.datad(\cpu|cpu|A_mem_baddr [7]),
	.cin(gnd),
	.combout(\cpu|cpu|d_address_line_field[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_address_line_field[2]~3 .lut_mask = 16'hEE44;
defparam \cpu|cpu|d_address_line_field[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N22
cycloneive_lcell_comb \cpu|cpu|A_dc_wb_line[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|A_mem_baddr [7]),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_wb_line[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_wb_line[2]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|A_dc_wb_line[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N23
dffeas \cpu|cpu|A_dc_wb_line[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_wb_line[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|A_dc_xfer_rd_data_starting~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_wb_line [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_wb_line[2] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_wb_line[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y36_N11
dffeas \cpu|cpu|d_address_line_field[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_address_line_field[2]~3_combout ),
	.asdata(\cpu|cpu|A_dc_wb_line [2]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|A_dc_wb_wr_want_dmaster~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_address_line_field [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_address_line_field[2] .is_wysiwyg = "true";
defparam \cpu|cpu|d_address_line_field[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N18
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_data[43] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_data [43] = (\mm_interconnect_0|cmd_mux_002|saved_grant [0] & ((\cpu|cpu|d_address_line_field [2]) # ((\cpu|cpu|ic_fill_line [2] & \mm_interconnect_0|cmd_mux_002|saved_grant [1])))) # 
// (!\mm_interconnect_0|cmd_mux_002|saved_grant [0] & (\cpu|cpu|ic_fill_line [2] & (\mm_interconnect_0|cmd_mux_002|saved_grant [1])))

	.dataa(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(\cpu|cpu|ic_fill_line [2]),
	.datac(\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datad(\cpu|cpu|d_address_line_field [2]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_data [43]),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_data[43] .lut_mask = 16'hEAC0;
defparam \mm_interconnect_0|cmd_mux_002|src_data[43] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N19
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_data [43]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address[5] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N2
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_addr[5]~5 (
	.dataa(gnd),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address [5]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg [7]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_addr[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_addr[5]~5 .lut_mask = 16'hF0CC;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_addr[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N30
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~1 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~1 .lut_mask = 16'h88F0;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N31
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[8] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y35_N23
dffeas \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata [8]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[8] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N29
dffeas \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|av_readdata[8]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N22
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~6 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~6_combout  = (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [8]) # 
// ((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [8])))) # (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [8])))

	.dataa(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [8]),
	.datad(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre [8]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~6_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~6 .lut_mask = 16'hEAC0;
defparam \mm_interconnect_0|rsp_mux|src_payload~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N8
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux|src_payload~7 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_payload~7_combout  = (\mm_interconnect_0|rsp_mux|src_payload~6_combout ) # ((\mm_interconnect_0|rsp_mux_001|src_data[8]~2_combout  & \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ))

	.dataa(\mm_interconnect_0|rsp_mux_001|src_data[8]~2_combout ),
	.datab(\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datac(\mm_interconnect_0|rsp_mux|src_payload~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_payload~7_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_payload~7 .lut_mask = 16'hF8F8;
defparam \mm_interconnect_0|rsp_mux|src_payload~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N9
dffeas \cpu|cpu|d_readdata_d1[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_payload~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_readdata_d1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_readdata_d1[8] .is_wysiwyg = "true";
defparam \cpu|cpu|d_readdata_d1[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y37_N1
dffeas \cpu|cpu|A_st_data[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_st_data [8]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_st_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_st_data[8] .is_wysiwyg = "true";
defparam \cpu|cpu|A_st_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N0
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_data[8]~20 (
	.dataa(\cpu|cpu|d_readdata_d1 [8]),
	.datab(\cpu|cpu|A_dc_fill_wr_data[15]~5_combout ),
	.datac(\cpu|cpu|A_st_data [8]),
	.datad(\cpu|cpu|A_dc_fill_active~q ),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_data[8]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_data[8]~20 .lut_mask = 16'hE200;
defparam \cpu|cpu|dc_data_wr_port_data[8]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N28
cycloneive_lcell_comb \cpu|cpu|dc_data_wr_port_data[8]~21 (
	.dataa(\cpu|cpu|A_dc_fill_active~q ),
	.datab(gnd),
	.datac(\cpu|cpu|A_dc_st_data [8]),
	.datad(\cpu|cpu|dc_data_wr_port_data[8]~20_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|dc_data_wr_port_data[8]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_data_wr_port_data[8]~21 .lut_mask = 16'hFF50;
defparam \cpu|cpu|dc_data_wr_port_data[8]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N22
cycloneive_lcell_comb \cpu|cpu|M_data_ram_ld_align_sign_bit_16_hi~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|Add8~34_combout ),
	.datad(\cpu|cpu|Equal215~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|M_data_ram_ld_align_sign_bit_16_hi~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_data_ram_ld_align_sign_bit_16_hi~0 .lut_mask = 16'hFFF0;
defparam \cpu|cpu|M_data_ram_ld_align_sign_bit_16_hi~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N23
dffeas \cpu|cpu|M_data_ram_ld_align_sign_bit_16_hi (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_data_ram_ld_align_sign_bit_16_hi~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_data_ram_ld_align_sign_bit_16_hi~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_data_ram_ld_align_sign_bit_16_hi .is_wysiwyg = "true";
defparam \cpu|cpu|M_data_ram_ld_align_sign_bit_16_hi .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N0
cycloneive_lcell_comb \cpu|cpu|M_data_ram_ld_align_sign_bit~0 (
	.dataa(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [7]),
	.datab(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [23]),
	.datac(\cpu|cpu|M_data_ram_ld_align_sign_bit_16_hi~q ),
	.datad(\cpu|cpu|M_mem_baddr [1]),
	.cin(gnd),
	.combout(\cpu|cpu|M_data_ram_ld_align_sign_bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_data_ram_ld_align_sign_bit~0 .lut_mask = 16'hFC0A;
defparam \cpu|cpu|M_data_ram_ld_align_sign_bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N16
cycloneive_lcell_comb \cpu|cpu|M_data_ram_ld_align_sign_bit~1 (
	.dataa(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [31]),
	.datab(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [15]),
	.datac(\cpu|cpu|M_data_ram_ld_align_sign_bit_16_hi~q ),
	.datad(\cpu|cpu|M_data_ram_ld_align_sign_bit~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|M_data_ram_ld_align_sign_bit~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_data_ram_ld_align_sign_bit~1 .lut_mask = 16'hAFC0;
defparam \cpu|cpu|M_data_ram_ld_align_sign_bit~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N17
dffeas \cpu|cpu|A_data_ram_ld_align_sign_bit (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_data_ram_ld_align_sign_bit~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_data_ram_ld_align_sign_bit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_data_ram_ld_align_sign_bit .is_wysiwyg = "true";
defparam \cpu|cpu|A_data_ram_ld_align_sign_bit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N2
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~76 (
	.dataa(\cpu|cpu|M_rot_prestep2 [21]),
	.datab(\cpu|cpu|M_rot_rn [3]),
	.datac(\cpu|cpu|M_rot_rn [4]),
	.datad(\cpu|cpu|M_rot_prestep2 [29]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~76_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~76 .lut_mask = 16'hB080;
defparam \cpu|cpu|A_shift_rot_result~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N14
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~78 (
	.dataa(\cpu|cpu|M_rot_mask [5]),
	.datab(\cpu|cpu|M_rot_pass1~q ),
	.datac(\cpu|cpu|M_rot_sel_fill1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~78_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~78 .lut_mask = 16'h3232;
defparam \cpu|cpu|A_shift_rot_result~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N20
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~77 (
	.dataa(\cpu|cpu|M_rot_prestep2 [5]),
	.datab(\cpu|cpu|M_rot_rn [3]),
	.datac(\cpu|cpu|M_rot_rn [4]),
	.datad(\cpu|cpu|M_rot_prestep2 [13]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~77_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~77 .lut_mask = 16'h0B08;
defparam \cpu|cpu|A_shift_rot_result~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N28
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~79 (
	.dataa(\cpu|cpu|M_rot_fill_bit~q ),
	.datab(\cpu|cpu|A_shift_rot_result~76_combout ),
	.datac(\cpu|cpu|A_shift_rot_result~78_combout ),
	.datad(\cpu|cpu|A_shift_rot_result~77_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~79_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~79 .lut_mask = 16'hAFAC;
defparam \cpu|cpu|A_shift_rot_result~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y44_N29
dffeas \cpu|cpu|A_shift_rot_result[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_shift_rot_result~79_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_shift_rot_result [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result[13] .is_wysiwyg = "true";
defparam \cpu|cpu|A_shift_rot_result[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y42_N13
dffeas \cpu|cpu|A_slow_inst_result[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_slow_inst_result[13]~10_combout ),
	.asdata(\cpu|cpu|A_slow_ld_data_fill_bit~combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|A_ld_align_byte1_fill~q ),
	.ena(\cpu|cpu|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_slow_inst_result [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_slow_inst_result[13] .is_wysiwyg = "true";
defparam \cpu|cpu|A_slow_inst_result[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y45_N1
dffeas \cpu|cpu|A_mul_cell_p1[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [13]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mul_cell_p1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mul_cell_p1[13] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mul_cell_p1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N0
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[13]~65 (
	.dataa(\cpu|cpu|A_wr_data_unfiltered[12]~9_combout ),
	.datab(\cpu|cpu|A_slow_inst_result [13]),
	.datac(\cpu|cpu|A_mul_cell_p1 [13]),
	.datad(\cpu|cpu|A_wr_data_unfiltered[7]~6_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[13]~65_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[13]~65 .lut_mask = 16'hFA44;
defparam \cpu|cpu|A_wr_data_unfiltered[13]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N26
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[13]~66 (
	.dataa(\cpu|cpu|A_wr_data_unfiltered[12]~9_combout ),
	.datab(\cpu|cpu|A_shift_rot_result [13]),
	.datac(\cpu|cpu|A_data_ram_ld16_data[13]~3_combout ),
	.datad(\cpu|cpu|A_wr_data_unfiltered[13]~65_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[13]~66_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[13]~66 .lut_mask = 16'hF588;
defparam \cpu|cpu|A_wr_data_unfiltered[13]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N24
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[13]~67 (
	.dataa(\cpu|cpu|A_data_ram_ld_align_sign_bit~q ),
	.datab(\cpu|cpu|A_wr_data_unfiltered[12]~60_combout ),
	.datac(\cpu|cpu|A_ctrl_ld_signed~q ),
	.datad(\cpu|cpu|A_wr_data_unfiltered[13]~66_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[13]~67_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[13]~67 .lut_mask = 16'hB380;
defparam \cpu|cpu|A_wr_data_unfiltered[13]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y45_N11
dffeas \cpu|cpu|W_wr_data[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|A_wr_data_unfiltered[13]~67_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_wr_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_wr_data[13] .is_wysiwyg = "true";
defparam \cpu|cpu|W_wr_data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N22
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[13]~56 (
	.dataa(\cpu|cpu|E_src1[7]~1_combout ),
	.datab(\cpu|cpu|E_src1[7]~0_combout ),
	.datac(\cpu|cpu|A_wr_data_unfiltered[13]~67_combout ),
	.datad(\cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[13]~56_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[13]~56 .lut_mask = 16'hDC98;
defparam \cpu|cpu|D_src1_reg[13]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N0
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[13]~57 (
	.dataa(\cpu|cpu|W_wr_data [13]),
	.datab(\cpu|cpu|M_alu_result [13]),
	.datac(\cpu|cpu|D_src1_reg[13]~56_combout ),
	.datad(\cpu|cpu|E_src1[7]~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[13]~57_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[13]~57 .lut_mask = 16'hACF0;
defparam \cpu|cpu|D_src1_reg[13]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N6
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[13]~58 (
	.dataa(\cpu|cpu|D_src1_reg[13]~57_combout ),
	.datab(\cpu|cpu|D_src1_reg[31]~1_combout ),
	.datac(\cpu|cpu|E_alu_result [13]),
	.datad(\cpu|cpu|D_src1_reg[31]~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[13]~58_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[13]~58 .lut_mask = 16'hEAC0;
defparam \cpu|cpu|D_src1_reg[13]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y45_N7
dffeas \cpu|cpu|E_src1[13]~_Duplicate_2 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_src1_reg[13]~58_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src1[13]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src1[13]~_Duplicate_2 .is_wysiwyg = "true";
defparam \cpu|cpu|E_src1[13]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y47_N11
dffeas \cpu|cpu|M_mem_baddr[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|Add8~60_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_mem_baddr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_mem_baddr[13] .is_wysiwyg = "true";
defparam \cpu|cpu|M_mem_baddr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N10
cycloneive_lcell_comb \cpu|cpu|d_address_tag_field[2]~4 (
	.dataa(\cpu|cpu|M_mem_baddr [13]),
	.datab(\cpu|cpu|d_address_tag_field_nxt~0_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|A_mem_baddr [13]),
	.cin(gnd),
	.combout(\cpu|cpu|d_address_tag_field[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_address_tag_field[2]~4 .lut_mask = 16'hEE22;
defparam \cpu|cpu|d_address_tag_field[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N22
cycloneive_lcell_comb \cpu|cpu|A_dc_actual_tag[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|Nios_cpu_cpu_dc_tag|the_altsyncram|auto_generated|q_b [2]),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_actual_tag[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_actual_tag[2]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|A_dc_actual_tag[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N23
dffeas \cpu|cpu|A_dc_actual_tag[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_actual_tag[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_actual_tag [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_actual_tag[2] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_actual_tag[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N30
cycloneive_lcell_comb \cpu|cpu|A_dc_wb_tag[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|A_dc_actual_tag [2]),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_wb_tag[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_wb_tag[2]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|A_dc_wb_tag[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y40_N31
dffeas \cpu|cpu|A_dc_wb_tag[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_wb_tag[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|A_dc_xfer_rd_data_starting~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_wb_tag [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_wb_tag[2] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_wb_tag[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y40_N11
dffeas \cpu|cpu|d_address_tag_field[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_address_tag_field[2]~4_combout ),
	.asdata(\cpu|cpu|A_dc_wb_tag [2]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|A_dc_wb_wr_want_dmaster~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_address_tag_field [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_address_tag_field[2] .is_wysiwyg = "true";
defparam \cpu|cpu|d_address_tag_field[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N24
cycloneive_lcell_comb \mm_interconnect_0|router|Equal2~1 (
// Equation(s):
// \mm_interconnect_0|router|Equal2~1_combout  = (!\cpu|cpu|d_address_line_field [2] & (!\cpu|cpu|d_address_line_field [1] & (!\cpu|cpu|d_address_line_field [3] & !\cpu|cpu|d_address_line_field [0])))

	.dataa(\cpu|cpu|d_address_line_field [2]),
	.datab(\cpu|cpu|d_address_line_field [1]),
	.datac(\cpu|cpu|d_address_line_field [3]),
	.datad(\cpu|cpu|d_address_line_field [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|router|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|router|Equal2~1 .lut_mask = 16'h0001;
defparam \mm_interconnect_0|router|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N20
cycloneive_lcell_comb \mm_interconnect_0|router|Equal2~0 (
// Equation(s):
// \mm_interconnect_0|router|Equal2~0_combout  = (!\cpu|cpu|d_address_line_field [5] & (!\cpu|cpu|d_address_line_field [4] & (\cpu|cpu|d_address_tag_field [1] & !\cpu|cpu|d_address_tag_field [0])))

	.dataa(\cpu|cpu|d_address_line_field [5]),
	.datab(\cpu|cpu|d_address_line_field [4]),
	.datac(\cpu|cpu|d_address_tag_field [1]),
	.datad(\cpu|cpu|d_address_tag_field [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|router|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|router|Equal2~0 .lut_mask = 16'h0010;
defparam \mm_interconnect_0|router|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N16
cycloneive_lcell_comb \mm_interconnect_0|router|Equal2~2 (
// Equation(s):
// \mm_interconnect_0|router|Equal2~2_combout  = (!\cpu|cpu|d_address_tag_field [2] & (\mm_interconnect_0|router|Equal1~0_combout  & (\mm_interconnect_0|router|Equal2~1_combout  & \mm_interconnect_0|router|Equal2~0_combout )))

	.dataa(\cpu|cpu|d_address_tag_field [2]),
	.datab(\mm_interconnect_0|router|Equal1~0_combout ),
	.datac(\mm_interconnect_0|router|Equal2~1_combout ),
	.datad(\mm_interconnect_0|router|Equal2~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|router|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|router|Equal2~2 .lut_mask = 16'h4000;
defparam \mm_interconnect_0|router|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N22
cycloneive_lcell_comb \mm_interconnect_0|router|always1~0 (
// Equation(s):
// \mm_interconnect_0|router|always1~0_combout  = (\cpu|cpu|d_address_offset_field [2] & (\mm_interconnect_0|router|Equal2~2_combout  & (!\cpu|cpu|d_address_offset_field [1] & \cpu|cpu|d_read~q )))

	.dataa(\cpu|cpu|d_address_offset_field [2]),
	.datab(\mm_interconnect_0|router|Equal2~2_combout ),
	.datac(\cpu|cpu|d_address_offset_field [1]),
	.datad(\cpu|cpu|d_read~q ),
	.cin(gnd),
	.combout(\mm_interconnect_0|router|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|router|always1~0 .lut_mask = 16'h0800;
defparam \mm_interconnect_0|router|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N23
dffeas \mm_interconnect_0|cpu_data_master_limiter|last_channel[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|router|always1~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|cpu_data_master_limiter|save_dest_id~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_data_master_limiter|last_channel [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_data_master_limiter|last_channel[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_data_master_limiter|last_channel[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N28
cycloneive_lcell_comb \mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0_combout  = (\cpu|cpu|clr_break_line~q  & ((\cpu|cpu|d_write~q ) # ((\mm_interconnect_0|cpu_data_master_limiter|last_channel [1]) # 
// (!\mm_interconnect_0|cpu_data_master_limiter|has_pending_responses~q ))))

	.dataa(\cpu|cpu|d_write~q ),
	.datab(\cpu|cpu|clr_break_line~q ),
	.datac(\mm_interconnect_0|cpu_data_master_limiter|last_channel [1]),
	.datad(\mm_interconnect_0|cpu_data_master_limiter|has_pending_responses~q ),
	.cin(gnd),
	.combout(\mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'hC8CC;
defparam \mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N0
cycloneive_lcell_comb \mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]~3 (
// Equation(s):
// \mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]~3_combout  = (\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg~1_combout ) # ((\mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [0] & 
// ((\mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1]) # (!\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]))))

	.dataa(\mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1]),
	.datab(\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg~1_combout ),
	.datac(\mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [0]),
	.datad(\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]~3 .lut_mask = 16'hECFC;
defparam \mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N1
dffeas \mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N18
cycloneive_lcell_comb \mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][62]~0 (
// Equation(s):
// \mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][62]~0_combout  = (!\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & \mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datad(\mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][62]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][62]~0 .lut_mask = 16'h0F00;
defparam \mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][62]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N30
cycloneive_lcell_comb \mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~1_combout  = (\mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0_combout  & (\mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][62]~0_combout  & 
// (\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg~0_combout  & \mm_interconnect_0|router|always1~0_combout )))

	.dataa(\mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datab(\mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][62]~0_combout ),
	.datac(\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg~0_combout ),
	.datad(\mm_interconnect_0|router|always1~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'h8000;
defparam \mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N22
cycloneive_lcell_comb \mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~2_combout  = (\mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~1_combout ) # ((\mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1] & 
// ((!\mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [0]) # (!\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]))))

	.dataa(\mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~1_combout ),
	.datab(\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datac(\mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1]),
	.datad(\mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 16'hBAFA;
defparam \mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N23
dffeas \mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N26
cycloneive_lcell_comb \mm_interconnect_0|cmd_demux|WideOr0~1 (
// Equation(s):
// \mm_interconnect_0|cmd_demux|WideOr0~1_combout  = \mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [0] $ (((\cpu|cpu|d_write~q  & \cpu|cpu|clr_break_line~q )))

	.dataa(\cpu|cpu|d_write~q ),
	.datab(\cpu|cpu|clr_break_line~q ),
	.datac(\mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_demux|WideOr0~1 .lut_mask = 16'h7878;
defparam \mm_interconnect_0|cmd_demux|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N12
cycloneive_lcell_comb \mm_interconnect_0|cmd_demux|WideOr0~2 (
// Equation(s):
// \mm_interconnect_0|cmd_demux|WideOr0~2_combout  = (!\mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1] & (!\mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [1] & (\mm_interconnect_0|cmd_demux|WideOr0~1_combout  & 
// \mm_interconnect_0|router|always1~0_combout )))

	.dataa(\mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1]),
	.datab(\mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [1]),
	.datac(\mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.datad(\mm_interconnect_0|router|always1~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_demux|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_demux|WideOr0~2 .lut_mask = 16'h1000;
defparam \mm_interconnect_0|cmd_demux|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N16
cycloneive_lcell_comb \mm_interconnect_0|cmd_demux|WideOr0~4 (
// Equation(s):
// \mm_interconnect_0|cmd_demux|WideOr0~4_combout  = (!\mm_interconnect_0|router|Equal1~1_combout  & (!\mm_interconnect_0|router|always1~0_combout  & (\mm_interconnect_0|cmd_demux|WideOr0~3_combout  & !\mm_interconnect_0|router|src_data[78]~0_combout )))

	.dataa(\mm_interconnect_0|router|Equal1~1_combout ),
	.datab(\mm_interconnect_0|router|always1~0_combout ),
	.datac(\mm_interconnect_0|cmd_demux|WideOr0~3_combout ),
	.datad(\mm_interconnect_0|router|src_data[78]~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_demux|WideOr0~4_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_demux|WideOr0~4 .lut_mask = 16'h0010;
defparam \mm_interconnect_0|cmd_demux|WideOr0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N4
cycloneive_lcell_comb \mm_interconnect_0|cmd_demux|WideOr0~0 (
// Equation(s):
// \mm_interconnect_0|cmd_demux|WideOr0~0_combout  = (\mm_interconnect_0|pio_led_s1_translator|av_waitrequest_generated~0_combout  & (!\mm_interconnect_0|pio_led_s1_translator|wait_latency_counter [1] & (\mm_interconnect_0|router|Equal2~3_combout  & 
// !\mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem_used [1])))

	.dataa(\mm_interconnect_0|pio_led_s1_translator|av_waitrequest_generated~0_combout ),
	.datab(\mm_interconnect_0|pio_led_s1_translator|wait_latency_counter [1]),
	.datac(\mm_interconnect_0|router|Equal2~3_combout ),
	.datad(\mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_demux|WideOr0~0 .lut_mask = 16'h0020;
defparam \mm_interconnect_0|cmd_demux|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N26
cycloneive_lcell_comb \mm_interconnect_0|cmd_demux|WideOr0~5 (
// Equation(s):
// \mm_interconnect_0|cmd_demux|WideOr0~5_combout  = (\cpu|cpu|clr_break_line~q  & ((\mm_interconnect_0|cmd_demux|WideOr0~2_combout ) # ((\mm_interconnect_0|cmd_demux|WideOr0~4_combout ) # (\mm_interconnect_0|cmd_demux|WideOr0~0_combout ))))

	.dataa(\mm_interconnect_0|cmd_demux|WideOr0~2_combout ),
	.datab(\mm_interconnect_0|cmd_demux|WideOr0~4_combout ),
	.datac(\cpu|cpu|clr_break_line~q ),
	.datad(\mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_demux|WideOr0~5_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_demux|WideOr0~5 .lut_mask = 16'hF0E0;
defparam \mm_interconnect_0|cmd_demux|WideOr0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N26
cycloneive_lcell_comb \cpu|cpu|av_wr_data_transfer~0 (
	.dataa(\mm_interconnect_0|cpu_data_master_agent|av_waitrequest~0_combout ),
	.datab(\mm_interconnect_0|cmd_demux|WideOr0~6_combout ),
	.datac(\mm_interconnect_0|cmd_demux|WideOr0~5_combout ),
	.datad(\cpu|cpu|d_write~q ),
	.cin(gnd),
	.combout(\cpu|cpu|av_wr_data_transfer~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_wr_data_transfer~0 .lut_mask = 16'h5400;
defparam \cpu|cpu|av_wr_data_transfer~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N28
cycloneive_lcell_comb \cpu|cpu|A_dc_wb_wr_active_nxt~0 (
	.dataa(\cpu|cpu|av_wr_data_transfer~0_combout ),
	.datab(\cpu|cpu|A_dc_wr_data_cnt [3]),
	.datac(\cpu|cpu|A_dc_wb_wr_active~q ),
	.datad(\cpu|cpu|A_dc_wb_wr_starting~combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_wb_wr_active_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_wb_wr_active_nxt~0 .lut_mask = 16'h7F70;
defparam \cpu|cpu|A_dc_wb_wr_active_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N29
dffeas \cpu|cpu|A_dc_wb_wr_active (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_wb_wr_active_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_wb_wr_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_wb_wr_active .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_wb_wr_active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N26
cycloneive_lcell_comb \cpu|cpu|A_dc_wb_wr_want_dmaster (
	.dataa(gnd),
	.datab(\cpu|cpu|d_read~q ),
	.datac(\cpu|cpu|A_dc_wb_rd_data_first~q ),
	.datad(\cpu|cpu|A_dc_wb_wr_active~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_wb_wr_want_dmaster~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_wb_wr_want_dmaster .lut_mask = 16'hFF30;
defparam \cpu|cpu|A_dc_wb_wr_want_dmaster .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N1
dffeas \cpu|cpu|d_address_line_field[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_address_line_field[1]~4_combout ),
	.asdata(\cpu|cpu|A_dc_wb_line [1]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|A_dc_wb_wr_want_dmaster~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_address_line_field [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_address_line_field[1] .is_wysiwyg = "true";
defparam \cpu|cpu|d_address_line_field[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N12
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_data[42] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_data [42] = (\cpu|cpu|ic_fill_line [1] & ((\mm_interconnect_0|cmd_mux_002|saved_grant [1]) # ((\mm_interconnect_0|cmd_mux_002|saved_grant [0] & \cpu|cpu|d_address_line_field [1])))) # (!\cpu|cpu|ic_fill_line [1] & 
// (((\mm_interconnect_0|cmd_mux_002|saved_grant [0] & \cpu|cpu|d_address_line_field [1]))))

	.dataa(\cpu|cpu|ic_fill_line [1]),
	.datab(\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datac(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\cpu|cpu|d_address_line_field [1]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_data [42]),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_data[42] .lut_mask = 16'hF888;
defparam \mm_interconnect_0|cmd_mux_002|src_data[42] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N13
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_data [42]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address[4] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N10
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_addr[4]~4 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address [4]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg [6]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_addr[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_addr[4]~4 .lut_mask = 16'hEE22;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_addr[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N28
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~23 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [31]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~23 .lut_mask = 16'hEA40;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N29
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[28] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[28] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N12
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~51 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg [28]),
	.datab(gnd),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [28]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~51_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~51 .lut_mask = 16'hAAF0;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N2
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~52 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~51_combout ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~19_combout ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [30]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~52_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~52 .lut_mask = 16'hF222;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y39_N3
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[29] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[30]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[29] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N4
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~17 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [27]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~17 .lut_mask = 16'hEF00;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N5
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[27] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[27] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N20
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~53 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg [27]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [27]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~53_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~53 .lut_mask = 16'hACAC;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N22
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~54 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [29]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~19_combout ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~53_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~54_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~54 .lut_mask = 16'hB3A0;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N23
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[28] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[30]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[28] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y38_N25
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[28] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[28] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N10
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg~5 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [34]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [28]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg~5 .lut_mask = 16'hF780;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N11
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg[4] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N14
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_addr[2]~2 (
	.dataa(gnd),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg [4]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address [2]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_addr[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_addr[2]~2 .lut_mask = 16'hF3C0;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_addr[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N0
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~24 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address [8]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~24 .lut_mask = 16'hE222;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N1
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[9] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N31
dffeas \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata [9]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[9] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N12
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_data[9]~60 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_data[9]~60_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [9] & ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ) # ((\mm_interconnect_0|rsp_mux_001|src_data[9]~25_combout  & 
// \mm_interconnect_0|rsp_demux_003|src1_valid~0_combout )))) # (!\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [9] & (\mm_interconnect_0|rsp_mux_001|src_data[9]~25_combout  & ((\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ))))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [9]),
	.datab(\mm_interconnect_0|rsp_mux_001|src_data[9]~25_combout ),
	.datac(\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datad(\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_data[9]~60_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_data[9]~60 .lut_mask = 16'hECA0;
defparam \mm_interconnect_0|rsp_mux_001|src_data[9]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N13
dffeas \cpu|cpu|i_readdata_d1[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_mux_001|src_data[9]~60_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|i_readdata_d1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|i_readdata_d1[9] .is_wysiwyg = "true";
defparam \cpu|cpu|i_readdata_d1[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y40_N21
dffeas \cpu|cpu|D_iw[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [7]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_iw [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_iw[7] .is_wysiwyg = "true";
defparam \cpu|cpu|D_iw[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N10
cycloneive_lcell_comb \cpu|cpu|E_src2[17]~5 (
	.dataa(\cpu|cpu|D_iw [7]),
	.datab(\cpu|cpu|D_ctrl_hi_imm16~q ),
	.datac(gnd),
	.datad(\cpu|cpu|D_iw [21]),
	.cin(gnd),
	.combout(\cpu|cpu|E_src2[17]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src2[17]~5 .lut_mask = 16'hBB88;
defparam \cpu|cpu|E_src2[17]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N8
cycloneive_lcell_comb \cpu|cpu|D_regnum_b_cmp_F~1 (
	.dataa(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [25]),
	.datab(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [24]),
	.datac(\cpu|cpu|D_dst_regnum[3]~4_combout ),
	.datad(\cpu|cpu|D_dst_regnum[2]~5_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_regnum_b_cmp_F~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_regnum_b_cmp_F~1 .lut_mask = 16'h8421;
defparam \cpu|cpu|D_regnum_b_cmp_F~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N4
cycloneive_lcell_comb \cpu|cpu|D_regnum_b_cmp_F~0 (
	.dataa(\cpu|cpu|D_dst_regnum[0]~6_combout ),
	.datab(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [23]),
	.datac(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [22]),
	.datad(\cpu|cpu|D_dst_regnum[1]~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_regnum_b_cmp_F~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_regnum_b_cmp_F~0 .lut_mask = 16'h8421;
defparam \cpu|cpu|D_regnum_b_cmp_F~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N6
cycloneive_lcell_comb \cpu|cpu|D_regnum_b_cmp_F~2 (
	.dataa(\cpu|cpu|D_regnum_b_cmp_F~1_combout ),
	.datab(\cpu|cpu|D_regnum_b_cmp_F~0_combout ),
	.datac(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [26]),
	.datad(\cpu|cpu|D_dst_regnum[4]~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_regnum_b_cmp_F~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_regnum_b_cmp_F~2 .lut_mask = 16'h8008;
defparam \cpu|cpu|D_regnum_b_cmp_F~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N8
cycloneive_lcell_comb \cpu|cpu|D_regnum_b_cmp_F~3 (
	.dataa(\cpu|cpu|D_regnum_b_cmp_F~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|D_wr_dst_reg~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_regnum_b_cmp_F~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_regnum_b_cmp_F~3 .lut_mask = 16'hAA00;
defparam \cpu|cpu|D_regnum_b_cmp_F~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y41_N9
dffeas \cpu|cpu|E_regnum_b_cmp_D (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_regnum_b_cmp_F~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|F_stall~0_combout ),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_regnum_b_cmp_D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_regnum_b_cmp_D .is_wysiwyg = "true";
defparam \cpu|cpu|E_regnum_b_cmp_D .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N22
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[17]~137 (
	.dataa(\cpu|cpu|E_regnum_b_cmp_D~q ),
	.datab(\cpu|cpu|D_src2_reg[17]~83_combout ),
	.datac(\cpu|cpu|D_ctrl_b_is_dst~q ),
	.datad(\cpu|cpu|E_alu_result [17]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[17]~137_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[17]~137 .lut_mask = 16'hCEC4;
defparam \cpu|cpu|D_src2_reg[17]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y47_N11
dffeas \cpu|cpu|E_src2[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_src2[17]~5_combout ),
	.asdata(\cpu|cpu|D_src2_reg[17]~137_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|D_src2[16]~1_combout ),
	.sload(!\cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2[17] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N2
cycloneive_lcell_comb \cpu|cpu|Add8~14 (
	.dataa(\cpu|cpu|E_src2 [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|E_ctrl_alu_subtract~q ),
	.cin(gnd),
	.combout(\cpu|cpu|Add8~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add8~14 .lut_mask = 16'h55AA;
defparam \cpu|cpu|Add8~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y47_N19
dffeas \cpu|cpu|M_mem_baddr[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|Add8~68_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_mem_baddr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_mem_baddr[17] .is_wysiwyg = "true";
defparam \cpu|cpu|M_mem_baddr[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N28
cycloneive_lcell_comb \cpu|cpu|A_dc_fill_need_extra_stall_nxt~2 (
	.dataa(\cpu|cpu|M_mem_baddr [16]),
	.datab(\cpu|cpu|M_mem_baddr [15]),
	.datac(\cpu|cpu|A_mem_baddr [15]),
	.datad(\cpu|cpu|A_mem_baddr [16]),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_fill_need_extra_stall_nxt~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_fill_need_extra_stall_nxt~2 .lut_mask = 16'h8241;
defparam \cpu|cpu|A_dc_fill_need_extra_stall_nxt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N24
cycloneive_lcell_comb \cpu|cpu|A_dc_fill_need_extra_stall_nxt~1 (
	.dataa(\cpu|cpu|A_mem_baddr [14]),
	.datab(\cpu|cpu|M_mem_baddr [13]),
	.datac(\cpu|cpu|A_mem_baddr [13]),
	.datad(\cpu|cpu|M_mem_baddr [14]),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_fill_need_extra_stall_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_fill_need_extra_stall_nxt~1 .lut_mask = 16'h8241;
defparam \cpu|cpu|A_dc_fill_need_extra_stall_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N14
cycloneive_lcell_comb \cpu|cpu|A_dc_fill_need_extra_stall_nxt~3 (
	.dataa(\cpu|cpu|M_mem_baddr [17]),
	.datab(\cpu|cpu|A_dc_fill_need_extra_stall_nxt~2_combout ),
	.datac(\cpu|cpu|A_mem_baddr [17]),
	.datad(\cpu|cpu|A_dc_fill_need_extra_stall_nxt~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_fill_need_extra_stall_nxt~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_fill_need_extra_stall_nxt~3 .lut_mask = 16'h8400;
defparam \cpu|cpu|A_dc_fill_need_extra_stall_nxt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N6
cycloneive_lcell_comb \cpu|cpu|A_dc_fill_need_extra_stall_nxt~0 (
	.dataa(\cpu|cpu|M_mem_baddr [11]),
	.datab(\cpu|cpu|A_mem_baddr [12]),
	.datac(\cpu|cpu|A_mem_baddr [11]),
	.datad(\cpu|cpu|M_mem_baddr [12]),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_fill_need_extra_stall_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_fill_need_extra_stall_nxt~0 .lut_mask = 16'h8421;
defparam \cpu|cpu|A_dc_fill_need_extra_stall_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N22
cycloneive_lcell_comb \cpu|cpu|M_dc_dirty~0 (
	.dataa(\cpu|cpu|M_mem_baddr [5]),
	.datab(\cpu|cpu|A_mem_baddr [6]),
	.datac(\cpu|cpu|A_mem_baddr [5]),
	.datad(\cpu|cpu|M_mem_baddr [6]),
	.cin(gnd),
	.combout(\cpu|cpu|M_dc_dirty~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_dc_dirty~0 .lut_mask = 16'h8421;
defparam \cpu|cpu|M_dc_dirty~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N6
cycloneive_lcell_comb \cpu|cpu|M_dc_dirty~2 (
	.dataa(\cpu|cpu|A_mem_baddr [10]),
	.datab(\cpu|cpu|M_mem_baddr [10]),
	.datac(\cpu|cpu|A_mem_baddr [9]),
	.datad(\cpu|cpu|M_mem_baddr [9]),
	.cin(gnd),
	.combout(\cpu|cpu|M_dc_dirty~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_dc_dirty~2 .lut_mask = 16'h9009;
defparam \cpu|cpu|M_dc_dirty~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N26
cycloneive_lcell_comb \cpu|cpu|M_dc_dirty~1 (
	.dataa(\cpu|cpu|M_mem_baddr [8]),
	.datab(\cpu|cpu|A_mem_baddr [8]),
	.datac(\cpu|cpu|M_mem_baddr [7]),
	.datad(\cpu|cpu|A_mem_baddr [7]),
	.cin(gnd),
	.combout(\cpu|cpu|M_dc_dirty~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_dc_dirty~1 .lut_mask = 16'h9009;
defparam \cpu|cpu|M_dc_dirty~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N18
cycloneive_lcell_comb \cpu|cpu|M_dc_dirty~3 (
	.dataa(\cpu|cpu|M_dc_dirty~0_combout ),
	.datab(\cpu|cpu|M_dc_dirty~2_combout ),
	.datac(\cpu|cpu|M_dc_dirty~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|M_dc_dirty~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_dc_dirty~3 .lut_mask = 16'h8080;
defparam \cpu|cpu|M_dc_dirty~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N8
cycloneive_lcell_comb \cpu|cpu|A_dc_fill_need_extra_stall_nxt~4 (
	.dataa(\cpu|cpu|A_dc_fill_need_extra_stall_nxt~3_combout ),
	.datab(gnd),
	.datac(\cpu|cpu|A_dc_fill_need_extra_stall_nxt~0_combout ),
	.datad(\cpu|cpu|M_dc_dirty~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_fill_need_extra_stall_nxt~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_fill_need_extra_stall_nxt~4 .lut_mask = 16'hA000;
defparam \cpu|cpu|A_dc_fill_need_extra_stall_nxt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N2
cycloneive_lcell_comb \cpu|cpu|E_ld_stnon32_cache~0 (
	.dataa(\cpu|cpu|E_iw [1]),
	.datab(\cpu|cpu|E_iw [4]),
	.datac(\cpu|cpu|E_iw [2]),
	.datad(\cpu|cpu|E_iw [5]),
	.cin(gnd),
	.combout(\cpu|cpu|E_ld_stnon32_cache~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_ld_stnon32_cache~0 .lut_mask = 16'h10B2;
defparam \cpu|cpu|E_ld_stnon32_cache~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N4
cycloneive_lcell_comb \cpu|cpu|E_ld_stnon32_cache~1 (
	.dataa(\cpu|cpu|E_iw [0]),
	.datab(gnd),
	.datac(\cpu|cpu|Add8~96_combout ),
	.datad(\cpu|cpu|E_ld_stnon32_cache~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_ld_stnon32_cache~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_ld_stnon32_cache~1 .lut_mask = 16'h0A00;
defparam \cpu|cpu|E_ld_stnon32_cache~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y41_N5
dffeas \cpu|cpu|M_ctrl_ld_stnon32_cache (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_ld_stnon32_cache~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_ctrl_ld_stnon32_cache~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_ctrl_ld_stnon32_cache .is_wysiwyg = "true";
defparam \cpu|cpu|M_ctrl_ld_stnon32_cache .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N12
cycloneive_lcell_comb \cpu|cpu|A_dc_fill_need_extra_stall_nxt~5 (
	.dataa(\cpu|cpu|M_mem_baddr [3]),
	.datab(\cpu|cpu|M_mem_baddr [4]),
	.datac(\cpu|cpu|M_ctrl_ld_stnon32_cache~q ),
	.datad(\cpu|cpu|M_mem_baddr [2]),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_fill_need_extra_stall_nxt~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_fill_need_extra_stall_nxt~5 .lut_mask = 16'h8000;
defparam \cpu|cpu|A_dc_fill_need_extra_stall_nxt~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N8
cycloneive_lcell_comb \cpu|cpu|A_dc_fill_need_extra_stall_nxt~6 (
	.dataa(\cpu|cpu|A_dc_fill_need_extra_stall_nxt~4_combout ),
	.datab(\cpu|cpu|A_dc_fill_need_extra_stall_nxt~5_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|M_valid~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_fill_need_extra_stall_nxt~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_fill_need_extra_stall_nxt~6 .lut_mask = 16'h8800;
defparam \cpu|cpu|A_dc_fill_need_extra_stall_nxt~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y40_N9
dffeas \cpu|cpu|A_dc_fill_need_extra_stall (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_fill_need_extra_stall_nxt~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_fill_need_extra_stall~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_fill_need_extra_stall .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_fill_need_extra_stall .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N28
cycloneive_lcell_comb \cpu|cpu|A_dc_rd_data_cnt_nxt[0]~3 (
	.dataa(gnd),
	.datab(\cpu|cpu|d_readdatavalid_d1~q ),
	.datac(\cpu|cpu|A_dc_rd_data_cnt [0]),
	.datad(\cpu|cpu|A_dc_fill_starting~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_rd_data_cnt_nxt[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_rd_data_cnt_nxt[0]~3 .lut_mask = 16'h3F0C;
defparam \cpu|cpu|A_dc_rd_data_cnt_nxt[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N4
cycloneive_lcell_comb \cpu|cpu|A_dc_rd_data_cnt[0]~1 (
	.dataa(\cpu|cpu|A_dc_fill_active~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|A_dc_rd_data_cnt[0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_rd_data_cnt[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_rd_data_cnt[0]~1 .lut_mask = 16'hFF55;
defparam \cpu|cpu|A_dc_rd_data_cnt[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y36_N29
dffeas \cpu|cpu|A_dc_rd_data_cnt[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_rd_data_cnt_nxt[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|A_dc_rd_data_cnt[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_rd_data_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_rd_data_cnt[0] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_rd_data_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N26
cycloneive_lcell_comb \cpu|cpu|A_dc_rd_data_cnt_nxt[1]~2 (
	.dataa(gnd),
	.datab(\cpu|cpu|d_readdatavalid_d1~q ),
	.datac(\cpu|cpu|A_dc_rd_data_cnt [1]),
	.datad(\cpu|cpu|A_dc_rd_data_cnt [0]),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_rd_data_cnt_nxt[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_rd_data_cnt_nxt[1]~2 .lut_mask = 16'h0CC0;
defparam \cpu|cpu|A_dc_rd_data_cnt_nxt[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y36_N27
dffeas \cpu|cpu|A_dc_rd_data_cnt[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_rd_data_cnt_nxt[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|A_dc_rd_data_cnt[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_rd_data_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_rd_data_cnt[1] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_rd_data_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N0
cycloneive_lcell_comb \cpu|cpu|A_dc_rd_data_cnt_nxt[2]~1 (
	.dataa(\cpu|cpu|A_dc_rd_data_cnt [1]),
	.datab(\cpu|cpu|d_readdatavalid_d1~q ),
	.datac(\cpu|cpu|A_dc_rd_data_cnt [2]),
	.datad(\cpu|cpu|A_dc_rd_data_cnt [0]),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_rd_data_cnt_nxt[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_rd_data_cnt_nxt[2]~1 .lut_mask = 16'h48C0;
defparam \cpu|cpu|A_dc_rd_data_cnt_nxt[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y36_N1
dffeas \cpu|cpu|A_dc_rd_data_cnt[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_rd_data_cnt_nxt[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|A_dc_rd_data_cnt[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_rd_data_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_rd_data_cnt[2] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_rd_data_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N6
cycloneive_lcell_comb \cpu|cpu|Add17~0 (
	.dataa(\cpu|cpu|A_dc_rd_data_cnt [1]),
	.datab(\cpu|cpu|A_dc_rd_data_cnt [0]),
	.datac(\cpu|cpu|A_dc_rd_data_cnt [3]),
	.datad(\cpu|cpu|A_dc_rd_data_cnt [2]),
	.cin(gnd),
	.combout(\cpu|cpu|Add17~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add17~0 .lut_mask = 16'h78F0;
defparam \cpu|cpu|Add17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N8
cycloneive_lcell_comb \cpu|cpu|A_dc_rd_data_cnt_nxt[3]~0 (
	.dataa(gnd),
	.datab(\cpu|cpu|d_readdatavalid_d1~q ),
	.datac(\cpu|cpu|A_dc_rd_data_cnt[0]~0_combout ),
	.datad(\cpu|cpu|Add17~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_rd_data_cnt_nxt[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_rd_data_cnt_nxt[3]~0 .lut_mask = 16'hCF0F;
defparam \cpu|cpu|A_dc_rd_data_cnt_nxt[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y36_N9
dffeas \cpu|cpu|A_dc_rd_data_cnt[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_rd_data_cnt_nxt[3]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|A_dc_rd_data_cnt[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_rd_data_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_rd_data_cnt[3] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_rd_data_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N18
cycloneive_lcell_comb \cpu|cpu|A_ld_bypass_done (
	.dataa(gnd),
	.datab(\cpu|cpu|d_readdatavalid_d1~q ),
	.datac(\cpu|cpu|A_dc_rd_data_cnt [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|A_ld_bypass_done~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_ld_bypass_done .lut_mask = 16'hC0C0;
defparam \cpu|cpu|A_ld_bypass_done .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N20
cycloneive_lcell_comb \cpu|cpu|A_dc_rd_last_transfer_d1~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|A_ld_bypass_done~combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_rd_last_transfer_d1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_rd_last_transfer_d1~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|A_dc_rd_last_transfer_d1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y36_N21
dffeas \cpu|cpu|A_dc_rd_last_transfer_d1 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_rd_last_transfer_d1~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_rd_last_transfer_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_rd_last_transfer_d1 .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_rd_last_transfer_d1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N30
cycloneive_lcell_comb \cpu|cpu|A_dc_fill_active_nxt~0 (
	.dataa(\cpu|cpu|A_dc_fill_need_extra_stall~q ),
	.datab(\cpu|cpu|A_dc_rd_last_transfer_d1~q ),
	.datac(\cpu|cpu|A_dc_fill_active~q ),
	.datad(\cpu|cpu|A_ld_bypass_done~combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_fill_active_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_fill_active_nxt~0 .lut_mask = 16'h2070;
defparam \cpu|cpu|A_dc_fill_active_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N14
cycloneive_lcell_comb \cpu|cpu|A_dc_fill_active_nxt~1 (
	.dataa(\cpu|cpu|A_dc_fill_active_nxt~0_combout ),
	.datab(\cpu|cpu|A_dc_fill_starting~0_combout ),
	.datac(\cpu|cpu|A_dc_fill_active~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_fill_active_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_fill_active_nxt~1 .lut_mask = 16'hAEAE;
defparam \cpu|cpu|A_dc_fill_active_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y36_N15
dffeas \cpu|cpu|A_dc_fill_active (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_fill_active_nxt~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_fill_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_fill_active .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_fill_active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N8
cycloneive_lcell_comb \cpu|cpu|d_address_tag_field_nxt~0 (
	.dataa(gnd),
	.datab(\cpu|cpu|A_mem_bypass_pending~combout ),
	.datac(\cpu|cpu|A_dc_fill_active~q ),
	.datad(\cpu|cpu|A_dc_fill_starting~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|d_address_tag_field_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_address_tag_field_nxt~0 .lut_mask = 16'hFFFC;
defparam \cpu|cpu|d_address_tag_field_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N16
cycloneive_lcell_comb \cpu|cpu|d_address_line_field[0]~5 (
	.dataa(\cpu|cpu|A_mem_baddr [5]),
	.datab(\cpu|cpu|M_mem_baddr [5]),
	.datac(gnd),
	.datad(\cpu|cpu|d_address_tag_field_nxt~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|d_address_line_field[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_address_line_field[0]~5 .lut_mask = 16'hAACC;
defparam \cpu|cpu|d_address_line_field[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N8
cycloneive_lcell_comb \cpu|cpu|A_dc_wb_line[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|A_mem_baddr [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_wb_line[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_wb_line[0]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|cpu|A_dc_wb_line[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N9
dffeas \cpu|cpu|A_dc_wb_line[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_wb_line[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|A_dc_xfer_rd_data_starting~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_wb_line [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_wb_line[0] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_wb_line[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y36_N17
dffeas \cpu|cpu|d_address_line_field[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_address_line_field[0]~5_combout ),
	.asdata(\cpu|cpu|A_dc_wb_line [0]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|A_dc_wb_wr_want_dmaster~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_address_line_field [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_address_line_field[0] .is_wysiwyg = "true";
defparam \cpu|cpu|d_address_line_field[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N28
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_003|src_data[41] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_data [41] = (\mm_interconnect_0|cmd_mux_003|saved_grant [1] & ((\cpu|cpu|ic_fill_line [0]) # ((\mm_interconnect_0|cmd_mux_003|saved_grant [0] & \cpu|cpu|d_address_line_field [0])))) # 
// (!\mm_interconnect_0|cmd_mux_003|saved_grant [1] & (((\mm_interconnect_0|cmd_mux_003|saved_grant [0] & \cpu|cpu|d_address_line_field [0]))))

	.dataa(\mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datab(\cpu|cpu|ic_fill_line [0]),
	.datac(\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(\cpu|cpu|d_address_line_field [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_data [41]),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_data[41] .lut_mask = 16'hF888;
defparam \mm_interconnect_0|cmd_mux_003|src_data[41] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y36_N0
cycloneive_ram_block \onchip_ram|the_altsyncram|auto_generated|ram_block1a8 (
	.portawe(\onchip_ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\onchip_ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mm_interconnect_0|cmd_mux_003|src_payload~2_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_003|src_data [50],\mm_interconnect_0|cmd_mux_003|src_data [49],\mm_interconnect_0|cmd_mux_003|src_data [48],\mm_interconnect_0|cmd_mux_003|src_data [47],\mm_interconnect_0|cmd_mux_003|src_data [46],\mm_interconnect_0|cmd_mux_003|src_data [45],
\mm_interconnect_0|cmd_mux_003|src_data [44],\mm_interconnect_0|cmd_mux_003|src_data [43],\mm_interconnect_0|cmd_mux_003|src_data [42],\mm_interconnect_0|cmd_mux_003|src_data [41],\mm_interconnect_0|cmd_mux_003|src_data [40],\mm_interconnect_0|cmd_mux_003|src_data [39],
\mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a8 .clk0_input_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a8 .init_file = "Nios_onchip_ram.hex";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a8 .logical_ram_name = "Nios_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|ALTSYNCRAM";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_enable_mask_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_size = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 10240;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N16
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_data[8]~2 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_data[8]~2_combout  = (\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0] & (\onchip_ram|the_altsyncram|auto_generated|ram_block1a40~portadataout )) # (!\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0] 
// & ((\onchip_ram|the_altsyncram|auto_generated|ram_block1a8~portadataout )))

	.dataa(\onchip_ram|the_altsyncram|auto_generated|ram_block1a40~portadataout ),
	.datab(gnd),
	.datac(\onchip_ram|the_altsyncram|auto_generated|ram_block1a8~portadataout ),
	.datad(\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_data[8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_data[8]~2 .lut_mask = 16'hAAF0;
defparam \mm_interconnect_0|rsp_mux_001|src_data[8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N16
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_data[8]~61 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_data[8]~61_combout  = (\mm_interconnect_0|rsp_mux_001|src_data[8]~2_combout  & ((\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ) # ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [8])))) # (!\mm_interconnect_0|rsp_mux_001|src_data[8]~2_combout  & (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// ((\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [8]))))

	.dataa(\mm_interconnect_0|rsp_mux_001|src_data[8]~2_combout ),
	.datab(\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datac(\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [8]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_data[8]~61_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_data[8]~61 .lut_mask = 16'hECA0;
defparam \mm_interconnect_0|rsp_mux_001|src_data[8]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N17
dffeas \cpu|cpu|i_readdata_d1[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_mux_001|src_data[8]~61_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|i_readdata_d1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|i_readdata_d1[8] .is_wysiwyg = "true";
defparam \cpu|cpu|i_readdata_d1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N14
cycloneive_lcell_comb \cpu|cpu|D_br_taken_waddr_partial[2]~15 (
	.dataa(\cpu|cpu|F_pc_plus_one[2]~4_combout ),
	.datab(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|D_br_taken_waddr_partial[1]~14 ),
	.combout(\cpu|cpu|D_br_taken_waddr_partial[2]~15_combout ),
	.cout(\cpu|cpu|D_br_taken_waddr_partial[2]~16 ));
// synopsys translate_off
defparam \cpu|cpu|D_br_taken_waddr_partial[2]~15 .lut_mask = 16'h698E;
defparam \cpu|cpu|D_br_taken_waddr_partial[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N16
cycloneive_lcell_comb \cpu|cpu|D_br_taken_waddr_partial[3]~17 (
	.dataa(\cpu|cpu|F_pc_plus_one[3]~6_combout ),
	.datab(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|D_br_taken_waddr_partial[2]~16 ),
	.combout(\cpu|cpu|D_br_taken_waddr_partial[3]~17_combout ),
	.cout(\cpu|cpu|D_br_taken_waddr_partial[3]~18 ));
// synopsys translate_off
defparam \cpu|cpu|D_br_taken_waddr_partial[3]~17 .lut_mask = 16'h9617;
defparam \cpu|cpu|D_br_taken_waddr_partial[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N18
cycloneive_lcell_comb \cpu|cpu|D_br_taken_waddr_partial[4]~19 (
	.dataa(\cpu|cpu|F_pc_plus_one[4]~8_combout ),
	.datab(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|D_br_taken_waddr_partial[3]~18 ),
	.combout(\cpu|cpu|D_br_taken_waddr_partial[4]~19_combout ),
	.cout(\cpu|cpu|D_br_taken_waddr_partial[4]~20 ));
// synopsys translate_off
defparam \cpu|cpu|D_br_taken_waddr_partial[4]~19 .lut_mask = 16'h698E;
defparam \cpu|cpu|D_br_taken_waddr_partial[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y40_N23
dffeas \cpu|cpu|D_br_taken_waddr_partial[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_br_taken_waddr_partial[6]~23_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_br_taken_waddr_partial [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_br_taken_waddr_partial[6] .is_wysiwyg = "true";
defparam \cpu|cpu|D_br_taken_waddr_partial[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N12
cycloneive_lcell_comb \cpu|cpu|D_extra_pc[6]~9 (
	.dataa(\cpu|cpu|D_pc_plus_one [6]),
	.datab(\cpu|cpu|D_bht_data [1]),
	.datac(\cpu|cpu|E_ctrl_br_cond_nxt~1_combout ),
	.datad(\cpu|cpu|D_br_taken_waddr_partial [6]),
	.cin(gnd),
	.combout(\cpu|cpu|D_extra_pc[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_extra_pc[6]~9 .lut_mask = 16'hEA2A;
defparam \cpu|cpu|D_extra_pc[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y42_N13
dffeas \cpu|cpu|E_extra_pc[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_extra_pc[6]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_extra_pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_extra_pc[6] .is_wysiwyg = "true";
defparam \cpu|cpu|E_extra_pc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N20
cycloneive_lcell_comb \cpu|cpu|E_alu_result[8]~11 (
	.dataa(\cpu|cpu|E_extra_pc [6]),
	.datab(\cpu|cpu|E_ctrl_retaddr~q ),
	.datac(\cpu|cpu|E_ctrl_logic~q ),
	.datad(\cpu|cpu|E_logic_result[8]~29_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_alu_result[8]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_alu_result[8]~11 .lut_mask = 16'hF888;
defparam \cpu|cpu|E_alu_result[8]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N28
cycloneive_lcell_comb \cpu|cpu|E_alu_result[8] (
	.dataa(\cpu|cpu|E_alu_result~0_combout ),
	.datab(\cpu|cpu|E_alu_result[8]~11_combout ),
	.datac(\cpu|cpu|Add8~50_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|E_alu_result [8]),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_alu_result[8] .lut_mask = 16'hDCDC;
defparam \cpu|cpu|E_alu_result[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N23
dffeas \cpu|cpu|W_wr_data[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_wr_data_unfiltered[8]~82_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_wr_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_wr_data[8] .is_wysiwyg = "true";
defparam \cpu|cpu|W_wr_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N16
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[8]~100 (
	.dataa(\cpu|cpu|D_src2_reg[23]~24_combout ),
	.datab(\cpu|cpu|D_src2_reg[23]~25_combout ),
	.datac(\cpu|cpu|M_alu_result [8]),
	.datad(\cpu|cpu|A_wr_data_unfiltered[8]~82_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[8]~100_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[8]~100 .lut_mask = 16'hD9C8;
defparam \cpu|cpu|D_src2_reg[8]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N10
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[8]~101 (
	.dataa(\cpu|cpu|W_wr_data [8]),
	.datab(\cpu|cpu|D_src2_reg[8]~100_combout ),
	.datac(\cpu|cpu|D_src2_reg[23]~24_combout ),
	.datad(\cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[8]~101_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[8]~101 .lut_mask = 16'hBC8C;
defparam \cpu|cpu|D_src2_reg[8]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N0
cycloneive_lcell_comb \cpu|cpu|E_src2[8]~29 (
	.dataa(\cpu|cpu|D_src2_hazard_E~combout ),
	.datab(\cpu|cpu|E_alu_result [8]),
	.datac(gnd),
	.datad(\cpu|cpu|D_src2_reg[8]~101_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_src2[8]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src2[8]~29 .lut_mask = 16'hDD88;
defparam \cpu|cpu|E_src2[8]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N10
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[8]~146 (
	.dataa(\cpu|cpu|D_iw [22]),
	.datab(\cpu|cpu|E_src2[8]~29_combout ),
	.datac(\cpu|cpu|Equal314~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[8]~146_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[8]~146 .lut_mask = 16'h8C8C;
defparam \cpu|cpu|D_src2_reg[8]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N11
dffeas \cpu|cpu|E_src2_reg[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_src2_reg[8]~146_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2_reg[8] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N30
cycloneive_lcell_comb \cpu|cpu|E_st_data[8]~2 (
	.dataa(\cpu|cpu|E_src2_reg [0]),
	.datab(gnd),
	.datac(\cpu|cpu|E_ctrl_mem8~q ),
	.datad(\cpu|cpu|E_src2_reg [8]),
	.cin(gnd),
	.combout(\cpu|cpu|E_st_data[8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_st_data[8]~2 .lut_mask = 16'hAFA0;
defparam \cpu|cpu|E_st_data[8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N31
dffeas \cpu|cpu|M_st_data[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_st_data[8]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_st_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_st_data[8] .is_wysiwyg = "true";
defparam \cpu|cpu|M_st_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N14
cycloneive_lcell_comb \cpu|cpu|d_writedata[8]~9 (
	.dataa(\cpu|cpu|A_mem_bypass_pending~combout ),
	.datab(\cpu|cpu|M_st_data [8]),
	.datac(gnd),
	.datad(\cpu|cpu|A_st_data [8]),
	.cin(gnd),
	.combout(\cpu|cpu|d_writedata[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_writedata[8]~9 .lut_mask = 16'hEE44;
defparam \cpu|cpu|d_writedata[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N15
dffeas \cpu|cpu|d_writedata[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_writedata[8]~9_combout ),
	.asdata(\cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|q_b [8]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|A_dc_wb_update_av_writedata~combout ),
	.ena(\cpu|cpu|d_writedata[23]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_writedata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_writedata[8] .is_wysiwyg = "true";
defparam \cpu|cpu|d_writedata[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N30
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~13 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~13_combout  = (\mm_interconnect_0|cmd_mux_002|saved_grant [0] & \cpu|cpu|d_writedata [8])

	.dataa(gnd),
	.datab(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(\cpu|cpu|d_writedata [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~13_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~13 .lut_mask = 16'hC0C0;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N31
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_payload~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[8] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N6
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[8]~12 (
	.dataa(gnd),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata [8]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [8]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[8]~12 .lut_mask = 16'hFC30;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[8]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N6
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~26 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [28]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~26 .lut_mask = 16'hEC20;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N7
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[25] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[25] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N30
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~57 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg [25]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [25]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~57_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~57 .lut_mask = 16'hACAC;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N18
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~58 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~57_combout ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~19_combout ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [27]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~58_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~58 .lut_mask = 16'hF222;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N19
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[26] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[30]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[26] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N4
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[26]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [26]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[26]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N5
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[26] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[26] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N4
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg~7 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [26]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [34]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg~7 .lut_mask = 16'hB8F0;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N5
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg[2] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N26
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_addr[0]~0 (
	.dataa(gnd),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address [0]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg [2]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_addr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_addr[0]~0 .lut_mask = 16'hFC0C;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_addr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N28
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~13 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [0]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [3]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~13 .lut_mask = 16'hEA40;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N29
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[0] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N16
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[0]~0 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata [0]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[0]~0 .lut_mask = 16'hE2E2;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N12
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~13 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address [8]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~13 .lut_mask = 16'hE222;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N13
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[22] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[22] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N9
dffeas \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[22] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata [22]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [22]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[22] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N24
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_data[22]~36 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_data[22]~36_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [22] & ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ) # ((\mm_interconnect_0|rsp_mux_001|src_data[22]~14_combout  & 
// \mm_interconnect_0|rsp_demux_003|src1_valid~0_combout )))) # (!\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [22] & (\mm_interconnect_0|rsp_mux_001|src_data[22]~14_combout  & ((\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ))))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [22]),
	.datab(\mm_interconnect_0|rsp_mux_001|src_data[22]~14_combout ),
	.datac(\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datad(\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_data[22]~36_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_data[22]~36 .lut_mask = 16'hECA0;
defparam \mm_interconnect_0|rsp_mux_001|src_data[22]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N25
dffeas \cpu|cpu|i_readdata_d1[22] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_mux_001|src_data[22]~36_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|i_readdata_d1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|i_readdata_d1[22] .is_wysiwyg = "true";
defparam \cpu|cpu|i_readdata_d1[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N16
cycloneive_lcell_comb \cpu|cpu|M_regnum_b_cmp_F~0 (
	.dataa(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [22]),
	.datab(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [23]),
	.datac(\cpu|cpu|M_dst_regnum [1]),
	.datad(\cpu|cpu|M_dst_regnum [0]),
	.cin(gnd),
	.combout(\cpu|cpu|M_regnum_b_cmp_F~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_regnum_b_cmp_F~0 .lut_mask = 16'h8241;
defparam \cpu|cpu|M_regnum_b_cmp_F~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N4
cycloneive_lcell_comb \cpu|cpu|Equal310~0 (
	.dataa(gnd),
	.datab(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [26]),
	.datac(gnd),
	.datad(\cpu|cpu|M_dst_regnum [4]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal310~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal310~0 .lut_mask = 16'h33CC;
defparam \cpu|cpu|Equal310~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N14
cycloneive_lcell_comb \cpu|cpu|M_regnum_b_cmp_F~1 (
	.dataa(\cpu|cpu|M_dst_regnum [2]),
	.datab(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [25]),
	.datac(\cpu|cpu|M_dst_regnum [3]),
	.datad(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [24]),
	.cin(gnd),
	.combout(\cpu|cpu|M_regnum_b_cmp_F~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_regnum_b_cmp_F~1 .lut_mask = 16'h8241;
defparam \cpu|cpu|M_regnum_b_cmp_F~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N0
cycloneive_lcell_comb \cpu|cpu|M_regnum_b_cmp_F (
	.dataa(\cpu|cpu|M_regnum_b_cmp_F~0_combout ),
	.datab(\cpu|cpu|M_wr_dst_reg~0_combout ),
	.datac(\cpu|cpu|Equal310~0_combout ),
	.datad(\cpu|cpu|M_regnum_b_cmp_F~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|M_regnum_b_cmp_F~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_regnum_b_cmp_F .lut_mask = 16'h0200;
defparam \cpu|cpu|M_regnum_b_cmp_F .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N18
cycloneive_lcell_comb \cpu|cpu|A_regnum_b_cmp_D~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|M_regnum_b_cmp_F~combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_regnum_b_cmp_D~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_regnum_b_cmp_D~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|A_regnum_b_cmp_D~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N14
cycloneive_lcell_comb \cpu|cpu|E_regnum_b_cmp_F~1 (
	.dataa(\cpu|cpu|E_dst_regnum [1]),
	.datab(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [24]),
	.datac(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [23]),
	.datad(\cpu|cpu|E_dst_regnum [2]),
	.cin(gnd),
	.combout(\cpu|cpu|E_regnum_b_cmp_F~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_regnum_b_cmp_F~1 .lut_mask = 16'h8421;
defparam \cpu|cpu|E_regnum_b_cmp_F~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N20
cycloneive_lcell_comb \cpu|cpu|E_regnum_b_cmp_F~2 (
	.dataa(\cpu|cpu|E_dst_regnum [4]),
	.datab(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [26]),
	.datac(\cpu|cpu|E_dst_regnum [3]),
	.datad(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [25]),
	.cin(gnd),
	.combout(\cpu|cpu|E_regnum_b_cmp_F~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_regnum_b_cmp_F~2 .lut_mask = 16'h9009;
defparam \cpu|cpu|E_regnum_b_cmp_F~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N30
cycloneive_lcell_comb \cpu|cpu|E_regnum_b_cmp_F~0 (
	.dataa(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [22]),
	.datab(\cpu|cpu|E_wr_dst_reg_from_D~q ),
	.datac(\cpu|cpu|E_dst_regnum [0]),
	.datad(\cpu|cpu|M_pipe_flush~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_regnum_b_cmp_F~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_regnum_b_cmp_F~0 .lut_mask = 16'h8400;
defparam \cpu|cpu|E_regnum_b_cmp_F~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N24
cycloneive_lcell_comb \cpu|cpu|E_regnum_b_cmp_F~3 (
	.dataa(\cpu|cpu|E_regnum_b_cmp_F~1_combout ),
	.datab(\cpu|cpu|E_regnum_b_cmp_F~2_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|E_regnum_b_cmp_F~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_regnum_b_cmp_F~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_regnum_b_cmp_F~3 .lut_mask = 16'h8800;
defparam \cpu|cpu|E_regnum_b_cmp_F~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y42_N25
dffeas \cpu|cpu|M_regnum_b_cmp_D (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_regnum_b_cmp_F~3_combout ),
	.asdata(\cpu|cpu|E_regnum_b_cmp_D~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|F_stall~0_combout ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_regnum_b_cmp_D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_regnum_b_cmp_D .is_wysiwyg = "true";
defparam \cpu|cpu|M_regnum_b_cmp_D .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y42_N19
dffeas \cpu|cpu|A_regnum_b_cmp_D (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_regnum_b_cmp_D~feeder_combout ),
	.asdata(\cpu|cpu|M_regnum_b_cmp_D~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|F_stall~0_combout ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_regnum_b_cmp_D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_regnum_b_cmp_D .is_wysiwyg = "true";
defparam \cpu|cpu|A_regnum_b_cmp_D .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N16
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[23]~24 (
	.dataa(\cpu|cpu|D_ctrl_b_is_dst~q ),
	.datab(\cpu|cpu|A_regnum_b_cmp_D~q ),
	.datac(gnd),
	.datad(\cpu|cpu|M_regnum_b_cmp_D~q ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[23]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[23]~24 .lut_mask = 16'hAABB;
defparam \cpu|cpu|D_src2_reg[23]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N0
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[10]~96 (
	.dataa(\cpu|cpu|D_src2_reg[23]~24_combout ),
	.datab(\cpu|cpu|D_src2_reg[23]~25_combout ),
	.datac(\cpu|cpu|A_wr_data_unfiltered[10]~76_combout ),
	.datad(\cpu|cpu|M_alu_result [10]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[10]~96_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[10]~96 .lut_mask = 16'hDC98;
defparam \cpu|cpu|D_src2_reg[10]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y45_N31
dffeas \cpu|cpu|W_wr_data[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_wr_data_unfiltered[10]~76_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_wr_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_wr_data[10] .is_wysiwyg = "true";
defparam \cpu|cpu|W_wr_data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N2
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[10]~97 (
	.dataa(\cpu|cpu|D_src2_reg[23]~24_combout ),
	.datab(\cpu|cpu|D_src2_reg[10]~96_combout ),
	.datac(\cpu|cpu|W_wr_data [10]),
	.datad(\cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[10]~97_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[10]~97 .lut_mask = 16'hE6C4;
defparam \cpu|cpu|D_src2_reg[10]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N18
cycloneive_lcell_comb \cpu|cpu|E_src2[10]~31 (
	.dataa(\cpu|cpu|D_src2_reg[10]~97_combout ),
	.datab(\cpu|cpu|D_src2_hazard_E~combout ),
	.datac(gnd),
	.datad(\cpu|cpu|E_alu_result [10]),
	.cin(gnd),
	.combout(\cpu|cpu|E_src2[10]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src2[10]~31 .lut_mask = 16'hEE22;
defparam \cpu|cpu|E_src2[10]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y45_N19
dffeas \cpu|cpu|E_src2[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_src2[10]~31_combout ),
	.asdata(\cpu|cpu|D_iw [16]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|D_src2[5]~2_combout ),
	.sload(\cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2[10] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N2
cycloneive_lcell_comb \cpu|cpu|Add8~21 (
	.dataa(gnd),
	.datab(\cpu|cpu|E_ctrl_alu_subtract~q ),
	.datac(\cpu|cpu|E_src2 [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|Add8~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add8~21 .lut_mask = 16'h3C3C;
defparam \cpu|cpu|Add8~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N17
dffeas \cpu|cpu|M_mem_baddr[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|Add8~54_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_mem_baddr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_mem_baddr[10] .is_wysiwyg = "true";
defparam \cpu|cpu|M_mem_baddr[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y40_N11
dffeas \cpu|cpu|A_mem_baddr[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_mem_baddr [10]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mem_baddr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mem_baddr[10] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mem_baddr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N6
cycloneive_lcell_comb \cpu|cpu|d_address_line_field[5]~0 (
	.dataa(\cpu|cpu|A_mem_baddr [10]),
	.datab(\cpu|cpu|d_address_tag_field_nxt~0_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|M_mem_baddr [10]),
	.cin(gnd),
	.combout(\cpu|cpu|d_address_line_field[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_address_line_field[5]~0 .lut_mask = 16'hBB88;
defparam \cpu|cpu|d_address_line_field[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N26
cycloneive_lcell_comb \cpu|cpu|A_dc_wb_line[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|A_mem_baddr [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_wb_line[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_wb_line[5]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|cpu|A_dc_wb_line[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N27
dffeas \cpu|cpu|A_dc_wb_line[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_wb_line[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|A_dc_xfer_rd_data_starting~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_wb_line [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_wb_line[5] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_wb_line[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y41_N7
dffeas \cpu|cpu|d_address_line_field[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_address_line_field[5]~0_combout ),
	.asdata(\cpu|cpu|A_dc_wb_line [5]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|A_dc_wb_wr_want_dmaster~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_address_line_field [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_address_line_field[5] .is_wysiwyg = "true";
defparam \cpu|cpu|d_address_line_field[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N26
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_data[46] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_data [46] = (\cpu|cpu|d_address_line_field [5] & ((\mm_interconnect_0|cmd_mux_002|saved_grant [0]) # ((\cpu|cpu|ic_fill_line [5] & \mm_interconnect_0|cmd_mux_002|saved_grant [1])))) # (!\cpu|cpu|d_address_line_field [5] 
// & (\cpu|cpu|ic_fill_line [5] & (\mm_interconnect_0|cmd_mux_002|saved_grant [1])))

	.dataa(\cpu|cpu|d_address_line_field [5]),
	.datab(\cpu|cpu|ic_fill_line [5]),
	.datac(\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datad(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_data [46]),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_data[46] .lut_mask = 16'hEAC0;
defparam \mm_interconnect_0|cmd_mux_002|src_data[46] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N27
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_data [46]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address[8] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N16
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_wr~0 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_wr~q ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [35]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_wr~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_wr~0 .lut_mask = 16'h44C0;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_wr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N17
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_wr (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_wr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_wr .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_wr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N10
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_en~1 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_en~0_combout ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address [8]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_wr~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_en~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_en~1 .lut_mask = 16'hAE04;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_en~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N20
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~25 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [29]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~25 .lut_mask = 16'hEC20;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N21
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[26] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[26] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N14
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~18 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [26]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~18 .lut_mask = 16'hCCC4;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N15
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[26] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[26] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N26
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~55 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [26]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg [26]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~55_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~55 .lut_mask = 16'hFA0A;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N28
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~56 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~55_combout ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~19_combout ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [28]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~56_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~56 .lut_mask = 16'hF222;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N29
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[27] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[30]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[27] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N16
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[27]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [27]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[27]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N17
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[27] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[27] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N16
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~20 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [27]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~20 .lut_mask = 16'hCCA0;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N17
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[24] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[24] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N2
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~43 (
	.dataa(gnd),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg [24]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [24]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~43 .lut_mask = 16'hCFC0;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N12
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~44 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~19_combout ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~43_combout ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [26]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~44 .lut_mask = 16'hF444;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N13
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[25] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[30]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[25] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N10
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~22 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [23]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~22 .lut_mask = 16'hCCC4;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N11
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[23] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[23] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N12
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~63 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [23]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg [23]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~63_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~63 .lut_mask = 16'hFC30;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N4
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~64 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [25]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~63_combout ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~19_combout ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~64_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~64 .lut_mask = 16'hAE0C;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N5
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[24] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[30]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[24] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N16
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[24]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [24]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[24]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N17
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[24] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[24] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N14
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|resetlatch~0 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [24]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|resetlatch~q ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|resetlatch~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|resetlatch~0 .lut_mask = 16'h7570;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|resetlatch~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N15
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|resetlatch (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|resetlatch~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|resetlatch~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|resetlatch .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|resetlatch .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N6
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~45 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|Mux37~0_combout ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [34]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|resetlatch~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~45_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~45 .lut_mask = 16'hE2C0;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y39_N7
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[33] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[30]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [33]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[33] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N30
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[33]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [33]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[33]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y39_N31
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[33] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[33]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [33]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[33] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N28
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[7]~14 (
	.dataa(gnd),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[6]~13 ),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout ),
	.cout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[7]~15 ));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[7]~14 .lut_mask = 16'h3C3F;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N2
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg~0 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [34]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [33]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg~0 .lut_mask = 16'hF780;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N3
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg[9] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N30
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[8]~16 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg [10]),
	.cin(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[7]~15 ),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[8]~16 .lut_mask = 16'hF00F;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N8
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_access~1 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_access~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_access~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_access~1 .lut_mask = 16'h02CE;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_access~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N9
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_access (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_access~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_access .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_access .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N20
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|read~q ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|write~q ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 .lut_mask = 16'h0A02;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N24
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|write~q ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|waitrequest~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1 .lut_mask = 16'hEC00;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N25
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N4
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|waitrequest~0 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address [8]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|write~q ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|waitrequest~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|waitrequest~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|waitrequest~0 .lut_mask = 16'h40FF;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|waitrequest~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N2
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|waitrequest~1 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|read~q ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|waitrequest~0_combout ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|write~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|waitrequest~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|waitrequest~1 .lut_mask = 16'hF0F7;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|waitrequest~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N3
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|waitrequest (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|waitrequest~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|waitrequest~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|waitrequest .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|waitrequest .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N26
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|write~1 (
	.dataa(\mm_interconnect_0|cmd_mux_002|WideOr1~combout ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|write~0_combout ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|write~q ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|waitrequest~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|write~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|write~1 .lut_mask = 16'hF888;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|write~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N27
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|write (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|write~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|write .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N14
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_payload~1 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_payload~1_combout  = (\mm_interconnect_0|cmd_mux_002|saved_grant [0] & \cpu|cpu|W_debug_mode~q )

	.dataa(gnd),
	.datab(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(\cpu|cpu|W_debug_mode~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_payload~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_payload~1 .lut_mask = 16'hC0C0;
defparam \mm_interconnect_0|cmd_mux_002|src_payload~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N15
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|debugaccess (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_payload~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|debugaccess~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|debugaccess .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|debugaccess .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N24
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_en~0 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|write~q ),
	.datab(gnd),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|debugaccess~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_en~0 .lut_mask = 16'hA0A0;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N20
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address [0]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_en~0_combout ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|Equal0~0_combout ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|Equal0~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 .lut_mask = 16'h8000;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N25
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[31] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[31] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N28
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~5 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~5 .lut_mask = 16'h88F0;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N29
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[7] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N5
dffeas \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata [7]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[7] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N10
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_data[7]~62 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_data[7]~62_combout  = (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ((\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [7]) # ((\mm_interconnect_0|rsp_mux_001|src_data[7]~6_combout  & 
// \mm_interconnect_0|rsp_demux_003|src1_valid~0_combout )))) # (!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (((\mm_interconnect_0|rsp_mux_001|src_data[7]~6_combout  & \mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ))))

	.dataa(\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [7]),
	.datac(\mm_interconnect_0|rsp_mux_001|src_data[7]~6_combout ),
	.datad(\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_data[7]~62_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_data[7]~62 .lut_mask = 16'hF888;
defparam \mm_interconnect_0|rsp_mux_001|src_data[7]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N11
dffeas \cpu|cpu|i_readdata_d1[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_mux_001|src_data[7]~62_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|i_readdata_d1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|i_readdata_d1[7] .is_wysiwyg = "true";
defparam \cpu|cpu|i_readdata_d1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y38_N31
dffeas \cpu|cpu|D_iw[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [6]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_iw [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_iw[6] .is_wysiwyg = "true";
defparam \cpu|cpu|D_iw[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N10
cycloneive_lcell_comb \cpu|cpu|E_src2[16]~4 (
	.dataa(\cpu|cpu|D_iw [6]),
	.datab(\cpu|cpu|D_ctrl_hi_imm16~q ),
	.datac(gnd),
	.datad(\cpu|cpu|D_iw [21]),
	.cin(gnd),
	.combout(\cpu|cpu|E_src2[16]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src2[16]~4 .lut_mask = 16'hBB88;
defparam \cpu|cpu|E_src2[16]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N4
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[16]~138 (
	.dataa(\cpu|cpu|E_alu_result [16]),
	.datab(\cpu|cpu|D_ctrl_b_is_dst~q ),
	.datac(\cpu|cpu|E_regnum_b_cmp_D~q ),
	.datad(\cpu|cpu|D_src2_reg[16]~85_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[16]~138_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[16]~138 .lut_mask = 16'hEF20;
defparam \cpu|cpu|D_src2_reg[16]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y45_N11
dffeas \cpu|cpu|E_src2[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_src2[16]~4_combout ),
	.asdata(\cpu|cpu|D_src2_reg[16]~138_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|D_src2[16]~1_combout ),
	.sload(!\cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2[16] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N16
cycloneive_lcell_comb \cpu|cpu|Add8~15 (
	.dataa(\cpu|cpu|E_src2 [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|E_ctrl_alu_subtract~q ),
	.cin(gnd),
	.combout(\cpu|cpu|Add8~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add8~15 .lut_mask = 16'h55AA;
defparam \cpu|cpu|Add8~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y47_N17
dffeas \cpu|cpu|M_mem_baddr[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|Add8~66_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_mem_baddr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_mem_baddr[16] .is_wysiwyg = "true";
defparam \cpu|cpu|M_mem_baddr[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N18
cycloneive_lcell_comb \cpu|cpu|A_mem_baddr[16]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|M_mem_baddr [16]),
	.cin(gnd),
	.combout(\cpu|cpu|A_mem_baddr[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_mem_baddr[16]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|A_mem_baddr[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N19
dffeas \cpu|cpu|A_mem_baddr[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_mem_baddr[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mem_baddr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mem_baddr[16] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mem_baddr[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N6
cycloneive_lcell_comb \cpu|cpu|d_address_tag_field[5]~1 (
	.dataa(\cpu|cpu|A_mem_baddr [16]),
	.datab(\cpu|cpu|d_address_tag_field_nxt~0_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|M_mem_baddr [16]),
	.cin(gnd),
	.combout(\cpu|cpu|d_address_tag_field[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_address_tag_field[5]~1 .lut_mask = 16'hBB88;
defparam \cpu|cpu|d_address_tag_field[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N28
cycloneive_lcell_comb \cpu|cpu|A_dc_actual_tag[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|Nios_cpu_cpu_dc_tag|the_altsyncram|auto_generated|q_b [5]),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_actual_tag[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_actual_tag[5]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|A_dc_actual_tag[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y41_N29
dffeas \cpu|cpu|A_dc_actual_tag[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_actual_tag[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_actual_tag [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_actual_tag[5] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_actual_tag[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N14
cycloneive_lcell_comb \cpu|cpu|A_dc_wb_tag[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|A_dc_actual_tag [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_wb_tag[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_wb_tag[5]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|cpu|A_dc_wb_tag[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y40_N15
dffeas \cpu|cpu|A_dc_wb_tag[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_wb_tag[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|A_dc_xfer_rd_data_starting~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_wb_tag [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_wb_tag[5] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_wb_tag[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y40_N7
dffeas \cpu|cpu|d_address_tag_field[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_address_tag_field[5]~1_combout ),
	.asdata(\cpu|cpu|A_dc_wb_tag [5]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|A_dc_wb_wr_want_dmaster~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_address_tag_field [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_address_tag_field[5] .is_wysiwyg = "true";
defparam \cpu|cpu|d_address_tag_field[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N20
cycloneive_lcell_comb \cpu|cpu|d_address_tag_field[4]~2 (
	.dataa(\cpu|cpu|A_mem_baddr [15]),
	.datab(\cpu|cpu|d_address_tag_field_nxt~0_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|M_mem_baddr [15]),
	.cin(gnd),
	.combout(\cpu|cpu|d_address_tag_field[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_address_tag_field[4]~2 .lut_mask = 16'hBB88;
defparam \cpu|cpu|d_address_tag_field[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N28
cycloneive_lcell_comb \cpu|cpu|A_dc_actual_tag[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|Nios_cpu_cpu_dc_tag|the_altsyncram|auto_generated|q_b [4]),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_actual_tag[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_actual_tag[4]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|A_dc_actual_tag[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N29
dffeas \cpu|cpu|A_dc_actual_tag[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_actual_tag[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_actual_tag [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_actual_tag[4] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_actual_tag[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N26
cycloneive_lcell_comb \cpu|cpu|A_dc_wb_tag[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|A_dc_actual_tag [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_wb_tag[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_wb_tag[4]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|cpu|A_dc_wb_tag[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y40_N27
dffeas \cpu|cpu|A_dc_wb_tag[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_wb_tag[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|A_dc_xfer_rd_data_starting~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_wb_tag [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_wb_tag[4] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_wb_tag[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y40_N21
dffeas \cpu|cpu|d_address_tag_field[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_address_tag_field[4]~2_combout ),
	.asdata(\cpu|cpu|A_dc_wb_tag [4]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|A_dc_wb_wr_want_dmaster~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_address_tag_field [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_address_tag_field[4] .is_wysiwyg = "true";
defparam \cpu|cpu|d_address_tag_field[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N12
cycloneive_lcell_comb \cpu|cpu|d_address_tag_field[6]~0 (
	.dataa(\cpu|cpu|A_mem_baddr [17]),
	.datab(\cpu|cpu|d_address_tag_field_nxt~0_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|M_mem_baddr [17]),
	.cin(gnd),
	.combout(\cpu|cpu|d_address_tag_field[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_address_tag_field[6]~0 .lut_mask = 16'hBB88;
defparam \cpu|cpu|d_address_tag_field[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N24
cycloneive_lcell_comb \cpu|cpu|A_dc_actual_tag[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|Nios_cpu_cpu_dc_tag|the_altsyncram|auto_generated|q_b [6]),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_actual_tag[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_actual_tag[6]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|A_dc_actual_tag[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y40_N25
dffeas \cpu|cpu|A_dc_actual_tag[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_actual_tag[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_actual_tag [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_actual_tag[6] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_actual_tag[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N4
cycloneive_lcell_comb \cpu|cpu|A_dc_wb_tag[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|A_dc_actual_tag [6]),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_wb_tag[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_wb_tag[6]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|A_dc_wb_tag[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y40_N5
dffeas \cpu|cpu|A_dc_wb_tag[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_wb_tag[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|A_dc_xfer_rd_data_starting~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_wb_tag [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_wb_tag[6] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_wb_tag[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y40_N13
dffeas \cpu|cpu|d_address_tag_field[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_address_tag_field[6]~0_combout ),
	.asdata(\cpu|cpu|A_dc_wb_tag [6]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|A_dc_wb_wr_want_dmaster~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_address_tag_field [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_address_tag_field[6] .is_wysiwyg = "true";
defparam \cpu|cpu|d_address_tag_field[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N8
cycloneive_lcell_comb \mm_interconnect_0|router|Equal1~0 (
// Equation(s):
// \mm_interconnect_0|router|Equal1~0_combout  = (!\cpu|cpu|d_address_tag_field [5] & (!\cpu|cpu|d_address_tag_field [4] & (!\cpu|cpu|d_address_tag_field [3] & \cpu|cpu|d_address_tag_field [6])))

	.dataa(\cpu|cpu|d_address_tag_field [5]),
	.datab(\cpu|cpu|d_address_tag_field [4]),
	.datac(\cpu|cpu|d_address_tag_field [3]),
	.datad(\cpu|cpu|d_address_tag_field [6]),
	.cin(gnd),
	.combout(\mm_interconnect_0|router|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|router|Equal1~0 .lut_mask = 16'h0100;
defparam \mm_interconnect_0|router|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N10
cycloneive_lcell_comb \mm_interconnect_0|router|Equal1~1 (
// Equation(s):
// \mm_interconnect_0|router|Equal1~1_combout  = (\mm_interconnect_0|router|Equal1~0_combout  & (!\cpu|cpu|d_address_tag_field [2] & (!\cpu|cpu|d_address_tag_field [1] & \cpu|cpu|d_address_tag_field [0])))

	.dataa(\mm_interconnect_0|router|Equal1~0_combout ),
	.datab(\cpu|cpu|d_address_tag_field [2]),
	.datac(\cpu|cpu|d_address_tag_field [1]),
	.datad(\cpu|cpu|d_address_tag_field [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|router|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|router|Equal1~1 .lut_mask = 16'h0200;
defparam \mm_interconnect_0|router|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N7
dffeas \mm_interconnect_0|cpu_data_master_limiter|last_channel[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|router|Equal1~1_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm_interconnect_0|cpu_data_master_limiter|save_dest_id~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_data_master_limiter|last_channel [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_data_master_limiter|last_channel[2] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_data_master_limiter|last_channel[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N6
cycloneive_lcell_comb \mm_interconnect_0|cmd_demux|src2_valid~0 (
// Equation(s):
// \mm_interconnect_0|cmd_demux|src2_valid~0_combout  = (\mm_interconnect_0|router|Equal1~1_combout  & (\jtag_uart|av_waitrequest~1_combout  & ((\mm_interconnect_0|cpu_data_master_limiter|last_channel [2]) # 
// (!\mm_interconnect_0|cpu_data_master_limiter|suppress_change_dest_id~0_combout ))))

	.dataa(\mm_interconnect_0|cpu_data_master_limiter|suppress_change_dest_id~0_combout ),
	.datab(\mm_interconnect_0|router|Equal1~1_combout ),
	.datac(\mm_interconnect_0|cpu_data_master_limiter|last_channel [2]),
	.datad(\jtag_uart|av_waitrequest~1_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_demux|src2_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_demux|src2_valid~0 .lut_mask = 16'hC400;
defparam \mm_interconnect_0|cmd_demux|src2_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N24
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|packet_in_progress~0 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout  = !\mm_interconnect_0|cmd_mux_002|update_grant~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mm_interconnect_0|cmd_mux_002|update_grant~1_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|packet_in_progress~0 .lut_mask = 16'h00FF;
defparam \mm_interconnect_0|cmd_mux_002|packet_in_progress~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N25
dffeas \mm_interconnect_0|cmd_mux_002|packet_in_progress (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cmd_mux_002|packet_in_progress~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|packet_in_progress .is_wysiwyg = "true";
defparam \mm_interconnect_0|cmd_mux_002|packet_in_progress .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N20
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|update_grant~0 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|update_grant~0_combout  = (!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1] & (!\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|waitrequest~q  & 
// ((\mm_interconnect_0|cmd_mux_002|saved_grant [0]) # (\mm_interconnect_0|cmd_mux_002|saved_grant [1]))))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datab(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|waitrequest~q ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|update_grant~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|update_grant~0 .lut_mask = 16'h0054;
defparam \mm_interconnect_0|cmd_mux_002|update_grant~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N18
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|update_grant~1 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|update_grant~1_combout  = (\mm_interconnect_0|cmd_mux_002|WideOr1~combout  & ((\mm_interconnect_0|cmd_mux_002|update_grant~0_combout ))) # (!\mm_interconnect_0|cmd_mux_002|WideOr1~combout  & 
// (!\mm_interconnect_0|cmd_mux_002|packet_in_progress~q ))

	.dataa(\mm_interconnect_0|cmd_mux_002|WideOr1~combout ),
	.datab(\mm_interconnect_0|cmd_mux_002|packet_in_progress~q ),
	.datac(gnd),
	.datad(\mm_interconnect_0|cmd_mux_002|update_grant~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|update_grant~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|update_grant~1 .lut_mask = 16'hBB11;
defparam \mm_interconnect_0|cmd_mux_002|update_grant~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N28
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout  = (\mm_interconnect_0|cmd_mux_002|update_grant~1_combout  & ((\mm_interconnect_0|cmd_demux|src2_valid~0_combout ) # (\mm_interconnect_0|cmd_demux_001|src0_valid~0_combout )))

	.dataa(\mm_interconnect_0|cmd_demux|src2_valid~0_combout ),
	.datab(gnd),
	.datac(\mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ),
	.datad(\mm_interconnect_0|cmd_mux_002|update_grant~1_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0 .lut_mask = 16'hFA00;
defparam \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N27
dffeas \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N9
dffeas \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N8
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|arb|grant[0]~0 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout  = (\mm_interconnect_0|cmd_demux|src2_valid~0_combout  & (((!\mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  & \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [1])) # 
// (!\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [0])))

	.dataa(\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [0]),
	.datab(\mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ),
	.datac(\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [1]),
	.datad(\mm_interconnect_0|cmd_demux|src2_valid~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|arb|grant[0]~0 .lut_mask = 16'h7500;
defparam \mm_interconnect_0|cmd_mux_002|arb|grant[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N9
dffeas \mm_interconnect_0|cmd_mux_002|saved_grant[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm_interconnect_0|cmd_mux_002|update_grant~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|saved_grant[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cmd_mux_002|saved_grant[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N26
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_data[44] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_data [44] = (\mm_interconnect_0|cmd_mux_002|saved_grant [1] & ((\cpu|cpu|ic_fill_line [3]) # ((\mm_interconnect_0|cmd_mux_002|saved_grant [0] & \cpu|cpu|d_address_line_field [3])))) # 
// (!\mm_interconnect_0|cmd_mux_002|saved_grant [1] & (\mm_interconnect_0|cmd_mux_002|saved_grant [0] & ((\cpu|cpu|d_address_line_field [3]))))

	.dataa(\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datab(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(\cpu|cpu|ic_fill_line [3]),
	.datad(\cpu|cpu|d_address_line_field [3]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_data [44]),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_data[44] .lut_mask = 16'hECA0;
defparam \mm_interconnect_0|cmd_mux_002|src_data[44] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N27
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_data [44]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address[6] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N4
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|Equal0~0 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address [6]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address [7]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address [5]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|Equal0~0 .lut_mask = 16'h0100;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N14
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|Equal1~0 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address [0]),
	.datab(gnd),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|Equal0~0_combout ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|Equal0~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|Equal1~0 .lut_mask = 16'hA000;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N4
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~26 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address [8]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~26 .lut_mask = 16'h8F80;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N5
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[5] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y34_N5
dffeas \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|readdata [5]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N0
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_data[5]~40 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_data[5]~40_combout  = (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ((\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [5]) # ((\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & 
// \mm_interconnect_0|rsp_mux_001|src_data[5]~27_combout )))) # (!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ((\mm_interconnect_0|rsp_mux_001|src_data[5]~27_combout ))))

	.dataa(\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [5]),
	.datad(\mm_interconnect_0|rsp_mux_001|src_data[5]~27_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_data[5]~40_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_data[5]~40 .lut_mask = 16'hECA0;
defparam \mm_interconnect_0|rsp_mux_001|src_data[5]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N1
dffeas \cpu|cpu|i_readdata_d1[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_mux_001|src_data[5]~40_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|i_readdata_d1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|i_readdata_d1[5] .is_wysiwyg = "true";
defparam \cpu|cpu|i_readdata_d1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y41_N11
dffeas \cpu|cpu|D_iw[22] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [22]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_iw [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_iw[22] .is_wysiwyg = "true";
defparam \cpu|cpu|D_iw[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N18
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[2]~140 (
	.dataa(\cpu|cpu|Equal314~0_combout ),
	.datab(gnd),
	.datac(\cpu|cpu|E_src2[2]~23_combout ),
	.datad(\cpu|cpu|D_iw [22]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[2]~140_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[2]~140 .lut_mask = 16'hF050;
defparam \cpu|cpu|D_src2_reg[2]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N19
dffeas \cpu|cpu|E_src2_reg[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_src2_reg[2]~140_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2_reg[2] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N0
cycloneive_lcell_comb \cpu|cpu|M_st_data[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|E_src2_reg [2]),
	.cin(gnd),
	.combout(\cpu|cpu|M_st_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_st_data[2]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|M_st_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N1
dffeas \cpu|cpu|M_st_data[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_st_data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_st_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_st_data[2] .is_wysiwyg = "true";
defparam \cpu|cpu|M_st_data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y38_N17
dffeas \cpu|cpu|A_st_data[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_st_data [2]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_st_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_st_data[2] .is_wysiwyg = "true";
defparam \cpu|cpu|A_st_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N0
cycloneive_lcell_comb \cpu|cpu|d_writedata[2]~2 (
	.dataa(\cpu|cpu|A_mem_bypass_pending~combout ),
	.datab(\cpu|cpu|A_st_data [2]),
	.datac(gnd),
	.datad(\cpu|cpu|M_st_data [2]),
	.cin(gnd),
	.combout(\cpu|cpu|d_writedata[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_writedata[2]~2 .lut_mask = 16'hDD88;
defparam \cpu|cpu|d_writedata[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N1
dffeas \cpu|cpu|d_writedata[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_writedata[2]~2_combout ),
	.asdata(\cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|q_b [2]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|A_dc_wb_update_av_writedata~combout ),
	.ena(\cpu|cpu|d_writedata[23]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_writedata[2] .is_wysiwyg = "true";
defparam \cpu|cpu|d_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N0
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_003|src_payload~30 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_payload~30_combout  = (\mm_interconnect_0|cmd_mux_003|saved_grant [0] & \cpu|cpu|d_writedata [2])

	.dataa(\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(\cpu|cpu|d_writedata [2]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_payload~30_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_payload~30 .lut_mask = 16'h8888;
defparam \mm_interconnect_0|cmd_mux_003|src_payload~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y19_N0
cycloneive_ram_block \onchip_ram|the_altsyncram|auto_generated|ram_block1a2 (
	.portawe(\onchip_ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\onchip_ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mm_interconnect_0|cmd_mux_003|src_payload~30_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_003|src_data [50],\mm_interconnect_0|cmd_mux_003|src_data [49],\mm_interconnect_0|cmd_mux_003|src_data [48],\mm_interconnect_0|cmd_mux_003|src_data [47],\mm_interconnect_0|cmd_mux_003|src_data [46],\mm_interconnect_0|cmd_mux_003|src_data [45],
\mm_interconnect_0|cmd_mux_003|src_data [44],\mm_interconnect_0|cmd_mux_003|src_data [43],\mm_interconnect_0|cmd_mux_003|src_data [42],\mm_interconnect_0|cmd_mux_003|src_data [41],\mm_interconnect_0|cmd_mux_003|src_data [40],\mm_interconnect_0|cmd_mux_003|src_data [39],
\mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_ram|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a2 .clk0_input_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a2 .init_file = "Nios_onchip_ram.hex";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a2 .logical_ram_name = "Nios_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|ALTSYNCRAM";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_byte_enable_mask_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_byte_size = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 10240;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N6
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_data[2]~30 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_data[2]~30_combout  = (\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\onchip_ram|the_altsyncram|auto_generated|ram_block1a34 ))) # (!\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\onchip_ram|the_altsyncram|auto_generated|ram_block1a2~portadataout ))

	.dataa(gnd),
	.datab(\onchip_ram|the_altsyncram|auto_generated|ram_block1a2~portadataout ),
	.datac(\onchip_ram|the_altsyncram|auto_generated|ram_block1a34 ),
	.datad(\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_data[2]~30_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_data[2]~30 .lut_mask = 16'hF0CC;
defparam \mm_interconnect_0|rsp_mux_001|src_data[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N14
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_data[2]~37 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_data[2]~37_combout  = (\mm_interconnect_0|rsp_mux_001|src_data[2]~30_combout  & ((\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ) # ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [2])))) # (!\mm_interconnect_0|rsp_mux_001|src_data[2]~30_combout  & (((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [2]))))

	.dataa(\mm_interconnect_0|rsp_mux_001|src_data[2]~30_combout ),
	.datab(\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datac(\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [2]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_data[2]~37_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_data[2]~37 .lut_mask = 16'hF888;
defparam \mm_interconnect_0|rsp_mux_001|src_data[2]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N15
dffeas \cpu|cpu|i_readdata_d1[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_mux_001|src_data[2]~37_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|i_readdata_d1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|i_readdata_d1[2] .is_wysiwyg = "true";
defparam \cpu|cpu|i_readdata_d1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y41_N31
dffeas \cpu|cpu|D_iw[25] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [25]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_iw [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_iw[25] .is_wysiwyg = "true";
defparam \cpu|cpu|D_iw[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N30
cycloneive_lcell_comb \cpu|cpu|Equal314~0 (
	.dataa(\cpu|cpu|D_iw [25]),
	.datab(\cpu|cpu|D_iw [23]),
	.datac(\cpu|cpu|D_iw [24]),
	.datad(\cpu|cpu|D_iw [26]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal314~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal314~0 .lut_mask = 16'h0001;
defparam \cpu|cpu|Equal314~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N0
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[1]~139 (
	.dataa(\cpu|cpu|Equal314~0_combout ),
	.datab(gnd),
	.datac(\cpu|cpu|E_src2[1]~22_combout ),
	.datad(\cpu|cpu|D_iw [22]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[1]~139_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[1]~139 .lut_mask = 16'hF050;
defparam \cpu|cpu|D_src2_reg[1]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N1
dffeas \cpu|cpu|E_src2_reg[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_src2_reg[1]~139_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2_reg[1] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y39_N5
dffeas \cpu|cpu|M_st_data[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|E_src2_reg [1]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_st_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_st_data[1] .is_wysiwyg = "true";
defparam \cpu|cpu|M_st_data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y39_N21
dffeas \cpu|cpu|A_st_data[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_st_data [1]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_st_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_st_data[1] .is_wysiwyg = "true";
defparam \cpu|cpu|A_st_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N0
cycloneive_lcell_comb \cpu|cpu|d_writedata[1]~1 (
	.dataa(\cpu|cpu|A_st_data [1]),
	.datab(\cpu|cpu|A_mem_bypass_pending~combout ),
	.datac(gnd),
	.datad(\cpu|cpu|M_st_data [1]),
	.cin(gnd),
	.combout(\cpu|cpu|d_writedata[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_writedata[1]~1 .lut_mask = 16'hBB88;
defparam \cpu|cpu|d_writedata[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N1
dffeas \cpu|cpu|d_writedata[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_writedata[1]~1_combout ),
	.asdata(\cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|q_b [1]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|A_dc_wb_update_av_writedata~combout ),
	.ena(\cpu|cpu|d_writedata[23]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_writedata[1] .is_wysiwyg = "true";
defparam \cpu|cpu|d_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N0
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_003|src_payload~31 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_payload~31_combout  = (\mm_interconnect_0|cmd_mux_003|saved_grant [0] & \cpu|cpu|d_writedata [1])

	.dataa(\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|d_writedata [1]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_payload~31_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_payload~31 .lut_mask = 16'hAA00;
defparam \mm_interconnect_0|cmd_mux_003|src_payload~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y26_N0
cycloneive_ram_block \onchip_ram|the_altsyncram|auto_generated|ram_block1a1 (
	.portawe(\onchip_ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\onchip_ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mm_interconnect_0|cmd_mux_003|src_payload~31_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_003|src_data [50],\mm_interconnect_0|cmd_mux_003|src_data [49],\mm_interconnect_0|cmd_mux_003|src_data [48],\mm_interconnect_0|cmd_mux_003|src_data [47],\mm_interconnect_0|cmd_mux_003|src_data [46],\mm_interconnect_0|cmd_mux_003|src_data [45],
\mm_interconnect_0|cmd_mux_003|src_data [44],\mm_interconnect_0|cmd_mux_003|src_data [43],\mm_interconnect_0|cmd_mux_003|src_data [42],\mm_interconnect_0|cmd_mux_003|src_data [41],\mm_interconnect_0|cmd_mux_003|src_data [40],\mm_interconnect_0|cmd_mux_003|src_data [39],
\mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_ram|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a1 .clk0_input_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a1 .init_file = "Nios_onchip_ram.hex";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a1 .logical_ram_name = "Nios_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|ALTSYNCRAM";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_byte_enable_mask_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_byte_size = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 10240;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N4
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_data[1]~31 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_data[1]~31_combout  = (\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0] & (\onchip_ram|the_altsyncram|auto_generated|ram_block1a33~portadataout )) # (!\onchip_ram|the_altsyncram|auto_generated|address_reg_a 
// [0] & ((\onchip_ram|the_altsyncram|auto_generated|ram_block1a1~portadataout )))

	.dataa(\onchip_ram|the_altsyncram|auto_generated|ram_block1a33~portadataout ),
	.datab(\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(gnd),
	.datad(\onchip_ram|the_altsyncram|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_data[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_data[1]~31 .lut_mask = 16'hBB88;
defparam \mm_interconnect_0|rsp_mux_001|src_data[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N24
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_data[1]~38 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_data[1]~38_combout  = (\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ((\mm_interconnect_0|rsp_mux_001|src_data[1]~31_combout ) # ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [1])))) # (!\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// ((\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [1]))))

	.dataa(\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datab(\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datac(\mm_interconnect_0|rsp_mux_001|src_data[1]~31_combout ),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [1]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_data[1]~38_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_data[1]~38 .lut_mask = 16'hECA0;
defparam \mm_interconnect_0|rsp_mux_001|src_data[1]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N25
dffeas \cpu|cpu|i_readdata_d1[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_mux_001|src_data[1]~38_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|i_readdata_d1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|i_readdata_d1[1] .is_wysiwyg = "true";
defparam \cpu|cpu|i_readdata_d1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N10
cycloneive_lcell_comb \cpu|cpu|A_regnum_b_cmp_F~1 (
	.dataa(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [24]),
	.datab(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [25]),
	.datac(\cpu|cpu|A_dst_regnum~2_combout ),
	.datad(\cpu|cpu|A_dst_regnum~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_regnum_b_cmp_F~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_regnum_b_cmp_F~1 .lut_mask = 16'h8421;
defparam \cpu|cpu|A_regnum_b_cmp_F~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N20
cycloneive_lcell_comb \cpu|cpu|Equal311~0 (
	.dataa(\cpu|cpu|A_exc_any~q ),
	.datab(\cpu|cpu|A_exc_break~q ),
	.datac(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [26]),
	.datad(\cpu|cpu|A_dst_regnum_from_M [4]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal311~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal311~0 .lut_mask = 16'h0F1E;
defparam \cpu|cpu|Equal311~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N28
cycloneive_lcell_comb \cpu|cpu|A_regnum_b_cmp_F~0 (
	.dataa(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [22]),
	.datab(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [23]),
	.datac(\cpu|cpu|A_dst_regnum~0_combout ),
	.datad(\cpu|cpu|A_dst_regnum~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_regnum_b_cmp_F~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_regnum_b_cmp_F~0 .lut_mask = 16'h8421;
defparam \cpu|cpu|A_regnum_b_cmp_F~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N30
cycloneive_lcell_comb \cpu|cpu|A_regnum_b_cmp_F (
	.dataa(\cpu|cpu|A_regnum_b_cmp_F~1_combout ),
	.datab(\cpu|cpu|Equal311~0_combout ),
	.datac(\cpu|cpu|A_wr_dst_reg~0_combout ),
	.datad(\cpu|cpu|A_regnum_b_cmp_F~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_regnum_b_cmp_F~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_regnum_b_cmp_F .lut_mask = 16'h2000;
defparam \cpu|cpu|A_regnum_b_cmp_F .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N0
cycloneive_lcell_comb \cpu|cpu|W_regnum_b_cmp_D~feeder (
	.dataa(\cpu|cpu|A_regnum_b_cmp_F~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|W_regnum_b_cmp_D~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_regnum_b_cmp_D~feeder .lut_mask = 16'hAAAA;
defparam \cpu|cpu|W_regnum_b_cmp_D~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N1
dffeas \cpu|cpu|W_regnum_b_cmp_D (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|W_regnum_b_cmp_D~feeder_combout ),
	.asdata(\cpu|cpu|A_regnum_b_cmp_D~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|F_stall~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_regnum_b_cmp_D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_regnum_b_cmp_D .is_wysiwyg = "true";
defparam \cpu|cpu|W_regnum_b_cmp_D .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N10
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[23]~25 (
	.dataa(\cpu|cpu|W_regnum_b_cmp_D~q ),
	.datab(\cpu|cpu|A_regnum_b_cmp_D~q ),
	.datac(\cpu|cpu|D_ctrl_b_is_dst~q ),
	.datad(\cpu|cpu|M_regnum_b_cmp_D~q ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[23]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[23]~25 .lut_mask = 16'h0F02;
defparam \cpu|cpu|D_src2_reg[23]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y46_N17
dffeas \cpu|cpu|W_wr_data[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|A_wr_data_unfiltered[1]~110_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_wr_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_wr_data[1] .is_wysiwyg = "true";
defparam \cpu|cpu|W_wr_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N16
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[1]~114 (
	.dataa(\cpu|cpu|D_src2_reg[23]~25_combout ),
	.datab(\cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datac(\cpu|cpu|A_wr_data_unfiltered[1]~110_combout ),
	.datad(\cpu|cpu|D_src2_reg[23]~24_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[1]~114_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[1]~114 .lut_mask = 16'hEE50;
defparam \cpu|cpu|D_src2_reg[1]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N10
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[1]~115 (
	.dataa(\cpu|cpu|D_src2_reg[23]~25_combout ),
	.datab(\cpu|cpu|W_wr_data [1]),
	.datac(\cpu|cpu|D_src2_reg[1]~114_combout ),
	.datad(\cpu|cpu|M_alu_result [1]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[1]~115_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[1]~115 .lut_mask = 16'hDAD0;
defparam \cpu|cpu|D_src2_reg[1]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N26
cycloneive_lcell_comb \cpu|cpu|E_src2[1]~22 (
	.dataa(\cpu|cpu|D_src2_reg[1]~115_combout ),
	.datab(\cpu|cpu|E_alu_result [1]),
	.datac(gnd),
	.datad(\cpu|cpu|D_src2_hazard_E~combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_src2[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src2[1]~22 .lut_mask = 16'hCCAA;
defparam \cpu|cpu|E_src2[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y44_N27
dffeas \cpu|cpu|E_src2[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_src2[1]~22_combout ),
	.asdata(\cpu|cpu|D_iw [7]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|D_src2[0]~3_combout ),
	.sload(\cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2[1] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N20
cycloneive_lcell_comb \cpu|cpu|E_logic_result[1]~22 (
	.dataa(\cpu|cpu|E_logic_op [1]),
	.datab(\cpu|cpu|E_src2 [1]),
	.datac(\cpu|cpu|E_logic_op [0]),
	.datad(\cpu|cpu|E_src1[1]~_Duplicate_2_q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_logic_result[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_logic_result[1]~22 .lut_mask = 16'h6A89;
defparam \cpu|cpu|E_logic_result[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N10
cycloneive_lcell_comb \cpu|cpu|E_alu_result[1] (
	.dataa(\cpu|cpu|Add8~36_combout ),
	.datab(\cpu|cpu|E_alu_result~0_combout ),
	.datac(\cpu|cpu|E_ctrl_logic~q ),
	.datad(\cpu|cpu|E_logic_result[1]~22_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_alu_result [1]),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_alu_result[1] .lut_mask = 16'hF222;
defparam \cpu|cpu|E_alu_result[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N28
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[1]~92 (
	.dataa(\cpu|cpu|A_wr_data_unfiltered[1]~110_combout ),
	.datab(\cpu|cpu|E_src1[7]~1_combout ),
	.datac(\cpu|cpu|E_src1[7]~0_combout ),
	.datad(\cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [1]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[1]~92_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[1]~92 .lut_mask = 16'hF2C2;
defparam \cpu|cpu|D_src1_reg[1]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N14
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[1]~93 (
	.dataa(\cpu|cpu|D_src1_reg[1]~92_combout ),
	.datab(\cpu|cpu|W_wr_data [1]),
	.datac(\cpu|cpu|E_src1[7]~1_combout ),
	.datad(\cpu|cpu|M_alu_result [1]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[1]~93_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[1]~93 .lut_mask = 16'hDA8A;
defparam \cpu|cpu|D_src1_reg[1]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N28
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[1]~94 (
	.dataa(\cpu|cpu|D_src1_reg[31]~1_combout ),
	.datab(\cpu|cpu|D_src1_reg[31]~0_combout ),
	.datac(\cpu|cpu|E_alu_result [1]),
	.datad(\cpu|cpu|D_src1_reg[1]~93_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[1]~94_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[1]~94 .lut_mask = 16'hECA0;
defparam \cpu|cpu|D_src1_reg[1]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y48_N29
dffeas \cpu|cpu|E_src1[1]~_Duplicate_2 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_src1_reg[1]~94_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src1[1]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src1[1]~_Duplicate_2 .is_wysiwyg = "true";
defparam \cpu|cpu|E_src1[1]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y42_N15
dffeas \cpu|cpu|M_mem_baddr[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|Add8~36_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_mem_baddr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_mem_baddr[1] .is_wysiwyg = "true";
defparam \cpu|cpu|M_mem_baddr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N0
cycloneive_lcell_comb \cpu|cpu|M_ld_align_sh16~0 (
	.dataa(\cpu|cpu|M_ctrl_ld8~q ),
	.datab(\cpu|cpu|M_ctrl_ld16~q ),
	.datac(\cpu|cpu|M_exc_any~combout ),
	.datad(\cpu|cpu|M_mem_baddr [1]),
	.cin(gnd),
	.combout(\cpu|cpu|M_ld_align_sh16~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_ld_align_sh16~0 .lut_mask = 16'h0E00;
defparam \cpu|cpu|M_ld_align_sh16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N1
dffeas \cpu|cpu|A_ld_align_sh16 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_ld_align_sh16~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_ld_align_sh16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_ld_align_sh16 .is_wysiwyg = "true";
defparam \cpu|cpu|A_ld_align_sh16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N8
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[7]~1 (
	.dataa(gnd),
	.datab(\cpu|cpu|A_ld_align_sh16~q ),
	.datac(\cpu|cpu|A_wr_data_unfiltered[7]~0_combout ),
	.datad(\cpu|cpu|A_ld_align_sh8~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[7]~1 .lut_mask = 16'hF0C0;
defparam \cpu|cpu|A_wr_data_unfiltered[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y43_N21
dffeas \cpu|cpu|A_mul_cell_p1[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [6]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mul_cell_p1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mul_cell_p1[6] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mul_cell_p1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N20
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[6]~87 (
	.dataa(\cpu|cpu|A_wr_data_unfiltered[7]~1_combout ),
	.datab(\cpu|cpu|A_wr_data_unfiltered[7]~2_combout ),
	.datac(\cpu|cpu|A_mul_cell_p1 [6]),
	.datad(\cpu|cpu|A_inst_result [6]),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[6]~87_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[6]~87 .lut_mask = 16'hD9C8;
defparam \cpu|cpu|A_wr_data_unfiltered[6]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N22
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[6]~88 (
	.dataa(\cpu|cpu|A_wr_data_unfiltered[7]~1_combout ),
	.datab(\cpu|cpu|A_data_ram_ld16_data[14]~2_combout ),
	.datac(\cpu|cpu|A_inst_result [22]),
	.datad(\cpu|cpu|A_wr_data_unfiltered[6]~87_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[6]~88_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[6]~88 .lut_mask = 16'hDDA0;
defparam \cpu|cpu|A_wr_data_unfiltered[6]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N10
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~104 (
	.dataa(\cpu|cpu|M_rot_rn [3]),
	.datab(\cpu|cpu|M_rot_prestep2 [22]),
	.datac(\cpu|cpu|M_rot_prestep2 [14]),
	.datad(\cpu|cpu|M_rot_rn [4]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~104_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~104 .lut_mask = 16'hE400;
defparam \cpu|cpu|A_shift_rot_result~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N4
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~105 (
	.dataa(\cpu|cpu|M_rot_rn [3]),
	.datab(\cpu|cpu|M_rot_prestep2 [6]),
	.datac(\cpu|cpu|M_rot_prestep2 [30]),
	.datad(\cpu|cpu|M_rot_rn [4]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~105_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~105 .lut_mask = 16'h00E4;
defparam \cpu|cpu|A_shift_rot_result~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N16
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~106 (
	.dataa(\cpu|cpu|M_rot_pass0~q ),
	.datab(gnd),
	.datac(\cpu|cpu|M_rot_mask [6]),
	.datad(\cpu|cpu|M_rot_sel_fill0~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~106_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~106 .lut_mask = 16'h5550;
defparam \cpu|cpu|A_shift_rot_result~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N6
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~107 (
	.dataa(\cpu|cpu|A_shift_rot_result~104_combout ),
	.datab(\cpu|cpu|A_shift_rot_result~105_combout ),
	.datac(\cpu|cpu|M_rot_fill_bit~q ),
	.datad(\cpu|cpu|A_shift_rot_result~106_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~107_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~107 .lut_mask = 16'hF0EE;
defparam \cpu|cpu|A_shift_rot_result~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N7
dffeas \cpu|cpu|A_shift_rot_result[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_shift_rot_result~107_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_shift_rot_result [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result[6] .is_wysiwyg = "true";
defparam \cpu|cpu|A_shift_rot_result[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N20
cycloneive_lcell_comb \cpu|cpu|A_slow_inst_result[6]~6 (
	.dataa(\cpu|cpu|d_readdata_d1 [22]),
	.datab(\cpu|cpu|A_ld_align_sh16~q ),
	.datac(gnd),
	.datad(\cpu|cpu|d_readdata_d1 [6]),
	.cin(gnd),
	.combout(\cpu|cpu|A_slow_inst_result[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_slow_inst_result[6]~6 .lut_mask = 16'hBB88;
defparam \cpu|cpu|A_slow_inst_result[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y42_N21
dffeas \cpu|cpu|A_slow_inst_result[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_slow_inst_result[6]~6_combout ),
	.asdata(\cpu|cpu|A_slow_inst_result[14]~11_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|A_ld_align_sh8~q ),
	.ena(\cpu|cpu|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_slow_inst_result [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_slow_inst_result[6] .is_wysiwyg = "true";
defparam \cpu|cpu|A_slow_inst_result[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N16
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[6]~89 (
	.dataa(\cpu|cpu|A_shift_rot_result [6]),
	.datab(gnd),
	.datac(\cpu|cpu|A_ctrl_shift_rot~q ),
	.datad(\cpu|cpu|A_slow_inst_result [6]),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[6]~89_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[6]~89 .lut_mask = 16'hAFA0;
defparam \cpu|cpu|A_wr_data_unfiltered[6]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N16
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[6]~90 (
	.dataa(\cpu|cpu|A_wr_data_unfiltered[6]~88_combout ),
	.datab(gnd),
	.datac(\cpu|cpu|A_wr_data_unfiltered[6]~89_combout ),
	.datad(\cpu|cpu|A_wr_data_unfiltered[7]~6_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[6]~90_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[6]~90 .lut_mask = 16'hAAF0;
defparam \cpu|cpu|A_wr_data_unfiltered[6]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N22
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[6]~77 (
	.dataa(\cpu|cpu|E_src1[7]~1_combout ),
	.datab(\cpu|cpu|M_alu_result [6]),
	.datac(\cpu|cpu|E_src1[7]~0_combout ),
	.datad(\cpu|cpu|A_wr_data_unfiltered[6]~90_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[6]~77_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[6]~77 .lut_mask = 16'hADA8;
defparam \cpu|cpu|D_src1_reg[6]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y45_N17
dffeas \cpu|cpu|W_wr_data[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_wr_data_unfiltered[6]~90_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_wr_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_wr_data[6] .is_wysiwyg = "true";
defparam \cpu|cpu|W_wr_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N0
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[6]~78 (
	.dataa(\cpu|cpu|D_src1_reg[6]~77_combout ),
	.datab(\cpu|cpu|E_src1[7]~0_combout ),
	.datac(\cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6]),
	.datad(\cpu|cpu|W_wr_data [6]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[6]~78_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[6]~78 .lut_mask = 16'hEA62;
defparam \cpu|cpu|D_src1_reg[6]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N8
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[6]~79 (
	.dataa(\cpu|cpu|D_src1_reg[31]~0_combout ),
	.datab(\cpu|cpu|D_src1_reg[31]~1_combout ),
	.datac(\cpu|cpu|E_alu_result [6]),
	.datad(\cpu|cpu|D_src1_reg[6]~78_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[6]~79_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[6]~79 .lut_mask = 16'hEAC0;
defparam \cpu|cpu|D_src1_reg[6]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y45_N9
dffeas \cpu|cpu|E_src1[6]~_Duplicate_2 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_src1_reg[6]~79_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src1[6]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src1[6]~_Duplicate_2 .is_wysiwyg = "true";
defparam \cpu|cpu|E_src1[6]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y42_N17
dffeas \cpu|cpu|D_pc_plus_one[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|F_pc_plus_one[4]~8_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_pc_plus_one [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_pc_plus_one[4] .is_wysiwyg = "true";
defparam \cpu|cpu|D_pc_plus_one[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N14
cycloneive_lcell_comb \cpu|cpu|D_extra_pc[4]~11 (
	.dataa(\cpu|cpu|D_br_taken_waddr_partial [4]),
	.datab(\cpu|cpu|E_ctrl_br_cond_nxt~1_combout ),
	.datac(\cpu|cpu|D_bht_data [1]),
	.datad(\cpu|cpu|D_pc_plus_one [4]),
	.cin(gnd),
	.combout(\cpu|cpu|D_extra_pc[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_extra_pc[4]~11 .lut_mask = 16'hBF80;
defparam \cpu|cpu|D_extra_pc[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N15
dffeas \cpu|cpu|E_extra_pc[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_extra_pc[4]~11_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_extra_pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_extra_pc[4] .is_wysiwyg = "true";
defparam \cpu|cpu|E_extra_pc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N28
cycloneive_lcell_comb \cpu|cpu|E_alu_result[6]~13 (
	.dataa(\cpu|cpu|Add8~46_combout ),
	.datab(\cpu|cpu|E_extra_pc [4]),
	.datac(\cpu|cpu|E_alu_result~0_combout ),
	.datad(\cpu|cpu|E_ctrl_retaddr~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_alu_result[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_alu_result[6]~13 .lut_mask = 16'hCE0A;
defparam \cpu|cpu|E_alu_result[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N30
cycloneive_lcell_comb \cpu|cpu|E_alu_result[6] (
	.dataa(\cpu|cpu|E_alu_result[6]~13_combout ),
	.datab(\cpu|cpu|E_ctrl_logic~q ),
	.datac(\cpu|cpu|E_logic_result[6]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|E_alu_result [6]),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_alu_result[6] .lut_mask = 16'hEAEA;
defparam \cpu|cpu|E_alu_result[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N10
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[6]~104 (
	.dataa(\cpu|cpu|D_src2_reg[23]~25_combout ),
	.datab(\cpu|cpu|D_src2_reg[23]~24_combout ),
	.datac(\cpu|cpu|M_alu_result [6]),
	.datad(\cpu|cpu|A_wr_data_unfiltered[6]~90_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[6]~104_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[6]~104 .lut_mask = 16'hB9A8;
defparam \cpu|cpu|D_src2_reg[6]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N4
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[6]~105 (
	.dataa(\cpu|cpu|D_src2_reg[6]~104_combout ),
	.datab(\cpu|cpu|W_wr_data [6]),
	.datac(\cpu|cpu|D_src2_reg[23]~24_combout ),
	.datad(\cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[6]~105_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[6]~105 .lut_mask = 16'hDA8A;
defparam \cpu|cpu|D_src2_reg[6]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N20
cycloneive_lcell_comb \cpu|cpu|E_src2[6]~27 (
	.dataa(\cpu|cpu|E_alu_result [6]),
	.datab(\cpu|cpu|D_src2_reg[6]~105_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|D_src2_hazard_E~combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_src2[6]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src2[6]~27 .lut_mask = 16'hAACC;
defparam \cpu|cpu|E_src2[6]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N2
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[6]~144 (
	.dataa(\cpu|cpu|E_src2[6]~27_combout ),
	.datab(gnd),
	.datac(\cpu|cpu|Equal314~0_combout ),
	.datad(\cpu|cpu|D_iw [22]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[6]~144_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[6]~144 .lut_mask = 16'hAA0A;
defparam \cpu|cpu|D_src2_reg[6]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N3
dffeas \cpu|cpu|E_src2_reg[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_src2_reg[6]~144_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2_reg[6] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N30
cycloneive_lcell_comb \cpu|cpu|M_st_data[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|E_src2_reg [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|M_st_data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_st_data[6]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|cpu|M_st_data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N31
dffeas \cpu|cpu|M_st_data[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_st_data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_st_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_st_data[6] .is_wysiwyg = "true";
defparam \cpu|cpu|M_st_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N30
cycloneive_lcell_comb \cpu|cpu|d_writedata[6]~6 (
	.dataa(\cpu|cpu|A_mem_bypass_pending~combout ),
	.datab(\cpu|cpu|M_st_data [6]),
	.datac(gnd),
	.datad(\cpu|cpu|A_st_data [6]),
	.cin(gnd),
	.combout(\cpu|cpu|d_writedata[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_writedata[6]~6 .lut_mask = 16'hEE44;
defparam \cpu|cpu|d_writedata[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N31
dffeas \cpu|cpu|d_writedata[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_writedata[6]~6_combout ),
	.asdata(\cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|q_b [6]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|A_dc_wb_update_av_writedata~combout ),
	.ena(\cpu|cpu|d_writedata[23]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_writedata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_writedata[6] .is_wysiwyg = "true";
defparam \cpu|cpu|d_writedata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N28
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_003|src_payload~26 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_payload~26_combout  = (\mm_interconnect_0|cmd_mux_003|saved_grant [0] & \cpu|cpu|d_writedata [6])

	.dataa(\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(\cpu|cpu|d_writedata [6]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_payload~26_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_payload~26 .lut_mask = 16'h8888;
defparam \mm_interconnect_0|cmd_mux_003|src_payload~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y27_N0
cycloneive_ram_block \onchip_ram|the_altsyncram|auto_generated|ram_block1a6 (
	.portawe(\onchip_ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\onchip_ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mm_interconnect_0|cmd_mux_003|src_payload~26_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_003|src_data [50],\mm_interconnect_0|cmd_mux_003|src_data [49],\mm_interconnect_0|cmd_mux_003|src_data [48],\mm_interconnect_0|cmd_mux_003|src_data [47],\mm_interconnect_0|cmd_mux_003|src_data [46],\mm_interconnect_0|cmd_mux_003|src_data [45],
\mm_interconnect_0|cmd_mux_003|src_data [44],\mm_interconnect_0|cmd_mux_003|src_data [43],\mm_interconnect_0|cmd_mux_003|src_data [42],\mm_interconnect_0|cmd_mux_003|src_data [41],\mm_interconnect_0|cmd_mux_003|src_data [40],\mm_interconnect_0|cmd_mux_003|src_data [39],
\mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_ram|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a6 .clk0_input_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a6 .init_file = "Nios_onchip_ram.hex";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a6 .logical_ram_name = "Nios_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|ALTSYNCRAM";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_byte_enable_mask_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_byte_size = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 10240;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N26
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_data[6]~26 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_data[6]~26_combout  = (\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\onchip_ram|the_altsyncram|auto_generated|ram_block1a38 ))) # (!\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\onchip_ram|the_altsyncram|auto_generated|ram_block1a6~portadataout ))

	.dataa(gnd),
	.datab(\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\onchip_ram|the_altsyncram|auto_generated|ram_block1a6~portadataout ),
	.datad(\onchip_ram|the_altsyncram|auto_generated|ram_block1a38 ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_data[6]~26_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_data[6]~26 .lut_mask = 16'hFC30;
defparam \mm_interconnect_0|rsp_mux_001|src_data[6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N2
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_data[6]~63 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_data[6]~63_combout  = (\mm_interconnect_0|rsp_mux_001|src_data[6]~26_combout  & ((\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ) # ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [6])))) # (!\mm_interconnect_0|rsp_mux_001|src_data[6]~26_combout  & (((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// \mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [6]))))

	.dataa(\mm_interconnect_0|rsp_mux_001|src_data[6]~26_combout ),
	.datab(\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datac(\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [6]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_data[6]~63_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_data[6]~63 .lut_mask = 16'hF888;
defparam \mm_interconnect_0|rsp_mux_001|src_data[6]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N3
dffeas \cpu|cpu|i_readdata_d1[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_mux_001|src_data[6]~63_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|i_readdata_d1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|i_readdata_d1[6] .is_wysiwyg = "true";
defparam \cpu|cpu|i_readdata_d1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y40_N11
dffeas \cpu|cpu|D_br_taken_waddr_partial[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_br_taken_waddr_partial[0]~11_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_br_taken_waddr_partial [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_br_taken_waddr_partial[0] .is_wysiwyg = "true";
defparam \cpu|cpu|D_br_taken_waddr_partial[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N8
cycloneive_lcell_comb \cpu|cpu|D_extra_pc[0]~15 (
	.dataa(\cpu|cpu|D_bht_data [1]),
	.datab(\cpu|cpu|E_ctrl_br_cond_nxt~1_combout ),
	.datac(\cpu|cpu|D_pc_plus_one [0]),
	.datad(\cpu|cpu|D_br_taken_waddr_partial [0]),
	.cin(gnd),
	.combout(\cpu|cpu|D_extra_pc[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_extra_pc[0]~15 .lut_mask = 16'hF870;
defparam \cpu|cpu|D_extra_pc[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N9
dffeas \cpu|cpu|E_extra_pc[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_extra_pc[0]~15_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_extra_pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_extra_pc[0] .is_wysiwyg = "true";
defparam \cpu|cpu|E_extra_pc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N10
cycloneive_lcell_comb \cpu|cpu|E_alu_result[2]~17 (
	.dataa(\cpu|cpu|E_alu_result~0_combout ),
	.datab(\cpu|cpu|E_extra_pc [0]),
	.datac(\cpu|cpu|E_ctrl_retaddr~q ),
	.datad(\cpu|cpu|Add8~38_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_alu_result[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_alu_result[2]~17 .lut_mask = 16'hD5C0;
defparam \cpu|cpu|E_alu_result[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N16
cycloneive_lcell_comb \cpu|cpu|E_alu_result[2] (
	.dataa(\cpu|cpu|E_logic_result[2]~23_combout ),
	.datab(gnd),
	.datac(\cpu|cpu|E_ctrl_logic~q ),
	.datad(\cpu|cpu|E_alu_result[2]~17_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_alu_result [2]),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_alu_result[2] .lut_mask = 16'hFFA0;
defparam \cpu|cpu|E_alu_result[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y48_N17
dffeas \cpu|cpu|M_alu_result[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_alu_result [2]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_alu_result [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_alu_result[2] .is_wysiwyg = "true";
defparam \cpu|cpu|M_alu_result[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N2
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[2]~112 (
	.dataa(\cpu|cpu|M_alu_result [2]),
	.datab(\cpu|cpu|D_src2_reg[23]~25_combout ),
	.datac(\cpu|cpu|A_wr_data_unfiltered[2]~106_combout ),
	.datad(\cpu|cpu|D_src2_reg[23]~24_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[2]~112_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[2]~112 .lut_mask = 16'hCCB8;
defparam \cpu|cpu|D_src2_reg[2]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y44_N3
dffeas \cpu|cpu|W_wr_data[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|A_wr_data_unfiltered[2]~106_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_wr_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_wr_data[2] .is_wysiwyg = "true";
defparam \cpu|cpu|W_wr_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N10
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[2]~113 (
	.dataa(\cpu|cpu|D_src2_reg[2]~112_combout ),
	.datab(\cpu|cpu|W_wr_data [2]),
	.datac(\cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datad(\cpu|cpu|D_src2_reg[23]~24_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[2]~113_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[2]~113 .lut_mask = 16'hD8AA;
defparam \cpu|cpu|D_src2_reg[2]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N24
cycloneive_lcell_comb \cpu|cpu|E_src2[2]~23 (
	.dataa(\cpu|cpu|D_src2_reg[2]~113_combout ),
	.datab(\cpu|cpu|E_alu_result [2]),
	.datac(gnd),
	.datad(\cpu|cpu|D_src2_hazard_E~combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_src2[2]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src2[2]~23 .lut_mask = 16'hCCAA;
defparam \cpu|cpu|E_src2[2]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y44_N25
dffeas \cpu|cpu|E_src2[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_src2[2]~23_combout ),
	.asdata(\cpu|cpu|D_iw [8]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|D_src2[0]~3_combout ),
	.sload(\cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2[2] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N12
cycloneive_lcell_comb \cpu|cpu|Add8~29 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|E_ctrl_alu_subtract~q ),
	.datad(\cpu|cpu|E_src2 [2]),
	.cin(gnd),
	.combout(\cpu|cpu|Add8~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add8~29 .lut_mask = 16'h0FF0;
defparam \cpu|cpu|Add8~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y48_N21
dffeas \cpu|cpu|M_mem_baddr[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|Add8~38_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_mem_baddr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_mem_baddr[2] .is_wysiwyg = "true";
defparam \cpu|cpu|M_mem_baddr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y41_N27
dffeas \cpu|cpu|A_mem_baddr[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_mem_baddr [2]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mem_baddr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mem_baddr[2] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mem_baddr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N22
cycloneive_lcell_comb \cpu|cpu|d_address_offset_field_nxt[0]~5 (
	.dataa(\cpu|cpu|A_mem_baddr [2]),
	.datab(\cpu|cpu|A_dc_dcache_management_done_nxt~2_combout ),
	.datac(\cpu|cpu|A_ctrl_ld_st_bypass~q ),
	.datad(\cpu|cpu|M_mem_baddr [2]),
	.cin(gnd),
	.combout(\cpu|cpu|d_address_offset_field_nxt[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_address_offset_field_nxt[0]~5 .lut_mask = 16'hBF80;
defparam \cpu|cpu|d_address_offset_field_nxt[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N4
cycloneive_lcell_comb \jtag_uart|av_waitrequest~0 (
// Equation(s):
// \jtag_uart|av_waitrequest~0_combout  = (\cpu|cpu|d_write~q ) # (\cpu|cpu|d_read~q )

	.dataa(gnd),
	.datab(\cpu|cpu|d_write~q ),
	.datac(\cpu|cpu|d_read~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\jtag_uart|av_waitrequest~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|av_waitrequest~0 .lut_mask = 16'hFCFC;
defparam \jtag_uart|av_waitrequest~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N4
cycloneive_lcell_comb \cpu|cpu|d_address_offset_field_nxt[1]~1 (
	.dataa(\mm_interconnect_0|cpu_data_master_agent|av_waitrequest~combout ),
	.datab(\jtag_uart|av_waitrequest~0_combout ),
	.datac(\cpu|cpu|A_dc_fill_starting~0_combout ),
	.datad(\cpu|cpu|A_dc_wb_wr_starting~combout ),
	.cin(gnd),
	.combout(\cpu|cpu|d_address_offset_field_nxt[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_address_offset_field_nxt[1]~1 .lut_mask = 16'h000B;
defparam \cpu|cpu|d_address_offset_field_nxt[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N4
cycloneive_lcell_comb \cpu|cpu|d_address_offset_field_nxt[0]~6 (
	.dataa(\cpu|cpu|av_addr_accepted~combout ),
	.datab(\cpu|cpu|d_address_offset_field_nxt[0]~5_combout ),
	.datac(\cpu|cpu|d_address_offset_field [0]),
	.datad(\cpu|cpu|d_address_offset_field_nxt[1]~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|d_address_offset_field_nxt[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_address_offset_field_nxt[0]~6 .lut_mask = 16'hCE0A;
defparam \cpu|cpu|d_address_offset_field_nxt[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N30
cycloneive_lcell_comb \cpu|cpu|d_address_offset_field[1]~0 (
	.dataa(\cpu|cpu|A_dc_fill_active~q ),
	.datab(\cpu|cpu|A_dc_wb_wr_active~q ),
	.datac(\cpu|cpu|d_address_offset_field_nxt[1]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|d_address_offset_field[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_address_offset_field[1]~0 .lut_mask = 16'h1F1F;
defparam \cpu|cpu|d_address_offset_field[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N5
dffeas \cpu|cpu|d_address_offset_field[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_address_offset_field_nxt[0]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|d_address_offset_field[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_address_offset_field [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_address_offset_field[0] .is_wysiwyg = "true";
defparam \cpu|cpu|d_address_offset_field[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N26
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|src_data[38] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|src_data [38] = (\cpu|cpu|d_address_offset_field [0] & ((\mm_interconnect_0|cmd_mux_002|saved_grant [0]) # ((\mm_interconnect_0|cmd_mux_002|saved_grant [1] & \cpu|cpu|ic_fill_ap_offset [0])))) # 
// (!\cpu|cpu|d_address_offset_field [0] & (((\mm_interconnect_0|cmd_mux_002|saved_grant [1] & \cpu|cpu|ic_fill_ap_offset [0]))))

	.dataa(\cpu|cpu|d_address_offset_field [0]),
	.datab(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datad(\cpu|cpu|ic_fill_ap_offset [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|src_data [38]),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|src_data[38] .lut_mask = 16'hF888;
defparam \mm_interconnect_0|cmd_mux_002|src_data[38] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N27
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|src_data [38]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address[0] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N8
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|address [0]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|ociram_wr_en~0_combout ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|Equal0~0_combout ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|Equal0~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0 .lut_mask = 16'h4000;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N22
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|monitor_error~0 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|always1~0_combout ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|monitor_error~q ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|writedata [1]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|monitor_error~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|monitor_error~0 .lut_mask = 16'h3230;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|monitor_error~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N23
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|monitor_error (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|monitor_error~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|monitor_error~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|monitor_error .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|monitor_error .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N26
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~24 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|Mux37~0_combout ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [35]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|monitor_error~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~24 .lut_mask = 16'hE2C0;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y39_N27
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[34] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[30]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [34]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[34] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y39_N17
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[34] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [34]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [34]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[34] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N20
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_rd~0 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [34]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [17]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_rd~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_rd~0 .lut_mask = 16'h2700;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_rd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N6
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_rd~1 (
	.dataa(gnd),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_rd~q ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_rd~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_rd~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_rd~1 .lut_mask = 16'hFFC0;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_rd~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N7
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_rd (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_rd~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_rd~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_rd .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_rd .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N24
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_rd~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N25
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1 .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N24
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|cfgrom_readdata[16]~0 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg [3]),
	.datab(gnd),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg [4]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonAReg [2]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|cfgrom_readdata[16]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|cfgrom_readdata[16]~0 .lut_mask = 16'hAFFA;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|cfgrom_readdata[16]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N8
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[16]~3 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|cfgrom_readdata[16]~0_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|Nios_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[16]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[16]~3 .lut_mask = 16'hBB11;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[16]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N9
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[16]~3_combout ),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[16]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[16] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N12
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~7 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [16]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~7 .lut_mask = 16'hCC8C;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N13
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[16] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N28
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~33 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [16]),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg [16]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~33 .lut_mask = 16'hEE44;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N26
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~34 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~19_combout ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [18]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~33_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~34 .lut_mask = 16'hB3A0;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N27
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[30]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[17] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y37_N11
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[17] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N14
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~9 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [17]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~9 .lut_mask = 16'hF0B0;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N15
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[17] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N20
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~37 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg [17]),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [17]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~37 .lut_mask = 16'hDD88;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N30
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~38 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~37_combout ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~19_combout ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [19]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~38 .lut_mask = 16'hAE0C;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N31
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[30]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[18] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y37_N29
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[18] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[18] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N8
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|break_on_reset~0 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [18]),
	.datab(gnd),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|break_on_reset~q ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [19]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|break_on_reset~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|break_on_reset~0 .lut_mask = 16'hFF50;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|break_on_reset~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N9
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|break_on_reset (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|break_on_reset~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|break_on_reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|break_on_reset .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|break_on_reset .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N24
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|jtag_break~0 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|break_on_reset~q ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|jtag_break~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|jtag_break~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|jtag_break~0 .lut_mask = 16'hD8D8;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|jtag_break~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N0
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|jtag_break~1 (
	.dataa(gnd),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [21]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [20]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|jtag_break~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|jtag_break~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|jtag_break~1 .lut_mask = 16'hCFCC;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|jtag_break~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N25
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|jtag_break (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|jtag_break~0_combout ),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|jtag_break~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|jtag_break~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|jtag_break .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|jtag_break .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N10
cycloneive_lcell_comb \cpu|cpu|latched_oci_tb_hbreak_req_next~0 (
	.dataa(gnd),
	.datab(\cpu|cpu|hbreak_req~1_combout ),
	.datac(\cpu|cpu|latched_oci_tb_hbreak_req~q ),
	.datad(\cpu|cpu|W_debug_mode~q ),
	.cin(gnd),
	.combout(\cpu|cpu|latched_oci_tb_hbreak_req_next~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|latched_oci_tb_hbreak_req_next~0 .lut_mask = 16'h0CFC;
defparam \cpu|cpu|latched_oci_tb_hbreak_req_next~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N11
dffeas \cpu|cpu|latched_oci_tb_hbreak_req (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|latched_oci_tb_hbreak_req_next~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|latched_oci_tb_hbreak_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|latched_oci_tb_hbreak_req .is_wysiwyg = "true";
defparam \cpu|cpu|latched_oci_tb_hbreak_req .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N28
cycloneive_lcell_comb \cpu|cpu|hbreak_req~0 (
	.dataa(\cpu|cpu|W_debug_mode~q ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|jtag_break~q ),
	.datac(gnd),
	.datad(\cpu|cpu|latched_oci_tb_hbreak_req~q ),
	.cin(gnd),
	.combout(\cpu|cpu|hbreak_req~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|hbreak_req~0 .lut_mask = 16'h5544;
defparam \cpu|cpu|hbreak_req~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N24
cycloneive_lcell_comb \cpu|cpu|hbreak_req~1 (
	.dataa(\cpu|cpu|hbreak_req~0_combout ),
	.datab(gnd),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~q ),
	.datad(\cpu|cpu|wait_for_one_post_bret_inst~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|hbreak_req~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|hbreak_req~1 .lut_mask = 16'h0AAA;
defparam \cpu|cpu|hbreak_req~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N26
cycloneive_lcell_comb \cpu|cpu|M_inst_result[8]~1 (
	.dataa(\cpu|cpu|hbreak_req~1_combout ),
	.datab(\cpu|cpu|M_exc_any~0_combout ),
	.datac(\cpu|cpu|M_ctrl_rd_ctl_reg~q ),
	.datad(\cpu|cpu|M_norm_intr_req~q ),
	.cin(gnd),
	.combout(\cpu|cpu|M_inst_result[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_inst_result[8]~1 .lut_mask = 16'hFFFB;
defparam \cpu|cpu|M_inst_result[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N10
cycloneive_lcell_comb \cpu|cpu|M_inst_result[31]~8 (
	.dataa(\cpu|cpu|M_alu_result [31]),
	.datab(\cpu|cpu|M_inst_result[8]~1_combout ),
	.datac(\cpu|cpu|M_ctrl_ld~q ),
	.datad(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [31]),
	.cin(gnd),
	.combout(\cpu|cpu|M_inst_result[31]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_inst_result[31]~8 .lut_mask = 16'h3202;
defparam \cpu|cpu|M_inst_result[31]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N11
dffeas \cpu|cpu|A_inst_result[31] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_inst_result[31]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_inst_result [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_inst_result[31] .is_wysiwyg = "true";
defparam \cpu|cpu|A_inst_result[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N30
cycloneive_lcell_comb \cpu|cpu|A_mul_s1[15]~46 (
	.dataa(gnd),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [31]),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [15]),
	.cin(\cpu|cpu|A_mul_s1[14]~45 ),
	.combout(\cpu|cpu|A_mul_s1[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_mul_s1[15]~46 .lut_mask = 16'hC33C;
defparam \cpu|cpu|A_mul_s1[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y45_N31
dffeas \cpu|cpu|A_mul_s1[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_mul_s1[15]~46_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mul_s1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mul_s1[15] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mul_s1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N24
cycloneive_lcell_comb \cpu|cpu|A_mul_cell_p3[15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [15]),
	.cin(gnd),
	.combout(\cpu|cpu|A_mul_cell_p3[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_mul_cell_p3[15]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|A_mul_cell_p3[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y46_N25
dffeas \cpu|cpu|A_mul_cell_p3[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_mul_cell_p3[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mul_cell_p3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mul_cell_p3[15] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mul_cell_p3[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N30
cycloneive_lcell_comb \cpu|cpu|Add12~30 (
	.dataa(gnd),
	.datab(\cpu|cpu|A_mul_s1 [15]),
	.datac(gnd),
	.datad(\cpu|cpu|A_mul_cell_p3 [15]),
	.cin(\cpu|cpu|Add12~29 ),
	.combout(\cpu|cpu|Add12~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add12~30 .lut_mask = 16'hC33C;
defparam \cpu|cpu|Add12~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N20
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~4 (
	.dataa(\cpu|cpu|M_rot_prestep2 [31]),
	.datab(\cpu|cpu|M_rot_rn [4]),
	.datac(\cpu|cpu|M_rot_prestep2 [23]),
	.datad(\cpu|cpu|M_rot_rn [3]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~4 .lut_mask = 16'h3022;
defparam \cpu|cpu|A_shift_rot_result~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N14
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~5 (
	.dataa(\cpu|cpu|M_rot_prestep2 [15]),
	.datab(\cpu|cpu|M_rot_prestep2 [7]),
	.datac(\cpu|cpu|M_rot_rn [4]),
	.datad(\cpu|cpu|M_rot_rn [3]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~5 .lut_mask = 16'hC0A0;
defparam \cpu|cpu|A_shift_rot_result~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N20
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~6 (
	.dataa(\cpu|cpu|M_rot_sel_fill3~q ),
	.datab(\cpu|cpu|M_rot_pass3~q ),
	.datac(gnd),
	.datad(\cpu|cpu|M_rot_mask [7]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~6 .lut_mask = 16'h3322;
defparam \cpu|cpu|A_shift_rot_result~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N26
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~7 (
	.dataa(\cpu|cpu|M_rot_fill_bit~q ),
	.datab(\cpu|cpu|A_shift_rot_result~4_combout ),
	.datac(\cpu|cpu|A_shift_rot_result~5_combout ),
	.datad(\cpu|cpu|A_shift_rot_result~6_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~7 .lut_mask = 16'hAAFC;
defparam \cpu|cpu|A_shift_rot_result~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y43_N27
dffeas \cpu|cpu|A_shift_rot_result[31] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_shift_rot_result~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_shift_rot_result [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result[31] .is_wysiwyg = "true";
defparam \cpu|cpu|A_shift_rot_result[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N2
cycloneive_lcell_comb \cpu|cpu|A_slow_ld_byte3_data_aligned_nxt[7]~0 (
	.dataa(\cpu|cpu|d_readdata_d1 [31]),
	.datab(\cpu|cpu|A_slow_ld_data_sign_bit~2_combout ),
	.datac(\cpu|cpu|A_ctrl_ld_signed~q ),
	.datad(\cpu|cpu|A_ld_align_byte2_byte3_fill~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_slow_ld_byte3_data_aligned_nxt[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_slow_ld_byte3_data_aligned_nxt[7]~0 .lut_mask = 16'hC0AA;
defparam \cpu|cpu|A_slow_ld_byte3_data_aligned_nxt[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N3
dffeas \cpu|cpu|A_slow_inst_result[31] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_slow_ld_byte3_data_aligned_nxt[7]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_slow_inst_result [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_slow_inst_result[31] .is_wysiwyg = "true";
defparam \cpu|cpu|A_slow_inst_result[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N20
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[31]~10 (
	.dataa(\cpu|cpu|A_wr_data_unfiltered[12]~9_combout ),
	.datab(\cpu|cpu|A_shift_rot_result [31]),
	.datac(\cpu|cpu|A_wr_data_unfiltered[7]~6_combout ),
	.datad(\cpu|cpu|A_slow_inst_result [31]),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[31]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[31]~10 .lut_mask = 16'hADA8;
defparam \cpu|cpu|A_wr_data_unfiltered[31]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N22
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[31]~11 (
	.dataa(\cpu|cpu|A_inst_result [31]),
	.datab(\cpu|cpu|Add12~30_combout ),
	.datac(\cpu|cpu|A_wr_data_unfiltered[7]~6_combout ),
	.datad(\cpu|cpu|A_wr_data_unfiltered[31]~10_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[31]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[31]~11 .lut_mask = 16'hAFC0;
defparam \cpu|cpu|A_wr_data_unfiltered[31]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N26
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[31]~12 (
	.dataa(\cpu|cpu|A_ctrl_ld_signed~q ),
	.datab(\cpu|cpu|A_wr_data_unfiltered[31]~11_combout ),
	.datac(\cpu|cpu|A_data_ram_ld_align_sign_bit~q ),
	.datad(\cpu|cpu|A_wr_data_unfiltered[16]~8_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[31]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[31]~12 .lut_mask = 16'hA0CC;
defparam \cpu|cpu|A_wr_data_unfiltered[31]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y46_N17
dffeas \cpu|cpu|W_wr_data[31] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|A_wr_data_unfiltered[31]~12_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_wr_data [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_wr_data[31] .is_wysiwyg = "true";
defparam \cpu|cpu|W_wr_data[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N16
cycloneive_lcell_comb \cpu|cpu|E_src2[31]~32 (
	.dataa(\cpu|cpu|D_src2_reg[23]~25_combout ),
	.datab(\cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31]),
	.datac(\cpu|cpu|A_wr_data_unfiltered[31]~12_combout ),
	.datad(\cpu|cpu|D_src2_reg[23]~24_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_src2[31]~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src2[31]~32 .lut_mask = 16'h44FA;
defparam \cpu|cpu|E_src2[31]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N4
cycloneive_lcell_comb \cpu|cpu|E_src2[31]~33 (
	.dataa(\cpu|cpu|W_wr_data [31]),
	.datab(\cpu|cpu|D_src2_reg[23]~25_combout ),
	.datac(\cpu|cpu|M_alu_result [31]),
	.datad(\cpu|cpu|E_src2[31]~32_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_src2[31]~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src2[31]~33 .lut_mask = 16'hF388;
defparam \cpu|cpu|E_src2[31]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N8
cycloneive_lcell_comb \cpu|cpu|E_src2[31]~34 (
	.dataa(\cpu|cpu|E_ctrl_logic~q ),
	.datab(\cpu|cpu|E_logic_result[31]~19_combout ),
	.datac(\cpu|cpu|E_src2[31]~33_combout ),
	.datad(\cpu|cpu|D_src2_hazard_E~combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_src2[31]~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src2[31]~34 .lut_mask = 16'h88F0;
defparam \cpu|cpu|E_src2[31]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N16
cycloneive_lcell_comb \cpu|cpu|E_src2[31]~18 (
	.dataa(\cpu|cpu|E_alu_result~0_combout ),
	.datab(\cpu|cpu|D_src2_hazard_E~combout ),
	.datac(\cpu|cpu|E_src2[31]~34_combout ),
	.datad(\cpu|cpu|Add8~96_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_src2[31]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src2[31]~18 .lut_mask = 16'hF4F0;
defparam \cpu|cpu|E_src2[31]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N0
cycloneive_lcell_comb \cpu|cpu|E_src2[31]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|E_src2[31]~18_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_src2[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src2[31]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|E_src2[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y46_N1
dffeas \cpu|cpu|E_src2[31] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_src2[31]~feeder_combout ),
	.asdata(\cpu|cpu|D_iw [21]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|D_src2[16]~1_combout ),
	.sload(\cpu|cpu|D_ctrl_src2_choose_imm~q ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2[31] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N24
cycloneive_lcell_comb \cpu|cpu|E_logic_result[31]~19 (
	.dataa(\cpu|cpu|E_logic_op [0]),
	.datab(\cpu|cpu|E_src1[31]~_Duplicate_1_q ),
	.datac(\cpu|cpu|E_logic_op [1]),
	.datad(\cpu|cpu|E_src2 [31]),
	.cin(gnd),
	.combout(\cpu|cpu|E_logic_result[31]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_logic_result[31]~19 .lut_mask = 16'h78C1;
defparam \cpu|cpu|E_logic_result[31]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N6
cycloneive_lcell_comb \cpu|cpu|E_alu_result[31] (
	.dataa(\cpu|cpu|Add8~96_combout ),
	.datab(\cpu|cpu|E_ctrl_logic~q ),
	.datac(\cpu|cpu|E_alu_result~0_combout ),
	.datad(\cpu|cpu|E_logic_result[31]~19_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_alu_result [31]),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_alu_result[31] .lut_mask = 16'hCE0A;
defparam \cpu|cpu|E_alu_result[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N30
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[31]~2 (
	.dataa(\cpu|cpu|W_wr_data [31]),
	.datab(\cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [31]),
	.datac(\cpu|cpu|E_src1[7]~1_combout ),
	.datad(\cpu|cpu|E_src1[7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[31]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[31]~2 .lut_mask = 16'hACF0;
defparam \cpu|cpu|D_src1_reg[31]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N24
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[31]~3 (
	.dataa(\cpu|cpu|A_wr_data_unfiltered[31]~12_combout ),
	.datab(\cpu|cpu|M_alu_result [31]),
	.datac(\cpu|cpu|D_src1_reg[31]~2_combout ),
	.datad(\cpu|cpu|E_src1[7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[31]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[31]~3 .lut_mask = 16'hF0CA;
defparam \cpu|cpu|D_src1_reg[31]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N18
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[31]~4 (
	.dataa(\cpu|cpu|E_alu_result [31]),
	.datab(\cpu|cpu|D_src1_reg[31]~0_combout ),
	.datac(\cpu|cpu|D_src1_reg[31]~1_combout ),
	.datad(\cpu|cpu|D_src1_reg[31]~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[31]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[31]~4 .lut_mask = 16'hECA0;
defparam \cpu|cpu|D_src1_reg[31]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y47_N19
dffeas \cpu|cpu|E_src1[31]~_Duplicate_1 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_src1_reg[31]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src1[31]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src1[31]~_Duplicate_1 .is_wysiwyg = "true";
defparam \cpu|cpu|E_src1[31]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N8
cycloneive_lcell_comb \cpu|cpu|E_arith_src1[31] (
	.dataa(gnd),
	.datab(\cpu|cpu|E_src1[31]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(\cpu|cpu|E_ctrl_alu_signed_comparison~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_arith_src1 [31]),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_arith_src1[31] .lut_mask = 16'h33CC;
defparam \cpu|cpu|E_arith_src1[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N24
cycloneive_lcell_comb \cpu|cpu|E_ld_bus~1 (
	.dataa(\cpu|cpu|E_iw [5]),
	.datab(\cpu|cpu|E_ld_bus~0_combout ),
	.datac(\cpu|cpu|Add8~96_combout ),
	.datad(\cpu|cpu|Equal249~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_ld_bus~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_ld_bus~1 .lut_mask = 16'h00C8;
defparam \cpu|cpu|E_ld_bus~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N25
dffeas \cpu|cpu|M_ctrl_ld_bypass (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_ld_bus~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_ctrl_ld_bypass~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_ctrl_ld_bypass .is_wysiwyg = "true";
defparam \cpu|cpu|M_ctrl_ld_bypass .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y39_N21
dffeas \cpu|cpu|A_ctrl_ld_bypass (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_ctrl_ld_bypass~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_ctrl_ld_bypass~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_ctrl_ld_bypass .is_wysiwyg = "true";
defparam \cpu|cpu|A_ctrl_ld_bypass .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N16
cycloneive_lcell_comb \cpu|cpu|A_slow_inst_sel_nxt~0 (
	.dataa(gnd),
	.datab(\cpu|cpu|A_dc_want_fill~q ),
	.datac(\cpu|cpu|A_ctrl_ld_bypass~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|A_slow_inst_sel_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_slow_inst_sel_nxt~0 .lut_mask = 16'hFCFC;
defparam \cpu|cpu|A_slow_inst_sel_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y36_N17
dffeas \cpu|cpu|A_slow_inst_sel (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_slow_inst_sel_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\cpu|cpu|A_mem_stall~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_slow_inst_sel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_slow_inst_sel .is_wysiwyg = "true";
defparam \cpu|cpu|A_slow_inst_sel .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N20
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[7]~6 (
	.dataa(\cpu|cpu|A_slow_inst_sel~q ),
	.datab(\cpu|cpu|A_exc_any~q ),
	.datac(\cpu|cpu|A_ctrl_mul_lsw~q ),
	.datad(\cpu|cpu|A_ctrl_shift_rot~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[7]~6 .lut_mask = 16'hFCFD;
defparam \cpu|cpu|A_wr_data_unfiltered[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N27
dffeas \cpu|cpu|A_mul_cell_p1[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire [4]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mul_cell_p1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mul_cell_p1[4] .is_wysiwyg = "true";
defparam \cpu|cpu|A_mul_cell_p1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N16
cycloneive_lcell_comb \cpu|cpu|W_exception_reg_cause[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|A_exc_highest_pri_cause_code[1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|W_exception_reg_cause[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_exception_reg_cause[2]~0 .lut_mask = 16'h00FF;
defparam \cpu|cpu|W_exception_reg_cause[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N17
dffeas \cpu|cpu|W_exception_reg_cause[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|W_exception_reg_cause[2]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|A_exc_active_no_break~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_exception_reg_cause [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_exception_reg_cause[2] .is_wysiwyg = "true";
defparam \cpu|cpu|W_exception_reg_cause[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N22
cycloneive_lcell_comb \cpu|cpu|E_control_reg_rddata_muxed[4]~1 (
	.dataa(gnd),
	.datab(\cpu|cpu|E_iw [6]),
	.datac(\cpu|cpu|Equal348~0_combout ),
	.datad(\cpu|cpu|W_exception_reg_cause [2]),
	.cin(gnd),
	.combout(\cpu|cpu|E_control_reg_rddata_muxed[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_control_reg_rddata_muxed[4]~1 .lut_mask = 16'hC000;
defparam \cpu|cpu|E_control_reg_rddata_muxed[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N23
dffeas \cpu|cpu|M_control_reg_rddata[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_control_reg_rddata_muxed[4]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_control_reg_rddata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_control_reg_rddata[4] .is_wysiwyg = "true";
defparam \cpu|cpu|M_control_reg_rddata[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N5
dffeas \cpu|cpu|D_pc_plus_one[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_pc_plus_one[2]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_pc_plus_one [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_pc_plus_one[2] .is_wysiwyg = "true";
defparam \cpu|cpu|D_pc_plus_one[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y40_N15
dffeas \cpu|cpu|D_br_taken_waddr_partial[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_br_taken_waddr_partial[2]~15_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_br_taken_waddr_partial [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_br_taken_waddr_partial[2] .is_wysiwyg = "true";
defparam \cpu|cpu|D_br_taken_waddr_partial[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N0
cycloneive_lcell_comb \cpu|cpu|D_extra_pc[2]~13 (
	.dataa(\cpu|cpu|D_bht_data [1]),
	.datab(\cpu|cpu|E_ctrl_br_cond_nxt~1_combout ),
	.datac(\cpu|cpu|D_pc_plus_one [2]),
	.datad(\cpu|cpu|D_br_taken_waddr_partial [2]),
	.cin(gnd),
	.combout(\cpu|cpu|D_extra_pc[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_extra_pc[2]~13 .lut_mask = 16'hF870;
defparam \cpu|cpu|D_extra_pc[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N1
dffeas \cpu|cpu|E_extra_pc[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_extra_pc[2]~13_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_extra_pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_extra_pc[2] .is_wysiwyg = "true";
defparam \cpu|cpu|E_extra_pc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N2
cycloneive_lcell_comb \cpu|cpu|E_alu_result[4]~15 (
	.dataa(\cpu|cpu|E_alu_result~0_combout ),
	.datab(\cpu|cpu|Add8~42_combout ),
	.datac(\cpu|cpu|E_ctrl_retaddr~q ),
	.datad(\cpu|cpu|E_extra_pc [2]),
	.cin(gnd),
	.combout(\cpu|cpu|E_alu_result[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_alu_result[4]~15 .lut_mask = 16'hF444;
defparam \cpu|cpu|E_alu_result[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N20
cycloneive_lcell_comb \cpu|cpu|E_alu_result[4] (
	.dataa(\cpu|cpu|E_logic_result[4]~25_combout ),
	.datab(\cpu|cpu|E_ctrl_logic~q ),
	.datac(gnd),
	.datad(\cpu|cpu|E_alu_result[4]~15_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_alu_result [4]),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_alu_result[4] .lut_mask = 16'hFF88;
defparam \cpu|cpu|E_alu_result[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y43_N17
dffeas \cpu|cpu|M_alu_result[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|E_alu_result [4]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_alu_result [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_alu_result[4] .is_wysiwyg = "true";
defparam \cpu|cpu|M_alu_result[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N20
cycloneive_lcell_comb \cpu|cpu|M_inst_result[4]~43 (
	.dataa(\cpu|cpu|M_inst_result[8]~1_combout ),
	.datab(\cpu|cpu|M_control_reg_rddata [4]),
	.datac(\cpu|cpu|M_alu_result [4]),
	.datad(\cpu|cpu|A_inst_result[2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|M_inst_result[4]~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_inst_result[4]~43 .lut_mask = 16'hAAD8;
defparam \cpu|cpu|M_inst_result[4]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N2
cycloneive_lcell_comb \cpu|cpu|M_pc_plus_one[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|M_pc_plus_one[2]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|M_pc_plus_one[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_pc_plus_one[2]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|cpu|M_pc_plus_one[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N3
dffeas \cpu|cpu|M_pc_plus_one[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_pc_plus_one[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_pc_plus_one [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_pc_plus_one[2] .is_wysiwyg = "true";
defparam \cpu|cpu|M_pc_plus_one[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N28
cycloneive_lcell_comb \cpu|cpu|M_inst_result[4]~44 (
	.dataa(\cpu|cpu|Nios_cpu_cpu_dc_data|the_altsyncram|auto_generated|q_b [4]),
	.datab(\cpu|cpu|M_inst_result[4]~43_combout ),
	.datac(\cpu|cpu|M_pc_plus_one [2]),
	.datad(\cpu|cpu|A_inst_result[2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|M_inst_result[4]~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_inst_result[4]~44 .lut_mask = 16'hE2CC;
defparam \cpu|cpu|M_inst_result[4]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N29
dffeas \cpu|cpu|A_inst_result[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_inst_result[4]~44_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_inst_result [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_inst_result[4] .is_wysiwyg = "true";
defparam \cpu|cpu|A_inst_result[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N26
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[4]~95 (
	.dataa(\cpu|cpu|A_wr_data_unfiltered[7]~2_combout ),
	.datab(\cpu|cpu|A_wr_data_unfiltered[7]~1_combout ),
	.datac(\cpu|cpu|A_mul_cell_p1 [4]),
	.datad(\cpu|cpu|A_inst_result [4]),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[4]~95_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[4]~95 .lut_mask = 16'hB9A8;
defparam \cpu|cpu|A_wr_data_unfiltered[4]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N30
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[4]~96 (
	.dataa(\cpu|cpu|A_wr_data_unfiltered[4]~95_combout ),
	.datab(\cpu|cpu|A_inst_result [20]),
	.datac(\cpu|cpu|A_wr_data_unfiltered[7]~1_combout ),
	.datad(\cpu|cpu|A_data_ram_ld16_data[12]~4_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[4]~96_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[4]~96 .lut_mask = 16'hEA4A;
defparam \cpu|cpu|A_wr_data_unfiltered[4]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N24
cycloneive_lcell_comb \cpu|cpu|A_slow_inst_result[4]~4 (
	.dataa(\cpu|cpu|d_readdata_d1 [20]),
	.datab(\cpu|cpu|A_ld_align_sh16~q ),
	.datac(gnd),
	.datad(\cpu|cpu|d_readdata_d1 [4]),
	.cin(gnd),
	.combout(\cpu|cpu|A_slow_inst_result[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_slow_inst_result[4]~4 .lut_mask = 16'hBB88;
defparam \cpu|cpu|A_slow_inst_result[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y42_N25
dffeas \cpu|cpu|A_slow_inst_result[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_slow_inst_result[4]~4_combout ),
	.asdata(\cpu|cpu|A_slow_inst_result[12]~9_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|A_ld_align_sh8~q ),
	.ena(\cpu|cpu|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_slow_inst_result [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_slow_inst_result[4] .is_wysiwyg = "true";
defparam \cpu|cpu|A_slow_inst_result[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N12
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~113 (
	.dataa(\cpu|cpu|M_rot_prestep2 [4]),
	.datab(\cpu|cpu|M_rot_rn [3]),
	.datac(\cpu|cpu|M_rot_prestep2 [28]),
	.datad(\cpu|cpu|M_rot_rn [4]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~113_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~113 .lut_mask = 16'h00E2;
defparam \cpu|cpu|A_shift_rot_result~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N30
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~114 (
	.dataa(\cpu|cpu|M_rot_sel_fill0~q ),
	.datab(\cpu|cpu|M_rot_pass0~q ),
	.datac(gnd),
	.datad(\cpu|cpu|M_rot_mask [4]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~114_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~114 .lut_mask = 16'h3322;
defparam \cpu|cpu|A_shift_rot_result~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N18
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~112 (
	.dataa(\cpu|cpu|M_rot_rn [4]),
	.datab(\cpu|cpu|M_rot_rn [3]),
	.datac(\cpu|cpu|M_rot_prestep2 [12]),
	.datad(\cpu|cpu|M_rot_prestep2 [20]),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~112_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~112 .lut_mask = 16'hA280;
defparam \cpu|cpu|A_shift_rot_result~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N16
cycloneive_lcell_comb \cpu|cpu|A_shift_rot_result~115 (
	.dataa(\cpu|cpu|A_shift_rot_result~113_combout ),
	.datab(\cpu|cpu|M_rot_fill_bit~q ),
	.datac(\cpu|cpu|A_shift_rot_result~114_combout ),
	.datad(\cpu|cpu|A_shift_rot_result~112_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_shift_rot_result~115_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result~115 .lut_mask = 16'hCFCA;
defparam \cpu|cpu|A_shift_rot_result~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y43_N17
dffeas \cpu|cpu|A_shift_rot_result[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_shift_rot_result~115_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_shift_rot_result [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_shift_rot_result[4] .is_wysiwyg = "true";
defparam \cpu|cpu|A_shift_rot_result[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N10
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[4]~97 (
	.dataa(\cpu|cpu|A_ctrl_shift_rot~q ),
	.datab(gnd),
	.datac(\cpu|cpu|A_slow_inst_result [4]),
	.datad(\cpu|cpu|A_shift_rot_result [4]),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[4]~97_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[4]~97 .lut_mask = 16'hFA50;
defparam \cpu|cpu|A_wr_data_unfiltered[4]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N16
cycloneive_lcell_comb \cpu|cpu|A_wr_data_unfiltered[4]~98 (
	.dataa(\cpu|cpu|A_wr_data_unfiltered[7]~6_combout ),
	.datab(gnd),
	.datac(\cpu|cpu|A_wr_data_unfiltered[4]~96_combout ),
	.datad(\cpu|cpu|A_wr_data_unfiltered[4]~97_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_wr_data_unfiltered[4]~98_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_wr_data_unfiltered[4]~98 .lut_mask = 16'hF5A0;
defparam \cpu|cpu|A_wr_data_unfiltered[4]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y43_N11
dffeas \cpu|cpu|W_wr_data[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|A_wr_data_unfiltered[4]~98_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_wr_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_wr_data[4] .is_wysiwyg = "true";
defparam \cpu|cpu|W_wr_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N10
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[4]~108 (
	.dataa(\cpu|cpu|D_src2_reg[23]~25_combout ),
	.datab(\cpu|cpu|M_alu_result [4]),
	.datac(\cpu|cpu|A_wr_data_unfiltered[4]~98_combout ),
	.datad(\cpu|cpu|D_src2_reg[23]~24_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[4]~108_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[4]~108 .lut_mask = 16'hAAD8;
defparam \cpu|cpu|D_src2_reg[4]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N12
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[4]~109 (
	.dataa(\cpu|cpu|W_wr_data [4]),
	.datab(\cpu|cpu|D_src2_reg[4]~108_combout ),
	.datac(\cpu|cpu|D_src2_reg[23]~24_combout ),
	.datad(\cpu|cpu|Nios_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[4]~109_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[4]~109 .lut_mask = 16'hBC8C;
defparam \cpu|cpu|D_src2_reg[4]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N0
cycloneive_lcell_comb \cpu|cpu|E_src2[4]~25 (
	.dataa(\cpu|cpu|D_src2_reg[4]~109_combout ),
	.datab(\cpu|cpu|E_alu_result [4]),
	.datac(gnd),
	.datad(\cpu|cpu|D_src2_hazard_E~combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_src2[4]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src2[4]~25 .lut_mask = 16'hCCAA;
defparam \cpu|cpu|E_src2[4]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N6
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[4]~142 (
	.dataa(gnd),
	.datab(\cpu|cpu|E_src2[4]~25_combout ),
	.datac(\cpu|cpu|Equal314~0_combout ),
	.datad(\cpu|cpu|D_iw [22]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[4]~142_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[4]~142 .lut_mask = 16'hCC0C;
defparam \cpu|cpu|D_src2_reg[4]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N7
dffeas \cpu|cpu|E_src2_reg[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_src2_reg[4]~142_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2_reg[4] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N2
cycloneive_lcell_comb \cpu|cpu|M_st_data[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|E_src2_reg [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|M_st_data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_st_data[4]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|cpu|M_st_data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N3
dffeas \cpu|cpu|M_st_data[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_st_data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_st_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_st_data[4] .is_wysiwyg = "true";
defparam \cpu|cpu|M_st_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N2
cycloneive_lcell_comb \cpu|cpu|d_writedata[4]~4 (
	.dataa(\cpu|cpu|A_mem_bypass_pending~combout ),
	.datab(\cpu|cpu|M_st_data [4]),
	.datac(gnd),
	.datad(\cpu|cpu|A_st_data [4]),
	.cin(gnd),
	.combout(\cpu|cpu|d_writedata[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_writedata[4]~4 .lut_mask = 16'hEE44;
defparam \cpu|cpu|d_writedata[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N3
dffeas \cpu|cpu|d_writedata[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_writedata[4]~4_combout ),
	.asdata(\cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|q_b [4]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|A_dc_wb_update_av_writedata~combout ),
	.ena(\cpu|cpu|d_writedata[23]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_writedata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_writedata[4] .is_wysiwyg = "true";
defparam \cpu|cpu|d_writedata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N6
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_003|src_payload~28 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_payload~28_combout  = (\cpu|cpu|d_writedata [4] & \mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(\cpu|cpu|d_writedata [4]),
	.datab(gnd),
	.datac(\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_payload~28_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_payload~28 .lut_mask = 16'hA0A0;
defparam \mm_interconnect_0|cmd_mux_003|src_payload~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y20_N0
cycloneive_ram_block \onchip_ram|the_altsyncram|auto_generated|ram_block1a4 (
	.portawe(\onchip_ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\onchip_ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mm_interconnect_0|cmd_mux_003|src_payload~28_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_003|src_data [50],\mm_interconnect_0|cmd_mux_003|src_data [49],\mm_interconnect_0|cmd_mux_003|src_data [48],\mm_interconnect_0|cmd_mux_003|src_data [47],\mm_interconnect_0|cmd_mux_003|src_data [46],\mm_interconnect_0|cmd_mux_003|src_data [45],
\mm_interconnect_0|cmd_mux_003|src_data [44],\mm_interconnect_0|cmd_mux_003|src_data [43],\mm_interconnect_0|cmd_mux_003|src_data [42],\mm_interconnect_0|cmd_mux_003|src_data [41],\mm_interconnect_0|cmd_mux_003|src_data [40],\mm_interconnect_0|cmd_mux_003|src_data [39],
\mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_ram|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a4 .clk0_input_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a4 .init_file = "Nios_onchip_ram.hex";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a4 .logical_ram_name = "Nios_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|ALTSYNCRAM";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_byte_enable_mask_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_byte_size = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 10240;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N8
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_data[4]~28 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_data[4]~28_combout  = (\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\onchip_ram|the_altsyncram|auto_generated|ram_block1a36 ))) # (!\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\onchip_ram|the_altsyncram|auto_generated|ram_block1a4~portadataout ))

	.dataa(\onchip_ram|the_altsyncram|auto_generated|ram_block1a4~portadataout ),
	.datab(gnd),
	.datac(\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\onchip_ram|the_altsyncram|auto_generated|ram_block1a36 ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_data[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_data[4]~28 .lut_mask = 16'hFA0A;
defparam \mm_interconnect_0|rsp_mux_001|src_data[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N4
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_data[4]~47 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_data[4]~47_combout  = (\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ((\mm_interconnect_0|rsp_mux_001|src_data[4]~28_combout ) # ((\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [4] & 
// \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout )))) # (!\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & (((\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [4] & \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ))))

	.dataa(\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datab(\mm_interconnect_0|rsp_mux_001|src_data[4]~28_combout ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [4]),
	.datad(\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_data[4]~47_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_data[4]~47 .lut_mask = 16'hF888;
defparam \mm_interconnect_0|rsp_mux_001|src_data[4]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N5
dffeas \cpu|cpu|i_readdata_d1[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_mux_001|src_data[4]~47_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|i_readdata_d1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|i_readdata_d1[4] .is_wysiwyg = "true";
defparam \cpu|cpu|i_readdata_d1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y44_N13
dffeas \cpu|cpu|D_iw[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [16]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_iw [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_iw[16] .is_wysiwyg = "true";
defparam \cpu|cpu|D_iw[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y42_N5
dffeas \cpu|cpu|E_iw[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|D_iw [16]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_iw [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_iw[16] .is_wysiwyg = "true";
defparam \cpu|cpu|E_iw[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N22
cycloneive_lcell_comb \cpu|cpu|E_op_rdctl~2 (
	.dataa(\cpu|cpu|E_iw [13]),
	.datab(\cpu|cpu|E_iw [16]),
	.datac(\cpu|cpu|E_iw [11]),
	.datad(\cpu|cpu|Equal249~2_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_op_rdctl~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_op_rdctl~2 .lut_mask = 16'h0800;
defparam \cpu|cpu|E_op_rdctl~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N8
cycloneive_lcell_comb \cpu|cpu|E_op_break (
	.dataa(\cpu|cpu|E_op_rdctl~2_combout ),
	.datab(\cpu|cpu|E_iw [14]),
	.datac(\cpu|cpu|E_iw [12]),
	.datad(\cpu|cpu|E_iw [15]),
	.cin(gnd),
	.combout(\cpu|cpu|E_op_break~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_op_break .lut_mask = 16'h0200;
defparam \cpu|cpu|E_op_break .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N9
dffeas \cpu|cpu|M_exc_break_inst_pri15 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_op_break~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_exc_break_inst_pri15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_exc_break_inst_pri15 .is_wysiwyg = "true";
defparam \cpu|cpu|M_exc_break_inst_pri15 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y42_N31
dffeas \cpu|cpu|M_pc[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|E_pc [9]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_pc[9] .is_wysiwyg = "true";
defparam \cpu|cpu|M_pc[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y42_N7
dffeas \cpu|cpu|M_target_pcb[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|E_src1[11]~_Duplicate_2_q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_target_pcb [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_target_pcb[11] .is_wysiwyg = "true";
defparam \cpu|cpu|M_target_pcb[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N6
cycloneive_lcell_comb \cpu|cpu|A_pipe_flush_waddr_nxt~9 (
	.dataa(gnd),
	.datab(\cpu|cpu|M_pc_plus_one [9]),
	.datac(\cpu|cpu|M_target_pcb [11]),
	.datad(\cpu|cpu|M_ctrl_jmp_indirect~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_pipe_flush_waddr_nxt~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_pipe_flush_waddr_nxt~9 .lut_mask = 16'hF0CC;
defparam \cpu|cpu|A_pipe_flush_waddr_nxt~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N30
cycloneive_lcell_comb \cpu|cpu|A_pipe_flush_waddr_nxt~10 (
	.dataa(\cpu|cpu|M_exc_any~combout ),
	.datab(\cpu|cpu|M_dc_raw_hazard~11_combout ),
	.datac(\cpu|cpu|M_pc [9]),
	.datad(\cpu|cpu|A_pipe_flush_waddr_nxt~9_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_pipe_flush_waddr_nxt~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_pipe_flush_waddr_nxt~10 .lut_mask = 16'h5140;
defparam \cpu|cpu|A_pipe_flush_waddr_nxt~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N12
cycloneive_lcell_comb \cpu|cpu|A_pipe_flush_waddr_nxt~15 (
	.dataa(\cpu|cpu|M_norm_intr_req~q ),
	.datab(\cpu|cpu|M_exc_break_inst_pri15~q ),
	.datac(\cpu|cpu|hbreak_req~1_combout ),
	.datad(\cpu|cpu|A_pipe_flush_waddr_nxt~10_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_pipe_flush_waddr_nxt~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_pipe_flush_waddr_nxt~15 .lut_mask = 16'hFFF4;
defparam \cpu|cpu|A_pipe_flush_waddr_nxt~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N13
dffeas \cpu|cpu|A_pipe_flush_waddr[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_pipe_flush_waddr_nxt~15_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_pipe_flush_waddr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_pipe_flush_waddr[9] .is_wysiwyg = "true";
defparam \cpu|cpu|A_pipe_flush_waddr[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y42_N3
dffeas \cpu|cpu|M_pipe_flush_waddr[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|E_extra_pc [9]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_pipe_flush_waddr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_pipe_flush_waddr[9] .is_wysiwyg = "true";
defparam \cpu|cpu|M_pipe_flush_waddr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N12
cycloneive_lcell_comb \cpu|cpu|F_ic_tag_rd_addr_nxt[6]~24 (
	.dataa(\cpu|cpu|D_br_taken_waddr_partial [9]),
	.datab(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~3_combout ),
	.datac(\cpu|cpu|D_pc [9]),
	.datad(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~2_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_ic_tag_rd_addr_nxt[6]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ic_tag_rd_addr_nxt[6]~24 .lut_mask = 16'hFC22;
defparam \cpu|cpu|F_ic_tag_rd_addr_nxt[6]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N20
cycloneive_lcell_comb \cpu|cpu|F_ic_tag_rd_addr_nxt[6]~25 (
	.dataa(\cpu|cpu|F_pc_plus_one[9]~18_combout ),
	.datab(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~3_combout ),
	.datac(\cpu|cpu|D_iw [15]),
	.datad(\cpu|cpu|F_ic_tag_rd_addr_nxt[6]~24_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_ic_tag_rd_addr_nxt[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ic_tag_rd_addr_nxt[6]~25 .lut_mask = 16'hF388;
defparam \cpu|cpu|F_ic_tag_rd_addr_nxt[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N2
cycloneive_lcell_comb \cpu|cpu|F_ic_tag_rd_addr_nxt[6]~26 (
	.dataa(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~0_combout ),
	.datab(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~1_combout ),
	.datac(\cpu|cpu|M_pipe_flush_waddr [9]),
	.datad(\cpu|cpu|F_ic_tag_rd_addr_nxt[6]~25_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_ic_tag_rd_addr_nxt[6]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ic_tag_rd_addr_nxt[6]~26 .lut_mask = 16'hB9A8;
defparam \cpu|cpu|F_ic_tag_rd_addr_nxt[6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N28
cycloneive_lcell_comb \cpu|cpu|F_ic_tag_rd_addr_nxt[6]~27 (
	.dataa(\cpu|cpu|A_pipe_flush_waddr [9]),
	.datab(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~1_combout ),
	.datac(\cpu|cpu|F_ic_tag_rd_addr_nxt[6]~26_combout ),
	.datad(\cpu|cpu|E_src1[11]~_Duplicate_2_q ),
	.cin(gnd),
	.combout(\cpu|cpu|F_ic_tag_rd_addr_nxt[6]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ic_tag_rd_addr_nxt[6]~27 .lut_mask = 16'hBCB0;
defparam \cpu|cpu|F_ic_tag_rd_addr_nxt[6]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N29
dffeas \cpu|cpu|F_pc[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_ic_tag_rd_addr_nxt[6]~27_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|F_pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|F_pc[9] .is_wysiwyg = "true";
defparam \cpu|cpu|F_pc[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y42_N13
dffeas \cpu|cpu|D_pc[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|F_pc [9]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_pc[9] .is_wysiwyg = "true";
defparam \cpu|cpu|D_pc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N16
cycloneive_lcell_comb \cpu|cpu|ic_tag_wraddress_nxt~0 (
	.dataa(\cpu|cpu|D_ic_fill_starting~combout ),
	.datab(\cpu|cpu|D_pc [9]),
	.datac(\cpu|cpu|ic_fill_line [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|ic_tag_wraddress_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|ic_tag_wraddress_nxt~0 .lut_mask = 16'hD8D8;
defparam \cpu|cpu|ic_tag_wraddress_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N17
dffeas \cpu|cpu|ic_fill_line[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|ic_tag_wraddress_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|ic_fill_line [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|ic_fill_line[6] .is_wysiwyg = "true";
defparam \cpu|cpu|ic_fill_line[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y44_N31
dffeas \cpu|cpu|D_iw[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [12]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_iw [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_iw[12] .is_wysiwyg = "true";
defparam \cpu|cpu|D_iw[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N18
cycloneive_lcell_comb \cpu|cpu|Equal149~8 (
	.dataa(\cpu|cpu|D_iw [12]),
	.datab(\cpu|cpu|D_iw [13]),
	.datac(\cpu|cpu|D_iw [16]),
	.datad(\cpu|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal149~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal149~8 .lut_mask = 16'h0020;
defparam \cpu|cpu|Equal149~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N2
cycloneive_lcell_comb \cpu|cpu|Equal149~12 (
	.dataa(\cpu|cpu|D_iw [12]),
	.datab(\cpu|cpu|D_iw [13]),
	.datac(\cpu|cpu|D_iw [16]),
	.datad(\cpu|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal149~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal149~12 .lut_mask = 16'h0002;
defparam \cpu|cpu|Equal149~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N10
cycloneive_lcell_comb \cpu|cpu|D_ctrl_illegal~10 (
	.dataa(\cpu|cpu|D_iw [11]),
	.datab(\cpu|cpu|Equal149~8_combout ),
	.datac(\cpu|cpu|D_op_cmpge~0_combout ),
	.datad(\cpu|cpu|Equal149~12_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_illegal~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_illegal~10 .lut_mask = 16'h2F3F;
defparam \cpu|cpu|D_ctrl_illegal~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N24
cycloneive_lcell_comb \cpu|cpu|D_ctrl_illegal~9 (
	.dataa(\cpu|cpu|Equal95~6_combout ),
	.datab(\cpu|cpu|D_iw [5]),
	.datac(\cpu|cpu|Equal95~0_combout ),
	.datad(\cpu|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_illegal~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_illegal~9 .lut_mask = 16'h7707;
defparam \cpu|cpu|D_ctrl_illegal~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N6
cycloneive_lcell_comb \cpu|cpu|D_ctrl_illegal~11 (
	.dataa(\cpu|cpu|D_ctrl_illegal~10_combout ),
	.datab(\cpu|cpu|D_op_opx_rsv00~0_combout ),
	.datac(\cpu|cpu|Equal149~9_combout ),
	.datad(\cpu|cpu|D_ctrl_illegal~9_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_illegal~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_illegal~11 .lut_mask = 16'h2A00;
defparam \cpu|cpu|D_ctrl_illegal~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N16
cycloneive_lcell_comb \cpu|cpu|D_ctrl_illegal~8 (
	.dataa(\cpu|cpu|D_iw [11]),
	.datab(gnd),
	.datac(\cpu|cpu|Equal95~1_combout ),
	.datad(\cpu|cpu|Equal149~11_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_illegal~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_illegal~8 .lut_mask = 16'h5FFF;
defparam \cpu|cpu|D_ctrl_illegal~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N16
cycloneive_lcell_comb \cpu|cpu|D_ctrl_illegal~7 (
	.dataa(\cpu|cpu|D_iw [11]),
	.datab(\cpu|cpu|Equal149~2_combout ),
	.datac(\cpu|cpu|Equal149~10_combout ),
	.datad(\cpu|cpu|D_op_cmpge~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_illegal~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_illegal~7 .lut_mask = 16'h1BFF;
defparam \cpu|cpu|D_ctrl_illegal~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N12
cycloneive_lcell_comb \cpu|cpu|D_ctrl_flush_pipe_always~3 (
	.dataa(\cpu|cpu|Equal95~3_combout ),
	.datab(\cpu|cpu|D_iw [5]),
	.datac(\cpu|cpu|Equal95~0_combout ),
	.datad(\cpu|cpu|Equal95~4_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_flush_pipe_always~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_flush_pipe_always~3 .lut_mask = 16'hFCB8;
defparam \cpu|cpu|D_ctrl_flush_pipe_always~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N18
cycloneive_lcell_comb \cpu|cpu|Equal95~7 (
	.dataa(\cpu|cpu|D_iw [1]),
	.datab(\cpu|cpu|D_iw [2]),
	.datac(\cpu|cpu|D_iw [0]),
	.datad(\cpu|cpu|D_iw [3]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal95~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal95~7 .lut_mask = 16'h1000;
defparam \cpu|cpu|Equal95~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N4
cycloneive_lcell_comb \cpu|cpu|D_ctrl_flush_pipe_always~12 (
	.dataa(\cpu|cpu|D_iw [2]),
	.datab(\cpu|cpu|D_iw [3]),
	.datac(\cpu|cpu|D_iw [0]),
	.datad(\cpu|cpu|D_iw [1]),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_flush_pipe_always~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_flush_pipe_always~12 .lut_mask = 16'h8090;
defparam \cpu|cpu|D_ctrl_flush_pipe_always~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N22
cycloneive_lcell_comb \cpu|cpu|D_ctrl_illegal~6 (
	.dataa(\cpu|cpu|D_ctrl_flush_pipe_always~3_combout ),
	.datab(\cpu|cpu|D_iw [4]),
	.datac(\cpu|cpu|Equal95~7_combout ),
	.datad(\cpu|cpu|D_ctrl_flush_pipe_always~12_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_illegal~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_illegal~6 .lut_mask = 16'h0307;
defparam \cpu|cpu|D_ctrl_illegal~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N26
cycloneive_lcell_comb \cpu|cpu|D_ctrl_illegal~12 (
	.dataa(\cpu|cpu|D_ctrl_illegal~11_combout ),
	.datab(\cpu|cpu|D_ctrl_illegal~8_combout ),
	.datac(\cpu|cpu|D_ctrl_illegal~7_combout ),
	.datad(\cpu|cpu|D_ctrl_illegal~6_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_illegal~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_illegal~12 .lut_mask = 16'h8000;
defparam \cpu|cpu|D_ctrl_illegal~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N12
cycloneive_lcell_comb \cpu|cpu|D_ctrl_retaddr~3 (
	.dataa(\cpu|cpu|Equal149~5_combout ),
	.datab(\cpu|cpu|Equal149~11_combout ),
	.datac(\cpu|cpu|Equal149~4_combout ),
	.datad(\cpu|cpu|D_iw [14]),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_retaddr~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_retaddr~3 .lut_mask = 16'hFEFA;
defparam \cpu|cpu|D_ctrl_retaddr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N10
cycloneive_lcell_comb \cpu|cpu|D_ctrl_retaddr~1 (
	.dataa(\cpu|cpu|D_iw [14]),
	.datab(\cpu|cpu|Equal149~5_combout ),
	.datac(\cpu|cpu|Equal149~4_combout ),
	.datad(\cpu|cpu|Equal149~6_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_retaddr~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_retaddr~1 .lut_mask = 16'hFFD8;
defparam \cpu|cpu|D_ctrl_retaddr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N12
cycloneive_lcell_comb \cpu|cpu|Equal149~13 (
	.dataa(\cpu|cpu|D_iw [12]),
	.datab(\cpu|cpu|D_iw [13]),
	.datac(\cpu|cpu|D_iw [16]),
	.datad(\cpu|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal149~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal149~13 .lut_mask = 16'h0800;
defparam \cpu|cpu|Equal149~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N6
cycloneive_lcell_comb \cpu|cpu|D_ctrl_retaddr~2 (
	.dataa(\cpu|cpu|D_iw [14]),
	.datab(\cpu|cpu|Equal149~0_combout ),
	.datac(\cpu|cpu|Equal149~7_combout ),
	.datad(\cpu|cpu|Equal149~13_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_retaddr~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_retaddr~2 .lut_mask = 16'hFFF4;
defparam \cpu|cpu|D_ctrl_retaddr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N22
cycloneive_lcell_comb \cpu|cpu|D_ctrl_retaddr~4 (
	.dataa(\cpu|cpu|D_ctrl_retaddr~3_combout ),
	.datab(\cpu|cpu|D_iw [11]),
	.datac(\cpu|cpu|D_ctrl_retaddr~1_combout ),
	.datad(\cpu|cpu|D_ctrl_retaddr~2_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_retaddr~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_retaddr~4 .lut_mask = 16'hFEF2;
defparam \cpu|cpu|D_ctrl_retaddr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N4
cycloneive_lcell_comb \cpu|cpu|D_ctrl_retaddr~0 (
	.dataa(\cpu|cpu|Equal95~8_combout ),
	.datab(\cpu|cpu|Equal95~2_combout ),
	.datac(\cpu|cpu|D_iw [5]),
	.datad(\cpu|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_retaddr~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_retaddr~0 .lut_mask = 16'h0AAE;
defparam \cpu|cpu|D_ctrl_retaddr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N4
cycloneive_lcell_comb \cpu|cpu|D_ctrl_retaddr~5 (
	.dataa(\cpu|cpu|E_ctrl_trap_inst_nxt~combout ),
	.datab(\cpu|cpu|Equal95~1_combout ),
	.datac(\cpu|cpu|D_ctrl_retaddr~4_combout ),
	.datad(\cpu|cpu|D_ctrl_retaddr~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_retaddr~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_retaddr~5 .lut_mask = 16'hFFEA;
defparam \cpu|cpu|D_ctrl_retaddr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N20
cycloneive_lcell_comb \cpu|cpu|D_ctrl_retaddr~6 (
	.dataa(\cpu|cpu|D_ctrl_illegal~12_combout ),
	.datab(\cpu|cpu|D_ctrl_illegal~5_combout ),
	.datac(\cpu|cpu|D_ctrl_retaddr~5_combout ),
	.datad(\cpu|cpu|F_older_non_sequential~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_retaddr~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_retaddr~6 .lut_mask = 16'hF7FF;
defparam \cpu|cpu|D_ctrl_retaddr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y48_N21
dffeas \cpu|cpu|E_ctrl_retaddr (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_ctrl_retaddr~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_ctrl_retaddr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_ctrl_retaddr .is_wysiwyg = "true";
defparam \cpu|cpu|E_ctrl_retaddr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N18
cycloneive_lcell_comb \cpu|cpu|E_alu_result~0 (
	.dataa(gnd),
	.datab(\cpu|cpu|E_ctrl_retaddr~q ),
	.datac(\cpu|cpu|E_ctrl_logic~q ),
	.datad(\cpu|cpu|E_ctrl_cmp~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_alu_result~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_alu_result~0 .lut_mask = 16'hFFFC;
defparam \cpu|cpu|E_alu_result~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N17
dffeas \cpu|cpu|D_pc_plus_one[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_pc_plus_one[8]~16_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_pc_plus_one [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_pc_plus_one[8] .is_wysiwyg = "true";
defparam \cpu|cpu|D_pc_plus_one[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y40_N27
dffeas \cpu|cpu|D_br_taken_waddr_partial[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_br_taken_waddr_partial[8]~27_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_br_taken_waddr_partial [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_br_taken_waddr_partial[8] .is_wysiwyg = "true";
defparam \cpu|cpu|D_br_taken_waddr_partial[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N8
cycloneive_lcell_comb \cpu|cpu|D_extra_pc[8]~7 (
	.dataa(\cpu|cpu|E_ctrl_br_cond_nxt~1_combout ),
	.datab(\cpu|cpu|D_pc_plus_one [8]),
	.datac(\cpu|cpu|D_bht_data [1]),
	.datad(\cpu|cpu|D_br_taken_waddr_partial [8]),
	.cin(gnd),
	.combout(\cpu|cpu|D_extra_pc[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_extra_pc[8]~7 .lut_mask = 16'hEC4C;
defparam \cpu|cpu|D_extra_pc[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y44_N9
dffeas \cpu|cpu|E_extra_pc[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_extra_pc[8]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_extra_pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_extra_pc[8] .is_wysiwyg = "true";
defparam \cpu|cpu|E_extra_pc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N26
cycloneive_lcell_comb \cpu|cpu|E_alu_result[10]~9 (
	.dataa(\cpu|cpu|E_extra_pc [8]),
	.datab(\cpu|cpu|E_ctrl_retaddr~q ),
	.datac(\cpu|cpu|E_ctrl_logic~q ),
	.datad(\cpu|cpu|E_logic_result[10]~31_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_alu_result[10]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_alu_result[10]~9 .lut_mask = 16'hF888;
defparam \cpu|cpu|E_alu_result[10]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N0
cycloneive_lcell_comb \cpu|cpu|E_alu_result[10] (
	.dataa(\cpu|cpu|E_alu_result~0_combout ),
	.datab(\cpu|cpu|Add8~54_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|E_alu_result[10]~9_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_alu_result [10]),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_alu_result[10] .lut_mask = 16'hFF44;
defparam \cpu|cpu|E_alu_result[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N4
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[10]~65 (
	.dataa(\cpu|cpu|E_src1[7]~1_combout ),
	.datab(\cpu|cpu|M_alu_result [10]),
	.datac(\cpu|cpu|A_wr_data_unfiltered[10]~76_combout ),
	.datad(\cpu|cpu|E_src1[7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[10]~65_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[10]~65 .lut_mask = 16'hAAD8;
defparam \cpu|cpu|D_src1_reg[10]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N22
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[10]~66 (
	.dataa(\cpu|cpu|D_src1_reg[10]~65_combout ),
	.datab(\cpu|cpu|E_src1[7]~0_combout ),
	.datac(\cpu|cpu|W_wr_data [10]),
	.datad(\cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[10]~66_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[10]~66 .lut_mask = 16'hE6A2;
defparam \cpu|cpu|D_src1_reg[10]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N24
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[10]~67 (
	.dataa(\cpu|cpu|D_src1_reg[31]~1_combout ),
	.datab(\cpu|cpu|E_alu_result [10]),
	.datac(\cpu|cpu|D_src1_reg[10]~66_combout ),
	.datad(\cpu|cpu|D_src1_reg[31]~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[10]~67_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[10]~67 .lut_mask = 16'hF888;
defparam \cpu|cpu|D_src1_reg[10]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N19
dffeas \cpu|cpu|E_src1[10]~_Duplicate_2 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|D_src1_reg[10]~67_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src1[10]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src1[10]~_Duplicate_2 .is_wysiwyg = "true";
defparam \cpu|cpu|E_src1[10]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y43_N7
dffeas \cpu|cpu|M_target_pcb[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|E_src1[10]~_Duplicate_2_q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_target_pcb [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_target_pcb[10] .is_wysiwyg = "true";
defparam \cpu|cpu|M_target_pcb[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N16
cycloneive_lcell_comb \cpu|cpu|A_pipe_flush_waddr[8]~7 (
	.dataa(\cpu|cpu|M_target_pcb [10]),
	.datab(\cpu|cpu|M_pc_plus_one [8]),
	.datac(gnd),
	.datad(\cpu|cpu|M_ctrl_jmp_indirect~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_pipe_flush_waddr[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_pipe_flush_waddr[8]~7 .lut_mask = 16'hAACC;
defparam \cpu|cpu|A_pipe_flush_waddr[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N15
dffeas \cpu|cpu|M_pc[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|E_pc [8]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_pc[8] .is_wysiwyg = "true";
defparam \cpu|cpu|M_pc[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y41_N17
dffeas \cpu|cpu|A_pipe_flush_waddr[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_pipe_flush_waddr[8]~7_combout ),
	.asdata(\cpu|cpu|M_pc [8]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|A_pipe_flush_waddr[6]~12_combout ),
	.sload(\cpu|cpu|M_dc_raw_hazard~11_combout ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_pipe_flush_waddr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_pipe_flush_waddr[8] .is_wysiwyg = "true";
defparam \cpu|cpu|A_pipe_flush_waddr[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y42_N17
dffeas \cpu|cpu|M_pipe_flush_waddr[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|E_extra_pc [8]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_pipe_flush_waddr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_pipe_flush_waddr[8] .is_wysiwyg = "true";
defparam \cpu|cpu|M_pipe_flush_waddr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N0
cycloneive_lcell_comb \cpu|cpu|F_ic_tag_rd_addr_nxt[5]~20 (
	.dataa(\cpu|cpu|F_pc_plus_one[8]~16_combout ),
	.datab(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~3_combout ),
	.datac(\cpu|cpu|D_br_taken_waddr_partial [8]),
	.datad(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~2_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_ic_tag_rd_addr_nxt[5]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ic_tag_rd_addr_nxt[5]~20 .lut_mask = 16'hCCB8;
defparam \cpu|cpu|F_ic_tag_rd_addr_nxt[5]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N8
cycloneive_lcell_comb \cpu|cpu|F_ic_tag_rd_addr_nxt[5]~21 (
	.dataa(\cpu|cpu|D_iw [14]),
	.datab(\cpu|cpu|F_ic_tag_rd_addr_nxt[5]~20_combout ),
	.datac(\cpu|cpu|D_pc [8]),
	.datad(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~2_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_ic_tag_rd_addr_nxt[5]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ic_tag_rd_addr_nxt[5]~21 .lut_mask = 16'hB8CC;
defparam \cpu|cpu|F_ic_tag_rd_addr_nxt[5]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N30
cycloneive_lcell_comb \cpu|cpu|F_ic_tag_rd_addr_nxt[5]~22 (
	.dataa(\cpu|cpu|E_src1[10]~_Duplicate_2_q ),
	.datab(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~0_combout ),
	.datac(\cpu|cpu|F_ic_tag_rd_addr_nxt[5]~21_combout ),
	.datad(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_ic_tag_rd_addr_nxt[5]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ic_tag_rd_addr_nxt[5]~22 .lut_mask = 16'hEE30;
defparam \cpu|cpu|F_ic_tag_rd_addr_nxt[5]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N16
cycloneive_lcell_comb \cpu|cpu|F_ic_tag_rd_addr_nxt[5]~23 (
	.dataa(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~0_combout ),
	.datab(\cpu|cpu|A_pipe_flush_waddr [8]),
	.datac(\cpu|cpu|M_pipe_flush_waddr [8]),
	.datad(\cpu|cpu|F_ic_tag_rd_addr_nxt[5]~22_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_ic_tag_rd_addr_nxt[5]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ic_tag_rd_addr_nxt[5]~23 .lut_mask = 16'hDDA0;
defparam \cpu|cpu|F_ic_tag_rd_addr_nxt[5]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y42_N19
dffeas \cpu|cpu|F_pc[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|F_ic_tag_rd_addr_nxt[5]~23_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|F_pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|F_pc[8] .is_wysiwyg = "true";
defparam \cpu|cpu|F_pc[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y40_N9
dffeas \cpu|cpu|D_pc[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|F_pc [8]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_pc[8] .is_wysiwyg = "true";
defparam \cpu|cpu|D_pc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N30
cycloneive_lcell_comb \cpu|cpu|ic_tag_wraddress_nxt~1 (
	.dataa(\cpu|cpu|D_ic_fill_starting~combout ),
	.datab(\cpu|cpu|D_pc [8]),
	.datac(\cpu|cpu|ic_fill_line [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|ic_tag_wraddress_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|ic_tag_wraddress_nxt~1 .lut_mask = 16'hD8D8;
defparam \cpu|cpu|ic_tag_wraddress_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N31
dffeas \cpu|cpu|ic_fill_line[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|ic_tag_wraddress_nxt~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|ic_fill_line [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|ic_fill_line[5] .is_wysiwyg = "true";
defparam \cpu|cpu|ic_fill_line[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y41_N15
dffeas \cpu|cpu|D_iw[27] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [27]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_iw [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_iw[27] .is_wysiwyg = "true";
defparam \cpu|cpu|D_iw[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N24
cycloneive_lcell_comb \cpu|cpu|Equal313~0 (
	.dataa(\cpu|cpu|D_iw [30]),
	.datab(\cpu|cpu|D_iw [28]),
	.datac(\cpu|cpu|D_iw [29]),
	.datad(\cpu|cpu|D_iw [31]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal313~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal313~0 .lut_mask = 16'h0001;
defparam \cpu|cpu|Equal313~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N8
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[31]~0 (
	.dataa(\cpu|cpu|E_regnum_a_cmp_D~q ),
	.datab(\cpu|cpu|D_ctrl_a_not_src~q ),
	.datac(\cpu|cpu|D_iw [27]),
	.datad(\cpu|cpu|Equal313~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[31]~0 .lut_mask = 16'hD0DD;
defparam \cpu|cpu|D_src1_reg[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N8
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[9]~68 (
	.dataa(\cpu|cpu|E_src1[7]~1_combout ),
	.datab(\cpu|cpu|E_src1[7]~0_combout ),
	.datac(\cpu|cpu|A_wr_data_unfiltered[9]~79_combout ),
	.datad(\cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[9]~68_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[9]~68 .lut_mask = 16'hDC98;
defparam \cpu|cpu|D_src1_reg[9]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N2
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[9]~69 (
	.dataa(\cpu|cpu|M_alu_result [9]),
	.datab(\cpu|cpu|W_wr_data [9]),
	.datac(\cpu|cpu|D_src1_reg[9]~68_combout ),
	.datad(\cpu|cpu|E_src1[7]~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[9]~69_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[9]~69 .lut_mask = 16'hCAF0;
defparam \cpu|cpu|D_src1_reg[9]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N24
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[9]~70 (
	.dataa(\cpu|cpu|D_src1_reg[31]~0_combout ),
	.datab(\cpu|cpu|E_alu_result [9]),
	.datac(\cpu|cpu|D_src1_reg[9]~69_combout ),
	.datad(\cpu|cpu|D_src1_reg[31]~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[9]~70_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[9]~70 .lut_mask = 16'hECA0;
defparam \cpu|cpu|D_src1_reg[9]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y45_N25
dffeas \cpu|cpu|E_src1[9]~_Duplicate_2 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_src1_reg[9]~70_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src1[9]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src1[9]~_Duplicate_2 .is_wysiwyg = "true";
defparam \cpu|cpu|E_src1[9]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y44_N3
dffeas \cpu|cpu|M_target_pcb[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|E_src1[9]~_Duplicate_2_q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_target_pcb [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_target_pcb[9] .is_wysiwyg = "true";
defparam \cpu|cpu|M_target_pcb[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N22
cycloneive_lcell_comb \cpu|cpu|A_pipe_flush_waddr[7]~6 (
	.dataa(\cpu|cpu|M_pc_plus_one [7]),
	.datab(\cpu|cpu|M_target_pcb [9]),
	.datac(gnd),
	.datad(\cpu|cpu|M_ctrl_jmp_indirect~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_pipe_flush_waddr[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_pipe_flush_waddr[7]~6 .lut_mask = 16'hCCAA;
defparam \cpu|cpu|A_pipe_flush_waddr[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N10
cycloneive_lcell_comb \cpu|cpu|M_pc[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|E_pc [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|M_pc[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_pc[7]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|cpu|M_pc[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N11
dffeas \cpu|cpu|M_pc[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_pc[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_pc[7] .is_wysiwyg = "true";
defparam \cpu|cpu|M_pc[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y41_N23
dffeas \cpu|cpu|A_pipe_flush_waddr[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_pipe_flush_waddr[7]~6_combout ),
	.asdata(\cpu|cpu|M_pc [7]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|A_pipe_flush_waddr[6]~12_combout ),
	.sload(\cpu|cpu|M_dc_raw_hazard~11_combout ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_pipe_flush_waddr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_pipe_flush_waddr[7] .is_wysiwyg = "true";
defparam \cpu|cpu|A_pipe_flush_waddr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N6
cycloneive_lcell_comb \cpu|cpu|F_ic_tag_rd_addr_nxt[4]~16 (
	.dataa(\cpu|cpu|D_br_taken_waddr_partial [7]),
	.datab(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~3_combout ),
	.datac(\cpu|cpu|D_pc [7]),
	.datad(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~2_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_ic_tag_rd_addr_nxt[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ic_tag_rd_addr_nxt[4]~16 .lut_mask = 16'hFC22;
defparam \cpu|cpu|F_ic_tag_rd_addr_nxt[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N28
cycloneive_lcell_comb \cpu|cpu|F_ic_tag_rd_addr_nxt[4]~17 (
	.dataa(\cpu|cpu|F_pc_plus_one[7]~14_combout ),
	.datab(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~3_combout ),
	.datac(\cpu|cpu|D_iw [13]),
	.datad(\cpu|cpu|F_ic_tag_rd_addr_nxt[4]~16_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_ic_tag_rd_addr_nxt[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ic_tag_rd_addr_nxt[4]~17 .lut_mask = 16'hF388;
defparam \cpu|cpu|F_ic_tag_rd_addr_nxt[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y42_N3
dffeas \cpu|cpu|M_pipe_flush_waddr[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|E_extra_pc [7]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_pipe_flush_waddr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_pipe_flush_waddr[7] .is_wysiwyg = "true";
defparam \cpu|cpu|M_pipe_flush_waddr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N2
cycloneive_lcell_comb \cpu|cpu|F_ic_tag_rd_addr_nxt[4]~18 (
	.dataa(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~0_combout ),
	.datab(\cpu|cpu|F_ic_tag_rd_addr_nxt[4]~17_combout ),
	.datac(\cpu|cpu|M_pipe_flush_waddr [7]),
	.datad(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_ic_tag_rd_addr_nxt[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ic_tag_rd_addr_nxt[4]~18 .lut_mask = 16'hAAE4;
defparam \cpu|cpu|F_ic_tag_rd_addr_nxt[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N30
cycloneive_lcell_comb \cpu|cpu|F_ic_tag_rd_addr_nxt[4]~19 (
	.dataa(\cpu|cpu|A_pipe_flush_waddr [7]),
	.datab(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~1_combout ),
	.datac(\cpu|cpu|E_src1[9]~_Duplicate_2_q ),
	.datad(\cpu|cpu|F_ic_tag_rd_addr_nxt[4]~18_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_ic_tag_rd_addr_nxt[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ic_tag_rd_addr_nxt[4]~19 .lut_mask = 16'hBBC0;
defparam \cpu|cpu|F_ic_tag_rd_addr_nxt[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y42_N31
dffeas \cpu|cpu|F_pc[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_ic_tag_rd_addr_nxt[4]~19_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|F_pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|F_pc[7] .is_wysiwyg = "true";
defparam \cpu|cpu|F_pc[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y42_N7
dffeas \cpu|cpu|D_pc[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|F_pc [7]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_pc[7] .is_wysiwyg = "true";
defparam \cpu|cpu|D_pc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N12
cycloneive_lcell_comb \cpu|cpu|ic_tag_wraddress_nxt~2 (
	.dataa(\cpu|cpu|D_ic_fill_starting~combout ),
	.datab(gnd),
	.datac(\cpu|cpu|ic_fill_line [4]),
	.datad(\cpu|cpu|D_pc [7]),
	.cin(gnd),
	.combout(\cpu|cpu|ic_tag_wraddress_nxt~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|ic_tag_wraddress_nxt~2 .lut_mask = 16'hFA50;
defparam \cpu|cpu|ic_tag_wraddress_nxt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N13
dffeas \cpu|cpu|ic_fill_line[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|ic_tag_wraddress_nxt~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|ic_fill_line [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|ic_fill_line[4] .is_wysiwyg = "true";
defparam \cpu|cpu|ic_fill_line[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N22
cycloneive_lcell_comb \cpu|cpu|A_regnum_a_cmp_F~0 (
	.dataa(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [28]),
	.datab(\cpu|cpu|A_dst_regnum~1_combout ),
	.datac(\cpu|cpu|A_dst_regnum~0_combout ),
	.datad(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [27]),
	.cin(gnd),
	.combout(\cpu|cpu|A_regnum_a_cmp_F~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_regnum_a_cmp_F~0 .lut_mask = 16'h9009;
defparam \cpu|cpu|A_regnum_a_cmp_F~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N2
cycloneive_lcell_comb \cpu|cpu|Equal307~0 (
	.dataa(\cpu|cpu|A_exc_any~q ),
	.datab(\cpu|cpu|A_exc_break~q ),
	.datac(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [31]),
	.datad(\cpu|cpu|A_dst_regnum_from_M [4]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal307~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal307~0 .lut_mask = 16'h0F1E;
defparam \cpu|cpu|Equal307~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N16
cycloneive_lcell_comb \cpu|cpu|A_regnum_a_cmp_F~1 (
	.dataa(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [30]),
	.datab(\cpu|cpu|A_dst_regnum~2_combout ),
	.datac(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [29]),
	.datad(\cpu|cpu|A_dst_regnum~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_regnum_a_cmp_F~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_regnum_a_cmp_F~1 .lut_mask = 16'h8241;
defparam \cpu|cpu|A_regnum_a_cmp_F~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N28
cycloneive_lcell_comb \cpu|cpu|A_regnum_a_cmp_F (
	.dataa(\cpu|cpu|A_regnum_a_cmp_F~0_combout ),
	.datab(\cpu|cpu|Equal307~0_combout ),
	.datac(\cpu|cpu|A_wr_dst_reg~0_combout ),
	.datad(\cpu|cpu|A_regnum_a_cmp_F~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_regnum_a_cmp_F~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_regnum_a_cmp_F .lut_mask = 16'h2000;
defparam \cpu|cpu|A_regnum_a_cmp_F .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N26
cycloneive_lcell_comb \cpu|cpu|W_regnum_a_cmp_D~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|A_regnum_a_cmp_F~combout ),
	.cin(gnd),
	.combout(\cpu|cpu|W_regnum_a_cmp_D~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_regnum_a_cmp_D~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|W_regnum_a_cmp_D~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N27
dffeas \cpu|cpu|W_regnum_a_cmp_D (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|W_regnum_a_cmp_D~feeder_combout ),
	.asdata(\cpu|cpu|A_regnum_a_cmp_D~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|F_stall~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_regnum_a_cmp_D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_regnum_a_cmp_D .is_wysiwyg = "true";
defparam \cpu|cpu|W_regnum_a_cmp_D .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N26
cycloneive_lcell_comb \cpu|cpu|E_src1[7]~1 (
	.dataa(\cpu|cpu|M_regnum_a_cmp_D~q ),
	.datab(\cpu|cpu|D_ctrl_a_not_src~q ),
	.datac(\cpu|cpu|A_regnum_a_cmp_D~q ),
	.datad(\cpu|cpu|W_regnum_a_cmp_D~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_src1[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src1[7]~1 .lut_mask = 16'h2322;
defparam \cpu|cpu|E_src1[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N6
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[8]~71 (
	.dataa(\cpu|cpu|E_src1[7]~1_combout ),
	.datab(\cpu|cpu|E_src1[7]~0_combout ),
	.datac(\cpu|cpu|M_alu_result [8]),
	.datad(\cpu|cpu|A_wr_data_unfiltered[8]~82_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[8]~71_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[8]~71 .lut_mask = 16'hB9A8;
defparam \cpu|cpu|D_src1_reg[8]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N8
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[8]~72 (
	.dataa(\cpu|cpu|D_src1_reg[8]~71_combout ),
	.datab(\cpu|cpu|E_src1[7]~0_combout ),
	.datac(\cpu|cpu|W_wr_data [8]),
	.datad(\cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[8]~72_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[8]~72 .lut_mask = 16'hE6A2;
defparam \cpu|cpu|D_src1_reg[8]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N28
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[8]~73 (
	.dataa(\cpu|cpu|D_src1_reg[8]~72_combout ),
	.datab(\cpu|cpu|D_src1_reg[31]~1_combout ),
	.datac(\cpu|cpu|D_src1_reg[31]~0_combout ),
	.datad(\cpu|cpu|E_alu_result [8]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[8]~73_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[8]~73 .lut_mask = 16'hECA0;
defparam \cpu|cpu|D_src1_reg[8]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N29
dffeas \cpu|cpu|E_src1[8]~_Duplicate_2 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_src1_reg[8]~73_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src1[8]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src1[8]~_Duplicate_2 .is_wysiwyg = "true";
defparam \cpu|cpu|E_src1[8]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y42_N25
dffeas \cpu|cpu|M_target_pcb[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|E_src1[8]~_Duplicate_2_q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_target_pcb [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_target_pcb[8] .is_wysiwyg = "true";
defparam \cpu|cpu|M_target_pcb[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N20
cycloneive_lcell_comb \cpu|cpu|A_pipe_flush_waddr[6]~5 (
	.dataa(\cpu|cpu|M_target_pcb [8]),
	.datab(\cpu|cpu|M_ctrl_jmp_indirect~q ),
	.datac(gnd),
	.datad(\cpu|cpu|M_pc_plus_one [6]),
	.cin(gnd),
	.combout(\cpu|cpu|A_pipe_flush_waddr[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_pipe_flush_waddr[6]~5 .lut_mask = 16'hBB88;
defparam \cpu|cpu|A_pipe_flush_waddr[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N3
dffeas \cpu|cpu|M_pc[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|E_pc [6]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_pc[6] .is_wysiwyg = "true";
defparam \cpu|cpu|M_pc[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y41_N21
dffeas \cpu|cpu|A_pipe_flush_waddr[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_pipe_flush_waddr[6]~5_combout ),
	.asdata(\cpu|cpu|M_pc [6]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|A_pipe_flush_waddr[6]~12_combout ),
	.sload(\cpu|cpu|M_dc_raw_hazard~11_combout ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_pipe_flush_waddr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_pipe_flush_waddr[6] .is_wysiwyg = "true";
defparam \cpu|cpu|A_pipe_flush_waddr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N30
cycloneive_lcell_comb \cpu|cpu|M_pipe_flush_waddr[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|E_extra_pc [6]),
	.cin(gnd),
	.combout(\cpu|cpu|M_pipe_flush_waddr[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_pipe_flush_waddr[6]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|M_pipe_flush_waddr[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N31
dffeas \cpu|cpu|M_pipe_flush_waddr[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_pipe_flush_waddr[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_pipe_flush_waddr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_pipe_flush_waddr[6] .is_wysiwyg = "true";
defparam \cpu|cpu|M_pipe_flush_waddr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N6
cycloneive_lcell_comb \cpu|cpu|F_ic_tag_rd_addr_nxt[3]~12 (
	.dataa(\cpu|cpu|D_br_taken_waddr_partial [6]),
	.datab(\cpu|cpu|F_pc_plus_one[6]~12_combout ),
	.datac(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~2_combout ),
	.datad(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_ic_tag_rd_addr_nxt[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ic_tag_rd_addr_nxt[3]~12 .lut_mask = 16'hFC0A;
defparam \cpu|cpu|F_ic_tag_rd_addr_nxt[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N18
cycloneive_lcell_comb \cpu|cpu|F_ic_tag_rd_addr_nxt[3]~13 (
	.dataa(\cpu|cpu|F_ic_tag_rd_addr_nxt[3]~12_combout ),
	.datab(\cpu|cpu|D_iw [12]),
	.datac(\cpu|cpu|D_pc [6]),
	.datad(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~2_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_ic_tag_rd_addr_nxt[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ic_tag_rd_addr_nxt[3]~13 .lut_mask = 16'hD8AA;
defparam \cpu|cpu|F_ic_tag_rd_addr_nxt[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N0
cycloneive_lcell_comb \cpu|cpu|F_ic_tag_rd_addr_nxt[3]~14 (
	.dataa(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~0_combout ),
	.datab(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~1_combout ),
	.datac(\cpu|cpu|E_src1[8]~_Duplicate_2_q ),
	.datad(\cpu|cpu|F_ic_tag_rd_addr_nxt[3]~13_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_ic_tag_rd_addr_nxt[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ic_tag_rd_addr_nxt[3]~14 .lut_mask = 16'hD9C8;
defparam \cpu|cpu|F_ic_tag_rd_addr_nxt[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N8
cycloneive_lcell_comb \cpu|cpu|F_ic_tag_rd_addr_nxt[3]~15 (
	.dataa(\cpu|cpu|A_pipe_flush_waddr [6]),
	.datab(\cpu|cpu|M_pipe_flush_waddr [6]),
	.datac(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~0_combout ),
	.datad(\cpu|cpu|F_ic_tag_rd_addr_nxt[3]~14_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_ic_tag_rd_addr_nxt[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ic_tag_rd_addr_nxt[3]~15 .lut_mask = 16'hAFC0;
defparam \cpu|cpu|F_ic_tag_rd_addr_nxt[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N9
dffeas \cpu|cpu|F_pc[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_ic_tag_rd_addr_nxt[3]~15_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|F_pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|F_pc[6] .is_wysiwyg = "true";
defparam \cpu|cpu|F_pc[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y42_N19
dffeas \cpu|cpu|D_pc[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|F_pc [6]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_pc[6] .is_wysiwyg = "true";
defparam \cpu|cpu|D_pc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N6
cycloneive_lcell_comb \cpu|cpu|ic_tag_wraddress_nxt~3 (
	.dataa(gnd),
	.datab(\cpu|cpu|D_pc [6]),
	.datac(\cpu|cpu|ic_fill_line [3]),
	.datad(\cpu|cpu|D_ic_fill_starting~combout ),
	.cin(gnd),
	.combout(\cpu|cpu|ic_tag_wraddress_nxt~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|ic_tag_wraddress_nxt~3 .lut_mask = 16'hCCF0;
defparam \cpu|cpu|ic_tag_wraddress_nxt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N7
dffeas \cpu|cpu|ic_fill_line[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|ic_tag_wraddress_nxt~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|ic_fill_line [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|ic_fill_line[3] .is_wysiwyg = "true";
defparam \cpu|cpu|ic_fill_line[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y42_N21
dffeas \cpu|cpu|D_iw[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [15]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_iw [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_iw[15] .is_wysiwyg = "true";
defparam \cpu|cpu|D_iw[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N24
cycloneive_lcell_comb \cpu|cpu|E_ctrl_jmp_indirect_nxt~2 (
	.dataa(gnd),
	.datab(\cpu|cpu|D_iw [16]),
	.datac(\cpu|cpu|D_iw [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|E_ctrl_jmp_indirect_nxt~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_ctrl_jmp_indirect_nxt~2 .lut_mask = 16'h0303;
defparam \cpu|cpu|E_ctrl_jmp_indirect_nxt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N2
cycloneive_lcell_comb \cpu|cpu|F_older_non_sequential~2 (
	.dataa(\cpu|cpu|D_iw [14]),
	.datab(\cpu|cpu|D_iw [15]),
	.datac(\cpu|cpu|Equal149~5_combout ),
	.datad(\cpu|cpu|E_ctrl_jmp_indirect_nxt~2_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_older_non_sequential~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_older_non_sequential~2 .lut_mask = 16'hB3A0;
defparam \cpu|cpu|F_older_non_sequential~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N6
cycloneive_lcell_comb \cpu|cpu|F_older_non_sequential~3 (
	.dataa(\cpu|cpu|Equal95~1_combout ),
	.datab(\cpu|cpu|D_iw [11]),
	.datac(\cpu|cpu|F_older_non_sequential~1_combout ),
	.datad(\cpu|cpu|F_older_non_sequential~2_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_older_non_sequential~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_older_non_sequential~3 .lut_mask = 16'hF8F0;
defparam \cpu|cpu|F_older_non_sequential~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N10
cycloneive_lcell_comb \cpu|cpu|D_raw_refetch~1 (
	.dataa(\cpu|cpu|F_older_non_sequential~3_combout ),
	.datab(\cpu|cpu|D_issue~q ),
	.datac(\cpu|cpu|D_br_pred_taken~0_combout ),
	.datad(\cpu|cpu|F_older_non_sequential~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_raw_refetch~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_raw_refetch~1 .lut_mask = 16'hC8CC;
defparam \cpu|cpu|D_raw_refetch~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N2
cycloneive_lcell_comb \cpu|cpu|F_kill (
	.dataa(\cpu|cpu|D_raw_refetch~1_combout ),
	.datab(\cpu|cpu|M_pipe_flush~q ),
	.datac(\cpu|cpu|D_raw_refetch~0_combout ),
	.datad(\cpu|cpu|E_valid_jmp_indirect~q ),
	.cin(gnd),
	.combout(\cpu|cpu|F_kill~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_kill .lut_mask = 16'hFFFB;
defparam \cpu|cpu|F_kill .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N16
cycloneive_lcell_comb \cpu|cpu|F_issue (
	.dataa(gnd),
	.datab(\cpu|cpu|F_kill~combout ),
	.datac(\cpu|cpu|F_ic_hit~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|F_issue~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_issue .lut_mask = 16'h3030;
defparam \cpu|cpu|F_issue .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N17
dffeas \cpu|cpu|D_issue (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_issue~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_issue~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_issue .is_wysiwyg = "true";
defparam \cpu|cpu|D_issue .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N12
cycloneive_lcell_comb \cpu|cpu|F_ic_data_rd_addr_nxt[0]~3 (
	.dataa(\cpu|cpu|D_issue~q ),
	.datab(\cpu|cpu|D_iw_valid~q ),
	.datac(\cpu|cpu|D_br_pred_taken~0_combout ),
	.datad(\cpu|cpu|D_kill~q ),
	.cin(gnd),
	.combout(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ic_data_rd_addr_nxt[0]~3 .lut_mask = 16'h5F4C;
defparam \cpu|cpu|F_ic_data_rd_addr_nxt[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N2
cycloneive_lcell_comb \cpu|cpu|F_ic_tag_rd_addr_nxt[2]~8 (
	.dataa(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~3_combout ),
	.datab(\cpu|cpu|D_br_taken_waddr_partial [5]),
	.datac(\cpu|cpu|D_pc [5]),
	.datad(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~2_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_ic_tag_rd_addr_nxt[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ic_tag_rd_addr_nxt[2]~8 .lut_mask = 16'hFA44;
defparam \cpu|cpu|F_ic_tag_rd_addr_nxt[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N4
cycloneive_lcell_comb \cpu|cpu|F_ic_tag_rd_addr_nxt[2]~9 (
	.dataa(\cpu|cpu|F_pc_plus_one[5]~10_combout ),
	.datab(\cpu|cpu|F_ic_tag_rd_addr_nxt[2]~8_combout ),
	.datac(\cpu|cpu|D_iw [11]),
	.datad(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_ic_tag_rd_addr_nxt[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ic_tag_rd_addr_nxt[2]~9 .lut_mask = 16'hE2CC;
defparam \cpu|cpu|F_ic_tag_rd_addr_nxt[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y42_N11
dffeas \cpu|cpu|M_pipe_flush_waddr[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|E_extra_pc [5]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_pipe_flush_waddr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_pipe_flush_waddr[5] .is_wysiwyg = "true";
defparam \cpu|cpu|M_pipe_flush_waddr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N10
cycloneive_lcell_comb \cpu|cpu|F_ic_tag_rd_addr_nxt[2]~10 (
	.dataa(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~0_combout ),
	.datab(\cpu|cpu|F_ic_tag_rd_addr_nxt[2]~9_combout ),
	.datac(\cpu|cpu|M_pipe_flush_waddr [5]),
	.datad(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_ic_tag_rd_addr_nxt[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ic_tag_rd_addr_nxt[2]~10 .lut_mask = 16'hAAE4;
defparam \cpu|cpu|F_ic_tag_rd_addr_nxt[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N24
cycloneive_lcell_comb \cpu|cpu|M_target_pcb[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|E_src1[7]~_Duplicate_2_q ),
	.cin(gnd),
	.combout(\cpu|cpu|M_target_pcb[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_target_pcb[7]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|M_target_pcb[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N25
dffeas \cpu|cpu|M_target_pcb[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_target_pcb[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_target_pcb [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_target_pcb[7] .is_wysiwyg = "true";
defparam \cpu|cpu|M_target_pcb[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N18
cycloneive_lcell_comb \cpu|cpu|A_pipe_flush_waddr[5]~4 (
	.dataa(\cpu|cpu|M_pc_plus_one [5]),
	.datab(\cpu|cpu|M_ctrl_jmp_indirect~q ),
	.datac(gnd),
	.datad(\cpu|cpu|M_target_pcb [7]),
	.cin(gnd),
	.combout(\cpu|cpu|A_pipe_flush_waddr[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_pipe_flush_waddr[5]~4 .lut_mask = 16'hEE22;
defparam \cpu|cpu|A_pipe_flush_waddr[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N1
dffeas \cpu|cpu|M_pc[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|E_pc [5]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_pc[5] .is_wysiwyg = "true";
defparam \cpu|cpu|M_pc[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y41_N19
dffeas \cpu|cpu|A_pipe_flush_waddr[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_pipe_flush_waddr[5]~4_combout ),
	.asdata(\cpu|cpu|M_pc [5]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|A_pipe_flush_waddr[6]~12_combout ),
	.sload(\cpu|cpu|M_dc_raw_hazard~11_combout ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_pipe_flush_waddr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_pipe_flush_waddr[5] .is_wysiwyg = "true";
defparam \cpu|cpu|A_pipe_flush_waddr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N24
cycloneive_lcell_comb \cpu|cpu|F_ic_tag_rd_addr_nxt[2]~11 (
	.dataa(\cpu|cpu|F_ic_tag_rd_addr_nxt[2]~10_combout ),
	.datab(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~1_combout ),
	.datac(\cpu|cpu|A_pipe_flush_waddr [5]),
	.datad(\cpu|cpu|E_src1[7]~_Duplicate_2_q ),
	.cin(gnd),
	.combout(\cpu|cpu|F_ic_tag_rd_addr_nxt[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ic_tag_rd_addr_nxt[2]~11 .lut_mask = 16'hE6A2;
defparam \cpu|cpu|F_ic_tag_rd_addr_nxt[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y42_N25
dffeas \cpu|cpu|F_pc[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_ic_tag_rd_addr_nxt[2]~11_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|F_pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|F_pc[5] .is_wysiwyg = "true";
defparam \cpu|cpu|F_pc[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y40_N3
dffeas \cpu|cpu|D_pc[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|F_pc [5]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_pc[5] .is_wysiwyg = "true";
defparam \cpu|cpu|D_pc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N16
cycloneive_lcell_comb \cpu|cpu|ic_tag_wraddress_nxt~4 (
	.dataa(gnd),
	.datab(\cpu|cpu|D_pc [5]),
	.datac(\cpu|cpu|ic_fill_line [2]),
	.datad(\cpu|cpu|D_ic_fill_starting~combout ),
	.cin(gnd),
	.combout(\cpu|cpu|ic_tag_wraddress_nxt~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|ic_tag_wraddress_nxt~4 .lut_mask = 16'hCCF0;
defparam \cpu|cpu|ic_tag_wraddress_nxt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N17
dffeas \cpu|cpu|ic_fill_line[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|ic_tag_wraddress_nxt~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|ic_fill_line [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|ic_fill_line[2] .is_wysiwyg = "true";
defparam \cpu|cpu|ic_fill_line[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N18
cycloneive_lcell_comb \cpu|cpu|D_iw[13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [13]),
	.cin(gnd),
	.combout(\cpu|cpu|D_iw[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_iw[13]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|D_iw[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N19
dffeas \cpu|cpu|D_iw[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_iw[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_iw [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_iw[13] .is_wysiwyg = "true";
defparam \cpu|cpu|D_iw[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N2
cycloneive_lcell_comb \cpu|cpu|D_ctrl_alu_subtract~3 (
	.dataa(\cpu|cpu|D_iw [15]),
	.datab(\cpu|cpu|D_iw [11]),
	.datac(\cpu|cpu|D_iw [14]),
	.datad(\cpu|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_alu_subtract~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_alu_subtract~3 .lut_mask = 16'h9282;
defparam \cpu|cpu|D_ctrl_alu_subtract~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N10
cycloneive_lcell_comb \cpu|cpu|D_ctrl_alu_subtract~11 (
	.dataa(\cpu|cpu|D_iw [13]),
	.datab(\cpu|cpu|D_ctrl_alu_subtract~3_combout ),
	.datac(\cpu|cpu|D_iw [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_alu_subtract~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_alu_subtract~11 .lut_mask = 16'h0404;
defparam \cpu|cpu|D_ctrl_alu_subtract~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N16
cycloneive_lcell_comb \cpu|cpu|D_ctrl_alu_subtract~10 (
	.dataa(\cpu|cpu|D_ctrl_alu_subtract~11_combout ),
	.datab(\cpu|cpu|Equal95~1_combout ),
	.datac(\cpu|cpu|D_ctrl_alu_subtract~12_combout ),
	.datad(\cpu|cpu|D_ctrl_alu_subtract~9_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_alu_subtract~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_alu_subtract~10 .lut_mask = 16'h8FFF;
defparam \cpu|cpu|D_ctrl_alu_subtract~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y48_N17
dffeas \cpu|cpu|E_ctrl_alu_subtract (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_ctrl_alu_subtract~10_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_ctrl_alu_subtract~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_ctrl_alu_subtract .is_wysiwyg = "true";
defparam \cpu|cpu|E_ctrl_alu_subtract .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N0
cycloneive_lcell_comb \cpu|cpu|Add8~26 (
	.dataa(gnd),
	.datab(\cpu|cpu|E_ctrl_alu_subtract~q ),
	.datac(gnd),
	.datad(\cpu|cpu|E_src2 [5]),
	.cin(gnd),
	.combout(\cpu|cpu|Add8~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add8~26 .lut_mask = 16'h33CC;
defparam \cpu|cpu|Add8~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y40_N17
dffeas \cpu|cpu|D_br_taken_waddr_partial[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_br_taken_waddr_partial[3]~17_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_br_taken_waddr_partial [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_br_taken_waddr_partial[3] .is_wysiwyg = "true";
defparam \cpu|cpu|D_br_taken_waddr_partial[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N7
dffeas \cpu|cpu|D_pc_plus_one[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_pc_plus_one[3]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_pc_plus_one [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_pc_plus_one[3] .is_wysiwyg = "true";
defparam \cpu|cpu|D_pc_plus_one[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N26
cycloneive_lcell_comb \cpu|cpu|D_extra_pc[3]~12 (
	.dataa(\cpu|cpu|D_br_taken_waddr_partial [3]),
	.datab(\cpu|cpu|D_pc_plus_one [3]),
	.datac(\cpu|cpu|E_ctrl_br_cond_nxt~1_combout ),
	.datad(\cpu|cpu|D_bht_data [1]),
	.cin(gnd),
	.combout(\cpu|cpu|D_extra_pc[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_extra_pc[3]~12 .lut_mask = 16'hACCC;
defparam \cpu|cpu|D_extra_pc[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y42_N27
dffeas \cpu|cpu|E_extra_pc[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_extra_pc[3]~12_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_extra_pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_extra_pc[3] .is_wysiwyg = "true";
defparam \cpu|cpu|E_extra_pc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N12
cycloneive_lcell_comb \cpu|cpu|E_alu_result[5]~14 (
	.dataa(\cpu|cpu|Add8~44_combout ),
	.datab(\cpu|cpu|E_alu_result~0_combout ),
	.datac(\cpu|cpu|E_extra_pc [3]),
	.datad(\cpu|cpu|E_ctrl_retaddr~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_alu_result[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_alu_result[5]~14 .lut_mask = 16'hF222;
defparam \cpu|cpu|E_alu_result[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N22
cycloneive_lcell_comb \cpu|cpu|E_alu_result[5] (
	.dataa(\cpu|cpu|E_alu_result[5]~14_combout ),
	.datab(gnd),
	.datac(\cpu|cpu|E_ctrl_logic~q ),
	.datad(\cpu|cpu|E_logic_result[5]~26_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_alu_result [5]),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_alu_result[5] .lut_mask = 16'hFAAA;
defparam \cpu|cpu|E_alu_result[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N8
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[5]~80 (
	.dataa(\cpu|cpu|E_src1[7]~0_combout ),
	.datab(\cpu|cpu|E_src1[7]~1_combout ),
	.datac(\cpu|cpu|A_wr_data_unfiltered[5]~94_combout ),
	.datad(\cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[5]~80_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[5]~80 .lut_mask = 16'hBA98;
defparam \cpu|cpu|D_src1_reg[5]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N18
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[5]~81 (
	.dataa(\cpu|cpu|D_src1_reg[5]~80_combout ),
	.datab(\cpu|cpu|E_src1[7]~1_combout ),
	.datac(\cpu|cpu|M_alu_result [5]),
	.datad(\cpu|cpu|W_wr_data [5]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[5]~81_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[5]~81 .lut_mask = 16'hEA62;
defparam \cpu|cpu|D_src1_reg[5]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N4
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[5]~82 (
	.dataa(\cpu|cpu|E_alu_result [5]),
	.datab(\cpu|cpu|D_src1_reg[31]~1_combout ),
	.datac(\cpu|cpu|D_src1_reg[31]~0_combout ),
	.datad(\cpu|cpu|D_src1_reg[5]~81_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[5]~82_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[5]~82 .lut_mask = 16'hF888;
defparam \cpu|cpu|D_src1_reg[5]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N27
dffeas \cpu|cpu|E_src1[5]~_Duplicate_2 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|D_src1_reg[5]~82_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src1[5]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src1[5]~_Duplicate_2 .is_wysiwyg = "true";
defparam \cpu|cpu|E_src1[5]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y42_N21
dffeas \cpu|cpu|M_target_pcb[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|E_src1[5]~_Duplicate_2_q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_target_pcb [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_target_pcb[5] .is_wysiwyg = "true";
defparam \cpu|cpu|M_target_pcb[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N20
cycloneive_lcell_comb \cpu|cpu|A_pipe_flush_waddr_nxt~7 (
	.dataa(gnd),
	.datab(\cpu|cpu|M_ctrl_jmp_indirect~q ),
	.datac(\cpu|cpu|M_target_pcb [5]),
	.datad(\cpu|cpu|M_pc_plus_one [3]),
	.cin(gnd),
	.combout(\cpu|cpu|A_pipe_flush_waddr_nxt~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_pipe_flush_waddr_nxt~7 .lut_mask = 16'hF3C0;
defparam \cpu|cpu|A_pipe_flush_waddr_nxt~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N10
cycloneive_lcell_comb \cpu|cpu|M_pc[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|E_pc [3]),
	.cin(gnd),
	.combout(\cpu|cpu|M_pc[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_pc[3]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|M_pc[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N11
dffeas \cpu|cpu|M_pc[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_pc[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_pc[3] .is_wysiwyg = "true";
defparam \cpu|cpu|M_pc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N24
cycloneive_lcell_comb \cpu|cpu|A_pipe_flush_waddr_nxt~8 (
	.dataa(\cpu|cpu|M_dc_raw_hazard~11_combout ),
	.datab(\cpu|cpu|A_pipe_flush_waddr_nxt~7_combout ),
	.datac(\cpu|cpu|A_pipe_flush_waddr[6]~12_combout ),
	.datad(\cpu|cpu|M_pc [3]),
	.cin(gnd),
	.combout(\cpu|cpu|A_pipe_flush_waddr_nxt~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_pipe_flush_waddr_nxt~8 .lut_mask = 16'hFEF4;
defparam \cpu|cpu|A_pipe_flush_waddr_nxt~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N25
dffeas \cpu|cpu|A_pipe_flush_waddr[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_pipe_flush_waddr_nxt~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_pipe_flush_waddr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_pipe_flush_waddr[3] .is_wysiwyg = "true";
defparam \cpu|cpu|A_pipe_flush_waddr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N20
cycloneive_lcell_comb \cpu|cpu|F_ic_tag_rd_addr_nxt[0]~0 (
	.dataa(\cpu|cpu|D_br_taken_waddr_partial [3]),
	.datab(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~3_combout ),
	.datac(\cpu|cpu|D_pc [3]),
	.datad(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~2_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_ic_tag_rd_addr_nxt[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ic_tag_rd_addr_nxt[0]~0 .lut_mask = 16'hFC22;
defparam \cpu|cpu|F_ic_tag_rd_addr_nxt[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N0
cycloneive_lcell_comb \cpu|cpu|F_ic_tag_rd_addr_nxt[0]~1 (
	.dataa(\cpu|cpu|D_iw [9]),
	.datab(\cpu|cpu|F_pc_plus_one[3]~6_combout ),
	.datac(\cpu|cpu|F_ic_tag_rd_addr_nxt[0]~0_combout ),
	.datad(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_ic_tag_rd_addr_nxt[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ic_tag_rd_addr_nxt[0]~1 .lut_mask = 16'hACF0;
defparam \cpu|cpu|F_ic_tag_rd_addr_nxt[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y42_N9
dffeas \cpu|cpu|M_pipe_flush_waddr[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|E_extra_pc [3]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_pipe_flush_waddr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_pipe_flush_waddr[3] .is_wysiwyg = "true";
defparam \cpu|cpu|M_pipe_flush_waddr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N8
cycloneive_lcell_comb \cpu|cpu|F_ic_tag_rd_addr_nxt[0]~2 (
	.dataa(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~0_combout ),
	.datab(\cpu|cpu|F_ic_tag_rd_addr_nxt[0]~1_combout ),
	.datac(\cpu|cpu|M_pipe_flush_waddr [3]),
	.datad(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_ic_tag_rd_addr_nxt[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ic_tag_rd_addr_nxt[0]~2 .lut_mask = 16'hAAE4;
defparam \cpu|cpu|F_ic_tag_rd_addr_nxt[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N4
cycloneive_lcell_comb \cpu|cpu|F_ic_tag_rd_addr_nxt[0]~3 (
	.dataa(\cpu|cpu|E_src1[5]~_Duplicate_2_q ),
	.datab(\cpu|cpu|A_pipe_flush_waddr [3]),
	.datac(\cpu|cpu|F_ic_tag_rd_addr_nxt[0]~2_combout ),
	.datad(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_ic_tag_rd_addr_nxt[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ic_tag_rd_addr_nxt[0]~3 .lut_mask = 16'hCAF0;
defparam \cpu|cpu|F_ic_tag_rd_addr_nxt[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y42_N5
dffeas \cpu|cpu|F_pc[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_ic_tag_rd_addr_nxt[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|F_pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|F_pc[3] .is_wysiwyg = "true";
defparam \cpu|cpu|F_pc[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y40_N19
dffeas \cpu|cpu|D_br_taken_waddr_partial[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_br_taken_waddr_partial[4]~19_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_br_taken_waddr_partial [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_br_taken_waddr_partial[4] .is_wysiwyg = "true";
defparam \cpu|cpu|D_br_taken_waddr_partial[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N16
cycloneive_lcell_comb \cpu|cpu|F_ic_tag_rd_addr_nxt[1]~4 (
	.dataa(\cpu|cpu|D_br_taken_waddr_partial [4]),
	.datab(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~2_combout ),
	.datac(\cpu|cpu|F_pc_plus_one[4]~8_combout ),
	.datad(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_ic_tag_rd_addr_nxt[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ic_tag_rd_addr_nxt[1]~4 .lut_mask = 16'hFC22;
defparam \cpu|cpu|F_ic_tag_rd_addr_nxt[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N4
cycloneive_lcell_comb \cpu|cpu|F_ic_tag_rd_addr_nxt[1]~5 (
	.dataa(\cpu|cpu|F_ic_tag_rd_addr_nxt[1]~4_combout ),
	.datab(\cpu|cpu|D_iw [10]),
	.datac(\cpu|cpu|D_pc [4]),
	.datad(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~2_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_ic_tag_rd_addr_nxt[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ic_tag_rd_addr_nxt[1]~5 .lut_mask = 16'hD8AA;
defparam \cpu|cpu|F_ic_tag_rd_addr_nxt[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N22
cycloneive_lcell_comb \cpu|cpu|F_ic_tag_rd_addr_nxt[1]~6 (
	.dataa(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~0_combout ),
	.datab(\cpu|cpu|F_ic_tag_rd_addr_nxt[1]~5_combout ),
	.datac(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~1_combout ),
	.datad(\cpu|cpu|E_src1[6]~_Duplicate_2_q ),
	.cin(gnd),
	.combout(\cpu|cpu|F_ic_tag_rd_addr_nxt[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ic_tag_rd_addr_nxt[1]~6 .lut_mask = 16'hF4A4;
defparam \cpu|cpu|F_ic_tag_rd_addr_nxt[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N7
dffeas \cpu|cpu|M_pipe_flush_waddr[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|E_extra_pc [4]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_pipe_flush_waddr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_pipe_flush_waddr[4] .is_wysiwyg = "true";
defparam \cpu|cpu|M_pipe_flush_waddr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y40_N27
dffeas \cpu|cpu|M_target_pcb[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|E_src1[6]~_Duplicate_2_q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_target_pcb [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_target_pcb[6] .is_wysiwyg = "true";
defparam \cpu|cpu|M_target_pcb[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N8
cycloneive_lcell_comb \cpu|cpu|A_pipe_flush_waddr[4]~3 (
	.dataa(\cpu|cpu|M_target_pcb [6]),
	.datab(\cpu|cpu|M_ctrl_jmp_indirect~q ),
	.datac(gnd),
	.datad(\cpu|cpu|M_pc_plus_one [4]),
	.cin(gnd),
	.combout(\cpu|cpu|A_pipe_flush_waddr[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_pipe_flush_waddr[4]~3 .lut_mask = 16'hBB88;
defparam \cpu|cpu|A_pipe_flush_waddr[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N5
dffeas \cpu|cpu|M_pc[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|E_pc [4]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_pc[4] .is_wysiwyg = "true";
defparam \cpu|cpu|M_pc[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y41_N9
dffeas \cpu|cpu|A_pipe_flush_waddr[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_pipe_flush_waddr[4]~3_combout ),
	.asdata(\cpu|cpu|M_pc [4]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|A_pipe_flush_waddr[6]~12_combout ),
	.sload(\cpu|cpu|M_dc_raw_hazard~11_combout ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_pipe_flush_waddr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_pipe_flush_waddr[4] .is_wysiwyg = "true";
defparam \cpu|cpu|A_pipe_flush_waddr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N6
cycloneive_lcell_comb \cpu|cpu|F_ic_tag_rd_addr_nxt[1]~7 (
	.dataa(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~0_combout ),
	.datab(\cpu|cpu|F_ic_tag_rd_addr_nxt[1]~6_combout ),
	.datac(\cpu|cpu|M_pipe_flush_waddr [4]),
	.datad(\cpu|cpu|A_pipe_flush_waddr [4]),
	.cin(gnd),
	.combout(\cpu|cpu|F_ic_tag_rd_addr_nxt[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ic_tag_rd_addr_nxt[1]~7 .lut_mask = 16'hEC64;
defparam \cpu|cpu|F_ic_tag_rd_addr_nxt[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N27
dffeas \cpu|cpu|F_pc[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|F_ic_tag_rd_addr_nxt[1]~7_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|F_pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|F_pc[4] .is_wysiwyg = "true";
defparam \cpu|cpu|F_pc[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y42_N5
dffeas \cpu|cpu|D_pc[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|F_pc [4]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_pc[4] .is_wysiwyg = "true";
defparam \cpu|cpu|D_pc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N24
cycloneive_lcell_comb \cpu|cpu|ic_tag_wraddress_nxt~5 (
	.dataa(\cpu|cpu|D_ic_fill_starting~combout ),
	.datab(gnd),
	.datac(\cpu|cpu|ic_fill_line [1]),
	.datad(\cpu|cpu|D_pc [4]),
	.cin(gnd),
	.combout(\cpu|cpu|ic_tag_wraddress_nxt~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|ic_tag_wraddress_nxt~5 .lut_mask = 16'hFA50;
defparam \cpu|cpu|ic_tag_wraddress_nxt~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N25
dffeas \cpu|cpu|ic_fill_line[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|ic_tag_wraddress_nxt~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|ic_fill_line [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|ic_fill_line[1] .is_wysiwyg = "true";
defparam \cpu|cpu|ic_fill_line[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N0
cycloneive_lcell_comb \cpu|cpu|D_iw[11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [11]),
	.cin(gnd),
	.combout(\cpu|cpu|D_iw[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_iw[11]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|D_iw[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y43_N1
dffeas \cpu|cpu|D_iw[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_iw[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_iw [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_iw[11] .is_wysiwyg = "true";
defparam \cpu|cpu|D_iw[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y42_N23
dffeas \cpu|cpu|E_iw[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|D_iw [11]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_iw [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_iw[11] .is_wysiwyg = "true";
defparam \cpu|cpu|E_iw[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N0
cycloneive_lcell_comb \cpu|cpu|E_ctrl_invalidate_i~1 (
	.dataa(\cpu|cpu|E_iw [11]),
	.datab(\cpu|cpu|E_iw [16]),
	.datac(\cpu|cpu|E_iw [15]),
	.datad(\cpu|cpu|E_iw [12]),
	.cin(gnd),
	.combout(\cpu|cpu|E_ctrl_invalidate_i~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_ctrl_invalidate_i~1 .lut_mask = 16'hC009;
defparam \cpu|cpu|E_ctrl_invalidate_i~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N12
cycloneive_lcell_comb \cpu|cpu|E_ctrl_invalidate_i~2 (
	.dataa(\cpu|cpu|E_iw [11]),
	.datab(\cpu|cpu|E_ctrl_invalidate_i~1_combout ),
	.datac(\cpu|cpu|E_iw [12]),
	.datad(\cpu|cpu|E_iw [13]),
	.cin(gnd),
	.combout(\cpu|cpu|E_ctrl_invalidate_i~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_ctrl_invalidate_i~2 .lut_mask = 16'hC408;
defparam \cpu|cpu|E_ctrl_invalidate_i~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N14
cycloneive_lcell_comb \cpu|cpu|E_ctrl_invalidate_i~0 (
	.dataa(\cpu|cpu|Equal249~2_combout ),
	.datab(\cpu|cpu|E_iw [14]),
	.datac(gnd),
	.datad(\cpu|cpu|E_ctrl_invalidate_i~2_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_ctrl_invalidate_i~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_ctrl_invalidate_i~0 .lut_mask = 16'h8800;
defparam \cpu|cpu|E_ctrl_invalidate_i~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N15
dffeas \cpu|cpu|M_ctrl_invalidate_i (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_ctrl_invalidate_i~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_ctrl_invalidate_i~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_ctrl_invalidate_i .is_wysiwyg = "true";
defparam \cpu|cpu|M_ctrl_invalidate_i .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y42_N3
dffeas \cpu|cpu|A_ctrl_invalidate_i (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_ctrl_invalidate_i~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_ctrl_invalidate_i~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_ctrl_invalidate_i .is_wysiwyg = "true";
defparam \cpu|cpu|A_ctrl_invalidate_i .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N20
cycloneive_lcell_comb \cpu|cpu|ic_fill_prevent_refill_nxt (
	.dataa(\cpu|cpu|D_ic_fill_starting~combout ),
	.datab(\cpu|cpu|A_valid_from_M~q ),
	.datac(\cpu|cpu|ic_fill_prevent_refill~q ),
	.datad(\cpu|cpu|A_ctrl_invalidate_i~q ),
	.cin(gnd),
	.combout(\cpu|cpu|ic_fill_prevent_refill_nxt~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|ic_fill_prevent_refill_nxt .lut_mask = 16'hBAFA;
defparam \cpu|cpu|ic_fill_prevent_refill_nxt .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N21
dffeas \cpu|cpu|ic_fill_prevent_refill (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|ic_fill_prevent_refill_nxt~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|ic_fill_prevent_refill~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|ic_fill_prevent_refill .is_wysiwyg = "true";
defparam \cpu|cpu|ic_fill_prevent_refill .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N4
cycloneive_lcell_comb \cpu|cpu|F_ic_fill_same_tag_line~5 (
	.dataa(\cpu|cpu|F_pc [6]),
	.datab(\cpu|cpu|ic_fill_line [2]),
	.datac(\cpu|cpu|F_pc [5]),
	.datad(\cpu|cpu|ic_fill_line [3]),
	.cin(gnd),
	.combout(\cpu|cpu|F_ic_fill_same_tag_line~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ic_fill_same_tag_line~5 .lut_mask = 16'h8241;
defparam \cpu|cpu|F_ic_fill_same_tag_line~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N24
cycloneive_lcell_comb \cpu|cpu|Equal274~0 (
	.dataa(gnd),
	.datab(\cpu|cpu|F_pc [9]),
	.datac(gnd),
	.datad(\cpu|cpu|ic_fill_line [6]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal274~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal274~0 .lut_mask = 16'h33CC;
defparam \cpu|cpu|Equal274~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N26
cycloneive_lcell_comb \cpu|cpu|F_ic_fill_same_tag_line~2 (
	.dataa(\cpu|cpu|ic_fill_tag [5]),
	.datab(\cpu|cpu|F_pc [14]),
	.datac(\cpu|cpu|ic_fill_tag [4]),
	.datad(\cpu|cpu|F_pc [15]),
	.cin(gnd),
	.combout(\cpu|cpu|F_ic_fill_same_tag_line~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ic_fill_same_tag_line~2 .lut_mask = 16'h8241;
defparam \cpu|cpu|F_ic_fill_same_tag_line~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N24
cycloneive_lcell_comb \cpu|cpu|F_ic_fill_same_tag_line~3 (
	.dataa(\cpu|cpu|ic_fill_line [0]),
	.datab(\cpu|cpu|ic_fill_line [1]),
	.datac(\cpu|cpu|F_pc [4]),
	.datad(\cpu|cpu|F_pc [3]),
	.cin(gnd),
	.combout(\cpu|cpu|F_ic_fill_same_tag_line~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ic_fill_same_tag_line~3 .lut_mask = 16'h8241;
defparam \cpu|cpu|F_ic_fill_same_tag_line~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N14
cycloneive_lcell_comb \cpu|cpu|F_ic_fill_same_tag_line~0 (
	.dataa(\cpu|cpu|F_pc [11]),
	.datab(\cpu|cpu|ic_fill_tag [1]),
	.datac(\cpu|cpu|ic_fill_tag [0]),
	.datad(\cpu|cpu|F_pc [10]),
	.cin(gnd),
	.combout(\cpu|cpu|F_ic_fill_same_tag_line~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ic_fill_same_tag_line~0 .lut_mask = 16'h9009;
defparam \cpu|cpu|F_ic_fill_same_tag_line~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N28
cycloneive_lcell_comb \cpu|cpu|F_ic_fill_same_tag_line~1 (
	.dataa(\cpu|cpu|ic_fill_tag [2]),
	.datab(\cpu|cpu|F_pc [13]),
	.datac(\cpu|cpu|ic_fill_tag [3]),
	.datad(\cpu|cpu|F_pc [12]),
	.cin(gnd),
	.combout(\cpu|cpu|F_ic_fill_same_tag_line~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ic_fill_same_tag_line~1 .lut_mask = 16'h8241;
defparam \cpu|cpu|F_ic_fill_same_tag_line~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N10
cycloneive_lcell_comb \cpu|cpu|F_ic_fill_same_tag_line~4 (
	.dataa(\cpu|cpu|F_ic_fill_same_tag_line~2_combout ),
	.datab(\cpu|cpu|F_ic_fill_same_tag_line~3_combout ),
	.datac(\cpu|cpu|F_ic_fill_same_tag_line~0_combout ),
	.datad(\cpu|cpu|F_ic_fill_same_tag_line~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_ic_fill_same_tag_line~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ic_fill_same_tag_line~4 .lut_mask = 16'h8000;
defparam \cpu|cpu|F_ic_fill_same_tag_line~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N18
cycloneive_lcell_comb \cpu|cpu|F_ic_fill_same_tag_line~6 (
	.dataa(\cpu|cpu|F_pc [7]),
	.datab(\cpu|cpu|ic_fill_line [4]),
	.datac(\cpu|cpu|F_pc [8]),
	.datad(\cpu|cpu|ic_fill_line [5]),
	.cin(gnd),
	.combout(\cpu|cpu|F_ic_fill_same_tag_line~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ic_fill_same_tag_line~6 .lut_mask = 16'h9009;
defparam \cpu|cpu|F_ic_fill_same_tag_line~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N28
cycloneive_lcell_comb \cpu|cpu|F_ic_fill_same_tag_line (
	.dataa(\cpu|cpu|F_ic_fill_same_tag_line~5_combout ),
	.datab(\cpu|cpu|Equal274~0_combout ),
	.datac(\cpu|cpu|F_ic_fill_same_tag_line~4_combout ),
	.datad(\cpu|cpu|F_ic_fill_same_tag_line~6_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_ic_fill_same_tag_line~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ic_fill_same_tag_line .lut_mask = 16'h2000;
defparam \cpu|cpu|F_ic_fill_same_tag_line .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y42_N29
dffeas \cpu|cpu|D_ic_fill_same_tag_line (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_ic_fill_same_tag_line~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_ic_fill_same_tag_line~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_ic_fill_same_tag_line .is_wysiwyg = "true";
defparam \cpu|cpu|D_ic_fill_same_tag_line .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N6
cycloneive_lcell_comb \cpu|cpu|D_ic_fill_starting~2 (
	.dataa(\cpu|cpu|M_pipe_flush~q ),
	.datab(\cpu|cpu|ic_fill_prevent_refill~q ),
	.datac(\cpu|cpu|E_valid_jmp_indirect~q ),
	.datad(\cpu|cpu|D_ic_fill_same_tag_line~q ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ic_fill_starting~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ic_fill_starting~2 .lut_mask = 16'hFDF5;
defparam \cpu|cpu|D_ic_fill_starting~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N6
cycloneive_lcell_comb \cpu|cpu|ic_fill_active_nxt~0 (
	.dataa(\cpu|cpu|ic_fill_dp_offset_nxt[1]~0_combout ),
	.datab(\cpu|cpu|ic_fill_initial_offset [1]),
	.datac(\cpu|cpu|ic_fill_initial_offset [2]),
	.datad(\cpu|cpu|ic_fill_dp_offset_nxt[2]~2_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|ic_fill_active_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|ic_fill_active_nxt~0 .lut_mask = 16'h6FF6;
defparam \cpu|cpu|ic_fill_active_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N4
cycloneive_lcell_comb \cpu|cpu|ic_fill_active_nxt~1 (
	.dataa(\cpu|cpu|ic_fill_active_nxt~0_combout ),
	.datab(\cpu|cpu|i_readdatavalid_d1~q ),
	.datac(\cpu|cpu|ic_fill_initial_offset [0]),
	.datad(\cpu|cpu|ic_fill_dp_offset_nxt[0]~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|ic_fill_active_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|ic_fill_active_nxt~1 .lut_mask = 16'hBFFB;
defparam \cpu|cpu|ic_fill_active_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N12
cycloneive_lcell_comb \cpu|cpu|ic_fill_active_nxt~2 (
	.dataa(\cpu|cpu|ic_fill_active_nxt~1_combout ),
	.datab(\cpu|cpu|D_ic_fill_starting~combout ),
	.datac(\cpu|cpu|ic_fill_active~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|ic_fill_active_nxt~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|ic_fill_active_nxt~2 .lut_mask = 16'hECEC;
defparam \cpu|cpu|ic_fill_active_nxt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N13
dffeas \cpu|cpu|ic_fill_active (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|ic_fill_active_nxt~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|ic_fill_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|ic_fill_active .is_wysiwyg = "true";
defparam \cpu|cpu|ic_fill_active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N28
cycloneive_lcell_comb \cpu|cpu|D_ic_fill_starting (
	.dataa(\cpu|cpu|D_ic_fill_starting~2_combout ),
	.datab(\cpu|cpu|D_iw_valid~q ),
	.datac(\cpu|cpu|D_kill~q ),
	.datad(\cpu|cpu|ic_fill_active~q ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ic_fill_starting~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ic_fill_starting .lut_mask = 16'h0001;
defparam \cpu|cpu|D_ic_fill_starting .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N10
cycloneive_lcell_comb \cpu|cpu|ic_tag_wraddress_nxt~6 (
	.dataa(\cpu|cpu|D_ic_fill_starting~combout ),
	.datab(gnd),
	.datac(\cpu|cpu|ic_fill_line [0]),
	.datad(\cpu|cpu|D_pc [3]),
	.cin(gnd),
	.combout(\cpu|cpu|ic_tag_wraddress_nxt~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|ic_tag_wraddress_nxt~6 .lut_mask = 16'hFA50;
defparam \cpu|cpu|ic_tag_wraddress_nxt~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N11
dffeas \cpu|cpu|ic_fill_line[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|ic_tag_wraddress_nxt~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|ic_fill_line [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|ic_fill_line[0] .is_wysiwyg = "true";
defparam \cpu|cpu|ic_fill_line[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N26
cycloneive_lcell_comb \cpu|cpu|M_regnum_a_cmp_F~1 (
	.dataa(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [29]),
	.datab(\cpu|cpu|M_dst_regnum [3]),
	.datac(\cpu|cpu|M_dst_regnum [2]),
	.datad(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [30]),
	.cin(gnd),
	.combout(\cpu|cpu|M_regnum_a_cmp_F~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_regnum_a_cmp_F~1 .lut_mask = 16'h8421;
defparam \cpu|cpu|M_regnum_a_cmp_F~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N18
cycloneive_lcell_comb \cpu|cpu|M_regnum_a_cmp_F~0 (
	.dataa(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [28]),
	.datab(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [27]),
	.datac(\cpu|cpu|M_dst_regnum [0]),
	.datad(\cpu|cpu|M_dst_regnum [1]),
	.cin(gnd),
	.combout(\cpu|cpu|M_regnum_a_cmp_F~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_regnum_a_cmp_F~0 .lut_mask = 16'h8241;
defparam \cpu|cpu|M_regnum_a_cmp_F~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N2
cycloneive_lcell_comb \cpu|cpu|Equal306~0 (
	.dataa(gnd),
	.datab(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [31]),
	.datac(\cpu|cpu|M_dst_regnum [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|Equal306~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal306~0 .lut_mask = 16'h3C3C;
defparam \cpu|cpu|Equal306~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N10
cycloneive_lcell_comb \cpu|cpu|M_regnum_a_cmp_F (
	.dataa(\cpu|cpu|M_regnum_a_cmp_F~1_combout ),
	.datab(\cpu|cpu|M_regnum_a_cmp_F~0_combout ),
	.datac(\cpu|cpu|Equal306~0_combout ),
	.datad(\cpu|cpu|M_wr_dst_reg~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|M_regnum_a_cmp_F~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_regnum_a_cmp_F .lut_mask = 16'h0008;
defparam \cpu|cpu|M_regnum_a_cmp_F .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N30
cycloneive_lcell_comb \cpu|cpu|A_regnum_a_cmp_D~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|M_regnum_a_cmp_F~combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_regnum_a_cmp_D~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_regnum_a_cmp_D~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|A_regnum_a_cmp_D~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y42_N31
dffeas \cpu|cpu|A_regnum_a_cmp_D (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_regnum_a_cmp_D~feeder_combout ),
	.asdata(\cpu|cpu|M_regnum_a_cmp_D~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|F_stall~0_combout ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_regnum_a_cmp_D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_regnum_a_cmp_D .is_wysiwyg = "true";
defparam \cpu|cpu|A_regnum_a_cmp_D .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N8
cycloneive_lcell_comb \cpu|cpu|E_src1[7]~0 (
	.dataa(\cpu|cpu|M_regnum_a_cmp_D~q ),
	.datab(gnd),
	.datac(\cpu|cpu|A_regnum_a_cmp_D~q ),
	.datad(\cpu|cpu|D_ctrl_a_not_src~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_src1[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_src1[7]~0 .lut_mask = 16'hFF05;
defparam \cpu|cpu|E_src1[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N16
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[4]~83 (
	.dataa(\cpu|cpu|E_src1[7]~0_combout ),
	.datab(\cpu|cpu|A_wr_data_unfiltered[4]~98_combout ),
	.datac(\cpu|cpu|M_alu_result [4]),
	.datad(\cpu|cpu|E_src1[7]~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[4]~83_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[4]~83 .lut_mask = 16'hFA44;
defparam \cpu|cpu|D_src1_reg[4]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N14
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[4]~84 (
	.dataa(\cpu|cpu|E_src1[7]~0_combout ),
	.datab(\cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4]),
	.datac(\cpu|cpu|D_src1_reg[4]~83_combout ),
	.datad(\cpu|cpu|W_wr_data [4]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[4]~84_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[4]~84 .lut_mask = 16'hF858;
defparam \cpu|cpu|D_src1_reg[4]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N14
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[4]~85 (
	.dataa(\cpu|cpu|D_src1_reg[4]~84_combout ),
	.datab(\cpu|cpu|E_alu_result [4]),
	.datac(\cpu|cpu|D_src1_reg[31]~0_combout ),
	.datad(\cpu|cpu|D_src1_reg[31]~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[4]~85_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[4]~85 .lut_mask = 16'hECA0;
defparam \cpu|cpu|D_src1_reg[4]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N15
dffeas \cpu|cpu|E_src1[4]~_Duplicate_2 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_src1_reg[4]~85_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src1[4]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src1[4]~_Duplicate_2 .is_wysiwyg = "true";
defparam \cpu|cpu|E_src1[4]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N30
cycloneive_lcell_comb \cpu|cpu|M_target_pcb[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|E_src1[4]~_Duplicate_2_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|M_target_pcb[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_target_pcb[4]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|cpu|M_target_pcb[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N31
dffeas \cpu|cpu|M_target_pcb[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_target_pcb[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_target_pcb [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_target_pcb[4] .is_wysiwyg = "true";
defparam \cpu|cpu|M_target_pcb[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N14
cycloneive_lcell_comb \cpu|cpu|A_pipe_flush_waddr[2]~2 (
	.dataa(\cpu|cpu|M_target_pcb [4]),
	.datab(\cpu|cpu|M_ctrl_jmp_indirect~q ),
	.datac(gnd),
	.datad(\cpu|cpu|M_pc_plus_one [2]),
	.cin(gnd),
	.combout(\cpu|cpu|A_pipe_flush_waddr[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_pipe_flush_waddr[2]~2 .lut_mask = 16'hBB88;
defparam \cpu|cpu|A_pipe_flush_waddr[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N19
dffeas \cpu|cpu|M_pc[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|E_pc [2]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_pc[2] .is_wysiwyg = "true";
defparam \cpu|cpu|M_pc[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y41_N15
dffeas \cpu|cpu|A_pipe_flush_waddr[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_pipe_flush_waddr[2]~2_combout ),
	.asdata(\cpu|cpu|M_pc [2]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|A_pipe_flush_waddr[6]~12_combout ),
	.sload(\cpu|cpu|M_dc_raw_hazard~11_combout ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_pipe_flush_waddr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_pipe_flush_waddr[2] .is_wysiwyg = "true";
defparam \cpu|cpu|A_pipe_flush_waddr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y41_N5
dffeas \cpu|cpu|M_pipe_flush_waddr[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|E_extra_pc [2]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_pipe_flush_waddr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_pipe_flush_waddr[2] .is_wysiwyg = "true";
defparam \cpu|cpu|M_pipe_flush_waddr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N12
cycloneive_lcell_comb \cpu|cpu|F_ic_data_rd_addr_nxt[2]~12 (
	.dataa(\cpu|cpu|D_br_taken_waddr_partial [2]),
	.datab(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~2_combout ),
	.datac(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~3_combout ),
	.datad(\cpu|cpu|F_pc_plus_one[2]~4_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_ic_data_rd_addr_nxt[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ic_data_rd_addr_nxt[2]~12 .lut_mask = 16'hF2C2;
defparam \cpu|cpu|F_ic_data_rd_addr_nxt[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N24
cycloneive_lcell_comb \cpu|cpu|F_ic_data_rd_addr_nxt[2]~13 (
	.dataa(\cpu|cpu|F_ic_data_rd_addr_nxt[2]~12_combout ),
	.datab(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~2_combout ),
	.datac(\cpu|cpu|D_pc [2]),
	.datad(\cpu|cpu|D_iw [8]),
	.cin(gnd),
	.combout(\cpu|cpu|F_ic_data_rd_addr_nxt[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ic_data_rd_addr_nxt[2]~13 .lut_mask = 16'hEA62;
defparam \cpu|cpu|F_ic_data_rd_addr_nxt[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N14
cycloneive_lcell_comb \cpu|cpu|F_ic_data_rd_addr_nxt[2]~14 (
	.dataa(\cpu|cpu|E_src1[4]~_Duplicate_2_q ),
	.datab(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~1_combout ),
	.datac(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~0_combout ),
	.datad(\cpu|cpu|F_ic_data_rd_addr_nxt[2]~13_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_ic_data_rd_addr_nxt[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ic_data_rd_addr_nxt[2]~14 .lut_mask = 16'hCBC8;
defparam \cpu|cpu|F_ic_data_rd_addr_nxt[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N22
cycloneive_lcell_comb \cpu|cpu|F_ic_data_rd_addr_nxt[2]~15 (
	.dataa(\cpu|cpu|A_pipe_flush_waddr [2]),
	.datab(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~0_combout ),
	.datac(\cpu|cpu|M_pipe_flush_waddr [2]),
	.datad(\cpu|cpu|F_ic_data_rd_addr_nxt[2]~14_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_ic_data_rd_addr_nxt[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ic_data_rd_addr_nxt[2]~15 .lut_mask = 16'hBBC0;
defparam \cpu|cpu|F_ic_data_rd_addr_nxt[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N23
dffeas \cpu|cpu|F_pc[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_ic_data_rd_addr_nxt[2]~15_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|F_pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|F_pc[2] .is_wysiwyg = "true";
defparam \cpu|cpu|F_pc[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y40_N25
dffeas \cpu|cpu|D_pc[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|F_pc [2]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_pc[2] .is_wysiwyg = "true";
defparam \cpu|cpu|D_pc[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y39_N7
dffeas \cpu|cpu|ic_fill_initial_offset[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|D_pc [2]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|cpu|D_ic_fill_starting~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|ic_fill_initial_offset [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|ic_fill_initial_offset[2] .is_wysiwyg = "true";
defparam \cpu|cpu|ic_fill_initial_offset[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N2
cycloneive_lcell_comb \cpu|cpu|ic_fill_dp_offset_nxt[2]~1 (
	.dataa(\cpu|cpu|ic_fill_dp_offset [2]),
	.datab(\cpu|cpu|ic_fill_dp_offset [0]),
	.datac(\cpu|cpu|ic_fill_dp_offset [1]),
	.datad(\cpu|cpu|D_ic_fill_starting_d1~q ),
	.cin(gnd),
	.combout(\cpu|cpu|ic_fill_dp_offset_nxt[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|ic_fill_dp_offset_nxt[2]~1 .lut_mask = 16'h006A;
defparam \cpu|cpu|ic_fill_dp_offset_nxt[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N0
cycloneive_lcell_comb \cpu|cpu|ic_fill_dp_offset_nxt[2]~2 (
	.dataa(\cpu|cpu|ic_fill_initial_offset [2]),
	.datab(\cpu|cpu|D_ic_fill_starting_d1~q ),
	.datac(gnd),
	.datad(\cpu|cpu|ic_fill_dp_offset_nxt[2]~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|ic_fill_dp_offset_nxt[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|ic_fill_dp_offset_nxt[2]~2 .lut_mask = 16'hFF88;
defparam \cpu|cpu|ic_fill_dp_offset_nxt[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N20
cycloneive_lcell_comb \cpu|cpu|ic_fill_dp_offset_en~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|i_readdatavalid_d1~q ),
	.datad(\cpu|cpu|D_ic_fill_starting_d1~q ),
	.cin(gnd),
	.combout(\cpu|cpu|ic_fill_dp_offset_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|ic_fill_dp_offset_en~0 .lut_mask = 16'hFFF0;
defparam \cpu|cpu|ic_fill_dp_offset_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N1
dffeas \cpu|cpu|ic_fill_dp_offset[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|ic_fill_dp_offset_nxt[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|ic_fill_dp_offset_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|ic_fill_dp_offset [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|ic_fill_dp_offset[2] .is_wysiwyg = "true";
defparam \cpu|cpu|ic_fill_dp_offset[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y44_N7
dffeas \cpu|cpu|D_iw[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [3]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_iw [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_iw[3] .is_wysiwyg = "true";
defparam \cpu|cpu|D_iw[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N30
cycloneive_lcell_comb \cpu|cpu|Equal95~0 (
	.dataa(\cpu|cpu|D_iw [1]),
	.datab(\cpu|cpu|D_iw [2]),
	.datac(\cpu|cpu|D_iw [0]),
	.datad(\cpu|cpu|D_iw [3]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal95~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal95~0 .lut_mask = 16'h0200;
defparam \cpu|cpu|Equal95~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N12
cycloneive_lcell_comb \cpu|cpu|D_compare_op[1]~0 (
	.dataa(\cpu|cpu|Equal95~0_combout ),
	.datab(\cpu|cpu|D_iw [5]),
	.datac(\cpu|cpu|D_iw [15]),
	.datad(\cpu|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\cpu|cpu|D_compare_op[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_compare_op[1]~0 .lut_mask = 16'hF700;
defparam \cpu|cpu|D_compare_op[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N13
dffeas \cpu|cpu|E_compare_op[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_compare_op[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_compare_op [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_compare_op[1] .is_wysiwyg = "true";
defparam \cpu|cpu|E_compare_op[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N6
cycloneive_lcell_comb \cpu|cpu|E_br_result~2 (
	.dataa(\cpu|cpu|E_compare_op [1]),
	.datab(\cpu|cpu|E_br_result~1_combout ),
	.datac(\cpu|cpu|E_compare_op [0]),
	.datad(\cpu|cpu|Add8~98_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_br_result~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_br_result~2 .lut_mask = 16'hCEDC;
defparam \cpu|cpu|E_br_result~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N1
dffeas \cpu|cpu|E_bht_data[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|D_bht_data [1]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_bht_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_bht_data[1] .is_wysiwyg = "true";
defparam \cpu|cpu|E_bht_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N30
cycloneive_lcell_comb \cpu|cpu|E_br_mispredict~0 (
	.dataa(gnd),
	.datab(\cpu|cpu|M_pipe_flush~q ),
	.datac(\cpu|cpu|E_ctrl_br_cond~q ),
	.datad(\cpu|cpu|E_valid_from_D~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_br_mispredict~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_br_mispredict~0 .lut_mask = 16'hC000;
defparam \cpu|cpu|E_br_mispredict~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N2
cycloneive_lcell_comb \cpu|cpu|M_pipe_flush_nxt (
	.dataa(\cpu|cpu|E_br_result~2_combout ),
	.datab(\cpu|cpu|E_bht_data [1]),
	.datac(\cpu|cpu|E_br_mispredict~0_combout ),
	.datad(\cpu|cpu|A_pipe_flush_nxt~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|M_pipe_flush_nxt~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_pipe_flush_nxt .lut_mask = 16'h006F;
defparam \cpu|cpu|M_pipe_flush_nxt .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N3
dffeas \cpu|cpu|M_pipe_flush (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_pipe_flush_nxt~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_pipe_flush~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_pipe_flush .is_wysiwyg = "true";
defparam \cpu|cpu|M_pipe_flush .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N6
cycloneive_lcell_comb \cpu|cpu|F_ic_data_rd_addr_nxt[0]~0 (
	.dataa(gnd),
	.datab(\cpu|cpu|M_pipe_flush~q ),
	.datac(gnd),
	.datad(\cpu|cpu|A_pipe_flush~q ),
	.cin(gnd),
	.combout(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ic_data_rd_addr_nxt[0]~0 .lut_mask = 16'hFF33;
defparam \cpu|cpu|F_ic_data_rd_addr_nxt[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N3
dffeas \cpu|cpu|M_pipe_flush_waddr[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|E_extra_pc [1]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_pipe_flush_waddr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_pipe_flush_waddr[1] .is_wysiwyg = "true";
defparam \cpu|cpu|M_pipe_flush_waddr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N10
cycloneive_lcell_comb \cpu|cpu|F_ic_data_rd_addr_nxt[1]~8 (
	.dataa(\cpu|cpu|D_br_taken_waddr_partial [1]),
	.datab(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~2_combout ),
	.datac(\cpu|cpu|D_pc [1]),
	.datad(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_ic_data_rd_addr_nxt[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ic_data_rd_addr_nxt[1]~8 .lut_mask = 16'hCCE2;
defparam \cpu|cpu|F_ic_data_rd_addr_nxt[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N20
cycloneive_lcell_comb \cpu|cpu|F_ic_data_rd_addr_nxt[1]~9 (
	.dataa(\cpu|cpu|F_pc_plus_one[1]~2_combout ),
	.datab(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~3_combout ),
	.datac(\cpu|cpu|D_iw [7]),
	.datad(\cpu|cpu|F_ic_data_rd_addr_nxt[1]~8_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_ic_data_rd_addr_nxt[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ic_data_rd_addr_nxt[1]~9 .lut_mask = 16'hF388;
defparam \cpu|cpu|F_ic_data_rd_addr_nxt[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N2
cycloneive_lcell_comb \cpu|cpu|F_ic_data_rd_addr_nxt[1]~10 (
	.dataa(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~0_combout ),
	.datab(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~1_combout ),
	.datac(\cpu|cpu|M_pipe_flush_waddr [1]),
	.datad(\cpu|cpu|F_ic_data_rd_addr_nxt[1]~9_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_ic_data_rd_addr_nxt[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ic_data_rd_addr_nxt[1]~10 .lut_mask = 16'hB9A8;
defparam \cpu|cpu|F_ic_data_rd_addr_nxt[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N10
cycloneive_lcell_comb \cpu|cpu|M_target_pcb[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|E_src1[3]~_Duplicate_2_q ),
	.cin(gnd),
	.combout(\cpu|cpu|M_target_pcb[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_target_pcb[3]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|M_target_pcb[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N11
dffeas \cpu|cpu|M_target_pcb[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_target_pcb[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_target_pcb [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_target_pcb[3] .is_wysiwyg = "true";
defparam \cpu|cpu|M_target_pcb[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N16
cycloneive_lcell_comb \cpu|cpu|A_pipe_flush_waddr[1]~1 (
	.dataa(\cpu|cpu|M_target_pcb [3]),
	.datab(\cpu|cpu|M_pc_plus_one [1]),
	.datac(gnd),
	.datad(\cpu|cpu|M_ctrl_jmp_indirect~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_pipe_flush_waddr[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_pipe_flush_waddr[1]~1 .lut_mask = 16'hAACC;
defparam \cpu|cpu|A_pipe_flush_waddr[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N4
cycloneive_lcell_comb \cpu|cpu|M_pc[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|E_pc [1]),
	.cin(gnd),
	.combout(\cpu|cpu|M_pc[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_pc[1]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|M_pc[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N5
dffeas \cpu|cpu|M_pc[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_pc[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_pc[1] .is_wysiwyg = "true";
defparam \cpu|cpu|M_pc[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y40_N17
dffeas \cpu|cpu|A_pipe_flush_waddr[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_pipe_flush_waddr[1]~1_combout ),
	.asdata(\cpu|cpu|M_pc [1]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|A_pipe_flush_waddr[6]~12_combout ),
	.sload(\cpu|cpu|M_dc_raw_hazard~11_combout ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_pipe_flush_waddr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_pipe_flush_waddr[1] .is_wysiwyg = "true";
defparam \cpu|cpu|A_pipe_flush_waddr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N26
cycloneive_lcell_comb \cpu|cpu|F_ic_data_rd_addr_nxt[1]~11 (
	.dataa(\cpu|cpu|F_ic_data_rd_addr_nxt[1]~10_combout ),
	.datab(\cpu|cpu|A_pipe_flush_waddr [1]),
	.datac(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~1_combout ),
	.datad(\cpu|cpu|E_src1[3]~_Duplicate_2_q ),
	.cin(gnd),
	.combout(\cpu|cpu|F_ic_data_rd_addr_nxt[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ic_data_rd_addr_nxt[1]~11 .lut_mask = 16'hDA8A;
defparam \cpu|cpu|F_ic_data_rd_addr_nxt[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N27
dffeas \cpu|cpu|F_pc[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_ic_data_rd_addr_nxt[1]~11_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|F_pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|F_pc[1] .is_wysiwyg = "true";
defparam \cpu|cpu|F_pc[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y40_N11
dffeas \cpu|cpu|D_pc[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|F_pc [1]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_pc[1] .is_wysiwyg = "true";
defparam \cpu|cpu|D_pc[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y39_N9
dffeas \cpu|cpu|ic_fill_initial_offset[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|D_pc [1]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|cpu|D_ic_fill_starting~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|ic_fill_initial_offset [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|ic_fill_initial_offset[1] .is_wysiwyg = "true";
defparam \cpu|cpu|ic_fill_initial_offset[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N12
cycloneive_lcell_comb \cpu|cpu|ic_fill_dp_offset_nxt[1]~0 (
	.dataa(\cpu|cpu|ic_fill_initial_offset [1]),
	.datab(\cpu|cpu|ic_fill_dp_offset [0]),
	.datac(\cpu|cpu|ic_fill_dp_offset [1]),
	.datad(\cpu|cpu|D_ic_fill_starting_d1~q ),
	.cin(gnd),
	.combout(\cpu|cpu|ic_fill_dp_offset_nxt[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|ic_fill_dp_offset_nxt[1]~0 .lut_mask = 16'hAA3C;
defparam \cpu|cpu|ic_fill_dp_offset_nxt[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N13
dffeas \cpu|cpu|ic_fill_dp_offset[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|ic_fill_dp_offset_nxt[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|ic_fill_dp_offset_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|ic_fill_dp_offset [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|ic_fill_dp_offset[1] .is_wysiwyg = "true";
defparam \cpu|cpu|ic_fill_dp_offset[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N14
cycloneive_lcell_comb \cpu|cpu|D_iw[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\cpu|cpu|D_iw[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_iw[0]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|D_iw[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N15
dffeas \cpu|cpu|D_iw[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_iw[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_iw [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_iw[0] .is_wysiwyg = "true";
defparam \cpu|cpu|D_iw[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y44_N17
dffeas \cpu|cpu|E_iw[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|D_iw [0]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_iw [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_iw[0] .is_wysiwyg = "true";
defparam \cpu|cpu|E_iw[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N8
cycloneive_lcell_comb \cpu|cpu|E_ctrl_ld_st_non_io~0 (
	.dataa(\cpu|cpu|E_iw [1]),
	.datab(\cpu|cpu|E_iw [4]),
	.datac(\cpu|cpu|E_iw [5]),
	.datad(\cpu|cpu|E_iw [2]),
	.cin(gnd),
	.combout(\cpu|cpu|E_ctrl_ld_st_non_io~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_ctrl_ld_st_non_io~0 .lut_mask = 16'h0F02;
defparam \cpu|cpu|E_ctrl_ld_st_non_io~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N10
cycloneive_lcell_comb \cpu|cpu|E_ld_st_bus~9 (
	.dataa(\cpu|cpu|E_iw [5]),
	.datab(\cpu|cpu|E_iw [4]),
	.datac(\cpu|cpu|E_iw [1]),
	.datad(\cpu|cpu|E_iw [2]),
	.cin(gnd),
	.combout(\cpu|cpu|E_ld_st_bus~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_ld_st_bus~9 .lut_mask = 16'hAA2A;
defparam \cpu|cpu|E_ld_st_bus~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N30
cycloneive_lcell_comb \cpu|cpu|E_ld_st_bus~8 (
	.dataa(\cpu|cpu|E_iw [0]),
	.datab(\cpu|cpu|E_ctrl_ld_st_non_io~0_combout ),
	.datac(\cpu|cpu|Add8~96_combout ),
	.datad(\cpu|cpu|E_ld_st_bus~9_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_ld_st_bus~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_ld_st_bus~8 .lut_mask = 16'hAA80;
defparam \cpu|cpu|E_ld_st_bus~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y41_N31
dffeas \cpu|cpu|M_ctrl_ld_st_bypass (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_ld_st_bus~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_ctrl_ld_st_bypass~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_ctrl_ld_st_bypass .is_wysiwyg = "true";
defparam \cpu|cpu|M_ctrl_ld_st_bypass .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y41_N23
dffeas \cpu|cpu|A_ctrl_ld_st_bypass (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_ctrl_ld_st_bypass~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_ctrl_ld_st_bypass~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_ctrl_ld_st_bypass .is_wysiwyg = "true";
defparam \cpu|cpu|A_ctrl_ld_st_bypass .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N28
cycloneive_lcell_comb \cpu|cpu|d_address_offset_field_nxt[2]~0 (
	.dataa(\cpu|cpu|A_dc_dcache_management_done_nxt~2_combout ),
	.datab(\cpu|cpu|A_ctrl_ld_st_bypass~q ),
	.datac(\cpu|cpu|M_mem_baddr [4]),
	.datad(\cpu|cpu|A_mem_baddr [4]),
	.cin(gnd),
	.combout(\cpu|cpu|d_address_offset_field_nxt[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_address_offset_field_nxt[2]~0 .lut_mask = 16'hF870;
defparam \cpu|cpu|d_address_offset_field_nxt[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N10
cycloneive_lcell_comb \cpu|cpu|Add19~0 (
	.dataa(\cpu|cpu|d_address_offset_field [1]),
	.datab(\cpu|cpu|d_address_offset_field [0]),
	.datac(gnd),
	.datad(\cpu|cpu|d_address_offset_field [2]),
	.cin(gnd),
	.combout(\cpu|cpu|Add19~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add19~0 .lut_mask = 16'h7788;
defparam \cpu|cpu|Add19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N8
cycloneive_lcell_comb \cpu|cpu|d_address_offset_field_nxt[2]~2 (
	.dataa(\cpu|cpu|av_addr_accepted~combout ),
	.datab(\cpu|cpu|d_address_offset_field_nxt[2]~0_combout ),
	.datac(\cpu|cpu|Add19~0_combout ),
	.datad(\cpu|cpu|d_address_offset_field_nxt[1]~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|d_address_offset_field_nxt[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_address_offset_field_nxt[2]~2 .lut_mask = 16'hECA0;
defparam \cpu|cpu|d_address_offset_field_nxt[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N9
dffeas \cpu|cpu|d_address_offset_field[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_address_offset_field_nxt[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|d_address_offset_field[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_address_offset_field [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_address_offset_field[2] .is_wysiwyg = "true";
defparam \cpu|cpu|d_address_offset_field[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N4
cycloneive_lcell_comb \mm_interconnect_0|router|Equal4~0 (
// Equation(s):
// \mm_interconnect_0|router|Equal4~0_combout  = (\cpu|cpu|d_address_offset_field [1] & (\cpu|cpu|d_address_offset_field [2] & \mm_interconnect_0|router|Equal2~2_combout ))

	.dataa(gnd),
	.datab(\cpu|cpu|d_address_offset_field [1]),
	.datac(\cpu|cpu|d_address_offset_field [2]),
	.datad(\mm_interconnect_0|router|Equal2~2_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|router|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|router|Equal4~0 .lut_mask = 16'hC000;
defparam \mm_interconnect_0|router|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N21
dffeas \mm_interconnect_0|cpu_data_master_limiter|last_channel[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|router|Equal4~0_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm_interconnect_0|cpu_data_master_limiter|save_dest_id~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_data_master_limiter|last_channel [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_data_master_limiter|last_channel[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_data_master_limiter|last_channel[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N28
cycloneive_lcell_comb \jtag_uart|av_waitrequest~3 (
// Equation(s):
// \jtag_uart|av_waitrequest~3_combout  = (\jtag_uart|av_waitrequest~2_combout  & (\jtag_uart|av_waitrequest~1_combout  & ((\mm_interconnect_0|cpu_data_master_limiter|last_channel [0]) # 
// (!\mm_interconnect_0|cpu_data_master_limiter|suppress_change_dest_id~0_combout ))))

	.dataa(\mm_interconnect_0|cpu_data_master_limiter|suppress_change_dest_id~0_combout ),
	.datab(\mm_interconnect_0|cpu_data_master_limiter|last_channel [0]),
	.datac(\jtag_uart|av_waitrequest~2_combout ),
	.datad(\jtag_uart|av_waitrequest~1_combout ),
	.cin(gnd),
	.combout(\jtag_uart|av_waitrequest~3_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|av_waitrequest~3 .lut_mask = 16'hD000;
defparam \jtag_uart|av_waitrequest~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N29
dffeas \jtag_uart|av_waitrequest (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|av_waitrequest~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|av_waitrequest~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|av_waitrequest .is_wysiwyg = "true";
defparam \jtag_uart|av_waitrequest .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N30
cycloneive_lcell_comb \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~3 (
// Equation(s):
// \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~3_combout  = (\jtag_uart|av_waitrequest~q  & (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~2_combout  & 
// !\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]))

	.dataa(\jtag_uart|av_waitrequest~q ),
	.datab(gnd),
	.datac(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~2_combout ),
	.datad(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~3 .lut_mask = 16'h00A0;
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N31
dffeas \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y33_N13
dffeas \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][95] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][95]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][95] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][95] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N12
cycloneive_lcell_comb \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem~0 (
// Equation(s):
// \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem~0_combout  = (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][95]~q ) # (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][95]~q ),
	.datad(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem~0 .lut_mask = 16'hF0FF;
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N8
cycloneive_lcell_comb \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]~1 (
// Equation(s):
// \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]~1_combout  = (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem~0_combout 
// )))) # (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [0] & (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]~q )) # 
// (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [0] & ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem~0_combout )))))

	.dataa(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used [0]),
	.datac(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]~q ),
	.datad(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]~1 .lut_mask = 16'hFB40;
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N9
dffeas \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][62] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][62] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N6
cycloneive_lcell_comb \mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem~2 (
// Equation(s):
// \mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem~2_combout  = (\mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[1][95]~q ) # (!\mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[1][95]~q ),
	.datad(\mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem~2_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem~2 .lut_mask = 16'hF0FF;
defparam \mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N7
dffeas \mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[1][95] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[1][95]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[1][95] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[1][95] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N2
cycloneive_lcell_comb \mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][62]~1 (
// Equation(s):
// \mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][62]~1_combout  = (\mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][62]~0_combout  & (((\mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][62]~q )))) # 
// (!\mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][62]~0_combout  & ((\mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[1][95]~q ) # ((!\mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1]))))

	.dataa(\mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[1][95]~q ),
	.datab(\mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][62]~0_combout ),
	.datac(\mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][62]~q ),
	.datad(\mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][62]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][62]~1 .lut_mask = 16'hE2F3;
defparam \mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][62]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N3
dffeas \mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][62] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][62]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][62]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][62] .is_wysiwyg = "true";
defparam \mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N20
cycloneive_lcell_comb \mm_interconnect_0|cpu_data_master_limiter|response_sink_accepted~2 (
// Equation(s):
// \mm_interconnect_0|cpu_data_master_limiter|response_sink_accepted~2_combout  = (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]~q ) # 
// ((\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & \mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][62]~q )))) # (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// (\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & ((\mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][62]~q ))))

	.dataa(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datac(\mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]~q ),
	.datad(\mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][62]~q ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cpu_data_master_limiter|response_sink_accepted~2_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cpu_data_master_limiter|response_sink_accepted~2 .lut_mask = 16'hECA0;
defparam \mm_interconnect_0|cpu_data_master_limiter|response_sink_accepted~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N5
dffeas \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[1][95] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[1][95]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[1][95] .is_wysiwyg = "true";
defparam \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[1][95] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N4
cycloneive_lcell_comb \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem~3 (
// Equation(s):
// \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem~3_combout  = (\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used [1] & (((\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[1][95]~q )))) # 
// (!\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used [1] & ((\mm_interconnect_0|cmd_mux_003|saved_grant [0]) # ((\mm_interconnect_0|cmd_mux_003|saved_grant [1]))))

	.dataa(\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used [1]),
	.datab(\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[1][95]~q ),
	.datad(\mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem~3_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem~3 .lut_mask = 16'hF5E4;
defparam \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N1
dffeas \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[0][62] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem~3_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[0][62]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[0][62] .is_wysiwyg = "true";
defparam \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[0][62] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N11
dffeas \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][95] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][95]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][95] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][95] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N10
cycloneive_lcell_comb \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~3 (
// Equation(s):
// \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~3_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1] & (((\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][95]~q )))) # 
// (!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1] & ((\mm_interconnect_0|cmd_mux_002|saved_grant [1]) # ((\mm_interconnect_0|cmd_mux_002|saved_grant [0]))))

	.dataa(\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datab(\mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][95]~q ),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~3_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~3 .lut_mask = 16'hF0EE;
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N0
cycloneive_lcell_comb \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]) # (!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [0])

	.dataa(gnd),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(gnd),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'hCCFF;
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N31
dffeas \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][62] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~3_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][62]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][62] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N0
cycloneive_lcell_comb \mm_interconnect_0|cpu_data_master_limiter|response_sink_accepted~0 (
// Equation(s):
// \mm_interconnect_0|cpu_data_master_limiter|response_sink_accepted~0_combout  = (\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[0][62]~q ) # 
// ((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][62]~q )))) # (!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// ((\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][62]~q ))))

	.dataa(\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[0][62]~q ),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][62]~q ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cpu_data_master_limiter|response_sink_accepted~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cpu_data_master_limiter|response_sink_accepted~0 .lut_mask = 16'hECA0;
defparam \mm_interconnect_0|cpu_data_master_limiter|response_sink_accepted~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N13
dffeas \mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem[1][95] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem[1][95]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem[1][95] .is_wysiwyg = "true";
defparam \mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem[1][95] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N12
cycloneive_lcell_comb \mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem~0 (
// Equation(s):
// \mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem~0_combout  = (\mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem[1][95]~q ) # (!\mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem_used [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem[1][95]~q ),
	.datad(\mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem~0 .lut_mask = 16'hF0FF;
defparam \mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N24
cycloneive_lcell_comb \mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem[0][62]~1 (
// Equation(s):
// \mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem[0][62]~1_combout  = (\mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem_used [0] & ((\mm_interconnect_0|pio_led_s1_translator|read_latency_shift_reg [0] & 
// ((\mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem~0_combout ))) # (!\mm_interconnect_0|pio_led_s1_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem[0][62]~q )))) # 
// (!\mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem_used [0] & (((\mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem~0_combout ))))

	.dataa(\mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem_used [0]),
	.datab(\mm_interconnect_0|pio_led_s1_translator|read_latency_shift_reg [0]),
	.datac(\mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem[0][62]~q ),
	.datad(\mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem[0][62]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem[0][62]~1 .lut_mask = 16'hFD20;
defparam \mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem[0][62]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N25
dffeas \mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem[0][62] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem[0][62]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem[0][62]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem[0][62] .is_wysiwyg = "true";
defparam \mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem[0][62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N18
cycloneive_lcell_comb \mm_interconnect_0|cpu_data_master_limiter|response_sink_accepted~1 (
// Equation(s):
// \mm_interconnect_0|cpu_data_master_limiter|response_sink_accepted~1_combout  = (\mm_interconnect_0|pio_led_s1_translator|read_latency_shift_reg [0] & \mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem[0][62]~q )

	.dataa(gnd),
	.datab(\mm_interconnect_0|pio_led_s1_translator|read_latency_shift_reg [0]),
	.datac(gnd),
	.datad(\mm_interconnect_0|pio_led_s1_agent_rsp_fifo|mem[0][62]~q ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cpu_data_master_limiter|response_sink_accepted~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cpu_data_master_limiter|response_sink_accepted~1 .lut_mask = 16'hCC00;
defparam \mm_interconnect_0|cpu_data_master_limiter|response_sink_accepted~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N30
cycloneive_lcell_comb \mm_interconnect_0|cpu_data_master_limiter|response_sink_accepted~3 (
// Equation(s):
// \mm_interconnect_0|cpu_data_master_limiter|response_sink_accepted~3_combout  = (\mm_interconnect_0|rsp_mux|WideOr1~1_combout  & ((\mm_interconnect_0|cpu_data_master_limiter|response_sink_accepted~2_combout ) # 
// ((\mm_interconnect_0|cpu_data_master_limiter|response_sink_accepted~0_combout ) # (\mm_interconnect_0|cpu_data_master_limiter|response_sink_accepted~1_combout ))))

	.dataa(\mm_interconnect_0|cpu_data_master_limiter|response_sink_accepted~2_combout ),
	.datab(\mm_interconnect_0|rsp_mux|WideOr1~1_combout ),
	.datac(\mm_interconnect_0|cpu_data_master_limiter|response_sink_accepted~0_combout ),
	.datad(\mm_interconnect_0|cpu_data_master_limiter|response_sink_accepted~1_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cpu_data_master_limiter|response_sink_accepted~3_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cpu_data_master_limiter|response_sink_accepted~3 .lut_mask = 16'hCCC8;
defparam \mm_interconnect_0|cpu_data_master_limiter|response_sink_accepted~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N30
cycloneive_lcell_comb \mm_interconnect_0|cpu_data_master_limiter|nonposted_cmd_accepted~0 (
// Equation(s):
// \mm_interconnect_0|cpu_data_master_limiter|nonposted_cmd_accepted~0_combout  = (\mm_interconnect_0|cpu_data_master_limiter|save_dest_id~2_combout  & ((\mm_interconnect_0|cmd_demux|WideOr0~5_combout ) # (\mm_interconnect_0|cmd_demux|WideOr0~6_combout )))

	.dataa(\mm_interconnect_0|cpu_data_master_limiter|save_dest_id~2_combout ),
	.datab(gnd),
	.datac(\mm_interconnect_0|cmd_demux|WideOr0~5_combout ),
	.datad(\mm_interconnect_0|cmd_demux|WideOr0~6_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cpu_data_master_limiter|nonposted_cmd_accepted~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cpu_data_master_limiter|nonposted_cmd_accepted~0 .lut_mask = 16'hAAA0;
defparam \mm_interconnect_0|cpu_data_master_limiter|nonposted_cmd_accepted~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N12
cycloneive_lcell_comb \mm_interconnect_0|cpu_data_master_limiter|pending_response_count[0]~0 (
// Equation(s):
// \mm_interconnect_0|cpu_data_master_limiter|pending_response_count[0]~0_combout  = \mm_interconnect_0|cpu_data_master_limiter|response_sink_accepted~3_combout  $ (\mm_interconnect_0|cpu_data_master_limiter|nonposted_cmd_accepted~0_combout  $ 
// (\mm_interconnect_0|cpu_data_master_limiter|pending_response_count [0]))

	.dataa(\mm_interconnect_0|cpu_data_master_limiter|response_sink_accepted~3_combout ),
	.datab(\mm_interconnect_0|cpu_data_master_limiter|nonposted_cmd_accepted~0_combout ),
	.datac(\mm_interconnect_0|cpu_data_master_limiter|pending_response_count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mm_interconnect_0|cpu_data_master_limiter|pending_response_count[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cpu_data_master_limiter|pending_response_count[0]~0 .lut_mask = 16'h9696;
defparam \mm_interconnect_0|cpu_data_master_limiter|pending_response_count[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N13
dffeas \mm_interconnect_0|cpu_data_master_limiter|pending_response_count[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cpu_data_master_limiter|pending_response_count[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_data_master_limiter|pending_response_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_data_master_limiter|pending_response_count[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_data_master_limiter|pending_response_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N16
cycloneive_lcell_comb \mm_interconnect_0|cpu_data_master_limiter|has_pending_responses~0 (
// Equation(s):
// \mm_interconnect_0|cpu_data_master_limiter|has_pending_responses~0_combout  = (\mm_interconnect_0|cpu_data_master_limiter|response_sink_accepted~3_combout  & (\mm_interconnect_0|cpu_data_master_limiter|has_pending_responses~q  & 
// ((\mm_interconnect_0|cpu_data_master_limiter|nonposted_cmd_accepted~0_combout ) # (!\mm_interconnect_0|cpu_data_master_limiter|pending_response_count [0])))) # (!\mm_interconnect_0|cpu_data_master_limiter|response_sink_accepted~3_combout  & 
// ((\mm_interconnect_0|cpu_data_master_limiter|has_pending_responses~q ) # ((\mm_interconnect_0|cpu_data_master_limiter|nonposted_cmd_accepted~0_combout  & !\mm_interconnect_0|cpu_data_master_limiter|pending_response_count [0]))))

	.dataa(\mm_interconnect_0|cpu_data_master_limiter|response_sink_accepted~3_combout ),
	.datab(\mm_interconnect_0|cpu_data_master_limiter|nonposted_cmd_accepted~0_combout ),
	.datac(\mm_interconnect_0|cpu_data_master_limiter|has_pending_responses~q ),
	.datad(\mm_interconnect_0|cpu_data_master_limiter|pending_response_count [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cpu_data_master_limiter|has_pending_responses~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cpu_data_master_limiter|has_pending_responses~0 .lut_mask = 16'hD0F4;
defparam \mm_interconnect_0|cpu_data_master_limiter|has_pending_responses~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N17
dffeas \mm_interconnect_0|cpu_data_master_limiter|has_pending_responses (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cpu_data_master_limiter|has_pending_responses~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_data_master_limiter|has_pending_responses~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_data_master_limiter|has_pending_responses .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_data_master_limiter|has_pending_responses .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N2
cycloneive_lcell_comb \mm_interconnect_0|cpu_data_master_limiter|suppress_change_dest_id~0 (
// Equation(s):
// \mm_interconnect_0|cpu_data_master_limiter|suppress_change_dest_id~0_combout  = (!\cpu|cpu|d_write~q  & \mm_interconnect_0|cpu_data_master_limiter|has_pending_responses~q )

	.dataa(\cpu|cpu|d_write~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mm_interconnect_0|cpu_data_master_limiter|has_pending_responses~q ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cpu_data_master_limiter|suppress_change_dest_id~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cpu_data_master_limiter|suppress_change_dest_id~0 .lut_mask = 16'h5500;
defparam \mm_interconnect_0|cpu_data_master_limiter|suppress_change_dest_id~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N0
cycloneive_lcell_comb \mm_interconnect_0|router|src_data[79]~1 (
// Equation(s):
// \mm_interconnect_0|router|src_data[79]~1_combout  = (!\mm_interconnect_0|router|Equal4~0_combout  & (!\mm_interconnect_0|router|always1~0_combout  & ((\mm_interconnect_0|router|Equal2~3_combout ) # (!\mm_interconnect_0|router|Equal1~1_combout ))))

	.dataa(\mm_interconnect_0|router|Equal1~1_combout ),
	.datab(\mm_interconnect_0|router|Equal4~0_combout ),
	.datac(\mm_interconnect_0|router|Equal2~3_combout ),
	.datad(\mm_interconnect_0|router|always1~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|router|src_data[79]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|router|src_data[79]~1 .lut_mask = 16'h0031;
defparam \mm_interconnect_0|router|src_data[79]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N1
dffeas \mm_interconnect_0|cpu_data_master_limiter|last_dest_id[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|router|src_data[79]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|cpu_data_master_limiter|save_dest_id~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_data_master_limiter|last_dest_id [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_data_master_limiter|last_dest_id[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_data_master_limiter|last_dest_id[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y33_N13
dffeas \mm_interconnect_0|cpu_data_master_limiter|last_dest_id[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|router|src_data[78]~0_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm_interconnect_0|cpu_data_master_limiter|save_dest_id~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_data_master_limiter|last_dest_id [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_data_master_limiter|last_dest_id[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_data_master_limiter|last_dest_id[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N12
cycloneive_lcell_comb \mm_interconnect_0|cpu_data_master_limiter|suppress_change_dest_id~1 (
// Equation(s):
// \mm_interconnect_0|cpu_data_master_limiter|suppress_change_dest_id~1_combout  = (\mm_interconnect_0|cpu_data_master_limiter|last_channel [1] & ((\mm_interconnect_0|router|src_data[78]~0_combout  $ (\mm_interconnect_0|cpu_data_master_limiter|last_dest_id 
// [0])) # (!\mm_interconnect_0|router|always1~0_combout ))) # (!\mm_interconnect_0|cpu_data_master_limiter|last_channel [1] & ((\mm_interconnect_0|router|always1~0_combout ) # (\mm_interconnect_0|router|src_data[78]~0_combout  $ 
// (\mm_interconnect_0|cpu_data_master_limiter|last_dest_id [0]))))

	.dataa(\mm_interconnect_0|cpu_data_master_limiter|last_channel [1]),
	.datab(\mm_interconnect_0|router|src_data[78]~0_combout ),
	.datac(\mm_interconnect_0|cpu_data_master_limiter|last_dest_id [0]),
	.datad(\mm_interconnect_0|router|always1~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cpu_data_master_limiter|suppress_change_dest_id~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cpu_data_master_limiter|suppress_change_dest_id~1 .lut_mask = 16'h7DBE;
defparam \mm_interconnect_0|cpu_data_master_limiter|suppress_change_dest_id~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N14
cycloneive_lcell_comb \mm_interconnect_0|cpu_data_master_limiter|suppress_change_dest_id~2 (
// Equation(s):
// \mm_interconnect_0|cpu_data_master_limiter|suppress_change_dest_id~2_combout  = (\mm_interconnect_0|cpu_data_master_limiter|suppress_change_dest_id~0_combout  & ((\mm_interconnect_0|cpu_data_master_limiter|suppress_change_dest_id~1_combout ) # 
// (\mm_interconnect_0|cpu_data_master_limiter|last_dest_id [1] $ (\mm_interconnect_0|router|src_data[79]~1_combout ))))

	.dataa(\mm_interconnect_0|cpu_data_master_limiter|suppress_change_dest_id~0_combout ),
	.datab(\mm_interconnect_0|cpu_data_master_limiter|last_dest_id [1]),
	.datac(\mm_interconnect_0|router|src_data[79]~1_combout ),
	.datad(\mm_interconnect_0|cpu_data_master_limiter|suppress_change_dest_id~1_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cpu_data_master_limiter|suppress_change_dest_id~2_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cpu_data_master_limiter|suppress_change_dest_id~2 .lut_mask = 16'hAA28;
defparam \mm_interconnect_0|cpu_data_master_limiter|suppress_change_dest_id~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N22
cycloneive_lcell_comb \mm_interconnect_0|cpu_data_master_agent|av_waitrequest~0 (
// Equation(s):
// \mm_interconnect_0|cpu_data_master_agent|av_waitrequest~0_combout  = (\mm_interconnect_0|cpu_data_master_limiter|suppress_change_dest_id~2_combout ) # (!\cpu|cpu|clr_break_line~q )

	.dataa(\cpu|cpu|clr_break_line~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mm_interconnect_0|cpu_data_master_limiter|suppress_change_dest_id~2_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cpu_data_master_agent|av_waitrequest~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cpu_data_master_agent|av_waitrequest~0 .lut_mask = 16'hFF55;
defparam \mm_interconnect_0|cpu_data_master_agent|av_waitrequest~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N16
cycloneive_lcell_comb \cpu|cpu|av_addr_accepted (
	.dataa(\mm_interconnect_0|cpu_data_master_agent|av_waitrequest~0_combout ),
	.datab(\mm_interconnect_0|cmd_demux|WideOr0~6_combout ),
	.datac(\mm_interconnect_0|cmd_demux|WideOr0~5_combout ),
	.datad(\jtag_uart|av_waitrequest~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|av_addr_accepted~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_addr_accepted .lut_mask = 16'h5400;
defparam \cpu|cpu|av_addr_accepted .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N6
cycloneive_lcell_comb \cpu|cpu|d_address_offset_field_nxt[1]~3 (
	.dataa(\cpu|cpu|d_address_offset_field_nxt[1]~1_combout ),
	.datab(\cpu|cpu|A_mem_bypass_pending~combout ),
	.datac(\cpu|cpu|M_mem_baddr [3]),
	.datad(\cpu|cpu|A_mem_baddr [3]),
	.cin(gnd),
	.combout(\cpu|cpu|d_address_offset_field_nxt[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_address_offset_field_nxt[1]~3 .lut_mask = 16'hA820;
defparam \cpu|cpu|d_address_offset_field_nxt[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N26
cycloneive_lcell_comb \cpu|cpu|d_address_offset_field_nxt[1]~4 (
	.dataa(\cpu|cpu|av_addr_accepted~combout ),
	.datab(\cpu|cpu|d_address_offset_field [0]),
	.datac(\cpu|cpu|d_address_offset_field [1]),
	.datad(\cpu|cpu|d_address_offset_field_nxt[1]~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|d_address_offset_field_nxt[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_address_offset_field_nxt[1]~4 .lut_mask = 16'hFF28;
defparam \cpu|cpu|d_address_offset_field_nxt[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N27
dffeas \cpu|cpu|d_address_offset_field[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_address_offset_field_nxt[1]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|d_address_offset_field[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_address_offset_field [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_address_offset_field[1] .is_wysiwyg = "true";
defparam \cpu|cpu|d_address_offset_field[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N2
cycloneive_lcell_comb \mm_interconnect_0|router|src_data[78]~0 (
// Equation(s):
// \mm_interconnect_0|router|src_data[78]~0_combout  = (\mm_interconnect_0|router|Equal2~2_combout  & ((\cpu|cpu|d_address_offset_field [1]) # (!\cpu|cpu|d_address_offset_field [2])))

	.dataa(gnd),
	.datab(\cpu|cpu|d_address_offset_field [1]),
	.datac(\cpu|cpu|d_address_offset_field [2]),
	.datad(\mm_interconnect_0|router|Equal2~2_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|router|src_data[78]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|router|src_data[78]~0 .lut_mask = 16'hCF00;
defparam \mm_interconnect_0|router|src_data[78]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N18
cycloneive_lcell_comb \mm_interconnect_0|router|src_data[79]~2 (
// Equation(s):
// \mm_interconnect_0|router|src_data[79]~2_combout  = (!\mm_interconnect_0|router|Equal1~1_combout  & (!\mm_interconnect_0|router|src_data[78]~0_combout  & !\mm_interconnect_0|router|always1~0_combout ))

	.dataa(\mm_interconnect_0|router|Equal1~1_combout ),
	.datab(\mm_interconnect_0|router|src_data[78]~0_combout ),
	.datac(gnd),
	.datad(\mm_interconnect_0|router|always1~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|router|src_data[79]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|router|src_data[79]~2 .lut_mask = 16'h0011;
defparam \mm_interconnect_0|router|src_data[79]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N19
dffeas \mm_interconnect_0|cpu_data_master_limiter|last_channel[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|router|src_data[79]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|cpu_data_master_limiter|save_dest_id~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_data_master_limiter|last_channel [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_data_master_limiter|last_channel[3] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_data_master_limiter|last_channel[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N30
cycloneive_lcell_comb \mm_interconnect_0|cmd_demux|src3_valid~0 (
// Equation(s):
// \mm_interconnect_0|cmd_demux|src3_valid~0_combout  = (\jtag_uart|av_waitrequest~1_combout  & (((\mm_interconnect_0|cpu_data_master_limiter|last_channel [3]) # (\cpu|cpu|d_write~q )) # (!\mm_interconnect_0|cpu_data_master_limiter|has_pending_responses~q 
// )))

	.dataa(\mm_interconnect_0|cpu_data_master_limiter|has_pending_responses~q ),
	.datab(\mm_interconnect_0|cpu_data_master_limiter|last_channel [3]),
	.datac(\cpu|cpu|d_write~q ),
	.datad(\jtag_uart|av_waitrequest~1_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_demux|src3_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_demux|src3_valid~0 .lut_mask = 16'hFD00;
defparam \mm_interconnect_0|cmd_demux|src3_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N24
cycloneive_lcell_comb \mm_interconnect_0|cmd_demux|src3_valid~1 (
// Equation(s):
// \mm_interconnect_0|cmd_demux|src3_valid~1_combout  = (!\mm_interconnect_0|router|src_data[78]~0_combout  & (!\mm_interconnect_0|router|always1~0_combout  & (\mm_interconnect_0|cmd_demux|src3_valid~0_combout  & !\mm_interconnect_0|router|Equal1~1_combout 
// )))

	.dataa(\mm_interconnect_0|router|src_data[78]~0_combout ),
	.datab(\mm_interconnect_0|router|always1~0_combout ),
	.datac(\mm_interconnect_0|cmd_demux|src3_valid~0_combout ),
	.datad(\mm_interconnect_0|router|Equal1~1_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_demux|src3_valid~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_demux|src3_valid~1 .lut_mask = 16'h0010;
defparam \mm_interconnect_0|cmd_demux|src3_valid~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N10
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_003|update_grant~0 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|update_grant~0_combout  = (\cpu|cpu|clr_break_line~q  & (!\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used [1] & ((\mm_interconnect_0|cmd_mux_003|saved_grant [0]) # (\mm_interconnect_0|cmd_mux_003|saved_grant [1]))))

	.dataa(\cpu|cpu|clr_break_line~q ),
	.datab(\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|update_grant~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|update_grant~0 .lut_mask = 16'h0A08;
defparam \mm_interconnect_0|cmd_mux_003|update_grant~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N28
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_003|packet_in_progress~0 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|packet_in_progress~0_combout  = !\mm_interconnect_0|cmd_mux_003|update_grant~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mm_interconnect_0|cmd_mux_003|update_grant~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|packet_in_progress~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|packet_in_progress~0 .lut_mask = 16'h0F0F;
defparam \mm_interconnect_0|cmd_mux_003|packet_in_progress~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N29
dffeas \mm_interconnect_0|cmd_mux_003|packet_in_progress (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_003|packet_in_progress~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cmd_mux_003|packet_in_progress~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|packet_in_progress .is_wysiwyg = "true";
defparam \mm_interconnect_0|cmd_mux_003|packet_in_progress .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N14
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_003|update_grant~1 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|update_grant~1_combout  = (\mm_interconnect_0|cmd_mux_003|WideOr1~combout  & (\mm_interconnect_0|cmd_mux_003|update_grant~0_combout )) # (!\mm_interconnect_0|cmd_mux_003|WideOr1~combout  & 
// ((!\mm_interconnect_0|cmd_mux_003|packet_in_progress~q )))

	.dataa(\mm_interconnect_0|cmd_mux_003|update_grant~0_combout ),
	.datab(\mm_interconnect_0|cmd_mux_003|packet_in_progress~q ),
	.datac(gnd),
	.datad(\mm_interconnect_0|cmd_mux_003|WideOr1~combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|update_grant~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|update_grant~1 .lut_mask = 16'hAA33;
defparam \mm_interconnect_0|cmd_mux_003|update_grant~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N16
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0_combout  = (\mm_interconnect_0|cmd_mux_003|update_grant~1_combout  & ((\mm_interconnect_0|cmd_demux_001|src1_valid~1_combout ) # (\mm_interconnect_0|cmd_demux|src3_valid~1_combout )))

	.dataa(\mm_interconnect_0|cmd_demux_001|src1_valid~1_combout ),
	.datab(\mm_interconnect_0|cmd_demux|src3_valid~1_combout ),
	.datac(gnd),
	.datad(\mm_interconnect_0|cmd_mux_003|update_grant~1_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0 .lut_mask = 16'hEE00;
defparam \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N29
dffeas \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N11
dffeas \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_003|arb|grant[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N14
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_003|arb|grant[1]~1 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout  = (\mm_interconnect_0|cmd_demux_001|src1_valid~1_combout  & ((\mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [1]) # ((!\mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [0] & 
// !\mm_interconnect_0|cmd_demux|src3_valid~1_combout ))))

	.dataa(\mm_interconnect_0|cmd_demux_001|src1_valid~1_combout ),
	.datab(\mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [0]),
	.datac(\mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [1]),
	.datad(\mm_interconnect_0|cmd_demux|src3_valid~1_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|arb|grant[1]~1 .lut_mask = 16'hA0A2;
defparam \mm_interconnect_0|cmd_mux_003|arb|grant[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N15
dffeas \mm_interconnect_0|cmd_mux_003|saved_grant[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|cmd_mux_003|update_grant~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|saved_grant[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cmd_mux_003|saved_grant[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N6
cycloneive_lcell_comb \mm_interconnect_0|cmd_demux_001|WideOr0~0 (
// Equation(s):
// \mm_interconnect_0|cmd_demux_001|WideOr0~0_combout  = (\mm_interconnect_0|cmd_mux_003|saved_grant [1] & (\cpu|cpu|clr_break_line~q  & !\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used [1]))

	.dataa(\mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datab(gnd),
	.datac(\cpu|cpu|clr_break_line~q ),
	.datad(\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_demux_001|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_demux_001|WideOr0~0 .lut_mask = 16'h00A0;
defparam \mm_interconnect_0|cmd_demux_001|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N18
cycloneive_lcell_comb \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0 (
// Equation(s):
// \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout  = (!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1] & !\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|waitrequest~q )

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|waitrequest~q ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0 .lut_mask = 16'h0055;
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N16
cycloneive_lcell_comb \mm_interconnect_0|cmd_demux_001|WideOr0~1 (
// Equation(s):
// \mm_interconnect_0|cmd_demux_001|WideOr0~1_combout  = (\mm_interconnect_0|router_001|Equal1~1_combout  & (((\mm_interconnect_0|cmd_mux_002|saved_grant [1] & \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout )))) # 
// (!\mm_interconnect_0|router_001|Equal1~1_combout  & (\mm_interconnect_0|cmd_demux_001|WideOr0~0_combout ))

	.dataa(\mm_interconnect_0|cmd_demux_001|WideOr0~0_combout ),
	.datab(\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout ),
	.datad(\mm_interconnect_0|router_001|Equal1~1_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_demux_001|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_demux_001|WideOr0~1 .lut_mask = 16'hC0AA;
defparam \mm_interconnect_0|cmd_demux_001|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N6
cycloneive_lcell_comb \mm_interconnect_0|cpu_instruction_master_limiter|nonposted_cmd_accepted (
// Equation(s):
// \mm_interconnect_0|cpu_instruction_master_limiter|nonposted_cmd_accepted~combout  = (!\mm_interconnect_0|cpu_instruction_master_limiter|suppress_change_dest_id~combout  & (\mm_interconnect_0|cmd_demux_001|WideOr0~1_combout  & (\cpu|cpu|clr_break_line~q  & 
// \cpu|cpu|i_read~q )))

	.dataa(\mm_interconnect_0|cpu_instruction_master_limiter|suppress_change_dest_id~combout ),
	.datab(\mm_interconnect_0|cmd_demux_001|WideOr0~1_combout ),
	.datac(\cpu|cpu|clr_break_line~q ),
	.datad(\cpu|cpu|i_read~q ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cpu_instruction_master_limiter|nonposted_cmd_accepted~combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cpu_instruction_master_limiter|nonposted_cmd_accepted .lut_mask = 16'h4000;
defparam \mm_interconnect_0|cpu_instruction_master_limiter|nonposted_cmd_accepted .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N30
cycloneive_lcell_comb \mm_interconnect_0|cpu_instruction_master_limiter|response_sink_accepted~0 (
// Equation(s):
// \mm_interconnect_0|cpu_instruction_master_limiter|response_sink_accepted~0_combout  = (\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ((\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[0][62]~q ) # 
// ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][62]~q )))) # (!\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// (\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][62]~q )))

	.dataa(\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datab(\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][62]~q ),
	.datad(\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[0][62]~q ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cpu_instruction_master_limiter|response_sink_accepted~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cpu_instruction_master_limiter|response_sink_accepted~0 .lut_mask = 16'hEAC0;
defparam \mm_interconnect_0|cpu_instruction_master_limiter|response_sink_accepted~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N6
cycloneive_lcell_comb \mm_interconnect_0|cpu_instruction_master_limiter|pending_response_count[0]~0 (
// Equation(s):
// \mm_interconnect_0|cpu_instruction_master_limiter|pending_response_count[0]~0_combout  = \mm_interconnect_0|cpu_instruction_master_limiter|response_sink_accepted~0_combout  $ (\mm_interconnect_0|cpu_instruction_master_limiter|pending_response_count [0] $ 
// (\mm_interconnect_0|cpu_instruction_master_limiter|nonposted_cmd_accepted~combout ))

	.dataa(gnd),
	.datab(\mm_interconnect_0|cpu_instruction_master_limiter|response_sink_accepted~0_combout ),
	.datac(\mm_interconnect_0|cpu_instruction_master_limiter|pending_response_count [0]),
	.datad(\mm_interconnect_0|cpu_instruction_master_limiter|nonposted_cmd_accepted~combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cpu_instruction_master_limiter|pending_response_count[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cpu_instruction_master_limiter|pending_response_count[0]~0 .lut_mask = 16'hC33C;
defparam \mm_interconnect_0|cpu_instruction_master_limiter|pending_response_count[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N7
dffeas \mm_interconnect_0|cpu_instruction_master_limiter|pending_response_count[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cpu_instruction_master_limiter|pending_response_count[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_instruction_master_limiter|pending_response_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_instruction_master_limiter|pending_response_count[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_instruction_master_limiter|pending_response_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N26
cycloneive_lcell_comb \mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~0 (
// Equation(s):
// \mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~0_combout  = (\mm_interconnect_0|cpu_instruction_master_limiter|nonposted_cmd_accepted~combout  & ((\mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~q ) # 
// ((!\mm_interconnect_0|cpu_instruction_master_limiter|response_sink_accepted~0_combout  & !\mm_interconnect_0|cpu_instruction_master_limiter|pending_response_count [0])))) # (!\mm_interconnect_0|cpu_instruction_master_limiter|nonposted_cmd_accepted~combout 
//  & (\mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~q  & ((!\mm_interconnect_0|cpu_instruction_master_limiter|pending_response_count [0]) # (!\mm_interconnect_0|cpu_instruction_master_limiter|response_sink_accepted~0_combout ))))

	.dataa(\mm_interconnect_0|cpu_instruction_master_limiter|nonposted_cmd_accepted~combout ),
	.datab(\mm_interconnect_0|cpu_instruction_master_limiter|response_sink_accepted~0_combout ),
	.datac(\mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~q ),
	.datad(\mm_interconnect_0|cpu_instruction_master_limiter|pending_response_count [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~0 .lut_mask = 16'hB0F2;
defparam \mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N27
dffeas \mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N24
cycloneive_lcell_comb \mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id[1]~0 (
// Equation(s):
// \mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id[1]~0_combout  = !\mm_interconnect_0|router_001|Equal1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mm_interconnect_0|router_001|Equal1~1_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id[1]~0 .lut_mask = 16'h00FF;
defparam \mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N12
cycloneive_lcell_comb \mm_interconnect_0|cpu_instruction_master_limiter|save_dest_id~0 (
// Equation(s):
// \mm_interconnect_0|cpu_instruction_master_limiter|save_dest_id~0_combout  = (\mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  & ((\mm_interconnect_0|router_001|Equal1~1_combout  $ (\mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id [1])) 
// # (!\mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~q )))

	.dataa(\mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ),
	.datab(\mm_interconnect_0|router_001|Equal1~1_combout ),
	.datac(\mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~q ),
	.datad(\mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id [1]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cpu_instruction_master_limiter|save_dest_id~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cpu_instruction_master_limiter|save_dest_id~0 .lut_mask = 16'h2A8A;
defparam \mm_interconnect_0|cpu_instruction_master_limiter|save_dest_id~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N25
dffeas \mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|cpu_instruction_master_limiter|save_dest_id~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N10
cycloneive_lcell_comb \mm_interconnect_0|cpu_instruction_master_limiter|suppress_change_dest_id (
// Equation(s):
// \mm_interconnect_0|cpu_instruction_master_limiter|suppress_change_dest_id~combout  = (\mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~q  & (\mm_interconnect_0|router_001|Equal1~1_combout  $ 
// (!\mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id [1])))

	.dataa(gnd),
	.datab(\mm_interconnect_0|router_001|Equal1~1_combout ),
	.datac(\mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~q ),
	.datad(\mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id [1]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cpu_instruction_master_limiter|suppress_change_dest_id~combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cpu_instruction_master_limiter|suppress_change_dest_id .lut_mask = 16'hC030;
defparam \mm_interconnect_0|cpu_instruction_master_limiter|suppress_change_dest_id .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N20
cycloneive_lcell_comb \cpu|cpu|ic_fill_ap_cnt_nxt[0]~3 (
	.dataa(\mm_interconnect_0|cpu_instruction_master_limiter|suppress_change_dest_id~combout ),
	.datab(\mm_interconnect_0|cmd_demux_001|WideOr0~1_combout ),
	.datac(\cpu|cpu|ic_fill_ap_cnt [0]),
	.datad(\mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|ic_fill_ap_cnt_nxt[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|ic_fill_ap_cnt_nxt[0]~3 .lut_mask = 16'hBFFF;
defparam \cpu|cpu|ic_fill_ap_cnt_nxt[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N21
dffeas \cpu|cpu|ic_fill_ap_cnt[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|ic_fill_ap_cnt_nxt[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|ic_fill_ap_cnt[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|ic_fill_ap_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|ic_fill_ap_cnt[0] .is_wysiwyg = "true";
defparam \cpu|cpu|ic_fill_ap_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N26
cycloneive_lcell_comb \cpu|cpu|ic_fill_ap_cnt_nxt[1]~2 (
	.dataa(gnd),
	.datab(\cpu|cpu|ic_fill_ap_cnt [0]),
	.datac(\cpu|cpu|ic_fill_ap_cnt [1]),
	.datad(\mm_interconnect_0|cpu_instruction_master_limiter|nonposted_cmd_accepted~combout ),
	.cin(gnd),
	.combout(\cpu|cpu|ic_fill_ap_cnt_nxt[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|ic_fill_ap_cnt_nxt[1]~2 .lut_mask = 16'h3C00;
defparam \cpu|cpu|ic_fill_ap_cnt_nxt[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N27
dffeas \cpu|cpu|ic_fill_ap_cnt[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|ic_fill_ap_cnt_nxt[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|ic_fill_ap_cnt[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|ic_fill_ap_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|ic_fill_ap_cnt[1] .is_wysiwyg = "true";
defparam \cpu|cpu|ic_fill_ap_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N24
cycloneive_lcell_comb \cpu|cpu|ic_fill_ap_cnt_nxt[2]~1 (
	.dataa(\cpu|cpu|ic_fill_ap_cnt [1]),
	.datab(\cpu|cpu|ic_fill_ap_cnt [0]),
	.datac(\cpu|cpu|ic_fill_ap_cnt [2]),
	.datad(\mm_interconnect_0|cpu_instruction_master_limiter|nonposted_cmd_accepted~combout ),
	.cin(gnd),
	.combout(\cpu|cpu|ic_fill_ap_cnt_nxt[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|ic_fill_ap_cnt_nxt[2]~1 .lut_mask = 16'h7800;
defparam \cpu|cpu|ic_fill_ap_cnt_nxt[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N25
dffeas \cpu|cpu|ic_fill_ap_cnt[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|ic_fill_ap_cnt_nxt[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|ic_fill_ap_cnt[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|ic_fill_ap_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|ic_fill_ap_cnt[2] .is_wysiwyg = "true";
defparam \cpu|cpu|ic_fill_ap_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N22
cycloneive_lcell_comb \cpu|cpu|Add6~0 (
	.dataa(\cpu|cpu|ic_fill_ap_cnt [1]),
	.datab(\cpu|cpu|ic_fill_ap_cnt [0]),
	.datac(\cpu|cpu|ic_fill_ap_cnt [3]),
	.datad(\cpu|cpu|ic_fill_ap_cnt [2]),
	.cin(gnd),
	.combout(\cpu|cpu|Add6~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add6~0 .lut_mask = 16'h78F0;
defparam \cpu|cpu|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N14
cycloneive_lcell_comb \cpu|cpu|ic_fill_ap_cnt_nxt[3]~0 (
	.dataa(\cpu|cpu|Add6~0_combout ),
	.datab(\mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ),
	.datac(\mm_interconnect_0|cmd_demux_001|WideOr0~1_combout ),
	.datad(\mm_interconnect_0|cpu_instruction_master_limiter|suppress_change_dest_id~combout ),
	.cin(gnd),
	.combout(\cpu|cpu|ic_fill_ap_cnt_nxt[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|ic_fill_ap_cnt_nxt[3]~0 .lut_mask = 16'h0080;
defparam \cpu|cpu|ic_fill_ap_cnt_nxt[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N15
dffeas \cpu|cpu|ic_fill_ap_cnt[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|ic_fill_ap_cnt_nxt[3]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|ic_fill_ap_cnt[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|ic_fill_ap_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|ic_fill_ap_cnt[3] .is_wysiwyg = "true";
defparam \cpu|cpu|ic_fill_ap_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N0
cycloneive_lcell_comb \cpu|cpu|i_read_nxt~0 (
	.dataa(\cpu|cpu|clr_break_line~q ),
	.datab(\mm_interconnect_0|cmd_demux_001|WideOr0~1_combout ),
	.datac(\cpu|cpu|ic_fill_ap_cnt [3]),
	.datad(\cpu|cpu|ic_fill_active~q ),
	.cin(gnd),
	.combout(\cpu|cpu|i_read_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|i_read_nxt~0 .lut_mask = 16'h7F77;
defparam \cpu|cpu|i_read_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N16
cycloneive_lcell_comb \cpu|cpu|i_read_nxt~1 (
	.dataa(\mm_interconnect_0|cpu_instruction_master_limiter|suppress_change_dest_id~combout ),
	.datab(\cpu|cpu|D_ic_fill_starting~combout ),
	.datac(\cpu|cpu|i_read~q ),
	.datad(\cpu|cpu|i_read_nxt~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|i_read_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|i_read_nxt~1 .lut_mask = 16'hFCEC;
defparam \cpu|cpu|i_read_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N17
dffeas \cpu|cpu|i_read (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|i_read_nxt~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|i_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|i_read .is_wysiwyg = "true";
defparam \cpu|cpu|i_read .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N2
cycloneive_lcell_comb \mm_interconnect_0|cmd_demux_001|src1_valid~0 (
// Equation(s):
// \mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  = (\cpu|cpu|clr_break_line~q  & \cpu|cpu|i_read~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|clr_break_line~q ),
	.datad(\cpu|cpu|i_read~q ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_demux_001|src1_valid~0 .lut_mask = 16'hF000;
defparam \mm_interconnect_0|cmd_demux_001|src1_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N20
cycloneive_lcell_comb \mm_interconnect_0|cmd_demux_001|src1_valid~1 (
// Equation(s):
// \mm_interconnect_0|cmd_demux_001|src1_valid~1_combout  = (\mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  & (!\mm_interconnect_0|router_001|Equal1~1_combout  & ((\mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id [1]) # 
// (!\mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~q ))))

	.dataa(\mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ),
	.datab(\mm_interconnect_0|router_001|Equal1~1_combout ),
	.datac(\mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~q ),
	.datad(\mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id [1]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_demux_001|src1_valid~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_demux_001|src1_valid~1 .lut_mask = 16'h2202;
defparam \mm_interconnect_0|cmd_demux_001|src1_valid~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N10
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_003|arb|grant[0]~0 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|arb|grant[0]~0_combout  = (\mm_interconnect_0|cmd_demux|src3_valid~1_combout  & (((!\mm_interconnect_0|cmd_demux_001|src1_valid~1_combout  & \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [1])) # 
// (!\mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [0])))

	.dataa(\mm_interconnect_0|cmd_demux_001|src1_valid~1_combout ),
	.datab(\mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [0]),
	.datac(\mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [1]),
	.datad(\mm_interconnect_0|cmd_demux|src3_valid~1_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|arb|grant[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|arb|grant[0]~0 .lut_mask = 16'h7300;
defparam \mm_interconnect_0|cmd_mux_003|arb|grant[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N17
dffeas \mm_interconnect_0|cmd_mux_003|saved_grant[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|cmd_mux_003|arb|grant[0]~0_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm_interconnect_0|cmd_mux_003|update_grant~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|saved_grant[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cmd_mux_003|saved_grant[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N24
cycloneive_lcell_comb \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem~0 (
// Equation(s):
// \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem~0_combout  = (\cpu|cpu|d_read~q  & ((\mm_interconnect_0|cmd_mux_003|saved_grant [0]) # ((\cpu|cpu|i_read~q  & \mm_interconnect_0|cmd_mux_003|saved_grant [1])))) # (!\cpu|cpu|d_read~q  & 
// (((\cpu|cpu|i_read~q  & \mm_interconnect_0|cmd_mux_003|saved_grant [1]))))

	.dataa(\cpu|cpu|d_read~q ),
	.datab(\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(\cpu|cpu|i_read~q ),
	.datad(\mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem~0 .lut_mask = 16'hF888;
defparam \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N18
cycloneive_lcell_comb \mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg~0_combout  = (\cpu|cpu|clr_break_line~q  & (\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem~0_combout  & (!\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used [1] & 
// \mm_interconnect_0|cmd_mux_003|WideOr1~combout )))

	.dataa(\cpu|cpu|clr_break_line~q ),
	.datab(\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem~0_combout ),
	.datac(\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\mm_interconnect_0|cmd_mux_003|WideOr1~combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg~0 .lut_mask = 16'h0800;
defparam \mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N19
dffeas \mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N30
cycloneive_lcell_comb \mm_interconnect_0|rsp_demux_003|src1_valid~0 (
// Equation(s):
// \mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  = (\mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[0][57]~q  & 
// \mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[0][75]~q ))

	.dataa(\mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[0][57]~q ),
	.datad(\mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[0][75]~q ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_demux_003|src1_valid~0 .lut_mask = 16'hA000;
defparam \mm_interconnect_0|rsp_demux_003|src1_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N16
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_data[3]~48 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_data[3]~48_combout  = (\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ((\mm_interconnect_0|rsp_mux_001|src_data[3]~29_combout ) # ((\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [3] & 
// \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout )))) # (!\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & (\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [3] & ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ))))

	.dataa(\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [3]),
	.datac(\mm_interconnect_0|rsp_mux_001|src_data[3]~29_combout ),
	.datad(\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_data[3]~48_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_data[3]~48 .lut_mask = 16'hECA0;
defparam \mm_interconnect_0|rsp_mux_001|src_data[3]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N17
dffeas \cpu|cpu|i_readdata_d1[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_mux_001|src_data[3]~48_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|i_readdata_d1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|i_readdata_d1[3] .is_wysiwyg = "true";
defparam \cpu|cpu|i_readdata_d1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N8
cycloneive_lcell_comb \cpu|cpu|Equal0~0 (
	.dataa(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [4]),
	.datab(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [3]),
	.datac(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [2]),
	.datad(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [1]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal0~0 .lut_mask = 16'h8000;
defparam \cpu|cpu|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N24
cycloneive_lcell_comb \cpu|cpu|Equal0~1 (
	.dataa(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [4]),
	.datab(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [3]),
	.datac(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [2]),
	.datad(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [1]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal0~1 .lut_mask = 16'h0008;
defparam \cpu|cpu|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N10
cycloneive_lcell_comb \cpu|cpu|F_ctrl_implicit_dst_eretaddr~26 (
	.dataa(gnd),
	.datab(\cpu|cpu|Equal0~0_combout ),
	.datac(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [5]),
	.datad(\cpu|cpu|Equal0~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_ctrl_implicit_dst_eretaddr~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ctrl_implicit_dst_eretaddr~26 .lut_mask = 16'hF0C0;
defparam \cpu|cpu|F_ctrl_implicit_dst_eretaddr~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N30
cycloneive_lcell_comb \cpu|cpu|F_ctrl_implicit_dst_eretaddr~30 (
	.dataa(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [4]),
	.datab(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [3]),
	.datac(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [2]),
	.datad(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [1]),
	.cin(gnd),
	.combout(\cpu|cpu|F_ctrl_implicit_dst_eretaddr~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ctrl_implicit_dst_eretaddr~30 .lut_mask = 16'h008E;
defparam \cpu|cpu|F_ctrl_implicit_dst_eretaddr~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N2
cycloneive_lcell_comb \cpu|cpu|Equal0~2 (
	.dataa(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [4]),
	.datab(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [3]),
	.datac(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [2]),
	.datad(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [1]),
	.cin(gnd),
	.combout(\cpu|cpu|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal0~2 .lut_mask = 16'h0001;
defparam \cpu|cpu|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N20
cycloneive_lcell_comb \cpu|cpu|F_ctrl_implicit_dst_eretaddr~27 (
	.dataa(\cpu|cpu|F_ctrl_implicit_dst_eretaddr~30_combout ),
	.datab(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [5]),
	.datac(\cpu|cpu|Equal0~0_combout ),
	.datad(\cpu|cpu|Equal0~2_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_ctrl_implicit_dst_eretaddr~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ctrl_implicit_dst_eretaddr~27 .lut_mask = 16'hFEFA;
defparam \cpu|cpu|F_ctrl_implicit_dst_eretaddr~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N10
cycloneive_lcell_comb \cpu|cpu|F_ctrl_implicit_dst_eretaddr~11 (
	.dataa(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [13]),
	.datab(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [15]),
	.datac(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [14]),
	.datad(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [11]),
	.cin(gnd),
	.combout(\cpu|cpu|F_ctrl_implicit_dst_eretaddr~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ctrl_implicit_dst_eretaddr~11 .lut_mask = 16'hAA10;
defparam \cpu|cpu|F_ctrl_implicit_dst_eretaddr~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N30
cycloneive_lcell_comb \cpu|cpu|F_ctrl_implicit_dst_eretaddr~8 (
	.dataa(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [13]),
	.datab(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [15]),
	.datac(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [14]),
	.datad(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [11]),
	.cin(gnd),
	.combout(\cpu|cpu|F_ctrl_implicit_dst_eretaddr~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ctrl_implicit_dst_eretaddr~8 .lut_mask = 16'h4C09;
defparam \cpu|cpu|F_ctrl_implicit_dst_eretaddr~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N0
cycloneive_lcell_comb \cpu|cpu|F_ctrl_implicit_dst_eretaddr~9 (
	.dataa(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [13]),
	.datab(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [15]),
	.datac(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [14]),
	.datad(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [11]),
	.cin(gnd),
	.combout(\cpu|cpu|F_ctrl_implicit_dst_eretaddr~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ctrl_implicit_dst_eretaddr~9 .lut_mask = 16'h8BE2;
defparam \cpu|cpu|F_ctrl_implicit_dst_eretaddr~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N26
cycloneive_lcell_comb \cpu|cpu|F_ctrl_implicit_dst_eretaddr~24 (
	.dataa(\cpu|cpu|F_ctrl_implicit_dst_eretaddr~8_combout ),
	.datab(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [12]),
	.datac(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [16]),
	.datad(\cpu|cpu|F_ctrl_implicit_dst_eretaddr~9_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_ctrl_implicit_dst_eretaddr~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ctrl_implicit_dst_eretaddr~24 .lut_mask = 16'hF2C2;
defparam \cpu|cpu|F_ctrl_implicit_dst_eretaddr~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N28
cycloneive_lcell_comb \cpu|cpu|F_ctrl_implicit_dst_eretaddr~12 (
	.dataa(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [13]),
	.datab(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [15]),
	.datac(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [14]),
	.datad(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [11]),
	.cin(gnd),
	.combout(\cpu|cpu|F_ctrl_implicit_dst_eretaddr~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ctrl_implicit_dst_eretaddr~12 .lut_mask = 16'hBD95;
defparam \cpu|cpu|F_ctrl_implicit_dst_eretaddr~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N20
cycloneive_lcell_comb \cpu|cpu|F_ctrl_implicit_dst_eretaddr~25 (
	.dataa(\cpu|cpu|F_ctrl_implicit_dst_eretaddr~11_combout ),
	.datab(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [12]),
	.datac(\cpu|cpu|F_ctrl_implicit_dst_eretaddr~24_combout ),
	.datad(\cpu|cpu|F_ctrl_implicit_dst_eretaddr~12_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_ctrl_implicit_dst_eretaddr~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ctrl_implicit_dst_eretaddr~25 .lut_mask = 16'hF838;
defparam \cpu|cpu|F_ctrl_implicit_dst_eretaddr~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N0
cycloneive_lcell_comb \cpu|cpu|F_ctrl_implicit_dst_eretaddr~3 (
	.dataa(gnd),
	.datab(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [3]),
	.datac(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [5]),
	.datad(\cpu|cpu|F_ctrl_implicit_dst_eretaddr~25_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_ctrl_implicit_dst_eretaddr~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ctrl_implicit_dst_eretaddr~3 .lut_mask = 16'hCF0F;
defparam \cpu|cpu|F_ctrl_implicit_dst_eretaddr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N22
cycloneive_lcell_comb \cpu|cpu|F_ctrl_implicit_dst_eretaddr~29 (
	.dataa(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [4]),
	.datab(\cpu|cpu|F_ctrl_implicit_dst_eretaddr~3_combout ),
	.datac(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [2]),
	.datad(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [1]),
	.cin(gnd),
	.combout(\cpu|cpu|F_ctrl_implicit_dst_eretaddr~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ctrl_implicit_dst_eretaddr~29 .lut_mask = 16'h0D00;
defparam \cpu|cpu|F_ctrl_implicit_dst_eretaddr~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N4
cycloneive_lcell_comb \cpu|cpu|F_ctrl_implicit_dst_eretaddr~28 (
	.dataa(\cpu|cpu|F_ctrl_implicit_dst_eretaddr~26_combout ),
	.datab(\cpu|cpu|F_ctrl_implicit_dst_eretaddr~27_combout ),
	.datac(\cpu|cpu|F_ctrl_implicit_dst_eretaddr~29_combout ),
	.datad(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\cpu|cpu|F_ctrl_implicit_dst_eretaddr~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ctrl_implicit_dst_eretaddr~28 .lut_mask = 16'hEEFA;
defparam \cpu|cpu|F_ctrl_implicit_dst_eretaddr~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N5
dffeas \cpu|cpu|D_ctrl_implicit_dst_eretaddr (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_ctrl_implicit_dst_eretaddr~28_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_implicit_dst_eretaddr .is_wysiwyg = "true";
defparam \cpu|cpu|D_ctrl_implicit_dst_eretaddr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N6
cycloneive_lcell_comb \cpu|cpu|F_ctrl_implicit_dst_retaddr~1 (
	.dataa(\cpu|cpu|F_ctrl_implicit_dst_retaddr~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\cpu|cpu|F_ctrl_implicit_dst_retaddr~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ctrl_implicit_dst_retaddr~1 .lut_mask = 16'h00AA;
defparam \cpu|cpu|F_ctrl_implicit_dst_retaddr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N7
dffeas \cpu|cpu|D_ctrl_implicit_dst_retaddr (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_ctrl_implicit_dst_retaddr~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_ctrl_implicit_dst_retaddr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_implicit_dst_retaddr .is_wysiwyg = "true";
defparam \cpu|cpu|D_ctrl_implicit_dst_retaddr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N2
cycloneive_lcell_comb \cpu|cpu|D_dst_regnum[4]~2 (
	.dataa(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|D_ctrl_implicit_dst_retaddr~q ),
	.cin(gnd),
	.combout(\cpu|cpu|D_dst_regnum[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_dst_regnum[4]~2 .lut_mask = 16'h0055;
defparam \cpu|cpu|D_dst_regnum[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N26
cycloneive_lcell_comb \cpu|cpu|D_dst_regnum[2]~5 (
	.dataa(\cpu|cpu|D_dst_regnum[4]~2_combout ),
	.datab(\cpu|cpu|D_iw [24]),
	.datac(\cpu|cpu|D_iw [19]),
	.datad(\cpu|cpu|D_ctrl_b_is_dst~q ),
	.cin(gnd),
	.combout(\cpu|cpu|D_dst_regnum[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_dst_regnum[2]~5 .lut_mask = 16'hDDF5;
defparam \cpu|cpu|D_dst_regnum[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N10
cycloneive_lcell_comb \cpu|cpu|D_regnum_a_cmp_F~1 (
	.dataa(\cpu|cpu|D_dst_regnum[2]~5_combout ),
	.datab(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [30]),
	.datac(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [29]),
	.datad(\cpu|cpu|D_dst_regnum[3]~4_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_regnum_a_cmp_F~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_regnum_a_cmp_F~1 .lut_mask = 16'h8421;
defparam \cpu|cpu|D_regnum_a_cmp_F~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N16
cycloneive_lcell_comb \cpu|cpu|D_regnum_a_cmp_F~0 (
	.dataa(\cpu|cpu|D_dst_regnum[0]~6_combout ),
	.datab(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [28]),
	.datac(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [27]),
	.datad(\cpu|cpu|D_dst_regnum[1]~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_regnum_a_cmp_F~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_regnum_a_cmp_F~0 .lut_mask = 16'h8421;
defparam \cpu|cpu|D_regnum_a_cmp_F~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N28
cycloneive_lcell_comb \cpu|cpu|D_regnum_a_cmp_F~2 (
	.dataa(\cpu|cpu|D_regnum_a_cmp_F~1_combout ),
	.datab(\cpu|cpu|D_regnum_a_cmp_F~0_combout ),
	.datac(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [31]),
	.datad(\cpu|cpu|D_dst_regnum[4]~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_regnum_a_cmp_F~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_regnum_a_cmp_F~2 .lut_mask = 16'h8008;
defparam \cpu|cpu|D_regnum_a_cmp_F~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N2
cycloneive_lcell_comb \cpu|cpu|D_regnum_a_cmp_F~3 (
	.dataa(gnd),
	.datab(\cpu|cpu|D_regnum_a_cmp_F~2_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|D_wr_dst_reg~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_regnum_a_cmp_F~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_regnum_a_cmp_F~3 .lut_mask = 16'hCC00;
defparam \cpu|cpu|D_regnum_a_cmp_F~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y41_N3
dffeas \cpu|cpu|E_regnum_a_cmp_D (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_regnum_a_cmp_F~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|F_stall~0_combout ),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_regnum_a_cmp_D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_regnum_a_cmp_D .is_wysiwyg = "true";
defparam \cpu|cpu|E_regnum_a_cmp_D .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N26
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[31]~1 (
	.dataa(\cpu|cpu|E_regnum_a_cmp_D~q ),
	.datab(\cpu|cpu|D_ctrl_a_not_src~q ),
	.datac(\cpu|cpu|D_iw [27]),
	.datad(\cpu|cpu|Equal313~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[31]~1 .lut_mask = 16'h2022;
defparam \cpu|cpu|D_src1_reg[31]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N12
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[2]~89 (
	.dataa(\cpu|cpu|M_alu_result [2]),
	.datab(\cpu|cpu|E_src1[7]~1_combout ),
	.datac(\cpu|cpu|A_wr_data_unfiltered[2]~106_combout ),
	.datad(\cpu|cpu|E_src1[7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[2]~89_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[2]~89 .lut_mask = 16'hCCB8;
defparam \cpu|cpu|D_src1_reg[2]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N22
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[2]~90 (
	.dataa(\cpu|cpu|D_src1_reg[2]~89_combout ),
	.datab(\cpu|cpu|Nios_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2]),
	.datac(\cpu|cpu|W_wr_data [2]),
	.datad(\cpu|cpu|E_src1[7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[2]~90_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[2]~90 .lut_mask = 16'hE4AA;
defparam \cpu|cpu|D_src1_reg[2]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N18
cycloneive_lcell_comb \cpu|cpu|D_src1_reg[2]~91 (
	.dataa(\cpu|cpu|D_src1_reg[31]~1_combout ),
	.datab(\cpu|cpu|D_src1_reg[31]~0_combout ),
	.datac(\cpu|cpu|D_src1_reg[2]~90_combout ),
	.datad(\cpu|cpu|E_alu_result [2]),
	.cin(gnd),
	.combout(\cpu|cpu|D_src1_reg[2]~91_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src1_reg[2]~91 .lut_mask = 16'hEAC0;
defparam \cpu|cpu|D_src1_reg[2]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y48_N19
dffeas \cpu|cpu|E_src1[2]~_Duplicate_2 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_src1_reg[2]~91_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src1[2]~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src1[2]~_Duplicate_2 .is_wysiwyg = "true";
defparam \cpu|cpu|E_src1[2]~_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y44_N25
dffeas \cpu|cpu|M_target_pcb[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|E_src1[2]~_Duplicate_2_q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_target_pcb [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_target_pcb[2] .is_wysiwyg = "true";
defparam \cpu|cpu|M_target_pcb[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N12
cycloneive_lcell_comb \cpu|cpu|A_pipe_flush_waddr[0]~0 (
	.dataa(\cpu|cpu|M_target_pcb [2]),
	.datab(\cpu|cpu|M_pc_plus_one [0]),
	.datac(gnd),
	.datad(\cpu|cpu|M_ctrl_jmp_indirect~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_pipe_flush_waddr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_pipe_flush_waddr[0]~0 .lut_mask = 16'hAACC;
defparam \cpu|cpu|A_pipe_flush_waddr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N30
cycloneive_lcell_comb \cpu|cpu|M_pc[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|E_pc [0]),
	.cin(gnd),
	.combout(\cpu|cpu|M_pc[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_pc[0]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|M_pc[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N31
dffeas \cpu|cpu|M_pc[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_pc[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_pc[0] .is_wysiwyg = "true";
defparam \cpu|cpu|M_pc[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y41_N13
dffeas \cpu|cpu|A_pipe_flush_waddr[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_pipe_flush_waddr[0]~0_combout ),
	.asdata(\cpu|cpu|M_pc [0]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|A_pipe_flush_waddr[6]~12_combout ),
	.sload(\cpu|cpu|M_dc_raw_hazard~11_combout ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_pipe_flush_waddr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_pipe_flush_waddr[0] .is_wysiwyg = "true";
defparam \cpu|cpu|A_pipe_flush_waddr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y40_N19
dffeas \cpu|cpu|M_pipe_flush_waddr[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|E_extra_pc [0]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_pipe_flush_waddr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_pipe_flush_waddr[0] .is_wysiwyg = "true";
defparam \cpu|cpu|M_pipe_flush_waddr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N6
cycloneive_lcell_comb \cpu|cpu|F_ic_data_rd_addr_nxt[0]~4 (
	.dataa(\cpu|cpu|D_br_taken_waddr_partial [0]),
	.datab(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~2_combout ),
	.datac(\cpu|cpu|F_pc_plus_one[0]~0_combout ),
	.datad(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ic_data_rd_addr_nxt[0]~4 .lut_mask = 16'hFC22;
defparam \cpu|cpu|F_ic_data_rd_addr_nxt[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N28
cycloneive_lcell_comb \cpu|cpu|F_ic_data_rd_addr_nxt[0]~5 (
	.dataa(\cpu|cpu|D_iw [6]),
	.datab(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~2_combout ),
	.datac(\cpu|cpu|D_pc [0]),
	.datad(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~4_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ic_data_rd_addr_nxt[0]~5 .lut_mask = 16'hBBC0;
defparam \cpu|cpu|F_ic_data_rd_addr_nxt[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N16
cycloneive_lcell_comb \cpu|cpu|F_ic_data_rd_addr_nxt[0]~6 (
	.dataa(\cpu|cpu|E_src1[2]~_Duplicate_2_q ),
	.datab(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~1_combout ),
	.datac(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~0_combout ),
	.datad(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ic_data_rd_addr_nxt[0]~6 .lut_mask = 16'hCBC8;
defparam \cpu|cpu|F_ic_data_rd_addr_nxt[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N18
cycloneive_lcell_comb \cpu|cpu|F_ic_data_rd_addr_nxt[0]~7 (
	.dataa(\cpu|cpu|A_pipe_flush_waddr [0]),
	.datab(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~0_combout ),
	.datac(\cpu|cpu|M_pipe_flush_waddr [0]),
	.datad(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~6_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ic_data_rd_addr_nxt[0]~7 .lut_mask = 16'hBBC0;
defparam \cpu|cpu|F_ic_data_rd_addr_nxt[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N31
dffeas \cpu|cpu|F_pc[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~7_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|F_pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|F_pc[0] .is_wysiwyg = "true";
defparam \cpu|cpu|F_pc[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y40_N29
dffeas \cpu|cpu|D_pc[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|F_pc [0]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_pc[0] .is_wysiwyg = "true";
defparam \cpu|cpu|D_pc[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y39_N5
dffeas \cpu|cpu|ic_fill_initial_offset[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|D_pc [0]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|cpu|D_ic_fill_starting~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|ic_fill_initial_offset [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|ic_fill_initial_offset[0] .is_wysiwyg = "true";
defparam \cpu|cpu|ic_fill_initial_offset[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N8
cycloneive_lcell_comb \cpu|cpu|ic_fill_dp_offset_nxt[0]~3 (
	.dataa(\cpu|cpu|ic_fill_dp_offset [0]),
	.datab(\cpu|cpu|ic_fill_initial_offset [0]),
	.datac(gnd),
	.datad(\cpu|cpu|D_ic_fill_starting_d1~q ),
	.cin(gnd),
	.combout(\cpu|cpu|ic_fill_dp_offset_nxt[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|ic_fill_dp_offset_nxt[0]~3 .lut_mask = 16'hCC55;
defparam \cpu|cpu|ic_fill_dp_offset_nxt[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N18
cycloneive_lcell_comb \cpu|cpu|ic_fill_dp_offset[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|ic_fill_dp_offset_nxt[0]~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|ic_fill_dp_offset[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|ic_fill_dp_offset[0]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|ic_fill_dp_offset[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N19
dffeas \cpu|cpu|ic_fill_dp_offset[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|ic_fill_dp_offset[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|ic_fill_dp_offset_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|ic_fill_dp_offset [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|ic_fill_dp_offset[0] .is_wysiwyg = "true";
defparam \cpu|cpu|ic_fill_dp_offset[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y44_N17
dffeas \cpu|cpu|D_iw[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [1]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_iw [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_iw[1] .is_wysiwyg = "true";
defparam \cpu|cpu|D_iw[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N24
cycloneive_lcell_comb \cpu|cpu|E_ctrl_br_cond_nxt~0 (
	.dataa(\cpu|cpu|D_iw [2]),
	.datab(\cpu|cpu|D_iw [3]),
	.datac(\cpu|cpu|D_iw [5]),
	.datad(\cpu|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\cpu|cpu|E_ctrl_br_cond_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_ctrl_br_cond_nxt~0 .lut_mask = 16'hAAFC;
defparam \cpu|cpu|E_ctrl_br_cond_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N26
cycloneive_lcell_comb \cpu|cpu|E_ctrl_br_cond_nxt~1 (
	.dataa(gnd),
	.datab(\cpu|cpu|D_iw [1]),
	.datac(\cpu|cpu|D_iw [0]),
	.datad(\cpu|cpu|E_ctrl_br_cond_nxt~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_ctrl_br_cond_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_ctrl_br_cond_nxt~1 .lut_mask = 16'h0C00;
defparam \cpu|cpu|E_ctrl_br_cond_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N27
dffeas \cpu|cpu|E_ctrl_br_cond (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_ctrl_br_cond_nxt~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_ctrl_br_cond~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_ctrl_br_cond .is_wysiwyg = "true";
defparam \cpu|cpu|E_ctrl_br_cond .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y40_N5
dffeas \cpu|cpu|M_ctrl_br_cond (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|E_ctrl_br_cond~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_ctrl_br_cond~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_ctrl_br_cond .is_wysiwyg = "true";
defparam \cpu|cpu|M_ctrl_br_cond .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N4
cycloneive_lcell_comb \cpu|cpu|M_bht_wr_en_unfiltered (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|M_ctrl_br_cond~q ),
	.datad(\cpu|cpu|M_valid_from_E~q ),
	.cin(gnd),
	.combout(\cpu|cpu|M_bht_wr_en_unfiltered~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_bht_wr_en_unfiltered .lut_mask = 16'hF000;
defparam \cpu|cpu|M_bht_wr_en_unfiltered .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N18
cycloneive_lcell_comb \cpu|cpu|E_br_mispredict (
	.dataa(\cpu|cpu|E_br_result~2_combout ),
	.datab(gnd),
	.datac(\cpu|cpu|E_br_mispredict~0_combout ),
	.datad(\cpu|cpu|E_bht_data [1]),
	.cin(gnd),
	.combout(\cpu|cpu|E_br_mispredict~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_br_mispredict .lut_mask = 16'hA050;
defparam \cpu|cpu|E_br_mispredict .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N19
dffeas \cpu|cpu|M_br_mispredict (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_br_mispredict~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_br_mispredict~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_br_mispredict .is_wysiwyg = "true";
defparam \cpu|cpu|M_br_mispredict .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N14
cycloneive_lcell_comb \cpu|cpu|M_br_mispredict~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|M_br_mispredict~q ),
	.cin(gnd),
	.combout(\cpu|cpu|M_br_mispredict~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_br_mispredict~_wirecell .lut_mask = 16'h00FF;
defparam \cpu|cpu|M_br_mispredict~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N20
cycloneive_lcell_comb \cpu|cpu|M_br_cond_taken_history[0]~0 (
	.dataa(\cpu|cpu|A_mem_stall~q ),
	.datab(\cpu|cpu|M_pipe_flush~q ),
	.datac(\cpu|cpu|E_ctrl_br_cond~q ),
	.datad(\cpu|cpu|E_valid_from_D~q ),
	.cin(gnd),
	.combout(\cpu|cpu|M_br_cond_taken_history[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_br_cond_taken_history[0]~0 .lut_mask = 16'h4000;
defparam \cpu|cpu|M_br_cond_taken_history[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N7
dffeas \cpu|cpu|M_br_cond_taken_history[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_br_result~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|M_br_cond_taken_history[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_br_cond_taken_history [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_br_cond_taken_history[0] .is_wysiwyg = "true";
defparam \cpu|cpu|M_br_cond_taken_history[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N22
cycloneive_lcell_comb \cpu|cpu|F_bht_ptr_nxt[0] (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~7_combout ),
	.datad(\cpu|cpu|M_br_cond_taken_history [0]),
	.cin(gnd),
	.combout(\cpu|cpu|F_bht_ptr_nxt [0]),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_bht_ptr_nxt[0] .lut_mask = 16'h0FF0;
defparam \cpu|cpu|F_bht_ptr_nxt[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N23
dffeas \cpu|cpu|F_bht_ptr[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_bht_ptr_nxt [0]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|F_bht_ptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|F_bht_ptr[0] .is_wysiwyg = "true";
defparam \cpu|cpu|F_bht_ptr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N8
cycloneive_lcell_comb \cpu|cpu|D_bht_ptr[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|F_bht_ptr [0]),
	.cin(gnd),
	.combout(\cpu|cpu|D_bht_ptr[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_bht_ptr[0]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|D_bht_ptr[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y43_N9
dffeas \cpu|cpu|D_bht_ptr[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_bht_ptr[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_bht_ptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_bht_ptr[0] .is_wysiwyg = "true";
defparam \cpu|cpu|D_bht_ptr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y43_N25
dffeas \cpu|cpu|E_bht_ptr[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|D_bht_ptr [0]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_bht_ptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_bht_ptr[0] .is_wysiwyg = "true";
defparam \cpu|cpu|E_bht_ptr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N18
cycloneive_lcell_comb \cpu|cpu|M_bht_ptr_unfiltered[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|E_bht_ptr [0]),
	.cin(gnd),
	.combout(\cpu|cpu|M_bht_ptr_unfiltered[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_bht_ptr_unfiltered[0]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|M_bht_ptr_unfiltered[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y43_N19
dffeas \cpu|cpu|M_bht_ptr_unfiltered[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_bht_ptr_unfiltered[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_bht_ptr_unfiltered [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_bht_ptr_unfiltered[0] .is_wysiwyg = "true";
defparam \cpu|cpu|M_bht_ptr_unfiltered[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N16
cycloneive_lcell_comb \cpu|cpu|M_br_cond_taken_history[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|M_br_cond_taken_history [0]),
	.cin(gnd),
	.combout(\cpu|cpu|M_br_cond_taken_history[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_br_cond_taken_history[1]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|M_br_cond_taken_history[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N17
dffeas \cpu|cpu|M_br_cond_taken_history[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_br_cond_taken_history[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|M_br_cond_taken_history[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_br_cond_taken_history [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_br_cond_taken_history[1] .is_wysiwyg = "true";
defparam \cpu|cpu|M_br_cond_taken_history[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N20
cycloneive_lcell_comb \cpu|cpu|F_bht_ptr_nxt[1] (
	.dataa(gnd),
	.datab(\cpu|cpu|F_ic_data_rd_addr_nxt[1]~11_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|M_br_cond_taken_history [1]),
	.cin(gnd),
	.combout(\cpu|cpu|F_bht_ptr_nxt [1]),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_bht_ptr_nxt[1] .lut_mask = 16'h33CC;
defparam \cpu|cpu|F_bht_ptr_nxt[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y43_N21
dffeas \cpu|cpu|F_bht_ptr[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_bht_ptr_nxt [1]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|F_bht_ptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|F_bht_ptr[1] .is_wysiwyg = "true";
defparam \cpu|cpu|F_bht_ptr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N10
cycloneive_lcell_comb \cpu|cpu|D_bht_ptr[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|F_bht_ptr [1]),
	.cin(gnd),
	.combout(\cpu|cpu|D_bht_ptr[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_bht_ptr[1]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|D_bht_ptr[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y43_N11
dffeas \cpu|cpu|D_bht_ptr[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_bht_ptr[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_bht_ptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_bht_ptr[1] .is_wysiwyg = "true";
defparam \cpu|cpu|D_bht_ptr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N2
cycloneive_lcell_comb \cpu|cpu|E_bht_ptr[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|D_bht_ptr [1]),
	.cin(gnd),
	.combout(\cpu|cpu|E_bht_ptr[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_bht_ptr[1]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|E_bht_ptr[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y43_N3
dffeas \cpu|cpu|E_bht_ptr[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_bht_ptr[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_bht_ptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_bht_ptr[1] .is_wysiwyg = "true";
defparam \cpu|cpu|E_bht_ptr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N4
cycloneive_lcell_comb \cpu|cpu|M_bht_ptr_unfiltered[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|E_bht_ptr [1]),
	.cin(gnd),
	.combout(\cpu|cpu|M_bht_ptr_unfiltered[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_bht_ptr_unfiltered[1]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|M_bht_ptr_unfiltered[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y43_N5
dffeas \cpu|cpu|M_bht_ptr_unfiltered[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_bht_ptr_unfiltered[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_bht_ptr_unfiltered [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_bht_ptr_unfiltered[1] .is_wysiwyg = "true";
defparam \cpu|cpu|M_bht_ptr_unfiltered[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N28
cycloneive_lcell_comb \cpu|cpu|M_br_cond_taken_history[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|M_br_cond_taken_history [1]),
	.cin(gnd),
	.combout(\cpu|cpu|M_br_cond_taken_history[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_br_cond_taken_history[2]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|M_br_cond_taken_history[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N29
dffeas \cpu|cpu|M_br_cond_taken_history[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_br_cond_taken_history[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|M_br_cond_taken_history[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_br_cond_taken_history [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_br_cond_taken_history[2] .is_wysiwyg = "true";
defparam \cpu|cpu|M_br_cond_taken_history[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N30
cycloneive_lcell_comb \cpu|cpu|F_bht_ptr_nxt[2] (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|M_br_cond_taken_history [2]),
	.datad(\cpu|cpu|F_ic_data_rd_addr_nxt[2]~15_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_bht_ptr_nxt [2]),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_bht_ptr_nxt[2] .lut_mask = 16'h0FF0;
defparam \cpu|cpu|F_bht_ptr_nxt[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y43_N31
dffeas \cpu|cpu|F_bht_ptr[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_bht_ptr_nxt [2]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|F_bht_ptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|F_bht_ptr[2] .is_wysiwyg = "true";
defparam \cpu|cpu|F_bht_ptr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y43_N13
dffeas \cpu|cpu|D_bht_ptr[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|F_bht_ptr [2]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_bht_ptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_bht_ptr[2] .is_wysiwyg = "true";
defparam \cpu|cpu|D_bht_ptr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N0
cycloneive_lcell_comb \cpu|cpu|E_bht_ptr[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|D_bht_ptr [2]),
	.cin(gnd),
	.combout(\cpu|cpu|E_bht_ptr[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_bht_ptr[2]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|E_bht_ptr[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y42_N1
dffeas \cpu|cpu|E_bht_ptr[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_bht_ptr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_bht_ptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_bht_ptr[2] .is_wysiwyg = "true";
defparam \cpu|cpu|E_bht_ptr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N14
cycloneive_lcell_comb \cpu|cpu|M_bht_ptr_unfiltered[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|E_bht_ptr [2]),
	.cin(gnd),
	.combout(\cpu|cpu|M_bht_ptr_unfiltered[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_bht_ptr_unfiltered[2]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|M_bht_ptr_unfiltered[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y43_N15
dffeas \cpu|cpu|M_bht_ptr_unfiltered[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_bht_ptr_unfiltered[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_bht_ptr_unfiltered [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_bht_ptr_unfiltered[2] .is_wysiwyg = "true";
defparam \cpu|cpu|M_bht_ptr_unfiltered[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N10
cycloneive_lcell_comb \cpu|cpu|M_br_cond_taken_history[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|M_br_cond_taken_history [2]),
	.cin(gnd),
	.combout(\cpu|cpu|M_br_cond_taken_history[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_br_cond_taken_history[3]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|M_br_cond_taken_history[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N11
dffeas \cpu|cpu|M_br_cond_taken_history[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_br_cond_taken_history[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|M_br_cond_taken_history[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_br_cond_taken_history [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_br_cond_taken_history[3] .is_wysiwyg = "true";
defparam \cpu|cpu|M_br_cond_taken_history[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N4
cycloneive_lcell_comb \cpu|cpu|F_bht_ptr_nxt[3] (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|F_ic_tag_rd_addr_nxt[0]~3_combout ),
	.datad(\cpu|cpu|M_br_cond_taken_history [3]),
	.cin(gnd),
	.combout(\cpu|cpu|F_bht_ptr_nxt [3]),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_bht_ptr_nxt[3] .lut_mask = 16'h0FF0;
defparam \cpu|cpu|F_bht_ptr_nxt[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N5
dffeas \cpu|cpu|F_bht_ptr[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_bht_ptr_nxt [3]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|F_bht_ptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|F_bht_ptr[3] .is_wysiwyg = "true";
defparam \cpu|cpu|F_bht_ptr[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y43_N3
dffeas \cpu|cpu|D_bht_ptr[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|F_bht_ptr [3]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_bht_ptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_bht_ptr[3] .is_wysiwyg = "true";
defparam \cpu|cpu|D_bht_ptr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N28
cycloneive_lcell_comb \cpu|cpu|E_bht_ptr[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|D_bht_ptr [3]),
	.cin(gnd),
	.combout(\cpu|cpu|E_bht_ptr[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_bht_ptr[3]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|E_bht_ptr[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y43_N29
dffeas \cpu|cpu|E_bht_ptr[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_bht_ptr[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_bht_ptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_bht_ptr[3] .is_wysiwyg = "true";
defparam \cpu|cpu|E_bht_ptr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N16
cycloneive_lcell_comb \cpu|cpu|M_bht_ptr_unfiltered[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|E_bht_ptr [3]),
	.cin(gnd),
	.combout(\cpu|cpu|M_bht_ptr_unfiltered[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_bht_ptr_unfiltered[3]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|M_bht_ptr_unfiltered[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y43_N17
dffeas \cpu|cpu|M_bht_ptr_unfiltered[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_bht_ptr_unfiltered[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_bht_ptr_unfiltered [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_bht_ptr_unfiltered[3] .is_wysiwyg = "true";
defparam \cpu|cpu|M_bht_ptr_unfiltered[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N20
cycloneive_lcell_comb \cpu|cpu|M_br_cond_taken_history[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|M_br_cond_taken_history [3]),
	.cin(gnd),
	.combout(\cpu|cpu|M_br_cond_taken_history[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_br_cond_taken_history[4]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|M_br_cond_taken_history[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N21
dffeas \cpu|cpu|M_br_cond_taken_history[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_br_cond_taken_history[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|M_br_cond_taken_history[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_br_cond_taken_history [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_br_cond_taken_history[4] .is_wysiwyg = "true";
defparam \cpu|cpu|M_br_cond_taken_history[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N12
cycloneive_lcell_comb \cpu|cpu|F_bht_ptr_nxt[4] (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|F_ic_tag_rd_addr_nxt[1]~7_combout ),
	.datad(\cpu|cpu|M_br_cond_taken_history [4]),
	.cin(gnd),
	.combout(\cpu|cpu|F_bht_ptr_nxt [4]),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_bht_ptr_nxt[4] .lut_mask = 16'h0FF0;
defparam \cpu|cpu|F_bht_ptr_nxt[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N13
dffeas \cpu|cpu|F_bht_ptr[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_bht_ptr_nxt [4]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|F_bht_ptr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|F_bht_ptr[4] .is_wysiwyg = "true";
defparam \cpu|cpu|F_bht_ptr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N14
cycloneive_lcell_comb \cpu|cpu|D_bht_ptr[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|F_bht_ptr [4]),
	.cin(gnd),
	.combout(\cpu|cpu|D_bht_ptr[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_bht_ptr[4]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|D_bht_ptr[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y42_N15
dffeas \cpu|cpu|D_bht_ptr[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_bht_ptr[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_bht_ptr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_bht_ptr[4] .is_wysiwyg = "true";
defparam \cpu|cpu|D_bht_ptr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N12
cycloneive_lcell_comb \cpu|cpu|E_bht_ptr[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|D_bht_ptr [4]),
	.cin(gnd),
	.combout(\cpu|cpu|E_bht_ptr[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_bht_ptr[4]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|E_bht_ptr[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N13
dffeas \cpu|cpu|E_bht_ptr[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_bht_ptr[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_bht_ptr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_bht_ptr[4] .is_wysiwyg = "true";
defparam \cpu|cpu|E_bht_ptr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N26
cycloneive_lcell_comb \cpu|cpu|M_bht_ptr_unfiltered[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|E_bht_ptr [4]),
	.cin(gnd),
	.combout(\cpu|cpu|M_bht_ptr_unfiltered[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_bht_ptr_unfiltered[4]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|M_bht_ptr_unfiltered[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N27
dffeas \cpu|cpu|M_bht_ptr_unfiltered[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_bht_ptr_unfiltered[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_bht_ptr_unfiltered [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_bht_ptr_unfiltered[4] .is_wysiwyg = "true";
defparam \cpu|cpu|M_bht_ptr_unfiltered[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N18
cycloneive_lcell_comb \cpu|cpu|M_br_cond_taken_history[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|M_br_cond_taken_history [4]),
	.cin(gnd),
	.combout(\cpu|cpu|M_br_cond_taken_history[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_br_cond_taken_history[5]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|M_br_cond_taken_history[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N19
dffeas \cpu|cpu|M_br_cond_taken_history[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_br_cond_taken_history[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|M_br_cond_taken_history[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_br_cond_taken_history [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_br_cond_taken_history[5] .is_wysiwyg = "true";
defparam \cpu|cpu|M_br_cond_taken_history[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N24
cycloneive_lcell_comb \cpu|cpu|F_bht_ptr_nxt[5] (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|F_ic_tag_rd_addr_nxt[2]~11_combout ),
	.datad(\cpu|cpu|M_br_cond_taken_history [5]),
	.cin(gnd),
	.combout(\cpu|cpu|F_bht_ptr_nxt [5]),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_bht_ptr_nxt[5] .lut_mask = 16'h0FF0;
defparam \cpu|cpu|F_bht_ptr_nxt[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N25
dffeas \cpu|cpu|F_bht_ptr[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_bht_ptr_nxt [5]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|F_bht_ptr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|F_bht_ptr[5] .is_wysiwyg = "true";
defparam \cpu|cpu|F_bht_ptr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y43_N1
dffeas \cpu|cpu|D_bht_ptr[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|F_bht_ptr [5]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_bht_ptr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_bht_ptr[5] .is_wysiwyg = "true";
defparam \cpu|cpu|D_bht_ptr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N22
cycloneive_lcell_comb \cpu|cpu|E_bht_ptr[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|D_bht_ptr [5]),
	.cin(gnd),
	.combout(\cpu|cpu|E_bht_ptr[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_bht_ptr[5]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|E_bht_ptr[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N23
dffeas \cpu|cpu|E_bht_ptr[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_bht_ptr[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_bht_ptr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_bht_ptr[5] .is_wysiwyg = "true";
defparam \cpu|cpu|E_bht_ptr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y43_N15
dffeas \cpu|cpu|M_bht_ptr_unfiltered[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|E_bht_ptr [5]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_bht_ptr_unfiltered [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_bht_ptr_unfiltered[5] .is_wysiwyg = "true";
defparam \cpu|cpu|M_bht_ptr_unfiltered[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N26
cycloneive_lcell_comb \cpu|cpu|M_br_cond_taken_history[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|M_br_cond_taken_history [5]),
	.cin(gnd),
	.combout(\cpu|cpu|M_br_cond_taken_history[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_br_cond_taken_history[6]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|M_br_cond_taken_history[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N27
dffeas \cpu|cpu|M_br_cond_taken_history[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_br_cond_taken_history[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|M_br_cond_taken_history[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_br_cond_taken_history [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_br_cond_taken_history[6] .is_wysiwyg = "true";
defparam \cpu|cpu|M_br_cond_taken_history[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N0
cycloneive_lcell_comb \cpu|cpu|F_bht_ptr_nxt[6] (
	.dataa(\cpu|cpu|F_ic_tag_rd_addr_nxt[3]~15_combout ),
	.datab(gnd),
	.datac(\cpu|cpu|M_br_cond_taken_history [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|F_bht_ptr_nxt [6]),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_bht_ptr_nxt[6] .lut_mask = 16'h5A5A;
defparam \cpu|cpu|F_bht_ptr_nxt[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N1
dffeas \cpu|cpu|F_bht_ptr[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_bht_ptr_nxt [6]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|F_bht_ptr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|F_bht_ptr[6] .is_wysiwyg = "true";
defparam \cpu|cpu|F_bht_ptr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N14
cycloneive_lcell_comb \cpu|cpu|D_bht_ptr[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|F_bht_ptr [6]),
	.cin(gnd),
	.combout(\cpu|cpu|D_bht_ptr[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_bht_ptr[6]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|D_bht_ptr[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N15
dffeas \cpu|cpu|D_bht_ptr[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_bht_ptr[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_bht_ptr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_bht_ptr[6] .is_wysiwyg = "true";
defparam \cpu|cpu|D_bht_ptr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N12
cycloneive_lcell_comb \cpu|cpu|E_bht_ptr[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|D_bht_ptr [6]),
	.cin(gnd),
	.combout(\cpu|cpu|E_bht_ptr[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_bht_ptr[6]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|E_bht_ptr[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y44_N13
dffeas \cpu|cpu|E_bht_ptr[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_bht_ptr[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_bht_ptr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_bht_ptr[6] .is_wysiwyg = "true";
defparam \cpu|cpu|E_bht_ptr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N18
cycloneive_lcell_comb \cpu|cpu|M_bht_ptr_unfiltered[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|E_bht_ptr [6]),
	.cin(gnd),
	.combout(\cpu|cpu|M_bht_ptr_unfiltered[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_bht_ptr_unfiltered[6]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|M_bht_ptr_unfiltered[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y44_N19
dffeas \cpu|cpu|M_bht_ptr_unfiltered[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_bht_ptr_unfiltered[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_bht_ptr_unfiltered [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_bht_ptr_unfiltered[6] .is_wysiwyg = "true";
defparam \cpu|cpu|M_bht_ptr_unfiltered[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y43_N31
dffeas \cpu|cpu|M_br_cond_taken_history[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_br_cond_taken_history [6]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|cpu|M_br_cond_taken_history[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_br_cond_taken_history [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_br_cond_taken_history[7] .is_wysiwyg = "true";
defparam \cpu|cpu|M_br_cond_taken_history[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N8
cycloneive_lcell_comb \cpu|cpu|F_bht_ptr_nxt[7] (
	.dataa(gnd),
	.datab(\cpu|cpu|F_ic_tag_rd_addr_nxt[4]~19_combout ),
	.datac(\cpu|cpu|M_br_cond_taken_history [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|F_bht_ptr_nxt [7]),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_bht_ptr_nxt[7] .lut_mask = 16'h3C3C;
defparam \cpu|cpu|F_bht_ptr_nxt[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N9
dffeas \cpu|cpu|F_bht_ptr[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_bht_ptr_nxt [7]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|F_bht_ptr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|F_bht_ptr[7] .is_wysiwyg = "true";
defparam \cpu|cpu|F_bht_ptr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N22
cycloneive_lcell_comb \cpu|cpu|D_bht_ptr[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|F_bht_ptr [7]),
	.cin(gnd),
	.combout(\cpu|cpu|D_bht_ptr[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_bht_ptr[7]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|D_bht_ptr[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y43_N23
dffeas \cpu|cpu|D_bht_ptr[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_bht_ptr[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_bht_ptr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_bht_ptr[7] .is_wysiwyg = "true";
defparam \cpu|cpu|D_bht_ptr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y43_N7
dffeas \cpu|cpu|E_bht_ptr[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|D_bht_ptr [7]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_bht_ptr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_bht_ptr[7] .is_wysiwyg = "true";
defparam \cpu|cpu|E_bht_ptr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N26
cycloneive_lcell_comb \cpu|cpu|M_bht_ptr_unfiltered[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|E_bht_ptr [7]),
	.cin(gnd),
	.combout(\cpu|cpu|M_bht_ptr_unfiltered[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_bht_ptr_unfiltered[7]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|M_bht_ptr_unfiltered[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y43_N27
dffeas \cpu|cpu|M_bht_ptr_unfiltered[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_bht_ptr_unfiltered[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_bht_ptr_unfiltered [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_bht_ptr_unfiltered[7] .is_wysiwyg = "true";
defparam \cpu|cpu|M_bht_ptr_unfiltered[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N22
cycloneive_lcell_comb \cpu|cpu|M_bht_data[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|E_bht_data [1]),
	.cin(gnd),
	.combout(\cpu|cpu|M_bht_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_bht_data[1]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|M_bht_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N23
dffeas \cpu|cpu|M_bht_data[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_bht_data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_bht_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_bht_data[1] .is_wysiwyg = "true";
defparam \cpu|cpu|M_bht_data[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y43_N0
cycloneive_ram_block \cpu|cpu|Nios_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\cpu|cpu|M_bht_wr_en_unfiltered~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(!\cpu|cpu|F_stall~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\cpu|cpu|F_stall~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst_controller|r_sync_rst~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\cpu|cpu|M_bht_wr_data_unfiltered[1]~0_combout ,\cpu|cpu|M_br_mispredict~_wirecell_combout }),
	.portaaddr({\cpu|cpu|M_bht_ptr_unfiltered [7],\cpu|cpu|M_bht_ptr_unfiltered [6],\cpu|cpu|M_bht_ptr_unfiltered [5],\cpu|cpu|M_bht_ptr_unfiltered [4],\cpu|cpu|M_bht_ptr_unfiltered [3],\cpu|cpu|M_bht_ptr_unfiltered [2],\cpu|cpu|M_bht_ptr_unfiltered [1],\cpu|cpu|M_bht_ptr_unfiltered [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\cpu|cpu|F_bht_ptr_nxt [7],\cpu|cpu|F_bht_ptr_nxt [6],\cpu|cpu|F_bht_ptr_nxt [5],\cpu|cpu|F_bht_ptr_nxt [4],\cpu|cpu|F_bht_ptr_nxt [3],\cpu|cpu|F_bht_ptr_nxt [2],\cpu|cpu|F_bht_ptr_nxt [1],\cpu|cpu|F_bht_ptr_nxt [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cpu|cpu|Nios_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \cpu|cpu|Nios_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 .clk0_output_clock_enable = "ena0";
defparam \cpu|cpu|Nios_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \cpu|cpu|Nios_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \cpu|cpu|Nios_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "Nios_cpu:cpu|Nios_cpu_cpu:cpu|Nios_cpu_cpu_bht_module:Nios_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ALTSYNCRAM";
defparam \cpu|cpu|Nios_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \cpu|cpu|Nios_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \cpu|cpu|Nios_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \cpu|cpu|Nios_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \cpu|cpu|Nios_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \cpu|cpu|Nios_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \cpu|cpu|Nios_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \cpu|cpu|Nios_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \cpu|cpu|Nios_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \cpu|cpu|Nios_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \cpu|cpu|Nios_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \cpu|cpu|Nios_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \cpu|cpu|Nios_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 2;
defparam \cpu|cpu|Nios_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu|cpu|Nios_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \cpu|cpu|Nios_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \cpu|cpu|Nios_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \cpu|cpu|Nios_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "clear0";
defparam \cpu|cpu|Nios_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock0";
defparam \cpu|cpu|Nios_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \cpu|cpu|Nios_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \cpu|cpu|Nios_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \cpu|cpu|Nios_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \cpu|cpu|Nios_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \cpu|cpu|Nios_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 2;
defparam \cpu|cpu|Nios_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu|cpu|Nios_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \cpu|cpu|Nios_cpu_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X60_Y44_N1
dffeas \cpu|cpu|E_bht_data[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|D_bht_data [0]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_bht_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_bht_data[0] .is_wysiwyg = "true";
defparam \cpu|cpu|E_bht_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y40_N17
dffeas \cpu|cpu|M_bht_data[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|E_bht_data [0]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_bht_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_bht_data[0] .is_wysiwyg = "true";
defparam \cpu|cpu|M_bht_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N16
cycloneive_lcell_comb \cpu|cpu|M_bht_wr_data_unfiltered[1]~0 (
	.dataa(\cpu|cpu|M_bht_data [1]),
	.datab(\cpu|cpu|M_br_mispredict~q ),
	.datac(\cpu|cpu|M_bht_data [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|M_bht_wr_data_unfiltered[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_bht_wr_data_unfiltered[1]~0 .lut_mask = 16'hA6A6;
defparam \cpu|cpu|M_bht_wr_data_unfiltered[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N20
cycloneive_lcell_comb \cpu|cpu|D_extra_pc[13]~2 (
	.dataa(\cpu|cpu|D_bht_data [1]),
	.datab(\cpu|cpu|E_ctrl_br_cond_nxt~1_combout ),
	.datac(\cpu|cpu|Add1~8_combout ),
	.datad(\cpu|cpu|D_pc_plus_one [13]),
	.cin(gnd),
	.combout(\cpu|cpu|D_extra_pc[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_extra_pc[13]~2 .lut_mask = 16'hF780;
defparam \cpu|cpu|D_extra_pc[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N21
dffeas \cpu|cpu|E_extra_pc[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_extra_pc[13]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_extra_pc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_extra_pc[13] .is_wysiwyg = "true";
defparam \cpu|cpu|E_extra_pc[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y40_N15
dffeas \cpu|cpu|M_pipe_flush_waddr[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|E_extra_pc [13]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_pipe_flush_waddr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_pipe_flush_waddr[13] .is_wysiwyg = "true";
defparam \cpu|cpu|M_pipe_flush_waddr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N12
cycloneive_lcell_comb \cpu|cpu|M_target_pcb[15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|E_src1[15]~_Duplicate_2_q ),
	.cin(gnd),
	.combout(\cpu|cpu|M_target_pcb[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_target_pcb[15]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|M_target_pcb[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N13
dffeas \cpu|cpu|M_target_pcb[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_target_pcb[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_target_pcb [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_target_pcb[15] .is_wysiwyg = "true";
defparam \cpu|cpu|M_target_pcb[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N8
cycloneive_lcell_comb \cpu|cpu|A_pipe_flush_waddr[13]~11 (
	.dataa(\cpu|cpu|M_pc_plus_one [13]),
	.datab(\cpu|cpu|M_ctrl_jmp_indirect~q ),
	.datac(gnd),
	.datad(\cpu|cpu|M_target_pcb [15]),
	.cin(gnd),
	.combout(\cpu|cpu|A_pipe_flush_waddr[13]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_pipe_flush_waddr[13]~11 .lut_mask = 16'hEE22;
defparam \cpu|cpu|A_pipe_flush_waddr[13]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N30
cycloneive_lcell_comb \cpu|cpu|M_pc[13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|E_pc [13]),
	.cin(gnd),
	.combout(\cpu|cpu|M_pc[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_pc[13]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|M_pc[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N31
dffeas \cpu|cpu|M_pc[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_pc[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_pc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_pc[13] .is_wysiwyg = "true";
defparam \cpu|cpu|M_pc[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y41_N9
dffeas \cpu|cpu|A_pipe_flush_waddr[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_pipe_flush_waddr[13]~11_combout ),
	.asdata(\cpu|cpu|M_pc [13]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|A_pipe_flush_waddr[6]~12_combout ),
	.sload(\cpu|cpu|M_dc_raw_hazard~11_combout ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_pipe_flush_waddr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_pipe_flush_waddr[13] .is_wysiwyg = "true";
defparam \cpu|cpu|A_pipe_flush_waddr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N16
cycloneive_lcell_comb \cpu|cpu|F_pc_nxt[13]~12 (
	.dataa(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~3_combout ),
	.datab(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~2_combout ),
	.datac(\cpu|cpu|D_pc [13]),
	.datad(\cpu|cpu|D_iw [19]),
	.cin(gnd),
	.combout(\cpu|cpu|F_pc_nxt[13]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_pc_nxt[13]~12 .lut_mask = 16'hEA62;
defparam \cpu|cpu|F_pc_nxt[13]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N28
cycloneive_lcell_comb \cpu|cpu|F_pc_nxt[13]~13 (
	.dataa(\cpu|cpu|Add1~8_combout ),
	.datab(\cpu|cpu|F_pc_nxt[13]~12_combout ),
	.datac(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~2_combout ),
	.datad(\cpu|cpu|F_pc_plus_one[13]~26_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_pc_nxt[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_pc_nxt[13]~13 .lut_mask = 16'hCEC2;
defparam \cpu|cpu|F_pc_nxt[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N26
cycloneive_lcell_comb \cpu|cpu|F_pc_nxt[13]~14 (
	.dataa(\cpu|cpu|E_src1[15]~_Duplicate_2_q ),
	.datab(\cpu|cpu|F_pc_nxt[13]~13_combout ),
	.datac(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~1_combout ),
	.datad(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_pc_nxt[13]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_pc_nxt[13]~14 .lut_mask = 16'hF0AC;
defparam \cpu|cpu|F_pc_nxt[13]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N0
cycloneive_lcell_comb \cpu|cpu|F_pc_nxt[13]~15 (
	.dataa(\cpu|cpu|M_pipe_flush_waddr [13]),
	.datab(\cpu|cpu|A_pipe_flush_waddr [13]),
	.datac(\cpu|cpu|F_pc_nxt[13]~14_combout ),
	.datad(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_pc_nxt[13]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_pc_nxt[13]~15 .lut_mask = 16'hCAF0;
defparam \cpu|cpu|F_pc_nxt[13]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y40_N1
dffeas \cpu|cpu|F_pc[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_pc_nxt[13]~15_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|F_pc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|F_pc[13] .is_wysiwyg = "true";
defparam \cpu|cpu|F_pc[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N2
cycloneive_lcell_comb \cpu|cpu|D_pc[13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|F_pc [13]),
	.cin(gnd),
	.combout(\cpu|cpu|D_pc[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_pc[13]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|D_pc[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y40_N3
dffeas \cpu|cpu|D_pc[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_pc[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_pc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_pc[13] .is_wysiwyg = "true";
defparam \cpu|cpu|D_pc[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y39_N29
dffeas \cpu|cpu|ic_fill_tag[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|D_pc [13]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|cpu|D_ic_fill_starting~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|ic_fill_tag [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|ic_fill_tag[3] .is_wysiwyg = "true";
defparam \cpu|cpu|ic_fill_tag[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N26
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_003|src_data[51] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_data [51] = (\cpu|cpu|ic_fill_tag [3] & ((\mm_interconnect_0|cmd_mux_003|saved_grant [1]) # ((\mm_interconnect_0|cmd_mux_003|saved_grant [0] & \cpu|cpu|d_address_tag_field [4])))) # (!\cpu|cpu|ic_fill_tag [3] & 
// (\mm_interconnect_0|cmd_mux_003|saved_grant [0] & ((\cpu|cpu|d_address_tag_field [4]))))

	.dataa(\cpu|cpu|ic_fill_tag [3]),
	.datab(\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(\mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datad(\cpu|cpu|d_address_tag_field [4]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_data [51]),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_data[51] .lut_mask = 16'hECA0;
defparam \mm_interconnect_0|cmd_mux_003|src_data[51] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N20
cycloneive_lcell_comb \onchip_ram|the_altsyncram|auto_generated|decode3|eq_node[1] (
// Equation(s):
// \onchip_ram|the_altsyncram|auto_generated|decode3|eq_node [1] = (\mm_interconnect_0|cmd_mux_003|src_data [51] & (\mm_interconnect_0|cmd_mux_003|WideOr1~combout  & (\cpu|cpu|d_write~q  & \mm_interconnect_0|cmd_demux|WideOr0~3_combout )))

	.dataa(\mm_interconnect_0|cmd_mux_003|src_data [51]),
	.datab(\mm_interconnect_0|cmd_mux_003|WideOr1~combout ),
	.datac(\cpu|cpu|d_write~q ),
	.datad(\mm_interconnect_0|cmd_demux|WideOr0~3_combout ),
	.cin(gnd),
	.combout(\onchip_ram|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.cout());
// synopsys translate_off
defparam \onchip_ram|the_altsyncram|auto_generated|decode3|eq_node[1] .lut_mask = 16'h8000;
defparam \onchip_ram|the_altsyncram|auto_generated|decode3|eq_node[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \onchip_ram|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\onchip_ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\onchip_ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mm_interconnect_0|cmd_mux_003|src_payload~0_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_003|src_data [50],\mm_interconnect_0|cmd_mux_003|src_data [49],\mm_interconnect_0|cmd_mux_003|src_data [48],\mm_interconnect_0|cmd_mux_003|src_data [47],\mm_interconnect_0|cmd_mux_003|src_data [46],\mm_interconnect_0|cmd_mux_003|src_data [45],
\mm_interconnect_0|cmd_mux_003|src_data [44],\mm_interconnect_0|cmd_mux_003|src_data [43],\mm_interconnect_0|cmd_mux_003|src_data [42],\mm_interconnect_0|cmd_mux_003|src_data [41],\mm_interconnect_0|cmd_mux_003|src_data [40],\mm_interconnect_0|cmd_mux_003|src_data [39],
\mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a0 .init_file = "Nios_onchip_ram.hex";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "Nios_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|ALTSYNCRAM";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_size = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 10240;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_ram|the_altsyncram|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N0
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_data[0]~0 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_data[0]~0_combout  = (\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0] & (\onchip_ram|the_altsyncram|auto_generated|ram_block1a32~portadataout )) # (!\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0] 
// & ((\onchip_ram|the_altsyncram|auto_generated|ram_block1a0~portadataout )))

	.dataa(\onchip_ram|the_altsyncram|auto_generated|ram_block1a32~portadataout ),
	.datab(\onchip_ram|the_altsyncram|auto_generated|ram_block1a0~portadataout ),
	.datac(gnd),
	.datad(\onchip_ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_data[0]~0 .lut_mask = 16'hAACC;
defparam \mm_interconnect_0|rsp_mux_001|src_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N26
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_data[0]~39 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_data[0]~39_combout  = (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ((\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [0]) # ((\mm_interconnect_0|rsp_mux_001|src_data[0]~0_combout  & 
// \mm_interconnect_0|rsp_demux_003|src1_valid~0_combout )))) # (!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (\mm_interconnect_0|rsp_mux_001|src_data[0]~0_combout  & (\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout )))

	.dataa(\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(\mm_interconnect_0|rsp_mux_001|src_data[0]~0_combout ),
	.datac(\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [0]),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_data[0]~39_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_data[0]~39 .lut_mask = 16'hEAC0;
defparam \mm_interconnect_0|rsp_mux_001|src_data[0]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N27
dffeas \cpu|cpu|i_readdata_d1[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_mux_001|src_data[0]~39_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|i_readdata_d1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|i_readdata_d1[0] .is_wysiwyg = "true";
defparam \cpu|cpu|i_readdata_d1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y44_N25
dffeas \cpu|cpu|D_iw[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [5]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_iw [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_iw[5] .is_wysiwyg = "true";
defparam \cpu|cpu|D_iw[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y41_N9
dffeas \cpu|cpu|E_iw[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|D_iw [5]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_iw [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_iw[5] .is_wysiwyg = "true";
defparam \cpu|cpu|E_iw[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N16
cycloneive_lcell_comb \cpu|cpu|E_ctrl_st~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|E_iw [0]),
	.datad(\cpu|cpu|E_iw [1]),
	.cin(gnd),
	.combout(\cpu|cpu|E_ctrl_st~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_ctrl_st~0 .lut_mask = 16'h00F0;
defparam \cpu|cpu|E_ctrl_st~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N28
cycloneive_lcell_comb \cpu|cpu|E_st_cache~0 (
	.dataa(\cpu|cpu|E_iw [5]),
	.datab(\cpu|cpu|Add8~96_combout ),
	.datac(\cpu|cpu|E_ctrl_st~0_combout ),
	.datad(\cpu|cpu|E_iw [2]),
	.cin(gnd),
	.combout(\cpu|cpu|E_st_cache~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_st_cache~0 .lut_mask = 16'h1000;
defparam \cpu|cpu|E_st_cache~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y41_N29
dffeas \cpu|cpu|M_ctrl_st_cache (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_st_cache~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_ctrl_st_cache~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_ctrl_st_cache .is_wysiwyg = "true";
defparam \cpu|cpu|M_ctrl_st_cache .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N16
cycloneive_lcell_comb \cpu|cpu|A_ctrl_st_cache~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|M_ctrl_st_cache~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|A_ctrl_st_cache~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_ctrl_st_cache~feeder .lut_mask = 16'hF0F0;
defparam \cpu|cpu|A_ctrl_st_cache~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y40_N17
dffeas \cpu|cpu|A_ctrl_st_cache (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_ctrl_st_cache~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_ctrl_st_cache~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_ctrl_st_cache .is_wysiwyg = "true";
defparam \cpu|cpu|A_ctrl_st_cache .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N20
cycloneive_lcell_comb \cpu|cpu|A_dc_valid_st_cache_hit~0 (
	.dataa(\cpu|cpu|A_dc_hit~q ),
	.datab(\cpu|cpu|A_ctrl_st_cache~q ),
	.datac(\cpu|cpu|A_valid_from_M~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_valid_st_cache_hit~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_valid_st_cache_hit~0 .lut_mask = 16'h8080;
defparam \cpu|cpu|A_dc_valid_st_cache_hit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N2
cycloneive_lcell_comb \cpu|cpu|M_dc_dirty~8 (
	.dataa(\cpu|cpu|A_dc_valid_st_cache_hit~0_combout ),
	.datab(\cpu|cpu|M_dc_dirty~3_combout ),
	.datac(\cpu|cpu|M_dc_dirty~7_combout ),
	.datad(\cpu|cpu|Nios_cpu_cpu_dc_tag|the_altsyncram|auto_generated|q_b [8]),
	.cin(gnd),
	.combout(\cpu|cpu|M_dc_dirty~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_dc_dirty~8 .lut_mask = 16'hFFF8;
defparam \cpu|cpu|M_dc_dirty~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y40_N3
dffeas \cpu|cpu|A_dc_dirty (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_dc_dirty~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_dirty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_dirty .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_dirty .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N8
cycloneive_lcell_comb \cpu|cpu|dc_tag_wr_port_en~0 (
	.dataa(\cpu|cpu|A_dc_dirty~q ),
	.datab(\cpu|cpu|A_dc_valid_st_cache_hit~0_combout ),
	.datac(\cpu|cpu|A_en_d1~q ),
	.datad(\cpu|cpu|A_dc_tag_dcache_management_wr_en~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|dc_tag_wr_port_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_tag_wr_port_en~0 .lut_mask = 16'hF040;
defparam \cpu|cpu|dc_tag_wr_port_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N18
cycloneive_lcell_comb \cpu|cpu|dc_tag_wr_port_en~1 (
	.dataa(\cpu|cpu|A_dc_fill_starting_d1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|dc_tag_wr_port_en~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|dc_tag_wr_port_en~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|dc_tag_wr_port_en~1 .lut_mask = 16'hFFAA;
defparam \cpu|cpu|dc_tag_wr_port_en~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N22
cycloneive_lcell_comb \cpu|cpu|M_dc_hit~0 (
	.dataa(\cpu|cpu|Nios_cpu_cpu_dc_tag|the_altsyncram|auto_generated|q_b [1]),
	.datab(\cpu|cpu|M_mem_baddr [11]),
	.datac(\cpu|cpu|Nios_cpu_cpu_dc_tag|the_altsyncram|auto_generated|q_b [0]),
	.datad(\cpu|cpu|M_mem_baddr [12]),
	.cin(gnd),
	.combout(\cpu|cpu|M_dc_hit~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_dc_hit~0 .lut_mask = 16'h8241;
defparam \cpu|cpu|M_dc_hit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N30
cycloneive_lcell_comb \cpu|cpu|M_dc_hit~1 (
	.dataa(\cpu|cpu|M_mem_baddr [13]),
	.datab(\cpu|cpu|Nios_cpu_cpu_dc_tag|the_altsyncram|auto_generated|q_b [2]),
	.datac(\cpu|cpu|Nios_cpu_cpu_dc_tag|the_altsyncram|auto_generated|q_b [3]),
	.datad(\cpu|cpu|M_mem_baddr [14]),
	.cin(gnd),
	.combout(\cpu|cpu|M_dc_hit~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_dc_hit~1 .lut_mask = 16'h9009;
defparam \cpu|cpu|M_dc_hit~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N0
cycloneive_lcell_comb \cpu|cpu|M_dc_hit~3 (
	.dataa(gnd),
	.datab(\cpu|cpu|Nios_cpu_cpu_dc_tag|the_altsyncram|auto_generated|q_b [6]),
	.datac(\cpu|cpu|Nios_cpu_cpu_dc_tag|the_altsyncram|auto_generated|q_b [7]),
	.datad(\cpu|cpu|M_mem_baddr [17]),
	.cin(gnd),
	.combout(\cpu|cpu|M_dc_hit~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_dc_hit~3 .lut_mask = 16'hC030;
defparam \cpu|cpu|M_dc_hit~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N28
cycloneive_lcell_comb \cpu|cpu|M_dc_hit~2 (
	.dataa(\cpu|cpu|M_mem_baddr [15]),
	.datab(\cpu|cpu|Nios_cpu_cpu_dc_tag|the_altsyncram|auto_generated|q_b [4]),
	.datac(\cpu|cpu|Nios_cpu_cpu_dc_tag|the_altsyncram|auto_generated|q_b [5]),
	.datad(\cpu|cpu|M_mem_baddr [16]),
	.cin(gnd),
	.combout(\cpu|cpu|M_dc_hit~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_dc_hit~2 .lut_mask = 16'h9009;
defparam \cpu|cpu|M_dc_hit~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N26
cycloneive_lcell_comb \cpu|cpu|M_dc_hit~4 (
	.dataa(\cpu|cpu|M_dc_hit~0_combout ),
	.datab(\cpu|cpu|M_dc_hit~1_combout ),
	.datac(\cpu|cpu|M_dc_hit~3_combout ),
	.datad(\cpu|cpu|M_dc_hit~2_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|M_dc_hit~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_dc_hit~4 .lut_mask = 16'h8000;
defparam \cpu|cpu|M_dc_hit~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y40_N27
dffeas \cpu|cpu|A_dc_hit (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_dc_hit~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_hit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_hit .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_hit .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y40_N19
dffeas \cpu|cpu|M_ctrl_dc_index_wb_inv (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_ctrl_dc_index_wb_inv~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_ctrl_dc_index_wb_inv~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_ctrl_dc_index_wb_inv .is_wysiwyg = "true";
defparam \cpu|cpu|M_ctrl_dc_index_wb_inv .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y39_N31
dffeas \cpu|cpu|A_ctrl_dc_index_wb_inv (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_ctrl_dc_index_wb_inv~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_ctrl_dc_index_wb_inv~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_ctrl_dc_index_wb_inv .is_wysiwyg = "true";
defparam \cpu|cpu|A_ctrl_dc_index_wb_inv .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N28
cycloneive_lcell_comb \cpu|cpu|Equal222~0 (
	.dataa(\cpu|cpu|E_iw [3]),
	.datab(\cpu|cpu|E_iw [0]),
	.datac(\cpu|cpu|E_iw [5]),
	.datad(\cpu|cpu|Equal249~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|Equal222~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Equal222~0 .lut_mask = 16'h0800;
defparam \cpu|cpu|Equal222~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N29
dffeas \cpu|cpu|M_ctrl_dc_addr_wb_inv (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|Equal222~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_ctrl_dc_addr_wb_inv~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_ctrl_dc_addr_wb_inv .is_wysiwyg = "true";
defparam \cpu|cpu|M_ctrl_dc_addr_wb_inv .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y39_N17
dffeas \cpu|cpu|A_ctrl_dc_addr_wb_inv (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_ctrl_dc_addr_wb_inv~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_ctrl_dc_addr_wb_inv~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_ctrl_dc_addr_wb_inv .is_wysiwyg = "true";
defparam \cpu|cpu|A_ctrl_dc_addr_wb_inv .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N30
cycloneive_lcell_comb \cpu|cpu|A_dc_want_xfer~0 (
	.dataa(\cpu|cpu|A_dc_hit~q ),
	.datab(\cpu|cpu|A_dc_want_fill~q ),
	.datac(\cpu|cpu|A_ctrl_dc_index_wb_inv~q ),
	.datad(\cpu|cpu|A_ctrl_dc_addr_wb_inv~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_want_xfer~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_want_xfer~0 .lut_mask = 16'hFEFC;
defparam \cpu|cpu|A_dc_want_xfer~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N0
cycloneive_lcell_comb \cpu|cpu|A_dc_xfer_rd_addr_has_started_nxt~0 (
	.dataa(gnd),
	.datab(\cpu|cpu|A_dc_xfer_rd_addr_starting~0_combout ),
	.datac(\cpu|cpu|A_dc_xfer_rd_addr_has_started~q ),
	.datad(\cpu|cpu|A_dc_want_xfer~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_xfer_rd_addr_has_started_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_rd_addr_has_started_nxt~0 .lut_mask = 16'hFCF0;
defparam \cpu|cpu|A_dc_xfer_rd_addr_has_started_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y40_N1
dffeas \cpu|cpu|A_dc_xfer_rd_addr_has_started (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_xfer_rd_addr_has_started_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\cpu|cpu|A_mem_stall~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_xfer_rd_addr_has_started~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_rd_addr_has_started .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_xfer_rd_addr_has_started .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N4
cycloneive_lcell_comb \cpu|cpu|A_dc_xfer_rd_addr_starting~0 (
	.dataa(\cpu|cpu|A_dc_wb_active~q ),
	.datab(\cpu|cpu|A_dc_xfer_rd_addr_has_started~q ),
	.datac(\cpu|cpu|A_valid_from_M~q ),
	.datad(\cpu|cpu|A_dc_dirty~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_xfer_rd_addr_starting~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_rd_addr_starting~0 .lut_mask = 16'h1000;
defparam \cpu|cpu|A_dc_xfer_rd_addr_starting~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N6
cycloneive_lcell_comb \cpu|cpu|A_dc_xfer_rd_addr_starting (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|A_dc_xfer_rd_addr_starting~0_combout ),
	.datad(\cpu|cpu|A_dc_want_xfer~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_xfer_rd_addr_starting~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_xfer_rd_addr_starting .lut_mask = 16'hF000;
defparam \cpu|cpu|A_dc_xfer_rd_addr_starting .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N20
cycloneive_lcell_comb \cpu|cpu|A_dc_wb_active_nxt~0 (
	.dataa(\cpu|cpu|A_dc_xfer_rd_addr_starting~combout ),
	.datab(\cpu|cpu|A_dc_wr_data_cnt [3]),
	.datac(\cpu|cpu|A_dc_wb_active~q ),
	.datad(\cpu|cpu|av_wr_data_transfer~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_wb_active_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_wb_active_nxt~0 .lut_mask = 16'h3AFA;
defparam \cpu|cpu|A_dc_wb_active_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y37_N21
dffeas \cpu|cpu|A_dc_wb_active (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_wb_active_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_wb_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_wb_active .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_wb_active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N4
cycloneive_lcell_comb \cpu|cpu|A_ld_bypass_delayed~0 (
	.dataa(\cpu|cpu|M_valid~0_combout ),
	.datab(\cpu|cpu|A_dc_wb_active~q ),
	.datac(\cpu|cpu|M_ctrl_ld_bypass~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|A_ld_bypass_delayed~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_ld_bypass_delayed~0 .lut_mask = 16'h8080;
defparam \cpu|cpu|A_ld_bypass_delayed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y37_N5
dffeas \cpu|cpu|A_ld_bypass_delayed (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_ld_bypass_delayed~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_ld_bypass_delayed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_ld_bypass_delayed .is_wysiwyg = "true";
defparam \cpu|cpu|A_ld_bypass_delayed .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N12
cycloneive_lcell_comb \cpu|cpu|A_ld_bypass_delayed_started~0 (
	.dataa(gnd),
	.datab(\cpu|cpu|A_ld_bypass_delayed~q ),
	.datac(\cpu|cpu|A_ld_bypass_delayed_started~q ),
	.datad(\cpu|cpu|A_dc_wb_active~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_ld_bypass_delayed_started~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_ld_bypass_delayed_started~0 .lut_mask = 16'hF0FC;
defparam \cpu|cpu|A_ld_bypass_delayed_started~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y37_N13
dffeas \cpu|cpu|A_ld_bypass_delayed_started (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_ld_bypass_delayed_started~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\cpu|cpu|A_mem_stall~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_ld_bypass_delayed_started~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_ld_bypass_delayed_started .is_wysiwyg = "true";
defparam \cpu|cpu|A_ld_bypass_delayed_started .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N14
cycloneive_lcell_comb \cpu|cpu|d_read_nxt~0 (
	.dataa(\cpu|cpu|A_ld_bypass_delayed_started~q ),
	.datab(\cpu|cpu|A_dc_fill_has_started~q ),
	.datac(\cpu|cpu|A_ld_bypass_delayed~q ),
	.datad(\cpu|cpu|A_dc_want_fill~q ),
	.cin(gnd),
	.combout(\cpu|cpu|d_read_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_read_nxt~0 .lut_mask = 16'h7350;
defparam \cpu|cpu|d_read_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N24
cycloneive_lcell_comb \cpu|cpu|d_read_nxt~1 (
	.dataa(\cpu|cpu|A_mem_stall~q ),
	.datab(\cpu|cpu|d_read_nxt~0_combout ),
	.datac(\cpu|cpu|M_valid~0_combout ),
	.datad(\cpu|cpu|M_ctrl_ld_bypass~q ),
	.cin(gnd),
	.combout(\cpu|cpu|d_read_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_read_nxt~1 .lut_mask = 16'hDCCC;
defparam \cpu|cpu|d_read_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N2
cycloneive_lcell_comb \cpu|cpu|d_read_nxt~2 (
	.dataa(gnd),
	.datab(\cpu|cpu|A_dc_wb_active~q ),
	.datac(gnd),
	.datad(\cpu|cpu|d_read_nxt~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|d_read_nxt~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_read_nxt~2 .lut_mask = 16'h3300;
defparam \cpu|cpu|d_read_nxt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N10
cycloneive_lcell_comb \cpu|cpu|av_rd_addr_accepted (
	.dataa(\mm_interconnect_0|cpu_data_master_agent|av_waitrequest~0_combout ),
	.datab(\mm_interconnect_0|cmd_demux|WideOr0~6_combout ),
	.datac(\mm_interconnect_0|cmd_demux|WideOr0~5_combout ),
	.datad(\cpu|cpu|d_read~q ),
	.cin(gnd),
	.combout(\cpu|cpu|av_rd_addr_accepted~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|av_rd_addr_accepted .lut_mask = 16'h5400;
defparam \cpu|cpu|av_rd_addr_accepted .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N14
cycloneive_lcell_comb \cpu|cpu|A_dc_rd_addr_cnt_nxt[0]~3 (
	.dataa(gnd),
	.datab(\cpu|cpu|A_dc_fill_starting~0_combout ),
	.datac(\cpu|cpu|A_dc_rd_addr_cnt [0]),
	.datad(\cpu|cpu|av_rd_addr_accepted~combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_rd_addr_cnt_nxt[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_rd_addr_cnt_nxt[0]~3 .lut_mask = 16'h0FCC;
defparam \cpu|cpu|A_dc_rd_addr_cnt_nxt[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N28
cycloneive_lcell_comb \cpu|cpu|A_dc_rd_addr_cnt[2]~0 (
	.dataa(gnd),
	.datab(\cpu|cpu|A_dc_fill_starting~0_combout ),
	.datac(\cpu|cpu|A_dc_fill_active~q ),
	.datad(\cpu|cpu|av_rd_addr_accepted~combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_rd_addr_cnt[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_rd_addr_cnt[2]~0 .lut_mask = 16'hFFCF;
defparam \cpu|cpu|A_dc_rd_addr_cnt[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N15
dffeas \cpu|cpu|A_dc_rd_addr_cnt[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_rd_addr_cnt_nxt[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|A_dc_rd_addr_cnt[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_rd_addr_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_rd_addr_cnt[0] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_rd_addr_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N20
cycloneive_lcell_comb \cpu|cpu|A_dc_rd_addr_cnt_nxt[1]~2 (
	.dataa(gnd),
	.datab(\cpu|cpu|A_dc_rd_addr_cnt [0]),
	.datac(\cpu|cpu|A_dc_rd_addr_cnt [1]),
	.datad(\cpu|cpu|av_rd_addr_accepted~combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_rd_addr_cnt_nxt[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_rd_addr_cnt_nxt[1]~2 .lut_mask = 16'h3C00;
defparam \cpu|cpu|A_dc_rd_addr_cnt_nxt[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N21
dffeas \cpu|cpu|A_dc_rd_addr_cnt[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_rd_addr_cnt_nxt[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|A_dc_rd_addr_cnt[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_rd_addr_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_rd_addr_cnt[1] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_rd_addr_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N2
cycloneive_lcell_comb \cpu|cpu|A_dc_rd_addr_cnt_nxt[2]~1 (
	.dataa(\cpu|cpu|av_rd_addr_accepted~combout ),
	.datab(\cpu|cpu|A_dc_rd_addr_cnt [0]),
	.datac(\cpu|cpu|A_dc_rd_addr_cnt [2]),
	.datad(\cpu|cpu|A_dc_rd_addr_cnt [1]),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_rd_addr_cnt_nxt[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_rd_addr_cnt_nxt[2]~1 .lut_mask = 16'h28A0;
defparam \cpu|cpu|A_dc_rd_addr_cnt_nxt[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N3
dffeas \cpu|cpu|A_dc_rd_addr_cnt[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_rd_addr_cnt_nxt[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|A_dc_rd_addr_cnt[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_rd_addr_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_rd_addr_cnt[2] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_rd_addr_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N24
cycloneive_lcell_comb \cpu|cpu|Add20~0 (
	.dataa(\cpu|cpu|A_dc_rd_addr_cnt [3]),
	.datab(\cpu|cpu|A_dc_rd_addr_cnt [1]),
	.datac(\cpu|cpu|A_dc_rd_addr_cnt [0]),
	.datad(\cpu|cpu|A_dc_rd_addr_cnt [2]),
	.cin(gnd),
	.combout(\cpu|cpu|Add20~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add20~0 .lut_mask = 16'h6AAA;
defparam \cpu|cpu|Add20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N12
cycloneive_lcell_comb \cpu|cpu|A_dc_rd_addr_cnt_nxt[3]~0 (
	.dataa(gnd),
	.datab(\cpu|cpu|Add20~0_combout ),
	.datac(\cpu|cpu|A_dc_fill_starting~0_combout ),
	.datad(\cpu|cpu|av_rd_addr_accepted~combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_rd_addr_cnt_nxt[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_rd_addr_cnt_nxt[3]~0 .lut_mask = 16'hCC0F;
defparam \cpu|cpu|A_dc_rd_addr_cnt_nxt[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N13
dffeas \cpu|cpu|A_dc_rd_addr_cnt[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_rd_addr_cnt_nxt[3]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|A_dc_rd_addr_cnt[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_rd_addr_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_rd_addr_cnt[3] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_rd_addr_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N8
cycloneive_lcell_comb \cpu|cpu|d_read_nxt~3 (
	.dataa(\cpu|cpu|d_read_nxt~2_combout ),
	.datab(\mm_interconnect_0|cpu_data_master_agent|av_waitrequest~combout ),
	.datac(\cpu|cpu|d_read~q ),
	.datad(\cpu|cpu|A_dc_rd_addr_cnt [3]),
	.cin(gnd),
	.combout(\cpu|cpu|d_read_nxt~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_read_nxt~3 .lut_mask = 16'hEAFA;
defparam \cpu|cpu|d_read_nxt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N9
dffeas \cpu|cpu|d_read (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_read_nxt~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_read .is_wysiwyg = "true";
defparam \cpu|cpu|d_read .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N6
cycloneive_lcell_comb \cpu|cpu|A_dc_wr_data_cnt_nxt[0]~7 (
	.dataa(\cpu|cpu|A_dc_wb_rd_data_first~q ),
	.datab(\cpu|cpu|av_wr_data_transfer~0_combout ),
	.datac(\cpu|cpu|A_dc_wr_data_cnt [0]),
	.datad(\cpu|cpu|d_read~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_wr_data_cnt_nxt[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_wr_data_cnt_nxt[0]~7 .lut_mask = 16'h0C2E;
defparam \cpu|cpu|A_dc_wr_data_cnt_nxt[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N2
cycloneive_lcell_comb \cpu|cpu|A_dc_wr_data_cnt[2]~2 (
	.dataa(\cpu|cpu|av_wr_data_transfer~0_combout ),
	.datab(\cpu|cpu|d_read~q ),
	.datac(\cpu|cpu|A_dc_wb_rd_data_first~q ),
	.datad(\cpu|cpu|A_dc_wb_wr_active~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_wr_data_cnt[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_wr_data_cnt[2]~2 .lut_mask = 16'hBAFF;
defparam \cpu|cpu|A_dc_wr_data_cnt[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N7
dffeas \cpu|cpu|A_dc_wr_data_cnt[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_wr_data_cnt_nxt[0]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|A_dc_wr_data_cnt[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_wr_data_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_wr_data_cnt[0] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_wr_data_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N12
cycloneive_lcell_comb \cpu|cpu|A_dc_wr_data_cnt_nxt[1]~5 (
	.dataa(\cpu|cpu|A_dc_wr_data_cnt [0]),
	.datab(gnd),
	.datac(\cpu|cpu|A_dc_wr_data_cnt [1]),
	.datad(\cpu|cpu|av_wr_data_transfer~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_wr_data_cnt_nxt[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_wr_data_cnt_nxt[1]~5 .lut_mask = 16'h5A00;
defparam \cpu|cpu|A_dc_wr_data_cnt_nxt[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N13
dffeas \cpu|cpu|A_dc_wr_data_cnt[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_wr_data_cnt_nxt[1]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|A_dc_wr_data_cnt[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_wr_data_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_wr_data_cnt[1] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_wr_data_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N10
cycloneive_lcell_comb \cpu|cpu|A_dc_wr_data_cnt_nxt[2]~4 (
	.dataa(\cpu|cpu|A_dc_wr_data_cnt [1]),
	.datab(\cpu|cpu|av_wr_data_transfer~0_combout ),
	.datac(\cpu|cpu|A_dc_wr_data_cnt [2]),
	.datad(\cpu|cpu|A_dc_wr_data_cnt [0]),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_wr_data_cnt_nxt[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_wr_data_cnt_nxt[2]~4 .lut_mask = 16'h48C0;
defparam \cpu|cpu|A_dc_wr_data_cnt_nxt[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N11
dffeas \cpu|cpu|A_dc_wr_data_cnt[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_wr_data_cnt_nxt[2]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|A_dc_wr_data_cnt[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_wr_data_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_wr_data_cnt[2] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_wr_data_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N16
cycloneive_lcell_comb \cpu|cpu|Add18~0 (
	.dataa(\cpu|cpu|A_dc_wr_data_cnt [0]),
	.datab(\cpu|cpu|A_dc_wr_data_cnt [1]),
	.datac(\cpu|cpu|A_dc_wr_data_cnt [3]),
	.datad(\cpu|cpu|A_dc_wr_data_cnt [2]),
	.cin(gnd),
	.combout(\cpu|cpu|Add18~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|Add18~0 .lut_mask = 16'h78F0;
defparam \cpu|cpu|Add18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N8
cycloneive_lcell_comb \cpu|cpu|A_dc_wr_data_cnt_nxt[3]~6 (
	.dataa(\cpu|cpu|d_read~q ),
	.datab(\cpu|cpu|av_wr_data_transfer~0_combout ),
	.datac(\cpu|cpu|Add18~0_combout ),
	.datad(\cpu|cpu|A_dc_wb_rd_data_first~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_wr_data_cnt_nxt[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_wr_data_cnt_nxt[3]~6 .lut_mask = 16'hE2F3;
defparam \cpu|cpu|A_dc_wr_data_cnt_nxt[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N9
dffeas \cpu|cpu|A_dc_wr_data_cnt[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_wr_data_cnt_nxt[3]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|A_dc_wr_data_cnt[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_wr_data_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_wr_data_cnt[3] .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_wr_data_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N0
cycloneive_lcell_comb \cpu|cpu|E_st_bus~0 (
	.dataa(\cpu|cpu|E_iw [5]),
	.datab(\cpu|cpu|Add8~96_combout ),
	.datac(\cpu|cpu|E_ctrl_st~0_combout ),
	.datad(\cpu|cpu|E_iw [2]),
	.cin(gnd),
	.combout(\cpu|cpu|E_st_bus~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_st_bus~0 .lut_mask = 16'hE0A0;
defparam \cpu|cpu|E_st_bus~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y41_N1
dffeas \cpu|cpu|M_ctrl_st_bypass (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_st_bus~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_ctrl_st_bypass~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_ctrl_st_bypass .is_wysiwyg = "true";
defparam \cpu|cpu|M_ctrl_st_bypass .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N6
cycloneive_lcell_comb \cpu|cpu|A_st_bypass_delayed~0 (
	.dataa(\cpu|cpu|M_valid~0_combout ),
	.datab(\cpu|cpu|A_dc_wb_active~q ),
	.datac(gnd),
	.datad(\cpu|cpu|M_ctrl_st_bypass~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_st_bypass_delayed~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_st_bypass_delayed~0 .lut_mask = 16'h8800;
defparam \cpu|cpu|A_st_bypass_delayed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y37_N7
dffeas \cpu|cpu|A_st_bypass_delayed (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_st_bypass_delayed~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_st_bypass_delayed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_st_bypass_delayed .is_wysiwyg = "true";
defparam \cpu|cpu|A_st_bypass_delayed .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N16
cycloneive_lcell_comb \cpu|cpu|A_st_bypass_delayed_started~0 (
	.dataa(gnd),
	.datab(\cpu|cpu|A_dc_wb_active~q ),
	.datac(\cpu|cpu|A_st_bypass_delayed_started~q ),
	.datad(\cpu|cpu|A_st_bypass_delayed~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_st_bypass_delayed_started~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_st_bypass_delayed_started~0 .lut_mask = 16'hF3F0;
defparam \cpu|cpu|A_st_bypass_delayed_started~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y37_N17
dffeas \cpu|cpu|A_st_bypass_delayed_started (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_st_bypass_delayed_started~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\cpu|cpu|A_mem_stall~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_st_bypass_delayed_started~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_st_bypass_delayed_started .is_wysiwyg = "true";
defparam \cpu|cpu|A_st_bypass_delayed_started .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N8
cycloneive_lcell_comb \cpu|cpu|d_write_nxt~2 (
	.dataa(gnd),
	.datab(\cpu|cpu|A_st_bypass_delayed_started~q ),
	.datac(gnd),
	.datad(\cpu|cpu|A_st_bypass_delayed~q ),
	.cin(gnd),
	.combout(\cpu|cpu|d_write_nxt~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_write_nxt~2 .lut_mask = 16'h3300;
defparam \cpu|cpu|d_write_nxt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N10
cycloneive_lcell_comb \cpu|cpu|d_write_nxt~3 (
	.dataa(\cpu|cpu|A_mem_stall~q ),
	.datab(\cpu|cpu|d_write_nxt~2_combout ),
	.datac(\cpu|cpu|M_valid~0_combout ),
	.datad(\cpu|cpu|M_ctrl_st_bypass~q ),
	.cin(gnd),
	.combout(\cpu|cpu|d_write_nxt~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_write_nxt~3 .lut_mask = 16'hDCCC;
defparam \cpu|cpu|d_write_nxt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N30
cycloneive_lcell_comb \cpu|cpu|d_write_nxt~5 (
	.dataa(\cpu|cpu|d_write_nxt~3_combout ),
	.datab(\cpu|cpu|A_dc_wb_active~q ),
	.datac(\cpu|cpu|A_dc_wb_rd_data_first~q ),
	.datad(\cpu|cpu|d_read~q ),
	.cin(gnd),
	.combout(\cpu|cpu|d_write_nxt~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_write_nxt~5 .lut_mask = 16'h22F2;
defparam \cpu|cpu|d_write_nxt~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N10
cycloneive_lcell_comb \cpu|cpu|d_write_nxt~4 (
	.dataa(\cpu|cpu|A_dc_wr_data_cnt [3]),
	.datab(\mm_interconnect_0|cpu_data_master_agent|av_waitrequest~combout ),
	.datac(\cpu|cpu|d_write~q ),
	.datad(\cpu|cpu|d_write_nxt~5_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|d_write_nxt~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_write_nxt~4 .lut_mask = 16'hFFD0;
defparam \cpu|cpu|d_write_nxt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y36_N11
dffeas \cpu|cpu|d_write (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_write_nxt~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_write .is_wysiwyg = "true";
defparam \cpu|cpu|d_write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N12
cycloneive_lcell_comb \jtag_uart|ien_AF~0 (
// Equation(s):
// \jtag_uart|ien_AF~0_combout  = (\cpu|cpu|d_write~q  & (\cpu|cpu|clr_break_line~q  & (\cpu|cpu|d_address_offset_field [0] & \jtag_uart|av_waitrequest~2_combout )))

	.dataa(\cpu|cpu|d_write~q ),
	.datab(\cpu|cpu|clr_break_line~q ),
	.datac(\cpu|cpu|d_address_offset_field [0]),
	.datad(\jtag_uart|av_waitrequest~2_combout ),
	.cin(gnd),
	.combout(\jtag_uart|ien_AF~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|ien_AF~0 .lut_mask = 16'h8000;
defparam \jtag_uart|ien_AF~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N25
dffeas \jtag_uart|ien_AF (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|ien_AF~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart|ien_AF~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|ien_AF~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|ien_AF .is_wysiwyg = "true";
defparam \jtag_uart|ien_AF .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N16
cycloneive_lcell_comb \jtag_uart|Add0~0 (
// Equation(s):
// \jtag_uart|Add0~0_combout  = (\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & (!\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & 
// VCC)) # (!\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & (\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] $ (GND)))
// \jtag_uart|Add0~1  = CARRY((!\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & !\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]))

	.dataa(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datab(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\jtag_uart|Add0~0_combout ),
	.cout(\jtag_uart|Add0~1 ));
// synopsys translate_off
defparam \jtag_uart|Add0~0 .lut_mask = 16'h6611;
defparam \jtag_uart|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N18
cycloneive_lcell_comb \jtag_uart|Add0~2 (
// Equation(s):
// \jtag_uart|Add0~2_combout  = (\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & ((\jtag_uart|Add0~1 ) # (GND))) # 
// (!\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & (!\jtag_uart|Add0~1 ))
// \jtag_uart|Add0~3  = CARRY((\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]) # (!\jtag_uart|Add0~1 ))

	.dataa(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\jtag_uart|Add0~1 ),
	.combout(\jtag_uart|Add0~2_combout ),
	.cout(\jtag_uart|Add0~3 ));
// synopsys translate_off
defparam \jtag_uart|Add0~2 .lut_mask = 16'hA5AF;
defparam \jtag_uart|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N20
cycloneive_lcell_comb \jtag_uart|Add0~4 (
// Equation(s):
// \jtag_uart|Add0~4_combout  = (\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & (!\jtag_uart|Add0~3  & VCC)) # 
// (!\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & (\jtag_uart|Add0~3  $ (GND)))
// \jtag_uart|Add0~5  = CARRY((!\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & !\jtag_uart|Add0~3 ))

	.dataa(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\jtag_uart|Add0~3 ),
	.combout(\jtag_uart|Add0~4_combout ),
	.cout(\jtag_uart|Add0~5 ));
// synopsys translate_off
defparam \jtag_uart|Add0~4 .lut_mask = 16'h5A05;
defparam \jtag_uart|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N22
cycloneive_lcell_comb \jtag_uart|Add0~6 (
// Equation(s):
// \jtag_uart|Add0~6_combout  = (\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & ((\jtag_uart|Add0~5 ) # (GND))) # 
// (!\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & (!\jtag_uart|Add0~5 ))
// \jtag_uart|Add0~7  = CARRY((\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]) # (!\jtag_uart|Add0~5 ))

	.dataa(gnd),
	.datab(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jtag_uart|Add0~5 ),
	.combout(\jtag_uart|Add0~6_combout ),
	.cout(\jtag_uart|Add0~7 ));
// synopsys translate_off
defparam \jtag_uart|Add0~6 .lut_mask = 16'hC3CF;
defparam \jtag_uart|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N24
cycloneive_lcell_comb \jtag_uart|Add0~8 (
// Equation(s):
// \jtag_uart|Add0~8_combout  = (\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & (!\jtag_uart|Add0~7  & VCC)) # 
// (!\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & (\jtag_uart|Add0~7  $ (GND)))
// \jtag_uart|Add0~9  = CARRY((!\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & !\jtag_uart|Add0~7 ))

	.dataa(gnd),
	.datab(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\jtag_uart|Add0~7 ),
	.combout(\jtag_uart|Add0~8_combout ),
	.cout(\jtag_uart|Add0~9 ));
// synopsys translate_off
defparam \jtag_uart|Add0~8 .lut_mask = 16'h3C03;
defparam \jtag_uart|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N30
cycloneive_lcell_comb \jtag_uart|LessThan1~1 (
// Equation(s):
// \jtag_uart|LessThan1~1_combout  = (\jtag_uart|Add0~6_combout ) # (\jtag_uart|Add0~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\jtag_uart|Add0~6_combout ),
	.datad(\jtag_uart|Add0~8_combout ),
	.cin(gnd),
	.combout(\jtag_uart|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|LessThan1~1 .lut_mask = 16'hFFF0;
defparam \jtag_uart|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N26
cycloneive_lcell_comb \jtag_uart|Add0~10 (
// Equation(s):
// \jtag_uart|Add0~10_combout  = (\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  & (!\jtag_uart|Add0~9 )) # (!\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  & 
// (\jtag_uart|Add0~9  & VCC))
// \jtag_uart|Add0~11  = CARRY((\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  & !\jtag_uart|Add0~9 ))

	.dataa(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\jtag_uart|Add0~9 ),
	.combout(\jtag_uart|Add0~10_combout ),
	.cout(\jtag_uart|Add0~11 ));
// synopsys translate_off
defparam \jtag_uart|Add0~10 .lut_mask = 16'h5A0A;
defparam \jtag_uart|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N28
cycloneive_lcell_comb \jtag_uart|Add0~12 (
// Equation(s):
// \jtag_uart|Add0~12_combout  = \jtag_uart|Add0~11 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\jtag_uart|Add0~11 ),
	.combout(\jtag_uart|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Add0~12 .lut_mask = 16'hF0F0;
defparam \jtag_uart|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N14
cycloneive_lcell_comb \jtag_uart|LessThan1~0 (
// Equation(s):
// \jtag_uart|LessThan1~0_combout  = (\jtag_uart|Add0~4_combout  & ((\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]) # ((\jtag_uart|Add0~0_combout ) # (\jtag_uart|Add0~2_combout ))))

	.dataa(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datab(\jtag_uart|Add0~0_combout ),
	.datac(\jtag_uart|Add0~2_combout ),
	.datad(\jtag_uart|Add0~4_combout ),
	.cin(gnd),
	.combout(\jtag_uart|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|LessThan1~0 .lut_mask = 16'hFE00;
defparam \jtag_uart|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N12
cycloneive_lcell_comb \jtag_uart|LessThan1~2 (
// Equation(s):
// \jtag_uart|LessThan1~2_combout  = (!\jtag_uart|LessThan1~1_combout  & (!\jtag_uart|Add0~12_combout  & (!\jtag_uart|LessThan1~0_combout  & !\jtag_uart|Add0~10_combout )))

	.dataa(\jtag_uart|LessThan1~1_combout ),
	.datab(\jtag_uart|Add0~12_combout ),
	.datac(\jtag_uart|LessThan1~0_combout ),
	.datad(\jtag_uart|Add0~10_combout ),
	.cin(gnd),
	.combout(\jtag_uart|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|LessThan1~2 .lut_mask = 16'h0001;
defparam \jtag_uart|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N13
dffeas \jtag_uart|fifo_AF (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|LessThan1~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|fifo_AF~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|fifo_AF .is_wysiwyg = "true";
defparam \jtag_uart|fifo_AF .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N10
cycloneive_lcell_comb \jtag_uart|pause_irq~0 (
// Equation(s):
// \jtag_uart|pause_irq~0_combout  = (\jtag_uart|read_0~q  & (\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ((\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q )))) # (!\jtag_uart|read_0~q  & 
// ((\jtag_uart|pause_irq~q ) # ((\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q ))))

	.dataa(\jtag_uart|read_0~q ),
	.datab(\jtag_uart|the_Nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(\jtag_uart|pause_irq~q ),
	.datad(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q ),
	.cin(gnd),
	.combout(\jtag_uart|pause_irq~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|pause_irq~0 .lut_mask = 16'hDC50;
defparam \jtag_uart|pause_irq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N11
dffeas \jtag_uart|pause_irq (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart|pause_irq~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|pause_irq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|pause_irq .is_wysiwyg = "true";
defparam \jtag_uart|pause_irq .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N28
cycloneive_lcell_comb \jtag_uart|av_readdata[8]~0 (
// Equation(s):
// \jtag_uart|av_readdata[8]~0_combout  = (\jtag_uart|ien_AF~q  & ((\jtag_uart|fifo_AF~q ) # (\jtag_uart|pause_irq~q )))

	.dataa(gnd),
	.datab(\jtag_uart|ien_AF~q ),
	.datac(\jtag_uart|fifo_AF~q ),
	.datad(\jtag_uart|pause_irq~q ),
	.cin(gnd),
	.combout(\jtag_uart|av_readdata[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|av_readdata[8]~0 .lut_mask = 16'hCCC0;
defparam \jtag_uart|av_readdata[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N16
cycloneive_lcell_comb \cpu|cpu|W_ipending_reg_irq0_nxt~0 (
	.dataa(\jtag_uart|av_readdata[8]~0_combout ),
	.datab(\cpu|cpu|W_ienable_reg_irq0~q ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_avalon_reg|oci_ienable [0]),
	.datad(\jtag_uart|av_readdata [9]),
	.cin(gnd),
	.combout(\cpu|cpu|W_ipending_reg_irq0_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_ipending_reg_irq0_nxt~0 .lut_mask = 16'h0C08;
defparam \cpu|cpu|W_ipending_reg_irq0_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N17
dffeas \cpu|cpu|W_ipending_reg_irq0 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|W_ipending_reg_irq0_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_ipending_reg_irq0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_ipending_reg_irq0 .is_wysiwyg = "true";
defparam \cpu|cpu|W_ipending_reg_irq0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N8
cycloneive_lcell_comb \cpu|cpu|norm_intr_req (
	.dataa(\cpu|cpu|W_ipending_reg_irq0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|W_status_reg_pie~q ),
	.cin(gnd),
	.combout(\cpu|cpu|norm_intr_req~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|norm_intr_req .lut_mask = 16'hAA00;
defparam \cpu|cpu|norm_intr_req .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N9
dffeas \cpu|cpu|M_norm_intr_req (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|norm_intr_req~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_norm_intr_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_norm_intr_req .is_wysiwyg = "true";
defparam \cpu|cpu|M_norm_intr_req .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N10
cycloneive_lcell_comb \cpu|cpu|M_exc_any (
	.dataa(\cpu|cpu|M_norm_intr_req~q ),
	.datab(gnd),
	.datac(\cpu|cpu|hbreak_req~1_combout ),
	.datad(\cpu|cpu|M_exc_any~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|M_exc_any~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_exc_any .lut_mask = 16'hFAFF;
defparam \cpu|cpu|M_exc_any .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N24
cycloneive_lcell_comb \cpu|cpu|M_valid~0 (
	.dataa(\cpu|cpu|M_exc_any~combout ),
	.datab(\cpu|cpu|M_dc_raw_hazard~10_combout ),
	.datac(\cpu|cpu|M_ctrl_ld_cache~q ),
	.datad(\cpu|cpu|M_exc_allowed~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|M_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_valid~0 .lut_mask = 16'h1500;
defparam \cpu|cpu|M_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N14
cycloneive_lcell_comb \cpu|cpu|E_ld_st_cache~0 (
	.dataa(\cpu|cpu|E_iw [0]),
	.datab(\cpu|cpu|E_ctrl_ld_st_non_io~0_combout ),
	.datac(\cpu|cpu|Add8~96_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|E_ld_st_cache~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_ld_st_cache~0 .lut_mask = 16'h0808;
defparam \cpu|cpu|E_ld_st_cache~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y41_N15
dffeas \cpu|cpu|M_ctrl_ld_st_cache (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_ld_st_cache~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_ctrl_ld_st_cache~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_ctrl_ld_st_cache .is_wysiwyg = "true";
defparam \cpu|cpu|M_ctrl_ld_st_cache .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N22
cycloneive_lcell_comb \cpu|cpu|M_dc_want_fill (
	.dataa(\cpu|cpu|M_valid~0_combout ),
	.datab(\cpu|cpu|M_dc_hit~4_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|M_ctrl_ld_st_cache~q ),
	.cin(gnd),
	.combout(\cpu|cpu|M_dc_want_fill~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_dc_want_fill .lut_mask = 16'h2200;
defparam \cpu|cpu|M_dc_want_fill .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N16
cycloneive_lcell_comb \cpu|cpu|E_ld_st_dcache_management_bus~0 (
	.dataa(\cpu|cpu|E_iw [2]),
	.datab(\cpu|cpu|Add8~96_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|E_iw [1]),
	.cin(gnd),
	.combout(\cpu|cpu|E_ld_st_dcache_management_bus~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_ld_st_dcache_management_bus~0 .lut_mask = 16'hCC88;
defparam \cpu|cpu|E_ld_st_dcache_management_bus~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N22
cycloneive_lcell_comb \cpu|cpu|E_ld_st_dcache_management_bus~1 (
	.dataa(\cpu|cpu|E_iw [5]),
	.datab(\cpu|cpu|E_iw [0]),
	.datac(\cpu|cpu|E_ld_st_dcache_management_bus~0_combout ),
	.datad(\cpu|cpu|Equal249~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_ld_st_dcache_management_bus~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_ld_st_dcache_management_bus~1 .lut_mask = 16'hCCC8;
defparam \cpu|cpu|E_ld_st_dcache_management_bus~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N23
dffeas \cpu|cpu|M_ctrl_ld_st_bypass_or_dcache_management (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_ld_st_dcache_management_bus~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_ctrl_ld_st_bypass_or_dcache_management~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_ctrl_ld_st_bypass_or_dcache_management .is_wysiwyg = "true";
defparam \cpu|cpu|M_ctrl_ld_st_bypass_or_dcache_management .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N26
cycloneive_lcell_comb \cpu|cpu|A_mem_stall_nxt~0 (
	.dataa(\cpu|cpu|M_dc_want_fill~combout ),
	.datab(\cpu|cpu|M_ctrl_ld_st_bypass_or_dcache_management~q ),
	.datac(\cpu|cpu|M_valid~0_combout ),
	.datad(\cpu|cpu|A_mem_stall~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_mem_stall_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_mem_stall_nxt~0 .lut_mask = 16'h00EA;
defparam \cpu|cpu|A_mem_stall_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N12
cycloneive_lcell_comb \cpu|cpu|E_ctrl_dc_nowb_inv (
	.dataa(\cpu|cpu|E_iw [3]),
	.datab(\cpu|cpu|E_iw [4]),
	.datac(\cpu|cpu|E_iw [2]),
	.datad(\cpu|cpu|E_iw [0]),
	.cin(gnd),
	.combout(\cpu|cpu|E_ctrl_dc_nowb_inv~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_ctrl_dc_nowb_inv .lut_mask = 16'h0400;
defparam \cpu|cpu|E_ctrl_dc_nowb_inv .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N13
dffeas \cpu|cpu|M_ctrl_dc_nowb_inv (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_ctrl_dc_nowb_inv~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_ctrl_dc_nowb_inv~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_ctrl_dc_nowb_inv .is_wysiwyg = "true";
defparam \cpu|cpu|M_ctrl_dc_nowb_inv .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y39_N29
dffeas \cpu|cpu|A_ctrl_dc_nowb_inv (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_ctrl_dc_nowb_inv~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_ctrl_dc_nowb_inv~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_ctrl_dc_nowb_inv .is_wysiwyg = "true";
defparam \cpu|cpu|A_ctrl_dc_nowb_inv .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N28
cycloneive_lcell_comb \cpu|cpu|A_dc_dcache_management_done_nxt~4 (
	.dataa(\cpu|cpu|A_dc_hit~q ),
	.datab(gnd),
	.datac(\cpu|cpu|A_ctrl_dc_nowb_inv~q ),
	.datad(\cpu|cpu|A_ctrl_dc_addr_wb_inv~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_dcache_management_done_nxt~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_dcache_management_done_nxt~4 .lut_mask = 16'hF5F0;
defparam \cpu|cpu|A_dc_dcache_management_done_nxt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N16
cycloneive_lcell_comb \cpu|cpu|A_dc_dcache_management_done_nxt~3 (
	.dataa(\cpu|cpu|A_ctrl_dc_index_wb_inv~q ),
	.datab(\cpu|cpu|A_dc_xfer_rd_addr_done~q ),
	.datac(\cpu|cpu|A_ctrl_dc_addr_wb_inv~q ),
	.datad(\cpu|cpu|A_dc_dirty~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_dcache_management_done_nxt~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_dcache_management_done_nxt~3 .lut_mask = 16'hC8FA;
defparam \cpu|cpu|A_dc_dcache_management_done_nxt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N24
cycloneive_lcell_comb \cpu|cpu|A_dc_dcache_management_done_nxt (
	.dataa(\cpu|cpu|A_dc_dcache_management_done_nxt~4_combout ),
	.datab(\cpu|cpu|A_valid_from_M~q ),
	.datac(\cpu|cpu|A_mem_stall~q ),
	.datad(\cpu|cpu|A_dc_dcache_management_done_nxt~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_dc_dcache_management_done_nxt~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_dc_dcache_management_done_nxt .lut_mask = 16'hC080;
defparam \cpu|cpu|A_dc_dcache_management_done_nxt .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y36_N25
dffeas \cpu|cpu|A_dc_dcache_management_done (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_dc_dcache_management_done_nxt~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_dc_dcache_management_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_dc_dcache_management_done .is_wysiwyg = "true";
defparam \cpu|cpu|A_dc_dcache_management_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N2
cycloneive_lcell_comb \cpu|cpu|A_mem_stall_nxt~2 (
	.dataa(\cpu|cpu|A_ctrl_ld_bypass~q ),
	.datab(\cpu|cpu|A_ld_bypass_done~combout ),
	.datac(\cpu|cpu|A_mem_stall~q ),
	.datad(\cpu|cpu|A_dc_dcache_management_done~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_mem_stall_nxt~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_mem_stall_nxt~2 .lut_mask = 16'h0070;
defparam \cpu|cpu|A_mem_stall_nxt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N22
cycloneive_lcell_comb \cpu|cpu|A_mem_stall_nxt~1 (
	.dataa(\cpu|cpu|A_dc_fill_need_extra_stall~q ),
	.datab(\cpu|cpu|A_dc_rd_last_transfer_d1~q ),
	.datac(\cpu|cpu|A_dc_fill_active~q ),
	.datad(\cpu|cpu|A_ld_bypass_done~combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_mem_stall_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_mem_stall_nxt~1 .lut_mask = 16'h2F7F;
defparam \cpu|cpu|A_mem_stall_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N25
dffeas \cpu|cpu|A_ctrl_st_bypass (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_ctrl_st_bypass~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_ctrl_st_bypass~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_ctrl_st_bypass .is_wysiwyg = "true";
defparam \cpu|cpu|A_ctrl_st_bypass .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N24
cycloneive_lcell_comb \cpu|cpu|A_mem_stall_stop_nxt~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|A_ctrl_st_bypass~q ),
	.datad(\cpu|cpu|A_dc_wb_active~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_mem_stall_stop_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_mem_stall_stop_nxt~0 .lut_mask = 16'h00F0;
defparam \cpu|cpu|A_mem_stall_stop_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N12
cycloneive_lcell_comb \cpu|cpu|A_mem_stall_stop_nxt~1 (
	.dataa(\cpu|cpu|d_write~q ),
	.datab(\mm_interconnect_0|cpu_data_master_agent|av_waitrequest~combout ),
	.datac(\cpu|cpu|A_dc_wr_data_cnt [3]),
	.datad(\cpu|cpu|A_mem_stall_stop_nxt~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_mem_stall_stop_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_mem_stall_stop_nxt~1 .lut_mask = 16'h2000;
defparam \cpu|cpu|A_mem_stall_stop_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N4
cycloneive_lcell_comb \cpu|cpu|A_mem_stall_nxt~3 (
	.dataa(\cpu|cpu|A_mem_stall_nxt~0_combout ),
	.datab(\cpu|cpu|A_mem_stall_nxt~2_combout ),
	.datac(\cpu|cpu|A_mem_stall_nxt~1_combout ),
	.datad(\cpu|cpu|A_mem_stall_stop_nxt~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_mem_stall_nxt~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_mem_stall_nxt~3 .lut_mask = 16'hAAEA;
defparam \cpu|cpu|A_mem_stall_nxt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y36_N5
dffeas \cpu|cpu|A_mem_stall (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_mem_stall_nxt~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_mem_stall~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_mem_stall .is_wysiwyg = "true";
defparam \cpu|cpu|A_mem_stall .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y36_N13
dffeas \cpu|cpu|E_pc[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_pc[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_pc[10] .is_wysiwyg = "true";
defparam \cpu|cpu|E_pc[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y41_N21
dffeas \cpu|cpu|M_pc_plus_one[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_pc_plus_one[10]~33_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_pc_plus_one [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_pc_plus_one[10] .is_wysiwyg = "true";
defparam \cpu|cpu|M_pc_plus_one[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N24
cycloneive_lcell_comb \cpu|cpu|M_target_pcb[12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|E_src1[12]~_Duplicate_2_q ),
	.cin(gnd),
	.combout(\cpu|cpu|M_target_pcb[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_target_pcb[12]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|M_target_pcb[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N25
dffeas \cpu|cpu|M_target_pcb[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_target_pcb[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_target_pcb [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_target_pcb[12] .is_wysiwyg = "true";
defparam \cpu|cpu|M_target_pcb[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N8
cycloneive_lcell_comb \cpu|cpu|A_pipe_flush_waddr[10]~8 (
	.dataa(\cpu|cpu|M_pc_plus_one [10]),
	.datab(\cpu|cpu|M_ctrl_jmp_indirect~q ),
	.datac(gnd),
	.datad(\cpu|cpu|M_target_pcb [12]),
	.cin(gnd),
	.combout(\cpu|cpu|A_pipe_flush_waddr[10]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_pipe_flush_waddr[10]~8 .lut_mask = 16'hEE22;
defparam \cpu|cpu|A_pipe_flush_waddr[10]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N26
cycloneive_lcell_comb \cpu|cpu|M_pc[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|E_pc [10]),
	.cin(gnd),
	.combout(\cpu|cpu|M_pc[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_pc[10]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|M_pc[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N27
dffeas \cpu|cpu|M_pc[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_pc[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_pc[10] .is_wysiwyg = "true";
defparam \cpu|cpu|M_pc[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y40_N9
dffeas \cpu|cpu|A_pipe_flush_waddr[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|A_pipe_flush_waddr[10]~8_combout ),
	.asdata(\cpu|cpu|M_pc [10]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\cpu|cpu|A_pipe_flush_waddr[6]~12_combout ),
	.sload(\cpu|cpu|M_dc_raw_hazard~11_combout ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_pipe_flush_waddr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_pipe_flush_waddr[10] .is_wysiwyg = "true";
defparam \cpu|cpu|A_pipe_flush_waddr[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y43_N27
dffeas \cpu|cpu|M_pipe_flush_waddr[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|E_extra_pc [10]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_pipe_flush_waddr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_pipe_flush_waddr[10] .is_wysiwyg = "true";
defparam \cpu|cpu|M_pipe_flush_waddr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N26
cycloneive_lcell_comb \cpu|cpu|F_pc_nxt[10]~0 (
	.dataa(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~2_combout ),
	.datab(\cpu|cpu|Add1~2_combout ),
	.datac(\cpu|cpu|D_pc [10]),
	.datad(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~3_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_pc_nxt[10]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_pc_nxt[10]~0 .lut_mask = 16'hAAE4;
defparam \cpu|cpu|F_pc_nxt[10]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N20
cycloneive_lcell_comb \cpu|cpu|F_pc_nxt[10]~1 (
	.dataa(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~3_combout ),
	.datab(\cpu|cpu|F_pc_nxt[10]~0_combout ),
	.datac(\cpu|cpu|D_iw [16]),
	.datad(\cpu|cpu|F_pc_plus_one[10]~20_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_pc_nxt[10]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_pc_nxt[10]~1 .lut_mask = 16'hE6C4;
defparam \cpu|cpu|F_pc_nxt[10]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N26
cycloneive_lcell_comb \cpu|cpu|F_pc_nxt[10]~2 (
	.dataa(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~0_combout ),
	.datab(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~1_combout ),
	.datac(\cpu|cpu|M_pipe_flush_waddr [10]),
	.datad(\cpu|cpu|F_pc_nxt[10]~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|F_pc_nxt[10]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_pc_nxt[10]~2 .lut_mask = 16'hB9A8;
defparam \cpu|cpu|F_pc_nxt[10]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N10
cycloneive_lcell_comb \cpu|cpu|F_pc_nxt[10]~3 (
	.dataa(\cpu|cpu|A_pipe_flush_waddr [10]),
	.datab(\cpu|cpu|F_ic_data_rd_addr_nxt[0]~1_combout ),
	.datac(\cpu|cpu|F_pc_nxt[10]~2_combout ),
	.datad(\cpu|cpu|E_src1[12]~_Duplicate_2_q ),
	.cin(gnd),
	.combout(\cpu|cpu|F_pc_nxt[10]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_pc_nxt[10]~3 .lut_mask = 16'hBCB0;
defparam \cpu|cpu|F_pc_nxt[10]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N11
dffeas \cpu|cpu|F_pc[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_pc_nxt[10]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|F_pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|F_pc[10] .is_wysiwyg = "true";
defparam \cpu|cpu|F_pc[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y40_N27
dffeas \cpu|cpu|D_pc[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|F_pc [10]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_pc[10] .is_wysiwyg = "true";
defparam \cpu|cpu|D_pc[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N2
cycloneive_lcell_comb \cpu|cpu|ic_fill_tag[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|D_pc [10]),
	.cin(gnd),
	.combout(\cpu|cpu|ic_fill_tag[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|ic_fill_tag[0]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|ic_fill_tag[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N3
dffeas \cpu|cpu|ic_fill_tag[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|ic_fill_tag[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|D_ic_fill_starting~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|ic_fill_tag [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|ic_fill_tag[0] .is_wysiwyg = "true";
defparam \cpu|cpu|ic_fill_tag[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N16
cycloneive_lcell_comb \mm_interconnect_0|router_001|Equal1~0 (
// Equation(s):
// \mm_interconnect_0|router_001|Equal1~0_combout  = (!\cpu|cpu|ic_fill_tag [2] & (!\cpu|cpu|ic_fill_tag [3] & (\cpu|cpu|ic_fill_tag [5] & !\cpu|cpu|ic_fill_tag [4])))

	.dataa(\cpu|cpu|ic_fill_tag [2]),
	.datab(\cpu|cpu|ic_fill_tag [3]),
	.datac(\cpu|cpu|ic_fill_tag [5]),
	.datad(\cpu|cpu|ic_fill_tag [4]),
	.cin(gnd),
	.combout(\mm_interconnect_0|router_001|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|router_001|Equal1~0 .lut_mask = 16'h0010;
defparam \mm_interconnect_0|router_001|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N0
cycloneive_lcell_comb \mm_interconnect_0|router_001|Equal1~1 (
// Equation(s):
// \mm_interconnect_0|router_001|Equal1~1_combout  = (!\cpu|cpu|ic_fill_tag [0] & (\cpu|cpu|ic_fill_line [6] & (!\cpu|cpu|ic_fill_tag [1] & \mm_interconnect_0|router_001|Equal1~0_combout )))

	.dataa(\cpu|cpu|ic_fill_tag [0]),
	.datab(\cpu|cpu|ic_fill_line [6]),
	.datac(\cpu|cpu|ic_fill_tag [1]),
	.datad(\mm_interconnect_0|router_001|Equal1~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|router_001|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|router_001|Equal1~1 .lut_mask = 16'h0400;
defparam \mm_interconnect_0|router_001|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N31
dffeas \mm_interconnect_0|cpu_instruction_master_limiter|last_channel[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|router_001|Equal1~1_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm_interconnect_0|cpu_instruction_master_limiter|save_dest_id~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_instruction_master_limiter|last_channel [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_instruction_master_limiter|last_channel[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_instruction_master_limiter|last_channel[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N8
cycloneive_lcell_comb \mm_interconnect_0|cmd_demux_001|src0_valid~0 (
// Equation(s):
// \mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  = (\mm_interconnect_0|router_001|Equal1~1_combout  & (\mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  & ((\mm_interconnect_0|cpu_instruction_master_limiter|last_channel [0]) # 
// (!\mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~q ))))

	.dataa(\mm_interconnect_0|cpu_instruction_master_limiter|last_channel [0]),
	.datab(\mm_interconnect_0|router_001|Equal1~1_combout ),
	.datac(\mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~q ),
	.datad(\mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_demux_001|src0_valid~0 .lut_mask = 16'h8C00;
defparam \mm_interconnect_0|cmd_demux_001|src0_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N16
cycloneive_lcell_comb \mm_interconnect_0|cmd_mux_002|arb|grant[1]~1 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout  = (\mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  & ((\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [1]) # ((!\mm_interconnect_0|cmd_demux|src2_valid~0_combout  & 
// !\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [0]))))

	.dataa(\mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ),
	.datab(\mm_interconnect_0|cmd_demux|src2_valid~0_combout ),
	.datac(\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [0]),
	.datad(\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [1]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|arb|grant[1]~1 .lut_mask = 16'hAA02;
defparam \mm_interconnect_0|cmd_mux_002|arb|grant[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N17
dffeas \mm_interconnect_0|cmd_mux_002|saved_grant[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|cmd_mux_002|update_grant~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_002|saved_grant[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cmd_mux_002|saved_grant[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N31
dffeas \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][75] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][75]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][75] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][75] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N30
cycloneive_lcell_comb \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~1 (
// Equation(s):
// \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~1_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1] & ((\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][75]~q ))) # 
// (!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1] & (\mm_interconnect_0|cmd_mux_002|saved_grant [1]))

	.dataa(\mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datab(gnd),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][75]~q ),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~1_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~1 .lut_mask = 16'hF0AA;
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N1
dffeas \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~1_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N18
cycloneive_lcell_comb \mm_interconnect_0|rsp_demux_002|src1_valid~0 (
// Equation(s):
// \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q  & 
// \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ))

	.dataa(gnd),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_demux_002|src1_valid~0 .lut_mask = 16'hC000;
defparam \mm_interconnect_0|rsp_demux_002|src1_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N24
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|src_data[17]~58 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|src_data[17]~58_combout  = (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & ((\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [17]) # ((\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & 
// \mm_interconnect_0|rsp_mux_001|src_data[17]~19_combout )))) # (!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & (\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ((\mm_interconnect_0|rsp_mux_001|src_data[17]~19_combout ))))

	.dataa(\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre [17]),
	.datad(\mm_interconnect_0|rsp_mux_001|src_data[17]~19_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|src_data[17]~58_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|src_data[17]~58 .lut_mask = 16'hECA0;
defparam \mm_interconnect_0|rsp_mux_001|src_data[17]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N25
dffeas \cpu|cpu|i_readdata_d1[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_mux_001|src_data[17]~58_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|i_readdata_d1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|i_readdata_d1[17] .is_wysiwyg = "true";
defparam \cpu|cpu|i_readdata_d1[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y40_N9
dffeas \cpu|cpu|D_iw[18] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [18]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_iw [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_iw[18] .is_wysiwyg = "true";
defparam \cpu|cpu|D_iw[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N0
cycloneive_lcell_comb \cpu|cpu|D_dst_regnum[1]~0 (
	.dataa(\cpu|cpu|D_iw [18]),
	.datab(\cpu|cpu|D_ctrl_b_is_dst~q ),
	.datac(\cpu|cpu|D_iw [23]),
	.datad(\cpu|cpu|D_ctrl_implicit_dst_eretaddr~q ),
	.cin(gnd),
	.combout(\cpu|cpu|D_dst_regnum[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_dst_regnum[1]~0 .lut_mask = 16'h00E2;
defparam \cpu|cpu|D_dst_regnum[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N24
cycloneive_lcell_comb \cpu|cpu|D_dst_regnum[1]~1 (
	.dataa(gnd),
	.datab(\cpu|cpu|D_dst_regnum[1]~0_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|D_ctrl_implicit_dst_retaddr~q ),
	.cin(gnd),
	.combout(\cpu|cpu|D_dst_regnum[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_dst_regnum[1]~1 .lut_mask = 16'hFFCC;
defparam \cpu|cpu|D_dst_regnum[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N12
cycloneive_lcell_comb \cpu|cpu|E_dst_regnum[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|D_dst_regnum[1]~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_dst_regnum[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_dst_regnum[1]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|E_dst_regnum[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y41_N13
dffeas \cpu|cpu|E_dst_regnum[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_dst_regnum[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_dst_regnum [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_dst_regnum[1] .is_wysiwyg = "true";
defparam \cpu|cpu|E_dst_regnum[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N22
cycloneive_lcell_comb \cpu|cpu|E_regnum_a_cmp_F~1 (
	.dataa(\cpu|cpu|E_dst_regnum [1]),
	.datab(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [28]),
	.datac(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [29]),
	.datad(\cpu|cpu|E_dst_regnum [2]),
	.cin(gnd),
	.combout(\cpu|cpu|E_regnum_a_cmp_F~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_regnum_a_cmp_F~1 .lut_mask = 16'h9009;
defparam \cpu|cpu|E_regnum_a_cmp_F~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N20
cycloneive_lcell_comb \cpu|cpu|E_regnum_a_cmp_F~0 (
	.dataa(\cpu|cpu|M_pipe_flush~q ),
	.datab(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [27]),
	.datac(\cpu|cpu|E_dst_regnum [0]),
	.datad(\cpu|cpu|E_wr_dst_reg_from_D~q ),
	.cin(gnd),
	.combout(\cpu|cpu|E_regnum_a_cmp_F~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_regnum_a_cmp_F~0 .lut_mask = 16'h8200;
defparam \cpu|cpu|E_regnum_a_cmp_F~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N12
cycloneive_lcell_comb \cpu|cpu|E_regnum_a_cmp_F~2 (
	.dataa(\cpu|cpu|E_dst_regnum [4]),
	.datab(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [30]),
	.datac(\cpu|cpu|E_dst_regnum [3]),
	.datad(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [31]),
	.cin(gnd),
	.combout(\cpu|cpu|E_regnum_a_cmp_F~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_regnum_a_cmp_F~2 .lut_mask = 16'h8241;
defparam \cpu|cpu|E_regnum_a_cmp_F~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N12
cycloneive_lcell_comb \cpu|cpu|E_regnum_a_cmp_F~3 (
	.dataa(\cpu|cpu|E_regnum_a_cmp_F~1_combout ),
	.datab(\cpu|cpu|E_regnum_a_cmp_F~0_combout ),
	.datac(gnd),
	.datad(\cpu|cpu|E_regnum_a_cmp_F~2_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|E_regnum_a_cmp_F~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_regnum_a_cmp_F~3 .lut_mask = 16'h8800;
defparam \cpu|cpu|E_regnum_a_cmp_F~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y42_N13
dffeas \cpu|cpu|M_regnum_a_cmp_D (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_regnum_a_cmp_F~3_combout ),
	.asdata(\cpu|cpu|E_regnum_a_cmp_D~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|F_stall~0_combout ),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_regnum_a_cmp_D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_regnum_a_cmp_D .is_wysiwyg = "true";
defparam \cpu|cpu|M_regnum_a_cmp_D .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N20
cycloneive_lcell_comb \cpu|cpu|D_data_depend~1 (
	.dataa(\cpu|cpu|M_regnum_a_cmp_D~q ),
	.datab(\cpu|cpu|M_regnum_b_cmp_D~q ),
	.datac(\cpu|cpu|D_ctrl_b_is_dst~q ),
	.datad(\cpu|cpu|D_ctrl_a_not_src~q ),
	.cin(gnd),
	.combout(\cpu|cpu|D_data_depend~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_data_depend~1 .lut_mask = 16'h0CAE;
defparam \cpu|cpu|D_data_depend~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N2
cycloneive_lcell_comb \cpu|cpu|D_ctrl_late_result~1 (
	.dataa(\cpu|cpu|Equal149~10_combout ),
	.datab(\cpu|cpu|D_iw [14]),
	.datac(\cpu|cpu|D_ctrl_shift_rot~3_combout ),
	.datad(\cpu|cpu|D_ctrl_late_result~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_late_result~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_late_result~1 .lut_mask = 16'hFF2F;
defparam \cpu|cpu|D_ctrl_late_result~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N28
cycloneive_lcell_comb \cpu|cpu|D_ctrl_late_result~2 (
	.dataa(\cpu|cpu|Equal95~11_combout ),
	.datab(\cpu|cpu|Equal95~0_combout ),
	.datac(\cpu|cpu|D_ctrl_late_result~1_combout ),
	.datad(\cpu|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_late_result~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_late_result~2 .lut_mask = 16'hC0AA;
defparam \cpu|cpu|D_ctrl_late_result~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N30
cycloneive_lcell_comb \cpu|cpu|D_ctrl_late_result~3 (
	.dataa(\cpu|cpu|D_ctrl_ld~0_combout ),
	.datab(\cpu|cpu|D_iw [5]),
	.datac(gnd),
	.datad(\cpu|cpu|D_ctrl_late_result~2_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_ctrl_late_result~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_late_result~3 .lut_mask = 16'hEEAA;
defparam \cpu|cpu|D_ctrl_late_result~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y44_N31
dffeas \cpu|cpu|E_ctrl_late_result (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_ctrl_late_result~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_ctrl_late_result~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_ctrl_late_result .is_wysiwyg = "true";
defparam \cpu|cpu|E_ctrl_late_result .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N24
cycloneive_lcell_comb \cpu|cpu|D_data_depend~0 (
	.dataa(\cpu|cpu|E_regnum_a_cmp_D~q ),
	.datab(\cpu|cpu|D_src2_hazard_E~combout ),
	.datac(\cpu|cpu|E_ctrl_late_result~q ),
	.datad(\cpu|cpu|D_ctrl_a_not_src~q ),
	.cin(gnd),
	.combout(\cpu|cpu|D_data_depend~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_data_depend~0 .lut_mask = 16'hC0E0;
defparam \cpu|cpu|D_data_depend~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y44_N11
dffeas \cpu|cpu|M_ctrl_late_result (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|E_ctrl_late_result~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_ctrl_late_result~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_ctrl_late_result .is_wysiwyg = "true";
defparam \cpu|cpu|M_ctrl_late_result .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N10
cycloneive_lcell_comb \cpu|cpu|D_data_depend~2 (
	.dataa(\cpu|cpu|D_data_depend~1_combout ),
	.datab(\cpu|cpu|D_data_depend~0_combout ),
	.datac(\cpu|cpu|M_ctrl_late_result~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|D_data_depend~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_data_depend~2 .lut_mask = 16'hECEC;
defparam \cpu|cpu|D_data_depend~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N18
cycloneive_lcell_comb \cpu|cpu|F_stall~0 (
	.dataa(\cpu|cpu|D_data_depend~2_combout ),
	.datab(\cpu|cpu|D_issue~q ),
	.datac(\cpu|cpu|M_pipe_flush~q ),
	.datad(\cpu|cpu|A_mem_stall~q ),
	.cin(gnd),
	.combout(\cpu|cpu|F_stall~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_stall~0 .lut_mask = 16'hF080;
defparam \cpu|cpu|F_stall~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y44_N15
dffeas \cpu|cpu|D_iw[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [14]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_iw [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_iw[14] .is_wysiwyg = "true";
defparam \cpu|cpu|D_iw[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N18
cycloneive_lcell_comb \cpu|cpu|E_iw[14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|D_iw [14]),
	.cin(gnd),
	.combout(\cpu|cpu|E_iw[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|E_iw[14]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|E_iw[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N19
dffeas \cpu|cpu|E_iw[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|E_iw[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_iw [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_iw[14] .is_wysiwyg = "true";
defparam \cpu|cpu|E_iw[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N10
cycloneive_lcell_comb \cpu|cpu|M_iw[14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|E_iw [14]),
	.cin(gnd),
	.combout(\cpu|cpu|M_iw[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_iw[14]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|M_iw[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N11
dffeas \cpu|cpu|M_iw[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_iw[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_iw [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_iw[14] .is_wysiwyg = "true";
defparam \cpu|cpu|M_iw[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y42_N31
dffeas \cpu|cpu|A_iw[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_iw [14]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_iw [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_iw[14] .is_wysiwyg = "true";
defparam \cpu|cpu|A_iw[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N14
cycloneive_lcell_comb \cpu|cpu|A_op_bret~0 (
	.dataa(\cpu|cpu|A_iw [14]),
	.datab(\cpu|cpu|A_op_eret~1_combout ),
	.datac(\cpu|cpu|A_op_eret~0_combout ),
	.datad(\cpu|cpu|A_op_eret~2_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|A_op_bret~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_op_bret~0 .lut_mask = 16'h8000;
defparam \cpu|cpu|A_op_bret~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N24
cycloneive_lcell_comb \cpu|cpu|A_exc_break_active (
	.dataa(\cpu|cpu|A_exc_allowed~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|A_exc_break~q ),
	.cin(gnd),
	.combout(\cpu|cpu|A_exc_break_active~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|A_exc_break_active .lut_mask = 16'hAA00;
defparam \cpu|cpu|A_exc_break_active .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N18
cycloneive_lcell_comb \cpu|cpu|W_debug_mode_nxt~0 (
	.dataa(\cpu|cpu|A_op_bret~0_combout ),
	.datab(\cpu|cpu|A_valid_from_M~q ),
	.datac(\cpu|cpu|W_debug_mode~q ),
	.datad(\cpu|cpu|A_exc_break_active~combout ),
	.cin(gnd),
	.combout(\cpu|cpu|W_debug_mode_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_debug_mode_nxt~0 .lut_mask = 16'hFF70;
defparam \cpu|cpu|W_debug_mode_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N4
cycloneive_lcell_comb \cpu|cpu|W_debug_mode~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|W_debug_mode_nxt~0_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|W_debug_mode~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|W_debug_mode~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|W_debug_mode~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N5
dffeas \cpu|cpu|W_debug_mode (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|W_debug_mode~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|W_debug_mode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|W_debug_mode .is_wysiwyg = "true";
defparam \cpu|cpu|W_debug_mode .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y38_N31
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|W_debug_mode~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1 .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N6
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y38_N7
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N26
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|ir_out[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg [0]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|ir_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|ir_out[1]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|ir_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y38_N27
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|ir_out[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|ir_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|ir_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|ir_out[1] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|ir_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|ir_out [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 .lut_mask = 16'h220A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y39_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 .lut_mask = 16'h50FA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .lut_mask = 16'h0005;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8 .lut_mask = 16'h0002;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 .lut_mask = 16'h22F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y39_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7 .lut_mask = 16'hA0CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6 .lut_mask = 16'hD8D8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~8 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~8 .lut_mask = 16'hFC30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y39_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6 .lut_mask = 16'h0004;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~7 .lut_mask = 16'hA20A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8 .lut_mask = 16'hA0E0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9 .lut_mask = 16'hDCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~7_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~10 .lut_mask = 16'hEEFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y39_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y38_N29
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|monitor_ready~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1 .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N8
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y38_N9
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y38_N1
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|ir_out[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|ir_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|ir_out[0] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|ir_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .lut_mask = 16'hCCF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|ir_out [0]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .lut_mask = 16'hAACC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y39_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y39_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 .lut_mask = 16'h0088;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 .lut_mask = 16'h1000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6 .lut_mask = 16'hBA30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y39_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .lut_mask = 16'hCC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y39_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y39_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .lut_mask = 16'hBF0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .lut_mask = 16'h0B0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y39_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N10
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_uir~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_uir~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_uir~0 .lut_mask = 16'hC000;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_uir~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y38_N5
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|DRsize.000 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|DRsize.000~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_uir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|DRsize.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|DRsize.000 .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|DRsize.000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N0
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[0]~5 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|DRsize.000~q ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [1]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[0]~5 .lut_mask = 16'hEE44;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N0
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~10 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|Mux37~0_combout ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [0]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg [0]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~10 .lut_mask = 16'hCCA0;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y38_N1
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[0]~5_combout ),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[0] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y39_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y39_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .lut_mask = 16'h2320;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N16
cycloneive_lcell_comb \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|adapted_tdo~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|td_shift [0]),
	.cin(gnd),
	.combout(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|adapted_tdo~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|adapted_tdo~feeder .lut_mask = 16'hFF00;
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|adapted_tdo~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y36_N17
dffeas \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|adapted_tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|adapted_tdo~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|adapted_tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|adapted_tdo .is_wysiwyg = "true";
defparam \jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|adapted_tdo .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [1]),
	.datad(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|adapted_tdo~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .lut_mask = 16'hFCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .lut_mask = 16'hECCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .lut_mask = 16'hB8B8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y39_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .lut_mask = 16'h2233;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .lut_mask = 16'h555D;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .lut_mask = 16'h3232;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5 .lut_mask = 16'h33CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~10 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~12 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11 .lut_mask = 16'hC303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~12 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16 .lut_mask = 16'h0FF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~15 .lut_mask = 16'hF888;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y42_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~14_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .lut_mask = 16'h000F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .lut_mask = 16'hAA00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13 .lut_mask = 16'h000F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~14 .lut_mask = 16'hF4F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y42_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~14_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~8 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7 .lut_mask = 16'hC303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y42_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~14_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~8 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~10 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9 .lut_mask = 16'h5AAF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y42_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~14_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y42_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~14_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7 .lut_mask = 16'hA000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~10 .lut_mask = 16'h8080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .lut_mask = 16'h9833;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .lut_mask = 16'hDC50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y42_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .lut_mask = 16'h4000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y42_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y42_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y42_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y42_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y42_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .lut_mask = 16'h00F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .lut_mask = 16'h2000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y42_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~10_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .lut_mask = 16'hEE44;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 .lut_mask = 16'h000D;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 .lut_mask = 16'h4CCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19 .lut_mask = 16'hE061;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y42_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y42_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .lut_mask = 16'hF033;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .lut_mask = 16'hBB88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 .lut_mask = 16'h5D48;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 .lut_mask = 16'h0C0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y42_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y42_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~10_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .lut_mask = 16'hEE44;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 .lut_mask = 16'hC1B8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17 .lut_mask = 16'hF2B8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18 .lut_mask = 16'hD350;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y42_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~10_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .lut_mask = 16'hEE44;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .lut_mask = 16'h5F5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .lut_mask = 16'hFA00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y43_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y43_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y43_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y43_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .lut_mask = 16'h0A0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .lut_mask = 16'h0F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .lut_mask = 16'h7700;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 .lut_mask = 16'h33CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 .lut_mask = 16'hA50A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 .lut_mask = 16'h3C3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23 .lut_mask = 16'hFF08;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y43_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 .lut_mask = 16'hF00F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y43_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15 .lut_mask = 16'hEFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22 .lut_mask = 16'h888F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y43_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13 .lut_mask = 16'h5A5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y43_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y43_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .lut_mask = 16'h0700;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .lut_mask = 16'h2000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .lut_mask = 16'h0001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19 .lut_mask = 16'h8802;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .lut_mask = 16'h0003;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14 .lut_mask = 16'h0004;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17 .lut_mask = 16'h2300;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17_combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18 .lut_mask = 16'h00E4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20 .lut_mask = 16'hFFC8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y43_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15 .lut_mask = 16'h5D00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16 .lut_mask = 16'hFFEC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y43_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 .lut_mask = 16'h003F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 .lut_mask = 16'hECA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y43_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .lut_mask = 16'hFEFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y43_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .lut_mask = 16'hF0AC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .lut_mask = 16'h3100;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 (
	.dataa(\jtag_uart|Nios_jtag_uart_alt_jtag_atlantic|adapted_tdo~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .lut_mask = 16'hAAC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .lut_mask = 16'hAA20;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 .lut_mask = 16'hFFEA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y39_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneive_clkctrl \altera_internal_jtag~TCKUTAPclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\altera_internal_jtag~TCKUTAP }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ));
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N24
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~10 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [21]),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~10 .lut_mask = 16'hA8AA;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N25
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[21] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[21] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N12
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~39 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_break|break_readreg [21]),
	.datac(gnd),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|MonDReg [21]),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~39 .lut_mask = 16'hDD88;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N8
cycloneive_lcell_comb \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~40 (
	.dataa(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|Nios_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~19_combout ),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [23]),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~39_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~40 .lut_mask = 16'hB3A0;
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N9
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[30]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[22] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y37_N21
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[22] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_tck|sr [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[22] .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y37_N25
dffeas \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|resetrequest (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|jdo [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_debug_slave_wrapper|the_Nios_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|resetrequest~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|resetrequest .is_wysiwyg = "true";
defparam \cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|resetrequest .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \reset_reset_n~input (
	.i(reset_reset_n),
	.ibar(gnd),
	.o(\reset_reset_n~input_o ));
// synopsys translate_off
defparam \reset_reset_n~input .bus_hold = "false";
defparam \reset_reset_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X91_Y37_N24
cycloneive_lcell_comb \rst_controller|merged_reset~0 (
// Equation(s):
// \rst_controller|merged_reset~0_combout  = (\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|resetrequest~q ) # (!\reset_reset_n~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_oci_debug|resetrequest~q ),
	.datad(\reset_reset_n~input_o ),
	.cin(gnd),
	.combout(\rst_controller|merged_reset~0_combout ),
	.cout());
// synopsys translate_off
defparam \rst_controller|merged_reset~0 .lut_mask = 16'hF0FF;
defparam \rst_controller|merged_reset~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneive_clkctrl \rst_controller|merged_reset~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst_controller|merged_reset~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst_controller|merged_reset~0clkctrl_outclk ));
// synopsys translate_off
defparam \rst_controller|merged_reset~0clkctrl .clock_type = "global clock";
defparam \rst_controller|merged_reset~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X74_Y38_N31
dffeas \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|merged_reset~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y38_N19
dffeas \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.clrn(!\rst_controller|merged_reset~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N22
cycloneive_lcell_comb \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder (
// Equation(s):
// \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout  = \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.cin(gnd),
	.combout(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .lut_mask = 16'hFF00;
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y38_N23
dffeas \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|merged_reset~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y38_N3
dffeas \rst_controller|altera_reset_synchronizer_int_chain[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \rst_controller|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N4
cycloneive_lcell_comb \rst_controller|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout  = \rst_controller|altera_reset_synchronizer_int_chain [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst_controller|altera_reset_synchronizer_int_chain [0]),
	.cin(gnd),
	.combout(\rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rst_controller|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 16'hFF00;
defparam \rst_controller|altera_reset_synchronizer_int_chain[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y38_N5
dffeas \rst_controller|altera_reset_synchronizer_int_chain[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \rst_controller|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y38_N1
dffeas \rst_controller|altera_reset_synchronizer_int_chain[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rst_controller|altera_reset_synchronizer_int_chain [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|altera_reset_synchronizer_int_chain [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|altera_reset_synchronizer_int_chain[2] .is_wysiwyg = "true";
defparam \rst_controller|altera_reset_synchronizer_int_chain[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N20
cycloneive_lcell_comb \rst_controller|r_sync_rst_chain~0 (
// Equation(s):
// \rst_controller|r_sync_rst_chain~0_combout  = (\rst_controller|altera_reset_synchronizer_int_chain [2] & \rst_controller|r_sync_rst_chain [2])

	.dataa(gnd),
	.datab(\rst_controller|altera_reset_synchronizer_int_chain [2]),
	.datac(\rst_controller|r_sync_rst_chain [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\rst_controller|r_sync_rst_chain~0_combout ),
	.cout());
// synopsys translate_off
defparam \rst_controller|r_sync_rst_chain~0 .lut_mask = 16'hC0C0;
defparam \rst_controller|r_sync_rst_chain~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y38_N21
dffeas \rst_controller|r_sync_rst_chain[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\rst_controller|r_sync_rst_chain~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|r_sync_rst_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|r_sync_rst_chain[1] .is_wysiwyg = "true";
defparam \rst_controller|r_sync_rst_chain[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N6
cycloneive_lcell_comb \rst_controller|altera_reset_synchronizer_int_chain[3]~feeder (
// Equation(s):
// \rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout  = \rst_controller|altera_reset_synchronizer_int_chain [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst_controller|altera_reset_synchronizer_int_chain [2]),
	.cin(gnd),
	.combout(\rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rst_controller|altera_reset_synchronizer_int_chain[3]~feeder .lut_mask = 16'hFF00;
defparam \rst_controller|altera_reset_synchronizer_int_chain[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y38_N7
dffeas \rst_controller|altera_reset_synchronizer_int_chain[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|altera_reset_synchronizer_int_chain [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|altera_reset_synchronizer_int_chain[3] .is_wysiwyg = "true";
defparam \rst_controller|altera_reset_synchronizer_int_chain[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N10
cycloneive_lcell_comb \rst_controller|altera_reset_synchronizer_int_chain[4]~0 (
// Equation(s):
// \rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout  = !\rst_controller|altera_reset_synchronizer_int_chain [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst_controller|altera_reset_synchronizer_int_chain [3]),
	.cin(gnd),
	.combout(\rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rst_controller|altera_reset_synchronizer_int_chain[4]~0 .lut_mask = 16'h00FF;
defparam \rst_controller|altera_reset_synchronizer_int_chain[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y38_N11
dffeas \rst_controller|altera_reset_synchronizer_int_chain[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|altera_reset_synchronizer_int_chain [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|altera_reset_synchronizer_int_chain[4] .is_wysiwyg = "true";
defparam \rst_controller|altera_reset_synchronizer_int_chain[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N8
cycloneive_lcell_comb \rst_controller|WideOr0~0 (
// Equation(s):
// \rst_controller|WideOr0~0_combout  = (\rst_controller|altera_reset_synchronizer_int_chain [4]) # ((!\rst_controller|r_sync_rst_chain [1] & \rst_controller|r_sync_rst~q ))

	.dataa(gnd),
	.datab(\rst_controller|r_sync_rst_chain [1]),
	.datac(\rst_controller|r_sync_rst~q ),
	.datad(\rst_controller|altera_reset_synchronizer_int_chain [4]),
	.cin(gnd),
	.combout(\rst_controller|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \rst_controller|WideOr0~0 .lut_mask = 16'hFF30;
defparam \rst_controller|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y38_N9
dffeas \rst_controller|r_sync_rst (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\rst_controller|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|r_sync_rst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|r_sync_rst .is_wysiwyg = "true";
defparam \rst_controller|r_sync_rst .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneive_clkctrl \rst_controller|r_sync_rst~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst_controller|r_sync_rst~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst_controller|r_sync_rst~clkctrl_outclk ));
// synopsys translate_off
defparam \rst_controller|r_sync_rst~clkctrl .clock_type = "global clock";
defparam \rst_controller|r_sync_rst~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X55_Y33_N17
dffeas \cpu|cpu|clr_break_line (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|clr_break_line~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|clr_break_line~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|clr_break_line .is_wysiwyg = "true";
defparam \cpu|cpu|clr_break_line .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N16
cycloneive_lcell_comb \mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg~0 (
// Equation(s):
// \mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg~0_combout  = (\cpu|cpu|clr_break_line~q  & (\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout  & 
// (\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout  & \mm_interconnect_0|cmd_mux_002|WideOr1~combout )))

	.dataa(\cpu|cpu|clr_break_line~q ),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout ),
	.datad(\mm_interconnect_0|cmd_mux_002|WideOr1~combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg~0 .lut_mask = 16'h8000;
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N17
dffeas \mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N6
cycloneive_lcell_comb \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3 (
// Equation(s):
// \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [0] & ((\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]) # 
// (!\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0])))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [0]),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(gnd),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3 .lut_mask = 16'hAA22;
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N10
cycloneive_lcell_comb \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4 (
// Equation(s):
// \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout ) # ((\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout  & 
// (\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout  & \mm_interconnect_0|cmd_mux_002|WideOr1~combout )))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout ),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout ),
	.datad(\mm_interconnect_0|cmd_mux_002|WideOr1~combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4 .lut_mask = 16'hEAAA;
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N11
dffeas \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N28
cycloneive_lcell_comb \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1] & ((!\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]) # 
// (!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [0])))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [0]),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(gnd),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'h7700;
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N12
cycloneive_lcell_comb \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout ) # ((!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout  & 
// (\mm_interconnect_0|cpu_debug_mem_slave_agent|rf_source_valid~0_combout  & !\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|waitrequest~q )))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout ),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_agent|rf_source_valid~0_combout ),
	.datad(\cpu|cpu|the_Nios_cpu_cpu_nios2_oci|the_Nios_cpu_cpu_nios2_ocimem|waitrequest~q ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 16'hAABA;
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N13
dffeas \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N1
dffeas \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][57] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][57]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][57] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N0
cycloneive_lcell_comb \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~2 (
// Equation(s):
// \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~2_combout  = (\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1] & (\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][57]~q )) # 
// (!\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1] & ((\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout )))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][57]~q ),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout ),
	.cin(gnd),
	.combout(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~2_combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~2 .lut_mask = 16'hF5A0;
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N19
dffeas \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~2_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N2
cycloneive_lcell_comb \mm_interconnect_0|rsp_mux_001|WideOr1 (
// Equation(s):
// \mm_interconnect_0|rsp_mux_001|WideOr1~combout  = (\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ) # ((\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q  & (\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg 
// [0] & \mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q )))

	.dataa(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datab(\mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datac(\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.cin(gnd),
	.combout(\mm_interconnect_0|rsp_mux_001|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux_001|WideOr1 .lut_mask = 16'hF8F0;
defparam \mm_interconnect_0|rsp_mux_001|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N3
dffeas \cpu|cpu|i_readdatavalid_d1 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_mux_001|WideOr1~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|i_readdatavalid_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|i_readdatavalid_d1 .is_wysiwyg = "true";
defparam \cpu|cpu|i_readdatavalid_d1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N8
cycloneive_lcell_comb \cpu|cpu|F_ctrl_b_is_dst~0 (
	.dataa(gnd),
	.datab(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [2]),
	.datac(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [0]),
	.datad(\cpu|cpu|Nios_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b [1]),
	.cin(gnd),
	.combout(\cpu|cpu|F_ctrl_b_is_dst~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|F_ctrl_b_is_dst~0 .lut_mask = 16'hF03F;
defparam \cpu|cpu|F_ctrl_b_is_dst~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N9
dffeas \cpu|cpu|D_ctrl_b_is_dst (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|F_ctrl_b_is_dst~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|F_stall~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|D_ctrl_b_is_dst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|D_ctrl_b_is_dst .is_wysiwyg = "true";
defparam \cpu|cpu|D_ctrl_b_is_dst .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N12
cycloneive_lcell_comb \cpu|cpu|D_src2_hazard_E (
	.dataa(gnd),
	.datab(\cpu|cpu|D_ctrl_b_is_dst~q ),
	.datac(gnd),
	.datad(\cpu|cpu|E_regnum_b_cmp_D~q ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_hazard_E~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_hazard_E .lut_mask = 16'h3300;
defparam \cpu|cpu|D_src2_hazard_E .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N6
cycloneive_lcell_comb \cpu|cpu|D_src2_reg[0]~28 (
	.dataa(\cpu|cpu|D_src2_hazard_E~combout ),
	.datab(\cpu|cpu|Equal314~1_combout ),
	.datac(\cpu|cpu|E_alu_result [0]),
	.datad(\cpu|cpu|D_src2_reg[0]~27_combout ),
	.cin(gnd),
	.combout(\cpu|cpu|D_src2_reg[0]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|D_src2_reg[0]~28 .lut_mask = 16'h3120;
defparam \cpu|cpu|D_src2_reg[0]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y44_N7
dffeas \cpu|cpu|E_src2_reg[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|D_src2_reg[0]~28_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|E_src2_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|E_src2_reg[0] .is_wysiwyg = "true";
defparam \cpu|cpu|E_src2_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N22
cycloneive_lcell_comb \cpu|cpu|M_st_data[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cpu|E_src2_reg [0]),
	.cin(gnd),
	.combout(\cpu|cpu|M_st_data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|M_st_data[0]~feeder .lut_mask = 16'hFF00;
defparam \cpu|cpu|M_st_data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N23
dffeas \cpu|cpu|M_st_data[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|M_st_data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|M_st_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|M_st_data[0] .is_wysiwyg = "true";
defparam \cpu|cpu|M_st_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y39_N11
dffeas \cpu|cpu|A_st_data[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|M_st_data [0]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|cpu|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|A_st_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|A_st_data[0] .is_wysiwyg = "true";
defparam \cpu|cpu|A_st_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N0
cycloneive_lcell_comb \cpu|cpu|d_writedata[0]~0 (
	.dataa(\cpu|cpu|A_st_data [0]),
	.datab(\cpu|cpu|M_st_data [0]),
	.datac(gnd),
	.datad(\cpu|cpu|A_mem_bypass_pending~combout ),
	.cin(gnd),
	.combout(\cpu|cpu|d_writedata[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cpu|d_writedata[0]~0 .lut_mask = 16'hAACC;
defparam \cpu|cpu|d_writedata[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N1
dffeas \cpu|cpu|d_writedata[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\cpu|cpu|d_writedata[0]~0_combout ),
	.asdata(\cpu|cpu|Nios_cpu_cpu_dc_victim|the_altsyncram|auto_generated|q_b [0]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|cpu|A_dc_wb_update_av_writedata~combout ),
	.ena(\cpu|cpu|d_writedata[23]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cpu|d_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cpu|d_writedata[0] .is_wysiwyg = "true";
defparam \cpu|cpu|d_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N1
dffeas \pio_led|data_out[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cpu|d_writedata [0]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pio_led|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pio_led|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pio_led|data_out[0] .is_wysiwyg = "true";
defparam \pio_led|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y35_N0
cycloneive_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|~GND .lut_mask = 16'h0000;
defparam \auto_hub|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
