$date
	Sun Aug 18 22:10:59 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fa_using_ha_tb $end
$var wire 1 ! cout $end
$var wire 1 " ha_1_c $end
$var wire 1 # ha_1_s $end
$var wire 1 $ has_2_c $end
$var wire 1 % sum $end
$var reg 1 & a $end
$var reg 1 ' b $end
$var reg 1 ( cin $end
$scope module ha1 $end
$var wire 1 ) a $end
$var wire 1 * b $end
$var wire 1 " carry $end
$var wire 1 # sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 + a $end
$var wire 1 # b $end
$var wire 1 $ carry $end
$var wire 1 % sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#1
1%
1(
1+
#2
1#
0(
0+
1'
1*
#3
1!
0%
1$
1(
1+
#4
0!
1%
0$
0(
0+
0'
0*
1&
1)
#5
1!
0%
1$
1(
1+
#6
0$
0#
1"
0(
0+
1'
1*
#7
1%
1(
1+
