<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_U_A_M_66382065_D107e0p0</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_U_A_M_66382065_D107e0p0'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_U_A_M_66382065_D107e0p0')">rsnoc_z_H_R_U_A_M_66382065_D107e0p0</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 70.01</td>
<td class="s10 cl rt"><a href="mod480.html#Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod480.html#Cond" > 50.00</a></td>
<td class="s4 cl rt"><a href="mod480.html#Toggle" > 42.54</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod480.html#Branch" > 87.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod480.html#inst_tag_164637"  onclick="showContent('inst_tag_164637')">config_ss_tb.DUT.flexnoc.sram_axi_s3_T_main.TransportToGeneric.If.Im</a></td>
<td class="s4 cl rt"> 47.02</td>
<td class="s7 cl rt"><a href="mod480.html#inst_tag_164637_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod480.html#inst_tag_164637_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod480.html#inst_tag_164637_Toggle" >  0.59</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod480.html#inst_tag_164637_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod480.html#inst_tag_164638"  onclick="showContent('inst_tag_164638')">config_ss_tb.DUT.flexnoc.sram_axi_s0_T_main.TransportToGeneric.If.Im</a></td>
<td class="s4 cl rt"> 47.02</td>
<td class="s7 cl rt"><a href="mod480.html#inst_tag_164638_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod480.html#inst_tag_164638_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod480.html#inst_tag_164638_Toggle" >  0.59</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod480.html#inst_tag_164638_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod480.html#inst_tag_164642"  onclick="showContent('inst_tag_164642')">config_ss_tb.DUT.flexnoc.sram_axi_s2_T_main.TransportToGeneric.If.Im</a></td>
<td class="s4 cl rt"> 47.02</td>
<td class="s7 cl rt"><a href="mod480.html#inst_tag_164642_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod480.html#inst_tag_164642_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod480.html#inst_tag_164642_Toggle" >  0.59</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod480.html#inst_tag_164642_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod480.html#inst_tag_164643"  onclick="showContent('inst_tag_164643')">config_ss_tb.DUT.flexnoc.sram_axi_s1_T_main.TransportToGeneric.If.Im</a></td>
<td class="s4 cl rt"> 47.02</td>
<td class="s7 cl rt"><a href="mod480.html#inst_tag_164643_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod480.html#inst_tag_164643_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod480.html#inst_tag_164643_Toggle" >  0.59</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod480.html#inst_tag_164643_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod480.html#inst_tag_164641"  onclick="showContent('inst_tag_164641')">config_ss_tb.DUT.flexnoc.fpga_ahb_s0_T_main.TransportToGeneric.If.Im</a></td>
<td class="s4 cl rt"> 47.04</td>
<td class="s7 cl rt"><a href="mod480.html#inst_tag_164641_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod480.html#inst_tag_164641_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod480.html#inst_tag_164641_Toggle" >  0.68</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod480.html#inst_tag_164641_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod480.html#inst_tag_164632"  onclick="showContent('inst_tag_164632')">config_ss_tb.DUT.flexnoc.SPI_ahb_s0_T_main.TransportToGeneric.If.Im</a></td>
<td class="s4 cl rt"> 47.09</td>
<td class="s7 cl rt"><a href="mod480.html#inst_tag_164632_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod480.html#inst_tag_164632_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod480.html#inst_tag_164632_Toggle" >  0.85</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod480.html#inst_tag_164632_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod480.html#inst_tag_164633"  onclick="showContent('inst_tag_164633')">config_ss_tb.DUT.flexnoc.SPI_mem_ahb_T_main.TransportToGeneric.If.Im</a></td>
<td class="s4 cl rt"> 47.09</td>
<td class="s7 cl rt"><a href="mod480.html#inst_tag_164633_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod480.html#inst_tag_164633_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod480.html#inst_tag_164633_Toggle" >  0.85</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod480.html#inst_tag_164633_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod480.html#inst_tag_164634"  onclick="showContent('inst_tag_164634')">config_ss_tb.DUT.flexnoc.USB_axi_s0_T_main.TransportToGeneric.If.Im</a></td>
<td class="s4 cl rt"> 47.09</td>
<td class="s7 cl rt"><a href="mod480.html#inst_tag_164634_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod480.html#inst_tag_164634_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod480.html#inst_tag_164634_Toggle" >  0.85</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod480.html#inst_tag_164634_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod480.html#inst_tag_164635"  onclick="showContent('inst_tag_164635')">config_ss_tb.DUT.flexnoc.ddr_axil_s0_T_main.TransportToGeneric.If.Im</a></td>
<td class="s4 cl rt"> 47.09</td>
<td class="s7 cl rt"><a href="mod480.html#inst_tag_164635_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod480.html#inst_tag_164635_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod480.html#inst_tag_164635_Toggle" >  0.85</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod480.html#inst_tag_164635_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod480.html#inst_tag_164636"  onclick="showContent('inst_tag_164636')">config_ss_tb.DUT.flexnoc.gbe_apb_s0_T_main.TransportToGeneric.If.Im</a></td>
<td class="s4 cl rt"> 47.09</td>
<td class="s7 cl rt"><a href="mod480.html#inst_tag_164636_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod480.html#inst_tag_164636_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod480.html#inst_tag_164636_Toggle" >  0.85</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod480.html#inst_tag_164636_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod480.html#inst_tag_164644"  onclick="showContent('inst_tag_164644')">config_ss_tb.DUT.flexnoc.DMA_apb_s0_T_main.TransportToGeneric.If.Im</a></td>
<td class="s4 cl rt"> 47.09</td>
<td class="s7 cl rt"><a href="mod480.html#inst_tag_164644_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod480.html#inst_tag_164644_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod480.html#inst_tag_164644_Toggle" >  0.85</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod480.html#inst_tag_164644_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod480.html#inst_tag_164645"  onclick="showContent('inst_tag_164645')">config_ss_tb.DUT.flexnoc.FCB_apb_s0_T_main.TransportToGeneric.If.Im</a></td>
<td class="s4 cl rt"> 47.09</td>
<td class="s7 cl rt"><a href="mod480.html#inst_tag_164645_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod480.html#inst_tag_164645_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod480.html#inst_tag_164645_Toggle" >  0.85</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod480.html#inst_tag_164645_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod480.html#inst_tag_164646"  onclick="showContent('inst_tag_164646')">config_ss_tb.DUT.flexnoc.SCU_Multi_APB_T_main.TransportToGeneric.If.Im</a></td>
<td class="s4 cl rt"> 47.09</td>
<td class="s7 cl rt"><a href="mod480.html#inst_tag_164646_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod480.html#inst_tag_164646_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod480.html#inst_tag_164646_Toggle" >  0.85</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod480.html#inst_tag_164646_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod480.html#inst_tag_164640"  onclick="showContent('inst_tag_164640')">config_ss_tb.DUT.flexnoc.Switch7_main.Mux_SCU_Multi_APB_T.Am</a></td>
<td class="s4 cl rt"> 47.13</td>
<td class="s7 cl rt"><a href="mod480.html#inst_tag_164640_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod480.html#inst_tag_164640_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod480.html#inst_tag_164640_Toggle" >  1.02</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod480.html#inst_tag_164640_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod480.html#inst_tag_164631"  onclick="showContent('inst_tag_164631')">config_ss_tb.DUT.flexnoc.Periph_Multi_APB_T_main.TransportToGeneric.If.Im</a></td>
<td class="s6 cl rt"> 66.09</td>
<td class="s10 cl rt"><a href="mod480.html#inst_tag_164631_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod480.html#inst_tag_164631_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod480.html#inst_tag_164631_Toggle" > 26.86</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod480.html#inst_tag_164631_Branch" > 87.50</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod480.html#inst_tag_164639"  onclick="showContent('inst_tag_164639')">config_ss_tb.DUT.flexnoc.Switch10_main.Mux_bcpu_ahb_m0_I.Am</a></td>
<td class="s6 cl rt"> 66.09</td>
<td class="s10 cl rt"><a href="mod480.html#inst_tag_164639_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod480.html#inst_tag_164639_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod480.html#inst_tag_164639_Toggle" > 26.86</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod480.html#inst_tag_164639_Branch" > 87.50</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_164637'>
<hr>
<a name="inst_tag_164637"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_164637" >config_ss_tb.DUT.flexnoc.sram_axi_s3_T_main.TransportToGeneric.If.Im</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.02</td>
<td class="s7 cl rt"><a href="mod480.html#inst_tag_164637_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod480.html#inst_tag_164637_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod480.html#inst_tag_164637_Toggle" >  0.59</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod480.html#inst_tag_164637_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.78</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.30</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 33.43</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.28</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod181.html#inst_tag_29885" >If</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29735" id="tag_urg_inst_29735">un9c3a7914</a></td>
<td class="s0 cl rt">  1.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29736" id="tag_urg_inst_29736">un9c3a7914_0</a></td>
<td class="s0 cl rt">  1.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod900.html#inst_tag_298174" id="tag_urg_inst_298174">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_734" id="tag_urg_inst_734">ursrrrg</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_164638'>
<hr>
<a name="inst_tag_164638"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_164638" >config_ss_tb.DUT.flexnoc.sram_axi_s0_T_main.TransportToGeneric.If.Im</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.02</td>
<td class="s7 cl rt"><a href="mod480.html#inst_tag_164638_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod480.html#inst_tag_164638_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod480.html#inst_tag_164638_Toggle" >  0.59</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod480.html#inst_tag_164638_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.78</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.30</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 33.43</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.28</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod498.html#inst_tag_165858" >If</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29737" id="tag_urg_inst_29737">un9c3a7914</a></td>
<td class="s0 cl rt">  1.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29738" id="tag_urg_inst_29738">un9c3a7914_0</a></td>
<td class="s0 cl rt">  1.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod900.html#inst_tag_298180" id="tag_urg_inst_298180">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_1.html#inst_tag_751" id="tag_urg_inst_751">ursrrrg</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_164642'>
<hr>
<a name="inst_tag_164642"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_164642" >config_ss_tb.DUT.flexnoc.sram_axi_s2_T_main.TransportToGeneric.If.Im</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.02</td>
<td class="s7 cl rt"><a href="mod480.html#inst_tag_164642_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod480.html#inst_tag_164642_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod480.html#inst_tag_164642_Toggle" >  0.59</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod480.html#inst_tag_164642_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.78</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.30</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 33.43</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.28</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod623.html#inst_tag_198814" >If</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29804" id="tag_urg_inst_29804">un9c3a7914</a></td>
<td class="s0 cl rt">  1.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29805" id="tag_urg_inst_29805">un9c3a7914_0</a></td>
<td class="s0 cl rt">  1.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod900.html#inst_tag_298207" id="tag_urg_inst_298207">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_2.html#inst_tag_833" id="tag_urg_inst_833">ursrrrg</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_164643'>
<hr>
<a name="inst_tag_164643"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_164643" >config_ss_tb.DUT.flexnoc.sram_axi_s1_T_main.TransportToGeneric.If.Im</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.02</td>
<td class="s7 cl rt"><a href="mod480.html#inst_tag_164643_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod480.html#inst_tag_164643_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod480.html#inst_tag_164643_Toggle" >  0.59</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod480.html#inst_tag_164643_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.78</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.30</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 33.43</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.28</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod155.html#inst_tag_28732" >If</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29811" id="tag_urg_inst_29811">un9c3a7914</a></td>
<td class="s0 cl rt">  1.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29812" id="tag_urg_inst_29812">un9c3a7914_0</a></td>
<td class="s0 cl rt">  1.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod900.html#inst_tag_298213" id="tag_urg_inst_298213">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_2.html#inst_tag_848" id="tag_urg_inst_848">ursrrrg</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_164641'>
<hr>
<a name="inst_tag_164641"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_164641" >config_ss_tb.DUT.flexnoc.fpga_ahb_s0_T_main.TransportToGeneric.If.Im</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.04</td>
<td class="s7 cl rt"><a href="mod480.html#inst_tag_164641_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod480.html#inst_tag_164641_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod480.html#inst_tag_164641_Toggle" >  0.68</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod480.html#inst_tag_164641_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.79</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.35</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 33.44</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod487.html#inst_tag_165247" >If</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29795" id="tag_urg_inst_29795">un9c3a7914</a></td>
<td class="s0 cl rt">  1.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29796" id="tag_urg_inst_29796">un9c3a7914_0</a></td>
<td class="s0 cl rt">  1.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod900.html#inst_tag_298191" id="tag_urg_inst_298191">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_1.html#inst_tag_785" id="tag_urg_inst_785">ursrrrg</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_164632'>
<hr>
<a name="inst_tag_164632"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_164632" >config_ss_tb.DUT.flexnoc.SPI_ahb_s0_T_main.TransportToGeneric.If.Im</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.09</td>
<td class="s7 cl rt"><a href="mod480.html#inst_tag_164632_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod480.html#inst_tag_164632_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod480.html#inst_tag_164632_Toggle" >  0.85</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod480.html#inst_tag_164632_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.92</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.86</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 33.47</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod713.html#inst_tag_220636" >If</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29725" id="tag_urg_inst_29725">un9c3a7914</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29726" id="tag_urg_inst_29726">un9c3a7914_0</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod900.html#inst_tag_298161" id="tag_urg_inst_298161">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_676" id="tag_urg_inst_676">ursrrrg</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_164633'>
<hr>
<a name="inst_tag_164633"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_164633" >config_ss_tb.DUT.flexnoc.SPI_mem_ahb_T_main.TransportToGeneric.If.Im</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.09</td>
<td class="s7 cl rt"><a href="mod480.html#inst_tag_164633_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod480.html#inst_tag_164633_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod480.html#inst_tag_164633_Toggle" >  0.85</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod480.html#inst_tag_164633_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.92</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.86</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 33.47</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod375.html#inst_tag_138991" >If</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29727" id="tag_urg_inst_29727">un9c3a7914</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29728" id="tag_urg_inst_29728">un9c3a7914_0</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod900.html#inst_tag_298162" id="tag_urg_inst_298162">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_677" id="tag_urg_inst_677">ursrrrg</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_164634'>
<hr>
<a name="inst_tag_164634"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_164634" >config_ss_tb.DUT.flexnoc.USB_axi_s0_T_main.TransportToGeneric.If.Im</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.09</td>
<td class="s7 cl rt"><a href="mod480.html#inst_tag_164634_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod480.html#inst_tag_164634_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod480.html#inst_tag_164634_Toggle" >  0.85</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod480.html#inst_tag_164634_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.92</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.86</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 33.47</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod815.html#inst_tag_257238" >If</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29729" id="tag_urg_inst_29729">un9c3a7914</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29730" id="tag_urg_inst_29730">un9c3a7914_0</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod900.html#inst_tag_298163" id="tag_urg_inst_298163">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_679" id="tag_urg_inst_679">ursrrrg</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_164635'>
<hr>
<a name="inst_tag_164635"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_164635" >config_ss_tb.DUT.flexnoc.ddr_axil_s0_T_main.TransportToGeneric.If.Im</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.09</td>
<td class="s7 cl rt"><a href="mod480.html#inst_tag_164635_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod480.html#inst_tag_164635_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod480.html#inst_tag_164635_Toggle" >  0.85</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod480.html#inst_tag_164635_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.92</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.86</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 33.47</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1091.html#inst_tag_345290" >If</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29731" id="tag_urg_inst_29731">un9c3a7914</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29732" id="tag_urg_inst_29732">un9c3a7914_0</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod900.html#inst_tag_298164" id="tag_urg_inst_298164">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_681" id="tag_urg_inst_681">ursrrrg</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_164636'>
<hr>
<a name="inst_tag_164636"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_164636" >config_ss_tb.DUT.flexnoc.gbe_apb_s0_T_main.TransportToGeneric.If.Im</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.09</td>
<td class="s7 cl rt"><a href="mod480.html#inst_tag_164636_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod480.html#inst_tag_164636_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod480.html#inst_tag_164636_Toggle" >  0.85</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod480.html#inst_tag_164636_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.92</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.86</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 33.47</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod511.html#inst_tag_167104" >If</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29733" id="tag_urg_inst_29733">un9c3a7914</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29734" id="tag_urg_inst_29734">un9c3a7914_0</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod900.html#inst_tag_298165" id="tag_urg_inst_298165">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_686" id="tag_urg_inst_686">ursrrrg</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_164644'>
<hr>
<a name="inst_tag_164644"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_164644" >config_ss_tb.DUT.flexnoc.DMA_apb_s0_T_main.TransportToGeneric.If.Im</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.09</td>
<td class="s7 cl rt"><a href="mod480.html#inst_tag_164644_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod480.html#inst_tag_164644_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod480.html#inst_tag_164644_Toggle" >  0.85</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod480.html#inst_tag_164644_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.92</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.86</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 33.47</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod868.html#inst_tag_279257" >If</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod178_1.html#inst_tag_29841" id="tag_urg_inst_29841">un9c3a7914</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_1.html#inst_tag_29842" id="tag_urg_inst_29842">un9c3a7914_0</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod900.html#inst_tag_298221" id="tag_urg_inst_298221">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_2.html#inst_tag_881" id="tag_urg_inst_881">ursrrrg</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_164645'>
<hr>
<a name="inst_tag_164645"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_164645" >config_ss_tb.DUT.flexnoc.FCB_apb_s0_T_main.TransportToGeneric.If.Im</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.09</td>
<td class="s7 cl rt"><a href="mod480.html#inst_tag_164645_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod480.html#inst_tag_164645_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod480.html#inst_tag_164645_Toggle" >  0.85</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod480.html#inst_tag_164645_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.92</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.86</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 33.47</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod721.html#inst_tag_220654" >If</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod178_1.html#inst_tag_29864" id="tag_urg_inst_29864">un9c3a7914</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_1.html#inst_tag_29865" id="tag_urg_inst_29865">un9c3a7914_0</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod900.html#inst_tag_298222" id="tag_urg_inst_298222">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_2.html#inst_tag_894" id="tag_urg_inst_894">ursrrrg</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_164646'>
<hr>
<a name="inst_tag_164646"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_164646" >config_ss_tb.DUT.flexnoc.SCU_Multi_APB_T_main.TransportToGeneric.If.Im</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.09</td>
<td class="s7 cl rt"><a href="mod480.html#inst_tag_164646_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod480.html#inst_tag_164646_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod480.html#inst_tag_164646_Toggle" >  0.85</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod480.html#inst_tag_164646_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.92</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.86</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 33.47</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.41</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod948.html#inst_tag_300194" >If</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod178_1.html#inst_tag_29866" id="tag_urg_inst_29866">un9c3a7914</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_1.html#inst_tag_29867" id="tag_urg_inst_29867">un9c3a7914_0</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod900.html#inst_tag_298223" id="tag_urg_inst_298223">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_2.html#inst_tag_899" id="tag_urg_inst_899">ursrrrg</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_164640'>
<hr>
<a name="inst_tag_164640"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_164640" >config_ss_tb.DUT.flexnoc.Switch7_main.Mux_SCU_Multi_APB_T.Am</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.13</td>
<td class="s7 cl rt"><a href="mod480.html#inst_tag_164640_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod480.html#inst_tag_164640_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod480.html#inst_tag_164640_Toggle" >  1.02</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod480.html#inst_tag_164640_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.94</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.95</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.01</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.01</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod443.html#inst_tag_159228" >Mux_SCU_Multi_APB_T</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29767" id="tag_urg_inst_29767">un9c3a7914</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29768" id="tag_urg_inst_29768">un9c3a7914_0</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod900.html#inst_tag_298187" id="tag_urg_inst_298187">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_1.html#inst_tag_772" id="tag_urg_inst_772">ursrrrg</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_164631'>
<hr>
<a name="inst_tag_164631"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_164631" >config_ss_tb.DUT.flexnoc.Periph_Multi_APB_T_main.TransportToGeneric.If.Im</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 66.09</td>
<td class="s10 cl rt"><a href="mod480.html#inst_tag_164631_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod480.html#inst_tag_164631_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod480.html#inst_tag_164631_Toggle" > 26.86</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod480.html#inst_tag_164631_Branch" > 87.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 66.44</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 25.77</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 42.22</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 26.66</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1095.html#inst_tag_345298" >If</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29723" id="tag_urg_inst_29723">un9c3a7914</a></td>
<td class="s0 cl rt">  7.26</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.26</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29724" id="tag_urg_inst_29724">un9c3a7914_0</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 38.89</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod900.html#inst_tag_298160" id="tag_urg_inst_298160">ur</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_675" id="tag_urg_inst_675">ursrrrg</a></td>
<td class="s8 cl rt"> 87.88</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_164639'>
<hr>
<a name="inst_tag_164639"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_164639" >config_ss_tb.DUT.flexnoc.Switch10_main.Mux_bcpu_ahb_m0_I.Am</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 66.09</td>
<td class="s10 cl rt"><a href="mod480.html#inst_tag_164639_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod480.html#inst_tag_164639_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod480.html#inst_tag_164639_Toggle" > 26.86</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod480.html#inst_tag_164639_Branch" > 87.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 66.44</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 25.77</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 29.74</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 29.74</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod443.html#inst_tag_159227" >Mux_bcpu_ahb_m0_I</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29765" id="tag_urg_inst_29765">un9c3a7914</a></td>
<td class="s4 cl rt"> 44.02</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.02</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod178_0.html#inst_tag_29766" id="tag_urg_inst_29766">un9c3a7914_0</a></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod900.html#inst_tag_298186" id="tag_urg_inst_298186">ur</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_1.html#inst_tag_771" id="tag_urg_inst_771">ursrrrg</a></td>
<td class="s8 cl rt"> 87.88</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_U_A_M_66382065_D107e0p0'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod480.html" >rsnoc_z_H_R_U_A_M_66382065_D107e0p0</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2833</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2855</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
2832                    	wire         Free             ;
2833       1/1          	reg  [1:0]   GntReg           ;
2834       1/1          	wire [107:0] Int_0_Data       ;
2835       1/1          	wire         Int_0_Head       ;
2836       1/1          	wire         Int_0_Lock       ;
                        MISSING_ELSE
2837                    	wire         Int_0_Rdy        ;
2838                    	wire         Int_0_Tail       ;
2839                    	wire         Int_0_Vld        ;
2840                    	wire [107:0] Int_1_Data       ;
2841                    	wire         Int_1_Head       ;
2842                    	wire         Int_1_Lock       ;
2843                    	wire         Int_1_Rdy        ;
2844                    	wire         Int_1_Tail       ;
2845                    	wire         Int_1_Vld        ;
2846                    	wire [1:0]   IntReq           ;
2847                    	wire         Keep             ;
2848                    	reg          Lock             ;
2849                    	wire         LockSel          ;
2850                    	wire         PwrPipe_0_Idle   ;
2851                    	wire         PwrPipe_0_WakeUp ;
2852                    	wire         PwrPipe_1_Idle   ;
2853                    	wire         PwrPipe_1_WakeUp ;
2854                    	wire [1:0]   Sel              ;
2855       1/1          	assign Sel = Keep ? GntReg : Gnt;
2856       1/1          	assign Int_0_Rdy = Sel [0] &amp; Tx_Rdy;
2857       1/1          	rsnoc_z_H_R_U_P_N_9c3a7914_A1080111 un9c3a7914(
2858       1/1          		.Rx_Data( Rx_0_Data )
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod480.html" >rsnoc_z_H_R_U_A_M_66382065_D107e0p0</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2779
 EXPRESSION (Keep ? GntReg : Gnt)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod480.html" >rsnoc_z_H_R_U_A_M_66382065_D107e0p0</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">53</td>
<td class="rt">29</td>
<td class="rt">54.72 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">1180</td>
<td class="rt">502</td>
<td class="rt">42.54 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">590</td>
<td class="rt">257</td>
<td class="rt">43.56 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">590</td>
<td class="rt">245</td>
<td class="rt">41.53 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">30</td>
<td class="rt">19</td>
<td class="rt">63.33 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">704</td>
<td class="rt">306</td>
<td class="rt">43.47 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">352</td>
<td class="rt">156</td>
<td class="rt">44.32 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">352</td>
<td class="rt">150</td>
<td class="rt">42.61 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Signals</td>
<td class="rt">23</td>
<td class="rt">10</td>
<td class="rt">43.48 </td>
</tr><tr class="s4">
<td>Signal Bits</td>
<td class="rt">476</td>
<td class="rt">196</td>
<td class="rt">41.18 </td>
</tr><tr class="s4">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">238</td>
<td class="rt">101</td>
<td class="rt">42.44 </td>
</tr><tr class="s3">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">238</td>
<td class="rt">95</td>
<td class="rt">39.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gnt[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Req[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ReqArbIn[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Data[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Data[24:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Data[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Data[35:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Data[37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Data[50:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Data[54:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Data[78:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Data[81:79]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Data[87:82]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Data[88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Data[90:89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Data[91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Data[93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Data[98:94]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Data[99]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Data[102:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Data[103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Data[106:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[24:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[35:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[50:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[54:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[79:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[81:80]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[90:82]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[98:94]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[102:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[106:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxLock[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[24:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[35:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[54:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[78:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[81:79]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[87:82]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[90:89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98:94]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[99]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[102:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Free</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GntReg[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_0_Data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_0_Data[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Data[24:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_0_Data[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Data[35:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_0_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Data[37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_0_Data[50:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Data[54:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_0_Data[78:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Data[81:79]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_0_Data[87:82]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Data[88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_0_Data[90:89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Data[91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_0_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Data[93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_0_Data[98:94]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Data[99]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_0_Data[102:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Data[103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_0_Data[106:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_0_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_0_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_0_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_1_Data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_1_Data[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Data[24:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_1_Data[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Data[35:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_1_Data[50:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Data[54:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_1_Data[79:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Data[81:80]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_1_Data[90:82]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Data[91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_1_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Data[93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_1_Data[98:94]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Data[99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_1_Data[102:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_1_Data[106:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_1_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>IntReq[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Keep</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>LockSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sel[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod480.html" >rsnoc_z_H_R_U_A_M_66382065_D107e0p0</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">7</td>
<td class="rt">87.50 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">2779</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2833</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2855</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2779       ,	Rx_0_Vld
            	        
2780       ,	Rx_1_Data
            	         
2781       ,	Rx_1_Head
            	         
2782       ,	Rx_1_Rdy
            	        
2783       ,	Rx_1_Tail
            	         
2784       ,	Rx_1_Vld
            	        
2785       ,	RxLock
            	      
2786       ,	Sys_Clk
            	       
2787       ,	Sys_Clk_ClkS
            	            
2788       ,	Sys_Clk_En
            	          
2789       ,	Sys_Clk_EnS
            	           
2790       ,	Sys_Clk_RetRstN
            	               
2791       ,	Sys_Clk_RstN
            	            
2792       ,	Sys_Clk_Tm
            	          
2793       ,	Sys_Pwr_Idle
            	            
2794       ,	Sys_Pwr_WakeUp
            	              
2795       ,	Tx_Data
            	       
2796       ,	Tx_Head
            	       
2797       ,	Tx_Rdy
            	      
2798       ,	Tx_Tail
            	       
2799       ,	Tx_Vld
            	      
2800       ,	Vld
            	   
2801       );
             
2802       	input  [1:0]   Gnt             ;
           	                                
2803       	output         Rdy             ;
           	                                
2804       	output [1:0]   Req             ;
           	                                
2805       	output [1:0]   ReqArbIn        ;
           	                                
2806       	input  [107:0] Rx_0_Data       ;
           	                                
2807       	input          Rx_0_Head       ;
           	                                
2808       	output         Rx_0_Rdy        ;
           	                                
2809       	input          Rx_0_Tail       ;
           	                                
2810       	input          Rx_0_Vld        ;
           	                                
2811       	input  [107:0] Rx_1_Data       ;
           	                                
2812       	input          Rx_1_Head       ;
           	                                
2813       	output         Rx_1_Rdy        ;
           	                                
2814       	input          Rx_1_Tail       ;
           	                                
2815       	input          Rx_1_Vld        ;
           	                                
2816       	input  [1:0]   RxLock          ;
           	                                
2817       	input          Sys_Clk         ;
           	                                
2818       	input          Sys_Clk_ClkS    ;
           	                                
2819       	input          Sys_Clk_En      ;
           	                                
2820       	input          Sys_Clk_EnS     ;
           	                                
2821       	input          Sys_Clk_RetRstN ;
           	                                
2822       	input          Sys_Clk_RstN    ;
           	                                
2823       	input          Sys_Clk_Tm      ;
           	                                
2824       	output         Sys_Pwr_Idle    ;
           	                                
2825       	output         Sys_Pwr_WakeUp  ;
           	                                
2826       	output [107:0] Tx_Data         ;
           	                                
2827       	output         Tx_Head         ;
           	                                
2828       	input          Tx_Rdy          ;
           	                                
2829       	output         Tx_Tail         ;
           	                                
2830       	output         Tx_Vld          ;
           	                                
2831       	input          Vld             ;
           	                                
2832       	wire         Free             ;
           	                               
2833       	reg  [1:0]   GntReg           ;
           	                               
2834       	wire [107:0] Int_0_Data       ;
           	                               
2835       	wire         Int_0_Head       ;
           	                               
2836       	wire         Int_0_Lock       ;
           	                               
2837       	wire         Int_0_Rdy        ;
           	                               
2838       	wire         Int_0_Tail       ;
           	                               
2839       	wire         Int_0_Vld        ;
           	                               
2840       	wire [107:0] Int_1_Data       ;
           	                               
2841       	wire         Int_1_Head       ;
           	                               
2842       	wire         Int_1_Lock       ;
           	                               
2843       	wire         Int_1_Rdy        ;
           	                               
2844       	wire         Int_1_Tail       ;
           	                               
2845       	wire         Int_1_Vld        ;
           	                               
2846       	wire [1:0]   IntReq           ;
           	                               
2847       	wire         Keep             ;
           	                               
2848       	reg          Lock             ;
           	                               
2849       	wire         LockSel          ;
           	                               
2850       	wire         PwrPipe_0_Idle   ;
           	                               
2851       	wire         PwrPipe_0_WakeUp ;
           	                               
2852       	wire         PwrPipe_1_Idle   ;
           	                               
2853       	wire         PwrPipe_1_WakeUp ;
           	                               
2854       	wire [1:0]   Sel              ;
           	                               
2855       	assign Sel = Keep ? GntReg : Gnt;
           	                  <font color = "red">-1-</font>  
           	                  <font color = "red">==></font>  
           	                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2833       	reg  [1:0]   GntReg           ;
           	<font color = "green">-1-</font>                               
2834       	wire [107:0] Int_0_Data       ;
           <font color = "green">	==></font>
2835       	wire         Int_0_Head       ;
           	<font color = "green">-2-</font>                               
2836       	wire         Int_0_Lock       ;
           <font color = "green">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2855       	assign Sel = Keep ? GntReg : Gnt;
           	<font color = "green">-1-</font>                                 
2856       	assign Int_0_Rdy = Sel [0] & Tx_Rdy;
           <font color = "green">	==></font>
2857       	rsnoc_z_H_R_U_P_N_9c3a7914_A1080111 un9c3a7914(
           	<font color = "green">-2-</font>                                               
2858       		.Rx_Data( Rx_0_Data )
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_164637'>
<a name="inst_tag_164637_Line"></a>
<b>Line Coverage for Instance : <a href="mod480.html#inst_tag_164637" >config_ss_tb.DUT.flexnoc.sram_axi_s3_T_main.TransportToGeneric.If.Im</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>8</td><td>6</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2833</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2855</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
2832                    	wire         Free             ;
2833       1/1          	reg  [1:0]   GntReg           ;
2834       1/1          	wire [107:0] Int_0_Data       ;
2835       1/1          	wire         Int_0_Head       ;
2836       <font color = "red">0/1     ==>  	wire         Int_0_Lock       ;</font>
                        MISSING_ELSE
2837                    	wire         Int_0_Rdy        ;
2838                    	wire         Int_0_Tail       ;
2839                    	wire         Int_0_Vld        ;
2840                    	wire [107:0] Int_1_Data       ;
2841                    	wire         Int_1_Head       ;
2842                    	wire         Int_1_Lock       ;
2843                    	wire         Int_1_Rdy        ;
2844                    	wire         Int_1_Tail       ;
2845                    	wire         Int_1_Vld        ;
2846                    	wire [1:0]   IntReq           ;
2847                    	wire         Keep             ;
2848                    	reg          Lock             ;
2849                    	wire         LockSel          ;
2850                    	wire         PwrPipe_0_Idle   ;
2851                    	wire         PwrPipe_0_WakeUp ;
2852                    	wire         PwrPipe_1_Idle   ;
2853                    	wire         PwrPipe_1_WakeUp ;
2854                    	wire [1:0]   Sel              ;
2855       1/1          	assign Sel = Keep ? GntReg : Gnt;
2856       1/1          	assign Int_0_Rdy = Sel [0] &amp; Tx_Rdy;
2857       1/1          	rsnoc_z_H_R_U_P_N_9c3a7914_A1080111 un9c3a7914(
2858       <font color = "red">0/1     ==>  		.Rx_Data( Rx_0_Data )</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_164637_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod480.html#inst_tag_164637" >config_ss_tb.DUT.flexnoc.sram_axi_s3_T_main.TransportToGeneric.If.Im</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2779
 EXPRESSION (Keep ? GntReg : Gnt)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_164637_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod480.html#inst_tag_164637" >config_ss_tb.DUT.flexnoc.sram_axi_s3_T_main.TransportToGeneric.If.Im</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">53</td>
<td class="rt">2</td>
<td class="rt">3.77  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">1180</td>
<td class="rt">7</td>
<td class="rt">0.59  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">590</td>
<td class="rt">4</td>
<td class="rt">0.68  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">590</td>
<td class="rt">3</td>
<td class="rt">0.51  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">30</td>
<td class="rt">2</td>
<td class="rt">6.67  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">704</td>
<td class="rt">7</td>
<td class="rt">0.99  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">352</td>
<td class="rt">4</td>
<td class="rt">1.14  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">352</td>
<td class="rt">3</td>
<td class="rt">0.85  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">23</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">476</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">238</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">238</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gnt[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Req[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ReqArbIn[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxLock[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GntReg[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IntReq[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Keep</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>LockSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_164637_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod480.html#inst_tag_164637" >config_ss_tb.DUT.flexnoc.sram_axi_s3_T_main.TransportToGeneric.If.Im</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">5</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">2779</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2833</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2855</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2779       ,	Rx_0_Vld
            	        
2780       ,	Rx_1_Data
            	         
2781       ,	Rx_1_Head
            	         
2782       ,	Rx_1_Rdy
            	        
2783       ,	Rx_1_Tail
            	         
2784       ,	Rx_1_Vld
            	        
2785       ,	RxLock
            	      
2786       ,	Sys_Clk
            	       
2787       ,	Sys_Clk_ClkS
            	            
2788       ,	Sys_Clk_En
            	          
2789       ,	Sys_Clk_EnS
            	           
2790       ,	Sys_Clk_RetRstN
            	               
2791       ,	Sys_Clk_RstN
            	            
2792       ,	Sys_Clk_Tm
            	          
2793       ,	Sys_Pwr_Idle
            	            
2794       ,	Sys_Pwr_WakeUp
            	              
2795       ,	Tx_Data
            	       
2796       ,	Tx_Head
            	       
2797       ,	Tx_Rdy
            	      
2798       ,	Tx_Tail
            	       
2799       ,	Tx_Vld
            	      
2800       ,	Vld
            	   
2801       );
             
2802       	input  [1:0]   Gnt             ;
           	                                
2803       	output         Rdy             ;
           	                                
2804       	output [1:0]   Req             ;
           	                                
2805       	output [1:0]   ReqArbIn        ;
           	                                
2806       	input  [107:0] Rx_0_Data       ;
           	                                
2807       	input          Rx_0_Head       ;
           	                                
2808       	output         Rx_0_Rdy        ;
           	                                
2809       	input          Rx_0_Tail       ;
           	                                
2810       	input          Rx_0_Vld        ;
           	                                
2811       	input  [107:0] Rx_1_Data       ;
           	                                
2812       	input          Rx_1_Head       ;
           	                                
2813       	output         Rx_1_Rdy        ;
           	                                
2814       	input          Rx_1_Tail       ;
           	                                
2815       	input          Rx_1_Vld        ;
           	                                
2816       	input  [1:0]   RxLock          ;
           	                                
2817       	input          Sys_Clk         ;
           	                                
2818       	input          Sys_Clk_ClkS    ;
           	                                
2819       	input          Sys_Clk_En      ;
           	                                
2820       	input          Sys_Clk_EnS     ;
           	                                
2821       	input          Sys_Clk_RetRstN ;
           	                                
2822       	input          Sys_Clk_RstN    ;
           	                                
2823       	input          Sys_Clk_Tm      ;
           	                                
2824       	output         Sys_Pwr_Idle    ;
           	                                
2825       	output         Sys_Pwr_WakeUp  ;
           	                                
2826       	output [107:0] Tx_Data         ;
           	                                
2827       	output         Tx_Head         ;
           	                                
2828       	input          Tx_Rdy          ;
           	                                
2829       	output         Tx_Tail         ;
           	                                
2830       	output         Tx_Vld          ;
           	                                
2831       	input          Vld             ;
           	                                
2832       	wire         Free             ;
           	                               
2833       	reg  [1:0]   GntReg           ;
           	                               
2834       	wire [107:0] Int_0_Data       ;
           	                               
2835       	wire         Int_0_Head       ;
           	                               
2836       	wire         Int_0_Lock       ;
           	                               
2837       	wire         Int_0_Rdy        ;
           	                               
2838       	wire         Int_0_Tail       ;
           	                               
2839       	wire         Int_0_Vld        ;
           	                               
2840       	wire [107:0] Int_1_Data       ;
           	                               
2841       	wire         Int_1_Head       ;
           	                               
2842       	wire         Int_1_Lock       ;
           	                               
2843       	wire         Int_1_Rdy        ;
           	                               
2844       	wire         Int_1_Tail       ;
           	                               
2845       	wire         Int_1_Vld        ;
           	                               
2846       	wire [1:0]   IntReq           ;
           	                               
2847       	wire         Keep             ;
           	                               
2848       	reg          Lock             ;
           	                               
2849       	wire         LockSel          ;
           	                               
2850       	wire         PwrPipe_0_Idle   ;
           	                               
2851       	wire         PwrPipe_0_WakeUp ;
           	                               
2852       	wire         PwrPipe_1_Idle   ;
           	                               
2853       	wire         PwrPipe_1_WakeUp ;
           	                               
2854       	wire [1:0]   Sel              ;
           	                               
2855       	assign Sel = Keep ? GntReg : Gnt;
           	                  <font color = "red">-1-</font>  
           	                  <font color = "red">==></font>  
           	                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2833       	reg  [1:0]   GntReg           ;
           	<font color = "green">-1-</font>                               
2834       	wire [107:0] Int_0_Data       ;
           <font color = "green">	==></font>
2835       	wire         Int_0_Head       ;
           	<font color = "red">-2-</font>                               
2836       	wire         Int_0_Lock       ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2855       	assign Sel = Keep ? GntReg : Gnt;
           	<font color = "green">-1-</font>                                 
2856       	assign Int_0_Rdy = Sel [0] & Tx_Rdy;
           <font color = "green">	==></font>
2857       	rsnoc_z_H_R_U_P_N_9c3a7914_A1080111 un9c3a7914(
           	<font color = "red">-2-</font>                                               
2858       		.Rx_Data( Rx_0_Data )
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_164638'>
<a name="inst_tag_164638_Line"></a>
<b>Line Coverage for Instance : <a href="mod480.html#inst_tag_164638" >config_ss_tb.DUT.flexnoc.sram_axi_s0_T_main.TransportToGeneric.If.Im</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>8</td><td>6</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2833</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2855</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
2832                    	wire         Free             ;
2833       1/1          	reg  [1:0]   GntReg           ;
2834       1/1          	wire [107:0] Int_0_Data       ;
2835       1/1          	wire         Int_0_Head       ;
2836       <font color = "red">0/1     ==>  	wire         Int_0_Lock       ;</font>
                        MISSING_ELSE
2837                    	wire         Int_0_Rdy        ;
2838                    	wire         Int_0_Tail       ;
2839                    	wire         Int_0_Vld        ;
2840                    	wire [107:0] Int_1_Data       ;
2841                    	wire         Int_1_Head       ;
2842                    	wire         Int_1_Lock       ;
2843                    	wire         Int_1_Rdy        ;
2844                    	wire         Int_1_Tail       ;
2845                    	wire         Int_1_Vld        ;
2846                    	wire [1:0]   IntReq           ;
2847                    	wire         Keep             ;
2848                    	reg          Lock             ;
2849                    	wire         LockSel          ;
2850                    	wire         PwrPipe_0_Idle   ;
2851                    	wire         PwrPipe_0_WakeUp ;
2852                    	wire         PwrPipe_1_Idle   ;
2853                    	wire         PwrPipe_1_WakeUp ;
2854                    	wire [1:0]   Sel              ;
2855       1/1          	assign Sel = Keep ? GntReg : Gnt;
2856       1/1          	assign Int_0_Rdy = Sel [0] &amp; Tx_Rdy;
2857       1/1          	rsnoc_z_H_R_U_P_N_9c3a7914_A1080111 un9c3a7914(
2858       <font color = "red">0/1     ==>  		.Rx_Data( Rx_0_Data )</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_164638_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod480.html#inst_tag_164638" >config_ss_tb.DUT.flexnoc.sram_axi_s0_T_main.TransportToGeneric.If.Im</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2779
 EXPRESSION (Keep ? GntReg : Gnt)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_164638_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod480.html#inst_tag_164638" >config_ss_tb.DUT.flexnoc.sram_axi_s0_T_main.TransportToGeneric.If.Im</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">53</td>
<td class="rt">2</td>
<td class="rt">3.77  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">1180</td>
<td class="rt">7</td>
<td class="rt">0.59  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">590</td>
<td class="rt">4</td>
<td class="rt">0.68  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">590</td>
<td class="rt">3</td>
<td class="rt">0.51  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">30</td>
<td class="rt">2</td>
<td class="rt">6.67  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">704</td>
<td class="rt">7</td>
<td class="rt">0.99  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">352</td>
<td class="rt">4</td>
<td class="rt">1.14  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">352</td>
<td class="rt">3</td>
<td class="rt">0.85  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">23</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">476</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">238</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">238</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gnt[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Req[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ReqArbIn[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxLock[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GntReg[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IntReq[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Keep</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>LockSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_164638_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod480.html#inst_tag_164638" >config_ss_tb.DUT.flexnoc.sram_axi_s0_T_main.TransportToGeneric.If.Im</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">5</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">2779</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2833</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2855</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2779       ,	Rx_0_Vld
            	        
2780       ,	Rx_1_Data
            	         
2781       ,	Rx_1_Head
            	         
2782       ,	Rx_1_Rdy
            	        
2783       ,	Rx_1_Tail
            	         
2784       ,	Rx_1_Vld
            	        
2785       ,	RxLock
            	      
2786       ,	Sys_Clk
            	       
2787       ,	Sys_Clk_ClkS
            	            
2788       ,	Sys_Clk_En
            	          
2789       ,	Sys_Clk_EnS
            	           
2790       ,	Sys_Clk_RetRstN
            	               
2791       ,	Sys_Clk_RstN
            	            
2792       ,	Sys_Clk_Tm
            	          
2793       ,	Sys_Pwr_Idle
            	            
2794       ,	Sys_Pwr_WakeUp
            	              
2795       ,	Tx_Data
            	       
2796       ,	Tx_Head
            	       
2797       ,	Tx_Rdy
            	      
2798       ,	Tx_Tail
            	       
2799       ,	Tx_Vld
            	      
2800       ,	Vld
            	   
2801       );
             
2802       	input  [1:0]   Gnt             ;
           	                                
2803       	output         Rdy             ;
           	                                
2804       	output [1:0]   Req             ;
           	                                
2805       	output [1:0]   ReqArbIn        ;
           	                                
2806       	input  [107:0] Rx_0_Data       ;
           	                                
2807       	input          Rx_0_Head       ;
           	                                
2808       	output         Rx_0_Rdy        ;
           	                                
2809       	input          Rx_0_Tail       ;
           	                                
2810       	input          Rx_0_Vld        ;
           	                                
2811       	input  [107:0] Rx_1_Data       ;
           	                                
2812       	input          Rx_1_Head       ;
           	                                
2813       	output         Rx_1_Rdy        ;
           	                                
2814       	input          Rx_1_Tail       ;
           	                                
2815       	input          Rx_1_Vld        ;
           	                                
2816       	input  [1:0]   RxLock          ;
           	                                
2817       	input          Sys_Clk         ;
           	                                
2818       	input          Sys_Clk_ClkS    ;
           	                                
2819       	input          Sys_Clk_En      ;
           	                                
2820       	input          Sys_Clk_EnS     ;
           	                                
2821       	input          Sys_Clk_RetRstN ;
           	                                
2822       	input          Sys_Clk_RstN    ;
           	                                
2823       	input          Sys_Clk_Tm      ;
           	                                
2824       	output         Sys_Pwr_Idle    ;
           	                                
2825       	output         Sys_Pwr_WakeUp  ;
           	                                
2826       	output [107:0] Tx_Data         ;
           	                                
2827       	output         Tx_Head         ;
           	                                
2828       	input          Tx_Rdy          ;
           	                                
2829       	output         Tx_Tail         ;
           	                                
2830       	output         Tx_Vld          ;
           	                                
2831       	input          Vld             ;
           	                                
2832       	wire         Free             ;
           	                               
2833       	reg  [1:0]   GntReg           ;
           	                               
2834       	wire [107:0] Int_0_Data       ;
           	                               
2835       	wire         Int_0_Head       ;
           	                               
2836       	wire         Int_0_Lock       ;
           	                               
2837       	wire         Int_0_Rdy        ;
           	                               
2838       	wire         Int_0_Tail       ;
           	                               
2839       	wire         Int_0_Vld        ;
           	                               
2840       	wire [107:0] Int_1_Data       ;
           	                               
2841       	wire         Int_1_Head       ;
           	                               
2842       	wire         Int_1_Lock       ;
           	                               
2843       	wire         Int_1_Rdy        ;
           	                               
2844       	wire         Int_1_Tail       ;
           	                               
2845       	wire         Int_1_Vld        ;
           	                               
2846       	wire [1:0]   IntReq           ;
           	                               
2847       	wire         Keep             ;
           	                               
2848       	reg          Lock             ;
           	                               
2849       	wire         LockSel          ;
           	                               
2850       	wire         PwrPipe_0_Idle   ;
           	                               
2851       	wire         PwrPipe_0_WakeUp ;
           	                               
2852       	wire         PwrPipe_1_Idle   ;
           	                               
2853       	wire         PwrPipe_1_WakeUp ;
           	                               
2854       	wire [1:0]   Sel              ;
           	                               
2855       	assign Sel = Keep ? GntReg : Gnt;
           	                  <font color = "red">-1-</font>  
           	                  <font color = "red">==></font>  
           	                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2833       	reg  [1:0]   GntReg           ;
           	<font color = "green">-1-</font>                               
2834       	wire [107:0] Int_0_Data       ;
           <font color = "green">	==></font>
2835       	wire         Int_0_Head       ;
           	<font color = "red">-2-</font>                               
2836       	wire         Int_0_Lock       ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2855       	assign Sel = Keep ? GntReg : Gnt;
           	<font color = "green">-1-</font>                                 
2856       	assign Int_0_Rdy = Sel [0] & Tx_Rdy;
           <font color = "green">	==></font>
2857       	rsnoc_z_H_R_U_P_N_9c3a7914_A1080111 un9c3a7914(
           	<font color = "red">-2-</font>                                               
2858       		.Rx_Data( Rx_0_Data )
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_164642'>
<a name="inst_tag_164642_Line"></a>
<b>Line Coverage for Instance : <a href="mod480.html#inst_tag_164642" >config_ss_tb.DUT.flexnoc.sram_axi_s2_T_main.TransportToGeneric.If.Im</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>8</td><td>6</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2833</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2855</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
2832                    	wire         Free             ;
2833       1/1          	reg  [1:0]   GntReg           ;
2834       1/1          	wire [107:0] Int_0_Data       ;
2835       1/1          	wire         Int_0_Head       ;
2836       <font color = "red">0/1     ==>  	wire         Int_0_Lock       ;</font>
                        MISSING_ELSE
2837                    	wire         Int_0_Rdy        ;
2838                    	wire         Int_0_Tail       ;
2839                    	wire         Int_0_Vld        ;
2840                    	wire [107:0] Int_1_Data       ;
2841                    	wire         Int_1_Head       ;
2842                    	wire         Int_1_Lock       ;
2843                    	wire         Int_1_Rdy        ;
2844                    	wire         Int_1_Tail       ;
2845                    	wire         Int_1_Vld        ;
2846                    	wire [1:0]   IntReq           ;
2847                    	wire         Keep             ;
2848                    	reg          Lock             ;
2849                    	wire         LockSel          ;
2850                    	wire         PwrPipe_0_Idle   ;
2851                    	wire         PwrPipe_0_WakeUp ;
2852                    	wire         PwrPipe_1_Idle   ;
2853                    	wire         PwrPipe_1_WakeUp ;
2854                    	wire [1:0]   Sel              ;
2855       1/1          	assign Sel = Keep ? GntReg : Gnt;
2856       1/1          	assign Int_0_Rdy = Sel [0] &amp; Tx_Rdy;
2857       1/1          	rsnoc_z_H_R_U_P_N_9c3a7914_A1080111 un9c3a7914(
2858       <font color = "red">0/1     ==>  		.Rx_Data( Rx_0_Data )</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_164642_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod480.html#inst_tag_164642" >config_ss_tb.DUT.flexnoc.sram_axi_s2_T_main.TransportToGeneric.If.Im</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2779
 EXPRESSION (Keep ? GntReg : Gnt)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_164642_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod480.html#inst_tag_164642" >config_ss_tb.DUT.flexnoc.sram_axi_s2_T_main.TransportToGeneric.If.Im</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">53</td>
<td class="rt">2</td>
<td class="rt">3.77  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">1180</td>
<td class="rt">7</td>
<td class="rt">0.59  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">590</td>
<td class="rt">4</td>
<td class="rt">0.68  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">590</td>
<td class="rt">3</td>
<td class="rt">0.51  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">30</td>
<td class="rt">2</td>
<td class="rt">6.67  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">704</td>
<td class="rt">7</td>
<td class="rt">0.99  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">352</td>
<td class="rt">4</td>
<td class="rt">1.14  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">352</td>
<td class="rt">3</td>
<td class="rt">0.85  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">23</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">476</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">238</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">238</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gnt[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Req[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ReqArbIn[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxLock[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GntReg[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IntReq[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Keep</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>LockSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_164642_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod480.html#inst_tag_164642" >config_ss_tb.DUT.flexnoc.sram_axi_s2_T_main.TransportToGeneric.If.Im</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">5</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">2779</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2833</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2855</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2779       ,	Rx_0_Vld
            	        
2780       ,	Rx_1_Data
            	         
2781       ,	Rx_1_Head
            	         
2782       ,	Rx_1_Rdy
            	        
2783       ,	Rx_1_Tail
            	         
2784       ,	Rx_1_Vld
            	        
2785       ,	RxLock
            	      
2786       ,	Sys_Clk
            	       
2787       ,	Sys_Clk_ClkS
            	            
2788       ,	Sys_Clk_En
            	          
2789       ,	Sys_Clk_EnS
            	           
2790       ,	Sys_Clk_RetRstN
            	               
2791       ,	Sys_Clk_RstN
            	            
2792       ,	Sys_Clk_Tm
            	          
2793       ,	Sys_Pwr_Idle
            	            
2794       ,	Sys_Pwr_WakeUp
            	              
2795       ,	Tx_Data
            	       
2796       ,	Tx_Head
            	       
2797       ,	Tx_Rdy
            	      
2798       ,	Tx_Tail
            	       
2799       ,	Tx_Vld
            	      
2800       ,	Vld
            	   
2801       );
             
2802       	input  [1:0]   Gnt             ;
           	                                
2803       	output         Rdy             ;
           	                                
2804       	output [1:0]   Req             ;
           	                                
2805       	output [1:0]   ReqArbIn        ;
           	                                
2806       	input  [107:0] Rx_0_Data       ;
           	                                
2807       	input          Rx_0_Head       ;
           	                                
2808       	output         Rx_0_Rdy        ;
           	                                
2809       	input          Rx_0_Tail       ;
           	                                
2810       	input          Rx_0_Vld        ;
           	                                
2811       	input  [107:0] Rx_1_Data       ;
           	                                
2812       	input          Rx_1_Head       ;
           	                                
2813       	output         Rx_1_Rdy        ;
           	                                
2814       	input          Rx_1_Tail       ;
           	                                
2815       	input          Rx_1_Vld        ;
           	                                
2816       	input  [1:0]   RxLock          ;
           	                                
2817       	input          Sys_Clk         ;
           	                                
2818       	input          Sys_Clk_ClkS    ;
           	                                
2819       	input          Sys_Clk_En      ;
           	                                
2820       	input          Sys_Clk_EnS     ;
           	                                
2821       	input          Sys_Clk_RetRstN ;
           	                                
2822       	input          Sys_Clk_RstN    ;
           	                                
2823       	input          Sys_Clk_Tm      ;
           	                                
2824       	output         Sys_Pwr_Idle    ;
           	                                
2825       	output         Sys_Pwr_WakeUp  ;
           	                                
2826       	output [107:0] Tx_Data         ;
           	                                
2827       	output         Tx_Head         ;
           	                                
2828       	input          Tx_Rdy          ;
           	                                
2829       	output         Tx_Tail         ;
           	                                
2830       	output         Tx_Vld          ;
           	                                
2831       	input          Vld             ;
           	                                
2832       	wire         Free             ;
           	                               
2833       	reg  [1:0]   GntReg           ;
           	                               
2834       	wire [107:0] Int_0_Data       ;
           	                               
2835       	wire         Int_0_Head       ;
           	                               
2836       	wire         Int_0_Lock       ;
           	                               
2837       	wire         Int_0_Rdy        ;
           	                               
2838       	wire         Int_0_Tail       ;
           	                               
2839       	wire         Int_0_Vld        ;
           	                               
2840       	wire [107:0] Int_1_Data       ;
           	                               
2841       	wire         Int_1_Head       ;
           	                               
2842       	wire         Int_1_Lock       ;
           	                               
2843       	wire         Int_1_Rdy        ;
           	                               
2844       	wire         Int_1_Tail       ;
           	                               
2845       	wire         Int_1_Vld        ;
           	                               
2846       	wire [1:0]   IntReq           ;
           	                               
2847       	wire         Keep             ;
           	                               
2848       	reg          Lock             ;
           	                               
2849       	wire         LockSel          ;
           	                               
2850       	wire         PwrPipe_0_Idle   ;
           	                               
2851       	wire         PwrPipe_0_WakeUp ;
           	                               
2852       	wire         PwrPipe_1_Idle   ;
           	                               
2853       	wire         PwrPipe_1_WakeUp ;
           	                               
2854       	wire [1:0]   Sel              ;
           	                               
2855       	assign Sel = Keep ? GntReg : Gnt;
           	                  <font color = "red">-1-</font>  
           	                  <font color = "red">==></font>  
           	                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2833       	reg  [1:0]   GntReg           ;
           	<font color = "green">-1-</font>                               
2834       	wire [107:0] Int_0_Data       ;
           <font color = "green">	==></font>
2835       	wire         Int_0_Head       ;
           	<font color = "red">-2-</font>                               
2836       	wire         Int_0_Lock       ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2855       	assign Sel = Keep ? GntReg : Gnt;
           	<font color = "green">-1-</font>                                 
2856       	assign Int_0_Rdy = Sel [0] & Tx_Rdy;
           <font color = "green">	==></font>
2857       	rsnoc_z_H_R_U_P_N_9c3a7914_A1080111 un9c3a7914(
           	<font color = "red">-2-</font>                                               
2858       		.Rx_Data( Rx_0_Data )
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_164643'>
<a name="inst_tag_164643_Line"></a>
<b>Line Coverage for Instance : <a href="mod480.html#inst_tag_164643" >config_ss_tb.DUT.flexnoc.sram_axi_s1_T_main.TransportToGeneric.If.Im</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>8</td><td>6</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2833</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2855</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
2832                    	wire         Free             ;
2833       1/1          	reg  [1:0]   GntReg           ;
2834       1/1          	wire [107:0] Int_0_Data       ;
2835       1/1          	wire         Int_0_Head       ;
2836       <font color = "red">0/1     ==>  	wire         Int_0_Lock       ;</font>
                        MISSING_ELSE
2837                    	wire         Int_0_Rdy        ;
2838                    	wire         Int_0_Tail       ;
2839                    	wire         Int_0_Vld        ;
2840                    	wire [107:0] Int_1_Data       ;
2841                    	wire         Int_1_Head       ;
2842                    	wire         Int_1_Lock       ;
2843                    	wire         Int_1_Rdy        ;
2844                    	wire         Int_1_Tail       ;
2845                    	wire         Int_1_Vld        ;
2846                    	wire [1:0]   IntReq           ;
2847                    	wire         Keep             ;
2848                    	reg          Lock             ;
2849                    	wire         LockSel          ;
2850                    	wire         PwrPipe_0_Idle   ;
2851                    	wire         PwrPipe_0_WakeUp ;
2852                    	wire         PwrPipe_1_Idle   ;
2853                    	wire         PwrPipe_1_WakeUp ;
2854                    	wire [1:0]   Sel              ;
2855       1/1          	assign Sel = Keep ? GntReg : Gnt;
2856       1/1          	assign Int_0_Rdy = Sel [0] &amp; Tx_Rdy;
2857       1/1          	rsnoc_z_H_R_U_P_N_9c3a7914_A1080111 un9c3a7914(
2858       <font color = "red">0/1     ==>  		.Rx_Data( Rx_0_Data )</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_164643_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod480.html#inst_tag_164643" >config_ss_tb.DUT.flexnoc.sram_axi_s1_T_main.TransportToGeneric.If.Im</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2779
 EXPRESSION (Keep ? GntReg : Gnt)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_164643_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod480.html#inst_tag_164643" >config_ss_tb.DUT.flexnoc.sram_axi_s1_T_main.TransportToGeneric.If.Im</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">53</td>
<td class="rt">2</td>
<td class="rt">3.77  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">1180</td>
<td class="rt">7</td>
<td class="rt">0.59  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">590</td>
<td class="rt">4</td>
<td class="rt">0.68  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">590</td>
<td class="rt">3</td>
<td class="rt">0.51  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">30</td>
<td class="rt">2</td>
<td class="rt">6.67  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">704</td>
<td class="rt">7</td>
<td class="rt">0.99  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">352</td>
<td class="rt">4</td>
<td class="rt">1.14  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">352</td>
<td class="rt">3</td>
<td class="rt">0.85  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">23</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">476</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">238</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">238</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gnt[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Req[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ReqArbIn[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxLock[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GntReg[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IntReq[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Keep</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>LockSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_164643_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod480.html#inst_tag_164643" >config_ss_tb.DUT.flexnoc.sram_axi_s1_T_main.TransportToGeneric.If.Im</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">5</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">2779</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2833</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2855</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2779       ,	Rx_0_Vld
            	        
2780       ,	Rx_1_Data
            	         
2781       ,	Rx_1_Head
            	         
2782       ,	Rx_1_Rdy
            	        
2783       ,	Rx_1_Tail
            	         
2784       ,	Rx_1_Vld
            	        
2785       ,	RxLock
            	      
2786       ,	Sys_Clk
            	       
2787       ,	Sys_Clk_ClkS
            	            
2788       ,	Sys_Clk_En
            	          
2789       ,	Sys_Clk_EnS
            	           
2790       ,	Sys_Clk_RetRstN
            	               
2791       ,	Sys_Clk_RstN
            	            
2792       ,	Sys_Clk_Tm
            	          
2793       ,	Sys_Pwr_Idle
            	            
2794       ,	Sys_Pwr_WakeUp
            	              
2795       ,	Tx_Data
            	       
2796       ,	Tx_Head
            	       
2797       ,	Tx_Rdy
            	      
2798       ,	Tx_Tail
            	       
2799       ,	Tx_Vld
            	      
2800       ,	Vld
            	   
2801       );
             
2802       	input  [1:0]   Gnt             ;
           	                                
2803       	output         Rdy             ;
           	                                
2804       	output [1:0]   Req             ;
           	                                
2805       	output [1:0]   ReqArbIn        ;
           	                                
2806       	input  [107:0] Rx_0_Data       ;
           	                                
2807       	input          Rx_0_Head       ;
           	                                
2808       	output         Rx_0_Rdy        ;
           	                                
2809       	input          Rx_0_Tail       ;
           	                                
2810       	input          Rx_0_Vld        ;
           	                                
2811       	input  [107:0] Rx_1_Data       ;
           	                                
2812       	input          Rx_1_Head       ;
           	                                
2813       	output         Rx_1_Rdy        ;
           	                                
2814       	input          Rx_1_Tail       ;
           	                                
2815       	input          Rx_1_Vld        ;
           	                                
2816       	input  [1:0]   RxLock          ;
           	                                
2817       	input          Sys_Clk         ;
           	                                
2818       	input          Sys_Clk_ClkS    ;
           	                                
2819       	input          Sys_Clk_En      ;
           	                                
2820       	input          Sys_Clk_EnS     ;
           	                                
2821       	input          Sys_Clk_RetRstN ;
           	                                
2822       	input          Sys_Clk_RstN    ;
           	                                
2823       	input          Sys_Clk_Tm      ;
           	                                
2824       	output         Sys_Pwr_Idle    ;
           	                                
2825       	output         Sys_Pwr_WakeUp  ;
           	                                
2826       	output [107:0] Tx_Data         ;
           	                                
2827       	output         Tx_Head         ;
           	                                
2828       	input          Tx_Rdy          ;
           	                                
2829       	output         Tx_Tail         ;
           	                                
2830       	output         Tx_Vld          ;
           	                                
2831       	input          Vld             ;
           	                                
2832       	wire         Free             ;
           	                               
2833       	reg  [1:0]   GntReg           ;
           	                               
2834       	wire [107:0] Int_0_Data       ;
           	                               
2835       	wire         Int_0_Head       ;
           	                               
2836       	wire         Int_0_Lock       ;
           	                               
2837       	wire         Int_0_Rdy        ;
           	                               
2838       	wire         Int_0_Tail       ;
           	                               
2839       	wire         Int_0_Vld        ;
           	                               
2840       	wire [107:0] Int_1_Data       ;
           	                               
2841       	wire         Int_1_Head       ;
           	                               
2842       	wire         Int_1_Lock       ;
           	                               
2843       	wire         Int_1_Rdy        ;
           	                               
2844       	wire         Int_1_Tail       ;
           	                               
2845       	wire         Int_1_Vld        ;
           	                               
2846       	wire [1:0]   IntReq           ;
           	                               
2847       	wire         Keep             ;
           	                               
2848       	reg          Lock             ;
           	                               
2849       	wire         LockSel          ;
           	                               
2850       	wire         PwrPipe_0_Idle   ;
           	                               
2851       	wire         PwrPipe_0_WakeUp ;
           	                               
2852       	wire         PwrPipe_1_Idle   ;
           	                               
2853       	wire         PwrPipe_1_WakeUp ;
           	                               
2854       	wire [1:0]   Sel              ;
           	                               
2855       	assign Sel = Keep ? GntReg : Gnt;
           	                  <font color = "red">-1-</font>  
           	                  <font color = "red">==></font>  
           	                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2833       	reg  [1:0]   GntReg           ;
           	<font color = "green">-1-</font>                               
2834       	wire [107:0] Int_0_Data       ;
           <font color = "green">	==></font>
2835       	wire         Int_0_Head       ;
           	<font color = "red">-2-</font>                               
2836       	wire         Int_0_Lock       ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2855       	assign Sel = Keep ? GntReg : Gnt;
           	<font color = "green">-1-</font>                                 
2856       	assign Int_0_Rdy = Sel [0] & Tx_Rdy;
           <font color = "green">	==></font>
2857       	rsnoc_z_H_R_U_P_N_9c3a7914_A1080111 un9c3a7914(
           	<font color = "red">-2-</font>                                               
2858       		.Rx_Data( Rx_0_Data )
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_164641'>
<a name="inst_tag_164641_Line"></a>
<b>Line Coverage for Instance : <a href="mod480.html#inst_tag_164641" >config_ss_tb.DUT.flexnoc.fpga_ahb_s0_T_main.TransportToGeneric.If.Im</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>8</td><td>6</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2833</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2855</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
2832                    	wire         Free             ;
2833       1/1          	reg  [1:0]   GntReg           ;
2834       1/1          	wire [107:0] Int_0_Data       ;
2835       1/1          	wire         Int_0_Head       ;
2836       <font color = "red">0/1     ==>  	wire         Int_0_Lock       ;</font>
                        MISSING_ELSE
2837                    	wire         Int_0_Rdy        ;
2838                    	wire         Int_0_Tail       ;
2839                    	wire         Int_0_Vld        ;
2840                    	wire [107:0] Int_1_Data       ;
2841                    	wire         Int_1_Head       ;
2842                    	wire         Int_1_Lock       ;
2843                    	wire         Int_1_Rdy        ;
2844                    	wire         Int_1_Tail       ;
2845                    	wire         Int_1_Vld        ;
2846                    	wire [1:0]   IntReq           ;
2847                    	wire         Keep             ;
2848                    	reg          Lock             ;
2849                    	wire         LockSel          ;
2850                    	wire         PwrPipe_0_Idle   ;
2851                    	wire         PwrPipe_0_WakeUp ;
2852                    	wire         PwrPipe_1_Idle   ;
2853                    	wire         PwrPipe_1_WakeUp ;
2854                    	wire [1:0]   Sel              ;
2855       1/1          	assign Sel = Keep ? GntReg : Gnt;
2856       1/1          	assign Int_0_Rdy = Sel [0] &amp; Tx_Rdy;
2857       1/1          	rsnoc_z_H_R_U_P_N_9c3a7914_A1080111 un9c3a7914(
2858       <font color = "red">0/1     ==>  		.Rx_Data( Rx_0_Data )</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_164641_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod480.html#inst_tag_164641" >config_ss_tb.DUT.flexnoc.fpga_ahb_s0_T_main.TransportToGeneric.If.Im</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2779
 EXPRESSION (Keep ? GntReg : Gnt)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_164641_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod480.html#inst_tag_164641" >config_ss_tb.DUT.flexnoc.fpga_ahb_s0_T_main.TransportToGeneric.If.Im</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">53</td>
<td class="rt">2</td>
<td class="rt">3.77  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">1180</td>
<td class="rt">8</td>
<td class="rt">0.68  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">590</td>
<td class="rt">5</td>
<td class="rt">0.85  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">590</td>
<td class="rt">3</td>
<td class="rt">0.51  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">30</td>
<td class="rt">2</td>
<td class="rt">6.67  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">704</td>
<td class="rt">8</td>
<td class="rt">1.14  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">352</td>
<td class="rt">5</td>
<td class="rt">1.42  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">352</td>
<td class="rt">3</td>
<td class="rt">0.85  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">23</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">476</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">238</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">238</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gnt[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Req[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ReqArbIn[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxLock[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GntReg[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IntReq[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Keep</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>LockSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_164641_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod480.html#inst_tag_164641" >config_ss_tb.DUT.flexnoc.fpga_ahb_s0_T_main.TransportToGeneric.If.Im</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">5</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">2779</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2833</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2855</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2779       ,	Rx_0_Vld
            	        
2780       ,	Rx_1_Data
            	         
2781       ,	Rx_1_Head
            	         
2782       ,	Rx_1_Rdy
            	        
2783       ,	Rx_1_Tail
            	         
2784       ,	Rx_1_Vld
            	        
2785       ,	RxLock
            	      
2786       ,	Sys_Clk
            	       
2787       ,	Sys_Clk_ClkS
            	            
2788       ,	Sys_Clk_En
            	          
2789       ,	Sys_Clk_EnS
            	           
2790       ,	Sys_Clk_RetRstN
            	               
2791       ,	Sys_Clk_RstN
            	            
2792       ,	Sys_Clk_Tm
            	          
2793       ,	Sys_Pwr_Idle
            	            
2794       ,	Sys_Pwr_WakeUp
            	              
2795       ,	Tx_Data
            	       
2796       ,	Tx_Head
            	       
2797       ,	Tx_Rdy
            	      
2798       ,	Tx_Tail
            	       
2799       ,	Tx_Vld
            	      
2800       ,	Vld
            	   
2801       );
             
2802       	input  [1:0]   Gnt             ;
           	                                
2803       	output         Rdy             ;
           	                                
2804       	output [1:0]   Req             ;
           	                                
2805       	output [1:0]   ReqArbIn        ;
           	                                
2806       	input  [107:0] Rx_0_Data       ;
           	                                
2807       	input          Rx_0_Head       ;
           	                                
2808       	output         Rx_0_Rdy        ;
           	                                
2809       	input          Rx_0_Tail       ;
           	                                
2810       	input          Rx_0_Vld        ;
           	                                
2811       	input  [107:0] Rx_1_Data       ;
           	                                
2812       	input          Rx_1_Head       ;
           	                                
2813       	output         Rx_1_Rdy        ;
           	                                
2814       	input          Rx_1_Tail       ;
           	                                
2815       	input          Rx_1_Vld        ;
           	                                
2816       	input  [1:0]   RxLock          ;
           	                                
2817       	input          Sys_Clk         ;
           	                                
2818       	input          Sys_Clk_ClkS    ;
           	                                
2819       	input          Sys_Clk_En      ;
           	                                
2820       	input          Sys_Clk_EnS     ;
           	                                
2821       	input          Sys_Clk_RetRstN ;
           	                                
2822       	input          Sys_Clk_RstN    ;
           	                                
2823       	input          Sys_Clk_Tm      ;
           	                                
2824       	output         Sys_Pwr_Idle    ;
           	                                
2825       	output         Sys_Pwr_WakeUp  ;
           	                                
2826       	output [107:0] Tx_Data         ;
           	                                
2827       	output         Tx_Head         ;
           	                                
2828       	input          Tx_Rdy          ;
           	                                
2829       	output         Tx_Tail         ;
           	                                
2830       	output         Tx_Vld          ;
           	                                
2831       	input          Vld             ;
           	                                
2832       	wire         Free             ;
           	                               
2833       	reg  [1:0]   GntReg           ;
           	                               
2834       	wire [107:0] Int_0_Data       ;
           	                               
2835       	wire         Int_0_Head       ;
           	                               
2836       	wire         Int_0_Lock       ;
           	                               
2837       	wire         Int_0_Rdy        ;
           	                               
2838       	wire         Int_0_Tail       ;
           	                               
2839       	wire         Int_0_Vld        ;
           	                               
2840       	wire [107:0] Int_1_Data       ;
           	                               
2841       	wire         Int_1_Head       ;
           	                               
2842       	wire         Int_1_Lock       ;
           	                               
2843       	wire         Int_1_Rdy        ;
           	                               
2844       	wire         Int_1_Tail       ;
           	                               
2845       	wire         Int_1_Vld        ;
           	                               
2846       	wire [1:0]   IntReq           ;
           	                               
2847       	wire         Keep             ;
           	                               
2848       	reg          Lock             ;
           	                               
2849       	wire         LockSel          ;
           	                               
2850       	wire         PwrPipe_0_Idle   ;
           	                               
2851       	wire         PwrPipe_0_WakeUp ;
           	                               
2852       	wire         PwrPipe_1_Idle   ;
           	                               
2853       	wire         PwrPipe_1_WakeUp ;
           	                               
2854       	wire [1:0]   Sel              ;
           	                               
2855       	assign Sel = Keep ? GntReg : Gnt;
           	                  <font color = "red">-1-</font>  
           	                  <font color = "red">==></font>  
           	                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2833       	reg  [1:0]   GntReg           ;
           	<font color = "green">-1-</font>                               
2834       	wire [107:0] Int_0_Data       ;
           <font color = "green">	==></font>
2835       	wire         Int_0_Head       ;
           	<font color = "red">-2-</font>                               
2836       	wire         Int_0_Lock       ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2855       	assign Sel = Keep ? GntReg : Gnt;
           	<font color = "green">-1-</font>                                 
2856       	assign Int_0_Rdy = Sel [0] & Tx_Rdy;
           <font color = "green">	==></font>
2857       	rsnoc_z_H_R_U_P_N_9c3a7914_A1080111 un9c3a7914(
           	<font color = "red">-2-</font>                                               
2858       		.Rx_Data( Rx_0_Data )
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_164632'>
<a name="inst_tag_164632_Line"></a>
<b>Line Coverage for Instance : <a href="mod480.html#inst_tag_164632" >config_ss_tb.DUT.flexnoc.SPI_ahb_s0_T_main.TransportToGeneric.If.Im</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>8</td><td>6</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2833</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2855</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
2832                    	wire         Free             ;
2833       1/1          	reg  [1:0]   GntReg           ;
2834       1/1          	wire [107:0] Int_0_Data       ;
2835       1/1          	wire         Int_0_Head       ;
2836       <font color = "red">0/1     ==>  	wire         Int_0_Lock       ;</font>
                        MISSING_ELSE
2837                    	wire         Int_0_Rdy        ;
2838                    	wire         Int_0_Tail       ;
2839                    	wire         Int_0_Vld        ;
2840                    	wire [107:0] Int_1_Data       ;
2841                    	wire         Int_1_Head       ;
2842                    	wire         Int_1_Lock       ;
2843                    	wire         Int_1_Rdy        ;
2844                    	wire         Int_1_Tail       ;
2845                    	wire         Int_1_Vld        ;
2846                    	wire [1:0]   IntReq           ;
2847                    	wire         Keep             ;
2848                    	reg          Lock             ;
2849                    	wire         LockSel          ;
2850                    	wire         PwrPipe_0_Idle   ;
2851                    	wire         PwrPipe_0_WakeUp ;
2852                    	wire         PwrPipe_1_Idle   ;
2853                    	wire         PwrPipe_1_WakeUp ;
2854                    	wire [1:0]   Sel              ;
2855       1/1          	assign Sel = Keep ? GntReg : Gnt;
2856       1/1          	assign Int_0_Rdy = Sel [0] &amp; Tx_Rdy;
2857       1/1          	rsnoc_z_H_R_U_P_N_9c3a7914_A1080111 un9c3a7914(
2858       <font color = "red">0/1     ==>  		.Rx_Data( Rx_0_Data )</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_164632_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod480.html#inst_tag_164632" >config_ss_tb.DUT.flexnoc.SPI_ahb_s0_T_main.TransportToGeneric.If.Im</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2779
 EXPRESSION (Keep ? GntReg : Gnt)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_164632_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod480.html#inst_tag_164632" >config_ss_tb.DUT.flexnoc.SPI_ahb_s0_T_main.TransportToGeneric.If.Im</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">53</td>
<td class="rt">4</td>
<td class="rt">7.55  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">1180</td>
<td class="rt">10</td>
<td class="rt">0.85  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">590</td>
<td class="rt">6</td>
<td class="rt">1.02  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">590</td>
<td class="rt">4</td>
<td class="rt">0.68  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">30</td>
<td class="rt">4</td>
<td class="rt">13.33 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">704</td>
<td class="rt">10</td>
<td class="rt">1.42  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">352</td>
<td class="rt">6</td>
<td class="rt">1.70  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">352</td>
<td class="rt">4</td>
<td class="rt">1.14  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">23</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">476</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">238</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">238</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gnt[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Req[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ReqArbIn[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxLock[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GntReg[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IntReq[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Keep</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>LockSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_164632_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod480.html#inst_tag_164632" >config_ss_tb.DUT.flexnoc.SPI_ahb_s0_T_main.TransportToGeneric.If.Im</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">5</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">2779</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2833</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2855</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2779       ,	Rx_0_Vld
            	        
2780       ,	Rx_1_Data
            	         
2781       ,	Rx_1_Head
            	         
2782       ,	Rx_1_Rdy
            	        
2783       ,	Rx_1_Tail
            	         
2784       ,	Rx_1_Vld
            	        
2785       ,	RxLock
            	      
2786       ,	Sys_Clk
            	       
2787       ,	Sys_Clk_ClkS
            	            
2788       ,	Sys_Clk_En
            	          
2789       ,	Sys_Clk_EnS
            	           
2790       ,	Sys_Clk_RetRstN
            	               
2791       ,	Sys_Clk_RstN
            	            
2792       ,	Sys_Clk_Tm
            	          
2793       ,	Sys_Pwr_Idle
            	            
2794       ,	Sys_Pwr_WakeUp
            	              
2795       ,	Tx_Data
            	       
2796       ,	Tx_Head
            	       
2797       ,	Tx_Rdy
            	      
2798       ,	Tx_Tail
            	       
2799       ,	Tx_Vld
            	      
2800       ,	Vld
            	   
2801       );
             
2802       	input  [1:0]   Gnt             ;
           	                                
2803       	output         Rdy             ;
           	                                
2804       	output [1:0]   Req             ;
           	                                
2805       	output [1:0]   ReqArbIn        ;
           	                                
2806       	input  [107:0] Rx_0_Data       ;
           	                                
2807       	input          Rx_0_Head       ;
           	                                
2808       	output         Rx_0_Rdy        ;
           	                                
2809       	input          Rx_0_Tail       ;
           	                                
2810       	input          Rx_0_Vld        ;
           	                                
2811       	input  [107:0] Rx_1_Data       ;
           	                                
2812       	input          Rx_1_Head       ;
           	                                
2813       	output         Rx_1_Rdy        ;
           	                                
2814       	input          Rx_1_Tail       ;
           	                                
2815       	input          Rx_1_Vld        ;
           	                                
2816       	input  [1:0]   RxLock          ;
           	                                
2817       	input          Sys_Clk         ;
           	                                
2818       	input          Sys_Clk_ClkS    ;
           	                                
2819       	input          Sys_Clk_En      ;
           	                                
2820       	input          Sys_Clk_EnS     ;
           	                                
2821       	input          Sys_Clk_RetRstN ;
           	                                
2822       	input          Sys_Clk_RstN    ;
           	                                
2823       	input          Sys_Clk_Tm      ;
           	                                
2824       	output         Sys_Pwr_Idle    ;
           	                                
2825       	output         Sys_Pwr_WakeUp  ;
           	                                
2826       	output [107:0] Tx_Data         ;
           	                                
2827       	output         Tx_Head         ;
           	                                
2828       	input          Tx_Rdy          ;
           	                                
2829       	output         Tx_Tail         ;
           	                                
2830       	output         Tx_Vld          ;
           	                                
2831       	input          Vld             ;
           	                                
2832       	wire         Free             ;
           	                               
2833       	reg  [1:0]   GntReg           ;
           	                               
2834       	wire [107:0] Int_0_Data       ;
           	                               
2835       	wire         Int_0_Head       ;
           	                               
2836       	wire         Int_0_Lock       ;
           	                               
2837       	wire         Int_0_Rdy        ;
           	                               
2838       	wire         Int_0_Tail       ;
           	                               
2839       	wire         Int_0_Vld        ;
           	                               
2840       	wire [107:0] Int_1_Data       ;
           	                               
2841       	wire         Int_1_Head       ;
           	                               
2842       	wire         Int_1_Lock       ;
           	                               
2843       	wire         Int_1_Rdy        ;
           	                               
2844       	wire         Int_1_Tail       ;
           	                               
2845       	wire         Int_1_Vld        ;
           	                               
2846       	wire [1:0]   IntReq           ;
           	                               
2847       	wire         Keep             ;
           	                               
2848       	reg          Lock             ;
           	                               
2849       	wire         LockSel          ;
           	                               
2850       	wire         PwrPipe_0_Idle   ;
           	                               
2851       	wire         PwrPipe_0_WakeUp ;
           	                               
2852       	wire         PwrPipe_1_Idle   ;
           	                               
2853       	wire         PwrPipe_1_WakeUp ;
           	                               
2854       	wire [1:0]   Sel              ;
           	                               
2855       	assign Sel = Keep ? GntReg : Gnt;
           	                  <font color = "red">-1-</font>  
           	                  <font color = "red">==></font>  
           	                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2833       	reg  [1:0]   GntReg           ;
           	<font color = "green">-1-</font>                               
2834       	wire [107:0] Int_0_Data       ;
           <font color = "green">	==></font>
2835       	wire         Int_0_Head       ;
           	<font color = "red">-2-</font>                               
2836       	wire         Int_0_Lock       ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2855       	assign Sel = Keep ? GntReg : Gnt;
           	<font color = "green">-1-</font>                                 
2856       	assign Int_0_Rdy = Sel [0] & Tx_Rdy;
           <font color = "green">	==></font>
2857       	rsnoc_z_H_R_U_P_N_9c3a7914_A1080111 un9c3a7914(
           	<font color = "red">-2-</font>                                               
2858       		.Rx_Data( Rx_0_Data )
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_164633'>
<a name="inst_tag_164633_Line"></a>
<b>Line Coverage for Instance : <a href="mod480.html#inst_tag_164633" >config_ss_tb.DUT.flexnoc.SPI_mem_ahb_T_main.TransportToGeneric.If.Im</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>8</td><td>6</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2833</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2855</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
2832                    	wire         Free             ;
2833       1/1          	reg  [1:0]   GntReg           ;
2834       1/1          	wire [107:0] Int_0_Data       ;
2835       1/1          	wire         Int_0_Head       ;
2836       <font color = "red">0/1     ==>  	wire         Int_0_Lock       ;</font>
                        MISSING_ELSE
2837                    	wire         Int_0_Rdy        ;
2838                    	wire         Int_0_Tail       ;
2839                    	wire         Int_0_Vld        ;
2840                    	wire [107:0] Int_1_Data       ;
2841                    	wire         Int_1_Head       ;
2842                    	wire         Int_1_Lock       ;
2843                    	wire         Int_1_Rdy        ;
2844                    	wire         Int_1_Tail       ;
2845                    	wire         Int_1_Vld        ;
2846                    	wire [1:0]   IntReq           ;
2847                    	wire         Keep             ;
2848                    	reg          Lock             ;
2849                    	wire         LockSel          ;
2850                    	wire         PwrPipe_0_Idle   ;
2851                    	wire         PwrPipe_0_WakeUp ;
2852                    	wire         PwrPipe_1_Idle   ;
2853                    	wire         PwrPipe_1_WakeUp ;
2854                    	wire [1:0]   Sel              ;
2855       1/1          	assign Sel = Keep ? GntReg : Gnt;
2856       1/1          	assign Int_0_Rdy = Sel [0] &amp; Tx_Rdy;
2857       1/1          	rsnoc_z_H_R_U_P_N_9c3a7914_A1080111 un9c3a7914(
2858       <font color = "red">0/1     ==>  		.Rx_Data( Rx_0_Data )</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_164633_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod480.html#inst_tag_164633" >config_ss_tb.DUT.flexnoc.SPI_mem_ahb_T_main.TransportToGeneric.If.Im</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2779
 EXPRESSION (Keep ? GntReg : Gnt)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_164633_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod480.html#inst_tag_164633" >config_ss_tb.DUT.flexnoc.SPI_mem_ahb_T_main.TransportToGeneric.If.Im</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">53</td>
<td class="rt">4</td>
<td class="rt">7.55  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">1180</td>
<td class="rt">10</td>
<td class="rt">0.85  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">590</td>
<td class="rt">6</td>
<td class="rt">1.02  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">590</td>
<td class="rt">4</td>
<td class="rt">0.68  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">30</td>
<td class="rt">4</td>
<td class="rt">13.33 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">704</td>
<td class="rt">10</td>
<td class="rt">1.42  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">352</td>
<td class="rt">6</td>
<td class="rt">1.70  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">352</td>
<td class="rt">4</td>
<td class="rt">1.14  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">23</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">476</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">238</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">238</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gnt[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Req[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ReqArbIn[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxLock[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GntReg[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IntReq[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Keep</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>LockSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_164633_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod480.html#inst_tag_164633" >config_ss_tb.DUT.flexnoc.SPI_mem_ahb_T_main.TransportToGeneric.If.Im</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">5</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">2779</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2833</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2855</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2779       ,	Rx_0_Vld
            	        
2780       ,	Rx_1_Data
            	         
2781       ,	Rx_1_Head
            	         
2782       ,	Rx_1_Rdy
            	        
2783       ,	Rx_1_Tail
            	         
2784       ,	Rx_1_Vld
            	        
2785       ,	RxLock
            	      
2786       ,	Sys_Clk
            	       
2787       ,	Sys_Clk_ClkS
            	            
2788       ,	Sys_Clk_En
            	          
2789       ,	Sys_Clk_EnS
            	           
2790       ,	Sys_Clk_RetRstN
            	               
2791       ,	Sys_Clk_RstN
            	            
2792       ,	Sys_Clk_Tm
            	          
2793       ,	Sys_Pwr_Idle
            	            
2794       ,	Sys_Pwr_WakeUp
            	              
2795       ,	Tx_Data
            	       
2796       ,	Tx_Head
            	       
2797       ,	Tx_Rdy
            	      
2798       ,	Tx_Tail
            	       
2799       ,	Tx_Vld
            	      
2800       ,	Vld
            	   
2801       );
             
2802       	input  [1:0]   Gnt             ;
           	                                
2803       	output         Rdy             ;
           	                                
2804       	output [1:0]   Req             ;
           	                                
2805       	output [1:0]   ReqArbIn        ;
           	                                
2806       	input  [107:0] Rx_0_Data       ;
           	                                
2807       	input          Rx_0_Head       ;
           	                                
2808       	output         Rx_0_Rdy        ;
           	                                
2809       	input          Rx_0_Tail       ;
           	                                
2810       	input          Rx_0_Vld        ;
           	                                
2811       	input  [107:0] Rx_1_Data       ;
           	                                
2812       	input          Rx_1_Head       ;
           	                                
2813       	output         Rx_1_Rdy        ;
           	                                
2814       	input          Rx_1_Tail       ;
           	                                
2815       	input          Rx_1_Vld        ;
           	                                
2816       	input  [1:0]   RxLock          ;
           	                                
2817       	input          Sys_Clk         ;
           	                                
2818       	input          Sys_Clk_ClkS    ;
           	                                
2819       	input          Sys_Clk_En      ;
           	                                
2820       	input          Sys_Clk_EnS     ;
           	                                
2821       	input          Sys_Clk_RetRstN ;
           	                                
2822       	input          Sys_Clk_RstN    ;
           	                                
2823       	input          Sys_Clk_Tm      ;
           	                                
2824       	output         Sys_Pwr_Idle    ;
           	                                
2825       	output         Sys_Pwr_WakeUp  ;
           	                                
2826       	output [107:0] Tx_Data         ;
           	                                
2827       	output         Tx_Head         ;
           	                                
2828       	input          Tx_Rdy          ;
           	                                
2829       	output         Tx_Tail         ;
           	                                
2830       	output         Tx_Vld          ;
           	                                
2831       	input          Vld             ;
           	                                
2832       	wire         Free             ;
           	                               
2833       	reg  [1:0]   GntReg           ;
           	                               
2834       	wire [107:0] Int_0_Data       ;
           	                               
2835       	wire         Int_0_Head       ;
           	                               
2836       	wire         Int_0_Lock       ;
           	                               
2837       	wire         Int_0_Rdy        ;
           	                               
2838       	wire         Int_0_Tail       ;
           	                               
2839       	wire         Int_0_Vld        ;
           	                               
2840       	wire [107:0] Int_1_Data       ;
           	                               
2841       	wire         Int_1_Head       ;
           	                               
2842       	wire         Int_1_Lock       ;
           	                               
2843       	wire         Int_1_Rdy        ;
           	                               
2844       	wire         Int_1_Tail       ;
           	                               
2845       	wire         Int_1_Vld        ;
           	                               
2846       	wire [1:0]   IntReq           ;
           	                               
2847       	wire         Keep             ;
           	                               
2848       	reg          Lock             ;
           	                               
2849       	wire         LockSel          ;
           	                               
2850       	wire         PwrPipe_0_Idle   ;
           	                               
2851       	wire         PwrPipe_0_WakeUp ;
           	                               
2852       	wire         PwrPipe_1_Idle   ;
           	                               
2853       	wire         PwrPipe_1_WakeUp ;
           	                               
2854       	wire [1:0]   Sel              ;
           	                               
2855       	assign Sel = Keep ? GntReg : Gnt;
           	                  <font color = "red">-1-</font>  
           	                  <font color = "red">==></font>  
           	                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2833       	reg  [1:0]   GntReg           ;
           	<font color = "green">-1-</font>                               
2834       	wire [107:0] Int_0_Data       ;
           <font color = "green">	==></font>
2835       	wire         Int_0_Head       ;
           	<font color = "red">-2-</font>                               
2836       	wire         Int_0_Lock       ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2855       	assign Sel = Keep ? GntReg : Gnt;
           	<font color = "green">-1-</font>                                 
2856       	assign Int_0_Rdy = Sel [0] & Tx_Rdy;
           <font color = "green">	==></font>
2857       	rsnoc_z_H_R_U_P_N_9c3a7914_A1080111 un9c3a7914(
           	<font color = "red">-2-</font>                                               
2858       		.Rx_Data( Rx_0_Data )
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_164634'>
<a name="inst_tag_164634_Line"></a>
<b>Line Coverage for Instance : <a href="mod480.html#inst_tag_164634" >config_ss_tb.DUT.flexnoc.USB_axi_s0_T_main.TransportToGeneric.If.Im</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>8</td><td>6</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2833</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2855</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
2832                    	wire         Free             ;
2833       1/1          	reg  [1:0]   GntReg           ;
2834       1/1          	wire [107:0] Int_0_Data       ;
2835       1/1          	wire         Int_0_Head       ;
2836       <font color = "red">0/1     ==>  	wire         Int_0_Lock       ;</font>
                        MISSING_ELSE
2837                    	wire         Int_0_Rdy        ;
2838                    	wire         Int_0_Tail       ;
2839                    	wire         Int_0_Vld        ;
2840                    	wire [107:0] Int_1_Data       ;
2841                    	wire         Int_1_Head       ;
2842                    	wire         Int_1_Lock       ;
2843                    	wire         Int_1_Rdy        ;
2844                    	wire         Int_1_Tail       ;
2845                    	wire         Int_1_Vld        ;
2846                    	wire [1:0]   IntReq           ;
2847                    	wire         Keep             ;
2848                    	reg          Lock             ;
2849                    	wire         LockSel          ;
2850                    	wire         PwrPipe_0_Idle   ;
2851                    	wire         PwrPipe_0_WakeUp ;
2852                    	wire         PwrPipe_1_Idle   ;
2853                    	wire         PwrPipe_1_WakeUp ;
2854                    	wire [1:0]   Sel              ;
2855       1/1          	assign Sel = Keep ? GntReg : Gnt;
2856       1/1          	assign Int_0_Rdy = Sel [0] &amp; Tx_Rdy;
2857       1/1          	rsnoc_z_H_R_U_P_N_9c3a7914_A1080111 un9c3a7914(
2858       <font color = "red">0/1     ==>  		.Rx_Data( Rx_0_Data )</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_164634_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod480.html#inst_tag_164634" >config_ss_tb.DUT.flexnoc.USB_axi_s0_T_main.TransportToGeneric.If.Im</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2779
 EXPRESSION (Keep ? GntReg : Gnt)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_164634_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod480.html#inst_tag_164634" >config_ss_tb.DUT.flexnoc.USB_axi_s0_T_main.TransportToGeneric.If.Im</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">53</td>
<td class="rt">4</td>
<td class="rt">7.55  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">1180</td>
<td class="rt">10</td>
<td class="rt">0.85  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">590</td>
<td class="rt">6</td>
<td class="rt">1.02  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">590</td>
<td class="rt">4</td>
<td class="rt">0.68  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">30</td>
<td class="rt">4</td>
<td class="rt">13.33 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">704</td>
<td class="rt">10</td>
<td class="rt">1.42  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">352</td>
<td class="rt">6</td>
<td class="rt">1.70  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">352</td>
<td class="rt">4</td>
<td class="rt">1.14  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">23</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">476</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">238</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">238</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gnt[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Req[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ReqArbIn[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxLock[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GntReg[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IntReq[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Keep</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>LockSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_164634_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod480.html#inst_tag_164634" >config_ss_tb.DUT.flexnoc.USB_axi_s0_T_main.TransportToGeneric.If.Im</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">5</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">2779</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2833</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2855</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2779       ,	Rx_0_Vld
            	        
2780       ,	Rx_1_Data
            	         
2781       ,	Rx_1_Head
            	         
2782       ,	Rx_1_Rdy
            	        
2783       ,	Rx_1_Tail
            	         
2784       ,	Rx_1_Vld
            	        
2785       ,	RxLock
            	      
2786       ,	Sys_Clk
            	       
2787       ,	Sys_Clk_ClkS
            	            
2788       ,	Sys_Clk_En
            	          
2789       ,	Sys_Clk_EnS
            	           
2790       ,	Sys_Clk_RetRstN
            	               
2791       ,	Sys_Clk_RstN
            	            
2792       ,	Sys_Clk_Tm
            	          
2793       ,	Sys_Pwr_Idle
            	            
2794       ,	Sys_Pwr_WakeUp
            	              
2795       ,	Tx_Data
            	       
2796       ,	Tx_Head
            	       
2797       ,	Tx_Rdy
            	      
2798       ,	Tx_Tail
            	       
2799       ,	Tx_Vld
            	      
2800       ,	Vld
            	   
2801       );
             
2802       	input  [1:0]   Gnt             ;
           	                                
2803       	output         Rdy             ;
           	                                
2804       	output [1:0]   Req             ;
           	                                
2805       	output [1:0]   ReqArbIn        ;
           	                                
2806       	input  [107:0] Rx_0_Data       ;
           	                                
2807       	input          Rx_0_Head       ;
           	                                
2808       	output         Rx_0_Rdy        ;
           	                                
2809       	input          Rx_0_Tail       ;
           	                                
2810       	input          Rx_0_Vld        ;
           	                                
2811       	input  [107:0] Rx_1_Data       ;
           	                                
2812       	input          Rx_1_Head       ;
           	                                
2813       	output         Rx_1_Rdy        ;
           	                                
2814       	input          Rx_1_Tail       ;
           	                                
2815       	input          Rx_1_Vld        ;
           	                                
2816       	input  [1:0]   RxLock          ;
           	                                
2817       	input          Sys_Clk         ;
           	                                
2818       	input          Sys_Clk_ClkS    ;
           	                                
2819       	input          Sys_Clk_En      ;
           	                                
2820       	input          Sys_Clk_EnS     ;
           	                                
2821       	input          Sys_Clk_RetRstN ;
           	                                
2822       	input          Sys_Clk_RstN    ;
           	                                
2823       	input          Sys_Clk_Tm      ;
           	                                
2824       	output         Sys_Pwr_Idle    ;
           	                                
2825       	output         Sys_Pwr_WakeUp  ;
           	                                
2826       	output [107:0] Tx_Data         ;
           	                                
2827       	output         Tx_Head         ;
           	                                
2828       	input          Tx_Rdy          ;
           	                                
2829       	output         Tx_Tail         ;
           	                                
2830       	output         Tx_Vld          ;
           	                                
2831       	input          Vld             ;
           	                                
2832       	wire         Free             ;
           	                               
2833       	reg  [1:0]   GntReg           ;
           	                               
2834       	wire [107:0] Int_0_Data       ;
           	                               
2835       	wire         Int_0_Head       ;
           	                               
2836       	wire         Int_0_Lock       ;
           	                               
2837       	wire         Int_0_Rdy        ;
           	                               
2838       	wire         Int_0_Tail       ;
           	                               
2839       	wire         Int_0_Vld        ;
           	                               
2840       	wire [107:0] Int_1_Data       ;
           	                               
2841       	wire         Int_1_Head       ;
           	                               
2842       	wire         Int_1_Lock       ;
           	                               
2843       	wire         Int_1_Rdy        ;
           	                               
2844       	wire         Int_1_Tail       ;
           	                               
2845       	wire         Int_1_Vld        ;
           	                               
2846       	wire [1:0]   IntReq           ;
           	                               
2847       	wire         Keep             ;
           	                               
2848       	reg          Lock             ;
           	                               
2849       	wire         LockSel          ;
           	                               
2850       	wire         PwrPipe_0_Idle   ;
           	                               
2851       	wire         PwrPipe_0_WakeUp ;
           	                               
2852       	wire         PwrPipe_1_Idle   ;
           	                               
2853       	wire         PwrPipe_1_WakeUp ;
           	                               
2854       	wire [1:0]   Sel              ;
           	                               
2855       	assign Sel = Keep ? GntReg : Gnt;
           	                  <font color = "red">-1-</font>  
           	                  <font color = "red">==></font>  
           	                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2833       	reg  [1:0]   GntReg           ;
           	<font color = "green">-1-</font>                               
2834       	wire [107:0] Int_0_Data       ;
           <font color = "green">	==></font>
2835       	wire         Int_0_Head       ;
           	<font color = "red">-2-</font>                               
2836       	wire         Int_0_Lock       ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2855       	assign Sel = Keep ? GntReg : Gnt;
           	<font color = "green">-1-</font>                                 
2856       	assign Int_0_Rdy = Sel [0] & Tx_Rdy;
           <font color = "green">	==></font>
2857       	rsnoc_z_H_R_U_P_N_9c3a7914_A1080111 un9c3a7914(
           	<font color = "red">-2-</font>                                               
2858       		.Rx_Data( Rx_0_Data )
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_164635'>
<a name="inst_tag_164635_Line"></a>
<b>Line Coverage for Instance : <a href="mod480.html#inst_tag_164635" >config_ss_tb.DUT.flexnoc.ddr_axil_s0_T_main.TransportToGeneric.If.Im</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>8</td><td>6</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2833</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2855</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
2832                    	wire         Free             ;
2833       1/1          	reg  [1:0]   GntReg           ;
2834       1/1          	wire [107:0] Int_0_Data       ;
2835       1/1          	wire         Int_0_Head       ;
2836       <font color = "red">0/1     ==>  	wire         Int_0_Lock       ;</font>
                        MISSING_ELSE
2837                    	wire         Int_0_Rdy        ;
2838                    	wire         Int_0_Tail       ;
2839                    	wire         Int_0_Vld        ;
2840                    	wire [107:0] Int_1_Data       ;
2841                    	wire         Int_1_Head       ;
2842                    	wire         Int_1_Lock       ;
2843                    	wire         Int_1_Rdy        ;
2844                    	wire         Int_1_Tail       ;
2845                    	wire         Int_1_Vld        ;
2846                    	wire [1:0]   IntReq           ;
2847                    	wire         Keep             ;
2848                    	reg          Lock             ;
2849                    	wire         LockSel          ;
2850                    	wire         PwrPipe_0_Idle   ;
2851                    	wire         PwrPipe_0_WakeUp ;
2852                    	wire         PwrPipe_1_Idle   ;
2853                    	wire         PwrPipe_1_WakeUp ;
2854                    	wire [1:0]   Sel              ;
2855       1/1          	assign Sel = Keep ? GntReg : Gnt;
2856       1/1          	assign Int_0_Rdy = Sel [0] &amp; Tx_Rdy;
2857       1/1          	rsnoc_z_H_R_U_P_N_9c3a7914_A1080111 un9c3a7914(
2858       <font color = "red">0/1     ==>  		.Rx_Data( Rx_0_Data )</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_164635_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod480.html#inst_tag_164635" >config_ss_tb.DUT.flexnoc.ddr_axil_s0_T_main.TransportToGeneric.If.Im</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2779
 EXPRESSION (Keep ? GntReg : Gnt)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_164635_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod480.html#inst_tag_164635" >config_ss_tb.DUT.flexnoc.ddr_axil_s0_T_main.TransportToGeneric.If.Im</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">53</td>
<td class="rt">4</td>
<td class="rt">7.55  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">1180</td>
<td class="rt">10</td>
<td class="rt">0.85  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">590</td>
<td class="rt">6</td>
<td class="rt">1.02  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">590</td>
<td class="rt">4</td>
<td class="rt">0.68  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">30</td>
<td class="rt">4</td>
<td class="rt">13.33 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">704</td>
<td class="rt">10</td>
<td class="rt">1.42  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">352</td>
<td class="rt">6</td>
<td class="rt">1.70  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">352</td>
<td class="rt">4</td>
<td class="rt">1.14  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">23</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">476</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">238</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">238</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gnt[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Req[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ReqArbIn[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxLock[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GntReg[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IntReq[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Keep</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>LockSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_164635_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod480.html#inst_tag_164635" >config_ss_tb.DUT.flexnoc.ddr_axil_s0_T_main.TransportToGeneric.If.Im</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">5</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">2779</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2833</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2855</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2779       ,	Rx_0_Vld
            	        
2780       ,	Rx_1_Data
            	         
2781       ,	Rx_1_Head
            	         
2782       ,	Rx_1_Rdy
            	        
2783       ,	Rx_1_Tail
            	         
2784       ,	Rx_1_Vld
            	        
2785       ,	RxLock
            	      
2786       ,	Sys_Clk
            	       
2787       ,	Sys_Clk_ClkS
            	            
2788       ,	Sys_Clk_En
            	          
2789       ,	Sys_Clk_EnS
            	           
2790       ,	Sys_Clk_RetRstN
            	               
2791       ,	Sys_Clk_RstN
            	            
2792       ,	Sys_Clk_Tm
            	          
2793       ,	Sys_Pwr_Idle
            	            
2794       ,	Sys_Pwr_WakeUp
            	              
2795       ,	Tx_Data
            	       
2796       ,	Tx_Head
            	       
2797       ,	Tx_Rdy
            	      
2798       ,	Tx_Tail
            	       
2799       ,	Tx_Vld
            	      
2800       ,	Vld
            	   
2801       );
             
2802       	input  [1:0]   Gnt             ;
           	                                
2803       	output         Rdy             ;
           	                                
2804       	output [1:0]   Req             ;
           	                                
2805       	output [1:0]   ReqArbIn        ;
           	                                
2806       	input  [107:0] Rx_0_Data       ;
           	                                
2807       	input          Rx_0_Head       ;
           	                                
2808       	output         Rx_0_Rdy        ;
           	                                
2809       	input          Rx_0_Tail       ;
           	                                
2810       	input          Rx_0_Vld        ;
           	                                
2811       	input  [107:0] Rx_1_Data       ;
           	                                
2812       	input          Rx_1_Head       ;
           	                                
2813       	output         Rx_1_Rdy        ;
           	                                
2814       	input          Rx_1_Tail       ;
           	                                
2815       	input          Rx_1_Vld        ;
           	                                
2816       	input  [1:0]   RxLock          ;
           	                                
2817       	input          Sys_Clk         ;
           	                                
2818       	input          Sys_Clk_ClkS    ;
           	                                
2819       	input          Sys_Clk_En      ;
           	                                
2820       	input          Sys_Clk_EnS     ;
           	                                
2821       	input          Sys_Clk_RetRstN ;
           	                                
2822       	input          Sys_Clk_RstN    ;
           	                                
2823       	input          Sys_Clk_Tm      ;
           	                                
2824       	output         Sys_Pwr_Idle    ;
           	                                
2825       	output         Sys_Pwr_WakeUp  ;
           	                                
2826       	output [107:0] Tx_Data         ;
           	                                
2827       	output         Tx_Head         ;
           	                                
2828       	input          Tx_Rdy          ;
           	                                
2829       	output         Tx_Tail         ;
           	                                
2830       	output         Tx_Vld          ;
           	                                
2831       	input          Vld             ;
           	                                
2832       	wire         Free             ;
           	                               
2833       	reg  [1:0]   GntReg           ;
           	                               
2834       	wire [107:0] Int_0_Data       ;
           	                               
2835       	wire         Int_0_Head       ;
           	                               
2836       	wire         Int_0_Lock       ;
           	                               
2837       	wire         Int_0_Rdy        ;
           	                               
2838       	wire         Int_0_Tail       ;
           	                               
2839       	wire         Int_0_Vld        ;
           	                               
2840       	wire [107:0] Int_1_Data       ;
           	                               
2841       	wire         Int_1_Head       ;
           	                               
2842       	wire         Int_1_Lock       ;
           	                               
2843       	wire         Int_1_Rdy        ;
           	                               
2844       	wire         Int_1_Tail       ;
           	                               
2845       	wire         Int_1_Vld        ;
           	                               
2846       	wire [1:0]   IntReq           ;
           	                               
2847       	wire         Keep             ;
           	                               
2848       	reg          Lock             ;
           	                               
2849       	wire         LockSel          ;
           	                               
2850       	wire         PwrPipe_0_Idle   ;
           	                               
2851       	wire         PwrPipe_0_WakeUp ;
           	                               
2852       	wire         PwrPipe_1_Idle   ;
           	                               
2853       	wire         PwrPipe_1_WakeUp ;
           	                               
2854       	wire [1:0]   Sel              ;
           	                               
2855       	assign Sel = Keep ? GntReg : Gnt;
           	                  <font color = "red">-1-</font>  
           	                  <font color = "red">==></font>  
           	                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2833       	reg  [1:0]   GntReg           ;
           	<font color = "green">-1-</font>                               
2834       	wire [107:0] Int_0_Data       ;
           <font color = "green">	==></font>
2835       	wire         Int_0_Head       ;
           	<font color = "red">-2-</font>                               
2836       	wire         Int_0_Lock       ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2855       	assign Sel = Keep ? GntReg : Gnt;
           	<font color = "green">-1-</font>                                 
2856       	assign Int_0_Rdy = Sel [0] & Tx_Rdy;
           <font color = "green">	==></font>
2857       	rsnoc_z_H_R_U_P_N_9c3a7914_A1080111 un9c3a7914(
           	<font color = "red">-2-</font>                                               
2858       		.Rx_Data( Rx_0_Data )
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_164636'>
<a name="inst_tag_164636_Line"></a>
<b>Line Coverage for Instance : <a href="mod480.html#inst_tag_164636" >config_ss_tb.DUT.flexnoc.gbe_apb_s0_T_main.TransportToGeneric.If.Im</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>8</td><td>6</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2833</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2855</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
2832                    	wire         Free             ;
2833       1/1          	reg  [1:0]   GntReg           ;
2834       1/1          	wire [107:0] Int_0_Data       ;
2835       1/1          	wire         Int_0_Head       ;
2836       <font color = "red">0/1     ==>  	wire         Int_0_Lock       ;</font>
                        MISSING_ELSE
2837                    	wire         Int_0_Rdy        ;
2838                    	wire         Int_0_Tail       ;
2839                    	wire         Int_0_Vld        ;
2840                    	wire [107:0] Int_1_Data       ;
2841                    	wire         Int_1_Head       ;
2842                    	wire         Int_1_Lock       ;
2843                    	wire         Int_1_Rdy        ;
2844                    	wire         Int_1_Tail       ;
2845                    	wire         Int_1_Vld        ;
2846                    	wire [1:0]   IntReq           ;
2847                    	wire         Keep             ;
2848                    	reg          Lock             ;
2849                    	wire         LockSel          ;
2850                    	wire         PwrPipe_0_Idle   ;
2851                    	wire         PwrPipe_0_WakeUp ;
2852                    	wire         PwrPipe_1_Idle   ;
2853                    	wire         PwrPipe_1_WakeUp ;
2854                    	wire [1:0]   Sel              ;
2855       1/1          	assign Sel = Keep ? GntReg : Gnt;
2856       1/1          	assign Int_0_Rdy = Sel [0] &amp; Tx_Rdy;
2857       1/1          	rsnoc_z_H_R_U_P_N_9c3a7914_A1080111 un9c3a7914(
2858       <font color = "red">0/1     ==>  		.Rx_Data( Rx_0_Data )</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_164636_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod480.html#inst_tag_164636" >config_ss_tb.DUT.flexnoc.gbe_apb_s0_T_main.TransportToGeneric.If.Im</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2779
 EXPRESSION (Keep ? GntReg : Gnt)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_164636_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod480.html#inst_tag_164636" >config_ss_tb.DUT.flexnoc.gbe_apb_s0_T_main.TransportToGeneric.If.Im</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">53</td>
<td class="rt">4</td>
<td class="rt">7.55  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">1180</td>
<td class="rt">10</td>
<td class="rt">0.85  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">590</td>
<td class="rt">6</td>
<td class="rt">1.02  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">590</td>
<td class="rt">4</td>
<td class="rt">0.68  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">30</td>
<td class="rt">4</td>
<td class="rt">13.33 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">704</td>
<td class="rt">10</td>
<td class="rt">1.42  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">352</td>
<td class="rt">6</td>
<td class="rt">1.70  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">352</td>
<td class="rt">4</td>
<td class="rt">1.14  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">23</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">476</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">238</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">238</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gnt[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Req[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ReqArbIn[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxLock[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GntReg[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IntReq[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Keep</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>LockSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_164636_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod480.html#inst_tag_164636" >config_ss_tb.DUT.flexnoc.gbe_apb_s0_T_main.TransportToGeneric.If.Im</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">5</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">2779</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2833</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2855</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2779       ,	Rx_0_Vld
            	        
2780       ,	Rx_1_Data
            	         
2781       ,	Rx_1_Head
            	         
2782       ,	Rx_1_Rdy
            	        
2783       ,	Rx_1_Tail
            	         
2784       ,	Rx_1_Vld
            	        
2785       ,	RxLock
            	      
2786       ,	Sys_Clk
            	       
2787       ,	Sys_Clk_ClkS
            	            
2788       ,	Sys_Clk_En
            	          
2789       ,	Sys_Clk_EnS
            	           
2790       ,	Sys_Clk_RetRstN
            	               
2791       ,	Sys_Clk_RstN
            	            
2792       ,	Sys_Clk_Tm
            	          
2793       ,	Sys_Pwr_Idle
            	            
2794       ,	Sys_Pwr_WakeUp
            	              
2795       ,	Tx_Data
            	       
2796       ,	Tx_Head
            	       
2797       ,	Tx_Rdy
            	      
2798       ,	Tx_Tail
            	       
2799       ,	Tx_Vld
            	      
2800       ,	Vld
            	   
2801       );
             
2802       	input  [1:0]   Gnt             ;
           	                                
2803       	output         Rdy             ;
           	                                
2804       	output [1:0]   Req             ;
           	                                
2805       	output [1:0]   ReqArbIn        ;
           	                                
2806       	input  [107:0] Rx_0_Data       ;
           	                                
2807       	input          Rx_0_Head       ;
           	                                
2808       	output         Rx_0_Rdy        ;
           	                                
2809       	input          Rx_0_Tail       ;
           	                                
2810       	input          Rx_0_Vld        ;
           	                                
2811       	input  [107:0] Rx_1_Data       ;
           	                                
2812       	input          Rx_1_Head       ;
           	                                
2813       	output         Rx_1_Rdy        ;
           	                                
2814       	input          Rx_1_Tail       ;
           	                                
2815       	input          Rx_1_Vld        ;
           	                                
2816       	input  [1:0]   RxLock          ;
           	                                
2817       	input          Sys_Clk         ;
           	                                
2818       	input          Sys_Clk_ClkS    ;
           	                                
2819       	input          Sys_Clk_En      ;
           	                                
2820       	input          Sys_Clk_EnS     ;
           	                                
2821       	input          Sys_Clk_RetRstN ;
           	                                
2822       	input          Sys_Clk_RstN    ;
           	                                
2823       	input          Sys_Clk_Tm      ;
           	                                
2824       	output         Sys_Pwr_Idle    ;
           	                                
2825       	output         Sys_Pwr_WakeUp  ;
           	                                
2826       	output [107:0] Tx_Data         ;
           	                                
2827       	output         Tx_Head         ;
           	                                
2828       	input          Tx_Rdy          ;
           	                                
2829       	output         Tx_Tail         ;
           	                                
2830       	output         Tx_Vld          ;
           	                                
2831       	input          Vld             ;
           	                                
2832       	wire         Free             ;
           	                               
2833       	reg  [1:0]   GntReg           ;
           	                               
2834       	wire [107:0] Int_0_Data       ;
           	                               
2835       	wire         Int_0_Head       ;
           	                               
2836       	wire         Int_0_Lock       ;
           	                               
2837       	wire         Int_0_Rdy        ;
           	                               
2838       	wire         Int_0_Tail       ;
           	                               
2839       	wire         Int_0_Vld        ;
           	                               
2840       	wire [107:0] Int_1_Data       ;
           	                               
2841       	wire         Int_1_Head       ;
           	                               
2842       	wire         Int_1_Lock       ;
           	                               
2843       	wire         Int_1_Rdy        ;
           	                               
2844       	wire         Int_1_Tail       ;
           	                               
2845       	wire         Int_1_Vld        ;
           	                               
2846       	wire [1:0]   IntReq           ;
           	                               
2847       	wire         Keep             ;
           	                               
2848       	reg          Lock             ;
           	                               
2849       	wire         LockSel          ;
           	                               
2850       	wire         PwrPipe_0_Idle   ;
           	                               
2851       	wire         PwrPipe_0_WakeUp ;
           	                               
2852       	wire         PwrPipe_1_Idle   ;
           	                               
2853       	wire         PwrPipe_1_WakeUp ;
           	                               
2854       	wire [1:0]   Sel              ;
           	                               
2855       	assign Sel = Keep ? GntReg : Gnt;
           	                  <font color = "red">-1-</font>  
           	                  <font color = "red">==></font>  
           	                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2833       	reg  [1:0]   GntReg           ;
           	<font color = "green">-1-</font>                               
2834       	wire [107:0] Int_0_Data       ;
           <font color = "green">	==></font>
2835       	wire         Int_0_Head       ;
           	<font color = "red">-2-</font>                               
2836       	wire         Int_0_Lock       ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2855       	assign Sel = Keep ? GntReg : Gnt;
           	<font color = "green">-1-</font>                                 
2856       	assign Int_0_Rdy = Sel [0] & Tx_Rdy;
           <font color = "green">	==></font>
2857       	rsnoc_z_H_R_U_P_N_9c3a7914_A1080111 un9c3a7914(
           	<font color = "red">-2-</font>                                               
2858       		.Rx_Data( Rx_0_Data )
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_164644'>
<a name="inst_tag_164644_Line"></a>
<b>Line Coverage for Instance : <a href="mod480.html#inst_tag_164644" >config_ss_tb.DUT.flexnoc.DMA_apb_s0_T_main.TransportToGeneric.If.Im</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>8</td><td>6</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2833</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2855</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
2832                    	wire         Free             ;
2833       1/1          	reg  [1:0]   GntReg           ;
2834       1/1          	wire [107:0] Int_0_Data       ;
2835       1/1          	wire         Int_0_Head       ;
2836       <font color = "red">0/1     ==>  	wire         Int_0_Lock       ;</font>
                        MISSING_ELSE
2837                    	wire         Int_0_Rdy        ;
2838                    	wire         Int_0_Tail       ;
2839                    	wire         Int_0_Vld        ;
2840                    	wire [107:0] Int_1_Data       ;
2841                    	wire         Int_1_Head       ;
2842                    	wire         Int_1_Lock       ;
2843                    	wire         Int_1_Rdy        ;
2844                    	wire         Int_1_Tail       ;
2845                    	wire         Int_1_Vld        ;
2846                    	wire [1:0]   IntReq           ;
2847                    	wire         Keep             ;
2848                    	reg          Lock             ;
2849                    	wire         LockSel          ;
2850                    	wire         PwrPipe_0_Idle   ;
2851                    	wire         PwrPipe_0_WakeUp ;
2852                    	wire         PwrPipe_1_Idle   ;
2853                    	wire         PwrPipe_1_WakeUp ;
2854                    	wire [1:0]   Sel              ;
2855       1/1          	assign Sel = Keep ? GntReg : Gnt;
2856       1/1          	assign Int_0_Rdy = Sel [0] &amp; Tx_Rdy;
2857       1/1          	rsnoc_z_H_R_U_P_N_9c3a7914_A1080111 un9c3a7914(
2858       <font color = "red">0/1     ==>  		.Rx_Data( Rx_0_Data )</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_164644_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod480.html#inst_tag_164644" >config_ss_tb.DUT.flexnoc.DMA_apb_s0_T_main.TransportToGeneric.If.Im</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2779
 EXPRESSION (Keep ? GntReg : Gnt)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_164644_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod480.html#inst_tag_164644" >config_ss_tb.DUT.flexnoc.DMA_apb_s0_T_main.TransportToGeneric.If.Im</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">53</td>
<td class="rt">4</td>
<td class="rt">7.55  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">1180</td>
<td class="rt">10</td>
<td class="rt">0.85  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">590</td>
<td class="rt">6</td>
<td class="rt">1.02  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">590</td>
<td class="rt">4</td>
<td class="rt">0.68  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">30</td>
<td class="rt">4</td>
<td class="rt">13.33 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">704</td>
<td class="rt">10</td>
<td class="rt">1.42  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">352</td>
<td class="rt">6</td>
<td class="rt">1.70  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">352</td>
<td class="rt">4</td>
<td class="rt">1.14  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">23</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">476</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">238</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">238</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gnt[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Req[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ReqArbIn[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxLock[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GntReg[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IntReq[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Keep</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>LockSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_164644_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod480.html#inst_tag_164644" >config_ss_tb.DUT.flexnoc.DMA_apb_s0_T_main.TransportToGeneric.If.Im</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">5</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">2779</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2833</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2855</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2779       ,	Rx_0_Vld
            	        
2780       ,	Rx_1_Data
            	         
2781       ,	Rx_1_Head
            	         
2782       ,	Rx_1_Rdy
            	        
2783       ,	Rx_1_Tail
            	         
2784       ,	Rx_1_Vld
            	        
2785       ,	RxLock
            	      
2786       ,	Sys_Clk
            	       
2787       ,	Sys_Clk_ClkS
            	            
2788       ,	Sys_Clk_En
            	          
2789       ,	Sys_Clk_EnS
            	           
2790       ,	Sys_Clk_RetRstN
            	               
2791       ,	Sys_Clk_RstN
            	            
2792       ,	Sys_Clk_Tm
            	          
2793       ,	Sys_Pwr_Idle
            	            
2794       ,	Sys_Pwr_WakeUp
            	              
2795       ,	Tx_Data
            	       
2796       ,	Tx_Head
            	       
2797       ,	Tx_Rdy
            	      
2798       ,	Tx_Tail
            	       
2799       ,	Tx_Vld
            	      
2800       ,	Vld
            	   
2801       );
             
2802       	input  [1:0]   Gnt             ;
           	                                
2803       	output         Rdy             ;
           	                                
2804       	output [1:0]   Req             ;
           	                                
2805       	output [1:0]   ReqArbIn        ;
           	                                
2806       	input  [107:0] Rx_0_Data       ;
           	                                
2807       	input          Rx_0_Head       ;
           	                                
2808       	output         Rx_0_Rdy        ;
           	                                
2809       	input          Rx_0_Tail       ;
           	                                
2810       	input          Rx_0_Vld        ;
           	                                
2811       	input  [107:0] Rx_1_Data       ;
           	                                
2812       	input          Rx_1_Head       ;
           	                                
2813       	output         Rx_1_Rdy        ;
           	                                
2814       	input          Rx_1_Tail       ;
           	                                
2815       	input          Rx_1_Vld        ;
           	                                
2816       	input  [1:0]   RxLock          ;
           	                                
2817       	input          Sys_Clk         ;
           	                                
2818       	input          Sys_Clk_ClkS    ;
           	                                
2819       	input          Sys_Clk_En      ;
           	                                
2820       	input          Sys_Clk_EnS     ;
           	                                
2821       	input          Sys_Clk_RetRstN ;
           	                                
2822       	input          Sys_Clk_RstN    ;
           	                                
2823       	input          Sys_Clk_Tm      ;
           	                                
2824       	output         Sys_Pwr_Idle    ;
           	                                
2825       	output         Sys_Pwr_WakeUp  ;
           	                                
2826       	output [107:0] Tx_Data         ;
           	                                
2827       	output         Tx_Head         ;
           	                                
2828       	input          Tx_Rdy          ;
           	                                
2829       	output         Tx_Tail         ;
           	                                
2830       	output         Tx_Vld          ;
           	                                
2831       	input          Vld             ;
           	                                
2832       	wire         Free             ;
           	                               
2833       	reg  [1:0]   GntReg           ;
           	                               
2834       	wire [107:0] Int_0_Data       ;
           	                               
2835       	wire         Int_0_Head       ;
           	                               
2836       	wire         Int_0_Lock       ;
           	                               
2837       	wire         Int_0_Rdy        ;
           	                               
2838       	wire         Int_0_Tail       ;
           	                               
2839       	wire         Int_0_Vld        ;
           	                               
2840       	wire [107:0] Int_1_Data       ;
           	                               
2841       	wire         Int_1_Head       ;
           	                               
2842       	wire         Int_1_Lock       ;
           	                               
2843       	wire         Int_1_Rdy        ;
           	                               
2844       	wire         Int_1_Tail       ;
           	                               
2845       	wire         Int_1_Vld        ;
           	                               
2846       	wire [1:0]   IntReq           ;
           	                               
2847       	wire         Keep             ;
           	                               
2848       	reg          Lock             ;
           	                               
2849       	wire         LockSel          ;
           	                               
2850       	wire         PwrPipe_0_Idle   ;
           	                               
2851       	wire         PwrPipe_0_WakeUp ;
           	                               
2852       	wire         PwrPipe_1_Idle   ;
           	                               
2853       	wire         PwrPipe_1_WakeUp ;
           	                               
2854       	wire [1:0]   Sel              ;
           	                               
2855       	assign Sel = Keep ? GntReg : Gnt;
           	                  <font color = "red">-1-</font>  
           	                  <font color = "red">==></font>  
           	                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2833       	reg  [1:0]   GntReg           ;
           	<font color = "green">-1-</font>                               
2834       	wire [107:0] Int_0_Data       ;
           <font color = "green">	==></font>
2835       	wire         Int_0_Head       ;
           	<font color = "red">-2-</font>                               
2836       	wire         Int_0_Lock       ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2855       	assign Sel = Keep ? GntReg : Gnt;
           	<font color = "green">-1-</font>                                 
2856       	assign Int_0_Rdy = Sel [0] & Tx_Rdy;
           <font color = "green">	==></font>
2857       	rsnoc_z_H_R_U_P_N_9c3a7914_A1080111 un9c3a7914(
           	<font color = "red">-2-</font>                                               
2858       		.Rx_Data( Rx_0_Data )
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_164645'>
<a name="inst_tag_164645_Line"></a>
<b>Line Coverage for Instance : <a href="mod480.html#inst_tag_164645" >config_ss_tb.DUT.flexnoc.FCB_apb_s0_T_main.TransportToGeneric.If.Im</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>8</td><td>6</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2833</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2855</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
2832                    	wire         Free             ;
2833       1/1          	reg  [1:0]   GntReg           ;
2834       1/1          	wire [107:0] Int_0_Data       ;
2835       1/1          	wire         Int_0_Head       ;
2836       <font color = "red">0/1     ==>  	wire         Int_0_Lock       ;</font>
                        MISSING_ELSE
2837                    	wire         Int_0_Rdy        ;
2838                    	wire         Int_0_Tail       ;
2839                    	wire         Int_0_Vld        ;
2840                    	wire [107:0] Int_1_Data       ;
2841                    	wire         Int_1_Head       ;
2842                    	wire         Int_1_Lock       ;
2843                    	wire         Int_1_Rdy        ;
2844                    	wire         Int_1_Tail       ;
2845                    	wire         Int_1_Vld        ;
2846                    	wire [1:0]   IntReq           ;
2847                    	wire         Keep             ;
2848                    	reg          Lock             ;
2849                    	wire         LockSel          ;
2850                    	wire         PwrPipe_0_Idle   ;
2851                    	wire         PwrPipe_0_WakeUp ;
2852                    	wire         PwrPipe_1_Idle   ;
2853                    	wire         PwrPipe_1_WakeUp ;
2854                    	wire [1:0]   Sel              ;
2855       1/1          	assign Sel = Keep ? GntReg : Gnt;
2856       1/1          	assign Int_0_Rdy = Sel [0] &amp; Tx_Rdy;
2857       1/1          	rsnoc_z_H_R_U_P_N_9c3a7914_A1080111 un9c3a7914(
2858       <font color = "red">0/1     ==>  		.Rx_Data( Rx_0_Data )</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_164645_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod480.html#inst_tag_164645" >config_ss_tb.DUT.flexnoc.FCB_apb_s0_T_main.TransportToGeneric.If.Im</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2779
 EXPRESSION (Keep ? GntReg : Gnt)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_164645_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod480.html#inst_tag_164645" >config_ss_tb.DUT.flexnoc.FCB_apb_s0_T_main.TransportToGeneric.If.Im</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">53</td>
<td class="rt">4</td>
<td class="rt">7.55  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">1180</td>
<td class="rt">10</td>
<td class="rt">0.85  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">590</td>
<td class="rt">6</td>
<td class="rt">1.02  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">590</td>
<td class="rt">4</td>
<td class="rt">0.68  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">30</td>
<td class="rt">4</td>
<td class="rt">13.33 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">704</td>
<td class="rt">10</td>
<td class="rt">1.42  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">352</td>
<td class="rt">6</td>
<td class="rt">1.70  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">352</td>
<td class="rt">4</td>
<td class="rt">1.14  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">23</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">476</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">238</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">238</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gnt[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Req[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ReqArbIn[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxLock[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GntReg[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IntReq[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Keep</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>LockSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_164645_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod480.html#inst_tag_164645" >config_ss_tb.DUT.flexnoc.FCB_apb_s0_T_main.TransportToGeneric.If.Im</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">5</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">2779</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2833</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2855</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2779       ,	Rx_0_Vld
            	        
2780       ,	Rx_1_Data
            	         
2781       ,	Rx_1_Head
            	         
2782       ,	Rx_1_Rdy
            	        
2783       ,	Rx_1_Tail
            	         
2784       ,	Rx_1_Vld
            	        
2785       ,	RxLock
            	      
2786       ,	Sys_Clk
            	       
2787       ,	Sys_Clk_ClkS
            	            
2788       ,	Sys_Clk_En
            	          
2789       ,	Sys_Clk_EnS
            	           
2790       ,	Sys_Clk_RetRstN
            	               
2791       ,	Sys_Clk_RstN
            	            
2792       ,	Sys_Clk_Tm
            	          
2793       ,	Sys_Pwr_Idle
            	            
2794       ,	Sys_Pwr_WakeUp
            	              
2795       ,	Tx_Data
            	       
2796       ,	Tx_Head
            	       
2797       ,	Tx_Rdy
            	      
2798       ,	Tx_Tail
            	       
2799       ,	Tx_Vld
            	      
2800       ,	Vld
            	   
2801       );
             
2802       	input  [1:0]   Gnt             ;
           	                                
2803       	output         Rdy             ;
           	                                
2804       	output [1:0]   Req             ;
           	                                
2805       	output [1:0]   ReqArbIn        ;
           	                                
2806       	input  [107:0] Rx_0_Data       ;
           	                                
2807       	input          Rx_0_Head       ;
           	                                
2808       	output         Rx_0_Rdy        ;
           	                                
2809       	input          Rx_0_Tail       ;
           	                                
2810       	input          Rx_0_Vld        ;
           	                                
2811       	input  [107:0] Rx_1_Data       ;
           	                                
2812       	input          Rx_1_Head       ;
           	                                
2813       	output         Rx_1_Rdy        ;
           	                                
2814       	input          Rx_1_Tail       ;
           	                                
2815       	input          Rx_1_Vld        ;
           	                                
2816       	input  [1:0]   RxLock          ;
           	                                
2817       	input          Sys_Clk         ;
           	                                
2818       	input          Sys_Clk_ClkS    ;
           	                                
2819       	input          Sys_Clk_En      ;
           	                                
2820       	input          Sys_Clk_EnS     ;
           	                                
2821       	input          Sys_Clk_RetRstN ;
           	                                
2822       	input          Sys_Clk_RstN    ;
           	                                
2823       	input          Sys_Clk_Tm      ;
           	                                
2824       	output         Sys_Pwr_Idle    ;
           	                                
2825       	output         Sys_Pwr_WakeUp  ;
           	                                
2826       	output [107:0] Tx_Data         ;
           	                                
2827       	output         Tx_Head         ;
           	                                
2828       	input          Tx_Rdy          ;
           	                                
2829       	output         Tx_Tail         ;
           	                                
2830       	output         Tx_Vld          ;
           	                                
2831       	input          Vld             ;
           	                                
2832       	wire         Free             ;
           	                               
2833       	reg  [1:0]   GntReg           ;
           	                               
2834       	wire [107:0] Int_0_Data       ;
           	                               
2835       	wire         Int_0_Head       ;
           	                               
2836       	wire         Int_0_Lock       ;
           	                               
2837       	wire         Int_0_Rdy        ;
           	                               
2838       	wire         Int_0_Tail       ;
           	                               
2839       	wire         Int_0_Vld        ;
           	                               
2840       	wire [107:0] Int_1_Data       ;
           	                               
2841       	wire         Int_1_Head       ;
           	                               
2842       	wire         Int_1_Lock       ;
           	                               
2843       	wire         Int_1_Rdy        ;
           	                               
2844       	wire         Int_1_Tail       ;
           	                               
2845       	wire         Int_1_Vld        ;
           	                               
2846       	wire [1:0]   IntReq           ;
           	                               
2847       	wire         Keep             ;
           	                               
2848       	reg          Lock             ;
           	                               
2849       	wire         LockSel          ;
           	                               
2850       	wire         PwrPipe_0_Idle   ;
           	                               
2851       	wire         PwrPipe_0_WakeUp ;
           	                               
2852       	wire         PwrPipe_1_Idle   ;
           	                               
2853       	wire         PwrPipe_1_WakeUp ;
           	                               
2854       	wire [1:0]   Sel              ;
           	                               
2855       	assign Sel = Keep ? GntReg : Gnt;
           	                  <font color = "red">-1-</font>  
           	                  <font color = "red">==></font>  
           	                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2833       	reg  [1:0]   GntReg           ;
           	<font color = "green">-1-</font>                               
2834       	wire [107:0] Int_0_Data       ;
           <font color = "green">	==></font>
2835       	wire         Int_0_Head       ;
           	<font color = "red">-2-</font>                               
2836       	wire         Int_0_Lock       ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2855       	assign Sel = Keep ? GntReg : Gnt;
           	<font color = "green">-1-</font>                                 
2856       	assign Int_0_Rdy = Sel [0] & Tx_Rdy;
           <font color = "green">	==></font>
2857       	rsnoc_z_H_R_U_P_N_9c3a7914_A1080111 un9c3a7914(
           	<font color = "red">-2-</font>                                               
2858       		.Rx_Data( Rx_0_Data )
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_164646'>
<a name="inst_tag_164646_Line"></a>
<b>Line Coverage for Instance : <a href="mod480.html#inst_tag_164646" >config_ss_tb.DUT.flexnoc.SCU_Multi_APB_T_main.TransportToGeneric.If.Im</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>8</td><td>6</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2833</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2855</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
2832                    	wire         Free             ;
2833       1/1          	reg  [1:0]   GntReg           ;
2834       1/1          	wire [107:0] Int_0_Data       ;
2835       1/1          	wire         Int_0_Head       ;
2836       <font color = "red">0/1     ==>  	wire         Int_0_Lock       ;</font>
                        MISSING_ELSE
2837                    	wire         Int_0_Rdy        ;
2838                    	wire         Int_0_Tail       ;
2839                    	wire         Int_0_Vld        ;
2840                    	wire [107:0] Int_1_Data       ;
2841                    	wire         Int_1_Head       ;
2842                    	wire         Int_1_Lock       ;
2843                    	wire         Int_1_Rdy        ;
2844                    	wire         Int_1_Tail       ;
2845                    	wire         Int_1_Vld        ;
2846                    	wire [1:0]   IntReq           ;
2847                    	wire         Keep             ;
2848                    	reg          Lock             ;
2849                    	wire         LockSel          ;
2850                    	wire         PwrPipe_0_Idle   ;
2851                    	wire         PwrPipe_0_WakeUp ;
2852                    	wire         PwrPipe_1_Idle   ;
2853                    	wire         PwrPipe_1_WakeUp ;
2854                    	wire [1:0]   Sel              ;
2855       1/1          	assign Sel = Keep ? GntReg : Gnt;
2856       1/1          	assign Int_0_Rdy = Sel [0] &amp; Tx_Rdy;
2857       1/1          	rsnoc_z_H_R_U_P_N_9c3a7914_A1080111 un9c3a7914(
2858       <font color = "red">0/1     ==>  		.Rx_Data( Rx_0_Data )</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_164646_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod480.html#inst_tag_164646" >config_ss_tb.DUT.flexnoc.SCU_Multi_APB_T_main.TransportToGeneric.If.Im</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2779
 EXPRESSION (Keep ? GntReg : Gnt)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_164646_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod480.html#inst_tag_164646" >config_ss_tb.DUT.flexnoc.SCU_Multi_APB_T_main.TransportToGeneric.If.Im</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">53</td>
<td class="rt">4</td>
<td class="rt">7.55  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">1180</td>
<td class="rt">10</td>
<td class="rt">0.85  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">590</td>
<td class="rt">6</td>
<td class="rt">1.02  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">590</td>
<td class="rt">4</td>
<td class="rt">0.68  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">30</td>
<td class="rt">4</td>
<td class="rt">13.33 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">704</td>
<td class="rt">10</td>
<td class="rt">1.42  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">352</td>
<td class="rt">6</td>
<td class="rt">1.70  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">352</td>
<td class="rt">4</td>
<td class="rt">1.14  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">23</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">476</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">238</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">238</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gnt[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Req[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ReqArbIn[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxLock[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GntReg[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IntReq[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Keep</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>LockSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_164646_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod480.html#inst_tag_164646" >config_ss_tb.DUT.flexnoc.SCU_Multi_APB_T_main.TransportToGeneric.If.Im</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">5</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">2779</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2833</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2855</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2779       ,	Rx_0_Vld
            	        
2780       ,	Rx_1_Data
            	         
2781       ,	Rx_1_Head
            	         
2782       ,	Rx_1_Rdy
            	        
2783       ,	Rx_1_Tail
            	         
2784       ,	Rx_1_Vld
            	        
2785       ,	RxLock
            	      
2786       ,	Sys_Clk
            	       
2787       ,	Sys_Clk_ClkS
            	            
2788       ,	Sys_Clk_En
            	          
2789       ,	Sys_Clk_EnS
            	           
2790       ,	Sys_Clk_RetRstN
            	               
2791       ,	Sys_Clk_RstN
            	            
2792       ,	Sys_Clk_Tm
            	          
2793       ,	Sys_Pwr_Idle
            	            
2794       ,	Sys_Pwr_WakeUp
            	              
2795       ,	Tx_Data
            	       
2796       ,	Tx_Head
            	       
2797       ,	Tx_Rdy
            	      
2798       ,	Tx_Tail
            	       
2799       ,	Tx_Vld
            	      
2800       ,	Vld
            	   
2801       );
             
2802       	input  [1:0]   Gnt             ;
           	                                
2803       	output         Rdy             ;
           	                                
2804       	output [1:0]   Req             ;
           	                                
2805       	output [1:0]   ReqArbIn        ;
           	                                
2806       	input  [107:0] Rx_0_Data       ;
           	                                
2807       	input          Rx_0_Head       ;
           	                                
2808       	output         Rx_0_Rdy        ;
           	                                
2809       	input          Rx_0_Tail       ;
           	                                
2810       	input          Rx_0_Vld        ;
           	                                
2811       	input  [107:0] Rx_1_Data       ;
           	                                
2812       	input          Rx_1_Head       ;
           	                                
2813       	output         Rx_1_Rdy        ;
           	                                
2814       	input          Rx_1_Tail       ;
           	                                
2815       	input          Rx_1_Vld        ;
           	                                
2816       	input  [1:0]   RxLock          ;
           	                                
2817       	input          Sys_Clk         ;
           	                                
2818       	input          Sys_Clk_ClkS    ;
           	                                
2819       	input          Sys_Clk_En      ;
           	                                
2820       	input          Sys_Clk_EnS     ;
           	                                
2821       	input          Sys_Clk_RetRstN ;
           	                                
2822       	input          Sys_Clk_RstN    ;
           	                                
2823       	input          Sys_Clk_Tm      ;
           	                                
2824       	output         Sys_Pwr_Idle    ;
           	                                
2825       	output         Sys_Pwr_WakeUp  ;
           	                                
2826       	output [107:0] Tx_Data         ;
           	                                
2827       	output         Tx_Head         ;
           	                                
2828       	input          Tx_Rdy          ;
           	                                
2829       	output         Tx_Tail         ;
           	                                
2830       	output         Tx_Vld          ;
           	                                
2831       	input          Vld             ;
           	                                
2832       	wire         Free             ;
           	                               
2833       	reg  [1:0]   GntReg           ;
           	                               
2834       	wire [107:0] Int_0_Data       ;
           	                               
2835       	wire         Int_0_Head       ;
           	                               
2836       	wire         Int_0_Lock       ;
           	                               
2837       	wire         Int_0_Rdy        ;
           	                               
2838       	wire         Int_0_Tail       ;
           	                               
2839       	wire         Int_0_Vld        ;
           	                               
2840       	wire [107:0] Int_1_Data       ;
           	                               
2841       	wire         Int_1_Head       ;
           	                               
2842       	wire         Int_1_Lock       ;
           	                               
2843       	wire         Int_1_Rdy        ;
           	                               
2844       	wire         Int_1_Tail       ;
           	                               
2845       	wire         Int_1_Vld        ;
           	                               
2846       	wire [1:0]   IntReq           ;
           	                               
2847       	wire         Keep             ;
           	                               
2848       	reg          Lock             ;
           	                               
2849       	wire         LockSel          ;
           	                               
2850       	wire         PwrPipe_0_Idle   ;
           	                               
2851       	wire         PwrPipe_0_WakeUp ;
           	                               
2852       	wire         PwrPipe_1_Idle   ;
           	                               
2853       	wire         PwrPipe_1_WakeUp ;
           	                               
2854       	wire [1:0]   Sel              ;
           	                               
2855       	assign Sel = Keep ? GntReg : Gnt;
           	                  <font color = "red">-1-</font>  
           	                  <font color = "red">==></font>  
           	                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2833       	reg  [1:0]   GntReg           ;
           	<font color = "green">-1-</font>                               
2834       	wire [107:0] Int_0_Data       ;
           <font color = "green">	==></font>
2835       	wire         Int_0_Head       ;
           	<font color = "red">-2-</font>                               
2836       	wire         Int_0_Lock       ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2855       	assign Sel = Keep ? GntReg : Gnt;
           	<font color = "green">-1-</font>                                 
2856       	assign Int_0_Rdy = Sel [0] & Tx_Rdy;
           <font color = "green">	==></font>
2857       	rsnoc_z_H_R_U_P_N_9c3a7914_A1080111 un9c3a7914(
           	<font color = "red">-2-</font>                                               
2858       		.Rx_Data( Rx_0_Data )
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_164640'>
<a name="inst_tag_164640_Line"></a>
<b>Line Coverage for Instance : <a href="mod480.html#inst_tag_164640" >config_ss_tb.DUT.flexnoc.Switch7_main.Mux_SCU_Multi_APB_T.Am</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>8</td><td>6</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2833</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2855</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
2832                    	wire         Free             ;
2833       1/1          	reg  [1:0]   GntReg           ;
2834       1/1          	wire [107:0] Int_0_Data       ;
2835       1/1          	wire         Int_0_Head       ;
2836       <font color = "red">0/1     ==>  	wire         Int_0_Lock       ;</font>
                        MISSING_ELSE
2837                    	wire         Int_0_Rdy        ;
2838                    	wire         Int_0_Tail       ;
2839                    	wire         Int_0_Vld        ;
2840                    	wire [107:0] Int_1_Data       ;
2841                    	wire         Int_1_Head       ;
2842                    	wire         Int_1_Lock       ;
2843                    	wire         Int_1_Rdy        ;
2844                    	wire         Int_1_Tail       ;
2845                    	wire         Int_1_Vld        ;
2846                    	wire [1:0]   IntReq           ;
2847                    	wire         Keep             ;
2848                    	reg          Lock             ;
2849                    	wire         LockSel          ;
2850                    	wire         PwrPipe_0_Idle   ;
2851                    	wire         PwrPipe_0_WakeUp ;
2852                    	wire         PwrPipe_1_Idle   ;
2853                    	wire         PwrPipe_1_WakeUp ;
2854                    	wire [1:0]   Sel              ;
2855       1/1          	assign Sel = Keep ? GntReg : Gnt;
2856       1/1          	assign Int_0_Rdy = Sel [0] &amp; Tx_Rdy;
2857       1/1          	rsnoc_z_H_R_U_P_N_9c3a7914_A1080111 un9c3a7914(
2858       <font color = "red">0/1     ==>  		.Rx_Data( Rx_0_Data )</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_164640_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod480.html#inst_tag_164640" >config_ss_tb.DUT.flexnoc.Switch7_main.Mux_SCU_Multi_APB_T.Am</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2779
 EXPRESSION (Keep ? GntReg : Gnt)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_164640_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod480.html#inst_tag_164640" >config_ss_tb.DUT.flexnoc.Switch7_main.Mux_SCU_Multi_APB_T.Am</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">53</td>
<td class="rt">5</td>
<td class="rt">9.43  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">1180</td>
<td class="rt">12</td>
<td class="rt">1.02  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">590</td>
<td class="rt">7</td>
<td class="rt">1.19  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">590</td>
<td class="rt">5</td>
<td class="rt">0.85  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">30</td>
<td class="rt">5</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">704</td>
<td class="rt">12</td>
<td class="rt">1.70  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">352</td>
<td class="rt">7</td>
<td class="rt">1.99  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">352</td>
<td class="rt">5</td>
<td class="rt">1.42  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">23</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">476</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">238</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">238</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gnt[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Req[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ReqArbIn[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxLock[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GntReg[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IntReq[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Keep</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>LockSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_164640_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod480.html#inst_tag_164640" >config_ss_tb.DUT.flexnoc.Switch7_main.Mux_SCU_Multi_APB_T.Am</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">5</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">2779</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2833</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2855</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2779       ,	Rx_0_Vld
            	        
2780       ,	Rx_1_Data
            	         
2781       ,	Rx_1_Head
            	         
2782       ,	Rx_1_Rdy
            	        
2783       ,	Rx_1_Tail
            	         
2784       ,	Rx_1_Vld
            	        
2785       ,	RxLock
            	      
2786       ,	Sys_Clk
            	       
2787       ,	Sys_Clk_ClkS
            	            
2788       ,	Sys_Clk_En
            	          
2789       ,	Sys_Clk_EnS
            	           
2790       ,	Sys_Clk_RetRstN
            	               
2791       ,	Sys_Clk_RstN
            	            
2792       ,	Sys_Clk_Tm
            	          
2793       ,	Sys_Pwr_Idle
            	            
2794       ,	Sys_Pwr_WakeUp
            	              
2795       ,	Tx_Data
            	       
2796       ,	Tx_Head
            	       
2797       ,	Tx_Rdy
            	      
2798       ,	Tx_Tail
            	       
2799       ,	Tx_Vld
            	      
2800       ,	Vld
            	   
2801       );
             
2802       	input  [1:0]   Gnt             ;
           	                                
2803       	output         Rdy             ;
           	                                
2804       	output [1:0]   Req             ;
           	                                
2805       	output [1:0]   ReqArbIn        ;
           	                                
2806       	input  [107:0] Rx_0_Data       ;
           	                                
2807       	input          Rx_0_Head       ;
           	                                
2808       	output         Rx_0_Rdy        ;
           	                                
2809       	input          Rx_0_Tail       ;
           	                                
2810       	input          Rx_0_Vld        ;
           	                                
2811       	input  [107:0] Rx_1_Data       ;
           	                                
2812       	input          Rx_1_Head       ;
           	                                
2813       	output         Rx_1_Rdy        ;
           	                                
2814       	input          Rx_1_Tail       ;
           	                                
2815       	input          Rx_1_Vld        ;
           	                                
2816       	input  [1:0]   RxLock          ;
           	                                
2817       	input          Sys_Clk         ;
           	                                
2818       	input          Sys_Clk_ClkS    ;
           	                                
2819       	input          Sys_Clk_En      ;
           	                                
2820       	input          Sys_Clk_EnS     ;
           	                                
2821       	input          Sys_Clk_RetRstN ;
           	                                
2822       	input          Sys_Clk_RstN    ;
           	                                
2823       	input          Sys_Clk_Tm      ;
           	                                
2824       	output         Sys_Pwr_Idle    ;
           	                                
2825       	output         Sys_Pwr_WakeUp  ;
           	                                
2826       	output [107:0] Tx_Data         ;
           	                                
2827       	output         Tx_Head         ;
           	                                
2828       	input          Tx_Rdy          ;
           	                                
2829       	output         Tx_Tail         ;
           	                                
2830       	output         Tx_Vld          ;
           	                                
2831       	input          Vld             ;
           	                                
2832       	wire         Free             ;
           	                               
2833       	reg  [1:0]   GntReg           ;
           	                               
2834       	wire [107:0] Int_0_Data       ;
           	                               
2835       	wire         Int_0_Head       ;
           	                               
2836       	wire         Int_0_Lock       ;
           	                               
2837       	wire         Int_0_Rdy        ;
           	                               
2838       	wire         Int_0_Tail       ;
           	                               
2839       	wire         Int_0_Vld        ;
           	                               
2840       	wire [107:0] Int_1_Data       ;
           	                               
2841       	wire         Int_1_Head       ;
           	                               
2842       	wire         Int_1_Lock       ;
           	                               
2843       	wire         Int_1_Rdy        ;
           	                               
2844       	wire         Int_1_Tail       ;
           	                               
2845       	wire         Int_1_Vld        ;
           	                               
2846       	wire [1:0]   IntReq           ;
           	                               
2847       	wire         Keep             ;
           	                               
2848       	reg          Lock             ;
           	                               
2849       	wire         LockSel          ;
           	                               
2850       	wire         PwrPipe_0_Idle   ;
           	                               
2851       	wire         PwrPipe_0_WakeUp ;
           	                               
2852       	wire         PwrPipe_1_Idle   ;
           	                               
2853       	wire         PwrPipe_1_WakeUp ;
           	                               
2854       	wire [1:0]   Sel              ;
           	                               
2855       	assign Sel = Keep ? GntReg : Gnt;
           	                  <font color = "red">-1-</font>  
           	                  <font color = "red">==></font>  
           	                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2833       	reg  [1:0]   GntReg           ;
           	<font color = "green">-1-</font>                               
2834       	wire [107:0] Int_0_Data       ;
           <font color = "green">	==></font>
2835       	wire         Int_0_Head       ;
           	<font color = "red">-2-</font>                               
2836       	wire         Int_0_Lock       ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2855       	assign Sel = Keep ? GntReg : Gnt;
           	<font color = "green">-1-</font>                                 
2856       	assign Int_0_Rdy = Sel [0] & Tx_Rdy;
           <font color = "green">	==></font>
2857       	rsnoc_z_H_R_U_P_N_9c3a7914_A1080111 un9c3a7914(
           	<font color = "red">-2-</font>                                               
2858       		.Rx_Data( Rx_0_Data )
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_164631'>
<a name="inst_tag_164631_Line"></a>
<b>Line Coverage for Instance : <a href="mod480.html#inst_tag_164631" >config_ss_tb.DUT.flexnoc.Periph_Multi_APB_T_main.TransportToGeneric.If.Im</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2833</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2855</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
2832                    	wire         Free             ;
2833       1/1          	reg  [1:0]   GntReg           ;
2834       1/1          	wire [107:0] Int_0_Data       ;
2835       1/1          	wire         Int_0_Head       ;
2836       1/1          	wire         Int_0_Lock       ;
                        MISSING_ELSE
2837                    	wire         Int_0_Rdy        ;
2838                    	wire         Int_0_Tail       ;
2839                    	wire         Int_0_Vld        ;
2840                    	wire [107:0] Int_1_Data       ;
2841                    	wire         Int_1_Head       ;
2842                    	wire         Int_1_Lock       ;
2843                    	wire         Int_1_Rdy        ;
2844                    	wire         Int_1_Tail       ;
2845                    	wire         Int_1_Vld        ;
2846                    	wire [1:0]   IntReq           ;
2847                    	wire         Keep             ;
2848                    	reg          Lock             ;
2849                    	wire         LockSel          ;
2850                    	wire         PwrPipe_0_Idle   ;
2851                    	wire         PwrPipe_0_WakeUp ;
2852                    	wire         PwrPipe_1_Idle   ;
2853                    	wire         PwrPipe_1_WakeUp ;
2854                    	wire [1:0]   Sel              ;
2855       1/1          	assign Sel = Keep ? GntReg : Gnt;
2856       1/1          	assign Int_0_Rdy = Sel [0] &amp; Tx_Rdy;
2857       1/1          	rsnoc_z_H_R_U_P_N_9c3a7914_A1080111 un9c3a7914(
2858       1/1          		.Rx_Data( Rx_0_Data )
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_164631_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod480.html#inst_tag_164631" >config_ss_tb.DUT.flexnoc.Periph_Multi_APB_T_main.TransportToGeneric.If.Im</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2779
 EXPRESSION (Keep ? GntReg : Gnt)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_164631_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod480.html#inst_tag_164631" >config_ss_tb.DUT.flexnoc.Periph_Multi_APB_T_main.TransportToGeneric.If.Im</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">53</td>
<td class="rt">15</td>
<td class="rt">28.30 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">1180</td>
<td class="rt">317</td>
<td class="rt">26.86 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">590</td>
<td class="rt">166</td>
<td class="rt">28.14 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">590</td>
<td class="rt">151</td>
<td class="rt">25.59 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">30</td>
<td class="rt">11</td>
<td class="rt">36.67 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">704</td>
<td class="rt">212</td>
<td class="rt">30.11 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">352</td>
<td class="rt">110</td>
<td class="rt">31.25 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">352</td>
<td class="rt">102</td>
<td class="rt">28.98 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Signals</td>
<td class="rt">23</td>
<td class="rt">4</td>
<td class="rt">17.39 </td>
</tr><tr class="s2">
<td>Signal Bits</td>
<td class="rt">476</td>
<td class="rt">105</td>
<td class="rt">22.06 </td>
</tr><tr class="s2">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">238</td>
<td class="rt">56</td>
<td class="rt">23.53 </td>
</tr><tr class="s2">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">238</td>
<td class="rt">49</td>
<td class="rt">20.59 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gnt[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gnt[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Req[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Req[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ReqArbIn[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ReqArbIn[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Data[50:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Data[54:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Data[79:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Data[81:80]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Data[90:82]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Data[91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Data[106:92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[24:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[35:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[50:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[54:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[79:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[81:80]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[90:82]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[98:94]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[102:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[106:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxLock[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[24:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[35:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[54:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[78:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[81:79]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[87:82]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[90:89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98:94]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[99]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[102:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Free</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GntReg[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GntReg[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_0_Data[50:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Data[54:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_0_Data[79:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Data[81:80]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_0_Data[90:82]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Data[91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_0_Data[106:92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_1_Data[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Data[24:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_1_Data[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Data[35:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_1_Data[50:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Data[54:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_1_Data[79:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Data[81:80]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_1_Data[90:82]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Data[91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_1_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Data[93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_1_Data[98:94]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Data[99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_1_Data[102:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_1_Data[106:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_1_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>IntReq[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IntReq[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Keep</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>LockSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sel[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sel[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_164631_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod480.html#inst_tag_164631" >config_ss_tb.DUT.flexnoc.Periph_Multi_APB_T_main.TransportToGeneric.If.Im</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">7</td>
<td class="rt">87.50 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">2779</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2833</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2855</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2779       ,	Rx_0_Vld
            	        
2780       ,	Rx_1_Data
            	         
2781       ,	Rx_1_Head
            	         
2782       ,	Rx_1_Rdy
            	        
2783       ,	Rx_1_Tail
            	         
2784       ,	Rx_1_Vld
            	        
2785       ,	RxLock
            	      
2786       ,	Sys_Clk
            	       
2787       ,	Sys_Clk_ClkS
            	            
2788       ,	Sys_Clk_En
            	          
2789       ,	Sys_Clk_EnS
            	           
2790       ,	Sys_Clk_RetRstN
            	               
2791       ,	Sys_Clk_RstN
            	            
2792       ,	Sys_Clk_Tm
            	          
2793       ,	Sys_Pwr_Idle
            	            
2794       ,	Sys_Pwr_WakeUp
            	              
2795       ,	Tx_Data
            	       
2796       ,	Tx_Head
            	       
2797       ,	Tx_Rdy
            	      
2798       ,	Tx_Tail
            	       
2799       ,	Tx_Vld
            	      
2800       ,	Vld
            	   
2801       );
             
2802       	input  [1:0]   Gnt             ;
           	                                
2803       	output         Rdy             ;
           	                                
2804       	output [1:0]   Req             ;
           	                                
2805       	output [1:0]   ReqArbIn        ;
           	                                
2806       	input  [107:0] Rx_0_Data       ;
           	                                
2807       	input          Rx_0_Head       ;
           	                                
2808       	output         Rx_0_Rdy        ;
           	                                
2809       	input          Rx_0_Tail       ;
           	                                
2810       	input          Rx_0_Vld        ;
           	                                
2811       	input  [107:0] Rx_1_Data       ;
           	                                
2812       	input          Rx_1_Head       ;
           	                                
2813       	output         Rx_1_Rdy        ;
           	                                
2814       	input          Rx_1_Tail       ;
           	                                
2815       	input          Rx_1_Vld        ;
           	                                
2816       	input  [1:0]   RxLock          ;
           	                                
2817       	input          Sys_Clk         ;
           	                                
2818       	input          Sys_Clk_ClkS    ;
           	                                
2819       	input          Sys_Clk_En      ;
           	                                
2820       	input          Sys_Clk_EnS     ;
           	                                
2821       	input          Sys_Clk_RetRstN ;
           	                                
2822       	input          Sys_Clk_RstN    ;
           	                                
2823       	input          Sys_Clk_Tm      ;
           	                                
2824       	output         Sys_Pwr_Idle    ;
           	                                
2825       	output         Sys_Pwr_WakeUp  ;
           	                                
2826       	output [107:0] Tx_Data         ;
           	                                
2827       	output         Tx_Head         ;
           	                                
2828       	input          Tx_Rdy          ;
           	                                
2829       	output         Tx_Tail         ;
           	                                
2830       	output         Tx_Vld          ;
           	                                
2831       	input          Vld             ;
           	                                
2832       	wire         Free             ;
           	                               
2833       	reg  [1:0]   GntReg           ;
           	                               
2834       	wire [107:0] Int_0_Data       ;
           	                               
2835       	wire         Int_0_Head       ;
           	                               
2836       	wire         Int_0_Lock       ;
           	                               
2837       	wire         Int_0_Rdy        ;
           	                               
2838       	wire         Int_0_Tail       ;
           	                               
2839       	wire         Int_0_Vld        ;
           	                               
2840       	wire [107:0] Int_1_Data       ;
           	                               
2841       	wire         Int_1_Head       ;
           	                               
2842       	wire         Int_1_Lock       ;
           	                               
2843       	wire         Int_1_Rdy        ;
           	                               
2844       	wire         Int_1_Tail       ;
           	                               
2845       	wire         Int_1_Vld        ;
           	                               
2846       	wire [1:0]   IntReq           ;
           	                               
2847       	wire         Keep             ;
           	                               
2848       	reg          Lock             ;
           	                               
2849       	wire         LockSel          ;
           	                               
2850       	wire         PwrPipe_0_Idle   ;
           	                               
2851       	wire         PwrPipe_0_WakeUp ;
           	                               
2852       	wire         PwrPipe_1_Idle   ;
           	                               
2853       	wire         PwrPipe_1_WakeUp ;
           	                               
2854       	wire [1:0]   Sel              ;
           	                               
2855       	assign Sel = Keep ? GntReg : Gnt;
           	                  <font color = "red">-1-</font>  
           	                  <font color = "red">==></font>  
           	                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2833       	reg  [1:0]   GntReg           ;
           	<font color = "green">-1-</font>                               
2834       	wire [107:0] Int_0_Data       ;
           <font color = "green">	==></font>
2835       	wire         Int_0_Head       ;
           	<font color = "green">-2-</font>                               
2836       	wire         Int_0_Lock       ;
           <font color = "green">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2855       	assign Sel = Keep ? GntReg : Gnt;
           	<font color = "green">-1-</font>                                 
2856       	assign Int_0_Rdy = Sel [0] & Tx_Rdy;
           <font color = "green">	==></font>
2857       	rsnoc_z_H_R_U_P_N_9c3a7914_A1080111 un9c3a7914(
           	<font color = "green">-2-</font>                                               
2858       		.Rx_Data( Rx_0_Data )
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_164639'>
<a name="inst_tag_164639_Line"></a>
<b>Line Coverage for Instance : <a href="mod480.html#inst_tag_164639" >config_ss_tb.DUT.flexnoc.Switch10_main.Mux_bcpu_ahb_m0_I.Am</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2833</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2855</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
2832                    	wire         Free             ;
2833       1/1          	reg  [1:0]   GntReg           ;
2834       1/1          	wire [107:0] Int_0_Data       ;
2835       1/1          	wire         Int_0_Head       ;
2836       1/1          	wire         Int_0_Lock       ;
                        MISSING_ELSE
2837                    	wire         Int_0_Rdy        ;
2838                    	wire         Int_0_Tail       ;
2839                    	wire         Int_0_Vld        ;
2840                    	wire [107:0] Int_1_Data       ;
2841                    	wire         Int_1_Head       ;
2842                    	wire         Int_1_Lock       ;
2843                    	wire         Int_1_Rdy        ;
2844                    	wire         Int_1_Tail       ;
2845                    	wire         Int_1_Vld        ;
2846                    	wire [1:0]   IntReq           ;
2847                    	wire         Keep             ;
2848                    	reg          Lock             ;
2849                    	wire         LockSel          ;
2850                    	wire         PwrPipe_0_Idle   ;
2851                    	wire         PwrPipe_0_WakeUp ;
2852                    	wire         PwrPipe_1_Idle   ;
2853                    	wire         PwrPipe_1_WakeUp ;
2854                    	wire [1:0]   Sel              ;
2855       1/1          	assign Sel = Keep ? GntReg : Gnt;
2856       1/1          	assign Int_0_Rdy = Sel [0] &amp; Tx_Rdy;
2857       1/1          	rsnoc_z_H_R_U_P_N_9c3a7914_A1080111 un9c3a7914(
2858       1/1          		.Rx_Data( Rx_0_Data )
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_164639_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod480.html#inst_tag_164639" >config_ss_tb.DUT.flexnoc.Switch10_main.Mux_bcpu_ahb_m0_I.Am</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2779
 EXPRESSION (Keep ? GntReg : Gnt)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_164639_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod480.html#inst_tag_164639" >config_ss_tb.DUT.flexnoc.Switch10_main.Mux_bcpu_ahb_m0_I.Am</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">53</td>
<td class="rt">17</td>
<td class="rt">32.08 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">1180</td>
<td class="rt">317</td>
<td class="rt">26.86 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">590</td>
<td class="rt">160</td>
<td class="rt">27.12 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">590</td>
<td class="rt">157</td>
<td class="rt">26.61 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">30</td>
<td class="rt">12</td>
<td class="rt">40.00 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">704</td>
<td class="rt">212</td>
<td class="rt">30.11 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">352</td>
<td class="rt">107</td>
<td class="rt">30.40 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">352</td>
<td class="rt">105</td>
<td class="rt">29.83 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Signals</td>
<td class="rt">23</td>
<td class="rt">5</td>
<td class="rt">21.74 </td>
</tr><tr class="s2">
<td>Signal Bits</td>
<td class="rt">476</td>
<td class="rt">105</td>
<td class="rt">22.06 </td>
</tr><tr class="s2">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">238</td>
<td class="rt">53</td>
<td class="rt">22.27 </td>
</tr><tr class="s2">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">238</td>
<td class="rt">52</td>
<td class="rt">21.85 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gnt[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gnt[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Req[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Req[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ReqArbIn[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ReqArbIn[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Data[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Data[24:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Data[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Data[35:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Data[37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Data[50:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Data[54:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Data[78:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Data[81:79]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Data[87:82]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Data[88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Data[90:89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Data[91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Data[93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Data[98:94]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Data[99]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Data[102:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Data[103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Data[106:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxLock[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[24:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[35:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[54:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[78:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[81:79]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[87:82]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[90:89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98:94]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[99]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[102:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Free</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GntReg[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GntReg[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_0_Data[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Data[24:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_0_Data[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Data[35:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_0_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Data[37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_0_Data[50:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Data[54:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_0_Data[78:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Data[81:79]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_0_Data[87:82]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Data[88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_0_Data[90:89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Data[91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_0_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Data[93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_0_Data[98:94]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Data[99]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_0_Data[102:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Data[103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_0_Data[106:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_0_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_0_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_0_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Int_1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IntReq[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>IntReq[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Keep</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>LockSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sel[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Sel[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_164639_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod480.html#inst_tag_164639" >config_ss_tb.DUT.flexnoc.Switch10_main.Mux_bcpu_ahb_m0_I.Am</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">7</td>
<td class="rt">87.50 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">2779</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2833</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2855</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2779       ,	Rx_0_Vld
            	        
2780       ,	Rx_1_Data
            	         
2781       ,	Rx_1_Head
            	         
2782       ,	Rx_1_Rdy
            	        
2783       ,	Rx_1_Tail
            	         
2784       ,	Rx_1_Vld
            	        
2785       ,	RxLock
            	      
2786       ,	Sys_Clk
            	       
2787       ,	Sys_Clk_ClkS
            	            
2788       ,	Sys_Clk_En
            	          
2789       ,	Sys_Clk_EnS
            	           
2790       ,	Sys_Clk_RetRstN
            	               
2791       ,	Sys_Clk_RstN
            	            
2792       ,	Sys_Clk_Tm
            	          
2793       ,	Sys_Pwr_Idle
            	            
2794       ,	Sys_Pwr_WakeUp
            	              
2795       ,	Tx_Data
            	       
2796       ,	Tx_Head
            	       
2797       ,	Tx_Rdy
            	      
2798       ,	Tx_Tail
            	       
2799       ,	Tx_Vld
            	      
2800       ,	Vld
            	   
2801       );
             
2802       	input  [1:0]   Gnt             ;
           	                                
2803       	output         Rdy             ;
           	                                
2804       	output [1:0]   Req             ;
           	                                
2805       	output [1:0]   ReqArbIn        ;
           	                                
2806       	input  [107:0] Rx_0_Data       ;
           	                                
2807       	input          Rx_0_Head       ;
           	                                
2808       	output         Rx_0_Rdy        ;
           	                                
2809       	input          Rx_0_Tail       ;
           	                                
2810       	input          Rx_0_Vld        ;
           	                                
2811       	input  [107:0] Rx_1_Data       ;
           	                                
2812       	input          Rx_1_Head       ;
           	                                
2813       	output         Rx_1_Rdy        ;
           	                                
2814       	input          Rx_1_Tail       ;
           	                                
2815       	input          Rx_1_Vld        ;
           	                                
2816       	input  [1:0]   RxLock          ;
           	                                
2817       	input          Sys_Clk         ;
           	                                
2818       	input          Sys_Clk_ClkS    ;
           	                                
2819       	input          Sys_Clk_En      ;
           	                                
2820       	input          Sys_Clk_EnS     ;
           	                                
2821       	input          Sys_Clk_RetRstN ;
           	                                
2822       	input          Sys_Clk_RstN    ;
           	                                
2823       	input          Sys_Clk_Tm      ;
           	                                
2824       	output         Sys_Pwr_Idle    ;
           	                                
2825       	output         Sys_Pwr_WakeUp  ;
           	                                
2826       	output [107:0] Tx_Data         ;
           	                                
2827       	output         Tx_Head         ;
           	                                
2828       	input          Tx_Rdy          ;
           	                                
2829       	output         Tx_Tail         ;
           	                                
2830       	output         Tx_Vld          ;
           	                                
2831       	input          Vld             ;
           	                                
2832       	wire         Free             ;
           	                               
2833       	reg  [1:0]   GntReg           ;
           	                               
2834       	wire [107:0] Int_0_Data       ;
           	                               
2835       	wire         Int_0_Head       ;
           	                               
2836       	wire         Int_0_Lock       ;
           	                               
2837       	wire         Int_0_Rdy        ;
           	                               
2838       	wire         Int_0_Tail       ;
           	                               
2839       	wire         Int_0_Vld        ;
           	                               
2840       	wire [107:0] Int_1_Data       ;
           	                               
2841       	wire         Int_1_Head       ;
           	                               
2842       	wire         Int_1_Lock       ;
           	                               
2843       	wire         Int_1_Rdy        ;
           	                               
2844       	wire         Int_1_Tail       ;
           	                               
2845       	wire         Int_1_Vld        ;
           	                               
2846       	wire [1:0]   IntReq           ;
           	                               
2847       	wire         Keep             ;
           	                               
2848       	reg          Lock             ;
           	                               
2849       	wire         LockSel          ;
           	                               
2850       	wire         PwrPipe_0_Idle   ;
           	                               
2851       	wire         PwrPipe_0_WakeUp ;
           	                               
2852       	wire         PwrPipe_1_Idle   ;
           	                               
2853       	wire         PwrPipe_1_WakeUp ;
           	                               
2854       	wire [1:0]   Sel              ;
           	                               
2855       	assign Sel = Keep ? GntReg : Gnt;
           	                  <font color = "red">-1-</font>  
           	                  <font color = "red">==></font>  
           	                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2833       	reg  [1:0]   GntReg           ;
           	<font color = "green">-1-</font>                               
2834       	wire [107:0] Int_0_Data       ;
           <font color = "green">	==></font>
2835       	wire         Int_0_Head       ;
           	<font color = "green">-2-</font>                               
2836       	wire         Int_0_Lock       ;
           <font color = "green">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2855       	assign Sel = Keep ? GntReg : Gnt;
           	<font color = "green">-1-</font>                                 
2856       	assign Int_0_Rdy = Sel [0] & Tx_Rdy;
           <font color = "green">	==></font>
2857       	rsnoc_z_H_R_U_P_N_9c3a7914_A1080111 un9c3a7914(
           	<font color = "green">-2-</font>                                               
2858       		.Rx_Data( Rx_0_Data )
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_164631">
    <li>
      <a href="#inst_tag_164631_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_164631_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_164631_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_164631_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_164632">
    <li>
      <a href="#inst_tag_164632_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_164632_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_164632_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_164632_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_164633">
    <li>
      <a href="#inst_tag_164633_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_164633_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_164633_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_164633_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_164634">
    <li>
      <a href="#inst_tag_164634_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_164634_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_164634_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_164634_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_164635">
    <li>
      <a href="#inst_tag_164635_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_164635_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_164635_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_164635_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_164636">
    <li>
      <a href="#inst_tag_164636_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_164636_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_164636_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_164636_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_164637">
    <li>
      <a href="#inst_tag_164637_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_164637_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_164637_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_164637_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_164638">
    <li>
      <a href="#inst_tag_164638_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_164638_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_164638_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_164638_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_164639">
    <li>
      <a href="#inst_tag_164639_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_164639_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_164639_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_164639_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_164640">
    <li>
      <a href="#inst_tag_164640_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_164640_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_164640_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_164640_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_164641">
    <li>
      <a href="#inst_tag_164641_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_164641_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_164641_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_164641_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_164642">
    <li>
      <a href="#inst_tag_164642_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_164642_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_164642_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_164642_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_164643">
    <li>
      <a href="#inst_tag_164643_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_164643_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_164643_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_164643_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_164644">
    <li>
      <a href="#inst_tag_164644_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_164644_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_164644_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_164644_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_164645">
    <li>
      <a href="#inst_tag_164645_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_164645_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_164645_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_164645_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_164646">
    <li>
      <a href="#inst_tag_164646_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_164646_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_164646_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_164646_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_U_A_M_66382065_D107e0p0">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
