// Seed: 881934192
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2 = id_1;
  parameter id_6 = 1 ? 1 : -1'b0;
  logic id_7;
  ;
  assign id_1 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    input tri0 id_2,
    input wire id_3,
    input wor id_4,
    input supply0 id_5,
    input supply0 id_6
);
  logic id_8;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
