\hypertarget{group___r_c_c___exported___macros}{}\doxysection{RCC Exported Macros}
\label{group___r_c_c___exported___macros}\index{RCC Exported Macros@{RCC Exported Macros}}
\doxysubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___r_c_c___a_h_b1___peripheral___clock___enable___disable}{AHB1 Peripheral Clock Enable Disable}}
\begin{DoxyCompactList}\small\item\em Enable or disable the AHB1 peripheral clock. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___r_c_c___a_h_b2___peripheral___clock___enable___disable}{AHB2 Peripheral Clock Enable Disable}}
\begin{DoxyCompactList}\small\item\em Enable or disable the AHB2 peripheral clock. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___r_c_c___a_h_b3___clock___enable___disable}{AHB3 Peripheral Clock Enable Disable}}
\begin{DoxyCompactList}\small\item\em Enable or disable the AHB3 peripheral clock. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable}{APB1 Peripheral Clock Enable Disable}}
\begin{DoxyCompactList}\small\item\em Enable or disable the APB1 peripheral clock. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enable___disable}{APB2 Peripheral Clock Enable Disable}}
\begin{DoxyCompactList}\small\item\em Enable or disable the APB2 peripheral clock. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status}{AHB1 Peripheral Clock Enabled or Disabled Status}}
\begin{DoxyCompactList}\small\item\em Check whether the AHB1 peripheral clock is enabled or not. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___r_c_c___a_h_b2___clock___enable___disable___status}{AHB2 Peripheral Clock Enabled or Disabled Status}}
\begin{DoxyCompactList}\small\item\em Check whether the AHB2 peripheral clock is enabled or not. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___r_c_c___a_h_b3___clock___enable___disable___status}{AHB3 Peripheral Clock Enabled or Disabled Status}}
\begin{DoxyCompactList}\small\item\em Check whether the AHB3 peripheral clock is enabled or not. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable___status}{APB1 Peripheral Clock Enabled or Disabled Status}}
\begin{DoxyCompactList}\small\item\em Check whether the APB1 peripheral clock is enabled or not. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enable___disable___status}{APB2 Peripheral Clock Enabled or Disabled Status}}
\begin{DoxyCompactList}\small\item\em Check whether the APB2 peripheral clock is enabled or not. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___r_c_c___a_h_b1___force___release___reset}{AHB1 Peripheral Force Release Reset}}
\begin{DoxyCompactList}\small\item\em Force or release AHB1 peripheral reset. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___r_c_c___a_h_b2___force___release___reset}{AHB2 Peripheral Force Release Reset}}
\begin{DoxyCompactList}\small\item\em Force or release AHB2 peripheral reset. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___r_c_c___a_h_b3___force___release___reset}{AHB3 Peripheral Force Release Reset}}
\begin{DoxyCompactList}\small\item\em Force or release AHB3 peripheral reset. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset}{APB1 Peripheral Force Release Reset}}
\begin{DoxyCompactList}\small\item\em Force or release APB1 peripheral reset. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset}{APB2 Peripheral Force Release Reset}}
\begin{DoxyCompactList}\small\item\em Force or release APB2 peripheral reset. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___r_c_c___a_h_b1___clock___sleep___enable___disable}{AHB1 Peripheral Clock Sleep Enable Disable}}
\begin{DoxyCompactList}\small\item\em Enable or disable the AHB1 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___r_c_c___a_h_b2___clock___sleep___enable___disable}{AHB2 Peripheral Clock Sleep Enable Disable}}
\begin{DoxyCompactList}\small\item\em Enable or disable the AHB2 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___r_c_c___a_h_b3___clock___sleep___enable___disable}{AHB3 Peripheral Clock Sleep Enable Disable}}
\begin{DoxyCompactList}\small\item\em Enable or disable the AHB3 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___r_c_c___a_p_b1___clock___sleep___enable___disable}{APB1 Peripheral Clock Sleep Enable Disable}}
\begin{DoxyCompactList}\small\item\em Enable or disable the APB1 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___r_c_c___a_p_b2___clock___sleep___enable___disable}{APB2 Peripheral Clock Sleep Enable Disable}}
\begin{DoxyCompactList}\small\item\em Enable or disable the APB2 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___r_c_c___a_h_b1___clock___sleep___enable___disable___status}{AHB1 Peripheral Clock Sleep Enabled or Disabled Status}}
\begin{DoxyCompactList}\small\item\em Check whether the AHB1 peripheral clock during Low Power (Sleep) mode is enabled or not. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___r_c_c___a_h_b2___clock___sleep___enable___disable___status}{AHB2 Peripheral Clock Sleep Enabled or Disabled Status}}
\begin{DoxyCompactList}\small\item\em Check whether the AHB2 peripheral clock during Low Power (Sleep) mode is enabled or not. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___r_c_c___a_h_b3___clock___sleep___enable___disable___status}{AHB3 Peripheral Clock Sleep Enabled or Disabled Status}}
\begin{DoxyCompactList}\small\item\em Check whether the AHB3 peripheral clock during Low Power (Sleep) mode is enabled or not. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___r_c_c___a_p_b1___clock___sleep___enable___disable___status}{APB1 Peripheral Clock Sleep Enabled or Disabled Status}}
\begin{DoxyCompactList}\small\item\em Check whether the APB1 peripheral clock during Low Power (Sleep) mode is enabled or not. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___r_c_c___a_p_b2___clock___sleep___enable___disable___status}{APB2 Peripheral Clock Sleep Enabled or Disabled Status}}
\begin{DoxyCompactList}\small\item\em Check whether the APB2 peripheral clock during Low Power (Sleep) mode is enabled or not. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___r_c_c___backup___domain___reset}{RCC Backup Domain Reset}}
\item 
\mbox{\hyperlink{group___r_c_c___r_t_c___clock___configuration}{RCC RTC Clock Configuration}}
\item 
\mbox{\hyperlink{group___r_c_c___flags___interrupts___management}{Flags Interrupts Management}}
\begin{DoxyCompactList}\small\item\em macros to manage the specified RCC Flags and interrupts. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaab944f562b53fc74bcc0e4958388fd42}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSI\+\_\+\+ENABLE}}()~SET\+\_\+\+BIT(RCC-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}{RCC\+\_\+\+CR\+\_\+\+HSION}})
\begin{DoxyCompactList}\small\item\em Macros to enable or disable the Internal High Speed 16MHz oscillator (HSI). \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga0c0dc8bc0ef58703782f45b4e487c031}\label{group___r_c_c___exported___macros_ga0c0dc8bc0ef58703782f45b4e487c031}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSI\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}{RCC\+\_\+\+CR\+\_\+\+HSION}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga74c3b20fdb9a7672c50aa97bb46537b1}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSI\+\_\+\+CALIBRATIONVALUE\+\_\+\+ADJUST}}(\+\_\+\+\_\+\+HSICALIBRATIONVALUE\+\_\+\+\_\+)~                  MODIFY\+\_\+\+REG(RCC-\/$>$ICSCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab79c333962d5bd80636eca9997759804}{RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM}}, (\+\_\+\+\_\+\+HSICALIBRATIONVALUE\+\_\+\+\_\+) $<$$<$ RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em Macro to adjust the Internal High Speed 16MHz oscillator (HSI) calibration value. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gae069a430441e0547d753a7b47feaebd1}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSISTOP\+\_\+\+ENABLE}}()~SET\+\_\+\+BIT(RCC-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9172ae30b26b2daad9442579b8e2dd0}{RCC\+\_\+\+CR\+\_\+\+HSIKERON}})
\begin{DoxyCompactList}\small\item\em Macros to enable or disable the force of the Internal High Speed oscillator (HSI) in STOP mode to be quickly available as kernel clock for USARTs and I2\+Cs. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaca5ca4b6c2cbd0e638b4c3b8b71cbc61}\label{group___r_c_c___exported___macros_gaca5ca4b6c2cbd0e638b4c3b8b71cbc61}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSISTOP\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9172ae30b26b2daad9442579b8e2dd0}{RCC\+\_\+\+CR\+\_\+\+HSIKERON}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga560de8b8991db4a296de878a7a8aa58b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSI\+\_\+\+ENABLE}}()~SET\+\_\+\+BIT(RCC-\/$>$CSR, RCC\+\_\+\+CSR\+\_\+\+LSION)
\begin{DoxyCompactList}\small\item\em Macros to enable or disable the Internal Low Speed oscillator (LSI). \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga4f96095bb4acda60b7f66d5d927da181}\label{group___r_c_c___exported___macros_ga4f96095bb4acda60b7f66d5d927da181}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSI\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$CSR, RCC\+\_\+\+CSR\+\_\+\+LSION)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaa3d98648399f15d02645ef84f6ca8e4b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSE\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+STATE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macro to configure the External High Speed oscillator (HSE). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga6b2b48f429e347c1c9c469122c64798b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSE\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+STATE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macro to configure the External Low Speed oscillator (LSE). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga93d851ecdcd6c910044b0533261945f3}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSI48\+\_\+\+ENABLE}}()~SET\+\_\+\+BIT(RCC-\/$>$CRRCR, RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+ON)
\begin{DoxyCompactList}\small\item\em Macros to enable or disable the Internal High Speed 48MHz oscillator (HSI48). \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga963c000b8bce770c16acb68476919120}\label{group___r_c_c___exported___macros_ga963c000b8bce770c16acb68476919120}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSI48\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$CRRCR, RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+ON)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga2d6c4c7e951bfd007d26988fbfe6eaa4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+RTC\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~                  MODIFY\+\_\+\+REG( RCC-\/$>$BDCR, RCC\+\_\+\+BDCR\+\_\+\+RTCSEL, (\+\_\+\+\_\+\+RTC\+\_\+\+CLKSOURCE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macros to configure the RTC clock (RTCCLK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gad40d00ff1c984ebd011ea9f6e7f93c44}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+RTC\+\_\+\+SOURCE}}()~(READ\+\_\+\+BIT(RCC-\/$>$BDCR, RCC\+\_\+\+BDCR\+\_\+\+RTCSEL))
\begin{DoxyCompactList}\small\item\em Macro to get the RTC clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaaf196a2df41b0bcbc32745c2b218e696}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+ENABLE}}()~SET\+\_\+\+BIT(RCC-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0e73d5b0a4883e074d40029b49ee47e}{RCC\+\_\+\+CR\+\_\+\+PLLON}})
\begin{DoxyCompactList}\small\item\em Macros to enable or disable the main PLL. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga718a6afcb1492cc2796be78445a7d5ab}\label{group___r_c_c___exported___macros_ga718a6afcb1492cc2796be78445a7d5ab}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0e73d5b0a4883e074d40029b49ee47e}{RCC\+\_\+\+CR\+\_\+\+PLLON}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaf9a8466f991888332ec978dc92c62d7d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+PLLSOURCE\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+PLLSOURCE\+\_\+\+\_\+)~                  MODIFY\+\_\+\+REG(RCC-\/$>$PLLCFGR, RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC, (\+\_\+\+\_\+\+PLLSOURCE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the PLL clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gabca62f581e6c2553cca7ef0d7a2a4b7f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+PLLM\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+PLLM\+\_\+\+\_\+)~                  MODIFY\+\_\+\+REG(RCC-\/$>$PLLCFGR, RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM, ((\+\_\+\+\_\+\+PLLM\+\_\+\+\_\+) -\/ 1) $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em Macro to configure the PLL source division factor M. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga2e63bb89de4a4f0c2365fe9033bd4f48}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+PLLSOURCE\+\_\+\+\_\+,  \+\_\+\+\_\+\+PLLM\+\_\+\+\_\+,  \+\_\+\+\_\+\+PLLN\+\_\+\+\_\+,  \+\_\+\+\_\+\+PLLP\+\_\+\+\_\+,  \+\_\+\+\_\+\+PLLQ\+\_\+\+\_\+,  \+\_\+\+\_\+\+PLLR\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macro to configure the main PLL clock source, multiplication and division factors. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga3ea1390f8124e2b3b8d53e95541d6e53}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+PLL\+\_\+\+OSCSOURCE}}()~(READ\+\_\+\+BIT(RCC-\/$>$PLLCFGR, RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC))
\begin{DoxyCompactList}\small\item\em Macro to get the oscillator used as PLL clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaab70beccea4c82e4acc69befcdb5e862}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLLCLKOUT\+\_\+\+ENABLE}}(\+\_\+\+\_\+\+PLLCLOCKOUT\+\_\+\+\_\+)~SET\+\_\+\+BIT(RCC-\/$>$PLLCFGR, (\+\_\+\+\_\+\+PLLCLOCKOUT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Enable or disable each clock output (RCC\+\_\+\+PLL\+\_\+\+SYSCLK, RCC\+\_\+\+PLL\+\_\+48\+M1\+CLK, RCC\+\_\+\+PLL\+\_\+\+ADCCLK) \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaee19cf9a5cb792b5c9a94ad88103ab93}\label{group___r_c_c___exported___macros_gaee19cf9a5cb792b5c9a94ad88103ab93}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLLCLKOUT\+\_\+\+DISABLE}(\+\_\+\+\_\+\+PLLCLOCKOUT\+\_\+\+\_\+)~CLEAR\+\_\+\+BIT(RCC-\/$>$PLLCFGR, (\+\_\+\+\_\+\+PLLCLOCKOUT\+\_\+\+\_\+))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga8df63b4aaea1551f9d4ba3fe22360cbb}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+PLLCLKOUT\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+PLLCLOCKOUT\+\_\+\+\_\+)~READ\+\_\+\+BIT(RCC-\/$>$PLLCFGR, (\+\_\+\+\_\+\+PLLCLOCKOUT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Get clock output enable status (RCC\+\_\+\+PLL\+\_\+\+SYSCLK, RCC\+\_\+\+PLL\+\_\+48\+M1\+CLK, RCC\+\_\+\+PLL\+\_\+\+SAI3\+CLK) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaa29be28740b3d480e83efbc2e695c1b8}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCLK\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+SYSCLKSOURCE\+\_\+\+\_\+)~                  MODIFY\+\_\+\+REG(RCC-\/$>$CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eea5e5f7743a7e8995b8beeb18355c1}{RCC\+\_\+\+CFGR\+\_\+\+SW}}, (\+\_\+\+\_\+\+SYSCLKSOURCE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the system clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gac99c2453d9e77c8b457acc0210e754c2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+SYSCLK\+\_\+\+SOURCE}}()~(READ\+\_\+\+BIT(RCC-\/$>$CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15bf2269500dc97e137315f44aa015c9}{RCC\+\_\+\+CFGR\+\_\+\+SWS}}))
\begin{DoxyCompactList}\small\item\em Macro to get the clock source used as system clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gad6731530ebbbcc0696e9bd94eb0d2724}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSEDRIVE\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+LSEDRIVE\+\_\+\+\_\+)~                  MODIFY\+\_\+\+REG(RCC-\/$>$BDCR, RCC\+\_\+\+BDCR\+\_\+\+LSEDRV, (\+\_\+\+\_\+\+LSEDRIVE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the External Low Speed oscillator (LSE) drive capability. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga7e5f7f1efc92794b6f0e96068240b45e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MCO1\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+MCOCLKSOURCE\+\_\+\+\_\+,  \+\_\+\+\_\+\+MCODIV\+\_\+\+\_\+)~                 MODIFY\+\_\+\+REG(RCC-\/$>$CFGR, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76304e842d0244575776a28f82cafcfd}{RCC\+\_\+\+CFGR\+\_\+\+MCOSEL}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c2055812655d6acfda9a73dd2e94e10}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE}}), ((\+\_\+\+\_\+\+MCOCLKSOURCE\+\_\+\+\_\+) $\vert$ (\+\_\+\+\_\+\+MCODIV\+\_\+\+\_\+)))
\begin{DoxyCompactList}\small\item\em Macro to configure the MCO clock. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga3ea1390f8124e2b3b8d53e95541d6e53}\label{group___r_c_c___exported___macros_ga3ea1390f8124e2b3b8d53e95541d6e53}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_GET\_PLL\_OSCSOURCE@{\_\_HAL\_RCC\_GET\_PLL\_OSCSOURCE}}
\index{\_\_HAL\_RCC\_GET\_PLL\_OSCSOURCE@{\_\_HAL\_RCC\_GET\_PLL\_OSCSOURCE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GET\_PLL\_OSCSOURCE}{\_\_HAL\_RCC\_GET\_PLL\_OSCSOURCE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+PLL\+\_\+\+OSCSOURCE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(READ\+\_\+\+BIT(RCC-\/$>$PLLCFGR, RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC))}



Macro to get the oscillator used as PLL clock source. 


\begin{DoxyRetVals}{Return values}
{\em The} & oscillator used as PLL clock source. The returned value can be one of the following\+:
\begin{DoxyItemize}
\item RCC\+\_\+\+PLLSOURCE\+\_\+\+NONE\+: No oscillator is used as PLL clock source.
\item RCC\+\_\+\+PLLSOURCE\+\_\+\+HSI\+: HSI oscillator is used as PLL clock source.
\item RCC\+\_\+\+PLLSOURCE\+\_\+\+HSE\+: HSE oscillator is used as PLL clock source. 
\end{DoxyItemize}\\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga8df63b4aaea1551f9d4ba3fe22360cbb}\label{group___r_c_c___exported___macros_ga8df63b4aaea1551f9d4ba3fe22360cbb}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_GET\_PLLCLKOUT\_CONFIG@{\_\_HAL\_RCC\_GET\_PLLCLKOUT\_CONFIG}}
\index{\_\_HAL\_RCC\_GET\_PLLCLKOUT\_CONFIG@{\_\_HAL\_RCC\_GET\_PLLCLKOUT\_CONFIG}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GET\_PLLCLKOUT\_CONFIG}{\_\_HAL\_RCC\_GET\_PLLCLKOUT\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+PLLCLKOUT\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+PLLCLOCKOUT\+\_\+\+\_\+ }\end{DoxyParamCaption})~READ\+\_\+\+BIT(RCC-\/$>$PLLCFGR, (\+\_\+\+\_\+\+PLLCLOCKOUT\+\_\+\+\_\+))}



Get clock output enable status (RCC\+\_\+\+PLL\+\_\+\+SYSCLK, RCC\+\_\+\+PLL\+\_\+48\+M1\+CLK, RCC\+\_\+\+PLL\+\_\+\+SAI3\+CLK) 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+PLLCLOCKOUT\+\_\+\+\_\+} & specifies the output PLL clock to be checked. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item \mbox{\hyperlink{group___r_c_c___p_l_l___clock___output_ga7f19981d05140dd69dd3ead7bcc70dc3}{RCC\+\_\+\+PLL\+\_\+\+ADCCLK}} This clock is used to generate a clock on ADC. \item \mbox{\hyperlink{group___r_c_c___p_l_l___clock___output_ga951a7b0946764a1067f5dbcb359761cf}{RCC\+\_\+\+PLL\+\_\+48\+M1\+CLK}} This Clock is used to generate the clock for the USB (48 MHz), FDCAN (\texorpdfstring{$<$}{<}=48 MHz) and QSPI (\texorpdfstring{$<$}{<}=48 MHz). \item \mbox{\hyperlink{group___r_c_c___p_l_l___clock___output_ga2452d1b434015696d6129a247e9bfee9}{RCC\+\_\+\+PLL\+\_\+\+SYSCLK}} This Clock is used to generate the high speed system clock (up to 170MHz) \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & / RESET \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___r_c_c___exported___macros_gad40d00ff1c984ebd011ea9f6e7f93c44}\label{group___r_c_c___exported___macros_gad40d00ff1c984ebd011ea9f6e7f93c44}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_GET\_RTC\_SOURCE@{\_\_HAL\_RCC\_GET\_RTC\_SOURCE}}
\index{\_\_HAL\_RCC\_GET\_RTC\_SOURCE@{\_\_HAL\_RCC\_GET\_RTC\_SOURCE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GET\_RTC\_SOURCE}{\_\_HAL\_RCC\_GET\_RTC\_SOURCE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+RTC\+\_\+\+SOURCE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(READ\+\_\+\+BIT(RCC-\/$>$BDCR, RCC\+\_\+\+BDCR\+\_\+\+RTCSEL))}



Macro to get the RTC clock source. 


\begin{DoxyRetVals}{Return values}
{\em The} & returned value can be one of the following\+: \begin{DoxyItemize}
\item RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+NONE No clock selected as RTC clock. \item \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga5dca8d63f250a20bd6bc005670d0c150}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+LSE}} LSE selected as RTC clock. \item \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gab47a1afb8b5eef9f20f4772961d0a5f4}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+LSI}} LSI selected as RTC clock. \item \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga070b819c6eca00d4b89cbf35216c3a92}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV32}} HSE clock divided by 32 selected \end{DoxyItemize}
\\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___r_c_c___exported___macros_gac99c2453d9e77c8b457acc0210e754c2}\label{group___r_c_c___exported___macros_gac99c2453d9e77c8b457acc0210e754c2}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_GET\_SYSCLK\_SOURCE@{\_\_HAL\_RCC\_GET\_SYSCLK\_SOURCE}}
\index{\_\_HAL\_RCC\_GET\_SYSCLK\_SOURCE@{\_\_HAL\_RCC\_GET\_SYSCLK\_SOURCE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GET\_SYSCLK\_SOURCE}{\_\_HAL\_RCC\_GET\_SYSCLK\_SOURCE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+SYSCLK\+\_\+\+SOURCE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(READ\+\_\+\+BIT(RCC-\/$>$CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15bf2269500dc97e137315f44aa015c9}{RCC\+\_\+\+CFGR\+\_\+\+SWS}}))}



Macro to get the clock source used as system clock. 


\begin{DoxyRetVals}{Return values}
{\em The} & clock source used as system clock. The returned value can be one of the following\+:
\begin{DoxyItemize}
\item RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+STATUS\+\_\+\+HSI\+: HSI used as system clock.
\item RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+STATUS\+\_\+\+HSE\+: HSE used as system clock.
\item RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+STATUS\+\_\+\+PLLCLK\+: PLL used as system clock. 
\end{DoxyItemize}\\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaa3d98648399f15d02645ef84f6ca8e4b}\label{group___r_c_c___exported___macros_gaa3d98648399f15d02645ef84f6ca8e4b}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_HSE\_CONFIG@{\_\_HAL\_RCC\_HSE\_CONFIG}}
\index{\_\_HAL\_RCC\_HSE\_CONFIG@{\_\_HAL\_RCC\_HSE\_CONFIG}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_HSE\_CONFIG}{\_\_HAL\_RCC\_HSE\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSE\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+STATE\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                    \textcolor{keywordflow}{do} \{                                                   \(\backslash\)}
\DoxyCodeLine{                      if((\_\_STATE\_\_) == \mbox{\hyperlink{group___r_c_c___h_s_e___config_gabc4f70a44776c557af20496b04d9a9db}{RCC\_HSE\_ON}})                        \(\backslash\)}
\DoxyCodeLine{                      \{                                                    \(\backslash\)}
\DoxyCodeLine{                        SET\_BIT(RCC-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8228c9020595b4cf9995137b8c9a7d}{RCC\_CR\_HSEON}});                    \(\backslash\)}
\DoxyCodeLine{                      \}                                                    \(\backslash\)}
\DoxyCodeLine{                      \textcolor{keywordflow}{else} \textcolor{keywordflow}{if}((\_\_STATE\_\_) == \mbox{\hyperlink{group___r_c_c___h_s_e___config_ga5ca515db2d5c4d5bdb9ee3d154df2704}{RCC\_HSE\_BYPASS}})               \(\backslash\)}
\DoxyCodeLine{                      \{                                                    \(\backslash\)}
\DoxyCodeLine{                        SET\_BIT(RCC-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3288090671af5a959aae4d7f7696d55}{RCC\_CR\_HSEBYP}});                   \(\backslash\)}
\DoxyCodeLine{                        SET\_BIT(RCC-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8228c9020595b4cf9995137b8c9a7d}{RCC\_CR\_HSEON}});                    \(\backslash\)}
\DoxyCodeLine{                      \}                                                    \(\backslash\)}
\DoxyCodeLine{                      \textcolor{keywordflow}{else}                                                 \(\backslash\)}
\DoxyCodeLine{                      \{                                                    \(\backslash\)}
\DoxyCodeLine{                        CLEAR\_BIT(RCC-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8228c9020595b4cf9995137b8c9a7d}{RCC\_CR\_HSEON}});                  \(\backslash\)}
\DoxyCodeLine{                        CLEAR\_BIT(RCC-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3288090671af5a959aae4d7f7696d55}{RCC\_CR\_HSEBYP}});                 \(\backslash\)}
\DoxyCodeLine{                      \}                                                    \(\backslash\)}
\DoxyCodeLine{                    \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Macro to configure the External High Speed oscillator (HSE). 

\begin{DoxyNote}{Note}
Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not supported by this macro. User should request a transition to HSE Off first and then HSE On or HSE Bypass. 

After enabling the HSE (RCC\+\_\+\+HSE\+\_\+\+ON or RCC\+\_\+\+HSE\+\_\+\+Bypass), the application software should wait on HSERDY flag to be set indicating that HSE clock is stable and can be used to clock the PLL and/or system clock. 

HSE state can not be changed if it is used directly or through the PLL as system clock. In this case, you have to select another source of the system clock then change the HSE state (ex. disable it). 

The HSE is stopped by hardware when entering STOP and STANDBY modes. 

This function reset the CSSON bit, so if the clock security system(\+CSS) was previously enabled you have to enable it again after calling this function. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+STATE\+\_\+\+\_\+} & specifies the new state of the HSE. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item \mbox{\hyperlink{group___r_c_c___h_s_e___config_ga1616626d23fbce440398578855df6f97}{RCC\+\_\+\+HSE\+\_\+\+OFF}} Turn OFF the HSE oscillator, HSERDY flag goes low after 6 HSE oscillator clock cycles. \item \mbox{\hyperlink{group___r_c_c___h_s_e___config_gabc4f70a44776c557af20496b04d9a9db}{RCC\+\_\+\+HSE\+\_\+\+ON}} Turn ON the HSE oscillator. \item \mbox{\hyperlink{group___r_c_c___h_s_e___config_ga5ca515db2d5c4d5bdb9ee3d154df2704}{RCC\+\_\+\+HSE\+\_\+\+BYPASS}} HSE oscillator bypassed with external clock. \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga93d851ecdcd6c910044b0533261945f3}\label{group___r_c_c___exported___macros_ga93d851ecdcd6c910044b0533261945f3}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_HSI48\_ENABLE@{\_\_HAL\_RCC\_HSI48\_ENABLE}}
\index{\_\_HAL\_RCC\_HSI48\_ENABLE@{\_\_HAL\_RCC\_HSI48\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_HSI48\_ENABLE}{\_\_HAL\_RCC\_HSI48\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSI48\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~SET\+\_\+\+BIT(RCC-\/$>$CRRCR, RCC\+\_\+\+CRRCR\+\_\+\+HSI48\+ON)}



Macros to enable or disable the Internal High Speed 48MHz oscillator (HSI48). 

\begin{DoxyNote}{Note}
The HSI48 is stopped by hardware when entering STOP and STANDBY modes. 

After enabling the HSI48, the application software should wait on HSI48\+RDY flag to be set indicating that HSI48 clock is stable. This parameter can be\+: ENABLE or DISABLE. 
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga74c3b20fdb9a7672c50aa97bb46537b1}\label{group___r_c_c___exported___macros_ga74c3b20fdb9a7672c50aa97bb46537b1}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_HSI\_CALIBRATIONVALUE\_ADJUST@{\_\_HAL\_RCC\_HSI\_CALIBRATIONVALUE\_ADJUST}}
\index{\_\_HAL\_RCC\_HSI\_CALIBRATIONVALUE\_ADJUST@{\_\_HAL\_RCC\_HSI\_CALIBRATIONVALUE\_ADJUST}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_HSI\_CALIBRATIONVALUE\_ADJUST}{\_\_HAL\_RCC\_HSI\_CALIBRATIONVALUE\_ADJUST}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSI\+\_\+\+CALIBRATIONVALUE\+\_\+\+ADJUST(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HSICALIBRATIONVALUE\+\_\+\+\_\+ }\end{DoxyParamCaption})~                  MODIFY\+\_\+\+REG(RCC-\/$>$ICSCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab79c333962d5bd80636eca9997759804}{RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM}}, (\+\_\+\+\_\+\+HSICALIBRATIONVALUE\+\_\+\+\_\+) $<$$<$ RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+\+Pos)}



Macro to adjust the Internal High Speed 16MHz oscillator (HSI) calibration value. 

\begin{DoxyNote}{Note}
The calibration is used to compensate for the variations in voltage and temperature that influence the frequency of the internal HSI RC. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+HSICALIBRATIONVALUE\+\_\+\+\_\+} & specifies the calibration trimming value (default is RCC\+\_\+\+HSICALIBRATION\+\_\+\+DEFAULT). This parameter must be a number between 0 and 0x7F. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaab944f562b53fc74bcc0e4958388fd42}\label{group___r_c_c___exported___macros_gaab944f562b53fc74bcc0e4958388fd42}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_HSI\_ENABLE@{\_\_HAL\_RCC\_HSI\_ENABLE}}
\index{\_\_HAL\_RCC\_HSI\_ENABLE@{\_\_HAL\_RCC\_HSI\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_HSI\_ENABLE}{\_\_HAL\_RCC\_HSI\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSI\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~SET\+\_\+\+BIT(RCC-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}{RCC\+\_\+\+CR\+\_\+\+HSION}})}



Macros to enable or disable the Internal High Speed 16MHz oscillator (HSI). 

\begin{DoxyNote}{Note}
The HSI is stopped by hardware when entering STOP and STANDBY modes. It is used (enabled by hardware) as system clock source after startup from Reset, wakeup from STOP and STANDBY mode, or in case of failure of the HSE used directly or indirectly as system clock (if the Clock Security System CSS is enabled). 

HSI can not be stopped if it is used as system clock source. In this case, you have to select another source of the system clock then stop the HSI. 

After enabling the HSI, the application software should wait on HSIRDY flag to be set indicating that HSI clock is stable and can be used as system clock source. This parameter can be\+: ENABLE or DISABLE. 

When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator clock cycles. 
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___r_c_c___exported___macros_gae069a430441e0547d753a7b47feaebd1}\label{group___r_c_c___exported___macros_gae069a430441e0547d753a7b47feaebd1}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_HSISTOP\_ENABLE@{\_\_HAL\_RCC\_HSISTOP\_ENABLE}}
\index{\_\_HAL\_RCC\_HSISTOP\_ENABLE@{\_\_HAL\_RCC\_HSISTOP\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_HSISTOP\_ENABLE}{\_\_HAL\_RCC\_HSISTOP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSISTOP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~SET\+\_\+\+BIT(RCC-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9172ae30b26b2daad9442579b8e2dd0}{RCC\+\_\+\+CR\+\_\+\+HSIKERON}})}



Macros to enable or disable the force of the Internal High Speed oscillator (HSI) in STOP mode to be quickly available as kernel clock for USARTs and I2\+Cs. 

\begin{DoxyNote}{Note}
Keeping the HSI ON in STOP mode allows to avoid slowing down the communication speed because of the HSI startup time. 

The enable of this function has not effect on the HSION bit. This parameter can be\+: ENABLE or DISABLE. 
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga6b2b48f429e347c1c9c469122c64798b}\label{group___r_c_c___exported___macros_ga6b2b48f429e347c1c9c469122c64798b}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_LSE\_CONFIG@{\_\_HAL\_RCC\_LSE\_CONFIG}}
\index{\_\_HAL\_RCC\_LSE\_CONFIG@{\_\_HAL\_RCC\_LSE\_CONFIG}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_LSE\_CONFIG}{\_\_HAL\_RCC\_LSE\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSE\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+STATE\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                    \textcolor{keywordflow}{do} \{                                                       \(\backslash\)}
\DoxyCodeLine{                      if((\_\_STATE\_\_) == \mbox{\hyperlink{group___r_c_c___l_s_e___config_gac981ea636c2f215e4473901e0912f55a}{RCC\_LSE\_ON}})                            \(\backslash\)}
\DoxyCodeLine{                      \{                                                        \(\backslash\)}
\DoxyCodeLine{                        SET\_BIT(RCC-\/>BDCR, RCC\_BDCR\_LSEON);                    \(\backslash\)}
\DoxyCodeLine{                      \}                                                        \(\backslash\)}
\DoxyCodeLine{                      \textcolor{keywordflow}{else} \textcolor{keywordflow}{if}((\_\_STATE\_\_) == \mbox{\hyperlink{group___r_c_c___l_s_e___config_gaad580157edbae878edbcc83c5a68e767}{RCC\_LSE\_BYPASS}})                   \(\backslash\)}
\DoxyCodeLine{                      \{                                                        \(\backslash\)}
\DoxyCodeLine{                        SET\_BIT(RCC-\/>BDCR, RCC\_BDCR\_LSEBYP);                   \(\backslash\)}
\DoxyCodeLine{                        SET\_BIT(RCC-\/>BDCR, RCC\_BDCR\_LSEON);                    \(\backslash\)}
\DoxyCodeLine{                      \}                                                        \(\backslash\)}
\DoxyCodeLine{                      \textcolor{keywordflow}{else}                                                     \(\backslash\)}
\DoxyCodeLine{                      \{                                                        \(\backslash\)}
\DoxyCodeLine{                        CLEAR\_BIT(RCC-\/>BDCR, RCC\_BDCR\_LSEON);                  \(\backslash\)}
\DoxyCodeLine{                        CLEAR\_BIT(RCC-\/>BDCR, RCC\_BDCR\_LSEBYP);                 \(\backslash\)}
\DoxyCodeLine{                      \}                                                        \(\backslash\)}
\DoxyCodeLine{                    \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Macro to configure the External Low Speed oscillator (LSE). 

\begin{DoxyNote}{Note}
Transitions LSE Bypass to LSE On and LSE On to LSE Bypass are not supported by this macro. User should request a transition to LSE Off first and then LSE On or LSE Bypass. 

As the LSE is in the Backup domain and write access is denied to this domain after reset, you have to enable write access using HAL\+\_\+\+PWR\+\_\+\+Enable\+Bk\+Up\+Access() function before to configure the LSE (to be done once after reset). 

After enabling the LSE (RCC\+\_\+\+LSE\+\_\+\+ON or RCC\+\_\+\+LSE\+\_\+\+BYPASS), the application software should wait on LSERDY flag to be set indicating that LSE clock is stable and can be used to clock the RTC. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+STATE\+\_\+\+\_\+} & specifies the new state of the LSE. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item \mbox{\hyperlink{group___r_c_c___l_s_e___config_ga6645c27708d0cad1a4ab61d2abb24c77}{RCC\+\_\+\+LSE\+\_\+\+OFF}} Turn OFF the LSE oscillator, LSERDY flag goes low after 6 LSE oscillator clock cycles. \item \mbox{\hyperlink{group___r_c_c___l_s_e___config_gac981ea636c2f215e4473901e0912f55a}{RCC\+\_\+\+LSE\+\_\+\+ON}} Turn ON the LSE oscillator. \item \mbox{\hyperlink{group___r_c_c___l_s_e___config_gaad580157edbae878edbcc83c5a68e767}{RCC\+\_\+\+LSE\+\_\+\+BYPASS}} LSE oscillator bypassed with external clock. \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___r_c_c___exported___macros_gad6731530ebbbcc0696e9bd94eb0d2724}\label{group___r_c_c___exported___macros_gad6731530ebbbcc0696e9bd94eb0d2724}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_LSEDRIVE\_CONFIG@{\_\_HAL\_RCC\_LSEDRIVE\_CONFIG}}
\index{\_\_HAL\_RCC\_LSEDRIVE\_CONFIG@{\_\_HAL\_RCC\_LSEDRIVE\_CONFIG}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_LSEDRIVE\_CONFIG}{\_\_HAL\_RCC\_LSEDRIVE\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSEDRIVE\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+LSEDRIVE\+\_\+\+\_\+ }\end{DoxyParamCaption})~                  MODIFY\+\_\+\+REG(RCC-\/$>$BDCR, RCC\+\_\+\+BDCR\+\_\+\+LSEDRV, (\+\_\+\+\_\+\+LSEDRIVE\+\_\+\+\_\+))}



Macro to configure the External Low Speed oscillator (LSE) drive capability. 

\begin{DoxyNote}{Note}
As the LSE is in the Backup domain and write access is denied to this domain after reset, you have to enable write access using HAL\+\_\+\+PWR\+\_\+\+Enable\+Bk\+Up\+Access() function before to configure the LSE (to be done once after reset). 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+LSEDRIVE\+\_\+\+\_\+} & specifies the new state of the LSE drive capability. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item \mbox{\hyperlink{group___r_c_c___l_s_e_drive___config_gab5fa5b50304710db2d7f6d583a225da3}{RCC\+\_\+\+LSEDRIVE\+\_\+\+LOW}} LSE oscillator low drive capability. \item \mbox{\hyperlink{group___r_c_c___l_s_e_drive___config_ga1151beb7f9869e91fe7617936ad0efff}{RCC\+\_\+\+LSEDRIVE\+\_\+\+MEDIUMLOW}} LSE oscillator medium low drive capability. \item \mbox{\hyperlink{group___r_c_c___l_s_e_drive___config_ga295eed1e1368d526fa0f6356ceecbc48}{RCC\+\_\+\+LSEDRIVE\+\_\+\+MEDIUMHIGH}} LSE oscillator medium high drive capability. \item \mbox{\hyperlink{group___r_c_c___l_s_e_drive___config_ga90b0854f3813d7ab2781519bfa58fd95}{RCC\+\_\+\+LSEDRIVE\+\_\+\+HIGH}} LSE oscillator high drive capability. \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga560de8b8991db4a296de878a7a8aa58b}\label{group___r_c_c___exported___macros_ga560de8b8991db4a296de878a7a8aa58b}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_LSI\_ENABLE@{\_\_HAL\_RCC\_LSI\_ENABLE}}
\index{\_\_HAL\_RCC\_LSI\_ENABLE@{\_\_HAL\_RCC\_LSI\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_LSI\_ENABLE}{\_\_HAL\_RCC\_LSI\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSI\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~SET\+\_\+\+BIT(RCC-\/$>$CSR, RCC\+\_\+\+CSR\+\_\+\+LSION)}



Macros to enable or disable the Internal Low Speed oscillator (LSI). 

\begin{DoxyNote}{Note}
After enabling the LSI, the application software should wait on LSIRDY flag to be set indicating that LSI clock is stable and can be used to clock the IWDG and/or the RTC. 

LSI can not be disabled if the IWDG is running. 

When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator clock cycles. 
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga7e5f7f1efc92794b6f0e96068240b45e}\label{group___r_c_c___exported___macros_ga7e5f7f1efc92794b6f0e96068240b45e}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_MCO1\_CONFIG@{\_\_HAL\_RCC\_MCO1\_CONFIG}}
\index{\_\_HAL\_RCC\_MCO1\_CONFIG@{\_\_HAL\_RCC\_MCO1\_CONFIG}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_MCO1\_CONFIG}{\_\_HAL\_RCC\_MCO1\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MCO1\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+MCOCLKSOURCE\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+MCODIV\+\_\+\+\_\+ }\end{DoxyParamCaption})~                 MODIFY\+\_\+\+REG(RCC-\/$>$CFGR, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76304e842d0244575776a28f82cafcfd}{RCC\+\_\+\+CFGR\+\_\+\+MCOSEL}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c2055812655d6acfda9a73dd2e94e10}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE}}), ((\+\_\+\+\_\+\+MCOCLKSOURCE\+\_\+\+\_\+) $\vert$ (\+\_\+\+\_\+\+MCODIV\+\_\+\+\_\+)))}



Macro to configure the MCO clock. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+MCOCLKSOURCE\+\_\+\+\_\+} & specifies the MCO clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item \mbox{\hyperlink{group___r_c_c___m_c_o1___clock___source_ga725a16362f3324ef5866dc5a1ff07cf5}{RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+NOCLOCK}} MCO output disabled \item \mbox{\hyperlink{group___r_c_c___m_c_o1___clock___source_gae8ca2959a1252ecd319843da02c79526}{RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+SYSCLK}} System clock selected as MCO source \item \mbox{\hyperlink{group___r_c_c___m_c_o1___clock___source_gad99c388c455852143220397db3730635}{RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+HSI}} HSI clock selected as MCO source \item \mbox{\hyperlink{group___r_c_c___m_c_o1___clock___source_ga5582d2ab152eb440a6cc3ae4833b043f}{RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+HSE}} HSE clock selected as MCO sourcee \item \mbox{\hyperlink{group___r_c_c___m_c_o1___clock___source_ga79d888f2238eaa4e4b8d02b3900ea18b}{RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+PLLCLK}} Main PLL clock selected as MCO source \item \mbox{\hyperlink{group___r_c_c___m_c_o1___clock___source_ga4ada18d28374df66c1b6da16606c23d8}{RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+LSI}} LSI clock selected as MCO source \item \mbox{\hyperlink{group___r_c_c___m_c_o1___clock___source_gaa01b6cb196df3a4ad690f8bcaa4d0621}{RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+LSE}} LSE clock selected as MCO source \item \mbox{\hyperlink{group___r_c_c___m_c_o1___clock___source_ga488078873284a8d9cbb85bd867b83b75}{RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+HSI48}} HSI48 clock selected as MCO source for devices with HSI48 \end{DoxyItemize}
\\
\hline
{\em \+\_\+\+\_\+\+MCODIV\+\_\+\+\_\+} & specifies the MCO clock prescaler. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item \mbox{\hyperlink{group___r_c_c___m_c_ox___clock___prescaler_ga438d8c3bead4e1ec5dd5757cb0313d53}{RCC\+\_\+\+MCODIV\+\_\+1}} MCO clock source is divided by 1 \item \mbox{\hyperlink{group___r_c_c___m_c_ox___clock___prescaler_ga6198330847077f4da351915518140bfc}{RCC\+\_\+\+MCODIV\+\_\+2}} MCO clock source is divided by 2 \item \mbox{\hyperlink{group___r_c_c___m_c_ox___clock___prescaler_ga1bdc2eb56aaeb53dc3ca5cd72f22d4c8}{RCC\+\_\+\+MCODIV\+\_\+4}} MCO clock source is divided by 4 \item \mbox{\hyperlink{group___r_c_c___m_c_ox___clock___prescaler_gadb84d9a10db2c49376be8fada619fe08}{RCC\+\_\+\+MCODIV\+\_\+8}} MCO clock source is divided by 8 \item \mbox{\hyperlink{group___r_c_c___m_c_ox___clock___prescaler_ga3ab3ab9547ef8800355111517b547882}{RCC\+\_\+\+MCODIV\+\_\+16}} MCO clock source is divided by 16 \end{DoxyItemize}
\\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga2e63bb89de4a4f0c2365fe9033bd4f48}\label{group___r_c_c___exported___macros_ga2e63bb89de4a4f0c2365fe9033bd4f48}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_PLL\_CONFIG@{\_\_HAL\_RCC\_PLL\_CONFIG}}
\index{\_\_HAL\_RCC\_PLL\_CONFIG@{\_\_HAL\_RCC\_PLL\_CONFIG}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_PLL\_CONFIG}{\_\_HAL\_RCC\_PLL\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+PLLSOURCE\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+PLLM\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+PLLN\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+PLLP\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+PLLQ\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+PLLR\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                  MODIFY\_REG(RCC-\/>PLLCFGR, \(\backslash\)}
\DoxyCodeLine{                             (RCC\_PLLCFGR\_PLLSRC | RCC\_PLLCFGR\_PLLM | RCC\_PLLCFGR\_PLLN | \(\backslash\)}
\DoxyCodeLine{                              RCC\_PLLCFGR\_PLLQ | RCC\_PLLCFGR\_PLLR | RCC\_PLLCFGR\_PLLPDIV), \(\backslash\)}
\DoxyCodeLine{                             ((\_\_PLLSOURCE\_\_) | \(\backslash\)}
\DoxyCodeLine{                              (((\_\_PLLM\_\_) -\/ 1U) << RCC\_PLLCFGR\_PLLM\_Pos) | \(\backslash\)}
\DoxyCodeLine{                              ((\_\_PLLN\_\_) << RCC\_PLLCFGR\_PLLN\_Pos) | \(\backslash\)}
\DoxyCodeLine{                              ((((\_\_PLLQ\_\_) >> 1U) -\/ 1U) << RCC\_PLLCFGR\_PLLQ\_Pos) | \(\backslash\)}
\DoxyCodeLine{                              ((((\_\_PLLR\_\_) >> 1U) -\/ 1U) << RCC\_PLLCFGR\_PLLR\_Pos) | \(\backslash\)}
\DoxyCodeLine{                              ((\_\_PLLP\_\_) << RCC\_PLLCFGR\_PLLPDIV\_Pos)))}

\end{DoxyCode}


Macro to configure the main PLL clock source, multiplication and division factors. 

\begin{DoxyNote}{Note}
This macro must be used only when the main PLL is disabled. 

This macro preserves the PLL\textquotesingle{}s output clocks enable state.
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+PLLSOURCE\+\_\+\+\_\+} & specifies the PLL entry clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga2a440b01eaeb8f3a6282598fc748ef1f}{RCC\+\_\+\+PLLSOURCE\+\_\+\+NONE}} No clock selected as PLL clock entry \item \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga0e07703f1ccb3d60f8a47a2dc631c218}{RCC\+\_\+\+PLLSOURCE\+\_\+\+HSI}} HSI oscillator clock selected as PLL clock entry \item \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga197cea7fe5c2db26fe7fcdb0f99dd4d7}{RCC\+\_\+\+PLLSOURCE\+\_\+\+HSE}} HSE oscillator clock selected as PLL clock entry\end{DoxyItemize}
\\
\hline
{\em \+\_\+\+\_\+\+PLLM\+\_\+\+\_\+} & specifies the division factor for PLL VCO input clock. This parameter must be a value of \mbox{\hyperlink{group___r_c_c___p_l_l_m___clock___divider}{PLLM Clock Divider}} \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
You have to set the PLLM parameter correctly to ensure that the VCO input frequency ranges from 2.\+66 to 8 MHz. It is recommended to select a frequency of 8 MHz to limit PLL jitter.
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+PLLN\+\_\+\+\_\+} & specifies the multiplication factor for PLL VCO output clock. This parameter must be a number between 8 and 127. \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
You have to set the PLLN parameter correctly to ensure that the VCO output frequency is between 64 and 344 MHz.
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+PLLP\+\_\+\+\_\+} & specifies the division factor for SAI clock. This parameter must be a number in the range (2 to 31).\\
\hline
{\em \+\_\+\+\_\+\+PLLQ\+\_\+\+\_\+} & specifies the division factor for OTG FS, SDMMC1 and RNG clocks. This parameter must be in the range (2, 4, 6 or 8). \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
If the USB OTG FS is used in your application, you have to set the PLLQ parameter correctly to have 48 MHz clock for the USB. However, the SDMMC1 and RNG need a frequency lower than or equal to 48 MHz to work correctly. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+PLLR\+\_\+\+\_\+} & specifies the division factor for the main system clock. \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
You have to set the PLLR parameter correctly to not exceed 170MHZ. This parameter must be in the range (2, 4, 6 or 8). 
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaaf196a2df41b0bcbc32745c2b218e696}\label{group___r_c_c___exported___macros_gaaf196a2df41b0bcbc32745c2b218e696}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_PLL\_ENABLE@{\_\_HAL\_RCC\_PLL\_ENABLE}}
\index{\_\_HAL\_RCC\_PLL\_ENABLE@{\_\_HAL\_RCC\_PLL\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_PLL\_ENABLE}{\_\_HAL\_RCC\_PLL\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~SET\+\_\+\+BIT(RCC-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0e73d5b0a4883e074d40029b49ee47e}{RCC\+\_\+\+CR\+\_\+\+PLLON}})}



Macros to enable or disable the main PLL. 

\begin{DoxyNote}{Note}
After enabling the main PLL, the application software should wait on PLLRDY flag to be set indicating that PLL clock is stable and can be used as system clock source. 

The main PLL can not be disabled if it is used as system clock source 

The main PLL is disabled by hardware when entering STOP and STANDBY modes. 
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___r_c_c___exported___macros_gabca62f581e6c2553cca7ef0d7a2a4b7f}\label{group___r_c_c___exported___macros_gabca62f581e6c2553cca7ef0d7a2a4b7f}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_PLL\_PLLM\_CONFIG@{\_\_HAL\_RCC\_PLL\_PLLM\_CONFIG}}
\index{\_\_HAL\_RCC\_PLL\_PLLM\_CONFIG@{\_\_HAL\_RCC\_PLL\_PLLM\_CONFIG}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_PLL\_PLLM\_CONFIG}{\_\_HAL\_RCC\_PLL\_PLLM\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+PLLM\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+PLLM\+\_\+\+\_\+ }\end{DoxyParamCaption})~                  MODIFY\+\_\+\+REG(RCC-\/$>$PLLCFGR, RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM, ((\+\_\+\+\_\+\+PLLM\+\_\+\+\_\+) -\/ 1) $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Pos)}



Macro to configure the PLL source division factor M. 

\begin{DoxyNote}{Note}
This function must be used only when the main PLL is disabled. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+PLLM\+\_\+\+\_\+} & specifies the division factor for PLL VCO input clock This parameter must be a value of \mbox{\hyperlink{group___r_c_c___p_l_l_m___clock___divider}{PLLM Clock Divider}}. \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
You have to set the PLLM parameter correctly to ensure that the VCO input frequency ranges from 2.\+66 to 8 MHz. It is recommended to select a frequency of 8 MHz to limit PLL jitter. 
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaf9a8466f991888332ec978dc92c62d7d}\label{group___r_c_c___exported___macros_gaf9a8466f991888332ec978dc92c62d7d}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_PLL\_PLLSOURCE\_CONFIG@{\_\_HAL\_RCC\_PLL\_PLLSOURCE\_CONFIG}}
\index{\_\_HAL\_RCC\_PLL\_PLLSOURCE\_CONFIG@{\_\_HAL\_RCC\_PLL\_PLLSOURCE\_CONFIG}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_PLL\_PLLSOURCE\_CONFIG}{\_\_HAL\_RCC\_PLL\_PLLSOURCE\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+PLLSOURCE\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+PLLSOURCE\+\_\+\+\_\+ }\end{DoxyParamCaption})~                  MODIFY\+\_\+\+REG(RCC-\/$>$PLLCFGR, RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC, (\+\_\+\+\_\+\+PLLSOURCE\+\_\+\+\_\+))}



Macro to configure the PLL clock source. 

\begin{DoxyNote}{Note}
This function must be used only when the main PLL is disabled. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+PLLSOURCE\+\_\+\+\_\+} & specifies the PLL entry clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga2a440b01eaeb8f3a6282598fc748ef1f}{RCC\+\_\+\+PLLSOURCE\+\_\+\+NONE}} No clock selected as PLL clock entry \item \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga0e07703f1ccb3d60f8a47a2dc631c218}{RCC\+\_\+\+PLLSOURCE\+\_\+\+HSI}} HSI oscillator clock selected as PLL clock entry \item \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga197cea7fe5c2db26fe7fcdb0f99dd4d7}{RCC\+\_\+\+PLLSOURCE\+\_\+\+HSE}} HSE oscillator clock selected as PLL clock entry \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaab70beccea4c82e4acc69befcdb5e862}\label{group___r_c_c___exported___macros_gaab70beccea4c82e4acc69befcdb5e862}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_PLLCLKOUT\_ENABLE@{\_\_HAL\_RCC\_PLLCLKOUT\_ENABLE}}
\index{\_\_HAL\_RCC\_PLLCLKOUT\_ENABLE@{\_\_HAL\_RCC\_PLLCLKOUT\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_PLLCLKOUT\_ENABLE}{\_\_HAL\_RCC\_PLLCLKOUT\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLLCLKOUT\+\_\+\+ENABLE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+PLLCLOCKOUT\+\_\+\+\_\+ }\end{DoxyParamCaption})~SET\+\_\+\+BIT(RCC-\/$>$PLLCFGR, (\+\_\+\+\_\+\+PLLCLOCKOUT\+\_\+\+\_\+))}



Enable or disable each clock output (RCC\+\_\+\+PLL\+\_\+\+SYSCLK, RCC\+\_\+\+PLL\+\_\+48\+M1\+CLK, RCC\+\_\+\+PLL\+\_\+\+ADCCLK) 

\begin{DoxyNote}{Note}
Enabling/disabling clock outputs RCC\+\_\+\+PLL\+\_\+\+ADCCLK and RCC\+\_\+\+PLL\+\_\+48\+M1\+CLK can be done at anytime without the need to stop the PLL in order to save power. But RCC\+\_\+\+PLL\+\_\+\+SYSCLK cannot be stopped if used as System Clock. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+PLLCLOCKOUT\+\_\+\+\_\+} & specifies the PLL clock to be output. This parameter can be one or a combination of the following values\+: \begin{DoxyItemize}
\item \mbox{\hyperlink{group___r_c_c___p_l_l___clock___output_ga7f19981d05140dd69dd3ead7bcc70dc3}{RCC\+\_\+\+PLL\+\_\+\+ADCCLK}} This clock is used to generate a clock on ADC. \item \mbox{\hyperlink{group___r_c_c___p_l_l___clock___output_ga951a7b0946764a1067f5dbcb359761cf}{RCC\+\_\+\+PLL\+\_\+48\+M1\+CLK}} This Clock is used to generate the clock for the USB (48 MHz), FDCAN (\texorpdfstring{$<$}{<}=48 MHz) and QSPI (\texorpdfstring{$<$}{<}=48 MHz). \item \mbox{\hyperlink{group___r_c_c___p_l_l___clock___output_ga2452d1b434015696d6129a247e9bfee9}{RCC\+\_\+\+PLL\+\_\+\+SYSCLK}} This Clock is used to generate the high speed system clock (up to 170MHz) \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga2d6c4c7e951bfd007d26988fbfe6eaa4}\label{group___r_c_c___exported___macros_ga2d6c4c7e951bfd007d26988fbfe6eaa4}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_RTC\_CONFIG@{\_\_HAL\_RCC\_RTC\_CONFIG}}
\index{\_\_HAL\_RCC\_RTC\_CONFIG@{\_\_HAL\_RCC\_RTC\_CONFIG}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_RTC\_CONFIG}{\_\_HAL\_RCC\_RTC\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+RTC\+\_\+\+CLKSOURCE\+\_\+\+\_\+ }\end{DoxyParamCaption})~                  MODIFY\+\_\+\+REG( RCC-\/$>$BDCR, RCC\+\_\+\+BDCR\+\_\+\+RTCSEL, (\+\_\+\+\_\+\+RTC\+\_\+\+CLKSOURCE\+\_\+\+\_\+))}



Macros to configure the RTC clock (RTCCLK). 

\begin{DoxyNote}{Note}
As the RTC clock configuration bits are in the Backup domain and write access is denied to this domain after reset, you have to enable write access using the Power Backup Access macro before to configure the RTC clock source (to be done once after reset). 

Once the RTC clock is configured it cannot be changed unless the Backup domain is reset using \mbox{\hyperlink{group___r_c_c___backup___domain___reset_ga3bf7da608ff985873ca8e248fb1dc4f0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BACKUPRESET\+\_\+\+FORCE()}} macro, or by a Power On Reset (POR).
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+RTC\+\_\+\+CLKSOURCE\+\_\+\+\_\+} & specifies the RTC clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+NONE No clock selected as RTC clock. \item \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga5dca8d63f250a20bd6bc005670d0c150}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+LSE}} LSE selected as RTC clock. \item \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gab47a1afb8b5eef9f20f4772961d0a5f4}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+LSI}} LSI selected as RTC clock. \item \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga070b819c6eca00d4b89cbf35216c3a92}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV32}} HSE clock divided by 32 selected\end{DoxyItemize}
\\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
If the LSE or LSI is used as RTC clock source, the RTC continues to work in STOP and STANDBY modes, and can be used as wakeup source. However, when the HSE clock is used as RTC clock source, the RTC cannot be used in STOP and STANDBY modes. 

The maximum input clock frequency for RTC is 1MHz (when using HSE as RTC clock source). 
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaa29be28740b3d480e83efbc2e695c1b8}\label{group___r_c_c___exported___macros_gaa29be28740b3d480e83efbc2e695c1b8}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_SYSCLK\_CONFIG@{\_\_HAL\_RCC\_SYSCLK\_CONFIG}}
\index{\_\_HAL\_RCC\_SYSCLK\_CONFIG@{\_\_HAL\_RCC\_SYSCLK\_CONFIG}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SYSCLK\_CONFIG}{\_\_HAL\_RCC\_SYSCLK\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCLK\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+SYSCLKSOURCE\+\_\+\+\_\+ }\end{DoxyParamCaption})~                  MODIFY\+\_\+\+REG(RCC-\/$>$CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eea5e5f7743a7e8995b8beeb18355c1}{RCC\+\_\+\+CFGR\+\_\+\+SW}}, (\+\_\+\+\_\+\+SYSCLKSOURCE\+\_\+\+\_\+))}



Macro to configure the system clock source. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+SYSCLKSOURCE\+\_\+\+\_\+} & specifies the system clock source. This parameter can be one of the following values\+:
\begin{DoxyItemize}
\item RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+HSI\+: HSI oscillator is used as system clock source.
\item RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+HSE\+: HSE oscillator is used as system clock source.
\item RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+PLLCLK\+: PLL output is used as system clock source. 
\end{DoxyItemize}\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
