
AutoRC_STM32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005fe0  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c8  080060f0  080060f0  000160f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080061b8  080061b8  0002006c  2**0
                  CONTENTS
  4 .ARM          00000000  080061b8  080061b8  0002006c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080061b8  080061b8  0002006c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080061b8  080061b8  000161b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080061bc  080061bc  000161bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  080061c0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000434  2000006c  0800622c  0002006c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004a0  0800622c  000204a0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020095  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000ddb4  00000000  00000000  000200d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002391  00000000  00000000  0002de8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000d90  00000000  00000000  00030220  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000a87  00000000  00000000  00030fb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018e01  00000000  00000000  00031a37  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000fe6a  00000000  00000000  0004a838  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008c597  00000000  00000000  0005a6a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000041e0  00000000  00000000  000e6c3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000080  00000000  00000000  000eae1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000006c 	.word	0x2000006c
 800012c:	00000000 	.word	0x00000000
 8000130:	080060d8 	.word	0x080060d8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000070 	.word	0x20000070
 800014c:	080060d8 	.word	0x080060d8

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__aeabi_d2uiz>:
 80008fc:	004a      	lsls	r2, r1, #1
 80008fe:	d211      	bcs.n	8000924 <__aeabi_d2uiz+0x28>
 8000900:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000904:	d211      	bcs.n	800092a <__aeabi_d2uiz+0x2e>
 8000906:	d50d      	bpl.n	8000924 <__aeabi_d2uiz+0x28>
 8000908:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800090c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000910:	d40e      	bmi.n	8000930 <__aeabi_d2uiz+0x34>
 8000912:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000916:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800091a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800091e:	fa23 f002 	lsr.w	r0, r3, r2
 8000922:	4770      	bx	lr
 8000924:	f04f 0000 	mov.w	r0, #0
 8000928:	4770      	bx	lr
 800092a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800092e:	d102      	bne.n	8000936 <__aeabi_d2uiz+0x3a>
 8000930:	f04f 30ff 	mov.w	r0, #4294967295
 8000934:	4770      	bx	lr
 8000936:	f04f 0000 	mov.w	r0, #0
 800093a:	4770      	bx	lr

0800093c <init_bt>:
uint8_t tx_c[32];
uint8_t tx_dist[256];

extern uint8_t cur_dir;

void init_bt(UART_HandleTypeDef *huart) {
 800093c:	b480      	push	{r7}
 800093e:	b083      	sub	sp, #12
 8000940:	af00      	add	r7, sp, #0
 8000942:	6078      	str	r0, [r7, #4]
	m_huart = huart;
 8000944:	4a03      	ldr	r2, [pc, #12]	; (8000954 <init_bt+0x18>)
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	6013      	str	r3, [r2, #0]
}
 800094a:	bf00      	nop
 800094c:	370c      	adds	r7, #12
 800094e:	46bd      	mov	sp, r7
 8000950:	bc80      	pop	{r7}
 8000952:	4770      	bx	lr
 8000954:	20000088 	.word	0x20000088

08000958 <send_distance>:

void send_distance(uint8_t L_Dist, uint8_t C_Dist) {
 8000958:	b590      	push	{r4, r7, lr}
 800095a:	b085      	sub	sp, #20
 800095c:	af02      	add	r7, sp, #8
 800095e:	4603      	mov	r3, r0
 8000960:	460a      	mov	r2, r1
 8000962:	71fb      	strb	r3, [r7, #7]
 8000964:	4613      	mov	r3, r2
 8000966:	71bb      	strb	r3, [r7, #6]
	sprintf((char*) tx_dist,
 8000968:	4b0f      	ldr	r3, [pc, #60]	; (80009a8 <send_distance+0x50>)
 800096a:	781b      	ldrb	r3, [r3, #0]
 800096c:	4619      	mov	r1, r3
 800096e:	79fa      	ldrb	r2, [r7, #7]
 8000970:	79bb      	ldrb	r3, [r7, #6]
 8000972:	9300      	str	r3, [sp, #0]
 8000974:	4613      	mov	r3, r2
 8000976:	460a      	mov	r2, r1
 8000978:	490c      	ldr	r1, [pc, #48]	; (80009ac <send_distance+0x54>)
 800097a:	480d      	ldr	r0, [pc, #52]	; (80009b0 <send_distance+0x58>)
 800097c:	f004 fb6a 	bl	8005054 <siprintf>
			"cur_dir : %c\r\nL_Dist : %d cm\r\nC_Dist : %d cm\r\nR_Dist : 0 cm\r\n==================\r\n",
			cur_dir, L_Dist, C_Dist);
	printf("%s", tx_dist);
 8000980:	490b      	ldr	r1, [pc, #44]	; (80009b0 <send_distance+0x58>)
 8000982:	480c      	ldr	r0, [pc, #48]	; (80009b4 <send_distance+0x5c>)
 8000984:	f004 fb54 	bl	8005030 <iprintf>
	HAL_UART_Transmit(m_huart, tx_dist, strlen((char*) tx_dist), 100);
 8000988:	4b0b      	ldr	r3, [pc, #44]	; (80009b8 <send_distance+0x60>)
 800098a:	681c      	ldr	r4, [r3, #0]
 800098c:	4808      	ldr	r0, [pc, #32]	; (80009b0 <send_distance+0x58>)
 800098e:	f7ff fbdf 	bl	8000150 <strlen>
 8000992:	4603      	mov	r3, r0
 8000994:	b29a      	uxth	r2, r3
 8000996:	2364      	movs	r3, #100	; 0x64
 8000998:	4905      	ldr	r1, [pc, #20]	; (80009b0 <send_distance+0x58>)
 800099a:	4620      	mov	r0, r4
 800099c:	f003 fc5e 	bl	800425c <HAL_UART_Transmit>
}
 80009a0:	bf00      	nop
 80009a2:	370c      	adds	r7, #12
 80009a4:	46bd      	mov	sp, r7
 80009a6:	bd90      	pop	{r4, r7, pc}
 80009a8:	20000000 	.word	0x20000000
 80009ac:	080060f0 	.word	0x080060f0
 80009b0:	200000b0 	.word	0x200000b0
 80009b4:	08006144 	.word	0x08006144
 80009b8:	20000088 	.word	0x20000088

080009bc <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80009bc:	b580      	push	{r7, lr}
 80009be:	b082      	sub	sp, #8
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1) {
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	4a12      	ldr	r2, [pc, #72]	; (8000a14 <HAL_UART_RxCpltCallback+0x58>)
 80009ca:	4293      	cmp	r3, r2
 80009cc:	d11e      	bne.n	8000a0c <HAL_UART_RxCpltCallback+0x50>
		drive(rx_c);
 80009ce:	4b12      	ldr	r3, [pc, #72]	; (8000a18 <HAL_UART_RxCpltCallback+0x5c>)
 80009d0:	781b      	ldrb	r3, [r3, #0]
 80009d2:	4618      	mov	r0, r3
 80009d4:	f000 fb46 	bl	8001064 <drive>
		sprintf((char*) tx_c, "rx_c : %c\r\n", rx_c);
 80009d8:	4b0f      	ldr	r3, [pc, #60]	; (8000a18 <HAL_UART_RxCpltCallback+0x5c>)
 80009da:	781b      	ldrb	r3, [r3, #0]
 80009dc:	461a      	mov	r2, r3
 80009de:	490f      	ldr	r1, [pc, #60]	; (8000a1c <HAL_UART_RxCpltCallback+0x60>)
 80009e0:	480f      	ldr	r0, [pc, #60]	; (8000a20 <HAL_UART_RxCpltCallback+0x64>)
 80009e2:	f004 fb37 	bl	8005054 <siprintf>
		printf("%s", tx_c);
 80009e6:	490e      	ldr	r1, [pc, #56]	; (8000a20 <HAL_UART_RxCpltCallback+0x64>)
 80009e8:	480e      	ldr	r0, [pc, #56]	; (8000a24 <HAL_UART_RxCpltCallback+0x68>)
 80009ea:	f004 fb21 	bl	8005030 <iprintf>
		HAL_UART_Transmit(huart, tx_c, strlen((char*) tx_c), 10);
 80009ee:	480c      	ldr	r0, [pc, #48]	; (8000a20 <HAL_UART_RxCpltCallback+0x64>)
 80009f0:	f7ff fbae 	bl	8000150 <strlen>
 80009f4:	4603      	mov	r3, r0
 80009f6:	b29a      	uxth	r2, r3
 80009f8:	230a      	movs	r3, #10
 80009fa:	4909      	ldr	r1, [pc, #36]	; (8000a20 <HAL_UART_RxCpltCallback+0x64>)
 80009fc:	6878      	ldr	r0, [r7, #4]
 80009fe:	f003 fc2d 	bl	800425c <HAL_UART_Transmit>
		HAL_UART_Receive_IT(huart, &rx_c, 1);
 8000a02:	2201      	movs	r2, #1
 8000a04:	4904      	ldr	r1, [pc, #16]	; (8000a18 <HAL_UART_RxCpltCallback+0x5c>)
 8000a06:	6878      	ldr	r0, [r7, #4]
 8000a08:	f003 fcab 	bl	8004362 <HAL_UART_Receive_IT>
	}
}
 8000a0c:	bf00      	nop
 8000a0e:	3708      	adds	r7, #8
 8000a10:	46bd      	mov	sp, r7
 8000a12:	bd80      	pop	{r7, pc}
 8000a14:	40013800 	.word	0x40013800
 8000a18:	2000008c 	.word	0x2000008c
 8000a1c:	08006148 	.word	0x08006148
 8000a20:	20000090 	.word	0x20000090
 8000a24:	08006144 	.word	0x08006144

08000a28 <HAL_TIM_PeriodElapsedCallback>:
static void MX_TIM3_Init(void);
static void MX_TIM4_Init(void);
static void MX_USART1_UART_Init(void);
/* USER CODE BEGIN PFP */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) { // read & send distance every 100ms
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b082      	sub	sp, #8
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
	if (htim->Instance == htim4.Instance) {
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	681a      	ldr	r2, [r3, #0]
 8000a34:	4b0e      	ldr	r3, [pc, #56]	; (8000a70 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	429a      	cmp	r2, r3
 8000a3a:	d114      	bne.n	8000a66 <HAL_TIM_PeriodElapsedCallback+0x3e>
		if (HAL_GPIO_ReadPin(PA11_BT_STATE_GPIO_Port, PA11_BT_STATE_Pin) == 0) // if bluetooth connection is lost
 8000a3c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a40:	480c      	ldr	r0, [pc, #48]	; (8000a74 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8000a42:	f001 fccb 	bl	80023dc <HAL_GPIO_ReadPin>
 8000a46:	4603      	mov	r3, r0
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d102      	bne.n	8000a52 <HAL_TIM_PeriodElapsedCallback+0x2a>
			drive('h');  // stop car
 8000a4c:	2068      	movs	r0, #104	; 0x68
 8000a4e:	f000 fb09 	bl	8001064 <drive>
		HCSR04_Read();
 8000a52:	f000 fedf 	bl	8001814 <HCSR04_Read>
		send_distance(L_Dist, C_Dist);
 8000a56:	4b08      	ldr	r3, [pc, #32]	; (8000a78 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000a58:	781b      	ldrb	r3, [r3, #0]
 8000a5a:	4a08      	ldr	r2, [pc, #32]	; (8000a7c <HAL_TIM_PeriodElapsedCallback+0x54>)
 8000a5c:	7812      	ldrb	r2, [r2, #0]
 8000a5e:	4611      	mov	r1, r2
 8000a60:	4618      	mov	r0, r3
 8000a62:	f7ff ff79 	bl	8000958 <send_distance>
	}
}
 8000a66:	bf00      	nop
 8000a68:	3708      	adds	r7, #8
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	bd80      	pop	{r7, pc}
 8000a6e:	bf00      	nop
 8000a70:	20000240 	.word	0x20000240
 8000a74:	40010800 	.word	0x40010800
 8000a78:	2000034b 	.word	0x2000034b
 8000a7c:	2000034c 	.word	0x2000034c

08000a80 <__io_putchar>:
/**
 * @brief Retargets the C library printf function to the USART
 * @param None
 * @retval None
 */
PUTCHAR_PROTOTYPE {
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b082      	sub	sp, #8
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	6078      	str	r0, [r7, #4]
	if (ch == '\n')
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	2b0a      	cmp	r3, #10
 8000a8c:	d106      	bne.n	8000a9c <__io_putchar+0x1c>
		HAL_UART_Transmit(&huart2, (uint8_t*) "\r", 1, 0xFFFF);
 8000a8e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000a92:	2201      	movs	r2, #1
 8000a94:	4907      	ldr	r1, [pc, #28]	; (8000ab4 <__io_putchar+0x34>)
 8000a96:	4808      	ldr	r0, [pc, #32]	; (8000ab8 <__io_putchar+0x38>)
 8000a98:	f003 fbe0 	bl	800425c <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, (uint8_t*) &ch, 1, 0xFFFF);
 8000a9c:	1d39      	adds	r1, r7, #4
 8000a9e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000aa2:	2201      	movs	r2, #1
 8000aa4:	4804      	ldr	r0, [pc, #16]	; (8000ab8 <__io_putchar+0x38>)
 8000aa6:	f003 fbd9 	bl	800425c <HAL_UART_Transmit>
	return ch;
 8000aaa:	687b      	ldr	r3, [r7, #4]
}
 8000aac:	4618      	mov	r0, r3
 8000aae:	3708      	adds	r7, #8
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	bd80      	pop	{r7, pc}
 8000ab4:	08006154 	.word	0x08006154
 8000ab8:	200002d0 	.word	0x200002d0

08000abc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ac0:	f001 f8e6 	bl	8001c90 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ac4:	f000 f838 	bl	8000b38 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ac8:	f000 fa20 	bl	8000f0c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000acc:	f000 f9f4 	bl	8000eb8 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000ad0:	f000 f874 	bl	8000bbc <MX_TIM2_Init>
  MX_TIM3_Init();
 8000ad4:	f000 f8f2 	bl	8000cbc <MX_TIM3_Init>
  MX_TIM4_Init();
 8000ad8:	f000 f976 	bl	8000dc8 <MX_TIM4_Init>
  MX_USART1_UART_Init();
 8000adc:	f000 f9c2 	bl	8000e64 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

	// ultrasonic_sensor
	ultrasonic_init(&htim3);
 8000ae0:	4810      	ldr	r0, [pc, #64]	; (8000b24 <main+0x68>)
 8000ae2:	f000 fe6f 	bl	80017c4 <ultrasonic_init>
	HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);
 8000ae6:	2100      	movs	r1, #0
 8000ae8:	480e      	ldr	r0, [pc, #56]	; (8000b24 <main+0x68>)
 8000aea:	f002 faab 	bl	8003044 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_2);
 8000aee:	2104      	movs	r1, #4
 8000af0:	480c      	ldr	r0, [pc, #48]	; (8000b24 <main+0x68>)
 8000af2:	f002 faa7 	bl	8003044 <HAL_TIM_IC_Start_IT>
//	HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_3);

// motor_driver
	motor_init(&htim2);
 8000af6:	480c      	ldr	r0, [pc, #48]	; (8000b28 <main+0x6c>)
 8000af8:	f000 faa0 	bl	800103c <motor_init>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8000afc:	2100      	movs	r1, #0
 8000afe:	480a      	ldr	r0, [pc, #40]	; (8000b28 <main+0x6c>)
 8000b00:	f002 f9a6 	bl	8002e50 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8000b04:	2104      	movs	r1, #4
 8000b06:	4808      	ldr	r0, [pc, #32]	; (8000b28 <main+0x6c>)
 8000b08:	f002 f9a2 	bl	8002e50 <HAL_TIM_PWM_Start>

	// bluetooth_module
	init_bt(&huart1);
 8000b0c:	4807      	ldr	r0, [pc, #28]	; (8000b2c <main+0x70>)
 8000b0e:	f7ff ff15 	bl	800093c <init_bt>
	HAL_UART_Receive_IT(&huart1, &rx_c, 1);
 8000b12:	2201      	movs	r2, #1
 8000b14:	4906      	ldr	r1, [pc, #24]	; (8000b30 <main+0x74>)
 8000b16:	4805      	ldr	r0, [pc, #20]	; (8000b2c <main+0x70>)
 8000b18:	f003 fc23 	bl	8004362 <HAL_UART_Receive_IT>
	HAL_TIM_Base_Start_IT(&htim4);
 8000b1c:	4805      	ldr	r0, [pc, #20]	; (8000b34 <main+0x78>)
 8000b1e:	f002 f8ed 	bl	8002cfc <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 8000b22:	e7fe      	b.n	8000b22 <main+0x66>
 8000b24:	200001f8 	.word	0x200001f8
 8000b28:	200001b0 	.word	0x200001b0
 8000b2c:	20000288 	.word	0x20000288
 8000b30:	2000008c 	.word	0x2000008c
 8000b34:	20000240 	.word	0x20000240

08000b38 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b090      	sub	sp, #64	; 0x40
 8000b3c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b3e:	f107 0318 	add.w	r3, r7, #24
 8000b42:	2228      	movs	r2, #40	; 0x28
 8000b44:	2100      	movs	r1, #0
 8000b46:	4618      	mov	r0, r3
 8000b48:	f004 fae7 	bl	800511a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b4c:	1d3b      	adds	r3, r7, #4
 8000b4e:	2200      	movs	r2, #0
 8000b50:	601a      	str	r2, [r3, #0]
 8000b52:	605a      	str	r2, [r3, #4]
 8000b54:	609a      	str	r2, [r3, #8]
 8000b56:	60da      	str	r2, [r3, #12]
 8000b58:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b5a:	2302      	movs	r3, #2
 8000b5c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b5e:	2301      	movs	r3, #1
 8000b60:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b62:	2310      	movs	r3, #16
 8000b64:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b66:	2302      	movs	r3, #2
 8000b68:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000b6e:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8000b72:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b74:	f107 0318 	add.w	r3, r7, #24
 8000b78:	4618      	mov	r0, r3
 8000b7a:	f001 fc5f 	bl	800243c <HAL_RCC_OscConfig>
 8000b7e:	4603      	mov	r3, r0
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d001      	beq.n	8000b88 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000b84:	f000 fa54 	bl	8001030 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b88:	230f      	movs	r3, #15
 8000b8a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b8c:	2302      	movs	r3, #2
 8000b8e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b90:	2300      	movs	r3, #0
 8000b92:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000b94:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000b98:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000b9e:	1d3b      	adds	r3, r7, #4
 8000ba0:	2102      	movs	r1, #2
 8000ba2:	4618      	mov	r0, r3
 8000ba4:	f001 fecc 	bl	8002940 <HAL_RCC_ClockConfig>
 8000ba8:	4603      	mov	r3, r0
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d001      	beq.n	8000bb2 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8000bae:	f000 fa3f 	bl	8001030 <Error_Handler>
  }
}
 8000bb2:	bf00      	nop
 8000bb4:	3740      	adds	r7, #64	; 0x40
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bd80      	pop	{r7, pc}
	...

08000bbc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b08e      	sub	sp, #56	; 0x38
 8000bc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000bc2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	601a      	str	r2, [r3, #0]
 8000bca:	605a      	str	r2, [r3, #4]
 8000bcc:	609a      	str	r2, [r3, #8]
 8000bce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000bd0:	f107 0320 	add.w	r3, r7, #32
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	601a      	str	r2, [r3, #0]
 8000bd8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000bda:	1d3b      	adds	r3, r7, #4
 8000bdc:	2200      	movs	r2, #0
 8000bde:	601a      	str	r2, [r3, #0]
 8000be0:	605a      	str	r2, [r3, #4]
 8000be2:	609a      	str	r2, [r3, #8]
 8000be4:	60da      	str	r2, [r3, #12]
 8000be6:	611a      	str	r2, [r3, #16]
 8000be8:	615a      	str	r2, [r3, #20]
 8000bea:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000bec:	4b32      	ldr	r3, [pc, #200]	; (8000cb8 <MX_TIM2_Init+0xfc>)
 8000bee:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000bf2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72 - 1;
 8000bf4:	4b30      	ldr	r3, [pc, #192]	; (8000cb8 <MX_TIM2_Init+0xfc>)
 8000bf6:	2247      	movs	r2, #71	; 0x47
 8000bf8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bfa:	4b2f      	ldr	r3, [pc, #188]	; (8000cb8 <MX_TIM2_Init+0xfc>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000 - 1;
 8000c00:	4b2d      	ldr	r3, [pc, #180]	; (8000cb8 <MX_TIM2_Init+0xfc>)
 8000c02:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000c06:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c08:	4b2b      	ldr	r3, [pc, #172]	; (8000cb8 <MX_TIM2_Init+0xfc>)
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000c0e:	4b2a      	ldr	r3, [pc, #168]	; (8000cb8 <MX_TIM2_Init+0xfc>)
 8000c10:	2280      	movs	r2, #128	; 0x80
 8000c12:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000c14:	4828      	ldr	r0, [pc, #160]	; (8000cb8 <MX_TIM2_Init+0xfc>)
 8000c16:	f002 f821 	bl	8002c5c <HAL_TIM_Base_Init>
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d001      	beq.n	8000c24 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8000c20:	f000 fa06 	bl	8001030 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c24:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c28:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000c2a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000c2e:	4619      	mov	r1, r3
 8000c30:	4821      	ldr	r0, [pc, #132]	; (8000cb8 <MX_TIM2_Init+0xfc>)
 8000c32:	f002 fd79 	bl	8003728 <HAL_TIM_ConfigClockSource>
 8000c36:	4603      	mov	r3, r0
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d001      	beq.n	8000c40 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8000c3c:	f000 f9f8 	bl	8001030 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000c40:	481d      	ldr	r0, [pc, #116]	; (8000cb8 <MX_TIM2_Init+0xfc>)
 8000c42:	f002 f8ad 	bl	8002da0 <HAL_TIM_PWM_Init>
 8000c46:	4603      	mov	r3, r0
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d001      	beq.n	8000c50 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8000c4c:	f000 f9f0 	bl	8001030 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c50:	2300      	movs	r3, #0
 8000c52:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c54:	2300      	movs	r3, #0
 8000c56:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000c58:	f107 0320 	add.w	r3, r7, #32
 8000c5c:	4619      	mov	r1, r3
 8000c5e:	4816      	ldr	r0, [pc, #88]	; (8000cb8 <MX_TIM2_Init+0xfc>)
 8000c60:	f003 fa3c 	bl	80040dc <HAL_TIMEx_MasterConfigSynchronization>
 8000c64:	4603      	mov	r3, r0
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d001      	beq.n	8000c6e <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8000c6a:	f000 f9e1 	bl	8001030 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000c6e:	2360      	movs	r3, #96	; 0x60
 8000c70:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000c72:	2300      	movs	r3, #0
 8000c74:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000c76:	2300      	movs	r3, #0
 8000c78:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000c7e:	1d3b      	adds	r3, r7, #4
 8000c80:	2200      	movs	r2, #0
 8000c82:	4619      	mov	r1, r3
 8000c84:	480c      	ldr	r0, [pc, #48]	; (8000cb8 <MX_TIM2_Init+0xfc>)
 8000c86:	f002 fc8d 	bl	80035a4 <HAL_TIM_PWM_ConfigChannel>
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d001      	beq.n	8000c94 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8000c90:	f000 f9ce 	bl	8001030 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000c94:	1d3b      	adds	r3, r7, #4
 8000c96:	2204      	movs	r2, #4
 8000c98:	4619      	mov	r1, r3
 8000c9a:	4807      	ldr	r0, [pc, #28]	; (8000cb8 <MX_TIM2_Init+0xfc>)
 8000c9c:	f002 fc82 	bl	80035a4 <HAL_TIM_PWM_ConfigChannel>
 8000ca0:	4603      	mov	r3, r0
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d001      	beq.n	8000caa <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 8000ca6:	f000 f9c3 	bl	8001030 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000caa:	4803      	ldr	r0, [pc, #12]	; (8000cb8 <MX_TIM2_Init+0xfc>)
 8000cac:	f000 fbd8 	bl	8001460 <HAL_TIM_MspPostInit>

}
 8000cb0:	bf00      	nop
 8000cb2:	3738      	adds	r7, #56	; 0x38
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	bd80      	pop	{r7, pc}
 8000cb8:	200001b0 	.word	0x200001b0

08000cbc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b08a      	sub	sp, #40	; 0x28
 8000cc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000cc2:	f107 0318 	add.w	r3, r7, #24
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	601a      	str	r2, [r3, #0]
 8000cca:	605a      	str	r2, [r3, #4]
 8000ccc:	609a      	str	r2, [r3, #8]
 8000cce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000cd0:	f107 0310 	add.w	r3, r7, #16
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	601a      	str	r2, [r3, #0]
 8000cd8:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000cda:	463b      	mov	r3, r7
 8000cdc:	2200      	movs	r2, #0
 8000cde:	601a      	str	r2, [r3, #0]
 8000ce0:	605a      	str	r2, [r3, #4]
 8000ce2:	609a      	str	r2, [r3, #8]
 8000ce4:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000ce6:	4b36      	ldr	r3, [pc, #216]	; (8000dc0 <MX_TIM3_Init+0x104>)
 8000ce8:	4a36      	ldr	r2, [pc, #216]	; (8000dc4 <MX_TIM3_Init+0x108>)
 8000cea:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72 - 1;
 8000cec:	4b34      	ldr	r3, [pc, #208]	; (8000dc0 <MX_TIM3_Init+0x104>)
 8000cee:	2247      	movs	r2, #71	; 0x47
 8000cf0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cf2:	4b33      	ldr	r3, [pc, #204]	; (8000dc0 <MX_TIM3_Init+0x104>)
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 0xFFFF - 1;
 8000cf8:	4b31      	ldr	r3, [pc, #196]	; (8000dc0 <MX_TIM3_Init+0x104>)
 8000cfa:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8000cfe:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d00:	4b2f      	ldr	r3, [pc, #188]	; (8000dc0 <MX_TIM3_Init+0x104>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d06:	4b2e      	ldr	r3, [pc, #184]	; (8000dc0 <MX_TIM3_Init+0x104>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000d0c:	482c      	ldr	r0, [pc, #176]	; (8000dc0 <MX_TIM3_Init+0x104>)
 8000d0e:	f001 ffa5 	bl	8002c5c <HAL_TIM_Base_Init>
 8000d12:	4603      	mov	r3, r0
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d001      	beq.n	8000d1c <MX_TIM3_Init+0x60>
  {
    Error_Handler();
 8000d18:	f000 f98a 	bl	8001030 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d1c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d20:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000d22:	f107 0318 	add.w	r3, r7, #24
 8000d26:	4619      	mov	r1, r3
 8000d28:	4825      	ldr	r0, [pc, #148]	; (8000dc0 <MX_TIM3_Init+0x104>)
 8000d2a:	f002 fcfd 	bl	8003728 <HAL_TIM_ConfigClockSource>
 8000d2e:	4603      	mov	r3, r0
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d001      	beq.n	8000d38 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8000d34:	f000 f97c 	bl	8001030 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8000d38:	4821      	ldr	r0, [pc, #132]	; (8000dc0 <MX_TIM3_Init+0x104>)
 8000d3a:	f002 f92b 	bl	8002f94 <HAL_TIM_IC_Init>
 8000d3e:	4603      	mov	r3, r0
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d001      	beq.n	8000d48 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8000d44:	f000 f974 	bl	8001030 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000d50:	f107 0310 	add.w	r3, r7, #16
 8000d54:	4619      	mov	r1, r3
 8000d56:	481a      	ldr	r0, [pc, #104]	; (8000dc0 <MX_TIM3_Init+0x104>)
 8000d58:	f003 f9c0 	bl	80040dc <HAL_TIMEx_MasterConfigSynchronization>
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d001      	beq.n	8000d66 <MX_TIM3_Init+0xaa>
  {
    Error_Handler();
 8000d62:	f000 f965 	bl	8001030 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000d66:	2300      	movs	r3, #0
 8000d68:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000d6a:	2301      	movs	r3, #1
 8000d6c:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000d6e:	2300      	movs	r3, #0
 8000d70:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 15;
 8000d72:	230f      	movs	r3, #15
 8000d74:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000d76:	463b      	mov	r3, r7
 8000d78:	2200      	movs	r2, #0
 8000d7a:	4619      	mov	r1, r3
 8000d7c:	4810      	ldr	r0, [pc, #64]	; (8000dc0 <MX_TIM3_Init+0x104>)
 8000d7e:	f002 fb75 	bl	800346c <HAL_TIM_IC_ConfigChannel>
 8000d82:	4603      	mov	r3, r0
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d001      	beq.n	8000d8c <MX_TIM3_Init+0xd0>
  {
    Error_Handler();
 8000d88:	f000 f952 	bl	8001030 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8000d8c:	463b      	mov	r3, r7
 8000d8e:	2204      	movs	r2, #4
 8000d90:	4619      	mov	r1, r3
 8000d92:	480b      	ldr	r0, [pc, #44]	; (8000dc0 <MX_TIM3_Init+0x104>)
 8000d94:	f002 fb6a 	bl	800346c <HAL_TIM_IC_ConfigChannel>
 8000d98:	4603      	mov	r3, r0
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d001      	beq.n	8000da2 <MX_TIM3_Init+0xe6>
  {
    Error_Handler();
 8000d9e:	f000 f947 	bl	8001030 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8000da2:	463b      	mov	r3, r7
 8000da4:	2208      	movs	r2, #8
 8000da6:	4619      	mov	r1, r3
 8000da8:	4805      	ldr	r0, [pc, #20]	; (8000dc0 <MX_TIM3_Init+0x104>)
 8000daa:	f002 fb5f 	bl	800346c <HAL_TIM_IC_ConfigChannel>
 8000dae:	4603      	mov	r3, r0
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d001      	beq.n	8000db8 <MX_TIM3_Init+0xfc>
  {
    Error_Handler();
 8000db4:	f000 f93c 	bl	8001030 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000db8:	bf00      	nop
 8000dba:	3728      	adds	r7, #40	; 0x28
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	bd80      	pop	{r7, pc}
 8000dc0:	200001f8 	.word	0x200001f8
 8000dc4:	40000400 	.word	0x40000400

08000dc8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b086      	sub	sp, #24
 8000dcc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000dce:	f107 0308 	add.w	r3, r7, #8
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	601a      	str	r2, [r3, #0]
 8000dd6:	605a      	str	r2, [r3, #4]
 8000dd8:	609a      	str	r2, [r3, #8]
 8000dda:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ddc:	463b      	mov	r3, r7
 8000dde:	2200      	movs	r2, #0
 8000de0:	601a      	str	r2, [r3, #0]
 8000de2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000de4:	4b1d      	ldr	r3, [pc, #116]	; (8000e5c <MX_TIM4_Init+0x94>)
 8000de6:	4a1e      	ldr	r2, [pc, #120]	; (8000e60 <MX_TIM4_Init+0x98>)
 8000de8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 720 - 1;
 8000dea:	4b1c      	ldr	r3, [pc, #112]	; (8000e5c <MX_TIM4_Init+0x94>)
 8000dec:	f240 22cf 	movw	r2, #719	; 0x2cf
 8000df0:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000df2:	4b1a      	ldr	r3, [pc, #104]	; (8000e5c <MX_TIM4_Init+0x94>)
 8000df4:	2200      	movs	r2, #0
 8000df6:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 10000 - 1;
 8000df8:	4b18      	ldr	r3, [pc, #96]	; (8000e5c <MX_TIM4_Init+0x94>)
 8000dfa:	f242 720f 	movw	r2, #9999	; 0x270f
 8000dfe:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e00:	4b16      	ldr	r3, [pc, #88]	; (8000e5c <MX_TIM4_Init+0x94>)
 8000e02:	2200      	movs	r2, #0
 8000e04:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e06:	4b15      	ldr	r3, [pc, #84]	; (8000e5c <MX_TIM4_Init+0x94>)
 8000e08:	2200      	movs	r2, #0
 8000e0a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000e0c:	4813      	ldr	r0, [pc, #76]	; (8000e5c <MX_TIM4_Init+0x94>)
 8000e0e:	f001 ff25 	bl	8002c5c <HAL_TIM_Base_Init>
 8000e12:	4603      	mov	r3, r0
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d001      	beq.n	8000e1c <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8000e18:	f000 f90a 	bl	8001030 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e1c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e20:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000e22:	f107 0308 	add.w	r3, r7, #8
 8000e26:	4619      	mov	r1, r3
 8000e28:	480c      	ldr	r0, [pc, #48]	; (8000e5c <MX_TIM4_Init+0x94>)
 8000e2a:	f002 fc7d 	bl	8003728 <HAL_TIM_ConfigClockSource>
 8000e2e:	4603      	mov	r3, r0
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d001      	beq.n	8000e38 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8000e34:	f000 f8fc 	bl	8001030 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e38:	2300      	movs	r3, #0
 8000e3a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000e40:	463b      	mov	r3, r7
 8000e42:	4619      	mov	r1, r3
 8000e44:	4805      	ldr	r0, [pc, #20]	; (8000e5c <MX_TIM4_Init+0x94>)
 8000e46:	f003 f949 	bl	80040dc <HAL_TIMEx_MasterConfigSynchronization>
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d001      	beq.n	8000e54 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8000e50:	f000 f8ee 	bl	8001030 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8000e54:	bf00      	nop
 8000e56:	3718      	adds	r7, #24
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	bd80      	pop	{r7, pc}
 8000e5c:	20000240 	.word	0x20000240
 8000e60:	40000800 	.word	0x40000800

08000e64 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000e68:	4b11      	ldr	r3, [pc, #68]	; (8000eb0 <MX_USART1_UART_Init+0x4c>)
 8000e6a:	4a12      	ldr	r2, [pc, #72]	; (8000eb4 <MX_USART1_UART_Init+0x50>)
 8000e6c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000e6e:	4b10      	ldr	r3, [pc, #64]	; (8000eb0 <MX_USART1_UART_Init+0x4c>)
 8000e70:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000e74:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000e76:	4b0e      	ldr	r3, [pc, #56]	; (8000eb0 <MX_USART1_UART_Init+0x4c>)
 8000e78:	2200      	movs	r2, #0
 8000e7a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000e7c:	4b0c      	ldr	r3, [pc, #48]	; (8000eb0 <MX_USART1_UART_Init+0x4c>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000e82:	4b0b      	ldr	r3, [pc, #44]	; (8000eb0 <MX_USART1_UART_Init+0x4c>)
 8000e84:	2200      	movs	r2, #0
 8000e86:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000e88:	4b09      	ldr	r3, [pc, #36]	; (8000eb0 <MX_USART1_UART_Init+0x4c>)
 8000e8a:	220c      	movs	r2, #12
 8000e8c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e8e:	4b08      	ldr	r3, [pc, #32]	; (8000eb0 <MX_USART1_UART_Init+0x4c>)
 8000e90:	2200      	movs	r2, #0
 8000e92:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e94:	4b06      	ldr	r3, [pc, #24]	; (8000eb0 <MX_USART1_UART_Init+0x4c>)
 8000e96:	2200      	movs	r2, #0
 8000e98:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000e9a:	4805      	ldr	r0, [pc, #20]	; (8000eb0 <MX_USART1_UART_Init+0x4c>)
 8000e9c:	f003 f98e 	bl	80041bc <HAL_UART_Init>
 8000ea0:	4603      	mov	r3, r0
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d001      	beq.n	8000eaa <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000ea6:	f000 f8c3 	bl	8001030 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000eaa:	bf00      	nop
 8000eac:	bd80      	pop	{r7, pc}
 8000eae:	bf00      	nop
 8000eb0:	20000288 	.word	0x20000288
 8000eb4:	40013800 	.word	0x40013800

08000eb8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000ebc:	4b11      	ldr	r3, [pc, #68]	; (8000f04 <MX_USART2_UART_Init+0x4c>)
 8000ebe:	4a12      	ldr	r2, [pc, #72]	; (8000f08 <MX_USART2_UART_Init+0x50>)
 8000ec0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000ec2:	4b10      	ldr	r3, [pc, #64]	; (8000f04 <MX_USART2_UART_Init+0x4c>)
 8000ec4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000ec8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000eca:	4b0e      	ldr	r3, [pc, #56]	; (8000f04 <MX_USART2_UART_Init+0x4c>)
 8000ecc:	2200      	movs	r2, #0
 8000ece:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000ed0:	4b0c      	ldr	r3, [pc, #48]	; (8000f04 <MX_USART2_UART_Init+0x4c>)
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000ed6:	4b0b      	ldr	r3, [pc, #44]	; (8000f04 <MX_USART2_UART_Init+0x4c>)
 8000ed8:	2200      	movs	r2, #0
 8000eda:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000edc:	4b09      	ldr	r3, [pc, #36]	; (8000f04 <MX_USART2_UART_Init+0x4c>)
 8000ede:	220c      	movs	r2, #12
 8000ee0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ee2:	4b08      	ldr	r3, [pc, #32]	; (8000f04 <MX_USART2_UART_Init+0x4c>)
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ee8:	4b06      	ldr	r3, [pc, #24]	; (8000f04 <MX_USART2_UART_Init+0x4c>)
 8000eea:	2200      	movs	r2, #0
 8000eec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000eee:	4805      	ldr	r0, [pc, #20]	; (8000f04 <MX_USART2_UART_Init+0x4c>)
 8000ef0:	f003 f964 	bl	80041bc <HAL_UART_Init>
 8000ef4:	4603      	mov	r3, r0
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d001      	beq.n	8000efe <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000efa:	f000 f899 	bl	8001030 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000efe:	bf00      	nop
 8000f00:	bd80      	pop	{r7, pc}
 8000f02:	bf00      	nop
 8000f04:	200002d0 	.word	0x200002d0
 8000f08:	40004400 	.word	0x40004400

08000f0c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b088      	sub	sp, #32
 8000f10:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f12:	f107 0310 	add.w	r3, r7, #16
 8000f16:	2200      	movs	r2, #0
 8000f18:	601a      	str	r2, [r3, #0]
 8000f1a:	605a      	str	r2, [r3, #4]
 8000f1c:	609a      	str	r2, [r3, #8]
 8000f1e:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f20:	4b3f      	ldr	r3, [pc, #252]	; (8001020 <MX_GPIO_Init+0x114>)
 8000f22:	699b      	ldr	r3, [r3, #24]
 8000f24:	4a3e      	ldr	r2, [pc, #248]	; (8001020 <MX_GPIO_Init+0x114>)
 8000f26:	f043 0320 	orr.w	r3, r3, #32
 8000f2a:	6193      	str	r3, [r2, #24]
 8000f2c:	4b3c      	ldr	r3, [pc, #240]	; (8001020 <MX_GPIO_Init+0x114>)
 8000f2e:	699b      	ldr	r3, [r3, #24]
 8000f30:	f003 0320 	and.w	r3, r3, #32
 8000f34:	60fb      	str	r3, [r7, #12]
 8000f36:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f38:	4b39      	ldr	r3, [pc, #228]	; (8001020 <MX_GPIO_Init+0x114>)
 8000f3a:	699b      	ldr	r3, [r3, #24]
 8000f3c:	4a38      	ldr	r2, [pc, #224]	; (8001020 <MX_GPIO_Init+0x114>)
 8000f3e:	f043 0304 	orr.w	r3, r3, #4
 8000f42:	6193      	str	r3, [r2, #24]
 8000f44:	4b36      	ldr	r3, [pc, #216]	; (8001020 <MX_GPIO_Init+0x114>)
 8000f46:	699b      	ldr	r3, [r3, #24]
 8000f48:	f003 0304 	and.w	r3, r3, #4
 8000f4c:	60bb      	str	r3, [r7, #8]
 8000f4e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f50:	4b33      	ldr	r3, [pc, #204]	; (8001020 <MX_GPIO_Init+0x114>)
 8000f52:	699b      	ldr	r3, [r3, #24]
 8000f54:	4a32      	ldr	r2, [pc, #200]	; (8001020 <MX_GPIO_Init+0x114>)
 8000f56:	f043 0308 	orr.w	r3, r3, #8
 8000f5a:	6193      	str	r3, [r2, #24]
 8000f5c:	4b30      	ldr	r3, [pc, #192]	; (8001020 <MX_GPIO_Init+0x114>)
 8000f5e:	699b      	ldr	r3, [r3, #24]
 8000f60:	f003 0308 	and.w	r3, r3, #8
 8000f64:	607b      	str	r3, [r7, #4]
 8000f66:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f68:	4b2d      	ldr	r3, [pc, #180]	; (8001020 <MX_GPIO_Init+0x114>)
 8000f6a:	699b      	ldr	r3, [r3, #24]
 8000f6c:	4a2c      	ldr	r2, [pc, #176]	; (8001020 <MX_GPIO_Init+0x114>)
 8000f6e:	f043 0310 	orr.w	r3, r3, #16
 8000f72:	6193      	str	r3, [r2, #24]
 8000f74:	4b2a      	ldr	r3, [pc, #168]	; (8001020 <MX_GPIO_Init+0x114>)
 8000f76:	699b      	ldr	r3, [r3, #24]
 8000f78:	f003 0310 	and.w	r3, r3, #16
 8000f7c:	603b      	str	r3, [r7, #0]
 8000f7e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, PB10_MTR_INB_Pin|PB4_MTR_INC_Pin|PB5_MTR_IND_Pin, GPIO_PIN_SET);
 8000f80:	2201      	movs	r2, #1
 8000f82:	f44f 6186 	mov.w	r1, #1072	; 0x430
 8000f86:	4827      	ldr	r0, [pc, #156]	; (8001024 <MX_GPIO_Init+0x118>)
 8000f88:	f001 fa3f 	bl	800240a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PC9_TRIG_GPIO_Port, PC9_TRIG_Pin, GPIO_PIN_RESET);
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f92:	4825      	ldr	r0, [pc, #148]	; (8001028 <MX_GPIO_Init+0x11c>)
 8000f94:	f001 fa39 	bl	800240a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PA8_MTR_INA_GPIO_Port, PA8_MTR_INA_Pin, GPIO_PIN_SET);
 8000f98:	2201      	movs	r2, #1
 8000f9a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f9e:	4823      	ldr	r0, [pc, #140]	; (800102c <MX_GPIO_Init+0x120>)
 8000fa0:	f001 fa33 	bl	800240a <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB10_MTR_INB_Pin PB4_MTR_INC_Pin PB5_MTR_IND_Pin */
  GPIO_InitStruct.Pin = PB10_MTR_INB_Pin|PB4_MTR_INC_Pin|PB5_MTR_IND_Pin;
 8000fa4:	f44f 6386 	mov.w	r3, #1072	; 0x430
 8000fa8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000faa:	2301      	movs	r3, #1
 8000fac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000fae:	2301      	movs	r3, #1
 8000fb0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000fb2:	2303      	movs	r3, #3
 8000fb4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fb6:	f107 0310 	add.w	r3, r7, #16
 8000fba:	4619      	mov	r1, r3
 8000fbc:	4819      	ldr	r0, [pc, #100]	; (8001024 <MX_GPIO_Init+0x118>)
 8000fbe:	f001 f889 	bl	80020d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC9_TRIG_Pin */
  GPIO_InitStruct.Pin = PC9_TRIG_Pin;
 8000fc2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000fc6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fc8:	2301      	movs	r3, #1
 8000fca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000fcc:	2302      	movs	r3, #2
 8000fce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000fd0:	2303      	movs	r3, #3
 8000fd2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PC9_TRIG_GPIO_Port, &GPIO_InitStruct);
 8000fd4:	f107 0310 	add.w	r3, r7, #16
 8000fd8:	4619      	mov	r1, r3
 8000fda:	4813      	ldr	r0, [pc, #76]	; (8001028 <MX_GPIO_Init+0x11c>)
 8000fdc:	f001 f87a 	bl	80020d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8_MTR_INA_Pin */
  GPIO_InitStruct.Pin = PA8_MTR_INA_Pin;
 8000fe0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000fe4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fe6:	2301      	movs	r3, #1
 8000fe8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000fea:	2301      	movs	r3, #1
 8000fec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000fee:	2303      	movs	r3, #3
 8000ff0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PA8_MTR_INA_GPIO_Port, &GPIO_InitStruct);
 8000ff2:	f107 0310 	add.w	r3, r7, #16
 8000ff6:	4619      	mov	r1, r3
 8000ff8:	480c      	ldr	r0, [pc, #48]	; (800102c <MX_GPIO_Init+0x120>)
 8000ffa:	f001 f86b 	bl	80020d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA11_BT_STATE_Pin */
  GPIO_InitStruct.Pin = PA11_BT_STATE_Pin;
 8000ffe:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001002:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001004:	2300      	movs	r3, #0
 8001006:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001008:	2300      	movs	r3, #0
 800100a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(PA11_BT_STATE_GPIO_Port, &GPIO_InitStruct);
 800100c:	f107 0310 	add.w	r3, r7, #16
 8001010:	4619      	mov	r1, r3
 8001012:	4806      	ldr	r0, [pc, #24]	; (800102c <MX_GPIO_Init+0x120>)
 8001014:	f001 f85e 	bl	80020d4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001018:	bf00      	nop
 800101a:	3720      	adds	r7, #32
 800101c:	46bd      	mov	sp, r7
 800101e:	bd80      	pop	{r7, pc}
 8001020:	40021000 	.word	0x40021000
 8001024:	40010c00 	.word	0x40010c00
 8001028:	40011000 	.word	0x40011000
 800102c:	40010800 	.word	0x40010800

08001030 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001030:	b480      	push	{r7}
 8001032:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001034:	b672      	cpsid	i
}
 8001036:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001038:	e7fe      	b.n	8001038 <Error_Handler+0x8>
	...

0800103c <motor_init>:

static TIM_HandleTypeDef *m_htim;

uint8_t cur_dir = 'h'; // w = forward, s = back, a = turn_left, d = turn_right, h = halt

void motor_init(TIM_HandleTypeDef *htim) {
 800103c:	b580      	push	{r7, lr}
 800103e:	b082      	sub	sp, #8
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
	m_htim = htim;
 8001044:	4a05      	ldr	r2, [pc, #20]	; (800105c <motor_init+0x20>)
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	6013      	str	r3, [r2, #0]
	drive(cur_dir);
 800104a:	4b05      	ldr	r3, [pc, #20]	; (8001060 <motor_init+0x24>)
 800104c:	781b      	ldrb	r3, [r3, #0]
 800104e:	4618      	mov	r0, r3
 8001050:	f000 f808 	bl	8001064 <drive>
}
 8001054:	bf00      	nop
 8001056:	3708      	adds	r7, #8
 8001058:	46bd      	mov	sp, r7
 800105a:	bd80      	pop	{r7, pc}
 800105c:	20000318 	.word	0x20000318
 8001060:	20000000 	.word	0x20000000

08001064 <drive>:

void drive(uint8_t dir) {
 8001064:	b580      	push	{r7, lr}
 8001066:	b082      	sub	sp, #8
 8001068:	af00      	add	r7, sp, #0
 800106a:	4603      	mov	r3, r0
 800106c:	71fb      	strb	r3, [r7, #7]
	m_htim->Instance->CCR1 = DUTY(97); // left motor duty = 97%
 800106e:	4b45      	ldr	r3, [pc, #276]	; (8001184 <drive+0x120>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	f240 32c9 	movw	r2, #969	; 0x3c9
 8001078:	635a      	str	r2, [r3, #52]	; 0x34
	m_htim->Instance->CCR2 = DUTY(100); // right motor duty = 100%
 800107a:	4b42      	ldr	r3, [pc, #264]	; (8001184 <drive+0x120>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001084:	639a      	str	r2, [r3, #56]	; 0x38
	switch (dir) {
 8001086:	79fb      	ldrb	r3, [r7, #7]
 8001088:	3b61      	subs	r3, #97	; 0x61
 800108a:	2b16      	cmp	r3, #22
 800108c:	d870      	bhi.n	8001170 <drive+0x10c>
 800108e:	a201      	add	r2, pc, #4	; (adr r2, 8001094 <drive+0x30>)
 8001090:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001094:	08001131 	.word	0x08001131
 8001098:	08001171 	.word	0x08001171
 800109c:	08001171 	.word	0x08001171
 80010a0:	08001151 	.word	0x08001151
 80010a4:	08001171 	.word	0x08001171
 80010a8:	08001171 	.word	0x08001171
 80010ac:	08001171 	.word	0x08001171
 80010b0:	08001171 	.word	0x08001171
 80010b4:	08001171 	.word	0x08001171
 80010b8:	08001171 	.word	0x08001171
 80010bc:	08001171 	.word	0x08001171
 80010c0:	08001171 	.word	0x08001171
 80010c4:	08001171 	.word	0x08001171
 80010c8:	08001171 	.word	0x08001171
 80010cc:	08001171 	.word	0x08001171
 80010d0:	08001171 	.word	0x08001171
 80010d4:	08001171 	.word	0x08001171
 80010d8:	08001171 	.word	0x08001171
 80010dc:	08001111 	.word	0x08001111
 80010e0:	08001171 	.word	0x08001171
 80010e4:	08001171 	.word	0x08001171
 80010e8:	08001171 	.word	0x08001171
 80010ec:	080010f1 	.word	0x080010f1
	case 'w':
		if (cur_dir == 's') {
 80010f0:	4b25      	ldr	r3, [pc, #148]	; (8001188 <drive+0x124>)
 80010f2:	781b      	ldrb	r3, [r3, #0]
 80010f4:	2b73      	cmp	r3, #115	; 0x73
 80010f6:	d105      	bne.n	8001104 <drive+0xa0>
			cur_dir = 'h';
 80010f8:	4b23      	ldr	r3, [pc, #140]	; (8001188 <drive+0x124>)
 80010fa:	2268      	movs	r2, #104	; 0x68
 80010fc:	701a      	strb	r2, [r3, #0]
			stop();
 80010fe:	f000 f8bd 	bl	800127c <stop>
		} else {
			cur_dir = 'w';
			forward();
		}
		break;
 8001102:	e03b      	b.n	800117c <drive+0x118>
			cur_dir = 'w';
 8001104:	4b20      	ldr	r3, [pc, #128]	; (8001188 <drive+0x124>)
 8001106:	2277      	movs	r2, #119	; 0x77
 8001108:	701a      	strb	r2, [r3, #0]
			forward();
 800110a:	f000 f83f 	bl	800118c <forward>
		break;
 800110e:	e035      	b.n	800117c <drive+0x118>

	case 's':
		if (cur_dir == 'w') {
 8001110:	4b1d      	ldr	r3, [pc, #116]	; (8001188 <drive+0x124>)
 8001112:	781b      	ldrb	r3, [r3, #0]
 8001114:	2b77      	cmp	r3, #119	; 0x77
 8001116:	d105      	bne.n	8001124 <drive+0xc0>
			cur_dir = 'h';
 8001118:	4b1b      	ldr	r3, [pc, #108]	; (8001188 <drive+0x124>)
 800111a:	2268      	movs	r2, #104	; 0x68
 800111c:	701a      	strb	r2, [r3, #0]
			stop();
 800111e:	f000 f8ad 	bl	800127c <stop>
		} else {
			cur_dir = 's';
			back();
		}
		break;
 8001122:	e02b      	b.n	800117c <drive+0x118>
			cur_dir = 's';
 8001124:	4b18      	ldr	r3, [pc, #96]	; (8001188 <drive+0x124>)
 8001126:	2273      	movs	r2, #115	; 0x73
 8001128:	701a      	strb	r2, [r3, #0]
			back();
 800112a:	f000 f84d 	bl	80011c8 <back>
		break;
 800112e:	e025      	b.n	800117c <drive+0x118>

	case 'a':
		if (cur_dir == 'd') {
 8001130:	4b15      	ldr	r3, [pc, #84]	; (8001188 <drive+0x124>)
 8001132:	781b      	ldrb	r3, [r3, #0]
 8001134:	2b64      	cmp	r3, #100	; 0x64
 8001136:	d105      	bne.n	8001144 <drive+0xe0>
			cur_dir = 'h';
 8001138:	4b13      	ldr	r3, [pc, #76]	; (8001188 <drive+0x124>)
 800113a:	2268      	movs	r2, #104	; 0x68
 800113c:	701a      	strb	r2, [r3, #0]
			stop();
 800113e:	f000 f89d 	bl	800127c <stop>
		} else {
			cur_dir = 'a';
			turn_left();
		}
		break;
 8001142:	e01b      	b.n	800117c <drive+0x118>
			cur_dir = 'a';
 8001144:	4b10      	ldr	r3, [pc, #64]	; (8001188 <drive+0x124>)
 8001146:	2261      	movs	r2, #97	; 0x61
 8001148:	701a      	strb	r2, [r3, #0]
			turn_left();
 800114a:	f000 f85b 	bl	8001204 <turn_left>
		break;
 800114e:	e015      	b.n	800117c <drive+0x118>

	case 'd':
		if (cur_dir == 'a') {
 8001150:	4b0d      	ldr	r3, [pc, #52]	; (8001188 <drive+0x124>)
 8001152:	781b      	ldrb	r3, [r3, #0]
 8001154:	2b61      	cmp	r3, #97	; 0x61
 8001156:	d105      	bne.n	8001164 <drive+0x100>
			cur_dir = 'h';
 8001158:	4b0b      	ldr	r3, [pc, #44]	; (8001188 <drive+0x124>)
 800115a:	2268      	movs	r2, #104	; 0x68
 800115c:	701a      	strb	r2, [r3, #0]
			stop();
 800115e:	f000 f88d 	bl	800127c <stop>
		} else {
			cur_dir = 'd';
			turn_right();
		}
		break;
 8001162:	e00b      	b.n	800117c <drive+0x118>
			cur_dir = 'd';
 8001164:	4b08      	ldr	r3, [pc, #32]	; (8001188 <drive+0x124>)
 8001166:	2264      	movs	r2, #100	; 0x64
 8001168:	701a      	strb	r2, [r3, #0]
			turn_right();
 800116a:	f000 f869 	bl	8001240 <turn_right>
		break;
 800116e:	e005      	b.n	800117c <drive+0x118>

	default:
		cur_dir = 'h';
 8001170:	4b05      	ldr	r3, [pc, #20]	; (8001188 <drive+0x124>)
 8001172:	2268      	movs	r2, #104	; 0x68
 8001174:	701a      	strb	r2, [r3, #0]
		stop();
 8001176:	f000 f881 	bl	800127c <stop>
		break;
 800117a:	bf00      	nop
	}
}
 800117c:	bf00      	nop
 800117e:	3708      	adds	r7, #8
 8001180:	46bd      	mov	sp, r7
 8001182:	bd80      	pop	{r7, pc}
 8001184:	20000318 	.word	0x20000318
 8001188:	20000000 	.word	0x20000000

0800118c <forward>:

void forward(void) {
 800118c:	b580      	push	{r7, lr}
 800118e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(PB5_MTR_IND_GPIO_Port, PB5_MTR_IND_Pin, 1);
 8001190:	2201      	movs	r2, #1
 8001192:	2120      	movs	r1, #32
 8001194:	480a      	ldr	r0, [pc, #40]	; (80011c0 <forward+0x34>)
 8001196:	f001 f938 	bl	800240a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PB4_MTR_INC_GPIO_Port, PB4_MTR_INC_Pin, 0);
 800119a:	2200      	movs	r2, #0
 800119c:	2110      	movs	r1, #16
 800119e:	4808      	ldr	r0, [pc, #32]	; (80011c0 <forward+0x34>)
 80011a0:	f001 f933 	bl	800240a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PA8_MTR_INA_GPIO_Port, PA8_MTR_INA_Pin, 1);
 80011a4:	2201      	movs	r2, #1
 80011a6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011aa:	4806      	ldr	r0, [pc, #24]	; (80011c4 <forward+0x38>)
 80011ac:	f001 f92d 	bl	800240a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PB10_MTR_INB_GPIO_Port, PB10_MTR_INB_Pin, 0);
 80011b0:	2200      	movs	r2, #0
 80011b2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80011b6:	4802      	ldr	r0, [pc, #8]	; (80011c0 <forward+0x34>)
 80011b8:	f001 f927 	bl	800240a <HAL_GPIO_WritePin>
}
 80011bc:	bf00      	nop
 80011be:	bd80      	pop	{r7, pc}
 80011c0:	40010c00 	.word	0x40010c00
 80011c4:	40010800 	.word	0x40010800

080011c8 <back>:

void back(void) {
 80011c8:	b580      	push	{r7, lr}
 80011ca:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(PB5_MTR_IND_GPIO_Port, PB5_MTR_IND_Pin, 0);
 80011cc:	2200      	movs	r2, #0
 80011ce:	2120      	movs	r1, #32
 80011d0:	480a      	ldr	r0, [pc, #40]	; (80011fc <back+0x34>)
 80011d2:	f001 f91a 	bl	800240a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PB4_MTR_INC_GPIO_Port, PB4_MTR_INC_Pin, 1);
 80011d6:	2201      	movs	r2, #1
 80011d8:	2110      	movs	r1, #16
 80011da:	4808      	ldr	r0, [pc, #32]	; (80011fc <back+0x34>)
 80011dc:	f001 f915 	bl	800240a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PA8_MTR_INA_GPIO_Port, PA8_MTR_INA_Pin, 0);
 80011e0:	2200      	movs	r2, #0
 80011e2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011e6:	4806      	ldr	r0, [pc, #24]	; (8001200 <back+0x38>)
 80011e8:	f001 f90f 	bl	800240a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PB10_MTR_INB_GPIO_Port, PB10_MTR_INB_Pin, 1);
 80011ec:	2201      	movs	r2, #1
 80011ee:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80011f2:	4802      	ldr	r0, [pc, #8]	; (80011fc <back+0x34>)
 80011f4:	f001 f909 	bl	800240a <HAL_GPIO_WritePin>
}
 80011f8:	bf00      	nop
 80011fa:	bd80      	pop	{r7, pc}
 80011fc:	40010c00 	.word	0x40010c00
 8001200:	40010800 	.word	0x40010800

08001204 <turn_left>:

void turn_left(void) {
 8001204:	b580      	push	{r7, lr}
 8001206:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(PB5_MTR_IND_GPIO_Port, PB5_MTR_IND_Pin, 1);
 8001208:	2201      	movs	r2, #1
 800120a:	2120      	movs	r1, #32
 800120c:	480a      	ldr	r0, [pc, #40]	; (8001238 <turn_left+0x34>)
 800120e:	f001 f8fc 	bl	800240a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PB4_MTR_INC_GPIO_Port, PB4_MTR_INC_Pin, 0);
 8001212:	2200      	movs	r2, #0
 8001214:	2110      	movs	r1, #16
 8001216:	4808      	ldr	r0, [pc, #32]	; (8001238 <turn_left+0x34>)
 8001218:	f001 f8f7 	bl	800240a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PA8_MTR_INA_GPIO_Port, PA8_MTR_INA_Pin, 0);
 800121c:	2200      	movs	r2, #0
 800121e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001222:	4806      	ldr	r0, [pc, #24]	; (800123c <turn_left+0x38>)
 8001224:	f001 f8f1 	bl	800240a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PB10_MTR_INB_GPIO_Port, PB10_MTR_INB_Pin, 1);
 8001228:	2201      	movs	r2, #1
 800122a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800122e:	4802      	ldr	r0, [pc, #8]	; (8001238 <turn_left+0x34>)
 8001230:	f001 f8eb 	bl	800240a <HAL_GPIO_WritePin>
}
 8001234:	bf00      	nop
 8001236:	bd80      	pop	{r7, pc}
 8001238:	40010c00 	.word	0x40010c00
 800123c:	40010800 	.word	0x40010800

08001240 <turn_right>:

void turn_right(void) {
 8001240:	b580      	push	{r7, lr}
 8001242:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(PB5_MTR_IND_GPIO_Port, PB5_MTR_IND_Pin, 0);
 8001244:	2200      	movs	r2, #0
 8001246:	2120      	movs	r1, #32
 8001248:	480a      	ldr	r0, [pc, #40]	; (8001274 <turn_right+0x34>)
 800124a:	f001 f8de 	bl	800240a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PB4_MTR_INC_GPIO_Port, PB4_MTR_INC_Pin, 1);
 800124e:	2201      	movs	r2, #1
 8001250:	2110      	movs	r1, #16
 8001252:	4808      	ldr	r0, [pc, #32]	; (8001274 <turn_right+0x34>)
 8001254:	f001 f8d9 	bl	800240a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PA8_MTR_INA_GPIO_Port, PA8_MTR_INA_Pin, 1);
 8001258:	2201      	movs	r2, #1
 800125a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800125e:	4806      	ldr	r0, [pc, #24]	; (8001278 <turn_right+0x38>)
 8001260:	f001 f8d3 	bl	800240a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PB10_MTR_INB_GPIO_Port, PB10_MTR_INB_Pin, 0);
 8001264:	2200      	movs	r2, #0
 8001266:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800126a:	4802      	ldr	r0, [pc, #8]	; (8001274 <turn_right+0x34>)
 800126c:	f001 f8cd 	bl	800240a <HAL_GPIO_WritePin>
}
 8001270:	bf00      	nop
 8001272:	bd80      	pop	{r7, pc}
 8001274:	40010c00 	.word	0x40010c00
 8001278:	40010800 	.word	0x40010800

0800127c <stop>:

void stop(void) {
 800127c:	b580      	push	{r7, lr}
 800127e:	af00      	add	r7, sp, #0
	m_htim->Instance->CCR1 = 0; // left motor duty = 0%
 8001280:	4b10      	ldr	r3, [pc, #64]	; (80012c4 <stop+0x48>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	2200      	movs	r2, #0
 8001288:	635a      	str	r2, [r3, #52]	; 0x34
	m_htim->Instance->CCR2 = 0; // right motor duty = 0%
 800128a:	4b0e      	ldr	r3, [pc, #56]	; (80012c4 <stop+0x48>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	2200      	movs	r2, #0
 8001292:	639a      	str	r2, [r3, #56]	; 0x38
	HAL_GPIO_WritePin(PB5_MTR_IND_GPIO_Port, PB5_MTR_IND_Pin, 1);
 8001294:	2201      	movs	r2, #1
 8001296:	2120      	movs	r1, #32
 8001298:	480b      	ldr	r0, [pc, #44]	; (80012c8 <stop+0x4c>)
 800129a:	f001 f8b6 	bl	800240a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PB4_MTR_INC_GPIO_Port, PB4_MTR_INC_Pin, 1);
 800129e:	2201      	movs	r2, #1
 80012a0:	2110      	movs	r1, #16
 80012a2:	4809      	ldr	r0, [pc, #36]	; (80012c8 <stop+0x4c>)
 80012a4:	f001 f8b1 	bl	800240a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PA8_MTR_INA_GPIO_Port, PA8_MTR_INA_Pin, 1);
 80012a8:	2201      	movs	r2, #1
 80012aa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80012ae:	4807      	ldr	r0, [pc, #28]	; (80012cc <stop+0x50>)
 80012b0:	f001 f8ab 	bl	800240a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PB10_MTR_INB_GPIO_Port, PB10_MTR_INB_Pin, 1);
 80012b4:	2201      	movs	r2, #1
 80012b6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80012ba:	4803      	ldr	r0, [pc, #12]	; (80012c8 <stop+0x4c>)
 80012bc:	f001 f8a5 	bl	800240a <HAL_GPIO_WritePin>
}
 80012c0:	bf00      	nop
 80012c2:	bd80      	pop	{r7, pc}
 80012c4:	20000318 	.word	0x20000318
 80012c8:	40010c00 	.word	0x40010c00
 80012cc:	40010800 	.word	0x40010800

080012d0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012d0:	b480      	push	{r7}
 80012d2:	b085      	sub	sp, #20
 80012d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80012d6:	4b15      	ldr	r3, [pc, #84]	; (800132c <HAL_MspInit+0x5c>)
 80012d8:	699b      	ldr	r3, [r3, #24]
 80012da:	4a14      	ldr	r2, [pc, #80]	; (800132c <HAL_MspInit+0x5c>)
 80012dc:	f043 0301 	orr.w	r3, r3, #1
 80012e0:	6193      	str	r3, [r2, #24]
 80012e2:	4b12      	ldr	r3, [pc, #72]	; (800132c <HAL_MspInit+0x5c>)
 80012e4:	699b      	ldr	r3, [r3, #24]
 80012e6:	f003 0301 	and.w	r3, r3, #1
 80012ea:	60bb      	str	r3, [r7, #8]
 80012ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012ee:	4b0f      	ldr	r3, [pc, #60]	; (800132c <HAL_MspInit+0x5c>)
 80012f0:	69db      	ldr	r3, [r3, #28]
 80012f2:	4a0e      	ldr	r2, [pc, #56]	; (800132c <HAL_MspInit+0x5c>)
 80012f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012f8:	61d3      	str	r3, [r2, #28]
 80012fa:	4b0c      	ldr	r3, [pc, #48]	; (800132c <HAL_MspInit+0x5c>)
 80012fc:	69db      	ldr	r3, [r3, #28]
 80012fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001302:	607b      	str	r3, [r7, #4]
 8001304:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001306:	4b0a      	ldr	r3, [pc, #40]	; (8001330 <HAL_MspInit+0x60>)
 8001308:	685b      	ldr	r3, [r3, #4]
 800130a:	60fb      	str	r3, [r7, #12]
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001312:	60fb      	str	r3, [r7, #12]
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800131a:	60fb      	str	r3, [r7, #12]
 800131c:	4a04      	ldr	r2, [pc, #16]	; (8001330 <HAL_MspInit+0x60>)
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001322:	bf00      	nop
 8001324:	3714      	adds	r7, #20
 8001326:	46bd      	mov	sp, r7
 8001328:	bc80      	pop	{r7}
 800132a:	4770      	bx	lr
 800132c:	40021000 	.word	0x40021000
 8001330:	40010000 	.word	0x40010000

08001334 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b08c      	sub	sp, #48	; 0x30
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800133c:	f107 0320 	add.w	r3, r7, #32
 8001340:	2200      	movs	r2, #0
 8001342:	601a      	str	r2, [r3, #0]
 8001344:	605a      	str	r2, [r3, #4]
 8001346:	609a      	str	r2, [r3, #8]
 8001348:	60da      	str	r2, [r3, #12]
  if(htim_base->Instance==TIM2)
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001352:	d114      	bne.n	800137e <HAL_TIM_Base_MspInit+0x4a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001354:	4b3d      	ldr	r3, [pc, #244]	; (800144c <HAL_TIM_Base_MspInit+0x118>)
 8001356:	69db      	ldr	r3, [r3, #28]
 8001358:	4a3c      	ldr	r2, [pc, #240]	; (800144c <HAL_TIM_Base_MspInit+0x118>)
 800135a:	f043 0301 	orr.w	r3, r3, #1
 800135e:	61d3      	str	r3, [r2, #28]
 8001360:	4b3a      	ldr	r3, [pc, #232]	; (800144c <HAL_TIM_Base_MspInit+0x118>)
 8001362:	69db      	ldr	r3, [r3, #28]
 8001364:	f003 0301 	and.w	r3, r3, #1
 8001368:	61fb      	str	r3, [r7, #28]
 800136a:	69fb      	ldr	r3, [r7, #28]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 9, 0);
 800136c:	2200      	movs	r2, #0
 800136e:	2109      	movs	r1, #9
 8001370:	201c      	movs	r0, #28
 8001372:	f000 fdc6 	bl	8001f02 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001376:	201c      	movs	r0, #28
 8001378:	f000 fddf 	bl	8001f3a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800137c:	e062      	b.n	8001444 <HAL_TIM_Base_MspInit+0x110>
  else if(htim_base->Instance==TIM3)
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	4a33      	ldr	r2, [pc, #204]	; (8001450 <HAL_TIM_Base_MspInit+0x11c>)
 8001384:	4293      	cmp	r3, r2
 8001386:	d144      	bne.n	8001412 <HAL_TIM_Base_MspInit+0xde>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001388:	4b30      	ldr	r3, [pc, #192]	; (800144c <HAL_TIM_Base_MspInit+0x118>)
 800138a:	69db      	ldr	r3, [r3, #28]
 800138c:	4a2f      	ldr	r2, [pc, #188]	; (800144c <HAL_TIM_Base_MspInit+0x118>)
 800138e:	f043 0302 	orr.w	r3, r3, #2
 8001392:	61d3      	str	r3, [r2, #28]
 8001394:	4b2d      	ldr	r3, [pc, #180]	; (800144c <HAL_TIM_Base_MspInit+0x118>)
 8001396:	69db      	ldr	r3, [r3, #28]
 8001398:	f003 0302 	and.w	r3, r3, #2
 800139c:	61bb      	str	r3, [r7, #24]
 800139e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013a0:	4b2a      	ldr	r3, [pc, #168]	; (800144c <HAL_TIM_Base_MspInit+0x118>)
 80013a2:	699b      	ldr	r3, [r3, #24]
 80013a4:	4a29      	ldr	r2, [pc, #164]	; (800144c <HAL_TIM_Base_MspInit+0x118>)
 80013a6:	f043 0304 	orr.w	r3, r3, #4
 80013aa:	6193      	str	r3, [r2, #24]
 80013ac:	4b27      	ldr	r3, [pc, #156]	; (800144c <HAL_TIM_Base_MspInit+0x118>)
 80013ae:	699b      	ldr	r3, [r3, #24]
 80013b0:	f003 0304 	and.w	r3, r3, #4
 80013b4:	617b      	str	r3, [r7, #20]
 80013b6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013b8:	4b24      	ldr	r3, [pc, #144]	; (800144c <HAL_TIM_Base_MspInit+0x118>)
 80013ba:	699b      	ldr	r3, [r3, #24]
 80013bc:	4a23      	ldr	r2, [pc, #140]	; (800144c <HAL_TIM_Base_MspInit+0x118>)
 80013be:	f043 0308 	orr.w	r3, r3, #8
 80013c2:	6193      	str	r3, [r2, #24]
 80013c4:	4b21      	ldr	r3, [pc, #132]	; (800144c <HAL_TIM_Base_MspInit+0x118>)
 80013c6:	699b      	ldr	r3, [r3, #24]
 80013c8:	f003 0308 	and.w	r3, r3, #8
 80013cc:	613b      	str	r3, [r7, #16]
 80013ce:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = PA6_TIM3_ECHO_L_Pin|PA7_TIM3_ECHO_C_Pin;
 80013d0:	23c0      	movs	r3, #192	; 0xc0
 80013d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013d4:	2300      	movs	r3, #0
 80013d6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d8:	2300      	movs	r3, #0
 80013da:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013dc:	f107 0320 	add.w	r3, r7, #32
 80013e0:	4619      	mov	r1, r3
 80013e2:	481c      	ldr	r0, [pc, #112]	; (8001454 <HAL_TIM_Base_MspInit+0x120>)
 80013e4:	f000 fe76 	bl	80020d4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = PB0_TIM3_ECHO_R_Pin;
 80013e8:	2301      	movs	r3, #1
 80013ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013ec:	2300      	movs	r3, #0
 80013ee:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f0:	2300      	movs	r3, #0
 80013f2:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(PB0_TIM3_ECHO_R_GPIO_Port, &GPIO_InitStruct);
 80013f4:	f107 0320 	add.w	r3, r7, #32
 80013f8:	4619      	mov	r1, r3
 80013fa:	4817      	ldr	r0, [pc, #92]	; (8001458 <HAL_TIM_Base_MspInit+0x124>)
 80013fc:	f000 fe6a 	bl	80020d4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 8, 0);
 8001400:	2200      	movs	r2, #0
 8001402:	2108      	movs	r1, #8
 8001404:	201d      	movs	r0, #29
 8001406:	f000 fd7c 	bl	8001f02 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800140a:	201d      	movs	r0, #29
 800140c:	f000 fd95 	bl	8001f3a <HAL_NVIC_EnableIRQ>
}
 8001410:	e018      	b.n	8001444 <HAL_TIM_Base_MspInit+0x110>
  else if(htim_base->Instance==TIM4)
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	4a11      	ldr	r2, [pc, #68]	; (800145c <HAL_TIM_Base_MspInit+0x128>)
 8001418:	4293      	cmp	r3, r2
 800141a:	d113      	bne.n	8001444 <HAL_TIM_Base_MspInit+0x110>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800141c:	4b0b      	ldr	r3, [pc, #44]	; (800144c <HAL_TIM_Base_MspInit+0x118>)
 800141e:	69db      	ldr	r3, [r3, #28]
 8001420:	4a0a      	ldr	r2, [pc, #40]	; (800144c <HAL_TIM_Base_MspInit+0x118>)
 8001422:	f043 0304 	orr.w	r3, r3, #4
 8001426:	61d3      	str	r3, [r2, #28]
 8001428:	4b08      	ldr	r3, [pc, #32]	; (800144c <HAL_TIM_Base_MspInit+0x118>)
 800142a:	69db      	ldr	r3, [r3, #28]
 800142c:	f003 0304 	and.w	r3, r3, #4
 8001430:	60fb      	str	r3, [r7, #12]
 8001432:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 7, 0);
 8001434:	2200      	movs	r2, #0
 8001436:	2107      	movs	r1, #7
 8001438:	201e      	movs	r0, #30
 800143a:	f000 fd62 	bl	8001f02 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800143e:	201e      	movs	r0, #30
 8001440:	f000 fd7b 	bl	8001f3a <HAL_NVIC_EnableIRQ>
}
 8001444:	bf00      	nop
 8001446:	3730      	adds	r7, #48	; 0x30
 8001448:	46bd      	mov	sp, r7
 800144a:	bd80      	pop	{r7, pc}
 800144c:	40021000 	.word	0x40021000
 8001450:	40000400 	.word	0x40000400
 8001454:	40010800 	.word	0x40010800
 8001458:	40010c00 	.word	0x40010c00
 800145c:	40000800 	.word	0x40000800

08001460 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b088      	sub	sp, #32
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001468:	f107 0310 	add.w	r3, r7, #16
 800146c:	2200      	movs	r2, #0
 800146e:	601a      	str	r2, [r3, #0]
 8001470:	605a      	str	r2, [r3, #4]
 8001472:	609a      	str	r2, [r3, #8]
 8001474:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800147e:	d117      	bne.n	80014b0 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001480:	4b0d      	ldr	r3, [pc, #52]	; (80014b8 <HAL_TIM_MspPostInit+0x58>)
 8001482:	699b      	ldr	r3, [r3, #24]
 8001484:	4a0c      	ldr	r2, [pc, #48]	; (80014b8 <HAL_TIM_MspPostInit+0x58>)
 8001486:	f043 0304 	orr.w	r3, r3, #4
 800148a:	6193      	str	r3, [r2, #24]
 800148c:	4b0a      	ldr	r3, [pc, #40]	; (80014b8 <HAL_TIM_MspPostInit+0x58>)
 800148e:	699b      	ldr	r3, [r3, #24]
 8001490:	f003 0304 	and.w	r3, r3, #4
 8001494:	60fb      	str	r3, [r7, #12]
 8001496:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = PA0_TIM2_PWM_L_Pin|PA1_TIM2_PWM_R_Pin;
 8001498:	2303      	movs	r3, #3
 800149a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800149c:	2302      	movs	r3, #2
 800149e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014a0:	2302      	movs	r3, #2
 80014a2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014a4:	f107 0310 	add.w	r3, r7, #16
 80014a8:	4619      	mov	r1, r3
 80014aa:	4804      	ldr	r0, [pc, #16]	; (80014bc <HAL_TIM_MspPostInit+0x5c>)
 80014ac:	f000 fe12 	bl	80020d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80014b0:	bf00      	nop
 80014b2:	3720      	adds	r7, #32
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bd80      	pop	{r7, pc}
 80014b8:	40021000 	.word	0x40021000
 80014bc:	40010800 	.word	0x40010800

080014c0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b08a      	sub	sp, #40	; 0x28
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014c8:	f107 0318 	add.w	r3, r7, #24
 80014cc:	2200      	movs	r2, #0
 80014ce:	601a      	str	r2, [r3, #0]
 80014d0:	605a      	str	r2, [r3, #4]
 80014d2:	609a      	str	r2, [r3, #8]
 80014d4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	4a3b      	ldr	r2, [pc, #236]	; (80015c8 <HAL_UART_MspInit+0x108>)
 80014dc:	4293      	cmp	r3, r2
 80014de:	d13a      	bne.n	8001556 <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80014e0:	4b3a      	ldr	r3, [pc, #232]	; (80015cc <HAL_UART_MspInit+0x10c>)
 80014e2:	699b      	ldr	r3, [r3, #24]
 80014e4:	4a39      	ldr	r2, [pc, #228]	; (80015cc <HAL_UART_MspInit+0x10c>)
 80014e6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80014ea:	6193      	str	r3, [r2, #24]
 80014ec:	4b37      	ldr	r3, [pc, #220]	; (80015cc <HAL_UART_MspInit+0x10c>)
 80014ee:	699b      	ldr	r3, [r3, #24]
 80014f0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80014f4:	617b      	str	r3, [r7, #20]
 80014f6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014f8:	4b34      	ldr	r3, [pc, #208]	; (80015cc <HAL_UART_MspInit+0x10c>)
 80014fa:	699b      	ldr	r3, [r3, #24]
 80014fc:	4a33      	ldr	r2, [pc, #204]	; (80015cc <HAL_UART_MspInit+0x10c>)
 80014fe:	f043 0304 	orr.w	r3, r3, #4
 8001502:	6193      	str	r3, [r2, #24]
 8001504:	4b31      	ldr	r3, [pc, #196]	; (80015cc <HAL_UART_MspInit+0x10c>)
 8001506:	699b      	ldr	r3, [r3, #24]
 8001508:	f003 0304 	and.w	r3, r3, #4
 800150c:	613b      	str	r3, [r7, #16]
 800150e:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = PA9_BT_RX_Pin;
 8001510:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001514:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001516:	2302      	movs	r3, #2
 8001518:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800151a:	2303      	movs	r3, #3
 800151c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(PA9_BT_RX_GPIO_Port, &GPIO_InitStruct);
 800151e:	f107 0318 	add.w	r3, r7, #24
 8001522:	4619      	mov	r1, r3
 8001524:	482a      	ldr	r0, [pc, #168]	; (80015d0 <HAL_UART_MspInit+0x110>)
 8001526:	f000 fdd5 	bl	80020d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PA10_BT_TX_Pin;
 800152a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800152e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001530:	2300      	movs	r3, #0
 8001532:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001534:	2300      	movs	r3, #0
 8001536:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(PA10_BT_TX_GPIO_Port, &GPIO_InitStruct);
 8001538:	f107 0318 	add.w	r3, r7, #24
 800153c:	4619      	mov	r1, r3
 800153e:	4824      	ldr	r0, [pc, #144]	; (80015d0 <HAL_UART_MspInit+0x110>)
 8001540:	f000 fdc8 	bl	80020d4 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 10, 0);
 8001544:	2200      	movs	r2, #0
 8001546:	210a      	movs	r1, #10
 8001548:	2025      	movs	r0, #37	; 0x25
 800154a:	f000 fcda 	bl	8001f02 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800154e:	2025      	movs	r0, #37	; 0x25
 8001550:	f000 fcf3 	bl	8001f3a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001554:	e034      	b.n	80015c0 <HAL_UART_MspInit+0x100>
  else if(huart->Instance==USART2)
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	4a1e      	ldr	r2, [pc, #120]	; (80015d4 <HAL_UART_MspInit+0x114>)
 800155c:	4293      	cmp	r3, r2
 800155e:	d12f      	bne.n	80015c0 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001560:	4b1a      	ldr	r3, [pc, #104]	; (80015cc <HAL_UART_MspInit+0x10c>)
 8001562:	69db      	ldr	r3, [r3, #28]
 8001564:	4a19      	ldr	r2, [pc, #100]	; (80015cc <HAL_UART_MspInit+0x10c>)
 8001566:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800156a:	61d3      	str	r3, [r2, #28]
 800156c:	4b17      	ldr	r3, [pc, #92]	; (80015cc <HAL_UART_MspInit+0x10c>)
 800156e:	69db      	ldr	r3, [r3, #28]
 8001570:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001574:	60fb      	str	r3, [r7, #12]
 8001576:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001578:	4b14      	ldr	r3, [pc, #80]	; (80015cc <HAL_UART_MspInit+0x10c>)
 800157a:	699b      	ldr	r3, [r3, #24]
 800157c:	4a13      	ldr	r2, [pc, #76]	; (80015cc <HAL_UART_MspInit+0x10c>)
 800157e:	f043 0304 	orr.w	r3, r3, #4
 8001582:	6193      	str	r3, [r2, #24]
 8001584:	4b11      	ldr	r3, [pc, #68]	; (80015cc <HAL_UART_MspInit+0x10c>)
 8001586:	699b      	ldr	r3, [r3, #24]
 8001588:	f003 0304 	and.w	r3, r3, #4
 800158c:	60bb      	str	r3, [r7, #8]
 800158e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001590:	2304      	movs	r3, #4
 8001592:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001594:	2302      	movs	r3, #2
 8001596:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001598:	2303      	movs	r3, #3
 800159a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800159c:	f107 0318 	add.w	r3, r7, #24
 80015a0:	4619      	mov	r1, r3
 80015a2:	480b      	ldr	r0, [pc, #44]	; (80015d0 <HAL_UART_MspInit+0x110>)
 80015a4:	f000 fd96 	bl	80020d4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80015a8:	2308      	movs	r3, #8
 80015aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015ac:	2300      	movs	r3, #0
 80015ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b0:	2300      	movs	r3, #0
 80015b2:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015b4:	f107 0318 	add.w	r3, r7, #24
 80015b8:	4619      	mov	r1, r3
 80015ba:	4805      	ldr	r0, [pc, #20]	; (80015d0 <HAL_UART_MspInit+0x110>)
 80015bc:	f000 fd8a 	bl	80020d4 <HAL_GPIO_Init>
}
 80015c0:	bf00      	nop
 80015c2:	3728      	adds	r7, #40	; 0x28
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bd80      	pop	{r7, pc}
 80015c8:	40013800 	.word	0x40013800
 80015cc:	40021000 	.word	0x40021000
 80015d0:	40010800 	.word	0x40010800
 80015d4:	40004400 	.word	0x40004400

080015d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015d8:	b480      	push	{r7}
 80015da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80015dc:	e7fe      	b.n	80015dc <NMI_Handler+0x4>

080015de <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015de:	b480      	push	{r7}
 80015e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015e2:	e7fe      	b.n	80015e2 <HardFault_Handler+0x4>

080015e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015e4:	b480      	push	{r7}
 80015e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015e8:	e7fe      	b.n	80015e8 <MemManage_Handler+0x4>

080015ea <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015ea:	b480      	push	{r7}
 80015ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015ee:	e7fe      	b.n	80015ee <BusFault_Handler+0x4>

080015f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015f0:	b480      	push	{r7}
 80015f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015f4:	e7fe      	b.n	80015f4 <UsageFault_Handler+0x4>

080015f6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015f6:	b480      	push	{r7}
 80015f8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015fa:	bf00      	nop
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bc80      	pop	{r7}
 8001600:	4770      	bx	lr

08001602 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001602:	b480      	push	{r7}
 8001604:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001606:	bf00      	nop
 8001608:	46bd      	mov	sp, r7
 800160a:	bc80      	pop	{r7}
 800160c:	4770      	bx	lr

0800160e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800160e:	b480      	push	{r7}
 8001610:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001612:	bf00      	nop
 8001614:	46bd      	mov	sp, r7
 8001616:	bc80      	pop	{r7}
 8001618:	4770      	bx	lr

0800161a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800161a:	b580      	push	{r7, lr}
 800161c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800161e:	f000 fb7d 	bl	8001d1c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001622:	bf00      	nop
 8001624:	bd80      	pop	{r7, pc}
	...

08001628 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800162c:	4802      	ldr	r0, [pc, #8]	; (8001638 <TIM2_IRQHandler+0x10>)
 800162e:	f001 fe15 	bl	800325c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001632:	bf00      	nop
 8001634:	bd80      	pop	{r7, pc}
 8001636:	bf00      	nop
 8001638:	200001b0 	.word	0x200001b0

0800163c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001640:	4802      	ldr	r0, [pc, #8]	; (800164c <TIM3_IRQHandler+0x10>)
 8001642:	f001 fe0b 	bl	800325c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001646:	bf00      	nop
 8001648:	bd80      	pop	{r7, pc}
 800164a:	bf00      	nop
 800164c:	200001f8 	.word	0x200001f8

08001650 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001654:	4802      	ldr	r0, [pc, #8]	; (8001660 <TIM4_IRQHandler+0x10>)
 8001656:	f001 fe01 	bl	800325c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800165a:	bf00      	nop
 800165c:	bd80      	pop	{r7, pc}
 800165e:	bf00      	nop
 8001660:	20000240 	.word	0x20000240

08001664 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001668:	4802      	ldr	r0, [pc, #8]	; (8001674 <USART1_IRQHandler+0x10>)
 800166a:	f002 fe9f 	bl	80043ac <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800166e:	bf00      	nop
 8001670:	bd80      	pop	{r7, pc}
 8001672:	bf00      	nop
 8001674:	20000288 	.word	0x20000288

08001678 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b086      	sub	sp, #24
 800167c:	af00      	add	r7, sp, #0
 800167e:	60f8      	str	r0, [r7, #12]
 8001680:	60b9      	str	r1, [r7, #8]
 8001682:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001684:	2300      	movs	r3, #0
 8001686:	617b      	str	r3, [r7, #20]
 8001688:	e00a      	b.n	80016a0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800168a:	f3af 8000 	nop.w
 800168e:	4601      	mov	r1, r0
 8001690:	68bb      	ldr	r3, [r7, #8]
 8001692:	1c5a      	adds	r2, r3, #1
 8001694:	60ba      	str	r2, [r7, #8]
 8001696:	b2ca      	uxtb	r2, r1
 8001698:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800169a:	697b      	ldr	r3, [r7, #20]
 800169c:	3301      	adds	r3, #1
 800169e:	617b      	str	r3, [r7, #20]
 80016a0:	697a      	ldr	r2, [r7, #20]
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	429a      	cmp	r2, r3
 80016a6:	dbf0      	blt.n	800168a <_read+0x12>
  }

  return len;
 80016a8:	687b      	ldr	r3, [r7, #4]
}
 80016aa:	4618      	mov	r0, r3
 80016ac:	3718      	adds	r7, #24
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd80      	pop	{r7, pc}

080016b2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80016b2:	b580      	push	{r7, lr}
 80016b4:	b086      	sub	sp, #24
 80016b6:	af00      	add	r7, sp, #0
 80016b8:	60f8      	str	r0, [r7, #12]
 80016ba:	60b9      	str	r1, [r7, #8]
 80016bc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016be:	2300      	movs	r3, #0
 80016c0:	617b      	str	r3, [r7, #20]
 80016c2:	e009      	b.n	80016d8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80016c4:	68bb      	ldr	r3, [r7, #8]
 80016c6:	1c5a      	adds	r2, r3, #1
 80016c8:	60ba      	str	r2, [r7, #8]
 80016ca:	781b      	ldrb	r3, [r3, #0]
 80016cc:	4618      	mov	r0, r3
 80016ce:	f7ff f9d7 	bl	8000a80 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016d2:	697b      	ldr	r3, [r7, #20]
 80016d4:	3301      	adds	r3, #1
 80016d6:	617b      	str	r3, [r7, #20]
 80016d8:	697a      	ldr	r2, [r7, #20]
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	429a      	cmp	r2, r3
 80016de:	dbf1      	blt.n	80016c4 <_write+0x12>
  }
  return len;
 80016e0:	687b      	ldr	r3, [r7, #4]
}
 80016e2:	4618      	mov	r0, r3
 80016e4:	3718      	adds	r7, #24
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}

080016ea <_close>:

int _close(int file)
{
 80016ea:	b480      	push	{r7}
 80016ec:	b083      	sub	sp, #12
 80016ee:	af00      	add	r7, sp, #0
 80016f0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80016f2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80016f6:	4618      	mov	r0, r3
 80016f8:	370c      	adds	r7, #12
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bc80      	pop	{r7}
 80016fe:	4770      	bx	lr

08001700 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001700:	b480      	push	{r7}
 8001702:	b083      	sub	sp, #12
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
 8001708:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800170a:	683b      	ldr	r3, [r7, #0]
 800170c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001710:	605a      	str	r2, [r3, #4]
  return 0;
 8001712:	2300      	movs	r3, #0
}
 8001714:	4618      	mov	r0, r3
 8001716:	370c      	adds	r7, #12
 8001718:	46bd      	mov	sp, r7
 800171a:	bc80      	pop	{r7}
 800171c:	4770      	bx	lr

0800171e <_isatty>:

int _isatty(int file)
{
 800171e:	b480      	push	{r7}
 8001720:	b083      	sub	sp, #12
 8001722:	af00      	add	r7, sp, #0
 8001724:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001726:	2301      	movs	r3, #1
}
 8001728:	4618      	mov	r0, r3
 800172a:	370c      	adds	r7, #12
 800172c:	46bd      	mov	sp, r7
 800172e:	bc80      	pop	{r7}
 8001730:	4770      	bx	lr

08001732 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001732:	b480      	push	{r7}
 8001734:	b085      	sub	sp, #20
 8001736:	af00      	add	r7, sp, #0
 8001738:	60f8      	str	r0, [r7, #12]
 800173a:	60b9      	str	r1, [r7, #8]
 800173c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800173e:	2300      	movs	r3, #0
}
 8001740:	4618      	mov	r0, r3
 8001742:	3714      	adds	r7, #20
 8001744:	46bd      	mov	sp, r7
 8001746:	bc80      	pop	{r7}
 8001748:	4770      	bx	lr
	...

0800174c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b086      	sub	sp, #24
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001754:	4a14      	ldr	r2, [pc, #80]	; (80017a8 <_sbrk+0x5c>)
 8001756:	4b15      	ldr	r3, [pc, #84]	; (80017ac <_sbrk+0x60>)
 8001758:	1ad3      	subs	r3, r2, r3
 800175a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800175c:	697b      	ldr	r3, [r7, #20]
 800175e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001760:	4b13      	ldr	r3, [pc, #76]	; (80017b0 <_sbrk+0x64>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	2b00      	cmp	r3, #0
 8001766:	d102      	bne.n	800176e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001768:	4b11      	ldr	r3, [pc, #68]	; (80017b0 <_sbrk+0x64>)
 800176a:	4a12      	ldr	r2, [pc, #72]	; (80017b4 <_sbrk+0x68>)
 800176c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800176e:	4b10      	ldr	r3, [pc, #64]	; (80017b0 <_sbrk+0x64>)
 8001770:	681a      	ldr	r2, [r3, #0]
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	4413      	add	r3, r2
 8001776:	693a      	ldr	r2, [r7, #16]
 8001778:	429a      	cmp	r2, r3
 800177a:	d207      	bcs.n	800178c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800177c:	f003 fd1c 	bl	80051b8 <__errno>
 8001780:	4603      	mov	r3, r0
 8001782:	220c      	movs	r2, #12
 8001784:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001786:	f04f 33ff 	mov.w	r3, #4294967295
 800178a:	e009      	b.n	80017a0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800178c:	4b08      	ldr	r3, [pc, #32]	; (80017b0 <_sbrk+0x64>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001792:	4b07      	ldr	r3, [pc, #28]	; (80017b0 <_sbrk+0x64>)
 8001794:	681a      	ldr	r2, [r3, #0]
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	4413      	add	r3, r2
 800179a:	4a05      	ldr	r2, [pc, #20]	; (80017b0 <_sbrk+0x64>)
 800179c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800179e:	68fb      	ldr	r3, [r7, #12]
}
 80017a0:	4618      	mov	r0, r3
 80017a2:	3718      	adds	r7, #24
 80017a4:	46bd      	mov	sp, r7
 80017a6:	bd80      	pop	{r7, pc}
 80017a8:	20005000 	.word	0x20005000
 80017ac:	00000400 	.word	0x00000400
 80017b0:	2000031c 	.word	0x2000031c
 80017b4:	200004a0 	.word	0x200004a0

080017b8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80017b8:	b480      	push	{r7}
 80017ba:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80017bc:	bf00      	nop
 80017be:	46bd      	mov	sp, r7
 80017c0:	bc80      	pop	{r7}
 80017c2:	4770      	bx	lr

080017c4 <ultrasonic_init>:
bool R_Is_First_Captured = 0;
uint8_t L_Dist = 0;
uint8_t C_Dist = 0;
uint8_t R_Dist = 0;

void ultrasonic_init(TIM_HandleTypeDef *htim) {
 80017c4:	b480      	push	{r7}
 80017c6:	b083      	sub	sp, #12
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
	m_htim = htim;
 80017cc:	4a03      	ldr	r2, [pc, #12]	; (80017dc <ultrasonic_init+0x18>)
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	6013      	str	r3, [r2, #0]
}
 80017d2:	bf00      	nop
 80017d4:	370c      	adds	r7, #12
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bc80      	pop	{r7}
 80017da:	4770      	bx	lr
 80017dc:	20000320 	.word	0x20000320

080017e0 <delay_us>:

void delay_us(uint16_t time) {  // delay for microseconds
 80017e0:	b480      	push	{r7}
 80017e2:	b083      	sub	sp, #12
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	4603      	mov	r3, r0
 80017e8:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(m_htim, 0);
 80017ea:	4b09      	ldr	r3, [pc, #36]	; (8001810 <delay_us+0x30>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	2200      	movs	r2, #0
 80017f2:	625a      	str	r2, [r3, #36]	; 0x24
	while ((__HAL_TIM_GET_COUNTER(m_htim)) < time)
 80017f4:	bf00      	nop
 80017f6:	4b06      	ldr	r3, [pc, #24]	; (8001810 <delay_us+0x30>)
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80017fe:	88fb      	ldrh	r3, [r7, #6]
 8001800:	429a      	cmp	r2, r3
 8001802:	d3f8      	bcc.n	80017f6 <delay_us+0x16>
		;
}
 8001804:	bf00      	nop
 8001806:	bf00      	nop
 8001808:	370c      	adds	r7, #12
 800180a:	46bd      	mov	sp, r7
 800180c:	bc80      	pop	{r7}
 800180e:	4770      	bx	lr
 8001810:	20000320 	.word	0x20000320

08001814 <HCSR04_Read>:

void HCSR04_Read(void) {
 8001814:	b580      	push	{r7, lr}
 8001816:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(PC9_TRIG_GPIO_Port, PC9_TRIG_Pin, 1); // pull the TRIG pin HIGH
 8001818:	2201      	movs	r2, #1
 800181a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800181e:	4811      	ldr	r0, [pc, #68]	; (8001864 <HCSR04_Read+0x50>)
 8001820:	f000 fdf3 	bl	800240a <HAL_GPIO_WritePin>
	delay_us(10);  // wait for 10 us
 8001824:	200a      	movs	r0, #10
 8001826:	f7ff ffdb 	bl	80017e0 <delay_us>
	HAL_GPIO_WritePin(PC9_TRIG_GPIO_Port, PC9_TRIG_Pin, 0); // pull the TRIG pin low
 800182a:	2200      	movs	r2, #0
 800182c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001830:	480c      	ldr	r0, [pc, #48]	; (8001864 <HCSR04_Read+0x50>)
 8001832:	f000 fdea 	bl	800240a <HAL_GPIO_WritePin>

	__HAL_TIM_ENABLE_IT(m_htim, TIM_IT_CC1);
 8001836:	4b0c      	ldr	r3, [pc, #48]	; (8001868 <HCSR04_Read+0x54>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	68da      	ldr	r2, [r3, #12]
 800183e:	4b0a      	ldr	r3, [pc, #40]	; (8001868 <HCSR04_Read+0x54>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	f042 0202 	orr.w	r2, r2, #2
 8001848:	60da      	str	r2, [r3, #12]
	__HAL_TIM_ENABLE_IT(m_htim, TIM_IT_CC2);
 800184a:	4b07      	ldr	r3, [pc, #28]	; (8001868 <HCSR04_Read+0x54>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	68da      	ldr	r2, [r3, #12]
 8001852:	4b05      	ldr	r3, [pc, #20]	; (8001868 <HCSR04_Read+0x54>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	f042 0204 	orr.w	r2, r2, #4
 800185c:	60da      	str	r2, [r3, #12]
//	__HAL_TIM_ENABLE_IT(m_htim, TIM_IT_CC3);
}
 800185e:	bf00      	nop
 8001860:	bd80      	pop	{r7, pc}
 8001862:	bf00      	nop
 8001864:	40011000 	.word	0x40011000
 8001868:	20000320 	.word	0x20000320
 800186c:	00000000 	.word	0x00000000

08001870 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8001870:	b580      	push	{r7, lr}
 8001872:	b082      	sub	sp, #8
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
	if (htim->Instance == m_htim->Instance
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681a      	ldr	r2, [r3, #0]
 800187c:	4b94      	ldr	r3, [pc, #592]	; (8001ad0 <HAL_TIM_IC_CaptureCallback+0x260>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	429a      	cmp	r2, r3
 8001884:	f040 808b 	bne.w	800199e <HAL_TIM_IC_CaptureCallback+0x12e>
			&& htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) { // if the interrupt source is channel 1
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	7f1b      	ldrb	r3, [r3, #28]
 800188c:	2b01      	cmp	r3, #1
 800188e:	f040 8086 	bne.w	800199e <HAL_TIM_IC_CaptureCallback+0x12e>
		if (L_Is_First_Captured == false) { // if the first value is not captured
 8001892:	4b90      	ldr	r3, [pc, #576]	; (8001ad4 <HAL_TIM_IC_CaptureCallback+0x264>)
 8001894:	781b      	ldrb	r3, [r3, #0]
 8001896:	f083 0301 	eor.w	r3, r3, #1
 800189a:	b2db      	uxtb	r3, r3
 800189c:	2b00      	cmp	r3, #0
 800189e:	d01a      	beq.n	80018d6 <HAL_TIM_IC_CaptureCallback+0x66>
			L_IC_Val[0] = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // read the first value
 80018a0:	2100      	movs	r1, #0
 80018a2:	6878      	ldr	r0, [r7, #4]
 80018a4:	f002 f808 	bl	80038b8 <HAL_TIM_ReadCapturedValue>
 80018a8:	4603      	mov	r3, r0
 80018aa:	4a8b      	ldr	r2, [pc, #556]	; (8001ad8 <HAL_TIM_IC_CaptureCallback+0x268>)
 80018ac:	6013      	str	r3, [r2, #0]
			L_Is_First_Captured = true;  // set the first captured as true
 80018ae:	4b89      	ldr	r3, [pc, #548]	; (8001ad4 <HAL_TIM_IC_CaptureCallback+0x264>)
 80018b0:	2201      	movs	r2, #1
 80018b2:	701a      	strb	r2, [r3, #0]
			// Now change the polarity to falling edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1,
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	6a1a      	ldr	r2, [r3, #32]
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	f022 020a 	bic.w	r2, r2, #10
 80018c2:	621a      	str	r2, [r3, #32]
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	6a1a      	ldr	r2, [r3, #32]
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	f042 0202 	orr.w	r2, r2, #2
 80018d2:	621a      	str	r2, [r3, #32]
		if (L_Is_First_Captured == false) { // if the first value is not captured
 80018d4:	e1a0      	b.n	8001c18 <HAL_TIM_IC_CaptureCallback+0x3a8>
					TIM_INPUTCHANNELPOLARITY_FALLING);
		} else if (L_Is_First_Captured == true) { // if the first is already captured
 80018d6:	4b7f      	ldr	r3, [pc, #508]	; (8001ad4 <HAL_TIM_IC_CaptureCallback+0x264>)
 80018d8:	781b      	ldrb	r3, [r3, #0]
 80018da:	2b00      	cmp	r3, #0
 80018dc:	f000 819c 	beq.w	8001c18 <HAL_TIM_IC_CaptureCallback+0x3a8>
			L_IC_Val[1] = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // read second value
 80018e0:	2100      	movs	r1, #0
 80018e2:	6878      	ldr	r0, [r7, #4]
 80018e4:	f001 ffe8 	bl	80038b8 <HAL_TIM_ReadCapturedValue>
 80018e8:	4603      	mov	r3, r0
 80018ea:	4a7b      	ldr	r2, [pc, #492]	; (8001ad8 <HAL_TIM_IC_CaptureCallback+0x268>)
 80018ec:	6053      	str	r3, [r2, #4]

			if (L_IC_Val[1] > L_IC_Val[0]) {
 80018ee:	4b7a      	ldr	r3, [pc, #488]	; (8001ad8 <HAL_TIM_IC_CaptureCallback+0x268>)
 80018f0:	685a      	ldr	r2, [r3, #4]
 80018f2:	4b79      	ldr	r3, [pc, #484]	; (8001ad8 <HAL_TIM_IC_CaptureCallback+0x268>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	429a      	cmp	r2, r3
 80018f8:	d907      	bls.n	800190a <HAL_TIM_IC_CaptureCallback+0x9a>
				L_Diff = L_IC_Val[1] - L_IC_Val[0];
 80018fa:	4b77      	ldr	r3, [pc, #476]	; (8001ad8 <HAL_TIM_IC_CaptureCallback+0x268>)
 80018fc:	685a      	ldr	r2, [r3, #4]
 80018fe:	4b76      	ldr	r3, [pc, #472]	; (8001ad8 <HAL_TIM_IC_CaptureCallback+0x268>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	1ad3      	subs	r3, r2, r3
 8001904:	4a75      	ldr	r2, [pc, #468]	; (8001adc <HAL_TIM_IC_CaptureCallback+0x26c>)
 8001906:	6013      	str	r3, [r2, #0]
 8001908:	e00f      	b.n	800192a <HAL_TIM_IC_CaptureCallback+0xba>
			} else if (L_IC_Val[0] > L_IC_Val[1]) { // if IC_Val[0] is overflowed value
 800190a:	4b73      	ldr	r3, [pc, #460]	; (8001ad8 <HAL_TIM_IC_CaptureCallback+0x268>)
 800190c:	681a      	ldr	r2, [r3, #0]
 800190e:	4b72      	ldr	r3, [pc, #456]	; (8001ad8 <HAL_TIM_IC_CaptureCallback+0x268>)
 8001910:	685b      	ldr	r3, [r3, #4]
 8001912:	429a      	cmp	r2, r3
 8001914:	d909      	bls.n	800192a <HAL_TIM_IC_CaptureCallback+0xba>
				L_Diff = (0xffff - L_IC_Val[0]) + L_IC_Val[1];
 8001916:	4b70      	ldr	r3, [pc, #448]	; (8001ad8 <HAL_TIM_IC_CaptureCallback+0x268>)
 8001918:	685a      	ldr	r2, [r3, #4]
 800191a:	4b6f      	ldr	r3, [pc, #444]	; (8001ad8 <HAL_TIM_IC_CaptureCallback+0x268>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	1ad3      	subs	r3, r2, r3
 8001920:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8001924:	33ff      	adds	r3, #255	; 0xff
 8001926:	4a6d      	ldr	r2, [pc, #436]	; (8001adc <HAL_TIM_IC_CaptureCallback+0x26c>)
 8001928:	6013      	str	r3, [r2, #0]
			}

			L_Dist = DIST_CALC(L_Diff);
 800192a:	4b6c      	ldr	r3, [pc, #432]	; (8001adc <HAL_TIM_IC_CaptureCallback+0x26c>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	4618      	mov	r0, r3
 8001930:	f7fe fd58 	bl	80003e4 <__aeabi_ui2d>
 8001934:	a364      	add	r3, pc, #400	; (adr r3, 8001ac8 <HAL_TIM_IC_CaptureCallback+0x258>)
 8001936:	e9d3 2300 	ldrd	r2, r3, [r3]
 800193a:	f7fe fdcd 	bl	80004d8 <__aeabi_dmul>
 800193e:	4602      	mov	r2, r0
 8001940:	460b      	mov	r3, r1
 8001942:	4610      	mov	r0, r2
 8001944:	4619      	mov	r1, r3
 8001946:	f04f 0200 	mov.w	r2, #0
 800194a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800194e:	f7fe feed 	bl	800072c <__aeabi_ddiv>
 8001952:	4602      	mov	r2, r0
 8001954:	460b      	mov	r3, r1
 8001956:	4610      	mov	r0, r2
 8001958:	4619      	mov	r1, r3
 800195a:	f7fe ffcf 	bl	80008fc <__aeabi_d2uiz>
 800195e:	4603      	mov	r3, r0
 8001960:	b2da      	uxtb	r2, r3
 8001962:	4b5f      	ldr	r3, [pc, #380]	; (8001ae0 <HAL_TIM_IC_CaptureCallback+0x270>)
 8001964:	701a      	strb	r2, [r3, #0]
			L_Is_First_Captured = false;  // set it back to false
 8001966:	4b5b      	ldr	r3, [pc, #364]	; (8001ad4 <HAL_TIM_IC_CaptureCallback+0x264>)
 8001968:	2200      	movs	r2, #0
 800196a:	701a      	strb	r2, [r3, #0]

			// set polarity to rising edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1,
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	6a1a      	ldr	r2, [r3, #32]
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f022 020a 	bic.w	r2, r2, #10
 800197a:	621a      	str	r2, [r3, #32]
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681a      	ldr	r2, [r3, #0]
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	6a12      	ldr	r2, [r2, #32]
 8001986:	621a      	str	r2, [r3, #32]
					TIM_INPUTCHANNELPOLARITY_RISING);
			__HAL_TIM_DISABLE_IT(m_htim, TIM_IT_CC1);
 8001988:	4b51      	ldr	r3, [pc, #324]	; (8001ad0 <HAL_TIM_IC_CaptureCallback+0x260>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	68da      	ldr	r2, [r3, #12]
 8001990:	4b4f      	ldr	r3, [pc, #316]	; (8001ad0 <HAL_TIM_IC_CaptureCallback+0x260>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	f022 0202 	bic.w	r2, r2, #2
 800199a:	60da      	str	r2, [r3, #12]
		if (L_Is_First_Captured == false) { // if the first value is not captured
 800199c:	e13c      	b.n	8001c18 <HAL_TIM_IC_CaptureCallback+0x3a8>
		}
	} else if (htim->Instance == m_htim->Instance
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681a      	ldr	r2, [r3, #0]
 80019a2:	4b4b      	ldr	r3, [pc, #300]	; (8001ad0 <HAL_TIM_IC_CaptureCallback+0x260>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	429a      	cmp	r2, r3
 80019aa:	f040 80a3 	bne.w	8001af4 <HAL_TIM_IC_CaptureCallback+0x284>
			&& htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2) { // if the interrupt source is channel 2
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	7f1b      	ldrb	r3, [r3, #28]
 80019b2:	2b02      	cmp	r3, #2
 80019b4:	f040 809e 	bne.w	8001af4 <HAL_TIM_IC_CaptureCallback+0x284>
		if (C_Is_First_Captured == false) { // if the first value is not captured
 80019b8:	4b4a      	ldr	r3, [pc, #296]	; (8001ae4 <HAL_TIM_IC_CaptureCallback+0x274>)
 80019ba:	781b      	ldrb	r3, [r3, #0]
 80019bc:	f083 0301 	eor.w	r3, r3, #1
 80019c0:	b2db      	uxtb	r3, r3
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d01a      	beq.n	80019fc <HAL_TIM_IC_CaptureCallback+0x18c>
			C_IC_Val[0] = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2); // read the first value
 80019c6:	2104      	movs	r1, #4
 80019c8:	6878      	ldr	r0, [r7, #4]
 80019ca:	f001 ff75 	bl	80038b8 <HAL_TIM_ReadCapturedValue>
 80019ce:	4603      	mov	r3, r0
 80019d0:	4a45      	ldr	r2, [pc, #276]	; (8001ae8 <HAL_TIM_IC_CaptureCallback+0x278>)
 80019d2:	6013      	str	r3, [r2, #0]
			C_Is_First_Captured = true;  // set the first captured as true
 80019d4:	4b43      	ldr	r3, [pc, #268]	; (8001ae4 <HAL_TIM_IC_CaptureCallback+0x274>)
 80019d6:	2201      	movs	r2, #1
 80019d8:	701a      	strb	r2, [r3, #0]
			// Now change the polarity to falling edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_2,
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	6a1a      	ldr	r2, [r3, #32]
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80019e8:	621a      	str	r2, [r3, #32]
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	6a1a      	ldr	r2, [r3, #32]
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	f042 0220 	orr.w	r2, r2, #32
 80019f8:	621a      	str	r2, [r3, #32]
		if (C_Is_First_Captured == false) { // if the first value is not captured
 80019fa:	e10f      	b.n	8001c1c <HAL_TIM_IC_CaptureCallback+0x3ac>
					TIM_INPUTCHANNELPOLARITY_FALLING);
		} else if (C_Is_First_Captured == true) { // if the first is already captured
 80019fc:	4b39      	ldr	r3, [pc, #228]	; (8001ae4 <HAL_TIM_IC_CaptureCallback+0x274>)
 80019fe:	781b      	ldrb	r3, [r3, #0]
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	f000 810b 	beq.w	8001c1c <HAL_TIM_IC_CaptureCallback+0x3ac>
			C_IC_Val[1] = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2); // read second value
 8001a06:	2104      	movs	r1, #4
 8001a08:	6878      	ldr	r0, [r7, #4]
 8001a0a:	f001 ff55 	bl	80038b8 <HAL_TIM_ReadCapturedValue>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	4a35      	ldr	r2, [pc, #212]	; (8001ae8 <HAL_TIM_IC_CaptureCallback+0x278>)
 8001a12:	6053      	str	r3, [r2, #4]

			if (C_IC_Val[1] > C_IC_Val[0]) {
 8001a14:	4b34      	ldr	r3, [pc, #208]	; (8001ae8 <HAL_TIM_IC_CaptureCallback+0x278>)
 8001a16:	685a      	ldr	r2, [r3, #4]
 8001a18:	4b33      	ldr	r3, [pc, #204]	; (8001ae8 <HAL_TIM_IC_CaptureCallback+0x278>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	429a      	cmp	r2, r3
 8001a1e:	d907      	bls.n	8001a30 <HAL_TIM_IC_CaptureCallback+0x1c0>
				C_Diff = C_IC_Val[1] - C_IC_Val[0];
 8001a20:	4b31      	ldr	r3, [pc, #196]	; (8001ae8 <HAL_TIM_IC_CaptureCallback+0x278>)
 8001a22:	685a      	ldr	r2, [r3, #4]
 8001a24:	4b30      	ldr	r3, [pc, #192]	; (8001ae8 <HAL_TIM_IC_CaptureCallback+0x278>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	1ad3      	subs	r3, r2, r3
 8001a2a:	4a30      	ldr	r2, [pc, #192]	; (8001aec <HAL_TIM_IC_CaptureCallback+0x27c>)
 8001a2c:	6013      	str	r3, [r2, #0]
 8001a2e:	e00f      	b.n	8001a50 <HAL_TIM_IC_CaptureCallback+0x1e0>
			} else if (C_IC_Val[0] > C_IC_Val[1]) { // if IC_Val[0] is overflowed value
 8001a30:	4b2d      	ldr	r3, [pc, #180]	; (8001ae8 <HAL_TIM_IC_CaptureCallback+0x278>)
 8001a32:	681a      	ldr	r2, [r3, #0]
 8001a34:	4b2c      	ldr	r3, [pc, #176]	; (8001ae8 <HAL_TIM_IC_CaptureCallback+0x278>)
 8001a36:	685b      	ldr	r3, [r3, #4]
 8001a38:	429a      	cmp	r2, r3
 8001a3a:	d909      	bls.n	8001a50 <HAL_TIM_IC_CaptureCallback+0x1e0>
				C_Diff = (0xffff - C_IC_Val[0]) + C_IC_Val[1];
 8001a3c:	4b2a      	ldr	r3, [pc, #168]	; (8001ae8 <HAL_TIM_IC_CaptureCallback+0x278>)
 8001a3e:	685a      	ldr	r2, [r3, #4]
 8001a40:	4b29      	ldr	r3, [pc, #164]	; (8001ae8 <HAL_TIM_IC_CaptureCallback+0x278>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	1ad3      	subs	r3, r2, r3
 8001a46:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8001a4a:	33ff      	adds	r3, #255	; 0xff
 8001a4c:	4a27      	ldr	r2, [pc, #156]	; (8001aec <HAL_TIM_IC_CaptureCallback+0x27c>)
 8001a4e:	6013      	str	r3, [r2, #0]
			}

			C_Dist = DIST_CALC(C_Diff);
 8001a50:	4b26      	ldr	r3, [pc, #152]	; (8001aec <HAL_TIM_IC_CaptureCallback+0x27c>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	4618      	mov	r0, r3
 8001a56:	f7fe fcc5 	bl	80003e4 <__aeabi_ui2d>
 8001a5a:	a31b      	add	r3, pc, #108	; (adr r3, 8001ac8 <HAL_TIM_IC_CaptureCallback+0x258>)
 8001a5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a60:	f7fe fd3a 	bl	80004d8 <__aeabi_dmul>
 8001a64:	4602      	mov	r2, r0
 8001a66:	460b      	mov	r3, r1
 8001a68:	4610      	mov	r0, r2
 8001a6a:	4619      	mov	r1, r3
 8001a6c:	f04f 0200 	mov.w	r2, #0
 8001a70:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001a74:	f7fe fe5a 	bl	800072c <__aeabi_ddiv>
 8001a78:	4602      	mov	r2, r0
 8001a7a:	460b      	mov	r3, r1
 8001a7c:	4610      	mov	r0, r2
 8001a7e:	4619      	mov	r1, r3
 8001a80:	f7fe ff3c 	bl	80008fc <__aeabi_d2uiz>
 8001a84:	4603      	mov	r3, r0
 8001a86:	b2da      	uxtb	r2, r3
 8001a88:	4b19      	ldr	r3, [pc, #100]	; (8001af0 <HAL_TIM_IC_CaptureCallback+0x280>)
 8001a8a:	701a      	strb	r2, [r3, #0]
			C_Is_First_Captured = false;  // set it back to false
 8001a8c:	4b15      	ldr	r3, [pc, #84]	; (8001ae4 <HAL_TIM_IC_CaptureCallback+0x274>)
 8001a8e:	2200      	movs	r2, #0
 8001a90:	701a      	strb	r2, [r3, #0]

			// set polarity to rising edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_2,
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	6a1a      	ldr	r2, [r3, #32]
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8001aa0:	621a      	str	r2, [r3, #32]
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681a      	ldr	r2, [r3, #0]
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	6a12      	ldr	r2, [r2, #32]
 8001aac:	621a      	str	r2, [r3, #32]
					TIM_INPUTCHANNELPOLARITY_RISING);
			__HAL_TIM_DISABLE_IT(m_htim, TIM_IT_CC2);
 8001aae:	4b08      	ldr	r3, [pc, #32]	; (8001ad0 <HAL_TIM_IC_CaptureCallback+0x260>)
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	68da      	ldr	r2, [r3, #12]
 8001ab6:	4b06      	ldr	r3, [pc, #24]	; (8001ad0 <HAL_TIM_IC_CaptureCallback+0x260>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	f022 0204 	bic.w	r2, r2, #4
 8001ac0:	60da      	str	r2, [r3, #12]
		if (C_Is_First_Captured == false) { // if the first value is not captured
 8001ac2:	e0ab      	b.n	8001c1c <HAL_TIM_IC_CaptureCallback+0x3ac>
 8001ac4:	f3af 8000 	nop.w
 8001ac8:	b020c49c 	.word	0xb020c49c
 8001acc:	3fa16872 	.word	0x3fa16872
 8001ad0:	20000320 	.word	0x20000320
 8001ad4:	20000348 	.word	0x20000348
 8001ad8:	20000324 	.word	0x20000324
 8001adc:	2000033c 	.word	0x2000033c
 8001ae0:	2000034b 	.word	0x2000034b
 8001ae4:	20000349 	.word	0x20000349
 8001ae8:	2000032c 	.word	0x2000032c
 8001aec:	20000340 	.word	0x20000340
 8001af0:	2000034c 	.word	0x2000034c
		}
	} else if (htim->Instance == m_htim->Instance
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681a      	ldr	r2, [r3, #0]
 8001af8:	4b4d      	ldr	r3, [pc, #308]	; (8001c30 <HAL_TIM_IC_CaptureCallback+0x3c0>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	429a      	cmp	r2, r3
 8001b00:	f040 808d 	bne.w	8001c1e <HAL_TIM_IC_CaptureCallback+0x3ae>
			&& htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3) { // if the interrupt source is channel 2
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	7f1b      	ldrb	r3, [r3, #28]
 8001b08:	2b04      	cmp	r3, #4
 8001b0a:	f040 8088 	bne.w	8001c1e <HAL_TIM_IC_CaptureCallback+0x3ae>
		if (R_Is_First_Captured == false) { // if the first value is not captured
 8001b0e:	4b49      	ldr	r3, [pc, #292]	; (8001c34 <HAL_TIM_IC_CaptureCallback+0x3c4>)
 8001b10:	781b      	ldrb	r3, [r3, #0]
 8001b12:	f083 0301 	eor.w	r3, r3, #1
 8001b16:	b2db      	uxtb	r3, r3
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d01a      	beq.n	8001b52 <HAL_TIM_IC_CaptureCallback+0x2e2>
			R_IC_Val[0] = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_3); // read the first value
 8001b1c:	2108      	movs	r1, #8
 8001b1e:	6878      	ldr	r0, [r7, #4]
 8001b20:	f001 feca 	bl	80038b8 <HAL_TIM_ReadCapturedValue>
 8001b24:	4603      	mov	r3, r0
 8001b26:	4a44      	ldr	r2, [pc, #272]	; (8001c38 <HAL_TIM_IC_CaptureCallback+0x3c8>)
 8001b28:	6013      	str	r3, [r2, #0]
			R_Is_First_Captured = true;  // set the first captured as true
 8001b2a:	4b42      	ldr	r3, [pc, #264]	; (8001c34 <HAL_TIM_IC_CaptureCallback+0x3c4>)
 8001b2c:	2201      	movs	r2, #1
 8001b2e:	701a      	strb	r2, [r3, #0]
			// Now change the polarity to falling edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_3,
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	6a1a      	ldr	r2, [r3, #32]
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001b3e:	621a      	str	r2, [r3, #32]
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	6a1a      	ldr	r2, [r3, #32]
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001b4e:	621a      	str	r2, [r3, #32]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_3,
					TIM_INPUTCHANNELPOLARITY_RISING);
			__HAL_TIM_DISABLE_IT(m_htim, TIM_IT_CC3);
		}
	}
}
 8001b50:	e065      	b.n	8001c1e <HAL_TIM_IC_CaptureCallback+0x3ae>
		} else if (R_Is_First_Captured == true) { // if the first is already captured
 8001b52:	4b38      	ldr	r3, [pc, #224]	; (8001c34 <HAL_TIM_IC_CaptureCallback+0x3c4>)
 8001b54:	781b      	ldrb	r3, [r3, #0]
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d061      	beq.n	8001c1e <HAL_TIM_IC_CaptureCallback+0x3ae>
			R_IC_Val[1] = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_3); // read second value
 8001b5a:	2108      	movs	r1, #8
 8001b5c:	6878      	ldr	r0, [r7, #4]
 8001b5e:	f001 feab 	bl	80038b8 <HAL_TIM_ReadCapturedValue>
 8001b62:	4603      	mov	r3, r0
 8001b64:	4a34      	ldr	r2, [pc, #208]	; (8001c38 <HAL_TIM_IC_CaptureCallback+0x3c8>)
 8001b66:	6053      	str	r3, [r2, #4]
			if (R_IC_Val[1] > R_IC_Val[0]) {
 8001b68:	4b33      	ldr	r3, [pc, #204]	; (8001c38 <HAL_TIM_IC_CaptureCallback+0x3c8>)
 8001b6a:	685a      	ldr	r2, [r3, #4]
 8001b6c:	4b32      	ldr	r3, [pc, #200]	; (8001c38 <HAL_TIM_IC_CaptureCallback+0x3c8>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	429a      	cmp	r2, r3
 8001b72:	d907      	bls.n	8001b84 <HAL_TIM_IC_CaptureCallback+0x314>
				R_Diff = R_IC_Val[1] - R_IC_Val[0];
 8001b74:	4b30      	ldr	r3, [pc, #192]	; (8001c38 <HAL_TIM_IC_CaptureCallback+0x3c8>)
 8001b76:	685a      	ldr	r2, [r3, #4]
 8001b78:	4b2f      	ldr	r3, [pc, #188]	; (8001c38 <HAL_TIM_IC_CaptureCallback+0x3c8>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	1ad3      	subs	r3, r2, r3
 8001b7e:	4a2f      	ldr	r2, [pc, #188]	; (8001c3c <HAL_TIM_IC_CaptureCallback+0x3cc>)
 8001b80:	6013      	str	r3, [r2, #0]
 8001b82:	e00f      	b.n	8001ba4 <HAL_TIM_IC_CaptureCallback+0x334>
			} else if (R_IC_Val[0] > R_IC_Val[1]) { // if IC_Val[0] is overflowed value
 8001b84:	4b2c      	ldr	r3, [pc, #176]	; (8001c38 <HAL_TIM_IC_CaptureCallback+0x3c8>)
 8001b86:	681a      	ldr	r2, [r3, #0]
 8001b88:	4b2b      	ldr	r3, [pc, #172]	; (8001c38 <HAL_TIM_IC_CaptureCallback+0x3c8>)
 8001b8a:	685b      	ldr	r3, [r3, #4]
 8001b8c:	429a      	cmp	r2, r3
 8001b8e:	d909      	bls.n	8001ba4 <HAL_TIM_IC_CaptureCallback+0x334>
				R_Diff = (0xffff - R_IC_Val[0]) + R_IC_Val[1];
 8001b90:	4b29      	ldr	r3, [pc, #164]	; (8001c38 <HAL_TIM_IC_CaptureCallback+0x3c8>)
 8001b92:	685a      	ldr	r2, [r3, #4]
 8001b94:	4b28      	ldr	r3, [pc, #160]	; (8001c38 <HAL_TIM_IC_CaptureCallback+0x3c8>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	1ad3      	subs	r3, r2, r3
 8001b9a:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8001b9e:	33ff      	adds	r3, #255	; 0xff
 8001ba0:	4a26      	ldr	r2, [pc, #152]	; (8001c3c <HAL_TIM_IC_CaptureCallback+0x3cc>)
 8001ba2:	6013      	str	r3, [r2, #0]
			R_Dist = DIST_CALC(R_Diff);
 8001ba4:	4b25      	ldr	r3, [pc, #148]	; (8001c3c <HAL_TIM_IC_CaptureCallback+0x3cc>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	4618      	mov	r0, r3
 8001baa:	f7fe fc1b 	bl	80003e4 <__aeabi_ui2d>
 8001bae:	a31e      	add	r3, pc, #120	; (adr r3, 8001c28 <HAL_TIM_IC_CaptureCallback+0x3b8>)
 8001bb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bb4:	f7fe fc90 	bl	80004d8 <__aeabi_dmul>
 8001bb8:	4602      	mov	r2, r0
 8001bba:	460b      	mov	r3, r1
 8001bbc:	4610      	mov	r0, r2
 8001bbe:	4619      	mov	r1, r3
 8001bc0:	f04f 0200 	mov.w	r2, #0
 8001bc4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001bc8:	f7fe fdb0 	bl	800072c <__aeabi_ddiv>
 8001bcc:	4602      	mov	r2, r0
 8001bce:	460b      	mov	r3, r1
 8001bd0:	4610      	mov	r0, r2
 8001bd2:	4619      	mov	r1, r3
 8001bd4:	f7fe fe92 	bl	80008fc <__aeabi_d2uiz>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	b2da      	uxtb	r2, r3
 8001bdc:	4b18      	ldr	r3, [pc, #96]	; (8001c40 <HAL_TIM_IC_CaptureCallback+0x3d0>)
 8001bde:	701a      	strb	r2, [r3, #0]
			R_Is_First_Captured = false;  // set it back to false
 8001be0:	4b14      	ldr	r3, [pc, #80]	; (8001c34 <HAL_TIM_IC_CaptureCallback+0x3c4>)
 8001be2:	2200      	movs	r2, #0
 8001be4:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_3,
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	6a1a      	ldr	r2, [r3, #32]
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001bf4:	621a      	str	r2, [r3, #32]
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681a      	ldr	r2, [r3, #0]
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	6a12      	ldr	r2, [r2, #32]
 8001c00:	621a      	str	r2, [r3, #32]
			__HAL_TIM_DISABLE_IT(m_htim, TIM_IT_CC3);
 8001c02:	4b0b      	ldr	r3, [pc, #44]	; (8001c30 <HAL_TIM_IC_CaptureCallback+0x3c0>)
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	68da      	ldr	r2, [r3, #12]
 8001c0a:	4b09      	ldr	r3, [pc, #36]	; (8001c30 <HAL_TIM_IC_CaptureCallback+0x3c0>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	f022 0208 	bic.w	r2, r2, #8
 8001c14:	60da      	str	r2, [r3, #12]
}
 8001c16:	e002      	b.n	8001c1e <HAL_TIM_IC_CaptureCallback+0x3ae>
		if (L_Is_First_Captured == false) { // if the first value is not captured
 8001c18:	bf00      	nop
 8001c1a:	e000      	b.n	8001c1e <HAL_TIM_IC_CaptureCallback+0x3ae>
		if (C_Is_First_Captured == false) { // if the first value is not captured
 8001c1c:	bf00      	nop
}
 8001c1e:	bf00      	nop
 8001c20:	3708      	adds	r7, #8
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bd80      	pop	{r7, pc}
 8001c26:	bf00      	nop
 8001c28:	b020c49c 	.word	0xb020c49c
 8001c2c:	3fa16872 	.word	0x3fa16872
 8001c30:	20000320 	.word	0x20000320
 8001c34:	2000034a 	.word	0x2000034a
 8001c38:	20000334 	.word	0x20000334
 8001c3c:	20000344 	.word	0x20000344
 8001c40:	2000034d 	.word	0x2000034d

08001c44 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001c44:	f7ff fdb8 	bl	80017b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c48:	480b      	ldr	r0, [pc, #44]	; (8001c78 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001c4a:	490c      	ldr	r1, [pc, #48]	; (8001c7c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001c4c:	4a0c      	ldr	r2, [pc, #48]	; (8001c80 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001c4e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c50:	e002      	b.n	8001c58 <LoopCopyDataInit>

08001c52 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c52:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c54:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c56:	3304      	adds	r3, #4

08001c58 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c58:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c5a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c5c:	d3f9      	bcc.n	8001c52 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c5e:	4a09      	ldr	r2, [pc, #36]	; (8001c84 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001c60:	4c09      	ldr	r4, [pc, #36]	; (8001c88 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001c62:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c64:	e001      	b.n	8001c6a <LoopFillZerobss>

08001c66 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c66:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c68:	3204      	adds	r2, #4

08001c6a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c6a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c6c:	d3fb      	bcc.n	8001c66 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001c6e:	f003 faa9 	bl	80051c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001c72:	f7fe ff23 	bl	8000abc <main>
  bx lr
 8001c76:	4770      	bx	lr
  ldr r0, =_sdata
 8001c78:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c7c:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001c80:	080061c0 	.word	0x080061c0
  ldr r2, =_sbss
 8001c84:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001c88:	200004a0 	.word	0x200004a0

08001c8c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001c8c:	e7fe      	b.n	8001c8c <ADC1_2_IRQHandler>
	...

08001c90 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c94:	4b08      	ldr	r3, [pc, #32]	; (8001cb8 <HAL_Init+0x28>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	4a07      	ldr	r2, [pc, #28]	; (8001cb8 <HAL_Init+0x28>)
 8001c9a:	f043 0310 	orr.w	r3, r3, #16
 8001c9e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ca0:	2003      	movs	r0, #3
 8001ca2:	f000 f923 	bl	8001eec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ca6:	2000      	movs	r0, #0
 8001ca8:	f000 f808 	bl	8001cbc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001cac:	f7ff fb10 	bl	80012d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001cb0:	2300      	movs	r3, #0
}
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	bd80      	pop	{r7, pc}
 8001cb6:	bf00      	nop
 8001cb8:	40022000 	.word	0x40022000

08001cbc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b082      	sub	sp, #8
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001cc4:	4b12      	ldr	r3, [pc, #72]	; (8001d10 <HAL_InitTick+0x54>)
 8001cc6:	681a      	ldr	r2, [r3, #0]
 8001cc8:	4b12      	ldr	r3, [pc, #72]	; (8001d14 <HAL_InitTick+0x58>)
 8001cca:	781b      	ldrb	r3, [r3, #0]
 8001ccc:	4619      	mov	r1, r3
 8001cce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001cd2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001cd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cda:	4618      	mov	r0, r3
 8001cdc:	f000 f93b 	bl	8001f56 <HAL_SYSTICK_Config>
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d001      	beq.n	8001cea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	e00e      	b.n	8001d08 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	2b0f      	cmp	r3, #15
 8001cee:	d80a      	bhi.n	8001d06 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	6879      	ldr	r1, [r7, #4]
 8001cf4:	f04f 30ff 	mov.w	r0, #4294967295
 8001cf8:	f000 f903 	bl	8001f02 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001cfc:	4a06      	ldr	r2, [pc, #24]	; (8001d18 <HAL_InitTick+0x5c>)
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d02:	2300      	movs	r3, #0
 8001d04:	e000      	b.n	8001d08 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001d06:	2301      	movs	r3, #1
}
 8001d08:	4618      	mov	r0, r3
 8001d0a:	3708      	adds	r7, #8
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	bd80      	pop	{r7, pc}
 8001d10:	20000004 	.word	0x20000004
 8001d14:	2000000c 	.word	0x2000000c
 8001d18:	20000008 	.word	0x20000008

08001d1c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d20:	4b05      	ldr	r3, [pc, #20]	; (8001d38 <HAL_IncTick+0x1c>)
 8001d22:	781b      	ldrb	r3, [r3, #0]
 8001d24:	461a      	mov	r2, r3
 8001d26:	4b05      	ldr	r3, [pc, #20]	; (8001d3c <HAL_IncTick+0x20>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	4413      	add	r3, r2
 8001d2c:	4a03      	ldr	r2, [pc, #12]	; (8001d3c <HAL_IncTick+0x20>)
 8001d2e:	6013      	str	r3, [r2, #0]
}
 8001d30:	bf00      	nop
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bc80      	pop	{r7}
 8001d36:	4770      	bx	lr
 8001d38:	2000000c 	.word	0x2000000c
 8001d3c:	20000350 	.word	0x20000350

08001d40 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d40:	b480      	push	{r7}
 8001d42:	af00      	add	r7, sp, #0
  return uwTick;
 8001d44:	4b02      	ldr	r3, [pc, #8]	; (8001d50 <HAL_GetTick+0x10>)
 8001d46:	681b      	ldr	r3, [r3, #0]
}
 8001d48:	4618      	mov	r0, r3
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bc80      	pop	{r7}
 8001d4e:	4770      	bx	lr
 8001d50:	20000350 	.word	0x20000350

08001d54 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d54:	b480      	push	{r7}
 8001d56:	b085      	sub	sp, #20
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	f003 0307 	and.w	r3, r3, #7
 8001d62:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d64:	4b0c      	ldr	r3, [pc, #48]	; (8001d98 <__NVIC_SetPriorityGrouping+0x44>)
 8001d66:	68db      	ldr	r3, [r3, #12]
 8001d68:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d6a:	68ba      	ldr	r2, [r7, #8]
 8001d6c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001d70:	4013      	ands	r3, r2
 8001d72:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d78:	68bb      	ldr	r3, [r7, #8]
 8001d7a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d7c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001d80:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d84:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d86:	4a04      	ldr	r2, [pc, #16]	; (8001d98 <__NVIC_SetPriorityGrouping+0x44>)
 8001d88:	68bb      	ldr	r3, [r7, #8]
 8001d8a:	60d3      	str	r3, [r2, #12]
}
 8001d8c:	bf00      	nop
 8001d8e:	3714      	adds	r7, #20
 8001d90:	46bd      	mov	sp, r7
 8001d92:	bc80      	pop	{r7}
 8001d94:	4770      	bx	lr
 8001d96:	bf00      	nop
 8001d98:	e000ed00 	.word	0xe000ed00

08001d9c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001da0:	4b04      	ldr	r3, [pc, #16]	; (8001db4 <__NVIC_GetPriorityGrouping+0x18>)
 8001da2:	68db      	ldr	r3, [r3, #12]
 8001da4:	0a1b      	lsrs	r3, r3, #8
 8001da6:	f003 0307 	and.w	r3, r3, #7
}
 8001daa:	4618      	mov	r0, r3
 8001dac:	46bd      	mov	sp, r7
 8001dae:	bc80      	pop	{r7}
 8001db0:	4770      	bx	lr
 8001db2:	bf00      	nop
 8001db4:	e000ed00 	.word	0xe000ed00

08001db8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001db8:	b480      	push	{r7}
 8001dba:	b083      	sub	sp, #12
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001dc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	db0b      	blt.n	8001de2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001dca:	79fb      	ldrb	r3, [r7, #7]
 8001dcc:	f003 021f 	and.w	r2, r3, #31
 8001dd0:	4906      	ldr	r1, [pc, #24]	; (8001dec <__NVIC_EnableIRQ+0x34>)
 8001dd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dd6:	095b      	lsrs	r3, r3, #5
 8001dd8:	2001      	movs	r0, #1
 8001dda:	fa00 f202 	lsl.w	r2, r0, r2
 8001dde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001de2:	bf00      	nop
 8001de4:	370c      	adds	r7, #12
 8001de6:	46bd      	mov	sp, r7
 8001de8:	bc80      	pop	{r7}
 8001dea:	4770      	bx	lr
 8001dec:	e000e100 	.word	0xe000e100

08001df0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001df0:	b480      	push	{r7}
 8001df2:	b083      	sub	sp, #12
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	4603      	mov	r3, r0
 8001df8:	6039      	str	r1, [r7, #0]
 8001dfa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001dfc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	db0a      	blt.n	8001e1a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e04:	683b      	ldr	r3, [r7, #0]
 8001e06:	b2da      	uxtb	r2, r3
 8001e08:	490c      	ldr	r1, [pc, #48]	; (8001e3c <__NVIC_SetPriority+0x4c>)
 8001e0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e0e:	0112      	lsls	r2, r2, #4
 8001e10:	b2d2      	uxtb	r2, r2
 8001e12:	440b      	add	r3, r1
 8001e14:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e18:	e00a      	b.n	8001e30 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e1a:	683b      	ldr	r3, [r7, #0]
 8001e1c:	b2da      	uxtb	r2, r3
 8001e1e:	4908      	ldr	r1, [pc, #32]	; (8001e40 <__NVIC_SetPriority+0x50>)
 8001e20:	79fb      	ldrb	r3, [r7, #7]
 8001e22:	f003 030f 	and.w	r3, r3, #15
 8001e26:	3b04      	subs	r3, #4
 8001e28:	0112      	lsls	r2, r2, #4
 8001e2a:	b2d2      	uxtb	r2, r2
 8001e2c:	440b      	add	r3, r1
 8001e2e:	761a      	strb	r2, [r3, #24]
}
 8001e30:	bf00      	nop
 8001e32:	370c      	adds	r7, #12
 8001e34:	46bd      	mov	sp, r7
 8001e36:	bc80      	pop	{r7}
 8001e38:	4770      	bx	lr
 8001e3a:	bf00      	nop
 8001e3c:	e000e100 	.word	0xe000e100
 8001e40:	e000ed00 	.word	0xe000ed00

08001e44 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b089      	sub	sp, #36	; 0x24
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	60f8      	str	r0, [r7, #12]
 8001e4c:	60b9      	str	r1, [r7, #8]
 8001e4e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	f003 0307 	and.w	r3, r3, #7
 8001e56:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e58:	69fb      	ldr	r3, [r7, #28]
 8001e5a:	f1c3 0307 	rsb	r3, r3, #7
 8001e5e:	2b04      	cmp	r3, #4
 8001e60:	bf28      	it	cs
 8001e62:	2304      	movcs	r3, #4
 8001e64:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e66:	69fb      	ldr	r3, [r7, #28]
 8001e68:	3304      	adds	r3, #4
 8001e6a:	2b06      	cmp	r3, #6
 8001e6c:	d902      	bls.n	8001e74 <NVIC_EncodePriority+0x30>
 8001e6e:	69fb      	ldr	r3, [r7, #28]
 8001e70:	3b03      	subs	r3, #3
 8001e72:	e000      	b.n	8001e76 <NVIC_EncodePriority+0x32>
 8001e74:	2300      	movs	r3, #0
 8001e76:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e78:	f04f 32ff 	mov.w	r2, #4294967295
 8001e7c:	69bb      	ldr	r3, [r7, #24]
 8001e7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e82:	43da      	mvns	r2, r3
 8001e84:	68bb      	ldr	r3, [r7, #8]
 8001e86:	401a      	ands	r2, r3
 8001e88:	697b      	ldr	r3, [r7, #20]
 8001e8a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e8c:	f04f 31ff 	mov.w	r1, #4294967295
 8001e90:	697b      	ldr	r3, [r7, #20]
 8001e92:	fa01 f303 	lsl.w	r3, r1, r3
 8001e96:	43d9      	mvns	r1, r3
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e9c:	4313      	orrs	r3, r2
         );
}
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	3724      	adds	r7, #36	; 0x24
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bc80      	pop	{r7}
 8001ea6:	4770      	bx	lr

08001ea8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b082      	sub	sp, #8
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	3b01      	subs	r3, #1
 8001eb4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001eb8:	d301      	bcc.n	8001ebe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001eba:	2301      	movs	r3, #1
 8001ebc:	e00f      	b.n	8001ede <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ebe:	4a0a      	ldr	r2, [pc, #40]	; (8001ee8 <SysTick_Config+0x40>)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	3b01      	subs	r3, #1
 8001ec4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ec6:	210f      	movs	r1, #15
 8001ec8:	f04f 30ff 	mov.w	r0, #4294967295
 8001ecc:	f7ff ff90 	bl	8001df0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ed0:	4b05      	ldr	r3, [pc, #20]	; (8001ee8 <SysTick_Config+0x40>)
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ed6:	4b04      	ldr	r3, [pc, #16]	; (8001ee8 <SysTick_Config+0x40>)
 8001ed8:	2207      	movs	r2, #7
 8001eda:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001edc:	2300      	movs	r3, #0
}
 8001ede:	4618      	mov	r0, r3
 8001ee0:	3708      	adds	r7, #8
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	bf00      	nop
 8001ee8:	e000e010 	.word	0xe000e010

08001eec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b082      	sub	sp, #8
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ef4:	6878      	ldr	r0, [r7, #4]
 8001ef6:	f7ff ff2d 	bl	8001d54 <__NVIC_SetPriorityGrouping>
}
 8001efa:	bf00      	nop
 8001efc:	3708      	adds	r7, #8
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bd80      	pop	{r7, pc}

08001f02 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001f02:	b580      	push	{r7, lr}
 8001f04:	b086      	sub	sp, #24
 8001f06:	af00      	add	r7, sp, #0
 8001f08:	4603      	mov	r3, r0
 8001f0a:	60b9      	str	r1, [r7, #8]
 8001f0c:	607a      	str	r2, [r7, #4]
 8001f0e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001f10:	2300      	movs	r3, #0
 8001f12:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001f14:	f7ff ff42 	bl	8001d9c <__NVIC_GetPriorityGrouping>
 8001f18:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f1a:	687a      	ldr	r2, [r7, #4]
 8001f1c:	68b9      	ldr	r1, [r7, #8]
 8001f1e:	6978      	ldr	r0, [r7, #20]
 8001f20:	f7ff ff90 	bl	8001e44 <NVIC_EncodePriority>
 8001f24:	4602      	mov	r2, r0
 8001f26:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f2a:	4611      	mov	r1, r2
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	f7ff ff5f 	bl	8001df0 <__NVIC_SetPriority>
}
 8001f32:	bf00      	nop
 8001f34:	3718      	adds	r7, #24
 8001f36:	46bd      	mov	sp, r7
 8001f38:	bd80      	pop	{r7, pc}

08001f3a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f3a:	b580      	push	{r7, lr}
 8001f3c:	b082      	sub	sp, #8
 8001f3e:	af00      	add	r7, sp, #0
 8001f40:	4603      	mov	r3, r0
 8001f42:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f48:	4618      	mov	r0, r3
 8001f4a:	f7ff ff35 	bl	8001db8 <__NVIC_EnableIRQ>
}
 8001f4e:	bf00      	nop
 8001f50:	3708      	adds	r7, #8
 8001f52:	46bd      	mov	sp, r7
 8001f54:	bd80      	pop	{r7, pc}

08001f56 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f56:	b580      	push	{r7, lr}
 8001f58:	b082      	sub	sp, #8
 8001f5a:	af00      	add	r7, sp, #0
 8001f5c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f5e:	6878      	ldr	r0, [r7, #4]
 8001f60:	f7ff ffa2 	bl	8001ea8 <SysTick_Config>
 8001f64:	4603      	mov	r3, r0
}
 8001f66:	4618      	mov	r0, r3
 8001f68:	3708      	adds	r7, #8
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bd80      	pop	{r7, pc}

08001f6e <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001f6e:	b480      	push	{r7}
 8001f70:	b085      	sub	sp, #20
 8001f72:	af00      	add	r7, sp, #0
 8001f74:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f76:	2300      	movs	r3, #0
 8001f78:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001f80:	b2db      	uxtb	r3, r3
 8001f82:	2b02      	cmp	r3, #2
 8001f84:	d008      	beq.n	8001f98 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	2204      	movs	r2, #4
 8001f8a:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	2200      	movs	r2, #0
 8001f90:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001f94:	2301      	movs	r3, #1
 8001f96:	e020      	b.n	8001fda <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	681a      	ldr	r2, [r3, #0]
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	f022 020e 	bic.w	r2, r2, #14
 8001fa6:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	681a      	ldr	r2, [r3, #0]
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f022 0201 	bic.w	r2, r2, #1
 8001fb6:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001fc0:	2101      	movs	r1, #1
 8001fc2:	fa01 f202 	lsl.w	r2, r1, r2
 8001fc6:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	2201      	movs	r2, #1
 8001fcc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001fd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fda:	4618      	mov	r0, r3
 8001fdc:	3714      	adds	r7, #20
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bc80      	pop	{r7}
 8001fe2:	4770      	bx	lr

08001fe4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b084      	sub	sp, #16
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001fec:	2300      	movs	r3, #0
 8001fee:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001ff6:	b2db      	uxtb	r3, r3
 8001ff8:	2b02      	cmp	r3, #2
 8001ffa:	d005      	beq.n	8002008 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	2204      	movs	r2, #4
 8002000:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002002:	2301      	movs	r3, #1
 8002004:	73fb      	strb	r3, [r7, #15]
 8002006:	e051      	b.n	80020ac <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	681a      	ldr	r2, [r3, #0]
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f022 020e 	bic.w	r2, r2, #14
 8002016:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	681a      	ldr	r2, [r3, #0]
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f022 0201 	bic.w	r2, r2, #1
 8002026:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	4a22      	ldr	r2, [pc, #136]	; (80020b8 <HAL_DMA_Abort_IT+0xd4>)
 800202e:	4293      	cmp	r3, r2
 8002030:	d029      	beq.n	8002086 <HAL_DMA_Abort_IT+0xa2>
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	4a21      	ldr	r2, [pc, #132]	; (80020bc <HAL_DMA_Abort_IT+0xd8>)
 8002038:	4293      	cmp	r3, r2
 800203a:	d022      	beq.n	8002082 <HAL_DMA_Abort_IT+0x9e>
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	4a1f      	ldr	r2, [pc, #124]	; (80020c0 <HAL_DMA_Abort_IT+0xdc>)
 8002042:	4293      	cmp	r3, r2
 8002044:	d01a      	beq.n	800207c <HAL_DMA_Abort_IT+0x98>
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	4a1e      	ldr	r2, [pc, #120]	; (80020c4 <HAL_DMA_Abort_IT+0xe0>)
 800204c:	4293      	cmp	r3, r2
 800204e:	d012      	beq.n	8002076 <HAL_DMA_Abort_IT+0x92>
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	4a1c      	ldr	r2, [pc, #112]	; (80020c8 <HAL_DMA_Abort_IT+0xe4>)
 8002056:	4293      	cmp	r3, r2
 8002058:	d00a      	beq.n	8002070 <HAL_DMA_Abort_IT+0x8c>
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	4a1b      	ldr	r2, [pc, #108]	; (80020cc <HAL_DMA_Abort_IT+0xe8>)
 8002060:	4293      	cmp	r3, r2
 8002062:	d102      	bne.n	800206a <HAL_DMA_Abort_IT+0x86>
 8002064:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002068:	e00e      	b.n	8002088 <HAL_DMA_Abort_IT+0xa4>
 800206a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800206e:	e00b      	b.n	8002088 <HAL_DMA_Abort_IT+0xa4>
 8002070:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002074:	e008      	b.n	8002088 <HAL_DMA_Abort_IT+0xa4>
 8002076:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800207a:	e005      	b.n	8002088 <HAL_DMA_Abort_IT+0xa4>
 800207c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002080:	e002      	b.n	8002088 <HAL_DMA_Abort_IT+0xa4>
 8002082:	2310      	movs	r3, #16
 8002084:	e000      	b.n	8002088 <HAL_DMA_Abort_IT+0xa4>
 8002086:	2301      	movs	r3, #1
 8002088:	4a11      	ldr	r2, [pc, #68]	; (80020d0 <HAL_DMA_Abort_IT+0xec>)
 800208a:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	2201      	movs	r2, #1
 8002090:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	2200      	movs	r2, #0
 8002098:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d003      	beq.n	80020ac <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80020a8:	6878      	ldr	r0, [r7, #4]
 80020aa:	4798      	blx	r3
    } 
  }
  return status;
 80020ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80020ae:	4618      	mov	r0, r3
 80020b0:	3710      	adds	r7, #16
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd80      	pop	{r7, pc}
 80020b6:	bf00      	nop
 80020b8:	40020008 	.word	0x40020008
 80020bc:	4002001c 	.word	0x4002001c
 80020c0:	40020030 	.word	0x40020030
 80020c4:	40020044 	.word	0x40020044
 80020c8:	40020058 	.word	0x40020058
 80020cc:	4002006c 	.word	0x4002006c
 80020d0:	40020000 	.word	0x40020000

080020d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80020d4:	b480      	push	{r7}
 80020d6:	b08b      	sub	sp, #44	; 0x2c
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
 80020dc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80020de:	2300      	movs	r3, #0
 80020e0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80020e2:	2300      	movs	r3, #0
 80020e4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80020e6:	e169      	b.n	80023bc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80020e8:	2201      	movs	r2, #1
 80020ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020ec:	fa02 f303 	lsl.w	r3, r2, r3
 80020f0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80020f2:	683b      	ldr	r3, [r7, #0]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	69fa      	ldr	r2, [r7, #28]
 80020f8:	4013      	ands	r3, r2
 80020fa:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80020fc:	69ba      	ldr	r2, [r7, #24]
 80020fe:	69fb      	ldr	r3, [r7, #28]
 8002100:	429a      	cmp	r2, r3
 8002102:	f040 8158 	bne.w	80023b6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	685b      	ldr	r3, [r3, #4]
 800210a:	4a9a      	ldr	r2, [pc, #616]	; (8002374 <HAL_GPIO_Init+0x2a0>)
 800210c:	4293      	cmp	r3, r2
 800210e:	d05e      	beq.n	80021ce <HAL_GPIO_Init+0xfa>
 8002110:	4a98      	ldr	r2, [pc, #608]	; (8002374 <HAL_GPIO_Init+0x2a0>)
 8002112:	4293      	cmp	r3, r2
 8002114:	d875      	bhi.n	8002202 <HAL_GPIO_Init+0x12e>
 8002116:	4a98      	ldr	r2, [pc, #608]	; (8002378 <HAL_GPIO_Init+0x2a4>)
 8002118:	4293      	cmp	r3, r2
 800211a:	d058      	beq.n	80021ce <HAL_GPIO_Init+0xfa>
 800211c:	4a96      	ldr	r2, [pc, #600]	; (8002378 <HAL_GPIO_Init+0x2a4>)
 800211e:	4293      	cmp	r3, r2
 8002120:	d86f      	bhi.n	8002202 <HAL_GPIO_Init+0x12e>
 8002122:	4a96      	ldr	r2, [pc, #600]	; (800237c <HAL_GPIO_Init+0x2a8>)
 8002124:	4293      	cmp	r3, r2
 8002126:	d052      	beq.n	80021ce <HAL_GPIO_Init+0xfa>
 8002128:	4a94      	ldr	r2, [pc, #592]	; (800237c <HAL_GPIO_Init+0x2a8>)
 800212a:	4293      	cmp	r3, r2
 800212c:	d869      	bhi.n	8002202 <HAL_GPIO_Init+0x12e>
 800212e:	4a94      	ldr	r2, [pc, #592]	; (8002380 <HAL_GPIO_Init+0x2ac>)
 8002130:	4293      	cmp	r3, r2
 8002132:	d04c      	beq.n	80021ce <HAL_GPIO_Init+0xfa>
 8002134:	4a92      	ldr	r2, [pc, #584]	; (8002380 <HAL_GPIO_Init+0x2ac>)
 8002136:	4293      	cmp	r3, r2
 8002138:	d863      	bhi.n	8002202 <HAL_GPIO_Init+0x12e>
 800213a:	4a92      	ldr	r2, [pc, #584]	; (8002384 <HAL_GPIO_Init+0x2b0>)
 800213c:	4293      	cmp	r3, r2
 800213e:	d046      	beq.n	80021ce <HAL_GPIO_Init+0xfa>
 8002140:	4a90      	ldr	r2, [pc, #576]	; (8002384 <HAL_GPIO_Init+0x2b0>)
 8002142:	4293      	cmp	r3, r2
 8002144:	d85d      	bhi.n	8002202 <HAL_GPIO_Init+0x12e>
 8002146:	2b12      	cmp	r3, #18
 8002148:	d82a      	bhi.n	80021a0 <HAL_GPIO_Init+0xcc>
 800214a:	2b12      	cmp	r3, #18
 800214c:	d859      	bhi.n	8002202 <HAL_GPIO_Init+0x12e>
 800214e:	a201      	add	r2, pc, #4	; (adr r2, 8002154 <HAL_GPIO_Init+0x80>)
 8002150:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002154:	080021cf 	.word	0x080021cf
 8002158:	080021a9 	.word	0x080021a9
 800215c:	080021bb 	.word	0x080021bb
 8002160:	080021fd 	.word	0x080021fd
 8002164:	08002203 	.word	0x08002203
 8002168:	08002203 	.word	0x08002203
 800216c:	08002203 	.word	0x08002203
 8002170:	08002203 	.word	0x08002203
 8002174:	08002203 	.word	0x08002203
 8002178:	08002203 	.word	0x08002203
 800217c:	08002203 	.word	0x08002203
 8002180:	08002203 	.word	0x08002203
 8002184:	08002203 	.word	0x08002203
 8002188:	08002203 	.word	0x08002203
 800218c:	08002203 	.word	0x08002203
 8002190:	08002203 	.word	0x08002203
 8002194:	08002203 	.word	0x08002203
 8002198:	080021b1 	.word	0x080021b1
 800219c:	080021c5 	.word	0x080021c5
 80021a0:	4a79      	ldr	r2, [pc, #484]	; (8002388 <HAL_GPIO_Init+0x2b4>)
 80021a2:	4293      	cmp	r3, r2
 80021a4:	d013      	beq.n	80021ce <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80021a6:	e02c      	b.n	8002202 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80021a8:	683b      	ldr	r3, [r7, #0]
 80021aa:	68db      	ldr	r3, [r3, #12]
 80021ac:	623b      	str	r3, [r7, #32]
          break;
 80021ae:	e029      	b.n	8002204 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	68db      	ldr	r3, [r3, #12]
 80021b4:	3304      	adds	r3, #4
 80021b6:	623b      	str	r3, [r7, #32]
          break;
 80021b8:	e024      	b.n	8002204 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	68db      	ldr	r3, [r3, #12]
 80021be:	3308      	adds	r3, #8
 80021c0:	623b      	str	r3, [r7, #32]
          break;
 80021c2:	e01f      	b.n	8002204 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	68db      	ldr	r3, [r3, #12]
 80021c8:	330c      	adds	r3, #12
 80021ca:	623b      	str	r3, [r7, #32]
          break;
 80021cc:	e01a      	b.n	8002204 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80021ce:	683b      	ldr	r3, [r7, #0]
 80021d0:	689b      	ldr	r3, [r3, #8]
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d102      	bne.n	80021dc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80021d6:	2304      	movs	r3, #4
 80021d8:	623b      	str	r3, [r7, #32]
          break;
 80021da:	e013      	b.n	8002204 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	689b      	ldr	r3, [r3, #8]
 80021e0:	2b01      	cmp	r3, #1
 80021e2:	d105      	bne.n	80021f0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80021e4:	2308      	movs	r3, #8
 80021e6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	69fa      	ldr	r2, [r7, #28]
 80021ec:	611a      	str	r2, [r3, #16]
          break;
 80021ee:	e009      	b.n	8002204 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80021f0:	2308      	movs	r3, #8
 80021f2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	69fa      	ldr	r2, [r7, #28]
 80021f8:	615a      	str	r2, [r3, #20]
          break;
 80021fa:	e003      	b.n	8002204 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80021fc:	2300      	movs	r3, #0
 80021fe:	623b      	str	r3, [r7, #32]
          break;
 8002200:	e000      	b.n	8002204 <HAL_GPIO_Init+0x130>
          break;
 8002202:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002204:	69bb      	ldr	r3, [r7, #24]
 8002206:	2bff      	cmp	r3, #255	; 0xff
 8002208:	d801      	bhi.n	800220e <HAL_GPIO_Init+0x13a>
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	e001      	b.n	8002212 <HAL_GPIO_Init+0x13e>
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	3304      	adds	r3, #4
 8002212:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002214:	69bb      	ldr	r3, [r7, #24]
 8002216:	2bff      	cmp	r3, #255	; 0xff
 8002218:	d802      	bhi.n	8002220 <HAL_GPIO_Init+0x14c>
 800221a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800221c:	009b      	lsls	r3, r3, #2
 800221e:	e002      	b.n	8002226 <HAL_GPIO_Init+0x152>
 8002220:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002222:	3b08      	subs	r3, #8
 8002224:	009b      	lsls	r3, r3, #2
 8002226:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002228:	697b      	ldr	r3, [r7, #20]
 800222a:	681a      	ldr	r2, [r3, #0]
 800222c:	210f      	movs	r1, #15
 800222e:	693b      	ldr	r3, [r7, #16]
 8002230:	fa01 f303 	lsl.w	r3, r1, r3
 8002234:	43db      	mvns	r3, r3
 8002236:	401a      	ands	r2, r3
 8002238:	6a39      	ldr	r1, [r7, #32]
 800223a:	693b      	ldr	r3, [r7, #16]
 800223c:	fa01 f303 	lsl.w	r3, r1, r3
 8002240:	431a      	orrs	r2, r3
 8002242:	697b      	ldr	r3, [r7, #20]
 8002244:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002246:	683b      	ldr	r3, [r7, #0]
 8002248:	685b      	ldr	r3, [r3, #4]
 800224a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800224e:	2b00      	cmp	r3, #0
 8002250:	f000 80b1 	beq.w	80023b6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002254:	4b4d      	ldr	r3, [pc, #308]	; (800238c <HAL_GPIO_Init+0x2b8>)
 8002256:	699b      	ldr	r3, [r3, #24]
 8002258:	4a4c      	ldr	r2, [pc, #304]	; (800238c <HAL_GPIO_Init+0x2b8>)
 800225a:	f043 0301 	orr.w	r3, r3, #1
 800225e:	6193      	str	r3, [r2, #24]
 8002260:	4b4a      	ldr	r3, [pc, #296]	; (800238c <HAL_GPIO_Init+0x2b8>)
 8002262:	699b      	ldr	r3, [r3, #24]
 8002264:	f003 0301 	and.w	r3, r3, #1
 8002268:	60bb      	str	r3, [r7, #8]
 800226a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800226c:	4a48      	ldr	r2, [pc, #288]	; (8002390 <HAL_GPIO_Init+0x2bc>)
 800226e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002270:	089b      	lsrs	r3, r3, #2
 8002272:	3302      	adds	r3, #2
 8002274:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002278:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800227a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800227c:	f003 0303 	and.w	r3, r3, #3
 8002280:	009b      	lsls	r3, r3, #2
 8002282:	220f      	movs	r2, #15
 8002284:	fa02 f303 	lsl.w	r3, r2, r3
 8002288:	43db      	mvns	r3, r3
 800228a:	68fa      	ldr	r2, [r7, #12]
 800228c:	4013      	ands	r3, r2
 800228e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	4a40      	ldr	r2, [pc, #256]	; (8002394 <HAL_GPIO_Init+0x2c0>)
 8002294:	4293      	cmp	r3, r2
 8002296:	d013      	beq.n	80022c0 <HAL_GPIO_Init+0x1ec>
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	4a3f      	ldr	r2, [pc, #252]	; (8002398 <HAL_GPIO_Init+0x2c4>)
 800229c:	4293      	cmp	r3, r2
 800229e:	d00d      	beq.n	80022bc <HAL_GPIO_Init+0x1e8>
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	4a3e      	ldr	r2, [pc, #248]	; (800239c <HAL_GPIO_Init+0x2c8>)
 80022a4:	4293      	cmp	r3, r2
 80022a6:	d007      	beq.n	80022b8 <HAL_GPIO_Init+0x1e4>
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	4a3d      	ldr	r2, [pc, #244]	; (80023a0 <HAL_GPIO_Init+0x2cc>)
 80022ac:	4293      	cmp	r3, r2
 80022ae:	d101      	bne.n	80022b4 <HAL_GPIO_Init+0x1e0>
 80022b0:	2303      	movs	r3, #3
 80022b2:	e006      	b.n	80022c2 <HAL_GPIO_Init+0x1ee>
 80022b4:	2304      	movs	r3, #4
 80022b6:	e004      	b.n	80022c2 <HAL_GPIO_Init+0x1ee>
 80022b8:	2302      	movs	r3, #2
 80022ba:	e002      	b.n	80022c2 <HAL_GPIO_Init+0x1ee>
 80022bc:	2301      	movs	r3, #1
 80022be:	e000      	b.n	80022c2 <HAL_GPIO_Init+0x1ee>
 80022c0:	2300      	movs	r3, #0
 80022c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80022c4:	f002 0203 	and.w	r2, r2, #3
 80022c8:	0092      	lsls	r2, r2, #2
 80022ca:	4093      	lsls	r3, r2
 80022cc:	68fa      	ldr	r2, [r7, #12]
 80022ce:	4313      	orrs	r3, r2
 80022d0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80022d2:	492f      	ldr	r1, [pc, #188]	; (8002390 <HAL_GPIO_Init+0x2bc>)
 80022d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022d6:	089b      	lsrs	r3, r3, #2
 80022d8:	3302      	adds	r3, #2
 80022da:	68fa      	ldr	r2, [r7, #12]
 80022dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80022e0:	683b      	ldr	r3, [r7, #0]
 80022e2:	685b      	ldr	r3, [r3, #4]
 80022e4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d006      	beq.n	80022fa <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80022ec:	4b2d      	ldr	r3, [pc, #180]	; (80023a4 <HAL_GPIO_Init+0x2d0>)
 80022ee:	689a      	ldr	r2, [r3, #8]
 80022f0:	492c      	ldr	r1, [pc, #176]	; (80023a4 <HAL_GPIO_Init+0x2d0>)
 80022f2:	69bb      	ldr	r3, [r7, #24]
 80022f4:	4313      	orrs	r3, r2
 80022f6:	608b      	str	r3, [r1, #8]
 80022f8:	e006      	b.n	8002308 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80022fa:	4b2a      	ldr	r3, [pc, #168]	; (80023a4 <HAL_GPIO_Init+0x2d0>)
 80022fc:	689a      	ldr	r2, [r3, #8]
 80022fe:	69bb      	ldr	r3, [r7, #24]
 8002300:	43db      	mvns	r3, r3
 8002302:	4928      	ldr	r1, [pc, #160]	; (80023a4 <HAL_GPIO_Init+0x2d0>)
 8002304:	4013      	ands	r3, r2
 8002306:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002308:	683b      	ldr	r3, [r7, #0]
 800230a:	685b      	ldr	r3, [r3, #4]
 800230c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002310:	2b00      	cmp	r3, #0
 8002312:	d006      	beq.n	8002322 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002314:	4b23      	ldr	r3, [pc, #140]	; (80023a4 <HAL_GPIO_Init+0x2d0>)
 8002316:	68da      	ldr	r2, [r3, #12]
 8002318:	4922      	ldr	r1, [pc, #136]	; (80023a4 <HAL_GPIO_Init+0x2d0>)
 800231a:	69bb      	ldr	r3, [r7, #24]
 800231c:	4313      	orrs	r3, r2
 800231e:	60cb      	str	r3, [r1, #12]
 8002320:	e006      	b.n	8002330 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002322:	4b20      	ldr	r3, [pc, #128]	; (80023a4 <HAL_GPIO_Init+0x2d0>)
 8002324:	68da      	ldr	r2, [r3, #12]
 8002326:	69bb      	ldr	r3, [r7, #24]
 8002328:	43db      	mvns	r3, r3
 800232a:	491e      	ldr	r1, [pc, #120]	; (80023a4 <HAL_GPIO_Init+0x2d0>)
 800232c:	4013      	ands	r3, r2
 800232e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002330:	683b      	ldr	r3, [r7, #0]
 8002332:	685b      	ldr	r3, [r3, #4]
 8002334:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002338:	2b00      	cmp	r3, #0
 800233a:	d006      	beq.n	800234a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800233c:	4b19      	ldr	r3, [pc, #100]	; (80023a4 <HAL_GPIO_Init+0x2d0>)
 800233e:	685a      	ldr	r2, [r3, #4]
 8002340:	4918      	ldr	r1, [pc, #96]	; (80023a4 <HAL_GPIO_Init+0x2d0>)
 8002342:	69bb      	ldr	r3, [r7, #24]
 8002344:	4313      	orrs	r3, r2
 8002346:	604b      	str	r3, [r1, #4]
 8002348:	e006      	b.n	8002358 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800234a:	4b16      	ldr	r3, [pc, #88]	; (80023a4 <HAL_GPIO_Init+0x2d0>)
 800234c:	685a      	ldr	r2, [r3, #4]
 800234e:	69bb      	ldr	r3, [r7, #24]
 8002350:	43db      	mvns	r3, r3
 8002352:	4914      	ldr	r1, [pc, #80]	; (80023a4 <HAL_GPIO_Init+0x2d0>)
 8002354:	4013      	ands	r3, r2
 8002356:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	685b      	ldr	r3, [r3, #4]
 800235c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002360:	2b00      	cmp	r3, #0
 8002362:	d021      	beq.n	80023a8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002364:	4b0f      	ldr	r3, [pc, #60]	; (80023a4 <HAL_GPIO_Init+0x2d0>)
 8002366:	681a      	ldr	r2, [r3, #0]
 8002368:	490e      	ldr	r1, [pc, #56]	; (80023a4 <HAL_GPIO_Init+0x2d0>)
 800236a:	69bb      	ldr	r3, [r7, #24]
 800236c:	4313      	orrs	r3, r2
 800236e:	600b      	str	r3, [r1, #0]
 8002370:	e021      	b.n	80023b6 <HAL_GPIO_Init+0x2e2>
 8002372:	bf00      	nop
 8002374:	10320000 	.word	0x10320000
 8002378:	10310000 	.word	0x10310000
 800237c:	10220000 	.word	0x10220000
 8002380:	10210000 	.word	0x10210000
 8002384:	10120000 	.word	0x10120000
 8002388:	10110000 	.word	0x10110000
 800238c:	40021000 	.word	0x40021000
 8002390:	40010000 	.word	0x40010000
 8002394:	40010800 	.word	0x40010800
 8002398:	40010c00 	.word	0x40010c00
 800239c:	40011000 	.word	0x40011000
 80023a0:	40011400 	.word	0x40011400
 80023a4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80023a8:	4b0b      	ldr	r3, [pc, #44]	; (80023d8 <HAL_GPIO_Init+0x304>)
 80023aa:	681a      	ldr	r2, [r3, #0]
 80023ac:	69bb      	ldr	r3, [r7, #24]
 80023ae:	43db      	mvns	r3, r3
 80023b0:	4909      	ldr	r1, [pc, #36]	; (80023d8 <HAL_GPIO_Init+0x304>)
 80023b2:	4013      	ands	r3, r2
 80023b4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80023b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023b8:	3301      	adds	r3, #1
 80023ba:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80023bc:	683b      	ldr	r3, [r7, #0]
 80023be:	681a      	ldr	r2, [r3, #0]
 80023c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023c2:	fa22 f303 	lsr.w	r3, r2, r3
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	f47f ae8e 	bne.w	80020e8 <HAL_GPIO_Init+0x14>
  }
}
 80023cc:	bf00      	nop
 80023ce:	bf00      	nop
 80023d0:	372c      	adds	r7, #44	; 0x2c
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bc80      	pop	{r7}
 80023d6:	4770      	bx	lr
 80023d8:	40010400 	.word	0x40010400

080023dc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80023dc:	b480      	push	{r7}
 80023de:	b085      	sub	sp, #20
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
 80023e4:	460b      	mov	r3, r1
 80023e6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	689a      	ldr	r2, [r3, #8]
 80023ec:	887b      	ldrh	r3, [r7, #2]
 80023ee:	4013      	ands	r3, r2
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d002      	beq.n	80023fa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80023f4:	2301      	movs	r3, #1
 80023f6:	73fb      	strb	r3, [r7, #15]
 80023f8:	e001      	b.n	80023fe <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80023fa:	2300      	movs	r3, #0
 80023fc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80023fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8002400:	4618      	mov	r0, r3
 8002402:	3714      	adds	r7, #20
 8002404:	46bd      	mov	sp, r7
 8002406:	bc80      	pop	{r7}
 8002408:	4770      	bx	lr

0800240a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800240a:	b480      	push	{r7}
 800240c:	b083      	sub	sp, #12
 800240e:	af00      	add	r7, sp, #0
 8002410:	6078      	str	r0, [r7, #4]
 8002412:	460b      	mov	r3, r1
 8002414:	807b      	strh	r3, [r7, #2]
 8002416:	4613      	mov	r3, r2
 8002418:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800241a:	787b      	ldrb	r3, [r7, #1]
 800241c:	2b00      	cmp	r3, #0
 800241e:	d003      	beq.n	8002428 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002420:	887a      	ldrh	r2, [r7, #2]
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002426:	e003      	b.n	8002430 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002428:	887b      	ldrh	r3, [r7, #2]
 800242a:	041a      	lsls	r2, r3, #16
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	611a      	str	r2, [r3, #16]
}
 8002430:	bf00      	nop
 8002432:	370c      	adds	r7, #12
 8002434:	46bd      	mov	sp, r7
 8002436:	bc80      	pop	{r7}
 8002438:	4770      	bx	lr
	...

0800243c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b086      	sub	sp, #24
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	2b00      	cmp	r3, #0
 8002448:	d101      	bne.n	800244e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800244a:	2301      	movs	r3, #1
 800244c:	e272      	b.n	8002934 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f003 0301 	and.w	r3, r3, #1
 8002456:	2b00      	cmp	r3, #0
 8002458:	f000 8087 	beq.w	800256a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800245c:	4b92      	ldr	r3, [pc, #584]	; (80026a8 <HAL_RCC_OscConfig+0x26c>)
 800245e:	685b      	ldr	r3, [r3, #4]
 8002460:	f003 030c 	and.w	r3, r3, #12
 8002464:	2b04      	cmp	r3, #4
 8002466:	d00c      	beq.n	8002482 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002468:	4b8f      	ldr	r3, [pc, #572]	; (80026a8 <HAL_RCC_OscConfig+0x26c>)
 800246a:	685b      	ldr	r3, [r3, #4]
 800246c:	f003 030c 	and.w	r3, r3, #12
 8002470:	2b08      	cmp	r3, #8
 8002472:	d112      	bne.n	800249a <HAL_RCC_OscConfig+0x5e>
 8002474:	4b8c      	ldr	r3, [pc, #560]	; (80026a8 <HAL_RCC_OscConfig+0x26c>)
 8002476:	685b      	ldr	r3, [r3, #4]
 8002478:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800247c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002480:	d10b      	bne.n	800249a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002482:	4b89      	ldr	r3, [pc, #548]	; (80026a8 <HAL_RCC_OscConfig+0x26c>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800248a:	2b00      	cmp	r3, #0
 800248c:	d06c      	beq.n	8002568 <HAL_RCC_OscConfig+0x12c>
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	685b      	ldr	r3, [r3, #4]
 8002492:	2b00      	cmp	r3, #0
 8002494:	d168      	bne.n	8002568 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002496:	2301      	movs	r3, #1
 8002498:	e24c      	b.n	8002934 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	685b      	ldr	r3, [r3, #4]
 800249e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80024a2:	d106      	bne.n	80024b2 <HAL_RCC_OscConfig+0x76>
 80024a4:	4b80      	ldr	r3, [pc, #512]	; (80026a8 <HAL_RCC_OscConfig+0x26c>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4a7f      	ldr	r2, [pc, #508]	; (80026a8 <HAL_RCC_OscConfig+0x26c>)
 80024aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024ae:	6013      	str	r3, [r2, #0]
 80024b0:	e02e      	b.n	8002510 <HAL_RCC_OscConfig+0xd4>
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	685b      	ldr	r3, [r3, #4]
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d10c      	bne.n	80024d4 <HAL_RCC_OscConfig+0x98>
 80024ba:	4b7b      	ldr	r3, [pc, #492]	; (80026a8 <HAL_RCC_OscConfig+0x26c>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	4a7a      	ldr	r2, [pc, #488]	; (80026a8 <HAL_RCC_OscConfig+0x26c>)
 80024c0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80024c4:	6013      	str	r3, [r2, #0]
 80024c6:	4b78      	ldr	r3, [pc, #480]	; (80026a8 <HAL_RCC_OscConfig+0x26c>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	4a77      	ldr	r2, [pc, #476]	; (80026a8 <HAL_RCC_OscConfig+0x26c>)
 80024cc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80024d0:	6013      	str	r3, [r2, #0]
 80024d2:	e01d      	b.n	8002510 <HAL_RCC_OscConfig+0xd4>
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	685b      	ldr	r3, [r3, #4]
 80024d8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80024dc:	d10c      	bne.n	80024f8 <HAL_RCC_OscConfig+0xbc>
 80024de:	4b72      	ldr	r3, [pc, #456]	; (80026a8 <HAL_RCC_OscConfig+0x26c>)
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	4a71      	ldr	r2, [pc, #452]	; (80026a8 <HAL_RCC_OscConfig+0x26c>)
 80024e4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80024e8:	6013      	str	r3, [r2, #0]
 80024ea:	4b6f      	ldr	r3, [pc, #444]	; (80026a8 <HAL_RCC_OscConfig+0x26c>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	4a6e      	ldr	r2, [pc, #440]	; (80026a8 <HAL_RCC_OscConfig+0x26c>)
 80024f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024f4:	6013      	str	r3, [r2, #0]
 80024f6:	e00b      	b.n	8002510 <HAL_RCC_OscConfig+0xd4>
 80024f8:	4b6b      	ldr	r3, [pc, #428]	; (80026a8 <HAL_RCC_OscConfig+0x26c>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	4a6a      	ldr	r2, [pc, #424]	; (80026a8 <HAL_RCC_OscConfig+0x26c>)
 80024fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002502:	6013      	str	r3, [r2, #0]
 8002504:	4b68      	ldr	r3, [pc, #416]	; (80026a8 <HAL_RCC_OscConfig+0x26c>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	4a67      	ldr	r2, [pc, #412]	; (80026a8 <HAL_RCC_OscConfig+0x26c>)
 800250a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800250e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	685b      	ldr	r3, [r3, #4]
 8002514:	2b00      	cmp	r3, #0
 8002516:	d013      	beq.n	8002540 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002518:	f7ff fc12 	bl	8001d40 <HAL_GetTick>
 800251c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800251e:	e008      	b.n	8002532 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002520:	f7ff fc0e 	bl	8001d40 <HAL_GetTick>
 8002524:	4602      	mov	r2, r0
 8002526:	693b      	ldr	r3, [r7, #16]
 8002528:	1ad3      	subs	r3, r2, r3
 800252a:	2b64      	cmp	r3, #100	; 0x64
 800252c:	d901      	bls.n	8002532 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800252e:	2303      	movs	r3, #3
 8002530:	e200      	b.n	8002934 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002532:	4b5d      	ldr	r3, [pc, #372]	; (80026a8 <HAL_RCC_OscConfig+0x26c>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800253a:	2b00      	cmp	r3, #0
 800253c:	d0f0      	beq.n	8002520 <HAL_RCC_OscConfig+0xe4>
 800253e:	e014      	b.n	800256a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002540:	f7ff fbfe 	bl	8001d40 <HAL_GetTick>
 8002544:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002546:	e008      	b.n	800255a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002548:	f7ff fbfa 	bl	8001d40 <HAL_GetTick>
 800254c:	4602      	mov	r2, r0
 800254e:	693b      	ldr	r3, [r7, #16]
 8002550:	1ad3      	subs	r3, r2, r3
 8002552:	2b64      	cmp	r3, #100	; 0x64
 8002554:	d901      	bls.n	800255a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002556:	2303      	movs	r3, #3
 8002558:	e1ec      	b.n	8002934 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800255a:	4b53      	ldr	r3, [pc, #332]	; (80026a8 <HAL_RCC_OscConfig+0x26c>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002562:	2b00      	cmp	r3, #0
 8002564:	d1f0      	bne.n	8002548 <HAL_RCC_OscConfig+0x10c>
 8002566:	e000      	b.n	800256a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002568:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f003 0302 	and.w	r3, r3, #2
 8002572:	2b00      	cmp	r3, #0
 8002574:	d063      	beq.n	800263e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002576:	4b4c      	ldr	r3, [pc, #304]	; (80026a8 <HAL_RCC_OscConfig+0x26c>)
 8002578:	685b      	ldr	r3, [r3, #4]
 800257a:	f003 030c 	and.w	r3, r3, #12
 800257e:	2b00      	cmp	r3, #0
 8002580:	d00b      	beq.n	800259a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002582:	4b49      	ldr	r3, [pc, #292]	; (80026a8 <HAL_RCC_OscConfig+0x26c>)
 8002584:	685b      	ldr	r3, [r3, #4]
 8002586:	f003 030c 	and.w	r3, r3, #12
 800258a:	2b08      	cmp	r3, #8
 800258c:	d11c      	bne.n	80025c8 <HAL_RCC_OscConfig+0x18c>
 800258e:	4b46      	ldr	r3, [pc, #280]	; (80026a8 <HAL_RCC_OscConfig+0x26c>)
 8002590:	685b      	ldr	r3, [r3, #4]
 8002592:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002596:	2b00      	cmp	r3, #0
 8002598:	d116      	bne.n	80025c8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800259a:	4b43      	ldr	r3, [pc, #268]	; (80026a8 <HAL_RCC_OscConfig+0x26c>)
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f003 0302 	and.w	r3, r3, #2
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d005      	beq.n	80025b2 <HAL_RCC_OscConfig+0x176>
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	691b      	ldr	r3, [r3, #16]
 80025aa:	2b01      	cmp	r3, #1
 80025ac:	d001      	beq.n	80025b2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80025ae:	2301      	movs	r3, #1
 80025b0:	e1c0      	b.n	8002934 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025b2:	4b3d      	ldr	r3, [pc, #244]	; (80026a8 <HAL_RCC_OscConfig+0x26c>)
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	695b      	ldr	r3, [r3, #20]
 80025be:	00db      	lsls	r3, r3, #3
 80025c0:	4939      	ldr	r1, [pc, #228]	; (80026a8 <HAL_RCC_OscConfig+0x26c>)
 80025c2:	4313      	orrs	r3, r2
 80025c4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025c6:	e03a      	b.n	800263e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	691b      	ldr	r3, [r3, #16]
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d020      	beq.n	8002612 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80025d0:	4b36      	ldr	r3, [pc, #216]	; (80026ac <HAL_RCC_OscConfig+0x270>)
 80025d2:	2201      	movs	r2, #1
 80025d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025d6:	f7ff fbb3 	bl	8001d40 <HAL_GetTick>
 80025da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025dc:	e008      	b.n	80025f0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025de:	f7ff fbaf 	bl	8001d40 <HAL_GetTick>
 80025e2:	4602      	mov	r2, r0
 80025e4:	693b      	ldr	r3, [r7, #16]
 80025e6:	1ad3      	subs	r3, r2, r3
 80025e8:	2b02      	cmp	r3, #2
 80025ea:	d901      	bls.n	80025f0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80025ec:	2303      	movs	r3, #3
 80025ee:	e1a1      	b.n	8002934 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025f0:	4b2d      	ldr	r3, [pc, #180]	; (80026a8 <HAL_RCC_OscConfig+0x26c>)
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f003 0302 	and.w	r3, r3, #2
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d0f0      	beq.n	80025de <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025fc:	4b2a      	ldr	r3, [pc, #168]	; (80026a8 <HAL_RCC_OscConfig+0x26c>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	695b      	ldr	r3, [r3, #20]
 8002608:	00db      	lsls	r3, r3, #3
 800260a:	4927      	ldr	r1, [pc, #156]	; (80026a8 <HAL_RCC_OscConfig+0x26c>)
 800260c:	4313      	orrs	r3, r2
 800260e:	600b      	str	r3, [r1, #0]
 8002610:	e015      	b.n	800263e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002612:	4b26      	ldr	r3, [pc, #152]	; (80026ac <HAL_RCC_OscConfig+0x270>)
 8002614:	2200      	movs	r2, #0
 8002616:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002618:	f7ff fb92 	bl	8001d40 <HAL_GetTick>
 800261c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800261e:	e008      	b.n	8002632 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002620:	f7ff fb8e 	bl	8001d40 <HAL_GetTick>
 8002624:	4602      	mov	r2, r0
 8002626:	693b      	ldr	r3, [r7, #16]
 8002628:	1ad3      	subs	r3, r2, r3
 800262a:	2b02      	cmp	r3, #2
 800262c:	d901      	bls.n	8002632 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800262e:	2303      	movs	r3, #3
 8002630:	e180      	b.n	8002934 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002632:	4b1d      	ldr	r3, [pc, #116]	; (80026a8 <HAL_RCC_OscConfig+0x26c>)
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f003 0302 	and.w	r3, r3, #2
 800263a:	2b00      	cmp	r3, #0
 800263c:	d1f0      	bne.n	8002620 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f003 0308 	and.w	r3, r3, #8
 8002646:	2b00      	cmp	r3, #0
 8002648:	d03a      	beq.n	80026c0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	699b      	ldr	r3, [r3, #24]
 800264e:	2b00      	cmp	r3, #0
 8002650:	d019      	beq.n	8002686 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002652:	4b17      	ldr	r3, [pc, #92]	; (80026b0 <HAL_RCC_OscConfig+0x274>)
 8002654:	2201      	movs	r2, #1
 8002656:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002658:	f7ff fb72 	bl	8001d40 <HAL_GetTick>
 800265c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800265e:	e008      	b.n	8002672 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002660:	f7ff fb6e 	bl	8001d40 <HAL_GetTick>
 8002664:	4602      	mov	r2, r0
 8002666:	693b      	ldr	r3, [r7, #16]
 8002668:	1ad3      	subs	r3, r2, r3
 800266a:	2b02      	cmp	r3, #2
 800266c:	d901      	bls.n	8002672 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800266e:	2303      	movs	r3, #3
 8002670:	e160      	b.n	8002934 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002672:	4b0d      	ldr	r3, [pc, #52]	; (80026a8 <HAL_RCC_OscConfig+0x26c>)
 8002674:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002676:	f003 0302 	and.w	r3, r3, #2
 800267a:	2b00      	cmp	r3, #0
 800267c:	d0f0      	beq.n	8002660 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800267e:	2001      	movs	r0, #1
 8002680:	f000 face 	bl	8002c20 <RCC_Delay>
 8002684:	e01c      	b.n	80026c0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002686:	4b0a      	ldr	r3, [pc, #40]	; (80026b0 <HAL_RCC_OscConfig+0x274>)
 8002688:	2200      	movs	r2, #0
 800268a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800268c:	f7ff fb58 	bl	8001d40 <HAL_GetTick>
 8002690:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002692:	e00f      	b.n	80026b4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002694:	f7ff fb54 	bl	8001d40 <HAL_GetTick>
 8002698:	4602      	mov	r2, r0
 800269a:	693b      	ldr	r3, [r7, #16]
 800269c:	1ad3      	subs	r3, r2, r3
 800269e:	2b02      	cmp	r3, #2
 80026a0:	d908      	bls.n	80026b4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80026a2:	2303      	movs	r3, #3
 80026a4:	e146      	b.n	8002934 <HAL_RCC_OscConfig+0x4f8>
 80026a6:	bf00      	nop
 80026a8:	40021000 	.word	0x40021000
 80026ac:	42420000 	.word	0x42420000
 80026b0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026b4:	4b92      	ldr	r3, [pc, #584]	; (8002900 <HAL_RCC_OscConfig+0x4c4>)
 80026b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026b8:	f003 0302 	and.w	r3, r3, #2
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d1e9      	bne.n	8002694 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f003 0304 	and.w	r3, r3, #4
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	f000 80a6 	beq.w	800281a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80026ce:	2300      	movs	r3, #0
 80026d0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80026d2:	4b8b      	ldr	r3, [pc, #556]	; (8002900 <HAL_RCC_OscConfig+0x4c4>)
 80026d4:	69db      	ldr	r3, [r3, #28]
 80026d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d10d      	bne.n	80026fa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80026de:	4b88      	ldr	r3, [pc, #544]	; (8002900 <HAL_RCC_OscConfig+0x4c4>)
 80026e0:	69db      	ldr	r3, [r3, #28]
 80026e2:	4a87      	ldr	r2, [pc, #540]	; (8002900 <HAL_RCC_OscConfig+0x4c4>)
 80026e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80026e8:	61d3      	str	r3, [r2, #28]
 80026ea:	4b85      	ldr	r3, [pc, #532]	; (8002900 <HAL_RCC_OscConfig+0x4c4>)
 80026ec:	69db      	ldr	r3, [r3, #28]
 80026ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026f2:	60bb      	str	r3, [r7, #8]
 80026f4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80026f6:	2301      	movs	r3, #1
 80026f8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026fa:	4b82      	ldr	r3, [pc, #520]	; (8002904 <HAL_RCC_OscConfig+0x4c8>)
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002702:	2b00      	cmp	r3, #0
 8002704:	d118      	bne.n	8002738 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002706:	4b7f      	ldr	r3, [pc, #508]	; (8002904 <HAL_RCC_OscConfig+0x4c8>)
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	4a7e      	ldr	r2, [pc, #504]	; (8002904 <HAL_RCC_OscConfig+0x4c8>)
 800270c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002710:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002712:	f7ff fb15 	bl	8001d40 <HAL_GetTick>
 8002716:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002718:	e008      	b.n	800272c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800271a:	f7ff fb11 	bl	8001d40 <HAL_GetTick>
 800271e:	4602      	mov	r2, r0
 8002720:	693b      	ldr	r3, [r7, #16]
 8002722:	1ad3      	subs	r3, r2, r3
 8002724:	2b64      	cmp	r3, #100	; 0x64
 8002726:	d901      	bls.n	800272c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002728:	2303      	movs	r3, #3
 800272a:	e103      	b.n	8002934 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800272c:	4b75      	ldr	r3, [pc, #468]	; (8002904 <HAL_RCC_OscConfig+0x4c8>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002734:	2b00      	cmp	r3, #0
 8002736:	d0f0      	beq.n	800271a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	68db      	ldr	r3, [r3, #12]
 800273c:	2b01      	cmp	r3, #1
 800273e:	d106      	bne.n	800274e <HAL_RCC_OscConfig+0x312>
 8002740:	4b6f      	ldr	r3, [pc, #444]	; (8002900 <HAL_RCC_OscConfig+0x4c4>)
 8002742:	6a1b      	ldr	r3, [r3, #32]
 8002744:	4a6e      	ldr	r2, [pc, #440]	; (8002900 <HAL_RCC_OscConfig+0x4c4>)
 8002746:	f043 0301 	orr.w	r3, r3, #1
 800274a:	6213      	str	r3, [r2, #32]
 800274c:	e02d      	b.n	80027aa <HAL_RCC_OscConfig+0x36e>
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	68db      	ldr	r3, [r3, #12]
 8002752:	2b00      	cmp	r3, #0
 8002754:	d10c      	bne.n	8002770 <HAL_RCC_OscConfig+0x334>
 8002756:	4b6a      	ldr	r3, [pc, #424]	; (8002900 <HAL_RCC_OscConfig+0x4c4>)
 8002758:	6a1b      	ldr	r3, [r3, #32]
 800275a:	4a69      	ldr	r2, [pc, #420]	; (8002900 <HAL_RCC_OscConfig+0x4c4>)
 800275c:	f023 0301 	bic.w	r3, r3, #1
 8002760:	6213      	str	r3, [r2, #32]
 8002762:	4b67      	ldr	r3, [pc, #412]	; (8002900 <HAL_RCC_OscConfig+0x4c4>)
 8002764:	6a1b      	ldr	r3, [r3, #32]
 8002766:	4a66      	ldr	r2, [pc, #408]	; (8002900 <HAL_RCC_OscConfig+0x4c4>)
 8002768:	f023 0304 	bic.w	r3, r3, #4
 800276c:	6213      	str	r3, [r2, #32]
 800276e:	e01c      	b.n	80027aa <HAL_RCC_OscConfig+0x36e>
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	68db      	ldr	r3, [r3, #12]
 8002774:	2b05      	cmp	r3, #5
 8002776:	d10c      	bne.n	8002792 <HAL_RCC_OscConfig+0x356>
 8002778:	4b61      	ldr	r3, [pc, #388]	; (8002900 <HAL_RCC_OscConfig+0x4c4>)
 800277a:	6a1b      	ldr	r3, [r3, #32]
 800277c:	4a60      	ldr	r2, [pc, #384]	; (8002900 <HAL_RCC_OscConfig+0x4c4>)
 800277e:	f043 0304 	orr.w	r3, r3, #4
 8002782:	6213      	str	r3, [r2, #32]
 8002784:	4b5e      	ldr	r3, [pc, #376]	; (8002900 <HAL_RCC_OscConfig+0x4c4>)
 8002786:	6a1b      	ldr	r3, [r3, #32]
 8002788:	4a5d      	ldr	r2, [pc, #372]	; (8002900 <HAL_RCC_OscConfig+0x4c4>)
 800278a:	f043 0301 	orr.w	r3, r3, #1
 800278e:	6213      	str	r3, [r2, #32]
 8002790:	e00b      	b.n	80027aa <HAL_RCC_OscConfig+0x36e>
 8002792:	4b5b      	ldr	r3, [pc, #364]	; (8002900 <HAL_RCC_OscConfig+0x4c4>)
 8002794:	6a1b      	ldr	r3, [r3, #32]
 8002796:	4a5a      	ldr	r2, [pc, #360]	; (8002900 <HAL_RCC_OscConfig+0x4c4>)
 8002798:	f023 0301 	bic.w	r3, r3, #1
 800279c:	6213      	str	r3, [r2, #32]
 800279e:	4b58      	ldr	r3, [pc, #352]	; (8002900 <HAL_RCC_OscConfig+0x4c4>)
 80027a0:	6a1b      	ldr	r3, [r3, #32]
 80027a2:	4a57      	ldr	r2, [pc, #348]	; (8002900 <HAL_RCC_OscConfig+0x4c4>)
 80027a4:	f023 0304 	bic.w	r3, r3, #4
 80027a8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	68db      	ldr	r3, [r3, #12]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d015      	beq.n	80027de <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027b2:	f7ff fac5 	bl	8001d40 <HAL_GetTick>
 80027b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027b8:	e00a      	b.n	80027d0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027ba:	f7ff fac1 	bl	8001d40 <HAL_GetTick>
 80027be:	4602      	mov	r2, r0
 80027c0:	693b      	ldr	r3, [r7, #16]
 80027c2:	1ad3      	subs	r3, r2, r3
 80027c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80027c8:	4293      	cmp	r3, r2
 80027ca:	d901      	bls.n	80027d0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80027cc:	2303      	movs	r3, #3
 80027ce:	e0b1      	b.n	8002934 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027d0:	4b4b      	ldr	r3, [pc, #300]	; (8002900 <HAL_RCC_OscConfig+0x4c4>)
 80027d2:	6a1b      	ldr	r3, [r3, #32]
 80027d4:	f003 0302 	and.w	r3, r3, #2
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d0ee      	beq.n	80027ba <HAL_RCC_OscConfig+0x37e>
 80027dc:	e014      	b.n	8002808 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027de:	f7ff faaf 	bl	8001d40 <HAL_GetTick>
 80027e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027e4:	e00a      	b.n	80027fc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027e6:	f7ff faab 	bl	8001d40 <HAL_GetTick>
 80027ea:	4602      	mov	r2, r0
 80027ec:	693b      	ldr	r3, [r7, #16]
 80027ee:	1ad3      	subs	r3, r2, r3
 80027f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80027f4:	4293      	cmp	r3, r2
 80027f6:	d901      	bls.n	80027fc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80027f8:	2303      	movs	r3, #3
 80027fa:	e09b      	b.n	8002934 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027fc:	4b40      	ldr	r3, [pc, #256]	; (8002900 <HAL_RCC_OscConfig+0x4c4>)
 80027fe:	6a1b      	ldr	r3, [r3, #32]
 8002800:	f003 0302 	and.w	r3, r3, #2
 8002804:	2b00      	cmp	r3, #0
 8002806:	d1ee      	bne.n	80027e6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002808:	7dfb      	ldrb	r3, [r7, #23]
 800280a:	2b01      	cmp	r3, #1
 800280c:	d105      	bne.n	800281a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800280e:	4b3c      	ldr	r3, [pc, #240]	; (8002900 <HAL_RCC_OscConfig+0x4c4>)
 8002810:	69db      	ldr	r3, [r3, #28]
 8002812:	4a3b      	ldr	r2, [pc, #236]	; (8002900 <HAL_RCC_OscConfig+0x4c4>)
 8002814:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002818:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	69db      	ldr	r3, [r3, #28]
 800281e:	2b00      	cmp	r3, #0
 8002820:	f000 8087 	beq.w	8002932 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002824:	4b36      	ldr	r3, [pc, #216]	; (8002900 <HAL_RCC_OscConfig+0x4c4>)
 8002826:	685b      	ldr	r3, [r3, #4]
 8002828:	f003 030c 	and.w	r3, r3, #12
 800282c:	2b08      	cmp	r3, #8
 800282e:	d061      	beq.n	80028f4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	69db      	ldr	r3, [r3, #28]
 8002834:	2b02      	cmp	r3, #2
 8002836:	d146      	bne.n	80028c6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002838:	4b33      	ldr	r3, [pc, #204]	; (8002908 <HAL_RCC_OscConfig+0x4cc>)
 800283a:	2200      	movs	r2, #0
 800283c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800283e:	f7ff fa7f 	bl	8001d40 <HAL_GetTick>
 8002842:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002844:	e008      	b.n	8002858 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002846:	f7ff fa7b 	bl	8001d40 <HAL_GetTick>
 800284a:	4602      	mov	r2, r0
 800284c:	693b      	ldr	r3, [r7, #16]
 800284e:	1ad3      	subs	r3, r2, r3
 8002850:	2b02      	cmp	r3, #2
 8002852:	d901      	bls.n	8002858 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002854:	2303      	movs	r3, #3
 8002856:	e06d      	b.n	8002934 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002858:	4b29      	ldr	r3, [pc, #164]	; (8002900 <HAL_RCC_OscConfig+0x4c4>)
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002860:	2b00      	cmp	r3, #0
 8002862:	d1f0      	bne.n	8002846 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	6a1b      	ldr	r3, [r3, #32]
 8002868:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800286c:	d108      	bne.n	8002880 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800286e:	4b24      	ldr	r3, [pc, #144]	; (8002900 <HAL_RCC_OscConfig+0x4c4>)
 8002870:	685b      	ldr	r3, [r3, #4]
 8002872:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	689b      	ldr	r3, [r3, #8]
 800287a:	4921      	ldr	r1, [pc, #132]	; (8002900 <HAL_RCC_OscConfig+0x4c4>)
 800287c:	4313      	orrs	r3, r2
 800287e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002880:	4b1f      	ldr	r3, [pc, #124]	; (8002900 <HAL_RCC_OscConfig+0x4c4>)
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	6a19      	ldr	r1, [r3, #32]
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002890:	430b      	orrs	r3, r1
 8002892:	491b      	ldr	r1, [pc, #108]	; (8002900 <HAL_RCC_OscConfig+0x4c4>)
 8002894:	4313      	orrs	r3, r2
 8002896:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002898:	4b1b      	ldr	r3, [pc, #108]	; (8002908 <HAL_RCC_OscConfig+0x4cc>)
 800289a:	2201      	movs	r2, #1
 800289c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800289e:	f7ff fa4f 	bl	8001d40 <HAL_GetTick>
 80028a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80028a4:	e008      	b.n	80028b8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028a6:	f7ff fa4b 	bl	8001d40 <HAL_GetTick>
 80028aa:	4602      	mov	r2, r0
 80028ac:	693b      	ldr	r3, [r7, #16]
 80028ae:	1ad3      	subs	r3, r2, r3
 80028b0:	2b02      	cmp	r3, #2
 80028b2:	d901      	bls.n	80028b8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80028b4:	2303      	movs	r3, #3
 80028b6:	e03d      	b.n	8002934 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80028b8:	4b11      	ldr	r3, [pc, #68]	; (8002900 <HAL_RCC_OscConfig+0x4c4>)
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d0f0      	beq.n	80028a6 <HAL_RCC_OscConfig+0x46a>
 80028c4:	e035      	b.n	8002932 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028c6:	4b10      	ldr	r3, [pc, #64]	; (8002908 <HAL_RCC_OscConfig+0x4cc>)
 80028c8:	2200      	movs	r2, #0
 80028ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028cc:	f7ff fa38 	bl	8001d40 <HAL_GetTick>
 80028d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80028d2:	e008      	b.n	80028e6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028d4:	f7ff fa34 	bl	8001d40 <HAL_GetTick>
 80028d8:	4602      	mov	r2, r0
 80028da:	693b      	ldr	r3, [r7, #16]
 80028dc:	1ad3      	subs	r3, r2, r3
 80028de:	2b02      	cmp	r3, #2
 80028e0:	d901      	bls.n	80028e6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80028e2:	2303      	movs	r3, #3
 80028e4:	e026      	b.n	8002934 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80028e6:	4b06      	ldr	r3, [pc, #24]	; (8002900 <HAL_RCC_OscConfig+0x4c4>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d1f0      	bne.n	80028d4 <HAL_RCC_OscConfig+0x498>
 80028f2:	e01e      	b.n	8002932 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	69db      	ldr	r3, [r3, #28]
 80028f8:	2b01      	cmp	r3, #1
 80028fa:	d107      	bne.n	800290c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80028fc:	2301      	movs	r3, #1
 80028fe:	e019      	b.n	8002934 <HAL_RCC_OscConfig+0x4f8>
 8002900:	40021000 	.word	0x40021000
 8002904:	40007000 	.word	0x40007000
 8002908:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800290c:	4b0b      	ldr	r3, [pc, #44]	; (800293c <HAL_RCC_OscConfig+0x500>)
 800290e:	685b      	ldr	r3, [r3, #4]
 8002910:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	6a1b      	ldr	r3, [r3, #32]
 800291c:	429a      	cmp	r2, r3
 800291e:	d106      	bne.n	800292e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800292a:	429a      	cmp	r2, r3
 800292c:	d001      	beq.n	8002932 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800292e:	2301      	movs	r3, #1
 8002930:	e000      	b.n	8002934 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002932:	2300      	movs	r3, #0
}
 8002934:	4618      	mov	r0, r3
 8002936:	3718      	adds	r7, #24
 8002938:	46bd      	mov	sp, r7
 800293a:	bd80      	pop	{r7, pc}
 800293c:	40021000 	.word	0x40021000

08002940 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b084      	sub	sp, #16
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
 8002948:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	2b00      	cmp	r3, #0
 800294e:	d101      	bne.n	8002954 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002950:	2301      	movs	r3, #1
 8002952:	e0d0      	b.n	8002af6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002954:	4b6a      	ldr	r3, [pc, #424]	; (8002b00 <HAL_RCC_ClockConfig+0x1c0>)
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f003 0307 	and.w	r3, r3, #7
 800295c:	683a      	ldr	r2, [r7, #0]
 800295e:	429a      	cmp	r2, r3
 8002960:	d910      	bls.n	8002984 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002962:	4b67      	ldr	r3, [pc, #412]	; (8002b00 <HAL_RCC_ClockConfig+0x1c0>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f023 0207 	bic.w	r2, r3, #7
 800296a:	4965      	ldr	r1, [pc, #404]	; (8002b00 <HAL_RCC_ClockConfig+0x1c0>)
 800296c:	683b      	ldr	r3, [r7, #0]
 800296e:	4313      	orrs	r3, r2
 8002970:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002972:	4b63      	ldr	r3, [pc, #396]	; (8002b00 <HAL_RCC_ClockConfig+0x1c0>)
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f003 0307 	and.w	r3, r3, #7
 800297a:	683a      	ldr	r2, [r7, #0]
 800297c:	429a      	cmp	r2, r3
 800297e:	d001      	beq.n	8002984 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002980:	2301      	movs	r3, #1
 8002982:	e0b8      	b.n	8002af6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f003 0302 	and.w	r3, r3, #2
 800298c:	2b00      	cmp	r3, #0
 800298e:	d020      	beq.n	80029d2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f003 0304 	and.w	r3, r3, #4
 8002998:	2b00      	cmp	r3, #0
 800299a:	d005      	beq.n	80029a8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800299c:	4b59      	ldr	r3, [pc, #356]	; (8002b04 <HAL_RCC_ClockConfig+0x1c4>)
 800299e:	685b      	ldr	r3, [r3, #4]
 80029a0:	4a58      	ldr	r2, [pc, #352]	; (8002b04 <HAL_RCC_ClockConfig+0x1c4>)
 80029a2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80029a6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f003 0308 	and.w	r3, r3, #8
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d005      	beq.n	80029c0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80029b4:	4b53      	ldr	r3, [pc, #332]	; (8002b04 <HAL_RCC_ClockConfig+0x1c4>)
 80029b6:	685b      	ldr	r3, [r3, #4]
 80029b8:	4a52      	ldr	r2, [pc, #328]	; (8002b04 <HAL_RCC_ClockConfig+0x1c4>)
 80029ba:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80029be:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80029c0:	4b50      	ldr	r3, [pc, #320]	; (8002b04 <HAL_RCC_ClockConfig+0x1c4>)
 80029c2:	685b      	ldr	r3, [r3, #4]
 80029c4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	689b      	ldr	r3, [r3, #8]
 80029cc:	494d      	ldr	r1, [pc, #308]	; (8002b04 <HAL_RCC_ClockConfig+0x1c4>)
 80029ce:	4313      	orrs	r3, r2
 80029d0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f003 0301 	and.w	r3, r3, #1
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d040      	beq.n	8002a60 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	685b      	ldr	r3, [r3, #4]
 80029e2:	2b01      	cmp	r3, #1
 80029e4:	d107      	bne.n	80029f6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029e6:	4b47      	ldr	r3, [pc, #284]	; (8002b04 <HAL_RCC_ClockConfig+0x1c4>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d115      	bne.n	8002a1e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029f2:	2301      	movs	r3, #1
 80029f4:	e07f      	b.n	8002af6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	685b      	ldr	r3, [r3, #4]
 80029fa:	2b02      	cmp	r3, #2
 80029fc:	d107      	bne.n	8002a0e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029fe:	4b41      	ldr	r3, [pc, #260]	; (8002b04 <HAL_RCC_ClockConfig+0x1c4>)
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d109      	bne.n	8002a1e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	e073      	b.n	8002af6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a0e:	4b3d      	ldr	r3, [pc, #244]	; (8002b04 <HAL_RCC_ClockConfig+0x1c4>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f003 0302 	and.w	r3, r3, #2
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d101      	bne.n	8002a1e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a1a:	2301      	movs	r3, #1
 8002a1c:	e06b      	b.n	8002af6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002a1e:	4b39      	ldr	r3, [pc, #228]	; (8002b04 <HAL_RCC_ClockConfig+0x1c4>)
 8002a20:	685b      	ldr	r3, [r3, #4]
 8002a22:	f023 0203 	bic.w	r2, r3, #3
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	685b      	ldr	r3, [r3, #4]
 8002a2a:	4936      	ldr	r1, [pc, #216]	; (8002b04 <HAL_RCC_ClockConfig+0x1c4>)
 8002a2c:	4313      	orrs	r3, r2
 8002a2e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002a30:	f7ff f986 	bl	8001d40 <HAL_GetTick>
 8002a34:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a36:	e00a      	b.n	8002a4e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a38:	f7ff f982 	bl	8001d40 <HAL_GetTick>
 8002a3c:	4602      	mov	r2, r0
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	1ad3      	subs	r3, r2, r3
 8002a42:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a46:	4293      	cmp	r3, r2
 8002a48:	d901      	bls.n	8002a4e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002a4a:	2303      	movs	r3, #3
 8002a4c:	e053      	b.n	8002af6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a4e:	4b2d      	ldr	r3, [pc, #180]	; (8002b04 <HAL_RCC_ClockConfig+0x1c4>)
 8002a50:	685b      	ldr	r3, [r3, #4]
 8002a52:	f003 020c 	and.w	r2, r3, #12
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	685b      	ldr	r3, [r3, #4]
 8002a5a:	009b      	lsls	r3, r3, #2
 8002a5c:	429a      	cmp	r2, r3
 8002a5e:	d1eb      	bne.n	8002a38 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002a60:	4b27      	ldr	r3, [pc, #156]	; (8002b00 <HAL_RCC_ClockConfig+0x1c0>)
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f003 0307 	and.w	r3, r3, #7
 8002a68:	683a      	ldr	r2, [r7, #0]
 8002a6a:	429a      	cmp	r2, r3
 8002a6c:	d210      	bcs.n	8002a90 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a6e:	4b24      	ldr	r3, [pc, #144]	; (8002b00 <HAL_RCC_ClockConfig+0x1c0>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f023 0207 	bic.w	r2, r3, #7
 8002a76:	4922      	ldr	r1, [pc, #136]	; (8002b00 <HAL_RCC_ClockConfig+0x1c0>)
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	4313      	orrs	r3, r2
 8002a7c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a7e:	4b20      	ldr	r3, [pc, #128]	; (8002b00 <HAL_RCC_ClockConfig+0x1c0>)
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f003 0307 	and.w	r3, r3, #7
 8002a86:	683a      	ldr	r2, [r7, #0]
 8002a88:	429a      	cmp	r2, r3
 8002a8a:	d001      	beq.n	8002a90 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002a8c:	2301      	movs	r3, #1
 8002a8e:	e032      	b.n	8002af6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f003 0304 	and.w	r3, r3, #4
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d008      	beq.n	8002aae <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a9c:	4b19      	ldr	r3, [pc, #100]	; (8002b04 <HAL_RCC_ClockConfig+0x1c4>)
 8002a9e:	685b      	ldr	r3, [r3, #4]
 8002aa0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	68db      	ldr	r3, [r3, #12]
 8002aa8:	4916      	ldr	r1, [pc, #88]	; (8002b04 <HAL_RCC_ClockConfig+0x1c4>)
 8002aaa:	4313      	orrs	r3, r2
 8002aac:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f003 0308 	and.w	r3, r3, #8
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d009      	beq.n	8002ace <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002aba:	4b12      	ldr	r3, [pc, #72]	; (8002b04 <HAL_RCC_ClockConfig+0x1c4>)
 8002abc:	685b      	ldr	r3, [r3, #4]
 8002abe:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	691b      	ldr	r3, [r3, #16]
 8002ac6:	00db      	lsls	r3, r3, #3
 8002ac8:	490e      	ldr	r1, [pc, #56]	; (8002b04 <HAL_RCC_ClockConfig+0x1c4>)
 8002aca:	4313      	orrs	r3, r2
 8002acc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002ace:	f000 f821 	bl	8002b14 <HAL_RCC_GetSysClockFreq>
 8002ad2:	4602      	mov	r2, r0
 8002ad4:	4b0b      	ldr	r3, [pc, #44]	; (8002b04 <HAL_RCC_ClockConfig+0x1c4>)
 8002ad6:	685b      	ldr	r3, [r3, #4]
 8002ad8:	091b      	lsrs	r3, r3, #4
 8002ada:	f003 030f 	and.w	r3, r3, #15
 8002ade:	490a      	ldr	r1, [pc, #40]	; (8002b08 <HAL_RCC_ClockConfig+0x1c8>)
 8002ae0:	5ccb      	ldrb	r3, [r1, r3]
 8002ae2:	fa22 f303 	lsr.w	r3, r2, r3
 8002ae6:	4a09      	ldr	r2, [pc, #36]	; (8002b0c <HAL_RCC_ClockConfig+0x1cc>)
 8002ae8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002aea:	4b09      	ldr	r3, [pc, #36]	; (8002b10 <HAL_RCC_ClockConfig+0x1d0>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	4618      	mov	r0, r3
 8002af0:	f7ff f8e4 	bl	8001cbc <HAL_InitTick>

  return HAL_OK;
 8002af4:	2300      	movs	r3, #0
}
 8002af6:	4618      	mov	r0, r3
 8002af8:	3710      	adds	r7, #16
 8002afa:	46bd      	mov	sp, r7
 8002afc:	bd80      	pop	{r7, pc}
 8002afe:	bf00      	nop
 8002b00:	40022000 	.word	0x40022000
 8002b04:	40021000 	.word	0x40021000
 8002b08:	08006158 	.word	0x08006158
 8002b0c:	20000004 	.word	0x20000004
 8002b10:	20000008 	.word	0x20000008

08002b14 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b14:	b480      	push	{r7}
 8002b16:	b087      	sub	sp, #28
 8002b18:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	60fb      	str	r3, [r7, #12]
 8002b1e:	2300      	movs	r3, #0
 8002b20:	60bb      	str	r3, [r7, #8]
 8002b22:	2300      	movs	r3, #0
 8002b24:	617b      	str	r3, [r7, #20]
 8002b26:	2300      	movs	r3, #0
 8002b28:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002b2e:	4b1e      	ldr	r3, [pc, #120]	; (8002ba8 <HAL_RCC_GetSysClockFreq+0x94>)
 8002b30:	685b      	ldr	r3, [r3, #4]
 8002b32:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	f003 030c 	and.w	r3, r3, #12
 8002b3a:	2b04      	cmp	r3, #4
 8002b3c:	d002      	beq.n	8002b44 <HAL_RCC_GetSysClockFreq+0x30>
 8002b3e:	2b08      	cmp	r3, #8
 8002b40:	d003      	beq.n	8002b4a <HAL_RCC_GetSysClockFreq+0x36>
 8002b42:	e027      	b.n	8002b94 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002b44:	4b19      	ldr	r3, [pc, #100]	; (8002bac <HAL_RCC_GetSysClockFreq+0x98>)
 8002b46:	613b      	str	r3, [r7, #16]
      break;
 8002b48:	e027      	b.n	8002b9a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	0c9b      	lsrs	r3, r3, #18
 8002b4e:	f003 030f 	and.w	r3, r3, #15
 8002b52:	4a17      	ldr	r2, [pc, #92]	; (8002bb0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002b54:	5cd3      	ldrb	r3, [r2, r3]
 8002b56:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d010      	beq.n	8002b84 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002b62:	4b11      	ldr	r3, [pc, #68]	; (8002ba8 <HAL_RCC_GetSysClockFreq+0x94>)
 8002b64:	685b      	ldr	r3, [r3, #4]
 8002b66:	0c5b      	lsrs	r3, r3, #17
 8002b68:	f003 0301 	and.w	r3, r3, #1
 8002b6c:	4a11      	ldr	r2, [pc, #68]	; (8002bb4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002b6e:	5cd3      	ldrb	r3, [r2, r3]
 8002b70:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	4a0d      	ldr	r2, [pc, #52]	; (8002bac <HAL_RCC_GetSysClockFreq+0x98>)
 8002b76:	fb03 f202 	mul.w	r2, r3, r2
 8002b7a:	68bb      	ldr	r3, [r7, #8]
 8002b7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b80:	617b      	str	r3, [r7, #20]
 8002b82:	e004      	b.n	8002b8e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	4a0c      	ldr	r2, [pc, #48]	; (8002bb8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002b88:	fb02 f303 	mul.w	r3, r2, r3
 8002b8c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002b8e:	697b      	ldr	r3, [r7, #20]
 8002b90:	613b      	str	r3, [r7, #16]
      break;
 8002b92:	e002      	b.n	8002b9a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002b94:	4b05      	ldr	r3, [pc, #20]	; (8002bac <HAL_RCC_GetSysClockFreq+0x98>)
 8002b96:	613b      	str	r3, [r7, #16]
      break;
 8002b98:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002b9a:	693b      	ldr	r3, [r7, #16]
}
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	371c      	adds	r7, #28
 8002ba0:	46bd      	mov	sp, r7
 8002ba2:	bc80      	pop	{r7}
 8002ba4:	4770      	bx	lr
 8002ba6:	bf00      	nop
 8002ba8:	40021000 	.word	0x40021000
 8002bac:	007a1200 	.word	0x007a1200
 8002bb0:	08006170 	.word	0x08006170
 8002bb4:	08006180 	.word	0x08006180
 8002bb8:	003d0900 	.word	0x003d0900

08002bbc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002bbc:	b480      	push	{r7}
 8002bbe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002bc0:	4b02      	ldr	r3, [pc, #8]	; (8002bcc <HAL_RCC_GetHCLKFreq+0x10>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
}
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	bc80      	pop	{r7}
 8002bca:	4770      	bx	lr
 8002bcc:	20000004 	.word	0x20000004

08002bd0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002bd4:	f7ff fff2 	bl	8002bbc <HAL_RCC_GetHCLKFreq>
 8002bd8:	4602      	mov	r2, r0
 8002bda:	4b05      	ldr	r3, [pc, #20]	; (8002bf0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002bdc:	685b      	ldr	r3, [r3, #4]
 8002bde:	0a1b      	lsrs	r3, r3, #8
 8002be0:	f003 0307 	and.w	r3, r3, #7
 8002be4:	4903      	ldr	r1, [pc, #12]	; (8002bf4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002be6:	5ccb      	ldrb	r3, [r1, r3]
 8002be8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002bec:	4618      	mov	r0, r3
 8002bee:	bd80      	pop	{r7, pc}
 8002bf0:	40021000 	.word	0x40021000
 8002bf4:	08006168 	.word	0x08006168

08002bf8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002bfc:	f7ff ffde 	bl	8002bbc <HAL_RCC_GetHCLKFreq>
 8002c00:	4602      	mov	r2, r0
 8002c02:	4b05      	ldr	r3, [pc, #20]	; (8002c18 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002c04:	685b      	ldr	r3, [r3, #4]
 8002c06:	0adb      	lsrs	r3, r3, #11
 8002c08:	f003 0307 	and.w	r3, r3, #7
 8002c0c:	4903      	ldr	r1, [pc, #12]	; (8002c1c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002c0e:	5ccb      	ldrb	r3, [r1, r3]
 8002c10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c14:	4618      	mov	r0, r3
 8002c16:	bd80      	pop	{r7, pc}
 8002c18:	40021000 	.word	0x40021000
 8002c1c:	08006168 	.word	0x08006168

08002c20 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002c20:	b480      	push	{r7}
 8002c22:	b085      	sub	sp, #20
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002c28:	4b0a      	ldr	r3, [pc, #40]	; (8002c54 <RCC_Delay+0x34>)
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	4a0a      	ldr	r2, [pc, #40]	; (8002c58 <RCC_Delay+0x38>)
 8002c2e:	fba2 2303 	umull	r2, r3, r2, r3
 8002c32:	0a5b      	lsrs	r3, r3, #9
 8002c34:	687a      	ldr	r2, [r7, #4]
 8002c36:	fb02 f303 	mul.w	r3, r2, r3
 8002c3a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002c3c:	bf00      	nop
  }
  while (Delay --);
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	1e5a      	subs	r2, r3, #1
 8002c42:	60fa      	str	r2, [r7, #12]
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d1f9      	bne.n	8002c3c <RCC_Delay+0x1c>
}
 8002c48:	bf00      	nop
 8002c4a:	bf00      	nop
 8002c4c:	3714      	adds	r7, #20
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bc80      	pop	{r7}
 8002c52:	4770      	bx	lr
 8002c54:	20000004 	.word	0x20000004
 8002c58:	10624dd3 	.word	0x10624dd3

08002c5c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b082      	sub	sp, #8
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d101      	bne.n	8002c6e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002c6a:	2301      	movs	r3, #1
 8002c6c:	e041      	b.n	8002cf2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c74:	b2db      	uxtb	r3, r3
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d106      	bne.n	8002c88 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002c82:	6878      	ldr	r0, [r7, #4]
 8002c84:	f7fe fb56 	bl	8001334 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	2202      	movs	r2, #2
 8002c8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681a      	ldr	r2, [r3, #0]
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	3304      	adds	r3, #4
 8002c98:	4619      	mov	r1, r3
 8002c9a:	4610      	mov	r0, r2
 8002c9c:	f000 fe6c 	bl	8003978 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	2201      	movs	r2, #1
 8002ca4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2201      	movs	r2, #1
 8002cac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2201      	movs	r2, #1
 8002cb4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	2201      	movs	r2, #1
 8002cbc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2201      	movs	r2, #1
 8002cc4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	2201      	movs	r2, #1
 8002ccc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2201      	movs	r2, #1
 8002cd4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	2201      	movs	r2, #1
 8002cdc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	2201      	movs	r2, #1
 8002ce4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	2201      	movs	r2, #1
 8002cec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002cf0:	2300      	movs	r3, #0
}
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	3708      	adds	r7, #8
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	bd80      	pop	{r7, pc}
	...

08002cfc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	b085      	sub	sp, #20
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d0a:	b2db      	uxtb	r3, r3
 8002d0c:	2b01      	cmp	r3, #1
 8002d0e:	d001      	beq.n	8002d14 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002d10:	2301      	movs	r3, #1
 8002d12:	e03a      	b.n	8002d8a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	2202      	movs	r2, #2
 8002d18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	68da      	ldr	r2, [r3, #12]
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f042 0201 	orr.w	r2, r2, #1
 8002d2a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	4a18      	ldr	r2, [pc, #96]	; (8002d94 <HAL_TIM_Base_Start_IT+0x98>)
 8002d32:	4293      	cmp	r3, r2
 8002d34:	d00e      	beq.n	8002d54 <HAL_TIM_Base_Start_IT+0x58>
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d3e:	d009      	beq.n	8002d54 <HAL_TIM_Base_Start_IT+0x58>
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	4a14      	ldr	r2, [pc, #80]	; (8002d98 <HAL_TIM_Base_Start_IT+0x9c>)
 8002d46:	4293      	cmp	r3, r2
 8002d48:	d004      	beq.n	8002d54 <HAL_TIM_Base_Start_IT+0x58>
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	4a13      	ldr	r2, [pc, #76]	; (8002d9c <HAL_TIM_Base_Start_IT+0xa0>)
 8002d50:	4293      	cmp	r3, r2
 8002d52:	d111      	bne.n	8002d78 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	689b      	ldr	r3, [r3, #8]
 8002d5a:	f003 0307 	and.w	r3, r3, #7
 8002d5e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	2b06      	cmp	r3, #6
 8002d64:	d010      	beq.n	8002d88 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	681a      	ldr	r2, [r3, #0]
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f042 0201 	orr.w	r2, r2, #1
 8002d74:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d76:	e007      	b.n	8002d88 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	681a      	ldr	r2, [r3, #0]
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f042 0201 	orr.w	r2, r2, #1
 8002d86:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002d88:	2300      	movs	r3, #0
}
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	3714      	adds	r7, #20
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	bc80      	pop	{r7}
 8002d92:	4770      	bx	lr
 8002d94:	40012c00 	.word	0x40012c00
 8002d98:	40000400 	.word	0x40000400
 8002d9c:	40000800 	.word	0x40000800

08002da0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b082      	sub	sp, #8
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d101      	bne.n	8002db2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002dae:	2301      	movs	r3, #1
 8002db0:	e041      	b.n	8002e36 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002db8:	b2db      	uxtb	r3, r3
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d106      	bne.n	8002dcc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002dc6:	6878      	ldr	r0, [r7, #4]
 8002dc8:	f000 f839 	bl	8002e3e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	2202      	movs	r2, #2
 8002dd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681a      	ldr	r2, [r3, #0]
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	3304      	adds	r3, #4
 8002ddc:	4619      	mov	r1, r3
 8002dde:	4610      	mov	r0, r2
 8002de0:	f000 fdca 	bl	8003978 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2201      	movs	r2, #1
 8002de8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	2201      	movs	r2, #1
 8002df0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	2201      	movs	r2, #1
 8002df8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	2201      	movs	r2, #1
 8002e00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	2201      	movs	r2, #1
 8002e08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	2201      	movs	r2, #1
 8002e10:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	2201      	movs	r2, #1
 8002e18:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	2201      	movs	r2, #1
 8002e20:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	2201      	movs	r2, #1
 8002e28:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	2201      	movs	r2, #1
 8002e30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002e34:	2300      	movs	r3, #0
}
 8002e36:	4618      	mov	r0, r3
 8002e38:	3708      	adds	r7, #8
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bd80      	pop	{r7, pc}

08002e3e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002e3e:	b480      	push	{r7}
 8002e40:	b083      	sub	sp, #12
 8002e42:	af00      	add	r7, sp, #0
 8002e44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002e46:	bf00      	nop
 8002e48:	370c      	adds	r7, #12
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	bc80      	pop	{r7}
 8002e4e:	4770      	bx	lr

08002e50 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b084      	sub	sp, #16
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
 8002e58:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002e5a:	683b      	ldr	r3, [r7, #0]
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d109      	bne.n	8002e74 <HAL_TIM_PWM_Start+0x24>
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002e66:	b2db      	uxtb	r3, r3
 8002e68:	2b01      	cmp	r3, #1
 8002e6a:	bf14      	ite	ne
 8002e6c:	2301      	movne	r3, #1
 8002e6e:	2300      	moveq	r3, #0
 8002e70:	b2db      	uxtb	r3, r3
 8002e72:	e022      	b.n	8002eba <HAL_TIM_PWM_Start+0x6a>
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	2b04      	cmp	r3, #4
 8002e78:	d109      	bne.n	8002e8e <HAL_TIM_PWM_Start+0x3e>
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002e80:	b2db      	uxtb	r3, r3
 8002e82:	2b01      	cmp	r3, #1
 8002e84:	bf14      	ite	ne
 8002e86:	2301      	movne	r3, #1
 8002e88:	2300      	moveq	r3, #0
 8002e8a:	b2db      	uxtb	r3, r3
 8002e8c:	e015      	b.n	8002eba <HAL_TIM_PWM_Start+0x6a>
 8002e8e:	683b      	ldr	r3, [r7, #0]
 8002e90:	2b08      	cmp	r3, #8
 8002e92:	d109      	bne.n	8002ea8 <HAL_TIM_PWM_Start+0x58>
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002e9a:	b2db      	uxtb	r3, r3
 8002e9c:	2b01      	cmp	r3, #1
 8002e9e:	bf14      	ite	ne
 8002ea0:	2301      	movne	r3, #1
 8002ea2:	2300      	moveq	r3, #0
 8002ea4:	b2db      	uxtb	r3, r3
 8002ea6:	e008      	b.n	8002eba <HAL_TIM_PWM_Start+0x6a>
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002eae:	b2db      	uxtb	r3, r3
 8002eb0:	2b01      	cmp	r3, #1
 8002eb2:	bf14      	ite	ne
 8002eb4:	2301      	movne	r3, #1
 8002eb6:	2300      	moveq	r3, #0
 8002eb8:	b2db      	uxtb	r3, r3
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d001      	beq.n	8002ec2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002ebe:	2301      	movs	r3, #1
 8002ec0:	e05e      	b.n	8002f80 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002ec2:	683b      	ldr	r3, [r7, #0]
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d104      	bne.n	8002ed2 <HAL_TIM_PWM_Start+0x82>
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2202      	movs	r2, #2
 8002ecc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002ed0:	e013      	b.n	8002efa <HAL_TIM_PWM_Start+0xaa>
 8002ed2:	683b      	ldr	r3, [r7, #0]
 8002ed4:	2b04      	cmp	r3, #4
 8002ed6:	d104      	bne.n	8002ee2 <HAL_TIM_PWM_Start+0x92>
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2202      	movs	r2, #2
 8002edc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002ee0:	e00b      	b.n	8002efa <HAL_TIM_PWM_Start+0xaa>
 8002ee2:	683b      	ldr	r3, [r7, #0]
 8002ee4:	2b08      	cmp	r3, #8
 8002ee6:	d104      	bne.n	8002ef2 <HAL_TIM_PWM_Start+0xa2>
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	2202      	movs	r2, #2
 8002eec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002ef0:	e003      	b.n	8002efa <HAL_TIM_PWM_Start+0xaa>
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	2202      	movs	r2, #2
 8002ef6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	2201      	movs	r2, #1
 8002f00:	6839      	ldr	r1, [r7, #0]
 8002f02:	4618      	mov	r0, r3
 8002f04:	f001 f8c5 	bl	8004092 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	4a1e      	ldr	r2, [pc, #120]	; (8002f88 <HAL_TIM_PWM_Start+0x138>)
 8002f0e:	4293      	cmp	r3, r2
 8002f10:	d107      	bne.n	8002f22 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002f20:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	4a18      	ldr	r2, [pc, #96]	; (8002f88 <HAL_TIM_PWM_Start+0x138>)
 8002f28:	4293      	cmp	r3, r2
 8002f2a:	d00e      	beq.n	8002f4a <HAL_TIM_PWM_Start+0xfa>
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f34:	d009      	beq.n	8002f4a <HAL_TIM_PWM_Start+0xfa>
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	4a14      	ldr	r2, [pc, #80]	; (8002f8c <HAL_TIM_PWM_Start+0x13c>)
 8002f3c:	4293      	cmp	r3, r2
 8002f3e:	d004      	beq.n	8002f4a <HAL_TIM_PWM_Start+0xfa>
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	4a12      	ldr	r2, [pc, #72]	; (8002f90 <HAL_TIM_PWM_Start+0x140>)
 8002f46:	4293      	cmp	r3, r2
 8002f48:	d111      	bne.n	8002f6e <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	689b      	ldr	r3, [r3, #8]
 8002f50:	f003 0307 	and.w	r3, r3, #7
 8002f54:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	2b06      	cmp	r3, #6
 8002f5a:	d010      	beq.n	8002f7e <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	681a      	ldr	r2, [r3, #0]
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f042 0201 	orr.w	r2, r2, #1
 8002f6a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f6c:	e007      	b.n	8002f7e <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	681a      	ldr	r2, [r3, #0]
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f042 0201 	orr.w	r2, r2, #1
 8002f7c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002f7e:	2300      	movs	r3, #0
}
 8002f80:	4618      	mov	r0, r3
 8002f82:	3710      	adds	r7, #16
 8002f84:	46bd      	mov	sp, r7
 8002f86:	bd80      	pop	{r7, pc}
 8002f88:	40012c00 	.word	0x40012c00
 8002f8c:	40000400 	.word	0x40000400
 8002f90:	40000800 	.word	0x40000800

08002f94 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b082      	sub	sp, #8
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d101      	bne.n	8002fa6 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8002fa2:	2301      	movs	r3, #1
 8002fa4:	e041      	b.n	800302a <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002fac:	b2db      	uxtb	r3, r3
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d106      	bne.n	8002fc0 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8002fba:	6878      	ldr	r0, [r7, #4]
 8002fbc:	f000 f839 	bl	8003032 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2202      	movs	r2, #2
 8002fc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681a      	ldr	r2, [r3, #0]
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	3304      	adds	r3, #4
 8002fd0:	4619      	mov	r1, r3
 8002fd2:	4610      	mov	r0, r2
 8002fd4:	f000 fcd0 	bl	8003978 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	2201      	movs	r2, #1
 8002fdc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2201      	movs	r2, #1
 8002fe4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	2201      	movs	r2, #1
 8002fec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	2201      	movs	r2, #1
 8002ff4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2201      	movs	r2, #1
 8002ffc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	2201      	movs	r2, #1
 8003004:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2201      	movs	r2, #1
 800300c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2201      	movs	r2, #1
 8003014:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2201      	movs	r2, #1
 800301c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2201      	movs	r2, #1
 8003024:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003028:	2300      	movs	r3, #0
}
 800302a:	4618      	mov	r0, r3
 800302c:	3708      	adds	r7, #8
 800302e:	46bd      	mov	sp, r7
 8003030:	bd80      	pop	{r7, pc}

08003032 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8003032:	b480      	push	{r7}
 8003034:	b083      	sub	sp, #12
 8003036:	af00      	add	r7, sp, #0
 8003038:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800303a:	bf00      	nop
 800303c:	370c      	adds	r7, #12
 800303e:	46bd      	mov	sp, r7
 8003040:	bc80      	pop	{r7}
 8003042:	4770      	bx	lr

08003044 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b084      	sub	sp, #16
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
 800304c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800304e:	2300      	movs	r3, #0
 8003050:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8003052:	683b      	ldr	r3, [r7, #0]
 8003054:	2b00      	cmp	r3, #0
 8003056:	d104      	bne.n	8003062 <HAL_TIM_IC_Start_IT+0x1e>
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800305e:	b2db      	uxtb	r3, r3
 8003060:	e013      	b.n	800308a <HAL_TIM_IC_Start_IT+0x46>
 8003062:	683b      	ldr	r3, [r7, #0]
 8003064:	2b04      	cmp	r3, #4
 8003066:	d104      	bne.n	8003072 <HAL_TIM_IC_Start_IT+0x2e>
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800306e:	b2db      	uxtb	r3, r3
 8003070:	e00b      	b.n	800308a <HAL_TIM_IC_Start_IT+0x46>
 8003072:	683b      	ldr	r3, [r7, #0]
 8003074:	2b08      	cmp	r3, #8
 8003076:	d104      	bne.n	8003082 <HAL_TIM_IC_Start_IT+0x3e>
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800307e:	b2db      	uxtb	r3, r3
 8003080:	e003      	b.n	800308a <HAL_TIM_IC_Start_IT+0x46>
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003088:	b2db      	uxtb	r3, r3
 800308a:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	2b00      	cmp	r3, #0
 8003090:	d104      	bne.n	800309c <HAL_TIM_IC_Start_IT+0x58>
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003098:	b2db      	uxtb	r3, r3
 800309a:	e013      	b.n	80030c4 <HAL_TIM_IC_Start_IT+0x80>
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	2b04      	cmp	r3, #4
 80030a0:	d104      	bne.n	80030ac <HAL_TIM_IC_Start_IT+0x68>
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80030a8:	b2db      	uxtb	r3, r3
 80030aa:	e00b      	b.n	80030c4 <HAL_TIM_IC_Start_IT+0x80>
 80030ac:	683b      	ldr	r3, [r7, #0]
 80030ae:	2b08      	cmp	r3, #8
 80030b0:	d104      	bne.n	80030bc <HAL_TIM_IC_Start_IT+0x78>
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80030b8:	b2db      	uxtb	r3, r3
 80030ba:	e003      	b.n	80030c4 <HAL_TIM_IC_Start_IT+0x80>
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80030c2:	b2db      	uxtb	r3, r3
 80030c4:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80030c6:	7bbb      	ldrb	r3, [r7, #14]
 80030c8:	2b01      	cmp	r3, #1
 80030ca:	d102      	bne.n	80030d2 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80030cc:	7b7b      	ldrb	r3, [r7, #13]
 80030ce:	2b01      	cmp	r3, #1
 80030d0:	d001      	beq.n	80030d6 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 80030d2:	2301      	movs	r3, #1
 80030d4:	e0b8      	b.n	8003248 <HAL_TIM_IC_Start_IT+0x204>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80030d6:	683b      	ldr	r3, [r7, #0]
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d104      	bne.n	80030e6 <HAL_TIM_IC_Start_IT+0xa2>
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2202      	movs	r2, #2
 80030e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80030e4:	e013      	b.n	800310e <HAL_TIM_IC_Start_IT+0xca>
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	2b04      	cmp	r3, #4
 80030ea:	d104      	bne.n	80030f6 <HAL_TIM_IC_Start_IT+0xb2>
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	2202      	movs	r2, #2
 80030f0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80030f4:	e00b      	b.n	800310e <HAL_TIM_IC_Start_IT+0xca>
 80030f6:	683b      	ldr	r3, [r7, #0]
 80030f8:	2b08      	cmp	r3, #8
 80030fa:	d104      	bne.n	8003106 <HAL_TIM_IC_Start_IT+0xc2>
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	2202      	movs	r2, #2
 8003100:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003104:	e003      	b.n	800310e <HAL_TIM_IC_Start_IT+0xca>
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	2202      	movs	r2, #2
 800310a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	2b00      	cmp	r3, #0
 8003112:	d104      	bne.n	800311e <HAL_TIM_IC_Start_IT+0xda>
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2202      	movs	r2, #2
 8003118:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800311c:	e013      	b.n	8003146 <HAL_TIM_IC_Start_IT+0x102>
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	2b04      	cmp	r3, #4
 8003122:	d104      	bne.n	800312e <HAL_TIM_IC_Start_IT+0xea>
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	2202      	movs	r2, #2
 8003128:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800312c:	e00b      	b.n	8003146 <HAL_TIM_IC_Start_IT+0x102>
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	2b08      	cmp	r3, #8
 8003132:	d104      	bne.n	800313e <HAL_TIM_IC_Start_IT+0xfa>
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2202      	movs	r2, #2
 8003138:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800313c:	e003      	b.n	8003146 <HAL_TIM_IC_Start_IT+0x102>
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	2202      	movs	r2, #2
 8003142:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	2b0c      	cmp	r3, #12
 800314a:	d841      	bhi.n	80031d0 <HAL_TIM_IC_Start_IT+0x18c>
 800314c:	a201      	add	r2, pc, #4	; (adr r2, 8003154 <HAL_TIM_IC_Start_IT+0x110>)
 800314e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003152:	bf00      	nop
 8003154:	08003189 	.word	0x08003189
 8003158:	080031d1 	.word	0x080031d1
 800315c:	080031d1 	.word	0x080031d1
 8003160:	080031d1 	.word	0x080031d1
 8003164:	0800319b 	.word	0x0800319b
 8003168:	080031d1 	.word	0x080031d1
 800316c:	080031d1 	.word	0x080031d1
 8003170:	080031d1 	.word	0x080031d1
 8003174:	080031ad 	.word	0x080031ad
 8003178:	080031d1 	.word	0x080031d1
 800317c:	080031d1 	.word	0x080031d1
 8003180:	080031d1 	.word	0x080031d1
 8003184:	080031bf 	.word	0x080031bf
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	68da      	ldr	r2, [r3, #12]
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f042 0202 	orr.w	r2, r2, #2
 8003196:	60da      	str	r2, [r3, #12]
      break;
 8003198:	e01d      	b.n	80031d6 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	68da      	ldr	r2, [r3, #12]
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f042 0204 	orr.w	r2, r2, #4
 80031a8:	60da      	str	r2, [r3, #12]
      break;
 80031aa:	e014      	b.n	80031d6 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	68da      	ldr	r2, [r3, #12]
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f042 0208 	orr.w	r2, r2, #8
 80031ba:	60da      	str	r2, [r3, #12]
      break;
 80031bc:	e00b      	b.n	80031d6 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	68da      	ldr	r2, [r3, #12]
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f042 0210 	orr.w	r2, r2, #16
 80031cc:	60da      	str	r2, [r3, #12]
      break;
 80031ce:	e002      	b.n	80031d6 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 80031d0:	2301      	movs	r3, #1
 80031d2:	73fb      	strb	r3, [r7, #15]
      break;
 80031d4:	bf00      	nop
  }

  if (status == HAL_OK)
 80031d6:	7bfb      	ldrb	r3, [r7, #15]
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d134      	bne.n	8003246 <HAL_TIM_IC_Start_IT+0x202>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	2201      	movs	r2, #1
 80031e2:	6839      	ldr	r1, [r7, #0]
 80031e4:	4618      	mov	r0, r3
 80031e6:	f000 ff54 	bl	8004092 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4a18      	ldr	r2, [pc, #96]	; (8003250 <HAL_TIM_IC_Start_IT+0x20c>)
 80031f0:	4293      	cmp	r3, r2
 80031f2:	d00e      	beq.n	8003212 <HAL_TIM_IC_Start_IT+0x1ce>
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80031fc:	d009      	beq.n	8003212 <HAL_TIM_IC_Start_IT+0x1ce>
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	4a14      	ldr	r2, [pc, #80]	; (8003254 <HAL_TIM_IC_Start_IT+0x210>)
 8003204:	4293      	cmp	r3, r2
 8003206:	d004      	beq.n	8003212 <HAL_TIM_IC_Start_IT+0x1ce>
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	4a12      	ldr	r2, [pc, #72]	; (8003258 <HAL_TIM_IC_Start_IT+0x214>)
 800320e:	4293      	cmp	r3, r2
 8003210:	d111      	bne.n	8003236 <HAL_TIM_IC_Start_IT+0x1f2>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	689b      	ldr	r3, [r3, #8]
 8003218:	f003 0307 	and.w	r3, r3, #7
 800321c:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800321e:	68bb      	ldr	r3, [r7, #8]
 8003220:	2b06      	cmp	r3, #6
 8003222:	d010      	beq.n	8003246 <HAL_TIM_IC_Start_IT+0x202>
      {
        __HAL_TIM_ENABLE(htim);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	681a      	ldr	r2, [r3, #0]
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f042 0201 	orr.w	r2, r2, #1
 8003232:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003234:	e007      	b.n	8003246 <HAL_TIM_IC_Start_IT+0x202>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	681a      	ldr	r2, [r3, #0]
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f042 0201 	orr.w	r2, r2, #1
 8003244:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8003246:	7bfb      	ldrb	r3, [r7, #15]
}
 8003248:	4618      	mov	r0, r3
 800324a:	3710      	adds	r7, #16
 800324c:	46bd      	mov	sp, r7
 800324e:	bd80      	pop	{r7, pc}
 8003250:	40012c00 	.word	0x40012c00
 8003254:	40000400 	.word	0x40000400
 8003258:	40000800 	.word	0x40000800

0800325c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	b082      	sub	sp, #8
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	691b      	ldr	r3, [r3, #16]
 800326a:	f003 0302 	and.w	r3, r3, #2
 800326e:	2b02      	cmp	r3, #2
 8003270:	d122      	bne.n	80032b8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	68db      	ldr	r3, [r3, #12]
 8003278:	f003 0302 	and.w	r3, r3, #2
 800327c:	2b02      	cmp	r3, #2
 800327e:	d11b      	bne.n	80032b8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f06f 0202 	mvn.w	r2, #2
 8003288:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	2201      	movs	r2, #1
 800328e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	699b      	ldr	r3, [r3, #24]
 8003296:	f003 0303 	and.w	r3, r3, #3
 800329a:	2b00      	cmp	r3, #0
 800329c:	d003      	beq.n	80032a6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800329e:	6878      	ldr	r0, [r7, #4]
 80032a0:	f7fe fae6 	bl	8001870 <HAL_TIM_IC_CaptureCallback>
 80032a4:	e005      	b.n	80032b2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80032a6:	6878      	ldr	r0, [r7, #4]
 80032a8:	f000 fb4a 	bl	8003940 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032ac:	6878      	ldr	r0, [r7, #4]
 80032ae:	f000 fb50 	bl	8003952 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2200      	movs	r2, #0
 80032b6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	691b      	ldr	r3, [r3, #16]
 80032be:	f003 0304 	and.w	r3, r3, #4
 80032c2:	2b04      	cmp	r3, #4
 80032c4:	d122      	bne.n	800330c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	68db      	ldr	r3, [r3, #12]
 80032cc:	f003 0304 	and.w	r3, r3, #4
 80032d0:	2b04      	cmp	r3, #4
 80032d2:	d11b      	bne.n	800330c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f06f 0204 	mvn.w	r2, #4
 80032dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	2202      	movs	r2, #2
 80032e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	699b      	ldr	r3, [r3, #24]
 80032ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d003      	beq.n	80032fa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80032f2:	6878      	ldr	r0, [r7, #4]
 80032f4:	f7fe fabc 	bl	8001870 <HAL_TIM_IC_CaptureCallback>
 80032f8:	e005      	b.n	8003306 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80032fa:	6878      	ldr	r0, [r7, #4]
 80032fc:	f000 fb20 	bl	8003940 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003300:	6878      	ldr	r0, [r7, #4]
 8003302:	f000 fb26 	bl	8003952 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	2200      	movs	r2, #0
 800330a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	691b      	ldr	r3, [r3, #16]
 8003312:	f003 0308 	and.w	r3, r3, #8
 8003316:	2b08      	cmp	r3, #8
 8003318:	d122      	bne.n	8003360 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	68db      	ldr	r3, [r3, #12]
 8003320:	f003 0308 	and.w	r3, r3, #8
 8003324:	2b08      	cmp	r3, #8
 8003326:	d11b      	bne.n	8003360 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f06f 0208 	mvn.w	r2, #8
 8003330:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	2204      	movs	r2, #4
 8003336:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	69db      	ldr	r3, [r3, #28]
 800333e:	f003 0303 	and.w	r3, r3, #3
 8003342:	2b00      	cmp	r3, #0
 8003344:	d003      	beq.n	800334e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003346:	6878      	ldr	r0, [r7, #4]
 8003348:	f7fe fa92 	bl	8001870 <HAL_TIM_IC_CaptureCallback>
 800334c:	e005      	b.n	800335a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800334e:	6878      	ldr	r0, [r7, #4]
 8003350:	f000 faf6 	bl	8003940 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003354:	6878      	ldr	r0, [r7, #4]
 8003356:	f000 fafc 	bl	8003952 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2200      	movs	r2, #0
 800335e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	691b      	ldr	r3, [r3, #16]
 8003366:	f003 0310 	and.w	r3, r3, #16
 800336a:	2b10      	cmp	r3, #16
 800336c:	d122      	bne.n	80033b4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	68db      	ldr	r3, [r3, #12]
 8003374:	f003 0310 	and.w	r3, r3, #16
 8003378:	2b10      	cmp	r3, #16
 800337a:	d11b      	bne.n	80033b4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f06f 0210 	mvn.w	r2, #16
 8003384:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	2208      	movs	r2, #8
 800338a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	69db      	ldr	r3, [r3, #28]
 8003392:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003396:	2b00      	cmp	r3, #0
 8003398:	d003      	beq.n	80033a2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800339a:	6878      	ldr	r0, [r7, #4]
 800339c:	f7fe fa68 	bl	8001870 <HAL_TIM_IC_CaptureCallback>
 80033a0:	e005      	b.n	80033ae <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80033a2:	6878      	ldr	r0, [r7, #4]
 80033a4:	f000 facc 	bl	8003940 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033a8:	6878      	ldr	r0, [r7, #4]
 80033aa:	f000 fad2 	bl	8003952 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	2200      	movs	r2, #0
 80033b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	691b      	ldr	r3, [r3, #16]
 80033ba:	f003 0301 	and.w	r3, r3, #1
 80033be:	2b01      	cmp	r3, #1
 80033c0:	d10e      	bne.n	80033e0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	68db      	ldr	r3, [r3, #12]
 80033c8:	f003 0301 	and.w	r3, r3, #1
 80033cc:	2b01      	cmp	r3, #1
 80033ce:	d107      	bne.n	80033e0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f06f 0201 	mvn.w	r2, #1
 80033d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80033da:	6878      	ldr	r0, [r7, #4]
 80033dc:	f7fd fb24 	bl	8000a28 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	691b      	ldr	r3, [r3, #16]
 80033e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033ea:	2b80      	cmp	r3, #128	; 0x80
 80033ec:	d10e      	bne.n	800340c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	68db      	ldr	r3, [r3, #12]
 80033f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033f8:	2b80      	cmp	r3, #128	; 0x80
 80033fa:	d107      	bne.n	800340c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003404:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003406:	6878      	ldr	r0, [r7, #4]
 8003408:	f000 fecf 	bl	80041aa <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	691b      	ldr	r3, [r3, #16]
 8003412:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003416:	2b40      	cmp	r3, #64	; 0x40
 8003418:	d10e      	bne.n	8003438 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	68db      	ldr	r3, [r3, #12]
 8003420:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003424:	2b40      	cmp	r3, #64	; 0x40
 8003426:	d107      	bne.n	8003438 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003430:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003432:	6878      	ldr	r0, [r7, #4]
 8003434:	f000 fa96 	bl	8003964 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	691b      	ldr	r3, [r3, #16]
 800343e:	f003 0320 	and.w	r3, r3, #32
 8003442:	2b20      	cmp	r3, #32
 8003444:	d10e      	bne.n	8003464 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	68db      	ldr	r3, [r3, #12]
 800344c:	f003 0320 	and.w	r3, r3, #32
 8003450:	2b20      	cmp	r3, #32
 8003452:	d107      	bne.n	8003464 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f06f 0220 	mvn.w	r2, #32
 800345c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800345e:	6878      	ldr	r0, [r7, #4]
 8003460:	f000 fe9a 	bl	8004198 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003464:	bf00      	nop
 8003466:	3708      	adds	r7, #8
 8003468:	46bd      	mov	sp, r7
 800346a:	bd80      	pop	{r7, pc}

0800346c <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800346c:	b580      	push	{r7, lr}
 800346e:	b086      	sub	sp, #24
 8003470:	af00      	add	r7, sp, #0
 8003472:	60f8      	str	r0, [r7, #12]
 8003474:	60b9      	str	r1, [r7, #8]
 8003476:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003478:	2300      	movs	r3, #0
 800347a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003482:	2b01      	cmp	r3, #1
 8003484:	d101      	bne.n	800348a <HAL_TIM_IC_ConfigChannel+0x1e>
 8003486:	2302      	movs	r3, #2
 8003488:	e088      	b.n	800359c <HAL_TIM_IC_ConfigChannel+0x130>
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	2201      	movs	r2, #1
 800348e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	2b00      	cmp	r3, #0
 8003496:	d11b      	bne.n	80034d0 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800349c:	68bb      	ldr	r3, [r7, #8]
 800349e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80034a0:	68bb      	ldr	r3, [r7, #8]
 80034a2:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80034a4:	68bb      	ldr	r3, [r7, #8]
 80034a6:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 80034a8:	f000 fc50 	bl	8003d4c <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	699a      	ldr	r2, [r3, #24]
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f022 020c 	bic.w	r2, r2, #12
 80034ba:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	6999      	ldr	r1, [r3, #24]
 80034c2:	68bb      	ldr	r3, [r7, #8]
 80034c4:	689a      	ldr	r2, [r3, #8]
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	430a      	orrs	r2, r1
 80034cc:	619a      	str	r2, [r3, #24]
 80034ce:	e060      	b.n	8003592 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	2b04      	cmp	r3, #4
 80034d4:	d11c      	bne.n	8003510 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80034da:	68bb      	ldr	r3, [r7, #8]
 80034dc:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80034de:	68bb      	ldr	r3, [r7, #8]
 80034e0:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80034e2:	68bb      	ldr	r3, [r7, #8]
 80034e4:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 80034e6:	f000 fcb9 	bl	8003e5c <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	699a      	ldr	r2, [r3, #24]
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80034f8:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	6999      	ldr	r1, [r3, #24]
 8003500:	68bb      	ldr	r3, [r7, #8]
 8003502:	689b      	ldr	r3, [r3, #8]
 8003504:	021a      	lsls	r2, r3, #8
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	430a      	orrs	r2, r1
 800350c:	619a      	str	r2, [r3, #24]
 800350e:	e040      	b.n	8003592 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	2b08      	cmp	r3, #8
 8003514:	d11b      	bne.n	800354e <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800351a:	68bb      	ldr	r3, [r7, #8]
 800351c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800351e:	68bb      	ldr	r3, [r7, #8]
 8003520:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8003522:	68bb      	ldr	r3, [r7, #8]
 8003524:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8003526:	f000 fd04 	bl	8003f32 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	69da      	ldr	r2, [r3, #28]
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f022 020c 	bic.w	r2, r2, #12
 8003538:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	69d9      	ldr	r1, [r3, #28]
 8003540:	68bb      	ldr	r3, [r7, #8]
 8003542:	689a      	ldr	r2, [r3, #8]
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	430a      	orrs	r2, r1
 800354a:	61da      	str	r2, [r3, #28]
 800354c:	e021      	b.n	8003592 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	2b0c      	cmp	r3, #12
 8003552:	d11c      	bne.n	800358e <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8003558:	68bb      	ldr	r3, [r7, #8]
 800355a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800355c:	68bb      	ldr	r3, [r7, #8]
 800355e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8003560:	68bb      	ldr	r3, [r7, #8]
 8003562:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8003564:	f000 fd20 	bl	8003fa8 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	69da      	ldr	r2, [r3, #28]
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8003576:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	69d9      	ldr	r1, [r3, #28]
 800357e:	68bb      	ldr	r3, [r7, #8]
 8003580:	689b      	ldr	r3, [r3, #8]
 8003582:	021a      	lsls	r2, r3, #8
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	430a      	orrs	r2, r1
 800358a:	61da      	str	r2, [r3, #28]
 800358c:	e001      	b.n	8003592 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800358e:	2301      	movs	r3, #1
 8003590:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	2200      	movs	r2, #0
 8003596:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800359a:	7dfb      	ldrb	r3, [r7, #23]
}
 800359c:	4618      	mov	r0, r3
 800359e:	3718      	adds	r7, #24
 80035a0:	46bd      	mov	sp, r7
 80035a2:	bd80      	pop	{r7, pc}

080035a4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b086      	sub	sp, #24
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	60f8      	str	r0, [r7, #12]
 80035ac:	60b9      	str	r1, [r7, #8]
 80035ae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80035b0:	2300      	movs	r3, #0
 80035b2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80035ba:	2b01      	cmp	r3, #1
 80035bc:	d101      	bne.n	80035c2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80035be:	2302      	movs	r3, #2
 80035c0:	e0ae      	b.n	8003720 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	2201      	movs	r2, #1
 80035c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	2b0c      	cmp	r3, #12
 80035ce:	f200 809f 	bhi.w	8003710 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80035d2:	a201      	add	r2, pc, #4	; (adr r2, 80035d8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80035d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035d8:	0800360d 	.word	0x0800360d
 80035dc:	08003711 	.word	0x08003711
 80035e0:	08003711 	.word	0x08003711
 80035e4:	08003711 	.word	0x08003711
 80035e8:	0800364d 	.word	0x0800364d
 80035ec:	08003711 	.word	0x08003711
 80035f0:	08003711 	.word	0x08003711
 80035f4:	08003711 	.word	0x08003711
 80035f8:	0800368f 	.word	0x0800368f
 80035fc:	08003711 	.word	0x08003711
 8003600:	08003711 	.word	0x08003711
 8003604:	08003711 	.word	0x08003711
 8003608:	080036cf 	.word	0x080036cf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	68b9      	ldr	r1, [r7, #8]
 8003612:	4618      	mov	r0, r3
 8003614:	f000 fa12 	bl	8003a3c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	699a      	ldr	r2, [r3, #24]
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f042 0208 	orr.w	r2, r2, #8
 8003626:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	699a      	ldr	r2, [r3, #24]
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f022 0204 	bic.w	r2, r2, #4
 8003636:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	6999      	ldr	r1, [r3, #24]
 800363e:	68bb      	ldr	r3, [r7, #8]
 8003640:	691a      	ldr	r2, [r3, #16]
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	430a      	orrs	r2, r1
 8003648:	619a      	str	r2, [r3, #24]
      break;
 800364a:	e064      	b.n	8003716 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	68b9      	ldr	r1, [r7, #8]
 8003652:	4618      	mov	r0, r3
 8003654:	f000 fa58 	bl	8003b08 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	699a      	ldr	r2, [r3, #24]
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003666:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	699a      	ldr	r2, [r3, #24]
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003676:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	6999      	ldr	r1, [r3, #24]
 800367e:	68bb      	ldr	r3, [r7, #8]
 8003680:	691b      	ldr	r3, [r3, #16]
 8003682:	021a      	lsls	r2, r3, #8
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	430a      	orrs	r2, r1
 800368a:	619a      	str	r2, [r3, #24]
      break;
 800368c:	e043      	b.n	8003716 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	68b9      	ldr	r1, [r7, #8]
 8003694:	4618      	mov	r0, r3
 8003696:	f000 faa1 	bl	8003bdc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	69da      	ldr	r2, [r3, #28]
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f042 0208 	orr.w	r2, r2, #8
 80036a8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	69da      	ldr	r2, [r3, #28]
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f022 0204 	bic.w	r2, r2, #4
 80036b8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	69d9      	ldr	r1, [r3, #28]
 80036c0:	68bb      	ldr	r3, [r7, #8]
 80036c2:	691a      	ldr	r2, [r3, #16]
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	430a      	orrs	r2, r1
 80036ca:	61da      	str	r2, [r3, #28]
      break;
 80036cc:	e023      	b.n	8003716 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	68b9      	ldr	r1, [r7, #8]
 80036d4:	4618      	mov	r0, r3
 80036d6:	f000 faeb 	bl	8003cb0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	69da      	ldr	r2, [r3, #28]
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80036e8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	69da      	ldr	r2, [r3, #28]
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80036f8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	69d9      	ldr	r1, [r3, #28]
 8003700:	68bb      	ldr	r3, [r7, #8]
 8003702:	691b      	ldr	r3, [r3, #16]
 8003704:	021a      	lsls	r2, r3, #8
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	430a      	orrs	r2, r1
 800370c:	61da      	str	r2, [r3, #28]
      break;
 800370e:	e002      	b.n	8003716 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003710:	2301      	movs	r3, #1
 8003712:	75fb      	strb	r3, [r7, #23]
      break;
 8003714:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	2200      	movs	r2, #0
 800371a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800371e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003720:	4618      	mov	r0, r3
 8003722:	3718      	adds	r7, #24
 8003724:	46bd      	mov	sp, r7
 8003726:	bd80      	pop	{r7, pc}

08003728 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003728:	b580      	push	{r7, lr}
 800372a:	b084      	sub	sp, #16
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]
 8003730:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003732:	2300      	movs	r3, #0
 8003734:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800373c:	2b01      	cmp	r3, #1
 800373e:	d101      	bne.n	8003744 <HAL_TIM_ConfigClockSource+0x1c>
 8003740:	2302      	movs	r3, #2
 8003742:	e0b4      	b.n	80038ae <HAL_TIM_ConfigClockSource+0x186>
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	2201      	movs	r2, #1
 8003748:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2202      	movs	r2, #2
 8003750:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	689b      	ldr	r3, [r3, #8]
 800375a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800375c:	68bb      	ldr	r3, [r7, #8]
 800375e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003762:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003764:	68bb      	ldr	r3, [r7, #8]
 8003766:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800376a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	68ba      	ldr	r2, [r7, #8]
 8003772:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003774:	683b      	ldr	r3, [r7, #0]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800377c:	d03e      	beq.n	80037fc <HAL_TIM_ConfigClockSource+0xd4>
 800377e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003782:	f200 8087 	bhi.w	8003894 <HAL_TIM_ConfigClockSource+0x16c>
 8003786:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800378a:	f000 8086 	beq.w	800389a <HAL_TIM_ConfigClockSource+0x172>
 800378e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003792:	d87f      	bhi.n	8003894 <HAL_TIM_ConfigClockSource+0x16c>
 8003794:	2b70      	cmp	r3, #112	; 0x70
 8003796:	d01a      	beq.n	80037ce <HAL_TIM_ConfigClockSource+0xa6>
 8003798:	2b70      	cmp	r3, #112	; 0x70
 800379a:	d87b      	bhi.n	8003894 <HAL_TIM_ConfigClockSource+0x16c>
 800379c:	2b60      	cmp	r3, #96	; 0x60
 800379e:	d050      	beq.n	8003842 <HAL_TIM_ConfigClockSource+0x11a>
 80037a0:	2b60      	cmp	r3, #96	; 0x60
 80037a2:	d877      	bhi.n	8003894 <HAL_TIM_ConfigClockSource+0x16c>
 80037a4:	2b50      	cmp	r3, #80	; 0x50
 80037a6:	d03c      	beq.n	8003822 <HAL_TIM_ConfigClockSource+0xfa>
 80037a8:	2b50      	cmp	r3, #80	; 0x50
 80037aa:	d873      	bhi.n	8003894 <HAL_TIM_ConfigClockSource+0x16c>
 80037ac:	2b40      	cmp	r3, #64	; 0x40
 80037ae:	d058      	beq.n	8003862 <HAL_TIM_ConfigClockSource+0x13a>
 80037b0:	2b40      	cmp	r3, #64	; 0x40
 80037b2:	d86f      	bhi.n	8003894 <HAL_TIM_ConfigClockSource+0x16c>
 80037b4:	2b30      	cmp	r3, #48	; 0x30
 80037b6:	d064      	beq.n	8003882 <HAL_TIM_ConfigClockSource+0x15a>
 80037b8:	2b30      	cmp	r3, #48	; 0x30
 80037ba:	d86b      	bhi.n	8003894 <HAL_TIM_ConfigClockSource+0x16c>
 80037bc:	2b20      	cmp	r3, #32
 80037be:	d060      	beq.n	8003882 <HAL_TIM_ConfigClockSource+0x15a>
 80037c0:	2b20      	cmp	r3, #32
 80037c2:	d867      	bhi.n	8003894 <HAL_TIM_ConfigClockSource+0x16c>
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d05c      	beq.n	8003882 <HAL_TIM_ConfigClockSource+0x15a>
 80037c8:	2b10      	cmp	r3, #16
 80037ca:	d05a      	beq.n	8003882 <HAL_TIM_ConfigClockSource+0x15a>
 80037cc:	e062      	b.n	8003894 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80037d2:	683b      	ldr	r3, [r7, #0]
 80037d4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80037d6:	683b      	ldr	r3, [r7, #0]
 80037d8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80037de:	f000 fc39 	bl	8004054 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	689b      	ldr	r3, [r3, #8]
 80037e8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80037ea:	68bb      	ldr	r3, [r7, #8]
 80037ec:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80037f0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	68ba      	ldr	r2, [r7, #8]
 80037f8:	609a      	str	r2, [r3, #8]
      break;
 80037fa:	e04f      	b.n	800389c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003800:	683b      	ldr	r3, [r7, #0]
 8003802:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003804:	683b      	ldr	r3, [r7, #0]
 8003806:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003808:	683b      	ldr	r3, [r7, #0]
 800380a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800380c:	f000 fc22 	bl	8004054 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	689a      	ldr	r2, [r3, #8]
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800381e:	609a      	str	r2, [r3, #8]
      break;
 8003820:	e03c      	b.n	800389c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003826:	683b      	ldr	r3, [r7, #0]
 8003828:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800382a:	683b      	ldr	r3, [r7, #0]
 800382c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800382e:	461a      	mov	r2, r3
 8003830:	f000 fae6 	bl	8003e00 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	2150      	movs	r1, #80	; 0x50
 800383a:	4618      	mov	r0, r3
 800383c:	f000 fbf0 	bl	8004020 <TIM_ITRx_SetConfig>
      break;
 8003840:	e02c      	b.n	800389c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003846:	683b      	ldr	r3, [r7, #0]
 8003848:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800384a:	683b      	ldr	r3, [r7, #0]
 800384c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800384e:	461a      	mov	r2, r3
 8003850:	f000 fb40 	bl	8003ed4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	2160      	movs	r1, #96	; 0x60
 800385a:	4618      	mov	r0, r3
 800385c:	f000 fbe0 	bl	8004020 <TIM_ITRx_SetConfig>
      break;
 8003860:	e01c      	b.n	800389c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003866:	683b      	ldr	r3, [r7, #0]
 8003868:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800386e:	461a      	mov	r2, r3
 8003870:	f000 fac6 	bl	8003e00 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	2140      	movs	r1, #64	; 0x40
 800387a:	4618      	mov	r0, r3
 800387c:	f000 fbd0 	bl	8004020 <TIM_ITRx_SetConfig>
      break;
 8003880:	e00c      	b.n	800389c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681a      	ldr	r2, [r3, #0]
 8003886:	683b      	ldr	r3, [r7, #0]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	4619      	mov	r1, r3
 800388c:	4610      	mov	r0, r2
 800388e:	f000 fbc7 	bl	8004020 <TIM_ITRx_SetConfig>
      break;
 8003892:	e003      	b.n	800389c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003894:	2301      	movs	r3, #1
 8003896:	73fb      	strb	r3, [r7, #15]
      break;
 8003898:	e000      	b.n	800389c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800389a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2201      	movs	r2, #1
 80038a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	2200      	movs	r2, #0
 80038a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80038ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80038ae:	4618      	mov	r0, r3
 80038b0:	3710      	adds	r7, #16
 80038b2:	46bd      	mov	sp, r7
 80038b4:	bd80      	pop	{r7, pc}
	...

080038b8 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80038b8:	b480      	push	{r7}
 80038ba:	b085      	sub	sp, #20
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]
 80038c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80038c2:	2300      	movs	r3, #0
 80038c4:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80038c6:	683b      	ldr	r3, [r7, #0]
 80038c8:	2b0c      	cmp	r3, #12
 80038ca:	d831      	bhi.n	8003930 <HAL_TIM_ReadCapturedValue+0x78>
 80038cc:	a201      	add	r2, pc, #4	; (adr r2, 80038d4 <HAL_TIM_ReadCapturedValue+0x1c>)
 80038ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038d2:	bf00      	nop
 80038d4:	08003909 	.word	0x08003909
 80038d8:	08003931 	.word	0x08003931
 80038dc:	08003931 	.word	0x08003931
 80038e0:	08003931 	.word	0x08003931
 80038e4:	08003913 	.word	0x08003913
 80038e8:	08003931 	.word	0x08003931
 80038ec:	08003931 	.word	0x08003931
 80038f0:	08003931 	.word	0x08003931
 80038f4:	0800391d 	.word	0x0800391d
 80038f8:	08003931 	.word	0x08003931
 80038fc:	08003931 	.word	0x08003931
 8003900:	08003931 	.word	0x08003931
 8003904:	08003927 	.word	0x08003927
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800390e:	60fb      	str	r3, [r7, #12]

      break;
 8003910:	e00f      	b.n	8003932 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003918:	60fb      	str	r3, [r7, #12]

      break;
 800391a:	e00a      	b.n	8003932 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003922:	60fb      	str	r3, [r7, #12]

      break;
 8003924:	e005      	b.n	8003932 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800392c:	60fb      	str	r3, [r7, #12]

      break;
 800392e:	e000      	b.n	8003932 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8003930:	bf00      	nop
  }

  return tmpreg;
 8003932:	68fb      	ldr	r3, [r7, #12]
}
 8003934:	4618      	mov	r0, r3
 8003936:	3714      	adds	r7, #20
 8003938:	46bd      	mov	sp, r7
 800393a:	bc80      	pop	{r7}
 800393c:	4770      	bx	lr
 800393e:	bf00      	nop

08003940 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003940:	b480      	push	{r7}
 8003942:	b083      	sub	sp, #12
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003948:	bf00      	nop
 800394a:	370c      	adds	r7, #12
 800394c:	46bd      	mov	sp, r7
 800394e:	bc80      	pop	{r7}
 8003950:	4770      	bx	lr

08003952 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003952:	b480      	push	{r7}
 8003954:	b083      	sub	sp, #12
 8003956:	af00      	add	r7, sp, #0
 8003958:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800395a:	bf00      	nop
 800395c:	370c      	adds	r7, #12
 800395e:	46bd      	mov	sp, r7
 8003960:	bc80      	pop	{r7}
 8003962:	4770      	bx	lr

08003964 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003964:	b480      	push	{r7}
 8003966:	b083      	sub	sp, #12
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800396c:	bf00      	nop
 800396e:	370c      	adds	r7, #12
 8003970:	46bd      	mov	sp, r7
 8003972:	bc80      	pop	{r7}
 8003974:	4770      	bx	lr
	...

08003978 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003978:	b480      	push	{r7}
 800397a:	b085      	sub	sp, #20
 800397c:	af00      	add	r7, sp, #0
 800397e:	6078      	str	r0, [r7, #4]
 8003980:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	4a29      	ldr	r2, [pc, #164]	; (8003a30 <TIM_Base_SetConfig+0xb8>)
 800398c:	4293      	cmp	r3, r2
 800398e:	d00b      	beq.n	80039a8 <TIM_Base_SetConfig+0x30>
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003996:	d007      	beq.n	80039a8 <TIM_Base_SetConfig+0x30>
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	4a26      	ldr	r2, [pc, #152]	; (8003a34 <TIM_Base_SetConfig+0xbc>)
 800399c:	4293      	cmp	r3, r2
 800399e:	d003      	beq.n	80039a8 <TIM_Base_SetConfig+0x30>
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	4a25      	ldr	r2, [pc, #148]	; (8003a38 <TIM_Base_SetConfig+0xc0>)
 80039a4:	4293      	cmp	r3, r2
 80039a6:	d108      	bne.n	80039ba <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80039ae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	685b      	ldr	r3, [r3, #4]
 80039b4:	68fa      	ldr	r2, [r7, #12]
 80039b6:	4313      	orrs	r3, r2
 80039b8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	4a1c      	ldr	r2, [pc, #112]	; (8003a30 <TIM_Base_SetConfig+0xb8>)
 80039be:	4293      	cmp	r3, r2
 80039c0:	d00b      	beq.n	80039da <TIM_Base_SetConfig+0x62>
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039c8:	d007      	beq.n	80039da <TIM_Base_SetConfig+0x62>
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	4a19      	ldr	r2, [pc, #100]	; (8003a34 <TIM_Base_SetConfig+0xbc>)
 80039ce:	4293      	cmp	r3, r2
 80039d0:	d003      	beq.n	80039da <TIM_Base_SetConfig+0x62>
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	4a18      	ldr	r2, [pc, #96]	; (8003a38 <TIM_Base_SetConfig+0xc0>)
 80039d6:	4293      	cmp	r3, r2
 80039d8:	d108      	bne.n	80039ec <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80039e0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80039e2:	683b      	ldr	r3, [r7, #0]
 80039e4:	68db      	ldr	r3, [r3, #12]
 80039e6:	68fa      	ldr	r2, [r7, #12]
 80039e8:	4313      	orrs	r3, r2
 80039ea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	695b      	ldr	r3, [r3, #20]
 80039f6:	4313      	orrs	r3, r2
 80039f8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	68fa      	ldr	r2, [r7, #12]
 80039fe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003a00:	683b      	ldr	r3, [r7, #0]
 8003a02:	689a      	ldr	r2, [r3, #8]
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003a08:	683b      	ldr	r3, [r7, #0]
 8003a0a:	681a      	ldr	r2, [r3, #0]
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	4a07      	ldr	r2, [pc, #28]	; (8003a30 <TIM_Base_SetConfig+0xb8>)
 8003a14:	4293      	cmp	r3, r2
 8003a16:	d103      	bne.n	8003a20 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003a18:	683b      	ldr	r3, [r7, #0]
 8003a1a:	691a      	ldr	r2, [r3, #16]
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2201      	movs	r2, #1
 8003a24:	615a      	str	r2, [r3, #20]
}
 8003a26:	bf00      	nop
 8003a28:	3714      	adds	r7, #20
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	bc80      	pop	{r7}
 8003a2e:	4770      	bx	lr
 8003a30:	40012c00 	.word	0x40012c00
 8003a34:	40000400 	.word	0x40000400
 8003a38:	40000800 	.word	0x40000800

08003a3c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003a3c:	b480      	push	{r7}
 8003a3e:	b087      	sub	sp, #28
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	6078      	str	r0, [r7, #4]
 8003a44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6a1b      	ldr	r3, [r3, #32]
 8003a4a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	6a1b      	ldr	r3, [r3, #32]
 8003a50:	f023 0201 	bic.w	r2, r3, #1
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	685b      	ldr	r3, [r3, #4]
 8003a5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	699b      	ldr	r3, [r3, #24]
 8003a62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	f023 0303 	bic.w	r3, r3, #3
 8003a72:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003a74:	683b      	ldr	r3, [r7, #0]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	68fa      	ldr	r2, [r7, #12]
 8003a7a:	4313      	orrs	r3, r2
 8003a7c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003a7e:	697b      	ldr	r3, [r7, #20]
 8003a80:	f023 0302 	bic.w	r3, r3, #2
 8003a84:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003a86:	683b      	ldr	r3, [r7, #0]
 8003a88:	689b      	ldr	r3, [r3, #8]
 8003a8a:	697a      	ldr	r2, [r7, #20]
 8003a8c:	4313      	orrs	r3, r2
 8003a8e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	4a1c      	ldr	r2, [pc, #112]	; (8003b04 <TIM_OC1_SetConfig+0xc8>)
 8003a94:	4293      	cmp	r3, r2
 8003a96:	d10c      	bne.n	8003ab2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003a98:	697b      	ldr	r3, [r7, #20]
 8003a9a:	f023 0308 	bic.w	r3, r3, #8
 8003a9e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003aa0:	683b      	ldr	r3, [r7, #0]
 8003aa2:	68db      	ldr	r3, [r3, #12]
 8003aa4:	697a      	ldr	r2, [r7, #20]
 8003aa6:	4313      	orrs	r3, r2
 8003aa8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003aaa:	697b      	ldr	r3, [r7, #20]
 8003aac:	f023 0304 	bic.w	r3, r3, #4
 8003ab0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	4a13      	ldr	r2, [pc, #76]	; (8003b04 <TIM_OC1_SetConfig+0xc8>)
 8003ab6:	4293      	cmp	r3, r2
 8003ab8:	d111      	bne.n	8003ade <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003aba:	693b      	ldr	r3, [r7, #16]
 8003abc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003ac0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003ac2:	693b      	ldr	r3, [r7, #16]
 8003ac4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003ac8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	695b      	ldr	r3, [r3, #20]
 8003ace:	693a      	ldr	r2, [r7, #16]
 8003ad0:	4313      	orrs	r3, r2
 8003ad2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003ad4:	683b      	ldr	r3, [r7, #0]
 8003ad6:	699b      	ldr	r3, [r3, #24]
 8003ad8:	693a      	ldr	r2, [r7, #16]
 8003ada:	4313      	orrs	r3, r2
 8003adc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	693a      	ldr	r2, [r7, #16]
 8003ae2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	68fa      	ldr	r2, [r7, #12]
 8003ae8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	685a      	ldr	r2, [r3, #4]
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	697a      	ldr	r2, [r7, #20]
 8003af6:	621a      	str	r2, [r3, #32]
}
 8003af8:	bf00      	nop
 8003afa:	371c      	adds	r7, #28
 8003afc:	46bd      	mov	sp, r7
 8003afe:	bc80      	pop	{r7}
 8003b00:	4770      	bx	lr
 8003b02:	bf00      	nop
 8003b04:	40012c00 	.word	0x40012c00

08003b08 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003b08:	b480      	push	{r7}
 8003b0a:	b087      	sub	sp, #28
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	6078      	str	r0, [r7, #4]
 8003b10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6a1b      	ldr	r3, [r3, #32]
 8003b16:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	6a1b      	ldr	r3, [r3, #32]
 8003b1c:	f023 0210 	bic.w	r2, r3, #16
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	685b      	ldr	r3, [r3, #4]
 8003b28:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	699b      	ldr	r3, [r3, #24]
 8003b2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003b36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b3e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003b40:	683b      	ldr	r3, [r7, #0]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	021b      	lsls	r3, r3, #8
 8003b46:	68fa      	ldr	r2, [r7, #12]
 8003b48:	4313      	orrs	r3, r2
 8003b4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003b4c:	697b      	ldr	r3, [r7, #20]
 8003b4e:	f023 0320 	bic.w	r3, r3, #32
 8003b52:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003b54:	683b      	ldr	r3, [r7, #0]
 8003b56:	689b      	ldr	r3, [r3, #8]
 8003b58:	011b      	lsls	r3, r3, #4
 8003b5a:	697a      	ldr	r2, [r7, #20]
 8003b5c:	4313      	orrs	r3, r2
 8003b5e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	4a1d      	ldr	r2, [pc, #116]	; (8003bd8 <TIM_OC2_SetConfig+0xd0>)
 8003b64:	4293      	cmp	r3, r2
 8003b66:	d10d      	bne.n	8003b84 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003b68:	697b      	ldr	r3, [r7, #20]
 8003b6a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003b6e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003b70:	683b      	ldr	r3, [r7, #0]
 8003b72:	68db      	ldr	r3, [r3, #12]
 8003b74:	011b      	lsls	r3, r3, #4
 8003b76:	697a      	ldr	r2, [r7, #20]
 8003b78:	4313      	orrs	r3, r2
 8003b7a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003b7c:	697b      	ldr	r3, [r7, #20]
 8003b7e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003b82:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	4a14      	ldr	r2, [pc, #80]	; (8003bd8 <TIM_OC2_SetConfig+0xd0>)
 8003b88:	4293      	cmp	r3, r2
 8003b8a:	d113      	bne.n	8003bb4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003b8c:	693b      	ldr	r3, [r7, #16]
 8003b8e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003b92:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003b94:	693b      	ldr	r3, [r7, #16]
 8003b96:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003b9a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003b9c:	683b      	ldr	r3, [r7, #0]
 8003b9e:	695b      	ldr	r3, [r3, #20]
 8003ba0:	009b      	lsls	r3, r3, #2
 8003ba2:	693a      	ldr	r2, [r7, #16]
 8003ba4:	4313      	orrs	r3, r2
 8003ba6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003ba8:	683b      	ldr	r3, [r7, #0]
 8003baa:	699b      	ldr	r3, [r3, #24]
 8003bac:	009b      	lsls	r3, r3, #2
 8003bae:	693a      	ldr	r2, [r7, #16]
 8003bb0:	4313      	orrs	r3, r2
 8003bb2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	693a      	ldr	r2, [r7, #16]
 8003bb8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	68fa      	ldr	r2, [r7, #12]
 8003bbe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003bc0:	683b      	ldr	r3, [r7, #0]
 8003bc2:	685a      	ldr	r2, [r3, #4]
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	697a      	ldr	r2, [r7, #20]
 8003bcc:	621a      	str	r2, [r3, #32]
}
 8003bce:	bf00      	nop
 8003bd0:	371c      	adds	r7, #28
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	bc80      	pop	{r7}
 8003bd6:	4770      	bx	lr
 8003bd8:	40012c00 	.word	0x40012c00

08003bdc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003bdc:	b480      	push	{r7}
 8003bde:	b087      	sub	sp, #28
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	6078      	str	r0, [r7, #4]
 8003be4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	6a1b      	ldr	r3, [r3, #32]
 8003bea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6a1b      	ldr	r3, [r3, #32]
 8003bf0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	685b      	ldr	r3, [r3, #4]
 8003bfc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	69db      	ldr	r3, [r3, #28]
 8003c02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	f023 0303 	bic.w	r3, r3, #3
 8003c12:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003c14:	683b      	ldr	r3, [r7, #0]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	68fa      	ldr	r2, [r7, #12]
 8003c1a:	4313      	orrs	r3, r2
 8003c1c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003c1e:	697b      	ldr	r3, [r7, #20]
 8003c20:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003c24:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003c26:	683b      	ldr	r3, [r7, #0]
 8003c28:	689b      	ldr	r3, [r3, #8]
 8003c2a:	021b      	lsls	r3, r3, #8
 8003c2c:	697a      	ldr	r2, [r7, #20]
 8003c2e:	4313      	orrs	r3, r2
 8003c30:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	4a1d      	ldr	r2, [pc, #116]	; (8003cac <TIM_OC3_SetConfig+0xd0>)
 8003c36:	4293      	cmp	r3, r2
 8003c38:	d10d      	bne.n	8003c56 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003c3a:	697b      	ldr	r3, [r7, #20]
 8003c3c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003c40:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003c42:	683b      	ldr	r3, [r7, #0]
 8003c44:	68db      	ldr	r3, [r3, #12]
 8003c46:	021b      	lsls	r3, r3, #8
 8003c48:	697a      	ldr	r2, [r7, #20]
 8003c4a:	4313      	orrs	r3, r2
 8003c4c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003c4e:	697b      	ldr	r3, [r7, #20]
 8003c50:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003c54:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	4a14      	ldr	r2, [pc, #80]	; (8003cac <TIM_OC3_SetConfig+0xd0>)
 8003c5a:	4293      	cmp	r3, r2
 8003c5c:	d113      	bne.n	8003c86 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003c5e:	693b      	ldr	r3, [r7, #16]
 8003c60:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003c64:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003c66:	693b      	ldr	r3, [r7, #16]
 8003c68:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003c6c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	695b      	ldr	r3, [r3, #20]
 8003c72:	011b      	lsls	r3, r3, #4
 8003c74:	693a      	ldr	r2, [r7, #16]
 8003c76:	4313      	orrs	r3, r2
 8003c78:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003c7a:	683b      	ldr	r3, [r7, #0]
 8003c7c:	699b      	ldr	r3, [r3, #24]
 8003c7e:	011b      	lsls	r3, r3, #4
 8003c80:	693a      	ldr	r2, [r7, #16]
 8003c82:	4313      	orrs	r3, r2
 8003c84:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	693a      	ldr	r2, [r7, #16]
 8003c8a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	68fa      	ldr	r2, [r7, #12]
 8003c90:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003c92:	683b      	ldr	r3, [r7, #0]
 8003c94:	685a      	ldr	r2, [r3, #4]
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	697a      	ldr	r2, [r7, #20]
 8003c9e:	621a      	str	r2, [r3, #32]
}
 8003ca0:	bf00      	nop
 8003ca2:	371c      	adds	r7, #28
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	bc80      	pop	{r7}
 8003ca8:	4770      	bx	lr
 8003caa:	bf00      	nop
 8003cac:	40012c00 	.word	0x40012c00

08003cb0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003cb0:	b480      	push	{r7}
 8003cb2:	b087      	sub	sp, #28
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]
 8003cb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	6a1b      	ldr	r3, [r3, #32]
 8003cbe:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6a1b      	ldr	r3, [r3, #32]
 8003cc4:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	685b      	ldr	r3, [r3, #4]
 8003cd0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	69db      	ldr	r3, [r3, #28]
 8003cd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003cde:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ce6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	021b      	lsls	r3, r3, #8
 8003cee:	68fa      	ldr	r2, [r7, #12]
 8003cf0:	4313      	orrs	r3, r2
 8003cf2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003cf4:	693b      	ldr	r3, [r7, #16]
 8003cf6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003cfa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003cfc:	683b      	ldr	r3, [r7, #0]
 8003cfe:	689b      	ldr	r3, [r3, #8]
 8003d00:	031b      	lsls	r3, r3, #12
 8003d02:	693a      	ldr	r2, [r7, #16]
 8003d04:	4313      	orrs	r3, r2
 8003d06:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	4a0f      	ldr	r2, [pc, #60]	; (8003d48 <TIM_OC4_SetConfig+0x98>)
 8003d0c:	4293      	cmp	r3, r2
 8003d0e:	d109      	bne.n	8003d24 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003d10:	697b      	ldr	r3, [r7, #20]
 8003d12:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003d16:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	695b      	ldr	r3, [r3, #20]
 8003d1c:	019b      	lsls	r3, r3, #6
 8003d1e:	697a      	ldr	r2, [r7, #20]
 8003d20:	4313      	orrs	r3, r2
 8003d22:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	697a      	ldr	r2, [r7, #20]
 8003d28:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	68fa      	ldr	r2, [r7, #12]
 8003d2e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003d30:	683b      	ldr	r3, [r7, #0]
 8003d32:	685a      	ldr	r2, [r3, #4]
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	693a      	ldr	r2, [r7, #16]
 8003d3c:	621a      	str	r2, [r3, #32]
}
 8003d3e:	bf00      	nop
 8003d40:	371c      	adds	r7, #28
 8003d42:	46bd      	mov	sp, r7
 8003d44:	bc80      	pop	{r7}
 8003d46:	4770      	bx	lr
 8003d48:	40012c00 	.word	0x40012c00

08003d4c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8003d4c:	b480      	push	{r7}
 8003d4e:	b087      	sub	sp, #28
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	60f8      	str	r0, [r7, #12]
 8003d54:	60b9      	str	r1, [r7, #8]
 8003d56:	607a      	str	r2, [r7, #4]
 8003d58:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	6a1b      	ldr	r3, [r3, #32]
 8003d5e:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	6a1b      	ldr	r3, [r3, #32]
 8003d64:	f023 0201 	bic.w	r2, r3, #1
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	699b      	ldr	r3, [r3, #24]
 8003d70:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	4a1f      	ldr	r2, [pc, #124]	; (8003df4 <TIM_TI1_SetConfig+0xa8>)
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d00b      	beq.n	8003d92 <TIM_TI1_SetConfig+0x46>
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d80:	d007      	beq.n	8003d92 <TIM_TI1_SetConfig+0x46>
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	4a1c      	ldr	r2, [pc, #112]	; (8003df8 <TIM_TI1_SetConfig+0xac>)
 8003d86:	4293      	cmp	r3, r2
 8003d88:	d003      	beq.n	8003d92 <TIM_TI1_SetConfig+0x46>
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	4a1b      	ldr	r2, [pc, #108]	; (8003dfc <TIM_TI1_SetConfig+0xb0>)
 8003d8e:	4293      	cmp	r3, r2
 8003d90:	d101      	bne.n	8003d96 <TIM_TI1_SetConfig+0x4a>
 8003d92:	2301      	movs	r3, #1
 8003d94:	e000      	b.n	8003d98 <TIM_TI1_SetConfig+0x4c>
 8003d96:	2300      	movs	r3, #0
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d008      	beq.n	8003dae <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8003d9c:	697b      	ldr	r3, [r7, #20]
 8003d9e:	f023 0303 	bic.w	r3, r3, #3
 8003da2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8003da4:	697a      	ldr	r2, [r7, #20]
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	4313      	orrs	r3, r2
 8003daa:	617b      	str	r3, [r7, #20]
 8003dac:	e003      	b.n	8003db6 <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8003dae:	697b      	ldr	r3, [r7, #20]
 8003db0:	f043 0301 	orr.w	r3, r3, #1
 8003db4:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003db6:	697b      	ldr	r3, [r7, #20]
 8003db8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003dbc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8003dbe:	683b      	ldr	r3, [r7, #0]
 8003dc0:	011b      	lsls	r3, r3, #4
 8003dc2:	b2db      	uxtb	r3, r3
 8003dc4:	697a      	ldr	r2, [r7, #20]
 8003dc6:	4313      	orrs	r3, r2
 8003dc8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003dca:	693b      	ldr	r3, [r7, #16]
 8003dcc:	f023 030a 	bic.w	r3, r3, #10
 8003dd0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8003dd2:	68bb      	ldr	r3, [r7, #8]
 8003dd4:	f003 030a 	and.w	r3, r3, #10
 8003dd8:	693a      	ldr	r2, [r7, #16]
 8003dda:	4313      	orrs	r3, r2
 8003ddc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	697a      	ldr	r2, [r7, #20]
 8003de2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	693a      	ldr	r2, [r7, #16]
 8003de8:	621a      	str	r2, [r3, #32]
}
 8003dea:	bf00      	nop
 8003dec:	371c      	adds	r7, #28
 8003dee:	46bd      	mov	sp, r7
 8003df0:	bc80      	pop	{r7}
 8003df2:	4770      	bx	lr
 8003df4:	40012c00 	.word	0x40012c00
 8003df8:	40000400 	.word	0x40000400
 8003dfc:	40000800 	.word	0x40000800

08003e00 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003e00:	b480      	push	{r7}
 8003e02:	b087      	sub	sp, #28
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	60f8      	str	r0, [r7, #12]
 8003e08:	60b9      	str	r1, [r7, #8]
 8003e0a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	6a1b      	ldr	r3, [r3, #32]
 8003e10:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	6a1b      	ldr	r3, [r3, #32]
 8003e16:	f023 0201 	bic.w	r2, r3, #1
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	699b      	ldr	r3, [r3, #24]
 8003e22:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003e24:	693b      	ldr	r3, [r7, #16]
 8003e26:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003e2a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	011b      	lsls	r3, r3, #4
 8003e30:	693a      	ldr	r2, [r7, #16]
 8003e32:	4313      	orrs	r3, r2
 8003e34:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003e36:	697b      	ldr	r3, [r7, #20]
 8003e38:	f023 030a 	bic.w	r3, r3, #10
 8003e3c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003e3e:	697a      	ldr	r2, [r7, #20]
 8003e40:	68bb      	ldr	r3, [r7, #8]
 8003e42:	4313      	orrs	r3, r2
 8003e44:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	693a      	ldr	r2, [r7, #16]
 8003e4a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	697a      	ldr	r2, [r7, #20]
 8003e50:	621a      	str	r2, [r3, #32]
}
 8003e52:	bf00      	nop
 8003e54:	371c      	adds	r7, #28
 8003e56:	46bd      	mov	sp, r7
 8003e58:	bc80      	pop	{r7}
 8003e5a:	4770      	bx	lr

08003e5c <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003e5c:	b480      	push	{r7}
 8003e5e:	b087      	sub	sp, #28
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	60f8      	str	r0, [r7, #12]
 8003e64:	60b9      	str	r1, [r7, #8]
 8003e66:	607a      	str	r2, [r7, #4]
 8003e68:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	6a1b      	ldr	r3, [r3, #32]
 8003e6e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	6a1b      	ldr	r3, [r3, #32]
 8003e74:	f023 0210 	bic.w	r2, r3, #16
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	699b      	ldr	r3, [r3, #24]
 8003e80:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8003e82:	693b      	ldr	r3, [r7, #16]
 8003e84:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e88:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	021b      	lsls	r3, r3, #8
 8003e8e:	693a      	ldr	r2, [r7, #16]
 8003e90:	4313      	orrs	r3, r2
 8003e92:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003e94:	693b      	ldr	r3, [r7, #16]
 8003e96:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003e9a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	031b      	lsls	r3, r3, #12
 8003ea0:	b29b      	uxth	r3, r3
 8003ea2:	693a      	ldr	r2, [r7, #16]
 8003ea4:	4313      	orrs	r3, r2
 8003ea6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003ea8:	697b      	ldr	r3, [r7, #20]
 8003eaa:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003eae:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8003eb0:	68bb      	ldr	r3, [r7, #8]
 8003eb2:	011b      	lsls	r3, r3, #4
 8003eb4:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8003eb8:	697a      	ldr	r2, [r7, #20]
 8003eba:	4313      	orrs	r3, r2
 8003ebc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	693a      	ldr	r2, [r7, #16]
 8003ec2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	697a      	ldr	r2, [r7, #20]
 8003ec8:	621a      	str	r2, [r3, #32]
}
 8003eca:	bf00      	nop
 8003ecc:	371c      	adds	r7, #28
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	bc80      	pop	{r7}
 8003ed2:	4770      	bx	lr

08003ed4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003ed4:	b480      	push	{r7}
 8003ed6:	b087      	sub	sp, #28
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	60f8      	str	r0, [r7, #12]
 8003edc:	60b9      	str	r1, [r7, #8]
 8003ede:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	6a1b      	ldr	r3, [r3, #32]
 8003ee4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	6a1b      	ldr	r3, [r3, #32]
 8003eea:	f023 0210 	bic.w	r2, r3, #16
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	699b      	ldr	r3, [r3, #24]
 8003ef6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003ef8:	693b      	ldr	r3, [r7, #16]
 8003efa:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003efe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	031b      	lsls	r3, r3, #12
 8003f04:	693a      	ldr	r2, [r7, #16]
 8003f06:	4313      	orrs	r3, r2
 8003f08:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003f0a:	697b      	ldr	r3, [r7, #20]
 8003f0c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003f10:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003f12:	68bb      	ldr	r3, [r7, #8]
 8003f14:	011b      	lsls	r3, r3, #4
 8003f16:	697a      	ldr	r2, [r7, #20]
 8003f18:	4313      	orrs	r3, r2
 8003f1a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	693a      	ldr	r2, [r7, #16]
 8003f20:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	697a      	ldr	r2, [r7, #20]
 8003f26:	621a      	str	r2, [r3, #32]
}
 8003f28:	bf00      	nop
 8003f2a:	371c      	adds	r7, #28
 8003f2c:	46bd      	mov	sp, r7
 8003f2e:	bc80      	pop	{r7}
 8003f30:	4770      	bx	lr

08003f32 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003f32:	b480      	push	{r7}
 8003f34:	b087      	sub	sp, #28
 8003f36:	af00      	add	r7, sp, #0
 8003f38:	60f8      	str	r0, [r7, #12]
 8003f3a:	60b9      	str	r1, [r7, #8]
 8003f3c:	607a      	str	r2, [r7, #4]
 8003f3e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	6a1b      	ldr	r3, [r3, #32]
 8003f44:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	6a1b      	ldr	r3, [r3, #32]
 8003f4a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	69db      	ldr	r3, [r3, #28]
 8003f56:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8003f58:	693b      	ldr	r3, [r7, #16]
 8003f5a:	f023 0303 	bic.w	r3, r3, #3
 8003f5e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8003f60:	693a      	ldr	r2, [r7, #16]
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	4313      	orrs	r3, r2
 8003f66:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8003f68:	693b      	ldr	r3, [r7, #16]
 8003f6a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003f6e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8003f70:	683b      	ldr	r3, [r7, #0]
 8003f72:	011b      	lsls	r3, r3, #4
 8003f74:	b2db      	uxtb	r3, r3
 8003f76:	693a      	ldr	r2, [r7, #16]
 8003f78:	4313      	orrs	r3, r2
 8003f7a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8003f7c:	697b      	ldr	r3, [r7, #20]
 8003f7e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003f82:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 8003f84:	68bb      	ldr	r3, [r7, #8]
 8003f86:	021b      	lsls	r3, r3, #8
 8003f88:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003f8c:	697a      	ldr	r2, [r7, #20]
 8003f8e:	4313      	orrs	r3, r2
 8003f90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	693a      	ldr	r2, [r7, #16]
 8003f96:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	697a      	ldr	r2, [r7, #20]
 8003f9c:	621a      	str	r2, [r3, #32]
}
 8003f9e:	bf00      	nop
 8003fa0:	371c      	adds	r7, #28
 8003fa2:	46bd      	mov	sp, r7
 8003fa4:	bc80      	pop	{r7}
 8003fa6:	4770      	bx	lr

08003fa8 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003fa8:	b480      	push	{r7}
 8003faa:	b087      	sub	sp, #28
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	60f8      	str	r0, [r7, #12]
 8003fb0:	60b9      	str	r1, [r7, #8]
 8003fb2:	607a      	str	r2, [r7, #4]
 8003fb4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	6a1b      	ldr	r3, [r3, #32]
 8003fba:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	6a1b      	ldr	r3, [r3, #32]
 8003fc0:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	69db      	ldr	r3, [r3, #28]
 8003fcc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8003fce:	693b      	ldr	r3, [r7, #16]
 8003fd0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003fd4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	021b      	lsls	r3, r3, #8
 8003fda:	693a      	ldr	r2, [r7, #16]
 8003fdc:	4313      	orrs	r3, r2
 8003fde:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8003fe0:	693b      	ldr	r3, [r7, #16]
 8003fe2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003fe6:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8003fe8:	683b      	ldr	r3, [r7, #0]
 8003fea:	031b      	lsls	r3, r3, #12
 8003fec:	b29b      	uxth	r3, r3
 8003fee:	693a      	ldr	r2, [r7, #16]
 8003ff0:	4313      	orrs	r3, r2
 8003ff2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8003ff4:	697b      	ldr	r3, [r7, #20]
 8003ff6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003ffa:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8003ffc:	68bb      	ldr	r3, [r7, #8]
 8003ffe:	031b      	lsls	r3, r3, #12
 8004000:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004004:	697a      	ldr	r2, [r7, #20]
 8004006:	4313      	orrs	r3, r2
 8004008:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	693a      	ldr	r2, [r7, #16]
 800400e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	697a      	ldr	r2, [r7, #20]
 8004014:	621a      	str	r2, [r3, #32]
}
 8004016:	bf00      	nop
 8004018:	371c      	adds	r7, #28
 800401a:	46bd      	mov	sp, r7
 800401c:	bc80      	pop	{r7}
 800401e:	4770      	bx	lr

08004020 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004020:	b480      	push	{r7}
 8004022:	b085      	sub	sp, #20
 8004024:	af00      	add	r7, sp, #0
 8004026:	6078      	str	r0, [r7, #4]
 8004028:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	689b      	ldr	r3, [r3, #8]
 800402e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004036:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004038:	683a      	ldr	r2, [r7, #0]
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	4313      	orrs	r3, r2
 800403e:	f043 0307 	orr.w	r3, r3, #7
 8004042:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	68fa      	ldr	r2, [r7, #12]
 8004048:	609a      	str	r2, [r3, #8]
}
 800404a:	bf00      	nop
 800404c:	3714      	adds	r7, #20
 800404e:	46bd      	mov	sp, r7
 8004050:	bc80      	pop	{r7}
 8004052:	4770      	bx	lr

08004054 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004054:	b480      	push	{r7}
 8004056:	b087      	sub	sp, #28
 8004058:	af00      	add	r7, sp, #0
 800405a:	60f8      	str	r0, [r7, #12]
 800405c:	60b9      	str	r1, [r7, #8]
 800405e:	607a      	str	r2, [r7, #4]
 8004060:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	689b      	ldr	r3, [r3, #8]
 8004066:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004068:	697b      	ldr	r3, [r7, #20]
 800406a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800406e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	021a      	lsls	r2, r3, #8
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	431a      	orrs	r2, r3
 8004078:	68bb      	ldr	r3, [r7, #8]
 800407a:	4313      	orrs	r3, r2
 800407c:	697a      	ldr	r2, [r7, #20]
 800407e:	4313      	orrs	r3, r2
 8004080:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	697a      	ldr	r2, [r7, #20]
 8004086:	609a      	str	r2, [r3, #8]
}
 8004088:	bf00      	nop
 800408a:	371c      	adds	r7, #28
 800408c:	46bd      	mov	sp, r7
 800408e:	bc80      	pop	{r7}
 8004090:	4770      	bx	lr

08004092 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004092:	b480      	push	{r7}
 8004094:	b087      	sub	sp, #28
 8004096:	af00      	add	r7, sp, #0
 8004098:	60f8      	str	r0, [r7, #12]
 800409a:	60b9      	str	r1, [r7, #8]
 800409c:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800409e:	68bb      	ldr	r3, [r7, #8]
 80040a0:	f003 031f 	and.w	r3, r3, #31
 80040a4:	2201      	movs	r2, #1
 80040a6:	fa02 f303 	lsl.w	r3, r2, r3
 80040aa:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	6a1a      	ldr	r2, [r3, #32]
 80040b0:	697b      	ldr	r3, [r7, #20]
 80040b2:	43db      	mvns	r3, r3
 80040b4:	401a      	ands	r2, r3
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	6a1a      	ldr	r2, [r3, #32]
 80040be:	68bb      	ldr	r3, [r7, #8]
 80040c0:	f003 031f 	and.w	r3, r3, #31
 80040c4:	6879      	ldr	r1, [r7, #4]
 80040c6:	fa01 f303 	lsl.w	r3, r1, r3
 80040ca:	431a      	orrs	r2, r3
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	621a      	str	r2, [r3, #32]
}
 80040d0:	bf00      	nop
 80040d2:	371c      	adds	r7, #28
 80040d4:	46bd      	mov	sp, r7
 80040d6:	bc80      	pop	{r7}
 80040d8:	4770      	bx	lr
	...

080040dc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80040dc:	b480      	push	{r7}
 80040de:	b085      	sub	sp, #20
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	6078      	str	r0, [r7, #4]
 80040e4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80040ec:	2b01      	cmp	r3, #1
 80040ee:	d101      	bne.n	80040f4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80040f0:	2302      	movs	r3, #2
 80040f2:	e046      	b.n	8004182 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2201      	movs	r2, #1
 80040f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2202      	movs	r2, #2
 8004100:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	685b      	ldr	r3, [r3, #4]
 800410a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	689b      	ldr	r3, [r3, #8]
 8004112:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800411a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	68fa      	ldr	r2, [r7, #12]
 8004122:	4313      	orrs	r3, r2
 8004124:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	68fa      	ldr	r2, [r7, #12]
 800412c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	4a16      	ldr	r2, [pc, #88]	; (800418c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004134:	4293      	cmp	r3, r2
 8004136:	d00e      	beq.n	8004156 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004140:	d009      	beq.n	8004156 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	4a12      	ldr	r2, [pc, #72]	; (8004190 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004148:	4293      	cmp	r3, r2
 800414a:	d004      	beq.n	8004156 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	4a10      	ldr	r2, [pc, #64]	; (8004194 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004152:	4293      	cmp	r3, r2
 8004154:	d10c      	bne.n	8004170 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004156:	68bb      	ldr	r3, [r7, #8]
 8004158:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800415c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800415e:	683b      	ldr	r3, [r7, #0]
 8004160:	685b      	ldr	r3, [r3, #4]
 8004162:	68ba      	ldr	r2, [r7, #8]
 8004164:	4313      	orrs	r3, r2
 8004166:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	68ba      	ldr	r2, [r7, #8]
 800416e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2201      	movs	r2, #1
 8004174:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2200      	movs	r2, #0
 800417c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004180:	2300      	movs	r3, #0
}
 8004182:	4618      	mov	r0, r3
 8004184:	3714      	adds	r7, #20
 8004186:	46bd      	mov	sp, r7
 8004188:	bc80      	pop	{r7}
 800418a:	4770      	bx	lr
 800418c:	40012c00 	.word	0x40012c00
 8004190:	40000400 	.word	0x40000400
 8004194:	40000800 	.word	0x40000800

08004198 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004198:	b480      	push	{r7}
 800419a:	b083      	sub	sp, #12
 800419c:	af00      	add	r7, sp, #0
 800419e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80041a0:	bf00      	nop
 80041a2:	370c      	adds	r7, #12
 80041a4:	46bd      	mov	sp, r7
 80041a6:	bc80      	pop	{r7}
 80041a8:	4770      	bx	lr

080041aa <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80041aa:	b480      	push	{r7}
 80041ac:	b083      	sub	sp, #12
 80041ae:	af00      	add	r7, sp, #0
 80041b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80041b2:	bf00      	nop
 80041b4:	370c      	adds	r7, #12
 80041b6:	46bd      	mov	sp, r7
 80041b8:	bc80      	pop	{r7}
 80041ba:	4770      	bx	lr

080041bc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80041bc:	b580      	push	{r7, lr}
 80041be:	b082      	sub	sp, #8
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d101      	bne.n	80041ce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80041ca:	2301      	movs	r3, #1
 80041cc:	e042      	b.n	8004254 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80041d4:	b2db      	uxtb	r3, r3
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d106      	bne.n	80041e8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	2200      	movs	r2, #0
 80041de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80041e2:	6878      	ldr	r0, [r7, #4]
 80041e4:	f7fd f96c 	bl	80014c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2224      	movs	r2, #36	; 0x24
 80041ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	68da      	ldr	r2, [r3, #12]
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80041fe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004200:	6878      	ldr	r0, [r7, #4]
 8004202:	f000 fdc5 	bl	8004d90 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	691a      	ldr	r2, [r3, #16]
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004214:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	695a      	ldr	r2, [r3, #20]
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004224:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	68da      	ldr	r2, [r3, #12]
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004234:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	2200      	movs	r2, #0
 800423a:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2220      	movs	r2, #32
 8004240:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2220      	movs	r2, #32
 8004248:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2200      	movs	r2, #0
 8004250:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8004252:	2300      	movs	r3, #0
}
 8004254:	4618      	mov	r0, r3
 8004256:	3708      	adds	r7, #8
 8004258:	46bd      	mov	sp, r7
 800425a:	bd80      	pop	{r7, pc}

0800425c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800425c:	b580      	push	{r7, lr}
 800425e:	b08a      	sub	sp, #40	; 0x28
 8004260:	af02      	add	r7, sp, #8
 8004262:	60f8      	str	r0, [r7, #12]
 8004264:	60b9      	str	r1, [r7, #8]
 8004266:	603b      	str	r3, [r7, #0]
 8004268:	4613      	mov	r3, r2
 800426a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800426c:	2300      	movs	r3, #0
 800426e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004276:	b2db      	uxtb	r3, r3
 8004278:	2b20      	cmp	r3, #32
 800427a:	d16d      	bne.n	8004358 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 800427c:	68bb      	ldr	r3, [r7, #8]
 800427e:	2b00      	cmp	r3, #0
 8004280:	d002      	beq.n	8004288 <HAL_UART_Transmit+0x2c>
 8004282:	88fb      	ldrh	r3, [r7, #6]
 8004284:	2b00      	cmp	r3, #0
 8004286:	d101      	bne.n	800428c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004288:	2301      	movs	r3, #1
 800428a:	e066      	b.n	800435a <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	2200      	movs	r2, #0
 8004290:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	2221      	movs	r2, #33	; 0x21
 8004296:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800429a:	f7fd fd51 	bl	8001d40 <HAL_GetTick>
 800429e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	88fa      	ldrh	r2, [r7, #6]
 80042a4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	88fa      	ldrh	r2, [r7, #6]
 80042aa:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	689b      	ldr	r3, [r3, #8]
 80042b0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80042b4:	d108      	bne.n	80042c8 <HAL_UART_Transmit+0x6c>
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	691b      	ldr	r3, [r3, #16]
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d104      	bne.n	80042c8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80042be:	2300      	movs	r3, #0
 80042c0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80042c2:	68bb      	ldr	r3, [r7, #8]
 80042c4:	61bb      	str	r3, [r7, #24]
 80042c6:	e003      	b.n	80042d0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80042c8:	68bb      	ldr	r3, [r7, #8]
 80042ca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80042cc:	2300      	movs	r3, #0
 80042ce:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80042d0:	e02a      	b.n	8004328 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80042d2:	683b      	ldr	r3, [r7, #0]
 80042d4:	9300      	str	r3, [sp, #0]
 80042d6:	697b      	ldr	r3, [r7, #20]
 80042d8:	2200      	movs	r2, #0
 80042da:	2180      	movs	r1, #128	; 0x80
 80042dc:	68f8      	ldr	r0, [r7, #12]
 80042de:	f000 fb14 	bl	800490a <UART_WaitOnFlagUntilTimeout>
 80042e2:	4603      	mov	r3, r0
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d001      	beq.n	80042ec <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 80042e8:	2303      	movs	r3, #3
 80042ea:	e036      	b.n	800435a <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 80042ec:	69fb      	ldr	r3, [r7, #28]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d10b      	bne.n	800430a <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80042f2:	69bb      	ldr	r3, [r7, #24]
 80042f4:	881b      	ldrh	r3, [r3, #0]
 80042f6:	461a      	mov	r2, r3
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004300:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004302:	69bb      	ldr	r3, [r7, #24]
 8004304:	3302      	adds	r3, #2
 8004306:	61bb      	str	r3, [r7, #24]
 8004308:	e007      	b.n	800431a <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800430a:	69fb      	ldr	r3, [r7, #28]
 800430c:	781a      	ldrb	r2, [r3, #0]
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004314:	69fb      	ldr	r3, [r7, #28]
 8004316:	3301      	adds	r3, #1
 8004318:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800431e:	b29b      	uxth	r3, r3
 8004320:	3b01      	subs	r3, #1
 8004322:	b29a      	uxth	r2, r3
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800432c:	b29b      	uxth	r3, r3
 800432e:	2b00      	cmp	r3, #0
 8004330:	d1cf      	bne.n	80042d2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	9300      	str	r3, [sp, #0]
 8004336:	697b      	ldr	r3, [r7, #20]
 8004338:	2200      	movs	r2, #0
 800433a:	2140      	movs	r1, #64	; 0x40
 800433c:	68f8      	ldr	r0, [r7, #12]
 800433e:	f000 fae4 	bl	800490a <UART_WaitOnFlagUntilTimeout>
 8004342:	4603      	mov	r3, r0
 8004344:	2b00      	cmp	r3, #0
 8004346:	d001      	beq.n	800434c <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8004348:	2303      	movs	r3, #3
 800434a:	e006      	b.n	800435a <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	2220      	movs	r2, #32
 8004350:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8004354:	2300      	movs	r3, #0
 8004356:	e000      	b.n	800435a <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8004358:	2302      	movs	r3, #2
  }
}
 800435a:	4618      	mov	r0, r3
 800435c:	3720      	adds	r7, #32
 800435e:	46bd      	mov	sp, r7
 8004360:	bd80      	pop	{r7, pc}

08004362 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004362:	b580      	push	{r7, lr}
 8004364:	b084      	sub	sp, #16
 8004366:	af00      	add	r7, sp, #0
 8004368:	60f8      	str	r0, [r7, #12]
 800436a:	60b9      	str	r1, [r7, #8]
 800436c:	4613      	mov	r3, r2
 800436e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004376:	b2db      	uxtb	r3, r3
 8004378:	2b20      	cmp	r3, #32
 800437a:	d112      	bne.n	80043a2 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800437c:	68bb      	ldr	r3, [r7, #8]
 800437e:	2b00      	cmp	r3, #0
 8004380:	d002      	beq.n	8004388 <HAL_UART_Receive_IT+0x26>
 8004382:	88fb      	ldrh	r3, [r7, #6]
 8004384:	2b00      	cmp	r3, #0
 8004386:	d101      	bne.n	800438c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004388:	2301      	movs	r3, #1
 800438a:	e00b      	b.n	80043a4 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	2200      	movs	r2, #0
 8004390:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004392:	88fb      	ldrh	r3, [r7, #6]
 8004394:	461a      	mov	r2, r3
 8004396:	68b9      	ldr	r1, [r7, #8]
 8004398:	68f8      	ldr	r0, [r7, #12]
 800439a:	f000 fb24 	bl	80049e6 <UART_Start_Receive_IT>
 800439e:	4603      	mov	r3, r0
 80043a0:	e000      	b.n	80043a4 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80043a2:	2302      	movs	r3, #2
  }
}
 80043a4:	4618      	mov	r0, r3
 80043a6:	3710      	adds	r7, #16
 80043a8:	46bd      	mov	sp, r7
 80043aa:	bd80      	pop	{r7, pc}

080043ac <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80043ac:	b580      	push	{r7, lr}
 80043ae:	b0ba      	sub	sp, #232	; 0xe8
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	68db      	ldr	r3, [r3, #12]
 80043c4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	695b      	ldr	r3, [r3, #20]
 80043ce:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80043d2:	2300      	movs	r3, #0
 80043d4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80043d8:	2300      	movs	r3, #0
 80043da:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80043de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80043e2:	f003 030f 	and.w	r3, r3, #15
 80043e6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80043ea:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d10f      	bne.n	8004412 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80043f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80043f6:	f003 0320 	and.w	r3, r3, #32
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d009      	beq.n	8004412 <HAL_UART_IRQHandler+0x66>
 80043fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004402:	f003 0320 	and.w	r3, r3, #32
 8004406:	2b00      	cmp	r3, #0
 8004408:	d003      	beq.n	8004412 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800440a:	6878      	ldr	r0, [r7, #4]
 800440c:	f000 fc01 	bl	8004c12 <UART_Receive_IT>
      return;
 8004410:	e25b      	b.n	80048ca <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004412:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004416:	2b00      	cmp	r3, #0
 8004418:	f000 80de 	beq.w	80045d8 <HAL_UART_IRQHandler+0x22c>
 800441c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004420:	f003 0301 	and.w	r3, r3, #1
 8004424:	2b00      	cmp	r3, #0
 8004426:	d106      	bne.n	8004436 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004428:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800442c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004430:	2b00      	cmp	r3, #0
 8004432:	f000 80d1 	beq.w	80045d8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004436:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800443a:	f003 0301 	and.w	r3, r3, #1
 800443e:	2b00      	cmp	r3, #0
 8004440:	d00b      	beq.n	800445a <HAL_UART_IRQHandler+0xae>
 8004442:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004446:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800444a:	2b00      	cmp	r3, #0
 800444c:	d005      	beq.n	800445a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004452:	f043 0201 	orr.w	r2, r3, #1
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800445a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800445e:	f003 0304 	and.w	r3, r3, #4
 8004462:	2b00      	cmp	r3, #0
 8004464:	d00b      	beq.n	800447e <HAL_UART_IRQHandler+0xd2>
 8004466:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800446a:	f003 0301 	and.w	r3, r3, #1
 800446e:	2b00      	cmp	r3, #0
 8004470:	d005      	beq.n	800447e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004476:	f043 0202 	orr.w	r2, r3, #2
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800447e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004482:	f003 0302 	and.w	r3, r3, #2
 8004486:	2b00      	cmp	r3, #0
 8004488:	d00b      	beq.n	80044a2 <HAL_UART_IRQHandler+0xf6>
 800448a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800448e:	f003 0301 	and.w	r3, r3, #1
 8004492:	2b00      	cmp	r3, #0
 8004494:	d005      	beq.n	80044a2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800449a:	f043 0204 	orr.w	r2, r3, #4
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80044a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80044a6:	f003 0308 	and.w	r3, r3, #8
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d011      	beq.n	80044d2 <HAL_UART_IRQHandler+0x126>
 80044ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80044b2:	f003 0320 	and.w	r3, r3, #32
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d105      	bne.n	80044c6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80044ba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80044be:	f003 0301 	and.w	r3, r3, #1
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d005      	beq.n	80044d2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044ca:	f043 0208 	orr.w	r2, r3, #8
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	f000 81f2 	beq.w	80048c0 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80044dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80044e0:	f003 0320 	and.w	r3, r3, #32
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d008      	beq.n	80044fa <HAL_UART_IRQHandler+0x14e>
 80044e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80044ec:	f003 0320 	and.w	r3, r3, #32
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d002      	beq.n	80044fa <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80044f4:	6878      	ldr	r0, [r7, #4]
 80044f6:	f000 fb8c 	bl	8004c12 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	695b      	ldr	r3, [r3, #20]
 8004500:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004504:	2b00      	cmp	r3, #0
 8004506:	bf14      	ite	ne
 8004508:	2301      	movne	r3, #1
 800450a:	2300      	moveq	r3, #0
 800450c:	b2db      	uxtb	r3, r3
 800450e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004516:	f003 0308 	and.w	r3, r3, #8
 800451a:	2b00      	cmp	r3, #0
 800451c:	d103      	bne.n	8004526 <HAL_UART_IRQHandler+0x17a>
 800451e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004522:	2b00      	cmp	r3, #0
 8004524:	d04f      	beq.n	80045c6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004526:	6878      	ldr	r0, [r7, #4]
 8004528:	f000 fa96 	bl	8004a58 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	695b      	ldr	r3, [r3, #20]
 8004532:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004536:	2b00      	cmp	r3, #0
 8004538:	d041      	beq.n	80045be <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	3314      	adds	r3, #20
 8004540:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004544:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004548:	e853 3f00 	ldrex	r3, [r3]
 800454c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004550:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004554:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004558:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	3314      	adds	r3, #20
 8004562:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004566:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800456a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800456e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004572:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004576:	e841 2300 	strex	r3, r2, [r1]
 800457a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800457e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004582:	2b00      	cmp	r3, #0
 8004584:	d1d9      	bne.n	800453a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800458a:	2b00      	cmp	r3, #0
 800458c:	d013      	beq.n	80045b6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004592:	4a7e      	ldr	r2, [pc, #504]	; (800478c <HAL_UART_IRQHandler+0x3e0>)
 8004594:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800459a:	4618      	mov	r0, r3
 800459c:	f7fd fd22 	bl	8001fe4 <HAL_DMA_Abort_IT>
 80045a0:	4603      	mov	r3, r0
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d016      	beq.n	80045d4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045ac:	687a      	ldr	r2, [r7, #4]
 80045ae:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80045b0:	4610      	mov	r0, r2
 80045b2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80045b4:	e00e      	b.n	80045d4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80045b6:	6878      	ldr	r0, [r7, #4]
 80045b8:	f000 f993 	bl	80048e2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80045bc:	e00a      	b.n	80045d4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80045be:	6878      	ldr	r0, [r7, #4]
 80045c0:	f000 f98f 	bl	80048e2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80045c4:	e006      	b.n	80045d4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80045c6:	6878      	ldr	r0, [r7, #4]
 80045c8:	f000 f98b 	bl	80048e2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2200      	movs	r2, #0
 80045d0:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 80045d2:	e175      	b.n	80048c0 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80045d4:	bf00      	nop
    return;
 80045d6:	e173      	b.n	80048c0 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045dc:	2b01      	cmp	r3, #1
 80045de:	f040 814f 	bne.w	8004880 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80045e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80045e6:	f003 0310 	and.w	r3, r3, #16
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	f000 8148 	beq.w	8004880 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80045f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80045f4:	f003 0310 	and.w	r3, r3, #16
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	f000 8141 	beq.w	8004880 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80045fe:	2300      	movs	r3, #0
 8004600:	60bb      	str	r3, [r7, #8]
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	60bb      	str	r3, [r7, #8]
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	685b      	ldr	r3, [r3, #4]
 8004610:	60bb      	str	r3, [r7, #8]
 8004612:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	695b      	ldr	r3, [r3, #20]
 800461a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800461e:	2b00      	cmp	r3, #0
 8004620:	f000 80b6 	beq.w	8004790 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	685b      	ldr	r3, [r3, #4]
 800462c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004630:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004634:	2b00      	cmp	r3, #0
 8004636:	f000 8145 	beq.w	80048c4 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800463e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004642:	429a      	cmp	r2, r3
 8004644:	f080 813e 	bcs.w	80048c4 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800464e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004654:	699b      	ldr	r3, [r3, #24]
 8004656:	2b20      	cmp	r3, #32
 8004658:	f000 8088 	beq.w	800476c <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	330c      	adds	r3, #12
 8004662:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004666:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800466a:	e853 3f00 	ldrex	r3, [r3]
 800466e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004672:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004676:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800467a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	330c      	adds	r3, #12
 8004684:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8004688:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800468c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004690:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004694:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004698:	e841 2300 	strex	r3, r2, [r1]
 800469c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80046a0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d1d9      	bne.n	800465c <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	3314      	adds	r3, #20
 80046ae:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046b0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80046b2:	e853 3f00 	ldrex	r3, [r3]
 80046b6:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80046b8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80046ba:	f023 0301 	bic.w	r3, r3, #1
 80046be:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	3314      	adds	r3, #20
 80046c8:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80046cc:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80046d0:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046d2:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80046d4:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80046d8:	e841 2300 	strex	r3, r2, [r1]
 80046dc:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80046de:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d1e1      	bne.n	80046a8 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	3314      	adds	r3, #20
 80046ea:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046ec:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80046ee:	e853 3f00 	ldrex	r3, [r3]
 80046f2:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80046f4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80046f6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80046fa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	3314      	adds	r3, #20
 8004704:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004708:	66fa      	str	r2, [r7, #108]	; 0x6c
 800470a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800470c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800470e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004710:	e841 2300 	strex	r3, r2, [r1]
 8004714:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004716:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004718:	2b00      	cmp	r3, #0
 800471a:	d1e3      	bne.n	80046e4 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	2220      	movs	r2, #32
 8004720:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2200      	movs	r2, #0
 8004728:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	330c      	adds	r3, #12
 8004730:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004732:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004734:	e853 3f00 	ldrex	r3, [r3]
 8004738:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800473a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800473c:	f023 0310 	bic.w	r3, r3, #16
 8004740:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	330c      	adds	r3, #12
 800474a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800474e:	65ba      	str	r2, [r7, #88]	; 0x58
 8004750:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004752:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004754:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004756:	e841 2300 	strex	r3, r2, [r1]
 800475a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800475c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800475e:	2b00      	cmp	r3, #0
 8004760:	d1e3      	bne.n	800472a <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004766:	4618      	mov	r0, r3
 8004768:	f7fd fc01 	bl	8001f6e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	2202      	movs	r2, #2
 8004770:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800477a:	b29b      	uxth	r3, r3
 800477c:	1ad3      	subs	r3, r2, r3
 800477e:	b29b      	uxth	r3, r3
 8004780:	4619      	mov	r1, r3
 8004782:	6878      	ldr	r0, [r7, #4]
 8004784:	f000 f8b6 	bl	80048f4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004788:	e09c      	b.n	80048c4 <HAL_UART_IRQHandler+0x518>
 800478a:	bf00      	nop
 800478c:	08004b1d 	.word	0x08004b1d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004798:	b29b      	uxth	r3, r3
 800479a:	1ad3      	subs	r3, r2, r3
 800479c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80047a4:	b29b      	uxth	r3, r3
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	f000 808e 	beq.w	80048c8 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80047ac:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	f000 8089 	beq.w	80048c8 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	330c      	adds	r3, #12
 80047bc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047c0:	e853 3f00 	ldrex	r3, [r3]
 80047c4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80047c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80047c8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80047cc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	330c      	adds	r3, #12
 80047d6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80047da:	647a      	str	r2, [r7, #68]	; 0x44
 80047dc:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047de:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80047e0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80047e2:	e841 2300 	strex	r3, r2, [r1]
 80047e6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80047e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d1e3      	bne.n	80047b6 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	3314      	adds	r3, #20
 80047f4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047f8:	e853 3f00 	ldrex	r3, [r3]
 80047fc:	623b      	str	r3, [r7, #32]
   return(result);
 80047fe:	6a3b      	ldr	r3, [r7, #32]
 8004800:	f023 0301 	bic.w	r3, r3, #1
 8004804:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	3314      	adds	r3, #20
 800480e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004812:	633a      	str	r2, [r7, #48]	; 0x30
 8004814:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004816:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004818:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800481a:	e841 2300 	strex	r3, r2, [r1]
 800481e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004820:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004822:	2b00      	cmp	r3, #0
 8004824:	d1e3      	bne.n	80047ee <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	2220      	movs	r2, #32
 800482a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	2200      	movs	r2, #0
 8004832:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	330c      	adds	r3, #12
 800483a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800483c:	693b      	ldr	r3, [r7, #16]
 800483e:	e853 3f00 	ldrex	r3, [r3]
 8004842:	60fb      	str	r3, [r7, #12]
   return(result);
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	f023 0310 	bic.w	r3, r3, #16
 800484a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	330c      	adds	r3, #12
 8004854:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8004858:	61fa      	str	r2, [r7, #28]
 800485a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800485c:	69b9      	ldr	r1, [r7, #24]
 800485e:	69fa      	ldr	r2, [r7, #28]
 8004860:	e841 2300 	strex	r3, r2, [r1]
 8004864:	617b      	str	r3, [r7, #20]
   return(result);
 8004866:	697b      	ldr	r3, [r7, #20]
 8004868:	2b00      	cmp	r3, #0
 800486a:	d1e3      	bne.n	8004834 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2202      	movs	r2, #2
 8004870:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004872:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004876:	4619      	mov	r1, r3
 8004878:	6878      	ldr	r0, [r7, #4]
 800487a:	f000 f83b 	bl	80048f4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800487e:	e023      	b.n	80048c8 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004880:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004884:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004888:	2b00      	cmp	r3, #0
 800488a:	d009      	beq.n	80048a0 <HAL_UART_IRQHandler+0x4f4>
 800488c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004890:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004894:	2b00      	cmp	r3, #0
 8004896:	d003      	beq.n	80048a0 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8004898:	6878      	ldr	r0, [r7, #4]
 800489a:	f000 f953 	bl	8004b44 <UART_Transmit_IT>
    return;
 800489e:	e014      	b.n	80048ca <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80048a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80048a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d00e      	beq.n	80048ca <HAL_UART_IRQHandler+0x51e>
 80048ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80048b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d008      	beq.n	80048ca <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80048b8:	6878      	ldr	r0, [r7, #4]
 80048ba:	f000 f992 	bl	8004be2 <UART_EndTransmit_IT>
    return;
 80048be:	e004      	b.n	80048ca <HAL_UART_IRQHandler+0x51e>
    return;
 80048c0:	bf00      	nop
 80048c2:	e002      	b.n	80048ca <HAL_UART_IRQHandler+0x51e>
      return;
 80048c4:	bf00      	nop
 80048c6:	e000      	b.n	80048ca <HAL_UART_IRQHandler+0x51e>
      return;
 80048c8:	bf00      	nop
  }
}
 80048ca:	37e8      	adds	r7, #232	; 0xe8
 80048cc:	46bd      	mov	sp, r7
 80048ce:	bd80      	pop	{r7, pc}

080048d0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80048d0:	b480      	push	{r7}
 80048d2:	b083      	sub	sp, #12
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80048d8:	bf00      	nop
 80048da:	370c      	adds	r7, #12
 80048dc:	46bd      	mov	sp, r7
 80048de:	bc80      	pop	{r7}
 80048e0:	4770      	bx	lr

080048e2 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80048e2:	b480      	push	{r7}
 80048e4:	b083      	sub	sp, #12
 80048e6:	af00      	add	r7, sp, #0
 80048e8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80048ea:	bf00      	nop
 80048ec:	370c      	adds	r7, #12
 80048ee:	46bd      	mov	sp, r7
 80048f0:	bc80      	pop	{r7}
 80048f2:	4770      	bx	lr

080048f4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80048f4:	b480      	push	{r7}
 80048f6:	b083      	sub	sp, #12
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	6078      	str	r0, [r7, #4]
 80048fc:	460b      	mov	r3, r1
 80048fe:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004900:	bf00      	nop
 8004902:	370c      	adds	r7, #12
 8004904:	46bd      	mov	sp, r7
 8004906:	bc80      	pop	{r7}
 8004908:	4770      	bx	lr

0800490a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800490a:	b580      	push	{r7, lr}
 800490c:	b090      	sub	sp, #64	; 0x40
 800490e:	af00      	add	r7, sp, #0
 8004910:	60f8      	str	r0, [r7, #12]
 8004912:	60b9      	str	r1, [r7, #8]
 8004914:	603b      	str	r3, [r7, #0]
 8004916:	4613      	mov	r3, r2
 8004918:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800491a:	e050      	b.n	80049be <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800491c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800491e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004922:	d04c      	beq.n	80049be <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004924:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004926:	2b00      	cmp	r3, #0
 8004928:	d007      	beq.n	800493a <UART_WaitOnFlagUntilTimeout+0x30>
 800492a:	f7fd fa09 	bl	8001d40 <HAL_GetTick>
 800492e:	4602      	mov	r2, r0
 8004930:	683b      	ldr	r3, [r7, #0]
 8004932:	1ad3      	subs	r3, r2, r3
 8004934:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004936:	429a      	cmp	r2, r3
 8004938:	d241      	bcs.n	80049be <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	330c      	adds	r3, #12
 8004940:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004942:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004944:	e853 3f00 	ldrex	r3, [r3]
 8004948:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800494a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800494c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004950:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	330c      	adds	r3, #12
 8004958:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800495a:	637a      	str	r2, [r7, #52]	; 0x34
 800495c:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800495e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004960:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004962:	e841 2300 	strex	r3, r2, [r1]
 8004966:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004968:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800496a:	2b00      	cmp	r3, #0
 800496c:	d1e5      	bne.n	800493a <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	3314      	adds	r3, #20
 8004974:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004976:	697b      	ldr	r3, [r7, #20]
 8004978:	e853 3f00 	ldrex	r3, [r3]
 800497c:	613b      	str	r3, [r7, #16]
   return(result);
 800497e:	693b      	ldr	r3, [r7, #16]
 8004980:	f023 0301 	bic.w	r3, r3, #1
 8004984:	63bb      	str	r3, [r7, #56]	; 0x38
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	3314      	adds	r3, #20
 800498c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800498e:	623a      	str	r2, [r7, #32]
 8004990:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004992:	69f9      	ldr	r1, [r7, #28]
 8004994:	6a3a      	ldr	r2, [r7, #32]
 8004996:	e841 2300 	strex	r3, r2, [r1]
 800499a:	61bb      	str	r3, [r7, #24]
   return(result);
 800499c:	69bb      	ldr	r3, [r7, #24]
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d1e5      	bne.n	800496e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	2220      	movs	r2, #32
 80049a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	2220      	movs	r2, #32
 80049ae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	2200      	movs	r2, #0
 80049b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 80049ba:	2303      	movs	r3, #3
 80049bc:	e00f      	b.n	80049de <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	681a      	ldr	r2, [r3, #0]
 80049c4:	68bb      	ldr	r3, [r7, #8]
 80049c6:	4013      	ands	r3, r2
 80049c8:	68ba      	ldr	r2, [r7, #8]
 80049ca:	429a      	cmp	r2, r3
 80049cc:	bf0c      	ite	eq
 80049ce:	2301      	moveq	r3, #1
 80049d0:	2300      	movne	r3, #0
 80049d2:	b2db      	uxtb	r3, r3
 80049d4:	461a      	mov	r2, r3
 80049d6:	79fb      	ldrb	r3, [r7, #7]
 80049d8:	429a      	cmp	r2, r3
 80049da:	d09f      	beq.n	800491c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80049dc:	2300      	movs	r3, #0
}
 80049de:	4618      	mov	r0, r3
 80049e0:	3740      	adds	r7, #64	; 0x40
 80049e2:	46bd      	mov	sp, r7
 80049e4:	bd80      	pop	{r7, pc}

080049e6 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80049e6:	b480      	push	{r7}
 80049e8:	b085      	sub	sp, #20
 80049ea:	af00      	add	r7, sp, #0
 80049ec:	60f8      	str	r0, [r7, #12]
 80049ee:	60b9      	str	r1, [r7, #8]
 80049f0:	4613      	mov	r3, r2
 80049f2:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	68ba      	ldr	r2, [r7, #8]
 80049f8:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	88fa      	ldrh	r2, [r7, #6]
 80049fe:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	88fa      	ldrh	r2, [r7, #6]
 8004a04:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	2200      	movs	r2, #0
 8004a0a:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	2222      	movs	r2, #34	; 0x22
 8004a10:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	691b      	ldr	r3, [r3, #16]
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d007      	beq.n	8004a2c <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	68da      	ldr	r2, [r3, #12]
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004a2a:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	695a      	ldr	r2, [r3, #20]
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f042 0201 	orr.w	r2, r2, #1
 8004a3a:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	68da      	ldr	r2, [r3, #12]
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f042 0220 	orr.w	r2, r2, #32
 8004a4a:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004a4c:	2300      	movs	r3, #0
}
 8004a4e:	4618      	mov	r0, r3
 8004a50:	3714      	adds	r7, #20
 8004a52:	46bd      	mov	sp, r7
 8004a54:	bc80      	pop	{r7}
 8004a56:	4770      	bx	lr

08004a58 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004a58:	b480      	push	{r7}
 8004a5a:	b095      	sub	sp, #84	; 0x54
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	330c      	adds	r3, #12
 8004a66:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a6a:	e853 3f00 	ldrex	r3, [r3]
 8004a6e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004a70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a72:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004a76:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	330c      	adds	r3, #12
 8004a7e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004a80:	643a      	str	r2, [r7, #64]	; 0x40
 8004a82:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a84:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004a86:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004a88:	e841 2300 	strex	r3, r2, [r1]
 8004a8c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004a8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d1e5      	bne.n	8004a60 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	3314      	adds	r3, #20
 8004a9a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a9c:	6a3b      	ldr	r3, [r7, #32]
 8004a9e:	e853 3f00 	ldrex	r3, [r3]
 8004aa2:	61fb      	str	r3, [r7, #28]
   return(result);
 8004aa4:	69fb      	ldr	r3, [r7, #28]
 8004aa6:	f023 0301 	bic.w	r3, r3, #1
 8004aaa:	64bb      	str	r3, [r7, #72]	; 0x48
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	3314      	adds	r3, #20
 8004ab2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004ab4:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004ab6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ab8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004aba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004abc:	e841 2300 	strex	r3, r2, [r1]
 8004ac0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004ac2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d1e5      	bne.n	8004a94 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004acc:	2b01      	cmp	r3, #1
 8004ace:	d119      	bne.n	8004b04 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	330c      	adds	r3, #12
 8004ad6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	e853 3f00 	ldrex	r3, [r3]
 8004ade:	60bb      	str	r3, [r7, #8]
   return(result);
 8004ae0:	68bb      	ldr	r3, [r7, #8]
 8004ae2:	f023 0310 	bic.w	r3, r3, #16
 8004ae6:	647b      	str	r3, [r7, #68]	; 0x44
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	330c      	adds	r3, #12
 8004aee:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004af0:	61ba      	str	r2, [r7, #24]
 8004af2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004af4:	6979      	ldr	r1, [r7, #20]
 8004af6:	69ba      	ldr	r2, [r7, #24]
 8004af8:	e841 2300 	strex	r3, r2, [r1]
 8004afc:	613b      	str	r3, [r7, #16]
   return(result);
 8004afe:	693b      	ldr	r3, [r7, #16]
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d1e5      	bne.n	8004ad0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2220      	movs	r2, #32
 8004b08:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2200      	movs	r2, #0
 8004b10:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004b12:	bf00      	nop
 8004b14:	3754      	adds	r7, #84	; 0x54
 8004b16:	46bd      	mov	sp, r7
 8004b18:	bc80      	pop	{r7}
 8004b1a:	4770      	bx	lr

08004b1c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004b1c:	b580      	push	{r7, lr}
 8004b1e:	b084      	sub	sp, #16
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b28:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	2200      	movs	r2, #0
 8004b34:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004b36:	68f8      	ldr	r0, [r7, #12]
 8004b38:	f7ff fed3 	bl	80048e2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004b3c:	bf00      	nop
 8004b3e:	3710      	adds	r7, #16
 8004b40:	46bd      	mov	sp, r7
 8004b42:	bd80      	pop	{r7, pc}

08004b44 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004b44:	b480      	push	{r7}
 8004b46:	b085      	sub	sp, #20
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004b52:	b2db      	uxtb	r3, r3
 8004b54:	2b21      	cmp	r3, #33	; 0x21
 8004b56:	d13e      	bne.n	8004bd6 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	689b      	ldr	r3, [r3, #8]
 8004b5c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b60:	d114      	bne.n	8004b8c <UART_Transmit_IT+0x48>
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	691b      	ldr	r3, [r3, #16]
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d110      	bne.n	8004b8c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	6a1b      	ldr	r3, [r3, #32]
 8004b6e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	881b      	ldrh	r3, [r3, #0]
 8004b74:	461a      	mov	r2, r3
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004b7e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	6a1b      	ldr	r3, [r3, #32]
 8004b84:	1c9a      	adds	r2, r3, #2
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	621a      	str	r2, [r3, #32]
 8004b8a:	e008      	b.n	8004b9e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	6a1b      	ldr	r3, [r3, #32]
 8004b90:	1c59      	adds	r1, r3, #1
 8004b92:	687a      	ldr	r2, [r7, #4]
 8004b94:	6211      	str	r1, [r2, #32]
 8004b96:	781a      	ldrb	r2, [r3, #0]
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004ba2:	b29b      	uxth	r3, r3
 8004ba4:	3b01      	subs	r3, #1
 8004ba6:	b29b      	uxth	r3, r3
 8004ba8:	687a      	ldr	r2, [r7, #4]
 8004baa:	4619      	mov	r1, r3
 8004bac:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d10f      	bne.n	8004bd2 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	68da      	ldr	r2, [r3, #12]
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004bc0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	68da      	ldr	r2, [r3, #12]
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004bd0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004bd2:	2300      	movs	r3, #0
 8004bd4:	e000      	b.n	8004bd8 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004bd6:	2302      	movs	r3, #2
  }
}
 8004bd8:	4618      	mov	r0, r3
 8004bda:	3714      	adds	r7, #20
 8004bdc:	46bd      	mov	sp, r7
 8004bde:	bc80      	pop	{r7}
 8004be0:	4770      	bx	lr

08004be2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004be2:	b580      	push	{r7, lr}
 8004be4:	b082      	sub	sp, #8
 8004be6:	af00      	add	r7, sp, #0
 8004be8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	68da      	ldr	r2, [r3, #12]
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004bf8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	2220      	movs	r2, #32
 8004bfe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004c02:	6878      	ldr	r0, [r7, #4]
 8004c04:	f7ff fe64 	bl	80048d0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004c08:	2300      	movs	r3, #0
}
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	3708      	adds	r7, #8
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	bd80      	pop	{r7, pc}

08004c12 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004c12:	b580      	push	{r7, lr}
 8004c14:	b08c      	sub	sp, #48	; 0x30
 8004c16:	af00      	add	r7, sp, #0
 8004c18:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004c20:	b2db      	uxtb	r3, r3
 8004c22:	2b22      	cmp	r3, #34	; 0x22
 8004c24:	f040 80ae 	bne.w	8004d84 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	689b      	ldr	r3, [r3, #8]
 8004c2c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c30:	d117      	bne.n	8004c62 <UART_Receive_IT+0x50>
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	691b      	ldr	r3, [r3, #16]
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d113      	bne.n	8004c62 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004c3a:	2300      	movs	r3, #0
 8004c3c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c42:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	685b      	ldr	r3, [r3, #4]
 8004c4a:	b29b      	uxth	r3, r3
 8004c4c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c50:	b29a      	uxth	r2, r3
 8004c52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c54:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c5a:	1c9a      	adds	r2, r3, #2
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	629a      	str	r2, [r3, #40]	; 0x28
 8004c60:	e026      	b.n	8004cb0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c66:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8004c68:	2300      	movs	r3, #0
 8004c6a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	689b      	ldr	r3, [r3, #8]
 8004c70:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c74:	d007      	beq.n	8004c86 <UART_Receive_IT+0x74>
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	689b      	ldr	r3, [r3, #8]
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d10a      	bne.n	8004c94 <UART_Receive_IT+0x82>
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	691b      	ldr	r3, [r3, #16]
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d106      	bne.n	8004c94 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	685b      	ldr	r3, [r3, #4]
 8004c8c:	b2da      	uxtb	r2, r3
 8004c8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c90:	701a      	strb	r2, [r3, #0]
 8004c92:	e008      	b.n	8004ca6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	685b      	ldr	r3, [r3, #4]
 8004c9a:	b2db      	uxtb	r3, r3
 8004c9c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004ca0:	b2da      	uxtb	r2, r3
 8004ca2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ca4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004caa:	1c5a      	adds	r2, r3, #1
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004cb4:	b29b      	uxth	r3, r3
 8004cb6:	3b01      	subs	r3, #1
 8004cb8:	b29b      	uxth	r3, r3
 8004cba:	687a      	ldr	r2, [r7, #4]
 8004cbc:	4619      	mov	r1, r3
 8004cbe:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d15d      	bne.n	8004d80 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	68da      	ldr	r2, [r3, #12]
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f022 0220 	bic.w	r2, r2, #32
 8004cd2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	68da      	ldr	r2, [r3, #12]
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004ce2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	695a      	ldr	r2, [r3, #20]
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f022 0201 	bic.w	r2, r2, #1
 8004cf2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2220      	movs	r2, #32
 8004cf8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2200      	movs	r2, #0
 8004d00:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d06:	2b01      	cmp	r3, #1
 8004d08:	d135      	bne.n	8004d76 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	330c      	adds	r3, #12
 8004d16:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d18:	697b      	ldr	r3, [r7, #20]
 8004d1a:	e853 3f00 	ldrex	r3, [r3]
 8004d1e:	613b      	str	r3, [r7, #16]
   return(result);
 8004d20:	693b      	ldr	r3, [r7, #16]
 8004d22:	f023 0310 	bic.w	r3, r3, #16
 8004d26:	627b      	str	r3, [r7, #36]	; 0x24
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	330c      	adds	r3, #12
 8004d2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004d30:	623a      	str	r2, [r7, #32]
 8004d32:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d34:	69f9      	ldr	r1, [r7, #28]
 8004d36:	6a3a      	ldr	r2, [r7, #32]
 8004d38:	e841 2300 	strex	r3, r2, [r1]
 8004d3c:	61bb      	str	r3, [r7, #24]
   return(result);
 8004d3e:	69bb      	ldr	r3, [r7, #24]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d1e5      	bne.n	8004d10 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f003 0310 	and.w	r3, r3, #16
 8004d4e:	2b10      	cmp	r3, #16
 8004d50:	d10a      	bne.n	8004d68 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004d52:	2300      	movs	r3, #0
 8004d54:	60fb      	str	r3, [r7, #12]
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	60fb      	str	r3, [r7, #12]
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	685b      	ldr	r3, [r3, #4]
 8004d64:	60fb      	str	r3, [r7, #12]
 8004d66:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004d6c:	4619      	mov	r1, r3
 8004d6e:	6878      	ldr	r0, [r7, #4]
 8004d70:	f7ff fdc0 	bl	80048f4 <HAL_UARTEx_RxEventCallback>
 8004d74:	e002      	b.n	8004d7c <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004d76:	6878      	ldr	r0, [r7, #4]
 8004d78:	f7fb fe20 	bl	80009bc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004d7c:	2300      	movs	r3, #0
 8004d7e:	e002      	b.n	8004d86 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004d80:	2300      	movs	r3, #0
 8004d82:	e000      	b.n	8004d86 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004d84:	2302      	movs	r3, #2
  }
}
 8004d86:	4618      	mov	r0, r3
 8004d88:	3730      	adds	r7, #48	; 0x30
 8004d8a:	46bd      	mov	sp, r7
 8004d8c:	bd80      	pop	{r7, pc}
	...

08004d90 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004d90:	b580      	push	{r7, lr}
 8004d92:	b084      	sub	sp, #16
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	691b      	ldr	r3, [r3, #16]
 8004d9e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	68da      	ldr	r2, [r3, #12]
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	430a      	orrs	r2, r1
 8004dac:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	689a      	ldr	r2, [r3, #8]
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	691b      	ldr	r3, [r3, #16]
 8004db6:	431a      	orrs	r2, r3
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	695b      	ldr	r3, [r3, #20]
 8004dbc:	4313      	orrs	r3, r2
 8004dbe:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	68db      	ldr	r3, [r3, #12]
 8004dc6:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004dca:	f023 030c 	bic.w	r3, r3, #12
 8004dce:	687a      	ldr	r2, [r7, #4]
 8004dd0:	6812      	ldr	r2, [r2, #0]
 8004dd2:	68b9      	ldr	r1, [r7, #8]
 8004dd4:	430b      	orrs	r3, r1
 8004dd6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	695b      	ldr	r3, [r3, #20]
 8004dde:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	699a      	ldr	r2, [r3, #24]
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	430a      	orrs	r2, r1
 8004dec:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	4a2c      	ldr	r2, [pc, #176]	; (8004ea4 <UART_SetConfig+0x114>)
 8004df4:	4293      	cmp	r3, r2
 8004df6:	d103      	bne.n	8004e00 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004df8:	f7fd fefe 	bl	8002bf8 <HAL_RCC_GetPCLK2Freq>
 8004dfc:	60f8      	str	r0, [r7, #12]
 8004dfe:	e002      	b.n	8004e06 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004e00:	f7fd fee6 	bl	8002bd0 <HAL_RCC_GetPCLK1Freq>
 8004e04:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004e06:	68fa      	ldr	r2, [r7, #12]
 8004e08:	4613      	mov	r3, r2
 8004e0a:	009b      	lsls	r3, r3, #2
 8004e0c:	4413      	add	r3, r2
 8004e0e:	009a      	lsls	r2, r3, #2
 8004e10:	441a      	add	r2, r3
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	685b      	ldr	r3, [r3, #4]
 8004e16:	009b      	lsls	r3, r3, #2
 8004e18:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e1c:	4a22      	ldr	r2, [pc, #136]	; (8004ea8 <UART_SetConfig+0x118>)
 8004e1e:	fba2 2303 	umull	r2, r3, r2, r3
 8004e22:	095b      	lsrs	r3, r3, #5
 8004e24:	0119      	lsls	r1, r3, #4
 8004e26:	68fa      	ldr	r2, [r7, #12]
 8004e28:	4613      	mov	r3, r2
 8004e2a:	009b      	lsls	r3, r3, #2
 8004e2c:	4413      	add	r3, r2
 8004e2e:	009a      	lsls	r2, r3, #2
 8004e30:	441a      	add	r2, r3
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	685b      	ldr	r3, [r3, #4]
 8004e36:	009b      	lsls	r3, r3, #2
 8004e38:	fbb2 f2f3 	udiv	r2, r2, r3
 8004e3c:	4b1a      	ldr	r3, [pc, #104]	; (8004ea8 <UART_SetConfig+0x118>)
 8004e3e:	fba3 0302 	umull	r0, r3, r3, r2
 8004e42:	095b      	lsrs	r3, r3, #5
 8004e44:	2064      	movs	r0, #100	; 0x64
 8004e46:	fb00 f303 	mul.w	r3, r0, r3
 8004e4a:	1ad3      	subs	r3, r2, r3
 8004e4c:	011b      	lsls	r3, r3, #4
 8004e4e:	3332      	adds	r3, #50	; 0x32
 8004e50:	4a15      	ldr	r2, [pc, #84]	; (8004ea8 <UART_SetConfig+0x118>)
 8004e52:	fba2 2303 	umull	r2, r3, r2, r3
 8004e56:	095b      	lsrs	r3, r3, #5
 8004e58:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004e5c:	4419      	add	r1, r3
 8004e5e:	68fa      	ldr	r2, [r7, #12]
 8004e60:	4613      	mov	r3, r2
 8004e62:	009b      	lsls	r3, r3, #2
 8004e64:	4413      	add	r3, r2
 8004e66:	009a      	lsls	r2, r3, #2
 8004e68:	441a      	add	r2, r3
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	685b      	ldr	r3, [r3, #4]
 8004e6e:	009b      	lsls	r3, r3, #2
 8004e70:	fbb2 f2f3 	udiv	r2, r2, r3
 8004e74:	4b0c      	ldr	r3, [pc, #48]	; (8004ea8 <UART_SetConfig+0x118>)
 8004e76:	fba3 0302 	umull	r0, r3, r3, r2
 8004e7a:	095b      	lsrs	r3, r3, #5
 8004e7c:	2064      	movs	r0, #100	; 0x64
 8004e7e:	fb00 f303 	mul.w	r3, r0, r3
 8004e82:	1ad3      	subs	r3, r2, r3
 8004e84:	011b      	lsls	r3, r3, #4
 8004e86:	3332      	adds	r3, #50	; 0x32
 8004e88:	4a07      	ldr	r2, [pc, #28]	; (8004ea8 <UART_SetConfig+0x118>)
 8004e8a:	fba2 2303 	umull	r2, r3, r2, r3
 8004e8e:	095b      	lsrs	r3, r3, #5
 8004e90:	f003 020f 	and.w	r2, r3, #15
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	440a      	add	r2, r1
 8004e9a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004e9c:	bf00      	nop
 8004e9e:	3710      	adds	r7, #16
 8004ea0:	46bd      	mov	sp, r7
 8004ea2:	bd80      	pop	{r7, pc}
 8004ea4:	40013800 	.word	0x40013800
 8004ea8:	51eb851f 	.word	0x51eb851f

08004eac <std>:
 8004eac:	2300      	movs	r3, #0
 8004eae:	b510      	push	{r4, lr}
 8004eb0:	4604      	mov	r4, r0
 8004eb2:	e9c0 3300 	strd	r3, r3, [r0]
 8004eb6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004eba:	6083      	str	r3, [r0, #8]
 8004ebc:	8181      	strh	r1, [r0, #12]
 8004ebe:	6643      	str	r3, [r0, #100]	; 0x64
 8004ec0:	81c2      	strh	r2, [r0, #14]
 8004ec2:	6183      	str	r3, [r0, #24]
 8004ec4:	4619      	mov	r1, r3
 8004ec6:	2208      	movs	r2, #8
 8004ec8:	305c      	adds	r0, #92	; 0x5c
 8004eca:	f000 f926 	bl	800511a <memset>
 8004ece:	4b0d      	ldr	r3, [pc, #52]	; (8004f04 <std+0x58>)
 8004ed0:	6224      	str	r4, [r4, #32]
 8004ed2:	6263      	str	r3, [r4, #36]	; 0x24
 8004ed4:	4b0c      	ldr	r3, [pc, #48]	; (8004f08 <std+0x5c>)
 8004ed6:	62a3      	str	r3, [r4, #40]	; 0x28
 8004ed8:	4b0c      	ldr	r3, [pc, #48]	; (8004f0c <std+0x60>)
 8004eda:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004edc:	4b0c      	ldr	r3, [pc, #48]	; (8004f10 <std+0x64>)
 8004ede:	6323      	str	r3, [r4, #48]	; 0x30
 8004ee0:	4b0c      	ldr	r3, [pc, #48]	; (8004f14 <std+0x68>)
 8004ee2:	429c      	cmp	r4, r3
 8004ee4:	d006      	beq.n	8004ef4 <std+0x48>
 8004ee6:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8004eea:	4294      	cmp	r4, r2
 8004eec:	d002      	beq.n	8004ef4 <std+0x48>
 8004eee:	33d0      	adds	r3, #208	; 0xd0
 8004ef0:	429c      	cmp	r4, r3
 8004ef2:	d105      	bne.n	8004f00 <std+0x54>
 8004ef4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004ef8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004efc:	f000 b986 	b.w	800520c <__retarget_lock_init_recursive>
 8004f00:	bd10      	pop	{r4, pc}
 8004f02:	bf00      	nop
 8004f04:	08005095 	.word	0x08005095
 8004f08:	080050b7 	.word	0x080050b7
 8004f0c:	080050ef 	.word	0x080050ef
 8004f10:	08005113 	.word	0x08005113
 8004f14:	20000354 	.word	0x20000354

08004f18 <stdio_exit_handler>:
 8004f18:	4a02      	ldr	r2, [pc, #8]	; (8004f24 <stdio_exit_handler+0xc>)
 8004f1a:	4903      	ldr	r1, [pc, #12]	; (8004f28 <stdio_exit_handler+0x10>)
 8004f1c:	4803      	ldr	r0, [pc, #12]	; (8004f2c <stdio_exit_handler+0x14>)
 8004f1e:	f000 b869 	b.w	8004ff4 <_fwalk_sglue>
 8004f22:	bf00      	nop
 8004f24:	20000010 	.word	0x20000010
 8004f28:	08005d5d 	.word	0x08005d5d
 8004f2c:	2000001c 	.word	0x2000001c

08004f30 <cleanup_stdio>:
 8004f30:	6841      	ldr	r1, [r0, #4]
 8004f32:	4b0c      	ldr	r3, [pc, #48]	; (8004f64 <cleanup_stdio+0x34>)
 8004f34:	b510      	push	{r4, lr}
 8004f36:	4299      	cmp	r1, r3
 8004f38:	4604      	mov	r4, r0
 8004f3a:	d001      	beq.n	8004f40 <cleanup_stdio+0x10>
 8004f3c:	f000 ff0e 	bl	8005d5c <_fflush_r>
 8004f40:	68a1      	ldr	r1, [r4, #8]
 8004f42:	4b09      	ldr	r3, [pc, #36]	; (8004f68 <cleanup_stdio+0x38>)
 8004f44:	4299      	cmp	r1, r3
 8004f46:	d002      	beq.n	8004f4e <cleanup_stdio+0x1e>
 8004f48:	4620      	mov	r0, r4
 8004f4a:	f000 ff07 	bl	8005d5c <_fflush_r>
 8004f4e:	68e1      	ldr	r1, [r4, #12]
 8004f50:	4b06      	ldr	r3, [pc, #24]	; (8004f6c <cleanup_stdio+0x3c>)
 8004f52:	4299      	cmp	r1, r3
 8004f54:	d004      	beq.n	8004f60 <cleanup_stdio+0x30>
 8004f56:	4620      	mov	r0, r4
 8004f58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004f5c:	f000 befe 	b.w	8005d5c <_fflush_r>
 8004f60:	bd10      	pop	{r4, pc}
 8004f62:	bf00      	nop
 8004f64:	20000354 	.word	0x20000354
 8004f68:	200003bc 	.word	0x200003bc
 8004f6c:	20000424 	.word	0x20000424

08004f70 <global_stdio_init.part.0>:
 8004f70:	b510      	push	{r4, lr}
 8004f72:	4b0b      	ldr	r3, [pc, #44]	; (8004fa0 <global_stdio_init.part.0+0x30>)
 8004f74:	4c0b      	ldr	r4, [pc, #44]	; (8004fa4 <global_stdio_init.part.0+0x34>)
 8004f76:	4a0c      	ldr	r2, [pc, #48]	; (8004fa8 <global_stdio_init.part.0+0x38>)
 8004f78:	4620      	mov	r0, r4
 8004f7a:	601a      	str	r2, [r3, #0]
 8004f7c:	2104      	movs	r1, #4
 8004f7e:	2200      	movs	r2, #0
 8004f80:	f7ff ff94 	bl	8004eac <std>
 8004f84:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8004f88:	2201      	movs	r2, #1
 8004f8a:	2109      	movs	r1, #9
 8004f8c:	f7ff ff8e 	bl	8004eac <std>
 8004f90:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8004f94:	2202      	movs	r2, #2
 8004f96:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004f9a:	2112      	movs	r1, #18
 8004f9c:	f7ff bf86 	b.w	8004eac <std>
 8004fa0:	2000048c 	.word	0x2000048c
 8004fa4:	20000354 	.word	0x20000354
 8004fa8:	08004f19 	.word	0x08004f19

08004fac <__sfp_lock_acquire>:
 8004fac:	4801      	ldr	r0, [pc, #4]	; (8004fb4 <__sfp_lock_acquire+0x8>)
 8004fae:	f000 b92e 	b.w	800520e <__retarget_lock_acquire_recursive>
 8004fb2:	bf00      	nop
 8004fb4:	20000495 	.word	0x20000495

08004fb8 <__sfp_lock_release>:
 8004fb8:	4801      	ldr	r0, [pc, #4]	; (8004fc0 <__sfp_lock_release+0x8>)
 8004fba:	f000 b929 	b.w	8005210 <__retarget_lock_release_recursive>
 8004fbe:	bf00      	nop
 8004fc0:	20000495 	.word	0x20000495

08004fc4 <__sinit>:
 8004fc4:	b510      	push	{r4, lr}
 8004fc6:	4604      	mov	r4, r0
 8004fc8:	f7ff fff0 	bl	8004fac <__sfp_lock_acquire>
 8004fcc:	6a23      	ldr	r3, [r4, #32]
 8004fce:	b11b      	cbz	r3, 8004fd8 <__sinit+0x14>
 8004fd0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004fd4:	f7ff bff0 	b.w	8004fb8 <__sfp_lock_release>
 8004fd8:	4b04      	ldr	r3, [pc, #16]	; (8004fec <__sinit+0x28>)
 8004fda:	6223      	str	r3, [r4, #32]
 8004fdc:	4b04      	ldr	r3, [pc, #16]	; (8004ff0 <__sinit+0x2c>)
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d1f5      	bne.n	8004fd0 <__sinit+0xc>
 8004fe4:	f7ff ffc4 	bl	8004f70 <global_stdio_init.part.0>
 8004fe8:	e7f2      	b.n	8004fd0 <__sinit+0xc>
 8004fea:	bf00      	nop
 8004fec:	08004f31 	.word	0x08004f31
 8004ff0:	2000048c 	.word	0x2000048c

08004ff4 <_fwalk_sglue>:
 8004ff4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004ff8:	4607      	mov	r7, r0
 8004ffa:	4688      	mov	r8, r1
 8004ffc:	4614      	mov	r4, r2
 8004ffe:	2600      	movs	r6, #0
 8005000:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005004:	f1b9 0901 	subs.w	r9, r9, #1
 8005008:	d505      	bpl.n	8005016 <_fwalk_sglue+0x22>
 800500a:	6824      	ldr	r4, [r4, #0]
 800500c:	2c00      	cmp	r4, #0
 800500e:	d1f7      	bne.n	8005000 <_fwalk_sglue+0xc>
 8005010:	4630      	mov	r0, r6
 8005012:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005016:	89ab      	ldrh	r3, [r5, #12]
 8005018:	2b01      	cmp	r3, #1
 800501a:	d907      	bls.n	800502c <_fwalk_sglue+0x38>
 800501c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005020:	3301      	adds	r3, #1
 8005022:	d003      	beq.n	800502c <_fwalk_sglue+0x38>
 8005024:	4629      	mov	r1, r5
 8005026:	4638      	mov	r0, r7
 8005028:	47c0      	blx	r8
 800502a:	4306      	orrs	r6, r0
 800502c:	3568      	adds	r5, #104	; 0x68
 800502e:	e7e9      	b.n	8005004 <_fwalk_sglue+0x10>

08005030 <iprintf>:
 8005030:	b40f      	push	{r0, r1, r2, r3}
 8005032:	b507      	push	{r0, r1, r2, lr}
 8005034:	4906      	ldr	r1, [pc, #24]	; (8005050 <iprintf+0x20>)
 8005036:	ab04      	add	r3, sp, #16
 8005038:	6808      	ldr	r0, [r1, #0]
 800503a:	f853 2b04 	ldr.w	r2, [r3], #4
 800503e:	6881      	ldr	r1, [r0, #8]
 8005040:	9301      	str	r3, [sp, #4]
 8005042:	f000 fb5b 	bl	80056fc <_vfiprintf_r>
 8005046:	b003      	add	sp, #12
 8005048:	f85d eb04 	ldr.w	lr, [sp], #4
 800504c:	b004      	add	sp, #16
 800504e:	4770      	bx	lr
 8005050:	20000068 	.word	0x20000068

08005054 <siprintf>:
 8005054:	b40e      	push	{r1, r2, r3}
 8005056:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800505a:	b500      	push	{lr}
 800505c:	b09c      	sub	sp, #112	; 0x70
 800505e:	ab1d      	add	r3, sp, #116	; 0x74
 8005060:	9002      	str	r0, [sp, #8]
 8005062:	9006      	str	r0, [sp, #24]
 8005064:	9107      	str	r1, [sp, #28]
 8005066:	9104      	str	r1, [sp, #16]
 8005068:	4808      	ldr	r0, [pc, #32]	; (800508c <siprintf+0x38>)
 800506a:	4909      	ldr	r1, [pc, #36]	; (8005090 <siprintf+0x3c>)
 800506c:	f853 2b04 	ldr.w	r2, [r3], #4
 8005070:	9105      	str	r1, [sp, #20]
 8005072:	6800      	ldr	r0, [r0, #0]
 8005074:	a902      	add	r1, sp, #8
 8005076:	9301      	str	r3, [sp, #4]
 8005078:	f000 fa1a 	bl	80054b0 <_svfiprintf_r>
 800507c:	2200      	movs	r2, #0
 800507e:	9b02      	ldr	r3, [sp, #8]
 8005080:	701a      	strb	r2, [r3, #0]
 8005082:	b01c      	add	sp, #112	; 0x70
 8005084:	f85d eb04 	ldr.w	lr, [sp], #4
 8005088:	b003      	add	sp, #12
 800508a:	4770      	bx	lr
 800508c:	20000068 	.word	0x20000068
 8005090:	ffff0208 	.word	0xffff0208

08005094 <__sread>:
 8005094:	b510      	push	{r4, lr}
 8005096:	460c      	mov	r4, r1
 8005098:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800509c:	f000 f868 	bl	8005170 <_read_r>
 80050a0:	2800      	cmp	r0, #0
 80050a2:	bfab      	itete	ge
 80050a4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80050a6:	89a3      	ldrhlt	r3, [r4, #12]
 80050a8:	181b      	addge	r3, r3, r0
 80050aa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80050ae:	bfac      	ite	ge
 80050b0:	6563      	strge	r3, [r4, #84]	; 0x54
 80050b2:	81a3      	strhlt	r3, [r4, #12]
 80050b4:	bd10      	pop	{r4, pc}

080050b6 <__swrite>:
 80050b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80050ba:	461f      	mov	r7, r3
 80050bc:	898b      	ldrh	r3, [r1, #12]
 80050be:	4605      	mov	r5, r0
 80050c0:	05db      	lsls	r3, r3, #23
 80050c2:	460c      	mov	r4, r1
 80050c4:	4616      	mov	r6, r2
 80050c6:	d505      	bpl.n	80050d4 <__swrite+0x1e>
 80050c8:	2302      	movs	r3, #2
 80050ca:	2200      	movs	r2, #0
 80050cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80050d0:	f000 f83c 	bl	800514c <_lseek_r>
 80050d4:	89a3      	ldrh	r3, [r4, #12]
 80050d6:	4632      	mov	r2, r6
 80050d8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80050dc:	81a3      	strh	r3, [r4, #12]
 80050de:	4628      	mov	r0, r5
 80050e0:	463b      	mov	r3, r7
 80050e2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80050e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80050ea:	f000 b853 	b.w	8005194 <_write_r>

080050ee <__sseek>:
 80050ee:	b510      	push	{r4, lr}
 80050f0:	460c      	mov	r4, r1
 80050f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80050f6:	f000 f829 	bl	800514c <_lseek_r>
 80050fa:	1c43      	adds	r3, r0, #1
 80050fc:	89a3      	ldrh	r3, [r4, #12]
 80050fe:	bf15      	itete	ne
 8005100:	6560      	strne	r0, [r4, #84]	; 0x54
 8005102:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005106:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800510a:	81a3      	strheq	r3, [r4, #12]
 800510c:	bf18      	it	ne
 800510e:	81a3      	strhne	r3, [r4, #12]
 8005110:	bd10      	pop	{r4, pc}

08005112 <__sclose>:
 8005112:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005116:	f000 b809 	b.w	800512c <_close_r>

0800511a <memset>:
 800511a:	4603      	mov	r3, r0
 800511c:	4402      	add	r2, r0
 800511e:	4293      	cmp	r3, r2
 8005120:	d100      	bne.n	8005124 <memset+0xa>
 8005122:	4770      	bx	lr
 8005124:	f803 1b01 	strb.w	r1, [r3], #1
 8005128:	e7f9      	b.n	800511e <memset+0x4>
	...

0800512c <_close_r>:
 800512c:	b538      	push	{r3, r4, r5, lr}
 800512e:	2300      	movs	r3, #0
 8005130:	4d05      	ldr	r5, [pc, #20]	; (8005148 <_close_r+0x1c>)
 8005132:	4604      	mov	r4, r0
 8005134:	4608      	mov	r0, r1
 8005136:	602b      	str	r3, [r5, #0]
 8005138:	f7fc fad7 	bl	80016ea <_close>
 800513c:	1c43      	adds	r3, r0, #1
 800513e:	d102      	bne.n	8005146 <_close_r+0x1a>
 8005140:	682b      	ldr	r3, [r5, #0]
 8005142:	b103      	cbz	r3, 8005146 <_close_r+0x1a>
 8005144:	6023      	str	r3, [r4, #0]
 8005146:	bd38      	pop	{r3, r4, r5, pc}
 8005148:	20000490 	.word	0x20000490

0800514c <_lseek_r>:
 800514c:	b538      	push	{r3, r4, r5, lr}
 800514e:	4604      	mov	r4, r0
 8005150:	4608      	mov	r0, r1
 8005152:	4611      	mov	r1, r2
 8005154:	2200      	movs	r2, #0
 8005156:	4d05      	ldr	r5, [pc, #20]	; (800516c <_lseek_r+0x20>)
 8005158:	602a      	str	r2, [r5, #0]
 800515a:	461a      	mov	r2, r3
 800515c:	f7fc fae9 	bl	8001732 <_lseek>
 8005160:	1c43      	adds	r3, r0, #1
 8005162:	d102      	bne.n	800516a <_lseek_r+0x1e>
 8005164:	682b      	ldr	r3, [r5, #0]
 8005166:	b103      	cbz	r3, 800516a <_lseek_r+0x1e>
 8005168:	6023      	str	r3, [r4, #0]
 800516a:	bd38      	pop	{r3, r4, r5, pc}
 800516c:	20000490 	.word	0x20000490

08005170 <_read_r>:
 8005170:	b538      	push	{r3, r4, r5, lr}
 8005172:	4604      	mov	r4, r0
 8005174:	4608      	mov	r0, r1
 8005176:	4611      	mov	r1, r2
 8005178:	2200      	movs	r2, #0
 800517a:	4d05      	ldr	r5, [pc, #20]	; (8005190 <_read_r+0x20>)
 800517c:	602a      	str	r2, [r5, #0]
 800517e:	461a      	mov	r2, r3
 8005180:	f7fc fa7a 	bl	8001678 <_read>
 8005184:	1c43      	adds	r3, r0, #1
 8005186:	d102      	bne.n	800518e <_read_r+0x1e>
 8005188:	682b      	ldr	r3, [r5, #0]
 800518a:	b103      	cbz	r3, 800518e <_read_r+0x1e>
 800518c:	6023      	str	r3, [r4, #0]
 800518e:	bd38      	pop	{r3, r4, r5, pc}
 8005190:	20000490 	.word	0x20000490

08005194 <_write_r>:
 8005194:	b538      	push	{r3, r4, r5, lr}
 8005196:	4604      	mov	r4, r0
 8005198:	4608      	mov	r0, r1
 800519a:	4611      	mov	r1, r2
 800519c:	2200      	movs	r2, #0
 800519e:	4d05      	ldr	r5, [pc, #20]	; (80051b4 <_write_r+0x20>)
 80051a0:	602a      	str	r2, [r5, #0]
 80051a2:	461a      	mov	r2, r3
 80051a4:	f7fc fa85 	bl	80016b2 <_write>
 80051a8:	1c43      	adds	r3, r0, #1
 80051aa:	d102      	bne.n	80051b2 <_write_r+0x1e>
 80051ac:	682b      	ldr	r3, [r5, #0]
 80051ae:	b103      	cbz	r3, 80051b2 <_write_r+0x1e>
 80051b0:	6023      	str	r3, [r4, #0]
 80051b2:	bd38      	pop	{r3, r4, r5, pc}
 80051b4:	20000490 	.word	0x20000490

080051b8 <__errno>:
 80051b8:	4b01      	ldr	r3, [pc, #4]	; (80051c0 <__errno+0x8>)
 80051ba:	6818      	ldr	r0, [r3, #0]
 80051bc:	4770      	bx	lr
 80051be:	bf00      	nop
 80051c0:	20000068 	.word	0x20000068

080051c4 <__libc_init_array>:
 80051c4:	b570      	push	{r4, r5, r6, lr}
 80051c6:	2600      	movs	r6, #0
 80051c8:	4d0c      	ldr	r5, [pc, #48]	; (80051fc <__libc_init_array+0x38>)
 80051ca:	4c0d      	ldr	r4, [pc, #52]	; (8005200 <__libc_init_array+0x3c>)
 80051cc:	1b64      	subs	r4, r4, r5
 80051ce:	10a4      	asrs	r4, r4, #2
 80051d0:	42a6      	cmp	r6, r4
 80051d2:	d109      	bne.n	80051e8 <__libc_init_array+0x24>
 80051d4:	f000 ff80 	bl	80060d8 <_init>
 80051d8:	2600      	movs	r6, #0
 80051da:	4d0a      	ldr	r5, [pc, #40]	; (8005204 <__libc_init_array+0x40>)
 80051dc:	4c0a      	ldr	r4, [pc, #40]	; (8005208 <__libc_init_array+0x44>)
 80051de:	1b64      	subs	r4, r4, r5
 80051e0:	10a4      	asrs	r4, r4, #2
 80051e2:	42a6      	cmp	r6, r4
 80051e4:	d105      	bne.n	80051f2 <__libc_init_array+0x2e>
 80051e6:	bd70      	pop	{r4, r5, r6, pc}
 80051e8:	f855 3b04 	ldr.w	r3, [r5], #4
 80051ec:	4798      	blx	r3
 80051ee:	3601      	adds	r6, #1
 80051f0:	e7ee      	b.n	80051d0 <__libc_init_array+0xc>
 80051f2:	f855 3b04 	ldr.w	r3, [r5], #4
 80051f6:	4798      	blx	r3
 80051f8:	3601      	adds	r6, #1
 80051fa:	e7f2      	b.n	80051e2 <__libc_init_array+0x1e>
 80051fc:	080061b8 	.word	0x080061b8
 8005200:	080061b8 	.word	0x080061b8
 8005204:	080061b8 	.word	0x080061b8
 8005208:	080061bc 	.word	0x080061bc

0800520c <__retarget_lock_init_recursive>:
 800520c:	4770      	bx	lr

0800520e <__retarget_lock_acquire_recursive>:
 800520e:	4770      	bx	lr

08005210 <__retarget_lock_release_recursive>:
 8005210:	4770      	bx	lr
	...

08005214 <_free_r>:
 8005214:	b538      	push	{r3, r4, r5, lr}
 8005216:	4605      	mov	r5, r0
 8005218:	2900      	cmp	r1, #0
 800521a:	d040      	beq.n	800529e <_free_r+0x8a>
 800521c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005220:	1f0c      	subs	r4, r1, #4
 8005222:	2b00      	cmp	r3, #0
 8005224:	bfb8      	it	lt
 8005226:	18e4      	addlt	r4, r4, r3
 8005228:	f000 f8dc 	bl	80053e4 <__malloc_lock>
 800522c:	4a1c      	ldr	r2, [pc, #112]	; (80052a0 <_free_r+0x8c>)
 800522e:	6813      	ldr	r3, [r2, #0]
 8005230:	b933      	cbnz	r3, 8005240 <_free_r+0x2c>
 8005232:	6063      	str	r3, [r4, #4]
 8005234:	6014      	str	r4, [r2, #0]
 8005236:	4628      	mov	r0, r5
 8005238:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800523c:	f000 b8d8 	b.w	80053f0 <__malloc_unlock>
 8005240:	42a3      	cmp	r3, r4
 8005242:	d908      	bls.n	8005256 <_free_r+0x42>
 8005244:	6820      	ldr	r0, [r4, #0]
 8005246:	1821      	adds	r1, r4, r0
 8005248:	428b      	cmp	r3, r1
 800524a:	bf01      	itttt	eq
 800524c:	6819      	ldreq	r1, [r3, #0]
 800524e:	685b      	ldreq	r3, [r3, #4]
 8005250:	1809      	addeq	r1, r1, r0
 8005252:	6021      	streq	r1, [r4, #0]
 8005254:	e7ed      	b.n	8005232 <_free_r+0x1e>
 8005256:	461a      	mov	r2, r3
 8005258:	685b      	ldr	r3, [r3, #4]
 800525a:	b10b      	cbz	r3, 8005260 <_free_r+0x4c>
 800525c:	42a3      	cmp	r3, r4
 800525e:	d9fa      	bls.n	8005256 <_free_r+0x42>
 8005260:	6811      	ldr	r1, [r2, #0]
 8005262:	1850      	adds	r0, r2, r1
 8005264:	42a0      	cmp	r0, r4
 8005266:	d10b      	bne.n	8005280 <_free_r+0x6c>
 8005268:	6820      	ldr	r0, [r4, #0]
 800526a:	4401      	add	r1, r0
 800526c:	1850      	adds	r0, r2, r1
 800526e:	4283      	cmp	r3, r0
 8005270:	6011      	str	r1, [r2, #0]
 8005272:	d1e0      	bne.n	8005236 <_free_r+0x22>
 8005274:	6818      	ldr	r0, [r3, #0]
 8005276:	685b      	ldr	r3, [r3, #4]
 8005278:	4408      	add	r0, r1
 800527a:	6010      	str	r0, [r2, #0]
 800527c:	6053      	str	r3, [r2, #4]
 800527e:	e7da      	b.n	8005236 <_free_r+0x22>
 8005280:	d902      	bls.n	8005288 <_free_r+0x74>
 8005282:	230c      	movs	r3, #12
 8005284:	602b      	str	r3, [r5, #0]
 8005286:	e7d6      	b.n	8005236 <_free_r+0x22>
 8005288:	6820      	ldr	r0, [r4, #0]
 800528a:	1821      	adds	r1, r4, r0
 800528c:	428b      	cmp	r3, r1
 800528e:	bf01      	itttt	eq
 8005290:	6819      	ldreq	r1, [r3, #0]
 8005292:	685b      	ldreq	r3, [r3, #4]
 8005294:	1809      	addeq	r1, r1, r0
 8005296:	6021      	streq	r1, [r4, #0]
 8005298:	6063      	str	r3, [r4, #4]
 800529a:	6054      	str	r4, [r2, #4]
 800529c:	e7cb      	b.n	8005236 <_free_r+0x22>
 800529e:	bd38      	pop	{r3, r4, r5, pc}
 80052a0:	20000498 	.word	0x20000498

080052a4 <sbrk_aligned>:
 80052a4:	b570      	push	{r4, r5, r6, lr}
 80052a6:	4e0e      	ldr	r6, [pc, #56]	; (80052e0 <sbrk_aligned+0x3c>)
 80052a8:	460c      	mov	r4, r1
 80052aa:	6831      	ldr	r1, [r6, #0]
 80052ac:	4605      	mov	r5, r0
 80052ae:	b911      	cbnz	r1, 80052b6 <sbrk_aligned+0x12>
 80052b0:	f000 fe2c 	bl	8005f0c <_sbrk_r>
 80052b4:	6030      	str	r0, [r6, #0]
 80052b6:	4621      	mov	r1, r4
 80052b8:	4628      	mov	r0, r5
 80052ba:	f000 fe27 	bl	8005f0c <_sbrk_r>
 80052be:	1c43      	adds	r3, r0, #1
 80052c0:	d00a      	beq.n	80052d8 <sbrk_aligned+0x34>
 80052c2:	1cc4      	adds	r4, r0, #3
 80052c4:	f024 0403 	bic.w	r4, r4, #3
 80052c8:	42a0      	cmp	r0, r4
 80052ca:	d007      	beq.n	80052dc <sbrk_aligned+0x38>
 80052cc:	1a21      	subs	r1, r4, r0
 80052ce:	4628      	mov	r0, r5
 80052d0:	f000 fe1c 	bl	8005f0c <_sbrk_r>
 80052d4:	3001      	adds	r0, #1
 80052d6:	d101      	bne.n	80052dc <sbrk_aligned+0x38>
 80052d8:	f04f 34ff 	mov.w	r4, #4294967295
 80052dc:	4620      	mov	r0, r4
 80052de:	bd70      	pop	{r4, r5, r6, pc}
 80052e0:	2000049c 	.word	0x2000049c

080052e4 <_malloc_r>:
 80052e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80052e8:	1ccd      	adds	r5, r1, #3
 80052ea:	f025 0503 	bic.w	r5, r5, #3
 80052ee:	3508      	adds	r5, #8
 80052f0:	2d0c      	cmp	r5, #12
 80052f2:	bf38      	it	cc
 80052f4:	250c      	movcc	r5, #12
 80052f6:	2d00      	cmp	r5, #0
 80052f8:	4607      	mov	r7, r0
 80052fa:	db01      	blt.n	8005300 <_malloc_r+0x1c>
 80052fc:	42a9      	cmp	r1, r5
 80052fe:	d905      	bls.n	800530c <_malloc_r+0x28>
 8005300:	230c      	movs	r3, #12
 8005302:	2600      	movs	r6, #0
 8005304:	603b      	str	r3, [r7, #0]
 8005306:	4630      	mov	r0, r6
 8005308:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800530c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80053e0 <_malloc_r+0xfc>
 8005310:	f000 f868 	bl	80053e4 <__malloc_lock>
 8005314:	f8d8 3000 	ldr.w	r3, [r8]
 8005318:	461c      	mov	r4, r3
 800531a:	bb5c      	cbnz	r4, 8005374 <_malloc_r+0x90>
 800531c:	4629      	mov	r1, r5
 800531e:	4638      	mov	r0, r7
 8005320:	f7ff ffc0 	bl	80052a4 <sbrk_aligned>
 8005324:	1c43      	adds	r3, r0, #1
 8005326:	4604      	mov	r4, r0
 8005328:	d155      	bne.n	80053d6 <_malloc_r+0xf2>
 800532a:	f8d8 4000 	ldr.w	r4, [r8]
 800532e:	4626      	mov	r6, r4
 8005330:	2e00      	cmp	r6, #0
 8005332:	d145      	bne.n	80053c0 <_malloc_r+0xdc>
 8005334:	2c00      	cmp	r4, #0
 8005336:	d048      	beq.n	80053ca <_malloc_r+0xe6>
 8005338:	6823      	ldr	r3, [r4, #0]
 800533a:	4631      	mov	r1, r6
 800533c:	4638      	mov	r0, r7
 800533e:	eb04 0903 	add.w	r9, r4, r3
 8005342:	f000 fde3 	bl	8005f0c <_sbrk_r>
 8005346:	4581      	cmp	r9, r0
 8005348:	d13f      	bne.n	80053ca <_malloc_r+0xe6>
 800534a:	6821      	ldr	r1, [r4, #0]
 800534c:	4638      	mov	r0, r7
 800534e:	1a6d      	subs	r5, r5, r1
 8005350:	4629      	mov	r1, r5
 8005352:	f7ff ffa7 	bl	80052a4 <sbrk_aligned>
 8005356:	3001      	adds	r0, #1
 8005358:	d037      	beq.n	80053ca <_malloc_r+0xe6>
 800535a:	6823      	ldr	r3, [r4, #0]
 800535c:	442b      	add	r3, r5
 800535e:	6023      	str	r3, [r4, #0]
 8005360:	f8d8 3000 	ldr.w	r3, [r8]
 8005364:	2b00      	cmp	r3, #0
 8005366:	d038      	beq.n	80053da <_malloc_r+0xf6>
 8005368:	685a      	ldr	r2, [r3, #4]
 800536a:	42a2      	cmp	r2, r4
 800536c:	d12b      	bne.n	80053c6 <_malloc_r+0xe2>
 800536e:	2200      	movs	r2, #0
 8005370:	605a      	str	r2, [r3, #4]
 8005372:	e00f      	b.n	8005394 <_malloc_r+0xb0>
 8005374:	6822      	ldr	r2, [r4, #0]
 8005376:	1b52      	subs	r2, r2, r5
 8005378:	d41f      	bmi.n	80053ba <_malloc_r+0xd6>
 800537a:	2a0b      	cmp	r2, #11
 800537c:	d917      	bls.n	80053ae <_malloc_r+0xca>
 800537e:	1961      	adds	r1, r4, r5
 8005380:	42a3      	cmp	r3, r4
 8005382:	6025      	str	r5, [r4, #0]
 8005384:	bf18      	it	ne
 8005386:	6059      	strne	r1, [r3, #4]
 8005388:	6863      	ldr	r3, [r4, #4]
 800538a:	bf08      	it	eq
 800538c:	f8c8 1000 	streq.w	r1, [r8]
 8005390:	5162      	str	r2, [r4, r5]
 8005392:	604b      	str	r3, [r1, #4]
 8005394:	4638      	mov	r0, r7
 8005396:	f104 060b 	add.w	r6, r4, #11
 800539a:	f000 f829 	bl	80053f0 <__malloc_unlock>
 800539e:	f026 0607 	bic.w	r6, r6, #7
 80053a2:	1d23      	adds	r3, r4, #4
 80053a4:	1af2      	subs	r2, r6, r3
 80053a6:	d0ae      	beq.n	8005306 <_malloc_r+0x22>
 80053a8:	1b9b      	subs	r3, r3, r6
 80053aa:	50a3      	str	r3, [r4, r2]
 80053ac:	e7ab      	b.n	8005306 <_malloc_r+0x22>
 80053ae:	42a3      	cmp	r3, r4
 80053b0:	6862      	ldr	r2, [r4, #4]
 80053b2:	d1dd      	bne.n	8005370 <_malloc_r+0x8c>
 80053b4:	f8c8 2000 	str.w	r2, [r8]
 80053b8:	e7ec      	b.n	8005394 <_malloc_r+0xb0>
 80053ba:	4623      	mov	r3, r4
 80053bc:	6864      	ldr	r4, [r4, #4]
 80053be:	e7ac      	b.n	800531a <_malloc_r+0x36>
 80053c0:	4634      	mov	r4, r6
 80053c2:	6876      	ldr	r6, [r6, #4]
 80053c4:	e7b4      	b.n	8005330 <_malloc_r+0x4c>
 80053c6:	4613      	mov	r3, r2
 80053c8:	e7cc      	b.n	8005364 <_malloc_r+0x80>
 80053ca:	230c      	movs	r3, #12
 80053cc:	4638      	mov	r0, r7
 80053ce:	603b      	str	r3, [r7, #0]
 80053d0:	f000 f80e 	bl	80053f0 <__malloc_unlock>
 80053d4:	e797      	b.n	8005306 <_malloc_r+0x22>
 80053d6:	6025      	str	r5, [r4, #0]
 80053d8:	e7dc      	b.n	8005394 <_malloc_r+0xb0>
 80053da:	605b      	str	r3, [r3, #4]
 80053dc:	deff      	udf	#255	; 0xff
 80053de:	bf00      	nop
 80053e0:	20000498 	.word	0x20000498

080053e4 <__malloc_lock>:
 80053e4:	4801      	ldr	r0, [pc, #4]	; (80053ec <__malloc_lock+0x8>)
 80053e6:	f7ff bf12 	b.w	800520e <__retarget_lock_acquire_recursive>
 80053ea:	bf00      	nop
 80053ec:	20000494 	.word	0x20000494

080053f0 <__malloc_unlock>:
 80053f0:	4801      	ldr	r0, [pc, #4]	; (80053f8 <__malloc_unlock+0x8>)
 80053f2:	f7ff bf0d 	b.w	8005210 <__retarget_lock_release_recursive>
 80053f6:	bf00      	nop
 80053f8:	20000494 	.word	0x20000494

080053fc <__ssputs_r>:
 80053fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005400:	461f      	mov	r7, r3
 8005402:	688e      	ldr	r6, [r1, #8]
 8005404:	4682      	mov	sl, r0
 8005406:	42be      	cmp	r6, r7
 8005408:	460c      	mov	r4, r1
 800540a:	4690      	mov	r8, r2
 800540c:	680b      	ldr	r3, [r1, #0]
 800540e:	d82c      	bhi.n	800546a <__ssputs_r+0x6e>
 8005410:	898a      	ldrh	r2, [r1, #12]
 8005412:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005416:	d026      	beq.n	8005466 <__ssputs_r+0x6a>
 8005418:	6965      	ldr	r5, [r4, #20]
 800541a:	6909      	ldr	r1, [r1, #16]
 800541c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005420:	eba3 0901 	sub.w	r9, r3, r1
 8005424:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005428:	1c7b      	adds	r3, r7, #1
 800542a:	444b      	add	r3, r9
 800542c:	106d      	asrs	r5, r5, #1
 800542e:	429d      	cmp	r5, r3
 8005430:	bf38      	it	cc
 8005432:	461d      	movcc	r5, r3
 8005434:	0553      	lsls	r3, r2, #21
 8005436:	d527      	bpl.n	8005488 <__ssputs_r+0x8c>
 8005438:	4629      	mov	r1, r5
 800543a:	f7ff ff53 	bl	80052e4 <_malloc_r>
 800543e:	4606      	mov	r6, r0
 8005440:	b360      	cbz	r0, 800549c <__ssputs_r+0xa0>
 8005442:	464a      	mov	r2, r9
 8005444:	6921      	ldr	r1, [r4, #16]
 8005446:	f000 fd7f 	bl	8005f48 <memcpy>
 800544a:	89a3      	ldrh	r3, [r4, #12]
 800544c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005450:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005454:	81a3      	strh	r3, [r4, #12]
 8005456:	6126      	str	r6, [r4, #16]
 8005458:	444e      	add	r6, r9
 800545a:	6026      	str	r6, [r4, #0]
 800545c:	463e      	mov	r6, r7
 800545e:	6165      	str	r5, [r4, #20]
 8005460:	eba5 0509 	sub.w	r5, r5, r9
 8005464:	60a5      	str	r5, [r4, #8]
 8005466:	42be      	cmp	r6, r7
 8005468:	d900      	bls.n	800546c <__ssputs_r+0x70>
 800546a:	463e      	mov	r6, r7
 800546c:	4632      	mov	r2, r6
 800546e:	4641      	mov	r1, r8
 8005470:	6820      	ldr	r0, [r4, #0]
 8005472:	f000 fd31 	bl	8005ed8 <memmove>
 8005476:	2000      	movs	r0, #0
 8005478:	68a3      	ldr	r3, [r4, #8]
 800547a:	1b9b      	subs	r3, r3, r6
 800547c:	60a3      	str	r3, [r4, #8]
 800547e:	6823      	ldr	r3, [r4, #0]
 8005480:	4433      	add	r3, r6
 8005482:	6023      	str	r3, [r4, #0]
 8005484:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005488:	462a      	mov	r2, r5
 800548a:	f000 fd6b 	bl	8005f64 <_realloc_r>
 800548e:	4606      	mov	r6, r0
 8005490:	2800      	cmp	r0, #0
 8005492:	d1e0      	bne.n	8005456 <__ssputs_r+0x5a>
 8005494:	4650      	mov	r0, sl
 8005496:	6921      	ldr	r1, [r4, #16]
 8005498:	f7ff febc 	bl	8005214 <_free_r>
 800549c:	230c      	movs	r3, #12
 800549e:	f8ca 3000 	str.w	r3, [sl]
 80054a2:	89a3      	ldrh	r3, [r4, #12]
 80054a4:	f04f 30ff 	mov.w	r0, #4294967295
 80054a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80054ac:	81a3      	strh	r3, [r4, #12]
 80054ae:	e7e9      	b.n	8005484 <__ssputs_r+0x88>

080054b0 <_svfiprintf_r>:
 80054b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054b4:	4698      	mov	r8, r3
 80054b6:	898b      	ldrh	r3, [r1, #12]
 80054b8:	4607      	mov	r7, r0
 80054ba:	061b      	lsls	r3, r3, #24
 80054bc:	460d      	mov	r5, r1
 80054be:	4614      	mov	r4, r2
 80054c0:	b09d      	sub	sp, #116	; 0x74
 80054c2:	d50e      	bpl.n	80054e2 <_svfiprintf_r+0x32>
 80054c4:	690b      	ldr	r3, [r1, #16]
 80054c6:	b963      	cbnz	r3, 80054e2 <_svfiprintf_r+0x32>
 80054c8:	2140      	movs	r1, #64	; 0x40
 80054ca:	f7ff ff0b 	bl	80052e4 <_malloc_r>
 80054ce:	6028      	str	r0, [r5, #0]
 80054d0:	6128      	str	r0, [r5, #16]
 80054d2:	b920      	cbnz	r0, 80054de <_svfiprintf_r+0x2e>
 80054d4:	230c      	movs	r3, #12
 80054d6:	603b      	str	r3, [r7, #0]
 80054d8:	f04f 30ff 	mov.w	r0, #4294967295
 80054dc:	e0d0      	b.n	8005680 <_svfiprintf_r+0x1d0>
 80054de:	2340      	movs	r3, #64	; 0x40
 80054e0:	616b      	str	r3, [r5, #20]
 80054e2:	2300      	movs	r3, #0
 80054e4:	9309      	str	r3, [sp, #36]	; 0x24
 80054e6:	2320      	movs	r3, #32
 80054e8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80054ec:	2330      	movs	r3, #48	; 0x30
 80054ee:	f04f 0901 	mov.w	r9, #1
 80054f2:	f8cd 800c 	str.w	r8, [sp, #12]
 80054f6:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 8005698 <_svfiprintf_r+0x1e8>
 80054fa:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80054fe:	4623      	mov	r3, r4
 8005500:	469a      	mov	sl, r3
 8005502:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005506:	b10a      	cbz	r2, 800550c <_svfiprintf_r+0x5c>
 8005508:	2a25      	cmp	r2, #37	; 0x25
 800550a:	d1f9      	bne.n	8005500 <_svfiprintf_r+0x50>
 800550c:	ebba 0b04 	subs.w	fp, sl, r4
 8005510:	d00b      	beq.n	800552a <_svfiprintf_r+0x7a>
 8005512:	465b      	mov	r3, fp
 8005514:	4622      	mov	r2, r4
 8005516:	4629      	mov	r1, r5
 8005518:	4638      	mov	r0, r7
 800551a:	f7ff ff6f 	bl	80053fc <__ssputs_r>
 800551e:	3001      	adds	r0, #1
 8005520:	f000 80a9 	beq.w	8005676 <_svfiprintf_r+0x1c6>
 8005524:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005526:	445a      	add	r2, fp
 8005528:	9209      	str	r2, [sp, #36]	; 0x24
 800552a:	f89a 3000 	ldrb.w	r3, [sl]
 800552e:	2b00      	cmp	r3, #0
 8005530:	f000 80a1 	beq.w	8005676 <_svfiprintf_r+0x1c6>
 8005534:	2300      	movs	r3, #0
 8005536:	f04f 32ff 	mov.w	r2, #4294967295
 800553a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800553e:	f10a 0a01 	add.w	sl, sl, #1
 8005542:	9304      	str	r3, [sp, #16]
 8005544:	9307      	str	r3, [sp, #28]
 8005546:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800554a:	931a      	str	r3, [sp, #104]	; 0x68
 800554c:	4654      	mov	r4, sl
 800554e:	2205      	movs	r2, #5
 8005550:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005554:	4850      	ldr	r0, [pc, #320]	; (8005698 <_svfiprintf_r+0x1e8>)
 8005556:	f000 fce9 	bl	8005f2c <memchr>
 800555a:	9a04      	ldr	r2, [sp, #16]
 800555c:	b9d8      	cbnz	r0, 8005596 <_svfiprintf_r+0xe6>
 800555e:	06d0      	lsls	r0, r2, #27
 8005560:	bf44      	itt	mi
 8005562:	2320      	movmi	r3, #32
 8005564:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005568:	0711      	lsls	r1, r2, #28
 800556a:	bf44      	itt	mi
 800556c:	232b      	movmi	r3, #43	; 0x2b
 800556e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005572:	f89a 3000 	ldrb.w	r3, [sl]
 8005576:	2b2a      	cmp	r3, #42	; 0x2a
 8005578:	d015      	beq.n	80055a6 <_svfiprintf_r+0xf6>
 800557a:	4654      	mov	r4, sl
 800557c:	2000      	movs	r0, #0
 800557e:	f04f 0c0a 	mov.w	ip, #10
 8005582:	9a07      	ldr	r2, [sp, #28]
 8005584:	4621      	mov	r1, r4
 8005586:	f811 3b01 	ldrb.w	r3, [r1], #1
 800558a:	3b30      	subs	r3, #48	; 0x30
 800558c:	2b09      	cmp	r3, #9
 800558e:	d94d      	bls.n	800562c <_svfiprintf_r+0x17c>
 8005590:	b1b0      	cbz	r0, 80055c0 <_svfiprintf_r+0x110>
 8005592:	9207      	str	r2, [sp, #28]
 8005594:	e014      	b.n	80055c0 <_svfiprintf_r+0x110>
 8005596:	eba0 0308 	sub.w	r3, r0, r8
 800559a:	fa09 f303 	lsl.w	r3, r9, r3
 800559e:	4313      	orrs	r3, r2
 80055a0:	46a2      	mov	sl, r4
 80055a2:	9304      	str	r3, [sp, #16]
 80055a4:	e7d2      	b.n	800554c <_svfiprintf_r+0x9c>
 80055a6:	9b03      	ldr	r3, [sp, #12]
 80055a8:	1d19      	adds	r1, r3, #4
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	9103      	str	r1, [sp, #12]
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	bfbb      	ittet	lt
 80055b2:	425b      	neglt	r3, r3
 80055b4:	f042 0202 	orrlt.w	r2, r2, #2
 80055b8:	9307      	strge	r3, [sp, #28]
 80055ba:	9307      	strlt	r3, [sp, #28]
 80055bc:	bfb8      	it	lt
 80055be:	9204      	strlt	r2, [sp, #16]
 80055c0:	7823      	ldrb	r3, [r4, #0]
 80055c2:	2b2e      	cmp	r3, #46	; 0x2e
 80055c4:	d10c      	bne.n	80055e0 <_svfiprintf_r+0x130>
 80055c6:	7863      	ldrb	r3, [r4, #1]
 80055c8:	2b2a      	cmp	r3, #42	; 0x2a
 80055ca:	d134      	bne.n	8005636 <_svfiprintf_r+0x186>
 80055cc:	9b03      	ldr	r3, [sp, #12]
 80055ce:	3402      	adds	r4, #2
 80055d0:	1d1a      	adds	r2, r3, #4
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	9203      	str	r2, [sp, #12]
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	bfb8      	it	lt
 80055da:	f04f 33ff 	movlt.w	r3, #4294967295
 80055de:	9305      	str	r3, [sp, #20]
 80055e0:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 800569c <_svfiprintf_r+0x1ec>
 80055e4:	2203      	movs	r2, #3
 80055e6:	4650      	mov	r0, sl
 80055e8:	7821      	ldrb	r1, [r4, #0]
 80055ea:	f000 fc9f 	bl	8005f2c <memchr>
 80055ee:	b138      	cbz	r0, 8005600 <_svfiprintf_r+0x150>
 80055f0:	2240      	movs	r2, #64	; 0x40
 80055f2:	9b04      	ldr	r3, [sp, #16]
 80055f4:	eba0 000a 	sub.w	r0, r0, sl
 80055f8:	4082      	lsls	r2, r0
 80055fa:	4313      	orrs	r3, r2
 80055fc:	3401      	adds	r4, #1
 80055fe:	9304      	str	r3, [sp, #16]
 8005600:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005604:	2206      	movs	r2, #6
 8005606:	4826      	ldr	r0, [pc, #152]	; (80056a0 <_svfiprintf_r+0x1f0>)
 8005608:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800560c:	f000 fc8e 	bl	8005f2c <memchr>
 8005610:	2800      	cmp	r0, #0
 8005612:	d038      	beq.n	8005686 <_svfiprintf_r+0x1d6>
 8005614:	4b23      	ldr	r3, [pc, #140]	; (80056a4 <_svfiprintf_r+0x1f4>)
 8005616:	bb1b      	cbnz	r3, 8005660 <_svfiprintf_r+0x1b0>
 8005618:	9b03      	ldr	r3, [sp, #12]
 800561a:	3307      	adds	r3, #7
 800561c:	f023 0307 	bic.w	r3, r3, #7
 8005620:	3308      	adds	r3, #8
 8005622:	9303      	str	r3, [sp, #12]
 8005624:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005626:	4433      	add	r3, r6
 8005628:	9309      	str	r3, [sp, #36]	; 0x24
 800562a:	e768      	b.n	80054fe <_svfiprintf_r+0x4e>
 800562c:	460c      	mov	r4, r1
 800562e:	2001      	movs	r0, #1
 8005630:	fb0c 3202 	mla	r2, ip, r2, r3
 8005634:	e7a6      	b.n	8005584 <_svfiprintf_r+0xd4>
 8005636:	2300      	movs	r3, #0
 8005638:	f04f 0c0a 	mov.w	ip, #10
 800563c:	4619      	mov	r1, r3
 800563e:	3401      	adds	r4, #1
 8005640:	9305      	str	r3, [sp, #20]
 8005642:	4620      	mov	r0, r4
 8005644:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005648:	3a30      	subs	r2, #48	; 0x30
 800564a:	2a09      	cmp	r2, #9
 800564c:	d903      	bls.n	8005656 <_svfiprintf_r+0x1a6>
 800564e:	2b00      	cmp	r3, #0
 8005650:	d0c6      	beq.n	80055e0 <_svfiprintf_r+0x130>
 8005652:	9105      	str	r1, [sp, #20]
 8005654:	e7c4      	b.n	80055e0 <_svfiprintf_r+0x130>
 8005656:	4604      	mov	r4, r0
 8005658:	2301      	movs	r3, #1
 800565a:	fb0c 2101 	mla	r1, ip, r1, r2
 800565e:	e7f0      	b.n	8005642 <_svfiprintf_r+0x192>
 8005660:	ab03      	add	r3, sp, #12
 8005662:	9300      	str	r3, [sp, #0]
 8005664:	462a      	mov	r2, r5
 8005666:	4638      	mov	r0, r7
 8005668:	4b0f      	ldr	r3, [pc, #60]	; (80056a8 <_svfiprintf_r+0x1f8>)
 800566a:	a904      	add	r1, sp, #16
 800566c:	f3af 8000 	nop.w
 8005670:	1c42      	adds	r2, r0, #1
 8005672:	4606      	mov	r6, r0
 8005674:	d1d6      	bne.n	8005624 <_svfiprintf_r+0x174>
 8005676:	89ab      	ldrh	r3, [r5, #12]
 8005678:	065b      	lsls	r3, r3, #25
 800567a:	f53f af2d 	bmi.w	80054d8 <_svfiprintf_r+0x28>
 800567e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005680:	b01d      	add	sp, #116	; 0x74
 8005682:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005686:	ab03      	add	r3, sp, #12
 8005688:	9300      	str	r3, [sp, #0]
 800568a:	462a      	mov	r2, r5
 800568c:	4638      	mov	r0, r7
 800568e:	4b06      	ldr	r3, [pc, #24]	; (80056a8 <_svfiprintf_r+0x1f8>)
 8005690:	a904      	add	r1, sp, #16
 8005692:	f000 f9bf 	bl	8005a14 <_printf_i>
 8005696:	e7eb      	b.n	8005670 <_svfiprintf_r+0x1c0>
 8005698:	08006182 	.word	0x08006182
 800569c:	08006188 	.word	0x08006188
 80056a0:	0800618c 	.word	0x0800618c
 80056a4:	00000000 	.word	0x00000000
 80056a8:	080053fd 	.word	0x080053fd

080056ac <__sfputc_r>:
 80056ac:	6893      	ldr	r3, [r2, #8]
 80056ae:	b410      	push	{r4}
 80056b0:	3b01      	subs	r3, #1
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	6093      	str	r3, [r2, #8]
 80056b6:	da07      	bge.n	80056c8 <__sfputc_r+0x1c>
 80056b8:	6994      	ldr	r4, [r2, #24]
 80056ba:	42a3      	cmp	r3, r4
 80056bc:	db01      	blt.n	80056c2 <__sfputc_r+0x16>
 80056be:	290a      	cmp	r1, #10
 80056c0:	d102      	bne.n	80056c8 <__sfputc_r+0x1c>
 80056c2:	bc10      	pop	{r4}
 80056c4:	f000 bb72 	b.w	8005dac <__swbuf_r>
 80056c8:	6813      	ldr	r3, [r2, #0]
 80056ca:	1c58      	adds	r0, r3, #1
 80056cc:	6010      	str	r0, [r2, #0]
 80056ce:	7019      	strb	r1, [r3, #0]
 80056d0:	4608      	mov	r0, r1
 80056d2:	bc10      	pop	{r4}
 80056d4:	4770      	bx	lr

080056d6 <__sfputs_r>:
 80056d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056d8:	4606      	mov	r6, r0
 80056da:	460f      	mov	r7, r1
 80056dc:	4614      	mov	r4, r2
 80056de:	18d5      	adds	r5, r2, r3
 80056e0:	42ac      	cmp	r4, r5
 80056e2:	d101      	bne.n	80056e8 <__sfputs_r+0x12>
 80056e4:	2000      	movs	r0, #0
 80056e6:	e007      	b.n	80056f8 <__sfputs_r+0x22>
 80056e8:	463a      	mov	r2, r7
 80056ea:	4630      	mov	r0, r6
 80056ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80056f0:	f7ff ffdc 	bl	80056ac <__sfputc_r>
 80056f4:	1c43      	adds	r3, r0, #1
 80056f6:	d1f3      	bne.n	80056e0 <__sfputs_r+0xa>
 80056f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080056fc <_vfiprintf_r>:
 80056fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005700:	460d      	mov	r5, r1
 8005702:	4614      	mov	r4, r2
 8005704:	4698      	mov	r8, r3
 8005706:	4606      	mov	r6, r0
 8005708:	b09d      	sub	sp, #116	; 0x74
 800570a:	b118      	cbz	r0, 8005714 <_vfiprintf_r+0x18>
 800570c:	6a03      	ldr	r3, [r0, #32]
 800570e:	b90b      	cbnz	r3, 8005714 <_vfiprintf_r+0x18>
 8005710:	f7ff fc58 	bl	8004fc4 <__sinit>
 8005714:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005716:	07d9      	lsls	r1, r3, #31
 8005718:	d405      	bmi.n	8005726 <_vfiprintf_r+0x2a>
 800571a:	89ab      	ldrh	r3, [r5, #12]
 800571c:	059a      	lsls	r2, r3, #22
 800571e:	d402      	bmi.n	8005726 <_vfiprintf_r+0x2a>
 8005720:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005722:	f7ff fd74 	bl	800520e <__retarget_lock_acquire_recursive>
 8005726:	89ab      	ldrh	r3, [r5, #12]
 8005728:	071b      	lsls	r3, r3, #28
 800572a:	d501      	bpl.n	8005730 <_vfiprintf_r+0x34>
 800572c:	692b      	ldr	r3, [r5, #16]
 800572e:	b99b      	cbnz	r3, 8005758 <_vfiprintf_r+0x5c>
 8005730:	4629      	mov	r1, r5
 8005732:	4630      	mov	r0, r6
 8005734:	f000 fb78 	bl	8005e28 <__swsetup_r>
 8005738:	b170      	cbz	r0, 8005758 <_vfiprintf_r+0x5c>
 800573a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800573c:	07dc      	lsls	r4, r3, #31
 800573e:	d504      	bpl.n	800574a <_vfiprintf_r+0x4e>
 8005740:	f04f 30ff 	mov.w	r0, #4294967295
 8005744:	b01d      	add	sp, #116	; 0x74
 8005746:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800574a:	89ab      	ldrh	r3, [r5, #12]
 800574c:	0598      	lsls	r0, r3, #22
 800574e:	d4f7      	bmi.n	8005740 <_vfiprintf_r+0x44>
 8005750:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005752:	f7ff fd5d 	bl	8005210 <__retarget_lock_release_recursive>
 8005756:	e7f3      	b.n	8005740 <_vfiprintf_r+0x44>
 8005758:	2300      	movs	r3, #0
 800575a:	9309      	str	r3, [sp, #36]	; 0x24
 800575c:	2320      	movs	r3, #32
 800575e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005762:	2330      	movs	r3, #48	; 0x30
 8005764:	f04f 0901 	mov.w	r9, #1
 8005768:	f8cd 800c 	str.w	r8, [sp, #12]
 800576c:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 800591c <_vfiprintf_r+0x220>
 8005770:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005774:	4623      	mov	r3, r4
 8005776:	469a      	mov	sl, r3
 8005778:	f813 2b01 	ldrb.w	r2, [r3], #1
 800577c:	b10a      	cbz	r2, 8005782 <_vfiprintf_r+0x86>
 800577e:	2a25      	cmp	r2, #37	; 0x25
 8005780:	d1f9      	bne.n	8005776 <_vfiprintf_r+0x7a>
 8005782:	ebba 0b04 	subs.w	fp, sl, r4
 8005786:	d00b      	beq.n	80057a0 <_vfiprintf_r+0xa4>
 8005788:	465b      	mov	r3, fp
 800578a:	4622      	mov	r2, r4
 800578c:	4629      	mov	r1, r5
 800578e:	4630      	mov	r0, r6
 8005790:	f7ff ffa1 	bl	80056d6 <__sfputs_r>
 8005794:	3001      	adds	r0, #1
 8005796:	f000 80a9 	beq.w	80058ec <_vfiprintf_r+0x1f0>
 800579a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800579c:	445a      	add	r2, fp
 800579e:	9209      	str	r2, [sp, #36]	; 0x24
 80057a0:	f89a 3000 	ldrb.w	r3, [sl]
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	f000 80a1 	beq.w	80058ec <_vfiprintf_r+0x1f0>
 80057aa:	2300      	movs	r3, #0
 80057ac:	f04f 32ff 	mov.w	r2, #4294967295
 80057b0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80057b4:	f10a 0a01 	add.w	sl, sl, #1
 80057b8:	9304      	str	r3, [sp, #16]
 80057ba:	9307      	str	r3, [sp, #28]
 80057bc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80057c0:	931a      	str	r3, [sp, #104]	; 0x68
 80057c2:	4654      	mov	r4, sl
 80057c4:	2205      	movs	r2, #5
 80057c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80057ca:	4854      	ldr	r0, [pc, #336]	; (800591c <_vfiprintf_r+0x220>)
 80057cc:	f000 fbae 	bl	8005f2c <memchr>
 80057d0:	9a04      	ldr	r2, [sp, #16]
 80057d2:	b9d8      	cbnz	r0, 800580c <_vfiprintf_r+0x110>
 80057d4:	06d1      	lsls	r1, r2, #27
 80057d6:	bf44      	itt	mi
 80057d8:	2320      	movmi	r3, #32
 80057da:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80057de:	0713      	lsls	r3, r2, #28
 80057e0:	bf44      	itt	mi
 80057e2:	232b      	movmi	r3, #43	; 0x2b
 80057e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80057e8:	f89a 3000 	ldrb.w	r3, [sl]
 80057ec:	2b2a      	cmp	r3, #42	; 0x2a
 80057ee:	d015      	beq.n	800581c <_vfiprintf_r+0x120>
 80057f0:	4654      	mov	r4, sl
 80057f2:	2000      	movs	r0, #0
 80057f4:	f04f 0c0a 	mov.w	ip, #10
 80057f8:	9a07      	ldr	r2, [sp, #28]
 80057fa:	4621      	mov	r1, r4
 80057fc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005800:	3b30      	subs	r3, #48	; 0x30
 8005802:	2b09      	cmp	r3, #9
 8005804:	d94d      	bls.n	80058a2 <_vfiprintf_r+0x1a6>
 8005806:	b1b0      	cbz	r0, 8005836 <_vfiprintf_r+0x13a>
 8005808:	9207      	str	r2, [sp, #28]
 800580a:	e014      	b.n	8005836 <_vfiprintf_r+0x13a>
 800580c:	eba0 0308 	sub.w	r3, r0, r8
 8005810:	fa09 f303 	lsl.w	r3, r9, r3
 8005814:	4313      	orrs	r3, r2
 8005816:	46a2      	mov	sl, r4
 8005818:	9304      	str	r3, [sp, #16]
 800581a:	e7d2      	b.n	80057c2 <_vfiprintf_r+0xc6>
 800581c:	9b03      	ldr	r3, [sp, #12]
 800581e:	1d19      	adds	r1, r3, #4
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	9103      	str	r1, [sp, #12]
 8005824:	2b00      	cmp	r3, #0
 8005826:	bfbb      	ittet	lt
 8005828:	425b      	neglt	r3, r3
 800582a:	f042 0202 	orrlt.w	r2, r2, #2
 800582e:	9307      	strge	r3, [sp, #28]
 8005830:	9307      	strlt	r3, [sp, #28]
 8005832:	bfb8      	it	lt
 8005834:	9204      	strlt	r2, [sp, #16]
 8005836:	7823      	ldrb	r3, [r4, #0]
 8005838:	2b2e      	cmp	r3, #46	; 0x2e
 800583a:	d10c      	bne.n	8005856 <_vfiprintf_r+0x15a>
 800583c:	7863      	ldrb	r3, [r4, #1]
 800583e:	2b2a      	cmp	r3, #42	; 0x2a
 8005840:	d134      	bne.n	80058ac <_vfiprintf_r+0x1b0>
 8005842:	9b03      	ldr	r3, [sp, #12]
 8005844:	3402      	adds	r4, #2
 8005846:	1d1a      	adds	r2, r3, #4
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	9203      	str	r2, [sp, #12]
 800584c:	2b00      	cmp	r3, #0
 800584e:	bfb8      	it	lt
 8005850:	f04f 33ff 	movlt.w	r3, #4294967295
 8005854:	9305      	str	r3, [sp, #20]
 8005856:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8005920 <_vfiprintf_r+0x224>
 800585a:	2203      	movs	r2, #3
 800585c:	4650      	mov	r0, sl
 800585e:	7821      	ldrb	r1, [r4, #0]
 8005860:	f000 fb64 	bl	8005f2c <memchr>
 8005864:	b138      	cbz	r0, 8005876 <_vfiprintf_r+0x17a>
 8005866:	2240      	movs	r2, #64	; 0x40
 8005868:	9b04      	ldr	r3, [sp, #16]
 800586a:	eba0 000a 	sub.w	r0, r0, sl
 800586e:	4082      	lsls	r2, r0
 8005870:	4313      	orrs	r3, r2
 8005872:	3401      	adds	r4, #1
 8005874:	9304      	str	r3, [sp, #16]
 8005876:	f814 1b01 	ldrb.w	r1, [r4], #1
 800587a:	2206      	movs	r2, #6
 800587c:	4829      	ldr	r0, [pc, #164]	; (8005924 <_vfiprintf_r+0x228>)
 800587e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005882:	f000 fb53 	bl	8005f2c <memchr>
 8005886:	2800      	cmp	r0, #0
 8005888:	d03f      	beq.n	800590a <_vfiprintf_r+0x20e>
 800588a:	4b27      	ldr	r3, [pc, #156]	; (8005928 <_vfiprintf_r+0x22c>)
 800588c:	bb1b      	cbnz	r3, 80058d6 <_vfiprintf_r+0x1da>
 800588e:	9b03      	ldr	r3, [sp, #12]
 8005890:	3307      	adds	r3, #7
 8005892:	f023 0307 	bic.w	r3, r3, #7
 8005896:	3308      	adds	r3, #8
 8005898:	9303      	str	r3, [sp, #12]
 800589a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800589c:	443b      	add	r3, r7
 800589e:	9309      	str	r3, [sp, #36]	; 0x24
 80058a0:	e768      	b.n	8005774 <_vfiprintf_r+0x78>
 80058a2:	460c      	mov	r4, r1
 80058a4:	2001      	movs	r0, #1
 80058a6:	fb0c 3202 	mla	r2, ip, r2, r3
 80058aa:	e7a6      	b.n	80057fa <_vfiprintf_r+0xfe>
 80058ac:	2300      	movs	r3, #0
 80058ae:	f04f 0c0a 	mov.w	ip, #10
 80058b2:	4619      	mov	r1, r3
 80058b4:	3401      	adds	r4, #1
 80058b6:	9305      	str	r3, [sp, #20]
 80058b8:	4620      	mov	r0, r4
 80058ba:	f810 2b01 	ldrb.w	r2, [r0], #1
 80058be:	3a30      	subs	r2, #48	; 0x30
 80058c0:	2a09      	cmp	r2, #9
 80058c2:	d903      	bls.n	80058cc <_vfiprintf_r+0x1d0>
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d0c6      	beq.n	8005856 <_vfiprintf_r+0x15a>
 80058c8:	9105      	str	r1, [sp, #20]
 80058ca:	e7c4      	b.n	8005856 <_vfiprintf_r+0x15a>
 80058cc:	4604      	mov	r4, r0
 80058ce:	2301      	movs	r3, #1
 80058d0:	fb0c 2101 	mla	r1, ip, r1, r2
 80058d4:	e7f0      	b.n	80058b8 <_vfiprintf_r+0x1bc>
 80058d6:	ab03      	add	r3, sp, #12
 80058d8:	9300      	str	r3, [sp, #0]
 80058da:	462a      	mov	r2, r5
 80058dc:	4630      	mov	r0, r6
 80058de:	4b13      	ldr	r3, [pc, #76]	; (800592c <_vfiprintf_r+0x230>)
 80058e0:	a904      	add	r1, sp, #16
 80058e2:	f3af 8000 	nop.w
 80058e6:	4607      	mov	r7, r0
 80058e8:	1c78      	adds	r0, r7, #1
 80058ea:	d1d6      	bne.n	800589a <_vfiprintf_r+0x19e>
 80058ec:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80058ee:	07d9      	lsls	r1, r3, #31
 80058f0:	d405      	bmi.n	80058fe <_vfiprintf_r+0x202>
 80058f2:	89ab      	ldrh	r3, [r5, #12]
 80058f4:	059a      	lsls	r2, r3, #22
 80058f6:	d402      	bmi.n	80058fe <_vfiprintf_r+0x202>
 80058f8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80058fa:	f7ff fc89 	bl	8005210 <__retarget_lock_release_recursive>
 80058fe:	89ab      	ldrh	r3, [r5, #12]
 8005900:	065b      	lsls	r3, r3, #25
 8005902:	f53f af1d 	bmi.w	8005740 <_vfiprintf_r+0x44>
 8005906:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005908:	e71c      	b.n	8005744 <_vfiprintf_r+0x48>
 800590a:	ab03      	add	r3, sp, #12
 800590c:	9300      	str	r3, [sp, #0]
 800590e:	462a      	mov	r2, r5
 8005910:	4630      	mov	r0, r6
 8005912:	4b06      	ldr	r3, [pc, #24]	; (800592c <_vfiprintf_r+0x230>)
 8005914:	a904      	add	r1, sp, #16
 8005916:	f000 f87d 	bl	8005a14 <_printf_i>
 800591a:	e7e4      	b.n	80058e6 <_vfiprintf_r+0x1ea>
 800591c:	08006182 	.word	0x08006182
 8005920:	08006188 	.word	0x08006188
 8005924:	0800618c 	.word	0x0800618c
 8005928:	00000000 	.word	0x00000000
 800592c:	080056d7 	.word	0x080056d7

08005930 <_printf_common>:
 8005930:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005934:	4616      	mov	r6, r2
 8005936:	4699      	mov	r9, r3
 8005938:	688a      	ldr	r2, [r1, #8]
 800593a:	690b      	ldr	r3, [r1, #16]
 800593c:	4607      	mov	r7, r0
 800593e:	4293      	cmp	r3, r2
 8005940:	bfb8      	it	lt
 8005942:	4613      	movlt	r3, r2
 8005944:	6033      	str	r3, [r6, #0]
 8005946:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800594a:	460c      	mov	r4, r1
 800594c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005950:	b10a      	cbz	r2, 8005956 <_printf_common+0x26>
 8005952:	3301      	adds	r3, #1
 8005954:	6033      	str	r3, [r6, #0]
 8005956:	6823      	ldr	r3, [r4, #0]
 8005958:	0699      	lsls	r1, r3, #26
 800595a:	bf42      	ittt	mi
 800595c:	6833      	ldrmi	r3, [r6, #0]
 800595e:	3302      	addmi	r3, #2
 8005960:	6033      	strmi	r3, [r6, #0]
 8005962:	6825      	ldr	r5, [r4, #0]
 8005964:	f015 0506 	ands.w	r5, r5, #6
 8005968:	d106      	bne.n	8005978 <_printf_common+0x48>
 800596a:	f104 0a19 	add.w	sl, r4, #25
 800596e:	68e3      	ldr	r3, [r4, #12]
 8005970:	6832      	ldr	r2, [r6, #0]
 8005972:	1a9b      	subs	r3, r3, r2
 8005974:	42ab      	cmp	r3, r5
 8005976:	dc2b      	bgt.n	80059d0 <_printf_common+0xa0>
 8005978:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800597c:	1e13      	subs	r3, r2, #0
 800597e:	6822      	ldr	r2, [r4, #0]
 8005980:	bf18      	it	ne
 8005982:	2301      	movne	r3, #1
 8005984:	0692      	lsls	r2, r2, #26
 8005986:	d430      	bmi.n	80059ea <_printf_common+0xba>
 8005988:	4649      	mov	r1, r9
 800598a:	4638      	mov	r0, r7
 800598c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005990:	47c0      	blx	r8
 8005992:	3001      	adds	r0, #1
 8005994:	d023      	beq.n	80059de <_printf_common+0xae>
 8005996:	6823      	ldr	r3, [r4, #0]
 8005998:	6922      	ldr	r2, [r4, #16]
 800599a:	f003 0306 	and.w	r3, r3, #6
 800599e:	2b04      	cmp	r3, #4
 80059a0:	bf14      	ite	ne
 80059a2:	2500      	movne	r5, #0
 80059a4:	6833      	ldreq	r3, [r6, #0]
 80059a6:	f04f 0600 	mov.w	r6, #0
 80059aa:	bf08      	it	eq
 80059ac:	68e5      	ldreq	r5, [r4, #12]
 80059ae:	f104 041a 	add.w	r4, r4, #26
 80059b2:	bf08      	it	eq
 80059b4:	1aed      	subeq	r5, r5, r3
 80059b6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80059ba:	bf08      	it	eq
 80059bc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80059c0:	4293      	cmp	r3, r2
 80059c2:	bfc4      	itt	gt
 80059c4:	1a9b      	subgt	r3, r3, r2
 80059c6:	18ed      	addgt	r5, r5, r3
 80059c8:	42b5      	cmp	r5, r6
 80059ca:	d11a      	bne.n	8005a02 <_printf_common+0xd2>
 80059cc:	2000      	movs	r0, #0
 80059ce:	e008      	b.n	80059e2 <_printf_common+0xb2>
 80059d0:	2301      	movs	r3, #1
 80059d2:	4652      	mov	r2, sl
 80059d4:	4649      	mov	r1, r9
 80059d6:	4638      	mov	r0, r7
 80059d8:	47c0      	blx	r8
 80059da:	3001      	adds	r0, #1
 80059dc:	d103      	bne.n	80059e6 <_printf_common+0xb6>
 80059de:	f04f 30ff 	mov.w	r0, #4294967295
 80059e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059e6:	3501      	adds	r5, #1
 80059e8:	e7c1      	b.n	800596e <_printf_common+0x3e>
 80059ea:	2030      	movs	r0, #48	; 0x30
 80059ec:	18e1      	adds	r1, r4, r3
 80059ee:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80059f2:	1c5a      	adds	r2, r3, #1
 80059f4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80059f8:	4422      	add	r2, r4
 80059fa:	3302      	adds	r3, #2
 80059fc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005a00:	e7c2      	b.n	8005988 <_printf_common+0x58>
 8005a02:	2301      	movs	r3, #1
 8005a04:	4622      	mov	r2, r4
 8005a06:	4649      	mov	r1, r9
 8005a08:	4638      	mov	r0, r7
 8005a0a:	47c0      	blx	r8
 8005a0c:	3001      	adds	r0, #1
 8005a0e:	d0e6      	beq.n	80059de <_printf_common+0xae>
 8005a10:	3601      	adds	r6, #1
 8005a12:	e7d9      	b.n	80059c8 <_printf_common+0x98>

08005a14 <_printf_i>:
 8005a14:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005a18:	7e0f      	ldrb	r7, [r1, #24]
 8005a1a:	4691      	mov	r9, r2
 8005a1c:	2f78      	cmp	r7, #120	; 0x78
 8005a1e:	4680      	mov	r8, r0
 8005a20:	460c      	mov	r4, r1
 8005a22:	469a      	mov	sl, r3
 8005a24:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005a26:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005a2a:	d807      	bhi.n	8005a3c <_printf_i+0x28>
 8005a2c:	2f62      	cmp	r7, #98	; 0x62
 8005a2e:	d80a      	bhi.n	8005a46 <_printf_i+0x32>
 8005a30:	2f00      	cmp	r7, #0
 8005a32:	f000 80d5 	beq.w	8005be0 <_printf_i+0x1cc>
 8005a36:	2f58      	cmp	r7, #88	; 0x58
 8005a38:	f000 80c1 	beq.w	8005bbe <_printf_i+0x1aa>
 8005a3c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005a40:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005a44:	e03a      	b.n	8005abc <_printf_i+0xa8>
 8005a46:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005a4a:	2b15      	cmp	r3, #21
 8005a4c:	d8f6      	bhi.n	8005a3c <_printf_i+0x28>
 8005a4e:	a101      	add	r1, pc, #4	; (adr r1, 8005a54 <_printf_i+0x40>)
 8005a50:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005a54:	08005aad 	.word	0x08005aad
 8005a58:	08005ac1 	.word	0x08005ac1
 8005a5c:	08005a3d 	.word	0x08005a3d
 8005a60:	08005a3d 	.word	0x08005a3d
 8005a64:	08005a3d 	.word	0x08005a3d
 8005a68:	08005a3d 	.word	0x08005a3d
 8005a6c:	08005ac1 	.word	0x08005ac1
 8005a70:	08005a3d 	.word	0x08005a3d
 8005a74:	08005a3d 	.word	0x08005a3d
 8005a78:	08005a3d 	.word	0x08005a3d
 8005a7c:	08005a3d 	.word	0x08005a3d
 8005a80:	08005bc7 	.word	0x08005bc7
 8005a84:	08005aed 	.word	0x08005aed
 8005a88:	08005b81 	.word	0x08005b81
 8005a8c:	08005a3d 	.word	0x08005a3d
 8005a90:	08005a3d 	.word	0x08005a3d
 8005a94:	08005be9 	.word	0x08005be9
 8005a98:	08005a3d 	.word	0x08005a3d
 8005a9c:	08005aed 	.word	0x08005aed
 8005aa0:	08005a3d 	.word	0x08005a3d
 8005aa4:	08005a3d 	.word	0x08005a3d
 8005aa8:	08005b89 	.word	0x08005b89
 8005aac:	682b      	ldr	r3, [r5, #0]
 8005aae:	1d1a      	adds	r2, r3, #4
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	602a      	str	r2, [r5, #0]
 8005ab4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005ab8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005abc:	2301      	movs	r3, #1
 8005abe:	e0a0      	b.n	8005c02 <_printf_i+0x1ee>
 8005ac0:	6820      	ldr	r0, [r4, #0]
 8005ac2:	682b      	ldr	r3, [r5, #0]
 8005ac4:	0607      	lsls	r7, r0, #24
 8005ac6:	f103 0104 	add.w	r1, r3, #4
 8005aca:	6029      	str	r1, [r5, #0]
 8005acc:	d501      	bpl.n	8005ad2 <_printf_i+0xbe>
 8005ace:	681e      	ldr	r6, [r3, #0]
 8005ad0:	e003      	b.n	8005ada <_printf_i+0xc6>
 8005ad2:	0646      	lsls	r6, r0, #25
 8005ad4:	d5fb      	bpl.n	8005ace <_printf_i+0xba>
 8005ad6:	f9b3 6000 	ldrsh.w	r6, [r3]
 8005ada:	2e00      	cmp	r6, #0
 8005adc:	da03      	bge.n	8005ae6 <_printf_i+0xd2>
 8005ade:	232d      	movs	r3, #45	; 0x2d
 8005ae0:	4276      	negs	r6, r6
 8005ae2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005ae6:	230a      	movs	r3, #10
 8005ae8:	4859      	ldr	r0, [pc, #356]	; (8005c50 <_printf_i+0x23c>)
 8005aea:	e012      	b.n	8005b12 <_printf_i+0xfe>
 8005aec:	682b      	ldr	r3, [r5, #0]
 8005aee:	6820      	ldr	r0, [r4, #0]
 8005af0:	1d19      	adds	r1, r3, #4
 8005af2:	6029      	str	r1, [r5, #0]
 8005af4:	0605      	lsls	r5, r0, #24
 8005af6:	d501      	bpl.n	8005afc <_printf_i+0xe8>
 8005af8:	681e      	ldr	r6, [r3, #0]
 8005afa:	e002      	b.n	8005b02 <_printf_i+0xee>
 8005afc:	0641      	lsls	r1, r0, #25
 8005afe:	d5fb      	bpl.n	8005af8 <_printf_i+0xe4>
 8005b00:	881e      	ldrh	r6, [r3, #0]
 8005b02:	2f6f      	cmp	r7, #111	; 0x6f
 8005b04:	bf0c      	ite	eq
 8005b06:	2308      	moveq	r3, #8
 8005b08:	230a      	movne	r3, #10
 8005b0a:	4851      	ldr	r0, [pc, #324]	; (8005c50 <_printf_i+0x23c>)
 8005b0c:	2100      	movs	r1, #0
 8005b0e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005b12:	6865      	ldr	r5, [r4, #4]
 8005b14:	2d00      	cmp	r5, #0
 8005b16:	bfa8      	it	ge
 8005b18:	6821      	ldrge	r1, [r4, #0]
 8005b1a:	60a5      	str	r5, [r4, #8]
 8005b1c:	bfa4      	itt	ge
 8005b1e:	f021 0104 	bicge.w	r1, r1, #4
 8005b22:	6021      	strge	r1, [r4, #0]
 8005b24:	b90e      	cbnz	r6, 8005b2a <_printf_i+0x116>
 8005b26:	2d00      	cmp	r5, #0
 8005b28:	d04b      	beq.n	8005bc2 <_printf_i+0x1ae>
 8005b2a:	4615      	mov	r5, r2
 8005b2c:	fbb6 f1f3 	udiv	r1, r6, r3
 8005b30:	fb03 6711 	mls	r7, r3, r1, r6
 8005b34:	5dc7      	ldrb	r7, [r0, r7]
 8005b36:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005b3a:	4637      	mov	r7, r6
 8005b3c:	42bb      	cmp	r3, r7
 8005b3e:	460e      	mov	r6, r1
 8005b40:	d9f4      	bls.n	8005b2c <_printf_i+0x118>
 8005b42:	2b08      	cmp	r3, #8
 8005b44:	d10b      	bne.n	8005b5e <_printf_i+0x14a>
 8005b46:	6823      	ldr	r3, [r4, #0]
 8005b48:	07de      	lsls	r6, r3, #31
 8005b4a:	d508      	bpl.n	8005b5e <_printf_i+0x14a>
 8005b4c:	6923      	ldr	r3, [r4, #16]
 8005b4e:	6861      	ldr	r1, [r4, #4]
 8005b50:	4299      	cmp	r1, r3
 8005b52:	bfde      	ittt	le
 8005b54:	2330      	movle	r3, #48	; 0x30
 8005b56:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005b5a:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005b5e:	1b52      	subs	r2, r2, r5
 8005b60:	6122      	str	r2, [r4, #16]
 8005b62:	464b      	mov	r3, r9
 8005b64:	4621      	mov	r1, r4
 8005b66:	4640      	mov	r0, r8
 8005b68:	f8cd a000 	str.w	sl, [sp]
 8005b6c:	aa03      	add	r2, sp, #12
 8005b6e:	f7ff fedf 	bl	8005930 <_printf_common>
 8005b72:	3001      	adds	r0, #1
 8005b74:	d14a      	bne.n	8005c0c <_printf_i+0x1f8>
 8005b76:	f04f 30ff 	mov.w	r0, #4294967295
 8005b7a:	b004      	add	sp, #16
 8005b7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b80:	6823      	ldr	r3, [r4, #0]
 8005b82:	f043 0320 	orr.w	r3, r3, #32
 8005b86:	6023      	str	r3, [r4, #0]
 8005b88:	2778      	movs	r7, #120	; 0x78
 8005b8a:	4832      	ldr	r0, [pc, #200]	; (8005c54 <_printf_i+0x240>)
 8005b8c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005b90:	6823      	ldr	r3, [r4, #0]
 8005b92:	6829      	ldr	r1, [r5, #0]
 8005b94:	061f      	lsls	r7, r3, #24
 8005b96:	f851 6b04 	ldr.w	r6, [r1], #4
 8005b9a:	d402      	bmi.n	8005ba2 <_printf_i+0x18e>
 8005b9c:	065f      	lsls	r7, r3, #25
 8005b9e:	bf48      	it	mi
 8005ba0:	b2b6      	uxthmi	r6, r6
 8005ba2:	07df      	lsls	r7, r3, #31
 8005ba4:	bf48      	it	mi
 8005ba6:	f043 0320 	orrmi.w	r3, r3, #32
 8005baa:	6029      	str	r1, [r5, #0]
 8005bac:	bf48      	it	mi
 8005bae:	6023      	strmi	r3, [r4, #0]
 8005bb0:	b91e      	cbnz	r6, 8005bba <_printf_i+0x1a6>
 8005bb2:	6823      	ldr	r3, [r4, #0]
 8005bb4:	f023 0320 	bic.w	r3, r3, #32
 8005bb8:	6023      	str	r3, [r4, #0]
 8005bba:	2310      	movs	r3, #16
 8005bbc:	e7a6      	b.n	8005b0c <_printf_i+0xf8>
 8005bbe:	4824      	ldr	r0, [pc, #144]	; (8005c50 <_printf_i+0x23c>)
 8005bc0:	e7e4      	b.n	8005b8c <_printf_i+0x178>
 8005bc2:	4615      	mov	r5, r2
 8005bc4:	e7bd      	b.n	8005b42 <_printf_i+0x12e>
 8005bc6:	682b      	ldr	r3, [r5, #0]
 8005bc8:	6826      	ldr	r6, [r4, #0]
 8005bca:	1d18      	adds	r0, r3, #4
 8005bcc:	6961      	ldr	r1, [r4, #20]
 8005bce:	6028      	str	r0, [r5, #0]
 8005bd0:	0635      	lsls	r5, r6, #24
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	d501      	bpl.n	8005bda <_printf_i+0x1c6>
 8005bd6:	6019      	str	r1, [r3, #0]
 8005bd8:	e002      	b.n	8005be0 <_printf_i+0x1cc>
 8005bda:	0670      	lsls	r0, r6, #25
 8005bdc:	d5fb      	bpl.n	8005bd6 <_printf_i+0x1c2>
 8005bde:	8019      	strh	r1, [r3, #0]
 8005be0:	2300      	movs	r3, #0
 8005be2:	4615      	mov	r5, r2
 8005be4:	6123      	str	r3, [r4, #16]
 8005be6:	e7bc      	b.n	8005b62 <_printf_i+0x14e>
 8005be8:	682b      	ldr	r3, [r5, #0]
 8005bea:	2100      	movs	r1, #0
 8005bec:	1d1a      	adds	r2, r3, #4
 8005bee:	602a      	str	r2, [r5, #0]
 8005bf0:	681d      	ldr	r5, [r3, #0]
 8005bf2:	6862      	ldr	r2, [r4, #4]
 8005bf4:	4628      	mov	r0, r5
 8005bf6:	f000 f999 	bl	8005f2c <memchr>
 8005bfa:	b108      	cbz	r0, 8005c00 <_printf_i+0x1ec>
 8005bfc:	1b40      	subs	r0, r0, r5
 8005bfe:	6060      	str	r0, [r4, #4]
 8005c00:	6863      	ldr	r3, [r4, #4]
 8005c02:	6123      	str	r3, [r4, #16]
 8005c04:	2300      	movs	r3, #0
 8005c06:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005c0a:	e7aa      	b.n	8005b62 <_printf_i+0x14e>
 8005c0c:	462a      	mov	r2, r5
 8005c0e:	4649      	mov	r1, r9
 8005c10:	4640      	mov	r0, r8
 8005c12:	6923      	ldr	r3, [r4, #16]
 8005c14:	47d0      	blx	sl
 8005c16:	3001      	adds	r0, #1
 8005c18:	d0ad      	beq.n	8005b76 <_printf_i+0x162>
 8005c1a:	6823      	ldr	r3, [r4, #0]
 8005c1c:	079b      	lsls	r3, r3, #30
 8005c1e:	d413      	bmi.n	8005c48 <_printf_i+0x234>
 8005c20:	68e0      	ldr	r0, [r4, #12]
 8005c22:	9b03      	ldr	r3, [sp, #12]
 8005c24:	4298      	cmp	r0, r3
 8005c26:	bfb8      	it	lt
 8005c28:	4618      	movlt	r0, r3
 8005c2a:	e7a6      	b.n	8005b7a <_printf_i+0x166>
 8005c2c:	2301      	movs	r3, #1
 8005c2e:	4632      	mov	r2, r6
 8005c30:	4649      	mov	r1, r9
 8005c32:	4640      	mov	r0, r8
 8005c34:	47d0      	blx	sl
 8005c36:	3001      	adds	r0, #1
 8005c38:	d09d      	beq.n	8005b76 <_printf_i+0x162>
 8005c3a:	3501      	adds	r5, #1
 8005c3c:	68e3      	ldr	r3, [r4, #12]
 8005c3e:	9903      	ldr	r1, [sp, #12]
 8005c40:	1a5b      	subs	r3, r3, r1
 8005c42:	42ab      	cmp	r3, r5
 8005c44:	dcf2      	bgt.n	8005c2c <_printf_i+0x218>
 8005c46:	e7eb      	b.n	8005c20 <_printf_i+0x20c>
 8005c48:	2500      	movs	r5, #0
 8005c4a:	f104 0619 	add.w	r6, r4, #25
 8005c4e:	e7f5      	b.n	8005c3c <_printf_i+0x228>
 8005c50:	08006193 	.word	0x08006193
 8005c54:	080061a4 	.word	0x080061a4

08005c58 <__sflush_r>:
 8005c58:	898a      	ldrh	r2, [r1, #12]
 8005c5a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c5c:	4605      	mov	r5, r0
 8005c5e:	0710      	lsls	r0, r2, #28
 8005c60:	460c      	mov	r4, r1
 8005c62:	d457      	bmi.n	8005d14 <__sflush_r+0xbc>
 8005c64:	684b      	ldr	r3, [r1, #4]
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	dc04      	bgt.n	8005c74 <__sflush_r+0x1c>
 8005c6a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	dc01      	bgt.n	8005c74 <__sflush_r+0x1c>
 8005c70:	2000      	movs	r0, #0
 8005c72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005c74:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005c76:	2e00      	cmp	r6, #0
 8005c78:	d0fa      	beq.n	8005c70 <__sflush_r+0x18>
 8005c7a:	2300      	movs	r3, #0
 8005c7c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005c80:	682f      	ldr	r7, [r5, #0]
 8005c82:	6a21      	ldr	r1, [r4, #32]
 8005c84:	602b      	str	r3, [r5, #0]
 8005c86:	d032      	beq.n	8005cee <__sflush_r+0x96>
 8005c88:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005c8a:	89a3      	ldrh	r3, [r4, #12]
 8005c8c:	075a      	lsls	r2, r3, #29
 8005c8e:	d505      	bpl.n	8005c9c <__sflush_r+0x44>
 8005c90:	6863      	ldr	r3, [r4, #4]
 8005c92:	1ac0      	subs	r0, r0, r3
 8005c94:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005c96:	b10b      	cbz	r3, 8005c9c <__sflush_r+0x44>
 8005c98:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005c9a:	1ac0      	subs	r0, r0, r3
 8005c9c:	2300      	movs	r3, #0
 8005c9e:	4602      	mov	r2, r0
 8005ca0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005ca2:	4628      	mov	r0, r5
 8005ca4:	6a21      	ldr	r1, [r4, #32]
 8005ca6:	47b0      	blx	r6
 8005ca8:	1c43      	adds	r3, r0, #1
 8005caa:	89a3      	ldrh	r3, [r4, #12]
 8005cac:	d106      	bne.n	8005cbc <__sflush_r+0x64>
 8005cae:	6829      	ldr	r1, [r5, #0]
 8005cb0:	291d      	cmp	r1, #29
 8005cb2:	d82b      	bhi.n	8005d0c <__sflush_r+0xb4>
 8005cb4:	4a28      	ldr	r2, [pc, #160]	; (8005d58 <__sflush_r+0x100>)
 8005cb6:	410a      	asrs	r2, r1
 8005cb8:	07d6      	lsls	r6, r2, #31
 8005cba:	d427      	bmi.n	8005d0c <__sflush_r+0xb4>
 8005cbc:	2200      	movs	r2, #0
 8005cbe:	6062      	str	r2, [r4, #4]
 8005cc0:	6922      	ldr	r2, [r4, #16]
 8005cc2:	04d9      	lsls	r1, r3, #19
 8005cc4:	6022      	str	r2, [r4, #0]
 8005cc6:	d504      	bpl.n	8005cd2 <__sflush_r+0x7a>
 8005cc8:	1c42      	adds	r2, r0, #1
 8005cca:	d101      	bne.n	8005cd0 <__sflush_r+0x78>
 8005ccc:	682b      	ldr	r3, [r5, #0]
 8005cce:	b903      	cbnz	r3, 8005cd2 <__sflush_r+0x7a>
 8005cd0:	6560      	str	r0, [r4, #84]	; 0x54
 8005cd2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005cd4:	602f      	str	r7, [r5, #0]
 8005cd6:	2900      	cmp	r1, #0
 8005cd8:	d0ca      	beq.n	8005c70 <__sflush_r+0x18>
 8005cda:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005cde:	4299      	cmp	r1, r3
 8005ce0:	d002      	beq.n	8005ce8 <__sflush_r+0x90>
 8005ce2:	4628      	mov	r0, r5
 8005ce4:	f7ff fa96 	bl	8005214 <_free_r>
 8005ce8:	2000      	movs	r0, #0
 8005cea:	6360      	str	r0, [r4, #52]	; 0x34
 8005cec:	e7c1      	b.n	8005c72 <__sflush_r+0x1a>
 8005cee:	2301      	movs	r3, #1
 8005cf0:	4628      	mov	r0, r5
 8005cf2:	47b0      	blx	r6
 8005cf4:	1c41      	adds	r1, r0, #1
 8005cf6:	d1c8      	bne.n	8005c8a <__sflush_r+0x32>
 8005cf8:	682b      	ldr	r3, [r5, #0]
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d0c5      	beq.n	8005c8a <__sflush_r+0x32>
 8005cfe:	2b1d      	cmp	r3, #29
 8005d00:	d001      	beq.n	8005d06 <__sflush_r+0xae>
 8005d02:	2b16      	cmp	r3, #22
 8005d04:	d101      	bne.n	8005d0a <__sflush_r+0xb2>
 8005d06:	602f      	str	r7, [r5, #0]
 8005d08:	e7b2      	b.n	8005c70 <__sflush_r+0x18>
 8005d0a:	89a3      	ldrh	r3, [r4, #12]
 8005d0c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005d10:	81a3      	strh	r3, [r4, #12]
 8005d12:	e7ae      	b.n	8005c72 <__sflush_r+0x1a>
 8005d14:	690f      	ldr	r7, [r1, #16]
 8005d16:	2f00      	cmp	r7, #0
 8005d18:	d0aa      	beq.n	8005c70 <__sflush_r+0x18>
 8005d1a:	0793      	lsls	r3, r2, #30
 8005d1c:	bf18      	it	ne
 8005d1e:	2300      	movne	r3, #0
 8005d20:	680e      	ldr	r6, [r1, #0]
 8005d22:	bf08      	it	eq
 8005d24:	694b      	ldreq	r3, [r1, #20]
 8005d26:	1bf6      	subs	r6, r6, r7
 8005d28:	600f      	str	r7, [r1, #0]
 8005d2a:	608b      	str	r3, [r1, #8]
 8005d2c:	2e00      	cmp	r6, #0
 8005d2e:	dd9f      	ble.n	8005c70 <__sflush_r+0x18>
 8005d30:	4633      	mov	r3, r6
 8005d32:	463a      	mov	r2, r7
 8005d34:	4628      	mov	r0, r5
 8005d36:	6a21      	ldr	r1, [r4, #32]
 8005d38:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8005d3c:	47e0      	blx	ip
 8005d3e:	2800      	cmp	r0, #0
 8005d40:	dc06      	bgt.n	8005d50 <__sflush_r+0xf8>
 8005d42:	89a3      	ldrh	r3, [r4, #12]
 8005d44:	f04f 30ff 	mov.w	r0, #4294967295
 8005d48:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005d4c:	81a3      	strh	r3, [r4, #12]
 8005d4e:	e790      	b.n	8005c72 <__sflush_r+0x1a>
 8005d50:	4407      	add	r7, r0
 8005d52:	1a36      	subs	r6, r6, r0
 8005d54:	e7ea      	b.n	8005d2c <__sflush_r+0xd4>
 8005d56:	bf00      	nop
 8005d58:	dfbffffe 	.word	0xdfbffffe

08005d5c <_fflush_r>:
 8005d5c:	b538      	push	{r3, r4, r5, lr}
 8005d5e:	690b      	ldr	r3, [r1, #16]
 8005d60:	4605      	mov	r5, r0
 8005d62:	460c      	mov	r4, r1
 8005d64:	b913      	cbnz	r3, 8005d6c <_fflush_r+0x10>
 8005d66:	2500      	movs	r5, #0
 8005d68:	4628      	mov	r0, r5
 8005d6a:	bd38      	pop	{r3, r4, r5, pc}
 8005d6c:	b118      	cbz	r0, 8005d76 <_fflush_r+0x1a>
 8005d6e:	6a03      	ldr	r3, [r0, #32]
 8005d70:	b90b      	cbnz	r3, 8005d76 <_fflush_r+0x1a>
 8005d72:	f7ff f927 	bl	8004fc4 <__sinit>
 8005d76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d0f3      	beq.n	8005d66 <_fflush_r+0xa>
 8005d7e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005d80:	07d0      	lsls	r0, r2, #31
 8005d82:	d404      	bmi.n	8005d8e <_fflush_r+0x32>
 8005d84:	0599      	lsls	r1, r3, #22
 8005d86:	d402      	bmi.n	8005d8e <_fflush_r+0x32>
 8005d88:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005d8a:	f7ff fa40 	bl	800520e <__retarget_lock_acquire_recursive>
 8005d8e:	4628      	mov	r0, r5
 8005d90:	4621      	mov	r1, r4
 8005d92:	f7ff ff61 	bl	8005c58 <__sflush_r>
 8005d96:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005d98:	4605      	mov	r5, r0
 8005d9a:	07da      	lsls	r2, r3, #31
 8005d9c:	d4e4      	bmi.n	8005d68 <_fflush_r+0xc>
 8005d9e:	89a3      	ldrh	r3, [r4, #12]
 8005da0:	059b      	lsls	r3, r3, #22
 8005da2:	d4e1      	bmi.n	8005d68 <_fflush_r+0xc>
 8005da4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005da6:	f7ff fa33 	bl	8005210 <__retarget_lock_release_recursive>
 8005daa:	e7dd      	b.n	8005d68 <_fflush_r+0xc>

08005dac <__swbuf_r>:
 8005dac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005dae:	460e      	mov	r6, r1
 8005db0:	4614      	mov	r4, r2
 8005db2:	4605      	mov	r5, r0
 8005db4:	b118      	cbz	r0, 8005dbe <__swbuf_r+0x12>
 8005db6:	6a03      	ldr	r3, [r0, #32]
 8005db8:	b90b      	cbnz	r3, 8005dbe <__swbuf_r+0x12>
 8005dba:	f7ff f903 	bl	8004fc4 <__sinit>
 8005dbe:	69a3      	ldr	r3, [r4, #24]
 8005dc0:	60a3      	str	r3, [r4, #8]
 8005dc2:	89a3      	ldrh	r3, [r4, #12]
 8005dc4:	071a      	lsls	r2, r3, #28
 8005dc6:	d525      	bpl.n	8005e14 <__swbuf_r+0x68>
 8005dc8:	6923      	ldr	r3, [r4, #16]
 8005dca:	b31b      	cbz	r3, 8005e14 <__swbuf_r+0x68>
 8005dcc:	6823      	ldr	r3, [r4, #0]
 8005dce:	6922      	ldr	r2, [r4, #16]
 8005dd0:	b2f6      	uxtb	r6, r6
 8005dd2:	1a98      	subs	r0, r3, r2
 8005dd4:	6963      	ldr	r3, [r4, #20]
 8005dd6:	4637      	mov	r7, r6
 8005dd8:	4283      	cmp	r3, r0
 8005dda:	dc04      	bgt.n	8005de6 <__swbuf_r+0x3a>
 8005ddc:	4621      	mov	r1, r4
 8005dde:	4628      	mov	r0, r5
 8005de0:	f7ff ffbc 	bl	8005d5c <_fflush_r>
 8005de4:	b9e0      	cbnz	r0, 8005e20 <__swbuf_r+0x74>
 8005de6:	68a3      	ldr	r3, [r4, #8]
 8005de8:	3b01      	subs	r3, #1
 8005dea:	60a3      	str	r3, [r4, #8]
 8005dec:	6823      	ldr	r3, [r4, #0]
 8005dee:	1c5a      	adds	r2, r3, #1
 8005df0:	6022      	str	r2, [r4, #0]
 8005df2:	701e      	strb	r6, [r3, #0]
 8005df4:	6962      	ldr	r2, [r4, #20]
 8005df6:	1c43      	adds	r3, r0, #1
 8005df8:	429a      	cmp	r2, r3
 8005dfa:	d004      	beq.n	8005e06 <__swbuf_r+0x5a>
 8005dfc:	89a3      	ldrh	r3, [r4, #12]
 8005dfe:	07db      	lsls	r3, r3, #31
 8005e00:	d506      	bpl.n	8005e10 <__swbuf_r+0x64>
 8005e02:	2e0a      	cmp	r6, #10
 8005e04:	d104      	bne.n	8005e10 <__swbuf_r+0x64>
 8005e06:	4621      	mov	r1, r4
 8005e08:	4628      	mov	r0, r5
 8005e0a:	f7ff ffa7 	bl	8005d5c <_fflush_r>
 8005e0e:	b938      	cbnz	r0, 8005e20 <__swbuf_r+0x74>
 8005e10:	4638      	mov	r0, r7
 8005e12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005e14:	4621      	mov	r1, r4
 8005e16:	4628      	mov	r0, r5
 8005e18:	f000 f806 	bl	8005e28 <__swsetup_r>
 8005e1c:	2800      	cmp	r0, #0
 8005e1e:	d0d5      	beq.n	8005dcc <__swbuf_r+0x20>
 8005e20:	f04f 37ff 	mov.w	r7, #4294967295
 8005e24:	e7f4      	b.n	8005e10 <__swbuf_r+0x64>
	...

08005e28 <__swsetup_r>:
 8005e28:	b538      	push	{r3, r4, r5, lr}
 8005e2a:	4b2a      	ldr	r3, [pc, #168]	; (8005ed4 <__swsetup_r+0xac>)
 8005e2c:	4605      	mov	r5, r0
 8005e2e:	6818      	ldr	r0, [r3, #0]
 8005e30:	460c      	mov	r4, r1
 8005e32:	b118      	cbz	r0, 8005e3c <__swsetup_r+0x14>
 8005e34:	6a03      	ldr	r3, [r0, #32]
 8005e36:	b90b      	cbnz	r3, 8005e3c <__swsetup_r+0x14>
 8005e38:	f7ff f8c4 	bl	8004fc4 <__sinit>
 8005e3c:	89a3      	ldrh	r3, [r4, #12]
 8005e3e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005e42:	0718      	lsls	r0, r3, #28
 8005e44:	d422      	bmi.n	8005e8c <__swsetup_r+0x64>
 8005e46:	06d9      	lsls	r1, r3, #27
 8005e48:	d407      	bmi.n	8005e5a <__swsetup_r+0x32>
 8005e4a:	2309      	movs	r3, #9
 8005e4c:	602b      	str	r3, [r5, #0]
 8005e4e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005e52:	f04f 30ff 	mov.w	r0, #4294967295
 8005e56:	81a3      	strh	r3, [r4, #12]
 8005e58:	e034      	b.n	8005ec4 <__swsetup_r+0x9c>
 8005e5a:	0758      	lsls	r0, r3, #29
 8005e5c:	d512      	bpl.n	8005e84 <__swsetup_r+0x5c>
 8005e5e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005e60:	b141      	cbz	r1, 8005e74 <__swsetup_r+0x4c>
 8005e62:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005e66:	4299      	cmp	r1, r3
 8005e68:	d002      	beq.n	8005e70 <__swsetup_r+0x48>
 8005e6a:	4628      	mov	r0, r5
 8005e6c:	f7ff f9d2 	bl	8005214 <_free_r>
 8005e70:	2300      	movs	r3, #0
 8005e72:	6363      	str	r3, [r4, #52]	; 0x34
 8005e74:	89a3      	ldrh	r3, [r4, #12]
 8005e76:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005e7a:	81a3      	strh	r3, [r4, #12]
 8005e7c:	2300      	movs	r3, #0
 8005e7e:	6063      	str	r3, [r4, #4]
 8005e80:	6923      	ldr	r3, [r4, #16]
 8005e82:	6023      	str	r3, [r4, #0]
 8005e84:	89a3      	ldrh	r3, [r4, #12]
 8005e86:	f043 0308 	orr.w	r3, r3, #8
 8005e8a:	81a3      	strh	r3, [r4, #12]
 8005e8c:	6923      	ldr	r3, [r4, #16]
 8005e8e:	b94b      	cbnz	r3, 8005ea4 <__swsetup_r+0x7c>
 8005e90:	89a3      	ldrh	r3, [r4, #12]
 8005e92:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005e96:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005e9a:	d003      	beq.n	8005ea4 <__swsetup_r+0x7c>
 8005e9c:	4621      	mov	r1, r4
 8005e9e:	4628      	mov	r0, r5
 8005ea0:	f000 f8b4 	bl	800600c <__smakebuf_r>
 8005ea4:	89a0      	ldrh	r0, [r4, #12]
 8005ea6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005eaa:	f010 0301 	ands.w	r3, r0, #1
 8005eae:	d00a      	beq.n	8005ec6 <__swsetup_r+0x9e>
 8005eb0:	2300      	movs	r3, #0
 8005eb2:	60a3      	str	r3, [r4, #8]
 8005eb4:	6963      	ldr	r3, [r4, #20]
 8005eb6:	425b      	negs	r3, r3
 8005eb8:	61a3      	str	r3, [r4, #24]
 8005eba:	6923      	ldr	r3, [r4, #16]
 8005ebc:	b943      	cbnz	r3, 8005ed0 <__swsetup_r+0xa8>
 8005ebe:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005ec2:	d1c4      	bne.n	8005e4e <__swsetup_r+0x26>
 8005ec4:	bd38      	pop	{r3, r4, r5, pc}
 8005ec6:	0781      	lsls	r1, r0, #30
 8005ec8:	bf58      	it	pl
 8005eca:	6963      	ldrpl	r3, [r4, #20]
 8005ecc:	60a3      	str	r3, [r4, #8]
 8005ece:	e7f4      	b.n	8005eba <__swsetup_r+0x92>
 8005ed0:	2000      	movs	r0, #0
 8005ed2:	e7f7      	b.n	8005ec4 <__swsetup_r+0x9c>
 8005ed4:	20000068 	.word	0x20000068

08005ed8 <memmove>:
 8005ed8:	4288      	cmp	r0, r1
 8005eda:	b510      	push	{r4, lr}
 8005edc:	eb01 0402 	add.w	r4, r1, r2
 8005ee0:	d902      	bls.n	8005ee8 <memmove+0x10>
 8005ee2:	4284      	cmp	r4, r0
 8005ee4:	4623      	mov	r3, r4
 8005ee6:	d807      	bhi.n	8005ef8 <memmove+0x20>
 8005ee8:	1e43      	subs	r3, r0, #1
 8005eea:	42a1      	cmp	r1, r4
 8005eec:	d008      	beq.n	8005f00 <memmove+0x28>
 8005eee:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005ef2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005ef6:	e7f8      	b.n	8005eea <memmove+0x12>
 8005ef8:	4601      	mov	r1, r0
 8005efa:	4402      	add	r2, r0
 8005efc:	428a      	cmp	r2, r1
 8005efe:	d100      	bne.n	8005f02 <memmove+0x2a>
 8005f00:	bd10      	pop	{r4, pc}
 8005f02:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005f06:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005f0a:	e7f7      	b.n	8005efc <memmove+0x24>

08005f0c <_sbrk_r>:
 8005f0c:	b538      	push	{r3, r4, r5, lr}
 8005f0e:	2300      	movs	r3, #0
 8005f10:	4d05      	ldr	r5, [pc, #20]	; (8005f28 <_sbrk_r+0x1c>)
 8005f12:	4604      	mov	r4, r0
 8005f14:	4608      	mov	r0, r1
 8005f16:	602b      	str	r3, [r5, #0]
 8005f18:	f7fb fc18 	bl	800174c <_sbrk>
 8005f1c:	1c43      	adds	r3, r0, #1
 8005f1e:	d102      	bne.n	8005f26 <_sbrk_r+0x1a>
 8005f20:	682b      	ldr	r3, [r5, #0]
 8005f22:	b103      	cbz	r3, 8005f26 <_sbrk_r+0x1a>
 8005f24:	6023      	str	r3, [r4, #0]
 8005f26:	bd38      	pop	{r3, r4, r5, pc}
 8005f28:	20000490 	.word	0x20000490

08005f2c <memchr>:
 8005f2c:	4603      	mov	r3, r0
 8005f2e:	b510      	push	{r4, lr}
 8005f30:	b2c9      	uxtb	r1, r1
 8005f32:	4402      	add	r2, r0
 8005f34:	4293      	cmp	r3, r2
 8005f36:	4618      	mov	r0, r3
 8005f38:	d101      	bne.n	8005f3e <memchr+0x12>
 8005f3a:	2000      	movs	r0, #0
 8005f3c:	e003      	b.n	8005f46 <memchr+0x1a>
 8005f3e:	7804      	ldrb	r4, [r0, #0]
 8005f40:	3301      	adds	r3, #1
 8005f42:	428c      	cmp	r4, r1
 8005f44:	d1f6      	bne.n	8005f34 <memchr+0x8>
 8005f46:	bd10      	pop	{r4, pc}

08005f48 <memcpy>:
 8005f48:	440a      	add	r2, r1
 8005f4a:	4291      	cmp	r1, r2
 8005f4c:	f100 33ff 	add.w	r3, r0, #4294967295
 8005f50:	d100      	bne.n	8005f54 <memcpy+0xc>
 8005f52:	4770      	bx	lr
 8005f54:	b510      	push	{r4, lr}
 8005f56:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005f5a:	4291      	cmp	r1, r2
 8005f5c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005f60:	d1f9      	bne.n	8005f56 <memcpy+0xe>
 8005f62:	bd10      	pop	{r4, pc}

08005f64 <_realloc_r>:
 8005f64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f68:	4680      	mov	r8, r0
 8005f6a:	4614      	mov	r4, r2
 8005f6c:	460e      	mov	r6, r1
 8005f6e:	b921      	cbnz	r1, 8005f7a <_realloc_r+0x16>
 8005f70:	4611      	mov	r1, r2
 8005f72:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005f76:	f7ff b9b5 	b.w	80052e4 <_malloc_r>
 8005f7a:	b92a      	cbnz	r2, 8005f88 <_realloc_r+0x24>
 8005f7c:	f7ff f94a 	bl	8005214 <_free_r>
 8005f80:	4625      	mov	r5, r4
 8005f82:	4628      	mov	r0, r5
 8005f84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005f88:	f000 f89e 	bl	80060c8 <_malloc_usable_size_r>
 8005f8c:	4284      	cmp	r4, r0
 8005f8e:	4607      	mov	r7, r0
 8005f90:	d802      	bhi.n	8005f98 <_realloc_r+0x34>
 8005f92:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005f96:	d812      	bhi.n	8005fbe <_realloc_r+0x5a>
 8005f98:	4621      	mov	r1, r4
 8005f9a:	4640      	mov	r0, r8
 8005f9c:	f7ff f9a2 	bl	80052e4 <_malloc_r>
 8005fa0:	4605      	mov	r5, r0
 8005fa2:	2800      	cmp	r0, #0
 8005fa4:	d0ed      	beq.n	8005f82 <_realloc_r+0x1e>
 8005fa6:	42bc      	cmp	r4, r7
 8005fa8:	4622      	mov	r2, r4
 8005faa:	4631      	mov	r1, r6
 8005fac:	bf28      	it	cs
 8005fae:	463a      	movcs	r2, r7
 8005fb0:	f7ff ffca 	bl	8005f48 <memcpy>
 8005fb4:	4631      	mov	r1, r6
 8005fb6:	4640      	mov	r0, r8
 8005fb8:	f7ff f92c 	bl	8005214 <_free_r>
 8005fbc:	e7e1      	b.n	8005f82 <_realloc_r+0x1e>
 8005fbe:	4635      	mov	r5, r6
 8005fc0:	e7df      	b.n	8005f82 <_realloc_r+0x1e>

08005fc2 <__swhatbuf_r>:
 8005fc2:	b570      	push	{r4, r5, r6, lr}
 8005fc4:	460c      	mov	r4, r1
 8005fc6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005fca:	4615      	mov	r5, r2
 8005fcc:	2900      	cmp	r1, #0
 8005fce:	461e      	mov	r6, r3
 8005fd0:	b096      	sub	sp, #88	; 0x58
 8005fd2:	da0c      	bge.n	8005fee <__swhatbuf_r+0x2c>
 8005fd4:	89a3      	ldrh	r3, [r4, #12]
 8005fd6:	2100      	movs	r1, #0
 8005fd8:	f013 0f80 	tst.w	r3, #128	; 0x80
 8005fdc:	bf0c      	ite	eq
 8005fde:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8005fe2:	2340      	movne	r3, #64	; 0x40
 8005fe4:	2000      	movs	r0, #0
 8005fe6:	6031      	str	r1, [r6, #0]
 8005fe8:	602b      	str	r3, [r5, #0]
 8005fea:	b016      	add	sp, #88	; 0x58
 8005fec:	bd70      	pop	{r4, r5, r6, pc}
 8005fee:	466a      	mov	r2, sp
 8005ff0:	f000 f848 	bl	8006084 <_fstat_r>
 8005ff4:	2800      	cmp	r0, #0
 8005ff6:	dbed      	blt.n	8005fd4 <__swhatbuf_r+0x12>
 8005ff8:	9901      	ldr	r1, [sp, #4]
 8005ffa:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8005ffe:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8006002:	4259      	negs	r1, r3
 8006004:	4159      	adcs	r1, r3
 8006006:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800600a:	e7eb      	b.n	8005fe4 <__swhatbuf_r+0x22>

0800600c <__smakebuf_r>:
 800600c:	898b      	ldrh	r3, [r1, #12]
 800600e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006010:	079d      	lsls	r5, r3, #30
 8006012:	4606      	mov	r6, r0
 8006014:	460c      	mov	r4, r1
 8006016:	d507      	bpl.n	8006028 <__smakebuf_r+0x1c>
 8006018:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800601c:	6023      	str	r3, [r4, #0]
 800601e:	6123      	str	r3, [r4, #16]
 8006020:	2301      	movs	r3, #1
 8006022:	6163      	str	r3, [r4, #20]
 8006024:	b002      	add	sp, #8
 8006026:	bd70      	pop	{r4, r5, r6, pc}
 8006028:	466a      	mov	r2, sp
 800602a:	ab01      	add	r3, sp, #4
 800602c:	f7ff ffc9 	bl	8005fc2 <__swhatbuf_r>
 8006030:	9900      	ldr	r1, [sp, #0]
 8006032:	4605      	mov	r5, r0
 8006034:	4630      	mov	r0, r6
 8006036:	f7ff f955 	bl	80052e4 <_malloc_r>
 800603a:	b948      	cbnz	r0, 8006050 <__smakebuf_r+0x44>
 800603c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006040:	059a      	lsls	r2, r3, #22
 8006042:	d4ef      	bmi.n	8006024 <__smakebuf_r+0x18>
 8006044:	f023 0303 	bic.w	r3, r3, #3
 8006048:	f043 0302 	orr.w	r3, r3, #2
 800604c:	81a3      	strh	r3, [r4, #12]
 800604e:	e7e3      	b.n	8006018 <__smakebuf_r+0xc>
 8006050:	89a3      	ldrh	r3, [r4, #12]
 8006052:	6020      	str	r0, [r4, #0]
 8006054:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006058:	81a3      	strh	r3, [r4, #12]
 800605a:	9b00      	ldr	r3, [sp, #0]
 800605c:	6120      	str	r0, [r4, #16]
 800605e:	6163      	str	r3, [r4, #20]
 8006060:	9b01      	ldr	r3, [sp, #4]
 8006062:	b15b      	cbz	r3, 800607c <__smakebuf_r+0x70>
 8006064:	4630      	mov	r0, r6
 8006066:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800606a:	f000 f81d 	bl	80060a8 <_isatty_r>
 800606e:	b128      	cbz	r0, 800607c <__smakebuf_r+0x70>
 8006070:	89a3      	ldrh	r3, [r4, #12]
 8006072:	f023 0303 	bic.w	r3, r3, #3
 8006076:	f043 0301 	orr.w	r3, r3, #1
 800607a:	81a3      	strh	r3, [r4, #12]
 800607c:	89a3      	ldrh	r3, [r4, #12]
 800607e:	431d      	orrs	r5, r3
 8006080:	81a5      	strh	r5, [r4, #12]
 8006082:	e7cf      	b.n	8006024 <__smakebuf_r+0x18>

08006084 <_fstat_r>:
 8006084:	b538      	push	{r3, r4, r5, lr}
 8006086:	2300      	movs	r3, #0
 8006088:	4d06      	ldr	r5, [pc, #24]	; (80060a4 <_fstat_r+0x20>)
 800608a:	4604      	mov	r4, r0
 800608c:	4608      	mov	r0, r1
 800608e:	4611      	mov	r1, r2
 8006090:	602b      	str	r3, [r5, #0]
 8006092:	f7fb fb35 	bl	8001700 <_fstat>
 8006096:	1c43      	adds	r3, r0, #1
 8006098:	d102      	bne.n	80060a0 <_fstat_r+0x1c>
 800609a:	682b      	ldr	r3, [r5, #0]
 800609c:	b103      	cbz	r3, 80060a0 <_fstat_r+0x1c>
 800609e:	6023      	str	r3, [r4, #0]
 80060a0:	bd38      	pop	{r3, r4, r5, pc}
 80060a2:	bf00      	nop
 80060a4:	20000490 	.word	0x20000490

080060a8 <_isatty_r>:
 80060a8:	b538      	push	{r3, r4, r5, lr}
 80060aa:	2300      	movs	r3, #0
 80060ac:	4d05      	ldr	r5, [pc, #20]	; (80060c4 <_isatty_r+0x1c>)
 80060ae:	4604      	mov	r4, r0
 80060b0:	4608      	mov	r0, r1
 80060b2:	602b      	str	r3, [r5, #0]
 80060b4:	f7fb fb33 	bl	800171e <_isatty>
 80060b8:	1c43      	adds	r3, r0, #1
 80060ba:	d102      	bne.n	80060c2 <_isatty_r+0x1a>
 80060bc:	682b      	ldr	r3, [r5, #0]
 80060be:	b103      	cbz	r3, 80060c2 <_isatty_r+0x1a>
 80060c0:	6023      	str	r3, [r4, #0]
 80060c2:	bd38      	pop	{r3, r4, r5, pc}
 80060c4:	20000490 	.word	0x20000490

080060c8 <_malloc_usable_size_r>:
 80060c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80060cc:	1f18      	subs	r0, r3, #4
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	bfbc      	itt	lt
 80060d2:	580b      	ldrlt	r3, [r1, r0]
 80060d4:	18c0      	addlt	r0, r0, r3
 80060d6:	4770      	bx	lr

080060d8 <_init>:
 80060d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060da:	bf00      	nop
 80060dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80060de:	bc08      	pop	{r3}
 80060e0:	469e      	mov	lr, r3
 80060e2:	4770      	bx	lr

080060e4 <_fini>:
 80060e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060e6:	bf00      	nop
 80060e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80060ea:	bc08      	pop	{r3}
 80060ec:	469e      	mov	lr, r3
 80060ee:	4770      	bx	lr
