/* Generated by Yosys 0.18+10 (git sha1 9ae216287, gcc 11.4.0-1ubuntu1~22.04 -fPIC -Os) */

module fabric_primitive_example_design_2(clk, i_buf_out, clk_buf_out, rst_i_buf_out, i_buf_mux1_sel, i_buf_mux2_sel, p_ibuf, g_ibuf, ram_out, \ram_inst.addr , \ram_inst.we , \ff_inst1.Q );
  input g_ibuf;
  input clk;
  input clk_buf_out;
  input p_ibuf;
  input [2:0] i_buf_out;
  input i_buf_mux2_sel;
  input [5:0] \ram_inst.addr ;
  input \ram_inst.we ;
  output ram_out;
  input i_buf_mux1_sel;
  input rst_i_buf_out;
  output \ff_inst1.Q ;
  (* keep = 32'h00000001 *)
  wire \$auto$memory_dff.cc:775:handle_rd_port_addr$44 ;
  wire \$abc$319$auto$memory_dff.cc:782:handle_rd_port_addr$50[0] ;
  (* src = "/home/alain/os-fpga/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire \$techmap645$abc$638$auto$blifparse.cc:515:parse_blif$639.Y ;
  (* src = "/home/alain/os-fpga/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [1:0] \$techmap645$abc$638$auto$blifparse.cc:515:parse_blif$639.A ;
  (* src = "/home/alain/os-fpga/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [2:0] \$techmap643$abc$638$auto$blifparse.cc:515:parse_blif$641.A ;
  (* src = "./rtl/primitive_example_design_2.v:20.18-20.25" *)
  wire acc_out;
  (* src = "/home/alain/os-fpga/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire \$techmap644$abc$638$auto$blifparse.cc:515:parse_blif$640.Y ;
  (* src = "/home/alain/os-fpga/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:495.4-506.3|/home/alain/os-fpga/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:498.14-498.27" *)
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" *)
  wire [17:0] \$techmap72\ram_inst.ram.0.0.PORT_A1_RDATA ;
  (* src = "./rtl/primitive_example_design_2.v:18.21-18.27" *)
  (* src = "./rtl/primitive_example_design_2.v:18.21-18.27" *)
  wire g_ibuf;
  (* unused_bits = "1 2 3 4 5 6 7" *)
  wire [7:0] \$auto$memory_dff.cc:782:handle_rd_port_addr$50 ;
  (* unused_bits = "1 2 3 4 5 6 7 8" *)
  wire [8:0] \$auto$memory_libmap.cc:1863:emit_port$52 ;
  (* src = "/home/alain/os-fpga/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:495.4-506.3|/home/alain/os-fpga/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:461.28-461.34" *)
  (* unused_bits = "0" *)
  wire \$techmap72\ram_inst.ram.0.0.C1DATA ;
  (* src = "/home/alain/os-fpga/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:495.4-506.3|/home/alain/os-fpga/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:499.14-499.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" *)
  wire [17:0] \$techmap72\ram_inst.ram.0.0.PORT_B1_RDATA ;
  (* src = "/home/alain/os-fpga/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:495.4-506.3|/home/alain/os-fpga/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:500.14-500.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" *)
  wire [17:0] \$techmap72\ram_inst.ram.0.0.PORT_A2_RDATA ;
  (* src = "/home/alain/os-fpga/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [2:0] \$techmap644$abc$638$auto$blifparse.cc:515:parse_blif$640.A ;
  (* src = "/home/alain/os-fpga/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [2:0] \$techmap646$abc$638$auto$blifparse.cc:515:parse_blif$642.A ;
  (* keep = 32'h00000001 *)
  (* unused_bits = "1 2 3 4 5 6 7" *)
  wire [7:0] \$auto$memory_dff.cc:777:handle_rd_port_addr$46 ;
  (* src = "/home/alain/os-fpga/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:495.4-506.3|/home/alain/os-fpga/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:501.14-501.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" *)
  wire [17:0] \$techmap72\ram_inst.ram.0.0.PORT_B2_RDATA ;
  (* src = "./rtl/primitive_example_design_2.v:16.10-16.17" *)
  wire lut_out;
  (* src = "./rtl/primitive_example_design_2.v:3.11-3.14" *)
  (* src = "./rtl/primitive_example_design_2.v:3.11-3.14" *)
  wire clk;
  (* src = "./rtl/primitive_example_design_2.v:22.10-22.19" *)
  wire Q_buff_in;
  (* src = "./rtl/primitive_example_design_2.v:21.10-21.18" *)
  wire mux2_out;
  (* src = "./rtl/primitive_example_design_2.v:15.21-15.32" *)
  (* src = "./rtl/primitive_example_design_2.v:15.21-15.32" *)
  wire clk_buf_out;
  (* src = "/home/alain/os-fpga/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire \$techmap643$abc$638$auto$blifparse.cc:515:parse_blif$641.Y ;
  (* hdlname = "ff_inst1 D" *)
  (* src = "./rtl/primitive_example_design_2.v:49.15-49.66|./rtl/primitive_example_design_2.v:80.11-80.12" *)
  wire \ff_inst1.D ;
  (* src = "./rtl/primitive_example_design_2.v:18.10-18.13" *)
  wire out;
  (* src = "./rtl/primitive_example_design_2.v:18.14-18.20" *)
  (* src = "./rtl/primitive_example_design_2.v:18.14-18.20" *)
  wire p_ibuf;
  (* src = "./rtl/primitive_example_design_2.v:13.16-13.25" *)
  (* src = "./rtl/primitive_example_design_2.v:13.16-13.25" *)
  wire [2:0] i_buf_out;
  (* src = "./rtl/primitive_example_design_2.v:17.39-17.53" *)
  (* src = "./rtl/primitive_example_design_2.v:17.39-17.53" *)
  wire i_buf_mux2_sel;
  (* src = "./rtl/primitive_example_design_2.v:19.10-19.20" *)
  wire dffnre_out;
  (* hdlname = "ram_inst addr" *)
  (* src = "./rtl/primitive_example_design_2.v:61.27-61.116|./rtl/primitive_example_design_2.v:95.27-95.31" *)
  (* hdlname = "ram_inst addr" *)
  (* src = "./rtl/primitive_example_design_2.v:61.27-61.116|./rtl/primitive_example_design_2.v:95.27-95.31" *)
  wire [5:0] \ram_inst.addr ;
  (* hdlname = "ram_inst we" *)
  (* src = "./rtl/primitive_example_design_2.v:61.27-61.116|./rtl/primitive_example_design_2.v:96.8-96.10" *)
  (* hdlname = "ram_inst we" *)
  (* src = "./rtl/primitive_example_design_2.v:61.27-61.116|./rtl/primitive_example_design_2.v:96.8-96.10" *)
  wire \ram_inst.we ;
  (* src = "./rtl/primitive_example_design_2.v:23.10-23.17" *)
  (* src = "./rtl/primitive_example_design_2.v:23.10-23.17" *)
  wire ram_out;
  (* src = "./rtl/primitive_example_design_2.v:17.24-17.38" *)
  (* src = "./rtl/primitive_example_design_2.v:17.24-17.38" *)
  wire i_buf_mux1_sel;
  (* src = "./rtl/primitive_example_design_2.v:17.10-17.23" *)
  (* src = "./rtl/primitive_example_design_2.v:17.10-17.23" *)
  wire rst_i_buf_out;
  (* src = "/home/alain/os-fpga/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire \$techmap646$abc$638$auto$blifparse.cc:515:parse_blif$642.Y ;
  (* hdlname = "ff_inst1 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "./rtl/primitive_example_design_2.v:49.15-49.66|./rtl/primitive_example_design_2.v:81.16-81.17" *)
  (* hdlname = "ff_inst1 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "./rtl/primitive_example_design_2.v:49.15-49.66|./rtl/primitive_example_design_2.v:81.16-81.17" *)
  wire \ff_inst1.Q ;
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/primitive_example_design_2.v:55.11-55.90" *)
  DFFRE ff_inst (
    .C(clk_buf_out),
    .D(mux2_out),
    .E(1'h1),
    .Q(Q_buff_in),
    .R(rst_i_buf_out)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/primitive_example_design_2.v:45.12-45.92" *)
  DFFNRE ffn_inst (
    .C(clk_buf_out),
    .D(lut_out),
    .E(1'h1),
    .Q(dffnre_out),
    .R(rst_i_buf_out)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/alain/os-fpga/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$335$auto$blifparse.cc:362:parse_blif$337  (
    .C(clk),
    .D(Q_buff_in),
    .E(1'h1),
    .Q(\$auto$memory_dff.cc:777:handle_rd_port_addr$46 [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/alain/os-fpga/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$335$auto$blifparse.cc:362:parse_blif$338  (
    .C(clk),
    .D(\ff_inst1.D ),
    .E(1'h1),
    .Q(\ff_inst1.Q ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/alain/os-fpga/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h3e)
  ) \$abc$638$auto$blifparse.cc:515:parse_blif$640  (
    .Y(lut_out),
    .A({ i_buf_out[1:0], i_buf_out[2] })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/alain/os-fpga/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$638$auto$blifparse.cc:515:parse_blif$641  (
    .Y(mux2_out),
    .A({ i_buf_mux2_sel, acc_out, \ff_inst1.D  })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/alain/os-fpga/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$335$auto$blifparse.cc:362:parse_blif$336  (
    .C(clk),
    .D(\ram_inst.we ),
    .E(1'h1),
    .Q(\$auto$memory_dff.cc:775:handle_rd_port_addr$44 ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/alain/os-fpga/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h9)
  ) \$abc$638$auto$blifparse.cc:515:parse_blif$639  (
    .Y(out),
    .A({ i_buf_mux1_sel, dffnre_out })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/primitive_example_design_2.v:59.17-59.93" *)
  CARRY_CHAIN carry_chain_inst (
    .CIN(out),
    .COUT(acc_out),
    .G(g_ibuf),
    .O(\ff_inst1.D ),
    .P(p_ibuf)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/alain/os-fpga/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$638$auto$blifparse.cc:515:parse_blif$642  (
    .Y(ram_out),
    .A({ \$auto$memory_dff.cc:775:handle_rd_port_addr$44 , \$abc$319$auto$memory_dff.cc:782:handle_rd_port_addr$50[0] , \$auto$memory_dff.cc:777:handle_rd_port_addr$46 [0] })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/alain/os-fpga/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:495.4-506.3|/home/alain/os-fpga/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:645.7-684.2" *)
  TDP_RAM18KX2 #(
    .INIT1(16384'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT1_PARITY(2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT2(16384'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT2_PARITY(2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .READ_WIDTH_A1(32'h00000009),
    .READ_WIDTH_A2(32'sh00000001),
    .READ_WIDTH_B1(32'h00000009),
    .READ_WIDTH_B2(32'sh00000001),
    .WRITE_WIDTH_A1(32'h00000009),
    .WRITE_WIDTH_A2(32'sh00000001),
    .WRITE_WIDTH_B1(32'h00000009),
    .WRITE_WIDTH_B2(32'sh00000001)
  ) \ram_inst.ram.0.0  (
    .ADDR_A1({ 5'h00, \ram_inst.addr , 3'h0 }),
    .ADDR_A2(14'hxxxx),
    .ADDR_B1({ 5'h00, \ram_inst.addr , 3'h0 }),
    .ADDR_B2(14'hxxxx),
    .BE_A1(2'h0),
    .BE_A2(2'h0),
    .BE_B1({ 1'h0, \ram_inst.we  }),
    .BE_B2(2'hx),
    .CLK_A1(clk),
    .CLK_A2(1'hx),
    .CLK_B1(clk),
    .CLK_B2(1'hx),
    .RDATA_A1({ \$techmap72\ram_inst.ram.0.0.PORT_A1_RDATA [15:9], \$auto$memory_libmap.cc:1863:emit_port$52 [8], \$auto$memory_dff.cc:782:handle_rd_port_addr$50 [7:1], \$abc$319$auto$memory_dff.cc:782:handle_rd_port_addr$50[0]  }),
    .RDATA_A2({ \$techmap72\ram_inst.ram.0.0.PORT_A2_RDATA [15:1], \$techmap72\ram_inst.ram.0.0.C1DATA  }),
    .RDATA_B1(\$techmap72\ram_inst.ram.0.0.PORT_B1_RDATA [15:0]),
    .RDATA_B2(\$techmap72\ram_inst.ram.0.0.PORT_B2_RDATA [15:0]),
    .REN_A1(1'h1),
    .REN_A2(1'hx),
    .REN_B1(1'h0),
    .REN_B2(1'h0),
    .RPARITY_A1(\$techmap72\ram_inst.ram.0.0.PORT_A1_RDATA [17:16]),
    .RPARITY_A2(\$techmap72\ram_inst.ram.0.0.PORT_A2_RDATA [17:16]),
    .RPARITY_B1(\$techmap72\ram_inst.ram.0.0.PORT_B1_RDATA [17:16]),
    .RPARITY_B2(\$techmap72\ram_inst.ram.0.0.PORT_B2_RDATA [17:16]),
    .WDATA_A1(16'hxxxx),
    .WDATA_A2(16'hxxxx),
    .WDATA_B1({ 15'bxxxxxxxx0000000, Q_buff_in }),
    .WDATA_B2(16'hxxxx),
    .WEN_A1(1'h0),
    .WEN_A2(1'h0),
    .WEN_B1(\ram_inst.we ),
    .WEN_B2(1'hx),
    .WPARITY_A1(2'hx),
    .WPARITY_A2(2'hx),
    .WPARITY_B1(2'hx),
    .WPARITY_B2(2'hx)
  );
  assign \$techmap72\ram_inst.ram.0.0.PORT_A2_RDATA [0] = \$techmap72\ram_inst.ram.0.0.C1DATA ;
  assign \$techmap72\ram_inst.ram.0.0.PORT_A1_RDATA [8:0] = { \$auto$memory_libmap.cc:1863:emit_port$52 [8], \$auto$memory_dff.cc:782:handle_rd_port_addr$50 [7:1], \$abc$319$auto$memory_dff.cc:782:handle_rd_port_addr$50[0]  };
  assign \$auto$memory_libmap.cc:1863:emit_port$52 [7:0] = { \$auto$memory_dff.cc:782:handle_rd_port_addr$50 [7:1], \$abc$319$auto$memory_dff.cc:782:handle_rd_port_addr$50[0]  };
  assign \$auto$memory_dff.cc:782:handle_rd_port_addr$50 [0] = \$abc$319$auto$memory_dff.cc:782:handle_rd_port_addr$50[0] ;
  assign \$auto$memory_dff.cc:777:handle_rd_port_addr$46 [6:1] = { \$auto$memory_dff.cc:777:handle_rd_port_addr$46 [7], \$auto$memory_dff.cc:777:handle_rd_port_addr$46 [7], \$auto$memory_dff.cc:777:handle_rd_port_addr$46 [7], \$auto$memory_dff.cc:777:handle_rd_port_addr$46 [7], \$auto$memory_dff.cc:777:handle_rd_port_addr$46 [7], \$auto$memory_dff.cc:777:handle_rd_port_addr$46 [7] };
endmodule
