/***************************************************************************
 *
 * Copyright 2015-2019 BES.
 * All rights reserved. All unpublished rights reserved.
 *
 * No part of this work may be used or reproduced in any form or by any
 * means, or stored in a database or retrieval system, without prior written
 * permission of BES.
 *
 * Use of this work is governed by a license granted by BES.
 * This work contains confidential and proprietary information of
 * BES. which is protected by copyright, trade secret,
 * trademark and other intellectual property rights.
 *
 ****************************************************************************/
#ifndef __ARM_ARCH_ISA_ARM

#include "cmsis_nvic.h"
#include "hal_cache.h"
#include "hal_cmu.h"
#include "hal_location.h"
#include "hal_sleep_core_pd.h"
#include "hal_trace.h"
#ifdef __ARMCC_VERSION
#include "link_sym_armclang.h"
#endif
#include "mpu_cfg.h"
#include "plat_types.h"
#include "plat_addr_map.h"
#include "system_subsys.h"
#include "tool_msg.h"

#if defined(CHIP_ROLE_CP) || defined(CHIP_SUBSYS_SENS) || \
        (defined(CHIP_SUBSYS_BTH) ^ defined(BTH_AS_MAIN_MCU))

extern uint32_t __flash_image_size[];
extern uint32_t __code_seg_map_size[];
extern uint32_t __sram_text_start_load_offset__[];
extern uint32_t __sram_text_data_start__[];
extern uint32_t __sram_text_seg_size__[];
extern uint32_t __sram_rodata_start__[];
extern uint32_t __sram_rodata_start_load_offset__[];
extern uint32_t __sram_data_seg_size__[];
extern uint32_t __text_data_start__[];
extern uint32_t __text_start_load_offset__[];
extern uint32_t __text_seg_size__[];
extern uint32_t __data_start__[];
extern uint32_t __data_start_load_offset__[];
extern uint32_t __data_seg_size__[];

extern uint32_t __overlay_text_start__[];
extern uint32_t __overlay_text_end__[];
extern uint32_t __overlay_data_start__[];
extern uint32_t __overlay_data_end__[];
extern uint32_t __overlay_text0_load_offset__[];
extern uint32_t __overlay_data0_load_offset__[];
extern uint32_t __overlay_text1_load_offset__[];
extern uint32_t __overlay_data1_load_offset__[];
extern uint32_t __overlay_text2_load_offset__[];
extern uint32_t __overlay_data2_load_offset__[];
extern uint32_t __overlay_text3_load_offset__[];
extern uint32_t __overlay_data3_load_offset__[];
extern uint32_t __overlay_text4_load_offset__[];
extern uint32_t __overlay_data4_load_offset__[];
extern uint32_t __overlay_text5_load_offset__[];
extern uint32_t __overlay_data5_load_offset__[];
extern uint32_t __overlay_text6_load_offset__[];
extern uint32_t __overlay_data6_load_offset__[];
extern uint32_t __overlay_text7_load_offset__[];
extern uint32_t __overlay_data7_load_offset__[];
extern uint32_t __overlay_text0_size__[];
extern uint32_t __overlay_data0_size__[];
extern uint32_t __overlay_text1_size__[];
extern uint32_t __overlay_data1_size__[];
extern uint32_t __overlay_text2_size__[];
extern uint32_t __overlay_data2_size__[];
extern uint32_t __overlay_text3_size__[];
extern uint32_t __overlay_data3_size__[];
extern uint32_t __overlay_text4_size__[];
extern uint32_t __overlay_data4_size__[];
extern uint32_t __overlay_text5_size__[];
extern uint32_t __overlay_data5_size__[];
extern uint32_t __overlay_text6_size__[];
extern uint32_t __overlay_data6_size__[];
extern uint32_t __overlay_text7_size__[];
extern uint32_t __overlay_data7_size__[];

extern uint32_t __boot_bss_sram_start__[];
extern uint32_t __boot_bss_sram_end__[];
extern uint32_t __sram_nc_bss_start__[];
extern uint32_t __sram_nc_bss_end__[];

#ifdef SUBSYS_FLASH_BOOT
#define RESET_HANDLER_LOC_SUBSYS                __attribute__((section(".boot_loader")))
#else // !SUBSYS_FLASH_BOOT
#define RESET_HANDLER_LOC_SUBSYS                __attribute__((section(".reset_handler_subsys")))
#define IMG_DESC_LOC                            __attribute__((section(".img_desc_subsys")))
#define CODE_SEG_MAP_LOC                        __attribute__((section(".code_seg_map")))
#define CODE_OVERLAY_MAP_LOC                    __attribute__((section(".code_overlay_map")))

#ifdef SUBSYS_IMAGE_SEGMENT
#ifdef MAIN_RAM_USE_SYS_RAM
#error "MAIN_RAM_USE_SYS_RAM conflicts with SUBSYS_IMAGE_SEGMENT"
#endif
#endif

IMG_DESC_LOC
const struct SUBSYS_IMAGE_DESC_T subsys_image_desc = {
    .version = SUBSYS_IMAGE_DESC_VERSION,
#ifdef SUBSYS_IMAGE_SEGMENT
#ifdef NO_OVERLAY
    .type = SUBSYS_IMAGE_TYPE_SEGMENT,
#else
    .type = SUBSYS_IMAGE_TYPE_OVERLAY,
#endif
#else
    .type = SUBSYS_IMAGE_TYPE_SIMPLE,
#endif
    .image_size = (uint32_t)__flash_image_size,
    .code_start_offset = (uint32_t)__sram_text_start_load_offset__,
    .u = {
#ifdef SUBSYS_IMAGE_SEGMENT
        .seg_map_size = (uint32_t)__code_seg_map_size,
#else
        .exec_addr = (uint32_t)__sram_text_data_start__,
#endif
    },
};

#ifdef SUBSYS_IMAGE_SEGMENT
CODE_SEG_MAP_LOC
const struct CODE_SEG_MAP_ITEM_T code_seg_map[] = {
    {
        .exec_addr = (uint32_t)__sram_text_data_start__,
        .load_offset = (uint32_t)__sram_text_start_load_offset__,
        .size = (uint32_t)__sram_text_seg_size__,
    },

    {
        .exec_addr = (uint32_t)__text_data_start__,
        .load_offset = (uint32_t)__text_start_load_offset__,
        .size = (uint32_t)__text_seg_size__,
    },

    {
        .exec_addr = (uint32_t)__sram_rodata_start__,
        .load_offset = (uint32_t)__sram_rodata_start_load_offset__,
        .size = (uint32_t)__sram_data_seg_size__,
    },

    {
        .exec_addr = (uint32_t)__data_start__,
        .load_offset = (uint32_t)__data_start_load_offset__,
        .size = (uint32_t)__data_seg_size__,
    },
};

#ifndef NO_OVERLAY
CODE_OVERLAY_MAP_LOC
const struct OVERLAY_INFO_T overlay_info = {
    .exec_info = {
        (uint32_t)__overlay_text_start__,
        (uint32_t)__overlay_text_end__,
        (uint32_t)__overlay_data_start__,
        (uint32_t)__overlay_data_end__,
    },

    .overlay_seg = {
        [0] = {
            (uint32_t)__overlay_text0_load_offset__,
            (uint32_t)__overlay_text0_size__,
            (uint32_t)__overlay_data0_load_offset__,
            (uint32_t)__overlay_data0_size__,
        },

        [1] = {
            (uint32_t)__overlay_text1_load_offset__,
            (uint32_t)__overlay_text1_size__,
            (uint32_t)__overlay_data1_load_offset__,
            (uint32_t)__overlay_data1_size__,
        },
        [2] = {
            (uint32_t)__overlay_text2_load_offset__,
            (uint32_t)__overlay_text2_size__,
            (uint32_t)__overlay_data2_load_offset__,
            (uint32_t)__overlay_data2_size__,
        },
        [3] = {
            (uint32_t)__overlay_text3_load_offset__,
            (uint32_t)__overlay_text3_size__,
            (uint32_t)__overlay_data3_load_offset__,
            (uint32_t)__overlay_data3_size__,
        },
        [4] = {
            (uint32_t)__overlay_text4_load_offset__,
            (uint32_t)__overlay_text4_size__,
            (uint32_t)__overlay_data4_load_offset__,
            (uint32_t)__overlay_data4_size__,
        },
        [5] = {
            (uint32_t)__overlay_text5_load_offset__,
            (uint32_t)__overlay_text5_size__,
            (uint32_t)__overlay_data5_load_offset__,
            (uint32_t)__overlay_data5_size__,
        },
        [6] = {
            (uint32_t)__overlay_text6_load_offset__,
            (uint32_t)__overlay_text6_size__,
            (uint32_t)__overlay_data6_load_offset__,
            (uint32_t)__overlay_data6_size__,
        },
        [7] = {
            (uint32_t)__overlay_text7_load_offset__,
            (uint32_t)__overlay_text7_size__,
            (uint32_t)__overlay_data7_load_offset__,
            (uint32_t)__overlay_data7_size__,
        },
    },
};
#endif // !NO_OVERLAY
#endif // SUBSYS_IMAGE_SEGMENT
#endif // !SUBSYS_FLASH_BOOT

void NAKED system_subsys_start(void)
{
    asm volatile (
        "ldr r3, =" TO_STRING(__StackTop) ";"
        "msr msp, r3;"
#ifdef __ARM_ARCH_8M_MAIN__
        "ldr r0, =" TO_STRING(__StackLimit) ";"
        "msr msplim, r0;"
#endif
        "movs r4, 0;"
        "mov r5, r4;"
        "mov r6, r4;"
        "mov r7, r4;"
        "mov r8, r4;"
        "mov r9, r4;"
        "mov r10, r4;"
        "mov r11, r4;"
        "mov r12, r4;"
#if !defined(__SOFTFP__) && defined(__ARM_FP) && (__ARM_FP >= 4)
        "ldr.w r0, =0xE000ED88;"
        "ldr r1, [r0];"
        "orr r1, r1, #(0xF << 20);"
        "str r1, [r0];"
        "dsb;"
        "isb;"
        "vmov s0, s1, r4, r5;"
        "vmov s2, s3, r4, r5;"
        "vmov s4, s5, r4, r5;"
        "vmov s6, s7, r4, r5;"
        "vmov s8, s9, r4, r5;"
        "vmov s10, s11, r4, r5;"
        "vmov s12, s13, r4, r5;"
        "vmov s14, s15, r4, r5;"
        "vmov s16, s17, r4, r5;"
        "vmov s18, s19, r4, r5;"
        "vmov s20, s21, r4, r5;"
        "vmov s22, s23, r4, r5;"
        "vmov s24, s25, r4, r5;"
        "vmov s26, s27, r4, r5;"
        "vmov s28, s29, r4, r5;"
        "vmov s30, s31, r4, r5;"
#endif

        "bl system_subsys_init;"

#ifdef SUBSYS_FLASH_BOOT
        "ldr r1, =" TO_STRING(__etext) ";"
        "ldr r2, =" TO_STRING(__data_start__) ";"
        "ldr r3, =" TO_STRING(__data_end__) ";"
        "_loop_data:;"
        "cmp r2, r3;"
        "ittt lt;"
        "ldrlt r0, [r1], #4;"
        "strlt r0, [r2], #4;"
        "blt _loop_data;"
#endif

#if defined(NOSTD) || defined(__ARMCC_VERSION) || defined(__NuttX__)
        "ldr r1, =" TO_STRING(__bss_start__) ";"
        "ldr r2, =" TO_STRING(__bss_end__) ";"
        "movs r0, 0;"
        "_loop_bss:;"
        "cmp r1, r2;"
        "itt lt;"
        "strlt r0, [r1], #4;"
        "blt _loop_bss;"
#endif

#if defined(__ARMCC_VERSION) && !defined(NOSTD)
        "bl __rt_entry;"
#else
        "bl _start;"
#endif
    );
}

void NAKED RESET_HANDLER_LOC_SUBSYS system_subsys_reset_handler(void)
{
    // Jump to code address space
    asm volatile (
        "ldr r3, =system_subsys_start;"
        "bx r3;"
    );
}
#ifdef SUBSYS_FLASH_BOOT
void Boot_Loader(void) __attribute__((alias("system_subsys_reset_handler")));
#else
void Reset_Handler(void) __attribute__((alias("system_subsys_reset_handler")));
#endif

void system_subsys_init(void)
{
    NVIC_InitVectors();

    SystemInit();

#ifdef MPU_INIT_TABLE
    // Init memory map
    mpu_boot_cfg();
#endif
#if defined(SUBSYS_CACHE_ENABLE) || defined(SUBSYS_FLASH_BOOT) || defined(MAIN_RAM_USE_SYS_RAM)
    // Enable icache
    hal_cache_enable(HAL_CACHE_ID_I_CACHE);
    // Enable dcache
    hal_cache_enable(HAL_CACHE_ID_D_CACHE);
    // Enable write buffer
    hal_cache_writebuffer_enable(HAL_CACHE_ID_D_CACHE);
    // Enable write back
    hal_cache_writeback_enable(HAL_CACHE_ID_D_CACHE);
#endif

#ifdef SUBSYS_FLASH_BOOT
    boot_init_boot_sections();
#else
    uint32_t *dst;

    for (dst = __boot_bss_sram_start__; dst < __boot_bss_sram_end__; dst++) {
        *dst = 0;
    }
#ifdef RAM_NC_BASE
    for (dst = __sram_nc_bss_start__; dst < __sram_nc_bss_end__; dst++) {
        *dst = 0;
    }
#endif
#endif

#ifdef CORE_SLEEP_POWER_DOWN
    hal_cmu_set_wakeup_vector(SCB->VTOR);
    NVIC_SetResetHandler(hal_sleep_core_power_up);
#endif

    hal_cmu_subsys_setup();

#ifdef SUBSYS_FLASH_BOOT
    boot_init_sram_sections();
#endif
}

void system_subsys_term(void)
{
}

#else // !(CHIP_SUBSYS_SENS || (CHIP_SUBSYS_BTH ^ BTH_AS_MAIN_MCU))

int subsys_loader_check_image(uint32_t addr, uint32_t len, int check_magic)
{
    const struct boot_hdr_t *hdr;
    const struct SUBSYS_IMAGE_DESC_T *desc;
    uint32_t hdr_size;
    uint32_t seg_map_size;
    uint32_t overlay_size;

    hdr_size = sizeof(*hdr) + sizeof(*desc);
    if (len < hdr_size) {
        TRACE(0, "%s: Bad len=%u", __func__, len);
        return 1;
    }

    hdr = (const struct boot_hdr_t *)addr;
    if (check_magic && hdr->magic != BOOT_MAGIC_NUMBER) {
        TRACE(0, "%s: Bad magic=0x%08X", __func__, hdr->magic);
        return 2;
    }

    desc = (const struct SUBSYS_IMAGE_DESC_T *)(hdr + 1);
    TRACE(0, "%s: version=%u type=%d image_size=%u", __func__, desc->version, desc->type, desc->image_size);
    TRACE(0, "%s: code_start_offset=%u exec_addr/seg_map_size=0x%08X", __func__, desc->code_start_offset, desc->u.exec_addr);

    if (desc->version != SUBSYS_IMAGE_DESC_VERSION) {
        TRACE(0, "%s: Bad version=%u", __func__, desc->version);
        return 3;
    }

    if (desc->type == SUBSYS_IMAGE_TYPE_SIMPLE) {
        seg_map_size = 0;
        overlay_size = 0;
    } else if (desc->type == SUBSYS_IMAGE_TYPE_SEGMENT) {
        seg_map_size = desc->u.seg_map_size;
        overlay_size = 0;
    } else if (desc->type == SUBSYS_IMAGE_TYPE_OVERLAY) {
        seg_map_size = desc->u.seg_map_size;
        overlay_size = sizeof(struct OVERLAY_INFO_T);
    } else {
        TRACE(0, "%s: Bad type=%u", __func__, desc->type);
        return 4;
    }

    if (desc->type == SUBSYS_IMAGE_TYPE_SEGMENT || desc->type == SUBSYS_IMAGE_TYPE_OVERLAY) {
        if (seg_map_size == 0) {
            TRACE(0, "%s: seg_map_size cannot be 0 for type=%u", __func__, desc->type);
            return 5;
        }
    }

    hdr_size += seg_map_size + overlay_size;
    if (desc->code_start_offset < hdr_size) {
        TRACE(0, "%s: Bad code_start_offset=%u (should >= %u)", __func__, desc->code_start_offset, hdr_size);
        return 6;
    }
    if (desc->image_size < desc->code_start_offset) {
        TRACE(0, "%s: Bad image_size=%u code_start_offset=%u", __func__, desc->image_size, desc->code_start_offset);
        return 7;
    }

    return 0;
}

const struct SUBSYS_IMAGE_DESC_T *subsys_loader_get_image_desc(uint32_t addr)
{
    const struct boot_hdr_t *hdr;

    hdr = (const struct boot_hdr_t *)addr;
    return (const struct SUBSYS_IMAGE_DESC_T *)(hdr + 1);
}

const struct CODE_SEG_MAP_ITEM_T *subsys_loader_get_seg_map(uint32_t addr)
{
    const struct boot_hdr_t *hdr;
    const struct SUBSYS_IMAGE_DESC_T *desc;

    hdr = (const struct boot_hdr_t *)addr;
    desc = (const struct SUBSYS_IMAGE_DESC_T *)(hdr + 1);
    if (desc->type != SUBSYS_IMAGE_TYPE_SEGMENT && desc->type != SUBSYS_IMAGE_TYPE_OVERLAY) {
        return NULL;
    }
    return (const struct CODE_SEG_MAP_ITEM_T *)(desc + 1);
}

const struct OVERLAY_INFO_T *subsys_loader_get_overlay_info(uint32_t addr)
{
    const struct boot_hdr_t *hdr;
    const struct SUBSYS_IMAGE_DESC_T *desc;

    hdr = (const struct boot_hdr_t *)addr;
    desc = (const struct SUBSYS_IMAGE_DESC_T *)(hdr + 1);
    if (desc->type != SUBSYS_IMAGE_TYPE_OVERLAY) {
        return NULL;
    }
    return (const struct OVERLAY_INFO_T *)((uint32_t)(desc + 1) + desc->u.seg_map_size);
}

#endif

#endif // !__ARM_ARCH_ISA_ARM
